Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jun 13 01:25:29 2024
| Host         : chipdev2.physik.uni-wuppertal.de running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file mopshub_board_v2_wrapper_timing_summary_routed.rpt -pb mopshub_board_v2_wrapper_timing_summary_routed.pb -rpx mopshub_board_v2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mopshub_board_v2_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (95)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (190)
5. checking no_input_delay (22)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (95)
-------------------------
 There are 95 register/latch pins with no clock driven by root clock pin: shift_clk_0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (190)
--------------------------------------------------
 There are 190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.461        0.000                      0                47195        0.067        0.000                      0                47179        0.000        0.000                       0                 19168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_ext_clk_p                                                                               {0.000 6.250}        12.500          80.000          
  clk_elink_mopshub_board_v2_clk_wiz_s1_0                                                   {0.000 12.500}       25.000          40.000          
  clk_rx_m_mopshub_board_v2_clk_wiz_s1_0                                                    {0.000 3.125}        6.250           160.000         
  clk_tx_m_mopshub_board_v2_clk_wiz_s1_0                                                    {0.000 6.250}        12.500          80.000          
  clkfbout_mopshub_board_v2_clk_wiz_s1_0                                                    {0.000 6.250}        12.500          80.000          
clk_sys                                                                                     {0.000 12.500}       25.000          40.000          
  clk_40_mopshub_board_v2_clk_wiz_s_0                                                       {0.000 12.500}       25.000          40.000          
    clk_100_mopshub_board_v2_clk_wiz_0_0                                                    {0.000 5.000}        10.000          100.000         
    clkfbout_mopshub_board_v2_clk_wiz_0_0                                                   {0.000 12.500}       25.000          40.000          
  clk_m_mopshub_board_v2_clk_wiz_s_0                                                        {0.000 6.250}        12.500          80.000          
  clk_uart_mopshub_board_v2_clk_wiz_s_0                                                     {0.000 43.382}       86.765          11.525          
  clkfbout_mopshub_board_v2_clk_wiz_s_0                                                     {0.000 12.500}       25.000          40.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ext_clk_p                                                                                                                                                                                                                                 3.250        0.000                       0                     1  
  clk_elink_mopshub_board_v2_clk_wiz_s1_0                                                        16.576        0.000                      0                  319        0.130        0.000                      0                  319       12.000        0.000                       0                   181  
  clk_rx_m_mopshub_board_v2_clk_wiz_s1_0                                                          4.832        0.000                      0                    8        0.121        0.000                      0                    8        2.625        0.000                       0                    13  
  clk_tx_m_mopshub_board_v2_clk_wiz_s1_0                                                         10.963        0.000                      0                    8        0.121        0.000                      0                    8        5.750        0.000                       0                    12  
  clkfbout_mopshub_board_v2_clk_wiz_s1_0                                                                                                                                                                                                     10.908        0.000                       0                     3  
clk_sys                                                                                                                                                                                                                                       7.500        0.000                       0                     1  
  clk_40_mopshub_board_v2_clk_wiz_s_0                                                             3.327        0.000                      0                42440        0.067        0.000                      0                42440        7.500        0.000                       0                 17758  
    clk_100_mopshub_board_v2_clk_wiz_0_0                                                          1.247        0.000                      0                 2089        0.116        0.000                      0                 2089        0.000        0.000                       0                   582  
    clkfbout_mopshub_board_v2_clk_wiz_0_0                                                                                                                                                                                                    23.751        0.000                       0                     2  
  clk_m_mopshub_board_v2_clk_wiz_s_0                                                                                                                                                                                                         10.908        0.000                       0                     3  
  clk_uart_mopshub_board_v2_clk_wiz_s_0                                                          82.724        0.000                      0                  233        0.110        0.000                      0                  233       42.252        0.000                       0                   122  
  clkfbout_mopshub_board_v2_clk_wiz_s_0                                                                                                                                                                                                      23.408        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.877        0.000                      0                  933        0.092        0.000                      0                  933       15.370        0.000                       0                   487  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_40_mopshub_board_v2_clk_wiz_s_0                                                         clk_elink_mopshub_board_v2_clk_wiz_s1_0                                                           5.655        0.000                      0                  118        2.792        0.000                      0                  118  
clk_elink_mopshub_board_v2_clk_wiz_s1_0                                                     clk_40_mopshub_board_v2_clk_wiz_s_0                                                              15.632        0.000                      0                   81        0.109        0.000                      0                   81  
clk_100_mopshub_board_v2_clk_wiz_0_0                                                        clk_40_mopshub_board_v2_clk_wiz_s_0                                                               0.461        0.000                      0                   14        0.765        0.000                      0                   14  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_40_mopshub_board_v2_clk_wiz_s_0                                                              31.954        0.000                      0                    8                                                                        
clk_40_mopshub_board_v2_clk_wiz_s_0                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       23.985        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_40_mopshub_board_v2_clk_wiz_s_0                                                         clk_40_mopshub_board_v2_clk_wiz_s_0                                                              10.192        0.000                      0                  905        0.400        0.000                      0                  905  
**async_default**                                                                           clk_40_mopshub_board_v2_clk_wiz_s_0                                                         clk_elink_mopshub_board_v2_clk_wiz_s1_0                                                           7.555        0.000                      0                   11        8.532        0.000                      0                   11  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.838        0.000                      0                  100        0.386        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ext_clk_p
  To Clock:  clk_ext_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ext_clk_p
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk_ext_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_elink_mopshub_board_v2_clk_wiz_s1_0
  To Clock:  clk_elink_mopshub_board_v2_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack       16.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.576ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 0.799ns (9.659%)  route 7.473ns (90.341%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.244ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.482    -1.244    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X41Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y141        FDRE (Prop_fdre_C_Q)         0.379    -0.865 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/Q
                         net (fo=13, routed)          5.266     4.401    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[0]
    SLICE_X39Y143        LUT6 (Prop_lut6_I2_O)        0.105     4.506 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0/O
                         net (fo=2, routed)           0.627     5.132    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0_n_0
    SLICE_X41Y142        LUT3 (Prop_lut3_I2_O)        0.105     5.237 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_2__0/O
                         net (fo=2, routed)           0.384     5.622    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_2__0_n_0
    SLICE_X41Y142        LUT5 (Prop_lut5_I4_O)        0.105     5.727 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[3]_i_3/O
                         net (fo=4, routed)           0.687     6.413    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[3]_i_3_n_0
    SLICE_X40Y143        LUT2 (Prop_lut2_I1_O)        0.105     6.518 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[1]_i_1/O
                         net (fo=1, routed)           0.510     7.028    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]_1[1]
    SLICE_X39Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X39Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/C
                         clock pessimism              0.384    23.730    
                         clock uncertainty           -0.094    23.636    
    SLICE_X39Y143        FDCE (Setup_fdce_C_D)       -0.032    23.604    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         23.604    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 16.576    

Slack (MET) :             17.211ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 0.799ns (10.316%)  route 6.946ns (89.684%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.244ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.482    -1.244    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X41Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y141        FDRE (Prop_fdre_C_Q)         0.379    -0.865 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/Q
                         net (fo=13, routed)          5.266     4.401    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[0]
    SLICE_X39Y143        LUT6 (Prop_lut6_I2_O)        0.105     4.506 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0/O
                         net (fo=2, routed)           0.627     5.132    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0_n_0
    SLICE_X41Y142        LUT3 (Prop_lut3_I2_O)        0.105     5.237 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_2__0/O
                         net (fo=2, routed)           0.384     5.622    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_2__0_n_0
    SLICE_X41Y142        LUT5 (Prop_lut5_I4_O)        0.105     5.727 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[3]_i_3/O
                         net (fo=4, routed)           0.669     6.396    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[3]_i_3_n_0
    SLICE_X40Y143        LUT5 (Prop_lut5_I4_O)        0.105     6.501 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[0]_i_1/O
                         net (fo=1, routed)           0.000     6.501    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]_1[0]
    SLICE_X40Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X40Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/C
                         clock pessimism              0.384    23.730    
                         clock uncertainty           -0.094    23.636    
    SLICE_X40Y143        FDCE (Setup_fdce_C_D)        0.076    23.712    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.712    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                 17.211    

Slack (MET) :             17.230ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        7.756ns  (logic 0.810ns (10.443%)  route 6.946ns (89.557%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.244ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.482    -1.244    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X41Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y141        FDRE (Prop_fdre_C_Q)         0.379    -0.865 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/Q
                         net (fo=13, routed)          5.266     4.401    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[0]
    SLICE_X39Y143        LUT6 (Prop_lut6_I2_O)        0.105     4.506 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0/O
                         net (fo=2, routed)           0.627     5.132    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0_n_0
    SLICE_X41Y142        LUT3 (Prop_lut3_I2_O)        0.105     5.237 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_2__0/O
                         net (fo=2, routed)           0.384     5.622    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_2__0_n_0
    SLICE_X41Y142        LUT5 (Prop_lut5_I4_O)        0.105     5.727 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[3]_i_3/O
                         net (fo=4, routed)           0.669     6.396    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[3]_i_3_n_0
    SLICE_X40Y143        LUT5 (Prop_lut5_I4_O)        0.116     6.512 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[3]_i_1/O
                         net (fo=1, routed)           0.000     6.512    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]_1[3]
    SLICE_X40Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X40Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/C
                         clock pessimism              0.384    23.730    
                         clock uncertainty           -0.094    23.636    
    SLICE_X40Y143        FDCE (Setup_fdce_C_D)        0.106    23.742    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         23.742    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                 17.230    

Slack (MET) :             17.340ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 0.487ns (7.293%)  route 6.191ns (92.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 23.312 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.242ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.484    -1.242    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X41Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDRE (Prop_fdre_C_Q)         0.379    -0.863 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[3]/Q
                         net (fo=3, routed)           5.748     4.885    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_6[3]
    SLICE_X41Y147        LUT2 (Prop_lut2_I1_O)        0.108     4.993 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_i_9__0/O
                         net (fo=1, routed)           0.443     5.436    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/p_1_in[3]
    RAMB18_X2Y58         RAMB18E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.340    23.312    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB18_X2Y58         RAMB18E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg/CLKARDCLK
                         clock pessimism              0.369    23.681    
                         clock uncertainty           -0.094    23.587    
    RAMB18_X2Y58         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.811    22.776    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg
  -------------------------------------------------------------------
                         required time                         22.776    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                 17.340    

Slack (MET) :             17.449ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.654ns (9.950%)  route 5.919ns (90.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 23.312 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.238ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.488    -1.238    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.398    -0.840 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/Q
                         net (fo=3, routed)           5.475     4.635    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_6[7]
    SLICE_X41Y147        LUT2 (Prop_lut2_I1_O)        0.256     4.891 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_i_5__0/O
                         net (fo=1, routed)           0.443     5.335    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/p_1_in[7]
    RAMB18_X2Y58         RAMB18E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.340    23.312    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB18_X2Y58         RAMB18E1                                     r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg/CLKARDCLK
                         clock pessimism              0.369    23.681    
                         clock uncertainty           -0.094    23.587    
    RAMB18_X2Y58         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.803    22.784    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg
  -------------------------------------------------------------------
                         required time                         22.784    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                 17.449    

Slack (MET) :             17.481ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 0.799ns (10.755%)  route 6.630ns (89.245%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.244ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.482    -1.244    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X41Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y141        FDRE (Prop_fdre_C_Q)         0.379    -0.865 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/Q
                         net (fo=13, routed)          5.266     4.401    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[0]
    SLICE_X39Y143        LUT6 (Prop_lut6_I2_O)        0.105     4.506 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0/O
                         net (fo=2, routed)           0.627     5.132    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0_n_0
    SLICE_X41Y142        LUT3 (Prop_lut3_I2_O)        0.105     5.237 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_2__0/O
                         net (fo=2, routed)           0.384     5.622    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_2__0_n_0
    SLICE_X41Y142        LUT5 (Prop_lut5_I4_O)        0.105     5.727 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[3]_i_3/O
                         net (fo=4, routed)           0.353     6.080    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[3]_i_3_n_0
    SLICE_X41Y142        LUT4 (Prop_lut4_I0_O)        0.105     6.185 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[2]_i_1/O
                         net (fo=1, routed)           0.000     6.185    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]_1[2]
    SLICE_X41Y142        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X41Y142        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/C
                         clock pessimism              0.384    23.730    
                         clock uncertainty           -0.094    23.636    
    SLICE_X41Y142        FDCE (Setup_fdce_C_D)        0.030    23.666    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         23.666    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                 17.481    

Slack (MET) :             17.746ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 0.694ns (9.630%)  route 6.513ns (90.370%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.244ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.482    -1.244    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X41Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y141        FDRE (Prop_fdre_C_Q)         0.379    -0.865 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/Q
                         net (fo=13, routed)          5.266     4.401    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[0]
    SLICE_X39Y143        LUT6 (Prop_lut6_I2_O)        0.105     4.506 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0/O
                         net (fo=2, routed)           0.517     5.022    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0_n_0
    SLICE_X41Y143        LUT6 (Prop_lut6_I5_O)        0.105     5.127 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[9]_i_2/O
                         net (fo=6, routed)           0.730     5.858    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[9]_i_2_n_0
    SLICE_X40Y143        LUT2 (Prop_lut2_I0_O)        0.105     5.963 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[4]_i_1/O
                         net (fo=1, routed)           0.000     5.963    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]_1[4]
    SLICE_X40Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X40Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/C
                         clock pessimism              0.384    23.730    
                         clock uncertainty           -0.094    23.636    
    SLICE_X40Y143        FDCE (Setup_fdce_C_D)        0.072    23.708    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         23.708    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                 17.746    

Slack (MET) :             17.751ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 0.694ns (9.693%)  route 6.466ns (90.307%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.244ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.482    -1.244    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X41Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y141        FDRE (Prop_fdre_C_Q)         0.379    -0.865 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/Q
                         net (fo=13, routed)          5.266     4.401    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[0]
    SLICE_X39Y143        LUT6 (Prop_lut6_I2_O)        0.105     4.506 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0/O
                         net (fo=2, routed)           0.517     5.022    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0_n_0
    SLICE_X41Y143        LUT6 (Prop_lut6_I5_O)        0.105     5.127 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[9]_i_2/O
                         net (fo=6, routed)           0.684     5.811    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[9]_i_2_n_0
    SLICE_X38Y143        LUT5 (Prop_lut5_I0_O)        0.105     5.916 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[6]_i_1/O
                         net (fo=1, routed)           0.000     5.916    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]_1[6]
    SLICE_X38Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X38Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
                         clock pessimism              0.384    23.730    
                         clock uncertainty           -0.094    23.636    
    SLICE_X38Y143        FDCE (Setup_fdce_C_D)        0.030    23.666    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         23.666    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                 17.751    

Slack (MET) :             17.756ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 0.694ns (9.697%)  route 6.463ns (90.303%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.244ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.482    -1.244    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X41Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y141        FDRE (Prop_fdre_C_Q)         0.379    -0.865 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/Q
                         net (fo=13, routed)          5.266     4.401    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[0]
    SLICE_X39Y143        LUT6 (Prop_lut6_I2_O)        0.105     4.506 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0/O
                         net (fo=2, routed)           0.517     5.022    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0_n_0
    SLICE_X41Y143        LUT6 (Prop_lut6_I5_O)        0.105     5.127 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[9]_i_2/O
                         net (fo=6, routed)           0.680     5.808    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[9]_i_2_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I0_O)        0.105     5.913 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[7]_i_1/O
                         net (fo=1, routed)           0.000     5.913    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]_1[7]
    SLICE_X38Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X38Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/C
                         clock pessimism              0.384    23.730    
                         clock uncertainty           -0.094    23.636    
    SLICE_X38Y143        FDCE (Setup_fdce_C_D)        0.032    23.668    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]
  -------------------------------------------------------------------
                         required time                         23.668    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                 17.756    

Slack (MET) :             17.771ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 0.713ns (9.932%)  route 6.466ns (90.068%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.244ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.482    -1.244    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X41Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y141        FDRE (Prop_fdre_C_Q)         0.379    -0.865 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/Q
                         net (fo=13, routed)          5.266     4.401    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[0]
    SLICE_X39Y143        LUT6 (Prop_lut6_I2_O)        0.105     4.506 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0/O
                         net (fo=2, routed)           0.517     5.022    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0_n_0
    SLICE_X41Y143        LUT6 (Prop_lut6_I5_O)        0.105     5.127 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[9]_i_2/O
                         net (fo=6, routed)           0.684     5.811    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[9]_i_2_n_0
    SLICE_X38Y143        LUT5 (Prop_lut5_I0_O)        0.124     5.935 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[8]_i_1/O
                         net (fo=1, routed)           0.000     5.935    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]_1[8]
    SLICE_X38Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X38Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/C
                         clock pessimism              0.384    23.730    
                         clock uncertainty           -0.094    23.636    
    SLICE_X38Y143        FDCE (Setup_fdce_C_D)        0.069    23.705    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         23.705    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 17.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X82Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.874 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.064    -0.810    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1[0]
    SLICE_X82Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X82Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.075    -0.940    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.940    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.888%)  route 0.098ns (41.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.612    -0.552    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X41Y135        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/Q
                         net (fo=1, routed)           0.098    -0.313    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr[4]
    SLICE_X38Y135        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.883    -0.952    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X38Y135        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[4]/C
                         clock pessimism              0.415    -0.537    
    SLICE_X38Y135        FDRE (Hold_fdre_C_D)         0.066    -0.471    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dataout_valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/flag_pack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.555%)  route 0.111ns (37.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.617    -0.547    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X37Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dataout_valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.406 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dataout_valid_r_reg/Q
                         net (fo=3, routed)           0.111    -0.295    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_valid_r
    SLICE_X36Y147        LUT5 (Prop_lut5_I4_O)        0.045    -0.250 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/flag_pack_i_1/O
                         net (fo=1, routed)           0.000    -0.250    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0_n_14
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/flag_pack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.889    -0.946    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/flag_pack_reg/C
                         clock pessimism              0.412    -0.534    
    SLICE_X36Y147        FDRE (Hold_fdre_C_D)         0.121    -0.413    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/flag_pack_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.816%)  route 0.103ns (42.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.616    -0.548    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X38Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/Q
                         net (fo=1, routed)           0.103    -0.304    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/dataout_r[6]
    SLICE_X40Y142        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.887    -0.948    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/clk_elink
    SLICE_X40Y142        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[6]/C
                         clock pessimism              0.415    -0.533    
    SLICE_X40Y142        FDRE (Hold_fdre_C_D)         0.063    -0.470    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.616    -0.548    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X39Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y143        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.297    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/dataout_r[5]
    SLICE_X39Y142        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.887    -0.948    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/clk_elink
    SLICE_X39Y142        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[5]/C
                         clock pessimism              0.415    -0.533    
    SLICE_X39Y142        FDRE (Hold_fdre_C_D)         0.070    -0.463    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.399%)  route 0.090ns (32.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.613    -0.551    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X39Y137        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[5]/Q
                         net (fo=12, routed)          0.090    -0.320    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/Q[5]
    SLICE_X38Y137        LUT6 (Prop_lut6_I5_O)        0.045    -0.275 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbinnext__0[6]
    SLICE_X38Y137        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.884    -0.951    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X38Y137        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[6]/C
                         clock pessimism              0.413    -0.538    
    SLICE_X38Y137        FDRE (Hold_fdre_C_D)         0.092    -0.446    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[6]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.616    -0.548    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X37Y146        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[6]/Q
                         net (fo=4, routed)           0.108    -0.299    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dataout_r[6]
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.889    -0.946    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/C
                         clock pessimism              0.415    -0.531    
    SLICE_X36Y147        FDRE (Hold_fdre_C_D)         0.060    -0.471    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.411%)  route 0.107ns (36.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.615    -0.549    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/clk_elink
    SLICE_X38Y142        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[8]/Q
                         net (fo=1, routed)           0.107    -0.301    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/Q[0]
    SLICE_X39Y141        LUT4 (Prop_lut4_I1_O)        0.045    -0.256 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r[0]_i_1_n_0
    SLICE_X39Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.887    -0.948    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/clk_elink
    SLICE_X39Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/C
                         clock pessimism              0.415    -0.533    
    SLICE_X39Y141        FDRE (Hold_fdre_C_D)         0.092    -0.441    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.314%)  route 0.103ns (38.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.616    -0.548    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X40Y145        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[2]/Q
                         net (fo=7, routed)           0.103    -0.281    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/bitstream_align1[1]
    SLICE_X41Y145        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.888    -0.947    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X41Y145        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[0]/C
                         clock pessimism              0.412    -0.535    
    SLICE_X41Y145        FDRE (Hold_fdre_C_D)         0.057    -0.478    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.701%)  route 0.064ns (33.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X82Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.887 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.064    -0.823    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1[6]
    SLICE_X82Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X82Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.021    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_elink_mopshub_board_v2_clk_wiz_s1_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X2Y58     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X2Y56     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/fifo_storage_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         25.000      23.408     BUFGCTRL_X0Y2    mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            1.592         25.000      23.408     BUFHCE_X0Y24     mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf_en/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         25.000      23.529     ILOGIC_X1Y148    mopshub_board_v2_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         25.000      23.529     OLOGIC_X1Y134    mopshub_board_v2_i/selectio_wiz_2/inst/pins[0].oserdese2_master/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X44Y147    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y146    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISK_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y146    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISK_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y146    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISK_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y146    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISK_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y146    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISKcode_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y146    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISKcode_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y146    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISKcode_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y146    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISKcode_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg1_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y146    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISK_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y146    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISK_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  To Clock:  clk_rx_m_mopshub_board_v2_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.379ns (53.751%)  route 0.326ns (46.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.105ns = ( 3.145 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.379    -1.985 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.326    -1.658    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.452     3.145    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf/I0
                         clock pessimism              0.227     3.372    
                         clock uncertainty           -0.073     3.298    
    BUFGCTRL_X0Y5        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125     3.173    mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          3.173    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.433%)  route 0.371ns (51.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.348    -2.016 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.371    -1.645    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[2]
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y147        FDRE (Setup_fdre_C_D)       -0.207     3.606    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          3.606    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.379ns (42.053%)  route 0.522ns (57.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.379    -1.985 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.522    -1.462    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[5]
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y147        FDRE (Setup_fdre_C_D)       -0.024     3.789    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          3.789    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.656%)  route 0.367ns (51.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.348    -2.016 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.367    -1.648    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[4]
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y147        FDRE (Setup_fdre_C_D)       -0.208     3.605    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          3.605    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.379ns (43.691%)  route 0.488ns (56.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.379    -1.985 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.488    -1.496    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[3]
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y147        FDRE (Setup_fdre_C_D)       -0.027     3.786    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          3.786    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.348ns (54.642%)  route 0.289ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.348    -2.016 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.289    -1.727    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[1]
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y147        FDRE (Setup_fdre_C_D)       -0.181     3.632    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          3.632    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.348ns (74.651%)  route 0.118ns (25.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.348    -2.016 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.118    -1.897    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[6]
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y147        FDRE (Setup_fdre_C_D)       -0.209     3.604    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          3.604    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.379ns (72.428%)  route 0.144ns (27.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.379    -1.985 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.144    -1.840    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[0]
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y147        FDRE (Setup_fdre_C_D)       -0.032     3.781    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          3.781    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  5.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.873 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.818    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[0]
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.502    -1.442    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.428    -1.014    
    SLICE_X83Y147        FDRE (Hold_fdre_C_D)         0.075    -0.939    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.939    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.653%)  route 0.053ns (29.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.128    -0.886 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.833    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[6]
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.502    -1.442    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.428    -1.014    
    SLICE_X83Y147        FDRE (Hold_fdre_C_D)        -0.006    -1.020    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          1.020    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.128    -0.886 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.770    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[1]
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.502    -1.442    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.428    -1.014    
    SLICE_X83Y147        FDRE (Hold_fdre_C_D)         0.017    -0.997    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.997    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.782%)  route 0.196ns (58.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.873 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.196    -0.676    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[3]
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.502    -1.442    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.428    -1.014    
    SLICE_X83Y147        FDRE (Hold_fdre_C_D)         0.076    -0.938    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.938    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.943%)  route 0.153ns (52.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.864ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.873 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.153    -0.720    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf/I0
                         clock pessimism              0.722    -1.142    
    BUFGCTRL_X0Y5        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.983    mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.777%)  route 0.232ns (62.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.873 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.641    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[5]
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.502    -1.442    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.428    -1.014    
    SLICE_X83Y147        FDRE (Hold_fdre_C_D)         0.078    -0.936    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.936    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.105%)  route 0.162ns (55.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.128    -0.886 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.162    -0.724    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[4]
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.502    -1.442    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.428    -1.014    
    SLICE_X83Y147        FDRE (Hold_fdre_C_D)        -0.006    -1.020    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          1.020    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.609%)  route 0.166ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.128    -0.886 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.166    -0.720    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3[2]
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.502    -1.442    mopshub_board_v2_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y147        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.428    -1.014    
    SLICE_X83Y147        FDRE (Hold_fdre_C_D)        -0.006    -1.020    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          1.020    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rx_m_mopshub_board_v2_clk_wiz_s1_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         6.250       4.658      BUFGCTRL_X0Y5    mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I              n/a            1.592         6.250       4.658      BUFHCE_X0Y26     mopshub_board_v2_i/clk_wiz_s1/inst/clkout3_buf_en/I
Min Period        n/a     ISERDESE2/CLK       n/a            1.471         6.250       4.779      ILOGIC_X1Y148    mopshub_board_v2_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLK
Min Period        n/a     ISERDESE2/CLKB      n/a            1.471         6.250       4.779      ILOGIC_X1Y148    mopshub_board_v2_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKB
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.250       5.001      MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y147    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  To Clock:  clk_tx_m_mopshub_board_v2_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack       10.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.963ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.379ns (46.449%)  route 0.437ns (53.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.105ns = ( 9.395 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.985 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.437    -1.548    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[7]
    BUFGCTRL_X0Y4        BUFGCTRL                                     r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.452     9.395    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y4        BUFGCTRL                                     r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf/I0
                         clock pessimism              0.227     9.622    
                         clock uncertainty           -0.082     9.540    
    BUFGCTRL_X0Y4        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125     9.415    mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                 10.963    

Slack (MET) :             11.369ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.348ns (41.362%)  route 0.493ns (58.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 9.693 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.016 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.493    -1.522    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[4]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.650     9.693    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.443    10.136    
                         clock uncertainty           -0.082    10.054    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.208     9.846    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                 11.369    

Slack (MET) :             11.397ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.348ns (42.747%)  route 0.466ns (57.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 9.693 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.016 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.466    -1.549    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[2]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.650     9.693    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.443    10.136    
                         clock uncertainty           -0.082    10.054    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.207     9.847    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                 11.397    

Slack (MET) :             11.518ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.379ns (43.242%)  route 0.497ns (56.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 9.693 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.985 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.497    -1.487    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[5]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.650     9.693    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.443    10.136    
                         clock uncertainty           -0.082    10.054    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.024    10.030    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         10.030    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                 11.518    

Slack (MET) :             11.524ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.379ns (43.691%)  route 0.488ns (56.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 9.693 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.985 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.488    -1.496    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[3]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.650     9.693    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.443    10.136    
                         clock uncertainty           -0.082    10.054    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.027    10.027    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                 11.524    

Slack (MET) :             11.600ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.348ns (54.642%)  route 0.289ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 9.693 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.016 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.289    -1.727    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[1]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.650     9.693    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.443    10.136    
                         clock uncertainty           -0.082    10.054    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.181     9.873    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.873    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                 11.600    

Slack (MET) :             11.743ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.348ns (74.651%)  route 0.118ns (25.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 9.693 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.016 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.118    -1.897    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[6]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.650     9.693    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.443    10.136    
                         clock uncertainty           -0.082    10.054    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.209     9.845    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          9.845    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                 11.743    

Slack (MET) :             11.863ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.379ns (72.428%)  route 0.144ns (27.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 9.693 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.985 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.144    -1.840    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[0]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.650     9.693    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.443    10.136    
                         clock uncertainty           -0.082    10.054    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.032    10.022    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                 11.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.874 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.819    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[0]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.075    -0.940    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.940    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.653%)  route 0.053ns (29.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.887 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.834    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[6]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.021    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.887 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.771    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[1]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.017    -0.998    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.998    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.782%)  route 0.196ns (58.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.874 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.196    -0.677    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[3]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.076    -0.939    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.939    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.371%)  route 0.226ns (61.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.874 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.226    -0.647    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[5]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.078    -0.937    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.937    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.406%)  route 0.208ns (59.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.864ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.874 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.208    -0.666    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[7]
    BUFGCTRL_X0Y4        BUFGCTRL                                     r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y4        BUFGCTRL                                     r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf/I0
                         clock pessimism              0.722    -1.142    
    BUFGCTRL_X0Y4        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.983    mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.666    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.859%)  route 0.210ns (62.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.887 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.210    -0.677    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[2]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.021    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.020%)  route 0.227ns (63.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.887 r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.227    -0.660    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2[4]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v2_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v2_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.021    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  0.361    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tx_m_mopshub_board_v2_clk_wiz_s1_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         12.500      10.908     BUFGCTRL_X0Y4    mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            1.592         12.500      10.908     BUFHCE_X0Y25     mopshub_board_v2_i/clk_wiz_s1/inst/clkout2_buf_en/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.471         12.500      11.029     OLOGIC_X1Y134    mopshub_board_v2_i/selectio_wiz_2/inst/pins[0].oserdese2_master/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X83Y146    mopshub_board_v2_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mopshub_board_v2_clk_wiz_s1_0
  To Clock:  clkfbout_mopshub_board_v2_clk_wiz_s1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mopshub_board_v2_clk_wiz_s1_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         12.500      10.908     BUFGCTRL_X0Y10   mopshub_board_v2_i/clk_wiz_s1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0
  To Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0

Setup :            0  Failing Endpoints,  Worst Slack        3.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 0.905ns (10.135%)  route 8.025ns (89.865%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 15.473 - 12.500 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        6.269    11.013    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X42Y171        LUT6 (Prop_lut6_I0_O)        0.242    11.255 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__90/O
                         net (fo=2, routed)           0.739    11.993    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X39Y175        LUT2 (Prop_lut2_I0_O)        0.105    12.098 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__3/O
                         net (fo=3, routed)           0.275    12.374    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X39Y175        LUT6 (Prop_lut6_I0_O)        0.105    12.479 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/edged_i_3__15/O
                         net (fo=33, routed)          0.742    13.220    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/SS[0]
    SLICE_X39Y189        LUT3 (Prop_lut3_I1_O)        0.105    13.325 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/edged_i_1__18/O
                         net (fo=1, routed)           0.000    13.325    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/receivecrc/edged_reg_0
    SLICE_X39Y189        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K19                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    13.838 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    19.015    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    11.857 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    14.037    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.114 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.359    15.473    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X39Y189        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/receivecrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              1.232    16.705    
                         clock uncertainty           -0.087    16.618    
    SLICE_X39Y189        FDRE (Setup_fdre_C_D)        0.034    16.652    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/receivecrc/edged_reg
  -------------------------------------------------------------------
                         required time                         16.652    
                         arrival time                         -13.325    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 0.905ns (10.138%)  route 8.022ns (89.862%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 15.473 - 12.500 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        6.269    11.013    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X42Y171        LUT6 (Prop_lut6_I0_O)        0.242    11.255 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__90/O
                         net (fo=2, routed)           0.739    11.993    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X39Y175        LUT2 (Prop_lut2_I0_O)        0.105    12.098 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__3/O
                         net (fo=3, routed)           0.275    12.374    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X39Y175        LUT6 (Prop_lut6_I0_O)        0.105    12.479 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/edged_i_3__15/O
                         net (fo=33, routed)          0.739    13.217    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/receivecrc/resrmlensig
    SLICE_X39Y189        LUT4 (Prop_lut4_I1_O)        0.105    13.322 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__11/O
                         net (fo=1, routed)           0.000    13.322    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__11_n_0
    SLICE_X39Y189        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K19                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    13.838 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    19.015    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    11.857 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    14.037    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.114 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.359    15.473    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X39Y189        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              1.232    16.705    
                         clock uncertainty           -0.087    16.618    
    SLICE_X39Y189        FDRE (Setup_fdre_C_D)        0.036    16.654    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/receivecrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         16.654    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 0.905ns (10.652%)  route 7.591ns (89.348%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 15.402 - 12.500 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        6.327    11.071    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X50Y187        LUT6 (Prop_lut6_I0_O)        0.242    11.313 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__89/O
                         net (fo=2, routed)           0.332    11.645    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X50Y189        LUT2 (Prop_lut2_I0_O)        0.105    11.750 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__4/O
                         net (fo=3, routed)           0.357    12.107    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X50Y191        LUT6 (Prop_lut6_I0_O)        0.105    12.212 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/edged_i_3__19/O
                         net (fo=33, routed)          0.575    12.787    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/SS[0]
    SLICE_X47Y198        LUT3 (Prop_lut3_I1_O)        0.105    12.892 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/edged_i_1__22/O
                         net (fo=1, routed)           0.000    12.892    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/edged_reg_0
    SLICE_X47Y198        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K19                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    13.838 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    19.015    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    11.857 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    14.037    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.114 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.288    15.402    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X47Y198        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              1.232    16.634    
                         clock uncertainty           -0.087    16.547    
    SLICE_X47Y198        FDRE (Setup_fdre_C_D)        0.034    16.581    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/edged_reg
  -------------------------------------------------------------------
                         required time                         16.581    
                         arrival time                         -12.892    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 0.905ns (10.655%)  route 7.588ns (89.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 15.402 - 12.500 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        6.327    11.071    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X50Y187        LUT6 (Prop_lut6_I0_O)        0.242    11.313 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__89/O
                         net (fo=2, routed)           0.332    11.645    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X50Y189        LUT2 (Prop_lut2_I0_O)        0.105    11.750 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__4/O
                         net (fo=3, routed)           0.357    12.107    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X50Y191        LUT6 (Prop_lut6_I0_O)        0.105    12.212 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/edged_i_3__19/O
                         net (fo=33, routed)          0.572    12.784    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/resrmlensig
    SLICE_X47Y198        LUT4 (Prop_lut4_I1_O)        0.105    12.889 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__14/O
                         net (fo=1, routed)           0.000    12.889    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__14_n_0
    SLICE_X47Y198        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K19                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    13.838 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    19.015    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    11.857 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    14.037    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.114 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.288    15.402    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X47Y198        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              1.232    16.634    
                         clock uncertainty           -0.087    16.547    
    SLICE_X47Y198        FDRE (Setup_fdre_C_D)        0.036    16.583    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         16.583    
                         arrival time                         -12.889    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 0.698ns (8.603%)  route 7.415ns (91.397%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 15.398 - 12.500 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        6.334    11.077    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X50Y187        LUT6 (Prop_lut6_I0_O)        0.242    11.319 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/i__i_4__9/O
                         net (fo=125, routed)         0.650    11.969    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/reset_6
    SLICE_X57Y188        LUT2 (Prop_lut2_I0_O)        0.108    12.077 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_1__93/O
                         net (fo=1, routed)           0.432    12.509    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/transmitcrc/edged_reg_0
    SLICE_X57Y188        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K19                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    13.838 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    19.015    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    11.857 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    14.037    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.114 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.284    15.398    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X57Y188        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/transmitcrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              1.232    16.630    
                         clock uncertainty           -0.087    16.543    
    SLICE_X57Y188        FDRE (Setup_fdre_C_D)       -0.200    16.343    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/transmitcrc/edged_reg
  -------------------------------------------------------------------
                         required time                         16.343    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.261ns  (logic 0.905ns (10.955%)  route 7.356ns (89.045%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 15.390 - 12.500 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.028     9.771    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X72Y191        LUT6 (Prop_lut6_I0_O)        0.242    10.013 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__88/O
                         net (fo=2, routed)           0.809    10.822    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X79Y191        LUT2 (Prop_lut2_I0_O)        0.105    10.927 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__5/O
                         net (fo=3, routed)           0.839    11.766    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X89Y189        LUT6 (Prop_lut6_I0_O)        0.105    11.871 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/edged_i_3__23/O
                         net (fo=33, routed)          0.680    12.552    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/SS[0]
    SLICE_X89Y197        LUT3 (Prop_lut3_I1_O)        0.105    12.657 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/edged_i_1__26/O
                         net (fo=1, routed)           0.000    12.657    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg_0
    SLICE_X89Y197        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K19                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    13.838 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    19.015    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    11.857 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    14.037    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.114 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.276    15.390    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X89Y197        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              1.232    16.622    
                         clock uncertainty           -0.087    16.535    
    SLICE_X89Y197        FDRE (Setup_fdre_C_D)        0.034    16.569    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg
  -------------------------------------------------------------------
                         required time                         16.569    
                         arrival time                         -12.657    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 0.905ns (11.033%)  route 7.298ns (88.967%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 15.405 - 12.500 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.238ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.741    10.484    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.242    10.726 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__79/O
                         net (fo=2, routed)           0.555    11.281    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X47Y125        LUT2 (Prop_lut2_I0_O)        0.105    11.386 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__14/O
                         net (fo=3, routed)           0.394    11.780    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.105    11.885 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/edged_i_3__59/O
                         net (fo=33, routed)          0.608    12.493    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/SS[0]
    SLICE_X44Y121        LUT3 (Prop_lut3_I1_O)        0.105    12.598 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/edged_i_1__62/O
                         net (fo=1, routed)           0.000    12.598    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/receivecrc/edged_reg_0
    SLICE_X44Y121        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K19                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    13.838 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    19.015    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    11.857 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    14.037    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.114 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.291    15.405    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X44Y121        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/receivecrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              1.238    16.643    
                         clock uncertainty           -0.087    16.556    
    SLICE_X44Y121        FDRE (Setup_fdre_C_D)        0.076    16.632    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/receivecrc/edged_reg
  -------------------------------------------------------------------
                         required time                         16.632    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.199ns  (logic 0.905ns (11.038%)  route 7.294ns (88.962%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 15.405 - 12.500 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.238ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.741    10.484    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.242    10.726 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__79/O
                         net (fo=2, routed)           0.555    11.281    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X47Y125        LUT2 (Prop_lut2_I0_O)        0.105    11.386 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__14/O
                         net (fo=3, routed)           0.394    11.780    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.105    11.885 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/edged_i_3__59/O
                         net (fo=33, routed)          0.604    12.489    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/receivecrc/resrmlensig
    SLICE_X44Y121        LUT4 (Prop_lut4_I1_O)        0.105    12.594 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__44/O
                         net (fo=1, routed)           0.000    12.594    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__44_n_0
    SLICE_X44Y121        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K19                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    13.838 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    19.015    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    11.857 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    14.037    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.114 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.291    15.405    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X44Y121        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              1.238    16.643    
                         clock uncertainty           -0.087    16.556    
    SLICE_X44Y121        FDRE (Setup_fdre_C_D)        0.080    16.636    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         16.636    
                         arrival time                         -12.594    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 0.905ns (11.140%)  route 7.219ns (88.860%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 15.390 - 12.500 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.028     9.771    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X72Y191        LUT6 (Prop_lut6_I0_O)        0.242    10.013 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__88/O
                         net (fo=2, routed)           0.809    10.822    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X79Y191        LUT2 (Prop_lut2_I0_O)        0.105    10.927 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__5/O
                         net (fo=3, routed)           0.839    11.766    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X89Y189        LUT6 (Prop_lut6_I0_O)        0.105    11.871 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/edged_i_3__23/O
                         net (fo=33, routed)          0.543    12.415    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/resrmlensig
    SLICE_X89Y197        LUT4 (Prop_lut4_I1_O)        0.105    12.520 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__17/O
                         net (fo=1, routed)           0.000    12.520    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__17_n_0
    SLICE_X89Y197        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K19                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    13.838 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    19.015    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    11.857 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    14.037    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.114 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.276    15.390    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X89Y197        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              1.232    16.622    
                         clock uncertainty           -0.087    16.535    
    SLICE_X89Y197        FDRE (Setup_fdre_C_D)        0.036    16.571    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         16.571    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 0.905ns (11.202%)  route 7.174ns (88.798%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 15.361 - 12.500 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.498    10.241    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X72Y173        LUT6 (Prop_lut6_I0_O)        0.242    10.483 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__80/O
                         net (fo=2, routed)           0.676    11.159    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X77Y177        LUT2 (Prop_lut2_I0_O)        0.105    11.264 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__13/O
                         net (fo=3, routed)           0.480    11.745    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X78Y177        LUT6 (Prop_lut6_I0_O)        0.105    11.850 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/edged_i_3__55/O
                         net (fo=33, routed)          0.520    12.369    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/receivecrc/resrmlensig
    SLICE_X82Y179        LUT4 (Prop_lut4_I1_O)        0.105    12.474 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__41/O
                         net (fo=1, routed)           0.000    12.474    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__41_n_0
    SLICE_X82Y179        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K19                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    13.838 f  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    19.015    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    11.857 f  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    14.037    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.114 f  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.247    15.361    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X82Y179        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              1.232    16.593    
                         clock uncertainty           -0.087    16.506    
    SLICE_X82Y179        FDRE (Setup_fdre_C_D)        0.036    16.542    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         16.542    
                         arrival time                         -12.474    
  -------------------------------------------------------------------
                         slack                                  4.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mw_spi_bus_fiforeg_cval24_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mw_spi_bus_fiforeg_cval23_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.008%)  route 0.217ns (50.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.576     1.976    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/clk_40
    SLICE_X74Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mw_spi_bus_fiforeg_cval24_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y149        FDRE (Prop_fdre_C_Q)         0.164     2.140 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mw_spi_bus_fiforeg_cval24_reg[11]/Q
                         net (fo=2, routed)           0.217     2.357    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/bus_rec_SM0/mw_spi_bus_fiforeg_cval24_reg[15]_0[11]
    SLICE_X75Y150        LUT6 (Prop_lut6_I1_O)        0.045     2.402 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/bus_rec_SM0/mw_spi_bus_fiforeg_cval23[11]_i_1/O
                         net (fo=1, routed)           0.000     2.402    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mw_spi_bus_fiforeg_nval23[11]
    SLICE_X75Y150        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mw_spi_bus_fiforeg_cval23_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.844     2.222    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/clk_40
    SLICE_X75Y150        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mw_spi_bus_fiforeg_cval23_reg[11]/C
                         clock pessimism              0.022     2.244    
    SLICE_X75Y150        FDRE (Hold_fdre_C_D)         0.092     2.336    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mw_spi_bus_fiforeg_cval23_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.212ns (44.629%)  route 0.263ns (55.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.624     2.024    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X16Y150        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.164     2.188 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[2]/Q
                         net (fo=17, routed)          0.263     2.451    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/Q[0]
    SLICE_X16Y149        LUT4 (Prop_lut4_I1_O)        0.048     2.499 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.499    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin[1]_i_1__1_n_0
    SLICE_X16Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.899     2.277    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/clk_40
    SLICE_X16Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[1]/C
                         clock pessimism              0.022     2.299    
    SLICE_X16Y149        FDRE (Hold_fdre_C_D)         0.131     2.430    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/IOControl/tarbit1/register_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/genblk1[79].reg_i/q_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.735%)  route 0.282ns (60.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.576     1.976    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/IOControl/tarbit1/clk_40
    SLICE_X71Y150        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/IOControl/tarbit1/register_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y150        FDRE (Prop_fdre_C_Q)         0.141     2.117 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/IOControl/tarbit1/register_i_reg[13]/Q
                         net (fo=4, routed)           0.282     2.399    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/IOControl/tarbit2/q_i_reg_12[8]
    SLICE_X72Y149        LUT5 (Prop_lut5_I4_O)        0.045     2.444 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/IOControl/tarbit2/q_i_i_1__862/O
                         net (fo=1, routed)           0.000     2.444    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/genblk1[79].reg_i/q_i_reg_1
    SLICE_X72Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/genblk1[79].reg_i/q_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.849     2.227    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/genblk1[79].reg_i/clk_40
    SLICE_X72Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/genblk1[79].reg_i/q_i_reg/C
                         clock pessimism              0.022     2.249    
    SLICE_X72Y149        FDRE (Hold_fdre_C_D)         0.120     2.369    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/genblk1[79].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.277%)  route 0.263ns (55.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.624     2.024    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X16Y150        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.164     2.188 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[2]/Q
                         net (fo=17, routed)          0.263     2.451    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/Q[0]
    SLICE_X16Y149        LUT3 (Prop_lut3_I2_O)        0.045     2.496 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.496    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbinnext__0[0]
    SLICE_X16Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.899     2.277    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/clk_40
    SLICE_X16Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[0]/C
                         clock pessimism              0.022     2.299    
    SLICE_X16Y149        FDRE (Hold_fdre_C_D)         0.120     2.419    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.956%)  route 0.124ns (43.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.690     2.090    <hidden>
    SLICE_X22Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y95         FDRE (Prop_fdre_C_Q)         0.164     2.254 r  <hidden>
                         net (fo=1, routed)           0.124     2.378    <hidden>
    RAMB18_X1Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.005     2.383    <hidden>
    RAMB18_X1Y38         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.237     2.146    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.301    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/destuff/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.573     1.973    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/smpldbit_reg_i/clk_40
    SLICE_X88Y150        FDPE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y150        FDPE (Prop_fdpe_C_Q)         0.164     2.137 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/Q
                         net (fo=8, routed)           0.232     2.369    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/destuff/count_reg[0]_1
    SLICE_X89Y149        LUT5 (Prop_lut5_I2_O)        0.045     2.414 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/destuff/count[0]_i_1__7/O
                         net (fo=1, routed)           0.000     2.414    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/destuff/count[0]_i_1__7_n_0
    SLICE_X89Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/destuff/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.845     2.223    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/destuff/clk_40
    SLICE_X89Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/destuff/count_reg[0]/C
                         clock pessimism              0.022     2.245    
    SLICE_X89Y149        FDRE (Hold_fdre_C_D)         0.091     2.336    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/destuff/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.905%)  route 0.267ns (56.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.624     2.024    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X16Y150        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.164     2.188 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[2]/Q
                         net (fo=17, routed)          0.267     2.455    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/Q[0]
    SLICE_X16Y149        LUT6 (Prop_lut6_I1_O)        0.045     2.500 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin[3]_i_1/O
                         net (fo=1, routed)           0.000     2.500    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbinnext__0[3]
    SLICE_X16Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.899     2.277    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/clk_40
    SLICE_X16Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[3]/C
                         clock pessimism              0.022     2.299    
    SLICE_X16Y149        FDRE (Hold_fdre_C_D)         0.121     2.420    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/recshift/genblk1[49].reg_i/q_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/IOControl/rdata12/register_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.044%)  route 0.273ns (65.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.557     1.957    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/recshift/genblk1[49].reg_i/clk_40
    SLICE_X83Y130        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/recshift/genblk1[49].reg_i/q_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141     2.098 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/recshift/genblk1[49].reg_i/q_i_reg/Q
                         net (fo=2, routed)           0.273     2.371    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/IOControl/rdata12/register_i_reg[15]_1[1]
    SLICE_X85Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/IOControl/rdata12/register_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.823     2.201    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/IOControl/rdata12/clk_40
    SLICE_X85Y127        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/IOControl/rdata12/register_i_reg[1]/C
                         clock pessimism              0.017     2.218    
    SLICE_X85Y127        FDRE (Hold_fdre_C_D)         0.070     2.288    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/IOControl/rdata12/register_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/recshift/genblk1[52].reg_i/q_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/recshift/genblk1[53].reg_i/q_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.918%)  route 0.223ns (60.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.554     1.954    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/recshift/genblk1[52].reg_i/clk_40
    SLICE_X84Y126        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/recshift/genblk1[52].reg_i/q_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y126        FDRE (Prop_fdre_C_Q)         0.148     2.102 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/recshift/genblk1[52].reg_i/q_i_reg/Q
                         net (fo=2, routed)           0.223     2.324    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/recshift/genblk1[53].reg_i/q_i_reg_2[0]
    SLICE_X83Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/recshift/genblk1[53].reg_i/q_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.823     2.201    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/recshift/genblk1[53].reg_i/clk_40
    SLICE_X83Y128        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/recshift/genblk1[53].reg_i/q_i_reg/C
                         clock pessimism              0.017     2.218    
    SLICE_X83Y128        FDRE (Hold_fdre_C_D)         0.022     2.240    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/recshift/genblk1[53].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.299%)  route 0.129ns (47.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.683     2.083    <hidden>
    SLICE_X39Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     2.224 r  <hidden>
                         net (fo=4, routed)           0.129     2.353    <hidden>
    SLICE_X36Y96         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.959     2.337    <hidden>
    SLICE_X36Y96         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.215     2.121    
    SLICE_X36Y96         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.267    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_mopshub_board_v2_clk_wiz_s_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0        mopshub_board_v2_i/mopshub_top_board_16_0/inst/ip_xadc_wrapper0/xadc_wiz_inst/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X3Y48     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X3Y48     <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X1Y38     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X1Y38     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X2Y58     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X2Y56     mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/fifo_storage_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y0    mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y2  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y2  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X44Y102    <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X44Y102    <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X44Y102    <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X44Y102    <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X44Y101    <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X44Y101    <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X44Y101    <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         12.500      11.370     SLICE_X44Y101    <hidden>
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X18Y151    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X18Y151    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X18Y151    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X18Y151    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X18Y151    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X18Y151    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X18Y151    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X18Y151    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_mopshub_board_v2_clk_wiz_0_0
  To Clock:  clk_100_mopshub_board_v2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 3.168ns (38.940%)  route 4.968ns (61.060%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 15.960 - 10.000 ) 
    Source Clock Delay      (SCD):    7.614ns
    Clock Pessimism Removal (CPR):    1.479ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517     4.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     5.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     6.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.534     7.614    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y42         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     9.739 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/DOBDO[4]
                         net (fo=1, routed)           0.981    10.720    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction0[4]
    SLICE_X21Y109        LUT3 (Prop_lut3_I1_O)        0.105    10.825 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_4_i_1/O
                         net (fo=10, routed)          1.061    11.886    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/DPRA0
    SLICE_X22Y116        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118    12.004 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/DP/O
                         net (fo=1, routed)           0.447    12.451    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[2]
    SLICE_X22Y114        LUT3 (Prop_lut3_I2_O)        0.265    12.716 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_2/O
                         net (fo=19, routed)          0.732    13.448    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[2]
    SLICE_X21Y119        LUT3 (Prop_lut3_I0_O)        0.287    13.735 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.812    14.548    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I2_O)        0.268    14.816 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=7, routed)           0.934    15.749    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_53
    SLICE_X53Y118        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    11.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    16.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158     9.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.415    13.029    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.102 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.589    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.666 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.294    15.960    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X53Y118        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/C
                         clock pessimism              1.479    17.439    
                         clock uncertainty           -0.097    17.342    
    SLICE_X53Y118        FDRE (Setup_fdre_C_CE)      -0.346    16.996    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.996    
                         arrival time                         -15.749    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/zero_flag_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 3.914ns (45.447%)  route 4.698ns (54.553%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.046ns = ( 16.046 - 10.000 ) 
    Source Clock Delay      (SCD):    7.600ns
    Clock Pessimism Removal (CPR):    1.479ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517     4.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     5.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     6.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.520     7.600    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/icap_clk
    RAMB18_X1Y50         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.125     9.725 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/storage/DOBDO[1]
                         net (fo=5, routed)           1.075    10.800    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/DOBDO[1]
    SLICE_X23Y129        LUT6 (Prop_lut6_I0_O)        0.105    10.905 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_1_i_12/O
                         net (fo=1, routed)           0.421    11.326    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_1_i_12_n_0
    SLICE_X22Y129        LUT5 (Prop_lut5_I1_O)        0.105    11.431 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_1_i_6/O
                         net (fo=1, routed)           0.918    12.349    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_1_i_6_n_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I3_O)        0.105    12.454 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_1_i_2/O
                         net (fo=1, routed)           0.000    12.454    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_1_i_2_n_0
    SLICE_X36Y126        MUXF7 (Prop_muxf7_I0_O)      0.173    12.627 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_1_i_1/O
                         net (fo=1, routed)           1.184    13.811    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/in_port[1]
    SLICE_X23Y120        LUT3 (Prop_lut3_I1_O)        0.251    14.062 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/mux_lut_1/O
                         net (fo=1, routed)           0.471    14.533    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/input_group[1]
    SLICE_X23Y118        LUT3 (Prop_lut3_I1_O)        0.270    14.803 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/shift_in_muxf5_1/O
                         net (fo=3, routed)           0.629    15.432    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/alu_result[1]
    SLICE_X22Y118        LUT4 (Prop_lut4_I1_O)        0.275    15.707 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/low_zero_lut/O
                         net (fo=1, routed)           0.000    15.707    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/low_zero
    SLICE_X22Y118        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505    16.212 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/low_zero_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000    16.212    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/zero_fast_route
    SLICE_X22Y118        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/zero_flag_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    11.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    16.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158     9.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.415    13.029    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.102 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.589    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.666 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.380    16.046    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X22Y118        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/zero_flag_flop/C
                         clock pessimism              1.479    17.525    
                         clock uncertainty           -0.097    17.428    
    SLICE_X22Y118        FDRE (Setup_fdre_C_D)        0.101    17.529    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/zero_flag_flop
  -------------------------------------------------------------------
                         required time                         17.529    
                         arrival time                         -16.212    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 3.702ns (43.369%)  route 4.834ns (56.631%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.031ns = ( 16.031 - 10.000 ) 
    Source Clock Delay      (SCD):    7.614ns
    Clock Pessimism Removal (CPR):    1.479ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517     4.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     5.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     6.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.534     7.614    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y42         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     9.739 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/DOBDO[4]
                         net (fo=1, routed)           0.981    10.720    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction0[4]
    SLICE_X21Y109        LUT3 (Prop_lut3_I1_O)        0.105    10.825 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_4_i_1/O
                         net (fo=10, routed)          1.072    11.897    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DPRA0
    SLICE_X22Y116        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119    12.016 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DP/O
                         net (fo=1, routed)           0.687    12.703    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[1]
    SLICE_X23Y116        LUT3 (Prop_lut3_I2_O)        0.268    12.971 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_1/O
                         net (fo=19, routed)          0.720    13.691    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[1]
    SLICE_X23Y122        LUT2 (Prop_lut2_I1_O)        0.108    13.799 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.641    14.439    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X23Y119        LUT6 (Prop_lut6_I5_O)        0.275    14.714 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_rxread_INST_0/O
                         net (fo=6, routed)           0.734    15.448    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/monitor_rxread
    SLICE_X41Y119        LUT3 (Prop_lut3_I2_O)        0.105    15.553 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_i_1__0/O
                         net (fo=1, routed)           0.000    15.553    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_i_1__0_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    15.885 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.885    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    16.150 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry__0/O[1]
                         net (fo=1, routed)           0.000    16.150    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/p_0_in__0[5]
    SLICE_X41Y120        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    11.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    16.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158     9.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.415    13.029    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.102 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.589    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.666 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.365    16.031    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/clk_icap
    SLICE_X41Y120        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[5]/C
                         clock pessimism              1.479    17.510    
                         clock uncertainty           -0.097    17.413    
    SLICE_X41Y120        FDRE (Setup_fdre_C_D)        0.059    17.472    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[5]
  -------------------------------------------------------------------
                         required time                         17.472    
                         arrival time                         -16.150    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 3.168ns (39.334%)  route 4.886ns (60.666%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 15.958 - 10.000 ) 
    Source Clock Delay      (SCD):    7.614ns
    Clock Pessimism Removal (CPR):    1.479ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517     4.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     5.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     6.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.534     7.614    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y42         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     9.739 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/DOBDO[4]
                         net (fo=1, routed)           0.981    10.720    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction0[4]
    SLICE_X21Y109        LUT3 (Prop_lut3_I1_O)        0.105    10.825 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_4_i_1/O
                         net (fo=10, routed)          1.061    11.886    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/DPRA0
    SLICE_X22Y116        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118    12.004 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/DP/O
                         net (fo=1, routed)           0.447    12.451    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[2]
    SLICE_X22Y114        LUT3 (Prop_lut3_I2_O)        0.265    12.716 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_2/O
                         net (fo=19, routed)          0.732    13.448    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[2]
    SLICE_X21Y119        LUT3 (Prop_lut3_I0_O)        0.287    13.735 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.812    14.548    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I2_O)        0.268    14.816 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=7, routed)           0.852    15.668    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_53
    SLICE_X55Y119        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    11.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    16.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158     9.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.415    13.029    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.102 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.589    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.666 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.292    15.958    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X55Y119        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/C
                         clock pessimism              1.479    17.437    
                         clock uncertainty           -0.097    17.340    
    SLICE_X55Y119        FDRE (Setup_fdre_C_CE)      -0.346    16.994    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         16.994    
                         arrival time                         -15.668    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 3.168ns (39.634%)  route 4.825ns (60.366%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 15.958 - 10.000 ) 
    Source Clock Delay      (SCD):    7.614ns
    Clock Pessimism Removal (CPR):    1.479ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517     4.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     5.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     6.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.534     7.614    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y42         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     9.739 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/DOBDO[4]
                         net (fo=1, routed)           0.981    10.720    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction0[4]
    SLICE_X21Y109        LUT3 (Prop_lut3_I1_O)        0.105    10.825 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_4_i_1/O
                         net (fo=10, routed)          1.061    11.886    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/DPRA0
    SLICE_X22Y116        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118    12.004 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/DP/O
                         net (fo=1, routed)           0.447    12.451    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[2]
    SLICE_X22Y114        LUT3 (Prop_lut3_I2_O)        0.265    12.716 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_2/O
                         net (fo=19, routed)          0.732    13.448    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[2]
    SLICE_X21Y119        LUT3 (Prop_lut3_I0_O)        0.287    13.735 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.812    14.548    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I2_O)        0.268    14.816 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=7, routed)           0.791    15.607    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_53
    SLICE_X49Y120        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    11.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    16.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158     9.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.415    13.029    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.102 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.589    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.666 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.292    15.958    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X49Y120        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/C
                         clock pessimism              1.479    17.437    
                         clock uncertainty           -0.097    17.340    
    SLICE_X49Y120        FDRE (Setup_fdre_C_CE)      -0.346    16.994    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.994    
                         arrival time                         -15.607    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 3.168ns (39.672%)  route 4.817ns (60.328%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 15.959 - 10.000 ) 
    Source Clock Delay      (SCD):    7.614ns
    Clock Pessimism Removal (CPR):    1.479ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517     4.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     5.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     6.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.534     7.614    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y42         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     9.739 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/DOBDO[4]
                         net (fo=1, routed)           0.981    10.720    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction0[4]
    SLICE_X21Y109        LUT3 (Prop_lut3_I1_O)        0.105    10.825 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_4_i_1/O
                         net (fo=10, routed)          1.061    11.886    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/DPRA0
    SLICE_X22Y116        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118    12.004 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/DP/O
                         net (fo=1, routed)           0.447    12.451    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[2]
    SLICE_X22Y114        LUT3 (Prop_lut3_I2_O)        0.265    12.716 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_2/O
                         net (fo=19, routed)          0.732    13.448    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[2]
    SLICE_X21Y119        LUT3 (Prop_lut3_I0_O)        0.287    13.735 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.812    14.548    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I2_O)        0.268    14.816 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=7, routed)           0.784    15.599    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_53
    SLICE_X49Y119        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    11.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    16.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158     9.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.415    13.029    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.102 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.589    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.666 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.293    15.959    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X49Y119        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/C
                         clock pessimism              1.479    17.438    
                         clock uncertainty           -0.097    17.341    
    SLICE_X49Y119        FDRE (Setup_fdre_C_CE)      -0.346    16.995    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                         -15.599    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 3.618ns (42.806%)  route 4.834ns (57.194%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.031ns = ( 16.031 - 10.000 ) 
    Source Clock Delay      (SCD):    7.614ns
    Clock Pessimism Removal (CPR):    1.479ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517     4.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     5.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     6.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.534     7.614    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y42         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     9.739 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/DOBDO[4]
                         net (fo=1, routed)           0.981    10.720    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction0[4]
    SLICE_X21Y109        LUT3 (Prop_lut3_I1_O)        0.105    10.825 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_4_i_1/O
                         net (fo=10, routed)          1.072    11.897    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DPRA0
    SLICE_X22Y116        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119    12.016 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DP/O
                         net (fo=1, routed)           0.687    12.703    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[1]
    SLICE_X23Y116        LUT3 (Prop_lut3_I2_O)        0.268    12.971 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_1/O
                         net (fo=19, routed)          0.720    13.691    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[1]
    SLICE_X23Y122        LUT2 (Prop_lut2_I1_O)        0.108    13.799 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.641    14.439    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X23Y119        LUT6 (Prop_lut6_I5_O)        0.275    14.714 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_rxread_INST_0/O
                         net (fo=6, routed)           0.734    15.448    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/monitor_rxread
    SLICE_X41Y119        LUT3 (Prop_lut3_I2_O)        0.105    15.553 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_i_1__0/O
                         net (fo=1, routed)           0.000    15.553    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_i_1__0_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    15.885 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.885    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    16.066 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry__0/O[0]
                         net (fo=1, routed)           0.000    16.066    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/p_0_in__0[4]
    SLICE_X41Y120        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    11.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    16.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158     9.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.415    13.029    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.102 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.589    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.666 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.365    16.031    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/clk_icap
    SLICE_X41Y120        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[4]/C
                         clock pessimism              1.479    17.510    
                         clock uncertainty           -0.097    17.413    
    SLICE_X41Y120        FDRE (Setup_fdre_C_D)        0.059    17.472    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[4]
  -------------------------------------------------------------------
                         required time                         17.472    
                         arrival time                         -16.066    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 3.168ns (40.135%)  route 4.725ns (59.865%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 15.959 - 10.000 ) 
    Source Clock Delay      (SCD):    7.614ns
    Clock Pessimism Removal (CPR):    1.479ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517     4.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     5.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     6.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.534     7.614    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y42         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     9.739 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/DOBDO[4]
                         net (fo=1, routed)           0.981    10.720    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction0[4]
    SLICE_X21Y109        LUT3 (Prop_lut3_I1_O)        0.105    10.825 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_4_i_1/O
                         net (fo=10, routed)          1.061    11.886    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/DPRA0
    SLICE_X22Y116        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118    12.004 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/DP/O
                         net (fo=1, routed)           0.447    12.451    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[2]
    SLICE_X22Y114        LUT3 (Prop_lut3_I2_O)        0.265    12.716 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_2/O
                         net (fo=19, routed)          0.732    13.448    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[2]
    SLICE_X21Y119        LUT3 (Prop_lut3_I0_O)        0.287    13.735 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.812    14.548    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I2_O)        0.268    14.816 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=7, routed)           0.692    15.507    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_53
    SLICE_X45Y120        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    11.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    16.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158     9.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.415    13.029    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.102 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.589    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.666 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.293    15.959    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X45Y120        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/C
                         clock pessimism              1.479    17.438    
                         clock uncertainty           -0.097    17.341    
    SLICE_X45Y120        FDRE (Setup_fdre_C_CE)      -0.346    16.995    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 3.168ns (40.141%)  route 4.724ns (59.859%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 15.961 - 10.000 ) 
    Source Clock Delay      (SCD):    7.614ns
    Clock Pessimism Removal (CPR):    1.479ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517     4.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     5.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     6.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.534     7.614    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y42         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     9.739 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/DOBDO[4]
                         net (fo=1, routed)           0.981    10.720    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction0[4]
    SLICE_X21Y109        LUT3 (Prop_lut3_I1_O)        0.105    10.825 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_4_i_1/O
                         net (fo=10, routed)          1.061    11.886    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/DPRA0
    SLICE_X22Y116        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118    12.004 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/DP/O
                         net (fo=1, routed)           0.447    12.451    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[2]
    SLICE_X22Y114        LUT3 (Prop_lut3_I2_O)        0.265    12.716 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_2/O
                         net (fo=19, routed)          0.732    13.448    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[2]
    SLICE_X21Y119        LUT3 (Prop_lut3_I0_O)        0.287    13.735 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.812    14.548    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I2_O)        0.268    14.816 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=7, routed)           0.690    15.506    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_53
    SLICE_X45Y118        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    11.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    16.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158     9.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.415    13.029    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.102 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.589    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.666 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.295    15.961    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X45Y118        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/C
                         clock pessimism              1.479    17.440    
                         clock uncertainty           -0.097    17.343    
    SLICE_X45Y118        FDRE (Setup_fdre_C_CE)      -0.346    16.997    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         16.997    
                         arrival time                         -15.506    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 3.168ns (40.159%)  route 4.721ns (59.841%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 15.960 - 10.000 ) 
    Source Clock Delay      (SCD):    7.614ns
    Clock Pessimism Removal (CPR):    1.479ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517     4.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     5.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     6.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.534     7.614    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y42         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     9.739 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/DOBDO[4]
                         net (fo=1, routed)           0.981    10.720    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction0[4]
    SLICE_X21Y109        LUT3 (Prop_lut3_I1_O)        0.105    10.825 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_4_i_1/O
                         net (fo=10, routed)          1.061    11.886    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/DPRA0
    SLICE_X22Y116        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118    12.004 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/DP/O
                         net (fo=1, routed)           0.447    12.451    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[2]
    SLICE_X22Y114        LUT3 (Prop_lut3_I2_O)        0.265    12.716 f  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_2/O
                         net (fo=19, routed)          0.732    13.448    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[2]
    SLICE_X21Y119        LUT3 (Prop_lut3_I0_O)        0.287    13.735 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.812    14.548    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I2_O)        0.268    14.816 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=7, routed)           0.687    15.503    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_53
    SLICE_X45Y119        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    11.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    16.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158     9.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.415    13.029    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.102 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.589    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.666 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.294    15.960    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X45Y119        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/C
                         clock pessimism              1.479    17.439    
                         clock uncertainty           -0.097    17.342    
    SLICE_X45Y119        FDRE (Setup_fdre_C_CE)      -0.346    16.996    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.996    
                         arrival time                         -15.503    
  -------------------------------------------------------------------
                         slack                                  1.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.365%)  route 0.190ns (53.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.623     3.253    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X20Y108        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y108        FDRE (Prop_fdre_C_Q)         0.164     3.417 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/Q
                         net (fo=11, routed)          0.190     3.607    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/A4
    SLICE_X22Y108        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.879     2.257    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.310 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.904    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.895     3.828    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/WCLK
    SLICE_X22Y108        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP/CLK
                         clock pessimism             -0.537     3.291    
    SLICE_X22Y108        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     3.491    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.365%)  route 0.190ns (53.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.623     3.253    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X20Y108        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y108        FDRE (Prop_fdre_C_Q)         0.164     3.417 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/Q
                         net (fo=11, routed)          0.190     3.607    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/A4
    SLICE_X22Y108        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.879     2.257    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.310 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.904    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.895     3.828    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/WCLK
    SLICE_X22Y108        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP/CLK
                         clock pessimism             -0.537     3.291    
    SLICE_X22Y108        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     3.491    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.365%)  route 0.190ns (53.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.623     3.253    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X20Y108        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y108        FDRE (Prop_fdre_C_Q)         0.164     3.417 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/Q
                         net (fo=11, routed)          0.190     3.607    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/A4
    SLICE_X22Y108        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.879     2.257    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.310 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.904    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.895     3.828    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/WCLK
    SLICE_X22Y108        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/SP/CLK
                         clock pessimism             -0.537     3.291    
    SLICE_X22Y108        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     3.491    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/SP
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.365%)  route 0.190ns (53.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.623     3.253    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X20Y108        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y108        FDRE (Prop_fdre_C_Q)         0.164     3.417 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/Q
                         net (fo=11, routed)          0.190     3.607    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/A4
    SLICE_X22Y108        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.879     2.257    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.310 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.904    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.895     3.828    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/WCLK
    SLICE_X22Y108        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/SP/CLK
                         clock pessimism             -0.537     3.291    
    SLICE_X22Y108        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     3.491    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/SP
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.208%)  route 0.238ns (62.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.623     3.253    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X21Y107        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_fdre_C_Q)         0.141     3.394 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_1/Q
                         net (fo=5, routed)           0.238     3.632    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/address[1]
    RAMB18_X1Y42         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.879     2.257    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.310 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.904    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.934     3.868    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y42         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                         clock pessimism             -0.537     3.331    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     3.514    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.632    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_2/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.208%)  route 0.238ns (62.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.623     3.253    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X21Y107        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_fdre_C_Q)         0.141     3.394 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_2/Q
                         net (fo=5, routed)           0.238     3.632    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/address[2]
    RAMB18_X1Y42         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.879     2.257    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.310 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.904    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.934     3.868    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/icap_clk
    RAMB18_X1Y42         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18/CLKBWRCLK
                         clock pessimism             -0.537     3.331    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     3.514    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw0/fw0_1024x18
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.632    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.208%)  route 0.238ns (62.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.623     3.253    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X21Y107        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_fdre_C_Q)         0.141     3.394 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_1/Q
                         net (fo=5, routed)           0.238     3.632    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/address[1]
    RAMB18_X1Y43         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.879     2.257    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.310 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.904    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.934     3.868    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y43         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                         clock pessimism             -0.537     3.331    
    RAMB18_X1Y43         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     3.514    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.632    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_2/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.208%)  route 0.238ns (62.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.623     3.253    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X21Y107        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_fdre_C_Q)         0.141     3.394 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/pc_loop_register_bit_2/Q
                         net (fo=5, routed)           0.238     3.632    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/address[2]
    RAMB18_X1Y43         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.879     2.257    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.310 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.904    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.934     3.868    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X1Y43         RAMB18E1                                     r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                         clock pessimism             -0.537     3.331    
    RAMB18_X1Y43         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     3.514    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.632    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_0/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.993%)  route 0.305ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.623     3.253    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X20Y107        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y107        FDRE (Prop_fdre_C_Q)         0.164     3.417 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_0/Q
                         net (fo=12, routed)          0.305     3.722    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/A0
    SLICE_X22Y108        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.879     2.257    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.310 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.904    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.895     3.828    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/WCLK
    SLICE_X22Y108        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP/CLK
                         clock pessimism             -0.537     3.291    
    SLICE_X22Y108        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.601    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_0/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.993%)  route 0.305ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.623     3.253    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X20Y107        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y107        FDRE (Prop_fdre_C_Q)         0.164     3.417 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_0/Q
                         net (fo=12, routed)          0.305     3.722    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/A0
    SLICE_X22Y108        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.879     2.257    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.310 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.904    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.895     3.828    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/WCLK
    SLICE_X22Y108        RAMS32                                       r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP/CLK
                         clock pessimism             -0.537     3.291    
    SLICE_X22Y108        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.601    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_mopshub_board_v2_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000        10.000      0.000      ICAP_X0Y1        mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_cfg0/icap_init0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y23     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[4].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y23     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[4].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y24     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[5].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y24     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[5].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y22     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[6].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y22     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[6].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y25     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[0].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y25     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[0].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y23     mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[1].ram_inst/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X22Y121    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X22Y121    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_5/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X22Y121    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X22Y121    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_7/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y116    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y116    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y116    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y116    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y116    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y116    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X22Y120    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X22Y120    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X22Y120    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X22Y120    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X22Y120    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X22Y120    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X22Y120    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X22Y120    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X22Y121    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X22Y121    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_5/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mopshub_board_v2_clk_wiz_0_0
  To Clock:  clkfbout_mopshub_board_v2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mopshub_board_v2_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y2  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y2  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y2  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y2  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_m_mopshub_board_v2_clk_wiz_s_0
  To Clock:  clk_m_mopshub_board_v2_clk_wiz_s_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_m_mopshub_board_v2_clk_wiz_s_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         12.500      10.908     BUFGCTRL_X0Y3    mopshub_board_v2_i/clk_wiz_s/inst/clkout2_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y110    mopshub_board_v2_i/mopshub_top_board_16_0/inst/ip_output_diff_clk_wrapper0/ODDR_CLK/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_mopshub_board_v2_clk_wiz_s_0
  To Clock:  clk_uart_mopshub_board_v2_clk_wiz_s_0

Setup :            0  Failing Endpoints,  Worst Slack       82.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       42.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.724ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.162ns (29.317%)  route 2.802ns (70.683%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 89.770 - 86.765 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    1.314ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.499     4.345    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X13Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDRE (Prop_fdre_C_Q)         0.379     4.724 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/Q
                         net (fo=9, routed)           0.740     5.464    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[0]
    SLICE_X12Y140        LUT6 (Prop_lut6_I5_O)        0.105     5.569 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.525     6.093    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X12Y141        LUT4 (Prop_lut4_I3_O)        0.128     6.221 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.698     6.919    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X12Y142        LUT4 (Prop_lut4_I0_O)        0.282     7.201 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.839     8.040    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X14Y144        LUT6 (Prop_lut6_I4_O)        0.268     8.308 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     8.308    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[6]_i_1_n_0
    SLICE_X14Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K19                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    88.102 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    93.280    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.158    86.122 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.180    88.302    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    88.379 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.391    89.770    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X14Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[6]/C
                         clock pessimism              1.314    91.083    
                         clock uncertainty           -0.125    90.958    
    SLICE_X14Y144        FDRE (Setup_fdre_C_D)        0.074    91.032    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         91.032    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                 82.724    

Slack (MET) :             82.741ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 1.162ns (29.760%)  route 2.743ns (70.240%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 89.770 - 86.765 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    1.314ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.499     4.345    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X13Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDRE (Prop_fdre_C_Q)         0.379     4.724 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/Q
                         net (fo=9, routed)           0.740     5.464    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[0]
    SLICE_X12Y140        LUT6 (Prop_lut6_I5_O)        0.105     5.569 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.525     6.093    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X12Y141        LUT4 (Prop_lut4_I3_O)        0.128     6.221 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.698     6.919    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X12Y142        LUT4 (Prop_lut4_I0_O)        0.282     7.201 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.780     7.981    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X13Y144        LUT6 (Prop_lut6_I4_O)        0.268     8.249 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     8.249    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[7]_i_1_n_0
    SLICE_X13Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K19                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    88.102 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    93.280    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.158    86.122 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.180    88.302    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    88.379 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.391    89.770    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X13Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[7]/C
                         clock pessimism              1.314    91.083    
                         clock uncertainty           -0.125    90.958    
    SLICE_X13Y144        FDRE (Setup_fdre_C_D)        0.032    90.990    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         90.990    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 82.741    

Slack (MET) :             82.827ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.162ns (30.429%)  route 2.657ns (69.571%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 89.770 - 86.765 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    1.314ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.499     4.345    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X13Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDRE (Prop_fdre_C_Q)         0.379     4.724 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/Q
                         net (fo=9, routed)           0.740     5.464    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[0]
    SLICE_X12Y140        LUT6 (Prop_lut6_I5_O)        0.105     5.569 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.525     6.093    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X12Y141        LUT4 (Prop_lut4_I3_O)        0.128     6.221 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.698     6.919    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X12Y142        LUT4 (Prop_lut4_I0_O)        0.282     7.201 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.694     7.895    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X13Y144        LUT6 (Prop_lut6_I4_O)        0.268     8.163 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     8.163    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[5]_i_1_n_0
    SLICE_X13Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K19                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    88.102 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    93.280    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.158    86.122 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.180    88.302    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    88.379 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.391    89.770    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X13Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[5]/C
                         clock pessimism              1.314    91.083    
                         clock uncertainty           -0.125    90.958    
    SLICE_X13Y144        FDRE (Setup_fdre_C_D)        0.032    90.990    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         90.990    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                 82.827    

Slack (MET) :             82.831ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.924ns (25.646%)  route 2.679ns (74.354%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 89.756 - 86.765 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    1.318ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.487     4.333    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/clk_uart
    SLICE_X9Y153         FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.348     4.681 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Clock_Count_reg[2]/Q
                         net (fo=5, routed)           0.804     5.485    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Clock_Count_reg[2]
    SLICE_X8Y153         LUT3 (Prop_lut3_I0_O)        0.240     5.725 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/FSM_sequential_r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.543     6.268    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/FSM_sequential_r_SM_Main[2]_i_3_n_0
    SLICE_X9Y153         LUT5 (Prop_lut5_I4_O)        0.105     6.373 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=13, routed)          0.486     6.859    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X8Y154         LUT4 (Prop_lut4_I0_O)        0.105     6.964 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Bit_Index[2]_i_2/O
                         net (fo=1, routed)           0.466     7.430    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Bit_Index
    SLICE_X8Y153         LUT5 (Prop_lut5_I1_O)        0.126     7.556 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.380     7.936    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Bit_Index[2]_i_1_n_0
    SLICE_X8Y153         FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K19                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    88.102 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    93.280    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.158    86.122 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.180    88.302    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    88.379 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.377    89.756    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/clk_uart
    SLICE_X8Y153         FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Bit_Index_reg[2]/C
                         clock pessimism              1.318    91.074    
                         clock uncertainty           -0.125    90.949    
    SLICE_X8Y153         FDRE (Setup_fdre_C_D)       -0.182    90.767    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         90.767    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                 82.831    

Slack (MET) :             82.866ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.920ns (25.478%)  route 2.691ns (74.522%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 89.769 - 86.765 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    1.314ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.499     4.345    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X12Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.433     4.778 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.702     5.480    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[1]
    SLICE_X13Y140        LUT6 (Prop_lut6_I3_O)        0.105     5.585 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[1]_i_3/O
                         net (fo=11, routed)          0.711     6.296    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[1]_i_3_n_0
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.115     6.411 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count[7]_i_3/O
                         net (fo=1, routed)           0.456     6.867    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count[7]_i_3_n_0
    SLICE_X13Y142        LUT6 (Prop_lut6_I0_O)        0.267     7.134 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.822     7.956    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count[7]_i_1_n_0
    SLICE_X12Y140        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K19                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    88.102 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    93.280    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.158    86.122 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.180    88.302    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    88.379 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.390    89.769    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X12Y140        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[3]/C
                         clock pessimism              1.314    91.082    
                         clock uncertainty           -0.125    90.957    
    SLICE_X12Y140        FDRE (Setup_fdre_C_CE)      -0.136    90.821    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         90.821    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                 82.866    

Slack (MET) :             82.866ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.920ns (25.478%)  route 2.691ns (74.522%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 89.769 - 86.765 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    1.314ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.499     4.345    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X12Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.433     4.778 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.702     5.480    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[1]
    SLICE_X13Y140        LUT6 (Prop_lut6_I3_O)        0.105     5.585 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[1]_i_3/O
                         net (fo=11, routed)          0.711     6.296    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[1]_i_3_n_0
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.115     6.411 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count[7]_i_3/O
                         net (fo=1, routed)           0.456     6.867    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count[7]_i_3_n_0
    SLICE_X13Y142        LUT6 (Prop_lut6_I0_O)        0.267     7.134 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.822     7.956    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count[7]_i_1_n_0
    SLICE_X12Y140        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K19                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    88.102 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    93.280    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.158    86.122 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.180    88.302    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    88.379 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.390    89.769    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X12Y140        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[4]/C
                         clock pessimism              1.314    91.082    
                         clock uncertainty           -0.125    90.957    
    SLICE_X12Y140        FDRE (Setup_fdre_C_CE)      -0.136    90.821    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         90.821    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                 82.866    

Slack (MET) :             82.895ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.162ns (30.655%)  route 2.629ns (69.345%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 89.770 - 86.765 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    1.314ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.499     4.345    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X13Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDRE (Prop_fdre_C_Q)         0.379     4.724 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/Q
                         net (fo=9, routed)           0.740     5.464    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[0]
    SLICE_X12Y140        LUT6 (Prop_lut6_I5_O)        0.105     5.569 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.525     6.093    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X12Y141        LUT4 (Prop_lut4_I3_O)        0.128     6.221 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.698     6.919    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X12Y142        LUT4 (Prop_lut4_I0_O)        0.282     7.201 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.666     7.867    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X12Y143        LUT6 (Prop_lut6_I1_O)        0.268     8.135 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     8.135    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_1_n_0
    SLICE_X12Y143        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K19                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    88.102 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    93.280    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.158    86.122 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.180    88.302    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    88.379 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.391    89.770    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X12Y143        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[2]/C
                         clock pessimism              1.314    91.083    
                         clock uncertainty           -0.125    90.958    
    SLICE_X12Y143        FDRE (Setup_fdre_C_D)        0.072    91.030    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         91.030    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                 82.895    

Slack (MET) :             82.977ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.920ns (26.529%)  route 2.548ns (73.471%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 89.769 - 86.765 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    1.314ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.499     4.345    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X12Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.433     4.778 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.702     5.480    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[1]
    SLICE_X13Y140        LUT6 (Prop_lut6_I3_O)        0.105     5.585 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[1]_i_3/O
                         net (fo=11, routed)          0.711     6.296    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[1]_i_3_n_0
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.115     6.411 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count[7]_i_3/O
                         net (fo=1, routed)           0.456     6.867    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count[7]_i_3_n_0
    SLICE_X13Y142        LUT6 (Prop_lut6_I0_O)        0.267     7.134 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.679     7.813    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count[7]_i_1_n_0
    SLICE_X13Y140        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K19                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    88.102 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    93.280    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.158    86.122 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.180    88.302    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    88.379 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.390    89.769    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X13Y140        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[5]/C
                         clock pessimism              1.314    91.082    
                         clock uncertainty           -0.125    90.957    
    SLICE_X13Y140        FDRE (Setup_fdre_C_CE)      -0.168    90.789    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         90.789    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                 82.977    

Slack (MET) :             82.997ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 1.162ns (31.465%)  route 2.531ns (68.535%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 89.770 - 86.765 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    1.314ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.499     4.345    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X13Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDRE (Prop_fdre_C_Q)         0.379     4.724 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/Q
                         net (fo=9, routed)           0.740     5.464    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[0]
    SLICE_X12Y140        LUT6 (Prop_lut6_I5_O)        0.105     5.569 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.525     6.093    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X12Y141        LUT4 (Prop_lut4_I3_O)        0.128     6.221 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.698     6.919    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X12Y142        LUT4 (Prop_lut4_I0_O)        0.282     7.201 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.568     7.770    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X12Y143        LUT6 (Prop_lut6_I1_O)        0.268     8.038 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     8.038    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[0]_i_1_n_0
    SLICE_X12Y143        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K19                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    88.102 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    93.280    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.158    86.122 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.180    88.302    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    88.379 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.391    89.770    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X12Y143        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[0]/C
                         clock pessimism              1.314    91.083    
                         clock uncertainty           -0.125    90.958    
    SLICE_X12Y143        FDRE (Setup_fdre_C_D)        0.076    91.034    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         91.034    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                 82.997    

Slack (MET) :             83.022ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 1.162ns (32.084%)  route 2.460ns (67.916%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 89.770 - 86.765 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    1.314ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.499     4.345    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X13Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDRE (Prop_fdre_C_Q)         0.379     4.724 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/Q
                         net (fo=9, routed)           0.740     5.464    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[0]
    SLICE_X12Y140        LUT6 (Prop_lut6_I5_O)        0.105     5.569 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.525     6.093    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X12Y141        LUT4 (Prop_lut4_I3_O)        0.128     6.221 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.698     6.919    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X12Y142        LUT4 (Prop_lut4_I0_O)        0.282     7.201 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.497     7.698    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X13Y144        LUT6 (Prop_lut6_I4_O)        0.268     7.966 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     7.966    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[2]_i_1_n_0
    SLICE_X13Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K19                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    88.102 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    93.280    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.158    86.122 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.180    88.302    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    88.379 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.391    89.770    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X13Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[2]/C
                         clock pessimism              1.314    91.083    
                         clock uncertainty           -0.125    90.958    
    SLICE_X13Y144        FDRE (Setup_fdre_C_D)        0.030    90.988    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         90.988    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                 83.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.628     2.028    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X10Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y149        FDRE (Prop_fdre_C_Q)         0.164     2.192 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[2]/Q
                         net (fo=1, routed)           0.262     2.454    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/Q[2]
    SLICE_X17Y151        LUT6 (Prop_lut6_I0_O)        0.045     2.499 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_inv_i_1/O
                         net (fo=1, routed)           0.000     2.499    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_inv_i_1_n_0
    SLICE_X17Y151        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.897     2.275    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X17Y151        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/C
                         clock pessimism              0.022     2.297    
    SLICE_X17Y151        FDRE (Hold_fdre_C_D)         0.092     2.389    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Data_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.148ns (36.397%)  route 0.259ns (63.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.626     2.026    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X8Y152         FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Data_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.148     2.174 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Data_R_reg/Q
                         net (fo=1, routed)           0.259     2.432    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Data_R
    SLICE_X8Y144         FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.899     2.277    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X8Y144         FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Data_reg/C
                         clock pessimism              0.022     2.299    
    SLICE_X8Y144         FDRE (Hold_fdre_C_D)         0.005     2.304    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Data_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.462%)  route 0.107ns (36.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.624     2.024    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X17Y151        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.141     2.165 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/Q
                         net (fo=25, routed)          0.107     2.272    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/E[0]
    SLICE_X16Y151        LUT6 (Prop_lut6_I2_O)        0.045     2.317 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.317    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rgraynext[3]
    SLICE_X16Y151        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.897     2.275    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X16Y151        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[3]/C
                         clock pessimism             -0.238     2.037    
    SLICE_X16Y151        FDRE (Hold_fdre_C_D)         0.121     2.158    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.032%)  route 0.109ns (36.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.624     2.024    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X17Y151        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.141     2.165 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/Q
                         net (fo=25, routed)          0.109     2.274    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/E[0]
    SLICE_X16Y151        LUT6 (Prop_lut6_I2_O)        0.045     2.319 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin[4]_i_1/O
                         net (fo=1, routed)           0.000     2.319    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbinnext__0[4]
    SLICE_X16Y151        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.897     2.275    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X16Y151        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[4]/C
                         clock pessimism             -0.238     2.037    
    SLICE_X16Y151        FDRE (Hold_fdre_C_D)         0.121     2.158    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.481%)  route 0.372ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.628     2.028    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X9Y147         FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDRE (Prop_fdre_C_Q)         0.141     2.169 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=29, routed)          0.372     2.541    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/ADDRD0
    SLICE_X14Y146        RAMD32                                       r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.899     2.277    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/WCLK
    SLICE_X14Y146        RAMD32                                       r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.212     2.065    
    SLICE_X14Y146        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.375    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.481%)  route 0.372ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.628     2.028    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X9Y147         FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDRE (Prop_fdre_C_Q)         0.141     2.169 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=29, routed)          0.372     2.541    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/ADDRD0
    SLICE_X14Y146        RAMD32                                       r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.899     2.277    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/WCLK
    SLICE_X14Y146        RAMD32                                       r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA_D1/CLK
                         clock pessimism             -0.212     2.065    
    SLICE_X14Y146        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.375    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.481%)  route 0.372ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.628     2.028    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X9Y147         FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDRE (Prop_fdre_C_Q)         0.141     2.169 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=29, routed)          0.372     2.541    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/ADDRD0
    SLICE_X14Y146        RAMD32                                       r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.899     2.277    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/WCLK
    SLICE_X14Y146        RAMD32                                       r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMB/CLK
                         clock pessimism             -0.212     2.065    
    SLICE_X14Y146        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.375    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.481%)  route 0.372ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.628     2.028    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X9Y147         FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDRE (Prop_fdre_C_Q)         0.141     2.169 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=29, routed)          0.372     2.541    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/ADDRD0
    SLICE_X14Y146        RAMD32                                       r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.899     2.277    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/WCLK
    SLICE_X14Y146        RAMD32                                       r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMB_D1/CLK
                         clock pessimism             -0.212     2.065    
    SLICE_X14Y146        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.375    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.481%)  route 0.372ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.628     2.028    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X9Y147         FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDRE (Prop_fdre_C_Q)         0.141     2.169 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=29, routed)          0.372     2.541    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/ADDRD0
    SLICE_X14Y146        RAMD32                                       r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.899     2.277    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/WCLK
    SLICE_X14Y146        RAMD32                                       r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMC/CLK
                         clock pessimism             -0.212     2.065    
    SLICE_X14Y146        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.375    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.481%)  route 0.372ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.628     2.028    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X9Y147         FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDRE (Prop_fdre_C_Q)         0.141     2.169 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=29, routed)          0.372     2.541    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/ADDRD0
    SLICE_X14Y146        RAMD32                                       r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_uart_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.899     2.277    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/WCLK
    SLICE_X14Y146        RAMD32                                       r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMC_D1/CLK
                         clock pessimism             -0.212     2.065    
    SLICE_X14Y146        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.375    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_mopshub_board_v2_clk_wiz_s_0
Waveform(ns):       { 0.000 43.382 }
Period(ns):         86.765
Sources:            { mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         86.765      85.172     BUFGCTRL_X0Y7    mopshub_board_v2_i/clk_wiz_s/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         86.765      85.516     MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         86.765      85.765     SLICE_X12Y143    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.765      85.765     SLICE_X12Y143    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.765      85.765     SLICE_X12Y143    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.765      85.765     SLICE_X13Y141    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.765      85.765     SLICE_X12Y141    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.765      85.765     SLICE_X12Y141    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.765      85.765     SLICE_X12Y140    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.765      85.765     SLICE_X12Y140    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       86.765      126.595    MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y145    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y146    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X14Y146    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mopshub_board_v2_clk_wiz_s_0
  To Clock:  clkfbout_mopshub_board_v2_clk_wiz_s_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mopshub_board_v2_clk_wiz_s_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         25.000      23.408     BUFGCTRL_X0Y9    mopshub_board_v2_i/clk_wiz_s/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.722ns (28.259%)  route 4.372ns (71.741%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.648     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X75Y102        LUT4 (Prop_lut4_I2_O)        0.249     6.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.650     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X74Y103        LUT6 (Prop_lut6_I3_O)        0.274     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X74Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X74Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.192     8.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y106        LUT5 (Prop_lut5_I1_O)        0.119     9.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.882     9.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X73Y107        LUT3 (Prop_lut3_I1_O)        0.268    10.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X73Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.290    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.426    37.040    
                         clock uncertainty           -0.035    37.004    
    SLICE_X73Y107        FDRE (Setup_fdre_C_D)        0.033    37.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.037    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                 26.877    

Slack (MET) :             26.880ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.722ns (28.278%)  route 4.368ns (71.722%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.648     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X75Y102        LUT4 (Prop_lut4_I2_O)        0.249     6.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.650     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X74Y103        LUT6 (Prop_lut6_I3_O)        0.274     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X74Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X74Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.192     8.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y106        LUT5 (Prop_lut5_I1_O)        0.119     9.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.878     9.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X73Y107        LUT3 (Prop_lut3_I1_O)        0.268    10.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X73Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.290    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.426    37.040    
                         clock uncertainty           -0.035    37.004    
    SLICE_X73Y107        FDRE (Setup_fdre_C_D)        0.032    37.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                 26.880    

Slack (MET) :             27.083ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 1.722ns (29.263%)  route 4.163ns (70.737%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.648     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X75Y102        LUT4 (Prop_lut4_I2_O)        0.249     6.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.650     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X74Y103        LUT6 (Prop_lut6_I3_O)        0.274     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X74Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X74Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.192     8.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y106        LUT5 (Prop_lut5_I1_O)        0.119     9.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.673     9.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X73Y107        LUT3 (Prop_lut3_I1_O)        0.268     9.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X73Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.290    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.426    37.040    
                         clock uncertainty           -0.035    37.004    
    SLICE_X73Y107        FDRE (Setup_fdre_C_D)        0.030    37.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.034    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                 27.083    

Slack (MET) :             27.085ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 1.722ns (29.263%)  route 4.163ns (70.737%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.648     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X75Y102        LUT4 (Prop_lut4_I2_O)        0.249     6.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.650     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X74Y103        LUT6 (Prop_lut6_I3_O)        0.274     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X74Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X74Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.192     8.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y106        LUT5 (Prop_lut5_I1_O)        0.119     9.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.673     9.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X73Y107        LUT3 (Prop_lut3_I1_O)        0.268     9.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X73Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.290    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.426    37.040    
                         clock uncertainty           -0.035    37.004    
    SLICE_X73Y107        FDRE (Setup_fdre_C_D)        0.032    37.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                 27.085    

Slack (MET) :             27.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 1.722ns (29.311%)  route 4.153ns (70.689%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.648     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X75Y102        LUT4 (Prop_lut4_I2_O)        0.249     6.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.650     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X74Y103        LUT6 (Prop_lut6_I3_O)        0.274     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X74Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X74Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.192     8.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y106        LUT5 (Prop_lut5_I1_O)        0.119     9.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.663     9.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X71Y106        LUT3 (Prop_lut3_I1_O)        0.268     9.942 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.942    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X71Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.290    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.426    37.040    
                         clock uncertainty           -0.035    37.004    
    SLICE_X71Y106        FDRE (Setup_fdre_C_D)        0.032    37.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                 27.095    

Slack (MET) :             27.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.722ns (29.331%)  route 4.149ns (70.669%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.648     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X75Y102        LUT4 (Prop_lut4_I2_O)        0.249     6.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.650     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X74Y103        LUT6 (Prop_lut6_I3_O)        0.274     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X74Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X74Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.192     8.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y106        LUT5 (Prop_lut5_I1_O)        0.119     9.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.659     9.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X71Y106        LUT3 (Prop_lut3_I1_O)        0.268     9.938 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.938    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X71Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.290    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.426    37.040    
                         clock uncertainty           -0.035    37.004    
    SLICE_X71Y106        FDRE (Setup_fdre_C_D)        0.030    37.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.034    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                 27.097    

Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 1.545ns (27.683%)  route 4.036ns (72.317%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.648     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X75Y102        LUT4 (Prop_lut4_I2_O)        0.249     6.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.650     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X74Y103        LUT6 (Prop_lut6_I3_O)        0.274     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X74Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X74Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.206     8.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y106        LUT6 (Prop_lut6_I0_O)        0.105     9.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.532     9.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X72Y106        LUT6 (Prop_lut6_I0_O)        0.105     9.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.648    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.290    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.453    37.067    
                         clock uncertainty           -0.035    37.031    
    SLICE_X72Y106        FDRE (Setup_fdre_C_D)        0.072    37.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                 27.456    

Slack (MET) :             27.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 1.722ns (31.601%)  route 3.727ns (68.399%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.648     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X75Y102        LUT4 (Prop_lut4_I2_O)        0.249     6.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.650     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X74Y103        LUT6 (Prop_lut6_I3_O)        0.274     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X74Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X74Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.192     8.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y106        LUT5 (Prop_lut5_I1_O)        0.119     9.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.238     9.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X72Y106        LUT6 (Prop_lut6_I2_O)        0.268     9.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.290    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.453    37.067    
                         clock uncertainty           -0.035    37.031    
    SLICE_X72Y106        FDRE (Setup_fdre_C_D)        0.076    37.107    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.107    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                 27.591    

Slack (MET) :             27.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 1.545ns (29.370%)  route 3.715ns (70.630%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 36.614 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.648     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X75Y102        LUT4 (Prop_lut4_I2_O)        0.249     6.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.650     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X74Y103        LUT6 (Prop_lut6_I3_O)        0.274     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X74Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X74Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.057     8.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y105        LUT6 (Prop_lut6_I5_O)        0.105     8.862 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.361     9.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X72Y105        LUT6 (Prop_lut6_I5_O)        0.105     9.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X72Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.290    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.426    37.040    
                         clock uncertainty           -0.035    37.004    
    SLICE_X72Y105        FDRE (Setup_fdre_C_D)        0.072    37.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.076    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                 27.749    

Slack (MET) :             27.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 0.840ns (17.172%)  route 4.052ns (82.828%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.691ns = ( 36.691 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.507     5.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y108        LUT5 (Prop_lut5_I1_O)        0.232     6.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.564     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.105     7.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.434     8.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X39Y117        LUT5 (Prop_lut5_I4_O)        0.105     8.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.546     8.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X39Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367    36.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X39Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.409    37.100    
                         clock uncertainty           -0.035    37.064    
    SLICE_X39Y118        FDRE (Setup_fdre_C_R)       -0.352    36.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.712    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                 27.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.929%)  route 0.111ns (44.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.586     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X49Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDCE (Prop_fdce_C_Q)         0.141     2.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.111     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X46Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.440     2.030    
    SLICE_X46Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.388%)  route 0.123ns (46.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.586     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X49Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDCE (Prop_fdce_C_Q)         0.141     2.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.123     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X48Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.443     2.027    
    SLICE_X48Y106        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.561%)  route 0.108ns (43.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.586     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X49Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDCE (Prop_fdce_C_Q)         0.141     2.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.108     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X46Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.440     2.030    
    SLICE_X46Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.616     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDPE (Prop_fdpe_C_Q)         0.141     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X39Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.458     2.044    
    SLICE_X39Y104        FDPE (Hold_fdpe_C_D)         0.075     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.847%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.616     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDCE (Prop_fdce_C_Q)         0.141     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     2.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.458     2.044    
    SLICE_X38Y103        FDCE (Hold_fdce_C_D)         0.076     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.327%)  route 0.071ns (35.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.586     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X49Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDCE (Prop_fdce_C_Q)         0.128     2.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.071     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X48Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X48Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.443     2.027    
    SLICE_X48Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.352%)  route 0.118ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.586     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X49Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDCE (Prop_fdce_C_Q)         0.141     2.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.118     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X48Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.443     2.027    
    SLICE_X48Y106        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.616     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDCE (Prop_fdce_C_Q)         0.141     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.057     2.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.458     2.044    
    SLICE_X38Y103        FDCE (Hold_fdce_C_D)         0.071     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.985%)  route 0.109ns (46.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.586     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X49Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDCE (Prop_fdce_C_Q)         0.128     2.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.109     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X46Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y105        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.440     2.030    
    SLICE_X46Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     2.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.617     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X38Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDCE (Prop_fdce_C_Q)         0.141     2.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.064     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X38Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.889     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X38Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.458     2.045    
    SLICE_X38Y102        FDCE (Hold_fdce_C_D)         0.075     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y6  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X44Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X42Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X45Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X45Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X45Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X41Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X41Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X41Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0
  To Clock:  clk_elink_mopshub_board_v2_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.792ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/wrst_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        12.943ns  (logic 0.590ns (4.558%)  route 12.353ns (95.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 23.359 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       11.946    16.690    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/reset
    SLICE_X22Y142        LUT1 (Prop_lut1_I0_O)        0.242    16.932 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/wrst_n_i_1/O
                         net (fo=2, routed)           0.407    17.339    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/rst
    SLICE_X22Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/wrst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.388    23.359    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/clk_elink
    SLICE_X22Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/wrst_n_reg/C
                         clock pessimism              0.000    23.359    
                         clock uncertainty           -0.351    23.009    
    SLICE_X22Y144        FDRE (Setup_fdre_C_D)       -0.015    22.994    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/wrst_n_reg
  -------------------------------------------------------------------
                         required time                         22.994    
                         arrival time                         -17.339    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        11.590ns  (logic 0.611ns (5.272%)  route 10.979ns (94.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.509    15.253    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/reset
    SLICE_X37Y146        LUT2 (Prop_lut2_I0_O)        0.263    15.516 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/dataout_r[7]_i_1__0/O
                         net (fo=8, routed)           0.470    15.986    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[7]_1[0]
    SLICE_X39Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X39Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[3]/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X39Y147        FDRE (Setup_fdre_C_CE)      -0.338    22.658    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         22.658    
                         arrival time                         -15.986    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.718ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        11.459ns  (logic 0.590ns (5.149%)  route 10.869ns (94.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.432    15.176    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/reset
    SLICE_X38Y144        LUT5 (Prop_lut5_I0_O)        0.242    15.418 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/alignment_reg[3]_i_1/O
                         net (fo=4, routed)           0.437    15.855    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/SR[0]
    SLICE_X40Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X40Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X40Y144        FDRE (Setup_fdre_C_R)       -0.423    22.573    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.573    
                         arrival time                         -15.855    
  -------------------------------------------------------------------
                         slack                                  6.718    

Slack (MET) :             6.718ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        11.459ns  (logic 0.590ns (5.149%)  route 10.869ns (94.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.432    15.176    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/reset
    SLICE_X38Y144        LUT5 (Prop_lut5_I0_O)        0.242    15.418 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/alignment_reg[3]_i_1/O
                         net (fo=4, routed)           0.437    15.855    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/SR[0]
    SLICE_X40Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X40Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[1]/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X40Y144        FDRE (Setup_fdre_C_R)       -0.423    22.573    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.573    
                         arrival time                         -15.855    
  -------------------------------------------------------------------
                         slack                                  6.718    

Slack (MET) :             6.718ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        11.459ns  (logic 0.590ns (5.149%)  route 10.869ns (94.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.432    15.176    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/reset
    SLICE_X38Y144        LUT5 (Prop_lut5_I0_O)        0.242    15.418 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/alignment_reg[3]_i_1/O
                         net (fo=4, routed)           0.437    15.855    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/SR[0]
    SLICE_X40Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X40Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[2]/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X40Y144        FDRE (Setup_fdre_C_R)       -0.423    22.573    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.573    
                         arrival time                         -15.855    
  -------------------------------------------------------------------
                         slack                                  6.718    

Slack (MET) :             6.718ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        11.459ns  (logic 0.590ns (5.149%)  route 10.869ns (94.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.432    15.176    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/reset
    SLICE_X38Y144        LUT5 (Prop_lut5_I0_O)        0.242    15.418 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/alignment_reg[3]_i_1/O
                         net (fo=4, routed)           0.437    15.855    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/SR[0]
    SLICE_X40Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X40Y144        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[3]/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X40Y144        FDRE (Setup_fdre_C_R)       -0.423    22.573    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         22.573    
                         arrival time                         -15.855    
  -------------------------------------------------------------------
                         slack                                  6.718    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 0.611ns (5.283%)  route 10.955ns (94.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.509    15.253    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/reset
    SLICE_X37Y146        LUT2 (Prop_lut2_I0_O)        0.263    15.516 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/dataout_r[7]_i_1__0/O
                         net (fo=8, routed)           0.446    15.962    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[7]_1[0]
    SLICE_X40Y146        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X40Y146        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[1]/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X40Y146        FDRE (Setup_fdre_C_CE)      -0.306    22.690    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         22.690    
                         arrival time                         -15.962    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 0.611ns (5.283%)  route 10.955ns (94.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.509    15.253    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/reset
    SLICE_X37Y146        LUT2 (Prop_lut2_I0_O)        0.263    15.516 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/dataout_r[7]_i_1__0/O
                         net (fo=8, routed)           0.446    15.962    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[7]_1[0]
    SLICE_X40Y146        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X40Y146        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[4]/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X40Y146        FDRE (Setup_fdre_C_CE)      -0.306    22.690    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         22.690    
                         arrival time                         -15.962    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        11.368ns  (logic 0.590ns (5.190%)  route 10.778ns (94.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 23.272 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.320    15.064    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/triger_counter1/reset
    SLICE_X40Y141        LUT6 (Prop_lut6_I0_O)        0.242    15.306 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/triger_counter1/dout_async_fifo_reg[9]_i_1/O
                         net (fo=7, routed)           0.458    15.764    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]_1
    SLICE_X42Y141        FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.301    23.272    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X42Y141        FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[2]/C
                         clock pessimism              0.000    23.272    
                         clock uncertainty           -0.351    22.922    
    SLICE_X42Y141        FDSE (Setup_fdse_C_S)       -0.423    22.499    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.499    
                         arrival time                         -15.764    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        11.368ns  (logic 0.590ns (5.190%)  route 10.778ns (94.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 23.272 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.320    15.064    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/triger_counter1/reset
    SLICE_X40Y141        LUT6 (Prop_lut6_I0_O)        0.242    15.306 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/triger_counter1/dout_async_fifo_reg[9]_i_1/O
                         net (fo=7, routed)           0.458    15.764    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]_1
    SLICE_X42Y141        FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.301    23.272    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X42Y141        FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]/C
                         clock pessimism              0.000    23.272    
                         clock uncertainty           -0.351    22.922    
    SLICE_X42Y141        FDSE (Setup_fdse_C_S)       -0.423    22.499    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         22.499    
                         arrival time                         -15.764    
  -------------------------------------------------------------------
                         slack                                  6.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.792ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.615     2.015    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X37Y142        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y142        FDRE (Prop_fdre_C_Q)         0.141     2.156 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[2]/Q
                         net (fo=1, routed)           0.108     2.264    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[2]
    SLICE_X37Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.887    -0.948    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X37Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[2]/C
                         clock pessimism              0.000    -0.948    
                         clock uncertainty            0.351    -0.598    
    SLICE_X37Y141        FDRE (Hold_fdre_C_D)         0.070    -0.528    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.803ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.968%)  route 0.120ns (46.032%))
  Logic Levels:           0  
  Clock Path Skew:        -2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.615     2.015    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X38Y140        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDRE (Prop_fdre_C_Q)         0.141     2.156 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[3]/Q
                         net (fo=1, routed)           0.120     2.276    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[3]
    SLICE_X37Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.887    -0.948    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X37Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]/C
                         clock pessimism              0.000    -0.948    
                         clock uncertainty            0.351    -0.598    
    SLICE_X37Y141        FDRE (Hold_fdre_C_D)         0.071    -0.527    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.806ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.635%)  route 0.117ns (45.365%))
  Logic Levels:           0  
  Clock Path Skew:        -2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.612     2.012    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X37Y134        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.141     2.153 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[7]/Q
                         net (fo=1, routed)           0.117     2.270    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/D[7]
    SLICE_X38Y134        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.882    -0.953    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X38Y134        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[7]/C
                         clock pessimism              0.000    -0.953    
                         clock uncertainty            0.351    -0.603    
    SLICE_X38Y134        FDRE (Hold_fdre_C_D)         0.066    -0.537    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.821ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wbin_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.665%)  route 0.132ns (48.335%))
  Logic Levels:           0  
  Clock Path Skew:        -2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.612     2.012    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X41Y134        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wbin_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y134        FDRE (Prop_fdre_C_Q)         0.141     2.153 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wbin_reg[8]/Q
                         net (fo=4, routed)           0.132     2.285    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/D[8]
    SLICE_X39Y134        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.882    -0.953    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X39Y134        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[8]/C
                         clock pessimism              0.000    -0.953    
                         clock uncertainty            0.351    -0.603    
    SLICE_X39Y134        FDRE (Hold_fdre_C_D)         0.066    -0.537    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.821ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/selectio_wiz_2/inst/pins[0].oserdese2_master/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.128ns (18.103%)  route 0.579ns (81.897%))
  Logic Levels:           0  
  Clock Path Skew:        -2.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.647     2.047    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.128     2.175 r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        0.579     2.754    mopshub_board_v2_i/selectio_wiz_2/inst/io_reset
    OLOGIC_X1Y134        OSERDESE2                                    r  mopshub_board_v2_i/selectio_wiz_2/inst/pins[0].oserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.912    -0.923    mopshub_board_v2_i/selectio_wiz_2/inst/clk_div_in
    OLOGIC_X1Y134        OSERDESE2                                    r  mopshub_board_v2_i/selectio_wiz_2/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism              0.000    -0.923    
                         clock uncertainty            0.351    -0.573    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505    -0.068    mopshub_board_v2_i/selectio_wiz_2/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.829ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        -2.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.584     1.984    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X42Y138        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138        FDRE (Prop_fdre_C_Q)         0.164     2.148 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[2]/Q
                         net (fo=1, routed)           0.108     2.256    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/D[2]
    SLICE_X42Y137        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.853    -0.982    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X42Y137        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[2]/C
                         clock pessimism              0.000    -0.982    
                         clock uncertainty            0.351    -0.632    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.059    -0.573    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.841ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.589%)  route 0.155ns (52.411%))
  Logic Levels:           0  
  Clock Path Skew:        -2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.612     2.012    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X41Y134        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y134        FDRE (Prop_fdre_C_Q)         0.141     2.153 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[6]/Q
                         net (fo=1, routed)           0.155     2.308    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/D[6]
    SLICE_X39Y134        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.882    -0.953    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X39Y134        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[6]/C
                         clock pessimism              0.000    -0.953    
                         clock uncertainty            0.351    -0.603    
    SLICE_X39Y134        FDRE (Hold_fdre_C_D)         0.070    -0.533    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             2.861ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.526%)  route 0.154ns (48.474%))
  Logic Levels:           0  
  Clock Path Skew:        -2.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.612     2.012    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X40Y136        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDRE (Prop_fdre_C_Q)         0.164     2.176 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[1]/Q
                         net (fo=1, routed)           0.154     2.330    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/D[1]
    SLICE_X38Y136        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.883    -0.952    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X38Y136        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/C
                         clock pessimism              0.000    -0.952    
                         clock uncertainty            0.351    -0.602    
    SLICE_X38Y136        FDRE (Hold_fdre_C_D)         0.071    -0.531    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.866ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.932%)  route 0.187ns (57.068%))
  Logic Levels:           0  
  Clock Path Skew:        -2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.615     2.015    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X38Y140        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDRE (Prop_fdre_C_Q)         0.141     2.156 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[1]/Q
                         net (fo=1, routed)           0.187     2.343    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[1]
    SLICE_X38Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.887    -0.948    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X38Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[1]/C
                         clock pessimism              0.000    -0.948    
                         clock uncertainty            0.351    -0.598    
    SLICE_X38Y141        FDRE (Hold_fdre_C_D)         0.075    -0.523    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.897ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v2_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.442%)  route 0.174ns (57.558%))
  Logic Levels:           0  
  Clock Path Skew:        -2.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.615     2.015    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X38Y140        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDRE (Prop_fdre_C_Q)         0.128     2.143 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[6]/Q
                         net (fo=1, routed)           0.174     2.316    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[6]
    SLICE_X37Y139        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.886    -0.949    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X37Y139        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/C
                         clock pessimism              0.000    -0.949    
                         clock uncertainty            0.351    -0.599    
    SLICE_X37Y139        FDRE (Hold_fdre_C_D)         0.018    -0.581    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  2.897    





---------------------------------------------------------------------------------------------------
From Clock:  clk_elink_mopshub_board_v2_clk_wiz_s1_0
  To Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0

Setup :            0  Failing Endpoints,  Worst Slack       15.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.632ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        13.090ns  (logic 0.738ns (5.638%)  route 12.352ns (94.362%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 28.003 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.488    -1.238    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.398    -0.840 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/Q
                         net (fo=3, routed)           5.475     4.635    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[7]
    SLICE_X41Y147        LUT4 (Prop_lut4_I1_O)        0.235     4.870 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0/O
                         net (fo=1, routed)           1.544     6.415    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0_n_0
    SLICE_X41Y147        LUT5 (Prop_lut5_I3_O)        0.105     6.520 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           5.333    11.852    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X21Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.389    28.003    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X21Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]/C
                         clock pessimism              0.000    28.003    
                         clock uncertainty           -0.351    27.652    
    SLICE_X21Y149        FDRE (Setup_fdre_C_CE)      -0.168    27.484    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         27.484    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                 15.632    

Slack (MET) :             15.632ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        13.090ns  (logic 0.738ns (5.638%)  route 12.352ns (94.362%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 28.003 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.488    -1.238    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.398    -0.840 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/Q
                         net (fo=3, routed)           5.475     4.635    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[7]
    SLICE_X41Y147        LUT4 (Prop_lut4_I1_O)        0.235     4.870 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0/O
                         net (fo=1, routed)           1.544     6.415    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0_n_0
    SLICE_X41Y147        LUT5 (Prop_lut5_I3_O)        0.105     6.520 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           5.333    11.852    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X21Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.389    28.003    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X21Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]/C
                         clock pessimism              0.000    28.003    
                         clock uncertainty           -0.351    27.652    
    SLICE_X21Y149        FDRE (Setup_fdre_C_CE)      -0.168    27.484    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.484    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                 15.632    

Slack (MET) :             15.806ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        12.948ns  (logic 0.738ns (5.700%)  route 12.210ns (94.300%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 28.003 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.488    -1.238    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.398    -0.840 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/Q
                         net (fo=3, routed)           5.475     4.635    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[7]
    SLICE_X41Y147        LUT4 (Prop_lut4_I1_O)        0.235     4.870 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0/O
                         net (fo=1, routed)           1.544     6.415    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0_n_0
    SLICE_X41Y147        LUT5 (Prop_lut5_I3_O)        0.105     6.520 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           5.190    11.710    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X20Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.389    28.003    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X20Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[0]/C
                         clock pessimism              0.000    28.003    
                         clock uncertainty           -0.351    27.652    
    SLICE_X20Y149        FDRE (Setup_fdre_C_CE)      -0.136    27.516    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         27.516    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                 15.806    

Slack (MET) :             15.806ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        12.948ns  (logic 0.738ns (5.700%)  route 12.210ns (94.300%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 28.003 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.488    -1.238    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.398    -0.840 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/Q
                         net (fo=3, routed)           5.475     4.635    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[7]
    SLICE_X41Y147        LUT4 (Prop_lut4_I1_O)        0.235     4.870 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0/O
                         net (fo=1, routed)           1.544     6.415    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0_n_0
    SLICE_X41Y147        LUT5 (Prop_lut5_I3_O)        0.105     6.520 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           5.190    11.710    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X20Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.389    28.003    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X20Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]/C
                         clock pessimism              0.000    28.003    
                         clock uncertainty           -0.351    27.652    
    SLICE_X20Y149        FDRE (Setup_fdre_C_CE)      -0.136    27.516    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         27.516    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                 15.806    

Slack (MET) :             15.806ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        12.948ns  (logic 0.738ns (5.700%)  route 12.210ns (94.300%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 28.003 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.488    -1.238    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.398    -0.840 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/Q
                         net (fo=3, routed)           5.475     4.635    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[7]
    SLICE_X41Y147        LUT4 (Prop_lut4_I1_O)        0.235     4.870 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0/O
                         net (fo=1, routed)           1.544     6.415    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0_n_0
    SLICE_X41Y147        LUT5 (Prop_lut5_I3_O)        0.105     6.520 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           5.190    11.710    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X20Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.389    28.003    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X20Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]/C
                         clock pessimism              0.000    28.003    
                         clock uncertainty           -0.351    27.652    
    SLICE_X20Y149        FDRE (Setup_fdre_C_CE)      -0.136    27.516    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         27.516    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                 15.806    

Slack (MET) :             15.917ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        12.837ns  (logic 0.738ns (5.749%)  route 12.099ns (94.251%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 28.003 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.488    -1.238    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.398    -0.840 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/Q
                         net (fo=3, routed)           5.475     4.635    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[7]
    SLICE_X41Y147        LUT4 (Prop_lut4_I1_O)        0.235     4.870 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0/O
                         net (fo=1, routed)           1.544     6.415    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0_n_0
    SLICE_X41Y147        LUT5 (Prop_lut5_I3_O)        0.105     6.520 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           5.079    11.599    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X20Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.389    28.003    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X20Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/C
                         clock pessimism              0.000    28.003    
                         clock uncertainty           -0.351    27.652    
    SLICE_X20Y148        FDRE (Setup_fdre_C_CE)      -0.136    27.516    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         27.516    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 15.917    

Slack (MET) :             15.917ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        12.837ns  (logic 0.738ns (5.749%)  route 12.099ns (94.251%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 28.003 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.488    -1.238    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.398    -0.840 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/Q
                         net (fo=3, routed)           5.475     4.635    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[7]
    SLICE_X41Y147        LUT4 (Prop_lut4_I1_O)        0.235     4.870 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0/O
                         net (fo=1, routed)           1.544     6.415    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0_n_0
    SLICE_X41Y147        LUT5 (Prop_lut5_I3_O)        0.105     6.520 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           5.079    11.599    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X20Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.389    28.003    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X20Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/C
                         clock pessimism              0.000    28.003    
                         clock uncertainty           -0.351    27.652    
    SLICE_X20Y148        FDRE (Setup_fdre_C_CE)      -0.136    27.516    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         27.516    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 15.917    

Slack (MET) :             15.917ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        12.837ns  (logic 0.738ns (5.749%)  route 12.099ns (94.251%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 28.003 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.488    -1.238    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.398    -0.840 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/Q
                         net (fo=3, routed)           5.475     4.635    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[7]
    SLICE_X41Y147        LUT4 (Prop_lut4_I1_O)        0.235     4.870 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0/O
                         net (fo=1, routed)           1.544     6.415    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0_n_0
    SLICE_X41Y147        LUT5 (Prop_lut5_I3_O)        0.105     6.520 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           5.079    11.599    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X20Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.389    28.003    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X20Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[5]/C
                         clock pessimism              0.000    28.003    
                         clock uncertainty           -0.351    27.652    
    SLICE_X20Y148        FDRE (Setup_fdre_C_CE)      -0.136    27.516    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         27.516    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 15.917    

Slack (MET) :             16.568ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        12.159ns  (logic 0.773ns (6.357%)  route 11.386ns (93.643%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 28.002 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.482    -1.244    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X41Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y141        FDRE (Prop_fdre_C_Q)         0.379    -0.865 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/Q
                         net (fo=13, routed)          5.266     4.401    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[0]
    SLICE_X39Y143        LUT4 (Prop_lut4_I1_O)        0.119     4.520 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.970     5.490    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X39Y143        LUT5 (Prop_lut5_I3_O)        0.275     5.765 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           5.151    10.915    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X23Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.388    28.002    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X23Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]/C
                         clock pessimism              0.000    28.002    
                         clock uncertainty           -0.351    27.651    
    SLICE_X23Y148        FDRE (Setup_fdre_C_CE)      -0.168    27.483    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         27.483    
                         arrival time                         -10.915    
  -------------------------------------------------------------------
                         slack                                 16.568    

Slack (MET) :             16.568ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        12.159ns  (logic 0.773ns (6.357%)  route 11.386ns (93.643%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 28.002 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.482    -1.244    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X41Y141        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y141        FDRE (Prop_fdre_C_Q)         0.379    -0.865 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/Q
                         net (fo=13, routed)          5.266     4.401    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[0]
    SLICE_X39Y143        LUT4 (Prop_lut4_I1_O)        0.119     4.520 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.970     5.490    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X39Y143        LUT5 (Prop_lut5_I3_O)        0.275     5.765 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           5.151    10.915    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X23Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.388    28.002    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X23Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[7]/C
                         clock pessimism              0.000    28.002    
                         clock uncertainty           -0.351    27.651    
    SLICE_X23Y148        FDRE (Setup_fdre_C_CE)      -0.168    27.483    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.483    
                         arrival time                         -10.915    
  -------------------------------------------------------------------
                         slack                                 16.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 0.505ns (7.824%)  route 5.949ns (92.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.378    -1.651    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.319    -1.332 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/Q
                         net (fo=3, routed)           1.613     0.282    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[6]
    SLICE_X41Y147        LUT5 (Prop_lut5_I0_O)        0.186     0.468 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           4.336     4.804    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X20Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.499     4.345    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X20Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/C
                         clock pessimism              0.000     4.345    
                         clock uncertainty            0.351     4.695    
    SLICE_X20Y148        FDRE (Hold_fdre_C_CE)        0.000     4.695    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.695    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 0.505ns (7.824%)  route 5.949ns (92.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.378    -1.651    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.319    -1.332 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/Q
                         net (fo=3, routed)           1.613     0.282    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[6]
    SLICE_X41Y147        LUT5 (Prop_lut5_I0_O)        0.186     0.468 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           4.336     4.804    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X20Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.499     4.345    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X20Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/C
                         clock pessimism              0.000     4.345    
                         clock uncertainty            0.351     4.695    
    SLICE_X20Y148        FDRE (Hold_fdre_C_CE)        0.000     4.695    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.695    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 0.505ns (7.824%)  route 5.949ns (92.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.378    -1.651    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.319    -1.332 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/Q
                         net (fo=3, routed)           1.613     0.282    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[6]
    SLICE_X41Y147        LUT5 (Prop_lut5_I0_O)        0.186     0.468 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           4.336     4.804    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X20Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.499     4.345    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X20Y148        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[5]/C
                         clock pessimism              0.000     4.345    
                         clock uncertainty            0.351     4.695    
    SLICE_X20Y148        FDRE (Hold_fdre_C_CE)        0.000     4.695    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.695    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.757ns  (logic 0.591ns (8.746%)  route 6.166ns (91.254%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        5.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.331ns
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.378    -1.651    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.319    -1.332 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/Q
                         net (fo=3, routed)           4.509     3.178    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/SPI_control_SM/data_out_r_reg[7][1]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.188     3.366 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/SPI_control_SM/data_out_r[7]_i_3__0/O
                         net (fo=1, routed)           1.657     5.023    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]_0
    SLICE_X20Y150        LUT6 (Prop_lut6_I3_O)        0.084     5.107 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r[7]_i_1__0/O
                         net (fo=1, routed)           0.000     5.107    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r[7]_i_1__0_n_0
    SLICE_X20Y150        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.485     4.331    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X20Y150        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]/C
                         clock pessimism              0.000     4.331    
                         clock uncertainty            0.351     4.682    
    SLICE_X20Y150        FDRE (Hold_fdre_C_D)         0.275     4.957    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.957    
                         arrival time                           5.107    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 0.431ns (6.540%)  route 6.159ns (93.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.343ns
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.301    -1.728    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X42Y141        FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y141        FDSE (Prop_fdse_C_Q)         0.347    -1.381 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/Q
                         net (fo=6, routed)           1.959     0.579    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[5]
    SLICE_X39Y143        LUT5 (Prop_lut5_I1_O)        0.084     0.663 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           4.200     4.862    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X22Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.497     4.343    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X22Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[0]/C
                         clock pessimism              0.000     4.343    
                         clock uncertainty            0.351     4.693    
    SLICE_X22Y149        FDRE (Hold_fdre_C_CE)        0.000     4.693    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.693    
                         arrival time                           4.862    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 0.505ns (7.713%)  route 6.042ns (92.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.378    -1.651    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.319    -1.332 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/Q
                         net (fo=3, routed)           1.613     0.282    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[6]
    SLICE_X41Y147        LUT5 (Prop_lut5_I0_O)        0.186     0.468 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           4.429     4.897    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X20Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.499     4.345    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X20Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[0]/C
                         clock pessimism              0.000     4.345    
                         clock uncertainty            0.351     4.695    
    SLICE_X20Y149        FDRE (Hold_fdre_C_CE)        0.000     4.695    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.695    
                         arrival time                           4.897    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 0.505ns (7.713%)  route 6.042ns (92.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.378    -1.651    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.319    -1.332 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/Q
                         net (fo=3, routed)           1.613     0.282    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[6]
    SLICE_X41Y147        LUT5 (Prop_lut5_I0_O)        0.186     0.468 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           4.429     4.897    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X20Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.499     4.345    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X20Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]/C
                         clock pessimism              0.000     4.345    
                         clock uncertainty            0.351     4.695    
    SLICE_X20Y149        FDRE (Hold_fdre_C_CE)        0.000     4.695    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.695    
                         arrival time                           4.897    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 0.505ns (7.713%)  route 6.042ns (92.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.378    -1.651    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X36Y147        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.319    -1.332 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[6]/Q
                         net (fo=3, routed)           1.613     0.282    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[6]
    SLICE_X41Y147        LUT5 (Prop_lut5_I0_O)        0.186     0.468 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           4.429     4.897    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X20Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.499     4.345    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X20Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]/C
                         clock pessimism              0.000     4.345    
                         clock uncertainty            0.351     4.695    
    SLICE_X20Y149        FDRE (Hold_fdre_C_CE)        0.000     4.695    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.695    
                         arrival time                           4.897    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 0.431ns (6.424%)  route 6.278ns (93.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.343ns
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.301    -1.728    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X42Y141        FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y141        FDSE (Prop_fdse_C_Q)         0.347    -1.381 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/Q
                         net (fo=6, routed)           1.959     0.579    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[5]
    SLICE_X39Y143        LUT5 (Prop_lut5_I1_O)        0.084     0.663 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           4.318     4.981    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X23Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.497     4.343    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X23Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/C
                         clock pessimism              0.000     4.343    
                         clock uncertainty            0.351     4.693    
    SLICE_X23Y149        FDRE (Hold_fdre_C_CE)       -0.040     4.653    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.653    
                         arrival time                           4.981    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 0.431ns (6.424%)  route 6.278ns (93.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.343ns
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.301    -1.728    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X42Y141        FDSE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y141        FDSE (Prop_fdse_C_Q)         0.347    -1.381 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/Q
                         net (fo=6, routed)           1.959     0.579    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[5]
    SLICE_X39Y143        LUT5 (Prop_lut5_I1_O)        0.084     0.663 r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           4.318     4.981    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X23Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.497     4.343    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X23Y149        FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[2]/C
                         clock pessimism              0.000     4.343    
                         clock uncertainty            0.351     4.693    
    SLICE_X23Y149        FDRE (Hold_fdre_C_CE)       -0.040     4.653    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.653    
                         arrival time                           4.981    
  -------------------------------------------------------------------
                         slack                                  0.328    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_mopshub_board_v2_clk_wiz_0_0
  To Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0

Setup :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.812ns  (logic 0.379ns (46.671%)  route 0.433ns (53.329%))
  Logic Levels:           0  
  Clock Path Skew:        -3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 27.906 - 25.000 ) 
    Source Clock Delay      (SCD):    7.479ns = ( 27.479 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403    21.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141    27.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    20.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    22.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    22.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517    24.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    24.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    25.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    26.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.400    27.479    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X45Y120        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.379    27.858 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/Q
                         net (fo=3, routed)           0.433    28.291    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.292    27.906    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
                         clock pessimism              1.232    29.138    
                         clock uncertainty           -0.340    28.798    
    SLICE_X52Y120        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046    28.752    <hidden>
  -------------------------------------------------------------------
                         required time                         28.752    
                         arrival time                         -28.291    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.809ns  (logic 0.379ns (46.871%)  route 0.430ns (53.129%))
  Logic Levels:           0  
  Clock Path Skew:        -3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 27.906 - 25.000 ) 
    Source Clock Delay      (SCD):    7.480ns = ( 27.480 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403    21.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141    27.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    20.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    22.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    22.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517    24.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    24.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    25.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    26.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.401    27.480    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X45Y119        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.379    27.859 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/Q
                         net (fo=3, routed)           0.430    28.289    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.292    27.906    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
                         clock pessimism              1.232    29.138    
                         clock uncertainty           -0.340    28.798    
    SLICE_X52Y120        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037    28.761    <hidden>
  -------------------------------------------------------------------
                         required time                         28.761    
                         arrival time                         -28.289    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.777ns  (logic 0.379ns (48.796%)  route 0.398ns (51.204%))
  Logic Levels:           0  
  Clock Path Skew:        -3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 27.906 - 25.000 ) 
    Source Clock Delay      (SCD):    7.479ns = ( 27.479 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403    21.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141    27.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    20.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    22.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    22.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517    24.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    24.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    25.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    26.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.400    27.479    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X49Y119        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.379    27.858 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/Q
                         net (fo=3, routed)           0.398    28.256    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.292    27.906    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
                         clock pessimism              1.232    29.138    
                         clock uncertainty           -0.340    28.798    
    SLICE_X52Y120        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    28.762    <hidden>
  -------------------------------------------------------------------
                         required time                         28.762    
                         arrival time                         -28.256    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.936ns  (logic 0.379ns (40.501%)  route 0.557ns (59.499%))
  Logic Levels:           0  
  Clock Path Skew:        -3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 27.906 - 25.000 ) 
    Source Clock Delay      (SCD):    7.481ns = ( 27.481 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403    21.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141    27.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    20.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    22.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    22.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517    24.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    24.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    25.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    26.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.402    27.481    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X45Y118        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.379    27.860 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/Q
                         net (fo=3, routed)           0.557    28.417    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.292    27.906    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
                         clock pessimism              1.232    29.138    
                         clock uncertainty           -0.340    28.798    
    SLICE_X52Y120        SRL16E (Setup_srl16e_CLK_D)
                                                      0.133    28.931    <hidden>
  -------------------------------------------------------------------
                         required time                         28.931    
                         arrival time                         -28.417    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.835ns  (logic 0.484ns (57.930%)  route 0.351ns (42.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 27.905 - 25.000 ) 
    Source Clock Delay      (SCD):    7.479ns = ( 27.479 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403    21.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141    27.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    20.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    22.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    22.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517    24.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    24.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    25.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    26.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.400    27.479    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X45Y120        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.379    27.858 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[1]/Q
                         net (fo=3, routed)           0.351    28.210    <hidden>
    SLICE_X45Y122        LUT3 (Prop_lut3_I1_O)        0.105    28.315 r  <hidden>
                         net (fo=1, routed)           0.000    28.315    <hidden>
    SLICE_X45Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.291    27.905    <hidden>
    SLICE_X45Y122        FDRE                                         r  <hidden>
                         clock pessimism              1.232    29.137    
                         clock uncertainty           -0.340    28.797    
    SLICE_X45Y122        FDRE (Setup_fdre_C_D)        0.032    28.829    <hidden>
  -------------------------------------------------------------------
                         required time                         28.829    
                         arrival time                         -28.315    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.823ns  (logic 0.484ns (58.818%)  route 0.339ns (41.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 27.908 - 25.000 ) 
    Source Clock Delay      (SCD):    7.479ns = ( 27.479 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403    21.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141    27.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    20.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    22.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    22.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517    24.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    24.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    25.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    26.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.400    27.479    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X49Y119        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.379    27.858 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/Q
                         net (fo=3, routed)           0.339    28.197    <hidden>
    SLICE_X49Y118        LUT3 (Prop_lut3_I1_O)        0.105    28.302 r  <hidden>
                         net (fo=1, routed)           0.000    28.302    <hidden>
    SLICE_X49Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.294    27.908    <hidden>
    SLICE_X49Y118        FDRE                                         r  <hidden>
                         clock pessimism              1.232    29.140    
                         clock uncertainty           -0.340    28.800    
    SLICE_X49Y118        FDRE (Setup_fdre_C_D)        0.033    28.833    <hidden>
  -------------------------------------------------------------------
                         required time                         28.833    
                         arrival time                         -28.302    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.848ns  (logic 0.484ns (57.042%)  route 0.364ns (42.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 27.908 - 25.000 ) 
    Source Clock Delay      (SCD):    7.478ns = ( 27.478 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403    21.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141    27.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    20.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    22.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    22.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517    24.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    24.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    25.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    26.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.399    27.478    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X49Y120        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y120        FDRE (Prop_fdre_C_Q)         0.379    27.857 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/Q
                         net (fo=3, routed)           0.364    28.222    <hidden>
    SLICE_X48Y118        LUT3 (Prop_lut3_I1_O)        0.105    28.327 r  <hidden>
                         net (fo=1, routed)           0.000    28.327    <hidden>
    SLICE_X48Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.294    27.908    <hidden>
    SLICE_X48Y118        FDRE                                         r  <hidden>
                         clock pessimism              1.232    29.140    
                         clock uncertainty           -0.340    28.800    
    SLICE_X48Y118        FDRE (Setup_fdre_C_D)        0.074    28.874    <hidden>
  -------------------------------------------------------------------
                         required time                         28.874    
                         arrival time                         -28.327    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.706ns  (logic 0.379ns (53.682%)  route 0.327ns (46.318%))
  Logic Levels:           0  
  Clock Path Skew:        -3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 27.906 - 25.000 ) 
    Source Clock Delay      (SCD):    7.480ns = ( 27.480 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403    21.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141    27.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    20.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    22.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    22.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517    24.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    24.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    25.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    26.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.401    27.480    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X53Y118        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.379    27.859 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/Q
                         net (fo=16, routed)          0.327    28.186    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.292    27.906    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
                         clock pessimism              1.232    29.138    
                         clock uncertainty           -0.340    28.798    
    SLICE_X52Y120        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    28.744    <hidden>
  -------------------------------------------------------------------
                         required time                         28.744    
                         arrival time                         -28.186    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.771ns  (logic 0.484ns (62.781%)  route 0.287ns (37.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 27.908 - 25.000 ) 
    Source Clock Delay      (SCD):    7.480ns = ( 27.480 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403    21.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141    27.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    20.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    22.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    22.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517    24.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    24.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    25.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    26.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.401    27.480    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X53Y118        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.379    27.859 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/Q
                         net (fo=16, routed)          0.287    28.146    <hidden>
    SLICE_X51Y118        LUT3 (Prop_lut3_I1_O)        0.105    28.251 r  <hidden>
                         net (fo=1, routed)           0.000    28.251    <hidden>
    SLICE_X51Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.294    27.908    <hidden>
    SLICE_X51Y118        FDRE                                         r  <hidden>
                         clock pessimism              1.232    29.140    
                         clock uncertainty           -0.340    28.800    
    SLICE_X51Y118        FDRE (Setup_fdre_C_D)        0.032    28.832    <hidden>
  -------------------------------------------------------------------
                         required time                         28.832    
                         arrival time                         -28.251    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.710ns  (logic 0.379ns (53.357%)  route 0.331ns (46.643%))
  Logic Levels:           0  
  Clock Path Skew:        -3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 27.906 - 25.000 ) 
    Source Clock Delay      (SCD):    7.478ns = ( 27.478 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403    21.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141    27.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    20.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    22.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    22.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.517    24.363    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    24.440 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    25.998    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    26.079 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.399    27.478    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X55Y119        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDRE (Prop_fdre_C_Q)         0.379    27.857 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/Q
                         net (fo=16, routed)          0.331    28.188    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.292    27.906    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
                         clock pessimism              1.232    29.138    
                         clock uncertainty           -0.340    28.798    
    SLICE_X52Y120        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025    28.773    <hidden>
  -------------------------------------------------------------------
                         required time                         28.773    
                         arrival time                         -28.188    
  -------------------------------------------------------------------
                         slack                                  0.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.232%)  route 0.079ns (29.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.579     3.209    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X45Y118        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141     3.350 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/Q
                         net (fo=3, routed)           0.079     3.429    <hidden>
    SLICE_X44Y118        LUT3 (Prop_lut3_I1_O)        0.045     3.474 r  <hidden>
                         net (fo=1, routed)           0.000     3.474    <hidden>
    SLICE_X44Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.848     2.226    <hidden>
    SLICE_X44Y118        FDRE                                         r  <hidden>
                         clock pessimism              0.022     2.248    
                         clock uncertainty            0.340     2.588    
    SLICE_X44Y118        FDRE (Hold_fdre_C_D)         0.121     2.709    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.967%)  route 0.141ns (50.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.577     3.207    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X49Y120        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y120        FDRE (Prop_fdre_C_Q)         0.141     3.348 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/Q
                         net (fo=3, routed)           0.141     3.489    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.845     2.223    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
                         clock pessimism              0.022     2.245    
                         clock uncertainty            0.340     2.585    
    SLICE_X52Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     2.693    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           3.489    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.182%)  route 0.164ns (53.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.577     3.207    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X55Y119        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDRE (Prop_fdre_C_Q)         0.141     3.348 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/Q
                         net (fo=16, routed)          0.164     3.513    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.845     2.223    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
                         clock pessimism              0.022     2.245    
                         clock uncertainty            0.340     2.585    
    SLICE_X52Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.700    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           3.513    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.410%)  route 0.132ns (41.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.578     3.208    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X45Y119        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141     3.349 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/Q
                         net (fo=3, routed)           0.132     3.482    <hidden>
    SLICE_X44Y118        LUT3 (Prop_lut3_I1_O)        0.045     3.527 r  <hidden>
                         net (fo=1, routed)           0.000     3.527    <hidden>
    SLICE_X44Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.848     2.226    <hidden>
    SLICE_X44Y118        FDRE                                         r  <hidden>
                         clock pessimism              0.022     2.248    
                         clock uncertainty            0.340     2.588    
    SLICE_X44Y118        FDRE (Hold_fdre_C_D)         0.120     2.708    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           3.527    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.845%)  route 0.110ns (37.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.577     3.207    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X55Y119        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDRE (Prop_fdre_C_Q)         0.141     3.348 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/Q
                         net (fo=16, routed)          0.110     3.458    <hidden>
    SLICE_X54Y119        LUT3 (Prop_lut3_I1_O)        0.045     3.503 r  <hidden>
                         net (fo=1, routed)           0.000     3.503    <hidden>
    SLICE_X54Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.846     2.224    <hidden>
    SLICE_X54Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.022     2.246    
                         clock uncertainty            0.340     2.586    
    SLICE_X54Y119        FDRE (Hold_fdre_C_D)         0.092     2.678    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           3.503    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.338%)  route 0.177ns (55.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.579     3.209    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X53Y118        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.141     3.350 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/Q
                         net (fo=16, routed)          0.177     3.527    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.845     2.223    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
                         clock pessimism              0.022     2.245    
                         clock uncertainty            0.340     2.585    
    SLICE_X52Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.694    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           3.527    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.267%)  route 0.193ns (57.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.578     3.208    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X45Y119        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141     3.349 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[3]/Q
                         net (fo=3, routed)           0.193     3.542    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.845     2.223    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
                         clock pessimism              0.022     2.245    
                         clock uncertainty            0.340     2.585    
    SLICE_X52Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.702    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.001%)  route 0.195ns (57.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.578     3.208    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X49Y119        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.141     3.349 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[6]/Q
                         net (fo=3, routed)           0.195     3.544    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.845     2.223    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
                         clock pessimism              0.022     2.245    
                         clock uncertainty            0.340     2.585    
    SLICE_X52Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.694    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           3.544    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.409%)  route 0.269ns (65.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.579     3.209    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X45Y118        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141     3.350 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[5]/Q
                         net (fo=3, routed)           0.269     3.619    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.845     2.223    <hidden>
    SLICE_X52Y120        SRL16E                                       r  <hidden>
                         clock pessimism              0.022     2.245    
                         clock uncertainty            0.340     2.585    
    SLICE_X52Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.768    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.768    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_100_mopshub_board_v2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.029%)  route 0.171ns (47.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610     2.010    mopshub_board_v2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.060 r  mopshub_board_v2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     2.605    mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.631 r  mopshub_board_v2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.577     3.207    mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X49Y120        FDRE                                         r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y120        FDRE (Prop_fdre_C_Q)         0.141     3.348 r  mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[2]/Q
                         net (fo=3, routed)           0.171     3.520    <hidden>
    SLICE_X48Y118        LUT3 (Prop_lut3_I1_O)        0.045     3.565 r  <hidden>
                         net (fo=1, routed)           0.000     3.565    <hidden>
    SLICE_X48Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.847     2.225    <hidden>
    SLICE_X48Y118        FDRE                                         r  <hidden>
                         clock pessimism              0.022     2.247    
                         clock uncertainty            0.340     2.587    
    SLICE_X48Y118        FDRE (Hold_fdre_C_D)         0.121     2.708    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  0.857    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0

Setup :            0  Failing Endpoints,  Worst Slack       31.954ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.954ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.834ns  (logic 0.348ns (41.723%)  route 0.486ns (58.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.486     0.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X37Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X37Y103        FDCE (Setup_fdce_C_D)       -0.212    32.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                 31.954    

Slack (MET) :             32.085ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.705ns  (logic 0.348ns (49.354%)  route 0.357ns (50.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X38Y103        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.357     0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X38Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X38Y104        FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                 32.085    

Slack (MET) :             32.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.701ns  (logic 0.348ns (49.647%)  route 0.353ns (50.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X43Y106        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.353     0.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X43Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X43Y107        FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                 32.089    

Slack (MET) :             32.130ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.707ns  (logic 0.348ns (49.221%)  route 0.359ns (50.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X43Y106        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.359     0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X42Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y107        FDCE (Setup_fdce_C_D)       -0.163    32.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.837    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                 32.130    

Slack (MET) :             32.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.999%)  route 0.379ns (50.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X38Y103        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.379     0.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X38Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X38Y104        FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 32.167    

Slack (MET) :             32.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.750ns  (logic 0.379ns (50.557%)  route 0.371ns (49.443%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.371     0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X37Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X37Y103        FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                 32.177    

Slack (MET) :             32.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.761ns  (logic 0.379ns (49.819%)  route 0.382ns (50.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X43Y106        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.382     0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X42Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y107        FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                 32.206    

Slack (MET) :             32.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v2_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.717ns  (logic 0.379ns (52.828%)  route 0.338ns (47.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X43Y106        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.338     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X43Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X43Y107        FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 32.208    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       23.985ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.857ns  (logic 0.398ns (46.468%)  route 0.459ns (53.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X44Y106        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.459     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X40Y106        FDCE (Setup_fdce_C_D)       -0.158    24.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.842    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                 23.985    

Slack (MET) :             23.998ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.971ns  (logic 0.433ns (44.585%)  route 0.538ns (55.415%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X42Y107        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.538     0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X40Y106        FDCE (Setup_fdce_C_D)       -0.031    24.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.969    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                 23.998    

Slack (MET) :             24.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.739ns  (logic 0.348ns (47.063%)  route 0.391ns (52.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X38Y104        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.391     0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X38Y103        FDCE (Setup_fdce_C_D)       -0.210    24.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 24.051    

Slack (MET) :             24.084ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.706ns  (logic 0.348ns (49.311%)  route 0.358ns (50.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X38Y104        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.358     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X38Y103        FDCE (Setup_fdce_C_D)       -0.210    24.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                 24.084    

Slack (MET) :             24.092ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.879ns  (logic 0.433ns (49.271%)  route 0.446ns (50.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X44Y106        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.446     0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X40Y106        FDCE (Setup_fdce_C_D)       -0.029    24.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.971    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                 24.092    

Slack (MET) :             24.093ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.874ns  (logic 0.433ns (49.517%)  route 0.441ns (50.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X42Y107        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.441     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X40Y106        FDCE (Setup_fdce_C_D)       -0.033    24.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.967    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                 24.093    

Slack (MET) :             24.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.726ns  (logic 0.379ns (52.178%)  route 0.347ns (47.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X38Y104        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.347     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X38Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X38Y103        FDCE (Setup_fdce_C_D)       -0.073    24.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 24.201    

Slack (MET) :             24.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.722ns  (logic 0.379ns (52.479%)  route 0.343ns (47.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X38Y104        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.343     0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X38Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X38Y102        FDCE (Setup_fdce_C_D)       -0.075    24.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 24.203    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0
  To Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0

Setup :            0  Failing Endpoints,  Worst Slack       10.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.192ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.142ns  (logic 0.348ns (2.461%)  route 13.794ns (97.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 27.979 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.794    18.538    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/reset
    SLICE_X20Y170        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.365    27.979    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/clk_40
    SLICE_X20Y170        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[6]/C
                         clock pessimism              1.232    29.211    
                         clock uncertainty           -0.087    29.124    
    SLICE_X20Y170        FDCE (Recov_fdce_C_CLR)     -0.395    28.729    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         28.729    
                         arrival time                         -18.538    
  -------------------------------------------------------------------
                         slack                                 10.192    

Slack (MET) :             10.192ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.142ns  (logic 0.348ns (2.461%)  route 13.794ns (97.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 27.979 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.794    18.538    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/reset
    SLICE_X20Y170        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.365    27.979    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/clk_40
    SLICE_X20Y170        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[7]/C
                         clock pessimism              1.232    29.211    
                         clock uncertainty           -0.087    29.124    
    SLICE_X20Y170        FDCE (Recov_fdce_C_CLR)     -0.395    28.729    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         28.729    
                         arrival time                         -18.538    
  -------------------------------------------------------------------
                         slack                                 10.192    

Slack (MET) :             10.192ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.142ns  (logic 0.348ns (2.461%)  route 13.794ns (97.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 27.979 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.794    18.538    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/reset
    SLICE_X20Y170        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.365    27.979    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/clk_40
    SLICE_X20Y170        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[8]/C
                         clock pessimism              1.232    29.211    
                         clock uncertainty           -0.087    29.124    
    SLICE_X20Y170        FDCE (Recov_fdce_C_CLR)     -0.395    28.729    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         28.729    
                         arrival time                         -18.538    
  -------------------------------------------------------------------
                         slack                                 10.192    

Slack (MET) :             10.228ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.034ns  (logic 0.348ns (2.480%)  route 13.686ns (97.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 27.980 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.686    18.429    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/reset
    SLICE_X21Y169        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.366    27.980    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/clk_40
    SLICE_X21Y169        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[0]/C
                         clock pessimism              1.232    29.212    
                         clock uncertainty           -0.087    29.125    
    SLICE_X21Y169        FDCE (Recov_fdce_C_CLR)     -0.468    28.657    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         28.657    
                         arrival time                         -18.429    
  -------------------------------------------------------------------
                         slack                                 10.228    

Slack (MET) :             10.228ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.034ns  (logic 0.348ns (2.480%)  route 13.686ns (97.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 27.980 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.686    18.429    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/reset
    SLICE_X21Y169        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.366    27.980    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/clk_40
    SLICE_X21Y169        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[1]/C
                         clock pessimism              1.232    29.212    
                         clock uncertainty           -0.087    29.125    
    SLICE_X21Y169        FDCE (Recov_fdce_C_CLR)     -0.468    28.657    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         28.657    
                         arrival time                         -18.429    
  -------------------------------------------------------------------
                         slack                                 10.228    

Slack (MET) :             10.228ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.034ns  (logic 0.348ns (2.480%)  route 13.686ns (97.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 27.980 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.686    18.429    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/reset
    SLICE_X21Y169        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.366    27.980    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/clk_40
    SLICE_X21Y169        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[2]/C
                         clock pessimism              1.232    29.212    
                         clock uncertainty           -0.087    29.125    
    SLICE_X21Y169        FDCE (Recov_fdce_C_CLR)     -0.468    28.657    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         28.657    
                         arrival time                         -18.429    
  -------------------------------------------------------------------
                         slack                                 10.228    

Slack (MET) :             10.228ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.034ns  (logic 0.348ns (2.480%)  route 13.686ns (97.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 27.980 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.686    18.429    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/reset
    SLICE_X21Y169        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.366    27.980    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/clk_40
    SLICE_X21Y169        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[3]/C
                         clock pessimism              1.232    29.212    
                         clock uncertainty           -0.087    29.125    
    SLICE_X21Y169        FDCE (Recov_fdce_C_CLR)     -0.468    28.657    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         28.657    
                         arrival time                         -18.429    
  -------------------------------------------------------------------
                         slack                                 10.228    

Slack (MET) :             10.301ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.034ns  (logic 0.348ns (2.480%)  route 13.686ns (97.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 27.980 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.686    18.429    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/reset
    SLICE_X20Y169        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.366    27.980    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/clk_40
    SLICE_X20Y169        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[4]/C
                         clock pessimism              1.232    29.212    
                         clock uncertainty           -0.087    29.125    
    SLICE_X20Y169        FDCE (Recov_fdce_C_CLR)     -0.395    28.730    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         28.730    
                         arrival time                         -18.429    
  -------------------------------------------------------------------
                         slack                                 10.301    

Slack (MET) :             10.301ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.034ns  (logic 0.348ns (2.480%)  route 13.686ns (97.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 27.980 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.686    18.429    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/reset
    SLICE_X20Y169        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.366    27.980    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/clk_40
    SLICE_X20Y169        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[5]/C
                         clock pessimism              1.232    29.212    
                         clock uncertainty           -0.087    29.125    
    SLICE_X20Y169        FDCE (Recov_fdce_C_CLR)     -0.395    28.730    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         28.730    
                         arrival time                         -18.429    
  -------------------------------------------------------------------
                         slack                                 10.301    

Slack (MET) :             10.353ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_reg/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        13.910ns  (logic 0.348ns (2.502%)  route 13.562ns (97.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 27.981 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.562    18.306    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/reset
    SLICE_X21Y168        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K19                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.338    26.338 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           5.178    31.515    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    24.357 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    26.537    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.367    27.981    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/clk_40
    SLICE_X21Y168        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_reg/C
                         clock pessimism              1.232    29.213    
                         clock uncertainty           -0.087    29.126    
    SLICE_X21Y168        FDCE (Recov_fdce_C_CLR)     -0.468    28.658    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_power0/spi_master0/r_SPI_Clk_reg
  -------------------------------------------------------------------
                         required time                         28.658    
                         arrival time                         -18.306    
  -------------------------------------------------------------------
                         slack                                 10.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.821%)  route 0.186ns (53.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.614     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDCE (Prop_fdce_C_Q)         0.164     2.178 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.186     2.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X40Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.887     2.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X40Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.234     2.031    
    SLICE_X40Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_CURRENT_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.890%)  route 0.397ns (68.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.592     1.992    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/clk_40
    SLICE_X117Y150       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_CURRENT_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y150       FDRE (Prop_fdre_C_Q)         0.141     2.133 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=35, routed)          0.245     2.378    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/Q[3]
    SLICE_X119Y147       LUT6 (Prop_lut6_I4_O)        0.045     2.423 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__5/O
                         net (fo=294, routed)         0.153     2.575    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/SR[0]
    SLICE_X118Y148       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.865     2.243    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/clk_40
    SLICE_X118Y148       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/C
                         clock pessimism              0.022     2.265    
    SLICE_X118Y148       FDCE (Remov_fdce_C_CLR)     -0.092     2.173    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_CURRENT_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.890%)  route 0.397ns (68.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.592     1.992    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/clk_40
    SLICE_X117Y150       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_CURRENT_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y150       FDRE (Prop_fdre_C_Q)         0.141     2.133 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=35, routed)          0.245     2.378    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/Q[3]
    SLICE_X119Y147       LUT6 (Prop_lut6_I4_O)        0.045     2.423 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__5/O
                         net (fo=294, routed)         0.153     2.575    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/SR[0]
    SLICE_X118Y148       FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.865     2.243    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/clk_40
    SLICE_X118Y148       FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/C
                         clock pessimism              0.022     2.265    
    SLICE_X118Y148       FDCE (Remov_fdce_C_CLR)     -0.092     2.173    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_CURRENT_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.890%)  route 0.397ns (68.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.592     1.992    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/clk_40
    SLICE_X117Y150       FDRE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_CURRENT_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y150       FDRE (Prop_fdre_C_Q)         0.141     2.133 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=35, routed)          0.245     2.378    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/Q[3]
    SLICE_X119Y147       LUT6 (Prop_lut6_I4_O)        0.045     2.423 f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__5/O
                         net (fo=294, routed)         0.153     2.575    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/SR[0]
    SLICE_X118Y148       FDPE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.865     2.243    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/clk_40
    SLICE_X118Y148       FDPE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/active_reg/C
                         clock pessimism              0.022     2.265    
    SLICE_X118Y148       FDPE (Remov_fdpe_C_PRE)     -0.095     2.170    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/active_reg
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.205%)  route 0.169ns (50.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.614     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDCE (Prop_fdce_C_Q)         0.164     2.178 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.169     2.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X39Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.887     2.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X39Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.234     2.031    
    SLICE_X39Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.752%)  route 0.223ns (61.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.615     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDPE (Prop_fdpe_C_Q)         0.141     2.156 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.223     2.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.856     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.212     2.022    
    SLICE_X44Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.752%)  route 0.223ns (61.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.615     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDPE (Prop_fdpe_C_Q)         0.141     2.156 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.223     2.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.856     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.212     2.022    
    SLICE_X44Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.752%)  route 0.223ns (61.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.615     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDPE (Prop_fdpe_C_Q)         0.141     2.156 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.223     2.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.856     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.212     2.022    
    SLICE_X44Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.752%)  route 0.223ns (61.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.615     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDPE (Prop_fdpe_C_Q)         0.141     2.156 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.223     2.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.856     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.212     2.022    
    SLICE_X44Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.992%)  route 0.230ns (62.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.615     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDPE (Prop_fdpe_C_Q)         0.141     2.156 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.230     2.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X40Y108        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.653     4.081    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721     0.360 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.349    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.378 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.887     2.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X40Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.234     2.031    
    SLICE_X40Y108        FDPE (Remov_fdpe_C_PRE)     -0.071     1.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40_mopshub_board_v2_clk_wiz_s_0
  To Clock:  clk_elink_mopshub_board_v2_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.532ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        10.577ns  (logic 0.348ns (3.290%)  route 10.229ns (96.710%))
  Logic Levels:           0  
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.229    14.973    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X41Y142        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X41Y142        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X41Y142        FDCE (Recov_fdce_C_CLR)     -0.468    22.528    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         22.528    
                         arrival time                         -14.973    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        10.577ns  (logic 0.348ns (3.290%)  route 10.229ns (96.710%))
  Logic Levels:           0  
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.229    14.973    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X41Y142        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X41Y142        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X41Y142        FDCE (Recov_fdce_C_CLR)     -0.468    22.528    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg
  -------------------------------------------------------------------
                         required time                         22.528    
                         arrival time                         -14.973    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 0.348ns (3.330%)  route 10.104ns (96.670%))
  Logic Levels:           0  
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.104    14.847    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X40Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X40Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X40Y143        FDCE (Recov_fdce_C_CLR)     -0.429    22.567    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         22.567    
                         arrival time                         -14.847    
  -------------------------------------------------------------------
                         slack                                  7.719    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        10.392ns  (logic 0.348ns (3.349%)  route 10.044ns (96.651%))
  Logic Levels:           0  
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.044    14.788    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X38Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X38Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X38Y143        FDCE (Recov_fdce_C_CLR)     -0.468    22.528    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         22.528    
                         arrival time                         -14.788    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        10.392ns  (logic 0.348ns (3.349%)  route 10.044ns (96.651%))
  Logic Levels:           0  
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.044    14.788    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X38Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X38Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X38Y143        FDCE (Recov_fdce_C_CLR)     -0.468    22.528    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]
  -------------------------------------------------------------------
                         required time                         22.528    
                         arrival time                         -14.788    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        10.392ns  (logic 0.348ns (3.349%)  route 10.044ns (96.651%))
  Logic Levels:           0  
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.044    14.788    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X38Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X38Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X38Y143        FDCE (Recov_fdce_C_CLR)     -0.468    22.528    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         22.528    
                         arrival time                         -14.788    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.743ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        10.389ns  (logic 0.348ns (3.350%)  route 10.041ns (96.650%))
  Logic Levels:           0  
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.041    14.784    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X39Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X39Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X39Y143        FDCE (Recov_fdce_C_CLR)     -0.468    22.528    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         22.528    
                         arrival time                         -14.784    
  -------------------------------------------------------------------
                         slack                                  7.743    

Slack (MET) :             7.743ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        10.389ns  (logic 0.348ns (3.350%)  route 10.041ns (96.650%))
  Logic Levels:           0  
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.041    14.784    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X39Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X39Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X39Y143        FDCE (Recov_fdce_C_CLR)     -0.468    22.528    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         22.528    
                         arrival time                         -14.784    
  -------------------------------------------------------------------
                         slack                                  7.743    

Slack (MET) :             7.743ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        10.389ns  (logic 0.348ns (3.350%)  route 10.041ns (96.650%))
  Logic Levels:           0  
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.041    14.784    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X39Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X39Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X39Y143        FDCE (Recov_fdce_C_CLR)     -0.468    22.528    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]
  -------------------------------------------------------------------
                         required time                         22.528    
                         arrival time                         -14.784    
  -------------------------------------------------------------------
                         slack                                  7.743    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 0.348ns (3.330%)  route 10.104ns (96.670%))
  Logic Levels:           0  
  Clock Path Skew:        -6.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           6.141     7.544    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     0.475 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     2.765    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.846 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.550     4.396    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.348     4.744 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       10.104    14.847    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X40Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.375    23.346    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X40Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/C
                         clock pessimism              0.000    23.346    
                         clock uncertainty           -0.351    22.996    
    SLICE_X40Y143        FDCE (Recov_fdce_C_CLR)     -0.395    22.601    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         22.601    
                         arrival time                         -14.847    
  -------------------------------------------------------------------
                         slack                                  7.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.532ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 0.128ns (2.229%)  route 5.615ns (97.771%))
  Logic Levels:           0  
  Clock Path Skew:        -2.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.647     2.047    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.128     2.175 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.615     7.789    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X39Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.888    -0.947    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X39Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/C
                         clock pessimism              0.000    -0.947    
                         clock uncertainty            0.351    -0.597    
    SLICE_X39Y143        FDCE (Remov_fdce_C_CLR)     -0.146    -0.743    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                           7.789    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.532ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 0.128ns (2.229%)  route 5.615ns (97.771%))
  Logic Levels:           0  
  Clock Path Skew:        -2.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.647     2.047    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.128     2.175 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.615     7.789    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X39Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.888    -0.947    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X39Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/C
                         clock pessimism              0.000    -0.947    
                         clock uncertainty            0.351    -0.597    
    SLICE_X39Y143        FDCE (Remov_fdce_C_CLR)     -0.146    -0.743    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                           7.789    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.532ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 0.128ns (2.229%)  route 5.615ns (97.771%))
  Logic Levels:           0  
  Clock Path Skew:        -2.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.647     2.047    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.128     2.175 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.615     7.789    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X39Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.888    -0.947    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X39Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/C
                         clock pessimism              0.000    -0.947    
                         clock uncertainty            0.351    -0.597    
    SLICE_X39Y143        FDCE (Remov_fdce_C_CLR)     -0.146    -0.743    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                           7.789    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.536ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 0.128ns (2.227%)  route 5.618ns (97.773%))
  Logic Levels:           0  
  Clock Path Skew:        -2.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.647     2.047    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.128     2.175 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.618     7.793    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X38Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.888    -0.947    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X38Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
                         clock pessimism              0.000    -0.947    
                         clock uncertainty            0.351    -0.597    
    SLICE_X38Y143        FDCE (Remov_fdce_C_CLR)     -0.146    -0.743    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                           7.793    
  -------------------------------------------------------------------
                         slack                                  8.536    

Slack (MET) :             8.536ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 0.128ns (2.227%)  route 5.618ns (97.773%))
  Logic Levels:           0  
  Clock Path Skew:        -2.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.647     2.047    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.128     2.175 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.618     7.793    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X38Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.888    -0.947    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X38Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/C
                         clock pessimism              0.000    -0.947    
                         clock uncertainty            0.351    -0.597    
    SLICE_X38Y143        FDCE (Remov_fdce_C_CLR)     -0.146    -0.743    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                           7.793    
  -------------------------------------------------------------------
                         slack                                  8.536    

Slack (MET) :             8.536ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 0.128ns (2.227%)  route 5.618ns (97.773%))
  Logic Levels:           0  
  Clock Path Skew:        -2.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.647     2.047    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.128     2.175 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.618     7.793    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X38Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.888    -0.947    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X38Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/C
                         clock pessimism              0.000    -0.947    
                         clock uncertainty            0.351    -0.597    
    SLICE_X38Y143        FDCE (Remov_fdce_C_CLR)     -0.146    -0.743    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                           7.793    
  -------------------------------------------------------------------
                         slack                                  8.536    

Slack (MET) :             8.559ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.128ns (2.209%)  route 5.667ns (97.791%))
  Logic Levels:           0  
  Clock Path Skew:        -2.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.647     2.047    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.128     2.175 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.667     7.841    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X40Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.888    -0.947    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X40Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/C
                         clock pessimism              0.000    -0.947    
                         clock uncertainty            0.351    -0.597    
    SLICE_X40Y143        FDCE (Remov_fdce_C_CLR)     -0.121    -0.718    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                           7.841    
  -------------------------------------------------------------------
                         slack                                  8.559    

Slack (MET) :             8.559ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.128ns (2.209%)  route 5.667ns (97.791%))
  Logic Levels:           0  
  Clock Path Skew:        -2.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.647     2.047    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.128     2.175 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.667     7.841    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X40Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.888    -0.947    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X40Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/C
                         clock pessimism              0.000    -0.947    
                         clock uncertainty            0.351    -0.597    
    SLICE_X40Y143        FDCE (Remov_fdce_C_CLR)     -0.121    -0.718    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                           7.841    
  -------------------------------------------------------------------
                         slack                                  8.559    

Slack (MET) :             8.559ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.128ns (2.209%)  route 5.667ns (97.791%))
  Logic Levels:           0  
  Clock Path Skew:        -2.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.647     2.047    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.128     2.175 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.667     7.841    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X40Y143        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.888    -0.947    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X40Y143        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/C
                         clock pessimism              0.000    -0.947    
                         clock uncertainty            0.351    -0.597    
    SLICE_X40Y143        FDCE (Remov_fdce_C_CLR)     -0.121    -0.718    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                           7.841    
  -------------------------------------------------------------------
                         slack                                  8.559    

Slack (MET) :             8.678ns  (arrival time - required time)
  Source:                 mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v2_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v2_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v2_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.128ns (2.174%)  route 5.759ns (97.826%))
  Logic Levels:           0  
  Clock Path Skew:        -2.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v2_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  mopshub_board_v2_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           3.123     3.363    mopshub_board_v2_i/clk_wiz_s/inst/clk_in1_mopshub_board_v2_clk_wiz_s_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901     0.462 r  mopshub_board_v2_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.374    mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.400 r  mopshub_board_v2_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.647     2.047    mopshub_board_v2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X159Y143       FDRE                                         r  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.128     2.175 f  mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.759     7.934    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X41Y142        FDCE                                         f  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v2_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v2_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v2_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v2_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v2_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v2_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v2_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.887    -0.948    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X41Y142        FDCE                                         r  mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/C
                         clock pessimism              0.000    -0.948    
                         clock uncertainty            0.351    -0.598    
    SLICE_X41Y142        FDCE (Remov_fdce_C_CLR)     -0.146    -0.744    mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                           7.934    
  -------------------------------------------------------------------
                         slack                                  8.678    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.919ns (19.028%)  route 3.911ns (80.972%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 36.692 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.663     6.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I1_O)        0.246     6.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.632     8.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y116        LUT1 (Prop_lut1_I0_O)        0.275     8.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.616     8.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.368    36.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.409    37.101    
                         clock uncertainty           -0.035    37.065    
    SLICE_X39Y117        FDCE (Recov_fdce_C_CLR)     -0.331    36.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.734    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 27.838    

Slack (MET) :             27.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.919ns (19.028%)  route 3.911ns (80.972%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 36.692 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.663     6.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I1_O)        0.246     6.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.632     8.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y116        LUT1 (Prop_lut1_I0_O)        0.275     8.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.616     8.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.368    36.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.409    37.101    
                         clock uncertainty           -0.035    37.065    
    SLICE_X39Y117        FDCE (Recov_fdce_C_CLR)     -0.331    36.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.734    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 27.838    

Slack (MET) :             27.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.919ns (19.028%)  route 3.911ns (80.972%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 36.692 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.663     6.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I1_O)        0.246     6.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.632     8.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y116        LUT1 (Prop_lut1_I0_O)        0.275     8.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.616     8.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.368    36.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.409    37.101    
                         clock uncertainty           -0.035    37.065    
    SLICE_X39Y117        FDCE (Recov_fdce_C_CLR)     -0.331    36.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.734    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 27.838    

Slack (MET) :             27.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.919ns (19.028%)  route 3.911ns (80.972%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 36.692 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.663     6.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I1_O)        0.246     6.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.632     8.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y116        LUT1 (Prop_lut1_I0_O)        0.275     8.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.616     8.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.368    36.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.409    37.101    
                         clock uncertainty           -0.035    37.065    
    SLICE_X39Y117        FDCE (Recov_fdce_C_CLR)     -0.331    36.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.734    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 27.838    

Slack (MET) :             27.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.919ns (19.028%)  route 3.911ns (80.972%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 36.692 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.663     6.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I1_O)        0.246     6.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.632     8.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y116        LUT1 (Prop_lut1_I0_O)        0.275     8.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.616     8.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.368    36.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.409    37.101    
                         clock uncertainty           -0.035    37.065    
    SLICE_X39Y117        FDCE (Recov_fdce_C_CLR)     -0.331    36.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.734    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 27.838    

Slack (MET) :             28.113ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.919ns (20.008%)  route 3.674ns (79.992%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 36.692 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.663     6.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I1_O)        0.246     6.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.632     8.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y116        LUT1 (Prop_lut1_I0_O)        0.275     8.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.379     8.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.368    36.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.409    37.101    
                         clock uncertainty           -0.035    37.065    
    SLICE_X40Y117        FDCE (Recov_fdce_C_CLR)     -0.292    36.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.773    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                 28.113    

Slack (MET) :             28.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.919ns (20.008%)  route 3.674ns (79.992%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 36.692 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.663     6.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I1_O)        0.246     6.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.632     8.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y116        LUT1 (Prop_lut1_I0_O)        0.275     8.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.379     8.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.368    36.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.409    37.101    
                         clock uncertainty           -0.035    37.065    
    SLICE_X40Y117        FDCE (Recov_fdce_C_CLR)     -0.258    36.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                 28.147    

Slack (MET) :             28.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.919ns (20.008%)  route 3.674ns (79.992%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 36.692 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.663     6.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I1_O)        0.246     6.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.632     8.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y116        LUT1 (Prop_lut1_I0_O)        0.275     8.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.379     8.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.368    36.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.409    37.101    
                         clock uncertainty           -0.035    37.065    
    SLICE_X40Y117        FDCE (Recov_fdce_C_CLR)     -0.258    36.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                 28.147    

Slack (MET) :             28.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.919ns (20.008%)  route 3.674ns (79.992%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 36.692 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.663     6.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I1_O)        0.246     6.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.632     8.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y116        LUT1 (Prop_lut1_I0_O)        0.275     8.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.379     8.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.368    36.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.409    37.101    
                         clock uncertainty           -0.035    37.065    
    SLICE_X40Y117        FDCE (Recov_fdce_C_CLR)     -0.258    36.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                 28.147    

Slack (MET) :             28.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.919ns (20.008%)  route 3.674ns (79.992%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 36.692 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.400     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDRE (Prop_fdre_C_Q)         0.398     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.663     6.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y108        LUT4 (Prop_lut4_I1_O)        0.246     6.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.632     8.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y116        LUT1 (Prop_lut1_I0_O)        0.275     8.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.379     8.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.368    36.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.409    37.101    
                         clock uncertainty           -0.035    37.065    
    SLICE_X40Y117        FDCE (Recov_fdce_C_CLR)     -0.258    36.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                 28.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.924%)  route 0.166ns (54.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.617     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDPE (Prop_fdpe_C_Q)         0.141     2.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.166     2.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X41Y102        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.889     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X41Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.442     2.061    
    SLICE_X41Y102        FDPE (Remov_fdpe_C_PRE)     -0.095     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.126%)  route 0.186ns (56.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.615     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDPE (Prop_fdpe_C_Q)         0.141     2.184 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.442     2.060    
    SLICE_X38Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.126%)  route 0.186ns (56.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.615     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDPE (Prop_fdpe_C_Q)         0.141     2.184 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.442     2.060    
    SLICE_X38Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.126%)  route 0.186ns (56.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.615     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDPE (Prop_fdpe_C_Q)         0.141     2.184 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.442     2.060    
    SLICE_X38Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.126%)  route 0.186ns (56.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.615     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDPE (Prop_fdpe_C_Q)         0.141     2.184 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.442     2.060    
    SLICE_X38Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.126%)  route 0.186ns (56.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.615     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDPE (Prop_fdpe_C_Q)         0.141     2.184 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.442     2.060    
    SLICE_X38Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.126%)  route 0.186ns (56.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.615     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDPE (Prop_fdpe_C_Q)         0.141     2.184 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.442     2.060    
    SLICE_X38Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.232%)  route 0.175ns (57.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.616     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDPE (Prop_fdpe_C_Q)         0.128     2.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.175     2.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X37Y105        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.420     2.082    
    SLICE_X37Y105        FDPE (Remov_fdpe_C_PRE)     -0.149     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.636%)  route 0.179ns (58.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.617     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.128     2.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.179     2.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X37Y100        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.889     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.420     2.083    
    SLICE_X37Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.284%)  route 0.227ns (61.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.617     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDPE (Prop_fdpe_C_Q)         0.141     2.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.227     2.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X41Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X41Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.442     2.060    
    SLICE_X41Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.445    





