// Seed: 533280702
`timescale 1ps / 1 ps
module module_0;
  always @(1) begin
    if (1'h0) id_0 <= id_0;
  end
  logic id_1;
endmodule
