// Seed: 448483790
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  module_2 modCall_1 ();
  output wire id_2;
  inout wire id_1;
  always @(posedge -1) assert (-1);
  wire id_5;
  ;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  genvar id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  wire id_3;
  ;
endmodule
module module_2 ();
  wire id_1;
  wire id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  module_2 modCall_1 ();
  input wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_1#(.id_8(1 == 1)) [1] = id_13(1'd0 !== id_5);
endmodule
