module cmp_test (
    input clk,  // clock
    input rst,  // reset
    input alu[8], // input from alu module
    output testA[8], // test outputs to alu module
    output testB[8],
    output alufn[6],
    input reset // reset fsm to first state
  ) {

  fsm state(.clk(clk), .rst(rst)) = {CMPEQTEST0, CMPEQTEST1, CMPLTTEST0, CMPLTTEST1, CMPLTTEST2, CMPLTTEST3, CMPLETEST0, CMPLETEST1, CMPLETEST2, CMPLETEST3, END}; 
  dff counter[28](.clk(clk), .rst(rst));
  sig getNextState;
  sig resetFSM;
  
  always {
  
    testA = 0;
    testB = 0;
    alufn = 0;
    resetFSM = reset; 
    
    counter.d = counter.q + 1;
    if (counter.q >= 28hffffff0) {
      getNextState = 1;
    } else {
      getNextState = 0;
    }
    
    case (state.q) {
    
      state.CMPEQTEST0:
        testA = 8haa;
        testB = 8haa;
        alufn = 6h33;
        
        if (getNextState == 1) {
          if (alu == 8h01) {
            state.d = state.CMPEQTEST1;
          }  
        } else {
          state.d = state.CMPEQTEST0;
        }
        
      state.CMPEQTEST1:
        testA = 8haa;
        testB = 8h55;
        alufn = 6h33;
        
        if (getNextState == 1) {
          if (alu == 8h00) {
            state.d = state.CMPLTTEST0;
          }  
        } else {
          state.d = state.CMPEQTEST1;
        }
        
      state.CMPLTTEST0:
        testA = 8haa;
        testB = 8haa;
        alufn = 6h35;
        
        if (getNextState == 1) {
          if (alu == 8h00) {
            state.d = state.CMPLTTEST1;
          }  
        } else {
          state.d = state.CMPLTTEST0;
        }
        
      state.CMPLTTEST1:
        testA = 8haa;
        testB = 8h55;
        alufn = 6h35;
        
        if (getNextState == 1) {
          if (alu == 8h01) {
            state.d = state.CMPLTTEST2;
          }  
        } else {
          state.d = state.CMPLTTEST1;
        }
        
      state.CMPLTTEST2:
        testA = 8h55;
        testB = 8haa;
        alufn = 6h35;
        
        if (getNextState == 1) {
          if (alu == 8h00) {
            state.d = state.CMPLTTEST3;
          }  
        } else {
          state.d = state.CMPLTTEST2;
        }
        
      state.CMPLTTEST3:
        testA = 8hFF;
        testB = 8h80;
        alufn = 6h35;
        
        if (getNextState == 1) {
          if (alu == 8h00) {
            state.d = state.CMPLETEST0;
          }  
        } else {
          state.d = state.CMPLTTEST3;
        }
        
      state.CMPLETEST0:
        testA = 8haa;
        testB = 8haa;
        alufn = 6h35;
        
        if (getNextState == 1) {
          if (alu == 8h01) {
            state.d = state.CMPLETEST1;
          }  
        } else {
          state.d = state.CMPLETEST0;
        }
        
      state.CMPLETEST1:
        testA = 8haa;
        testB = 8h55;
        alufn = 6h35;
        
        if (getNextState == 1) {
          if (alu == 8h01) {
            state.d = state.CMPLETEST2;
          }  
        } else {
          state.d = state.CMPLETEST1;
        }
        
      state.CMPLETEST2:
        testA = 8h55;
        testB = 8haa;
        alufn = 6h35;
        
        if (getNextState == 1) {
          if (alu == 8h00) {
            state.d = state.CMPLETEST3;
          }  
        } else {
          state.d = state.CMPLETEST2;
        }
        
      state.CMPLETEST3:
        testA = 8hFF;
        testB = 8h80;
        alufn = 6h35;
        
        if (getNextState == 1) {
          if (alu == 8h00) {
            state.d = state.END;
          }  
        } else {
          state.d = state.CMPLETEST3;
        }
        
      state.END:
        testA = 8h00;
        testB = 8h00;
        alufn = 6h00;
        
        if (getNextState == 1) {
          if (resetFSM == 1) {
            state.d = state.CMPEQTEST0;
          }
        }
    }
  }
}
