library ieee;
use ieee.std_logic_1164.all;

entity Controller is
	port(opcode : in std_logic_vector(3 downto 0);
			pc_wr: out std_logic);
end Controller;