Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/pll2.vhd" in Library work.
Architecture behavioral of Entity pll2 is up to date.
Compiling vhdl file "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/spi.vhd" in Library work.
Architecture behavioral of Entity spi is up to date.
Compiling vhdl file "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/memory.vhd" in Library work.
Entity <memory> compiled.
Entity <memory> (Architecture <behavioral>) compiled.
Compiling vhdl file "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/fsm.vhd" in Library work.
Architecture behavioral of Entity fsm is up to date.
Compiling vhdl file "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/top.vhdl" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pll2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <spi> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fsm> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/top.vhdl" line 98: Unconnected output port 'CLKDV_OUT' of component 'pll2'.
WARNING:Xst:753 - "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/top.vhdl" line 98: Unconnected output port 'CLK0_OUT' of component 'pll2'.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <pll2> in library <work> (Architecture <behavioral>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <pll2>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <pll2>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <pll2>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <pll2>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <pll2>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <pll2>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <pll2>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <pll2>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <pll2>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <pll2>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <pll2>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  FALSE" for instance <DCM_SP_INST> in unit <pll2>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <pll2>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <pll2>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <pll2>.
Entity <pll2> analyzed. Unit <pll2> generated.

Analyzing Entity <spi> in library <work> (Architecture <behavioral>).
Entity <spi> analyzed. Unit <spi> generated.

Analyzing Entity <memory> in library <work> (Architecture <behavioral>).
Entity <memory> analyzed. Unit <memory> generated.

Analyzing Entity <fsm> in library <work> (Architecture <behavioral>).
Entity <fsm> analyzed. Unit <fsm> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <spi>.
    Related source file is "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/spi.vhd".
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <sdo>.
    Found 1-bit register for signal <dco>.
    Found 9-bit register for signal <cdata>.
    Found 4-bit down counter for signal <cnt>.
    Found 1-bit 8-to-1 multiplexer for signal <sdo$mux0002> created at line 76.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <spi> synthesized.


Synthesizing Unit <memory>.
    Related source file is "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/memory.vhd".
    Found 128x1-bit ROM for signal <data$rom0000> created at line 113.
    Found 128x8-bit ROM for signal <data$rom0001> created at line 112.
    Summary:
	inferred   2 ROM(s).
Unit <memory> synthesized.


Synthesizing Unit <fsm>.
    Related source file is "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/fsm.vhd".
    Using one-hot encoding for signal <state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 53 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 5-bit register for signal <state>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <fsm> synthesized.


Synthesizing Unit <pll2>.
    Related source file is "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/pll2.vhd".
Unit <pll2> synthesized.


Synthesizing Unit <top>.
    Related source file is "/mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/top.vhdl".
WARNING:Xst:646 - Signal <rsti_pll> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <sdo>.
    Found 1-bit register for signal <dc>.
    Found 1-bit register for signal <cs>.
    Found 7-bit up counter for signal <cmdcnt>.
    Found 2-bit down counter for signal <rstcnt>.
    Found 1-bit register for signal <slowclk>.
    Found 31-bit up counter for signal <slowcnt>.
    Found 20-bit register for signal <waitcnt>.
    Found 20-bit subtractor for signal <waitcnt$addsub0000> created at line 158.
    Summary:
	inferred   3 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 128x1-bit ROM                                         : 1
 128x8-bit ROM                                         : 1
# Adders/Subtractors                                   : 1
 20-bit subtractor                                     : 1
# Counters                                             : 4
 2-bit down counter                                    : 1
 31-bit up counter                                     : 1
 4-bit down counter                                    : 1
 7-bit up counter                                      : 1
# Registers                                            : 10
 1-bit register                                        : 7
 20-bit register                                       : 1
 5-bit register                                        : 1
 9-bit register                                        : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 128x1-bit ROM                                         : 1
 128x8-bit ROM                                         : 1
# Adders/Subtractors                                   : 1
 20-bit subtractor                                     : 1
# Counters                                             : 4
 2-bit down counter                                    : 1
 31-bit up counter                                     : 1
 4-bit down counter                                    : 1
 7-bit up counter                                      : 1
# Registers                                            : 41
 Flip-Flops                                            : 41
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <spi> ...

Optimizing unit <memory> ...

Optimizing unit <fsm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 13.
FlipFlop cmdcnt_0 has been replicated 1 time(s)
FlipFlop cmdcnt_1 has been replicated 1 time(s)
FlipFlop cmdcnt_2 has been replicated 2 time(s)
FlipFlop cmdcnt_3 has been replicated 2 time(s)
FlipFlop cmdcnt_4 has been replicated 1 time(s)
FlipFlop cmdcnt_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 93
 Flip-Flops                                            : 93

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 369
#      GND                         : 1
#      INV                         : 25
#      LUT1                        : 31
#      LUT2                        : 9
#      LUT2_L                      : 3
#      LUT3                        : 40
#      LUT3_D                      : 2
#      LUT3_L                      : 5
#      LUT4                        : 105
#      LUT4_D                      : 6
#      LUT4_L                      : 5
#      MUXCY                       : 62
#      MUXF5                       : 18
#      MUXF6                       : 5
#      VCC                         : 1
#      XORCY                       : 51
# FlipFlops/Latches                : 93
#      FD                          : 3
#      FDE                         : 34
#      FDPE                        : 2
#      FDR                         : 34
#      FDRE                        : 15
#      FDRSE                       : 1
#      FDS                         : 1
#      FDSE                        : 3
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 23
#      IBUF                        : 9
#      IBUFG                       : 1
#      OBUF                        : 13
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      120  out of    960    12%  
 Number of Slice Flip Flops:             93  out of   1920     4%  
 Number of 4 input LUTs:                231  out of   1920    12%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of     83    27%  
 Number of GCLKs:                         3  out of     24    12%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
hclk                               | IBUFG+BUFG             | 93    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rsti                               | IBUF                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.512ns (Maximum Frequency: 153.563MHz)
   Minimum input arrival time before clock: 4.120ns
   Maximum output required time after clock: 10.067ns
   Maximum combinational path delay: 7.619ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'hclk'
  Clock period: 6.512ns (frequency: 153.563MHz)
  Total number of paths / destination ports: 2609 / 201
-------------------------------------------------------------------------
Delay:               6.512ns (Levels of Logic = 4)
  Source:            cmdcnt_6 (FF)
  Destination:       spi_module/cdata_3 (FF)
  Source Clock:      hclk rising
  Destination Clock: hclk rising

  Data Path: cmdcnt_6 to spi_module/cdata_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            16   0.591   1.069  cmdcnt_6 (cmdcnt_6)
     LUT3_L:I2->LO         1   0.704   0.104  memory_module/data_and0000_SW0 (N16)
     LUT4:I3->O           19   0.704   1.089  memory_module/data_and0000 (memory_module/data_and0000)
     LUT4_D:I3->O          3   0.704   0.535  memory_module/data<3>84 (memory_module/data<2>53)
     LUT4:I3->O            1   0.704   0.000  spi_module/cdata_mux0001<5>1 (spi_module/cdata_mux0001<5>)
     FDE:D                     0.308          spi_module/cdata_3
    ----------------------------------------
    Total                      6.512ns (3.715ns logic, 2.797ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hclk'
  Total number of paths / destination ports: 21 / 13
-------------------------------------------------------------------------
Offset:              4.120ns (Levels of Logic = 3)
  Source:            sw<3> (PAD)
  Destination:       spi_module/cdata_7 (FF)
  Destination Clock: hclk rising

  Data Path: sw<3> to spi_module/cdata_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  sw_3_IBUF (sw_3_IBUF)
     LUT3:I0->O            4   0.704   0.591  memory_module/temp_7_mux00001 (memory_module/customcolor<7>)
     LUT4:I3->O            1   0.704   0.000  spi_module/cdata_mux0001<2>1 (spi_module/cdata_mux0001<2>)
     FDE:D                     0.308          spi_module/cdata_6
    ----------------------------------------
    Total                      4.120ns (2.934ns logic, 1.186ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hclk'
  Total number of paths / destination ports: 388 / 12
-------------------------------------------------------------------------
Offset:              10.067ns (Levels of Logic = 5)
  Source:            cmdcnt_6 (FF)
  Destination:       leds<3> (PAD)
  Source Clock:      hclk rising

  Data Path: cmdcnt_6 to leds<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            16   0.591   1.069  cmdcnt_6 (cmdcnt_6)
     LUT3_L:I2->LO         1   0.704   0.104  memory_module/data_and0000_SW0 (N16)
     LUT4:I3->O           19   0.704   1.089  memory_module/data_and0000 (memory_module/data_and0000)
     LUT4_D:I3->O          3   0.704   0.706  memory_module/data<3>84 (memory_module/data<2>53)
     LUT3:I0->O            1   0.704   0.420  memory_module/data<2>55 (leds_2_OBUF)
     OBUF:I->O                 3.272          leds_2_OBUF (leds<2>)
    ----------------------------------------
    Total                     10.067ns (6.679ns logic, 3.388ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 17 / 9
-------------------------------------------------------------------------
Delay:               7.619ns (Levels of Logic = 4)
  Source:            sw<5> (PAD)
  Destination:       leds<3> (PAD)

  Data Path: sw<5> to leds<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  sw_5_IBUF (sw_5_IBUF)
     LUT4_D:I0->O          3   0.704   0.706  memory_module/data<3>84 (memory_module/data<2>53)
     LUT3:I0->O            1   0.704   0.420  memory_module/data<2>55 (leds_2_OBUF)
     OBUF:I->O                 3.272          leds_2_OBUF (leds<2>)
    ----------------------------------------
    Total                      7.619ns (5.898ns logic, 1.721ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.95 secs
 
--> 


Total memory usage is 184344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

