
*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/utils_1/imports/synth_1/Main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/utils_1/imports/synth_1/Main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5776
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1288.906 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Main' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/new/Main.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-24612-LAPTOP-LNVQH7PL/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-24612-LAPTOP-LNVQH7PL/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_basic' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/_UART/uart_basic.v:23]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/_UART/uart_baud_tick_gen.v:23]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/_UART/uart_baud_tick_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/_UART/uart_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_sync' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/_UART/data_sync.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_sync' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/_UART/data_sync.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/_UART/uart_rx.v:91]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/_UART/uart_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen__parameterized0' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/_UART/uart_baud_tick_gen.v:23]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen__parameterized0' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/_UART/uart_baud_tick_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/_UART/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/_UART/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_basic' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/_UART/uart_basic.v:23]
INFO: [Synth 8-6157] synthesizing module 'UART_RX_LOGIC' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/new/UART_RX_LOGIC.sv:23]
	Parameter NINPUTS bound to: 1024 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/new/UART_RX_LOGIC.sv:162]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/new/UART_RX_LOGIC.sv:146]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX_LOGIC' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/new/UART_RX_LOGIC.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Command_Decoder' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/new/Command_Decoder.sv:23]
	Parameter NINPUTS bound to: 1024 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/new/Command_Decoder.sv:155]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/new/Command_Decoder.sv:144]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/new/ALU.sv:23]
	Parameter NINPUTS bound to: 1024 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/new/ALU.sv:56]
INFO: [Synth 8-6157] synthesizing module 'adder_tree' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/new/adder_tree.sv:23]
	Parameter NINPUTS bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder_tree' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/new/adder_tree.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/new/ALU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Display_logic' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/new/Display_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'num2digit' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/Codigo de display/num2digit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'num2digit' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/Codigo de display/num2digit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'BCD_2_7S' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/Codigo de display/BCD_2_7S.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'BCD_2_7S' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/Codigo de display/BCD_2_7S.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CLK_DIVIDER' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/Codigo de display/CLK_DIVIDER.sv:23]
	Parameter f bound to: 640 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK_DIVIDER' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/Codigo de display/CLK_DIVIDER.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/Codigo de display/counter.sv:23]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/Codigo de display/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'changeDisplay' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/Codigo de display/changeDisplay.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'changeDisplay' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/Codigo de display/changeDisplay.sv:4]
INFO: [Synth 8-6157] synthesizing module 'seggs' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/Codigo de display/seggs.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'seggs' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/Codigo de display/seggs.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Display_logic' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/new/Display_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Command_Decoder' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/new/Command_Decoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'MemoryBlock_Vector' [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/new/MemoryBlock_Vector.sv:23]
	Parameter NINPUTS bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MemoryBlock_Vector' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/new/MemoryBlock_Vector.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Main' (0#1) [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/new/Main.sv:23]
WARNING: [Synth 8-6014] Unused sequential element flag_delay_1_cicle_reg was removed.  [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/new/UART_RX_LOGIC.sv:79]
WARNING: [Synth 8-6014] Unused sequential element delay_result_reg was removed.  [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/sources_1/imports/sources_1/imports/new/Command_Decoder.sv:80]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2140.289 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk50'
Finished Parsing XDC File [c:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk50'
Parsing XDC File [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/constrs_1/imports/fpgaCode/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/constrs_1/imports/fpgaCode/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/constrs_1/imports/fpgaCode/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2140.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.407 . Memory (MB): peak = 2140.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
ALU__GCB4MemoryBlock_VectorCommand_Decoder__GC0adder_tree__GB1ALU__GCB3adder_tree__GB2ALU__GCB0adder_tree__GB3adder_tree__GB8ALU__GCB6ALU__GCB1adder_tree__GB4ALU__GCB5adder_tree__GB6ALU__GCB7adder_tree__GB9adder_tree__GB5Main__GC0adder_tree__GB7ALU__GCB2adder_tree__GB0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+-+----------------+------------+----------+----------+
| |Changed Modules |Replication |Instances |Changed % |
+-+----------------+------------+----------+----------+
+-+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 345285
   Resynthesis Design Size (number of cells) : 0
   Resynth % : 0.0000,  Reuse % : 100.0000

3. Reference Checkpoint Information

+------------------------------------------------------------------------------------------------------------+
| DCP Location:  | C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.srcs/utils_1/imports/synth_1/Main.dcp |
+------------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2022.1 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |adder_tree__GB0_#REUSE#      |           1|         0|
|2     |adder_tree__GB1_#REUSE#      |           1|         0|
|3     |adder_tree__GB2_#REUSE#      |           1|         0|
|4     |adder_tree__GB3_#REUSE#      |           1|         0|
|5     |adder_tree__GB4_#REUSE#      |           1|         0|
|6     |adder_tree__GB5_#REUSE#      |           1|         0|
|7     |adder_tree__GB6_#REUSE#      |           1|         0|
|8     |adder_tree__GB7_#REUSE#      |           1|         0|
|9     |adder_tree__GB8_#REUSE#      |           1|         0|
|10    |adder_tree__GB9_#REUSE#      |           1|         0|
|11    |ALU__GCB0_#REUSE#            |           1|         0|
|12    |ALU__GCB1_#REUSE#            |           1|         0|
|13    |ALU__GCB2_#REUSE#            |           1|         0|
|14    |ALU__GCB3_#REUSE#            |           1|         0|
|15    |ALU__GCB4_#REUSE#            |           1|         0|
|16    |ALU__GCB5_#REUSE#            |           1|         0|
|17    |ALU__GCB6_#REUSE#            |           1|         0|
|18    |ALU__GCB7_#REUSE#            |           1|         0|
|19    |Command_Decoder__GC0_#REUSE# |           1|         0|
|20    |MemoryBlock_Vector_#REUSE#   |           2|         0|
|21    |Main__GC0_#REUSE#            |           1|         0|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:43 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:13 ; elapsed = 00:02:19 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:26 ; elapsed = 00:02:32 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:28 ; elapsed = 00:02:34 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:29 ; elapsed = 00:02:35 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:30 ; elapsed = 00:02:36 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |  7957|
|3     |LUT1    |    70|
|4     |LUT2    | 14670|
|5     |LUT3    |  2522|
|6     |LUT4    | 13967|
|7     |LUT5    |  5674|
|8     |LUT6    | 17028|
|9     |MUXF7   |  3423|
|10    |MUXF8   |  1700|
|11    |FDRE    | 38084|
|12    |FDSE    |     6|
|13    |IBUF    |     2|
|14    |OBUF    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:30 ; elapsed = 00:02:36 . Memory (MB): peak = 2140.289 ; gain = 851.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:35 ; elapsed = 00:02:17 . Memory (MB): peak = 2140.289 ; gain = 851.383
Synthesis Optimization Complete : Time (s): cpu = 00:02:31 ; elapsed = 00:02:37 . Memory (MB): peak = 2140.289 ; gain = 851.383
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2140.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13080 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2140.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4c2e01ae
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:27 ; elapsed = 00:03:37 . Memory (MB): peak = 2140.289 ; gain = 851.383
INFO: [Common 17-1381] The checkpoint 'C:/Users/sebas/Desktop/Tarea3/Pipelining/Pipelining.runs/synth_1/Main.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2140.289 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  7 18:18:55 2023...
