[2025-09-17 08:09:15] START suite=qualcomm_srv trace=srv265_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv265_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2798298 heartbeat IPC: 3.574 cumulative IPC: 3.574 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5372532 cumulative IPC: 3.723 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5372532 cumulative IPC: 3.723 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5372533 heartbeat IPC: 3.885 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14356354 heartbeat IPC: 1.113 cumulative IPC: 1.113 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23330512 heartbeat IPC: 1.114 cumulative IPC: 1.114 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 32205435 heartbeat IPC: 1.127 cumulative IPC: 1.118 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 41244765 heartbeat IPC: 1.106 cumulative IPC: 1.115 (Simulation time: 00 hr 05 min 57 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 50222684 heartbeat IPC: 1.114 cumulative IPC: 1.115 (Simulation time: 00 hr 07 min 03 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 59168970 heartbeat IPC: 1.118 cumulative IPC: 1.115 (Simulation time: 00 hr 08 min 13 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv265_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 68063913 heartbeat IPC: 1.124 cumulative IPC: 1.117 (Simulation time: 00 hr 09 min 22 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 77010537 heartbeat IPC: 1.118 cumulative IPC: 1.117 (Simulation time: 00 hr 10 min 31 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 85792091 heartbeat IPC: 1.139 cumulative IPC: 1.119 (Simulation time: 00 hr 11 min 40 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 89252704 cumulative IPC: 1.12 (Simulation time: 00 hr 12 min 45 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 89252704 cumulative IPC: 1.12 (Simulation time: 00 hr 12 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv265_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.12 instructions: 100000001 cycles: 89252704
CPU 0 Branch Prediction Accuracy: 92.46% MPKI: 13.58 Average ROB Occupancy at Mispredict: 30.09
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06468
BRANCH_INDIRECT: 0.3279
BRANCH_CONDITIONAL: 11.94
BRANCH_DIRECT_CALL: 0.3985
BRANCH_INDIRECT_CALL: 0.4769
BRANCH_RETURN: 0.3741


====Backend Stall Breakdown====
ROB_STALL: 175179
LQ_STALL: 0
SQ_STALL: 884315


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 130.21053
REPLAY_LOAD: 60.434784
NON_REPLAY_LOAD: 18.230412

== Total ==
ADDR_TRANS: 44532
REPLAY_LOAD: 25020
NON_REPLAY_LOAD: 105627

== Counts ==
ADDR_TRANS: 342
REPLAY_LOAD: 414
NON_REPLAY_LOAD: 5794

cpu0->cpu0_STLB TOTAL        ACCESS:    2073206 HIT:    2048198 MISS:      25008 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2073206 HIT:    2048198 MISS:      25008 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 162.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9524348 HIT:    8726164 MISS:     798184 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7722931 HIT:    7038934 MISS:     683997 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     599596 HIT:     535599 MISS:      63997 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1144531 HIT:    1139973 MISS:       4558 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      57290 HIT:      11658 MISS:      45632 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.71 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15000139 HIT:    7487613 MISS:    7512526 MSHR_MERGE:    1858040
cpu0->cpu0_L1I LOAD         ACCESS:   15000139 HIT:    7487613 MISS:    7512526 MSHR_MERGE:    1858040
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.63 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29698035 HIT:   25274821 MISS:    4423214 MSHR_MERGE:    1697880
cpu0->cpu0_L1D LOAD         ACCESS:   16466891 HIT:   13878819 MISS:    2588072 MSHR_MERGE:     519625
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13169438 HIT:   11391712 MISS:    1777726 MSHR_MERGE:    1178129
cpu0->cpu0_L1D TRANSLATION  ACCESS:      61706 HIT:       4290 MISS:      57416 MSHR_MERGE:        126
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12329823 HIT:   10231735 MISS:    2098088 MSHR_MERGE:    1059104
cpu0->cpu0_ITLB LOAD         ACCESS:   12329823 HIT:   10231735 MISS:    2098088 MSHR_MERGE:    1059104
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.245 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28200311 HIT:   26794888 MISS:    1405423 MSHR_MERGE:     371201
cpu0->cpu0_DTLB LOAD         ACCESS:   28200311 HIT:   26794888 MISS:    1405423 MSHR_MERGE:     371201
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.646 cycles
cpu0->LLC TOTAL        ACCESS:     908092 HIT:     827434 MISS:      80658 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     683997 HIT:     626205 MISS:      57792 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      63997 HIT:      57630 MISS:       6367 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     114466 HIT:     114063 MISS:        403 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      45632 HIT:      29536 MISS:      16096 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.41 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1684
  ROW_BUFFER_MISS:      78570
  AVG DBUS CONGESTED CYCLE: 4.438
Channel 0 WQ ROW_BUFFER_HIT:        775
  ROW_BUFFER_MISS:       6455
  FULL:          0
Channel 0 REFRESHES ISSUED:       7438

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       495079       580635        71866         9209
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1230         3408         1767
  STLB miss resolved @ L2C                0          543         2754         6275         4509
  STLB miss resolved @ LLC                0           99         5500        15470        10847
  STLB miss resolved @ MEM                0            1         2236         8808        12481

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             190800        47168      1435450        95688          356
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5          424          591           37
  STLB miss resolved @ L2C                0          131         1451          910           21
  STLB miss resolved @ LLC                0           30         1809         2422           76
  STLB miss resolved @ MEM                0            1          402          494          151
[2025-09-17 08:22:01] END   suite=qualcomm_srv trace=srv265_ap (rc=0)
