// Seed: 1861975161
`timescale 1ps / 1ps
module module_0 #(
    parameter id_18 = 32'd77
) (
    input logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output id_4,
    output id_5,
    input logic id_6,
    output id_7,
    output id_8,
    input id_9,
    input id_10,
    output id_11,
    input id_12,
    input id_13,
    output logic id_14,
    input id_15,
    input logic id_16,
    output logic id_17
);
  logic   _id_18;
  integer id_19 = 1;
  always @(posedge id_0) begin
    id_19 = id_0 - 1'b0;
  end
  wor id_20;
  specify
    (id_21 => id_22) = 1;
    (id_23 => id_24) = (1 & id_20[SystemTFIdentifier(id_18)]);
  endspecify
endmodule
