{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 23 10:03:35 2017 " "Info: Processing started: Sat Dec 23 10:03:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CH3_WS2812B_1 -c CH3_WS2812B_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CH3_WS2812B_1 -c CH3_WS2812B_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ch3_ws2812b_1.vhd 2 1 " "Warning: Using design file ch3_ws2812b_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CH3_WS2812B_1-Albert " "Info: Found design unit 1: CH3_WS2812B_1-Albert" {  } { { "ch3_ws2812b_1.vhd" "" { Text "D:/KTM-626書籍/範例/新增資料夾/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CH3_WS2812B_1 " "Info: Found entity 1: CH3_WS2812B_1" {  } { { "ch3_ws2812b_1.vhd" "" { Text "D:/KTM-626書籍/範例/新增資料夾/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CH3_WS2812B_1 " "Info: Elaborating entity \"CH3_WS2812B_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstP99 ch3_ws2812b_1.vhd(55) " "Warning (10492): VHDL Process Statement warning at ch3_ws2812b_1.vhd(55): signal \"rstP99\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch3_ws2812b_1.vhd" "" { Text "D:/KTM-626書籍/範例/新增資料夾/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstP99 ch3_ws2812b_1.vhd(223) " "Warning (10492): VHDL Process Statement warning at ch3_ws2812b_1.vhd(223): signal \"rstP99\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch3_ws2812b_1.vhd" "" { Text "D:/KTM-626書籍/範例/新增資料夾/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ws2812b_driver.vhd 2 1 " "Warning: Using design file ws2812b_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WS2812B_Driver-Albert " "Info: Found design unit 1: WS2812B_Driver-Albert" {  } { { "ws2812b_driver.vhd" "" { Text "D:/KTM-626書籍/範例/新增資料夾/CH3/CH3_WS2812B_1/ws2812b_driver.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WS2812B_Driver " "Info: Found entity 1: WS2812B_Driver" {  } { { "ws2812b_driver.vhd" "" { Text "D:/KTM-626書籍/範例/新增資料夾/CH3/CH3_WS2812B_1/ws2812b_driver.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WS2812B_Driver WS2812B_Driver:WS2812BN " "Info: Elaborating entity \"WS2812B_Driver\" for hierarchy \"WS2812B_Driver:WS2812BN\"" {  } { { "ch3_ws2812b_1.vhd" "WS2812BN" { Text "D:/KTM-626書籍/範例/新增資料夾/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_clr ws2812b_driver.vhd(34) " "Warning (10492): VHDL Process Statement warning at ws2812b_driver.vhd(34): signal \"load_clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ws2812b_driver.vhd" "" { Text "D:/KTM-626書籍/範例/新增資料夾/CH3/CH3_WS2812B_1/ws2812b_driver.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reload1 ws2812b_driver.vhd(34) " "Warning (10492): VHDL Process Statement warning at ws2812b_driver.vhd(34): signal \"reload1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ws2812b_driver.vhd" "" { Text "D:/KTM-626書籍/範例/新增資料夾/CH3/CH3_WS2812B_1/ws2812b_driver.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "WS2812BPCK " "Warning: Found clock multiplexer WS2812BPCK" {  } { { "ch3_ws2812b_1.vhd" "" { Text "D:/KTM-626書籍/範例/新增資料夾/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 30 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "ch3_ws2812b_1.vhd" "" { Text "D:/KTM-626書籍/範例/新增資料夾/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 -1 0 } } { "ch3_ws2812b_1.vhd" "" { Text "D:/KTM-626書籍/範例/新增資料夾/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 30 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LED_WS2812B_N\[4\] High " "Critical Warning (18010): Register LED_WS2812B_N\[4\] will power up to High" {  } { { "ch3_ws2812b_1.vhd" "" { Text "D:/KTM-626書籍/範例/新增資料夾/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LED_WS2812B_N\[3\] High " "Critical Warning (18010): Register LED_WS2812B_N\[3\] will power up to High" {  } { { "ch3_ws2812b_1.vhd" "" { Text "D:/KTM-626書籍/範例/新增資料夾/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LED_WS2812B_N\[2\] High " "Critical Warning (18010): Register LED_WS2812B_N\[2\] will power up to High" {  } { { "ch3_ws2812b_1.vhd" "" { Text "D:/KTM-626書籍/範例/新增資料夾/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LED_WS2812B_N\[0\] High " "Critical Warning (18010): Register LED_WS2812B_N\[0\] will power up to High" {  } { { "ch3_ws2812b_1.vhd" "" { Text "D:/KTM-626書籍/範例/新增資料夾/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[17\] " "Info: Register \"FD\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[18\] " "Info: Register \"FD\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[19\] " "Info: Register \"FD\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[20\] " "Info: Register \"FD\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[21\] " "Info: Register \"FD\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[22\] " "Info: Register \"FD\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[23\] " "Info: Register \"FD\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[24\] " "Info: Register \"FD\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Info: Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "201 " "Info: Implemented 201 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Info: Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 23 10:03:37 2017 " "Info: Processing ended: Sat Dec 23 10:03:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
