Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file /home/sam/Desktop/spartan6-cpu/ipcore_dir/coregen.cgp.
Regenerate all project IP (under current project settings)INFO:sim:953 - Generating composite instance 'coregen' of
   'xilinx.com:project:coregen:1.0' from
   '/home/sam/Desktop/spartan6-cpu/ipcore_dir/coregen.cgc'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'clock_div_4'...
WARNING:sim - A core named 'clock_div_4' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'clock_div_4'...
Delivering associated files for 'clock_div_4'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'clock_div_4'...
Delivered 3 files into directory
/home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/clock_div_4
Delivered 1 file into directory
/home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/clock_div_4
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx9.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project...
XCO file found: clock_div_4.xco
XMDF file found: clock_div_4_xmdf.tcl
Adding /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/clock_div_4.asy -view
all -origin_type imported
Adding /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/clock_div_4.ucf -view
all -origin_type created
Adding /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/clock_div_4.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/clock_div_4.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/clock_div_4.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/clock_div_4"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'ram_32k_x_8'...
WARNING:sim - A core named 'ram_32k_x_8' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'ram_32k_x_8'...
Delivering associated files for 'ram_32k_x_8'...
Delivering EJava files for 'ram_32k_x_8'...
Generating implementation netlist for 'ram_32k_x_8'...
INFO:sim - Pre-processing HDL files for 'ram_32k_x_8'...
Running synthesis for 'ram_32k_x_8'
Running ngcbuild...
Generation cancelled.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Cancelled executing Tcl generator.
Regenerate all project IP (under current project settings)INFO:sim:953 - Generating composite instance 'coregen' of
   'xilinx.com:project:coregen:1.0' from
   '/home/sam/Desktop/spartan6-cpu/ipcore_dir/coregen.cgc'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'clock_div_4'...
WARNING:sim - A core named 'clock_div_4' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'clock_div_4'...
Delivering associated files for 'clock_div_4'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'clock_div_4'...
Delivered 3 files into directory
/home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/clock_div_4
Delivered 1 file into directory
/home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/clock_div_4
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project...
XCO file found: clock_div_4.xco
XMDF file found: clock_div_4_xmdf.tcl
Adding /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/clock_div_4.asy -view
all -origin_type imported
Adding /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/clock_div_4.ucf -view
all -origin_type created
Adding /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/clock_div_4.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/clock_div_4.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/clock_div_4.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/clock_div_4"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'ram_32k_x_8'...
WARNING:sim - A core named 'ram_32k_x_8' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'ram_32k_x_8'...
Delivering associated files for 'ram_32k_x_8'...
Delivering EJava files for 'ram_32k_x_8'...
Generating implementation netlist for 'ram_32k_x_8'...
INFO:sim - Pre-processing HDL files for 'ram_32k_x_8'...
Running synthesis for 'ram_32k_x_8'
Running ngcbuild...
Writing VEO instantiation template for 'ram_32k_x_8'...
Writing Verilog behavioral simulation model for 'ram_32k_x_8'...
WARNING:sim - Overwriting existing file
   /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/ram_32k_x_8/doc/blk_mem_gen
   _v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/ram_32k_x_8
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'ram_32k_x_8'...
Generating ISE project...
XCO file found: ram_32k_x_8.xco
XMDF file found: ram_32k_x_8_xmdf.tcl
Adding /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/ram_32k_x_8.asy -view
all -origin_type imported
Adding /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/ram_32k_x_8.ngc -view
all -origin_type created
Checking file
"/home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/ram_32k_x_8.ngc" for project
device match ...
File "/home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/ram_32k_x_8.ngc" device
information matches project device.
Adding /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/ram_32k_x_8.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/ram_32k_x_8.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/ram_32k_x_8.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ram_32k_x_8"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'rom_32k_x_8'...
WARNING:sim - A core named 'rom_32k_x_8' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'rom_32k_x_8'...
Delivering associated files for 'rom_32k_x_8'...
Delivering EJava files for 'rom_32k_x_8'...
Generating implementation netlist for 'rom_32k_x_8'...
INFO:sim - Pre-processing HDL files for 'rom_32k_x_8'...
Running synthesis for 'rom_32k_x_8'
Running ngcbuild...
Writing VEO instantiation template for 'rom_32k_x_8'...
Writing Verilog behavioral simulation model for 'rom_32k_x_8'...
WARNING:sim - Overwriting existing file
   /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/rom_32k_x_8/doc/blk_mem_gen
   _v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/rom_32k_x_8
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'rom_32k_x_8'...
Generating ISE project...
XCO file found: rom_32k_x_8.xco
XMDF file found: rom_32k_x_8_xmdf.tcl
Adding /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/rom_32k_x_8.asy -view
all -origin_type imported
Adding /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/rom_32k_x_8.ngc -view
all -origin_type created
Checking file
"/home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/rom_32k_x_8.ngc" for project
device match ...
File "/home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/rom_32k_x_8.ngc" device
information matches project device.
Adding /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/rom_32k_x_8.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/rom_32k_x_8.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/sam/Desktop/spartan6-cpu/ipcore_dir/tmp/_cg/rom_32k_x_8.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/rom_32k_x_8"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Closed project file.
