GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\bus.v'
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\bus.v":1)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\bus.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\bus.v":1)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\buttonModule.v'
WARN  (EX3792) : Literal value 'hFFFFFF truncated to fit in 22 bits("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\buttonModule.v":52)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh'
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\constants.vh'
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\ALUCPU.v'
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\constants.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\ALUCPU.v":1)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\ALUCPU.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\ALUCPU.v":1)
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\ALUCPU.v":2)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\ALUCPU.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\ALUCPU.v":2)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\RegFile.v'
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\constants.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\RegFile.v":1)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\RegFile.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\RegFile.v":1)
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\RegFile.v":2)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\RegFile.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\RegFile.v":2)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\SignExtendSelector.v'
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\constants.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\SignExtendSelector.v":1)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\SignExtendSelector.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\SignExtendSelector.v":1)
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\SignExtendSelector.v":2)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\SignExtendSelector.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\SignExtendSelector.v":2)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_alu.v'
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\constants.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_alu.v":1)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_alu.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_alu.v":1)
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_alu.v":2)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_alu.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_alu.v":2)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_branch.v'
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\constants.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_branch.v":1)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_branch.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_branch.v":1)
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_branch.v":2)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_branch.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_branch.v":2)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_bypass_ex.v'
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\constants.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_bypass_ex.v":1)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_bypass_ex.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_bypass_ex.v":1)
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_bypass_ex.v":2)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_bypass_ex.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_bypass_ex.v":2)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_main.v'
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\constants.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_main.v":1)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_main.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_main.v":1)
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_main.v":2)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_main.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_main.v":2)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_stall_id.v'
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\constants.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_stall_id.v":1)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_stall_id.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_stall_id.v":1)
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_stall_id.v":2)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_stall_id.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_stall_id.v":2)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v'
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\constants.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":1)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":1)
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":2)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":2)
Undeclared symbol 'instr', assumed default net type 'wire'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":23)
Undeclared symbol 'DMemOut', assumed default net type 'wire'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":28)
WARN  (EX3638) : 'instr' is already implicitly declared on line 23("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":45)
WARN  (EX3638) : 'DMemOut' is already implicitly declared on line 28("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":73)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_read_selector.v'
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\constants.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_read_selector.v":1)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_read_selector.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_read_selector.v":1)
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_read_selector.v":2)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_read_selector.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_read_selector.v":2)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_write_selector.v'
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\constants.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_write_selector.v":1)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_write_selector.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_write_selector.v":1)
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_write_selector.v":2)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_write_selector.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_write_selector.v":2)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\signExtend.v'
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\constants.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\signExtend.v":1)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\signExtend.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\signExtend.v":1)
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\signExtend.v":2)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\signExtend.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\signExtend.v":2)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\i2c.v'
WARN  (EX2478) : Non-net output port 'sdaOutReg' cannot be initialized at declaration in SystemVerilog mode("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\i2c.v":5)
WARN  (EX2478) : Non-net output port 'isSending' cannot be initialized at declaration in SystemVerilog mode("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\i2c.v":6)
WARN  (EX2478) : Non-net output port 'scl' cannot be initialized at declaration in SystemVerilog mode("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\i2c.v":7)
WARN  (EX2478) : Non-net output port 'byteReceived' cannot be initialized at declaration in SystemVerilog mode("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\i2c.v":11)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\i2capi.v'
WARN  (EX2478) : Non-net output port 'error' cannot be initialized at declaration in SystemVerilog mode("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\i2capi.v":14)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\memory.v'
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\memory.v":1)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\memory.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\memory.v":1)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\screen.v'
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\seven_segment.v'
WARN  (EX2478) : Non-net output port 'Dp' cannot be initialized at declaration in SystemVerilog mode("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\seven_segment.v":63)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v'
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":1)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":1)
Undeclared symbol 'memReady', assumed default net type 'wire'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":61)
Undeclared symbol 'btn_out', assumed default net type 'wire'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":74)
Undeclared symbol 'btn_ren', assumed default net type 'wire'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":80)
WARN  (EX3638) : 'memReady' is already implicitly declared on line 61("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":83)
WARN  (EX3638) : 'btn_ren' is already implicitly declared on line 80("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":96)
WARN  (EX3638) : 'btn_out' is already implicitly declared on line 74("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":97)
WARN  (EX3792) : Literal value 'hFFFFFF truncated to fit in 22 bits("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":195)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soctb.v'
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\textEngine.v'
Undeclared symbol 'charOutput', assumed default net type 'wire'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\textEngine.v":55)
WARN  (EX3638) : 'charOutput' is already implicitly declared on line 55("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\textEngine.v":61)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\config.sv'
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes_tang25k.v'
Analyzing included file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes_tang25k.vh'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes_tang25k.v":23)
Back to file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes_tang25k.v'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes_tang25k.v":23)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes_tang25k.vh'
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes2hdmi.sv'
Undeclared symbol 'clk_audio', assumed default net type 'wire'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes2hdmi.sv":169)
Undeclared symbol 'tmdsClk', assumed default net type 'wire'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes2hdmi.sv":174)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\audio_clock_regeneration_packet.sv'
WARN  (EX2478) : Non-net output port 'clk_audio_counter_wrap' cannot be initialized at declaration in SystemVerilog mode("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\audio_clock_regeneration_packet.sv":13)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\audio_info_frame.sv'
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\audio_sample_packet.sv'
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\auxiliary_video_information_info_frame.sv'
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\hdmi.sv'
WARN  (EX2478) : Non-net output port 'cx' cannot be initialized at declaration in SystemVerilog mode("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\hdmi.sv":81)
WARN  (EX2478) : Non-net output port 'cy' cannot be initialized at declaration in SystemVerilog mode("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\hdmi.sv":82)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\packet_assembler.sv'
WARN  (EX2478) : Non-net output port 'counter' cannot be initialized at declaration in SystemVerilog mode("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\packet_assembler.sv":11)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\packet_picker.sv'
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\serializer.sv'
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\source_product_description_info_frame.sv'
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\tmds_channel.sv'
WARN  (EX2478) : Non-net output port 'tmds' cannot be initialized at declaration in SystemVerilog mode("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\tmds_channel.sv":16)
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\gowin_pll480\gowin_pll480.v'
Analyzing Verilog file 'E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\gowin_clkdiv\gowin_clkdiv.v'
Compiling module 'top'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":3)
WARN  (EX3791) : Expression size 64 truncated to fit in target size 32("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\config.sv":47)
Extracting RAM for identifier 'fontMem'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":28)
WARN  (EX3780) : Using initial value of 'selectedChar' since it is never assigned("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":29)
WARN  (EX3780) : Using initial value of 'clk_btn' since it is never assigned("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":37)
Compiling module 'cpu'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":9)
Compiling module 'signExtend'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\signExtend.v":4)
Compiling module 'RegFile'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\RegFile.v":7)
Compiling module 'SignExtendSelector'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\SignExtendSelector.v":4)
Compiling module 'control_alu'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_alu.v":5)
Compiling module 'control_main'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_main.v":5)
Compiling module 'control_stall_id'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_stall_id.v":6)
Compiling module 'ALUCPU'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\ALUCPU.v":4)
Compiling module 'control_bypass_ex'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_bypass_ex.v":5)
Compiling module 'mem_write_selector'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_write_selector.v":4)
Compiling module 'control_branch'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_branch.v":4)
Compiling module 'mem_read_selector'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_read_selector.v":4)
Compiling module 'bus'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\bus.v":3)
Compiling module 'memory'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\memory.v":3)
Extracting RAM for identifier 'instr_mem'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\memory.v":16)
Extracting RAM for identifier 'data_mem'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\memory.v":17)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\memory.v":88)
Compiling module 'buttonModule'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\buttonModule.v":1)
WARN  (EX3791) : Expression size 23 truncated to fit in target size 22("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\buttonModule.v":46)
Compiling module 'NES_Tang25k'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes_tang25k.v":8)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes_tang25k.v":29)
Compiling module 'Gowin_PLL480'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\gowin_pll480\gowin_pll480.v":10)
Compiling module 'Gowin_CLKDIV'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\gowin_clkdiv\gowin_clkdiv.v":10)
WARN  (EX3073) : Port 'screen_width' remains unconnected for this instance("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes2hdmi.sv":178)
Compiling module 'nes2hdmi'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes2hdmi.sv":8)
Extracting RAM for identifier 'audio_sample_word0'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes2hdmi.sv":49)
WARN  (EX3780) : Using initial value of 'fontMem' since it is never assigned("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes2hdmi.sv":59)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 8("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes2hdmi.sv":62)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 12("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes2hdmi.sv":71)
Compiling module 'hdmi(VIDEO_ID_CODE=2,AUDIO_RATE=32000)'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\hdmi.sv":4)
Compiling module 'packet_picker(VIDEO_ID_CODE=2,VIDEO_RATE=27000000.0,IT_CONTENT=1'b1,AUDIO_BIT_WIDTH=16,AUDIO_RATE=32000,VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\packet_picker.sv":4)
Extracting RAM for identifier 'audio_sample_word_buffer'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\packet_picker.sv":80)
Compiling module 'audio_clock_regeneration_packet(VIDEO_RATE=27000000.0,AUDIO_RATE=32000)'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\audio_clock_regeneration_packet.sv":5)
Compiling module 'audio_sample_packet(SAMPLING_FREQUENCY=4'b0011,WORD_LENGTH=4'b0010)'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\audio_sample_packet.sv":8)
WARN  (EX3780) : Using initial value of 'CHANNEL_LEFT' since it is never assigned("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\audio_sample_packet.sv":63)
WARN  (EX3780) : Using initial value of 'CHANNEL_RIGHT' since it is never assigned("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\audio_sample_packet.sv":64)
Compiling module 'auxiliary_video_information_info_frame(IT_CONTENT=1'b1,VIDEO_ID_CODE=32'sb00000000000000000000000000000010)'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\auxiliary_video_information_info_frame.sv":5)
Compiling module 'source_product_description_info_frame(VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\source_product_description_info_frame.sv":5)
Compiling module 'audio_info_frame'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\audio_info_frame.sv":5)
WARN  (EX1998) : Net 'headers[255][23]' does not have a driver("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\packet_picker.sv":29)
WARN  (EX1998) : Net 'subs[255][3][55]' does not have a driver("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\packet_picker.sv":30)
Compiling module 'packet_assembler'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\packet_assembler.sv":4)
Compiling module 'tmds_channel'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=1)'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=2)'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\tmds_channel.sv":4)
Compiling module 'serializer(VIDEO_RATE=27000000.0)'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\serializer.sv":1)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 10 for port 'cx'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes2hdmi.sv":175)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 10 for port 'frame_width'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes2hdmi.sv":177)
WARN  (EX1998) : Net 'audio_sample_word[1][15]' does not have a driver("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes2hdmi.sv":49)
WARN  (EX1998) : Net 'clk_audio' does not have a driver("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes2hdmi.sv":169)
WARN  (EX3670) : Actual bit length 10 differs from formal bit length 11 for port 'write_addr'("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":136)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":157)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":189)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input s1 is unused("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v":12)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
WARN  (AG0100) : Find logical loop signal : "PC_OLD[31]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[31]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[31]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[30]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[30]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[30]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[29]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[29]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[29]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[28]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[28]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[28]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[27]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[27]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[27]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[26]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[26]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[26]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[25]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[25]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[25]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[24]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[24]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[24]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[23]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[23]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[23]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[22]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[22]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[22]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[21]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[21]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[21]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[20]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[20]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[20]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[19]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[19]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[19]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[18]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[18]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[18]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[17]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[17]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[17]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[16]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[16]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[16]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[15]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[15]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[15]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[14]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[14]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[14]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[13]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[13]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[13]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[12]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[12]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[12]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[11]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[11]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[11]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[10]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[10]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[10]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[9]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[9]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[9]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[8]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[8]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[8]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[7]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[7]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[7]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[6]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[6]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[6]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[5]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[5]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[5]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[4]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[4]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[4]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[3]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[3]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[3]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[2]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[2]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[2]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[1]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[1]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[1]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[0]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[0]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[0]"("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "control_alu" instantiated to "control_alu" is swept in optimizing("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":224)
WARN  (NL0002) : The module "control_branch" instantiated to "control_branch" is swept in optimizing("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":481)
WARN  (NL0002) : The module "control_main" instantiated to "control_main" is swept in optimizing("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":315)
WARN  (NL0002) : The module "mem_read_selector" instantiated to "mem_read_selector" is swept in optimizing("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":491)
WARN  (NL0002) : The module "signExtend" instantiated to "signExtendUnit" is swept in optimizing("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v":193)
WARN  (NL0002) : The module "audio_clock_regeneration_packet" instantiated to "audio_clock_regeneration_packet" is swept in optimizing("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\packet_picker.sv":51)
WARN  (NL0002) : The module "audio_info_frame" instantiated to "audio_info_frame" is swept in optimizing("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\packet_picker.sv":143)
WARN  (NL0002) : The module "audio_sample_packet" instantiated to "audio_sample_packet" is swept in optimizing("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\packet_picker.sv":131)
WARN  (NL0002) : The module "auxiliary_video_information_info_frame" instantiated to "auxiliary_video_information_info_frame" is swept in optimizing("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\packet_picker.sv":137)
WARN  (NL0002) : The module "source_product_description_info_frame" instantiated to "source_product_description_info_frame" is swept in optimizing("E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\packet_picker.sv":140)
[95%] Generate netlist file "E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\impl\gwsynthesis\riscy25k.vg" completed
[100%] Generate report file "E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\impl\gwsynthesis\riscy25k_syn.rpt.html" completed
GowinSynthesis finish
