<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1430" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1430{left:648px;bottom:68px;letter-spacing:0.1px;}
#t2_1430{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1430{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1430{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1430{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1430{left:359px;bottom:927px;letter-spacing:0.13px;word-spacing:0.02px;}
#t7_1430{left:69px;bottom:839px;letter-spacing:0.13px;}
#t8_1430{left:69px;bottom:814px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_1430{left:69px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#ta_1430{left:689px;bottom:804px;}
#tb_1430{left:700px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#tc_1430{left:69px;bottom:781px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#td_1430{left:69px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_1430{left:69px;bottom:739px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#tf_1430{left:530px;bottom:739px;letter-spacing:-0.22px;word-spacing:-1.23px;}
#tg_1430{left:69px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#th_1430{left:273px;bottom:723px;letter-spacing:-0.19px;}
#ti_1430{left:302px;bottom:723px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_1430{left:69px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_1430{left:69px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_1430{left:69px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_1430{left:69px;bottom:655px;letter-spacing:-0.15px;}
#tn_1430{left:69px;bottom:631px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#to_1430{left:69px;bottom:614px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#tp_1430{left:69px;bottom:597px;letter-spacing:-0.17px;word-spacing:-1.3px;}
#tq_1430{left:69px;bottom:580px;letter-spacing:-0.36px;word-spacing:-0.22px;}
#tr_1430{left:69px;bottom:556px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ts_1430{left:69px;bottom:539px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#tt_1430{left:69px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_1430{left:69px;bottom:496px;}
#tv_1430{left:95px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_1430{left:95px;bottom:483px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tx_1430{left:69px;bottom:456px;}
#ty_1430{left:95px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_1430{left:95px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_1430{left:95px;bottom:426px;letter-spacing:-0.23px;word-spacing:-0.33px;}
#t11_1430{left:237px;bottom:433px;}
#t12_1430{left:252px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t13_1430{left:69px;bottom:400px;}
#t14_1430{left:95px;bottom:403px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t15_1430{left:95px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t16_1430{left:95px;bottom:362px;}
#t17_1430{left:121px;bottom:362px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t18_1430{left:95px;bottom:338px;}
#t19_1430{left:121px;bottom:338px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_1430{left:95px;bottom:313px;}
#t1b_1430{left:121px;bottom:313px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t1c_1430{left:69px;bottom:289px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#t1d_1430{left:69px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_1430{left:69px;bottom:255px;letter-spacing:-0.19px;word-spacing:-1.01px;}
#t1f_1430{left:276px;bottom:262px;}
#t1g_1430{left:291px;bottom:255px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#t1h_1430{left:69px;bottom:238px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1i_1430{left:74px;bottom:1065px;letter-spacing:-0.15px;}
#t1j_1430{left:225px;bottom:1065px;letter-spacing:-0.12px;}
#t1k_1430{left:396px;bottom:1065px;letter-spacing:-0.08px;}
#t1l_1430{left:396px;bottom:1050px;letter-spacing:-0.09px;}
#t1m_1430{left:434px;bottom:1065px;letter-spacing:-0.1px;}
#t1n_1430{left:434px;bottom:1050px;letter-spacing:-0.15px;}
#t1o_1430{left:507px;bottom:1065px;letter-spacing:-0.15px;}
#t1p_1430{left:507px;bottom:1050px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1q_1430{left:579px;bottom:1065px;letter-spacing:-0.12px;}
#t1r_1430{left:74px;bottom:1027px;letter-spacing:-0.13px;}
#t1s_1430{left:225px;bottom:1027px;letter-spacing:-0.14px;}
#t1t_1430{left:396px;bottom:1027px;letter-spacing:-0.13px;}
#t1u_1430{left:434px;bottom:1027px;letter-spacing:-0.1px;}
#t1v_1430{left:507px;bottom:1027px;letter-spacing:-0.11px;}
#t1w_1430{left:579px;bottom:1027px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1x_1430{left:579px;bottom:1010px;letter-spacing:-0.1px;}
#t1y_1430{left:74px;bottom:987px;letter-spacing:-0.13px;}
#t1z_1430{left:225px;bottom:987px;letter-spacing:-0.15px;}
#t20_1430{left:396px;bottom:987px;letter-spacing:-0.13px;}
#t21_1430{left:434px;bottom:987px;letter-spacing:-0.1px;}
#t22_1430{left:507px;bottom:987px;letter-spacing:-0.11px;}
#t23_1430{left:579px;bottom:987px;letter-spacing:-0.11px;}
#t24_1430{left:81px;bottom:906px;letter-spacing:-0.15px;}
#t25_1430{left:186px;bottom:906px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t26_1430{left:365px;bottom:906px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t27_1430{left:546px;bottom:906px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t28_1430{left:725px;bottom:906px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t29_1430{left:92px;bottom:881px;letter-spacing:-0.1px;}
#t2a_1430{left:207px;bottom:881px;letter-spacing:-0.16px;}
#t2b_1430{left:386px;bottom:881px;letter-spacing:-0.12px;}
#t2c_1430{left:567px;bottom:881px;letter-spacing:-0.16px;}
#t2d_1430{left:746px;bottom:881px;letter-spacing:-0.12px;}
#t2e_1430{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t2f_1430{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.43px;}
#t2g_1430{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_1430{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1430{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1430{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1430{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1430{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1430{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s7_1430{font-size:14px;font-family:Verdana-Bold_5ka;color:#000;}
.s8_1430{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s9_1430{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.sa_1430{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1430" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_5ka;
	src: url("fonts/Verdana-Bold_5ka.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1430Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1430" style="-webkit-user-select: none;"><object width="935" height="1210" data="1430/1430.svg" type="image/svg+xml" id="pdf1430" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1430" class="t s1_1430">SYSRET—Return From Fast System Call </span>
<span id="t2_1430" class="t s2_1430">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1430" class="t s1_1430">4-696 </span><span id="t4_1430" class="t s1_1430">Vol. 2B </span>
<span id="t5_1430" class="t s3_1430">SYSRET—Return From Fast System Call </span>
<span id="t6_1430" class="t s4_1430">Instruction Operand Encoding </span>
<span id="t7_1430" class="t s4_1430">Description </span>
<span id="t8_1430" class="t s5_1430">SYSRET is a companion instruction to the SYSCALL instruction. It returns from an OS system-call handler to user </span>
<span id="t9_1430" class="t s5_1430">code at privilege level 3. It does so by loading RIP from RCX and loading RFLAGS from R11. </span>
<span id="ta_1430" class="t s6_1430">1 </span>
<span id="tb_1430" class="t s5_1430">With a 64-bit operand </span>
<span id="tc_1430" class="t s5_1430">size, SYSRET remains in 64-bit mode; otherwise, it enters compatibility mode and only the low 32 bits of the regis- </span>
<span id="td_1430" class="t s5_1430">ters are loaded. </span>
<span id="te_1430" class="t s5_1430">SYSRET loads the CS and SS selectors with values derived from bits </span><span id="tf_1430" class="t s5_1430">63:48 of the IA32_STAR MSR. However, the CS </span>
<span id="tg_1430" class="t s5_1430">and SS descriptor caches are </span><span id="th_1430" class="t s7_1430">not </span><span id="ti_1430" class="t s5_1430">loaded from the descriptors (in GDT or LDT) referenced by those selectors. </span>
<span id="tj_1430" class="t s5_1430">Instead, the descriptor caches are loaded with fixed values. See the Operation section for details. It is the respon- </span>
<span id="tk_1430" class="t s5_1430">sibility of OS software to ensure that the descriptors (in GDT or LDT) referenced by those selector values corre- </span>
<span id="tl_1430" class="t s5_1430">spond to the fixed values loaded into the descriptor caches; the SYSRET instruction does not ensure this </span>
<span id="tm_1430" class="t s5_1430">correspondence. </span>
<span id="tn_1430" class="t s5_1430">The SYSRET instruction does not modify the stack pointer (ESP or RSP). For that reason, it is necessary for software </span>
<span id="to_1430" class="t s5_1430">to switch to the user stack. The OS may load the user stack pointer (if it was saved after SYSCALL) before executing </span>
<span id="tp_1430" class="t s5_1430">SYSRET; alternatively, user code may load the stack pointer (if it was saved before SYSCALL) after receiving control </span>
<span id="tq_1430" class="t s5_1430">from SYSRET. </span>
<span id="tr_1430" class="t s5_1430">If the OS loads the stack pointer before executing SYSRET, it must ensure that the handler of any interrupt or </span>
<span id="ts_1430" class="t s5_1430">exception delivered between restoring the stack pointer and successful execution of SYSRET is not invoked with the </span>
<span id="tt_1430" class="t s5_1430">user stack. It can do so using approaches such as the following: </span>
<span id="tu_1430" class="t s8_1430">• </span><span id="tv_1430" class="t s5_1430">External interrupts. The OS can prevent an external interrupt from being delivered by clearing EFLAGS.IF </span>
<span id="tw_1430" class="t s5_1430">before loading the user stack pointer. </span>
<span id="tx_1430" class="t s8_1430">• </span><span id="ty_1430" class="t s5_1430">Nonmaskable interrupts (NMIs). The OS can ensure that the NMI handler is invoked with the correct stack by </span>
<span id="tz_1430" class="t s5_1430">using the interrupt stack table (IST) mechanism for gate 2 (NMI) in the IDT (see Section 6.14.5, “Interrupt </span>
<span id="t10_1430" class="t s5_1430">Stack Table,” in Intel </span>
<span id="t11_1430" class="t s6_1430">® </span>
<span id="t12_1430" class="t s5_1430">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A). </span>
<span id="t13_1430" class="t s8_1430">• </span><span id="t14_1430" class="t s5_1430">General-protection exceptions (#GP). The SYSRET instruction generates #GP(0) if the value of RCX is not </span>
<span id="t15_1430" class="t s5_1430">canonical. The OS can address this possibility using one or more of the following approaches: </span>
<span id="t16_1430" class="t s5_1430">— </span><span id="t17_1430" class="t s5_1430">Confirming that the value of RCX is canonical before executing SYSRET. </span>
<span id="t18_1430" class="t s5_1430">— </span><span id="t19_1430" class="t s5_1430">Using paging to ensure that the SYSCALL instruction will never save a non-canonical value into RCX. </span>
<span id="t1a_1430" class="t s5_1430">— </span><span id="t1b_1430" class="t s5_1430">Using the IST mechanism for gate 13 (#GP) in the IDT. </span>
<span id="t1c_1430" class="t s5_1430">When shadow stacks are enabled at privilege level 3 the instruction loads SSP with value from IA32_PL3_SSP MSR. </span>
<span id="t1d_1430" class="t s5_1430">Refer to Chapter 6, “Procedure Calls, Interrupts, and Exceptions‚” and Chapter 17, “Control-flow Enforcement </span>
<span id="t1e_1430" class="t s5_1430">Technology (CET)‚” in the Intel </span>
<span id="t1f_1430" class="t s6_1430">® </span>
<span id="t1g_1430" class="t s5_1430">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for additional </span>
<span id="t1h_1430" class="t s5_1430">CET details. </span>
<span id="t1i_1430" class="t s9_1430">Opcode </span><span id="t1j_1430" class="t s9_1430">Instruction </span><span id="t1k_1430" class="t s9_1430">Op/ </span>
<span id="t1l_1430" class="t s9_1430">En </span>
<span id="t1m_1430" class="t s9_1430">64-Bit </span>
<span id="t1n_1430" class="t s9_1430">Mode </span>
<span id="t1o_1430" class="t s9_1430">Compat/ </span>
<span id="t1p_1430" class="t s9_1430">Leg Mode </span>
<span id="t1q_1430" class="t s9_1430">Description </span>
<span id="t1r_1430" class="t sa_1430">0F 07 </span><span id="t1s_1430" class="t sa_1430">SYSRET </span><span id="t1t_1430" class="t sa_1430">ZO </span><span id="t1u_1430" class="t sa_1430">Valid </span><span id="t1v_1430" class="t sa_1430">Invalid </span><span id="t1w_1430" class="t sa_1430">Return to compatibility mode from fast </span>
<span id="t1x_1430" class="t sa_1430">system call. </span>
<span id="t1y_1430" class="t sa_1430">REX.W + 0F 07 </span><span id="t1z_1430" class="t sa_1430">SYSRET </span><span id="t20_1430" class="t sa_1430">ZO </span><span id="t21_1430" class="t sa_1430">Valid </span><span id="t22_1430" class="t sa_1430">Invalid </span><span id="t23_1430" class="t sa_1430">Return to 64-bit mode from fast system call. </span>
<span id="t24_1430" class="t s9_1430">Op/En </span><span id="t25_1430" class="t s9_1430">Operand 1 </span><span id="t26_1430" class="t s9_1430">Operand 2 </span><span id="t27_1430" class="t s9_1430">Operand 3 </span><span id="t28_1430" class="t s9_1430">Operand 4 </span>
<span id="t29_1430" class="t sa_1430">ZO </span><span id="t2a_1430" class="t sa_1430">N/A </span><span id="t2b_1430" class="t sa_1430">N/A </span><span id="t2c_1430" class="t sa_1430">N/A </span><span id="t2d_1430" class="t sa_1430">N/A </span>
<span id="t2e_1430" class="t sa_1430">1. </span><span id="t2f_1430" class="t sa_1430">Regardless of the value of R11, the RF and VM flags are always 0 in RFLAGS after execution of SYSRET. In addition, all reserved bits </span>
<span id="t2g_1430" class="t sa_1430">in RFLAGS retain the fixed values. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
