#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr  9 08:54:07 2025
# Process ID: 48768
# Current directory: E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/project/RAM/RAM.runs/synth_1
# Command line: vivado.exe -log RAM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAM.tcl
# Log file: E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/project/RAM/RAM.runs/synth_1/RAM.vds
# Journal file: E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/project/RAM/RAM.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RAM.tcl -notrace
Command: synth_design -top RAM -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 48044
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1140.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RAM' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:6]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1140.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1140.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1140.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
WARNING: [Synth 8-327] inferring latch for variable 'rd_data_reg' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[0]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[1]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[2]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[3]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[4]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[5]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[6]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[7]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[8]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[9]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[10]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[11]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[12]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[13]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[14]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[15]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[16]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[17]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[18]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[19]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[20]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[21]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[22]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[23]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[24]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[25]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[26]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[27]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[28]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[29]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[30]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[31]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[32]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[33]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[34]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[35]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[36]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[37]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[38]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[39]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[40]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[41]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[42]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[43]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[44]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[45]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[46]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[47]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[48]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[49]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[50]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[51]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[52]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[53]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[54]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[55]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[56]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[57]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[58]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[59]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[60]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[61]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[62]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[63]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[64]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[65]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[66]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[67]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[68]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[69]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[70]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[71]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[72]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[73]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[74]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[75]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[76]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[77]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[78]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[79]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[80]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[81]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[82]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[83]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[84]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[85]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[86]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[87]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[88]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[89]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[90]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[91]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[92]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[93]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[94]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[95]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[96]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[97]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg_reg[98]' [E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v:31]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1140.699 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1233.680 ; gain = 92.980
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.219 ; gain = 95.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1236.398 ; gain = 95.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.398 ; gain = 95.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.398 ; gain = 95.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.398 ; gain = 95.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.398 ; gain = 95.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.398 ; gain = 95.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.398 ; gain = 95.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |    12|
|2     |LUT1  |     1|
|3     |LUT2  |     7|
|4     |LUT3  |    24|
|5     |LUT4  |    19|
|6     |LUT5  |     8|
|7     |LUT6  |   986|
|8     |MUXF7 |   384|
|9     |MUXF8 |   192|
|10    |LD    |  3201|
|11    |LDC   |    32|
|12    |IBUF  |    66|
|13    |OBUFT |    32|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4964|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.398 ; gain = 95.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 101 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.398 ; gain = 95.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.398 ; gain = 95.699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1248.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3809 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'RAM' is not ideal for floorplanning, since the cellview 'RAM' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1248.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3233 instances were transformed.
  LD => LDCE: 3201 instances
  LDC => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1248.316 ; gain = 107.617
INFO: [Common 17-1381] The checkpoint 'E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/project/RAM/RAM.runs/synth_1/RAM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RAM_utilization_synth.rpt -pb RAM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 08:54:26 2025...
