blk_mem_gen_0.v,verilog,xil_defaultlib,../../../../hdmi_text_controller_2_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
