{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 09:15:00 2018 " "Info: Processing started: Thu May 17 09:15:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA1BIT -c ULA1BIT " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA1BIT -c ULA1BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1bit.vhd 25 11 " "Info: Found 25 design units, including 11 entities, in source file ula1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_1-logica1 " "Info: Found design unit 1: not_1-logica1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_1-logica1 " "Info: Found design unit 2: and_1-logica1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 nand_1-logica1 " "Info: Found design unit 3: nand_1-logica1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 or_1-logica1 " "Info: Found design unit 4: or_1-logica1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 nor_1-logica1 " "Info: Found design unit 5: nor_1-logica1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 xor_1-logica1 " "Info: Found design unit 6: xor_1-logica1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 xnor_1-logica1 " "Info: Found design unit 7: xnor_1-logica1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 somador-som " "Info: Found design unit 8: somador-som" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 79 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 subtrator-subt " "Info: Found design unit 9: subtrator-subt" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 98 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 decodificador4x1-mux " "Info: Found design unit 10: decodificador4x1-mux" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 122 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 logic " "Info: Found design unit 11: logic" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 136 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 arithmetic " "Info: Found design unit 12: arithmetic" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 175 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 decodificador " "Info: Found design unit 13: decodificador" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 189 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ULA1BIT-logica1 " "Info: Found design unit 14: ULA1BIT-logica1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 202 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 not_1 " "Info: Found entity 1: not_1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 and_1 " "Info: Found entity 2: and_1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 nand_1 " "Info: Found entity 3: nand_1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 or_1 " "Info: Found entity 4: or_1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 nor_1 " "Info: Found entity 5: nor_1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 xor_1 " "Info: Found entity 6: xor_1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 xnor_1 " "Info: Found entity 7: xnor_1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 64 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 somador " "Info: Found entity 8: somador" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 subtrator " "Info: Found entity 9: subtrator" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 93 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 decodificador4x1 " "Info: Found entity 10: decodificador4x1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 116 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 ULA1BIT " "Info: Found entity 11: ULA1BIT" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 197 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 23 10 " "Info: Found 23 design units, including 10 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_2-logica1 " "Info: Found design unit 1: not_2-logica1" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_2-logica1 " "Info: Found design unit 2: and_2-logica1" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 nand_2-logica1 " "Info: Found design unit 3: nand_2-logica1" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 or_2-logica1 " "Info: Found design unit 4: or_2-logica1" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 nor_2-logica1 " "Info: Found design unit 5: nor_2-logica1" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 xor_2-logica1 " "Info: Found design unit 6: xor_2-logica1" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 xnor_2-logica1 " "Info: Found design unit 7: xnor_2-logica1" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 somador2-som " "Info: Found design unit 8: somador2-som" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 76 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 subtrator2-subt " "Info: Found design unit 9: subtrator2-subt" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 95 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 decod4x1-mux " "Info: Found design unit 10: decod4x1-mux" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 119 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 logic1 " "Info: Found design unit 11: logic1" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 133 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 arithmetic2 " "Info: Found design unit 12: arithmetic2" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 172 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 decodificador2 " "Info: Found design unit 13: decodificador2" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 186 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 not_2 " "Info: Found entity 1: not_2" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 and_2 " "Info: Found entity 2: and_2" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 nand_2 " "Info: Found entity 3: nand_2" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 or_2 " "Info: Found entity 4: or_2" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 nor_2 " "Info: Found entity 5: nor_2" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 xor_2 " "Info: Found entity 6: xor_2" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 xnor_2 " "Info: Found entity 7: xnor_2" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 somador2 " "Info: Found entity 8: somador2" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 71 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 subtrator2 " "Info: Found entity 9: subtrator2" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 90 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 decod4x1 " "Info: Found entity 10: decod4x1" {  } { { "components.vhd" "" { Text "F:/CDII/ULA 1 BIT/components.vhd" 113 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA1BIT " "Info: Elaborating entity \"ULA1BIT\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "z ULA1BIT.vhd(199) " "Warning (10541): VHDL Signal Declaration warning at ULA1BIT.vhd(199): used implicit default value for signal \"z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 199 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "z GND " "Warning (13410): Pin \"z\" is stuck at GND" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x " "Warning (15610): No output dependent on input pin \"x\"" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 198 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y " "Warning (15610): No output dependent on input pin \"y\"" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/ULA 1 BIT/ULA1BIT.vhd" 198 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Info: Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "1 " "Info: Implemented 1 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 17 09:15:02 2018 " "Info: Processing ended: Thu May 17 09:15:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
