// Seed: 2051738393
module module_0 (
    id_1
);
  output wire id_1;
  id_2(
      id_1, -1'b0
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5 = id_4;
  wire id_6;
  assign id_1 = -1;
  uwire id_7, id_8, id_9, id_10, id_11, id_12;
  xnor primCall (id_1, id_8, id_7, id_2, id_6, id_5, id_3, id_9, id_10, id_4, id_13, id_11);
  if (id_7 * -1)
    always_ff
      if (id_2) id_11 = -1 - -1;
      else id_9 = 1;
  else wire id_13;
  module_0 modCall_1 (id_12);
  wire id_14;
  id_15 :
  assert property (@* 1'b0) id_13 = id_5;
  wire id_16, id_17;
endmodule
