{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241089 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/single_port_ram.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/single_port_ram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241089 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241089 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241089 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_mux.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241089 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_demux.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241089 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_mux.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241089 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_demux.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241089 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241089 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241089 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241089 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/single_port_ram.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/single_port_ram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241089 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_counters.v " "A new file was added to the project: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_counters.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1769400241089 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_in_deserializer.v " "A new file was added to the project: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_in_deserializer.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1769400241089 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v " "A new file was added to the project: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1769400241089 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v " "A new file was added to the project: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1769400241089 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v " "A new file was added to the project: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1769400241089 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1769400241089 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241745 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/single_port_ram.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/single_port_ram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241745 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241745 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241745 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_mux.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241745 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_demux.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241745 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_mux.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241745 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_demux.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241745 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241745 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241745 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241745 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/single_port_ram.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/single_port_ram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400241745 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_counters.v " "A new file was added to the project: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_counters.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1769400241745 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_in_deserializer.v " "A new file was added to the project: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_in_deserializer.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1769400241745 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v " "A new file was added to the project: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1769400241745 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v " "A new file was added to the project: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1769400241745 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v " "A new file was added to the project: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1769400241745 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1769400241745 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400242384 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/single_port_ram.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/single_port_ram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400242384 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400242384 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400242384 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_mux.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400242384 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_demux.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400242384 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_mux.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400242384 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_demux.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400242384 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400242384 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400242384 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400242384 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/single_port_ram.v " "Source file: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/single_port_ram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1769400242384 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_counters.v " "A new file was added to the project: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_counters.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1769400242384 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_in_deserializer.v " "A new file was added to the project: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_in_deserializer.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1769400242384 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v " "A new file was added to the project: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1769400242384 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v " "A new file was added to the project: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1769400242384 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v " "A new file was added to the project: C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1769400242384 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1769400242384 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769400242980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769400242985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 25 23:04:02 2026 " "Processing started: Sun Jan 25 23:04:02 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769400242985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400242985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400242985 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1769400251804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC " "Found entity 1: DE1_SOC" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE1_SOC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE1_SOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_2 " "Found entity 1: DE1_SOC_mm_interconnect_2" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE1_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE1_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE1_SOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE1_SOC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_2_rsp_mux " "Found entity 1: DE1_SOC_mm_interconnect_2_rsp_mux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259572 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_2_rsp_demux " "Found entity 1: DE1_SOC_mm_interconnect_2_rsp_demux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_2_cmd_mux " "Found entity 1: DE1_SOC_mm_interconnect_2_cmd_mux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_2_cmd_demux " "Found entity 1: DE1_SOC_mm_interconnect_2_cmd_demux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259593 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE1_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_2_router_001_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_2_router_001_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259605 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_2_router_001 " "Found entity 2: DE1_SOC_mm_interconnect_2_router_001" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_2_router_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_2_router_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259610 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_2_router " "Found entity 2: DE1_SOC_mm_interconnect_2_router" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1 " "Found entity 1: DE1_SOC_mm_interconnect_1" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE1_SOC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_rsp_mux " "Found entity 1: DE1_SOC_mm_interconnect_1_rsp_mux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_rsp_demux " "Found entity 1: DE1_SOC_mm_interconnect_1_rsp_demux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_cmd_mux " "Found entity 1: DE1_SOC_mm_interconnect_1_cmd_mux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_cmd_demux " "Found entity 1: DE1_SOC_mm_interconnect_1_cmd_demux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259696 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259696 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259696 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259696 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE1_SOC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE1_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE1_SOC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE1_SOC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_router_002_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_1_router_002_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259730 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_1_router_002 " "Found entity 2: DE1_SOC_mm_interconnect_1_router_002" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_router_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_1_router_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259737 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_1_router " "Found entity 2: DE1_SOC_mm_interconnect_1_router" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0 " "Found entity 1: DE1_SOC_mm_interconnect_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_rsp_mux_002 " "Found entity 1: DE1_SOC_mm_interconnect_0_rsp_mux_002" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_rsp_mux " "Found entity 1: DE1_SOC_mm_interconnect_0_rsp_mux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE1_SOC_mm_interconnect_0_rsp_demux_001" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_rsp_demux " "Found entity 1: DE1_SOC_mm_interconnect_0_rsp_demux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_cmd_mux_001 " "Found entity 1: DE1_SOC_mm_interconnect_0_cmd_mux_001" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_cmd_mux " "Found entity 1: DE1_SOC_mm_interconnect_0_cmd_mux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_cmd_demux_002 " "Found entity 1: DE1_SOC_mm_interconnect_0_cmd_demux_002" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_cmd_demux " "Found entity 1: DE1_SOC_mm_interconnect_0_cmd_demux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_router_004_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_0_router_004_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259815 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_0_router_004 " "Found entity 2: DE1_SOC_mm_interconnect_0_router_004" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_0_router_003_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259822 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_0_router_003 " "Found entity 2: DE1_SOC_mm_interconnect_0_router_003" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259822 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_0_router_002_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259829 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_0_router_002 " "Found entity 2: DE1_SOC_mm_interconnect_0_router_002" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769400259832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_router_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_0_router_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259836 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_0_router " "Found entity 2: DE1_SOC_mm_interconnect_0_router" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_sys_sdram_pll_0 " "Found entity 1: DE1_SOC_sys_sdram_pll_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "DE1_SOC/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_sys_sdram_pll_0_sys_pll " "Found entity 1: DE1_SOC_sys_sdram_pll_0_sys_pll" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "DE1_SOC/synthesis/submodules/single_port_ram.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/single_port_ram.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "DE1_SOC/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "DE1_SOC/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_rs232_0 " "Found entity 1: DE1_SOC_rs232_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc/synthesis/submodules/de1_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_jtag_uart_0_sim_scfifo_w " "Found entity 1: DE1_SOC_jtag_uart_0_sim_scfifo_w" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259902 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_jtag_uart_0_scfifo_w " "Found entity 2: DE1_SOC_jtag_uart_0_scfifo_w" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259902 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SOC_jtag_uart_0_sim_scfifo_r " "Found entity 3: DE1_SOC_jtag_uart_0_sim_scfifo_r" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259902 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SOC_jtag_uart_0_scfifo_r " "Found entity 4: DE1_SOC_jtag_uart_0_scfifo_r" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259902 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SOC_jtag_uart_0 " "Found entity 5: DE1_SOC_jtag_uart_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_hps_0 " "Found entity 1: DE1_SOC_hps_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_hps_0_hps_io " "Found entity 1: DE1_SOC_hps_0_hps_io" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "DE1_SOC/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400259995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400259995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400260033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400260039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400260044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400260050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400260057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400260063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400260068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_hps_0_hps_io_border " "Found entity 1: DE1_SOC_hps_0_hps_io_border" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io_border.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400260074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_hps_0_fpga_interfaces " "Found entity 1: DE1_SOC_hps_0_fpga_interfaces" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400260081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_dma_0.v 7 7 " "Found 7 design units, including 7 entities, in source file de1_soc/synthesis/submodules/de1_soc_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_dma_0_read_data_mux " "Found entity 1: DE1_SOC_dma_0_read_data_mux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260103 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_dma_0_byteenables " "Found entity 2: DE1_SOC_dma_0_byteenables" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260103 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SOC_dma_0_fifo_module_fifo_ram_module " "Found entity 3: DE1_SOC_dma_0_fifo_module_fifo_ram_module" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260103 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SOC_dma_0_fifo_module " "Found entity 4: DE1_SOC_dma_0_fifo_module" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260103 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SOC_dma_0_mem_read " "Found entity 5: DE1_SOC_dma_0_mem_read" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 454 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260103 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE1_SOC_dma_0_mem_write " "Found entity 6: DE1_SOC_dma_0_mem_write" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260103 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE1_SOC_dma_0 " "Found entity 7: DE1_SOC_dma_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 592 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400260103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_LEDS " "Found entity 1: DE1_SOC_LEDS" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_LEDS.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400260110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_KEYS " "Found entity 1: DE1_SOC_KEYS" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_KEYS.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_KEYS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400260117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_hex5_4.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_hex5_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_HEX5_4 " "Found entity 1: DE1_SOC_HEX5_4" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_HEX5_4.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_HEX5_4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400260125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_hex3_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_hex3_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_HEX3_0 " "Found entity 1: DE1_SOC_HEX3_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_HEX3_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_HEX3_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400260132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soctop.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soctop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOCTop " "Found entity 1: DE1_SOCTop" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400260142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/single_port_ram.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400260151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400260151 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260152 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOCTop " "Elaborating entity \"DE1_SOCTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769400260352 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SOCTop.v(42) " "Output port \"LEDR\" at DE1_SOCTop.v(42) has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1769400260353 "|DE1_SOCTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC DE1_SOC:u0 " "Elaborating entity \"DE1_SOC\" for hierarchy \"DE1_SOC:u0\"" {  } { { "DE1_SOCTop.v" "u0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_HEX3_0 DE1_SOC:u0\|DE1_SOC_HEX3_0:hex3_0 " "Elaborating entity \"DE1_SOC_HEX3_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_HEX3_0:hex3_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "hex3_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_HEX5_4 DE1_SOC:u0\|DE1_SOC_HEX5_4:hex5_4 " "Elaborating entity \"DE1_SOC_HEX5_4\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_HEX5_4:hex5_4\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "hex5_4" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_KEYS DE1_SOC:u0\|DE1_SOC_KEYS:keys " "Elaborating entity \"DE1_SOC_KEYS\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_KEYS:keys\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "keys" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_LEDS DE1_SOC:u0\|DE1_SOC_LEDS:leds " "Elaborating entity \"DE1_SOC_LEDS\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_LEDS:leds\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "leds" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_dma_0 DE1_SOC:u0\|DE1_SOC_dma_0:dma_0 " "Elaborating entity \"DE1_SOC_dma_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "dma_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_dma_0_read_data_mux DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_read_data_mux:the_DE1_SOC_dma_0_read_data_mux " "Elaborating entity \"DE1_SOC_dma_0_read_data_mux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_read_data_mux:the_DE1_SOC_dma_0_read_data_mux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "the_DE1_SOC_dma_0_read_data_mux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_dma_0_byteenables DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_byteenables:the_DE1_SOC_dma_0_byteenables " "Elaborating entity \"DE1_SOC_dma_0_byteenables\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_byteenables:the_DE1_SOC_dma_0_byteenables\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "the_DE1_SOC_dma_0_byteenables" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_dma_0_fifo_module DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module " "Elaborating entity \"DE1_SOC_dma_0_fifo_module\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "the_DE1_SOC_dma_0_fifo_module" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_dma_0_fifo_module_fifo_ram_module DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram " "Elaborating entity \"DE1_SOC_dma_0_fifo_module_fifo_ram_module\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "DE1_SOC_dma_0_fifo_module_fifo_ram" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "lpm_ram_dp_component" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 265 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400260677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400260677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400260677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400260677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400260677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400260677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 6 " "Parameter \"lpm_widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400260677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400260677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400260677 ""}  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 265 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769400260677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260823 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 265 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260980 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } } { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 265 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400260995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nj02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nj02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nj02 " "Found entity 1: altsyncram_nj02" {  } { { "db/altsyncram_nj02.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/altsyncram_nj02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400261079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400261079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nj02 DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nj02:auto_generated " "Elaborating entity \"altsyncram_nj02\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_fifo_module:the_DE1_SOC_dma_0_fifo_module\|DE1_SOC_dma_0_fifo_module_fifo_ram_module:DE1_SOC_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nj02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_dma_0_mem_read DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_mem_read:the_DE1_SOC_dma_0_mem_read " "Elaborating entity \"DE1_SOC_dma_0_mem_read\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_mem_read:the_DE1_SOC_dma_0_mem_read\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "the_DE1_SOC_dma_0_mem_read" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_dma_0_mem_write DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_mem_write:the_DE1_SOC_dma_0_mem_write " "Elaborating entity \"DE1_SOC_dma_0_mem_write\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_dma_0:dma_0\|DE1_SOC_dma_0_mem_write:the_DE1_SOC_dma_0_mem_write\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" "the_DE1_SOC_dma_0_mem_write" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_dma_0.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_hps_0 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0 " "Elaborating entity \"DE1_SOC_hps_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "hps_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_hps_0_fpga_interfaces DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"DE1_SOC_hps_0_fpga_interfaces\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" "fpga_interfaces" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_hps_0_hps_io DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io " "Elaborating entity \"DE1_SOC_hps_0_hps_io\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" "hps_io" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_hps_0_hps_io_border DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border " "Elaborating entity \"DE1_SOC_hps_0_hps_io_border\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io.v" "border" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769400261355 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1769400261355 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261370 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400261372 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261410 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1769400261413 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769400261413 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1769400261418 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1769400261418 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261481 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769400261482 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769400261482 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261499 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1769400261504 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400261921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400261921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400261921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400261921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400261921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400261921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400261921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400261921 ""}  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769400261921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400261980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400261980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400261986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400262014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400262029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400262046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400262174 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1769400262175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400262188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769400262218 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769400262218 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769400262218 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769400262218 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769400262218 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769400262218 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400262537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400262551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_jtag_uart_0 DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"DE1_SOC_jtag_uart_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "jtag_uart_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400262566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_jtag_uart_0_scfifo_w DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w " "Elaborating entity \"DE1_SOC_jtag_uart_0_scfifo_w\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "the_DE1_SOC_jtag_uart_0_scfifo_w" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400262582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "wfifo" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400262815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400262822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400262822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400262822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400262822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400262822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400262822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400262822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400262822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400262822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400262822 ""}  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769400262822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400262888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400262888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400262893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400262926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400262926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400262935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400262962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400262962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400262976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400263034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400263034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400263048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400263112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400263112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400263124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400263185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400263185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400263196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_jtag_uart_0_scfifo_r DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_r:the_DE1_SOC_jtag_uart_0_scfifo_r " "Elaborating entity \"DE1_SOC_jtag_uart_0_scfifo_r\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_r:the_DE1_SOC_jtag_uart_0_scfifo_r\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "the_DE1_SOC_jtag_uart_0_scfifo_r" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400263245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "DE1_SOC_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400263632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400263654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400263654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400263654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400263654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400263654 ""}  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769400263654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400264231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400264385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_rs232_0 DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0 " "Elaborating entity \"DE1_SOC_rs232_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "rs232_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400264443 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity DE1_SOC_rs232_0.v(104) " "Verilog HDL or VHDL warning at DE1_SOC_rs232_0.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769400264443 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" "RS232_In_Deserializer" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400264459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "DE1_SOC/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400264473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "DE1_SOC/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769400264473 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "DE1_SOC/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400264488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400264719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400264727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400264727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400264727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400264727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400264727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400264727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400264727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400264727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400264727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400264727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400264727 ""}  } { { "DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769400264727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q9a1 " "Found entity 1: scfifo_q9a1" {  } { { "db/scfifo_q9a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/scfifo_q9a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400264796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400264796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q9a1 DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated " "Elaborating entity \"scfifo_q9a1\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400264802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d1a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d1a1 " "Found entity 1: a_dpfifo_d1a1" {  } { { "db/a_dpfifo_d1a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_d1a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400264832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400264832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d1a1 DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo " "Elaborating entity \"a_dpfifo_d1a1\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\"" {  } { { "db/scfifo_q9a1.tdf" "dpfifo" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/scfifo_q9a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400264842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t0i1 " "Found entity 1: altsyncram_t0i1" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/altsyncram_t0i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400264902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400264902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t0i1 DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram " "Elaborating entity \"altsyncram_t0i1\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\"" {  } { { "db/a_dpfifo_d1a1.tdf" "FIFOram" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_d1a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400264914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400264981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400264981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d1a1.tdf" "almost_full_comparer" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_d1a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400264993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_d1a1.tdf" "three_comparison" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_d1a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400265014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400265070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400265070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d1a1.tdf" "rd_ptr_msb" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_d1a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400265083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400265144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400265144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_d1a1.tdf" "usedw_counter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_d1a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400265156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400265217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400265217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_d1a1.tdf" "wr_ptr" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_d1a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400265227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" "RS232_Out_Serializer" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400265262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram DE1_SOC:u0\|single_port_ram:single_port_ram_0 " "Elaborating entity \"single_port_ram\" for hierarchy \"DE1_SOC:u0\|single_port_ram:single_port_ram_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "single_port_ram_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400265551 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg single_port_ram.v(33) " "Verilog HDL or VHDL warning at single_port_ram.v(33): object \"addr_reg\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/single_port_ram.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/single_port_ram.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769400265552 "|DE1_SOCTop|DE1_SOC:u0|single_port_ram:single_port_ram_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid single_port_ram.v(36) " "Verilog HDL or VHDL warning at single_port_ram.v(36): object \"valid\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/single_port_ram.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/single_port_ram.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769400265552 "|DE1_SOCTop|DE1_SOC:u0|single_port_ram:single_port_ram_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_sys_sdram_pll_0 DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"DE1_SOC_sys_sdram_pll_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "sys_sdram_pll_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400265573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_sys_sdram_pll_0_sys_pll DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll " "Elaborating entity \"DE1_SOC_sys_sdram_pll_0_sys_pll\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" "sys_pll" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400265585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" "altera_pll_i" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400265672 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1769400265686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400265696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769400265696 ""}  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769400265696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" "reset_from_locked" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400265714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE1_SOC_mm_interconnect_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "mm_interconnect_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400265725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_write_master_translator\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "dma_0_write_master_translator" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400265914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400265936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:single_port_ram_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:single_port_ram_0_avalon_slave_0_translator\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "single_port_ram_0_avalon_slave_0_translator" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400265955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400265974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_write_master_agent\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "dma_0_write_master_agent" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router:router " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router:router\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "router" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router:router\|DE1_SOC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router:router\|DE1_SOC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router_002 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router_002\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_002:router_002\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "router_002" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router_002_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_002:router_002\|DE1_SOC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_002:router_002\|DE1_SOC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router_003 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router_003\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_003:router_003\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "router_003" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router_003_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_003:router_003\|DE1_SOC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_003:router_003\|DE1_SOC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router_004 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router_004\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_004:router_004\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "router_004" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router_004_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_004:router_004\|DE1_SOC_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router_004_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_004:router_004\|DE1_SOC_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_limiter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_burst_adapter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_cmd_demux DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SOC_mm_interconnect_0_cmd_demux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_cmd_demux_002 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"DE1_SOC_mm_interconnect_0_cmd_demux_002\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_cmd_mux DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SOC_mm_interconnect_0_cmd_mux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_cmd_mux_001 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"DE1_SOC_mm_interconnect_0_cmd_mux_001\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_mux_001.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_rsp_demux DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SOC_mm_interconnect_0_rsp_demux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_rsp_demux_001 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"DE1_SOC_mm_interconnect_0_rsp_demux_001\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_rsp_mux DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SOC_mm_interconnect_0_rsp_mux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_rsp_mux_002 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"DE1_SOC_mm_interconnect_0_rsp_mux_002\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_rsp_width_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_rsp_width_adapter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266880 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769400266889 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769400266891 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769400266891 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_cmd_width_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_cmd_width_adapter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266952 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769400266965 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769400266965 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_0_avalon_jtag_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400266992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_avalon_st_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE1_SOC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1 DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"DE1_SOC_mm_interconnect_1\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "mm_interconnect_1" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "rs232_0_avalon_rs232_slave_translator" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:dma_0_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:dma_0_control_port_slave_translator\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "dma_0_control_port_slave_translator" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hex5_4_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hex5_4_s1_translator\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "hex5_4_s1_translator" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 1117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "rs232_0_avalon_rs232_slave_agent" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "rs232_0_avalon_rs232_slave_agent_rsp_fifo" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_router DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router:router " "Elaborating entity \"DE1_SOC_mm_interconnect_1_router\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router:router\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "router" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 2129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_router_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router:router\|DE1_SOC_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_1_router_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router:router\|DE1_SOC_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_router_002 DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"DE1_SOC_mm_interconnect_1_router_002\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router_002:router_002\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "router_002" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 2161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_router_002_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router_002:router_002\|DE1_SOC_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_1_router_002_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router_002:router_002\|DE1_SOC_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 2291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:rs232_0_avalon_rs232_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:rs232_0_avalon_rs232_slave_burst_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "rs232_0_avalon_rs232_slave_burst_adapter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 2391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:rs232_0_avalon_rs232_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:rs232_0_avalon_rs232_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:rs232_0_avalon_rs232_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:rs232_0_avalon_rs232_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:rs232_0_avalon_rs232_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:rs232_0_avalon_rs232_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:rs232_0_avalon_rs232_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:rs232_0_avalon_rs232_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:rs232_0_avalon_rs232_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:rs232_0_avalon_rs232_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:rs232_0_avalon_rs232_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:rs232_0_avalon_rs232_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400267835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_cmd_demux DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SOC_mm_interconnect_1_cmd_demux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 2688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400268411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_cmd_mux DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SOC_mm_interconnect_1_cmd_mux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400268435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_rsp_demux DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SOC_mm_interconnect_1_rsp_demux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 2896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400268539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_rsp_mux DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SOC_mm_interconnect_1_rsp_mux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 3058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400268577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400268611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400268623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_2 DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"DE1_SOC_mm_interconnect_2\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "mm_interconnect_2" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400268716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:dma_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:dma_0_read_master_translator\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" "dma_0_read_master_translator" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400268811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:dma_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:dma_0_read_master_agent\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" "dma_0_read_master_agent" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400268835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_sdram0_data_agent\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" "hps_0_f2h_sdram0_data_agent" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400268851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(442) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(442): truncated value with size 8 to match size of target (2)" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769400268856 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_sdram0_data_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(675) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(675): truncated value with size 8 to match size of target (2)" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769400268859 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_sdram0_data_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_sdram0_data_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_sdram0_data_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400268889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400268903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_sdram0_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_sdram0_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400268923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_2_router DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|DE1_SOC_mm_interconnect_2_router:router " "Elaborating entity \"DE1_SOC_mm_interconnect_2_router\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|DE1_SOC_mm_interconnect_2_router:router\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" "router" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400269124 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address DE1_SOC_mm_interconnect_2_router.sv(154) " "Verilog HDL or VHDL warning at DE1_SOC_mm_interconnect_2_router.sv(154): object \"address\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769400269141 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_2:mm_interconnect_2|DE1_SOC_mm_interconnect_2_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_2_router_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|DE1_SOC_mm_interconnect_2_router:router\|DE1_SOC_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_2_router_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|DE1_SOC_mm_interconnect_2_router:router\|DE1_SOC_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400269155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_2_router_001 DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|DE1_SOC_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"DE1_SOC_mm_interconnect_2_router_001\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|DE1_SOC_mm_interconnect_2_router_001:router_001\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" "router_001" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400269165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_2_router_001_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|DE1_SOC_mm_interconnect_2_router_001:router_001\|DE1_SOC_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_2_router_001_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|DE1_SOC_mm_interconnect_2_router_001:router_001\|DE1_SOC_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400269180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:dma_0_read_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:dma_0_read_master_limiter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" "dma_0_read_master_limiter" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400269199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_2_cmd_demux DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|DE1_SOC_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SOC_mm_interconnect_2_cmd_demux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|DE1_SOC_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400269221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_2_cmd_mux DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|DE1_SOC_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SOC_mm_interconnect_2_cmd_mux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|DE1_SOC_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400269235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_2_rsp_demux DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|DE1_SOC_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SOC_mm_interconnect_2_rsp_demux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|DE1_SOC_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" "rsp_demux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400269253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_2_rsp_mux DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|DE1_SOC_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SOC_mm_interconnect_2_rsp_mux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|DE1_SOC_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400269270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" "crosser" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_2.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400269300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE1_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400269316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "DE1_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400269393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SOC:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SOC:u0\|altera_reset_controller:rst_controller\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "rst_controller" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400269465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SOC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SOC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE1_SOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400269476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SOC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SOC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE1_SOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400269487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram single_port_ram:u1 " "Elaborating entity \"single_port_ram\" for hierarchy \"single_port_ram:u1\"" {  } { { "DE1_SOCTop.v" "u1" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400269521 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg single_port_ram.v(33) " "Verilog HDL or VHDL warning at single_port_ram.v(33): object \"addr_reg\" assigned a value but never read" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/single_port_ram.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769400269521 "|DE1_SOCTop|single_port_ram:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid single_port_ram.v(36) " "Verilog HDL or VHDL warning at single_port_ram.v(36): object \"valid\" assigned a value but never read" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/single_port_ram.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769400269522 "|DE1_SOCTop|single_port_ram:u1"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1769400272537 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2026.01.25.23:04:35 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl " "2026.01.25.23:04:35 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400275669 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400277474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400277588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400279267 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400279349 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400279427 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400279531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400279534 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400279535 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1769400280245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/alt_sld_fab.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/ip/sld5d2bcf66/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400280519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400280519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400280600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400280600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400280635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400280635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400280697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400280697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400280787 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400280787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400280787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769400280857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400280857 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\|q_b\[0\] " "Synthesized away node \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/altsyncram_t0i1.tdf" 37 2 0 } } { "db/a_dpfifo_d1a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_d1a1.tdf" 45 2 0 } } { "db/scfifo_q9a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/scfifo_q9a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" 271 0 0 } } { "DE1_SOC/synthesis/DE1_SOC.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 480 0 0 } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400282532 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\|q_b\[1\] " "Synthesized away node \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/altsyncram_t0i1.tdf" 67 2 0 } } { "db/a_dpfifo_d1a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_d1a1.tdf" 45 2 0 } } { "db/scfifo_q9a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/scfifo_q9a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" 271 0 0 } } { "DE1_SOC/synthesis/DE1_SOC.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 480 0 0 } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400282532 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\|q_b\[2\] " "Synthesized away node \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/altsyncram_t0i1.tdf" 97 2 0 } } { "db/a_dpfifo_d1a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_d1a1.tdf" 45 2 0 } } { "db/scfifo_q9a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/scfifo_q9a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" 271 0 0 } } { "DE1_SOC/synthesis/DE1_SOC.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 480 0 0 } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400282532 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\|q_b\[3\] " "Synthesized away node \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/altsyncram_t0i1.tdf" 127 2 0 } } { "db/a_dpfifo_d1a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_d1a1.tdf" 45 2 0 } } { "db/scfifo_q9a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/scfifo_q9a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" 271 0 0 } } { "DE1_SOC/synthesis/DE1_SOC.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 480 0 0 } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400282532 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\|q_b\[4\] " "Synthesized away node \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/altsyncram_t0i1.tdf" 157 2 0 } } { "db/a_dpfifo_d1a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_d1a1.tdf" 45 2 0 } } { "db/scfifo_q9a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/scfifo_q9a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" 271 0 0 } } { "DE1_SOC/synthesis/DE1_SOC.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 480 0 0 } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400282532 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\|q_b\[5\] " "Synthesized away node \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/altsyncram_t0i1.tdf" 187 2 0 } } { "db/a_dpfifo_d1a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_d1a1.tdf" 45 2 0 } } { "db/scfifo_q9a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/scfifo_q9a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" 271 0 0 } } { "DE1_SOC/synthesis/DE1_SOC.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 480 0 0 } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400282532 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\|q_b\[6\] " "Synthesized away node \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/altsyncram_t0i1.tdf" 217 2 0 } } { "db/a_dpfifo_d1a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_d1a1.tdf" 45 2 0 } } { "db/scfifo_q9a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/scfifo_q9a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" 271 0 0 } } { "DE1_SOC/synthesis/DE1_SOC.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 480 0 0 } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400282532 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\|q_b\[7\] " "Synthesized away node \"DE1_SOC:u0\|DE1_SOC_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/altsyncram_t0i1.tdf" 247 2 0 } } { "db/a_dpfifo_d1a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/a_dpfifo_d1a1.tdf" 45 2 0 } } { "db/scfifo_q9a1.tdf" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/db/scfifo_q9a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_rs232_0.v" 271 0 0 } } { "DE1_SOC/synthesis/DE1_SOC.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 480 0 0 } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400282532 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1769400282532 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1769400282532 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1769400287527 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[8\] " "bidirectional pin \"HPS_DDR3_DQ\[8\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[9\] " "bidirectional pin \"HPS_DDR3_DQ\[9\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[10\] " "bidirectional pin \"HPS_DDR3_DQ\[10\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[11\] " "bidirectional pin \"HPS_DDR3_DQ\[11\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[12\] " "bidirectional pin \"HPS_DDR3_DQ\[12\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[13\] " "bidirectional pin \"HPS_DDR3_DQ\[13\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[14\] " "bidirectional pin \"HPS_DDR3_DQ\[14\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[15\] " "bidirectional pin \"HPS_DDR3_DQ\[15\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[16\] " "bidirectional pin \"HPS_DDR3_DQ\[16\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[17\] " "bidirectional pin \"HPS_DDR3_DQ\[17\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[18\] " "bidirectional pin \"HPS_DDR3_DQ\[18\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[19\] " "bidirectional pin \"HPS_DDR3_DQ\[19\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[20\] " "bidirectional pin \"HPS_DDR3_DQ\[20\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[21\] " "bidirectional pin \"HPS_DDR3_DQ\[21\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[22\] " "bidirectional pin \"HPS_DDR3_DQ\[22\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[23\] " "bidirectional pin \"HPS_DDR3_DQ\[23\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[24\] " "bidirectional pin \"HPS_DDR3_DQ\[24\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[25\] " "bidirectional pin \"HPS_DDR3_DQ\[25\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[26\] " "bidirectional pin \"HPS_DDR3_DQ\[26\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[27\] " "bidirectional pin \"HPS_DDR3_DQ\[27\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[28\] " "bidirectional pin \"HPS_DDR3_DQ\[28\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[29\] " "bidirectional pin \"HPS_DDR3_DQ\[29\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[30\] " "bidirectional pin \"HPS_DDR3_DQ\[30\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[31\] " "bidirectional pin \"HPS_DDR3_DQ\[31\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[1\] " "bidirectional pin \"HPS_DDR3_DQS_N\[1\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[2\] " "bidirectional pin \"HPS_DDR3_DQS_N\[2\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[3\] " "bidirectional pin \"HPS_DDR3_DQS_N\[3\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[1\] " "bidirectional pin \"HPS_DDR3_DQS_P\[1\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[2\] " "bidirectional pin \"HPS_DDR3_DQS_P\[2\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[3\] " "bidirectional pin \"HPS_DDR3_DQS_P\[3\]\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769400287732 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1769400287732 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400290702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400290702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400290702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400290702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400290702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400290702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400290702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400290702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400290702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400290702 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1769400290702 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769400290702 "|DE1_SOCTop|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769400290702 "|DE1_SOCTop|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[1\] GND " "Pin \"HPS_DDR3_DM\[1\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769400290702 "|DE1_SOCTop|HPS_DDR3_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[2\] GND " "Pin \"HPS_DDR3_DM\[2\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769400290702 "|DE1_SOCTop|HPS_DDR3_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[3\] GND " "Pin \"HPS_DDR3_DM\[3\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769400290702 "|DE1_SOCTop|HPS_DDR3_DM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769400290702 "|DE1_SOCTop|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769400290702 "|DE1_SOCTop|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769400290702 "|DE1_SOCTop|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769400290702 "|DE1_SOCTop|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769400290702 "|DE1_SOCTop|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769400290702 "|DE1_SOCTop|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769400290702 "|DE1_SOCTop|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769400290702 "|DE1_SOCTop|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769400290702 "|DE1_SOCTop|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769400290702 "|DE1_SOCTop|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs232_if_txd GND " "Pin \"rs232_if_txd\" is stuck at GND" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769400290702 "|DE1_SOCTop|rs232_if_txd"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1769400290702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400291025 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "962 " "962 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1769400293419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "DE1_SOC_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"DE1_SOC_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400293760 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400294216 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC.map.smsg " "Generated suppressed messages file C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400295976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "22 0 2 0 0 " "Adding 22 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769400490713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769400490713 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1769400490999 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1769400490999 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1769400491009 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1769400491009 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs232_if_rxd " "No output dependent on input pin \"rs232_if_rxd\"" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769400491390 "|DE1_SOCTop|rs232_if_rxd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1769400491390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5743 " "Implemented 5743 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769400491407 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769400491407 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "41 " "Implemented 41 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1769400491407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5285 " "Implemented 5285 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769400491407 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1769400491407 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1769400491407 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1769400491407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769400491407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5258 " "Peak virtual memory: 5258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769400491540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 25 23:08:11 2026 " "Processing ended: Sun Jan 25 23:08:11 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769400491540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:09 " "Elapsed time: 00:04:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769400491540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:28 " "Total CPU time (on all processors): 00:04:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769400491540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769400491540 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1769400494643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769400494648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 25 23:08:12 2026 " "Processing started: Sun Jan 25 23:08:12 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769400494648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1769400494648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1769400494648 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1769400494791 ""}
{ "Info" "0" "" "Project  = DE1_SOC" {  } {  } 0 0 "Project  = DE1_SOC" 0 0 "Fitter" 0 0 1769400494792 ""}
{ "Info" "0" "" "Revision = DE1_SOC" {  } {  } 0 0 "Revision = DE1_SOC" 0 0 "Fitter" 0 0 1769400494792 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1769400495037 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SOC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SOC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1769400495078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1769400495122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1769400495122 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1769400495209 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1769400495209 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1769400495643 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1769400495674 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1769400501328 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1769400501491 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "93 103 " "No exact pin location assignment(s) for 93 pins of 103 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1769400501752 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1769400501760 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1769400501760 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1769400514932 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 6 global CLKCTRL_G11 " "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1769400515895 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2684 global CLKCTRL_G0 " "DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2684 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1769400515895 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 229 global CLKCTRL_G6 " "DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 229 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1769400515895 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1769400515895 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769400515896 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1769400520380 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1769400520380 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE1_SOC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1769400520418 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE1_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1769400520432 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1769400520442 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1769400520449 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1769400520709 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1769400520709 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1769400520709 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1769400520709 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1769400520710 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1769400520710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520721 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520722 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520722 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1769400520725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520727 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520727 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520728 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520728 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520729 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520730 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520731 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520732 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520732 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520733 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520733 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520734 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520734 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520735 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520735 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520735 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520735 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520736 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520737 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520738 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520738 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520739 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520739 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520740 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520740 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520741 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520741 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520744 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520744 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520745 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520745 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520746 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520746 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520746 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520746 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520747 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520747 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520748 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520749 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520749 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520750 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520750 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520750 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520750 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520751 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520751 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520752 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520752 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520753 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520753 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520753 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520753 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520754 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520754 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520754 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520754 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1769400520755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400520755 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1769400520755 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SOC.SDC " "Synopsys Design Constraints File file not found: 'DE1_SOC.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1769400520757 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1769400520778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1769400520778 "|DE1_SOCTop|CLOCK_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400520780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400520780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400520780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400520780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400520780 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1769400520780 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1769400520867 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1769400520867 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1769400520881 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1769400520881 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400520881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400520881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400520881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400520881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400520881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400520881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400520881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400520881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400520881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400520881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400520881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400520881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400520881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400520881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400520881 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400520881 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1769400520881 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1769400520882 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769400520882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769400520882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769400520882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   3.333 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769400520882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   3.333 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769400520882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_CK_N " "   3.333 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769400520882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_CK_P " "   3.333 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769400520882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_N\[0\]_OUT " "   3.333 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769400520882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_P\[0\]_IN " "   3.333 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769400520882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_P\[0\]_OUT " "   3.333 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769400520882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   3.333 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769400520882 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1769400520882 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1769400521055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1769400521083 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1769400521085 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1769400521092 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1769400521111 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1769400521127 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1769400521127 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1769400521135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1769400521855 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1769400521865 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1769400521865 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1769400522255 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1769400522255 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769400522256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1769400525862 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1769400527326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769400535362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1769400543068 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1769400546988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769400546988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1769400551258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X45_Y46 X55_Y57 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X45_Y46 to location X55_Y57" {  } { { "loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X45_Y46 to location X55_Y57"} { { 12 { 0 ""} 45 46 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1769400556292 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1769400556292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1769400558795 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1769400558795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769400558800 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.77 " "Total time spent on timing analysis during the Fitter is 2.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1769400565740 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1769400565841 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1769400567270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1769400567273 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1769400568683 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769400579816 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1769400580252 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "31 " "Following 31 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[8\] a permanently disabled " "Pin HPS_DDR3_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[9\] a permanently disabled " "Pin HPS_DDR3_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[10\] a permanently disabled " "Pin HPS_DDR3_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[11\] a permanently disabled " "Pin HPS_DDR3_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[12\] a permanently disabled " "Pin HPS_DDR3_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[13\] a permanently disabled " "Pin HPS_DDR3_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[14\] a permanently disabled " "Pin HPS_DDR3_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[15\] a permanently disabled " "Pin HPS_DDR3_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[16\] a permanently disabled " "Pin HPS_DDR3_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[17\] a permanently disabled " "Pin HPS_DDR3_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[18\] a permanently disabled " "Pin HPS_DDR3_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[19\] a permanently disabled " "Pin HPS_DDR3_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[20\] a permanently disabled " "Pin HPS_DDR3_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[21\] a permanently disabled " "Pin HPS_DDR3_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[22\] a permanently disabled " "Pin HPS_DDR3_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[23\] a permanently disabled " "Pin HPS_DDR3_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[24\] a permanently disabled " "Pin HPS_DDR3_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[25\] a permanently disabled " "Pin HPS_DDR3_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[26\] a permanently disabled " "Pin HPS_DDR3_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[27\] a permanently disabled " "Pin HPS_DDR3_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[28\] a permanently disabled " "Pin HPS_DDR3_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[29\] a permanently disabled " "Pin HPS_DDR3_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[30\] a permanently disabled " "Pin HPS_DDR3_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[31\] a permanently disabled " "Pin HPS_DDR3_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1769400580281 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1769400580281 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1769400580283 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1769400580283 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1769400580283 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1769400580283 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1769400580283 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1769400580283 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1769400580283 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1769400580283 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1769400580283 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1769400580283 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1769400580283 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1769400580283 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1769400580283 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1769400580283 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1769400580283 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1769400580283 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1769400580283 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1769400580283 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE1_SOCTop.v" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOCTop.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1769400580283 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1769400580283 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1769400580283 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC.fit.smsg " "Generated suppressed messages file C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1769400580671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 152 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8645 " "Peak virtual memory: 8645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769400582838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 25 23:09:42 2026 " "Processing ended: Sun Jan 25 23:09:42 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769400582838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769400582838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:32 " "Total CPU time (on all processors): 00:05:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769400582838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1769400582838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1769400584255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769400584260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 25 23:09:44 2026 " "Processing started: Sun Jan 25 23:09:44 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769400584260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1769400584260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1769400584260 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1769400593708 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1769400595183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769400595292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 25 23:09:55 2026 " "Processing ended: Sun Jan 25 23:09:55 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769400595292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769400595292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769400595292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1769400595292 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1769400596024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1769400598358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769400598362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 25 23:09:56 2026 " "Processing started: Sun Jan 25 23:09:56 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769400598362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1769400598362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SOC -c DE1_SOC " "Command: quartus_sta DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1769400598363 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1769400598491 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1769400600890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400600928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400600928 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1769400601918 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1769400601918 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE1_SOC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1769400601952 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE1_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1769400601965 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1769400601975 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1769400602003 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1769400602003 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1769400602255 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1769400602268 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1769400602268 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1769400602268 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1769400602268 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1769400602269 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1769400602269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602281 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602282 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602282 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1769400602283 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1769400602285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602287 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602287 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602287 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602288 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602288 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602289 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602291 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602291 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602292 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602293 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602293 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602294 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602294 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602295 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602296 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602297 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602297 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602298 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602298 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602299 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602299 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602300 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602301 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602301 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602303 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602304 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602304 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602305 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602305 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602306 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602306 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602307 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602308 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602309 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602309 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602310 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602310 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602311 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602312 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602312 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602313 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602313 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602314 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at DE1_SOC_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SOC_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SOC_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1769400602314 ""}  } { { "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/khanm/OneDrive/Documents/GitHub/DigitalAnnealer/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1769400602314 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SOC.SDC " "Synopsys Design Constraints File file not found: 'DE1_SOC.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1769400602316 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1769400602335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1769400602335 "|DE1_SOCTop|CLOCK_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400602337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400602337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400602337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400602337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400602337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1769400602337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400602425 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1769400602426 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1769400602438 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400602438 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400602439 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400602439 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400602439 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400602439 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400602439 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400602439 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400602439 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400602439 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400602439 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400602439 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400602439 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400602439 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400602439 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400602439 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400602439 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400602439 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1769400602439 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1769400602440 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1769400602460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.563 " "Worst-case setup slack is 2.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.563               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.563               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.762               0.000 altera_reserved_tck  " "   12.762               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400602486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 altera_reserved_tck  " "    0.511               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400602490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.041 " "Worst-case recovery slack is 5.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.041               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.041               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.158               0.000 altera_reserved_tck  " "   14.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400602500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.988 " "Worst-case removal slack is 0.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.988               0.000 altera_reserved_tck  " "    0.988               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.063               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400602504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.025 " "Worst-case minimum pulse width slack is 1.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.025               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.039               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.039               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.786               0.000 altera_reserved_tck  " "   15.786               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400602513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400602513 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1769400602653 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1769400602877 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.563 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.563" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603481 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603481 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603481 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603481 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603481 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400603481 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603524 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400603524 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.041 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.041" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603553 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400603553 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.063 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.063" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400603583 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400603583 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1769400603626 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1769400603626 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  1.016   0.99" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  1.016   0.99" 0 0 "Timing Analyzer" 0 0 1769400603626 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.774     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.774     --" 0 0 "Timing Analyzer" 0 0 1769400603626 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  2.563  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  2.563  0.143" 0 0 "Timing Analyzer" 0 0 1769400603626 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  5.041  1.063" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  5.041  1.063" 0 0 "Timing Analyzer" 0 0 1769400603626 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.838  0.694" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.838  0.694" 0 0 "Timing Analyzer" 0 0 1769400603626 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.803  0.803" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.803  0.803" 0 0 "Timing Analyzer" 0 0 1769400603626 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.405  0.358" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.405  0.358" 0 0 "Timing Analyzer" 0 0 1769400603626 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.431  0.431" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.431  0.431" 0 0 "Timing Analyzer" 0 0 1769400603626 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1769400603768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1769400603818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1769400608423 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1769400608788 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1769400608788 "|DE1_SOCTop|CLOCK_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400608790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400608790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400608790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400608790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400608790 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1769400608790 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400608827 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1769400608827 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1769400608837 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400608837 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400608838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400608838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400608838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400608838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400608838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400608838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400608838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400608838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400608838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400608838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400608838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400608838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400608838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400608838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400608838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400608838 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1769400608838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.560 " "Worst-case setup slack is 2.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.560               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.560               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.810               0.000 altera_reserved_tck  " "   12.810               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400608883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 altera_reserved_tck  " "    0.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400608903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.134 " "Worst-case recovery slack is 5.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.134               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.134               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.264               0.000 altera_reserved_tck  " "   14.264               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400608923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.941 " "Worst-case removal slack is 0.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.941               0.000 altera_reserved_tck  " "    0.941               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.012               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400608943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.030 " "Worst-case minimum pulse width slack is 1.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.030               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.046               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.796               0.000 altera_reserved_tck  " "   15.796               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400608962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400608962 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1769400609137 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1769400609370 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.560 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.560" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400609934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400609934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400609934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400609934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400609934 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400609934 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400609982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400609982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400609982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400609982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400609982 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400609982 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.134 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.134" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400610032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400610032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400610032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400610032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400610032 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400610032 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.012 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.012" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400610075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400610075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400610075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400610075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400610075 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400610075 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1769400610138 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1769400610138 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  1.009  0.984" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  1.009  0.984" 0 0 "Timing Analyzer" 0 0 1769400610138 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.801     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.801     --" 0 0 "Timing Analyzer" 0 0 1769400610138 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|   2.56  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|   2.56  0.162" 0 0 "Timing Analyzer" 0 0 1769400610138 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  5.134  1.012" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  5.134  1.012" 0 0 "Timing Analyzer" 0 0 1769400610138 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.844  0.733" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.844  0.733" 0 0 "Timing Analyzer" 0 0 1769400610138 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|   0.79   0.79" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|   0.79   0.79" 0 0 "Timing Analyzer" 0 0 1769400610138 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.421  0.374" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.421  0.374" 0 0 "Timing Analyzer" 0 0 1769400610138 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.444  0.444" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.444  0.444" 0 0 "Timing Analyzer" 0 0 1769400610139 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1769400610312 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1769400610516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1769400614651 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1769400615026 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1769400615026 "|DE1_SOCTop|CLOCK_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400615029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400615029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400615029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400615029 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400615029 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1769400615029 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400615070 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1769400615070 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1769400615081 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400615081 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400615082 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400615082 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400615082 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400615082 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400615082 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400615082 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400615082 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400615082 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400615082 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400615082 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400615082 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400615082 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400615082 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400615082 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400615082 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400615082 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1769400615082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.943 " "Worst-case setup slack is 2.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.518               0.000 altera_reserved_tck  " "   14.518               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400615120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 altera_reserved_tck  " "    0.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400615159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.393 " "Worst-case recovery slack is 5.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.393               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.393               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.228               0.000 altera_reserved_tck  " "   15.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400615200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.513 " "Worst-case removal slack is 0.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 altera_reserved_tck  " "    0.513               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.984               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400615236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.300 " "Worst-case minimum pulse width slack is 1.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.300               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.307               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.777               0.000 altera_reserved_tck  " "   15.777               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400615270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400615270 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1769400615526 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1769400615772 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616502 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400616502 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616568 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400616568 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616633 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400616633 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400616697 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400616697 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1769400616775 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1769400616775 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.058  1.028" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.058  1.028" 0 0 "Timing Analyzer" 0 0 1769400616776 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" 0 0 "Timing Analyzer" 0 0 1769400616776 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" 0 0 "Timing Analyzer" 0 0 1769400616776 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" 0 0 "Timing Analyzer" 0 0 1769400616776 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.901   0.83" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.901   0.83" 0 0 "Timing Analyzer" 0 0 1769400616776 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.902  0.902" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.902  0.902" 0 0 "Timing Analyzer" 0 0 1769400616776 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.542  0.494" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.542  0.494" 0 0 "Timing Analyzer" 0 0 1769400616776 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.501  0.501" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.501  0.501" 0 0 "Timing Analyzer" 0 0 1769400616776 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1769400616988 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1769400617401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1769400617401 "|DE1_SOCTop|CLOCK_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400617404 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400617404 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400617404 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400617404 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1769400617404 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1769400617404 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400617443 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1769400617443 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1769400617453 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400617453 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400617453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400617453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400617453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400617453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400617453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400617453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400617453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400617453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400617453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400617453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400617453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400617453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400617453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400617453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400617453 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1769400617453 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1769400617453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.943 " "Worst-case setup slack is 2.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.743               0.000 altera_reserved_tck  " "   14.743               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400617505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 altera_reserved_tck  " "    0.253               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400617561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.491 " "Worst-case recovery slack is 5.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.491               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.491               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.432               0.000 altera_reserved_tck  " "   15.432               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400617620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.455 " "Worst-case removal slack is 0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 altera_reserved_tck  " "    0.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.889               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400617680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.304 " "Worst-case minimum pulse width slack is 1.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.304               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.311               0.000 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.795               0.000 altera_reserved_tck  " "   15.795               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769400617736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769400617736 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1769400618108 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1769400618348 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619392 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400619392 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619472 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400619472 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619555 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400619555 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1769400619638 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769400619638 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1769400619737 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1769400619737 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  1.036  1.054" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  1.036  1.054" 0 0 "Timing Analyzer" 0 0 1769400619738 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" 0 0 "Timing Analyzer" 0 0 1769400619738 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" 0 0 "Timing Analyzer" 0 0 1769400619738 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" 0 0 "Timing Analyzer" 0 0 1769400619738 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.898  0.858" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.898  0.858" 0 0 "Timing Analyzer" 0 0 1769400619738 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" 0 0 "Timing Analyzer" 0 0 1769400619738 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.542  0.495" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.542  0.495" 0 0 "Timing Analyzer" 0 0 1769400619738 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.514  0.514" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.514  0.514" 0 0 "Timing Analyzer" 0 0 1769400619738 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1769400622133 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1769400622134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 111 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5799 " "Peak virtual memory: 5799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769400622791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 25 23:10:22 2026 " "Processing ended: Sun Jan 25 23:10:22 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769400622791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769400622791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769400622791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1769400622791 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 387 s " "Quartus Prime Full Compilation was successful. 0 errors, 387 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1769400624508 ""}
