<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>pentek.com</spirit:vendor>
  <spirit:library>px_ip</spirit:library>
  <spirit:name>px_axi4_2_pciepkt</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axis_pcie_rq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_pcie_rq_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_pcie_rq_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_pcie_rq_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_pcie_rq_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_pcie_rq_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_pcie_rq_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_mm2s</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi_mm2s"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_mm2s_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">m_axis_pcie_rq:s_axi_mm2s</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axi_mm2s</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.data_axi_addr_width&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">16777216T</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">512</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>px_axi4_2_pciepkt</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b1e1320e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>px_axi4_2_pciepkt</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b1e1320e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb_px_axi4_2_pciepkt</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2fdfd26d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>60fa568e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_versioninformation</spirit:name>
        <spirit:displayName>Version Information</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.versioninfo</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_versioninformation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_productguide</spirit:name>
        <spirit:displayName>Product Guide</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.productguide</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_productguide_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>009ea1de</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.channel_id_width&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_axi_addr_width&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">3</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_mm2s_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.channel_id_width&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_pcie_rq_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_pcie_rq_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_pcie_rq_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_pcie_rq_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_pcie_rq_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">136</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_pcie_rq_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>channel_id_width</spirit:name>
        <spirit:displayName>Channel Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.channel_id_width" spirit:minimum="1" spirit:maximum="16" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>data_axi_addr_width</spirit:name>
        <spirit:displayName>Data Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.data_axi_addr_width" spirit:minimum="7" spirit:maximum="64" spirit:rangeType="long">64</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/new/px_axi4_2_pciepkt.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b1e1320e</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/new/px_axi4_2_pciepkt.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim_1/new/tb_px_axi4_2_pciepkt.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/px_axi4_2_pciepkt_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_60fa568e</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_versioninformation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>doc/px_axi4_3_pciepkt_changelog.txt</spirit:name>
        <spirit:userFileType>text</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_productguide_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>doc/px_axi4_2_pciepkt.pdf</spirit:name>
        <spirit:userFileType>pdf</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Converts AXI4 Write Transactions to PCIe AXI-Stream Packets (512-bit Data, Data Aligned Mode Only)</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>channel_id_width</spirit:name>
      <spirit:displayName>Channel Id Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.channel_id_width" spirit:minimum="1" spirit:maximum="16" spirit:rangeType="long">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>data_axi_addr_width</spirit:name>
      <spirit:displayName>Data Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.data_axi_addr_width" spirit:minimum="7" spirit:maximum="64" spirit:rangeType="long">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">px_axi4_2_pciepkt_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/PentekIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>px_axi4_2_pciepkt_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:vendorDisplayName>Pentek,Inc.</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://www.pentek.com</xilinx:vendorURL>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-11-12T14:09:05Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc36020_ARCHIVE_LOCATION">c:/pentek/ip/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6451b3ee_ARCHIVE_LOCATION">c:/pentek/ip/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4199a9ea_ARCHIVE_LOCATION">c:/pentek/ip/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fac3869_ARCHIVE_LOCATION">c:/pentek/ip/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5346792_ARCHIVE_LOCATION">c:/pentek/ip/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e79355f_ARCHIVE_LOCATION">c:/pentek/ip/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e899c0_ARCHIVE_LOCATION">c:/pentek/ip/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c609c7_ARCHIVE_LOCATION">c:/pentek/ip/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60116b5c_ARCHIVE_LOCATION">c:/pentek/ip/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@590635f5_ARCHIVE_LOCATION">c:/pentek/ip/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6351e2_ARCHIVE_LOCATION">c:/pentek/ip/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da0b641_ARCHIVE_LOCATION">c:/pentek/ip/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bbcf2f6_ARCHIVE_LOCATION">c:/pentek/ip/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d2985e6_ARCHIVE_LOCATION">c:/pentek/ip/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743071a0_ARCHIVE_LOCATION">c:/pentek/ip/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d6fe6_ARCHIVE_LOCATION">c:/pentek/ip/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a12b1c8_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d611617_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7296b361_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45146f44_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4206a70d_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2213c364_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bec01a_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b153d4e_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d72b0f_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46aa9218_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56614a5f_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d87e35_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@248be956_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e84f4d6_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bae8364_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c8bcfd_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e607f7b_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469accab_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a66a3c3_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b837c80_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0f32c6_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6470cf68_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e65ee1f_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2faa9cb9_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b55ea6_ARCHIVE_LOCATION">c:/TechPubs/px_axi4_2_pciepkt_Data_Sheet/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c61dba0_ARCHIVE_LOCATION">c:/TechPubs/px_axi4_2_pciepkt_Data_Sheet/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2b5422_ARCHIVE_LOCATION">c:/TechPubs/px_axi4_2_pciepkt_Data_Sheet/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524f363c_ARCHIVE_LOCATION">c:/TechPubs/px_axi4_2_pciepkt_Data_Sheet/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211bddfc_ARCHIVE_LOCATION">c:/TechPubs/px_axi4_2_pciepkt_Data_Sheet/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d66d966_ARCHIVE_LOCATION">c:/TechPubs/px_axi4_2_pciepkt_Data_Sheet/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3368df33_ARCHIVE_LOCATION">c:/TechPubs/px_axi4_2_pciepkt_Data_Sheet/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0a958f_ARCHIVE_LOCATION">c:/TechPubs/px_axi4_2_pciepkt_Data_Sheet/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65127b3b_ARCHIVE_LOCATION">c:/TechPubs/px_axi4_2_pciepkt_Data_Sheet/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705a8ae1_ARCHIVE_LOCATION">c:/TechPubs/px_axi4_2_pciepkt_Data_Sheet/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7849460a_ARCHIVE_LOCATION">c:/TechPubs/px_axi4_2_pciepkt_Data_Sheet/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1510f9cc_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd53f04_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ab558c1_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701911ce_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9248905_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b352f17_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684e3df1_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d74b398_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f9e2c7_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252c46e6_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8f282e_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57932559_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704ddc8b_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11649a30_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc6728b_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3423e0e1_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b21b7ec_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7fba53_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a42a38a_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf90880_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_axi4_2_pciepkt/px_axi4_2_pciepkt.srcs</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="27436b24"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="913469e6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ed781a36"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="cf2433cd"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2b2cf99f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8060cbd8"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
