 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : accumulator
Version: E-2010.12-SP5-2
Date   : Tue Nov 10 07:00:32 2020
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: A[0] (input port clocked by PHI)
  Endpoint: COUT (output port clocked by PHI)
  Path Group: PHI
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  accumulator        5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock PHI (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.6580     0.6580 f
  A[0] (in)                              0.0262     0.6842 f
  U18/ZN (OAI21_X1)                      0.1420     0.8262 r
  U20/ZN (NAND3_X1)                      0.0986     0.9248 f
  U39/ZN (NAND4_X1)                      0.0880     1.0128 r
  U40/ZN (OAI221_X1)                     0.1269     1.1397 f
  COUT (out)                             0.0293     1.1690 f
  data arrival time                                 1.1690

  clock PHI (rise edge)                  1.8000     1.8000
  clock network delay (ideal)            0.0000     1.8000
  clock uncertainty                     -0.0500     1.7500
  output external delay                 -0.5660     1.1840
  data required time                                1.1840
  -----------------------------------------------------------
  data required time                                1.1840
  data arrival time                                -1.1690
  -----------------------------------------------------------
  slack (MET)                                       0.0150


1
