Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed May  1 21:26:55 2024
| Host         : DESKTOP-4RDNORI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zynq_example_top_control_sets_placed.rpt
| Design       : zynq_example_top
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   140 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             124 |           56 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             110 |           49 |
| Yes          | No                    | No                     |             348 |          104 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             214 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                Clock Signal                                |                                                                                        Enable Signal                                                                                        |                                                                                                   Set/Reset Signal                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | zynq_example_wrapper_i/zynq_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                        |                1 |              4 |         4.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                    |                3 |              4 |         1.33 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                        |                3 |              4 |         1.33 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | zynq_example_wrapper_i/zynq_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                             | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                 | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              4 |         1.33 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_i/u_Chart/is_Chart_next                                                                                                                                                           | zynq_example_wrapper_i/SS[0]                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | zynq_example_wrapper_i/zynq_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |                1 |              4 |         4.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                   |                1 |              5 |         5.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                   |                3 |              5 |         1.67 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | zynq_example_wrapper_i/zynq_example_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                           |                3 |              5 |         1.67 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                    | zynq_example_wrapper_i/zynq_example_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                     |                1 |              6 |         6.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                     | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              8 |         2.67 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                             |                3 |              8 |         2.67 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                        | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                 |                4 |              8 |         2.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                   |                6 |             10 |         1.67 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                        | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                6 |             10 |         1.67 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]       |                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                             | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                5 |             13 |         2.60 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                     | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |             15 |         3.75 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | zynq_example_wrapper_i/SS[0]                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                 |                6 |             16 |         2.67 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | zynq_example_wrapper_i/zynq_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                        |                6 |             20 |         3.33 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                                                                                                     |                5 |             20 |         4.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                                                                     |                5 |             20 |         4.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                                                     |                6 |             20 |         3.33 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                                                     |                6 |             20 |         3.33 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                                                                                                     |                9 |             26 |         2.89 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                                                                                                     |               11 |             26 |         2.36 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               17 |             31 |         1.82 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                             |                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                            | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                5 |             32 |         6.40 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                              | zynq_example_wrapper_i/zynq_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                6 |             32 |         5.33 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                                                                     |                7 |             33 |         4.71 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                                                     |                7 |             33 |         4.71 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                                                                     |               12 |             35 |         2.92 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                                                                                     |               12 |             35 |         2.92 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | zynq_example_wrapper_i/zynq_example_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                 |               16 |             52 |         3.25 |
|  zynq_example_wrapper_i/zynq_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             |                                                                                                                                                                                                                     |               56 |            127 |         2.27 |
+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


