Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 16 16:05:04 2018
| Host         : LABPRYV-D128597 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.076     -395.454                     33                   65        0.122        0.000                      0                   65        0.170        0.000                       0                    39  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {0.000 1.163}        2.326           429.923         
sys_clock                              {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0        {0.000 1.163}        2.326           430.000         
  clkfbout_design_1_clk_wiz_0_0        {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        0.124        0.000                      0                   32        0.122        0.000                      0                   32        0.170        0.000                       0                    35  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0          VIRTUAL_clk_out1_design_1_clk_wiz_0_0       -6.760      -13.471                      2                    2        1.388        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             ----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                      VIRTUAL_clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0              -13.076     -381.982                     31                   31        3.762        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 design_1_i/PWM_12b_1/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_1/inst/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 1.578ns (74.071%)  route 0.552ns (25.929%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 0.805 - 2.326 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.551    -0.916    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y56         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  design_1_i/PWM_12b_1/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.552     0.092    design_1_i/PWM_12b_1/inst/count_reg[1]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.766 r  design_1_i/PWM_12b_1/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.766    design_1_i/PWM_12b_1/inst/count_reg[0]_i_1_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.880 r  design_1_i/PWM_12b_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.880    design_1_i/PWM_12b_1/inst/count_reg[4]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.214 r  design_1_i/PWM_12b_1/inst/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.214    design_1_i/PWM_12b_1/inst/count_reg[8]_i_1_n_6
    SLICE_X32Y58         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -0.717    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.626 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.431     0.805    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y58         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[9]/C
                         clock pessimism              0.579     1.384    
                         clock uncertainty           -0.107     1.276    
    SLICE_X32Y58         FDCE (Setup_fdce_C_D)        0.062     1.338    design_1_i/PWM_12b_1/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          1.338    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 design_1_i/PWM_12b_1/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_1/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 1.557ns (73.813%)  route 0.552ns (26.187%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 0.805 - 2.326 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.551    -0.916    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y56         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  design_1_i/PWM_12b_1/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.552     0.092    design_1_i/PWM_12b_1/inst/count_reg[1]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.766 r  design_1_i/PWM_12b_1/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.766    design_1_i/PWM_12b_1/inst/count_reg[0]_i_1_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.880 r  design_1_i/PWM_12b_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.880    design_1_i/PWM_12b_1/inst/count_reg[4]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.193 r  design_1_i/PWM_12b_1/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.193    design_1_i/PWM_12b_1/inst/count_reg[8]_i_1_n_4
    SLICE_X32Y58         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -0.717    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.626 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.431     0.805    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y58         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[11]/C
                         clock pessimism              0.579     1.384    
                         clock uncertainty           -0.107     1.276    
    SLICE_X32Y58         FDCE (Setup_fdce_C_D)        0.062     1.338    design_1_i/PWM_12b_1/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          1.338    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 design_1_i/PWM_12b_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_0/inst/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.578ns (76.157%)  route 0.494ns (23.843%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 0.810 - 2.326 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.555    -0.912    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y56         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.456 r  design_1_i/PWM_12b_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.494     0.038    design_1_i/PWM_12b_0/inst/count_reg[1]
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.712 r  design_1_i/PWM_12b_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.712    design_1_i/PWM_12b_0/inst/count_reg[0]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.826 r  design_1_i/PWM_12b_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.826    design_1_i/PWM_12b_0/inst/count_reg[4]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.160 r  design_1_i/PWM_12b_0/inst/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.160    design_1_i/PWM_12b_0/inst/count_reg[8]_i_1_n_6
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -0.717    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.626 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.436     0.810    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[9]/C
                         clock pessimism              0.578     1.388    
                         clock uncertainty           -0.107     1.280    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.062     1.342    design_1_i/PWM_12b_0/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          1.342    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 design_1_i/PWM_12b_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_0/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 1.557ns (75.913%)  route 0.494ns (24.087%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 0.810 - 2.326 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.555    -0.912    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y56         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.456 r  design_1_i/PWM_12b_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.494     0.038    design_1_i/PWM_12b_0/inst/count_reg[1]
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.712 r  design_1_i/PWM_12b_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.712    design_1_i/PWM_12b_0/inst/count_reg[0]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.826 r  design_1_i/PWM_12b_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.826    design_1_i/PWM_12b_0/inst/count_reg[4]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.139 r  design_1_i/PWM_12b_0/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.139    design_1_i/PWM_12b_0/inst/count_reg[8]_i_1_n_4
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -0.717    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.626 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.436     0.810    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[11]/C
                         clock pessimism              0.578     1.388    
                         clock uncertainty           -0.107     1.280    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.062     1.342    design_1_i/PWM_12b_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          1.342    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 design_1_i/PWM_12b_1/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_1/inst/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 1.483ns (72.861%)  route 0.552ns (27.139%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 0.805 - 2.326 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.551    -0.916    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y56         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  design_1_i/PWM_12b_1/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.552     0.092    design_1_i/PWM_12b_1/inst/count_reg[1]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.766 r  design_1_i/PWM_12b_1/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.766    design_1_i/PWM_12b_1/inst/count_reg[0]_i_1_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.880 r  design_1_i/PWM_12b_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.880    design_1_i/PWM_12b_1/inst/count_reg[4]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.119 r  design_1_i/PWM_12b_1/inst/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.119    design_1_i/PWM_12b_1/inst/count_reg[8]_i_1_n_5
    SLICE_X32Y58         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -0.717    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.626 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.431     0.805    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y58         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[10]/C
                         clock pessimism              0.579     1.384    
                         clock uncertainty           -0.107     1.276    
    SLICE_X32Y58         FDCE (Setup_fdce_C_D)        0.062     1.338    design_1_i/PWM_12b_1/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          1.338    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 design_1_i/PWM_12b_1/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_1/inst/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 1.467ns (72.646%)  route 0.552ns (27.354%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 0.805 - 2.326 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.551    -0.916    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y56         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  design_1_i/PWM_12b_1/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.552     0.092    design_1_i/PWM_12b_1/inst/count_reg[1]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.766 r  design_1_i/PWM_12b_1/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.766    design_1_i/PWM_12b_1/inst/count_reg[0]_i_1_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.880 r  design_1_i/PWM_12b_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.880    design_1_i/PWM_12b_1/inst/count_reg[4]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.103 r  design_1_i/PWM_12b_1/inst/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.103    design_1_i/PWM_12b_1/inst/count_reg[8]_i_1_n_7
    SLICE_X32Y58         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -0.717    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.626 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.431     0.805    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y58         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[8]/C
                         clock pessimism              0.579     1.384    
                         clock uncertainty           -0.107     1.276    
    SLICE_X32Y58         FDCE (Setup_fdce_C_D)        0.062     1.338    design_1_i/PWM_12b_1/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          1.338    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 design_1_i/PWM_12b_1/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_1/inst/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 1.464ns (72.605%)  route 0.552ns (27.395%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 0.805 - 2.326 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.551    -0.916    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y56         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  design_1_i/PWM_12b_1/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.552     0.092    design_1_i/PWM_12b_1/inst/count_reg[1]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.766 r  design_1_i/PWM_12b_1/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.766    design_1_i/PWM_12b_1/inst/count_reg[0]_i_1_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.100 r  design_1_i/PWM_12b_1/inst/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.100    design_1_i/PWM_12b_1/inst/count_reg[4]_i_1_n_6
    SLICE_X32Y57         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -0.717    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.626 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.431     0.805    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y57         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[5]/C
                         clock pessimism              0.579     1.384    
                         clock uncertainty           -0.107     1.276    
    SLICE_X32Y57         FDCE (Setup_fdce_C_D)        0.062     1.338    design_1_i/PWM_12b_1/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          1.338    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 design_1_i/PWM_12b_1/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_1/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 1.443ns (72.317%)  route 0.552ns (27.683%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 0.805 - 2.326 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.551    -0.916    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y56         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  design_1_i/PWM_12b_1/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.552     0.092    design_1_i/PWM_12b_1/inst/count_reg[1]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.766 r  design_1_i/PWM_12b_1/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.766    design_1_i/PWM_12b_1/inst/count_reg[0]_i_1_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.079 r  design_1_i/PWM_12b_1/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.079    design_1_i/PWM_12b_1/inst/count_reg[4]_i_1_n_4
    SLICE_X32Y57         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -0.717    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.626 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.431     0.805    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y57         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[7]/C
                         clock pessimism              0.579     1.384    
                         clock uncertainty           -0.107     1.276    
    SLICE_X32Y57         FDCE (Setup_fdce_C_D)        0.062     1.338    design_1_i/PWM_12b_1/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          1.338    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 design_1_i/PWM_12b_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_0/inst/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 1.483ns (75.012%)  route 0.494ns (24.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 0.810 - 2.326 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.555    -0.912    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y56         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.456 r  design_1_i/PWM_12b_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.494     0.038    design_1_i/PWM_12b_0/inst/count_reg[1]
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.712 r  design_1_i/PWM_12b_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.712    design_1_i/PWM_12b_0/inst/count_reg[0]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.826 r  design_1_i/PWM_12b_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.826    design_1_i/PWM_12b_0/inst/count_reg[4]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.065 r  design_1_i/PWM_12b_0/inst/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.065    design_1_i/PWM_12b_0/inst/count_reg[8]_i_1_n_5
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -0.717    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.626 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.436     0.810    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[10]/C
                         clock pessimism              0.578     1.388    
                         clock uncertainty           -0.107     1.280    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.062     1.342    design_1_i/PWM_12b_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          1.342    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 design_1_i/PWM_12b_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_0/inst/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 1.467ns (74.808%)  route 0.494ns (25.192%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 0.810 - 2.326 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.555    -0.912    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y56         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.456 r  design_1_i/PWM_12b_0/inst/count_reg[1]/Q
                         net (fo=2, routed)           0.494     0.038    design_1_i/PWM_12b_0/inst/count_reg[1]
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.712 r  design_1_i/PWM_12b_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.712    design_1_i/PWM_12b_0/inst/count_reg[0]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.826 r  design_1_i/PWM_12b_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.826    design_1_i/PWM_12b_0/inst/count_reg[4]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.049 r  design_1_i/PWM_12b_0/inst/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.049    design_1_i/PWM_12b_0/inst/count_reg[8]_i_1_n_7
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -0.717    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.626 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.436     0.810    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[8]/C
                         clock pessimism              0.578     1.388    
                         clock uncertainty           -0.107     1.280    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.062     1.342    design_1_i/PWM_12b_0/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          1.342    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  0.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.001    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y53         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.860 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.804    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X35Y53         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.266    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y53         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.001    
    SLICE_X35Y53         FDCE (Hold_fdce_C_D)         0.075    -0.926    design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.926    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.001    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y53         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.873 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.818    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X35Y53         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.266    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y53         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.001    
    SLICE_X35Y53         FDCE (Hold_fdce_C_D)        -0.006    -1.007    design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.007    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.001    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y53         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.873 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.753    design_1_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X35Y53         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.266    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y53         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.001    
    SLICE_X35Y53         FDCE (Hold_fdce_C_D)         0.017    -0.984    design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.984    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/PWM_12b_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_0/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.561    -0.586    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  design_1_i/PWM_12b_0/inst/count_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.325    design_1_i/PWM_12b_0/inst/count_reg[11]
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.217 r  design_1_i/PWM_12b_0/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.217    design_1_i/PWM_12b_0/inst/count_reg[8]_i_1_n_4
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.831    -0.824    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[11]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X13Y58         FDCE (Hold_fdce_C_D)         0.105    -0.481    design_1_i/PWM_12b_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/PWM_12b_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.562    -0.585    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y56         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  design_1_i/PWM_12b_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.122    -0.322    design_1_i/PWM_12b_0/inst/count_reg[3]
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.214 r  design_1_i/PWM_12b_0/inst/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.214    design_1_i/PWM_12b_0/inst/count_reg[0]_i_1_n_4
    SLICE_X13Y56         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.831    -0.823    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y56         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[3]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X13Y56         FDCE (Hold_fdce_C_D)         0.105    -0.480    design_1_i/PWM_12b_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/PWM_12b_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.561    -0.586    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y57         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  design_1_i/PWM_12b_0/inst/count_reg[7]/Q
                         net (fo=3, routed)           0.122    -0.323    design_1_i/PWM_12b_0/inst/count_reg[7]
    SLICE_X13Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.215 r  design_1_i/PWM_12b_0/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.215    design_1_i/PWM_12b_0/inst/count_reg[4]_i_1_n_4
    SLICE_X13Y57         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.831    -0.824    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y57         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[7]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X13Y57         FDCE (Hold_fdce_C_D)         0.105    -0.481    design_1_i/PWM_12b_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/PWM_12b_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.562    -0.585    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y56         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.444 f  design_1_i/PWM_12b_0/inst/count_reg[0]/Q
                         net (fo=2, routed)           0.117    -0.327    design_1_i/PWM_12b_0/inst/count_reg[0]
    SLICE_X13Y56         LUT1 (Prop_lut1_I0_O)        0.045    -0.282 r  design_1_i/PWM_12b_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.282    design_1_i/PWM_12b_0/inst/count[0]_i_3_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.212 r  design_1_i/PWM_12b_0/inst/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.212    design_1_i/PWM_12b_0/inst/count_reg[0]_i_1_n_7
    SLICE_X13Y56         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.831    -0.823    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y56         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[0]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X13Y56         FDCE (Hold_fdce_C_D)         0.105    -0.480    design_1_i/PWM_12b_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/PWM_12b_0/inst/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.256ns (68.319%)  route 0.119ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.561    -0.586    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y57         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  design_1_i/PWM_12b_0/inst/count_reg[4]/Q
                         net (fo=3, routed)           0.119    -0.326    design_1_i/PWM_12b_0/inst/count_reg[4]
    SLICE_X13Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.211 r  design_1_i/PWM_12b_0/inst/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/PWM_12b_0/inst/count_reg[4]_i_1_n_7
    SLICE_X13Y57         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.831    -0.824    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y57         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[4]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X13Y57         FDCE (Hold_fdce_C_D)         0.105    -0.481    design_1_i/PWM_12b_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/PWM_12b_0/inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_0/inst/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.256ns (68.319%)  route 0.119ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.561    -0.586    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  design_1_i/PWM_12b_0/inst/count_reg[8]/Q
                         net (fo=3, routed)           0.119    -0.326    design_1_i/PWM_12b_0/inst/count_reg[8]
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.211 r  design_1_i/PWM_12b_0/inst/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/PWM_12b_0/inst/count_reg[8]_i_1_n_7
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.831    -0.824    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[8]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X13Y58         FDCE (Hold_fdce_C_D)         0.105    -0.481    design_1_i/PWM_12b_0/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/PWM_12b_0/inst/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_0/inst/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.252ns (67.215%)  route 0.123ns (32.785%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.561    -0.586    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  design_1_i/PWM_12b_0/inst/count_reg[10]/Q
                         net (fo=2, routed)           0.123    -0.322    design_1_i/PWM_12b_0/inst/count_reg[10]
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.211 r  design_1_i/PWM_12b_0/inst/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/PWM_12b_0/inst/count_reg[8]_i_1_n_5
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.831    -0.824    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[10]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X13Y58         FDCE (Hold_fdce_C_D)         0.105    -0.481    design_1_i/PWM_12b_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.163 }
Period(ns):         2.326
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         2.326       0.170      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         2.326       0.170      BUFHCE_X0Y12     design_1_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.326       1.077      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         2.326       1.326      SLICE_X13Y56     design_1_i/PWM_12b_0/inst/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.326       1.326      SLICE_X13Y58     design_1_i/PWM_12b_0/inst/count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.326       1.326      SLICE_X13Y58     design_1_i/PWM_12b_0/inst/count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.326       1.326      SLICE_X13Y56     design_1_i/PWM_12b_0/inst/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.326       1.326      SLICE_X13Y56     design_1_i/PWM_12b_0/inst/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.326       1.326      SLICE_X13Y56     design_1_i/PWM_12b_0/inst/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.326       1.326      SLICE_X13Y57     design_1_i/PWM_12b_0/inst/count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.326       211.034    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X32Y58     design_1_i/PWM_12b_1/inst/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X32Y58     design_1_i/PWM_12b_1/inst/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X32Y57     design_1_i/PWM_12b_1/inst/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X32Y57     design_1_i/PWM_12b_1/inst/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X32Y57     design_1_i/PWM_12b_1/inst/count_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X32Y57     design_1_i/PWM_12b_1/inst/count_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X32Y58     design_1_i/PWM_12b_1/inst/count_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X32Y58     design_1_i/PWM_12b_1/inst/count_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X13Y56     design_1_i/PWM_12b_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X13Y56     design_1_i/PWM_12b_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X35Y53     design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X35Y53     design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X35Y53     design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X35Y53     design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X35Y53     design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X35Y53     design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X35Y53     design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X35Y53     design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X13Y56     design_1_i/PWM_12b_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.163       0.663      SLICE_X13Y56     design_1_i/PWM_12b_0/inst/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -6.760ns,  Total Violation      -13.471ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.760ns  (required time - arrival time)
  Source:                 design_1_i/PWM_12b_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            PWM_1
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_0_0
  Path Type:              Max at Slow Process Corner
  Requirement:            2.326ns  (VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 4.515ns (59.452%)  route 3.080ns (40.548%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.326 - 2.326 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.555    -0.912    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y56         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.456 r  design_1_i/PWM_12b_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           1.165     0.709    design_1_i/PWM_12b_0/inst/count_reg[3]
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.124     0.833 r  design_1_i/PWM_12b_0/inst/PWM1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.833    design_1_i/PWM_12b_0/inst/PWM1_carry_i_7_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.383 r  design_1_i/PWM_12b_0/inst/PWM1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.383    design_1_i/PWM_12b_0/inst/PWM1_carry_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.540 r  design_1_i/PWM_12b_0/inst/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           1.915     3.455    PWM_1_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.228     6.683 r  PWM_1_OBUF_inst/O
                         net (fo=0)                   0.000     6.683    PWM_1
    J18                                                               r  PWM_1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
                         ideal clock network latency
                                                      0.000     2.326    
                         clock pessimism              0.000     2.326    
                         clock uncertainty           -0.403     1.923    
                         output delay                -2.000    -0.077    
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                 -6.760    

Slack (VIOLATED) :        -6.712ns  (required time - arrival time)
  Source:                 design_1_i/PWM_12b_1/inst/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            PWM_0
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_0_0
  Path Type:              Max at Slow Process Corner
  Requirement:            2.326ns  (VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 4.507ns (59.681%)  route 3.045ns (40.319%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.326 - 2.326 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.551    -0.916    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y56         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.460 f  design_1_i/PWM_12b_1/inst/count_reg[2]/Q
                         net (fo=2, routed)           1.376     0.916    design_1_i/PWM_12b_1/inst/count_reg[2]
    SLICE_X0Y53          LUT2 (Prop_lut2_I0_O)        0.124     1.040 r  design_1_i/PWM_12b_1/inst/PWM1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/PWM_12b_1/inst/PWM1_carry_i_7_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.590 r  design_1_i/PWM_12b_1/inst/PWM1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.590    design_1_i/PWM_12b_1/inst/PWM1_carry_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.747 r  design_1_i/PWM_12b_1/inst/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           1.669     3.416    PWM_0_OBUF
    J17                  OBUF (Prop_obuf_I_O)         3.220     6.635 r  PWM_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.635    PWM_0
    J17                                                               r  PWM_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
                         ideal clock network latency
                                                      0.000     2.326    
                         clock pessimism              0.000     2.326    
                         clock uncertainty           -0.403     1.923    
                         output delay                -2.000    -0.077    
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 -6.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 design_1_i/PWM_12b_0/inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            PWM_1
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_0_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 1.543ns (64.909%)  route 0.834ns (35.091%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.561    -0.586    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.445 f  design_1_i/PWM_12b_0/inst/count_reg[8]/Q
                         net (fo=3, routed)           0.406    -0.039    design_1_i/PWM_12b_0/inst/count_reg[8]
    SLICE_X0Y56          LUT2 (Prop_lut2_I0_O)        0.048     0.009 r  design_1_i/PWM_12b_0/inst/PWM1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.009    design_1_i/PWM_12b_0/inst/PWM1_carry__0_i_2_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     0.115 r  design_1_i/PWM_12b_0/inst/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           0.428     0.543    PWM_1_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.248     1.791 r  PWM_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.791    PWM_1
    J18                                                               r  PWM_1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.403     0.403    
                         output delay                -0.000     0.403    
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 design_1_i/PWM_12b_1/inst/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            PWM_0
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_0_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 1.585ns (64.582%)  route 0.869ns (35.418%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.558    -0.589    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y57         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.448 f  design_1_i/PWM_12b_1/inst/count_reg[4]/Q
                         net (fo=2, routed)           0.535     0.087    design_1_i/PWM_12b_1/inst/count_reg[4]
    SLICE_X0Y53          LUT2 (Prop_lut2_I0_O)        0.045     0.132 r  design_1_i/PWM_12b_1/inst/PWM1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.132    design_1_i/PWM_12b_1/inst/PWM1_carry_i_6_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.247 r  design_1_i/PWM_12b_1/inst/PWM1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.247    design_1_i/PWM_12b_1/inst/PWM1_carry_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.292 r  design_1_i/PWM_12b_1/inst/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           0.334     0.626    PWM_0_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.239     1.866 r  PWM_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.866    PWM_0
    J17                                                               r  PWM_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.403     0.403    
                         output delay                -0.000     0.403    
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  1.463    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           31  Failing Endpoints,  Worst Slack      -13.076ns,  Total Violation     -381.982ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.762ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.076ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.638ns (41.700%)  route 2.289ns (58.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.667ns = ( -0.341 - 2.326 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.816    11.329    design_1_i/clk_wiz_0/inst/resetn
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    11.453 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst_i_1/O
                         net (fo=8, routed)           0.474    11.927    design_1_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y53         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -1.146    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.724    -0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y53         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.000    -0.341    
                         clock uncertainty           -0.403    -0.744    
    SLICE_X35Y53         FDCE (Recov_fdce_C_CLR)     -0.405    -1.149    design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                -13.076    

Slack (VIOLATED) :        -13.076ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.638ns (41.700%)  route 2.289ns (58.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.667ns = ( -0.341 - 2.326 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.816    11.329    design_1_i/clk_wiz_0/inst/resetn
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    11.453 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst_i_1/O
                         net (fo=8, routed)           0.474    11.927    design_1_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y53         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -1.146    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.724    -0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y53         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.000    -0.341    
                         clock uncertainty           -0.403    -0.744    
    SLICE_X35Y53         FDCE (Recov_fdce_C_CLR)     -0.405    -1.149    design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                -13.076    

Slack (VIOLATED) :        -13.076ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.638ns (41.700%)  route 2.289ns (58.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.667ns = ( -0.341 - 2.326 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.816    11.329    design_1_i/clk_wiz_0/inst/resetn
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    11.453 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst_i_1/O
                         net (fo=8, routed)           0.474    11.927    design_1_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y53         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -1.146    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.724    -0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y53         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.000    -0.341    
                         clock uncertainty           -0.403    -0.744    
    SLICE_X35Y53         FDCE (Recov_fdce_C_CLR)     -0.405    -1.149    design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                -13.076    

Slack (VIOLATED) :        -13.076ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.638ns (41.700%)  route 2.289ns (58.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.667ns = ( -0.341 - 2.326 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.816    11.329    design_1_i/clk_wiz_0/inst/resetn
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    11.453 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst_i_1/O
                         net (fo=8, routed)           0.474    11.927    design_1_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y53         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -1.146    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.724    -0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y53         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.000    -0.341    
                         clock uncertainty           -0.403    -0.744    
    SLICE_X35Y53         FDCE (Recov_fdce_C_CLR)     -0.405    -1.149    design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                -13.076    

Slack (VIOLATED) :        -13.076ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.638ns (41.700%)  route 2.289ns (58.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.667ns = ( -0.341 - 2.326 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.816    11.329    design_1_i/clk_wiz_0/inst/resetn
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    11.453 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst_i_1/O
                         net (fo=8, routed)           0.474    11.927    design_1_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y53         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -1.146    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.724    -0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y53         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.000    -0.341    
                         clock uncertainty           -0.403    -0.744    
    SLICE_X35Y53         FDCE (Recov_fdce_C_CLR)     -0.405    -1.149    design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                -13.076    

Slack (VIOLATED) :        -13.076ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.638ns (41.700%)  route 2.289ns (58.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.667ns = ( -0.341 - 2.326 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.816    11.329    design_1_i/clk_wiz_0/inst/resetn
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    11.453 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst_i_1/O
                         net (fo=8, routed)           0.474    11.927    design_1_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y53         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -1.146    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.724    -0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y53         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.000    -0.341    
                         clock uncertainty           -0.403    -0.744    
    SLICE_X35Y53         FDCE (Recov_fdce_C_CLR)     -0.405    -1.149    design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                -13.076    

Slack (VIOLATED) :        -13.076ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.638ns (41.700%)  route 2.289ns (58.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.667ns = ( -0.341 - 2.326 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.816    11.329    design_1_i/clk_wiz_0/inst/resetn
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    11.453 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst_i_1/O
                         net (fo=8, routed)           0.474    11.927    design_1_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y53         FDCE                                         f  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -1.146    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.724    -0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y53         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.000    -0.341    
                         clock uncertainty           -0.403    -0.744    
    SLICE_X35Y53         FDCE (Recov_fdce_C_CLR)     -0.405    -1.149    design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                -13.076    

Slack (VIOLATED) :        -12.436ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_0/inst/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.638ns (36.898%)  route 2.801ns (63.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 0.810 - 2.326 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.796    11.310    design_1_i/PWM_12b_0/inst/resetn
    SLICE_X37Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.434 f  design_1_i/PWM_12b_0/inst/count[0]_i_2/O
                         net (fo=12, routed)          1.004    12.438    design_1_i/PWM_12b_0/inst/count[0]_i_2_n_0
    SLICE_X13Y58         FDCE                                         f  design_1_i/PWM_12b_0/inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -0.717    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.626 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.436     0.810    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[10]/C
                         clock pessimism              0.000     0.810    
                         clock uncertainty           -0.403     0.407    
    SLICE_X13Y58         FDCE (Recov_fdce_C_CLR)     -0.405     0.002    design_1_i/PWM_12b_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                -12.436    

Slack (VIOLATED) :        -12.436ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_0/inst/count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.638ns (36.898%)  route 2.801ns (63.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 0.810 - 2.326 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.796    11.310    design_1_i/PWM_12b_0/inst/resetn
    SLICE_X37Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.434 f  design_1_i/PWM_12b_0/inst/count[0]_i_2/O
                         net (fo=12, routed)          1.004    12.438    design_1_i/PWM_12b_0/inst/count[0]_i_2_n_0
    SLICE_X13Y58         FDCE                                         f  design_1_i/PWM_12b_0/inst/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -0.717    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.626 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.436     0.810    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[11]/C
                         clock pessimism              0.000     0.810    
                         clock uncertainty           -0.403     0.407    
    SLICE_X13Y58         FDCE (Recov_fdce_C_CLR)     -0.405     0.002    design_1_i/PWM_12b_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                -12.436    

Slack (VIOLATED) :        -12.436ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_0/inst/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.326ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.326ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.638ns (36.898%)  route 2.801ns (63.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 0.810 - 2.326 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.796    11.310    design_1_i/PWM_12b_0/inst/resetn
    SLICE_X37Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.434 f  design_1_i/PWM_12b_0/inst/count[0]_i_2/O
                         net (fo=12, routed)          1.004    12.438    design_1_i/PWM_12b_0/inst/count[0]_i_2_n_0
    SLICE_X13Y58         FDCE                                         f  design_1_i/PWM_12b_0/inst/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.326     2.326 r  
    E3                                                0.000     2.326 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.326    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.744 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.906    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -2.298 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -0.717    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.626 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.436     0.810    design_1_i/PWM_12b_0/inst/clk
    SLICE_X13Y58         FDCE                                         r  design_1_i/PWM_12b_0/inst/count_reg[8]/C
                         clock pessimism              0.000     0.810    
                         clock uncertainty           -0.403     0.407    
    SLICE_X13Y58         FDCE (Recov_fdce_C_CLR)     -0.405     0.002    design_1_i/PWM_12b_0/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                -12.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.762ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_1/inst/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.326ns (26.193%)  route 0.919ns (73.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.699     2.980    design_1_i/PWM_12b_1/inst/resetn
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.045     3.025 f  design_1_i/PWM_12b_1/inst/count[0]_i_2/O
                         net (fo=12, routed)          0.220     3.245    design_1_i/PWM_12b_1/inst/count[0]_i_2_n_0
    SLICE_X32Y58         FDCE                                         f  design_1_i/PWM_12b_1/inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.826    -0.828    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y58         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[10]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.403    -0.425    
    SLICE_X32Y58         FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    design_1_i/PWM_12b_1/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.762ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_1/inst/count_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.326ns (26.193%)  route 0.919ns (73.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.699     2.980    design_1_i/PWM_12b_1/inst/resetn
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.045     3.025 f  design_1_i/PWM_12b_1/inst/count[0]_i_2/O
                         net (fo=12, routed)          0.220     3.245    design_1_i/PWM_12b_1/inst/count[0]_i_2_n_0
    SLICE_X32Y58         FDCE                                         f  design_1_i/PWM_12b_1/inst/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.826    -0.828    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y58         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[11]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.403    -0.425    
    SLICE_X32Y58         FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    design_1_i/PWM_12b_1/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.762ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_1/inst/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.326ns (26.193%)  route 0.919ns (73.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.699     2.980    design_1_i/PWM_12b_1/inst/resetn
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.045     3.025 f  design_1_i/PWM_12b_1/inst/count[0]_i_2/O
                         net (fo=12, routed)          0.220     3.245    design_1_i/PWM_12b_1/inst/count[0]_i_2_n_0
    SLICE_X32Y58         FDCE                                         f  design_1_i/PWM_12b_1/inst/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.826    -0.828    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y58         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[8]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.403    -0.425    
    SLICE_X32Y58         FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    design_1_i/PWM_12b_1/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.762ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_1/inst/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.326ns (26.193%)  route 0.919ns (73.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.699     2.980    design_1_i/PWM_12b_1/inst/resetn
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.045     3.025 f  design_1_i/PWM_12b_1/inst/count[0]_i_2/O
                         net (fo=12, routed)          0.220     3.245    design_1_i/PWM_12b_1/inst/count[0]_i_2_n_0
    SLICE_X32Y58         FDCE                                         f  design_1_i/PWM_12b_1/inst/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.826    -0.828    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y58         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[9]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.403    -0.425    
    SLICE_X32Y58         FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    design_1_i/PWM_12b_1/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.812ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_1/inst/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.326ns (25.169%)  route 0.969ns (74.831%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.699     2.980    design_1_i/PWM_12b_1/inst/resetn
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.045     3.025 f  design_1_i/PWM_12b_1/inst/count[0]_i_2/O
                         net (fo=12, routed)          0.270     3.295    design_1_i/PWM_12b_1/inst/count[0]_i_2_n_0
    SLICE_X32Y56         FDCE                                         f  design_1_i/PWM_12b_1/inst/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.827    -0.827    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y56         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[0]/C
                         clock pessimism              0.000    -0.827    
                         clock uncertainty            0.403    -0.424    
    SLICE_X32Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.516    design_1_i/PWM_12b_1/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.812ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_1/inst/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.326ns (25.169%)  route 0.969ns (74.831%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.699     2.980    design_1_i/PWM_12b_1/inst/resetn
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.045     3.025 f  design_1_i/PWM_12b_1/inst/count[0]_i_2/O
                         net (fo=12, routed)          0.270     3.295    design_1_i/PWM_12b_1/inst/count[0]_i_2_n_0
    SLICE_X32Y56         FDCE                                         f  design_1_i/PWM_12b_1/inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.827    -0.827    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y56         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[1]/C
                         clock pessimism              0.000    -0.827    
                         clock uncertainty            0.403    -0.424    
    SLICE_X32Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.516    design_1_i/PWM_12b_1/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.812ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_1/inst/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.326ns (25.169%)  route 0.969ns (74.831%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.699     2.980    design_1_i/PWM_12b_1/inst/resetn
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.045     3.025 f  design_1_i/PWM_12b_1/inst/count[0]_i_2/O
                         net (fo=12, routed)          0.270     3.295    design_1_i/PWM_12b_1/inst/count[0]_i_2_n_0
    SLICE_X32Y56         FDCE                                         f  design_1_i/PWM_12b_1/inst/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.827    -0.827    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y56         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[2]/C
                         clock pessimism              0.000    -0.827    
                         clock uncertainty            0.403    -0.424    
    SLICE_X32Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.516    design_1_i/PWM_12b_1/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.812ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_1/inst/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.326ns (25.169%)  route 0.969ns (74.831%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.699     2.980    design_1_i/PWM_12b_1/inst/resetn
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.045     3.025 f  design_1_i/PWM_12b_1/inst/count[0]_i_2/O
                         net (fo=12, routed)          0.270     3.295    design_1_i/PWM_12b_1/inst/count[0]_i_2_n_0
    SLICE_X32Y56         FDCE                                         f  design_1_i/PWM_12b_1/inst/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.827    -0.827    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y56         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[3]/C
                         clock pessimism              0.000    -0.827    
                         clock uncertainty            0.403    -0.424    
    SLICE_X32Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.516    design_1_i/PWM_12b_1/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.817ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_1/inst/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.326ns (25.096%)  route 0.973ns (74.904%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.699     2.980    design_1_i/PWM_12b_1/inst/resetn
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.045     3.025 f  design_1_i/PWM_12b_1/inst/count[0]_i_2/O
                         net (fo=12, routed)          0.274     3.299    design_1_i/PWM_12b_1/inst/count[0]_i_2_n_0
    SLICE_X32Y57         FDCE                                         f  design_1_i/PWM_12b_1/inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.826    -0.828    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y57         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[4]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.403    -0.425    
    SLICE_X32Y57         FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    design_1_i/PWM_12b_1/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  3.817    

Slack (MET) :             3.817ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Destination:            design_1_i/PWM_12b_1/inst/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.163ns period=2.326ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.326ns (25.096%)  route 0.973ns (74.904%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.699     2.980    design_1_i/PWM_12b_1/inst/resetn
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.045     3.025 f  design_1_i/PWM_12b_1/inst/count[0]_i_2/O
                         net (fo=12, routed)          0.274     3.299    design_1_i/PWM_12b_1/inst/count[0]_i_2_n_0
    SLICE_X32Y57         FDCE                                         f  design_1_i/PWM_12b_1/inst/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.826    -0.828    design_1_i/PWM_12b_1/inst/clk
    SLICE_X32Y57         FDCE                                         r  design_1_i/PWM_12b_1/inst/count_reg[5]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.403    -0.425    
    SLICE_X32Y57         FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    design_1_i/PWM_12b_1/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  3.817    





