$comment
	File created using the following command:
		vcd file prueba3.msim.vcd -direction
$end
$date
	Tue May 28 10:19:38 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module prueba3_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 2 " eALUOp [1:0] $end
$var reg 1 # irWrite $end
$var reg 1 $ memToReg $end
$var reg 1 % muxA $end
$var reg 2 & muxB [1:0] $end
$var reg 1 ' regDst $end
$var reg 1 ( regWrite $end
$var reg 16 ) treg_salidaPrueba [15:0] $end
$var wire 1 * salidaPrueba [15] $end
$var wire 1 + salidaPrueba [14] $end
$var wire 1 , salidaPrueba [13] $end
$var wire 1 - salidaPrueba [12] $end
$var wire 1 . salidaPrueba [11] $end
$var wire 1 / salidaPrueba [10] $end
$var wire 1 0 salidaPrueba [9] $end
$var wire 1 1 salidaPrueba [8] $end
$var wire 1 2 salidaPrueba [7] $end
$var wire 1 3 salidaPrueba [6] $end
$var wire 1 4 salidaPrueba [5] $end
$var wire 1 5 salidaPrueba [4] $end
$var wire 1 6 salidaPrueba [3] $end
$var wire 1 7 salidaPrueba [2] $end
$var wire 1 8 salidaPrueba [1] $end
$var wire 1 9 salidaPrueba [0] $end
$var wire 1 : sampler $end
$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var tri1 1 > devclrn $end
$var tri1 1 ? devpor $end
$var tri1 1 @ devoe $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10 "
1#
0$
1%
b0 &
0'
0(
bz )
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
x:
0;
1<
x=
1>
1?
1@
$end
#25000
1!
0:
#50000
0!
1:
#75000
1!
0:
#100000
0!
1:
#125000
1!
0:
#150000
0!
1:
#175000
1!
0:
#200000
0!
1:
#225000
1!
0:
#250000
0!
1:
#275000
1!
0:
#300000
0!
1:
#325000
1!
0:
#350000
0!
1:
#375000
1!
0:
#400000
0!
1:
#425000
1!
0:
#450000
0!
1:
#475000
1!
0:
#500000
0!
1:
#525000
1!
0:
#550000
0!
1:
#575000
1!
0:
#600000
0!
1:
#625000
1!
0:
#650000
0!
1:
#675000
1!
0:
#700000
0!
1:
#725000
1!
0:
#750000
0!
1:
#775000
1!
0:
#800000
0!
1:
#825000
1!
0:
#850000
0!
1:
#875000
1!
0:
#900000
0!
1:
#925000
1!
0:
#950000
0!
1:
#975000
1!
0:
#1000000
