#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001711a12b060 .scope module, "CPU_testbench" "CPU_testbench" 2 1;
 .timescale 0 0;
v000001711a187440_0 .var "clk", 0 0;
v000001711a1876c0_0 .var "reset", 0 0;
S_000001711a12bcd0 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_000001711a12b060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001711a186860_0 .var "MemtoReg", 0 0;
L_000001711a4e0310 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001711a185fa0_0 .net/2u *"_ivl_2", 6 0, L_000001711a4e0310;  1 drivers
L_000001711a4e0358 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001711a186360_0 .net/2u *"_ivl_6", 6 0, L_000001711a4e0358;  1 drivers
v000001711a186cc0_0 .net "alu_control", 3 0, v000001711a182fc0_0;  1 drivers
v000001711a187d00_0 .var "alu_input1", 31 0;
v000001711a186400_0 .var "alu_input2", 31 0;
v000001711a1874e0_0 .net "alu_result", 31 0, v000001711a0e33b0_0;  1 drivers
v000001711a186720_0 .var "branch_taken", 0 0;
v000001711a187b20_0 .net "clk", 0 0, v000001711a187440_0;  1 drivers
v000001711a1862c0_0 .net "current_pc", 31 0, v000001711a1837e0_0;  1 drivers
v000001711a186f40_0 .net "funct3", 2 0, L_000001711a187580;  1 drivers
v000001711a187260_0 .net "funct7", 6 0, L_000001711a1871c0;  1 drivers
v000001711a186ae0_0 .net "imm", 31 0, v000001711a1820c0_0;  1 drivers
v000001711a186b80_0 .net "instruction", 31 0, L_000001711a11e5d0;  1 drivers
v000001711a187120_0 .net "mem_read_data", 31 0, L_000001711a11ecd0;  1 drivers
v000001711a187da0_0 .var "next_pc", 31 0;
v000001711a187e40_0 .net "opcode", 6 0, L_000001711a1878a0;  1 drivers
v000001711a186c20_0 .var "pc_branch", 31 0;
v000001711a1860e0_0 .var "pc_plus_4", 31 0;
v000001711a186d60_0 .net "rd", 4 0, L_000001711a187620;  1 drivers
v000001711a186540_0 .net "reg_read_data1", 31 0, L_000001711a1991e0;  1 drivers
v000001711a186040_0 .net "reg_read_data2", 31 0, L_000001711a199b40;  1 drivers
L_000001711a4e00d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001711a186680_0 .net "reg_write", 0 0, L_000001711a4e00d0;  1 drivers
v000001711a186180_0 .var "reg_write_data", 31 0;
v000001711a186e00_0 .net "reset", 0 0, v000001711a1876c0_0;  1 drivers
v000001711a186220_0 .net "rs1", 4 0, L_000001711a187760;  1 drivers
v000001711a186900_0 .net "rs2", 4 0, L_000001711a1873a0;  1 drivers
E_000001711a121ed0/0 .event anyedge, v000001711a182520_0, v000001711a183420_0, v000001711a1820c0_0, v000001711a1865e0_0;
E_000001711a121ed0/1 .event anyedge, v000001711a0e33b0_0, v000001711a186720_0, v000001711a186c20_0, v000001711a1860e0_0;
E_000001711a121ed0 .event/or E_000001711a121ed0/0, E_000001711a121ed0/1;
E_000001711a122150/0 .event anyedge, v000001711a183420_0, v000001711a1860e0_0, v000001711a186860_0, v000001711a182020_0;
E_000001711a122150/1 .event anyedge, v000001711a0e33b0_0;
E_000001711a122150 .event/or E_000001711a122150/0, E_000001711a122150/1;
E_000001711a121690 .event anyedge, v000001711a183420_0;
E_000001711a120ad0 .event anyedge, v000001711a183420_0, v000001711a1865e0_0, v000001711a1820c0_0, v000001711a182b60_0;
L_000001711a198e20 .cmp/eq 7, L_000001711a1878a0, L_000001711a4e0310;
L_000001711a197fc0 .cmp/eq 7, L_000001711a1878a0, L_000001711a4e0358;
S_000001711a1082a0 .scope module, "ALU" "ALU" 3 109, 4 1 0, S_000001711a12bcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "operand1";
    .port_info 2 /INPUT 32 "operand2";
    .port_info 3 /INPUT 4 "alu_control";
    .port_info 4 /OUTPUT 32 "alu_result";
v000001711a0e3270_0 .net "alu_control", 3 0, v000001711a182fc0_0;  alias, 1 drivers
v000001711a0e33b0_0 .var "alu_result", 31 0;
v000001711a0e3450_0 .net "clk", 0 0, v000001711a187440_0;  alias, 1 drivers
v000001711a0e34f0_0 .net "operand1", 31 0, v000001711a187d00_0;  1 drivers
v000001711a0e3590_0 .net "operand2", 31 0, v000001711a186400_0;  1 drivers
E_000001711a120490 .event anyedge, v000001711a0e3270_0, v000001711a0e34f0_0, v000001711a0e3590_0;
S_000001711a108430 .scope module, "ALUControl" "ALUControl" 3 63, 5 1 0, S_000001711a12bcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /OUTPUT 4 "alu_control";
v000001711a182fc0_0 .var "alu_control", 3 0;
v000001711a183240_0 .net "clk", 0 0, v000001711a187440_0;  alias, 1 drivers
v000001711a1832e0_0 .net "funct3", 2 0, L_000001711a187580;  alias, 1 drivers
v000001711a182480_0 .net "funct7", 6 0, L_000001711a1871c0;  alias, 1 drivers
v000001711a183420_0 .net "opcode", 6 0, L_000001711a1878a0;  alias, 1 drivers
E_000001711a120b10 .event anyedge, v000001711a183420_0, v000001711a1832e0_0, v000001711a182480_0;
S_000001711a10cde0 .scope module, "DMem" "DMem" 3 119, 6 1 0, S_000001711a12bcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /OUTPUT 32 "read_data";
L_000001711a11ecd0 .functor BUFZ 32, L_000001711a1995a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001711a183c40_0 .net *"_ivl_0", 31 0, L_000001711a1995a0;  1 drivers
v000001711a183b00_0 .net *"_ivl_3", 7 0, L_000001711a198600;  1 drivers
v000001711a1825c0_0 .net *"_ivl_4", 9 0, L_000001711a1990a0;  1 drivers
L_000001711a4e02c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001711a182200_0 .net *"_ivl_7", 1 0, L_000001711a4e02c8;  1 drivers
v000001711a183060_0 .net "addr", 31 0, v000001711a0e33b0_0;  alias, 1 drivers
v000001711a1834c0_0 .net "clk", 0 0, v000001711a187440_0;  alias, 1 drivers
v000001711a181f80_0 .net "mem_read", 0 0, L_000001711a198e20;  1 drivers
v000001711a183ce0_0 .net "mem_write", 0 0, L_000001711a197fc0;  1 drivers
v000001711a1827a0 .array "memory", 255 0, 31 0;
v000001711a182020_0 .net "read_data", 31 0, L_000001711a11ecd0;  alias, 1 drivers
v000001711a182b60_0 .net "write_data", 31 0, L_000001711a199b40;  alias, 1 drivers
E_000001711a120950 .event posedge, v000001711a0e3450_0;
L_000001711a1995a0 .array/port v000001711a1827a0, L_000001711a1990a0;
L_000001711a198600 .part v000001711a0e33b0_0, 2, 8;
L_000001711a1990a0 .concat [ 8 2 0 0], L_000001711a198600, L_000001711a4e02c8;
S_000001711a10cf70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 14, 6 14 0, S_000001711a10cde0;
 .timescale 0 0;
v000001711a183ba0_0 .var/i "i", 31 0;
S_000001711a111d80 .scope module, "Decoder" "Decoder" 3 34, 7 1 0, S_000001711a12bcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "imm";
    .port_info 3 /OUTPUT 7 "funct7";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 5 "rs1";
    .port_info 6 /OUTPUT 3 "funct3";
    .port_info 7 /OUTPUT 5 "rd";
    .port_info 8 /OUTPUT 7 "opcode";
v000001711a182de0_0 .net "clk", 0 0, v000001711a187440_0;  alias, 1 drivers
v000001711a183380_0 .net "funct3", 2 0, L_000001711a187580;  alias, 1 drivers
v000001711a182e80_0 .net "funct7", 6 0, L_000001711a1871c0;  alias, 1 drivers
v000001711a1820c0_0 .var "imm", 31 0;
v000001711a183880_0 .net "instruction", 31 0, L_000001711a11e5d0;  alias, 1 drivers
v000001711a1823e0_0 .net "opcode", 6 0, L_000001711a1878a0;  alias, 1 drivers
v000001711a182160_0 .net "rd", 4 0, L_000001711a187620;  alias, 1 drivers
v000001711a1822a0_0 .net "rs1", 4 0, L_000001711a187760;  alias, 1 drivers
v000001711a182d40_0 .net "rs2", 4 0, L_000001711a1873a0;  alias, 1 drivers
E_000001711a1208d0 .event anyedge, v000001711a183420_0, v000001711a183880_0;
L_000001711a1871c0 .part L_000001711a11e5d0, 25, 7;
L_000001711a1873a0 .part L_000001711a11e5d0, 20, 5;
L_000001711a187760 .part L_000001711a11e5d0, 15, 5;
L_000001711a187580 .part L_000001711a11e5d0, 12, 3;
L_000001711a187620 .part L_000001711a11e5d0, 7, 5;
L_000001711a1878a0 .part L_000001711a11e5d0, 0, 7;
S_000001711a111f10 .scope module, "IMem" "IMem" 3 20, 8 1 0, S_000001711a12bcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "instruction";
L_000001711a11e5d0 .functor BUFZ 32, L_000001711a186a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001711a182340_0 .net *"_ivl_0", 31 0, L_000001711a186a40;  1 drivers
v000001711a1831a0_0 .net *"_ivl_3", 7 0, L_000001711a186ea0;  1 drivers
v000001711a183560_0 .net *"_ivl_4", 9 0, L_000001711a187080;  1 drivers
L_000001711a4e0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001711a183600_0 .net *"_ivl_7", 1 0, L_000001711a4e0088;  1 drivers
v000001711a182520_0 .net "addr", 31 0, v000001711a1837e0_0;  alias, 1 drivers
v000001711a183100_0 .net "clk", 0 0, v000001711a187440_0;  alias, 1 drivers
v000001711a182f20_0 .net "instruction", 31 0, L_000001711a11e5d0;  alias, 1 drivers
v000001711a183740 .array "memory", 255 0, 31 0;
L_000001711a186a40 .array/port v000001711a183740, L_000001711a187080;
L_000001711a186ea0 .part v000001711a1837e0_0, 2, 8;
L_000001711a187080 .concat [ 8 2 0 0], L_000001711a186ea0, L_000001711a4e0088;
S_000001711a10ff30 .scope module, "PC" "PC" 3 11, 9 1 0, S_000001711a12bcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000001711a182700_0 .net "clk", 0 0, v000001711a187440_0;  alias, 1 drivers
v000001711a182660_0 .net "pc_in", 31 0, v000001711a187da0_0;  1 drivers
v000001711a1837e0_0 .var "pc_out", 31 0;
v000001711a183920_0 .net "reset", 0 0, v000001711a1876c0_0;  alias, 1 drivers
E_000001711a1213d0 .event posedge, v000001711a183920_0, v000001711a0e3450_0;
S_000001711a1100c0 .scope module, "RegisterFile" "RegisterFile" 3 50, 10 1 0, S_000001711a12bcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_reg1";
    .port_info 2 /INPUT 5 "read_reg2";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_000001711a4e0118 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001711a183d80_0 .net/2u *"_ivl_0", 4 0, L_000001711a4e0118;  1 drivers
L_000001711a4e01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001711a182840_0 .net *"_ivl_11", 1 0, L_000001711a4e01a8;  1 drivers
L_000001711a4e01f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001711a182ac0_0 .net/2u *"_ivl_14", 4 0, L_000001711a4e01f0;  1 drivers
v000001711a1839c0_0 .net *"_ivl_16", 0 0, L_000001711a1981a0;  1 drivers
L_000001711a4e0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001711a183a60_0 .net/2u *"_ivl_18", 31 0, L_000001711a4e0238;  1 drivers
v000001711a183e20_0 .net *"_ivl_2", 0 0, L_000001711a187940;  1 drivers
v000001711a1828e0_0 .net *"_ivl_20", 31 0, L_000001711a199aa0;  1 drivers
v000001711a182980_0 .net *"_ivl_22", 6 0, L_000001711a199280;  1 drivers
L_000001711a4e0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001711a182a20_0 .net *"_ivl_25", 1 0, L_000001711a4e0280;  1 drivers
L_000001711a4e0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001711a182c00_0 .net/2u *"_ivl_4", 31 0, L_000001711a4e0160;  1 drivers
v000001711a182ca0_0 .net *"_ivl_6", 31 0, L_000001711a198100;  1 drivers
v000001711a1869a0_0 .net *"_ivl_8", 6 0, L_000001711a198ba0;  1 drivers
v000001711a187a80_0 .net "clk", 0 0, v000001711a187440_0;  alias, 1 drivers
v000001711a187c60_0 .var/i "i", 31 0;
v000001711a1865e0_0 .net "read_data1", 31 0, L_000001711a1991e0;  alias, 1 drivers
v000001711a187300_0 .net "read_data2", 31 0, L_000001711a199b40;  alias, 1 drivers
v000001711a186fe0_0 .net "read_reg1", 4 0, L_000001711a187760;  alias, 1 drivers
v000001711a187bc0_0 .net "read_reg2", 4 0, L_000001711a1873a0;  alias, 1 drivers
v000001711a1864a0_0 .net "reg_write", 0 0, L_000001711a4e00d0;  alias, 1 drivers
v000001711a1867c0 .array "register", 31 0, 31 0;
v000001711a187800_0 .net "write_data", 31 0, v000001711a186180_0;  1 drivers
v000001711a1879e0_0 .net "write_reg", 4 0, L_000001711a187620;  alias, 1 drivers
L_000001711a187940 .cmp/eq 5, L_000001711a187760, L_000001711a4e0118;
L_000001711a198100 .array/port v000001711a1867c0, L_000001711a198ba0;
L_000001711a198ba0 .concat [ 5 2 0 0], L_000001711a187760, L_000001711a4e01a8;
L_000001711a1991e0 .functor MUXZ 32, L_000001711a198100, L_000001711a4e0160, L_000001711a187940, C4<>;
L_000001711a1981a0 .cmp/eq 5, L_000001711a1873a0, L_000001711a4e01f0;
L_000001711a199aa0 .array/port v000001711a1867c0, L_000001711a199280;
L_000001711a199280 .concat [ 5 2 0 0], L_000001711a1873a0, L_000001711a4e0280;
L_000001711a199b40 .functor MUXZ 32, L_000001711a199aa0, L_000001711a4e0238, L_000001711a1981a0, C4<>;
    .scope S_000001711a10ff30;
T_0 ;
    %wait E_000001711a1213d0;
    %load/vec4 v000001711a183920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001711a1837e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001711a182660_0;
    %assign/vec4 v000001711a1837e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001711a111f10;
T_1 ;
    %vpi_call 8 11 "$readmemh", "program/hex/jump.hex", v000001711a183740 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001711a111d80;
T_2 ;
    %wait E_000001711a1208d0;
    %load/vec4 v000001711a1823e0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %load/vec4 v000001711a183880_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001711a183880_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001711a1820c0_0, 0, 32;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v000001711a183880_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001711a183880_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001711a183880_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001711a1820c0_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v000001711a183880_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001711a183880_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001711a183880_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001711a183880_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001711a183880_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000001711a1820c0_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000001711a183880_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001711a183880_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001711a183880_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001711a183880_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001711a183880_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000001711a1820c0_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001711a1100c0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001711a187c60_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001711a187c60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001711a187c60_0;
    %store/vec4a v000001711a1867c0, 4, 0;
    %load/vec4 v000001711a187c60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001711a187c60_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_000001711a1100c0;
T_4 ;
    %wait E_000001711a120950;
    %load/vec4 v000001711a1864a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001711a1879e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001711a187800_0;
    %load/vec4 v000001711a1879e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001711a1867c0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001711a108430;
T_5 ;
    %wait E_000001711a120b10;
    %load/vec4 v000001711a183420_0;
    %cmpi/e 3, 0, 7;
    %jmp/1 T_5.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001711a183420_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
T_5.2;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001711a182fc0_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001711a183420_0;
    %cmpi/e 111, 0, 7;
    %jmp/1 T_5.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001711a183420_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_5.5;
    %jmp/0xz  T_5.3, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001711a182fc0_0, 0, 4;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000001711a183420_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v000001711a1832e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %jmp T_5.12;
T_5.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001711a182fc0_0, 0, 4;
    %jmp T_5.12;
T_5.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001711a182fc0_0, 0, 4;
    %jmp T_5.12;
T_5.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001711a182fc0_0, 0, 4;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001711a182fc0_0, 0, 4;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v000001711a183420_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_5.13, 4;
    %load/vec4 v000001711a1832e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %jmp T_5.19;
T_5.15 ;
    %load/vec4 v000001711a182480_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001711a182fc0_0, 0, 4;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001711a182fc0_0, 0, 4;
T_5.21 ;
    %jmp T_5.19;
T_5.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001711a182fc0_0, 0, 4;
    %jmp T_5.19;
T_5.17 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001711a182fc0_0, 0, 4;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001711a182fc0_0, 0, 4;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v000001711a183420_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.22, 4;
    %load/vec4 v000001711a1832e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %jmp T_5.25;
T_5.24 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001711a182fc0_0, 0, 4;
    %jmp T_5.25;
T_5.25 ;
    %pop/vec4 1;
    %jmp T_5.23;
T_5.22 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001711a182fc0_0, 0, 4;
T_5.23 ;
T_5.14 ;
T_5.7 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001711a1082a0;
T_6 ;
    %wait E_000001711a120490;
    %load/vec4 v000001711a0e3270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v000001711a0e34f0_0;
    %load/vec4 v000001711a0e3590_0;
    %and;
    %assign/vec4 v000001711a0e33b0_0, 0;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v000001711a0e34f0_0;
    %load/vec4 v000001711a0e3590_0;
    %or;
    %assign/vec4 v000001711a0e33b0_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v000001711a0e34f0_0;
    %load/vec4 v000001711a0e3590_0;
    %add;
    %assign/vec4 v000001711a0e33b0_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v000001711a0e34f0_0;
    %load/vec4 v000001711a0e3590_0;
    %sub;
    %assign/vec4 v000001711a0e33b0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v000001711a0e34f0_0;
    %load/vec4 v000001711a0e3590_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v000001711a0e33b0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v000001711a0e34f0_0;
    %load/vec4 v000001711a0e3590_0;
    %or;
    %inv;
    %assign/vec4 v000001711a0e33b0_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001711a10cde0;
T_7 ;
    %fork t_1, S_000001711a10cf70;
    %jmp t_0;
    .scope S_000001711a10cf70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001711a183ba0_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001711a183ba0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001711a183ba0_0;
    %store/vec4a v000001711a1827a0, 4, 0;
    %load/vec4 v000001711a183ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001711a183ba0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_000001711a10cde0;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_000001711a10cde0;
T_8 ;
    %wait E_000001711a120950;
    %load/vec4 v000001711a183ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001711a182b60_0;
    %load/vec4 v000001711a183060_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001711a1827a0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001711a12bcd0;
T_9 ;
    %wait E_000001711a120ad0;
    %load/vec4 v000001711a187e40_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %load/vec4 v000001711a186540_0;
    %store/vec4 v000001711a187d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001711a186400_0, 0, 32;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v000001711a186540_0;
    %store/vec4 v000001711a187d00_0, 0, 32;
    %load/vec4 v000001711a186ae0_0;
    %store/vec4 v000001711a186400_0, 0, 32;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v000001711a186540_0;
    %store/vec4 v000001711a187d00_0, 0, 32;
    %load/vec4 v000001711a186ae0_0;
    %store/vec4 v000001711a186400_0, 0, 32;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v000001711a186540_0;
    %store/vec4 v000001711a187d00_0, 0, 32;
    %load/vec4 v000001711a186ae0_0;
    %store/vec4 v000001711a186400_0, 0, 32;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v000001711a186540_0;
    %store/vec4 v000001711a187d00_0, 0, 32;
    %load/vec4 v000001711a186040_0;
    %store/vec4 v000001711a186400_0, 0, 32;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v000001711a186540_0;
    %store/vec4 v000001711a187d00_0, 0, 32;
    %load/vec4 v000001711a186040_0;
    %store/vec4 v000001711a186400_0, 0, 32;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v000001711a186540_0;
    %store/vec4 v000001711a187d00_0, 0, 32;
    %load/vec4 v000001711a186ae0_0;
    %store/vec4 v000001711a186400_0, 0, 32;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001711a12bcd0;
T_10 ;
    %wait E_000001711a121690;
    %load/vec4 v000001711a187e40_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001711a186860_0, 0, 1;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001711a186860_0, 0, 1;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001711a186860_0, 0, 1;
    %jmp T_10.4;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001711a186860_0, 0, 1;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001711a12bcd0;
T_11 ;
    %wait E_000001711a122150;
    %load/vec4 v000001711a187e40_0;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %load/vec4 v000001711a186860_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.4, 8;
    %load/vec4 v000001711a187120_0;
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %load/vec4 v000001711a1874e0_0;
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %store/vec4 v000001711a186180_0, 0, 32;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v000001711a1860e0_0;
    %store/vec4 v000001711a186180_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v000001711a1860e0_0;
    %store/vec4 v000001711a186180_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001711a12bcd0;
T_12 ;
    %wait E_000001711a121ed0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001711a186720_0, 0, 1;
    %load/vec4 v000001711a1862c0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001711a1860e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001711a186c20_0, 0, 32;
    %load/vec4 v000001711a187e40_0;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001711a186720_0, 0, 1;
    %load/vec4 v000001711a1862c0_0;
    %load/vec4 v000001711a186ae0_0;
    %add;
    %store/vec4 v000001711a186c20_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001711a186720_0, 0, 1;
    %load/vec4 v000001711a186540_0;
    %load/vec4 v000001711a186ae0_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v000001711a186c20_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000001711a1874e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001711a186720_0, 0, 1;
    %load/vec4 v000001711a1862c0_0;
    %load/vec4 v000001711a186ae0_0;
    %add;
    %store/vec4 v000001711a186c20_0, 0, 32;
T_12.4 ;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %load/vec4 v000001711a186720_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.6, 8;
    %load/vec4 v000001711a186c20_0;
    %jmp/1 T_12.7, 8;
T_12.6 ; End of true expr.
    %load/vec4 v000001711a1860e0_0;
    %jmp/0 T_12.7, 8;
 ; End of false expr.
    %blend;
T_12.7;
    %store/vec4 v000001711a187da0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001711a12b060;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001711a187440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001711a1876c0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_000001711a12b060;
T_14 ;
    %delay 1, 0;
    %load/vec4 v000001711a187440_0;
    %inv;
    %store/vec4 v000001711a187440_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000001711a12b060;
T_15 ;
    %vpi_call 2 10 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001711a12b060 {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001711a12b060;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001711a1876c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001711a1876c0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/CPU_testbench.v";
    "src/CPU.v";
    "src/ALU.v";
    "src/ALUControl.v";
    "src/DMem.v";
    "src/Decoder.v";
    "src/IMem.v";
    "src/PC.v";
    "src/RegisterFile.v";
