#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Nov 17 11:15:19 2017
# Process ID: 2040
# Current directory: C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5164 C:\Users\hamze\Dropbox\Academic\Courses\Bilkent_TA_Digital_Design_CS223\2017 Fall\Labs\Project_ready_Modules\Project_keypad_7seg\keypad_7seg\keyboard_matrix.xpr
# Log file: C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/vivado.log
# Journal file: C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.xpr}
update_compile_order -fileset sources_1
reset_project
launch_simulation
source testbench.tcl
run 100 ms
run 100 ms
close_sim
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
reset_project
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
write_verilog  -keep_vcc_gnd  {C:\Users\hamze\Dropbox\Academic\Courses\Bilkent_TA_Digital_Design_CS223\2017 Fall\Labs\Project_ready_Modules\Project_keypad_7seg\keypad_7seg\keyboard_matrix.srcs\sources_1\new\x.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_design
reset_project
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
launch_simulation
source testbench.tcl
run 100 ms
relaunch_sim
relaunch_sim
run 100 ms
relaunch_sim
run 160 ms
close_sim
reset_simulation
reset_project
launch_simulation
source testbench.tcl
run 100 ms
close_sim
reset_simulation
reset_project
