
CM530.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08003000  08003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032e8  08003134  08003134  00003134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000010  20000000  0800641c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000b8  20000010  0800642c  00008010  2**2
                  ALLOC
  4 ._usrstack    00000100  200000c8  080064e4  00008010  2**0
                  ALLOC
  5 .comment      00000340  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000370  00000000  00000000  00008350  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000024e4  00000000  00000000  000086c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000a17a  00000000  00000000  0000aba4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002281  00000000  00000000  00014d1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000021e4  00000000  00000000  00016f9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001c74  00000000  00000000  00019184  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00003755  00000000  00000000  0001adf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000030f6  00000000  00000000  0001e54d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000031  00000000  00000000  00021643  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000248  00000000  00000000  00021678  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08003000 <g_pfnVectors>:
 8003000:	20010000 	.word	0x20010000
 8003004:	08006399 	.word	0x08006399
 8003008:	08003331 	.word	0x08003331
 800300c:	08003335 	.word	0x08003335
 8003010:	08003339 	.word	0x08003339
 8003014:	0800333d 	.word	0x0800333d
 8003018:	08003341 	.word	0x08003341
	...
 800302c:	08003349 	.word	0x08003349
 8003030:	08003345 	.word	0x08003345
 8003034:	00000000 	.word	0x00000000
 8003038:	0800334d 	.word	0x0800334d
 800303c:	08003459 	.word	0x08003459
 8003040:	08003351 	.word	0x08003351
 8003044:	08003355 	.word	0x08003355
 8003048:	08003359 	.word	0x08003359
 800304c:	0800335d 	.word	0x0800335d
 8003050:	08003361 	.word	0x08003361
 8003054:	08003365 	.word	0x08003365
 8003058:	08003369 	.word	0x08003369
 800305c:	0800336d 	.word	0x0800336d
 8003060:	08003371 	.word	0x08003371
 8003064:	08003375 	.word	0x08003375
 8003068:	08003379 	.word	0x08003379
	...
 8003088:	08003399 	.word	0x08003399
 800308c:	0800339d 	.word	0x0800339d
 8003090:	080033a1 	.word	0x080033a1
 8003094:	080033a5 	.word	0x080033a5
 8003098:	080033a9 	.word	0x080033a9
 800309c:	080033ad 	.word	0x080033ad
 80030a0:	080033b1 	.word	0x080033b1
 80030a4:	080033b5 	.word	0x080033b5
 80030a8:	080033b9 	.word	0x080033b9
 80030ac:	080033bd 	.word	0x080033bd
 80030b0:	0800344d 	.word	0x0800344d
 80030b4:	080033c1 	.word	0x080033c1
 80030b8:	080033c5 	.word	0x080033c5
 80030bc:	080033c9 	.word	0x080033c9
 80030c0:	080033cd 	.word	0x080033cd
 80030c4:	080033d1 	.word	0x080033d1
 80030c8:	080033d5 	.word	0x080033d5
 80030cc:	080033d9 	.word	0x080033d9
 80030d0:	080033dd 	.word	0x080033dd
 80030d4:	08003441 	.word	0x08003441
 80030d8:	080033e1 	.word	0x080033e1
 80030dc:	08003435 	.word	0x08003435
 80030e0:	080033e5 	.word	0x080033e5
 80030e4:	080033e9 	.word	0x080033e9
 80030e8:	080033ed 	.word	0x080033ed
 80030ec:	080033f1 	.word	0x080033f1
 80030f0:	080033f5 	.word	0x080033f5
 80030f4:	080033f9 	.word	0x080033f9
 80030f8:	080033fd 	.word	0x080033fd
 80030fc:	08003401 	.word	0x08003401
 8003100:	08003405 	.word	0x08003405
 8003104:	08003409 	.word	0x08003409
 8003108:	0800340d 	.word	0x0800340d
 800310c:	08003411 	.word	0x08003411
 8003110:	08003415 	.word	0x08003415
 8003114:	08003419 	.word	0x08003419
 8003118:	0800341d 	.word	0x0800341d
 800311c:	08003421 	.word	0x08003421
 8003120:	08003425 	.word	0x08003425
 8003124:	08003429 	.word	0x08003429
 8003128:	0800342d 	.word	0x0800342d
 800312c:	08003431 	.word	0x08003431
 8003130:	0000f85f 	.word	0x0000f85f

Disassembly of section .text:

08003134 <__ISR_DELAY>:
}


void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 8003134:	4a03      	ldr	r2, [pc, #12]	(8003144 <__ISR_DELAY+0x10>)
 8003136:	6813      	ldr	r3, [r2, #0]
 8003138:	b113      	cbz	r3, 8003140 <__ISR_DELAY+0xc>
		gwTimingDelay--;
 800313a:	6813      	ldr	r3, [r2, #0]
 800313c:	3b01      	subs	r3, #1
 800313e:	6013      	str	r3, [r2, #0]
}
 8003140:	4770      	bx	lr
 8003142:	46c0      	nop			(mov r8, r8)
 8003144:	20000084 	.word	0x20000084

08003148 <startIRsweep>:
void startIRsweep()
{

	IRsweepDone = 0;
 8003148:	4b05      	ldr	r3, [pc, #20]	(8003160 <startIRsweep+0x18>)
 800314a:	2200      	movs	r2, #0
 800314c:	701a      	strb	r2, [r3, #0]
	ADCres_buf_index = 0;
 800314e:	4b05      	ldr	r3, [pc, #20]	(8003164 <startIRsweep+0x1c>)
 8003150:	801a      	strh	r2, [r3, #0]
//	{
//		count = 214;
//		sweepDirection = 0;
//		//set_IR_position(814);
//	}
	TIM2->CNT = 0;
 8003152:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003156:	849a      	strh	r2, [r3, #36]
	TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
 8003158:	f04f 0201 	mov.w	r2, #1	; 0x1
 800315c:	801a      	strh	r2, [r3, #0]

}
 800315e:	4770      	bx	lr
 8003160:	2000007a 	.word	0x2000007a
 8003164:	20000010 	.word	0x20000010

08003168 <__TIM2_ISR>:
	return 0;
}


void __TIM2_ISR()
{
 8003168:	b530      	push	{r4, r5, lr}
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 800316a:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
	return 0;
}


void __TIM2_ISR()
{
 800316e:	b081      	sub	sp, #4
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 8003170:	4628      	mov	r0, r5
 8003172:	2102      	movs	r1, #2
 8003174:	f002 fe82 	bl	8005e7c <TIM_GetITStatus>
 8003178:	2800      	cmp	r0, #0
 800317a:	d03d      	beq.n	80031f8 <__TIM2_ISR+0x90>
	{


		ADCres_buf_index++;
 800317c:	4b1f      	ldr	r3, [pc, #124]	(80031fc <__TIM2_ISR+0x94>)

		//DXL_read_byte(2,MOVING); // If sweep is done (Motor is not moving)

		if(1)//!(DXL_RX_com_buf[5]&0x01)) // disable intterupt
		{
			ADCres_buf[ADCres_buf_index] =sampleADC(NUM_ADC6);// ((sampleADC(NUM_ADC6) + sampleADC(NUM_ADC6))>>1) + ((sampleADC(NUM_ADC6) + sampleADC(NUM_ADC6))>>1);
 800317e:	2005      	movs	r0, #5
{
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
	{


		ADCres_buf_index++;
 8003180:	881c      	ldrh	r4, [r3, #0]
 8003182:	3401      	adds	r4, #1
 8003184:	b2a4      	uxth	r4, r4
 8003186:	801c      	strh	r4, [r3, #0]
		TIM2->SR &= ~TIM_IT_CC1;
 8003188:	8a2b      	ldrh	r3, [r5, #16]
 800318a:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 800318e:	041b      	lsls	r3, r3, #16
 8003190:	0c1b      	lsrs	r3, r3, #16
 8003192:	822b      	strh	r3, [r5, #16]
		TIM2->CNT = 0;
 8003194:	f04f 0300 	mov.w	r3, #0	; 0x0
 8003198:	84ab      	strh	r3, [r5, #36]

		//DXL_read_byte(2,MOVING); // If sweep is done (Motor is not moving)

		if(1)//!(DXL_RX_com_buf[5]&0x01)) // disable intterupt
		{
			ADCres_buf[ADCres_buf_index] =sampleADC(NUM_ADC6);// ((sampleADC(NUM_ADC6) + sampleADC(NUM_ADC6))>>1) + ((sampleADC(NUM_ADC6) + sampleADC(NUM_ADC6))>>1);
 800319a:	f000 fcf9 	bl	8003b90 <sampleADC>
 800319e:	4b18      	ldr	r3, [pc, #96]	(8003200 <__TIM2_ISR+0x98>)
 80031a0:	f823 0014 	strh.w	r0, [r3, r4, lsl #1]


			if(sweepDirection == 0)
 80031a4:	4b17      	ldr	r3, [pc, #92]	(8003204 <__TIM2_ISR+0x9c>)
 80031a6:	4c18      	ldr	r4, [pc, #96]	(8003208 <__TIM2_ISR+0xa0>)
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	b933      	cbnz	r3, 80031ba <__TIM2_ISR+0x52>
			{
				set_IR_position(count);
 80031ac:	8820      	ldrh	r0, [r4, #0]
 80031ae:	b280      	uxth	r0, r0
 80031b0:	f000 fc9c 	bl	8003aec <set_IR_position>
				count += 60;
 80031b4:	8823      	ldrh	r3, [r4, #0]
 80031b6:	333c      	adds	r3, #60
 80031b8:	e005      	b.n	80031c6 <__TIM2_ISR+0x5e>
			}
			else
			{
				set_IR_position(count);
 80031ba:	8820      	ldrh	r0, [r4, #0]
 80031bc:	b280      	uxth	r0, r0
 80031be:	f000 fc95 	bl	8003aec <set_IR_position>
				count -= 60;
 80031c2:	8823      	ldrh	r3, [r4, #0]
 80031c4:	3b3c      	subs	r3, #60
 80031c6:	b29b      	uxth	r3, r3
			}

			if(count >=814 || count <= 214)
 80031c8:	490f      	ldr	r1, [pc, #60]	(8003208 <__TIM2_ISR+0xa0>)
				count += 60;
			}
			else
			{
				set_IR_position(count);
				count -= 60;
 80031ca:	8023      	strh	r3, [r4, #0]
			}

			if(count >=814 || count <= 214)
 80031cc:	880a      	ldrh	r2, [r1, #0]
 80031ce:	f240 332d 	movw	r3, #813	; 0x32d
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d802      	bhi.n	80031dc <__TIM2_ISR+0x74>
 80031d6:	880b      	ldrh	r3, [r1, #0]
 80031d8:	2bd6      	cmp	r3, #214
 80031da:	d80d      	bhi.n	80031f8 <__TIM2_ISR+0x90>
			{
				TIM2->CR1 &= TIM_CR1_CEN;
 80031dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80031e0:	8813      	ldrh	r3, [r2, #0]
 80031e2:	f003 0301 	and.w	r3, r3, #1	; 0x1
 80031e6:	8013      	strh	r3, [r2, #0]
				IRsweepDone = 1;
 80031e8:	4b08      	ldr	r3, [pc, #32]	(800320c <__TIM2_ISR+0xa4>)
 80031ea:	2201      	movs	r2, #1
 80031ec:	701a      	strb	r2, [r3, #0]
				sweepDirection ^= 0x01;
 80031ee:	4a05      	ldr	r2, [pc, #20]	(8003204 <__TIM2_ISR+0x9c>)
 80031f0:	7813      	ldrb	r3, [r2, #0]
 80031f2:	f083 0301 	eor.w	r3, r3, #1	; 0x1
 80031f6:	7013      	strb	r3, [r2, #0]
			}
		}


	}
}
 80031f8:	b001      	add	sp, #4
 80031fa:	bd30      	pop	{r4, r5, pc}
 80031fc:	20000010 	.word	0x20000010
 8003200:	20000016 	.word	0x20000016
 8003204:	20000014 	.word	0x20000014
 8003208:	20000008 	.word	0x20000008
 800320c:	2000007a 	.word	0x2000007a

08003210 <main>:




int main(void)
{
 8003210:	b570      	push	{r4, r5, r6, lr}
	u16 tempADCres, j = 0, k = 0;
	u16 sum, avg;
	float hans;
	double bo;
    /* System Clocks Configuration */
	RCC_Configuration();
 8003212:	f000 f9ed 	bl	80035f0 <RCC_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8003216:	f000 f9c1 	bl	800359c <NVIC_Configuration>

	/* GPIO configuration */
	GPIO_Configuration(); // Setup of IOs
 800321a:	f000 f945 	bl	80034a8 <GPIO_Configuration>
	//GPIO_Start();

	SysTick_Configuration(); // used for delay function (PC_Com.c)
 800321e:	f000 f939 	bl	8003494 <SysTick_Configuration>

	DXL_init(1000000);
 8003222:	483e      	ldr	r0, [pc, #248]	(800331c <main+0x10c>)
 8003224:	f000 fb30 	bl	8003888 <DXL_init>

	USART_Configuration(USART_PC, Baudrate_PC);
 8003228:	4b3d      	ldr	r3, [pc, #244]	(8003320 <main+0x110>)
 800322a:	2002      	movs	r0, #2
 800322c:	6819      	ldr	r1, [r3, #0]
 800322e:	f000 fab5 	bl	800379c <USART_Configuration>

	Init_Timer2();
 8003232:	f000 f917 	bl	8003464 <Init_Timer2>

	TxDString(" HELLO :)\n\r");
 8003236:	483b      	ldr	r0, [pc, #236]	(8003324 <main+0x114>)
 8003238:	f000 faa2 	bl	8003780 <TxDString>
	DXL_RX_com_buf[14] = 0;
 800323c:	4b3a      	ldr	r3, [pc, #232]	(8003328 <main+0x118>)
 800323e:	2200      	movs	r2, #0
 8003240:	739a      	strb	r2, [r3, #14]

	init_ADC();
 8003242:	f000 fc65 	bl	8003b10 <init_ADC>

	//GPIO_SetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1P);
	//GPIO_ResetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1M);
	set_IR_position(330);
 8003246:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 800324a:	f000 fc4f 	bl	8003aec <set_IR_position>
 800324e:	2400      	movs	r4, #0
 8003250:	4d36      	ldr	r5, [pc, #216]	(800332c <main+0x11c>)
			move_forward(300);
		}
		else{
			move_forward(900);
		}
		if(ADCres_buf[IR_LONG_DIST] > 850){
 8003252:	f240 3652 	movw	r6, #850	; 0x352
 8003256:	e006      	b.n	8003266 <main+0x56>
		mDelay(2000);
*/
// SIMPLE ORIENTATION BEHAVIOUR
		for (j = 0; j<6; j++)
		{
			ADCres_buf[j] = sampleADC(NUM_ADC1+j);
 8003258:	b2e0      	uxtb	r0, r4
 800325a:	f000 fc99 	bl	8003b90 <sampleADC>
		}	

		mDelay(2000);
*/
// SIMPLE ORIENTATION BEHAVIOUR
		for (j = 0; j<6; j++)
 800325e:	1c63      	adds	r3, r4, #1
		{
			ADCres_buf[j] = sampleADC(NUM_ADC1+j);
 8003260:	f825 0014 	strh.w	r0, [r5, r4, lsl #1]
		}	

		mDelay(2000);
*/
// SIMPLE ORIENTATION BEHAVIOUR
		for (j = 0; j<6; j++)
 8003264:	b29c      	uxth	r4, r3
 8003266:	2c05      	cmp	r4, #5
 8003268:	d9f6      	bls.n	8003258 <main+0x48>
		{
			ADCres_buf[j] = sampleADC(NUM_ADC1+j);

		}
		if(ADCres_buf[IR_SENSOR_FRONT] > 20){
 800326a:	886b      	ldrh	r3, [r5, #2]
 800326c:	2b14      	cmp	r3, #20
			move_forward(300);
 800326e:	bf8c      	ite	hi
 8003270:	f44f 7096 	movhi.w	r0, #300	; 0x12c
		}
		else{
			move_forward(900);
 8003274:	f44f 7061 	movls.w	r0, #900	; 0x384
 8003278:	f000 fc1e 	bl	8003ab8 <move_forward>
		}
		if(ADCres_buf[IR_LONG_DIST] > 850){
 800327c:	8968      	ldrh	r0, [r5, #10]
 800327e:	42b0      	cmp	r0, r6
 8003280:	d904      	bls.n	800328c <main+0x7c>
			move_left(ADCres_buf[IR_LONG_DIST]-400);
 8003282:	f5a0 70c8 	sub.w	r0, r0, #400	; 0x190
 8003286:	f000 fbdf 	bl	8003a48 <move_left>
 800328a:	e006      	b.n	800329a <main+0x8a>
		}
		else if(ADCres_buf[IR_LONG_DIST] < 700){
 800328c:	f5b0 7f2f 	cmp.w	r0, #700	; 0x2bc
 8003290:	d203      	bcs.n	800329a <main+0x8a>
			move_right((1100-ADCres_buf[IR_LONG_DIST]-400));
 8003292:	f5c0 702f 	rsb	r0, r0, #700	; 0x2bc
 8003296:	f000 fbbf 	bl	8003a18 <move_right>
		}

		if((ADCres_buf[IR_SENSOR_RIGHT] >ADCres_buf[IR_SENSOR_LEFT]) || (ADCres_buf[IR_SENSOR_RIGHT_front] > ADCres_buf[IR_SENSOR_LEFT_front]))
 800329a:	f8b5 e004 	ldrh.w	lr, [r5, #4]
 800329e:	f8b5 c008 	ldrh.w	ip, [r5, #8]
 80032a2:	45e6      	cmp	lr, ip
 80032a4:	d803      	bhi.n	80032ae <main+0x9e>
 80032a6:	88e9      	ldrh	r1, [r5, #6]
 80032a8:	882b      	ldrh	r3, [r5, #0]
 80032aa:	4299      	cmp	r1, r3
 80032ac:	d919      	bls.n	80032e2 <main+0xd2>
		{
			if(ADCres_buf[IR_SENSOR_FRONT] > 50)
 80032ae:	886b      	ldrh	r3, [r5, #2]
 80032b0:	2b32      	cmp	r3, #50
 80032b2:	d90a      	bls.n	80032ca <main+0xba>
			{
				move_right(((ADCres_buf[IR_SENSOR_RIGHT] - ADCres_buf[IR_SENSOR_LEFT])) + ((ADCres_buf[IR_SENSOR_RIGHT_front]-ADCres_buf[IR_SENSOR_LEFT_front])*3) + ADCres_buf[IR_SENSOR_FRONT]*4);
 80032b4:	ebcc 0083 	rsb	r0, ip, r3, lsl #2
 80032b8:	882a      	ldrh	r2, [r5, #0]
 80032ba:	88eb      	ldrh	r3, [r5, #6]
 80032bc:	4470      	add	r0, lr
 80032be:	1a9b      	subs	r3, r3, r2
 80032c0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80032c4:	18c0      	adds	r0, r0, r3
 80032c6:	f000 fba7 	bl	8003a18 <move_right>
			}

			move_left(((ADCres_buf[IR_SENSOR_RIGHT] - ADCres_buf[IR_SENSOR_LEFT])) + ((ADCres_buf[IR_SENSOR_RIGHT_front]-ADCres_buf[IR_SENSOR_LEFT_front]))*3);
 80032ca:	892b      	ldrh	r3, [r5, #8]
 80032cc:	88a8      	ldrh	r0, [r5, #4]
 80032ce:	882a      	ldrh	r2, [r5, #0]
 80032d0:	1ac0      	subs	r0, r0, r3
 80032d2:	88eb      	ldrh	r3, [r5, #6]
 80032d4:	1a9b      	subs	r3, r3, r2
 80032d6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80032da:	18c0      	adds	r0, r0, r3
 80032dc:	f000 fbb4 	bl	8003a48 <move_left>
 80032e0:	e01a      	b.n	8003318 <main+0x108>
		}
		else if((ADCres_buf[IR_SENSOR_LEFT] > ADCres_buf[IR_SENSOR_RIGHT]) || (ADCres_buf[IR_SENSOR_LEFT_front] > ADCres_buf[IR_SENSOR_RIGHT_front]) )
 80032e2:	45f4      	cmp	ip, lr
 80032e4:	d801      	bhi.n	80032ea <main+0xda>
 80032e6:	428b      	cmp	r3, r1
 80032e8:	d916      	bls.n	8003318 <main+0x108>
		{
			if(ADCres_buf[IR_SENSOR_FRONT] > 50)
 80032ea:	886a      	ldrh	r2, [r5, #2]
 80032ec:	2a32      	cmp	r2, #50
 80032ee:	d908      	bls.n	8003302 <main+0xf2>
			{
				move_right(((ADCres_buf[IR_SENSOR_LEFT] - ADCres_buf[IR_SENSOR_RIGHT])) + ((ADCres_buf[IR_SENSOR_LEFT_front]-ADCres_buf[IR_SENSOR_RIGHT_front])*3) + ADCres_buf[IR_SENSOR_FRONT]*4);
 80032f0:	ebce 0082 	rsb	r0, lr, r2, lsl #2
 80032f4:	1a5b      	subs	r3, r3, r1
 80032f6:	4460      	add	r0, ip
 80032f8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80032fc:	18c0      	adds	r0, r0, r3
 80032fe:	f000 fb8b 	bl	8003a18 <move_right>
			}

			move_right(((ADCres_buf[IR_SENSOR_LEFT] - ADCres_buf[IR_SENSOR_RIGHT])) + ((ADCres_buf[IR_SENSOR_LEFT_front]-ADCres_buf[IR_SENSOR_RIGHT_front]))*3);
 8003302:	88ab      	ldrh	r3, [r5, #4]
 8003304:	8928      	ldrh	r0, [r5, #8]
 8003306:	88ea      	ldrh	r2, [r5, #6]
 8003308:	1ac0      	subs	r0, r0, r3
 800330a:	882b      	ldrh	r3, [r5, #0]
 800330c:	1a9b      	subs	r3, r3, r2
 800330e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003312:	18c0      	adds	r0, r0, r3
 8003314:	f000 fb80 	bl	8003a18 <move_right>
 8003318:	2400      	movs	r4, #0
 800331a:	e7a4      	b.n	8003266 <main+0x56>
 800331c:	000f4240 	.word	0x000f4240
 8003320:	20000004 	.word	0x20000004
 8003324:	08006400 	.word	0x08006400
 8003328:	200000a4 	.word	0x200000a4
 800332c:	20000016 	.word	0x20000016

08003330 <NMIException>:
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
}
 8003330:	4770      	bx	lr
 8003332:	46c0      	nop			(mov r8, r8)

08003334 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8003334:	e7fe      	b.n	8003334 <HardFaultException>
 8003336:	46c0      	nop			(mov r8, r8)

08003338 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8003338:	e7fe      	b.n	8003338 <MemManageException>
 800333a:	46c0      	nop			(mov r8, r8)

0800333c <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 800333c:	e7fe      	b.n	800333c <BusFaultException>
 800333e:	46c0      	nop			(mov r8, r8)

08003340 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8003340:	e7fe      	b.n	8003340 <UsageFaultException>
 8003342:	46c0      	nop			(mov r8, r8)

08003344 <DebugMonitor>:
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
}
 8003344:	4770      	bx	lr
 8003346:	46c0      	nop			(mov r8, r8)

08003348 <SVCHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
}
 8003348:	4770      	bx	lr
 800334a:	46c0      	nop			(mov r8, r8)

0800334c <PendSVC>:
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
}
 800334c:	4770      	bx	lr
 800334e:	46c0      	nop			(mov r8, r8)

08003350 <WWDG_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
}
 8003350:	4770      	bx	lr
 8003352:	46c0      	nop			(mov r8, r8)

08003354 <PVD_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
}
 8003354:	4770      	bx	lr
 8003356:	46c0      	nop			(mov r8, r8)

08003358 <TAMPER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
}
 8003358:	4770      	bx	lr
 800335a:	46c0      	nop			(mov r8, r8)

0800335c <RTC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
}
 800335c:	4770      	bx	lr
 800335e:	46c0      	nop			(mov r8, r8)

08003360 <FLASH_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
}
 8003360:	4770      	bx	lr
 8003362:	46c0      	nop			(mov r8, r8)

08003364 <RCC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
}
 8003364:	4770      	bx	lr
 8003366:	46c0      	nop			(mov r8, r8)

08003368 <EXTI0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
}
 8003368:	4770      	bx	lr
 800336a:	46c0      	nop			(mov r8, r8)

0800336c <EXTI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
}
 800336c:	4770      	bx	lr
 800336e:	46c0      	nop			(mov r8, r8)

08003370 <EXTI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
}
 8003370:	4770      	bx	lr
 8003372:	46c0      	nop			(mov r8, r8)

08003374 <EXTI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
}
 8003374:	4770      	bx	lr
 8003376:	46c0      	nop			(mov r8, r8)

08003378 <EXTI4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
}
 8003378:	4770      	bx	lr
 800337a:	46c0      	nop			(mov r8, r8)

0800337c <DMA1_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
}
 800337c:	4770      	bx	lr
 800337e:	46c0      	nop			(mov r8, r8)

08003380 <DMA1_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
}
 8003380:	4770      	bx	lr
 8003382:	46c0      	nop			(mov r8, r8)

08003384 <DMA1_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
}
 8003384:	4770      	bx	lr
 8003386:	46c0      	nop			(mov r8, r8)

08003388 <DMA1_Channel4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
}
 8003388:	4770      	bx	lr
 800338a:	46c0      	nop			(mov r8, r8)

0800338c <DMA1_Channel5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
}
 800338c:	4770      	bx	lr
 800338e:	46c0      	nop			(mov r8, r8)

08003390 <DMA1_Channel6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
}
 8003390:	4770      	bx	lr
 8003392:	46c0      	nop			(mov r8, r8)

08003394 <DMA1_Channel7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
}
 8003394:	4770      	bx	lr
 8003396:	46c0      	nop			(mov r8, r8)

08003398 <ADC1_2_IRQHandler>:
*******************************************************************************/

void ADC1_2_IRQHandler(void)
{
  //TxDString("hej");
}
 8003398:	4770      	bx	lr
 800339a:	46c0      	nop			(mov r8, r8)

0800339c <USB_HP_CAN_TX_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
}
 800339c:	4770      	bx	lr
 800339e:	46c0      	nop			(mov r8, r8)

080033a0 <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
}
 80033a0:	4770      	bx	lr
 80033a2:	46c0      	nop			(mov r8, r8)

080033a4 <CAN_RX1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
}
 80033a4:	4770      	bx	lr
 80033a6:	46c0      	nop			(mov r8, r8)

080033a8 <CAN_SCE_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
}
 80033a8:	4770      	bx	lr
 80033aa:	46c0      	nop			(mov r8, r8)

080033ac <EXTI9_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
}
 80033ac:	4770      	bx	lr
 80033ae:	46c0      	nop			(mov r8, r8)

080033b0 <TIM1_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
}
 80033b0:	4770      	bx	lr
 80033b2:	46c0      	nop			(mov r8, r8)

080033b4 <TIM1_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
}
 80033b4:	4770      	bx	lr
 80033b6:	46c0      	nop			(mov r8, r8)

080033b8 <TIM1_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
}
 80033b8:	4770      	bx	lr
 80033ba:	46c0      	nop			(mov r8, r8)

080033bc <TIM1_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
}
 80033bc:	4770      	bx	lr
 80033be:	46c0      	nop			(mov r8, r8)

080033c0 <TIM3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
}
 80033c0:	4770      	bx	lr
 80033c2:	46c0      	nop			(mov r8, r8)

080033c4 <TIM4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
}
 80033c4:	4770      	bx	lr
 80033c6:	46c0      	nop			(mov r8, r8)

080033c8 <I2C1_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
}
 80033c8:	4770      	bx	lr
 80033ca:	46c0      	nop			(mov r8, r8)

080033cc <I2C1_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
}
 80033cc:	4770      	bx	lr
 80033ce:	46c0      	nop			(mov r8, r8)

080033d0 <I2C2_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
}
 80033d0:	4770      	bx	lr
 80033d2:	46c0      	nop			(mov r8, r8)

080033d4 <I2C2_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
}
 80033d4:	4770      	bx	lr
 80033d6:	46c0      	nop			(mov r8, r8)

080033d8 <SPI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
}
 80033d8:	4770      	bx	lr
 80033da:	46c0      	nop			(mov r8, r8)

080033dc <SPI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
}
 80033dc:	4770      	bx	lr
 80033de:	46c0      	nop			(mov r8, r8)

080033e0 <USART2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
}
 80033e0:	4770      	bx	lr
 80033e2:	46c0      	nop			(mov r8, r8)

080033e4 <EXTI15_10_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
}
 80033e4:	4770      	bx	lr
 80033e6:	46c0      	nop			(mov r8, r8)

080033e8 <RTCAlarm_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
}
 80033e8:	4770      	bx	lr
 80033ea:	46c0      	nop			(mov r8, r8)

080033ec <USBWakeUp_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
}
 80033ec:	4770      	bx	lr
 80033ee:	46c0      	nop			(mov r8, r8)

080033f0 <TIM8_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
}
 80033f0:	4770      	bx	lr
 80033f2:	46c0      	nop			(mov r8, r8)

080033f4 <TIM8_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
}
 80033f4:	4770      	bx	lr
 80033f6:	46c0      	nop			(mov r8, r8)

080033f8 <TIM8_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
}
 80033f8:	4770      	bx	lr
 80033fa:	46c0      	nop			(mov r8, r8)

080033fc <TIM8_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
}
 80033fc:	4770      	bx	lr
 80033fe:	46c0      	nop			(mov r8, r8)

08003400 <ADC3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
}
 8003400:	4770      	bx	lr
 8003402:	46c0      	nop			(mov r8, r8)

08003404 <FSMC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
}
 8003404:	4770      	bx	lr
 8003406:	46c0      	nop			(mov r8, r8)

08003408 <SDIO_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
}
 8003408:	4770      	bx	lr
 800340a:	46c0      	nop			(mov r8, r8)

0800340c <TIM5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
}
 800340c:	4770      	bx	lr
 800340e:	46c0      	nop			(mov r8, r8)

08003410 <SPI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
}
 8003410:	4770      	bx	lr
 8003412:	46c0      	nop			(mov r8, r8)

08003414 <UART4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
}
 8003414:	4770      	bx	lr
 8003416:	46c0      	nop			(mov r8, r8)

08003418 <UART5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
}
 8003418:	4770      	bx	lr
 800341a:	46c0      	nop			(mov r8, r8)

0800341c <TIM6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
}
 800341c:	4770      	bx	lr
 800341e:	46c0      	nop			(mov r8, r8)

08003420 <TIM7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
}
 8003420:	4770      	bx	lr
 8003422:	46c0      	nop			(mov r8, r8)

08003424 <DMA2_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
}
 8003424:	4770      	bx	lr
 8003426:	46c0      	nop			(mov r8, r8)

08003428 <DMA2_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
}
 8003428:	4770      	bx	lr
 800342a:	46c0      	nop			(mov r8, r8)

0800342c <DMA2_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
}
 800342c:	4770      	bx	lr
 800342e:	46c0      	nop			(mov r8, r8)

08003430 <DMA2_Channel4_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
}
 8003430:	4770      	bx	lr
 8003432:	46c0      	nop			(mov r8, r8)

08003434 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8003434:	b500      	push	{lr}
 8003436:	b081      	sub	sp, #4
	__PC_com_RX_ISR();
 8003438:	f000 f91c 	bl	8003674 <__PC_com_RX_ISR>
}
 800343c:	b001      	add	sp, #4
 800343e:	bd00      	pop	{pc}

08003440 <USART1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
 8003440:	b500      	push	{lr}
 8003442:	b081      	sub	sp, #4
	//RxD0Interrupt();
	DXL_RX_interrupt();
 8003444:	f000 fa26 	bl	8003894 <DXL_RX_interrupt>
}
 8003448:	b001      	add	sp, #4
 800344a:	bd00      	pop	{pc}

0800344c <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 800344c:	b500      	push	{lr}
 800344e:	b081      	sub	sp, #4
	__TIM2_ISR();
 8003450:	f7ff fe8a 	bl	8003168 <__TIM2_ISR>
}
 8003454:	b001      	add	sp, #4
 8003456:	bd00      	pop	{pc}

08003458 <SysTickHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
 8003458:	b500      	push	{lr}
 800345a:	b081      	sub	sp, #4
	__ISR_DELAY();
 800345c:	f7ff fe6a 	bl	8003134 <__ISR_DELAY>
}
 8003460:	b001      	add	sp, #4
 8003462:	bd00      	pop	{pc}

08003464 <Init_Timer2>:
	  SysTick_ITConfig(ENABLE);
}

void Init_Timer2()
{
	TIM2->CR1 = 0x000; // Upcounting mode + no buffer on reload register, Counter diable
 8003464:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003468:	f04f 0200 	mov.w	r2, #0	; 0x0
 800346c:	801a      	strh	r2, [r3, #0]
	TIM2->PSC = 0x0F5F; // Prescaler
 800346e:	f640 725f 	movw	r2, #3935	; 0xf5f
 8003472:	851a      	strh	r2, [r3, #40]
	TIM2->ARR = 0xFFFF; // Reload register
 8003474:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003478:	859a      	strh	r2, [r3, #44]

	TIM2->CCMR1 = 0x0000; // NO output compare and input capture!!!
 800347a:	f04f 0200 	mov.w	r2, #0	; 0x0
 800347e:	831a      	strh	r2, [r3, #24]
	TIM2->DIER = 0x0002; // CC1IE UIE
 8003480:	f04f 0202 	mov.w	r2, #2	; 0x2
 8003484:	819a      	strh	r2, [r3, #12]
	TIM2->CCR1 = 0xFF00; // CCR1 value = ~10 times overflow pr rotation of IR sensor
 8003486:	f64f 7200 	movw	r2, #65280	; 0xff00
 800348a:	869a      	strh	r2, [r3, #52]
	TIM2->CNT = 0x0000;
 800348c:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003490:	849a      	strh	r2, [r3, #36]
	//TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
}
 8003492:	4770      	bx	lr

08003494 <SysTick_Configuration>:

}


void SysTick_Configuration(void)
{
 8003494:	b500      	push	{lr}
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 8003496:	2009      	movs	r0, #9

}


void SysTick_Configuration(void)
{
 8003498:	b081      	sub	sp, #4
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 800349a:	f001 fe5f 	bl	800515c <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 800349e:	2001      	movs	r0, #1
 80034a0:	f001 fe78 	bl	8005194 <SysTick_ITConfig>
}
 80034a4:	b001      	add	sp, #4
 80034a6:	bd00      	pop	{pc}

080034a8 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 80034a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034aa:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80034ac:	ad01      	add	r5, sp, #4

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034ae:	4c38      	ldr	r4, [pc, #224]	(8003590 <GPIO_Configuration+0xe8>)
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80034b0:	4628      	mov	r0, r5
 80034b2:	f001 f951 	bl	8004758 <GPIO_StructInit>


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80034b6:	2603      	movs	r6, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80034b8:	2710      	movs	r7, #16
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
 80034ba:	f04f 03cf 	mov.w	r3, #207	; 0xcf
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80034be:	4629      	mov	r1, r5
 80034c0:	4834      	ldr	r0, [pc, #208]	(8003594 <GPIO_Configuration+0xec>)
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
 80034c2:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80034c6:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80034ca:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80034ce:	f001 f8ef 	bl	80046b0 <GPIO_Init>

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
 80034d2:	f44f 734c 	mov.w	r3, #816	; 0x330
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034d6:	4620      	mov	r0, r4
 80034d8:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
 80034da:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80034de:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80034e2:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034e6:	f001 f8e3 	bl	80046b0 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 80034ea:	f44f 6308 	mov.w	r3, #2176	; 0x880
 80034ee:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034f2:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80034f4:	2304      	movs	r3, #4
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034f6:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80034f8:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034fc:	f001 f8d8 	bl	80046b0 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
 8003500:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8003504:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003508:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800350a:	2318      	movs	r3, #24
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800350c:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800350e:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003512:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003516:	f001 f8cb 	bl	80046b0 <GPIO_Init>

	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 800351a:	2004      	movs	r0, #4
 800351c:	2101      	movs	r1, #1
 800351e:	f001 f961 	bl	80047e4 <GPIO_PinRemapConfig>
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
 8003522:	2101      	movs	r1, #1
 8003524:	481c      	ldr	r0, [pc, #112]	(8003598 <GPIO_Configuration+0xf0>)
 8003526:	f001 f95d 	bl	80047e4 <GPIO_PinRemapConfig>

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 800352a:	4620      	mov	r0, r4
 800352c:	2110      	movs	r1, #16
 800352e:	f001 f931 	bl	8004794 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8003532:	4620      	mov	r0, r4
 8003534:	2120      	movs	r1, #32
 8003536:	f001 f92b 	bl	8004790 <GPIO_SetBits>

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800353a:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800353e:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8003542:	f506 3686 	add.w	r6, r6, #68608	; 0x10c00
 8003546:	f506 767f 	add.w	r6, r6, #1020	; 0x3fc
 800354a:	3601      	adds	r6, #1

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
 800354c:	f642 3306 	movw	r3, #11014	; 0x2b06
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003550:	4630      	mov	r0, r6
 8003552:	4629      	mov	r1, r5

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
 8003554:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8003558:	2400      	movs	r4, #0
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800355a:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800355e:	f001 f8a7 	bl	80046b0 <GPIO_Init>

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
 8003562:	f04f 0309 	mov.w	r3, #9	; 0x9
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 8003566:	4630      	mov	r0, r6
 8003568:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
 800356a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 800356e:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 8003572:	f001 f89d 	bl	80046b0 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
 8003576:	f04f 0320 	mov.w	r3, #32	; 0x20
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 800357a:	4806      	ldr	r0, [pc, #24]	(8003594 <GPIO_Configuration+0xec>)
 800357c:	4629      	mov	r1, r5
	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
 800357e:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8003582:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 8003586:	f001 f893 	bl	80046b0 <GPIO_Init>


}
 800358a:	b003      	add	sp, #12
 800358c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800358e:	46c0      	nop			(mov r8, r8)
 8003590:	40010c00 	.word	0x40010c00
 8003594:	40010800 	.word	0x40010800
 8003598:	00300400 	.word	0x00300400

0800359c <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 800359c:	b570      	push	{r4, r5, r6, lr}
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 800359e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 80035a2:	b082      	sub	sp, #8
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 80035a4:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80035a8:	f001 fa96 	bl	8004ad8 <NVIC_SetVectorTable>
	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80035ac:	ae01      	add	r6, sp, #4
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
	#endif

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80035ae:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80035b2:	f001 f9f3 	bl	800499c <NVIC_PriorityGroupConfig>

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80035b6:	2500      	movs	r5, #0

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80035b8:	2325      	movs	r3, #37
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80035ba:	2401      	movs	r4, #1
	NVIC_Init(&NVIC_InitStructure);
 80035bc:	4630      	mov	r0, r6

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80035be:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80035c2:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80035c6:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80035ca:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80035ce:	f001 f9ef 	bl	80049b0 <NVIC_Init>

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80035d2:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80035d4:	4630      	mov	r0, r6
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80035d6:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80035da:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80035de:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80035e2:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80035e6:	f001 f9e3 	bl	80049b0 <NVIC_Init>
	//NVIC_InitStructure.NVIC_IRQChannel = ADC1_2_IRQChannel;
	//NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	//NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	//NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	//NVIC_Init(&NVIC_InitStructure);
}
 80035ea:	b002      	add	sp, #8
 80035ec:	bd70      	pop	{r4, r5, r6, pc}
 80035ee:	46c0      	nop			(mov r8, r8)

080035f0 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 80035f0:	b500      	push	{lr}
 80035f2:	b081      	sub	sp, #4
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 80035f4:	f001 fbd2 	bl	8004d9c <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 80035f8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80035fc:	f001 fbee 	bl	8004ddc <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8003600:	f001 fc06 	bl	8004e10 <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 8003604:	2801      	cmp	r0, #1
 8003606:	d124      	bne.n	8003652 <RCC_Configuration+0x62>
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8003608:	2010      	movs	r0, #16
 800360a:	f000 fdd5 	bl	80041b8 <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 800360e:	2002      	movs	r0, #2
 8003610:	f000 fdba 	bl	8004188 <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1);
 8003614:	2000      	movs	r0, #0
 8003616:	f001 fc45 	bl	8004ea4 <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1);
 800361a:	2000      	movs	r0, #0
 800361c:	f001 fc56 	bl	8004ecc <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 8003620:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003624:	f001 fc48 	bl	8004eb8 <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8003628:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800362c:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8003630:	f001 fc16 	bl	8004e60 <RCC_PLLConfig>

		/* Enable PLL */
		RCC_PLLCmd(ENABLE);
 8003634:	2001      	movs	r0, #1
 8003636:	f001 fc1d 	bl	8004e74 <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 800363a:	2039      	movs	r0, #57
 800363c:	f001 fd46 	bl	80050cc <RCC_GetFlagStatus>
 8003640:	2800      	cmp	r0, #0
 8003642:	d0fa      	beq.n	800363a <RCC_Configuration+0x4a>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8003644:	2002      	movs	r0, #2
 8003646:	f001 fc1b 	bl	8004e80 <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 800364a:	f001 fc23 	bl	8004e94 <RCC_GetSYSCLKSource>
 800364e:	2808      	cmp	r0, #8
 8003650:	d1fb      	bne.n	800364a <RCC_Configuration+0x5a>
	}

	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART1 and GPIOB clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC	 | RCC_APB2Periph_ADC1, ENABLE);
 8003652:	2101      	movs	r1, #1
 8003654:	f244 201c 	movw	r0, #16924	; 0x421c
 8003658:	f001 fcee 	bl	8005038 <RCC_APB2PeriphClockCmd>


	/* Enable USART3 clocks */
	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_USART3 | RCC_APB1Periph_TIM2, ENABLE);
 800365c:	4804      	ldr	r0, [pc, #16]	(8003670 <RCC_Configuration+0x80>)
 800365e:	2101      	movs	r1, #1
 8003660:	f001 fcf8 	bl	8005054 <RCC_APB1PeriphClockCmd>

	PWR_BackupAccessCmd(ENABLE);
 8003664:	2001      	movs	r0, #1
 8003666:	f001 fb29 	bl	8004cbc <PWR_BackupAccessCmd>
}
 800366a:	b001      	add	sp, #4
 800366c:	bd00      	pop	{pc}
 800366e:	46c0      	nop			(mov r8, r8)
 8003670:	00040001 	.word	0x00040001

08003674 <__PC_com_RX_ISR>:
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
}

void __PC_com_RX_ISR()
{
 8003674:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 8003676:	4809      	ldr	r0, [pc, #36]	(800369c <__PC_com_RX_ISR+0x28>)
 8003678:	f240 5125 	movw	r1, #1317	; 0x525
 800367c:	f002 fd8e 	bl	800619c <USART_GetITStatus>
 8003680:	b150      	cbz	r0, 8003698 <__PC_com_RX_ISR+0x24>
	{
		PC_RX_com_buf[PC_RX_buff_index] = USART_ReceiveData(USART3);
 8003682:	4b07      	ldr	r3, [pc, #28]	(80036a0 <__PC_com_RX_ISR+0x2c>)
 8003684:	4805      	ldr	r0, [pc, #20]	(800369c <__PC_com_RX_ISR+0x28>)
 8003686:	681c      	ldr	r4, [r3, #0]
 8003688:	f002 fd1a 	bl	80060c0 <USART_ReceiveData>
 800368c:	4b05      	ldr	r3, [pc, #20]	(80036a4 <__PC_com_RX_ISR+0x30>)
 800368e:	b2c0      	uxtb	r0, r0
 8003690:	5518      	strb	r0, [r3, r4]
		PC_data_rdy = 1;
 8003692:	4b05      	ldr	r3, [pc, #20]	(80036a8 <__PC_com_RX_ISR+0x34>)
 8003694:	2201      	movs	r2, #1
 8003696:	701a      	strb	r2, [r3, #0]
		//PC_RX_buff_index++;
	}

}
 8003698:	bd10      	pop	{r4, pc}
 800369a:	46c0      	nop			(mov r8, r8)
 800369c:	40004800 	.word	0x40004800
 80036a0:	2000007c 	.word	0x2000007c
 80036a4:	2000008c 	.word	0x2000008c
 80036a8:	20000080 	.word	0x20000080

080036ac <uDelay>:
{
	uDelay(nTime*1000);
}

void uDelay(u32 nTime)
{
 80036ac:	b510      	push	{r4, lr}
 80036ae:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 80036b0:	2001      	movs	r0, #1
 80036b2:	f001 fd59 	bl	8005168 <SysTick_CounterCmd>

	gwTimingDelay = nTime;
 80036b6:	4b07      	ldr	r3, [pc, #28]	(80036d4 <uDelay+0x28>)
 80036b8:	601c      	str	r4, [r3, #0]

	while(gwTimingDelay != 0);
 80036ba:	461a      	mov	r2, r3
 80036bc:	6813      	ldr	r3, [r2, #0]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d1fc      	bne.n	80036bc <uDelay+0x10>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 80036c2:	f06f 0001 	mvn.w	r0, #1	; 0x1
 80036c6:	f001 fd4f 	bl	8005168 <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80036ca:	2000      	movs	r0, #0
 80036cc:	f001 fd4c 	bl	8005168 <SysTick_CounterCmd>
}
 80036d0:	bd10      	pop	{r4, pc}
 80036d2:	46c0      	nop			(mov r8, r8)
 80036d4:	20000084 	.word	0x20000084

080036d8 <mDelay>:
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 80036d8:	b500      	push	{lr}
	uDelay(nTime*1000);
 80036da:	ebc0 1340 	rsb	r3, r0, r0, lsl #5
 80036de:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 80036e2:	b081      	sub	sp, #4
	uDelay(nTime*1000);
 80036e4:	00c0      	lsls	r0, r0, #3
 80036e6:	f7ff ffe1 	bl	80036ac <uDelay>
}
 80036ea:	b001      	add	sp, #4
 80036ec:	bd00      	pop	{pc}
 80036ee:	46c0      	nop			(mov r8, r8)

080036f0 <TxDByte_PC>:
		*bData+=1;
	}
}

void TxDByte_PC(u8 bTxdData)
{
 80036f0:	b500      	push	{lr}
	USART_SendData(USART3,bTxdData);
 80036f2:	b281      	uxth	r1, r0
		*bData+=1;
	}
}

void TxDByte_PC(u8 bTxdData)
{
 80036f4:	b081      	sub	sp, #4
	USART_SendData(USART3,bTxdData);
 80036f6:	4805      	ldr	r0, [pc, #20]	(800370c <TxDByte_PC+0x1c>)
 80036f8:	f002 fcde 	bl	80060b8 <USART_SendData>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 80036fc:	4803      	ldr	r0, [pc, #12]	(800370c <TxDByte_PC+0x1c>)
 80036fe:	2140      	movs	r1, #64
 8003700:	f002 fd40 	bl	8006184 <USART_GetFlagStatus>
 8003704:	2800      	cmp	r0, #0
 8003706:	d0f9      	beq.n	80036fc <TxDByte_PC+0xc>
}
 8003708:	b001      	add	sp, #4
 800370a:	bd00      	pop	{pc}
 800370c:	40004800 	.word	0x40004800

08003710 <TxDWord16>:
	{
		TxDByte_PC(*bData++);
	}
}

void TxDWord16(u16 wSentData) {
 8003710:	b510      	push	{r4, lr}
 8003712:	4604      	mov	r4, r0
	TxDByte_PC((wSentData >> 8) & 0xff);
	TxDByte_PC(wSentData & 0xff);
 8003714:	b2e4      	uxtb	r4, r4
		TxDByte_PC(*bData++);
	}
}

void TxDWord16(u16 wSentData) {
	TxDByte_PC((wSentData >> 8) & 0xff);
 8003716:	0a00      	lsrs	r0, r0, #8
 8003718:	f7ff ffea 	bl	80036f0 <TxDByte_PC>
	TxDByte_PC(wSentData & 0xff);
 800371c:	4620      	mov	r0, r4
 800371e:	f7ff ffe7 	bl	80036f0 <TxDByte_PC>
}
 8003722:	bd10      	pop	{r4, pc}

08003724 <TxWordArray>:
void TxWordArray(u16 *bData, u8 len)
{
 8003724:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i;
	for(i = 0; i<len; i++)
	{
		TxDWord16(bData);
		TxDByte_PC("\n");
 8003726:	4b0e      	ldr	r3, [pc, #56]	(8003760 <TxWordArray+0x3c>)
void TxDWord16(u16 wSentData) {
	TxDByte_PC((wSentData >> 8) & 0xff);
	TxDByte_PC(wSentData & 0xff);
}
void TxWordArray(u16 *bData, u8 len)
{
 8003728:	b083      	sub	sp, #12
	int i;
	for(i = 0; i<len; i++)
	{
		TxDWord16(bData);
		TxDByte_PC("\n");
 800372a:	b2de      	uxtb	r6, r3
		TxDByte_PC("\r");
 800372c:	4b0d      	ldr	r3, [pc, #52]	(8003764 <TxWordArray+0x40>)
void TxDWord16(u16 wSentData) {
	TxDByte_PC((wSentData >> 8) & 0xff);
	TxDByte_PC(wSentData & 0xff);
}
void TxWordArray(u16 *bData, u8 len)
{
 800372e:	4605      	mov	r5, r0
 8003730:	460f      	mov	r7, r1
 8003732:	2400      	movs	r4, #0
	int i;
	for(i = 0; i<len; i++)
	{
		TxDWord16(bData);
		TxDByte_PC("\n");
		TxDByte_PC("\r");
 8003734:	f88d 3007 	strb.w	r3, [sp, #7]
 8003738:	e00d      	b.n	8003756 <TxWordArray+0x32>
void TxWordArray(u16 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
	{
		TxDWord16(bData);
 800373a:	b2a8      	uxth	r0, r5
 800373c:	f7ff ffe8 	bl	8003710 <TxDWord16>
		TxDByte_PC("\n");
 8003740:	4630      	mov	r0, r6
 8003742:	f7ff ffd5 	bl	80036f0 <TxDByte_PC>
		TxDByte_PC("\r");
 8003746:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800374a:	f7ff ffd1 	bl	80036f0 <TxDByte_PC>
		*bData+=1;
 800374e:	882b      	ldrh	r3, [r5, #0]
	TxDByte_PC(wSentData & 0xff);
}
void TxWordArray(u16 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 8003750:	3401      	adds	r4, #1
	{
		TxDWord16(bData);
		TxDByte_PC("\n");
		TxDByte_PC("\r");
		*bData+=1;
 8003752:	3301      	adds	r3, #1
 8003754:	802b      	strh	r3, [r5, #0]
	TxDByte_PC(wSentData & 0xff);
}
void TxWordArray(u16 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 8003756:	42bc      	cmp	r4, r7
 8003758:	dbef      	blt.n	800373a <TxWordArray+0x16>
		TxDWord16(bData);
		TxDByte_PC("\n");
		TxDByte_PC("\r");
		*bData+=1;
	}
}
 800375a:	b003      	add	sp, #12
 800375c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800375e:	46c0      	nop			(mov r8, r8)
 8003760:	0800640c 	.word	0x0800640c
 8003764:	0800640a 	.word	0x0800640a

08003768 <TxArray>:
{
	while (*bData)
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
 8003768:	b570      	push	{r4, r5, r6, lr}
 800376a:	4606      	mov	r6, r0
 800376c:	460d      	mov	r5, r1
 800376e:	2400      	movs	r4, #0
 8003770:	e003      	b.n	800377a <TxArray+0x12>
	int i;
	for(i = 0; i<len; i++)
	{
		TxDByte_PC(*bData++);
 8003772:	5d30      	ldrb	r0, [r6, r4]
 8003774:	f7ff ffbc 	bl	80036f0 <TxDByte_PC>
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 8003778:	3401      	adds	r4, #1
 800377a:	42ac      	cmp	r4, r5
 800377c:	dbf9      	blt.n	8003772 <TxArray+0xa>
	{
		TxDByte_PC(*bData++);
	}
}
 800377e:	bd70      	pop	{r4, r5, r6, pc}

08003780 <TxDString>:
	}
}


void TxDString(u8 *bData)
{
 8003780:	b530      	push	{r4, r5, lr}
 8003782:	4605      	mov	r5, r0
 8003784:	b081      	sub	sp, #4
 8003786:	2400      	movs	r4, #0
 8003788:	e001      	b.n	800378e <TxDString+0xe>
	while (*bData)
		TxDByte_PC(*bData++);
 800378a:	f7ff ffb1 	bl	80036f0 <TxDByte_PC>
}


void TxDString(u8 *bData)
{
	while (*bData)
 800378e:	5d28      	ldrb	r0, [r5, r4]
 8003790:	3401      	adds	r4, #1
 8003792:	2800      	cmp	r0, #0
 8003794:	d1f9      	bne.n	800378a <TxDString+0xa>
		TxDByte_PC(*bData++);
}
 8003796:	b001      	add	sp, #4
 8003798:	bd30      	pop	{r4, r5, pc}
 800379a:	46c0      	nop			(mov r8, r8)

0800379c <USART_Configuration>:




void USART_Configuration(u8 PORT, u32 baudrate)
{
 800379c:	b570      	push	{r4, r5, r6, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	4605      	mov	r5, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80037a2:	4668      	mov	r0, sp




void USART_Configuration(u8 PORT, u32 baudrate)
{
 80037a4:	460c      	mov	r4, r1

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80037a6:	f002 fbe1 	bl	8005f6c <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80037aa:	f04f 0300 	mov.w	r3, #0	; 0x0
 80037ae:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80037b2:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 80037b6:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80037ba:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80037be:	f04f 030c 	mov.w	r3, #12	; 0xc
void USART_Configuration(u8 PORT, u32 baudrate)
{

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80037c2:	466e      	mov	r6, sp


	USART_InitStructure.USART_BaudRate = baudrate;
 80037c4:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80037c6:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 80037ca:	b98d      	cbnz	r5, 80037f0 <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 80037cc:	4814      	ldr	r0, [pc, #80]	(8003820 <USART_Configuration+0x84>)
 80037ce:	f002 fd61 	bl	8006294 <USART_DeInit>
		mDelay(10);
 80037d2:	200a      	movs	r0, #10
 80037d4:	f7ff ff80 	bl	80036d8 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 80037d8:	4811      	ldr	r0, [pc, #68]	(8003820 <USART_Configuration+0x84>)
 80037da:	4669      	mov	r1, sp
 80037dc:	f002 fd0c 	bl	80061f8 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 80037e0:	480f      	ldr	r0, [pc, #60]	(8003820 <USART_Configuration+0x84>)
 80037e2:	f240 5125 	movw	r1, #1317	; 0x525
 80037e6:	2201      	movs	r2, #1
 80037e8:	f002 fbfa 	bl	8005fe0 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 80037ec:	480c      	ldr	r0, [pc, #48]	(8003820 <USART_Configuration+0x84>)
 80037ee:	e012      	b.n	8003816 <USART_Configuration+0x7a>
	}

	else if( PORT == USART_PC )
 80037f0:	2d02      	cmp	r5, #2
 80037f2:	d113      	bne.n	800381c <USART_Configuration+0x80>
	{
		USART_DeInit(USART3);
 80037f4:	480b      	ldr	r0, [pc, #44]	(8003824 <USART_Configuration+0x88>)
 80037f6:	f002 fd4d 	bl	8006294 <USART_DeInit>
		mDelay(10);
 80037fa:	200a      	movs	r0, #10
 80037fc:	f7ff ff6c 	bl	80036d8 <mDelay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 8003800:	4808      	ldr	r0, [pc, #32]	(8003824 <USART_Configuration+0x88>)
 8003802:	4669      	mov	r1, sp
 8003804:	f002 fcf8 	bl	80061f8 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 8003808:	4806      	ldr	r0, [pc, #24]	(8003824 <USART_Configuration+0x88>)
 800380a:	f240 5125 	movw	r1, #1317	; 0x525
 800380e:	2201      	movs	r2, #1
 8003810:	f002 fbe6 	bl	8005fe0 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 8003814:	4803      	ldr	r0, [pc, #12]	(8003824 <USART_Configuration+0x88>)
 8003816:	2101      	movs	r1, #1
 8003818:	f002 fbd4 	bl	8005fc4 <USART_Cmd>
	}
}
 800381c:	b004      	add	sp, #16
 800381e:	bd70      	pop	{r4, r5, r6, pc}
 8003820:	40013800 	.word	0x40013800
 8003824:	40004800 	.word	0x40004800

08003828 <USARTConfiguration>:




void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */
 8003828:	b530      	push	{r4, r5, lr}
 800382a:	b085      	sub	sp, #20
 800382c:	4604      	mov	r4, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800382e:	4668      	mov	r0, sp
 8003830:	f002 fb9c 	bl	8005f6c <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
 8003834:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 8003836:	4c13      	ldr	r4, [pc, #76]	(8003884 <USARTConfiguration+0x5c>)

	USART_StructInit(&USART_InitStructure);


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8003838:	f04f 0300 	mov.w	r3, #0	; 0x0
 800383c:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003840:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003844:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003848:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 800384c:	4620      	mov	r0, r4
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800384e:	f04f 030c 	mov.w	r3, #12	; 0xc
 8003852:	f8ad 300a 	strh.w	r3, [sp, #10]


		USART_DeInit(USART1);
 8003856:	f002 fd1d 	bl	8006294 <USART_DeInit>
		mDelay(10);
 800385a:	200a      	movs	r0, #10
 800385c:	f7ff ff3c 	bl	80036d8 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 8003860:	4620      	mov	r0, r4
 8003862:	4669      	mov	r1, sp
 8003864:	f002 fcc8 	bl	80061f8 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003868:	4620      	mov	r0, r4
 800386a:	f240 5125 	movw	r1, #1317	; 0x525
 800386e:	2201      	movs	r2, #1
 8003870:	f002 fbb6 	bl	8005fe0 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 8003874:	4620      	mov	r0, r4
 8003876:	2101      	movs	r1, #1
void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003878:	466d      	mov	r5, sp
		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800387a:	f002 fba3 	bl	8005fc4 <USART_Cmd>

}
 800387e:	b005      	add	sp, #20
 8003880:	bd30      	pop	{r4, r5, pc}
 8003882:	46c0      	nop			(mov r8, r8)
 8003884:	40013800 	.word	0x40013800

08003888 <DXL_init>:
void USARTConfiguration();
void DXL_TX(u8 data);


void DXL_init(u32 baud)
{
 8003888:	b500      	push	{lr}
 800388a:	b081      	sub	sp, #4
	USARTConfiguration(baud);
 800388c:	f7ff ffcc 	bl	8003828 <USARTConfiguration>
}
 8003890:	b001      	add	sp, #4
 8003892:	bd00      	pop	{pc}

08003894 <DXL_RX_interrupt>:
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 8003894:	b530      	push	{r4, r5, lr}
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 8003896:	480a      	ldr	r0, [pc, #40]	(80038c0 <DXL_RX_interrupt+0x2c>)
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 8003898:	b081      	sub	sp, #4
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 800389a:	f240 5125 	movw	r1, #1317	; 0x525
 800389e:	f002 fc7d 	bl	800619c <USART_GetITStatus>
 80038a2:	b150      	cbz	r0, 80038ba <DXL_RX_interrupt+0x26>
	{
		DXL_RX_com_buf[DXL_RX_buff_index] = USART_ReceiveData(USART1);
 80038a4:	4c07      	ldr	r4, [pc, #28]	(80038c4 <DXL_RX_interrupt+0x30>)
 80038a6:	4806      	ldr	r0, [pc, #24]	(80038c0 <DXL_RX_interrupt+0x2c>)
 80038a8:	6825      	ldr	r5, [r4, #0]
 80038aa:	f002 fc09 	bl	80060c0 <USART_ReceiveData>
 80038ae:	4b06      	ldr	r3, [pc, #24]	(80038c8 <DXL_RX_interrupt+0x34>)
 80038b0:	b2c0      	uxtb	r0, r0
 80038b2:	5558      	strb	r0, [r3, r5]
		DXL_RX_buff_index++;
 80038b4:	6823      	ldr	r3, [r4, #0]
 80038b6:	3301      	adds	r3, #1
 80038b8:	6023      	str	r3, [r4, #0]
	}
}
 80038ba:	b001      	add	sp, #4
 80038bc:	bd30      	pop	{r4, r5, pc}
 80038be:	46c0      	nop			(mov r8, r8)
 80038c0:	40013800 	.word	0x40013800
 80038c4:	2000009c 	.word	0x2000009c
 80038c8:	200000a4 	.word	0x200000a4

080038cc <DXL_TX>:




void DXL_TX(u8 data)
{
 80038cc:	b510      	push	{r4, lr}

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80038ce:	2120      	movs	r1, #32




void DXL_TX(u8 data)
{
 80038d0:	4604      	mov	r4, r0

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80038d2:	480d      	ldr	r0, [pc, #52]	(8003908 <DXL_TX+0x3c>)
 80038d4:	f000 ff5e 	bl	8004794 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable



		USART_SendData(USART1, data);
 80038d8:	b2a4      	uxth	r4, r4

void DXL_TX(u8 data)
{

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 80038da:	480b      	ldr	r0, [pc, #44]	(8003908 <DXL_TX+0x3c>)
 80038dc:	2110      	movs	r1, #16
 80038de:	f000 ff57 	bl	8004790 <GPIO_SetBits>



		USART_SendData(USART1, data);
 80038e2:	480a      	ldr	r0, [pc, #40]	(800390c <DXL_TX+0x40>)
 80038e4:	4621      	mov	r1, r4
 80038e6:	f002 fbe7 	bl	80060b8 <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET ); // wait for TX to complete
 80038ea:	4808      	ldr	r0, [pc, #32]	(800390c <DXL_TX+0x40>)
 80038ec:	2140      	movs	r1, #64
 80038ee:	f002 fc49 	bl	8006184 <USART_GetFlagStatus>
 80038f2:	2800      	cmp	r0, #0
 80038f4:	d0f9      	beq.n	80038ea <DXL_TX+0x1e>



	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80038f6:	2110      	movs	r1, #16
 80038f8:	4803      	ldr	r0, [pc, #12]	(8003908 <DXL_TX+0x3c>)
 80038fa:	f000 ff4b 	bl	8004794 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 80038fe:	4802      	ldr	r0, [pc, #8]	(8003908 <DXL_TX+0x3c>)
 8003900:	2120      	movs	r1, #32
 8003902:	f000 ff45 	bl	8004790 <GPIO_SetBits>

}
 8003906:	bd10      	pop	{r4, pc}
 8003908:	40010c00 	.word	0x40010c00
 800390c:	40013800 	.word	0x40013800

08003910 <DXL_read_byte>:

void DXL_read_byte(u8 devId, u8 add)
{

	u8 i, checksum = 0;
	DXL_RX_buff_index = 0;
 8003910:	4b1b      	ldr	r3, [pc, #108]	(8003980 <DXL_read_byte+0x70>)
 8003912:	2200      	movs	r2, #0




void DXL_read_byte(u8 devId, u8 add)
{
 8003914:	b530      	push	{r4, r5, lr}

	u8 i, checksum = 0;
	DXL_RX_buff_index = 0;
 8003916:	601a      	str	r2, [r3, #0]
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 8003918:	4a1a      	ldr	r2, [pc, #104]	(8003984 <DXL_read_byte+0x74>)
 800391a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800391e:	7013      	strb	r3, [r2, #0]
	DXL_TX_com_buf[1] = 0xff;
 8003920:	7053      	strb	r3, [r2, #1]
	//id -
	DXL_TX_com_buf[2] = devId;
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
 8003922:	2304      	movs	r3, #4
 8003924:	70d3      	strb	r3, [r2, #3]
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
 8003926:	2302      	movs	r3, #2
 8003928:	7113      	strb	r3, [r2, #4]
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 800392a:	2301      	movs	r3, #1
	DXL_RX_buff_index = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;
	//id -
	DXL_TX_com_buf[2] = devId;
 800392c:	7090      	strb	r0, [r2, #2]
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
 800392e:	7151      	strb	r1, [r2, #5]




void DXL_read_byte(u8 devId, u8 add)
{
 8003930:	b081      	sub	sp, #4
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 8003932:	7193      	strb	r3, [r2, #6]

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003934:	f04f 0e04 	mov.w	lr, #4	; 0x4
 8003938:	2100      	movs	r1, #0
 800393a:	2000      	movs	r0, #0
 800393c:	e006      	b.n	800394c <DXL_read_byte+0x3c>
	{
		checksum += DXL_TX_com_buf[i+2];
 800393e:	eb02 0301 	add.w	r3, r2, r1
 8003942:	789b      	ldrb	r3, [r3, #2]
 8003944:	4403      	add	r3, r0
 8003946:	b2d8      	uxtb	r0, r3
	DXL_TX_com_buf[6] = 1;

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003948:	1c4b      	adds	r3, r1, #1
 800394a:	b2d9      	uxtb	r1, r3
 800394c:	458e      	cmp	lr, r1
 800394e:	f8df c034 	ldr.w	ip, [pc, #52]	; 8003984 <DXL_read_byte+0x74>
 8003952:	daf4      	bge.n	800393e <DXL_read_byte+0x2e>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 8003954:	ea6f 0300 	mvn.w	r3, r0
 8003958:	f88c 3007 	strb.w	r3, [ip, #7]


	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 800395c:	4b08      	ldr	r3, [pc, #32]	(8003980 <DXL_read_byte+0x70>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[8] = 0x00; // NULL termination!
 800395e:	2200      	movs	r2, #0
 8003960:	f88c 2008 	strb.w	r2, [ip, #8]


	DXL_RX_buff_index = 0; // RX buffer index!
 8003964:	601a      	str	r2, [r3, #0]
 8003966:	2400      	movs	r4, #0

	for(i = 0; i < 8; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 8003968:	4665      	mov	r5, ip
 800396a:	5d28      	ldrb	r0, [r5, r4]
 800396c:	3401      	adds	r4, #1
 800396e:	f7ff ffad 	bl	80038cc <DXL_TX>
	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 8; i++)
 8003972:	2c08      	cmp	r4, #8
 8003974:	d1f9      	bne.n	800396a <DXL_read_byte+0x5a>
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	uDelay(100); // TIS CAN BE IMPLEMENTED SMARTER: WITH CRC CHECK etc.!!!
 8003976:	2064      	movs	r0, #100
 8003978:	f7ff fe98 	bl	80036ac <uDelay>
	 * DXL_RX_BUFF[3]: Length
	 * DXL_RX_BUFF[4]: Error status
	 * DXL_RX_BUFF[5]: Parameter
	 * DXL_RX_BUFF[6]: Checksum
	 */
}
 800397c:	b001      	add	sp, #4
 800397e:	bd30      	pop	{r4, r5, pc}
 8003980:	2000009c 	.word	0x2000009c
 8003984:	200000b3 	.word	0x200000b3

08003988 <DXL_send_word>:




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 8003988:	b530      	push	{r4, r5, lr}
	u16 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 800398a:	f8df c080 	ldr.w	ip, [pc, #128]	; 8003a0c <DXL_send_word+0x84>
 800398e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003992:	f88c 3000 	strb.w	r3, [ip]
	DXL_TX_com_buf[1] = 0xff;
 8003996:	f88c 3001 	strb.w	r3, [ip, #1]

	//id -
	DXL_TX_com_buf[2] = devId;

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;
 800399a:	2305      	movs	r3, #5
 800399c:	f88c 3003 	strb.w	r3, [ip, #3]
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
 80039a0:	f88c 2006 	strb.w	r2, [ip, #6]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 80039a4:	2303      	movs	r3, #3


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 80039a6:	0a12      	lsrs	r2, r2, #8
	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
 80039a8:	f88c 1005 	strb.w	r1, [ip, #5]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 80039ac:	f88c 2007 	strb.w	r2, [ip, #7]




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 80039b0:	b081      	sub	sp, #4
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;

	//id -
	DXL_TX_com_buf[2] = devId;
 80039b2:	f88c 0002 	strb.w	r0, [ip, #2]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 80039b6:	f88c 3004 	strb.w	r3, [ip, #4]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80039ba:	f04f 0e05 	mov.w	lr, #5	; 0x5
 80039be:	2200      	movs	r2, #0
 80039c0:	2100      	movs	r1, #0
 80039c2:	e006      	b.n	80039d2 <DXL_send_word+0x4a>
	{
		checksum += DXL_TX_com_buf[i+2];
 80039c4:	eb0c 0302 	add.w	r3, ip, r2
 80039c8:	789b      	ldrb	r3, [r3, #2]
 80039ca:	440b      	add	r3, r1
 80039cc:	b299      	uxth	r1, r3
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80039ce:	1c53      	adds	r3, r2, #1
 80039d0:	b29a      	uxth	r2, r3
 80039d2:	4596      	cmp	lr, r2
 80039d4:	480d      	ldr	r0, [pc, #52]	(8003a0c <DXL_send_word+0x84>)
 80039d6:	daf5      	bge.n	80039c4 <DXL_send_word+0x3c>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 80039d8:	ea6f 0301 	mvn.w	r3, r1
 80039dc:	7203      	strb	r3, [r0, #8]


	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 80039de:	4b0c      	ldr	r3, [pc, #48]	(8003a10 <DXL_send_word+0x88>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[9] = 0x00; // NULL termination!
 80039e0:	2200      	movs	r2, #0
 80039e2:	7242      	strb	r2, [r0, #9]


	DXL_RX_buff_index = 0; // RX buffer index!
 80039e4:	601a      	str	r2, [r3, #0]
 80039e6:	2400      	movs	r4, #0

	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 80039e8:	4605      	mov	r5, r0
 80039ea:	5d28      	ldrb	r0, [r5, r4]
 80039ec:	3401      	adds	r4, #1
 80039ee:	f7ff ff6d 	bl	80038cc <DXL_TX>
	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 9; i++)
 80039f2:	2c09      	cmp	r4, #9
 80039f4:	d1f9      	bne.n	80039ea <DXL_send_word+0x62>
 80039f6:	2300      	movs	r3, #0
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 80039f8:	f241 3288 	movw	r2, #5000	; 0x1388
	{
		asm("nop");
 80039fc:	bf00      	nop
	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 80039fe:	3301      	adds	r3, #1
 8003a00:	b29b      	uxth	r3, r3
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d1fa      	bne.n	80039fc <DXL_send_word+0x74>
	{
		asm("nop");
	}

}
 8003a06:	b001      	add	sp, #4
 8003a08:	bd30      	pop	{r4, r5, pc}
 8003a0a:	46c0      	nop			(mov r8, r8)
 8003a0c:	200000b3 	.word	0x200000b3
 8003a10:	2000009c 	.word	0x2000009c

08003a14 <init_motors>:
void init_motors()
{



}
 8003a14:	4770      	bx	lr
 8003a16:	46c0      	nop			(mov r8, r8)

08003a18 <move_right>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 8003a18:	b510      	push	{r4, lr}
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003a1a:	4c0a      	ldr	r4, [pc, #40]	(8003a44 <move_right+0x2c>)
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 8003a1c:	f240 33ff 	movw	r3, #1023	; 0x3ff
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003a20:	8822      	ldrh	r2, [r4, #0]
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 8003a22:	4298      	cmp	r0, r3
 8003a24:	bf28      	it	cs
 8003a26:	4618      	movcs	r0, r3
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003a28:	1a12      	subs	r2, r2, r0
 8003a2a:	2120      	movs	r1, #32
 8003a2c:	200a      	movs	r0, #10
 8003a2e:	b292      	uxth	r2, r2
 8003a30:	f7ff ffaa 	bl	8003988 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, old_speed ^1024);
 8003a34:	8822      	ldrh	r2, [r4, #0]
 8003a36:	2009      	movs	r0, #9
 8003a38:	f482 6280 	eor.w	r2, r2, #1024	; 0x400
 8003a3c:	2120      	movs	r1, #32
 8003a3e:	f7ff ffa3 	bl	8003988 <DXL_send_word>

}
 8003a42:	bd10      	pop	{r4, pc}
 8003a44:	200000c4 	.word	0x200000c4

08003a48 <move_left>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003a48:	b530      	push	{r4, r5, lr}
 8003a4a:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003a4e:	4605      	mov	r5, r0
 8003a50:	429d      	cmp	r5, r3
 8003a52:	bf28      	it	cs
 8003a54:	461d      	movcs	r5, r3

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 8003a56:	4b09      	ldr	r3, [pc, #36]	(8003a7c <move_left+0x34>)

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003a58:	200a      	movs	r0, #10

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 8003a5a:	881c      	ldrh	r4, [r3, #0]

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003a5c:	2120      	movs	r1, #32
 8003a5e:	4622      	mov	r2, r4
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003a60:	1b64      	subs	r4, r4, r5
 8003a62:	f484 6480 	eor.w	r4, r4, #1024	; 0x400
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003a66:	b081      	sub	sp, #4
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003a68:	b2a4      	uxth	r4, r4
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003a6a:	f7ff ff8d 	bl	8003988 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003a6e:	2009      	movs	r0, #9
 8003a70:	2120      	movs	r1, #32
 8003a72:	4622      	mov	r2, r4
 8003a74:	f7ff ff88 	bl	8003988 <DXL_send_word>

}
 8003a78:	b001      	add	sp, #4
 8003a7a:	bd30      	pop	{r4, r5, pc}
 8003a7c:	200000c4 	.word	0x200000c4

08003a80 <move_backward>:
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp-RIGHT_MOTOR_CORR);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
}

void move_backward(u16 speed)
{
 8003a80:	b510      	push	{r4, lr}
 8003a82:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003a86:	4604      	mov	r4, r0
 8003a88:	429c      	cmp	r4, r3
 8003a8a:	bf28      	it	cs
 8003a8c:	461c      	movcs	r4, r3
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 8003a8e:	4b09      	ldr	r3, [pc, #36]	(8003ab4 <move_backward+0x34>)
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed-RIGHT_MOTOR_CORR);
 8003a90:	f1a4 022d 	sub.w	r2, r4, #45	; 0x2d
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 8003a94:	801c      	strh	r4, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed-RIGHT_MOTOR_CORR);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003a96:	f504 6480 	add.w	r4, r4, #1024	; 0x400
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed-RIGHT_MOTOR_CORR);
 8003a9a:	200a      	movs	r0, #10
 8003a9c:	2120      	movs	r1, #32
 8003a9e:	b292      	uxth	r2, r2
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003aa0:	b2a4      	uxth	r4, r4
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed-RIGHT_MOTOR_CORR);
 8003aa2:	f7ff ff71 	bl	8003988 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003aa6:	2009      	movs	r0, #9
 8003aa8:	2120      	movs	r1, #32
 8003aaa:	4622      	mov	r2, r4
 8003aac:	f7ff ff6c 	bl	8003988 <DXL_send_word>

}
 8003ab0:	bd10      	pop	{r4, pc}
 8003ab2:	46c0      	nop			(mov r8, r8)
 8003ab4:	200000c4 	.word	0x200000c4

08003ab8 <move_forward>:
	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);

}

void move_forward(u16 speed)
{
 8003ab8:	b510      	push	{r4, lr}
 8003aba:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003abe:	4604      	mov	r4, r0
 8003ac0:	429c      	cmp	r4, r3
 8003ac2:	bf28      	it	cs
 8003ac4:	461c      	movcs	r4, r3
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 8003ac6:	f504 6280 	add.w	r2, r4, #1024	; 0x400
	old_speed = temp; // save speed for "turn" function
 8003aca:	4b07      	ldr	r3, [pc, #28]	(8003ae8 <move_forward+0x30>)
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 8003acc:	b292      	uxth	r2, r2
	old_speed = temp; // save speed for "turn" function
 8003ace:	801a      	strh	r2, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp-RIGHT_MOTOR_CORR);
 8003ad0:	3a2d      	subs	r2, #45
 8003ad2:	200a      	movs	r0, #10
 8003ad4:	2120      	movs	r1, #32
 8003ad6:	b292      	uxth	r2, r2
 8003ad8:	f7ff ff56 	bl	8003988 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
 8003adc:	2009      	movs	r0, #9
 8003ade:	2120      	movs	r1, #32
 8003ae0:	4622      	mov	r2, r4
 8003ae2:	f7ff ff51 	bl	8003988 <DXL_send_word>
}
 8003ae6:	bd10      	pop	{r4, pc}
 8003ae8:	200000c4 	.word	0x200000c4

08003aec <set_IR_position>:

u16 old_speed = 0;


void set_IR_position(u16 pos)
{
 8003aec:	b500      	push	{lr}
 8003aee:	4602      	mov	r2, r0
	if(pos > 1023)
	{
		pos = 1023;
	}

	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);
 8003af0:	f240 33ff 	movw	r3, #1023	; 0x3ff

u16 old_speed = 0;


void set_IR_position(u16 pos)
{
 8003af4:	b081      	sub	sp, #4
	if(pos > 1023)
	{
		pos = 1023;
	}

	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);
 8003af6:	429a      	cmp	r2, r3
 8003af8:	bf28      	it	cs
 8003afa:	461a      	movcs	r2, r3
 8003afc:	2002      	movs	r0, #2
 8003afe:	211e      	movs	r1, #30
 8003b00:	f7ff ff42 	bl	8003988 <DXL_send_word>

}
 8003b04:	b001      	add	sp, #4
 8003b06:	bd00      	pop	{pc}

08003b08 <isZero>:
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 20){
 8003b08:	2814      	cmp	r0, #20
 8003b0a:	bf98      	it	ls
 8003b0c:	2000      	movls	r0, #0
		return ADCres;
	}
	else{
		return 0;
	}
}
 8003b0e:	4770      	bx	lr

08003b10 <init_ADC>:

	return ADCres;
}

void init_ADC()
{
 8003b10:	b510      	push	{r4, lr}
 8003b12:	b086      	sub	sp, #24
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);
 8003b14:	ac01      	add	r4, sp, #4
 8003b16:	4620      	mov	r0, r4
 8003b18:	f000 f990 	bl	8003e3c <ADC_StructInit>

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8003b1c:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8003b20:	2200      	movs	r2, #0
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8003b22:	9303      	str	r3, [sp, #12]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;

	ADC_Init(ADC1, &ADC_InitStructure);
 8003b24:	4819      	ldr	r0, [pc, #100]	(8003b8c <init_ADC+0x7c>)
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 8003b26:	2301      	movs	r3, #1

	ADC_Init(ADC1, &ADC_InitStructure);
 8003b28:	4621      	mov	r1, r4
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8003b2a:	9201      	str	r2, [sp, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8003b2c:	f88d 2008 	strb.w	r2, [sp, #8]
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8003b30:	f88d 2009 	strb.w	r2, [sp, #9]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8003b34:	9204      	str	r2, [sp, #16]
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 8003b36:	f88d 3014 	strb.w	r3, [sp, #20]

	ADC_Init(ADC1, &ADC_InitStructure);
 8003b3a:	f000 f95b 	bl	8003df4 <ADC_Init>

	/* ADC1 regular channels configuration */
	ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003b3e:	4813      	ldr	r0, [pc, #76]	(8003b8c <init_ADC+0x7c>)
 8003b40:	210a      	movs	r1, #10
 8003b42:	2201      	movs	r2, #1
 8003b44:	2307      	movs	r3, #7
 8003b46:	f000 f9dd 	bl	8003f04 <ADC_RegularChannelConfig>

	/* Enable ADC1 DMA */
	//ADC_DMACmd(ADC1, ENABLE);

	/* Enable ADC1 */
	ADC_Cmd(ADC1, ENABLE);
 8003b4a:	4810      	ldr	r0, [pc, #64]	(8003b8c <init_ADC+0x7c>)
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	f000 f97f 	bl	8003e50 <ADC_Cmd>

	/* Enable ADC1 reset calibration register */
	/* Check the end of ADC1 reset calibration register */
	ADC_ResetCalibration(ADC1);
 8003b52:	480e      	ldr	r0, [pc, #56]	(8003b8c <init_ADC+0x7c>)
 8003b54:	f000 f99c 	bl	8003e90 <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC1));
 8003b58:	480c      	ldr	r0, [pc, #48]	(8003b8c <init_ADC+0x7c>)
 8003b5a:	f000 f99f 	bl	8003e9c <ADC_GetResetCalibrationStatus>
 8003b5e:	2800      	cmp	r0, #0
 8003b60:	d1fa      	bne.n	8003b58 <init_ADC+0x48>


	/* Start ADC1 calibration */
	/* Check the end of ADC1 calibration */
	ADC_StartCalibration(ADC1);
 8003b62:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003b66:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8003b6a:	f000 f99d 	bl	8003ea8 <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1));
 8003b6e:	4807      	ldr	r0, [pc, #28]	(8003b8c <init_ADC+0x7c>)
 8003b70:	f000 f9a0 	bl	8003eb4 <ADC_GetCalibrationStatus>
 8003b74:	2800      	cmp	r0, #0
 8003b76:	d1fa      	bne.n	8003b6e <init_ADC+0x5e>


	/* Start ADC1 Software Conversion */
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003b78:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003b7c:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8003b80:	2101      	movs	r1, #1
 8003b82:	f000 f99d 	bl	8003ec0 <ADC_SoftwareStartConvCmd>
}
 8003b86:	b006      	add	sp, #24
 8003b88:	bd10      	pop	{r4, pc}
 8003b8a:	46c0      	nop			(mov r8, r8)
 8003b8c:	40012400 	.word	0x40012400

08003b90 <sampleADC>:
#include "ADC.h"



u16 sampleADC(u8 ADCnum)
{
 8003b90:	b510      	push	{r4, lr}
	u16 ADCres = 0;


	switch(ADCnum)
 8003b92:	2805      	cmp	r0, #5
 8003b94:	d807      	bhi.n	8003ba6 <sampleADC+0x16>
 8003b96:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003b9a:	0008      	.short	0x0008
 8003b9c:	00690039 	.word	0x00690039
 8003ba0:	00c90097 	.word	0x00c90097
 8003ba4:	00fb      	.short	0x00fb
 8003ba6:	2400      	movs	r4, #0
 8003ba8:	e118      	b.n	8003ddc <sampleADC+0x24c>
	{
		case NUM_ADC1:

			//TxDString("starting ADC\n\r");
			GPIO_SetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003baa:	488d      	ldr	r0, [pc, #564]	(8003de0 <sampleADC+0x250>)
 8003bac:	2101      	movs	r1, #1
 8003bae:	f000 fdef 	bl	8004790 <GPIO_SetBits>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1M);
 8003bb2:	488b      	ldr	r0, [pc, #556]	(8003de0 <sampleADC+0x250>)
 8003bb4:	2102      	movs	r1, #2
 8003bb6:	f000 fded 	bl	8004794 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003bba:	488a      	ldr	r0, [pc, #552]	(8003de4 <sampleADC+0x254>)
 8003bbc:	2102      	movs	r1, #2
 8003bbe:	f000 fde9 	bl	8004794 <GPIO_ResetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003bc2:	4888      	ldr	r0, [pc, #544]	(8003de4 <sampleADC+0x254>)
 8003bc4:	2104      	movs	r1, #4
 8003bc6:	f000 fde5 	bl	8004794 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003bca:	2201      	movs	r2, #1
 8003bcc:	2307      	movs	r3, #7
 8003bce:	210a      	movs	r1, #10
 8003bd0:	4885      	ldr	r0, [pc, #532]	(8003de8 <sampleADC+0x258>)
 8003bd2:	f000 f997 	bl	8003f04 <ADC_RegularChannelConfig>

			uDelay(30);
 8003bd6:	201e      	movs	r0, #30
 8003bd8:	f7ff fd68 	bl	80036ac <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003bdc:	2101      	movs	r1, #1
 8003bde:	4882      	ldr	r0, [pc, #520]	(8003de8 <sampleADC+0x258>)
 8003be0:	f000 f96e 	bl	8003ec0 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003be4:	2005      	movs	r0, #5
 8003be6:	f7ff fd61 	bl	80036ac <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003bea:	487f      	ldr	r0, [pc, #508]	(8003de8 <sampleADC+0x258>)
 8003bec:	f000 f9e0 	bl	8003fb0 <ADC_GetConversionValue>
 8003bf0:	4604      	mov	r4, r0
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 20){
 8003bf2:	2814      	cmp	r0, #20
 8003bf4:	bf98      	it	ls
 8003bf6:	2400      	movls	r4, #0
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));

			ADCres = isZero(ADCres);
			TxDString("sensor call");
 8003bf8:	487c      	ldr	r0, [pc, #496]	(8003dec <sampleADC+0x25c>)
 8003bfa:	f7ff fdc1 	bl	8003780 <TxDString>

			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003bfe:	4878      	ldr	r0, [pc, #480]	(8003de0 <sampleADC+0x250>)
 8003c00:	2101      	movs	r1, #1
 8003c02:	f000 fdc7 	bl	8004794 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1M);
 8003c06:	4876      	ldr	r0, [pc, #472]	(8003de0 <sampleADC+0x250>)
 8003c08:	2102      	movs	r1, #2
 8003c0a:	e02c      	b.n	8003c66 <sampleADC+0xd6>
			break;

		case NUM_ADC2:


			GPIO_SetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003c0c:	4874      	ldr	r0, [pc, #464]	(8003de0 <sampleADC+0x250>)
 8003c0e:	2104      	movs	r1, #4
 8003c10:	f000 fdbe 	bl	8004790 <GPIO_SetBits>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1M);
 8003c14:	4872      	ldr	r0, [pc, #456]	(8003de0 <sampleADC+0x250>)
 8003c16:	2108      	movs	r1, #8
 8003c18:	f000 fdbc 	bl	8004794 <GPIO_ResetBits>

			GPIO_SetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003c1c:	4871      	ldr	r0, [pc, #452]	(8003de4 <sampleADC+0x254>)
 8003c1e:	2102      	movs	r1, #2
 8003c20:	f000 fdb6 	bl	8004790 <GPIO_SetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003c24:	486f      	ldr	r0, [pc, #444]	(8003de4 <sampleADC+0x254>)
 8003c26:	2104      	movs	r1, #4
 8003c28:	f000 fdb4 	bl	8004794 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	2307      	movs	r3, #7
 8003c30:	210a      	movs	r1, #10
 8003c32:	486d      	ldr	r0, [pc, #436]	(8003de8 <sampleADC+0x258>)
 8003c34:	f000 f966 	bl	8003f04 <ADC_RegularChannelConfig>

			uDelay(30);
 8003c38:	201e      	movs	r0, #30
 8003c3a:	f7ff fd37 	bl	80036ac <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003c3e:	2101      	movs	r1, #1
 8003c40:	4869      	ldr	r0, [pc, #420]	(8003de8 <sampleADC+0x258>)
 8003c42:	f000 f93d 	bl	8003ec0 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003c46:	2005      	movs	r0, #5
 8003c48:	f7ff fd30 	bl	80036ac <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003c4c:	4866      	ldr	r0, [pc, #408]	(8003de8 <sampleADC+0x258>)
 8003c4e:	f000 f9af 	bl	8003fb0 <ADC_GetConversionValue>
 8003c52:	4604      	mov	r4, r0
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003c54:	2104      	movs	r1, #4
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 20){
 8003c56:	2814      	cmp	r0, #20
 8003c58:	bf98      	it	ls
 8003c5a:	2400      	movls	r4, #0
			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003c5c:	4860      	ldr	r0, [pc, #384]	(8003de0 <sampleADC+0x250>)
 8003c5e:	f000 fd99 	bl	8004794 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1M);
 8003c62:	485f      	ldr	r0, [pc, #380]	(8003de0 <sampleADC+0x250>)
 8003c64:	2108      	movs	r1, #8
 8003c66:	f000 fd95 	bl	8004794 <GPIO_ResetBits>
 8003c6a:	e0b7      	b.n	8003ddc <sampleADC+0x24c>
			break;

		case NUM_ADC3:

			
			GPIO_SetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003c6c:	485d      	ldr	r0, [pc, #372]	(8003de4 <sampleADC+0x254>)
 8003c6e:	2140      	movs	r1, #64
 8003c70:	f000 fd8e 	bl	8004790 <GPIO_SetBits>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1M);
 8003c74:	485b      	ldr	r0, [pc, #364]	(8003de4 <sampleADC+0x254>)
 8003c76:	2180      	movs	r1, #128
 8003c78:	f000 fd8c 	bl	8004794 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003c7c:	4859      	ldr	r0, [pc, #356]	(8003de4 <sampleADC+0x254>)
 8003c7e:	2102      	movs	r1, #2
 8003c80:	f000 fd88 	bl	8004794 <GPIO_ResetBits>
			GPIO_SetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003c84:	4857      	ldr	r0, [pc, #348]	(8003de4 <sampleADC+0x254>)
 8003c86:	2104      	movs	r1, #4
 8003c88:	f000 fd82 	bl	8004790 <GPIO_SetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	2307      	movs	r3, #7
 8003c90:	210a      	movs	r1, #10
 8003c92:	4855      	ldr	r0, [pc, #340]	(8003de8 <sampleADC+0x258>)
 8003c94:	f000 f936 	bl	8003f04 <ADC_RegularChannelConfig>

			uDelay(30);
 8003c98:	201e      	movs	r0, #30
 8003c9a:	f7ff fd07 	bl	80036ac <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003c9e:	2101      	movs	r1, #1
 8003ca0:	4851      	ldr	r0, [pc, #324]	(8003de8 <sampleADC+0x258>)
 8003ca2:	f000 f90d 	bl	8003ec0 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003ca6:	2005      	movs	r0, #5
 8003ca8:	f7ff fd00 	bl	80036ac <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003cac:	484e      	ldr	r0, [pc, #312]	(8003de8 <sampleADC+0x258>)
 8003cae:	f000 f97f 	bl	8003fb0 <ADC_GetConversionValue>
 8003cb2:	4604      	mov	r4, r0
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003cb4:	2140      	movs	r1, #64
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 20){
 8003cb6:	2814      	cmp	r0, #20
 8003cb8:	bf98      	it	ls
 8003cba:	2400      	movls	r4, #0
			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003cbc:	4849      	ldr	r0, [pc, #292]	(8003de4 <sampleADC+0x254>)
 8003cbe:	f000 fd69 	bl	8004794 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1M);
 8003cc2:	4848      	ldr	r0, [pc, #288]	(8003de4 <sampleADC+0x254>)
 8003cc4:	2180      	movs	r1, #128
 8003cc6:	e7ce      	b.n	8003c66 <sampleADC+0xd6>

			break;

		case NUM_ADC4:

			GPIO_SetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003cc8:	4846      	ldr	r0, [pc, #280]	(8003de4 <sampleADC+0x254>)
 8003cca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003cce:	f000 fd5f 	bl	8004790 <GPIO_SetBits>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1M);
 8003cd2:	4844      	ldr	r0, [pc, #272]	(8003de4 <sampleADC+0x254>)
 8003cd4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003cd8:	f000 fd5c 	bl	8004794 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003cdc:	4841      	ldr	r0, [pc, #260]	(8003de4 <sampleADC+0x254>)
 8003cde:	2102      	movs	r1, #2
 8003ce0:	f000 fd58 	bl	8004794 <GPIO_ResetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003ce4:	483f      	ldr	r0, [pc, #252]	(8003de4 <sampleADC+0x254>)
 8003ce6:	2104      	movs	r1, #4
 8003ce8:	f000 fd54 	bl	8004794 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003cec:	2201      	movs	r2, #1
 8003cee:	2307      	movs	r3, #7
 8003cf0:	2105      	movs	r1, #5
 8003cf2:	483d      	ldr	r0, [pc, #244]	(8003de8 <sampleADC+0x258>)
 8003cf4:	f000 f906 	bl	8003f04 <ADC_RegularChannelConfig>

			uDelay(30);
 8003cf8:	201e      	movs	r0, #30
 8003cfa:	f7ff fcd7 	bl	80036ac <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003cfe:	2101      	movs	r1, #1
 8003d00:	4839      	ldr	r0, [pc, #228]	(8003de8 <sampleADC+0x258>)
 8003d02:	f000 f8dd 	bl	8003ec0 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003d06:	2005      	movs	r0, #5
 8003d08:	f7ff fcd0 	bl	80036ac <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003d0c:	4836      	ldr	r0, [pc, #216]	(8003de8 <sampleADC+0x258>)
 8003d0e:	f000 f94f 	bl	8003fb0 <ADC_GetConversionValue>
 8003d12:	4604      	mov	r4, r0
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003d14:	f44f 7180 	mov.w	r1, #256	; 0x100
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 20){
 8003d18:	2814      	cmp	r0, #20
 8003d1a:	bf98      	it	ls
 8003d1c:	2400      	movls	r4, #0
			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003d1e:	4831      	ldr	r0, [pc, #196]	(8003de4 <sampleADC+0x254>)
 8003d20:	f000 fd38 	bl	8004794 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1M);
 8003d24:	482f      	ldr	r0, [pc, #188]	(8003de4 <sampleADC+0x254>)
 8003d26:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d2a:	e79c      	b.n	8003c66 <sampleADC+0xd6>

			break;

		case NUM_ADC5:

			GPIO_SetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003d2c:	482c      	ldr	r0, [pc, #176]	(8003de0 <sampleADC+0x250>)
 8003d2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d32:	f000 fd2d 	bl	8004790 <GPIO_SetBits>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1M);
 8003d36:	482a      	ldr	r0, [pc, #168]	(8003de0 <sampleADC+0x250>)
 8003d38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003d3c:	f000 fd2a 	bl	8004794 <GPIO_ResetBits>

			GPIO_SetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003d40:	4828      	ldr	r0, [pc, #160]	(8003de4 <sampleADC+0x254>)
 8003d42:	2102      	movs	r1, #2
 8003d44:	f000 fd24 	bl	8004790 <GPIO_SetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003d48:	4826      	ldr	r0, [pc, #152]	(8003de4 <sampleADC+0x254>)
 8003d4a:	2104      	movs	r1, #4
 8003d4c:	f000 fd22 	bl	8004794 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003d50:	2201      	movs	r2, #1
 8003d52:	2307      	movs	r3, #7
 8003d54:	2105      	movs	r1, #5
 8003d56:	4824      	ldr	r0, [pc, #144]	(8003de8 <sampleADC+0x258>)
 8003d58:	f000 f8d4 	bl	8003f04 <ADC_RegularChannelConfig>

			uDelay(30);
 8003d5c:	201e      	movs	r0, #30
 8003d5e:	f7ff fca5 	bl	80036ac <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003d62:	2101      	movs	r1, #1
 8003d64:	4820      	ldr	r0, [pc, #128]	(8003de8 <sampleADC+0x258>)
 8003d66:	f000 f8ab 	bl	8003ec0 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003d6a:	2005      	movs	r0, #5
 8003d6c:	f7ff fc9e 	bl	80036ac <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003d70:	481d      	ldr	r0, [pc, #116]	(8003de8 <sampleADC+0x258>)
 8003d72:	f000 f91d 	bl	8003fb0 <ADC_GetConversionValue>
 8003d76:	4604      	mov	r4, r0
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003d78:	f44f 7180 	mov.w	r1, #256	; 0x100
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 20){
 8003d7c:	2814      	cmp	r0, #20
 8003d7e:	bf98      	it	ls
 8003d80:	2400      	movls	r4, #0
			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003d82:	4817      	ldr	r0, [pc, #92]	(8003de0 <sampleADC+0x250>)
 8003d84:	f000 fd06 	bl	8004794 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1M);
 8003d88:	4815      	ldr	r0, [pc, #84]	(8003de0 <sampleADC+0x250>)
 8003d8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003d8e:	e76a      	b.n	8003c66 <sampleADC+0xd6>

			break;

		case NUM_ADC6:

			GPIO_SetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1P);
 8003d90:	4817      	ldr	r0, [pc, #92]	(8003df0 <sampleADC+0x260>)
 8003d92:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d96:	f000 fcfb 	bl	8004790 <GPIO_SetBits>
			GPIO_ResetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1M);
 8003d9a:	4815      	ldr	r0, [pc, #84]	(8003df0 <sampleADC+0x260>)
 8003d9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003da0:	f000 fcf8 	bl	8004794 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003da4:	480f      	ldr	r0, [pc, #60]	(8003de4 <sampleADC+0x254>)
 8003da6:	2102      	movs	r1, #2
 8003da8:	f000 fcf4 	bl	8004794 <GPIO_ResetBits>
			GPIO_SetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003dac:	480d      	ldr	r0, [pc, #52]	(8003de4 <sampleADC+0x254>)
 8003dae:	2104      	movs	r1, #4
 8003db0:	f000 fcee 	bl	8004790 <GPIO_SetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003db4:	2201      	movs	r2, #1
 8003db6:	2307      	movs	r3, #7
 8003db8:	2105      	movs	r1, #5
 8003dba:	480b      	ldr	r0, [pc, #44]	(8003de8 <sampleADC+0x258>)
 8003dbc:	f000 f8a2 	bl	8003f04 <ADC_RegularChannelConfig>

			uDelay(30);
 8003dc0:	201e      	movs	r0, #30
 8003dc2:	f7ff fc73 	bl	80036ac <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003dc6:	2101      	movs	r1, #1
 8003dc8:	4807      	ldr	r0, [pc, #28]	(8003de8 <sampleADC+0x258>)
 8003dca:	f000 f879 	bl	8003ec0 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(7);
 8003dce:	2007      	movs	r0, #7
 8003dd0:	f7ff fc6c 	bl	80036ac <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003dd4:	4804      	ldr	r0, [pc, #16]	(8003de8 <sampleADC+0x258>)
 8003dd6:	f000 f8eb 	bl	8003fb0 <ADC_GetConversionValue>
 8003dda:	4604      	mov	r4, r0
			break;

	}

	return ADCres;
}
 8003ddc:	4620      	mov	r0, r4
 8003dde:	bd10      	pop	{r4, pc}
 8003de0:	40010800 	.word	0x40010800
 8003de4:	40011000 	.word	0x40011000
 8003de8:	40012400 	.word	0x40012400
 8003dec:	0800640e 	.word	0x0800640e
 8003df0:	40010c00 	.word	0x40010c00

08003df4 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8003df4:	6843      	ldr	r3, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 8003df6:	680a      	ldr	r2, [r1, #0]
 8003df8:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8003dfc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e00:	4313      	orrs	r3, r2
 8003e02:	790a      	ldrb	r2, [r1, #4]
 8003e04:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8003e08:	6043      	str	r3, [r0, #4]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003e0a:	68cb      	ldr	r3, [r1, #12]
 8003e0c:	688a      	ldr	r2, [r1, #8]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8003e0e:	f8d0 c008 	ldr.w	ip, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003e12:	431a      	orrs	r2, r3
 8003e14:	4b08      	ldr	r3, [pc, #32]	(8003e38 <ADC_Init+0x44>)
 8003e16:	ea0c 0303 	and.w	r3, ip, r3
 8003e1a:	431a      	orrs	r2, r3
 8003e1c:	794b      	ldrb	r3, [r1, #5]
 8003e1e:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8003e22:	6082      	str	r2, [r0, #8]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003e24:	7c0b      	ldrb	r3, [r1, #16]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8003e26:	6ac2      	ldr	r2, [r0, #44]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003e28:	3b01      	subs	r3, #1

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8003e2a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8003e34:	62c2      	str	r2, [r0, #44]
}
 8003e36:	4770      	bx	lr
 8003e38:	fff1f7fd 	.word	0xfff1f7fd

08003e3c <ADC_StructInit>:
*******************************************************************************/
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8003e40:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8003e42:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8003e44:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8003e46:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	7403      	strb	r3, [r0, #16]
}
 8003e4c:	4770      	bx	lr
 8003e4e:	46c0      	nop			(mov r8, r8)

08003e50 <ADC_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e50:	b119      	cbz	r1, 8003e5a <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8003e52:	6883      	ldr	r3, [r0, #8]
 8003e54:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8003e58:	e002      	b.n	8003e60 <ADC_Cmd+0x10>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8003e5a:	6883      	ldr	r3, [r0, #8]
 8003e5c:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8003e60:	6083      	str	r3, [r0, #8]
  }
}
 8003e62:	4770      	bx	lr

08003e64 <ADC_DMACmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e64:	b119      	cbz	r1, 8003e6e <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8003e66:	6883      	ldr	r3, [r0, #8]
 8003e68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e6c:	e002      	b.n	8003e74 <ADC_DMACmd+0x10>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8003e6e:	6883      	ldr	r3, [r0, #8]
 8003e70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e74:	6083      	str	r3, [r0, #8]
  }
}
 8003e76:	4770      	bx	lr

08003e78 <ADC_ITConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;
 8003e78:	b2c9      	uxtb	r1, r1

  if (NewState != DISABLE)
 8003e7a:	b11a      	cbz	r2, 8003e84 <ADC_ITConfig+0xc>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8003e7c:	6843      	ldr	r3, [r0, #4]
 8003e7e:	ea41 0303 	orr.w	r3, r1, r3
 8003e82:	e002      	b.n	8003e8a <ADC_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(u32)itmask);
 8003e84:	6843      	ldr	r3, [r0, #4]
 8003e86:	ea23 0301 	bic.w	r3, r3, r1
 8003e8a:	6043      	str	r3, [r0, #4]
  }
}
 8003e8c:	4770      	bx	lr
 8003e8e:	46c0      	nop			(mov r8, r8)

08003e90 <ADC_ResetCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8003e90:	6883      	ldr	r3, [r0, #8]
 8003e92:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8003e96:	6083      	str	r3, [r0, #8]
}
 8003e98:	4770      	bx	lr
 8003e9a:	46c0      	nop			(mov r8, r8)

08003e9c <ADC_GetResetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (u32)RESET)
 8003e9c:	6880      	ldr	r0, [r0, #8]
 8003e9e:	08c0      	lsrs	r0, r0, #3
 8003ea0:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8003ea4:	4770      	bx	lr
 8003ea6:	46c0      	nop			(mov r8, r8)

08003ea8 <ADC_StartCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8003ea8:	6883      	ldr	r3, [r0, #8]
 8003eaa:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8003eae:	6083      	str	r3, [r0, #8]
}
 8003eb0:	4770      	bx	lr
 8003eb2:	46c0      	nop			(mov r8, r8)

08003eb4 <ADC_GetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (u32)RESET)
 8003eb4:	6880      	ldr	r0, [r0, #8]
 8003eb6:	0880      	lsrs	r0, r0, #2
 8003eb8:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the CAL bit status */
  return  bitstatus;
}
 8003ebc:	4770      	bx	lr
 8003ebe:	46c0      	nop			(mov r8, r8)

08003ec0 <ADC_SoftwareStartConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003ec0:	b119      	cbz	r1, 8003eca <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8003ec2:	6883      	ldr	r3, [r0, #8]
 8003ec4:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8003ec8:	e002      	b.n	8003ed0 <ADC_SoftwareStartConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8003eca:	6883      	ldr	r3, [r0, #8]
 8003ecc:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 8003ed0:	6083      	str	r3, [r0, #8]
  }
}
 8003ed2:	4770      	bx	lr

08003ed4 <ADC_GetSoftwareStartConvStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (u32)RESET)
 8003ed4:	6880      	ldr	r0, [r0, #8]
 8003ed6:	0d80      	lsrs	r0, r0, #22
 8003ed8:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the SWSTART bit status */
  return  bitstatus;
}
 8003edc:	4770      	bx	lr
 8003ede:	46c0      	nop			(mov r8, r8)

08003ee0 <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8003ee0:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003ee2:	3901      	subs	r1, #1
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 8003ee4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003ee8:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8003eec:	6043      	str	r3, [r0, #4]
}
 8003eee:	4770      	bx	lr

08003ef0 <ADC_DiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003ef0:	b119      	cbz	r1, 8003efa <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8003ef2:	6843      	ldr	r3, [r0, #4]
 8003ef4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003ef8:	e002      	b.n	8003f00 <ADC_DiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 8003efa:	6843      	ldr	r3, [r0, #4]
 8003efc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f00:	6043      	str	r3, [r0, #4]
  }
}
 8003f02:	4770      	bx	lr

08003f04 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003f04:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 8003f06:	b530      	push	{r4, r5, lr}
 8003f08:	4694      	mov	ip, r2
 8003f0a:	460c      	mov	r4, r1
 8003f0c:	461d      	mov	r5, r3
 8003f0e:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003f12:	d90b      	bls.n	8003f2c <ADC_RegularChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8003f14:	1912      	adds	r2, r2, r4
 8003f16:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003f18:	2307      	movs	r3, #7
 8003f1a:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003f1c:	fa15 f202 	lsls.w	r2, r5, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003f20:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003f22:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003f26:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003f28:	60c1      	str	r1, [r0, #12]
 8003f2a:	e009      	b.n	8003f40 <ADC_RegularChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003f2c:	1912      	adds	r2, r2, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003f2e:	2307      	movs	r3, #7
 8003f30:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003f32:	fa15 f202 	lsls.w	r2, r5, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003f36:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003f38:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003f3c:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003f3e:	6101      	str	r1, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003f40:	f1bc 0f06 	cmp.w	ip, #6	; 0x6
 8003f44:	d80c      	bhi.n	8003f60 <ADC_RegularChannelConfig+0x5c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8003f46:	eb0c 028c 	add.w	r2, ip, ip, lsl #2
 8003f4a:	3a05      	subs	r2, #5
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f4c:	231f      	movs	r3, #31
 8003f4e:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f50:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8003f54:	6b41      	ldr	r1, [r0, #52]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f56:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f5a:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8003f5c:	6341      	str	r1, [r0, #52]
 8003f5e:	e01b      	b.n	8003f98 <ADC_RegularChannelConfig+0x94>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8003f60:	f1bc 0f0c 	cmp.w	ip, #12	; 0xc
 8003f64:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8003f68:	d80b      	bhi.n	8003f82 <ADC_RegularChannelConfig+0x7e>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8003f6a:	4462      	add	r2, ip
 8003f6c:	3a23      	subs	r2, #35
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f6e:	231f      	movs	r3, #31
 8003f70:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f72:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8003f76:	6b01      	ldr	r1, [r0, #48]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f78:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f7c:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8003f7e:	6301      	str	r1, [r0, #48]
 8003f80:	e00a      	b.n	8003f98 <ADC_RegularChannelConfig+0x94>
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8003f82:	4462      	add	r2, ip
 8003f84:	3a41      	subs	r2, #65
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f86:	231f      	movs	r3, #31
 8003f88:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f8a:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8003f8e:	6ac1      	ldr	r1, [r0, #44]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f90:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f94:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8003f96:	62c1      	str	r1, [r0, #44]
  }
}
 8003f98:	bd30      	pop	{r4, r5, pc}
 8003f9a:	46c0      	nop			(mov r8, r8)

08003f9c <ADC_ExternalTrigConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003f9c:	b119      	cbz	r1, 8003fa6 <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8003f9e:	6883      	ldr	r3, [r0, #8]
 8003fa0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fa4:	e002      	b.n	8003fac <ADC_ExternalTrigConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 8003fa6:	6883      	ldr	r3, [r0, #8]
 8003fa8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003fac:	6083      	str	r3, [r0, #8]
  }
}
 8003fae:	4770      	bx	lr

08003fb0 <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (u16) ADCx->DR;
 8003fb0:	6cc0      	ldr	r0, [r0, #76]
 8003fb2:	b280      	uxth	r0, r0
}
 8003fb4:	4770      	bx	lr
 8003fb6:	46c0      	nop			(mov r8, r8)

08003fb8 <ADC_GetDualModeConversionValue>:
* Return         : The Data conversion value.
*******************************************************************************/
u32 ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(vu32 *) DR_ADDRESS);
 8003fb8:	4b01      	ldr	r3, [pc, #4]	(8003fc0 <ADC_GetDualModeConversionValue+0x8>)
 8003fba:	6818      	ldr	r0, [r3, #0]
}
 8003fbc:	4770      	bx	lr
 8003fbe:	46c0      	nop			(mov r8, r8)
 8003fc0:	4001244c 	.word	0x4001244c

08003fc4 <ADC_AutoInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003fc4:	b119      	cbz	r1, 8003fce <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8003fc6:	6843      	ldr	r3, [r0, #4]
 8003fc8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003fcc:	e002      	b.n	8003fd4 <ADC_AutoInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8003fce:	6843      	ldr	r3, [r0, #4]
 8003fd0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003fd4:	6043      	str	r3, [r0, #4]
  }
}
 8003fd6:	4770      	bx	lr

08003fd8 <ADC_InjectedDiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003fd8:	b119      	cbz	r1, 8003fe2 <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8003fda:	6843      	ldr	r3, [r0, #4]
 8003fdc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003fe0:	e002      	b.n	8003fe8 <ADC_InjectedDiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8003fe2:	6843      	ldr	r3, [r0, #4]
 8003fe4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003fe8:	6043      	str	r3, [r0, #4]
  }
}
 8003fea:	4770      	bx	lr

08003fec <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));

  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8003fec:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 8003fee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8003ff2:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8003ff4:	6081      	str	r1, [r0, #8]
}
 8003ff6:	4770      	bx	lr

08003ff8 <ADC_ExternalTrigInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003ff8:	b119      	cbz	r1, 8004002 <ADC_ExternalTrigInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8003ffa:	6883      	ldr	r3, [r0, #8]
 8003ffc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004000:	e002      	b.n	8004008 <ADC_ExternalTrigInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8004002:	6883      	ldr	r3, [r0, #8]
 8004004:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004008:	6083      	str	r3, [r0, #8]
  }
}
 800400a:	4770      	bx	lr

0800400c <ADC_SoftwareStartInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800400c:	b119      	cbz	r1, 8004016 <ADC_SoftwareStartInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 800400e:	6883      	ldr	r3, [r0, #8]
 8004010:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 8004014:	e002      	b.n	800401c <ADC_SoftwareStartInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8004016:	6883      	ldr	r3, [r0, #8]
 8004018:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 800401c:	6083      	str	r3, [r0, #8]
  }
}
 800401e:	4770      	bx	lr

08004020 <ADC_GetSoftwareStartInjectedConvCmdStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (u32)RESET)
 8004020:	6880      	ldr	r0, [r0, #8]
 8004022:	0d40      	lsrs	r0, r0, #21
 8004024:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 8004028:	4770      	bx	lr
 800402a:	46c0      	nop			(mov r8, r8)

0800402c <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800402c:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 800402e:	b530      	push	{r4, r5, lr}
 8004030:	468c      	mov	ip, r1
 8004032:	4615      	mov	r5, r2
 8004034:	461c      	mov	r4, r3
 8004036:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800403a:	d90b      	bls.n	8004054 <ADC_InjectedChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 800403c:	4462      	add	r2, ip
 800403e:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8004040:	2307      	movs	r3, #7
 8004042:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8004044:	fa14 f202 	lsls.w	r2, r4, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8004048:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 800404a:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 800404e:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8004050:	60c1      	str	r1, [r0, #12]
 8004052:	e009      	b.n	8004068 <ADC_InjectedChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8004054:	4462      	add	r2, ip
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8004056:	2307      	movs	r3, #7
 8004058:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 800405a:	fa14 f202 	lsls.w	r2, r4, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800405e:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8004060:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8004064:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8004066:	6101      	str	r1, [r0, #16]
  }

  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8004068:	6b83      	ldr	r3, [r0, #56]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 800406a:	211f      	movs	r1, #31
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 800406c:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8004070:	ea6f 5212 	mvn.w	r2, r2, lsr #20
 8004074:	442a      	add	r2, r5
 8004076:	3203      	adds	r2, #3
 8004078:	b2d2      	uxtb	r2, r2
 800407a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 800407e:	4091      	lsls	r1, r2
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8004080:	fa0c f202 	lsl.w	r2, ip, r2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8004084:	ea23 0301 	bic.w	r3, r3, r1
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8004088:	4313      	orrs	r3, r2
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 800408a:	6383      	str	r3, [r0, #56]
}
 800408c:	bd30      	pop	{r4, r5, pc}
 800408e:	46c0      	nop			(mov r8, r8)

08004090 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8004090:	6b83      	ldr	r3, [r0, #56]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8004092:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 8004094:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8004098:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 800409c:	6383      	str	r3, [r0, #56]
}
 800409e:	4770      	bx	lr

080040a0 <ADC_SetInjectedOffset>:
*                    This parameter must be a 12bit value.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel, u16 Offset)
{
 80040a0:	b082      	sub	sp, #8
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  

  /* Set the selected injected channel data offset */
  *((vu32 *)((*(u32*)&ADCx) + ADC_InjectedChannel)) = (u32)Offset;
 80040a2:	500a      	str	r2, [r1, r0]
}
 80040a4:	b002      	add	sp, #8
 80040a6:	4770      	bx	lr

080040a8 <ADC_GetInjectedConversionValue>:
*                       - ADC_InjectedChannel_4: Injected Channel4 selected
* Output         : None
* Return         : The Data conversion value.
*******************************************************************************/
u16 ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel)
{
 80040a8:	b082      	sub	sp, #8
 80040aa:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  /* Returns the selected injected channel conversion data value */
  return (u16) (*(vu32*) (((*(u32*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 80040ac:	3028      	adds	r0, #40
 80040ae:	5840      	ldr	r0, [r0, r1]
 80040b0:	b280      	uxth	r0, r0
}
 80040b2:	b002      	add	sp, #8
 80040b4:	4770      	bx	lr
 80040b6:	46c0      	nop			(mov r8, r8)

080040b8 <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 80040b8:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 80040ba:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80040be:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 80040c2:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 80040c4:	6041      	str	r1, [r0, #4]
}
 80040c6:	4770      	bx	lr

080040c8 <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));

  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 80040c8:	6241      	str	r1, [r0, #36]
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 80040ca:	6282      	str	r2, [r0, #40]
}
 80040cc:	4770      	bx	lr
 80040ce:	46c0      	nop			(mov r8, r8)

080040d0 <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 80040d0:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 80040d2:	f023 031f 	bic.w	r3, r3, #31	; 0x1f
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 80040d6:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 80040d8:	6041      	str	r1, [r0, #4]
}
 80040da:	4770      	bx	lr

080040dc <ADC_TempSensorVrefintCmd>:
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80040dc:	b120      	cbz	r0, 80040e8 <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 80040de:	4a05      	ldr	r2, [pc, #20]	(80040f4 <ADC_TempSensorVrefintCmd+0x18>)
 80040e0:	6893      	ldr	r3, [r2, #8]
 80040e2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80040e6:	e003      	b.n	80040f0 <ADC_TempSensorVrefintCmd+0x14>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 80040e8:	4a02      	ldr	r2, [pc, #8]	(80040f4 <ADC_TempSensorVrefintCmd+0x18>)
 80040ea:	6893      	ldr	r3, [r2, #8]
 80040ec:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80040f0:	6093      	str	r3, [r2, #8]
  }
}
 80040f2:	4770      	bx	lr
 80040f4:	40012400 	.word	0x40012400

080040f8 <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (u8)RESET)
 80040f8:	6803      	ldr	r3, [r0, #0]
 80040fa:	4219      	tst	r1, r3
 80040fc:	bf0c      	ite	eq
 80040fe:	2000      	moveq	r0, #0
 8004100:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8004102:	4770      	bx	lr

08004104 <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(u32)ADC_FLAG;
 8004104:	ea6f 0101 	mvn.w	r1, r1
 8004108:	6001      	str	r1, [r0, #0]
}
 800410a:	4770      	bx	lr

0800410c <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 800410c:	6842      	ldr	r2, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 800410e:	6803      	ldr	r3, [r0, #0]
 8004110:	ea13 2311 	ands.w	r3, r3, r1, lsr #8
 8004114:	d101      	bne.n	800411a <ADC_GetITStatus+0xe>
 8004116:	2000      	movs	r0, #0
 8004118:	e004      	b.n	8004124 <ADC_GetITStatus+0x18>
 800411a:	b2cb      	uxtb	r3, r1
 800411c:	4213      	tst	r3, r2
 800411e:	bf0c      	ite	eq
 8004120:	2000      	moveq	r0, #0
 8004122:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_IT status */
  return  bitstatus;
}
 8004124:	4770      	bx	lr
 8004126:	46c0      	nop			(mov r8, r8)

08004128 <ADC_ClearITPendingBit>:

  /* Get the ADC IT index */
  itmask = (u8)(ADC_IT >> 8);

  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(u32)itmask;
 8004128:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 800412c:	6001      	str	r1, [r0, #0]
}
 800412e:	4770      	bx	lr

08004130 <ADC_DeInit>:
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8004130:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8004132:	4b14      	ldr	r3, [pc, #80]	(8004184 <ADC_DeInit+0x54>)
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8004134:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8004136:	4298      	cmp	r0, r3
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8004138:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 800413a:	d00f      	beq.n	800415c <ADC_DeInit+0x2c>
 800413c:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8004140:	4298      	cmp	r0, r3
 8004142:	d013      	beq.n	800416c <ADC_DeInit+0x3c>
 8004144:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 8004148:	4298      	cmp	r0, r3
 800414a:	d119      	bne.n	8004180 <ADC_DeInit+0x50>
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 800414c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004150:	2101      	movs	r1, #1
 8004152:	f000 ff8d 	bl	8005070 <RCC_APB2PeriphResetCmd>
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8004156:	f44f 7000 	mov.w	r0, #512	; 0x200
 800415a:	e00e      	b.n	800417a <ADC_DeInit+0x4a>
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 800415c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004160:	2101      	movs	r1, #1
 8004162:	f000 ff85 	bl	8005070 <RCC_APB2PeriphResetCmd>
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 8004166:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800416a:	e006      	b.n	800417a <ADC_DeInit+0x4a>
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 800416c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004170:	2101      	movs	r1, #1
 8004172:	f000 ff7d 	bl	8005070 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8004176:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800417a:	2100      	movs	r1, #0
 800417c:	f000 ff78 	bl	8005070 <RCC_APB2PeriphResetCmd>
      break; 

    default:
      break;
  }
}
 8004180:	b003      	add	sp, #12
 8004182:	bd00      	pop	{pc}
 8004184:	40012800 	.word	0x40012800

08004188 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8004188:	4a04      	ldr	r2, [pc, #16]	(800419c <FLASH_SetLatency+0x14>)
 800418a:	6813      	ldr	r3, [r2, #0]
 800418c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004190:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_Latency;
 8004192:	6813      	ldr	r3, [r2, #0]
 8004194:	4318      	orrs	r0, r3
 8004196:	6010      	str	r0, [r2, #0]
}
 8004198:	4770      	bx	lr
 800419a:	46c0      	nop			(mov r8, r8)
 800419c:	40022000 	.word	0x40022000

080041a0 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 80041a0:	4a04      	ldr	r2, [pc, #16]	(80041b4 <FLASH_HalfCycleAccessCmd+0x14>)
 80041a2:	6813      	ldr	r3, [r2, #0]
 80041a4:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80041a8:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 80041aa:	6813      	ldr	r3, [r2, #0]
 80041ac:	4318      	orrs	r0, r3
 80041ae:	6010      	str	r0, [r2, #0]
}
 80041b0:	4770      	bx	lr
 80041b2:	46c0      	nop			(mov r8, r8)
 80041b4:	40022000 	.word	0x40022000

080041b8 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 80041b8:	4a04      	ldr	r2, [pc, #16]	(80041cc <FLASH_PrefetchBufferCmd+0x14>)
 80041ba:	6813      	ldr	r3, [r2, #0]
 80041bc:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80041c0:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 80041c2:	6813      	ldr	r3, [r2, #0]
 80041c4:	4318      	orrs	r0, r3
 80041c6:	6010      	str	r0, [r2, #0]
}
 80041c8:	4770      	bx	lr
 80041ca:	46c0      	nop			(mov r8, r8)
 80041cc:	40022000 	.word	0x40022000

080041d0 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 80041d0:	4b03      	ldr	r3, [pc, #12]	(80041e0 <FLASH_Unlock+0x10>)
 80041d2:	4a04      	ldr	r2, [pc, #16]	(80041e4 <FLASH_Unlock+0x14>)
 80041d4:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 80041d6:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 80041da:	605a      	str	r2, [r3, #4]
}
 80041dc:	4770      	bx	lr
 80041de:	46c0      	nop			(mov r8, r8)
 80041e0:	40022000 	.word	0x40022000
 80041e4:	45670123 	.word	0x45670123

080041e8 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 80041e8:	4a02      	ldr	r2, [pc, #8]	(80041f4 <FLASH_Lock+0xc>)
 80041ea:	6913      	ldr	r3, [r2, #16]
 80041ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041f0:	6113      	str	r3, [r2, #16]
}
 80041f2:	4770      	bx	lr
 80041f4:	40022000 	.word	0x40022000

080041f8 <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 80041f8:	4b01      	ldr	r3, [pc, #4]	(8004200 <FLASH_GetUserOptionByte+0x8>)
 80041fa:	69d8      	ldr	r0, [r3, #28]
 80041fc:	0880      	lsrs	r0, r0, #2
}
 80041fe:	4770      	bx	lr
 8004200:	40022000 	.word	0x40022000

08004204 <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 8004204:	4b01      	ldr	r3, [pc, #4]	(800420c <FLASH_GetWriteProtectionOptionByte+0x8>)
 8004206:	6a18      	ldr	r0, [r3, #32]
}
 8004208:	4770      	bx	lr
 800420a:	46c0      	nop			(mov r8, r8)
 800420c:	40022000 	.word	0x40022000

08004210 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 8004210:	4b02      	ldr	r3, [pc, #8]	(800421c <FLASH_GetReadOutProtectionStatus+0xc>)
 8004212:	69d8      	ldr	r0, [r3, #28]
 8004214:	0840      	lsrs	r0, r0, #1
 8004216:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 800421a:	4770      	bx	lr
 800421c:	40022000 	.word	0x40022000

08004220 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 8004220:	4b02      	ldr	r3, [pc, #8]	(800422c <FLASH_GetPrefetchBufferStatus+0xc>)
 8004222:	6818      	ldr	r0, [r3, #0]
 8004224:	0940      	lsrs	r0, r0, #5
 8004226:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 800422a:	4770      	bx	lr
 800422c:	40022000 	.word	0x40022000

08004230 <FLASH_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 8004230:	b121      	cbz	r1, 800423c <FLASH_ITConfig+0xc>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8004232:	4a05      	ldr	r2, [pc, #20]	(8004248 <FLASH_ITConfig+0x18>)
 8004234:	6913      	ldr	r3, [r2, #16]
 8004236:	ea40 0303 	orr.w	r3, r0, r3
 800423a:	e003      	b.n	8004244 <FLASH_ITConfig+0x14>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 800423c:	4a02      	ldr	r2, [pc, #8]	(8004248 <FLASH_ITConfig+0x18>)
 800423e:	6913      	ldr	r3, [r2, #16]
 8004240:	ea23 0300 	bic.w	r3, r3, r0
 8004244:	6113      	str	r3, [r2, #16]
  }
}
 8004246:	4770      	bx	lr
 8004248:	40022000 	.word	0x40022000

0800424c <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 800424c:	2801      	cmp	r0, #1
 800424e:	d104      	bne.n	800425a <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 8004250:	4b05      	ldr	r3, [pc, #20]	(8004268 <FLASH_GetFlagStatus+0x1c>)
 8004252:	69db      	ldr	r3, [r3, #28]
 8004254:	f003 0001 	and.w	r0, r3, #1	; 0x1
 8004258:	e005      	b.n	8004266 <FLASH_GetFlagStatus+0x1a>
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 800425a:	4b03      	ldr	r3, [pc, #12]	(8004268 <FLASH_GetFlagStatus+0x1c>)
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	4218      	tst	r0, r3
 8004260:	bf0c      	ite	eq
 8004262:	2000      	moveq	r0, #0
 8004264:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 8004266:	4770      	bx	lr
 8004268:	40022000 	.word	0x40022000

0800426c <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 800426c:	4b01      	ldr	r3, [pc, #4]	(8004274 <FLASH_ClearFlag+0x8>)
 800426e:	60d8      	str	r0, [r3, #12]
}
 8004270:	4770      	bx	lr
 8004272:	46c0      	nop			(mov r8, r8)
 8004274:	40022000 	.word	0x40022000

08004278 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004278:	4a09      	ldr	r2, [pc, #36]	(80042a0 <FLASH_GetStatus+0x28>)
 800427a:	68d3      	ldr	r3, [r2, #12]
 800427c:	f013 0f01 	tst.w	r3, #1	; 0x1
 8004280:	d001      	beq.n	8004286 <FLASH_GetStatus+0xe>
 8004282:	2001      	movs	r0, #1
 8004284:	e00b      	b.n	800429e <FLASH_GetStatus+0x26>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8004286:	68d3      	ldr	r3, [r2, #12]
 8004288:	f013 0f04 	tst.w	r3, #4	; 0x4
 800428c:	d001      	beq.n	8004292 <FLASH_GetStatus+0x1a>
 800428e:	2002      	movs	r0, #2
 8004290:	e005      	b.n	800429e <FLASH_GetStatus+0x26>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8004292:	68d3      	ldr	r3, [r2, #12]
 8004294:	f013 0f10 	tst.w	r3, #16	; 0x10
 8004298:	bf14      	ite	ne
 800429a:	2003      	movne	r0, #3
 800429c:	2004      	moveq	r0, #4
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 800429e:	4770      	bx	lr
 80042a0:	40022000 	.word	0x40022000

080042a4 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 80042a4:	b510      	push	{r4, lr}
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80042a6:	4a23      	ldr	r2, [pc, #140]	(8004334 <FLASH_WaitForLastOperation+0x90>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 80042a8:	b082      	sub	sp, #8
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80042aa:	68d3      	ldr	r3, [r2, #12]
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 80042ac:	4601      	mov	r1, r0
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80042ae:	f013 0f01 	tst.w	r3, #1	; 0x1
 80042b2:	d001      	beq.n	80042b8 <FLASH_WaitForLastOperation+0x14>
 80042b4:	2001      	movs	r0, #1
 80042b6:	e02a      	b.n	800430e <FLASH_WaitForLastOperation+0x6a>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80042b8:	68d3      	ldr	r3, [r2, #12]
 80042ba:	f013 0f04 	tst.w	r3, #4	; 0x4
 80042be:	d001      	beq.n	80042c4 <FLASH_WaitForLastOperation+0x20>
 80042c0:	2002      	movs	r0, #2
 80042c2:	e024      	b.n	800430e <FLASH_WaitForLastOperation+0x6a>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80042c4:	68d3      	ldr	r3, [r2, #12]
 80042c6:	f013 0f10 	tst.w	r3, #16	; 0x10
 80042ca:	bf14      	ite	ne
 80042cc:	2003      	movne	r0, #3
 80042ce:	2004      	moveq	r0, #4
 80042d0:	e01d      	b.n	800430e <FLASH_WaitForLastOperation+0x6a>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80042d2:	9401      	str	r4, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 80042d4:	f8cd c004 	str.w	ip, [sp, #4]
 80042d8:	e002      	b.n	80042e0 <FLASH_WaitForLastOperation+0x3c>
 80042da:	9b01      	ldr	r3, [sp, #4]
 80042dc:	3b01      	subs	r3, #1
 80042de:	9301      	str	r3, [sp, #4]
 80042e0:	9b01      	ldr	r3, [sp, #4]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d1f9      	bne.n	80042da <FLASH_WaitForLastOperation+0x36>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80042e6:	68d3      	ldr	r3, [r2, #12]
 80042e8:	f013 0f01 	tst.w	r3, #1	; 0x1
 80042ec:	d001      	beq.n	80042f2 <FLASH_WaitForLastOperation+0x4e>
 80042ee:	2001      	movs	r0, #1
 80042f0:	e00b      	b.n	800430a <FLASH_WaitForLastOperation+0x66>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80042f2:	68d3      	ldr	r3, [r2, #12]
 80042f4:	f013 0f04 	tst.w	r3, #4	; 0x4
 80042f8:	d001      	beq.n	80042fe <FLASH_WaitForLastOperation+0x5a>
 80042fa:	2002      	movs	r0, #2
 80042fc:	e005      	b.n	800430a <FLASH_WaitForLastOperation+0x66>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80042fe:	68d3      	ldr	r3, [r2, #12]
 8004300:	f013 0f10 	tst.w	r3, #16	; 0x10
 8004304:	bf14      	ite	ne
 8004306:	2003      	movne	r0, #3
 8004308:	2004      	moveq	r0, #4
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
    Timeout--;
 800430a:	3901      	subs	r1, #1
 800430c:	e003      	b.n	8004316 <FLASH_WaitForLastOperation+0x72>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800430e:	4a09      	ldr	r2, [pc, #36]	(8004334 <FLASH_WaitForLastOperation+0x90>)
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 8004310:	2400      	movs	r4, #0

  for(i = 0xFF; i != 0; i--)
 8004312:	f04f 0cff 	mov.w	ip, #255	; 0xff
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8004316:	1e0b      	subs	r3, r1, #0
 8004318:	bf18      	it	ne
 800431a:	2301      	movne	r3, #1
 800431c:	2801      	cmp	r0, #1
 800431e:	bf14      	ite	ne
 8004320:	2300      	movne	r3, #0
 8004322:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1d3      	bne.n	80042d2 <FLASH_WaitForLastOperation+0x2e>
    delay();
    status = FLASH_GetStatus();
    Timeout--;
  }

  if(Timeout == 0x00 )
 800432a:	2900      	cmp	r1, #0
 800432c:	bf08      	it	eq
 800432e:	2005      	moveq	r0, #5
    status = FLASH_TIMEOUT;
  }

  /* Return the operation status */
  return status;
}
 8004330:	b002      	add	sp, #8
 8004332:	bd10      	pop	{r4, pc}
 8004334:	40022000 	.word	0x40022000

08004338 <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004338:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 800433a:	4b13      	ldr	r3, [pc, #76]	(8004388 <FLASH_UserOptionByteConfig+0x50>)
 800433c:	4c13      	ldr	r4, [pc, #76]	(800438c <FLASH_UserOptionByteConfig+0x54>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 800433e:	b081      	sub	sp, #4
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004340:	60a3      	str	r3, [r4, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8004342:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004346:	4605      	mov	r5, r0
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
 8004348:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800434a:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 800434c:	460e      	mov	r6, r1
 800434e:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004350:	f7ff ffa8 	bl	80042a4 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004354:	2804      	cmp	r0, #4
 8004356:	d115      	bne.n	8004384 <FLASH_UserOptionByteConfig+0x4c>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004358:	6923      	ldr	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 800435a:	4a0d      	ldr	r2, [pc, #52]	(8004390 <FLASH_UserOptionByteConfig+0x58>)
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 800435c:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8004360:	6123      	str	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8004362:	f045 03f8 	orr.w	r3, r5, #248	; 0xf8
 8004366:	ea46 0303 	orr.w	r3, r6, r3
 800436a:	ea47 0303 	orr.w	r3, r7, r3
 800436e:	8053      	strh	r3, [r2, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004370:	200f      	movs	r0, #15
 8004372:	f7ff ff97 	bl	80042a4 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004376:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004378:	bf1f      	itttt	ne
 800437a:	6922      	ldrne	r2, [r4, #16]
 800437c:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8004380:	4013      	andne	r3, r2
 8004382:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8004384:	b001      	add	sp, #4
 8004386:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004388:	45670123 	.word	0x45670123
 800438c:	40022000 	.word	0x40022000
 8004390:	1ffff800 	.word	0x1ffff800

08004394 <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8004394:	b530      	push	{r4, r5, lr}
 8004396:	4605      	mov	r5, r0
 8004398:	b081      	sub	sp, #4
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 800439a:	f640 70ff 	movw	r0, #4095	; 0xfff
 800439e:	f7ff ff81 	bl	80042a4 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80043a2:	2804      	cmp	r0, #4
 80043a4:	d13c      	bne.n	8004420 <FLASH_ReadOutProtection+0x8c>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80043a6:	4c1f      	ldr	r4, [pc, #124]	(8004424 <FLASH_ReadOutProtection+0x90>)
 80043a8:	4b1f      	ldr	r3, [pc, #124]	(8004428 <FLASH_ReadOutProtection+0x94>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80043aa:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80043ae:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80043b0:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80043b4:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 80043b6:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80043b8:	301b      	adds	r0, #27
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;

    FLASH->CR |= CR_OPTER_Set;
 80043ba:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 80043be:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80043c0:	6923      	ldr	r3, [r4, #16]
 80043c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043c6:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80043c8:	f7ff ff6c 	bl	80042a4 <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 80043cc:	2804      	cmp	r0, #4
 80043ce:	d120      	bne.n	8004412 <FLASH_ReadOutProtection+0x7e>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80043d0:	6923      	ldr	r3, [r4, #16]
 80043d2:	f641 72df 	movw	r2, #8159	; 0x1fdf
 80043d6:	ea03 0202 	and.w	r2, r3, r2
 80043da:	6122      	str	r2, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 80043dc:	6923      	ldr	r3, [r4, #16]
 80043de:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80043e2:	6123      	str	r3, [r4, #16]

      if(NewState != DISABLE)
 80043e4:	b11d      	cbz	r5, 80043ee <FLASH_ReadOutProtection+0x5a>
      {
        OB->RDP = 0x00;
 80043e6:	4b11      	ldr	r3, [pc, #68]	(800442c <FLASH_ReadOutProtection+0x98>)
 80043e8:	f04f 0200 	mov.w	r2, #0	; 0x0
 80043ec:	e002      	b.n	80043f4 <FLASH_ReadOutProtection+0x60>
      }
      else
      {
        OB->RDP = RDP_Key;  
 80043ee:	4b0f      	ldr	r3, [pc, #60]	(800442c <FLASH_ReadOutProtection+0x98>)
 80043f0:	f04f 02a5 	mov.w	r2, #165	; 0xa5
 80043f4:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 80043f6:	f640 70ff 	movw	r0, #4095	; 0xfff
 80043fa:	f7ff ff53 	bl	80042a4 <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 80043fe:	2801      	cmp	r0, #1
 8004400:	d00e      	beq.n	8004420 <FLASH_ReadOutProtection+0x8c>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8004402:	4908      	ldr	r1, [pc, #32]	(8004424 <FLASH_ReadOutProtection+0x90>)
 8004404:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004408:	690a      	ldr	r2, [r1, #16]
 800440a:	ea02 0303 	and.w	r3, r2, r3
 800440e:	610b      	str	r3, [r1, #16]
 8004410:	e006      	b.n	8004420 <FLASH_ReadOutProtection+0x8c>
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 8004412:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8004414:	bf1f      	itttt	ne
 8004416:	6922      	ldrne	r2, [r4, #16]
 8004418:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 800441c:	4013      	andne	r3, r2
 800441e:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8004420:	b001      	add	sp, #4
 8004422:	bd30      	pop	{r4, r5, pc}
 8004424:	40022000 	.word	0x40022000
 8004428:	45670123 	.word	0x45670123
 800442c:	1ffff800 	.word	0x1ffff800

08004430 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 8004430:	b510      	push	{r4, lr}
 8004432:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004434:	200f      	movs	r0, #15
 8004436:	f7ff ff35 	bl	80042a4 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800443a:	2804      	cmp	r0, #4
 800443c:	d150      	bne.n	80044e0 <FLASH_EnableWriteProtection+0xb0>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800443e:	4a29      	ldr	r2, [pc, #164]	(80044e4 <FLASH_EnableWriteProtection+0xb4>)
 8004440:	4b29      	ldr	r3, [pc, #164]	(80044e8 <FLASH_EnableWriteProtection+0xb8>)
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 8004442:	ea6f 0404 	mvn.w	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004446:	6093      	str	r3, [r2, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004448:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 800444c:	6093      	str	r3, [r2, #8]
    FLASH->CR |= CR_OPTPG_Set;
 800444e:	6913      	ldr	r3, [r2, #16]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 8004450:	b2e1      	uxtb	r1, r4
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004452:	f043 0310 	orr.w	r3, r3, #16	; 0x10

    if(WRP0_Data != 0xFF)
 8004456:	29ff      	cmp	r1, #255
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004458:	6113      	str	r3, [r2, #16]

    if(WRP0_Data != 0xFF)
 800445a:	d004      	beq.n	8004466 <FLASH_EnableWriteProtection+0x36>
    {
      OB->WRP0 = WRP0_Data;
 800445c:	4b23      	ldr	r3, [pc, #140]	(80044ec <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800445e:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8004460:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004462:	f7ff ff1f 	bl	80042a4 <FLASH_WaitForLastOperation>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 8004466:	f404 437f 	and.w	r3, r4, #65280	; 0xff00
 800446a:	0a1a      	lsrs	r2, r3, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 800446c:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8004470:	bf18      	it	ne
 8004472:	2301      	movne	r3, #1
 8004474:	2804      	cmp	r0, #4
 8004476:	bf14      	ite	ne
 8004478:	2300      	movne	r3, #0
 800447a:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 800447e:	b123      	cbz	r3, 800448a <FLASH_EnableWriteProtection+0x5a>
    {
      OB->WRP1 = WRP1_Data;
 8004480:	4b1a      	ldr	r3, [pc, #104]	(80044ec <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004482:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8004484:	815a      	strh	r2, [r3, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004486:	f7ff ff0d 	bl	80042a4 <FLASH_WaitForLastOperation>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 800448a:	f404 037f 	and.w	r3, r4, #16711680	; 0xff0000
 800448e:	0c1a      	lsrs	r2, r3, #16
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8004490:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8004494:	bf18      	it	ne
 8004496:	2301      	movne	r3, #1
 8004498:	2804      	cmp	r0, #4
 800449a:	bf14      	ite	ne
 800449c:	2300      	movne	r3, #0
 800449e:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 80044a2:	b123      	cbz	r3, 80044ae <FLASH_EnableWriteProtection+0x7e>
    {
      OB->WRP2 = WRP2_Data;
 80044a4:	4b11      	ldr	r3, [pc, #68]	(80044ec <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044a6:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 80044a8:	819a      	strh	r2, [r3, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044aa:	f7ff fefb 	bl	80042a4 <FLASH_WaitForLastOperation>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 80044ae:	0e22      	lsrs	r2, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 80044b0:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 80044b4:	bf18      	it	ne
 80044b6:	2301      	movne	r3, #1
 80044b8:	2804      	cmp	r0, #4
 80044ba:	bf14      	ite	ne
 80044bc:	2300      	movne	r3, #0
 80044be:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 80044c2:	b123      	cbz	r3, 80044ce <FLASH_EnableWriteProtection+0x9e>
    {
      OB->WRP3 = WRP3_Data;
 80044c4:	4b09      	ldr	r3, [pc, #36]	(80044ec <FLASH_EnableWriteProtection+0xbc>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044c6:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 80044c8:	81da      	strh	r2, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044ca:	f7ff feeb 	bl	80042a4 <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 80044ce:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80044d0:	bf1f      	itttt	ne
 80044d2:	4904      	ldrne	r1, [pc, #16]	(80044e4 <FLASH_EnableWriteProtection+0xb4>)
 80044d4:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80044d8:	690a      	ldrne	r2, [r1, #16]
 80044da:	4013      	andne	r3, r2
 80044dc:	bf18      	it	ne
 80044de:	610b      	strne	r3, [r1, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 80044e0:	bd10      	pop	{r4, pc}
 80044e2:	46c0      	nop			(mov r8, r8)
 80044e4:	40022000 	.word	0x40022000
 80044e8:	45670123 	.word	0x45670123
 80044ec:	1ffff800 	.word	0x1ffff800

080044f0 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80044f0:	b570      	push	{r4, r5, r6, lr}
 80044f2:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044f4:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80044f6:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044f8:	f7ff fed4 	bl	80042a4 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80044fc:	2804      	cmp	r0, #4
 80044fe:	d114      	bne.n	800452a <FLASH_ProgramOptionByteData+0x3a>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004500:	4c0a      	ldr	r4, [pc, #40]	(800452c <FLASH_ProgramOptionByteData+0x3c>)
 8004502:	4b0b      	ldr	r3, [pc, #44]	(8004530 <FLASH_ProgramOptionByteData+0x40>)
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004504:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004506:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004508:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 800450c:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 800450e:	6923      	ldr	r3, [r4, #16]
 8004510:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8004514:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 8004516:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004518:	f7ff fec4 	bl	80042a4 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800451c:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 800451e:	bf1f      	itttt	ne
 8004520:	6922      	ldrne	r2, [r4, #16]
 8004522:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8004526:	4013      	andne	r3, r2
 8004528:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 800452a:	bd70      	pop	{r4, r5, r6, pc}
 800452c:	40022000 	.word	0x40022000
 8004530:	45670123 	.word	0x45670123

08004534 <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8004534:	b570      	push	{r4, r5, r6, lr}
 8004536:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004538:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 800453a:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800453c:	f7ff feb2 	bl	80042a4 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004540:	2804      	cmp	r0, #4
 8004542:	d10f      	bne.n	8004564 <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004544:	4c08      	ldr	r4, [pc, #32]	(8004568 <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004546:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004548:	6923      	ldr	r3, [r4, #16]
 800454a:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 800454e:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 8004550:	8035      	strh	r5, [r6, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004552:	f7ff fea7 	bl	80042a4 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004556:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8004558:	bf1f      	itttt	ne
 800455a:	6922      	ldrne	r2, [r4, #16]
 800455c:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8004560:	4013      	andne	r3, r2
 8004562:	6123      	strne	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 8004564:	bd70      	pop	{r4, r5, r6, pc}
 8004566:	46c0      	nop			(mov r8, r8)
 8004568:	40022000 	.word	0x40022000

0800456c <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800456c:	b570      	push	{r4, r5, r6, lr}
 800456e:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004570:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8004572:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004574:	f7ff fe96 	bl	80042a4 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004578:	2804      	cmp	r0, #4
 800457a:	d117      	bne.n	80045ac <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 800457c:	4c0c      	ldr	r4, [pc, #48]	(80045b0 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800457e:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004580:	6923      	ldr	r3, [r4, #16]
 8004582:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004586:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8004588:	b2ab      	uxth	r3, r5
 800458a:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800458c:	f7ff fe8a 	bl	80042a4 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8004590:	2804      	cmp	r0, #4
 8004592:	d104      	bne.n	800459e <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8004594:	0c2b      	lsrs	r3, r5, #16
 8004596:	8073      	strh	r3, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004598:	200f      	movs	r0, #15
 800459a:	f7ff fe83 	bl	80042a4 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 800459e:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 80045a0:	bf1f      	itttt	ne
 80045a2:	6922      	ldrne	r2, [r4, #16]
 80045a4:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 80045a8:	4013      	andne	r3, r2
 80045aa:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 80045ac:	bd70      	pop	{r4, r5, r6, pc}
 80045ae:	46c0      	nop			(mov r8, r8)
 80045b0:	40022000 	.word	0x40022000

080045b4 <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 80045b4:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80045b6:	f640 70ff 	movw	r0, #4095	; 0xfff
 80045ba:	f7ff fe73 	bl	80042a4 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80045be:	2804      	cmp	r0, #4
 80045c0:	d12c      	bne.n	800461c <FLASH_EraseOptionBytes+0x68>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80045c2:	4c17      	ldr	r4, [pc, #92]	(8004620 <FLASH_EraseOptionBytes+0x6c>)
 80045c4:	4b17      	ldr	r3, [pc, #92]	(8004624 <FLASH_EraseOptionBytes+0x70>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80045c6:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80045ca:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80045cc:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80045d0:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 80045d2:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80045d4:	301b      	adds	r0, #27
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 80045d6:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 80045da:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80045dc:	6923      	ldr	r3, [r4, #16]
 80045de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045e2:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80045e4:	f7ff fe5e 	bl	80042a4 <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 80045e8:	2804      	cmp	r0, #4
 80045ea:	d110      	bne.n	800460e <FLASH_EraseOptionBytes+0x5a>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80045ec:	6922      	ldr	r2, [r4, #16]
 80045ee:	f641 73df 	movw	r3, #8159	; 0x1fdf
 80045f2:	ea02 0303 	and.w	r3, r2, r3
 80045f6:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80045f8:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80045fa:	f04f 02a5 	mov.w	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80045fe:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8004602:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8004604:	4b08      	ldr	r3, [pc, #32]	(8004628 <FLASH_EraseOptionBytes+0x74>)

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004606:	200f      	movs	r0, #15
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8004608:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800460a:	f7ff fe4b 	bl	80042a4 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 800460e:	2801      	cmp	r0, #1
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8004610:	bf1f      	itttt	ne
 8004612:	6922      	ldrne	r2, [r4, #16]
 8004614:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8004618:	4013      	andne	r3, r2
 800461a:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 800461c:	bd10      	pop	{r4, pc}
 800461e:	46c0      	nop			(mov r8, r8)
 8004620:	40022000 	.word	0x40022000
 8004624:	45670123 	.word	0x45670123
 8004628:	1ffff800 	.word	0x1ffff800

0800462c <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 800462c:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800462e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004632:	f7ff fe37 	bl	80042a4 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004636:	2804      	cmp	r0, #4
 8004638:	d113      	bne.n	8004662 <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 800463a:	4c0a      	ldr	r4, [pc, #40]	(8004664 <FLASH_EraseAllPages+0x38>)
 800463c:	6923      	ldr	r3, [r4, #16]
 800463e:	4303      	orrs	r3, r0
 8004640:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 8004642:	6923      	ldr	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004644:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
     FLASH->CR |= CR_STRT_Set;
 8004648:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800464c:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800464e:	301b      	adds	r0, #27
 8004650:	f7ff fe28 	bl	80042a4 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004654:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 8004656:	bf1f      	itttt	ne
 8004658:	6922      	ldrne	r2, [r4, #16]
 800465a:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 800465e:	4013      	andne	r3, r2
 8004660:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 8004662:	bd10      	pop	{r4, pc}
 8004664:	40022000 	.word	0x40022000

08004668 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8004668:	b530      	push	{r4, r5, lr}
 800466a:	4605      	mov	r5, r0
 800466c:	b081      	sub	sp, #4

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800466e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004672:	f7ff fe17 	bl	80042a4 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004676:	2804      	cmp	r0, #4
 8004678:	d115      	bne.n	80046a6 <FLASH_ErasePage+0x3e>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800467a:	4c0c      	ldr	r4, [pc, #48]	(80046ac <FLASH_ErasePage+0x44>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800467c:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004680:	6923      	ldr	r3, [r4, #16]
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004682:	301b      	adds	r0, #27
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004684:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004688:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 800468a:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 800468c:	6923      	ldr	r3, [r4, #16]
 800468e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004692:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004694:	f7ff fe06 	bl	80042a4 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004698:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 800469a:	bf1f      	itttt	ne
 800469c:	6922      	ldrne	r2, [r4, #16]
 800469e:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 80046a2:	4013      	andne	r3, r2
 80046a4:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 80046a6:	b001      	add	sp, #4
 80046a8:	bd30      	pop	{r4, r5, pc}
 80046aa:	46c0      	nop			(mov r8, r8)
 80046ac:	40022000 	.word	0x40022000

080046b0 <GPIO_Init>:
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80046b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 80046b2:	78cd      	ldrb	r5, [r1, #3]
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80046b4:	880e      	ldrh	r6, [r1, #0]
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 80046b6:	f015 0f10 	tst.w	r5, #16	; 0x10
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 80046ba:	bf18      	it	ne
 80046bc:	788b      	ldrbne	r3, [r1, #2]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 80046be:	f005 070f 	and.w	r7, r5, #15	; 0xf
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 80046c2:	bf18      	it	ne
 80046c4:	431f      	orrne	r7, r3
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80046c6:	f016 0fff 	tst.w	r6, #255	; 0xff
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80046ca:	b083      	sub	sp, #12
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80046cc:	d01e      	beq.n	800470c <GPIO_Init+0x5c>
  {
    tmpreg = GPIOx->CRL;
 80046ce:	6804      	ldr	r4, [r0, #0]
 80046d0:	2100      	movs	r1, #0

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((u32)0x01) << pinpos;
 80046d2:	2201      	movs	r2, #1
 80046d4:	fa12 f301 	lsls.w	r3, r2, r1
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80046d8:	ea03 0c06 	and.w	ip, r3, r6

      if (currentpin == pos)
 80046dc:	459c      	cmp	ip, r3
 80046de:	d111      	bne.n	8004704 <GPIO_Init+0x54>
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 80046e0:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 80046e2:	230f      	movs	r3, #15
 80046e4:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80046e6:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80046ea:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80046ee:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80046f0:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80046f2:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 80046f4:	bf08      	it	eq
 80046f6:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80046fa:	d003      	beq.n	8004704 <GPIO_Init+0x54>
          GPIOx->BRR = (((u32)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80046fc:	2d48      	cmp	r5, #72
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 80046fe:	bf08      	it	eq
 8004700:	f8c0 c010 	streq.w	ip, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004704:	3101      	adds	r1, #1
 8004706:	2908      	cmp	r1, #8
 8004708:	d1e3      	bne.n	80046d2 <GPIO_Init+0x22>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800470a:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 800470c:	2eff      	cmp	r6, #255
 800470e:	d920      	bls.n	8004752 <GPIO_Init+0xa2>
  {
    tmpreg = GPIOx->CRH;
 8004710:	6844      	ldr	r4, [r0, #4]
 8004712:	2100      	movs	r1, #0
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 8004714:	2201      	movs	r2, #1
 8004716:	f101 0308 	add.w	r3, r1, #8	; 0x8
 800471a:	fa12 f303 	lsls.w	r3, r2, r3
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 800471e:	ea03 0c06 	and.w	ip, r3, r6
      if (currentpin == pos)
 8004722:	459c      	cmp	ip, r3
 8004724:	d111      	bne.n	800474a <GPIO_Init+0x9a>
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 8004726:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 8004728:	230f      	movs	r3, #15
 800472a:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800472c:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8004730:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8004734:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004736:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8004738:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 800473a:	bf08      	it	eq
 800473c:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004740:	d003      	beq.n	800474a <GPIO_Init+0x9a>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8004742:	2d48      	cmp	r5, #72
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8004744:	bf08      	it	eq
 8004746:	f8c0 c010 	streq.w	ip, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800474a:	3101      	adds	r1, #1
 800474c:	2908      	cmp	r1, #8
 800474e:	d1e1      	bne.n	8004714 <GPIO_Init+0x64>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8004750:	6044      	str	r4, [r0, #4]
  }
}
 8004752:	b003      	add	sp, #12
 8004754:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004756:	46c0      	nop			(mov r8, r8)

08004758 <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8004758:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800475c:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800475e:	2302      	movs	r3, #2
 8004760:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8004762:	2304      	movs	r3, #4
 8004764:	70c3      	strb	r3, [r0, #3]
}
 8004766:	4770      	bx	lr

08004768 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8004768:	6883      	ldr	r3, [r0, #8]
 800476a:	4219      	tst	r1, r3
 800476c:	bf0c      	ite	eq
 800476e:	2000      	moveq	r0, #0
 8004770:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8004772:	4770      	bx	lr

08004774 <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 8004774:	6880      	ldr	r0, [r0, #8]
 8004776:	b280      	uxth	r0, r0
}
 8004778:	4770      	bx	lr
 800477a:	46c0      	nop			(mov r8, r8)

0800477c <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 800477c:	68c3      	ldr	r3, [r0, #12]
 800477e:	4219      	tst	r1, r3
 8004780:	bf0c      	ite	eq
 8004782:	2000      	moveq	r0, #0
 8004784:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8004786:	4770      	bx	lr

08004788 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8004788:	68c0      	ldr	r0, [r0, #12]
 800478a:	b280      	uxth	r0, r0
}
 800478c:	4770      	bx	lr
 800478e:	46c0      	nop			(mov r8, r8)

08004790 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8004790:	6101      	str	r1, [r0, #16]
}
 8004792:	4770      	bx	lr

08004794 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8004794:	6141      	str	r1, [r0, #20]
}
 8004796:	4770      	bx	lr

08004798 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8004798:	b10a      	cbz	r2, 800479e <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800479a:	6101      	str	r1, [r0, #16]
 800479c:	e000      	b.n	80047a0 <GPIO_WriteBit+0x8>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 800479e:	6141      	str	r1, [r0, #20]
  }
}
 80047a0:	4770      	bx	lr
 80047a2:	46c0      	nop			(mov r8, r8)

080047a4 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 80047a4:	60c1      	str	r1, [r0, #12]
}
 80047a6:	4770      	bx	lr

080047a8 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 80047a8:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80047ac:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 80047ae:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80047b0:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80047b2:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80047b4:	6983      	ldr	r3, [r0, #24]
}
 80047b6:	4770      	bx	lr

080047b8 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 80047b8:	f8df c018 	ldr.w	ip, [pc, #24]	; 80047d4 <GPIO_EventOutputConfig+0x1c>
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 80047bc:	f64f 7380 	movw	r3, #65408	; 0xff80

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 80047c0:	f8dc 2000 	ldr.w	r2, [ip]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
  tmpreg |= (u32)GPIO_PortSource << 0x04;
 80047c4:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 80047c8:	ea02 0303 	and.w	r3, r2, r3
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 80047cc:	4319      	orrs	r1, r3

  AFIO->EVCR = tmpreg;
 80047ce:	f8cc 1000 	str.w	r1, [ip]
}
 80047d2:	4770      	bx	lr
 80047d4:	40010000 	.word	0x40010000

080047d8 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 80047d8:	4b01      	ldr	r3, [pc, #4]	(80047e0 <GPIO_EventOutputCmd+0x8>)
 80047da:	6018      	str	r0, [r3, #0]
}
 80047dc:	4770      	bx	lr
 80047de:	46c0      	nop			(mov r8, r8)
 80047e0:	4220001c 	.word	0x4220001c

080047e4 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 80047e4:	b530      	push	{r4, r5, lr}
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80047e6:	f400 1340 	and.w	r3, r0, #3145728	; 0x300000
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80047ea:	0404      	lsls	r4, r0, #16
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 80047ec:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80047ee:	4914      	ldr	r1, [pc, #80]	(8004840 <GPIO_PinRemapConfig+0x5c>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80047f0:	0c24      	lsrs	r4, r4, #16

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80047f2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80047f6:	f8d1 c004 	ldr.w	ip, [r1, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80047fa:	d106      	bne.n	800480a <GPIO_PinRemapConfig+0x26>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80047fc:	684b      	ldr	r3, [r1, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 80047fe:	f02c 6270 	bic.w	r2, ip, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8004802:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8004806:	604b      	str	r3, [r1, #4]
 8004808:	e010      	b.n	800482c <GPIO_PinRemapConfig+0x48>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 800480a:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 800480e:	d005      	beq.n	800481c <GPIO_PinRemapConfig+0x38>
  {
    tmp1 = ((u32)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 8004810:	f400 2270 	and.w	r2, r0, #983040	; 0xf0000
 8004814:	0c12      	lsrs	r2, r2, #16
 8004816:	2303      	movs	r3, #3
 8004818:	4093      	lsls	r3, r2
 800481a:	e003      	b.n	8004824 <GPIO_PinRemapConfig+0x40>
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 800481c:	0d43      	lsrs	r3, r0, #21
 800481e:	011b      	lsls	r3, r3, #4
 8004820:	fa14 f303 	lsls.w	r3, r4, r3
 8004824:	ea2c 0303 	bic.w	r3, ip, r3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8004828:	f043 6270 	orr.w	r2, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 800482c:	b125      	cbz	r5, 8004838 <GPIO_PinRemapConfig+0x54>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 800482e:	0d43      	lsrs	r3, r0, #21
 8004830:	011b      	lsls	r3, r3, #4
 8004832:	fa14 f303 	lsls.w	r3, r4, r3
 8004836:	431a      	orrs	r2, r3
  }

  AFIO->MAPR = tmpreg;
 8004838:	4b01      	ldr	r3, [pc, #4]	(8004840 <GPIO_PinRemapConfig+0x5c>)
 800483a:	605a      	str	r2, [r3, #4]
}
 800483c:	bd30      	pop	{r4, r5, pc}
 800483e:	46c0      	nop			(mov r8, r8)
 8004840:	40010000 	.word	0x40010000

08004844 <GPIO_EXTILineConfig>:
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 8004844:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8004846:	f001 0403 	and.w	r4, r1, #3	; 0x3
 800484a:	00a4      	lsls	r4, r4, #2

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 800484c:	230f      	movs	r3, #15
 800484e:	40a3      	lsls	r3, r4
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8004850:	40a0      	lsls	r0, r4
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8004852:	f8df c020 	ldr.w	ip, [pc, #32]	; 8004874 <GPIO_EXTILineConfig+0x30>
 8004856:	0889      	lsrs	r1, r1, #2
 8004858:	3102      	adds	r1, #2
 800485a:	f85c 2021 	ldr.w	r2, [ip, r1, lsl #2]
 800485e:	ea22 0203 	bic.w	r2, r2, r3
 8004862:	f84c 2021 	str.w	r2, [ip, r1, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8004866:	f85c 3021 	ldr.w	r3, [ip, r1, lsl #2]
 800486a:	4318      	orrs	r0, r3
 800486c:	f84c 0021 	str.w	r0, [ip, r1, lsl #2]
}
 8004870:	bd10      	pop	{r4, pc}
 8004872:	46c0      	nop			(mov r8, r8)
 8004874:	40010000 	.word	0x40010000

08004878 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8004878:	b500      	push	{lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 800487a:	2001      	movs	r0, #1
 800487c:	2101      	movs	r1, #1
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 800487e:	b081      	sub	sp, #4
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8004880:	f000 fbf6 	bl	8005070 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8004884:	2001      	movs	r0, #1
 8004886:	2100      	movs	r1, #0
 8004888:	f000 fbf2 	bl	8005070 <RCC_APB2PeriphResetCmd>
}
 800488c:	b001      	add	sp, #4
 800488e:	bd00      	pop	{pc}

08004890 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004890:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8004892:	4b27      	ldr	r3, [pc, #156]	(8004930 <GPIO_DeInit+0xa0>)
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004894:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8004896:	4298      	cmp	r0, r3
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004898:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800489a:	d02b      	beq.n	80048f4 <GPIO_DeInit+0x64>
 800489c:	d80c      	bhi.n	80048b8 <GPIO_DeInit+0x28>
 800489e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80048a2:	4298      	cmp	r0, r3
 80048a4:	d01a      	beq.n	80048dc <GPIO_DeInit+0x4c>
 80048a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80048aa:	4298      	cmp	r0, r3
 80048ac:	d01c      	beq.n	80048e8 <GPIO_DeInit+0x58>
 80048ae:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80048b2:	4298      	cmp	r0, r3
 80048b4:	d13a      	bne.n	800492c <GPIO_DeInit+0x9c>
 80048b6:	e00b      	b.n	80048d0 <GPIO_DeInit+0x40>
 80048b8:	4b1e      	ldr	r3, [pc, #120]	(8004934 <GPIO_DeInit+0xa4>)
 80048ba:	4298      	cmp	r0, r3
 80048bc:	d026      	beq.n	800490c <GPIO_DeInit+0x7c>
 80048be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80048c2:	4298      	cmp	r0, r3
 80048c4:	d028      	beq.n	8004918 <GPIO_DeInit+0x88>
 80048c6:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80048ca:	4298      	cmp	r0, r3
 80048cc:	d12e      	bne.n	800492c <GPIO_DeInit+0x9c>
 80048ce:	e017      	b.n	8004900 <GPIO_DeInit+0x70>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 80048d0:	2004      	movs	r0, #4
 80048d2:	2101      	movs	r1, #1
 80048d4:	f000 fbcc 	bl	8005070 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 80048d8:	2004      	movs	r0, #4
 80048da:	e024      	b.n	8004926 <GPIO_DeInit+0x96>
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80048dc:	2008      	movs	r0, #8
 80048de:	2101      	movs	r1, #1
 80048e0:	f000 fbc6 	bl	8005070 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 80048e4:	2008      	movs	r0, #8
 80048e6:	e01e      	b.n	8004926 <GPIO_DeInit+0x96>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 80048e8:	2010      	movs	r0, #16
 80048ea:	2101      	movs	r1, #1
 80048ec:	f000 fbc0 	bl	8005070 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 80048f0:	2010      	movs	r0, #16
 80048f2:	e018      	b.n	8004926 <GPIO_DeInit+0x96>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 80048f4:	2020      	movs	r0, #32
 80048f6:	2101      	movs	r1, #1
 80048f8:	f000 fbba 	bl	8005070 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 80048fc:	2020      	movs	r0, #32
 80048fe:	e012      	b.n	8004926 <GPIO_DeInit+0x96>
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8004900:	2040      	movs	r0, #64
 8004902:	2101      	movs	r1, #1
 8004904:	f000 fbb4 	bl	8005070 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 8004908:	2040      	movs	r0, #64
 800490a:	e00c      	b.n	8004926 <GPIO_DeInit+0x96>
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 800490c:	2080      	movs	r0, #128
 800490e:	2101      	movs	r1, #1
 8004910:	f000 fbae 	bl	8005070 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 8004914:	2080      	movs	r0, #128
 8004916:	e006      	b.n	8004926 <GPIO_DeInit+0x96>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8004918:	f44f 7080 	mov.w	r0, #256	; 0x100
 800491c:	2101      	movs	r1, #1
 800491e:	f000 fba7 	bl	8005070 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8004922:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004926:	2100      	movs	r1, #0
 8004928:	f000 fba2 	bl	8005070 <RCC_APB2PeriphResetCmd>
      break;                       

    default:
      break;
  }
}
 800492c:	b003      	add	sp, #12
 800492e:	bd00      	pop	{pc}
 8004930:	40011400 	.word	0x40011400
 8004934:	40011c00 	.word	0x40011c00

08004938 <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8004938:	4b0b      	ldr	r3, [pc, #44]	(8004968 <NVIC_DeInit+0x30>)
 800493a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  NVIC->ICER[1] = 0x0FFFFFFF;
 800493e:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8004942:	f8c3 1080 	str.w	r1, [r3, #128]
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004946:	4618      	mov	r0, r3
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
 8004948:	f8c3 2084 	str.w	r2, [r3, #132]
  NVIC->ICPR[0] = 0xFFFFFFFF;
 800494c:	f8c3 1180 	str.w	r1, [r3, #384]
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8004950:	f8c3 2184 	str.w	r2, [r3, #388]
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004954:	2100      	movs	r1, #0
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8004956:	2200      	movs	r2, #0
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004958:	f102 03c0 	add.w	r3, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 800495c:	3201      	adds	r2, #1
 800495e:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 8004960:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8004964:	d1f8      	bne.n	8004958 <NVIC_DeInit+0x20>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 8004966:	4770      	bx	lr
 8004968:	e000e100 	.word	0xe000e100

0800496c <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 800496c:	4a09      	ldr	r2, [pc, #36]	(8004994 <NVIC_SCBDeInit+0x28>)
 800496e:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8004972:	4909      	ldr	r1, [pc, #36]	(8004998 <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8004974:	6053      	str	r3, [r2, #4]
  SCB->VTOR = 0x00000000;
 8004976:	2300      	movs	r3, #0
 8004978:	6093      	str	r3, [r2, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 800497a:	60d1      	str	r1, [r2, #12]
  SCB->SCR = 0x00000000;
 800497c:	6113      	str	r3, [r2, #16]
  SCB->CCR = 0x00000000;
 800497e:	6153      	str	r3, [r2, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 8004980:	6193      	str	r3, [r2, #24]
 8004982:	61d3      	str	r3, [r2, #28]
 8004984:	6213      	str	r3, [r2, #32]
  }
  SCB->SHCSR = 0x00000000;
 8004986:	6253      	str	r3, [r2, #36]
  SCB->CFSR = 0xFFFFFFFF;
 8004988:	3b01      	subs	r3, #1
 800498a:	6293      	str	r3, [r2, #40]
  SCB->HFSR = 0xFFFFFFFF;
 800498c:	62d3      	str	r3, [r2, #44]
  SCB->DFSR = 0xFFFFFFFF;
 800498e:	6313      	str	r3, [r2, #48]
}
 8004990:	4770      	bx	lr
 8004992:	46c0      	nop			(mov r8, r8)
 8004994:	e000ed00 	.word	0xe000ed00
 8004998:	05fa0000 	.word	0x05fa0000

0800499c <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 800499c:	f040 60be 	orr.w	r0, r0, #99614720	; 0x5f00000
 80049a0:	4b02      	ldr	r3, [pc, #8]	(80049ac <NVIC_PriorityGroupConfig+0x10>)
 80049a2:	f440 2020 	orr.w	r0, r0, #655360	; 0xa0000
 80049a6:	60d8      	str	r0, [r3, #12]
}
 80049a8:	4770      	bx	lr
 80049aa:	46c0      	nop			(mov r8, r8)
 80049ac:	e000ed00 	.word	0xe000ed00

080049b0 <NVIC_Init>:
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80049b0:	b530      	push	{r4, r5, lr}
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80049b2:	78c3      	ldrb	r3, [r0, #3]
 80049b4:	7805      	ldrb	r5, [r0, #0]
 80049b6:	b35b      	cbz	r3, 8004a10 <NVIC_Init+0x60>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80049b8:	4b1a      	ldr	r3, [pc, #104]	(8004a24 <NVIC_Init+0x74>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80049ba:	7841      	ldrb	r1, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80049bc:	68da      	ldr	r2, [r3, #12]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 80049be:	4c1a      	ldr	r4, [pc, #104]	(8004a28 <NVIC_Init+0x78>)
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80049c0:	ea6f 0202 	mvn.w	r2, r2
 80049c4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80049c8:	0a12      	lsrs	r2, r2, #8
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80049ca:	f1c2 0304 	rsb	r3, r2, #4	; 0x4
 80049ce:	4099      	lsls	r1, r3
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80049d0:	230f      	movs	r3, #15
 80049d2:	40d3      	lsrs	r3, r2
 80049d4:	7882      	ldrb	r2, [r0, #2]

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80049d6:	f005 0003 	and.w	r0, r5, #3	; 0x3
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80049da:	4013      	ands	r3, r2
 80049dc:	430b      	orrs	r3, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80049de:	00c0      	lsls	r0, r0, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 80049e0:	011b      	lsls	r3, r3, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80049e2:	22ff      	movs	r2, #255
 80049e4:	4082      	lsls	r2, r0
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80049e6:	4083      	lsls	r3, r0
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 80049e8:	ea4f 0c95 	mov.w	ip, r5, lsr #2
 80049ec:	f10c 0cc0 	add.w	ip, ip, #192	; 0xc0
 80049f0:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 80049f4:	4013      	ands	r3, r2
    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 80049f6:	ea21 0102 	bic.w	r1, r1, r2
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 80049fa:	430b      	orrs	r3, r1

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 80049fc:	f844 302c 	str.w	r3, [r4, ip, lsl #2]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8004a00:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 8004a04:	2301      	movs	r3, #1
 8004a06:	4093      	lsls	r3, r2
 8004a08:	0969      	lsrs	r1, r5, #5
 8004a0a:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
 8004a0e:	e008      	b.n	8004a22 <NVIC_Init+0x72>
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8004a10:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 8004a14:	2301      	movs	r3, #1
 8004a16:	4093      	lsls	r3, r2
 8004a18:	0969      	lsrs	r1, r5, #5
 8004a1a:	4a03      	ldr	r2, [pc, #12]	(8004a28 <NVIC_Init+0x78>)
 8004a1c:	3120      	adds	r1, #32
 8004a1e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
}
 8004a22:	bd30      	pop	{r4, r5, pc}
 8004a24:	e000ed00 	.word	0xe000ed00
 8004a28:	e000e100 	.word	0xe000e100

08004a2c <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 8004a30:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 8004a32:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 8004a34:	70c3      	strb	r3, [r0, #3]
}
 8004a36:	4770      	bx	lr

08004a38 <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 8004a38:	4b03      	ldr	r3, [pc, #12]	(8004a48 <NVIC_GetCurrentPendingIRQChannel+0x10>)
 8004a3a:	4804      	ldr	r0, [pc, #16]	(8004a4c <NVIC_GetCurrentPendingIRQChannel+0x14>)
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	ea03 0000 	and.w	r0, r3, r0
 8004a42:	0b00      	lsrs	r0, r0, #12
}
 8004a44:	4770      	bx	lr
 8004a46:	46c0      	nop			(mov r8, r8)
 8004a48:	e000ed00 	.word	0xe000ed00
 8004a4c:	003ff000 	.word	0x003ff000

08004a50 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004a50:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8004a54:	2201      	movs	r2, #1
 8004a56:	409a      	lsls	r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 8004a58:	0940      	lsrs	r0, r0, #5
 8004a5a:	4b05      	ldr	r3, [pc, #20]	(8004a70 <NVIC_GetIRQChannelPendingBitStatus+0x20>)
 8004a5c:	3040      	adds	r0, #64
 8004a5e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004a62:	4010      	ands	r0, r2
 8004a64:	4290      	cmp	r0, r2
 8004a66:	bf14      	ite	ne
 8004a68:	2000      	movne	r0, #0
 8004a6a:	2001      	moveq	r0, #1
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 8004a6c:	4770      	bx	lr
 8004a6e:	46c0      	nop			(mov r8, r8)
 8004a70:	e000e100 	.word	0xe000e100

08004a74 <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 8004a74:	4b01      	ldr	r3, [pc, #4]	(8004a7c <NVIC_SetIRQChannelPendingBit+0x8>)
 8004a76:	6018      	str	r0, [r3, #0]
}
 8004a78:	4770      	bx	lr
 8004a7a:	46c0      	nop			(mov r8, r8)
 8004a7c:	e000ef00 	.word	0xe000ef00

08004a80 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 8004a80:	0941      	lsrs	r1, r0, #5
 8004a82:	2301      	movs	r3, #1
 8004a84:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004a88:	4083      	lsls	r3, r0
 8004a8a:	4a02      	ldr	r2, [pc, #8]	(8004a94 <NVIC_ClearIRQChannelPendingBit+0x14>)
 8004a8c:	3160      	adds	r1, #96
 8004a8e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 8004a92:	4770      	bx	lr
 8004a94:	e000e100 	.word	0xe000e100

08004a98 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8004a98:	4b02      	ldr	r3, [pc, #8]	(8004aa4 <NVIC_GetCurrentActiveHandler+0xc>)
 8004a9a:	6858      	ldr	r0, [r3, #4]
 8004a9c:	0580      	lsls	r0, r0, #22
 8004a9e:	0d80      	lsrs	r0, r0, #22
}
 8004aa0:	4770      	bx	lr
 8004aa2:	46c0      	nop			(mov r8, r8)
 8004aa4:	e000ed00 	.word	0xe000ed00

08004aa8 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004aa8:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8004aac:	2201      	movs	r2, #1
 8004aae:	409a      	lsls	r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8004ab0:	0940      	lsrs	r0, r0, #5
 8004ab2:	4b05      	ldr	r3, [pc, #20]	(8004ac8 <NVIC_GetIRQChannelActiveBitStatus+0x20>)
 8004ab4:	3080      	adds	r0, #128
 8004ab6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004aba:	4010      	ands	r0, r2
 8004abc:	4290      	cmp	r0, r2
 8004abe:	bf14      	ite	ne
 8004ac0:	2000      	movne	r0, #0
 8004ac2:	2001      	moveq	r0, #1
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 8004ac4:	4770      	bx	lr
 8004ac6:	46c0      	nop			(mov r8, r8)
 8004ac8:	e000e100 	.word	0xe000e100

08004acc <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8004acc:	4b01      	ldr	r3, [pc, #4]	(8004ad4 <NVIC_GetCPUID+0x8>)
 8004ace:	6818      	ldr	r0, [r3, #0]
}
 8004ad0:	4770      	bx	lr
 8004ad2:	46c0      	nop			(mov r8, r8)
 8004ad4:	e000ed00 	.word	0xe000ed00

08004ad8 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8004ad8:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8004adc:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8004ae0:	4b01      	ldr	r3, [pc, #4]	(8004ae8 <NVIC_SetVectorTable+0x10>)
 8004ae2:	4301      	orrs	r1, r0
 8004ae4:	6099      	str	r1, [r3, #8]
}
 8004ae6:	4770      	bx	lr
 8004ae8:	e000ed00 	.word	0xe000ed00

08004aec <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8004aec:	4a01      	ldr	r2, [pc, #4]	(8004af4 <NVIC_GenerateSystemReset+0x8>)
 8004aee:	4b02      	ldr	r3, [pc, #8]	(8004af8 <NVIC_GenerateSystemReset+0xc>)
 8004af0:	60da      	str	r2, [r3, #12]
}
 8004af2:	4770      	bx	lr
 8004af4:	05fa0004 	.word	0x05fa0004
 8004af8:	e000ed00 	.word	0xe000ed00

08004afc <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 8004afc:	4a01      	ldr	r2, [pc, #4]	(8004b04 <NVIC_GenerateCoreReset+0x8>)
 8004afe:	4b02      	ldr	r3, [pc, #8]	(8004b08 <NVIC_GenerateCoreReset+0xc>)
 8004b00:	60da      	str	r2, [r3, #12]
}
 8004b02:	4770      	bx	lr
 8004b04:	05fa0001 	.word	0x05fa0001
 8004b08:	e000ed00 	.word	0xe000ed00

08004b0c <NVIC_SystemLPConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8004b0c:	b121      	cbz	r1, 8004b18 <NVIC_SystemLPConfig+0xc>
  {
    SCB->SCR |= LowPowerMode;
 8004b0e:	4a05      	ldr	r2, [pc, #20]	(8004b24 <NVIC_SystemLPConfig+0x18>)
 8004b10:	6913      	ldr	r3, [r2, #16]
 8004b12:	ea40 0303 	orr.w	r3, r0, r3
 8004b16:	e003      	b.n	8004b20 <NVIC_SystemLPConfig+0x14>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 8004b18:	4a02      	ldr	r2, [pc, #8]	(8004b24 <NVIC_SystemLPConfig+0x18>)
 8004b1a:	6913      	ldr	r3, [r2, #16]
 8004b1c:	ea23 0300 	bic.w	r3, r3, r0
 8004b20:	6113      	str	r3, [r2, #16]
  }
}
 8004b22:	4770      	bx	lr
 8004b24:	e000ed00 	.word	0xe000ed00

08004b28 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 8004b28:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	fa13 f000 	lsls.w	r0, r3, r0

  if (NewState != DISABLE)
 8004b32:	b121      	cbz	r1, 8004b3e <NVIC_SystemHandlerConfig+0x16>
  {
    SCB->SHCSR |= tmpreg;
 8004b34:	4a05      	ldr	r2, [pc, #20]	(8004b4c <NVIC_SystemHandlerConfig+0x24>)
 8004b36:	6a53      	ldr	r3, [r2, #36]
 8004b38:	ea40 0303 	orr.w	r3, r0, r3
 8004b3c:	e003      	b.n	8004b46 <NVIC_SystemHandlerConfig+0x1e>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 8004b3e:	4a03      	ldr	r2, [pc, #12]	(8004b4c <NVIC_SystemHandlerConfig+0x24>)
 8004b40:	6a53      	ldr	r3, [r2, #36]
 8004b42:	ea23 0300 	bic.w	r3, r3, r0
 8004b46:	6253      	str	r3, [r2, #36]
  }
}
 8004b48:	4770      	bx	lr
 8004b4a:	46c0      	nop			(mov r8, r8)
 8004b4c:	e000ed00 	.word	0xe000ed00

08004b50 <NVIC_SystemHandlerPriorityConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 8004b50:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004b52:	4c14      	ldr	r4, [pc, #80]	(8004ba4 <NVIC_SystemHandlerPriorityConfig+0x54>)
 8004b54:	68e3      	ldr	r3, [r4, #12]
 8004b56:	ea6f 0303 	mvn.w	r3, r3
 8004b5a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004b5e:	0a1b      	lsrs	r3, r3, #8
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8004b60:	f1c3 0c04 	rsb	ip, r3, #4	; 0x4
 8004b64:	fa01 f10c 	lsl.w	r1, r1, ip
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8004b68:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8004b6c:	fa2c f303 	lsr.w	r3, ip, r3
 8004b70:	401a      	ands	r2, r3
 8004b72:	430a      	orrs	r2, r1

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
 8004b74:	f000 01c0 	and.w	r1, r0, #192	; 0xc0
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8004b78:	0940      	lsrs	r0, r0, #5
 8004b7a:	f000 0018 	and.w	r0, r0, #24	; 0x18
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004b7e:	fa0c fc00 	lsl.w	ip, ip, r0
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 8004b82:	0112      	lsls	r2, r2, #4
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  SCB->SHPR[tmp1] |= tmppriority;
 8004b84:	4082      	lsls	r2, r0
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 8004b86:	0989      	lsrs	r1, r1, #6
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004b88:	3106      	adds	r1, #6
 8004b8a:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004b8e:	ea23 030c 	bic.w	r3, r3, ip
 8004b92:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
  SCB->SHPR[tmp1] |= tmppriority;
 8004b96:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004b9a:	431a      	orrs	r2, r3
 8004b9c:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
}
 8004ba0:	bd10      	pop	{r4, pc}
 8004ba2:	46c0      	nop			(mov r8, r8)
 8004ba4:	e000ed00 	.word	0xe000ed00

08004ba8 <NVIC_GetSystemHandlerPendingBitStatus>:
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
 8004ba8:	0a80      	lsrs	r0, r0, #10
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004baa:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004bae:	2301      	movs	r3, #1
 8004bb0:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8004bb2:	4a04      	ldr	r2, [pc, #16]	(8004bc4 <NVIC_GetSystemHandlerPendingBitStatus+0x1c>)
 8004bb4:	6a50      	ldr	r0, [r2, #36]
 8004bb6:	ea03 0000 	and.w	r0, r3, r0
 8004bba:	4298      	cmp	r0, r3
 8004bbc:	bf14      	ite	ne
 8004bbe:	2000      	movne	r0, #0
 8004bc0:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004bc2:	4770      	bx	lr
 8004bc4:	e000ed00 	.word	0xe000ed00

08004bc8 <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8004bc8:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004bcc:	2301      	movs	r3, #1
 8004bce:	4083      	lsls	r3, r0
 8004bd0:	4a02      	ldr	r2, [pc, #8]	(8004bdc <NVIC_SetSystemHandlerPendingBit+0x14>)
 8004bd2:	6851      	ldr	r1, [r2, #4]
 8004bd4:	430b      	orrs	r3, r1
 8004bd6:	6053      	str	r3, [r2, #4]
}
 8004bd8:	4770      	bx	lr
 8004bda:	46c0      	nop			(mov r8, r8)
 8004bdc:	e000ed00 	.word	0xe000ed00

08004be0 <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8004be0:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004be4:	3801      	subs	r0, #1
 8004be6:	2301      	movs	r3, #1
 8004be8:	4083      	lsls	r3, r0
 8004bea:	4a02      	ldr	r2, [pc, #8]	(8004bf4 <NVIC_ClearSystemHandlerPendingBit+0x14>)
 8004bec:	6851      	ldr	r1, [r2, #4]
 8004bee:	430b      	orrs	r3, r1
 8004bf0:	6053      	str	r3, [r2, #4]
}
 8004bf2:	4770      	bx	lr
 8004bf4:	e000ed00 	.word	0xe000ed00

08004bf8 <NVIC_GetSystemHandlerActiveBitStatus>:
  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004bf8:	0b80      	lsrs	r0, r0, #14
 8004bfa:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004bfe:	2301      	movs	r3, #1
 8004c00:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8004c02:	4a04      	ldr	r2, [pc, #16]	(8004c14 <NVIC_GetSystemHandlerActiveBitStatus+0x1c>)
 8004c04:	6a50      	ldr	r0, [r2, #36]
 8004c06:	ea03 0000 	and.w	r0, r3, r0
 8004c0a:	4298      	cmp	r0, r3
 8004c0c:	bf14      	ite	ne
 8004c0e:	2000      	movne	r0, #0
 8004c10:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004c12:	4770      	bx	lr
 8004c14:	e000ed00 	.word	0xe000ed00

08004c18 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 8004c18:	0c83      	lsrs	r3, r0, #18
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 8004c1a:	f013 0303 	ands.w	r3, r3, #3	; 0x3
 8004c1e:	d102      	bne.n	8004c26 <NVIC_GetFaultHandlerSources+0xe>
  {
    faultsources = SCB->HFSR;
 8004c20:	4b0d      	ldr	r3, [pc, #52]	(8004c58 <NVIC_GetFaultHandlerSources+0x40>)
 8004c22:	6ad8      	ldr	r0, [r3, #44]
 8004c24:	e017      	b.n	8004c56 <NVIC_GetFaultHandlerSources+0x3e>
  }
  else if (tmpreg == 0x01)
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d113      	bne.n	8004c52 <NVIC_GetFaultHandlerSources+0x3a>
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004c2a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8004c2e:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8004c32:	33fe      	adds	r3, #254

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8004c34:	0d02      	lsrs	r2, r0, #20
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004c36:	3301      	adds	r3, #1

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8004c38:	f002 0203 	and.w	r2, r2, #3	; 0x3
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004c3c:	6a99      	ldr	r1, [r3, #40]
 8004c3e:	00d3      	lsls	r3, r2, #3
 8004c40:	fa31 f003 	lsrs.w	r0, r1, r3
    if (tmppos != 0x02)
 8004c44:	2a02      	cmp	r2, #2
    {
      faultsources &= (u32)0x0F;
 8004c46:	bf14      	ite	ne
 8004c48:	f000 000f 	andne.w	r0, r0, #15	; 0xf
    }
    else
    {
      faultsources &= (u32)0xFF;
 8004c4c:	f000 00ff 	andeq.w	r0, r0, #255	; 0xff
 8004c50:	e001      	b.n	8004c56 <NVIC_GetFaultHandlerSources+0x3e>
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 8004c52:	4b01      	ldr	r3, [pc, #4]	(8004c58 <NVIC_GetFaultHandlerSources+0x40>)
 8004c54:	6b18      	ldr	r0, [r3, #48]
  }
  return faultsources;
}
 8004c56:	4770      	bx	lr
 8004c58:	e000ed00 	.word	0xe000ed00

08004c5c <NVIC_GetFaultAddress>:
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 8004c5c:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 8004c60:	bf0b      	itete	eq
 8004c62:	4b02      	ldreq	r3, [pc, #8]	(8004c6c <NVIC_GetFaultAddress+0x10>)
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004c64:	4b01      	ldrne	r3, [pc, #4]	(8004c6c <NVIC_GetFaultAddress+0x10>)
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
  {
    faultaddress = SCB->MMFAR;
 8004c66:	6b58      	ldreq	r0, [r3, #52]
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004c68:	6b98      	ldrne	r0, [r3, #56]
  }
  return faultaddress;
}
 8004c6a:	4770      	bx	lr
 8004c6c:	e000ed00 	.word	0xe000ed00

08004c70 <NVIC_GetBASEPRI>:
* Input          : None
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
 8004c70:	b500      	push	{lr}
 8004c72:	b081      	sub	sp, #4
  return (__GetBASEPRI());
 8004c74:	f001 fb88 	bl	8006388 <__GetBASEPRI>
}
 8004c78:	b001      	add	sp, #4
 8004c7a:	bd00      	pop	{pc}

08004c7c <NVIC_BASEPRICONFIG>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8004c7c:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8004c7e:	0100      	lsls	r0, r0, #4
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8004c80:	b081      	sub	sp, #4
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8004c82:	f001 fb7e 	bl	8006382 <__BASEPRICONFIG>
}
 8004c86:	b001      	add	sp, #4
 8004c88:	bd00      	pop	{pc}
 8004c8a:	46c0      	nop			(mov r8, r8)

08004c8c <NVIC_RESETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
 8004c8c:	b500      	push	{lr}
 8004c8e:	b081      	sub	sp, #4
  __RESETFAULTMASK();
 8004c90:	f001 fb75 	bl	800637e <__RESETFAULTMASK>
}
 8004c94:	b001      	add	sp, #4
 8004c96:	bd00      	pop	{pc}

08004c98 <NVIC_SETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
 8004c98:	b500      	push	{lr}
 8004c9a:	b081      	sub	sp, #4
  __SETFAULTMASK();
 8004c9c:	f001 fb6d 	bl	800637a <__SETFAULTMASK>
}
 8004ca0:	b001      	add	sp, #4
 8004ca2:	bd00      	pop	{pc}

08004ca4 <NVIC_RESETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
 8004ca4:	b500      	push	{lr}
 8004ca6:	b081      	sub	sp, #4
  __RESETPRIMASK();
 8004ca8:	f001 fb65 	bl	8006376 <__RESETPRIMASK>
}
 8004cac:	b001      	add	sp, #4
 8004cae:	bd00      	pop	{pc}

08004cb0 <NVIC_SETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
 8004cb0:	b500      	push	{lr}
 8004cb2:	b081      	sub	sp, #4
  __SETPRIMASK();
 8004cb4:	f001 fb5d 	bl	8006372 <__SETPRIMASK>
}
 8004cb8:	b001      	add	sp, #4
 8004cba:	bd00      	pop	{pc}

08004cbc <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 8004cbc:	4b01      	ldr	r3, [pc, #4]	(8004cc4 <PWR_BackupAccessCmd+0x8>)
 8004cbe:	6018      	str	r0, [r3, #0]
}
 8004cc0:	4770      	bx	lr
 8004cc2:	46c0      	nop			(mov r8, r8)
 8004cc4:	420e0020 	.word	0x420e0020

08004cc8 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 8004cc8:	4b01      	ldr	r3, [pc, #4]	(8004cd0 <PWR_PVDCmd+0x8>)
 8004cca:	6018      	str	r0, [r3, #0]
}
 8004ccc:	4770      	bx	lr
 8004cce:	46c0      	nop			(mov r8, r8)
 8004cd0:	420e0010 	.word	0x420e0010

08004cd4 <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 8004cd4:	4a03      	ldr	r2, [pc, #12]	(8004ce4 <PWR_PVDLevelConfig+0x10>)
 8004cd6:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8004cd8:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8004cdc:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004cde:	6010      	str	r0, [r2, #0]
}
 8004ce0:	4770      	bx	lr
 8004ce2:	46c0      	nop			(mov r8, r8)
 8004ce4:	40007000 	.word	0x40007000

08004ce8 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8004ce8:	4b01      	ldr	r3, [pc, #4]	(8004cf0 <PWR_WakeUpPinCmd+0x8>)
 8004cea:	6018      	str	r0, [r3, #0]
}
 8004cec:	4770      	bx	lr
 8004cee:	46c0      	nop			(mov r8, r8)
 8004cf0:	420e00a0 	.word	0x420e00a0

08004cf4 <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 8004cf4:	4b03      	ldr	r3, [pc, #12]	(8004d04 <PWR_GetFlagStatus+0x10>)
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	4218      	tst	r0, r3
 8004cfa:	bf0c      	ite	eq
 8004cfc:	2000      	moveq	r0, #0
 8004cfe:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004d00:	4770      	bx	lr
 8004d02:	46c0      	nop			(mov r8, r8)
 8004d04:	40007000 	.word	0x40007000

08004d08 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8004d08:	4a02      	ldr	r2, [pc, #8]	(8004d14 <PWR_ClearFlag+0xc>)
 8004d0a:	6813      	ldr	r3, [r2, #0]
 8004d0c:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
 8004d10:	6013      	str	r3, [r2, #0]
}
 8004d12:	4770      	bx	lr
 8004d14:	40007000 	.word	0x40007000

08004d18 <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004d18:	4a0b      	ldr	r2, [pc, #44]	(8004d48 <PWR_EnterSTANDBYMode+0x30>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004d1a:	b500      	push	{lr}
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004d1c:	6813      	ldr	r3, [r2, #0]
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004d1e:	b081      	sub	sp, #4
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004d20:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004d24:	6013      	str	r3, [r2, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 8004d26:	6813      	ldr	r3, [r2, #0]
 8004d28:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004d2c:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004d2e:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8004d32:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8004d36:	3210      	adds	r2, #16
 8004d38:	6813      	ldr	r3, [r2, #0]
 8004d3a:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004d3e:	6013      	str	r3, [r2, #0]

  /* Request Wait For Interrupt */
  __WFI();
 8004d40:	f001 faf2 	bl	8006328 <__WFI>
}
 8004d44:	b001      	add	sp, #4
 8004d46:	bd00      	pop	{pc}
 8004d48:	40007000 	.word	0x40007000

08004d4c <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004d4c:	4a0c      	ldr	r2, [pc, #48]	(8004d80 <PWR_EnterSTOPMode+0x34>)
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8004d4e:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004d50:	6813      	ldr	r3, [r2, #0]
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8004d52:	b081      	sub	sp, #4
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 8004d54:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8004d58:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004d5a:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004d5c:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8004d60:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8004d64:	3210      	adds	r2, #16
 8004d66:	6813      	ldr	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004d68:	2901      	cmp	r1, #1

  /* Store the new value */
  PWR->CR = tmpreg;

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004d6a:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004d6e:	6013      	str	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004d70:	d102      	bne.n	8004d78 <PWR_EnterSTOPMode+0x2c>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8004d72:	f001 fad9 	bl	8006328 <__WFI>
 8004d76:	e001      	b.n	8004d7c <PWR_EnterSTOPMode+0x30>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 8004d78:	f001 fad8 	bl	800632c <__WFE>
  }
}
 8004d7c:	b001      	add	sp, #4
 8004d7e:	bd00      	pop	{pc}
 8004d80:	40007000 	.word	0x40007000

08004d84 <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 8004d84:	b510      	push	{r4, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8004d86:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
 8004d8a:	4620      	mov	r0, r4
 8004d8c:	2101      	movs	r1, #1
 8004d8e:	f000 f97d 	bl	800508c <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8004d92:	4620      	mov	r0, r4
 8004d94:	2100      	movs	r1, #0
 8004d96:	f000 f979 	bl	800508c <RCC_APB1PeriphResetCmd>
}
 8004d9a:	bd10      	pop	{r4, pc}

08004d9c <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8004d9c:	4a0d      	ldr	r2, [pc, #52]	(8004dd4 <RCC_DeInit+0x38>)
 8004d9e:	6813      	ldr	r3, [r2, #0]
 8004da0:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004da4:	6013      	str	r3, [r2, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8004da6:	6851      	ldr	r1, [r2, #4]
 8004da8:	4b0b      	ldr	r3, [pc, #44]	(8004dd8 <RCC_DeInit+0x3c>)
 8004daa:	ea01 0303 	and.w	r3, r1, r3
 8004dae:	6053      	str	r3, [r2, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8004db0:	6813      	ldr	r3, [r2, #0]
 8004db2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004db6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004dba:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8004dbc:	6813      	ldr	r3, [r2, #0]
 8004dbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004dc2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 8004dc4:	6853      	ldr	r3, [r2, #4]
 8004dc6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004dca:	6053      	str	r3, [r2, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	6093      	str	r3, [r2, #8]
}
 8004dd0:	4770      	bx	lr
 8004dd2:	46c0      	nop			(mov r8, r8)
 8004dd4:	40021000 	.word	0x40021000
 8004dd8:	f8ff0000 	.word	0xf8ff0000

08004ddc <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004ddc:	4a0b      	ldr	r2, [pc, #44]	(8004e0c <RCC_HSEConfig+0x30>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004dde:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004de2:	6813      	ldr	r3, [r2, #0]
 8004de4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004de8:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8004dea:	6813      	ldr	r3, [r2, #0]
 8004dec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004df0:	6013      	str	r3, [r2, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004df2:	d003      	beq.n	8004dfc <RCC_HSEConfig+0x20>
 8004df4:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8004df8:	d107      	bne.n	8004e0a <RCC_HSEConfig+0x2e>
 8004dfa:	e002      	b.n	8004e02 <RCC_HSEConfig+0x26>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8004dfc:	6813      	ldr	r3, [r2, #0]
 8004dfe:	4303      	orrs	r3, r0
 8004e00:	e002      	b.n	8004e08 <RCC_HSEConfig+0x2c>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8004e02:	6813      	ldr	r3, [r2, #0]
 8004e04:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8004e08:	6013      	str	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004e0a:	4770      	bx	lr
 8004e0c:	40021000 	.word	0x40021000

08004e10 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8004e10:	b082      	sub	sp, #8
  vu32 StartUpCounter = 0;
 8004e12:	2300      	movs	r3, #0
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004e14:	4909      	ldr	r1, [pc, #36]	(8004e3c <RCC_WaitForHSEStartUp+0x2c>)
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  vu32 StartUpCounter = 0;
 8004e16:	9301      	str	r3, [sp, #4]
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004e18:	680a      	ldr	r2, [r1, #0]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004e1a:	9b01      	ldr	r3, [sp, #4]
 8004e1c:	3301      	adds	r3, #1
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004e1e:	f412 3f00 	tst.w	r2, #131072	; 0x20000
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004e22:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004e24:	d103      	bne.n	8004e2e <RCC_WaitForHSEStartUp+0x1e>
 8004e26:	9b01      	ldr	r3, [sp, #4]
 8004e28:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004e2c:	d1f4      	bne.n	8004e18 <RCC_WaitForHSEStartUp+0x8>
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004e2e:	4b03      	ldr	r3, [pc, #12]	(8004e3c <RCC_WaitForHSEStartUp+0x2c>)
 8004e30:	6818      	ldr	r0, [r3, #0]
 8004e32:	0c40      	lsrs	r0, r0, #17
 8004e34:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    status = ERROR;
  }  

  return (status);
}
 8004e38:	b002      	add	sp, #8
 8004e3a:	4770      	bx	lr
 8004e3c:	40021000 	.word	0x40021000

08004e40 <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8004e40:	4a03      	ldr	r2, [pc, #12]	(8004e50 <RCC_AdjustHSICalibrationValue+0x10>)
 8004e42:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8004e44:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 8004e48:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8004e4c:	6013      	str	r3, [r2, #0]
}
 8004e4e:	4770      	bx	lr
 8004e50:	40021000 	.word	0x40021000

08004e54 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8004e54:	4b01      	ldr	r3, [pc, #4]	(8004e5c <RCC_HSICmd+0x8>)
 8004e56:	6018      	str	r0, [r3, #0]
}
 8004e58:	4770      	bx	lr
 8004e5a:	46c0      	nop			(mov r8, r8)
 8004e5c:	42420000 	.word	0x42420000

08004e60 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8004e60:	4a03      	ldr	r2, [pc, #12]	(8004e70 <RCC_PLLConfig+0x10>)
 8004e62:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8004e64:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004e68:	4318      	orrs	r0, r3
 8004e6a:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004e6c:	6050      	str	r0, [r2, #4]
}
 8004e6e:	4770      	bx	lr
 8004e70:	40021000 	.word	0x40021000

08004e74 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8004e74:	4b01      	ldr	r3, [pc, #4]	(8004e7c <RCC_PLLCmd+0x8>)
 8004e76:	6018      	str	r0, [r3, #0]
}
 8004e78:	4770      	bx	lr
 8004e7a:	46c0      	nop			(mov r8, r8)
 8004e7c:	42420060 	.word	0x42420060

08004e80 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8004e80:	4a03      	ldr	r2, [pc, #12]	(8004e90 <RCC_SYSCLKConfig+0x10>)
 8004e82:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8004e84:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8004e88:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004e8a:	6050      	str	r0, [r2, #4]
}
 8004e8c:	4770      	bx	lr
 8004e8e:	46c0      	nop			(mov r8, r8)
 8004e90:	40021000 	.word	0x40021000

08004e94 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8004e94:	4b02      	ldr	r3, [pc, #8]	(8004ea0 <RCC_GetSYSCLKSource+0xc>)
 8004e96:	6858      	ldr	r0, [r3, #4]
 8004e98:	f000 000c 	and.w	r0, r0, #12	; 0xc
}
 8004e9c:	4770      	bx	lr
 8004e9e:	46c0      	nop			(mov r8, r8)
 8004ea0:	40021000 	.word	0x40021000

08004ea4 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8004ea4:	4a03      	ldr	r2, [pc, #12]	(8004eb4 <RCC_HCLKConfig+0x10>)
 8004ea6:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8004ea8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8004eac:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004eae:	6050      	str	r0, [r2, #4]
}
 8004eb0:	4770      	bx	lr
 8004eb2:	46c0      	nop			(mov r8, r8)
 8004eb4:	40021000 	.word	0x40021000

08004eb8 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004eb8:	4a03      	ldr	r2, [pc, #12]	(8004ec8 <RCC_PCLK1Config+0x10>)
 8004eba:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8004ebc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8004ec0:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004ec2:	6050      	str	r0, [r2, #4]
}
 8004ec4:	4770      	bx	lr
 8004ec6:	46c0      	nop			(mov r8, r8)
 8004ec8:	40021000 	.word	0x40021000

08004ecc <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004ecc:	4a03      	ldr	r2, [pc, #12]	(8004edc <RCC_PCLK2Config+0x10>)
 8004ece:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8004ed0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8004ed4:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004ed8:	6053      	str	r3, [r2, #4]
}
 8004eda:	4770      	bx	lr
 8004edc:	40021000 	.word	0x40021000

08004ee0 <RCC_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004ee0:	b121      	cbz	r1, 8004eec <RCC_ITConfig+0xc>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8004ee2:	4a05      	ldr	r2, [pc, #20]	(8004ef8 <RCC_ITConfig+0x18>)
 8004ee4:	7813      	ldrb	r3, [r2, #0]
 8004ee6:	ea40 0303 	orr.w	r3, r0, r3
 8004eea:	e003      	b.n	8004ef4 <RCC_ITConfig+0x14>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 8004eec:	4a02      	ldr	r2, [pc, #8]	(8004ef8 <RCC_ITConfig+0x18>)
 8004eee:	7813      	ldrb	r3, [r2, #0]
 8004ef0:	ea23 0300 	bic.w	r3, r3, r0
 8004ef4:	7013      	strb	r3, [r2, #0]
  }
}
 8004ef6:	4770      	bx	lr
 8004ef8:	40021009 	.word	0x40021009

08004efc <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8004efc:	4b01      	ldr	r3, [pc, #4]	(8004f04 <RCC_USBCLKConfig+0x8>)
 8004efe:	6018      	str	r0, [r3, #0]
}
 8004f00:	4770      	bx	lr
 8004f02:	46c0      	nop			(mov r8, r8)
 8004f04:	424200d8 	.word	0x424200d8

08004f08 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8004f08:	4a03      	ldr	r2, [pc, #12]	(8004f18 <RCC_ADCCLKConfig+0x10>)
 8004f0a:	6853      	ldr	r3, [r2, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8004f0c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8004f10:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004f12:	6050      	str	r0, [r2, #4]
}
 8004f14:	4770      	bx	lr
 8004f16:	46c0      	nop			(mov r8, r8)
 8004f18:	40021000 	.word	0x40021000

08004f1c <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004f1c:	4a06      	ldr	r2, [pc, #24]	(8004f38 <RCC_LSEConfig+0x1c>)
 8004f1e:	2300      	movs	r3, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004f20:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004f22:	7013      	strb	r3, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004f24:	7013      	strb	r3, [r2, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 8004f26:	bf08      	it	eq
 8004f28:	7010      	strbeq	r0, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004f2a:	d003      	beq.n	8004f34 <RCC_LSEConfig+0x18>
 8004f2c:	2804      	cmp	r0, #4
 8004f2e:	d101      	bne.n	8004f34 <RCC_LSEConfig+0x18>
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8004f30:	2305      	movs	r3, #5
 8004f32:	7013      	strb	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004f34:	4770      	bx	lr
 8004f36:	46c0      	nop			(mov r8, r8)
 8004f38:	40021020 	.word	0x40021020

08004f3c <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 8004f3c:	4b01      	ldr	r3, [pc, #4]	(8004f44 <RCC_LSICmd+0x8>)
 8004f3e:	6018      	str	r0, [r3, #0]
}
 8004f40:	4770      	bx	lr
 8004f42:	46c0      	nop			(mov r8, r8)
 8004f44:	42420480 	.word	0x42420480

08004f48 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8004f48:	4a02      	ldr	r2, [pc, #8]	(8004f54 <RCC_RTCCLKConfig+0xc>)
 8004f4a:	6a13      	ldr	r3, [r2, #32]
 8004f4c:	4318      	orrs	r0, r3
 8004f4e:	6210      	str	r0, [r2, #32]
}
 8004f50:	4770      	bx	lr
 8004f52:	46c0      	nop			(mov r8, r8)
 8004f54:	40021000 	.word	0x40021000

08004f58 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8004f58:	4b01      	ldr	r3, [pc, #4]	(8004f60 <RCC_RTCCLKCmd+0x8>)
 8004f5a:	6018      	str	r0, [r3, #0]
}
 8004f5c:	4770      	bx	lr
 8004f5e:	46c0      	nop			(mov r8, r8)
 8004f60:	4242043c 	.word	0x4242043c

08004f64 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004f64:	4929      	ldr	r1, [pc, #164]	(800500c <RCC_GetClocksFreq+0xa8>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8004f66:	4684      	mov	ip, r0
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004f68:	684b      	ldr	r3, [r1, #4]

  switch (tmp)
 8004f6a:	f003 030c 	and.w	r3, r3, #12	; 0xc
 8004f6e:	2b04      	cmp	r3, #4
 8004f70:	d021      	beq.n	8004fb6 <RCC_GetClocksFreq+0x52>
 8004f72:	2b08      	cmp	r3, #8
 8004f74:	d11f      	bne.n	8004fb6 <RCC_GetClocksFreq+0x52>
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8004f76:	684b      	ldr	r3, [r1, #4]
      pllmull = ( pllmull >> 18) + 2;
 8004f78:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004f7c:	0c9b      	lsrs	r3, r3, #18
 8004f7e:	1c9a      	adds	r2, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8004f80:	684b      	ldr	r3, [r1, #4]

      if (pllsource == 0x00)
 8004f82:	f413 3f80 	tst.w	r3, #65536	; 0x10000
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 8004f86:	bf08      	it	eq
 8004f88:	ebc2 1342 	rsbeq	r3, r2, r2, lsl #5
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8004f8c:	d006      	beq.n	8004f9c <RCC_GetClocksFreq+0x38>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 8004f8e:	684b      	ldr	r3, [r1, #4]
 8004f90:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004f94:	ea4f 1342 	mov.w	r3, r2, lsl #5
 8004f98:	d006      	beq.n	8004fa8 <RCC_GetClocksFreq+0x44>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8004f9a:	1a9b      	subs	r3, r3, r2
 8004f9c:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004fa0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004fa4:	021b      	lsls	r3, r3, #8
 8004fa6:	e007      	b.n	8004fb8 <RCC_GetClocksFreq+0x54>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8004fa8:	1a9b      	subs	r3, r3, r2
 8004faa:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004fae:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004fb2:	025b      	lsls	r3, r3, #9
 8004fb4:	e000      	b.n	8004fb8 <RCC_GetClocksFreq+0x54>
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8004fb6:	4b16      	ldr	r3, [pc, #88]	(8005010 <RCC_GetClocksFreq+0xac>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004fb8:	4814      	ldr	r0, [pc, #80]	(800500c <RCC_GetClocksFreq+0xa8>)
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8004fba:	f8cc 3000 	str.w	r3, [ip]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004fbe:	6843      	ldr	r3, [r0, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004fc0:	4a14      	ldr	r2, [pc, #80]	(8005014 <RCC_GetClocksFreq+0xb0>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004fc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004fc6:	091b      	lsrs	r3, r3, #4
 8004fc8:	5cd3      	ldrb	r3, [r2, r3]
 8004fca:	f8dc 1000 	ldr.w	r1, [ip]
 8004fce:	40d9      	lsrs	r1, r3
 8004fd0:	f8cc 1004 	str.w	r1, [ip, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8004fd4:	6843      	ldr	r3, [r0, #4]
 8004fd6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  tmp = tmp >> 8;
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004fda:	0a1b      	lsrs	r3, r3, #8
 8004fdc:	5cd3      	ldrb	r3, [r2, r3]
 8004fde:	fa31 f303 	lsrs.w	r3, r1, r3
 8004fe2:	f8cc 3008 	str.w	r3, [ip, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8004fe6:	6843      	ldr	r3, [r0, #4]
 8004fe8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004fec:	0adb      	lsrs	r3, r3, #11
 8004fee:	5cd3      	ldrb	r3, [r2, r3]
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004ff0:	4a09      	ldr	r2, [pc, #36]	(8005018 <RCC_GetClocksFreq+0xb4>)
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004ff2:	40d9      	lsrs	r1, r3
 8004ff4:	f8cc 100c 	str.w	r1, [ip, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8004ff8:	6843      	ldr	r3, [r0, #4]
 8004ffa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004ffe:	0b9b      	lsrs	r3, r3, #14
 8005000:	5cd3      	ldrb	r3, [r2, r3]
 8005002:	fbb1 f1f3 	udiv	r1, r1, r3
 8005006:	f8cc 1010 	str.w	r1, [ip, #16]
}
 800500a:	4770      	bx	lr
 800500c:	40021000 	.word	0x40021000
 8005010:	007a1200 	.word	0x007a1200
 8005014:	080063ec 	.word	0x080063ec
 8005018:	080063fc 	.word	0x080063fc

0800501c <RCC_AHBPeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800501c:	b121      	cbz	r1, 8005028 <RCC_AHBPeriphClockCmd+0xc>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800501e:	4a05      	ldr	r2, [pc, #20]	(8005034 <RCC_AHBPeriphClockCmd+0x18>)
 8005020:	6953      	ldr	r3, [r2, #20]
 8005022:	ea40 0303 	orr.w	r3, r0, r3
 8005026:	e003      	b.n	8005030 <RCC_AHBPeriphClockCmd+0x14>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8005028:	4a02      	ldr	r2, [pc, #8]	(8005034 <RCC_AHBPeriphClockCmd+0x18>)
 800502a:	6953      	ldr	r3, [r2, #20]
 800502c:	ea23 0300 	bic.w	r3, r3, r0
 8005030:	6153      	str	r3, [r2, #20]
  }
}
 8005032:	4770      	bx	lr
 8005034:	40021000 	.word	0x40021000

08005038 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005038:	b121      	cbz	r1, 8005044 <RCC_APB2PeriphClockCmd+0xc>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800503a:	4a05      	ldr	r2, [pc, #20]	(8005050 <RCC_APB2PeriphClockCmd+0x18>)
 800503c:	6993      	ldr	r3, [r2, #24]
 800503e:	ea40 0303 	orr.w	r3, r0, r3
 8005042:	e003      	b.n	800504c <RCC_APB2PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8005044:	4a02      	ldr	r2, [pc, #8]	(8005050 <RCC_APB2PeriphClockCmd+0x18>)
 8005046:	6993      	ldr	r3, [r2, #24]
 8005048:	ea23 0300 	bic.w	r3, r3, r0
 800504c:	6193      	str	r3, [r2, #24]
  }
}
 800504e:	4770      	bx	lr
 8005050:	40021000 	.word	0x40021000

08005054 <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005054:	b121      	cbz	r1, 8005060 <RCC_APB1PeriphClockCmd+0xc>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8005056:	4a05      	ldr	r2, [pc, #20]	(800506c <RCC_APB1PeriphClockCmd+0x18>)
 8005058:	69d3      	ldr	r3, [r2, #28]
 800505a:	ea40 0303 	orr.w	r3, r0, r3
 800505e:	e003      	b.n	8005068 <RCC_APB1PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8005060:	4a02      	ldr	r2, [pc, #8]	(800506c <RCC_APB1PeriphClockCmd+0x18>)
 8005062:	69d3      	ldr	r3, [r2, #28]
 8005064:	ea23 0300 	bic.w	r3, r3, r0
 8005068:	61d3      	str	r3, [r2, #28]
  }
}
 800506a:	4770      	bx	lr
 800506c:	40021000 	.word	0x40021000

08005070 <RCC_APB2PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005070:	b121      	cbz	r1, 800507c <RCC_APB2PeriphResetCmd+0xc>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8005072:	4a05      	ldr	r2, [pc, #20]	(8005088 <RCC_APB2PeriphResetCmd+0x18>)
 8005074:	68d3      	ldr	r3, [r2, #12]
 8005076:	ea40 0303 	orr.w	r3, r0, r3
 800507a:	e003      	b.n	8005084 <RCC_APB2PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800507c:	4a02      	ldr	r2, [pc, #8]	(8005088 <RCC_APB2PeriphResetCmd+0x18>)
 800507e:	68d3      	ldr	r3, [r2, #12]
 8005080:	ea23 0300 	bic.w	r3, r3, r0
 8005084:	60d3      	str	r3, [r2, #12]
  }
}
 8005086:	4770      	bx	lr
 8005088:	40021000 	.word	0x40021000

0800508c <RCC_APB1PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800508c:	b121      	cbz	r1, 8005098 <RCC_APB1PeriphResetCmd+0xc>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800508e:	4a05      	ldr	r2, [pc, #20]	(80050a4 <RCC_APB1PeriphResetCmd+0x18>)
 8005090:	6913      	ldr	r3, [r2, #16]
 8005092:	ea40 0303 	orr.w	r3, r0, r3
 8005096:	e003      	b.n	80050a0 <RCC_APB1PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8005098:	4a02      	ldr	r2, [pc, #8]	(80050a4 <RCC_APB1PeriphResetCmd+0x18>)
 800509a:	6913      	ldr	r3, [r2, #16]
 800509c:	ea23 0300 	bic.w	r3, r3, r0
 80050a0:	6113      	str	r3, [r2, #16]
  }
}
 80050a2:	4770      	bx	lr
 80050a4:	40021000 	.word	0x40021000

080050a8 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 80050a8:	4b01      	ldr	r3, [pc, #4]	(80050b0 <RCC_BackupResetCmd+0x8>)
 80050aa:	6018      	str	r0, [r3, #0]
}
 80050ac:	4770      	bx	lr
 80050ae:	46c0      	nop			(mov r8, r8)
 80050b0:	42420440 	.word	0x42420440

080050b4 <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 80050b4:	4b01      	ldr	r3, [pc, #4]	(80050bc <RCC_ClockSecuritySystemCmd+0x8>)
 80050b6:	6018      	str	r0, [r3, #0]
}
 80050b8:	4770      	bx	lr
 80050ba:	46c0      	nop			(mov r8, r8)
 80050bc:	4242004c 	.word	0x4242004c

080050c0 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 80050c0:	4b01      	ldr	r3, [pc, #4]	(80050c8 <RCC_MCOConfig+0x8>)
 80050c2:	7018      	strb	r0, [r3, #0]
}
 80050c4:	4770      	bx	lr
 80050c6:	46c0      	nop			(mov r8, r8)
 80050c8:	40021007 	.word	0x40021007

080050cc <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80050cc:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 80050ce:	2b01      	cmp	r3, #1
 80050d0:	d108      	bne.n	80050e4 <RCC_GetFlagStatus+0x18>
  {
    statusreg = RCC->CR;
 80050d2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80050d6:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80050da:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 80050de:	3307      	adds	r3, #7
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	e00c      	b.n	80050fe <RCC_GetFlagStatus+0x32>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80050e4:	2b02      	cmp	r3, #2
 80050e6:	d108      	bne.n	80050fa <RCC_GetFlagStatus+0x2e>
  {
    statusreg = RCC->BDCR;
 80050e8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80050ec:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80050f0:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 80050f4:	3306      	adds	r3, #6
 80050f6:	6a1b      	ldr	r3, [r3, #32]
 80050f8:	e001      	b.n	80050fe <RCC_GetFlagStatus+0x32>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80050fa:	4b04      	ldr	r3, [pc, #16]	(800510c <RCC_GetFlagStatus+0x40>)
 80050fc:	6a5b      	ldr	r3, [r3, #36]
 80050fe:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8005102:	fa33 f000 	lsrs.w	r0, r3, r0
 8005106:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 800510a:	4770      	bx	lr
 800510c:	40021000 	.word	0x40021000

08005110 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8005110:	4a02      	ldr	r2, [pc, #8]	(800511c <RCC_ClearFlag+0xc>)
 8005112:	6a53      	ldr	r3, [r2, #36]
 8005114:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005118:	6253      	str	r3, [r2, #36]
}
 800511a:	4770      	bx	lr
 800511c:	40021000 	.word	0x40021000

08005120 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 8005120:	4b03      	ldr	r3, [pc, #12]	(8005130 <RCC_GetITStatus+0x10>)
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	4218      	tst	r0, r3
 8005126:	bf0c      	ite	eq
 8005128:	2000      	moveq	r0, #0
 800512a:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 800512c:	4770      	bx	lr
 800512e:	46c0      	nop			(mov r8, r8)
 8005130:	40021000 	.word	0x40021000

08005134 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 8005134:	4b01      	ldr	r3, [pc, #4]	(800513c <RCC_ClearITPendingBit+0x8>)
 8005136:	7018      	strb	r0, [r3, #0]
}
 8005138:	4770      	bx	lr
 800513a:	46c0      	nop			(mov r8, r8)
 800513c:	4002100a 	.word	0x4002100a

08005140 <SysTick_CLKSourceConfig>:
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8005140:	2804      	cmp	r0, #4
 8005142:	d103      	bne.n	800514c <SysTick_CLKSourceConfig+0xc>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8005144:	4a04      	ldr	r2, [pc, #16]	(8005158 <SysTick_CLKSourceConfig+0x18>)
 8005146:	6813      	ldr	r3, [r2, #0]
 8005148:	4303      	orrs	r3, r0
 800514a:	e003      	b.n	8005154 <SysTick_CLKSourceConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 800514c:	4a02      	ldr	r2, [pc, #8]	(8005158 <SysTick_CLKSourceConfig+0x18>)
 800514e:	6813      	ldr	r3, [r2, #0]
 8005150:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005154:	6013      	str	r3, [r2, #0]
  }
}
 8005156:	4770      	bx	lr
 8005158:	e000e010 	.word	0xe000e010

0800515c <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 800515c:	4b01      	ldr	r3, [pc, #4]	(8005164 <SysTick_SetReload+0x8>)
 800515e:	6058      	str	r0, [r3, #4]
}
 8005160:	4770      	bx	lr
 8005162:	46c0      	nop			(mov r8, r8)
 8005164:	e000e010 	.word	0xe000e010

08005168 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8005168:	2801      	cmp	r0, #1
 800516a:	d103      	bne.n	8005174 <SysTick_CounterCmd+0xc>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 800516c:	4a08      	ldr	r2, [pc, #32]	(8005190 <SysTick_CounterCmd+0x28>)
 800516e:	6813      	ldr	r3, [r2, #0]
 8005170:	4303      	orrs	r3, r0
 8005172:	e006      	b.n	8005182 <SysTick_CounterCmd+0x1a>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8005174:	f110 0f02 	cmn.w	r0, #2	; 0x2
 8005178:	d105      	bne.n	8005186 <SysTick_CounterCmd+0x1e>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 800517a:	4a05      	ldr	r2, [pc, #20]	(8005190 <SysTick_CounterCmd+0x28>)
 800517c:	6813      	ldr	r3, [r2, #0]
 800517e:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005182:	6013      	str	r3, [r2, #0]
 8005184:	e002      	b.n	800518c <SysTick_CounterCmd+0x24>
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8005186:	4b02      	ldr	r3, [pc, #8]	(8005190 <SysTick_CounterCmd+0x28>)
 8005188:	2200      	movs	r2, #0
 800518a:	609a      	str	r2, [r3, #8]
  }    
}
 800518c:	4770      	bx	lr
 800518e:	46c0      	nop			(mov r8, r8)
 8005190:	e000e010 	.word	0xe000e010

08005194 <SysTick_ITConfig>:
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005194:	b120      	cbz	r0, 80051a0 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8005196:	4a05      	ldr	r2, [pc, #20]	(80051ac <SysTick_ITConfig+0x18>)
 8005198:	6813      	ldr	r3, [r2, #0]
 800519a:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 800519e:	e003      	b.n	80051a8 <SysTick_ITConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 80051a0:	4a02      	ldr	r2, [pc, #8]	(80051ac <SysTick_ITConfig+0x18>)
 80051a2:	6813      	ldr	r3, [r2, #0]
 80051a4:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 80051a8:	6013      	str	r3, [r2, #0]
  }
}
 80051aa:	4770      	bx	lr
 80051ac:	e000e010 	.word	0xe000e010

080051b0 <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 80051b0:	4b01      	ldr	r3, [pc, #4]	(80051b8 <SysTick_GetCounter+0x8>)
 80051b2:	6898      	ldr	r0, [r3, #8]
}
 80051b4:	4770      	bx	lr
 80051b6:	46c0      	nop			(mov r8, r8)
 80051b8:	e000e010 	.word	0xe000e010

080051bc <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 80051bc:	08c3      	lsrs	r3, r0, #3
 80051be:	2b02      	cmp	r3, #2
*                       - SysTick_FLAG_NOREF
* Output         : None
* Return         : None
*******************************************************************************/
FlagStatus SysTick_GetFlagStatus(u8 SysTick_FLAG)
{
 80051c0:	4602      	mov	r2, r0
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 80051c2:	d106      	bne.n	80051d2 <SysTick_GetFlagStatus+0x16>
  {
    statusreg = SysTick->CTRL;
 80051c4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80051c8:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 80051cc:	330e      	adds	r3, #14
 80051ce:	6818      	ldr	r0, [r3, #0]
 80051d0:	e001      	b.n	80051d6 <SysTick_GetFlagStatus+0x1a>
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 80051d2:	4b03      	ldr	r3, [pc, #12]	(80051e0 <SysTick_GetFlagStatus+0x24>)
 80051d4:	68d8      	ldr	r0, [r3, #12]
 80051d6:	40d0      	lsrs	r0, r2
 80051d8:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80051dc:	4770      	bx	lr
 80051de:	46c0      	nop			(mov r8, r8)
 80051e0:	e000e010 	.word	0xe000e010

080051e4 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80051e4:	8803      	ldrh	r3, [r0, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80051e6:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80051e8:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 80051ec:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80051ee:	8803      	ldrh	r3, [r0, #0]
 80051f0:	88ca      	ldrh	r2, [r1, #6]
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	4313      	orrs	r3, r2
 80051f6:	884a      	ldrh	r2, [r1, #2]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80051f8:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80051fa:	4313      	orrs	r3, r2
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8005200:	888b      	ldrh	r3, [r1, #4]
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 8005202:	4a0b      	ldr	r2, [pc, #44]	(8005230 <TIM_TimeBaseInit+0x4c>)
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8005204:	8583      	strh	r3, [r0, #44]

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8005206:	880b      	ldrh	r3, [r1, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8005208:	468c      	mov	ip, r1
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800520a:	8503      	strh	r3, [r0, #40]

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 800520c:	f04f 0301 	mov.w	r3, #1	; 0x1
 8005210:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 8005212:	4b08      	ldr	r3, [pc, #32]	(8005234 <TIM_TimeBaseInit+0x50>)
 8005214:	4298      	cmp	r0, r3
 8005216:	bf14      	ite	ne
 8005218:	2300      	movne	r3, #0
 800521a:	2301      	moveq	r3, #1
 800521c:	4290      	cmp	r0, r2
 800521e:	bf08      	it	eq
 8005220:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
 8005224:	b113      	cbz	r3, 800522c <TIM_TimeBaseInit+0x48>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8005226:	f89c 3008 	ldrb.w	r3, [ip, #8]
 800522a:	8603      	strh	r3, [r0, #48]
  }        
}
 800522c:	b002      	add	sp, #8
 800522e:	4770      	bx	lr
 8005230:	40012c00 	.word	0x40012c00
 8005234:	40013400 	.word	0x40013400

08005238 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005238:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800523a:	468c      	mov	ip, r1
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800523c:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005240:	041b      	lsls	r3, r3, #16
 8005242:	0c1b      	lsrs	r3, r3, #16
 8005244:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005246:	8c01      	ldrh	r1, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005248:	8883      	ldrh	r3, [r0, #4]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800524a:	b5f0      	push	{r4, r5, r6, r7, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800524c:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800524e:	8b03      	ldrh	r3, [r0, #24]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005250:	f8bc 2008 	ldrh.w	r2, [ip, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005254:	b29e      	uxth	r6, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005256:	f8bc 3002 	ldrh.w	r3, [ip, #2]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 800525a:	f021 0102 	bic.w	r1, r1, #2	; 0x2

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800525e:	4313      	orrs	r3, r2
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8005260:	0409      	lsls	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005262:	b29b      	uxth	r3, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8005264:	0c09      	lsrs	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8005266:	ea43 0401 	orr.w	r4, r3, r1
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800526a:	f8bc 3006 	ldrh.w	r3, [ip, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800526e:	f8bc 7000 	ldrh.w	r7, [ip]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8005272:	8683      	strh	r3, [r0, #52]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005274:	4b1a      	ldr	r3, [pc, #104]	(80052e0 <TIM_OC1Init+0xa8>)
 8005276:	4a1b      	ldr	r2, [pc, #108]	(80052e4 <TIM_OC1Init+0xac>)
 8005278:	4298      	cmp	r0, r3
 800527a:	bf14      	ite	ne
 800527c:	2300      	movne	r3, #0
 800527e:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005280:	b083      	sub	sp, #12
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005282:	4290      	cmp	r0, r2
 8005284:	bf08      	it	eq
 8005286:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800528a:	9001      	str	r0, [sp, #4]
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800528c:	b1eb      	cbz	r3, 80052ca <TIM_OC1Init+0x92>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 800528e:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 8005292:	f5a2 5230 	sub.w	r2, r2, #11264	; 0x2c00

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8005296:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 800529a:	3a09      	subs	r2, #9
 800529c:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80052a0:	431a      	orrs	r2, r3

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 80052a2:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 80052a6:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80052aa:	f8bc 2004 	ldrh.w	r2, [ip, #4]

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 80052ae:	f647 41ff 	movw	r1, #31999	; 0x7cff

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80052b2:	ea43 0402 	orr.w	r4, r3, r2
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80052b6:	f8bc 300e 	ldrh.w	r3, [ip, #14]
 80052ba:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 80052be:	ea05 0101 	and.w	r1, r5, r1

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80052c2:	4313      	orrs	r3, r2
 80052c4:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80052c6:	ea43 0501 	orr.w	r5, r3, r1
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 80052ca:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80052ce:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80052d2:	433b      	orrs	r3, r7

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052d4:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052d6:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052d8:	8404      	strh	r4, [r0, #32]
}
 80052da:	b003      	add	sp, #12
 80052dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052de:	46c0      	nop			(mov r8, r8)
 80052e0:	40013400 	.word	0x40013400
 80052e4:	40012c00 	.word	0x40012c00

080052e8 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80052e8:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80052ea:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80052ec:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80052f0:	041b      	lsls	r3, r3, #16
 80052f2:	0c1b      	lsrs	r3, r3, #16
 80052f4:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80052f6:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052f8:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80052fa:	f023 0320 	bic.w	r3, r3, #32	; 0x20
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052fe:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005300:	8b02      	ldrh	r2, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8005302:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005304:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8005306:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8005308:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800530a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 800530e:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8005310:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8005312:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8005316:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8005318:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 800531a:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 800531c:	8703      	strh	r3, [r0, #56]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800531e:	4b1e      	ldr	r3, [pc, #120]	(8005398 <TIM_OC2Init+0xb0>)
 8005320:	4a1e      	ldr	r2, [pc, #120]	(800539c <TIM_OC2Init+0xb4>)
 8005322:	4298      	cmp	r0, r3
 8005324:	bf14      	ite	ne
 8005326:	2300      	movne	r3, #0
 8005328:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800532a:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800532c:	4290      	cmp	r0, r2
 800532e:	bf08      	it	eq
 8005330:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005334:	9001      	str	r0, [sp, #4]
 8005336:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005338:	b30b      	cbz	r3, 800537e <TIM_OC2Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 800533a:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 800533e:	f5a2 5232 	sub.w	r2, r2, #11392	; 0x2c80

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8005342:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8005346:	3a01      	subs	r2, #1
 8005348:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800534c:	ea42 1203 	orr.w	r2, r2, r3, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8005350:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8005354:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8005358:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 800535c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8005360:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8005362:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8005366:	f247 33ff 	movw	r3, #29695	; 0x73ff
 800536a:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800536e:	ea43 0382 	orr.w	r3, r3, r2, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8005372:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8005376:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8005378:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 800537c:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 800537e:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8005382:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005386:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 800538a:	b29b      	uxth	r3, r3
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800538c:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800538e:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005390:	8404      	strh	r4, [r0, #32]
}
 8005392:	b003      	add	sp, #12
 8005394:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005396:	46c0      	nop			(mov r8, r8)
 8005398:	40013400 	.word	0x40013400
 800539c:	40012c00 	.word	0x40012c00

080053a0 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80053a0:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80053a2:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80053a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053a8:	041b      	lsls	r3, r3, #16
 80053aa:	0c1b      	lsrs	r3, r3, #16
 80053ac:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ae:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053b0:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 80053b2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053b6:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053b8:	8b82      	ldrh	r2, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 80053ba:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053bc:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80053be:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 80053c0:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80053c2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 80053c6:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80053c8:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 80053ca:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80053ce:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80053d0:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80053d2:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80053d4:	8783      	strh	r3, [r0, #60]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80053d6:	4b1d      	ldr	r3, [pc, #116]	(800544c <TIM_OC3Init+0xac>)
 80053d8:	4a1d      	ldr	r2, [pc, #116]	(8005450 <TIM_OC3Init+0xb0>)
 80053da:	4298      	cmp	r0, r3
 80053dc:	bf14      	ite	ne
 80053de:	2300      	movne	r3, #0
 80053e0:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80053e2:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80053e4:	4290      	cmp	r0, r2
 80053e6:	bf08      	it	eq
 80053e8:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80053ec:	9001      	str	r0, [sp, #4]
 80053ee:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80053f0:	b30b      	cbz	r3, 8005436 <TIM_OC3Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80053f2:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 80053f6:	f5a2 5250 	sub.w	r2, r2, #13312	; 0x3400

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80053fa:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80053fe:	3a01      	subs	r2, #1
 8005400:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8005404:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8005408:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 800540c:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8005410:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 8005414:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005418:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800541a:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 800541e:	f644 73ff 	movw	r3, #20479	; 0x4fff
 8005422:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8005426:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 800542a:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800542e:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8005430:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8005434:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8005436:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800543a:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800543e:	433b      	orrs	r3, r7
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005440:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005442:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005444:	8404      	strh	r4, [r0, #32]
}
 8005446:	b003      	add	sp, #12
 8005448:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800544a:	46c0      	nop			(mov r8, r8)
 800544c:	40013400 	.word	0x40013400
 8005450:	40012c00 	.word	0x40012c00

08005454 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8005454:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005456:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8005458:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800545c:	041b      	lsls	r3, r3, #16
 800545e:	0c1b      	lsrs	r3, r3, #16
 8005460:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005462:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005464:	b085      	sub	sp, #20

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005466:	b29b      	uxth	r3, r3
 8005468:	9302      	str	r3, [sp, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800546a:	8883      	ldrh	r3, [r0, #4]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800546c:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800546e:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005472:	8b83      	ldrh	r3, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005474:	880e      	ldrh	r6, [r1, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005476:	b29d      	uxth	r5, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8005478:	88cb      	ldrh	r3, [r1, #6]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800547a:	890f      	ldrh	r7, [r1, #8]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 800547c:	f8a0 3040 	strh.w	r3, [r0, #64]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005480:	4b17      	ldr	r3, [pc, #92]	(80054e0 <TIM_OC4Init+0x8c>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005482:	9201      	str	r2, [sp, #4]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005484:	4a17      	ldr	r2, [pc, #92]	(80054e4 <TIM_OC4Init+0x90>)
 8005486:	4298      	cmp	r0, r3
 8005488:	bf14      	ite	ne
 800548a:	2300      	movne	r3, #0
 800548c:	2301      	moveq	r3, #1
 800548e:	4290      	cmp	r0, r2
 8005490:	bf08      	it	eq
 8005492:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005496:	9003      	str	r0, [sp, #12]
 8005498:	460c      	mov	r4, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800549a:	b13b      	cbz	r3, 80054ac <TIM_OC4Init+0x58>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 800549c:	ea4f 438c 	mov.w	r3, ip, lsl #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80054a0:	89a2      	ldrh	r2, [r4, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 80054a2:	0c9b      	lsrs	r3, r3, #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80054a4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80054a8:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 80054ac:	f648 73ff 	movw	r3, #36863	; 0x8fff
 80054b0:	ea05 0303 	and.w	r3, r5, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 80054b4:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 80054b8:	b29b      	uxth	r3, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 80054ba:	9a02      	ldr	r2, [sp, #8]
    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054bc:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80054c0:	8383      	strh	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 80054c2:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80054c6:	ea02 0303 	and.w	r3, r2, r3

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80054ca:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 80054ce:	9a01      	ldr	r2, [sp, #4]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80054d0:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 80054d2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80054d6:	b29b      	uxth	r3, r3
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054d8:	8403      	strh	r3, [r0, #32]
}
 80054da:	b005      	add	sp, #20
 80054dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054de:	46c0      	nop			(mov r8, r8)
 80054e0:	40013400 	.word	0x40013400
 80054e4:	40012c00 	.word	0x40012c00

080054e8 <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80054e8:	880b      	ldrh	r3, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80054ea:	b530      	push	{r4, r5, lr}
 80054ec:	4604      	mov	r4, r0
 80054ee:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80054f0:	bb43      	cbnz	r3, 8005544 <TIM_ICInit+0x5c>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80054f2:	8c23      	ldrh	r3, [r4, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80054f4:	8849      	ldrh	r1, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80054f6:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80054fa:	041b      	lsls	r3, r3, #16
 80054fc:	0c1b      	lsrs	r3, r3, #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80054fe:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 8005502:	8928      	ldrh	r0, [r5, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005504:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005506:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 8005508:	8c22      	ldrh	r2, [r4, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800550a:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800550e:	041b      	lsls	r3, r3, #16
 8005510:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005512:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005516:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800551a:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800551c:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800551e:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005520:	f041 0101 	orr.w	r1, r1, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005524:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005528:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800552a:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800552c:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 800552e:	8b23      	ldrh	r3, [r4, #24]
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005530:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005532:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005536:	041b      	lsls	r3, r3, #16
 8005538:	0c1b      	lsrs	r3, r3, #16
 800553a:	8323      	strh	r3, [r4, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 800553c:	8b23      	ldrh	r3, [r4, #24]
 800553e:	b29b      	uxth	r3, r3
 8005540:	4313      	orrs	r3, r2
 8005542:	e02e      	b.n	80055a2 <TIM_ICInit+0xba>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8005544:	2b04      	cmp	r3, #4
 8005546:	d12e      	bne.n	80055a6 <TIM_ICInit+0xbe>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005548:	8c23      	ldrh	r3, [r4, #32]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800554a:	f8b1 c002 	ldrh.w	ip, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800554e:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8005552:	041b      	lsls	r3, r3, #16
 8005554:	0c1b      	lsrs	r3, r3, #16
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005556:	8888      	ldrh	r0, [r1, #4]
 8005558:	8909      	ldrh	r1, [r1, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800555a:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 800555c:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 800555e:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005560:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005564:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005566:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800556a:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800556c:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 800556e:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005572:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005574:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005576:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 800557a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800557e:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005580:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005582:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005586:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005588:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800558a:	8b23      	ldrh	r3, [r4, #24]
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800558c:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800558e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005592:	041b      	lsls	r3, r3, #16
 8005594:	0c1b      	lsrs	r3, r3, #16
 8005596:	8323      	strh	r3, [r4, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005598:	8b23      	ldrh	r3, [r4, #24]
 800559a:	b29b      	uxth	r3, r3
 800559c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	8323      	strh	r3, [r4, #24]
 80055a4:	e055      	b.n	8005652 <TIM_ICInit+0x16a>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80055a6:	2b08      	cmp	r3, #8
 80055a8:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 80055ac:	8888      	ldrh	r0, [r1, #4]
 80055ae:	8909      	ldrh	r1, [r1, #8]
 80055b0:	d125      	bne.n	80055fe <TIM_ICInit+0x116>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80055b2:	8c23      	ldrh	r3, [r4, #32]
 80055b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055b8:	041b      	lsls	r3, r3, #16
 80055ba:	0c1b      	lsrs	r3, r3, #16
 80055bc:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 80055be:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 80055c0:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80055c2:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80055c6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80055ca:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80055cc:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80055ce:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80055d0:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80055d2:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80055d6:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80055da:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80055dc:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80055de:	4303      	orrs	r3, r0

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80055e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80055e4:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer;
 80055e6:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80055e8:	8ba3      	ldrh	r3, [r4, #28]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80055ea:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80055ec:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 80055f0:	041b      	lsls	r3, r3, #16
 80055f2:	0c1b      	lsrs	r3, r3, #16
 80055f4:	83a3      	strh	r3, [r4, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 80055f6:	8ba3      	ldrh	r3, [r4, #28]
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	4313      	orrs	r3, r2
 80055fc:	e028      	b.n	8005650 <TIM_ICInit+0x168>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80055fe:	8c23      	ldrh	r3, [r4, #32]
 8005600:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005604:	041b      	lsls	r3, r3, #16
 8005606:	0c1b      	lsrs	r3, r3, #16
 8005608:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 800560a:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 800560c:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 800560e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005612:	051b      	lsls	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8005614:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8005618:	0d1b      	lsrs	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 800561a:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 800561c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8005620:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8005622:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8005624:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8005628:	ea43 3301 	orr.w	r3, r3, r1, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 800562c:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 800562e:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8005630:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005634:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer ;
 8005636:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005638:	8ba3      	ldrh	r3, [r4, #28]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800563a:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 800563c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005640:	041b      	lsls	r3, r3, #16
 8005642:	0c1b      	lsrs	r3, r3, #16
 8005644:	83a3      	strh	r3, [r4, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8005646:	8ba3      	ldrh	r3, [r4, #28]
 8005648:	b29b      	uxth	r3, r3
 800564a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800564e:	b29b      	uxth	r3, r3
 8005650:	83a3      	strh	r3, [r4, #28]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005652:	bd30      	pop	{r4, r5, pc}

08005654 <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005654:	468c      	mov	ip, r1
 8005656:	b5f0      	push	{r4, r5, r6, r7, lr}
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005658:	f8bc 3000 	ldrh.w	r3, [ip]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 800565c:	884c      	ldrh	r4, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 800565e:	8889      	ldrh	r1, [r1, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8005660:	2c00      	cmp	r4, #0
 8005662:	bf0c      	ite	eq
 8005664:	2702      	moveq	r7, #2
 8005666:	2700      	movne	r7, #0
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8005668:	2901      	cmp	r1, #1
 800566a:	bf0c      	ite	eq
 800566c:	2602      	moveq	r6, #2
 800566e:	2601      	movne	r6, #1
 8005670:	f8bc 5008 	ldrh.w	r5, [ip, #8]
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005674:	2b00      	cmp	r3, #0
 8005676:	d14b      	bne.n	8005710 <TIM_PWMIConfig+0xbc>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005678:	8c03      	ldrh	r3, [r0, #32]
 800567a:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 800567e:	041b      	lsls	r3, r3, #16
 8005680:	0c1b      	lsrs	r3, r3, #16
 8005682:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005684:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005686:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005688:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800568c:	041b      	lsls	r3, r3, #16
 800568e:	0c1b      	lsrs	r3, r3, #16
 8005690:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005694:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005698:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800569a:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800569c:	430b      	orrs	r3, r1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800569e:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80056a0:	f044 0101 	orr.w	r1, r4, #1	; 0x1
 80056a4:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056a6:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80056a8:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80056aa:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80056ac:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80056b0:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 80056b4:	041b      	lsls	r3, r3, #16
 80056b6:	0c1b      	lsrs	r3, r3, #16
 80056b8:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80056ba:	8b03      	ldrh	r3, [r0, #24]
 80056bc:	b29b      	uxth	r3, r3
 80056be:	430b      	orrs	r3, r1
 80056c0:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80056c2:	8c03      	ldrh	r3, [r0, #32]
 80056c4:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80056c8:	041b      	lsls	r3, r3, #16
 80056ca:	0c1b      	lsrs	r3, r3, #16
 80056cc:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80056ce:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80056d0:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80056d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056d6:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056d8:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80056dc:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056de:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80056e0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056e4:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80056e6:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056e8:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80056ec:	ea43 2306 	orr.w	r3, r3, r6, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056f0:	ea42 1207 	orr.w	r2, r2, r7, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056f4:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80056f6:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80056f8:	8b03      	ldrh	r3, [r0, #24]
 80056fa:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80056fe:	041b      	lsls	r3, r3, #16
 8005700:	0c1b      	lsrs	r3, r3, #16
 8005702:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005704:	8b03      	ldrh	r3, [r0, #24]
 8005706:	b29b      	uxth	r3, r3
 8005708:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800570c:	b29b      	uxth	r3, r3
 800570e:	e04c      	b.n	80057aa <TIM_PWMIConfig+0x156>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005710:	8c03      	ldrh	r3, [r0, #32]
 8005712:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8005716:	041b      	lsls	r3, r3, #16
 8005718:	0c1b      	lsrs	r3, r3, #16
 800571a:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 800571c:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 800571e:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005720:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005724:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005726:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800572a:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800572c:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 800572e:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005732:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005734:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005736:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 800573a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800573e:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005740:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005742:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005746:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005748:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800574a:	8b03      	ldrh	r3, [r0, #24]
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800574c:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005750:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005754:	041b      	lsls	r3, r3, #16
 8005756:	0c1b      	lsrs	r3, r3, #16
 8005758:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 800575a:	8b03      	ldrh	r3, [r0, #24]
 800575c:	b29b      	uxth	r3, r3
 800575e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005762:	b29b      	uxth	r3, r3
 8005764:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005766:	8c03      	ldrh	r3, [r0, #32]
 8005768:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 800576c:	041b      	lsls	r3, r3, #16
 800576e:	0c1b      	lsrs	r3, r3, #16
 8005770:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005772:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005774:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005776:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800577a:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800577c:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005780:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005782:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005784:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005788:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800578a:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800578c:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005790:	4333      	orrs	r3, r6

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005792:	433a      	orrs	r2, r7

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005794:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005796:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005798:	8b03      	ldrh	r3, [r0, #24]
 800579a:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 800579e:	041b      	lsls	r3, r3, #16
 80057a0:	0c1b      	lsrs	r3, r3, #16
 80057a2:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80057a4:	8b03      	ldrh	r3, [r0, #24]
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	430b      	orrs	r3, r1
 80057aa:	8303      	strh	r3, [r0, #24]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80057ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057ae:	46c0      	nop			(mov r8, r8)

080057b0 <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80057b0:	880a      	ldrh	r2, [r1, #0]
 80057b2:	884b      	ldrh	r3, [r1, #2]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	888a      	ldrh	r2, [r1, #4]
 80057b8:	4313      	orrs	r3, r2
 80057ba:	88ca      	ldrh	r2, [r1, #6]
 80057bc:	4313      	orrs	r3, r2
 80057be:	890a      	ldrh	r2, [r1, #8]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	894a      	ldrh	r2, [r1, #10]
 80057c4:	4313      	orrs	r3, r2
 80057c6:	898a      	ldrh	r2, [r1, #12]
 80057c8:	4313      	orrs	r3, r2
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	f8a0 3044 	strh.w	r3, [r0, #68]
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;

}
 80057d0:	4770      	bx	lr
 80057d2:	46c0      	nop			(mov r8, r8)

080057d4 <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 80057d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80057d8:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80057da:	f04f 0300 	mov.w	r3, #0	; 0x0
 80057de:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 80057e0:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 80057e2:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80057e4:	2300      	movs	r3, #0
 80057e6:	7203      	strb	r3, [r0, #8]
}
 80057e8:	4770      	bx	lr
 80057ea:	46c0      	nop			(mov r8, r8)

080057ec <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 80057ec:	f04f 0300 	mov.w	r3, #0	; 0x0
 80057f0:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 80057f2:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80057f4:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 80057f6:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80057f8:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80057fa:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80057fc:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80057fe:	81c3      	strh	r3, [r0, #14]
}
 8005800:	4770      	bx	lr
 8005802:	46c0      	nop			(mov r8, r8)

08005804 <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8005804:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005808:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 800580a:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 800580c:	f04f 0301 	mov.w	r3, #1	; 0x1
 8005810:	8083      	strh	r3, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8005812:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005816:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8005818:	8103      	strh	r3, [r0, #8]
}
 800581a:	4770      	bx	lr

0800581c <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 800581c:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005820:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8005822:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8005824:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8005826:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8005828:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 800582a:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 800582c:	8183      	strh	r3, [r0, #12]
}
 800582e:	4770      	bx	lr

08005830 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005830:	b121      	cbz	r1, 800583c <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8005832:	8803      	ldrh	r3, [r0, #0]
 8005834:	b29b      	uxth	r3, r3
 8005836:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 800583a:	e004      	b.n	8005846 <TIM_Cmd+0x16>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 800583c:	8803      	ldrh	r3, [r0, #0]
 800583e:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005842:	059b      	lsls	r3, r3, #22
 8005844:	0d9b      	lsrs	r3, r3, #22
 8005846:	8003      	strh	r3, [r0, #0]
  }
}
 8005848:	4770      	bx	lr
 800584a:	46c0      	nop			(mov r8, r8)

0800584c <TIM_CtrlPWMOutputs>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800584c:	b129      	cbz	r1, 800585a <TIM_CtrlPWMOutputs+0xe>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 800584e:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 8005852:	b29b      	uxth	r3, r3
 8005854:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005858:	e003      	b.n	8005862 <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 800585a:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 800585e:	045b      	lsls	r3, r3, #17
 8005860:	0c5b      	lsrs	r3, r3, #17
 8005862:	f8a0 3044 	strh.w	r3, [r0, #68]
  }  
}
 8005866:	4770      	bx	lr

08005868 <TIM_ITConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005868:	b122      	cbz	r2, 8005874 <TIM_ITConfig+0xc>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800586a:	8983      	ldrh	r3, [r0, #12]
 800586c:	b29b      	uxth	r3, r3
 800586e:	ea41 0303 	orr.w	r3, r1, r3
 8005872:	e003      	b.n	800587c <TIM_ITConfig+0x14>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 8005874:	8983      	ldrh	r3, [r0, #12]
 8005876:	b29b      	uxth	r3, r3
 8005878:	ea23 0301 	bic.w	r3, r3, r1
 800587c:	8183      	strh	r3, [r0, #12]
  }
}
 800587e:	4770      	bx	lr

08005880 <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8005880:	8281      	strh	r1, [r0, #20]
}
 8005882:	4770      	bx	lr

08005884 <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8005884:	430a      	orrs	r2, r1
 8005886:	f8a0 2048 	strh.w	r2, [r0, #72]
}
 800588a:	4770      	bx	lr

0800588c <TIM_DMACmd>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800588c:	b122      	cbz	r2, 8005898 <TIM_DMACmd+0xc>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 800588e:	8983      	ldrh	r3, [r0, #12]
 8005890:	b29b      	uxth	r3, r3
 8005892:	ea41 0303 	orr.w	r3, r1, r3
 8005896:	e003      	b.n	80058a0 <TIM_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 8005898:	8983      	ldrh	r3, [r0, #12]
 800589a:	b29b      	uxth	r3, r3
 800589c:	ea23 0301 	bic.w	r3, r3, r1
 80058a0:	8183      	strh	r3, [r0, #12]
  }
}
 80058a2:	4770      	bx	lr

080058a4 <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 80058a4:	8903      	ldrh	r3, [r0, #8]
 80058a6:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 80058aa:	041b      	lsls	r3, r3, #16
 80058ac:	0c1b      	lsrs	r3, r3, #16
 80058ae:	8103      	strh	r3, [r0, #8]
}
 80058b0:	4770      	bx	lr
 80058b2:	46c0      	nop			(mov r8, r8)

080058b4 <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058b4:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 80058b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058ba:	041b      	lsls	r3, r3, #16
 80058bc:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80058be:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058c0:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80058c2:	8903      	ldrh	r3, [r0, #8]
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 80058ca:	8103      	strh	r3, [r0, #8]
}
 80058cc:	4770      	bx	lr
 80058ce:	46c0      	nop			(mov r8, r8)

080058d0 <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 80058d0:	b510      	push	{r4, lr}
 80058d2:	460c      	mov	r4, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80058d4:	2c60      	cmp	r4, #96
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 80058d6:	4611      	mov	r1, r2
 80058d8:	469c      	mov	ip, r3
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80058da:	d11a      	bne.n	8005912 <TIM_TIxExternalClockConfig+0x42>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80058dc:	8c03      	ldrh	r3, [r0, #32]
 80058de:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80058e2:	041b      	lsls	r3, r3, #16
 80058e4:	0c1b      	lsrs	r3, r3, #16
 80058e6:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80058e8:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80058ea:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80058ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80058f0:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80058f4:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80058f6:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80058f8:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80058fa:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80058fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005900:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005904:	ea43 330c 	orr.w	r3, r3, ip, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005908:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 800590c:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800590e:	b292      	uxth	r2, r2
 8005910:	e017      	b.n	8005942 <TIM_TIxExternalClockConfig+0x72>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005912:	8c03      	ldrh	r3, [r0, #32]
 8005914:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005918:	041b      	lsls	r3, r3, #16
 800591a:	0c1b      	lsrs	r3, r3, #16
 800591c:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 800591e:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005920:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005922:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8005926:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005928:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800592c:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800592e:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005930:	f043 0301 	orr.w	r3, r3, #1	; 0x1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005934:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005936:	ea43 130c 	orr.w	r3, r3, ip, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800593a:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800593e:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005940:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005942:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005944:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005946:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8005948:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800594c:	041b      	lsls	r3, r3, #16
 800594e:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005950:	ea44 0303 	orr.w	r3, r4, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005954:	8103      	strh	r3, [r0, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8005956:	8903      	ldrh	r3, [r0, #8]
 8005958:	b29b      	uxth	r3, r3
 800595a:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 800595e:	8103      	strh	r3, [r0, #8]
}
 8005960:	bd10      	pop	{r4, pc}
 8005962:	46c0      	nop			(mov r8, r8)

08005964 <TIM_ETRClockMode1Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005964:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005968:	fa5f fc8c 	uxtb.w	ip, ip
 800596c:	ea41 010c 	orr.w	r1, r1, ip
 8005970:	430a      	orrs	r2, r1
 8005972:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005976:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005978:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800597a:	8903      	ldrh	r3, [r0, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 800597c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005980:	041b      	lsls	r3, r3, #16
 8005982:	0c1b      	lsrs	r3, r3, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
 8005984:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005988:	8103      	strh	r3, [r0, #8]
}
 800598a:	4770      	bx	lr

0800598c <TIM_ETRClockMode2Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 800598c:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005990:	fa5f fc8c 	uxtb.w	ip, ip
 8005994:	ea41 010c 	orr.w	r1, r1, ip
 8005998:	430a      	orrs	r2, r1
 800599a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800599e:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059a0:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 80059a2:	8903      	ldrh	r3, [r0, #8]
 80059a4:	b29b      	uxth	r3, r3
 80059a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80059aa:	8103      	strh	r3, [r0, #8]
}
 80059ac:	4770      	bx	lr
 80059ae:	46c0      	nop			(mov r8, r8)

080059b0 <TIM_ETRConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 80059b0:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 80059b4:	fa5f fc8c 	uxtb.w	ip, ip
 80059b8:	ea41 010c 	orr.w	r1, r1, ip
 80059bc:	430a      	orrs	r2, r1
 80059be:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80059c2:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059c4:	8102      	strh	r2, [r0, #8]
}
 80059c6:	4770      	bx	lr

080059c8 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 80059c8:	8501      	strh	r1, [r0, #40]

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 80059ca:	8282      	strh	r2, [r0, #20]
}
 80059cc:	4770      	bx	lr
 80059ce:	46c0      	nop			(mov r8, r8)

080059d0 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 80059d0:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 80059d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059d6:	059b      	lsls	r3, r3, #22
 80059d8:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 80059da:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 80059dc:	8001      	strh	r1, [r0, #0]
}
 80059de:	4770      	bx	lr

080059e0 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80059e0:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 80059e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059e6:	041b      	lsls	r3, r3, #16
 80059e8:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80059ea:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059ec:	8101      	strh	r1, [r0, #8]
}
 80059ee:	4770      	bx	lr

080059f0 <TIM_EncoderInterfaceConfig>:
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80059f0:	f8b0 c008 	ldrh.w	ip, [r0, #8]
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 80059f4:	b530      	push	{r4, r5, lr}

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80059f6:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059f8:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80059fa:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80059fe:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8005a02:	f024 0403 	bic.w	r4, r4, #3	; 0x3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005a06:	042d      	lsls	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8005a08:	f02c 0c07 	bic.w	ip, ip, #7	; 0x7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8005a0c:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005a0e:	0c2d      	lsrs	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8005a10:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8005a14:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005a16:	432a      	orrs	r2, r5

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8005a18:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8005a1c:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005a20:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 8005a24:	ea41 010c 	orr.w	r1, r1, ip

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8005a28:	f044 0401 	orr.w	r4, r4, #1	; 0x1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005a2c:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a2e:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005a30:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a32:	8402      	strh	r2, [r0, #32]
}
 8005a34:	bd30      	pop	{r4, r5, pc}
 8005a36:	46c0      	nop			(mov r8, r8)

08005a38 <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8005a38:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 8005a3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a3e:	041b      	lsls	r3, r3, #16
 8005a40:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8005a42:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005a44:	8301      	strh	r1, [r0, #24]
}
 8005a46:	4770      	bx	lr

08005a48 <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8005a48:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 8005a4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a4e:	041b      	lsls	r3, r3, #16
 8005a50:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 8005a52:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a56:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005a58:	8303      	strh	r3, [r0, #24]
}
 8005a5a:	4770      	bx	lr

08005a5c <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8005a5c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 8005a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a62:	041b      	lsls	r3, r3, #16
 8005a64:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8005a66:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005a68:	8381      	strh	r1, [r0, #28]
}
 8005a6a:	4770      	bx	lr

08005a6c <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8005a6c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 8005a6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a72:	041b      	lsls	r3, r3, #16
 8005a74:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 8005a76:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a7a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005a7c:	8383      	strh	r3, [r0, #28]
}
 8005a7e:	4770      	bx	lr

08005a80 <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005a80:	b121      	cbz	r1, 8005a8c <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8005a82:	8803      	ldrh	r3, [r0, #0]
 8005a84:	b29b      	uxth	r3, r3
 8005a86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a8a:	e004      	b.n	8005a96 <TIM_ARRPreloadConfig+0x16>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8005a8c:	8803      	ldrh	r3, [r0, #0]
 8005a8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a92:	059b      	lsls	r3, r3, #22
 8005a94:	0d9b      	lsrs	r3, r3, #22
 8005a96:	8003      	strh	r3, [r0, #0]
  }
}
 8005a98:	4770      	bx	lr
 8005a9a:	46c0      	nop			(mov r8, r8)

08005a9c <TIM_SelectCOM>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005a9c:	b121      	cbz	r1, 8005aa8 <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8005a9e:	8883      	ldrh	r3, [r0, #4]
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8005aa6:	e004      	b.n	8005ab2 <TIM_SelectCOM+0x16>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8005aa8:	8883      	ldrh	r3, [r0, #4]
 8005aaa:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005aae:	041b      	lsls	r3, r3, #16
 8005ab0:	0c1b      	lsrs	r3, r3, #16
 8005ab2:	8083      	strh	r3, [r0, #4]
  }
}
 8005ab4:	4770      	bx	lr
 8005ab6:	46c0      	nop			(mov r8, r8)

08005ab8 <TIM_SelectCCDMA>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005ab8:	b121      	cbz	r1, 8005ac4 <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8005aba:	8883      	ldrh	r3, [r0, #4]
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8005ac2:	e004      	b.n	8005ace <TIM_SelectCCDMA+0x16>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 8005ac4:	8883      	ldrh	r3, [r0, #4]
 8005ac6:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005aca:	041b      	lsls	r3, r3, #16
 8005acc:	0c1b      	lsrs	r3, r3, #16
 8005ace:	8083      	strh	r3, [r0, #4]
  }
}
 8005ad0:	4770      	bx	lr
 8005ad2:	46c0      	nop			(mov r8, r8)

08005ad4 <TIM_CCPreloadControl>:
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005ad4:	b121      	cbz	r1, 8005ae0 <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8005ad6:	8883      	ldrh	r3, [r0, #4]
 8005ad8:	b29b      	uxth	r3, r3
 8005ada:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005ade:	e004      	b.n	8005aea <TIM_CCPreloadControl+0x16>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 8005ae0:	8883      	ldrh	r3, [r0, #4]
 8005ae2:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005ae6:	041b      	lsls	r3, r3, #16
 8005ae8:	0c1b      	lsrs	r3, r3, #16
 8005aea:	8083      	strh	r3, [r0, #4]
  }
}
 8005aec:	4770      	bx	lr
 8005aee:	46c0      	nop			(mov r8, r8)

08005af0 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005af0:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 8005af2:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005af6:	041b      	lsls	r3, r3, #16
 8005af8:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8005afa:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005afc:	8301      	strh	r1, [r0, #24]
}
 8005afe:	4770      	bx	lr

08005b00 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005b00:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 8005b02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b06:	041b      	lsls	r3, r3, #16
 8005b08:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 8005b0a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b0e:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005b10:	8303      	strh	r3, [r0, #24]
}
 8005b12:	4770      	bx	lr

08005b14 <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8005b14:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 8005b16:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005b1a:	041b      	lsls	r3, r3, #16
 8005b1c:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8005b1e:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005b20:	8381      	strh	r1, [r0, #28]
}
 8005b22:	4770      	bx	lr

08005b24 <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8005b24:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 8005b26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b2a:	041b      	lsls	r3, r3, #16
 8005b2c:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 8005b2e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b32:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005b34:	8383      	strh	r3, [r0, #28]
}
 8005b36:	4770      	bx	lr

08005b38 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005b38:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 8005b3a:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005b3e:	041b      	lsls	r3, r3, #16
 8005b40:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8005b42:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005b44:	8301      	strh	r1, [r0, #24]
}
 8005b46:	4770      	bx	lr

08005b48 <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005b48:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8005b4a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b4e:	041b      	lsls	r3, r3, #16
 8005b50:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 8005b52:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b56:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005b58:	8303      	strh	r3, [r0, #24]
}
 8005b5a:	4770      	bx	lr

08005b5c <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005b5c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8005b5e:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005b62:	041b      	lsls	r3, r3, #16
 8005b64:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8005b66:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005b68:	8381      	strh	r1, [r0, #28]
}
 8005b6a:	4770      	bx	lr

08005b6c <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005b6c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8005b6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b72:	041b      	lsls	r3, r3, #16
 8005b74:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 8005b76:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b7a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005b7c:	8383      	strh	r3, [r0, #28]
}
 8005b7e:	4770      	bx	lr

08005b80 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005b80:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 8005b82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b86:	041b      	lsls	r3, r3, #16
 8005b88:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8005b8a:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005b8c:	8301      	strh	r1, [r0, #24]
}
 8005b8e:	4770      	bx	lr

08005b90 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005b90:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 8005b92:	045b      	lsls	r3, r3, #17
 8005b94:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 8005b96:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b9a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005b9c:	8303      	strh	r3, [r0, #24]
}
 8005b9e:	4770      	bx	lr

08005ba0 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005ba0:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 8005ba2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ba6:	041b      	lsls	r3, r3, #16
 8005ba8:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8005baa:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005bac:	8381      	strh	r1, [r0, #28]
}
 8005bae:	4770      	bx	lr

08005bb0 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005bb0:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 8005bb2:	045b      	lsls	r3, r3, #17
 8005bb4:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 8005bb6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005bba:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005bbc:	8383      	strh	r3, [r0, #28]
}
 8005bbe:	4770      	bx	lr

08005bc0 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005bc0:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005bc2:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005bc6:	041b      	lsls	r3, r3, #16
 8005bc8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8005bca:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005bcc:	8401      	strh	r1, [r0, #32]
}
 8005bce:	4770      	bx	lr

08005bd0 <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8005bd0:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 8005bd2:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005bd6:	041b      	lsls	r3, r3, #16
 8005bd8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8005bda:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005bdc:	8401      	strh	r1, [r0, #32]
}
 8005bde:	4770      	bx	lr

08005be0 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005be0:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 8005be2:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005be6:	041b      	lsls	r3, r3, #16
 8005be8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 8005bea:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005bee:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005bf0:	8403      	strh	r3, [r0, #32]
}
 8005bf2:	4770      	bx	lr

08005bf4 <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8005bf4:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 8005bf6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bfa:	041b      	lsls	r3, r3, #16
 8005bfc:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 8005bfe:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005c02:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005c04:	8403      	strh	r3, [r0, #32]
}
 8005c06:	4770      	bx	lr

08005c08 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005c08:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8005c0a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c0e:	041b      	lsls	r3, r3, #16
 8005c10:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 8005c12:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005c16:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005c18:	8403      	strh	r3, [r0, #32]
}
 8005c1a:	4770      	bx	lr

08005c1c <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8005c1c:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8005c1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c22:	041b      	lsls	r3, r3, #16
 8005c24:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 8005c26:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005c2a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005c2c:	8403      	strh	r3, [r0, #32]
}
 8005c2e:	4770      	bx	lr

08005c30 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005c30:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 8005c32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c36:	041b      	lsls	r3, r3, #16
 8005c38:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 8005c3a:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8005c3e:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005c40:	8403      	strh	r3, [r0, #32]
}
 8005c42:	4770      	bx	lr

08005c44 <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005c44:	2301      	movs	r3, #1
 8005c46:	408b      	lsls	r3, r1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8005c48:	408a      	lsls	r2, r1
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005c4a:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8005c4e:	fa1f fc8c 	uxth.w	ip, ip
 8005c52:	ea2c 0c03 	bic.w	ip, ip, r3
 8005c56:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8005c5a:	8c03      	ldrh	r3, [r0, #32]
 8005c5c:	431a      	orrs	r2, r3
 8005c5e:	b292      	uxth	r2, r2
 8005c60:	8402      	strh	r2, [r0, #32]
}
 8005c62:	4770      	bx	lr

08005c64 <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8005c64:	2304      	movs	r3, #4
 8005c66:	408b      	lsls	r3, r1

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8005c68:	408a      	lsls	r2, r1
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8005c6a:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8005c6e:	fa1f fc8c 	uxth.w	ip, ip
 8005c72:	ea2c 0c03 	bic.w	ip, ip, r3
 8005c76:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8005c7a:	8c03      	ldrh	r3, [r0, #32]
 8005c7c:	431a      	orrs	r2, r3
 8005c7e:	b292      	uxth	r2, r2
 8005c80:	8402      	strh	r2, [r0, #32]
}
 8005c82:	4770      	bx	lr

08005c84 <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005c84:	2301      	movs	r3, #1
 8005c86:	408b      	lsls	r3, r1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005c88:	4694      	mov	ip, r2
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005c8a:	8c02      	ldrh	r2, [r0, #32]
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005c8c:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005c8e:	b292      	uxth	r2, r2
 8005c90:	ea22 0203 	bic.w	r2, r2, r3

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005c94:	2908      	cmp	r1, #8
 8005c96:	bf14      	ite	ne
 8005c98:	2300      	movne	r3, #0
 8005c9a:	2301      	moveq	r3, #1
 8005c9c:	2900      	cmp	r1, #0
 8005c9e:	bf08      	it	eq
 8005ca0:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005ca4:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005ca6:	8402      	strh	r2, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005ca8:	b16b      	cbz	r3, 8005cc6 <TIM_SelectOCxM+0x42>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8005caa:	f110 0218 	adds.w	r2, r0, #24	; 0x18
 8005cae:	0849      	lsrs	r1, r1, #1
 8005cb0:	5850      	ldr	r0, [r2, r1]
 8005cb2:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8005cb6:	ea00 0303 	and.w	r3, r0, r3
 8005cba:	5053      	str	r3, [r2, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8005cbc:	5853      	ldr	r3, [r2, r1]
 8005cbe:	ea43 030c 	orr.w	r3, r3, ip
 8005cc2:	5053      	str	r3, [r2, r1]
 8005cc4:	e010      	b.n	8005ce8 <TIM_SelectOCxM+0x64>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8005cc6:	9801      	ldr	r0, [sp, #4]
 8005cc8:	1f0a      	subs	r2, r1, #4
 8005cca:	b292      	uxth	r2, r2
 8005ccc:	3018      	adds	r0, #24
 8005cce:	0852      	lsrs	r2, r2, #1
 8005cd0:	5881      	ldr	r1, [r0, r2]
 8005cd2:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8005cd6:	ea01 0303 	and.w	r3, r1, r3
 8005cda:	5083      	str	r3, [r0, r2]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8005cdc:	5881      	ldr	r1, [r0, r2]
 8005cde:	ea4f 230c 	mov.w	r3, ip, lsl #8
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	4319      	orrs	r1, r3
 8005ce6:	5081      	str	r1, [r0, r2]
  }
}
 8005ce8:	b002      	add	sp, #8
 8005cea:	4770      	bx	lr

08005cec <TIM_UpdateDisableConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005cec:	b121      	cbz	r1, 8005cf8 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8005cee:	8803      	ldrh	r3, [r0, #0]
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8005cf6:	e004      	b.n	8005d02 <TIM_UpdateDisableConfig+0x16>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8005cf8:	8803      	ldrh	r3, [r0, #0]
 8005cfa:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005cfe:	059b      	lsls	r3, r3, #22
 8005d00:	0d9b      	lsrs	r3, r3, #22
 8005d02:	8003      	strh	r3, [r0, #0]
  }
}
 8005d04:	4770      	bx	lr
 8005d06:	46c0      	nop			(mov r8, r8)

08005d08 <TIM_UpdateRequestConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8005d08:	b121      	cbz	r1, 8005d14 <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8005d0a:	8803      	ldrh	r3, [r0, #0]
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8005d12:	e004      	b.n	8005d1e <TIM_UpdateRequestConfig+0x16>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 8005d14:	8803      	ldrh	r3, [r0, #0]
 8005d16:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005d1a:	059b      	lsls	r3, r3, #22
 8005d1c:	0d9b      	lsrs	r3, r3, #22
 8005d1e:	8003      	strh	r3, [r0, #0]
  }
}
 8005d20:	4770      	bx	lr
 8005d22:	46c0      	nop			(mov r8, r8)

08005d24 <TIM_SelectHallSensor>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005d24:	b121      	cbz	r1, 8005d30 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8005d26:	8883      	ldrh	r3, [r0, #4]
 8005d28:	b29b      	uxth	r3, r3
 8005d2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d2e:	e004      	b.n	8005d3a <TIM_SelectHallSensor+0x16>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8005d30:	8883      	ldrh	r3, [r0, #4]
 8005d32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d36:	041b      	lsls	r3, r3, #16
 8005d38:	0c1b      	lsrs	r3, r3, #16
 8005d3a:	8083      	strh	r3, [r0, #4]
  }
}
 8005d3c:	4770      	bx	lr
 8005d3e:	46c0      	nop			(mov r8, r8)

08005d40 <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 8005d40:	8803      	ldrh	r3, [r0, #0]
 8005d42:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005d46:	059b      	lsls	r3, r3, #22
 8005d48:	0d9b      	lsrs	r3, r3, #22
 8005d4a:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8005d4c:	8803      	ldrh	r3, [r0, #0]
 8005d4e:	b29b      	uxth	r3, r3
 8005d50:	4319      	orrs	r1, r3
 8005d52:	8001      	strh	r1, [r0, #0]
}
 8005d54:	4770      	bx	lr
 8005d56:	46c0      	nop			(mov r8, r8)

08005d58 <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8005d58:	8883      	ldrh	r3, [r0, #4]
 8005d5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d5e:	041b      	lsls	r3, r3, #16
 8005d60:	0c1b      	lsrs	r3, r3, #16
 8005d62:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8005d64:	8883      	ldrh	r3, [r0, #4]
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	4319      	orrs	r1, r3
 8005d6a:	8081      	strh	r1, [r0, #4]
}
 8005d6c:	4770      	bx	lr
 8005d6e:	46c0      	nop			(mov r8, r8)

08005d70 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 8005d70:	8903      	ldrh	r3, [r0, #8]
 8005d72:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 8005d76:	041b      	lsls	r3, r3, #16
 8005d78:	0c1b      	lsrs	r3, r3, #16
 8005d7a:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8005d7c:	8903      	ldrh	r3, [r0, #8]
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	4319      	orrs	r1, r3
 8005d82:	8101      	strh	r1, [r0, #8]
}
 8005d84:	4770      	bx	lr
 8005d86:	46c0      	nop			(mov r8, r8)

08005d88 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 8005d88:	8903      	ldrh	r3, [r0, #8]
 8005d8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d8e:	041b      	lsls	r3, r3, #16
 8005d90:	0c1b      	lsrs	r3, r3, #16
 8005d92:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8005d94:	8903      	ldrh	r3, [r0, #8]
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	4319      	orrs	r1, r3
 8005d9a:	8101      	strh	r1, [r0, #8]
}
 8005d9c:	4770      	bx	lr
 8005d9e:	46c0      	nop			(mov r8, r8)

08005da0 <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8005da0:	8481      	strh	r1, [r0, #36]
}
 8005da2:	4770      	bx	lr

08005da4 <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8005da4:	8581      	strh	r1, [r0, #44]
}
 8005da6:	4770      	bx	lr

08005da8 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8005da8:	8681      	strh	r1, [r0, #52]
}
 8005daa:	4770      	bx	lr

08005dac <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8005dac:	8701      	strh	r1, [r0, #56]
}
 8005dae:	4770      	bx	lr

08005db0 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8005db0:	8781      	strh	r1, [r0, #60]
}
 8005db2:	4770      	bx	lr

08005db4 <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8005db4:	f8a0 1040 	strh.w	r1, [r0, #64]
}
 8005db8:	4770      	bx	lr
 8005dba:	46c0      	nop			(mov r8, r8)

08005dbc <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005dbc:	8b03      	ldrh	r3, [r0, #24]
 8005dbe:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005dc2:	041b      	lsls	r3, r3, #16
 8005dc4:	0c1b      	lsrs	r3, r3, #16
 8005dc6:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005dc8:	8b03      	ldrh	r3, [r0, #24]
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	4319      	orrs	r1, r3
 8005dce:	8301      	strh	r1, [r0, #24]
}
 8005dd0:	4770      	bx	lr
 8005dd2:	46c0      	nop			(mov r8, r8)

08005dd4 <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005dd4:	8b03      	ldrh	r3, [r0, #24]
 8005dd6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005dda:	041b      	lsls	r3, r3, #16
 8005ddc:	0c1b      	lsrs	r3, r3, #16
 8005dde:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005de0:	8b03      	ldrh	r3, [r0, #24]
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	8303      	strh	r3, [r0, #24]
}
 8005dec:	4770      	bx	lr
 8005dee:	46c0      	nop			(mov r8, r8)

08005df0 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8005df0:	8b83      	ldrh	r3, [r0, #28]
 8005df2:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005df6:	041b      	lsls	r3, r3, #16
 8005df8:	0c1b      	lsrs	r3, r3, #16
 8005dfa:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8005dfc:	8b83      	ldrh	r3, [r0, #28]
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	4319      	orrs	r1, r3
 8005e02:	8381      	strh	r1, [r0, #28]
}
 8005e04:	4770      	bx	lr
 8005e06:	46c0      	nop			(mov r8, r8)

08005e08 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005e08:	8b83      	ldrh	r3, [r0, #28]
 8005e0a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005e0e:	041b      	lsls	r3, r3, #16
 8005e10:	0c1b      	lsrs	r3, r3, #16
 8005e12:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8005e14:	8b83      	ldrh	r3, [r0, #28]
 8005e16:	b29b      	uxth	r3, r3
 8005e18:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	8383      	strh	r3, [r0, #28]
}
 8005e20:	4770      	bx	lr
 8005e22:	46c0      	nop			(mov r8, r8)

08005e24 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8005e24:	8803      	ldrh	r3, [r0, #0]
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8005e2a:	8803      	ldrh	r3, [r0, #0]
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	4319      	orrs	r1, r3
 8005e30:	8001      	strh	r1, [r0, #0]
}
 8005e32:	4770      	bx	lr

08005e34 <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8005e34:	8e80      	ldrh	r0, [r0, #52]
 8005e36:	b280      	uxth	r0, r0
}
 8005e38:	4770      	bx	lr
 8005e3a:	46c0      	nop			(mov r8, r8)

08005e3c <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8005e3c:	8f00      	ldrh	r0, [r0, #56]
 8005e3e:	b280      	uxth	r0, r0
}
 8005e40:	4770      	bx	lr
 8005e42:	46c0      	nop			(mov r8, r8)

08005e44 <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8005e44:	8f80      	ldrh	r0, [r0, #60]
 8005e46:	b280      	uxth	r0, r0
}
 8005e48:	4770      	bx	lr
 8005e4a:	46c0      	nop			(mov r8, r8)

08005e4c <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8005e4c:	f8b0 0040 	ldrh.w	r0, [r0, #64]
 8005e50:	b280      	uxth	r0, r0
}
 8005e52:	4770      	bx	lr

08005e54 <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8005e54:	8c80      	ldrh	r0, [r0, #36]
 8005e56:	b280      	uxth	r0, r0
}
 8005e58:	4770      	bx	lr
 8005e5a:	46c0      	nop			(mov r8, r8)

08005e5c <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8005e5c:	8d00      	ldrh	r0, [r0, #40]
 8005e5e:	b280      	uxth	r0, r0
}
 8005e60:	4770      	bx	lr
 8005e62:	46c0      	nop			(mov r8, r8)

08005e64 <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 8005e64:	8a03      	ldrh	r3, [r0, #16]
 8005e66:	4219      	tst	r1, r3
 8005e68:	bf0c      	ite	eq
 8005e6a:	2000      	moveq	r0, #0
 8005e6c:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005e6e:	4770      	bx	lr

08005e70 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8005e70:	ea6f 0101 	mvn.w	r1, r1
 8005e74:	b289      	uxth	r1, r1
 8005e76:	8201      	strh	r1, [r0, #16]
}
 8005e78:	4770      	bx	lr
 8005e7a:	46c0      	nop			(mov r8, r8)

08005e7c <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8005e7c:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8005e7e:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8005e80:	4219      	tst	r1, r3
 8005e82:	bf0c      	ite	eq
 8005e84:	2000      	moveq	r0, #0
 8005e86:	2001      	movne	r0, #1
 8005e88:	4211      	tst	r1, r2
 8005e8a:	bf0c      	ite	eq
 8005e8c:	2000      	moveq	r0, #0
 8005e8e:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005e92:	4770      	bx	lr

08005e94 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8005e94:	ea6f 0101 	mvn.w	r1, r1
 8005e98:	b289      	uxth	r1, r1
 8005e9a:	8201      	strh	r1, [r0, #16]
}
 8005e9c:	4770      	bx	lr
 8005e9e:	46c0      	nop			(mov r8, r8)

08005ea0 <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005ea0:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005ea2:	4b2f      	ldr	r3, [pc, #188]	(8005f60 <TIM_DeInit+0xc0>)
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005ea4:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005ea6:	4298      	cmp	r0, r3
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005ea8:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005eaa:	d037      	beq.n	8005f1c <TIM_DeInit+0x7c>
 8005eac:	d80b      	bhi.n	8005ec6 <TIM_DeInit+0x26>
 8005eae:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005eb2:	4298      	cmp	r0, r3
 8005eb4:	d026      	beq.n	8005f04 <TIM_DeInit+0x64>
 8005eb6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005eba:	4298      	cmp	r0, r3
 8005ebc:	d028      	beq.n	8005f10 <TIM_DeInit+0x70>
 8005ebe:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005ec2:	d14a      	bne.n	8005f5a <TIM_DeInit+0xba>
 8005ec4:	e018      	b.n	8005ef8 <TIM_DeInit+0x58>
 8005ec6:	4b27      	ldr	r3, [pc, #156]	(8005f64 <TIM_DeInit+0xc4>)
 8005ec8:	4298      	cmp	r0, r3
 8005eca:	d033      	beq.n	8005f34 <TIM_DeInit+0x94>
 8005ecc:	d804      	bhi.n	8005ed8 <TIM_DeInit+0x38>
 8005ece:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005ed2:	4298      	cmp	r0, r3
 8005ed4:	d141      	bne.n	8005f5a <TIM_DeInit+0xba>
 8005ed6:	e027      	b.n	8005f28 <TIM_DeInit+0x88>
 8005ed8:	4b23      	ldr	r3, [pc, #140]	(8005f68 <TIM_DeInit+0xc8>)
 8005eda:	4298      	cmp	r0, r3
 8005edc:	d004      	beq.n	8005ee8 <TIM_DeInit+0x48>
 8005ede:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ee2:	4298      	cmp	r0, r3
 8005ee4:	d139      	bne.n	8005f5a <TIM_DeInit+0xba>
 8005ee6:	e02e      	b.n	8005f46 <TIM_DeInit+0xa6>
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8005ee8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005eec:	2101      	movs	r1, #1
 8005eee:	f7ff f8bf 	bl	8005070 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8005ef2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005ef6:	e02d      	b.n	8005f54 <TIM_DeInit+0xb4>
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8005ef8:	2001      	movs	r0, #1
 8005efa:	2101      	movs	r1, #1
 8005efc:	f7ff f8c6 	bl	800508c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8005f00:	2001      	movs	r0, #1
 8005f02:	e01c      	b.n	8005f3e <TIM_DeInit+0x9e>
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8005f04:	2002      	movs	r0, #2
 8005f06:	2101      	movs	r1, #1
 8005f08:	f7ff f8c0 	bl	800508c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8005f0c:	2002      	movs	r0, #2
 8005f0e:	e016      	b.n	8005f3e <TIM_DeInit+0x9e>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8005f10:	2004      	movs	r0, #4
 8005f12:	2101      	movs	r1, #1
 8005f14:	f7ff f8ba 	bl	800508c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8005f18:	2004      	movs	r0, #4
 8005f1a:	e010      	b.n	8005f3e <TIM_DeInit+0x9e>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8005f1c:	2008      	movs	r0, #8
 8005f1e:	2101      	movs	r1, #1
 8005f20:	f7ff f8b4 	bl	800508c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8005f24:	2008      	movs	r0, #8
 8005f26:	e00a      	b.n	8005f3e <TIM_DeInit+0x9e>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8005f28:	2010      	movs	r0, #16
 8005f2a:	2101      	movs	r1, #1
 8005f2c:	f7ff f8ae 	bl	800508c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8005f30:	2010      	movs	r0, #16
 8005f32:	e004      	b.n	8005f3e <TIM_DeInit+0x9e>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8005f34:	2020      	movs	r0, #32
 8005f36:	2101      	movs	r1, #1
 8005f38:	f7ff f8a8 	bl	800508c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8005f3c:	2020      	movs	r0, #32
 8005f3e:	2100      	movs	r1, #0
 8005f40:	f7ff f8a4 	bl	800508c <RCC_APB1PeriphResetCmd>
 8005f44:	e009      	b.n	8005f5a <TIM_DeInit+0xba>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8005f46:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005f4a:	2101      	movs	r1, #1
 8005f4c:	f7ff f890 	bl	8005070 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8005f50:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005f54:	2100      	movs	r1, #0
 8005f56:	f7ff f88b 	bl	8005070 <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8005f5a:	b003      	add	sp, #12
 8005f5c:	bd00      	pop	{pc}
 8005f5e:	46c0      	nop			(mov r8, r8)
 8005f60:	40000c00 	.word	0x40000c00
 8005f64:	40001400 	.word	0x40001400
 8005f68:	40012c00 	.word	0x40012c00

08005f6c <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8005f6c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8005f70:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8005f72:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005f76:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8005f78:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8005f7a:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8005f7c:	f04f 030c 	mov.w	r3, #12	; 0xc
 8005f80:	8143      	strh	r3, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8005f82:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005f86:	8183      	strh	r3, [r0, #12]
}
 8005f88:	4770      	bx	lr
 8005f8a:	46c0      	nop			(mov r8, r8)

08005f8c <USART_ClockInit>:
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005f8c:	f8b1 c000 	ldrh.w	ip, [r1]
 8005f90:	884b      	ldrh	r3, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005f92:	8a02      	ldrh	r2, [r0, #16]
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005f94:	ea43 030c 	orr.w	r3, r3, ip
 8005f98:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8005f9c:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005f9e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005fa2:	ea43 030c 	orr.w	r3, r3, ip
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005fa6:	0412      	lsls	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005fa8:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005faa:	0c12      	lsrs	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	8203      	strh	r3, [r0, #16]
}
 8005fb2:	4770      	bx	lr

08005fb4 <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8005fb4:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005fb8:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8005fba:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8005fbc:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8005fbe:	80c3      	strh	r3, [r0, #6]
}
 8005fc0:	4770      	bx	lr
 8005fc2:	46c0      	nop			(mov r8, r8)

08005fc4 <USART_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005fc4:	b121      	cbz	r1, 8005fd0 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8005fc6:	8983      	ldrh	r3, [r0, #12]
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005fce:	e004      	b.n	8005fda <USART_Cmd+0x16>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8005fd0:	8983      	ldrh	r3, [r0, #12]
 8005fd2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005fd6:	041b      	lsls	r3, r3, #16
 8005fd8:	0c1b      	lsrs	r3, r3, #16
 8005fda:	8183      	strh	r3, [r0, #12]
  }
}
 8005fdc:	4770      	bx	lr
 8005fde:	46c0      	nop			(mov r8, r8)

08005fe0 <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8005fe0:	b2cb      	uxtb	r3, r1
 8005fe2:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005fe6:	f001 011f 	and.w	r1, r1, #31	; 0x1f
 8005fea:	2301      	movs	r3, #1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005fec:	b082      	sub	sp, #8
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005fee:	fa13 f101 	lsls.w	r1, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005ff2:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005ff6:	9001      	str	r0, [sp, #4]
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005ff8:	d101      	bne.n	8005ffe <USART_ITConfig+0x1e>
  {
    usartxbase += 0x0C;
 8005ffa:	300c      	adds	r0, #12
 8005ffc:	e005      	b.n	800600a <USART_ITConfig+0x2a>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8005ffe:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
 8006002:	d101      	bne.n	8006008 <USART_ITConfig+0x28>
  {
    usartxbase += 0x10;
 8006004:	3010      	adds	r0, #16
 8006006:	e000      	b.n	800600a <USART_ITConfig+0x2a>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8006008:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 800600a:	b112      	cbz	r2, 8006012 <USART_ITConfig+0x32>
  {
    *(vu32*)usartxbase  |= itmask;
 800600c:	6803      	ldr	r3, [r0, #0]
 800600e:	430b      	orrs	r3, r1
 8006010:	e002      	b.n	8006018 <USART_ITConfig+0x38>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 8006012:	6803      	ldr	r3, [r0, #0]
 8006014:	ea23 0301 	bic.w	r3, r3, r1
 8006018:	6003      	str	r3, [r0, #0]
  }
}
 800601a:	b002      	add	sp, #8
 800601c:	4770      	bx	lr
 800601e:	46c0      	nop			(mov r8, r8)

08006020 <USART_DMACmd>:
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8006020:	b122      	cbz	r2, 800602c <USART_DMACmd+0xc>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8006022:	8a83      	ldrh	r3, [r0, #20]
 8006024:	b29b      	uxth	r3, r3
 8006026:	ea41 0303 	orr.w	r3, r1, r3
 800602a:	e003      	b.n	8006034 <USART_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 800602c:	8a83      	ldrh	r3, [r0, #20]
 800602e:	b29b      	uxth	r3, r3
 8006030:	ea23 0301 	bic.w	r3, r3, r1
 8006034:	8283      	strh	r3, [r0, #20]
  }
}
 8006036:	4770      	bx	lr

08006038 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8006038:	8a03      	ldrh	r3, [r0, #16]
 800603a:	f023 030f 	bic.w	r3, r3, #15	; 0xf
 800603e:	041b      	lsls	r3, r3, #16
 8006040:	0c1b      	lsrs	r3, r3, #16
 8006042:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8006044:	8a03      	ldrh	r3, [r0, #16]
 8006046:	b29b      	uxth	r3, r3
 8006048:	430b      	orrs	r3, r1
 800604a:	8203      	strh	r3, [r0, #16]
}
 800604c:	4770      	bx	lr
 800604e:	46c0      	nop			(mov r8, r8)

08006050 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8006050:	8983      	ldrh	r3, [r0, #12]
 8006052:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006056:	041b      	lsls	r3, r3, #16
 8006058:	0c1b      	lsrs	r3, r3, #16
 800605a:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 800605c:	8983      	ldrh	r3, [r0, #12]
 800605e:	b29b      	uxth	r3, r3
 8006060:	4319      	orrs	r1, r3
 8006062:	8181      	strh	r1, [r0, #12]
}
 8006064:	4770      	bx	lr
 8006066:	46c0      	nop			(mov r8, r8)

08006068 <USART_ReceiverWakeUpCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8006068:	b121      	cbz	r1, 8006074 <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 800606a:	8983      	ldrh	r3, [r0, #12]
 800606c:	b29b      	uxth	r3, r3
 800606e:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8006072:	e004      	b.n	800607e <USART_ReceiverWakeUpCmd+0x16>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8006074:	8983      	ldrh	r3, [r0, #12]
 8006076:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 800607a:	041b      	lsls	r3, r3, #16
 800607c:	0c1b      	lsrs	r3, r3, #16
 800607e:	8183      	strh	r3, [r0, #12]
  }
}
 8006080:	4770      	bx	lr
 8006082:	46c0      	nop			(mov r8, r8)

08006084 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8006084:	8a03      	ldrh	r3, [r0, #16]
 8006086:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 800608a:	041b      	lsls	r3, r3, #16
 800608c:	0c1b      	lsrs	r3, r3, #16
 800608e:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8006090:	8a03      	ldrh	r3, [r0, #16]
 8006092:	b29b      	uxth	r3, r3
 8006094:	4319      	orrs	r1, r3
 8006096:	8201      	strh	r1, [r0, #16]
}
 8006098:	4770      	bx	lr
 800609a:	46c0      	nop			(mov r8, r8)

0800609c <USART_LINCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800609c:	b121      	cbz	r1, 80060a8 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 800609e:	8a03      	ldrh	r3, [r0, #16]
 80060a0:	b29b      	uxth	r3, r3
 80060a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80060a6:	e004      	b.n	80060b2 <USART_LINCmd+0x16>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 80060a8:	8a03      	ldrh	r3, [r0, #16]
 80060aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80060ae:	041b      	lsls	r3, r3, #16
 80060b0:	0c1b      	lsrs	r3, r3, #16
 80060b2:	8203      	strh	r3, [r0, #16]
  }
}
 80060b4:	4770      	bx	lr
 80060b6:	46c0      	nop			(mov r8, r8)

080060b8 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 80060b8:	05c9      	lsls	r1, r1, #23
 80060ba:	0dc9      	lsrs	r1, r1, #23
 80060bc:	8081      	strh	r1, [r0, #4]
}
 80060be:	4770      	bx	lr

080060c0 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 80060c0:	8880      	ldrh	r0, [r0, #4]
 80060c2:	05c0      	lsls	r0, r0, #23
 80060c4:	0dc0      	lsrs	r0, r0, #23
}
 80060c6:	4770      	bx	lr

080060c8 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 80060c8:	8983      	ldrh	r3, [r0, #12]
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 80060d0:	8183      	strh	r3, [r0, #12]
}
 80060d2:	4770      	bx	lr

080060d4 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 80060d4:	8b03      	ldrh	r3, [r0, #24]
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 80060da:	8b03      	ldrh	r3, [r0, #24]
 80060dc:	b29b      	uxth	r3, r3
 80060de:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80060e2:	8303      	strh	r3, [r0, #24]
}
 80060e4:	4770      	bx	lr
 80060e6:	46c0      	nop			(mov r8, r8)

080060e8 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 80060e8:	8b03      	ldrh	r3, [r0, #24]
 80060ea:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80060ee:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 80060f0:	8b03      	ldrh	r3, [r0, #24]
 80060f2:	b29b      	uxth	r3, r3
 80060f4:	430b      	orrs	r3, r1
 80060f6:	8303      	strh	r3, [r0, #24]
}
 80060f8:	4770      	bx	lr
 80060fa:	46c0      	nop			(mov r8, r8)

080060fc <USART_SmartCardCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80060fc:	b121      	cbz	r1, 8006108 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 80060fe:	8a83      	ldrh	r3, [r0, #20]
 8006100:	b29b      	uxth	r3, r3
 8006102:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8006106:	e004      	b.n	8006112 <USART_SmartCardCmd+0x16>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8006108:	8a83      	ldrh	r3, [r0, #20]
 800610a:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 800610e:	041b      	lsls	r3, r3, #16
 8006110:	0c1b      	lsrs	r3, r3, #16
 8006112:	8283      	strh	r3, [r0, #20]
  }
}
 8006114:	4770      	bx	lr
 8006116:	46c0      	nop			(mov r8, r8)

08006118 <USART_SmartCardNACKCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006118:	b121      	cbz	r1, 8006124 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 800611a:	8a83      	ldrh	r3, [r0, #20]
 800611c:	b29b      	uxth	r3, r3
 800611e:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8006122:	e004      	b.n	800612e <USART_SmartCardNACKCmd+0x16>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 8006124:	8a83      	ldrh	r3, [r0, #20]
 8006126:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 800612a:	041b      	lsls	r3, r3, #16
 800612c:	0c1b      	lsrs	r3, r3, #16
 800612e:	8283      	strh	r3, [r0, #20]
  }
}
 8006130:	4770      	bx	lr
 8006132:	46c0      	nop			(mov r8, r8)

08006134 <USART_HalfDuplexCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006134:	b121      	cbz	r1, 8006140 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8006136:	8a83      	ldrh	r3, [r0, #20]
 8006138:	b29b      	uxth	r3, r3
 800613a:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 800613e:	e004      	b.n	800614a <USART_HalfDuplexCmd+0x16>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8006140:	8a83      	ldrh	r3, [r0, #20]
 8006142:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8006146:	041b      	lsls	r3, r3, #16
 8006148:	0c1b      	lsrs	r3, r3, #16
 800614a:	8283      	strh	r3, [r0, #20]
  }
}
 800614c:	4770      	bx	lr
 800614e:	46c0      	nop			(mov r8, r8)

08006150 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 8006150:	8a83      	ldrh	r3, [r0, #20]
 8006152:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8006156:	041b      	lsls	r3, r3, #16
 8006158:	0c1b      	lsrs	r3, r3, #16
 800615a:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 800615c:	8a83      	ldrh	r3, [r0, #20]
 800615e:	b29b      	uxth	r3, r3
 8006160:	4319      	orrs	r1, r3
 8006162:	8281      	strh	r1, [r0, #20]
}
 8006164:	4770      	bx	lr
 8006166:	46c0      	nop			(mov r8, r8)

08006168 <USART_IrDACmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8006168:	b121      	cbz	r1, 8006174 <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 800616a:	8a83      	ldrh	r3, [r0, #20]
 800616c:	b29b      	uxth	r3, r3
 800616e:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8006172:	e004      	b.n	800617e <USART_IrDACmd+0x16>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 8006174:	8a83      	ldrh	r3, [r0, #20]
 8006176:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 800617a:	041b      	lsls	r3, r3, #16
 800617c:	0c1b      	lsrs	r3, r3, #16
 800617e:	8283      	strh	r3, [r0, #20]
  }
}
 8006180:	4770      	bx	lr
 8006182:	46c0      	nop			(mov r8, r8)

08006184 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 8006184:	8803      	ldrh	r3, [r0, #0]
 8006186:	4219      	tst	r1, r3
 8006188:	bf0c      	ite	eq
 800618a:	2000      	moveq	r0, #0
 800618c:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800618e:	4770      	bx	lr

08006190 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8006190:	ea6f 0101 	mvn.w	r1, r1
 8006194:	b289      	uxth	r1, r1
 8006196:	8001      	strh	r1, [r0, #0]
}
 8006198:	4770      	bx	lr
 800619a:	46c0      	nop			(mov r8, r8)

0800619c <USART_GetITStatus>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 800619c:	b2cb      	uxtb	r3, r1
 800619e:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80061a2:	f001 021f 	and.w	r2, r1, #31	; 0x1f
 80061a6:	2301      	movs	r3, #1
 80061a8:	fa13 f202 	lsls.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80061ac:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
  {
    itmask &= USARTx->CR1;
 80061b0:	bf08      	it	eq
 80061b2:	8983      	ldrheq	r3, [r0, #12]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80061b4:	d004      	beq.n	80061c0 <USART_GetITStatus+0x24>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80061b6:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
  {
    itmask &= USARTx->CR2;
 80061ba:	bf0c      	ite	eq
 80061bc:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80061be:	8a83      	ldrhne	r3, [r0, #20]
 80061c0:	b29b      	uxth	r3, r3
 80061c2:	ea02 0c03 	and.w	ip, r2, r3
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 80061c6:	0a0b      	lsrs	r3, r1, #8
 80061c8:	2201      	movs	r2, #1
 80061ca:	409a      	lsls	r2, r3
  bitpos &= USARTx->SR;
 80061cc:	8803      	ldrh	r3, [r0, #0]
 80061ce:	b29b      	uxth	r3, r3

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 80061d0:	421a      	tst	r2, r3
 80061d2:	bf0c      	ite	eq
 80061d4:	2000      	moveq	r0, #0
 80061d6:	2001      	movne	r0, #1
 80061d8:	f1bc 0f00 	cmp.w	ip, #0	; 0x0
 80061dc:	bf0c      	ite	eq
 80061de:	2000      	moveq	r0, #0
 80061e0:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 80061e4:	4770      	bx	lr
 80061e6:	46c0      	nop			(mov r8, r8)

080061e8 <USART_ClearITPendingBit>:
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
  USARTx->SR = (u16)~itmask;
 80061e8:	0a09      	lsrs	r1, r1, #8
 80061ea:	2301      	movs	r3, #1
 80061ec:	408b      	lsls	r3, r1
 80061ee:	ea6f 0303 	mvn.w	r3, r3
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	8003      	strh	r3, [r0, #0]
}
 80061f6:	4770      	bx	lr

080061f8 <USART_Init>:
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80061f8:	8a03      	ldrh	r3, [r0, #16]
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80061fa:	88ca      	ldrh	r2, [r1, #6]
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80061fc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006200:	041b      	lsls	r3, r3, #16
 8006202:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8006204:	4313      	orrs	r3, r2
 8006206:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8006208:	8982      	ldrh	r2, [r0, #12]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800620a:	b570      	push	{r4, r5, r6, lr}
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800620c:	890b      	ldrh	r3, [r1, #8]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800620e:	460e      	mov	r6, r1
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8006210:	8889      	ldrh	r1, [r1, #4]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8006212:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8006216:	430b      	orrs	r3, r1
 8006218:	8971      	ldrh	r1, [r6, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800621a:	f022 020c 	bic.w	r2, r2, #12	; 0xc
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800621e:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8006220:	0412      	lsls	r2, r2, #16
 8006222:	0c12      	lsrs	r2, r2, #16
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8006224:	b29b      	uxth	r3, r3
 8006226:	4313      	orrs	r3, r2
 8006228:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800622a:	8a83      	ldrh	r3, [r0, #20]
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 800622c:	89b2      	ldrh	r2, [r6, #12]
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 800622e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006232:	041b      	lsls	r3, r3, #16
 8006234:	0c1b      	lsrs	r3, r3, #16
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8006236:	b088      	sub	sp, #32
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8006238:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800623a:	4605      	mov	r5, r0
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 800623c:	8283      	strh	r3, [r0, #20]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800623e:	9001      	str	r0, [sp, #4]
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
  /* The hardware flow control is available only for USART1, USART2 and USART3 */          
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);
 8006240:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8006242:	a803      	add	r0, sp, #12
 8006244:	f7fe fe8e 	bl	8004f64 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8006248:	4b10      	ldr	r3, [pc, #64]	(800628c <USART_Init+0x94>)
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 800624a:	4811      	ldr	r0, [pc, #68]	(8006290 <USART_Init+0x98>)
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 800624c:	429d      	cmp	r5, r3
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800624e:	bf0c      	ite	eq
 8006250:	9b06      	ldreq	r3, [sp, #24]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8006252:	9b05      	ldrne	r3, [sp, #20]
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8006254:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8006258:	6833      	ldr	r3, [r6, #0]
 800625a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800625e:	009b      	lsls	r3, r3, #2
 8006260:	fbb1 f1f3 	udiv	r1, r1, r3
  tmpreg = (integerdivider / 0x64) << 0x04;
 8006264:	fba1 2300 	umull	r2, r3, r1, r0

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 8006268:	2264      	movs	r2, #100
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 800626a:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 800626e:	fb0c 1212 	mls	r2, ip, r2, r1
 8006272:	0112      	lsls	r2, r2, #4
 8006274:	3232      	adds	r2, #50
 8006276:	fba2 2300 	umull	r2, r3, r2, r0
 800627a:	095b      	lsrs	r3, r3, #5
 800627c:	f003 030f 	and.w	r3, r3, #15	; 0xf

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 8006280:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8006284:	b29b      	uxth	r3, r3
 8006286:	812b      	strh	r3, [r5, #8]
}
 8006288:	b008      	add	sp, #32
 800628a:	bd70      	pop	{r4, r5, r6, pc}
 800628c:	40013800 	.word	0x40013800
 8006290:	51eb851f 	.word	0x51eb851f

08006294 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006294:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8006296:	4b22      	ldr	r3, [pc, #136]	(8006320 <USART_DeInit+0x8c>)
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006298:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 800629a:	4298      	cmp	r0, r3
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 800629c:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 800629e:	d02b      	beq.n	80062f8 <USART_DeInit+0x64>
 80062a0:	d808      	bhi.n	80062b4 <USART_DeInit+0x20>
 80062a2:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80062a6:	4298      	cmp	r0, r3
 80062a8:	d016      	beq.n	80062d8 <USART_DeInit+0x44>
 80062aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80062ae:	4298      	cmp	r0, r3
 80062b0:	d134      	bne.n	800631c <USART_DeInit+0x88>
 80062b2:	e019      	b.n	80062e8 <USART_DeInit+0x54>
 80062b4:	4b1b      	ldr	r3, [pc, #108]	(8006324 <USART_DeInit+0x90>)
 80062b6:	4298      	cmp	r0, r3
 80062b8:	d026      	beq.n	8006308 <USART_DeInit+0x74>
 80062ba:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 80062be:	4298      	cmp	r0, r3
 80062c0:	d12c      	bne.n	800631c <USART_DeInit+0x88>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 80062c2:	2101      	movs	r1, #1
 80062c4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80062c8:	f7fe fed2 	bl	8005070 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 80062cc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80062d0:	2100      	movs	r1, #0
 80062d2:	f7fe fecd 	bl	8005070 <RCC_APB2PeriphResetCmd>
 80062d6:	e021      	b.n	800631c <USART_DeInit+0x88>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 80062d8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80062dc:	2101      	movs	r1, #1
 80062de:	f7fe fed5 	bl	800508c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80062e2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80062e6:	e016      	b.n	8006316 <USART_DeInit+0x82>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80062e8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80062ec:	2101      	movs	r1, #1
 80062ee:	f7fe fecd 	bl	800508c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80062f2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80062f6:	e00e      	b.n	8006316 <USART_DeInit+0x82>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80062f8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80062fc:	2101      	movs	r1, #1
 80062fe:	f7fe fec5 	bl	800508c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8006302:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8006306:	e006      	b.n	8006316 <USART_DeInit+0x82>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8006308:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800630c:	2101      	movs	r1, #1
 800630e:	f7fe febd 	bl	800508c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8006312:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006316:	2100      	movs	r1, #0
 8006318:	f7fe feb8 	bl	800508c <RCC_APB1PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 800631c:	b003      	add	sp, #12
 800631e:	bd00      	pop	{pc}
 8006320:	40004c00 	.word	0x40004c00
 8006324:	40005000 	.word	0x40005000

08006328 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8006328:	bf30      	wfi
    BX r14
 800632a:	4770      	bx	lr

0800632c <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 800632c:	bf20      	wfe
    BX r14
 800632e:	4770      	bx	lr

08006330 <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 8006330:	bf40      	sev
    BX r14
 8006332:	4770      	bx	lr

08006334 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8006334:	f3bf 8f6f 	isb	sy
    BX r14
 8006338:	4770      	bx	lr

0800633a <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 800633a:	f3bf 8f4f 	dsb	sy
    BX r14
 800633e:	4770      	bx	lr

08006340 <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 8006340:	f3bf 8f5f 	dmb	sy
    BX r14
 8006344:	4770      	bx	lr

08006346 <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8006346:	df01      	svc	1
    BX r14
 8006348:	4770      	bx	lr

0800634a <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 800634a:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 800634e:	4770      	bx	lr

08006350 <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 8006350:	f380 8814 	msr	CONTROL, r0
  ISB
 8006354:	f3bf 8f6f 	isb	sy
  BX r14
 8006358:	4770      	bx	lr

0800635a <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 800635a:	f3ef 8009 	mrs	r0, PSP
  BX r14
 800635e:	4770      	bx	lr

08006360 <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 8006360:	f380 8809 	msr	PSP, r0
    BX r14
 8006364:	4770      	bx	lr

08006366 <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8006366:	f3ef 8008 	mrs	r0, MSP
  BX r14
 800636a:	4770      	bx	lr

0800636c <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 800636c:	f380 8808 	msr	MSP, r0
    BX r14
 8006370:	4770      	bx	lr

08006372 <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 8006372:	b672      	cpsid	i
  BX r14
 8006374:	4770      	bx	lr

08006376 <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8006376:	b662      	cpsie	i
  BX r14
 8006378:	4770      	bx	lr

0800637a <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 800637a:	b671      	cpsid	f
  BX r14
 800637c:	4770      	bx	lr

0800637e <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 800637e:	b661      	cpsie	f
  BX r14
 8006380:	4770      	bx	lr

08006382 <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 8006382:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8006386:	4770      	bx	lr

08006388 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8006388:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  BX r14
 800638c:	4770      	bx	lr

0800638e <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 800638e:	ba40      	rev16	r0, r0
  BX r14
 8006390:	4770      	bx	lr

08006392 <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 8006392:	ba00      	rev	r0, r0
  BX r14
 8006394:	4770      	bx	lr
	...

08006398 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 8006398:	f02d 0107 	bic.w	r1, sp, #7	; 0x7
 800639c:	4668      	mov	r0, sp
 800639e:	468d      	mov	sp, r1
 80063a0:	b501      	push	{r0, lr}
 80063a2:	2200      	movs	r2, #0

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 80063a4:	490c      	ldr	r1, [pc, #48]	(80063d8 <Reset_Handler+0x40>)
 80063a6:	f8df c034 	ldr.w	ip, [pc, #52]	; 80063dc <Reset_Handler+0x44>
    {
        *(pulDest++) = *(pulSrc++);
 80063aa:	480d      	ldr	r0, [pc, #52]	(80063e0 <Reset_Handler+0x48>)
 80063ac:	e002      	b.n	80063b4 <Reset_Handler+0x1c>
 80063ae:	5883      	ldr	r3, [r0, r2]
 80063b0:	508b      	str	r3, [r1, r2]
 80063b2:	3204      	adds	r2, #4

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 80063b4:	eb01 0302 	add.w	r3, r1, r2
 80063b8:	4563      	cmp	r3, ip
 80063ba:	d3f8      	bcc.n	80063ae <Reset_Handler+0x16>
 80063bc:	4b09      	ldr	r3, [pc, #36]	(80063e4 <Reset_Handler+0x4c>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 80063be:	490a      	ldr	r1, [pc, #40]	(80063e8 <Reset_Handler+0x50>)
    {
        *(pulDest++) = 0;
 80063c0:	2200      	movs	r2, #0
 80063c2:	e001      	b.n	80063c8 <Reset_Handler+0x30>
 80063c4:	f843 2b04 	str.w	r2, [r3], #4
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 80063c8:	428b      	cmp	r3, r1
 80063ca:	d3fb      	bcc.n	80063c4 <Reset_Handler+0x2c>
    }

    //
    // Call the application's entry point.
    //
    main();
 80063cc:	f7fc ff20 	bl	8003210 <main>
}
 80063d0:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 80063d4:	4685      	mov	sp, r0
 80063d6:	4770      	bx	lr
 80063d8:	20000000 	.word	0x20000000
 80063dc:	20000010 	.word	0x20000010
 80063e0:	0800641c 	.word	0x0800641c
 80063e4:	20000010 	.word	0x20000010
 80063e8:	200000c8 	.word	0x200000c8

080063ec <APBAHBPrescTable>:
 80063ec:	00000000 	.word	0x00000000
 80063f0:	04030201 	.word	0x04030201
 80063f4:	04030201 	.word	0x04030201
 80063f8:	09080706 	.word	0x09080706

080063fc <ADCPrescTable>:
 80063fc:	08060402 	.word	0x08060402
 8006400:	4c454820 	.word	0x4c454820
 8006404:	3a204f4c 	.word	0x3a204f4c
 8006408:	000d0a29 	.word	0x000d0a29
 800640c:	6573000a 	.word	0x6573000a
 8006410:	726f736e 	.word	0x726f736e
 8006414:	6c616320 	.word	0x6c616320
 8006418:	0000006c 	.word	0x0000006c

Disassembly of section .data:

20000000 <Baudrate_DXL>:
20000000:	000f4240 	.word	0x000f4240

20000004 <Baudrate_PC>:
20000004:	0000e100 	.word	0x0000e100

20000008 <count>:
20000008:	000000d6 	.word	0x000000d6

2000000c <SCALE>:
2000000c:	3f333333 	.word	0x3f333333

Disassembly of section .bss:

20000010 <ADCres_buf_index>:
	...

20000012 <diff>:
	...

20000014 <sweepDirection>:
	...

20000016 <ADCres_buf>:
	...

2000007a <IRsweepDone>:
	...

2000007c <PC_RX_buff_index>:
2000007c:	00000000 	.word	0x00000000

20000080 <PC_data_rdy>:
20000080:	00000000 	.word	0x00000000

20000084 <gwTimingDelay>:
20000084:	00000000 	.word	0x00000000

20000088 <gw1msCounter>:
20000088:	00000000 	.word	0x00000000

2000008c <PC_RX_com_buf>:
	...

2000009c <DXL_RX_buff_index>:
2000009c:	00000000 	.word	0x00000000

200000a0 <DXL_TX_buff_index>:
200000a0:	00000000 	.word	0x00000000

200000a4 <DXL_RX_com_buf>:
	...

200000b3 <DXL_TX_com_buf>:
	...

200000c4 <old_speed>:
200000c4:	00000000 	.word	0x00000000

Disassembly of section ._usrstack:

200000c8 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5728203a 	undefined
   8:	52416e69 	subpl	r6, r1, #1680	; 0x690
   c:	614d204d 	cmpvs	sp, sp, asr #32
  10:	20686372 	rsbcs	r6, r8, r2, ror r3
  14:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  20:	43434700 	movtmi	r4, #14080	; 0x3700
  24:	5728203a 	undefined
  28:	52416e69 	subpl	r6, r1, #1680	; 0x690
  2c:	614d204d 	cmpvs	sp, sp, asr #32
  30:	20686372 	rsbcs	r6, r8, r2, ror r3
  34:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  38:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  3c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  40:	43434700 	movtmi	r4, #14080	; 0x3700
  44:	5728203a 	undefined
  48:	52416e69 	subpl	r6, r1, #1680	; 0x690
  4c:	614d204d 	cmpvs	sp, sp, asr #32
  50:	20686372 	rsbcs	r6, r8, r2, ror r3
  54:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  58:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  5c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  60:	43434700 	movtmi	r4, #14080	; 0x3700
  64:	5728203a 	undefined
  68:	52416e69 	subpl	r6, r1, #1680	; 0x690
  6c:	614d204d 	cmpvs	sp, sp, asr #32
  70:	20686372 	rsbcs	r6, r8, r2, ror r3
  74:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  78:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  7c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  80:	43434700 	movtmi	r4, #14080	; 0x3700
  84:	5728203a 	undefined
  88:	52416e69 	subpl	r6, r1, #1680	; 0x690
  8c:	614d204d 	cmpvs	sp, sp, asr #32
  90:	20686372 	rsbcs	r6, r8, r2, ror r3
  94:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  98:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  9c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  a0:	43434700 	movtmi	r4, #14080	; 0x3700
  a4:	5728203a 	undefined
  a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ac:	614d204d 	cmpvs	sp, sp, asr #32
  b0:	20686372 	rsbcs	r6, r8, r2, ror r3
  b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  c0:	43434700 	movtmi	r4, #14080	; 0x3700
  c4:	5728203a 	undefined
  c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  cc:	614d204d 	cmpvs	sp, sp, asr #32
  d0:	20686372 	rsbcs	r6, r8, r2, ror r3
  d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  e0:	43434700 	movtmi	r4, #14080	; 0x3700
  e4:	5728203a 	undefined
  e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ec:	614d204d 	cmpvs	sp, sp, asr #32
  f0:	20686372 	rsbcs	r6, r8, r2, ror r3
  f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 100:	43434700 	movtmi	r4, #14080	; 0x3700
 104:	5728203a 	undefined
 108:	52416e69 	subpl	r6, r1, #1680	; 0x690
 10c:	614d204d 	cmpvs	sp, sp, asr #32
 110:	20686372 	rsbcs	r6, r8, r2, ror r3
 114:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 118:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 11c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 120:	43434700 	movtmi	r4, #14080	; 0x3700
 124:	5728203a 	undefined
 128:	52416e69 	subpl	r6, r1, #1680	; 0x690
 12c:	614d204d 	cmpvs	sp, sp, asr #32
 130:	20686372 	rsbcs	r6, r8, r2, ror r3
 134:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 138:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 13c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 140:	43434700 	movtmi	r4, #14080	; 0x3700
 144:	5728203a 	undefined
 148:	52416e69 	subpl	r6, r1, #1680	; 0x690
 14c:	614d204d 	cmpvs	sp, sp, asr #32
 150:	20686372 	rsbcs	r6, r8, r2, ror r3
 154:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 158:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 15c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 160:	43434700 	movtmi	r4, #14080	; 0x3700
 164:	5728203a 	undefined
 168:	52416e69 	subpl	r6, r1, #1680	; 0x690
 16c:	614d204d 	cmpvs	sp, sp, asr #32
 170:	20686372 	rsbcs	r6, r8, r2, ror r3
 174:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 178:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 17c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 180:	43434700 	movtmi	r4, #14080	; 0x3700
 184:	5728203a 	undefined
 188:	52416e69 	subpl	r6, r1, #1680	; 0x690
 18c:	614d204d 	cmpvs	sp, sp, asr #32
 190:	20686372 	rsbcs	r6, r8, r2, ror r3
 194:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 198:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 19c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1a0:	43434700 	movtmi	r4, #14080	; 0x3700
 1a4:	5728203a 	undefined
 1a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ac:	614d204d 	cmpvs	sp, sp, asr #32
 1b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1c0:	43434700 	movtmi	r4, #14080	; 0x3700
 1c4:	5728203a 	undefined
 1c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1cc:	614d204d 	cmpvs	sp, sp, asr #32
 1d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1e0:	43434700 	movtmi	r4, #14080	; 0x3700
 1e4:	5728203a 	undefined
 1e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ec:	614d204d 	cmpvs	sp, sp, asr #32
 1f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 200:	43434700 	movtmi	r4, #14080	; 0x3700
 204:	5728203a 	undefined
 208:	52416e69 	subpl	r6, r1, #1680	; 0x690
 20c:	614d204d 	cmpvs	sp, sp, asr #32
 210:	20686372 	rsbcs	r6, r8, r2, ror r3
 214:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 218:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 21c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 220:	43434700 	movtmi	r4, #14080	; 0x3700
 224:	5728203a 	undefined
 228:	52416e69 	subpl	r6, r1, #1680	; 0x690
 22c:	614d204d 	cmpvs	sp, sp, asr #32
 230:	20686372 	rsbcs	r6, r8, r2, ror r3
 234:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 238:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 23c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 240:	43434700 	movtmi	r4, #14080	; 0x3700
 244:	5728203a 	undefined
 248:	52416e69 	subpl	r6, r1, #1680	; 0x690
 24c:	614d204d 	cmpvs	sp, sp, asr #32
 250:	20686372 	rsbcs	r6, r8, r2, ror r3
 254:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 258:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 25c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 260:	43434700 	movtmi	r4, #14080	; 0x3700
 264:	5728203a 	undefined
 268:	52416e69 	subpl	r6, r1, #1680	; 0x690
 26c:	614d204d 	cmpvs	sp, sp, asr #32
 270:	20686372 	rsbcs	r6, r8, r2, ror r3
 274:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 278:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 27c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 280:	43434700 	movtmi	r4, #14080	; 0x3700
 284:	5728203a 	undefined
 288:	52416e69 	subpl	r6, r1, #1680	; 0x690
 28c:	614d204d 	cmpvs	sp, sp, asr #32
 290:	20686372 	rsbcs	r6, r8, r2, ror r3
 294:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 298:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 29c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2a0:	43434700 	movtmi	r4, #14080	; 0x3700
 2a4:	5728203a 	undefined
 2a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ac:	614d204d 	cmpvs	sp, sp, asr #32
 2b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2c0:	43434700 	movtmi	r4, #14080	; 0x3700
 2c4:	5728203a 	undefined
 2c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2cc:	614d204d 	cmpvs	sp, sp, asr #32
 2d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2e0:	43434700 	movtmi	r4, #14080	; 0x3700
 2e4:	5728203a 	undefined
 2e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ec:	614d204d 	cmpvs	sp, sp, asr #32
 2f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 300:	43434700 	movtmi	r4, #14080	; 0x3700
 304:	5728203a 	undefined
 308:	52416e69 	subpl	r6, r1, #1680	; 0x690
 30c:	614d204d 	cmpvs	sp, sp, asr #32
 310:	20686372 	rsbcs	r6, r8, r2, ror r3
 314:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 318:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 31c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 320:	43434700 	movtmi	r4, #14080	; 0x3700
 324:	5728203a 	undefined
 328:	52416e69 	subpl	r6, r1, #1680	; 0x690
 32c:	614d204d 	cmpvs	sp, sp, asr #32
 330:	20686372 	rsbcs	r6, r8, r2, ror r3
 334:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 338:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 33c:	00302e33 	eorseq	r2, r0, r3, lsr lr

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000000c 	andeq	r0, r0, ip
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	004d0002 	subeq	r0, sp, r2
  30:	00040000 	andeq	r0, r4, r0
	...
  3c:	00000104 	andeq	r0, r0, r4, lsl #2
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	00d10002 	sbcseq	r0, r1, r2
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
  5c:	000001fc 	strdeq	r0, [r0], -ip
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	05740002 	ldrbeq	r0, [r4, #-2]!
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	08003330 	stmdaeq	r0, {r4, r5, r8, r9, ip, sp}
  7c:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	0b200002 	bleq	80009c <__Stack_Size+0x7ffc9c>
  90:	00040000 	andeq	r0, r4, r0
  94:	00000000 	andeq	r0, r0, r0
  98:	08003464 	stmdaeq	r0, {r2, r5, r6, sl, ip, sp}
  9c:	00000210 	andeq	r0, r0, r0, lsl r2
	...
  a8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ac:	10480002 	subne	r0, r8, r2
  b0:	00040000 	andeq	r0, r4, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	08003674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip, sp}
  bc:	000001b4 	strheq	r0, [r0], -r4
	...
  c8:	0000001c 	andeq	r0, r0, ip, lsl r0
  cc:	14650002 	strbtne	r0, [r5], #-2
  d0:	00040000 	andeq	r0, r4, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	08003828 	stmdaeq	r0, {r3, r5, fp, ip, sp}
  dc:	000001ec 	andeq	r0, r0, ip, ror #3
	...
  e8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ec:	18830002 	stmne	r3, {r1}
  f0:	00040000 	andeq	r0, r4, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	08003a14 	stmdaeq	r0, {r2, r4, r9, fp, ip, sp}
  fc:	000000f4 	strdeq	r0, [r0], -r4
	...
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
 10c:	19ec0002 	stmibne	ip!, {r1}^
 110:	00040000 	andeq	r0, r4, r0
 114:	00000000 	andeq	r0, r0, r0
 118:	08003b08 	stmdaeq	r0, {r3, r8, r9, fp, ip, sp}
 11c:	000002ec 	andeq	r0, r0, ip, ror #5
	...
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	1d910002 	ldcne	0, cr0, [r1, #8]
 130:	00040000 	andeq	r0, r4, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	08003df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip, sp}
 13c:	00000394 	muleq	r0, r4, r3
	...
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	28b00002 	ldmcs	r0!, {r1}
 150:	00040000 	andeq	r0, r4, r0
 154:	00000000 	andeq	r0, r0, r0
 158:	08004188 	stmdaeq	r0, {r3, r7, r8, lr}
 15c:	00000528 	andeq	r0, r0, r8, lsr #10
	...
 168:	0000001c 	andeq	r0, r0, ip, lsl r0
 16c:	2fea0002 	svccs	0x00ea0002
 170:	00040000 	andeq	r0, r4, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	080046b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, lr}
 17c:	00000288 	andeq	r0, r0, r8, lsl #5
	...
 188:	0000001c 	andeq	r0, r0, ip, lsl r0
 18c:	36320002 	ldrtcc	r0, [r2], -r2
 190:	00040000 	andeq	r0, r4, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	08004938 	stmdaeq	r0, {r3, r4, r5, r8, fp, lr}
 19c:	00000384 	andeq	r0, r0, r4, lsl #7
	...
 1a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ac:	3f190002 	svccc	0x00190002
 1b0:	00040000 	andeq	r0, r4, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	08004cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, lr}
 1bc:	000000e0 	andeq	r0, r0, r0, ror #1
	...
 1c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1cc:	41600002 	cmnmi	r0, r2
 1d0:	00040000 	andeq	r0, r4, r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	08004d9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, fp, lr}
 1dc:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
 1e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ec:	4a1d0002 	bmi	7401fc <__Stack_Size+0x73fdfc>
 1f0:	00040000 	andeq	r0, r4, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	08005140 	stmdaeq	r0, {r6, r8, ip, lr}
 1fc:	000000a4 	andeq	r0, r0, r4, lsr #1
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	4c0c0002 	stcmi	0, cr0, [ip], {2}
 210:	00040000 	andeq	r0, r4, r0
 214:	00000000 	andeq	r0, r0, r0
 218:	080051e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip, lr}
 21c:	00000d88 	andeq	r0, r0, r8, lsl #27
	...
 228:	0000001c 	andeq	r0, r0, ip, lsl r0
 22c:	6d550002 	ldclvs	0, cr0, [r5, #-8]
 230:	00040000 	andeq	r0, r4, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	08005f6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}
 23c:	000003bc 	strheq	r0, [r0], -ip
	...
 248:	0000001c 	andeq	r0, r0, ip, lsl r0
 24c:	76a50002 	strtvc	r0, [r5], r2
 250:	00040000 	andeq	r0, r4, r0
 254:	00000000 	andeq	r0, r0, r0
 258:	08006328 	stmdaeq	r0, {r3, r5, r8, r9, sp, lr}
 25c:	0000006e 	andeq	r0, r0, lr, rrx
	...
 268:	0000001c 	andeq	r0, r0, ip, lsl r0
 26c:	773e0002 	ldrvc	r0, [lr, -r2]!
 270:	00040000 	andeq	r0, r4, r0
 274:	00000000 	andeq	r0, r0, r0
 278:	08006398 	stmdaeq	r0, {r3, r4, r7, r8, r9, sp, lr}
 27c:	00000054 	andeq	r0, r0, r4, asr r0
	...
 288:	0000001c 	andeq	r0, r0, ip, lsl r0
 28c:	78440002 	stmdavc	r4, {r1}^
 290:	00040000 	andeq	r0, r4, r0
	...
 29c:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 2a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ac:	79090002 	stmdbvc	r9, {r1}
 2b0:	00040000 	andeq	r0, r4, r0
	...
 2bc:	00000030 	andeq	r0, r0, r0, lsr r0
	...
 2c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2cc:	8b7d0002 	blhi	1f402dc <__Stack_Size+0x1f3fedc>
 2d0:	00040000 	andeq	r0, r4, r0
	...
 2dc:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 2e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ec:	8cc30002 	stclhi	0, cr0, [r3], {2}
 2f0:	00040000 	andeq	r0, r4, r0
	...
 2fc:	000000d0 	ldrdeq	r0, [r0], -r0
	...
 308:	0000001c 	andeq	r0, r0, ip, lsl r0
 30c:	8dd60002 	ldclhi	0, cr0, [r6, #8]
 310:	00040000 	andeq	r0, r4, r0
	...
 31c:	0000009c 	muleq	r0, ip, r0
	...
 328:	0000001c 	andeq	r0, r0, ip, lsl r0
 32c:	977b0002 	ldrbls	r0, [fp, -r2]!
 330:	00040000 	andeq	r0, r4, r0
	...
 33c:	0000010c 	andeq	r0, r0, ip, lsl #2
	...
 348:	00000024 	andeq	r0, r0, r4, lsr #32
 34c:	a12d0002 	teqge	sp, r2
 350:	00040000 	andeq	r0, r4, r0
	...
 35c:	0000000c 	andeq	r0, r0, ip
 360:	00000000 	andeq	r0, r0, r0
 364:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
       0:	000000cc 	andeq	r0, r0, ip, asr #1
       4:	00d10002 	sbcseq	r0, r1, r2
       8:	04a30000 	strteq	r0, [r3]
       c:	02fd0000 	rscseq	r0, sp, #0	; 0x0
      10:	5f5f0000 	svcpl	0x005f0000
      14:	5f525349 	svcpl	0x00525349
      18:	414c4544 	cmpmi	ip, r4, asr #10
      1c:	03110059 	tsteq	r1, #89	; 0x59
      20:	74730000 	ldrbtvc	r0, [r3]
      24:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
      28:	65777352 	ldrbvs	r7, [r7, #-850]!
      2c:	24007065 	strcs	r7, [r0], #-101
      30:	5f000003 	svcpl	0x00000003
      34:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]
      38:	53495f32 	movtpl	r5, #40754	; 0x9f32
      3c:	03390052 	teqeq	r9, #82	; 0x52
      40:	616d0000 	cmnvs	sp, r0
      44:	f0006e69 	undefined instruction 0xf0006e69
      48:	42000003 	andmi	r0, r0, #3	; 0x3
      4c:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
      50:	5f657461 	svcpl	0x00657461
      54:	004c5844 	subeq	r5, ip, r4, asr #16
      58:	00000402 	andeq	r0, r0, r2, lsl #8
      5c:	64756142 	ldrbtvs	r6, [r5], #-322
      60:	65746172 	ldrbvs	r6, [r4, #-370]!
      64:	0043505f 	subeq	r5, r3, pc, asr r0
      68:	00000424 	andeq	r0, r0, r4, lsr #8
      6c:	72434441 	subvc	r4, r3, #1090519040	; 0x41000000
      70:	625f7365 	subsvs	r7, pc, #-1811939327	; 0x94000001
      74:	36006675 	undefined
      78:	41000004 	tstmi	r0, r4
      7c:	65724344 	ldrbvs	r4, [r2, #-836]!
      80:	75625f73 	strbvc	r5, [r2, #-3955]!
      84:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
      88:	00786564 	rsbseq	r6, r8, r4, ror #10
      8c:	00000448 	andeq	r0, r0, r8, asr #8
      90:	66666964 	strbtvs	r6, [r6], -r4, ror #18
      94:	00045a00 	andeq	r5, r4, r0, lsl #20
      98:	73524900 	cmpvc	r2, #0	; 0x0
      9c:	70656577 	rsbvc	r6, r5, r7, ror r5
      a0:	656e6f44 	strbvs	r6, [lr, #-3908]!
      a4:	00046c00 	andeq	r6, r4, r0, lsl #24
      a8:	65777300 	ldrbvs	r7, [r7, #-768]!
      ac:	69447065 	stmdbvs	r4, {r0, r2, r5, r6, ip, sp, lr}^
      b0:	74636572 	strbtvc	r6, [r3], #-1394
      b4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
      b8:	0000047e 	andeq	r0, r0, lr, ror r4
      bc:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
      c0:	04900074 	ldreq	r0, [r0], #116
      c4:	43530000 	cmpmi	r3, #0	; 0x0
      c8:	00454c41 	subeq	r4, r5, r1, asr #24
      cc:	00000000 	andeq	r0, r0, r0
      d0:	00000638 	andeq	r0, r0, r8, lsr r6
      d4:	05740002 	ldrbeq	r0, [r4, #-2]!
      d8:	05ac0000 	streq	r0, [ip]!
      dc:	00520000 	subseq	r0, r2, r0
      e0:	4d4e0000 	stclmi	0, cr0, [lr]
      e4:	63784549 	cmnvs	r8, #306184192	; 0x12400000
      e8:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
      ec:	65006e6f 	strvs	r6, [r0, #-3695]
      f0:	48000000 	stmdami	r0, {}
      f4:	46647261 	strbtmi	r7, [r4], -r1, ror #4
      f8:	746c7561 	strbtvc	r7, [ip], #-1377
      fc:	65637845 	strbvs	r7, [r3, #-2117]!
     100:	6f697470 	svcvs	0x00697470
     104:	0078006e 	rsbseq	r0, r8, lr, rrx
     108:	654d0000 	strbvs	r0, [sp]
     10c:	6e614d6d 	cdpvs	13, 6, cr4, cr1, cr13, {3}
     110:	45656761 	strbmi	r6, [r5, #-1889]!
     114:	70656378 	rsbvc	r6, r5, r8, ror r3
     118:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     11c:	00008b00 	andeq	r8, r0, r0, lsl #22
     120:	73754200 	cmnvc	r5, #0	; 0x0
     124:	6c756146 	ldfvse	f6, [r5], #-280
     128:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
     12c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     130:	9e006e6f 	cdpls	14, 0, cr6, cr0, cr15, {3}
     134:	55000000 	strpl	r0, [r0]
     138:	65676173 	strbvs	r6, [r7, #-371]!
     13c:	6c756146 	ldfvse	f6, [r5], #-280
     140:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
     144:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     148:	b1006e6f 	tstlt	r0, pc, ror #28
     14c:	44000000 	strmi	r0, [r0]
     150:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
     154:	696e6f4d 	stmdbvs	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
     158:	00726f74 	rsbseq	r6, r2, r4, ror pc
     15c:	000000c4 	andeq	r0, r0, r4, asr #1
     160:	48435653 	stmdami	r3, {r0, r1, r4, r6, r9, sl, ip, lr}^
     164:	6c646e61 	stclvs	14, cr6, [r4], #-388
     168:	d7007265 	strle	r7, [r0, -r5, ror #4]
     16c:	50000000 	andpl	r0, r0, r0
     170:	53646e65 	cmnpl	r4, #1616	; 0x650
     174:	ea004356 	b	10ed4 <__Stack_Size+0x10ad4>
     178:	57000000 	strpl	r0, [r0, -r0]
     17c:	5f474457 	svcpl	0x00474457
     180:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     184:	6c646e61 	stclvs	14, cr6, [r4], #-388
     188:	fd007265 	stc2	2, cr7, [r0, #-404]
     18c:	50000000 	andpl	r0, r0, r0
     190:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^
     194:	61485152 	cmpvs	r8, r2, asr r1
     198:	656c646e 	strbvs	r6, [ip, #-1134]!
     19c:	01100072 	tsteq	r0, r2, ror r0
     1a0:	41540000 	cmpmi	r4, r0
     1a4:	5245504d 	subpl	r5, r5, #77	; 0x4d
     1a8:	5152495f 	cmppl	r2, pc, asr r9
     1ac:	646e6148 	strbtvs	r6, [lr], #-328
     1b0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     1b4:	00000123 	andeq	r0, r0, r3, lsr #2
     1b8:	5f435452 	svcpl	0x00435452
     1bc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     1c0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     1c4:	36007265 	strcc	r7, [r0], -r5, ror #4
     1c8:	46000001 	strmi	r0, [r0], -r1
     1cc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     1d0:	5152495f 	cmppl	r2, pc, asr r9
     1d4:	646e6148 	strbtvs	r6, [lr], #-328
     1d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     1dc:	00000149 	andeq	r0, r0, r9, asr #2
     1e0:	5f434352 	svcpl	0x00434352
     1e4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     1e8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     1ec:	5c007265 	sfmpl	f7, 4, [r0], {101}
     1f0:	45000001 	strmi	r0, [r0, #-1]
     1f4:	30495458 	subcc	r5, r9, r8, asr r4
     1f8:	5152495f 	cmppl	r2, pc, asr r9
     1fc:	646e6148 	strbtvs	r6, [lr], #-328
     200:	0072656c 	rsbseq	r6, r2, ip, ror #10
     204:	0000016f 	andeq	r0, r0, pc, ror #2
     208:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     20c:	52495f31 	subpl	r5, r9, #196	; 0xc4
     210:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     214:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     218:	00018200 	andeq	r8, r1, r0, lsl #4
     21c:	54584500 	ldrbpl	r4, [r8], #-1280
     220:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^
     224:	61485152 	cmpvs	r8, r2, asr r1
     228:	656c646e 	strbvs	r6, [ip, #-1134]!
     22c:	01950072 	orrseq	r0, r5, r2, ror r0
     230:	58450000 	stmdapl	r5, {}^
     234:	5f334954 	svcpl	0x00334954
     238:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     23c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     240:	a8007265 	stmdage	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     244:	45000001 	strmi	r0, [r0, #-1]
     248:	34495458 	strbcc	r5, [r9], #-1112
     24c:	5152495f 	cmppl	r2, pc, asr r9
     250:	646e6148 	strbtvs	r6, [lr], #-328
     254:	0072656c 	rsbseq	r6, r2, ip, ror #10
     258:	000001bc 	strheq	r0, [r0], -ip
     25c:	31414d44 	cmpcc	r1, r4, asr #26
     260:	6168435f 	cmnvs	r8, pc, asr r3
     264:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     268:	52495f31 	subpl	r5, r9, #196	; 0xc4
     26c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     270:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     274:	0001d000 	andeq	sp, r1, r0
     278:	414d4400 	cmpmi	sp, r0, lsl #8
     27c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     280:	656e6e61 	strbvs	r6, [lr, #-3681]!
     284:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^
     288:	61485152 	cmpvs	r8, r2, asr r1
     28c:	656c646e 	strbvs	r6, [ip, #-1134]!
     290:	01e40072 	mvneq	r0, r2, ror r0
     294:	4d440000 	stclmi	0, cr0, [r4]
     298:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     29c:	6e6e6168 	powvsez	f6, f6, #0.0
     2a0:	5f336c65 	svcpl	0x00336c65
     2a4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2a8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2ac:	f8007265 	undefined instruction 0xf8007265
     2b0:	44000001 	strmi	r0, [r0], #-1
     2b4:	5f31414d 	svcpl	0x0031414d
     2b8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     2bc:	346c656e 	strbtcc	r6, [ip], #-1390
     2c0:	5152495f 	cmppl	r2, pc, asr r9
     2c4:	646e6148 	strbtvs	r6, [lr], #-328
     2c8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2cc:	0000020c 	andeq	r0, r0, ip, lsl #4
     2d0:	31414d44 	cmpcc	r1, r4, asr #26
     2d4:	6168435f 	cmnvs	r8, pc, asr r3
     2d8:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     2dc:	52495f35 	subpl	r5, r9, #212	; 0xd4
     2e0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2e4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2e8:	00022000 	andeq	r2, r2, r0
     2ec:	414d4400 	cmpmi	sp, r0, lsl #8
     2f0:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     2f4:	656e6e61 	strbvs	r6, [lr, #-3681]!
     2f8:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^
     2fc:	61485152 	cmpvs	r8, r2, asr r1
     300:	656c646e 	strbvs	r6, [ip, #-1134]!
     304:	02340072 	eorseq	r0, r4, #114	; 0x72
     308:	4d440000 	stclmi	0, cr0, [r4]
     30c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     310:	6e6e6168 	powvsez	f6, f6, #0.0
     314:	5f376c65 	svcpl	0x00376c65
     318:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     31c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     320:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     324:	41000002 	tstmi	r0, r2
     328:	5f314344 	svcpl	0x00314344
     32c:	52495f32 	subpl	r5, r9, #200	; 0xc8
     330:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     334:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     338:	00025c00 	andeq	r5, r2, r0, lsl #24
     33c:	42535500 	subsmi	r5, r3, #0	; 0x0
     340:	5f50485f 	svcpl	0x0050485f
     344:	5f4e4143 	svcpl	0x004e4143
     348:	495f5854 	ldmdbmi	pc, {r2, r4, r6, fp, ip, lr}^
     34c:	61485152 	cmpvs	r8, r2, asr r1
     350:	656c646e 	strbvs	r6, [ip, #-1134]!
     354:	02700072 	rsbseq	r0, r0, #114	; 0x72
     358:	53550000 	cmppl	r5, #0	; 0x0
     35c:	504c5f42 	subpl	r5, ip, r2, asr #30
     360:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     364:	3058525f 	subscc	r5, r8, pc, asr r2
     368:	5152495f 	cmppl	r2, pc, asr r9
     36c:	646e6148 	strbtvs	r6, [lr], #-328
     370:	0072656c 	rsbseq	r6, r2, ip, ror #10
     374:	00000284 	andeq	r0, r0, r4, lsl #5
     378:	5f4e4143 	svcpl	0x004e4143
     37c:	5f315852 	svcpl	0x00315852
     380:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     384:	6c646e61 	stclvs	14, cr6, [r4], #-388
     388:	98007265 	stmdals	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     38c:	43000002 	movwmi	r0, #2	; 0x2
     390:	535f4e41 	cmppl	pc, #1040	; 0x410
     394:	495f4543 	ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^
     398:	61485152 	cmpvs	r8, r2, asr r1
     39c:	656c646e 	strbvs	r6, [ip, #-1134]!
     3a0:	02ac0072 	adceq	r0, ip, #114	; 0x72
     3a4:	58450000 	stmdapl	r5, {}^
     3a8:	5f394954 	svcpl	0x00394954
     3ac:	52495f35 	subpl	r5, r9, #212	; 0xd4
     3b0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3b4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3b8:	0002c000 	andeq	ip, r2, r0
     3bc:	4d495400 	cfstrdmi	mvd5, [r9]
     3c0:	52425f31 	subpl	r5, r2, #196	; 0xc4
     3c4:	52495f4b 	subpl	r5, r9, #300	; 0x12c
     3c8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3cc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3d0:	0002d400 	andeq	sp, r2, r0, lsl #8
     3d4:	4d495400 	cfstrdmi	mvd5, [r9]
     3d8:	50555f31 	subspl	r5, r5, r1, lsr pc
     3dc:	5152495f 	cmppl	r2, pc, asr r9
     3e0:	646e6148 	strbtvs	r6, [lr], #-328
     3e4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3e8:	000002e8 	andeq	r0, r0, r8, ror #5
     3ec:	314d4954 	cmpcc	sp, r4, asr r9
     3f0:	4752545f 	undefined
     3f4:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
     3f8:	5152495f 	cmppl	r2, pc, asr r9
     3fc:	646e6148 	strbtvs	r6, [lr], #-328
     400:	0072656c 	rsbseq	r6, r2, ip, ror #10
     404:	000002fc 	strdeq	r0, [r0], -ip
     408:	314d4954 	cmpcc	sp, r4, asr r9
     40c:	5f43435f 	svcpl	0x0043435f
     410:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     414:	6c646e61 	stclvs	14, cr6, [r4], #-388
     418:	10007265 	andne	r7, r0, r5, ror #4
     41c:	54000003 	strpl	r0, [r0], #-3
     420:	5f334d49 	svcpl	0x00334d49
     424:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     428:	6c646e61 	stclvs	14, cr6, [r4], #-388
     42c:	24007265 	strcs	r7, [r0], #-613
     430:	54000003 	strpl	r0, [r0], #-3
     434:	5f344d49 	svcpl	0x00344d49
     438:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     43c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     440:	38007265 	stmdacc	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     444:	49000003 	stmdbmi	r0, {r0, r1}
     448:	5f314332 	svcpl	0x00314332
     44c:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^
     450:	61485152 	cmpvs	r8, r2, asr r1
     454:	656c646e 	strbvs	r6, [ip, #-1134]!
     458:	034c0072 	movteq	r0, #49266	; 0xc072
     45c:	32490000 	subcc	r0, r9, #0	; 0x0
     460:	455f3143 	ldrbmi	r3, [pc, #-323]	; 325 <_Minimum_Stack_Size+0x225>
     464:	52495f52 	subpl	r5, r9, #328	; 0x148
     468:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     46c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     470:	00036000 	andeq	r6, r3, r0
     474:	43324900 	teqmi	r2, #0	; 0x0
     478:	56455f32 	undefined
     47c:	5152495f 	cmppl	r2, pc, asr r9
     480:	646e6148 	strbtvs	r6, [lr], #-328
     484:	0072656c 	rsbseq	r6, r2, ip, ror #10
     488:	00000374 	andeq	r0, r0, r4, ror r3
     48c:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
     490:	5f52455f 	svcpl	0x0052455f
     494:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     498:	6c646e61 	stclvs	14, cr6, [r4], #-388
     49c:	88007265 	stmdahi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     4a0:	53000003 	movwpl	r0, #3	; 0x3
     4a4:	5f314950 	svcpl	0x00314950
     4a8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4ac:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4b0:	9c007265 	sfmls	f7, 4, [r0], {101}
     4b4:	53000003 	movwpl	r0, #3	; 0x3
     4b8:	5f324950 	svcpl	0x00324950
     4bc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4c0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4c4:	b0007265 	andlt	r7, r0, r5, ror #4
     4c8:	55000003 	strpl	r0, [r0, #-3]
     4cc:	54524153 	ldrbpl	r4, [r2], #-339
     4d0:	52495f32 	subpl	r5, r9, #200	; 0xc8
     4d4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4d8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4dc:	0003c400 	andeq	ip, r3, r0, lsl #8
     4e0:	54584500 	ldrbpl	r4, [r8], #-1280
     4e4:	5f353149 	svcpl	0x00353149
     4e8:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^
     4ec:	61485152 	cmpvs	r8, r2, asr r1
     4f0:	656c646e 	strbvs	r6, [ip, #-1134]!
     4f4:	03d80072 	bicseq	r0, r8, #114	; 0x72
     4f8:	54520000 	ldrbpl	r0, [r2]
     4fc:	616c4143 	cmnvs	ip, r3, asr #2
     500:	495f6d72 	ldmdbmi	pc, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^
     504:	61485152 	cmpvs	r8, r2, asr r1
     508:	656c646e 	strbvs	r6, [ip, #-1134]!
     50c:	03ec0072 	mvneq	r0, #114	; 0x72
     510:	53550000 	cmppl	r5, #0	; 0x0
     514:	6b615742 	blvs	1856224 <__Stack_Size+0x1855e24>
     518:	5f705565 	svcpl	0x00705565
     51c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     520:	6c646e61 	stclvs	14, cr6, [r4], #-388
     524:	00007265 	andeq	r7, r0, r5, ror #4
     528:	54000004 	strpl	r0, [r0], #-4
     52c:	5f384d49 	svcpl	0x00384d49
     530:	5f4b5242 	svcpl	0x004b5242
     534:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     538:	6c646e61 	stclvs	14, cr6, [r4], #-388
     53c:	14007265 	strne	r7, [r0], #-613
     540:	54000004 	strpl	r0, [r0], #-4
     544:	5f384d49 	svcpl	0x00384d49
     548:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^
     54c:	61485152 	cmpvs	r8, r2, asr r1
     550:	656c646e 	strbvs	r6, [ip, #-1134]!
     554:	04280072 	strteq	r0, [r8], #-114
     558:	49540000 	ldmdbmi	r4, {}^
     55c:	545f384d 	ldrbpl	r3, [pc], #2125	; 564 <__Stack_Size+0x164>
     560:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
     564:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^
     568:	61485152 	cmpvs	r8, r2, asr r1
     56c:	656c646e 	strbvs	r6, [ip, #-1134]!
     570:	043c0072 	ldrteq	r0, [ip], #-114
     574:	49540000 	ldmdbmi	r4, {}^
     578:	435f384d 	cmpmi	pc, #5046272	; 0x4d0000
     57c:	52495f43 	subpl	r5, r9, #268	; 0x10c
     580:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     584:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     588:	00045000 	andeq	r5, r4, r0
     58c:	43444100 	movtmi	r4, #16640	; 0x4100
     590:	52495f33 	subpl	r5, r9, #204	; 0xcc
     594:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     598:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     59c:	00046400 	andeq	r6, r4, r0, lsl #8
     5a0:	4d534600 	ldclmi	6, cr4, [r3]
     5a4:	52495f43 	subpl	r5, r9, #268	; 0x10c
     5a8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5ac:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5b0:	00047800 	andeq	r7, r4, r0, lsl #16
     5b4:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
     5b8:	52495f4f 	subpl	r5, r9, #316	; 0x13c
     5bc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5c0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5c4:	00048c00 	andeq	r8, r4, r0, lsl #24
     5c8:	4d495400 	cfstrdmi	mvd5, [r9]
     5cc:	52495f35 	subpl	r5, r9, #212	; 0xd4
     5d0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5d4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5d8:	0004a000 	andeq	sl, r4, r0
     5dc:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     5e0:	52495f33 	subpl	r5, r9, #204	; 0xcc
     5e4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5e8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5ec:	0004b400 	andeq	fp, r4, r0, lsl #8
     5f0:	52415500 	subpl	r5, r1, #0	; 0x0
     5f4:	495f3454 	ldmdbmi	pc, {r2, r4, r6, sl, ip, sp}^
     5f8:	61485152 	cmpvs	r8, r2, asr r1
     5fc:	656c646e 	strbvs	r6, [ip, #-1134]!
     600:	04c80072 	strbeq	r0, [r8], #114
     604:	41550000 	cmpmi	r5, r0
     608:	5f355452 	svcpl	0x00355452
     60c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     610:	6c646e61 	stclvs	14, cr6, [r4], #-388
     614:	dc007265 	sfmle	f7, 4, [r0], {101}
     618:	54000004 	strpl	r0, [r0], #-4
     61c:	5f364d49 	svcpl	0x00364d49
     620:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     624:	6c646e61 	stclvs	14, cr6, [r4], #-388
     628:	f0007265 	undefined instruction 0xf0007265
     62c:	54000004 	strpl	r0, [r0], #-4
     630:	5f374d49 	svcpl	0x00374d49
     634:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     638:	6c646e61 	stclvs	14, cr6, [r4], #-388
     63c:	04007265 	streq	r7, [r0], #-613
     640:	44000005 	strmi	r0, [r0], #-5
     644:	5f32414d 	svcpl	0x0032414d
     648:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     64c:	316c656e 	cmncc	ip, lr, ror #10
     650:	5152495f 	cmppl	r2, pc, asr r9
     654:	646e6148 	strbtvs	r6, [lr], #-328
     658:	0072656c 	rsbseq	r6, r2, ip, ror #10
     65c:	00000518 	andeq	r0, r0, r8, lsl r5
     660:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     664:	6168435f 	cmnvs	r8, pc, asr r3
     668:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     66c:	52495f32 	subpl	r5, r9, #200	; 0xc8
     670:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     674:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     678:	00052c00 	andeq	r2, r5, r0, lsl #24
     67c:	414d4400 	cmpmi	sp, r0, lsl #8
     680:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     684:	656e6e61 	strbvs	r6, [lr, #-3681]!
     688:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^
     68c:	61485152 	cmpvs	r8, r2, asr r1
     690:	656c646e 	strbvs	r6, [ip, #-1134]!
     694:	05400072 	strbeq	r0, [r0, #-114]
     698:	4d440000 	stclmi	0, cr0, [r4]
     69c:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     6a0:	6e6e6168 	powvsez	f6, f6, #0.0
     6a4:	5f346c65 	svcpl	0x00346c65
     6a8:	52495f35 	subpl	r5, r9, #212	; 0xd4
     6ac:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6b0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6b4:	00055400 	andeq	r5, r5, r0, lsl #8
     6b8:	41535500 	cmpmi	r3, r0, lsl #10
     6bc:	5f335452 	svcpl	0x00335452
     6c0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6c4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6c8:	6a007265 	bvs	1d064 <__Stack_Size+0x1cc64>
     6cc:	55000005 	strpl	r0, [r0, #-5]
     6d0:	54524153 	ldrbpl	r4, [r2], #-339
     6d4:	52495f31 	subpl	r5, r9, #196	; 0xc4
     6d8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6dc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6e0:	00058000 	andeq	r8, r5, r0
     6e4:	4d495400 	cfstrdmi	mvd5, [r9]
     6e8:	52495f32 	subpl	r5, r9, #200	; 0xc8
     6ec:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6f0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6f4:	00059600 	andeq	r9, r5, r0, lsl #12
     6f8:	73795300 	cmnvc	r9, #0	; 0x0
     6fc:	6b636954 	blvs	18dac54 <__Stack_Size+0x18da854>
     700:	646e6148 	strbtvs	r6, [lr], #-328
     704:	0072656c 	rsbseq	r6, r2, ip, ror #10
     708:	00000000 	andeq	r0, r0, r0
     70c:	0000007c 	andeq	r0, r0, ip, ror r0
     710:	0b200002 	bleq	800720 <__Stack_Size+0x800320>
     714:	05280000 	streq	r0, [r8]!
     718:	048f0000 	streq	r0, [pc], #0	; 720 <__Stack_Size+0x320>
     71c:	6e490000 	cdpvs	0, 4, cr0, cr9, cr0, {0}
     720:	545f7469 	ldrbpl	r7, [pc], #1129	; 728 <__Stack_Size+0x328>
     724:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
     728:	04a10032 	strteq	r0, [r1], #50
     72c:	79530000 	ldmdbvc	r3, {}^
     730:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     734:	6f435f6b 	svcvs	0x00435f6b
     738:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     73c:	74617275 	strbtvc	r7, [r1], #-629
     740:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     744:	000004b6 	strheq	r0, [r0], -r6
     748:	4f495047 	svcmi	0x00495047
     74c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     750:	75676966 	strbvc	r6, [r7, #-2406]!
     754:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     758:	de006e6f 	cdple	14, 0, cr6, cr0, cr15, {3}
     75c:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
     760:	5f434956 	svcpl	0x00434956
     764:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     768:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     76c:	6f697461 	svcvs	0x00697461
     770:	0506006e 	streq	r0, [r6, #-110]
     774:	43520000 	cmpmi	r2, #0	; 0x0
     778:	6f435f43 	svcvs	0x00435f43
     77c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     780:	74617275 	strbtvc	r7, [r1], #-629
     784:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     788:	00000000 	andeq	r0, r0, r0
     78c:	000000f1 	strdeq	r0, [r0], -r1
     790:	10480002 	subne	r0, r8, r2
     794:	041d0000 	ldreq	r0, [sp]
     798:	01ed0000 	mvneq	r0, r0
     79c:	5f5f0000 	svcpl	0x005f0000
     7a0:	635f4350 	cmpvs	pc, #1073741825	; 0x40000001
     7a4:	525f6d6f 	subspl	r6, pc, #7104	; 0x1bc0
     7a8:	53495f58 	movtpl	r5, #40792	; 0x9f58
     7ac:	02010052 	andeq	r0, r1, #82	; 0x52
     7b0:	44750000 	ldrbtmi	r0, [r5]
     7b4:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     7b8:	00022a00 	andeq	r2, r2, r0, lsl #20
     7bc:	65446d00 	strbvs	r6, [r4, #-3328]
     7c0:	0079616c 	rsbseq	r6, r9, ip, ror #2
     7c4:	00000253 	andeq	r0, r0, r3, asr r2
     7c8:	42447854 	submi	r7, r4, #5505024	; 0x540000
     7cc:	5f657479 	svcpl	0x00657479
     7d0:	7c004350 	stcvc	3, cr4, [r0], {80}
     7d4:	54000002 	strpl	r0, [r0], #-2
     7d8:	6f574478 	svcvs	0x00574478
     7dc:	36316472 	undefined
     7e0:	0002a500 	andeq	sl, r2, r0, lsl #10
     7e4:	57785400 	ldrbpl	r5, [r8, -r0, lsl #8]!
     7e8:	4164726f 	cmnmi	r4, pc, ror #4
     7ec:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
     7f0:	0002f500 	andeq	pc, r2, r0, lsl #10
     7f4:	41785400 	cmnmi	r8, r0, lsl #8
     7f8:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
     7fc:	00033e00 	andeq	r3, r3, r0, lsl #28
     800:	44785400 	ldrbtmi	r5, [r8], #-1024
     804:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     808:	6700676e 	strvs	r6, [r0, -lr, ror #14]
     80c:	55000003 	strpl	r0, [r0, #-3]
     810:	54524153 	ldrbpl	r4, [r2], #-339
     814:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     818:	75676966 	strbvc	r6, [r7, #-2406]!
     81c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     820:	ad006e6f 	stcge	14, cr6, [r0, #-444]
     824:	67000003 	strvs	r0, [r0, -r3]
     828:	6d695477 	cfstrdvs	mvd5, [r9, #-476]!
     82c:	44676e69 	strbtmi	r6, [r7], #-3689
     830:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     834:	0003bf00 	andeq	fp, r3, r0, lsl #30
     838:	31776700 	cmncc	r7, r0, lsl #14
     83c:	6f43736d 	svcvs	0x0043736d
     840:	65746e75 	ldrbvs	r6, [r4, #-3701]!
     844:	03e10072 	mvneq	r0, #114	; 0x72
     848:	43500000 	cmpmi	r0, #0	; 0x0
     84c:	5f58525f 	svcpl	0x0058525f
     850:	5f6d6f63 	svcpl	0x006d6f63
     854:	00667562 	rsbeq	r7, r6, r2, ror #10
     858:	000003f8 	strdeq	r0, [r0], -r8
     85c:	645f4350 	ldrbvs	r4, [pc], #848	; 864 <__Stack_Size+0x464>
     860:	5f617461 	svcpl	0x00617461
     864:	00796472 	rsbseq	r6, r9, r2, ror r4
     868:	0000040a 	andeq	r0, r0, sl, lsl #8
     86c:	525f4350 	subspl	r4, pc, #1073741825	; 0x40000001
     870:	75625f58 	strbvc	r5, [r2, #-3928]!
     874:	695f6666 	ldmdbvs	pc, {r1, r2, r5, r6, r9, sl, sp, lr}^
     878:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
     87c:	00000000 	andeq	r0, r0, r0
     880:	0000c800 	andeq	ip, r0, r0, lsl #16
     884:	65000200 	strvs	r0, [r0, #-512]
     888:	1e000014 	mcrne	0, 0, r0, cr0, cr4, {0}
     88c:	5b000004 	blpl	8a4 <__Stack_Size+0x4a4>
     890:	55000002 	strpl	r0, [r0, #-2]
     894:	54524153 	ldrbpl	r4, [r2], #-339
     898:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     89c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     8a0:	6f697461 	svcvs	0x00697461
     8a4:	0292006e 	addseq	r0, r2, #110	; 0x6e
     8a8:	58440000 	stmdapl	r4, {}^
     8ac:	6e695f4c 	cdpvs	15, 6, cr5, cr9, cr12, {2}
     8b0:	bb007469 	bllt	1da5c <__Stack_Size+0x1d65c>
     8b4:	44000002 	strmi	r0, [r0], #-2
     8b8:	525f4c58 	subspl	r4, pc, #22528	; 0x5800
     8bc:	6e695f58 	mcrvs	15, 3, r5, cr9, cr8, {2}
     8c0:	72726574 	rsbsvc	r6, r2, #486539264	; 0x1d000000
     8c4:	00747075 	rsbseq	r7, r4, r5, ror r0
     8c8:	000002d0 	ldrdeq	r0, [r0], -r0
     8cc:	5f4c5844 	svcpl	0x004c5844
     8d0:	f9005854 	undefined instruction 0xf9005854
     8d4:	44000002 	strmi	r0, [r0], #-2
     8d8:	725f4c58 	subsvc	r4, pc, #22528	; 0x5800
     8dc:	5f646165 	svcpl	0x00646165
     8e0:	65747962 	ldrbvs	r7, [r4, #-2402]!
     8e4:	00034d00 	andeq	r4, r3, r0, lsl #26
     8e8:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     8ec:	6e65735f 	mcrvs	3, 3, r7, cr5, cr15, {2}
     8f0:	6f775f64 	svcvs	0x00775f64
     8f4:	c0006472 	andgt	r6, r0, r2, ror r4
     8f8:	44000003 	strmi	r0, [r0], #-3
     8fc:	525f4c58 	subspl	r4, pc, #22528	; 0x5800
     900:	6f635f58 	svcvs	0x00635f58
     904:	75625f6d 	strbvc	r5, [r2, #-3949]!
     908:	03e70066 	mvneq	r0, #102	; 0x66
     90c:	58440000 	stmdapl	r4, {}^
     910:	58545f4c 	ldmdapl	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     914:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     918:	6675625f 	undefined
     91c:	0003f900 	andeq	pc, r3, r0, lsl #18
     920:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     924:	5f58525f 	svcpl	0x0058525f
     928:	66667562 	strbtvs	r7, [r6], -r2, ror #10
     92c:	646e695f 	strbtvs	r6, [lr], #-2399
     930:	0b007865 	bleq	1eacc <__Stack_Size+0x1e6cc>
     934:	44000004 	strmi	r0, [r0], #-4
     938:	545f4c58 	ldrbpl	r4, [pc], #3160	; 940 <__Stack_Size+0x540>
     93c:	75625f58 	strbvc	r5, [r2, #-3928]!
     940:	695f6666 	ldmdbvs	pc, {r1, r2, r5, r6, r9, sl, sp, lr}^
     944:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
     948:	00000000 	andeq	r0, r0, r0
     94c:	00008000 	andeq	r8, r0, r0
     950:	83000200 	movwhi	r0, #512	; 0x200
     954:	69000018 	stmdbvs	r0, {r3, r4}
     958:	5d000001 	stcpl	0, cr0, [r0, #-4]
     95c:	69000000 	stmdbvs	r0, {}
     960:	5f74696e 	svcpl	0x0074696e
     964:	6f746f6d 	svcvs	0x00746f6d
     968:	6f007372 	svcvs	0x00007372
     96c:	6d000000 	stcvs	0, cr0, [r0]
     970:	5f65766f 	svcpl	0x0065766f
     974:	68676972 	stmdavs	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     978:	00980074 	addseq	r0, r8, r4, ror r0
     97c:	6f6d0000 	svcvs	0x006d0000
     980:	6c5f6576 	cfldr64vs	mvdx6, [pc], {118}
     984:	00746665 	rsbseq	r6, r4, r5, ror #12
     988:	000000c1 	andeq	r0, r0, r1, asr #1
     98c:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     990:	6361625f 	cmnvs	r1, #-268435451	; 0xf0000005
     994:	7261776b 	rsbvc	r7, r1, #28049408	; 0x1ac0000
     998:	00f50064 	rscseq	r0, r5, r4, rrx
     99c:	6f6d0000 	svcvs	0x006d0000
     9a0:	665f6576 	undefined
     9a4:	6177726f 	cmnvs	r7, pc, ror #4
     9a8:	2d006472 	cfstrscs	mvf6, [r0, #-456]
     9ac:	73000001 	movwvc	r0, #1	; 0x1
     9b0:	495f7465 	ldmdbmi	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^
     9b4:	6f705f52 	svcvs	0x00705f52
     9b8:	69746973 	ldmdbvs	r4!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
     9bc:	56006e6f 	strpl	r6, [r0], -pc, ror #28
     9c0:	6f000001 	svcvs	0x00000001
     9c4:	735f646c 	cmpvc	pc, #1811939328	; 0x6c000000
     9c8:	64656570 	strbtvs	r6, [r5], #-1392
     9cc:	00000000 	andeq	r0, r0, r0
     9d0:	00003400 	andeq	r3, r0, r0, lsl #8
     9d4:	ec000200 	sfm	f0, 4, [r0], {0}
     9d8:	a5000019 	strge	r0, [r0, #-25]
     9dc:	af000003 	svcge	0x00000003
     9e0:	69000002 	stmdbvs	r0, {r1}
     9e4:	72655a73 	rsbvc	r5, r5, #471040	; 0x73000
     9e8:	02cc006f 	sbceq	r0, ip, #111	; 0x6f
     9ec:	6e690000 	cdpvs	0, 6, cr0, cr9, cr0, {0}
     9f0:	415f7469 	cmpmi	pc, r9, ror #8
     9f4:	f3004344 	vcgt.u8	q2, q0, q2
     9f8:	73000002 	movwvc	r0, #2	; 0x2
     9fc:	6c706d61 	ldclvs	13, cr6, [r0], #-388
     a00:	43444165 	movtmi	r4, #16741	; 0x4165
     a04:	00000000 	andeq	r0, r0, r0
     a08:	0003fd00 	andeq	pc, r3, r0, lsl #26
     a0c:	91000200 	tstls	r0, r0, lsl #4
     a10:	1f00001d 	svcne	0x0000001d
     a14:	5400000b 	strpl	r0, [r0], #-11
     a18:	41000002 	tstmi	r0, r2
     a1c:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     a20:	0074696e 	rsbseq	r6, r4, lr, ror #18
     a24:	000002ac 	andeq	r0, r0, ip, lsr #5
     a28:	5f434441 	svcpl	0x00434441
     a2c:	75727453 	ldrbvc	r7, [r2, #-1107]!
     a30:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
     a34:	d1007469 	tstle	r0, r9, ror #8
     a38:	41000002 	tstmi	r0, r2
     a3c:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     a40:	0600646d 	streq	r6, [r0], -sp, ror #8
     a44:	41000003 	tstmi	r0, r3
     a48:	445f4344 	ldrbmi	r4, [pc], #836	; a50 <__Stack_Size+0x650>
     a4c:	6d43414d 	stfvse	f4, [r3, #-308]
     a50:	033b0064 	teqeq	fp, #100	; 0x64
     a54:	44410000 	strbmi	r0, [r1]
     a58:	54495f43 	strbpl	r5, [r9], #-3907
     a5c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     a60:	8e006769 	cdphi	7, 0, cr6, cr0, cr9, {3}
     a64:	41000003 	tstmi	r0, r3
     a68:	525f4344 	subspl	r4, pc, #268435457	; 0x10000001
     a6c:	74657365 	strbtvc	r7, [r5], #-869
     a70:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     a74:	74617262 	strbtvc	r7, [r1], #-610
     a78:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     a7c:	000003b5 	strheq	r0, [r0], -r5
     a80:	5f434441 	svcpl	0x00434441
     a84:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
     a88:	74657365 	strbtvc	r7, [r5], #-869
     a8c:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     a90:	74617262 	strbtvc	r7, [r1], #-610
     a94:	536e6f69 	cmnpl	lr, #420	; 0x1a4
     a98:	75746174 	ldrbvc	r6, [r4, #-372]!
     a9c:	03ee0073 	mvneq	r0, #115	; 0x73
     aa0:	44410000 	strbmi	r0, [r1]
     aa4:	74535f43 	ldrbvc	r5, [r3], #-3907
     aa8:	43747261 	cmnmi	r4, #268435462	; 0x10000006
     aac:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
     ab0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     ab4:	15006e6f 	strne	r6, [r0, #-3695]
     ab8:	41000004 	tstmi	r0, r4
     abc:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     ac0:	61437465 	cmpvs	r3, r5, ror #8
     ac4:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
     ac8:	6f697461 	svcvs	0x00697461
     acc:	6174536e 	cmnvs	r4, lr, ror #6
     ad0:	00737574 	rsbseq	r7, r3, r4, ror r5
     ad4:	0000044e 	andeq	r0, r0, lr, asr #8
     ad8:	5f434441 	svcpl	0x00434441
     adc:	74666f53 	strbtvc	r6, [r6], #-3923
     ae0:	65726177 	ldrbvs	r6, [r2, #-375]!
     ae4:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     ae8:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     aec:	646d4376 	strbtvs	r4, [sp], #-886
     af0:	00048300 	andeq	r8, r4, r0, lsl #6
     af4:	43444100 	movtmi	r4, #16640	; 0x4100
     af8:	7465475f 	strbtvc	r4, [r5], #-1887
     afc:	74666f53 	strbtvc	r6, [r6], #-3923
     b00:	65726177 	ldrbvs	r6, [r2, #-375]!
     b04:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     b08:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     b0c:	61745376 	cmnvs	r4, r6, ror r3
     b10:	00737574 	rsbseq	r7, r3, r4, ror r5
     b14:	000004bc 	strheq	r0, [r0], -ip
     b18:	5f434441 	svcpl	0x00434441
     b1c:	63736944 	cmnvs	r3, #1114112	; 0x110000
     b20:	65646f4d 	strbvs	r6, [r4, #-3917]!
     b24:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     b28:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     b2c:	746e756f 	strbtvc	r7, [lr], #-1391
     b30:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     b34:	0d006769 	stceq	7, cr6, [r0, #-420]
     b38:	41000005 	tstmi	r0, r5
     b3c:	445f4344 	ldrbmi	r4, [pc], #836	; b44 <__Stack_Size+0x744>
     b40:	4d637369 	stclmi	3, cr7, [r3, #-420]!
     b44:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
     b48:	4200646d 	andmi	r6, r0, #1828716544	; 0x6d000000
     b4c:	41000005 	tstmi	r0, r5
     b50:	525f4344 	subspl	r4, pc, #268435457	; 0x10000001
     b54:	6c756765 	ldclvs	7, cr6, [r5], #-404
     b58:	68437261 	stmdavs	r3, {r0, r5, r6, r9, ip, sp, lr}^
     b5c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     b60:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
     b64:	00676966 	rsbeq	r6, r7, r6, ror #18
     b68:	000005b7 	strheq	r0, [r0], -r7
     b6c:	5f434441 	svcpl	0x00434441
     b70:	65747845 	ldrbvs	r7, [r4, #-2117]!
     b74:	6c616e72 	stclvs	14, cr6, [r1], #-456
     b78:	67697254 	undefined
     b7c:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     b80:	00646d43 	rsbeq	r6, r4, r3, asr #26
     b84:	000005ec 	andeq	r0, r0, ip, ror #11
     b88:	5f434441 	svcpl	0x00434441
     b8c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
     b90:	65766e6f 	ldrbvs	r6, [r6, #-3695]!
     b94:	6f697372 	svcvs	0x00697372
     b98:	6c61566e 	stclvs	6, cr5, [r1], #-440
     b9c:	19006575 	stmdbne	r0, {r0, r2, r4, r5, r6, r8, sl, sp, lr}
     ba0:	41000006 	tstmi	r0, r6
     ba4:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     ba8:	75447465 	strbvc	r7, [r4, #-1125]
     bac:	6f4d6c61 	svcvs	0x004d6c61
     bb0:	6f436564 	svcvs	0x00436564
     bb4:	7265766e 	rsbvc	r7, r5, #115343360	; 0x6e00000
     bb8:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
     bbc:	756c6156 	strbvc	r6, [ip, #-342]!
     bc0:	06310065 	ldrteq	r0, [r1], -r5, rrx
     bc4:	44410000 	strbmi	r0, [r1]
     bc8:	75415f43 	strbvc	r5, [r1, #-3907]
     bcc:	6e496f74 	mcrvs	15, 2, r6, cr9, cr4, {3}
     bd0:	7463656a 	strbtvc	r6, [r3], #-1386
     bd4:	6f436465 	svcvs	0x00436465
     bd8:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     bdc:	06660064 	strbteq	r0, [r6], -r4, rrx
     be0:	44410000 	strbmi	r0, [r1]
     be4:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     be8:	7463656a 	strbtvc	r6, [r3], #-1386
     bec:	69446465 	stmdbvs	r4, {r0, r2, r5, r6, sl, sp, lr}^
     bf0:	6f4d6373 	svcvs	0x004d6373
     bf4:	6d436564 	cfstr64vs	mvdx6, [r3, #-400]
     bf8:	069b0064 	ldreq	r0, [fp], r4, rrx
     bfc:	44410000 	strbmi	r0, [r1]
     c00:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     c04:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     c08:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
     c0c:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
     c10:	7463656a 	strbtvc	r6, [r3], #-1386
     c14:	6f436465 	svcvs	0x00436465
     c18:	6f43766e 	svcvs	0x0043766e
     c1c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     c20:	0006e200 	andeq	lr, r6, r0, lsl #4
     c24:	43444100 	movtmi	r4, #16640	; 0x4100
     c28:	7478455f 	ldrbtvc	r4, [r8], #-1375
     c2c:	616e7265 	cmnvs	lr, r5, ror #4
     c30:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
     c34:	6a6e4967 	bvs	1b931d8 <__Stack_Size+0x1b92dd8>
     c38:	65746365 	ldrbvs	r6, [r4, #-869]!
     c3c:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
     c40:	646d4376 	strbtvs	r4, [sp], #-886
     c44:	00071700 	andeq	r1, r7, r0, lsl #14
     c48:	43444100 	movtmi	r4, #16640	; 0x4100
     c4c:	666f535f 	undefined
     c50:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
     c54:	61745365 	cmnvs	r4, r5, ror #6
     c58:	6e497472 	mcrvs	4, 2, r7, cr9, cr2, {3}
     c5c:	7463656a 	strbtvc	r6, [r3], #-1386
     c60:	6f436465 	svcvs	0x00436465
     c64:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     c68:	074c0064 	strbeq	r0, [ip, -r4, rrx]
     c6c:	44410000 	strbmi	r0, [r1]
     c70:	65475f43 	strbvs	r5, [r7, #-3907]
     c74:	666f5374 	undefined
     c78:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
     c7c:	61745365 	cmnvs	r4, r5, ror #6
     c80:	6e497472 	mcrvs	4, 2, r7, cr9, cr2, {3}
     c84:	7463656a 	strbtvc	r6, [r3], #-1386
     c88:	6f436465 	svcvs	0x00436465
     c8c:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     c90:	61745364 	cmnvs	r4, r4, ror #6
     c94:	00737574 	rsbseq	r7, r3, r4, ror r5
     c98:	00000785 	andeq	r0, r0, r5, lsl #15
     c9c:	5f434441 	svcpl	0x00434441
     ca0:	656a6e49 	strbvs	r6, [sl, #-3657]!
     ca4:	64657463 	strbtvs	r7, [r5], #-1123
     ca8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     cac:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     cb0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     cb4:	08060067 	stmdaeq	r6, {r0, r1, r2, r5, r6}
     cb8:	44410000 	strbmi	r0, [r1]
     cbc:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     cc0:	7463656a 	strbtvc	r6, [r3], #-1386
     cc4:	65536465 	ldrbvs	r6, [r3, #-1125]
     cc8:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
     ccc:	4c726563 	cfldr64mi	mvdx6, [r2], #-396
     cd0:	74676e65 	strbtvc	r6, [r7], #-3685
     cd4:	6e6f4368 	cdpvs	3, 6, cr4, cr15, cr8, {3}
     cd8:	00676966 	rsbeq	r6, r7, r6, ror #18
     cdc:	00000857 	andeq	r0, r0, r7, asr r8
     ce0:	5f434441 	svcpl	0x00434441
     ce4:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
     ce8:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     cec:	4f646574 	svcmi	0x00646574
     cf0:	65736666 	ldrbvs	r6, [r3, #-1638]!
     cf4:	089e0074 	ldmeq	lr, {r2, r4, r5, r6}
     cf8:	44410000 	strbmi	r0, [r1]
     cfc:	65475f43 	strbvs	r5, [r7, #-3907]
     d00:	6a6e4974 	bvs	1b932d8 <__Stack_Size+0x1b92ed8>
     d04:	65746365 	ldrbvs	r6, [r4, #-869]!
     d08:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
     d0c:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
     d10:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
     d14:	65756c61 	ldrbvs	r6, [r5, #-3169]!
     d18:	0008db00 	andeq	sp, r8, r0, lsl #22
     d1c:	43444100 	movtmi	r4, #16640	; 0x4100
     d20:	616e415f 	cmnvs	lr, pc, asr r1
     d24:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
     d28:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
     d2c:	43676f64 	cmnmi	r7, #400	; 0x190
     d30:	2200646d 	andcs	r6, r0, #1828716544	; 0x6d000000
     d34:	41000009 	tstmi	r0, r9
     d38:	415f4344 	cmpmi	pc, r4, asr #6
     d3c:	6f6c616e 	svcvs	0x006c616e
     d40:	74615767 	strbtvc	r5, [r1], #-1895
     d44:	6f646863 	svcvs	0x00646863
     d48:	72685467 	rsbvc	r5, r8, #1728053248	; 0x67000000
     d4c:	6f687365 	svcvs	0x00687365
     d50:	4373646c 	cmnmi	r3, #1811939328	; 0x6c000000
     d54:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     d58:	09650067 	stmdbeq	r5!, {r0, r1, r2, r5, r6}^
     d5c:	44410000 	strbmi	r0, [r1]
     d60:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
     d64:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
     d68:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
     d6c:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
     d70:	676e6953 	undefined
     d74:	6843656c 	stmdavs	r3, {r2, r3, r5, r6, r8, sl, sp, lr}^
     d78:	656e6e61 	strbvs	r6, [lr, #-3681]!
     d7c:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
     d80:	00676966 	rsbeq	r6, r7, r6, ror #18
     d84:	000009ac 	andeq	r0, r0, ip, lsr #19
     d88:	5f434441 	svcpl	0x00434441
     d8c:	706d6554 	rsbvc	r6, sp, r4, asr r5
     d90:	736e6553 	cmnvc	lr, #348127232	; 0x14c00000
     d94:	7256726f 	subsvc	r7, r6, #-268435450	; 0xf0000006
     d98:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
     d9c:	646d4374 	strbtvs	r4, [sp], #-884
     da0:	0009d300 	andeq	sp, r9, r0, lsl #6
     da4:	43444100 	movtmi	r4, #16640	; 0x4100
     da8:	7465475f 	strbtvc	r4, [r5], #-1887
     dac:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     db0:	74617453 	strbtvc	r7, [r1], #-1107
     db4:	1a007375 	bne	1db90 <__Stack_Size+0x1d790>
     db8:	4100000a 	tstmi	r0, sl
     dbc:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     dc0:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     dc4:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     dc8:	000a5100 	andeq	r5, sl, r0, lsl #2
     dcc:	43444100 	movtmi	r4, #16640	; 0x4100
     dd0:	7465475f 	strbtvc	r4, [r5], #-1887
     dd4:	74535449 	ldrbvc	r5, [r3], #-1097
     dd8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     ddc:	000ab600 	andeq	fp, sl, r0, lsl #12
     de0:	43444100 	movtmi	r4, #16640	; 0x4100
     de4:	656c435f 	strbvs	r4, [ip, #-863]!
     de8:	54497261 	strbpl	r7, [r9], #-609
     dec:	646e6550 	strbtvs	r6, [lr], #-1360
     df0:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
     df4:	f9007469 	undefined instruction 0xf9007469
     df8:	4100000a 	tstmi	r0, sl
     dfc:	445f4344 	ldrbmi	r4, [pc], #836	; e04 <__Stack_Size+0xa04>
     e00:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     e04:	00000074 	andeq	r0, r0, r4, ror r0
     e08:	026a0000 	rsbeq	r0, sl, #0	; 0x0
     e0c:	00020000 	andeq	r0, r2, r0
     e10:	000028b0 	strheq	r2, [r0], -r0
     e14:	0000073a 	andeq	r0, r0, sl, lsr r7
     e18:	00000237 	andeq	r0, r0, r7, lsr r2
     e1c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     e20:	65535f48 	ldrbvs	r5, [r3, #-3912]
     e24:	74614c74 	strbtvc	r4, [r1], #-3188
     e28:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     e2c:	00025e00 	andeq	r5, r2, r0, lsl #28
     e30:	414c4600 	cmpmi	ip, r0, lsl #12
     e34:	485f4853 	ldmdami	pc, {r0, r1, r4, r6, fp, lr}^
     e38:	43666c61 	cmnmi	r6, #24832	; 0x6100
     e3c:	656c6379 	strbvs	r6, [ip, #-889]!
     e40:	65636341 	strbvs	r6, [r3, #-833]!
     e44:	6d437373 	stclvs	3, cr7, [r3, #-460]
     e48:	02850064 	addeq	r0, r5, #100	; 0x64
     e4c:	4c460000 	marmi	acc0, r0, r6
     e50:	5f485341 	svcpl	0x00485341
     e54:	66657250 	undefined
     e58:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
     e5c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     e60:	6d437265 	sfmvs	f7, 2, [r3, #-404]
     e64:	02ac0064 	adceq	r0, ip, #100	; 0x64
     e68:	4c460000 	marmi	acc0, r0, r6
     e6c:	5f485341 	svcpl	0x00485341
     e70:	6f6c6e55 	svcvs	0x006c6e55
     e74:	bf006b63 	svclt	0x00006b63
     e78:	46000002 	strmi	r0, [r0], -r2
     e7c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     e80:	636f4c5f 	cmnvs	pc, #24320	; 0x5f00
     e84:	02d2006b 	sbcseq	r0, r2, #107	; 0x6b
     e88:	4c460000 	marmi	acc0, r0, r6
     e8c:	5f485341 	svcpl	0x00485341
     e90:	55746547 	ldrbpl	r6, [r4, #-1351]!
     e94:	4f726573 	svcmi	0x00726573
     e98:	6f697470 	svcvs	0x00697470
     e9c:	7479426e 	ldrbtvc	r4, [r9], #-622
     ea0:	02ea0065 	rsceq	r0, sl, #101	; 0x65
     ea4:	4c460000 	marmi	acc0, r0, r6
     ea8:	5f485341 	svcpl	0x00485341
     eac:	57746547 	ldrbpl	r6, [r4, -r7, asr #10]!
     eb0:	65746972 	ldrbvs	r6, [r4, #-2418]!
     eb4:	746f7250 	strbtvc	r7, [pc], #592	; ebc <__Stack_Size+0xabc>
     eb8:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     ebc:	704f6e6f 	subvc	r6, pc, pc, ror #28
     ec0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     ec4:	65747942 	ldrbvs	r7, [r4, #-2370]!
     ec8:	00030200 	andeq	r0, r3, r0, lsl #4
     ecc:	414c4600 	cmpmi	ip, r0, lsl #12
     ed0:	475f4853 	undefined
     ed4:	65527465 	ldrbvs	r7, [r2, #-1125]
     ed8:	754f6461 	strbvc	r6, [pc, #-1121]	; a7f <__Stack_Size+0x67f>
     edc:	6f725074 	svcvs	0x00725074
     ee0:	74636574 	strbtvc	r6, [r3], #-1396
     ee4:	536e6f69 	cmnpl	lr, #420	; 0x1a4
     ee8:	75746174 	ldrbvc	r6, [r4, #-372]!
     eec:	032b0073 	teqeq	fp, #115	; 0x73
     ef0:	4c460000 	marmi	acc0, r0, r6
     ef4:	5f485341 	svcpl	0x00485341
     ef8:	50746547 	rsbspl	r6, r4, r7, asr #10
     efc:	65666572 	strbvs	r6, [r6, #-1394]!
     f00:	42686374 	rsbmi	r6, r8, #-805306367	; 0xd0000001
     f04:	65666675 	strbvs	r6, [r6, #-1653]!
     f08:	61745372 	cmnvs	r4, r2, ror r3
     f0c:	00737574 	rsbseq	r7, r3, r4, ror r5
     f10:	00000354 	andeq	r0, r0, r4, asr r3
     f14:	53414c46 	movtpl	r4, #7238	; 0x1c46
     f18:	54495f48 	strbpl	r5, [r9], #-3912
     f1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     f20:	89006769 	stmdbhi	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
     f24:	46000003 	strmi	r0, [r0], -r3
     f28:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f2c:	7465475f 	strbtvc	r4, [r5], #-1887
     f30:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     f34:	74617453 	strbtvc	r7, [r1], #-1107
     f38:	c6007375 	undefined
     f3c:	46000003 	strmi	r0, [r0], -r3
     f40:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f44:	656c435f 	strbvs	r4, [ip, #-863]!
     f48:	6c467261 	sfmvs	f7, 2, [r6], {97}
     f4c:	ed006761 	stc	7, cr6, [r0, #-388]
     f50:	46000003 	strmi	r0, [r0], -r3
     f54:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f58:	7465475f 	strbtvc	r4, [r5], #-1887
     f5c:	74617453 	strbtvc	r7, [r1], #-1107
     f60:	0a007375 	beq	1dd3c <__Stack_Size+0x1d93c>
     f64:	46000004 	strmi	r0, [r0], -r4
     f68:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f6c:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     f70:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
     f74:	7473614c 	ldrbtvc	r6, [r3], #-332
     f78:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
     f7c:	6f697461 	svcvs	0x00697461
     f80:	049d006e 	ldreq	r0, [sp], #110
     f84:	4c460000 	marmi	acc0, r0, r6
     f88:	5f485341 	svcpl	0x00485341
     f8c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
     f90:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     f94:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     f98:	6f436574 	svcvs	0x00436574
     f9c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     fa0:	0004fc00 	andeq	pc, r4, r0, lsl #24
     fa4:	414c4600 	cmpmi	ip, r0, lsl #12
     fa8:	525f4853 	subspl	r4, pc, #5439488	; 0x530000
     fac:	4f646165 	svcmi	0x00646165
     fb0:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
     fb4:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     fb8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     fbc:	00053b00 	andeq	r3, r5, r0, lsl #22
     fc0:	414c4600 	cmpmi	ip, r0, lsl #12
     fc4:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 779 <__Stack_Size+0x379>
     fc8:	6c62616e 	stfvse	f6, [r2], #-440
     fcc:	69725765 	ldmdbvs	r2!, {r0, r2, r5, r6, r8, r9, sl, ip, lr}^
     fd0:	72506574 	subsvc	r6, r0, #486539264	; 0x1d000000
     fd4:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     fd8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     fdc:	0005ba00 	andeq	fp, r5, r0, lsl #20
     fe0:	414c4600 	cmpmi	ip, r0, lsl #12
     fe4:	505f4853 	subspl	r4, pc, r3, asr r8
     fe8:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
     fec:	704f6d61 	subvc	r6, pc, r1, ror #26
     ff0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     ff4:	65747942 	ldrbvs	r7, [r4, #-2370]!
     ff8:	61746144 	cmnvs	r4, r4, asr #2
     ffc:	00060900 	andeq	r0, r6, r0, lsl #18
    1000:	414c4600 	cmpmi	ip, r0, lsl #12
    1004:	505f4853 	subspl	r4, pc, r3, asr r8
    1008:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    100c:	61486d61 	cmpvs	r8, r1, ror #26
    1010:	6f57666c 	svcvs	0x0057666c
    1014:	58006472 	stmdapl	r0, {r1, r4, r5, r6, sl, sp, lr}
    1018:	46000006 	strmi	r0, [r0], -r6
    101c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1020:	6f72505f 	svcvs	0x0072505f
    1024:	6d617267 	sfmvs	f7, 2, [r1, #-412]!
    1028:	64726f57 	ldrbtvs	r6, [r2], #-3927
    102c:	0006a700 	andeq	sl, r6, r0, lsl #14
    1030:	414c4600 	cmpmi	ip, r0, lsl #12
    1034:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 7e9 <__Stack_Size+0x3e9>
    1038:	65736172 	ldrbvs	r6, [r3, #-370]!
    103c:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    1040:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1044:	00736574 	rsbseq	r6, r3, r4, ror r5
    1048:	000006d4 	ldrdeq	r0, [r0], -r4
    104c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1050:	72455f48 	subvc	r5, r5, #288	; 0x120
    1054:	41657361 	cmnmi	r5, r1, ror #6
    1058:	61506c6c 	cmpvs	r0, ip, ror #24
    105c:	00736567 	rsbseq	r6, r3, r7, ror #10
    1060:	00000701 	andeq	r0, r0, r1, lsl #14
    1064:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1068:	72455f48 	subvc	r5, r5, #288	; 0x120
    106c:	50657361 	rsbpl	r7, r5, r1, ror #6
    1070:	00656761 	rsbeq	r6, r5, r1, ror #14
    1074:	00000000 	andeq	r0, r0, r0
    1078:	00000177 	andeq	r0, r0, r7, ror r1
    107c:	2fea0002 	svccs	0x00ea0002
    1080:	06480000 	strbeq	r0, [r8], -r0
    1084:	022b0000 	eoreq	r0, fp, #0	; 0x0
    1088:	50470000 	subpl	r0, r7, r0
    108c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
    1090:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1094:	000002bb 	strheq	r0, [r0], -fp
    1098:	4f495047 	svcmi	0x00495047
    109c:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    10a0:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    10a4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    10a8:	000002e0 	andeq	r0, r0, r0, ror #5
    10ac:	4f495047 	svcmi	0x00495047
    10b0:	6165525f 	cmnvs	r5, pc, asr r2
    10b4:	706e4964 	rsbvc	r4, lr, r4, ror #18
    10b8:	61447475 	cmpvs	r4, r5, ror r4
    10bc:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
    10c0:	03230074 	teqeq	r3, #116	; 0x74
    10c4:	50470000 	subpl	r0, r7, r0
    10c8:	525f4f49 	subspl	r4, pc, #292	; 0x124
    10cc:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    10d0:	7475706e 	ldrbtvc	r7, [r5], #-110
    10d4:	61746144 	cmnvs	r4, r4, asr #2
    10d8:	00035000 	andeq	r5, r3, r0
    10dc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    10e0:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    10e4:	754f6461 	strbvc	r6, [pc, #-1121]	; c8b <__Stack_Size+0x88b>
    10e8:	74757074 	ldrbtvc	r7, [r5], #-116
    10ec:	61746144 	cmnvs	r4, r4, asr #2
    10f0:	00746942 	rsbseq	r6, r4, r2, asr #18
    10f4:	00000397 	muleq	r0, r7, r3
    10f8:	4f495047 	svcmi	0x00495047
    10fc:	6165525f 	cmnvs	r5, pc, asr r2
    1100:	74754f64 	ldrbtvc	r4, [r5], #-3940
    1104:	44747570 	ldrbtmi	r7, [r4], #-1392
    1108:	00617461 	rsbeq	r7, r1, r1, ror #8
    110c:	000003c4 	andeq	r0, r0, r4, asr #7
    1110:	4f495047 	svcmi	0x00495047
    1114:	7465535f 	strbtvc	r5, [r5], #-863
    1118:	73746942 	cmnvc	r4, #1081344	; 0x108000
    111c:	0003f900 	andeq	pc, r3, r0, lsl #18
    1120:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1124:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    1128:	42746573 	rsbsmi	r6, r4, #482344960	; 0x1cc00000
    112c:	00737469 	rsbseq	r7, r3, r9, ror #8
    1130:	0000042e 	andeq	r0, r0, lr, lsr #8
    1134:	4f495047 	svcmi	0x00495047
    1138:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    113c:	69426574 	stmdbvs	r2, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1140:	04710074 	ldrbteq	r0, [r1], #-116
    1144:	50470000 	subpl	r0, r7, r0
    1148:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    114c:	65746972 	ldrbvs	r6, [r4, #-2418]!
    1150:	0004a600 	andeq	sl, r4, r0, lsl #12
    1154:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1158:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    115c:	636f4c6e 	cmnvs	pc, #28160	; 0x6e00
    1160:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1164:	00676966 	rsbeq	r6, r7, r6, ror #18
    1168:	000004e9 	andeq	r0, r0, r9, ror #9
    116c:	4f495047 	svcmi	0x00495047
    1170:	6576455f 	ldrbvs	r4, [r6, #-1375]!
    1174:	754f746e 	strbvc	r7, [pc, #-1134]	; d0e <__Stack_Size+0x90e>
    1178:	74757074 	ldrbtvc	r7, [r5], #-116
    117c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1180:	30006769 	andcc	r6, r0, r9, ror #14
    1184:	47000005 	strmi	r0, [r0, -r5]
    1188:	5f4f4950 	svcpl	0x004f4950
    118c:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1190:	74754f74 	ldrbtvc	r4, [r5], #-3956
    1194:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    1198:	5700646d 	strpl	r6, [r0, -sp, ror #8]
    119c:	47000005 	strmi	r0, [r0, -r5]
    11a0:	5f4f4950 	svcpl	0x004f4950
    11a4:	526e6950 	rsbpl	r6, lr, #1310720	; 0x140000
    11a8:	70616d65 	rsbvc	r6, r1, r5, ror #26
    11ac:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    11b0:	c6006769 	strgt	r6, [r0], -r9, ror #14
    11b4:	47000005 	strmi	r0, [r0, -r5]
    11b8:	5f4f4950 	svcpl	0x004f4950
    11bc:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    11c0:	656e694c 	strbvs	r6, [lr, #-2380]!
    11c4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    11c8:	0d006769 	stceq	7, cr6, [r0, #-420]
    11cc:	47000006 	strmi	r0, [r0, -r6]
    11d0:	5f4f4950 	svcpl	0x004f4950
    11d4:	4f494641 	svcmi	0x00494641
    11d8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    11dc:	22007469 	andcs	r7, r0, #1761607680	; 0x69000000
    11e0:	47000006 	strmi	r0, [r0, -r6]
    11e4:	5f4f4950 	svcpl	0x004f4950
    11e8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    11ec:	00007469 	andeq	r7, r0, r9, ror #8
    11f0:	5c000000 	stcpl	0, cr0, [r0], {0}
    11f4:	02000003 	andeq	r0, r0, #3	; 0x3
    11f8:	00363200 	eorseq	r3, r6, r0, lsl #4
    11fc:	0008e700 	andeq	lr, r8, r0, lsl #14
    1200:	00031000 	andeq	r1, r3, r0
    1204:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1208:	65445f43 	strbvs	r5, [r4, #-3907]
    120c:	74696e49 	strbtvc	r6, [r9], #-3657
    1210:	00033500 	andeq	r3, r3, r0, lsl #10
    1214:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1218:	43535f43 	cmpmi	r3, #268	; 0x10c
    121c:	49654442 	stmdbmi	r5!, {r1, r6, sl, lr}^
    1220:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1224:	00000358 	andeq	r0, r0, r8, asr r3
    1228:	4349564e 	movtmi	r5, #38478	; 0x964e
    122c:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
    1230:	7469726f 	strbtvc	r7, [r9], #-623
    1234:	6f724779 	svcvs	0x00724779
    1238:	6f437075 	svcvs	0x00437075
    123c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1240:	00037f00 	andeq	r7, r3, r0, lsl #30
    1244:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1248:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    124c:	f1007469 	undefined instruction 0xf1007469
    1250:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
    1254:	5f434956 	svcpl	0x00434956
    1258:	75727453 	ldrbvc	r7, [r2, #-1107]!
    125c:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1260:	16007469 	strne	r7, [r0], -r9, ror #8
    1264:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
    1268:	5f434956 	svcpl	0x00434956
    126c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1270:	65727275 	ldrbvs	r7, [r2, #-629]!
    1274:	6550746e 	ldrbvs	r7, [r0, #-1134]
    1278:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    127c:	51524967 	cmppl	r2, r7, ror #18
    1280:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1284:	006c656e 	rsbeq	r6, ip, lr, ror #10
    1288:	0000042e 	andeq	r0, r0, lr, lsr #8
    128c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1290:	7465475f 	strbtvc	r4, [r5], #-1887
    1294:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1298:	6e6e6168 	powvsez	f6, f6, #0.0
    129c:	65506c65 	ldrbvs	r6, [r0, #-3173]
    12a0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    12a4:	74694267 	strbtvc	r4, [r9], #-615
    12a8:	74617453 	strbtvc	r7, [r1], #-1107
    12ac:	75007375 	strvc	r7, [r0, #-885]
    12b0:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
    12b4:	5f434956 	svcpl	0x00434956
    12b8:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    12bc:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    12c0:	656e6e61 	strbvs	r6, [lr, #-3681]!
    12c4:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    12c8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    12cc:	00746942 	rsbseq	r6, r4, r2, asr #18
    12d0:	0000049c 	muleq	r0, ip, r4
    12d4:	4349564e 	movtmi	r5, #38478	; 0x964e
    12d8:	656c435f 	strbvs	r4, [ip, #-863]!
    12dc:	52497261 	subpl	r7, r9, #268435462	; 0x10000006
    12e0:	61684351 	cmnvs	r8, r1, asr r3
    12e4:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    12e8:	646e6550 	strbtvs	r6, [lr], #-1360
    12ec:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    12f0:	c5007469 	strgt	r7, [r0, #-1129]
    12f4:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
    12f8:	5f434956 	svcpl	0x00434956
    12fc:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1300:	65727275 	ldrbvs	r7, [r2, #-629]!
    1304:	6341746e 	movtvs	r7, #5230	; 0x146e
    1308:	65766974 	ldrbvs	r6, [r6, #-2420]!
    130c:	646e6148 	strbtvs	r6, [lr], #-328
    1310:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1314:	000004dd 	ldrdeq	r0, [r0], -sp
    1318:	4349564e 	movtmi	r5, #38478	; 0x964e
    131c:	7465475f 	strbtvc	r4, [r5], #-1887
    1320:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1324:	6e6e6168 	powvsez	f6, f6, #0.0
    1328:	63416c65 	movtvs	r6, #7269	; 0x1c65
    132c:	65766974 	ldrbvs	r6, [r6, #-2420]!
    1330:	53746942 	cmnpl	r4, #1081344	; 0x108000
    1334:	75746174 	ldrbvc	r6, [r4, #-372]!
    1338:	05240073 	streq	r0, [r4, #-115]!
    133c:	564e0000 	strbpl	r0, [lr], -r0
    1340:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1344:	50437465 	subpl	r7, r3, r5, ror #8
    1348:	00444955 	subeq	r4, r4, r5, asr r9
    134c:	0000053c 	andeq	r0, r0, ip, lsr r5
    1350:	4349564e 	movtmi	r5, #38478	; 0x964e
    1354:	7465535f 	strbtvc	r5, [r5], #-863
    1358:	74636556 	strbtvc	r6, [r3], #-1366
    135c:	6154726f 	cmpvs	r4, pc, ror #4
    1360:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1364:	00000573 	andeq	r0, r0, r3, ror r5
    1368:	4349564e 	movtmi	r5, #38478	; 0x964e
    136c:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    1370:	74617265 	strbtvc	r7, [r1], #-613
    1374:	73795365 	cmnvc	r9, #-1811939327	; 0x94000001
    1378:	526d6574 	rsbpl	r6, sp, #486539264	; 0x1d000000
    137c:	74657365 	strbtvc	r7, [r5], #-869
    1380:	00058700 	andeq	r8, r5, r0, lsl #14
    1384:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1388:	65475f43 	strbvs	r5, [r7, #-3907]
    138c:	6172656e 	cmnvs	r2, lr, ror #10
    1390:	6f436574 	svcvs	0x00436574
    1394:	65526572 	ldrbvs	r6, [r2, #-1394]
    1398:	00746573 	rsbseq	r6, r4, r3, ror r5
    139c:	0000059b 	muleq	r0, fp, r5
    13a0:	4349564e 	movtmi	r5, #38478	; 0x964e
    13a4:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    13a8:	4c6d6574 	cfstr64mi	mvdx6, [sp], #-464
    13ac:	6e6f4350 	mcrvs	3, 3, r4, cr15, cr0, {2}
    13b0:	00676966 	rsbeq	r6, r7, r6, ror #18
    13b4:	000005d0 	ldrdeq	r0, [r0], -r0
    13b8:	4349564e 	movtmi	r5, #38478	; 0x964e
    13bc:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    13c0:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    13c4:	6c646e61 	stclvs	14, cr6, [r4], #-388
    13c8:	6f437265 	svcvs	0x00437265
    13cc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    13d0:	00061500 	andeq	r1, r6, r0, lsl #10
    13d4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    13d8:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    13dc:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    13e0:	646e6148 	strbtvs	r6, [lr], #-328
    13e4:	5072656c 	rsbspl	r6, r2, ip, ror #10
    13e8:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    13ec:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    13f0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    13f4:	06980067 	ldreq	r0, [r8], r7, rrx
    13f8:	564e0000 	strbpl	r0, [lr], -r0
    13fc:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1400:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1404:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1408:	646e6148 	strbtvs	r6, [lr], #-328
    140c:	5072656c 	rsbspl	r6, r2, ip, ror #10
    1410:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1414:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1418:	61745374 	cmnvs	r4, r4, ror r3
    141c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1420:	000006ed 	andeq	r0, r0, sp, ror #13
    1424:	4349564e 	movtmi	r5, #38478	; 0x964e
    1428:	7465535f 	strbtvc	r5, [r5], #-863
    142c:	74737953 	ldrbtvc	r7, [r3], #-2387
    1430:	61486d65 	cmpvs	r8, r5, ror #26
    1434:	656c646e 	strbvs	r6, [ip, #-1134]!
    1438:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    143c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1440:	00746942 	rsbseq	r6, r4, r2, asr #18
    1444:	00000722 	andeq	r0, r0, r2, lsr #14
    1448:	4349564e 	movtmi	r5, #38478	; 0x964e
    144c:	656c435f 	strbvs	r4, [ip, #-863]!
    1450:	79537261 	ldmdbvc	r3, {r0, r5, r6, r9, ip, sp, lr}^
    1454:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1458:	646e6148 	strbtvs	r6, [lr], #-328
    145c:	5072656c 	rsbspl	r6, r2, ip, ror #10
    1460:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1464:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1468:	07570074 	undefined
    146c:	564e0000 	strbpl	r0, [lr], -r0
    1470:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1474:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1478:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    147c:	646e6148 	strbtvs	r6, [lr], #-328
    1480:	4172656c 	cmnmi	r2, ip, ror #10
    1484:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1488:	74694265 	strbtvc	r4, [r9], #-613
    148c:	74617453 	strbtvc	r7, [r1], #-1107
    1490:	aa007375 	bge	1e26c <__Stack_Size+0x1de6c>
    1494:	4e000007 	cdpmi	0, 0, cr0, cr0, cr7, {0}
    1498:	5f434956 	svcpl	0x00434956
    149c:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    14a0:	746c7561 	strbtvc	r7, [ip], #-1377
    14a4:	646e6148 	strbtvs	r6, [lr], #-328
    14a8:	5372656c 	cmnpl	r2, #452984832	; 0x1b000000
    14ac:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    14b0:	07007365 	streq	r7, [r0, -r5, ror #6]
    14b4:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    14b8:	5f434956 	svcpl	0x00434956
    14bc:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    14c0:	746c7561 	strbtvc	r7, [ip], #-1377
    14c4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    14c8:	00737365 	rsbseq	r7, r3, r5, ror #6
    14cc:	00000850 	andeq	r0, r0, r0, asr r8
    14d0:	4349564e 	movtmi	r5, #38478	; 0x964e
    14d4:	7465475f 	strbtvc	r4, [r5], #-1887
    14d8:	45534142 	ldrbmi	r4, [r3, #-322]
    14dc:	00495250 	subeq	r5, r9, r0, asr r2
    14e0:	00000869 	andeq	r0, r0, r9, ror #16
    14e4:	4349564e 	movtmi	r5, #38478	; 0x964e
    14e8:	5341425f 	movtpl	r4, #4703	; 0x125f
    14ec:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    14f0:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    14f4:	92004749 	andls	r4, r0, #19136512	; 0x1240000
    14f8:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    14fc:	5f434956 	svcpl	0x00434956
    1500:	45534552 	ldrbmi	r4, [r3, #-1362]
    1504:	55414654 	strbpl	r4, [r1, #-1620]
    1508:	414d544c 	cmpmi	sp, ip, asr #8
    150c:	a7004b53 	smlsdge	r0, r3, fp, r4
    1510:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    1514:	5f434956 	svcpl	0x00434956
    1518:	46544553 	undefined
    151c:	544c5541 	strbpl	r5, [ip], #-1345
    1520:	4b53414d 	blmi	14d1a5c <__Stack_Size+0x14d165c>
    1524:	0008bc00 	andeq	fp, r8, r0, lsl #24
    1528:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    152c:	45525f43 	ldrbmi	r5, [r2, #-3907]
    1530:	50544553 	subspl	r4, r4, r3, asr r5
    1534:	414d4952 	cmpmi	sp, r2, asr r9
    1538:	d1004b53 	tstle	r0, r3, asr fp
    153c:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    1540:	5f434956 	svcpl	0x00434956
    1544:	50544553 	subspl	r4, r4, r3, asr r5
    1548:	414d4952 	cmpmi	sp, r2, asr r9
    154c:	00004b53 	andeq	r4, r0, r3, asr fp
    1550:	c7000000 	strgt	r0, [r0, -r0]
    1554:	02000000 	andeq	r0, r0, #0	; 0x0
    1558:	003f1900 	eorseq	r1, pc, r0, lsl #18
    155c:	00024700 	andeq	r4, r2, r0, lsl #14
    1560:	0000d300 	andeq	sp, r0, r0, lsl #6
    1564:	52575000 	subspl	r5, r7, #0	; 0x0
    1568:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    156c:	4170756b 	cmnmi	r0, fp, ror #10
    1570:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1574:	646d4373 	strbtvs	r4, [sp], #-883
    1578:	0000f800 	andeq	pc, r0, r0, lsl #16
    157c:	52575000 	subspl	r5, r7, #0	; 0x0
    1580:	4456505f 	ldrbmi	r5, [r6], #-95
    1584:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1588:	0000011d 	andeq	r0, r0, sp, lsl r1
    158c:	5f525750 	svcpl	0x00525750
    1590:	4c445650 	mcrrmi	6, 5, r5, r4, cr0
    1594:	6c657665 	stclvs	6, cr7, [r5], #-404
    1598:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    159c:	53006769 	movwpl	r6, #1897	; 0x769
    15a0:	50000001 	andpl	r0, r0, r1
    15a4:	575f5257 	undefined
    15a8:	55656b61 	strbpl	r6, [r5, #-2913]!
    15ac:	6e695070 	mcrvs	0, 3, r5, cr9, cr0, {3}
    15b0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    15b4:	00000178 	andeq	r0, r0, r8, ror r1
    15b8:	5f525750 	svcpl	0x00525750
    15bc:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    15c0:	5367616c 	cmnpl	r7, #27	; 0x1b
    15c4:	75746174 	ldrbvc	r6, [r4, #-372]!
    15c8:	01ae0073 	undefined instruction 0x01ae0073
    15cc:	57500000 	ldrbpl	r0, [r0, -r0]
    15d0:	6c435f52 	mcrrvs	15, 5, r5, r3, cr2
    15d4:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    15d8:	0067616c 	rsbeq	r6, r7, ip, ror #2
    15dc:	000001d5 	ldrdeq	r0, [r0], -r5
    15e0:	5f525750 	svcpl	0x00525750
    15e4:	65746e45 	ldrbvs	r6, [r4, #-3653]!
    15e8:	41545372 	cmpmi	r4, r2, ror r3
    15ec:	5942444e 	stmdbpl	r2, {r1, r2, r3, r6, sl, lr}^
    15f0:	65646f4d 	strbvs	r6, [r4, #-3917]!
    15f4:	0001ea00 	andeq	lr, r1, r0, lsl #20
    15f8:	52575000 	subspl	r5, r7, #0	; 0x0
    15fc:	746e455f 	strbtvc	r4, [lr], #-1375
    1600:	54537265 	ldrbpl	r7, [r3], #-613
    1604:	6f4d504f 	svcvs	0x004d504f
    1608:	31006564 	tstcc	r0, r4, ror #10
    160c:	50000002 	andpl	r0, r0, r2
    1610:	445f5257 	ldrbmi	r5, [pc], #599	; 1618 <__Stack_Size+0x1218>
    1614:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1618:	00000074 	andeq	r0, r0, r4, ror r0
    161c:	02c00000 	sbceq	r0, r0, #0	; 0x0
    1620:	00020000 	andeq	r0, r2, r0
    1624:	00004160 	andeq	r4, r0, r0, ror #2
    1628:	000008bd 	strheq	r0, [r0], -sp
    162c:	00000214 	andeq	r0, r0, r4, lsl r2
    1630:	5f434352 	svcpl	0x00434352
    1634:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1638:	27007469 	strcs	r7, [r0, -r9, ror #8]
    163c:	52000002 	andpl	r0, r0, #2	; 0x2
    1640:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    1644:	6f434553 	svcvs	0x00434553
    1648:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    164c:	00024c00 	andeq	r4, r2, r0, lsl #24
    1650:	43435200 	movtmi	r5, #12800	; 0x3200
    1654:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1658:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
    165c:	53455348 	movtpl	r5, #21320	; 0x5348
    1660:	74726174 	ldrbtvc	r6, [r2], #-372
    1664:	f1007055 	undefined instruction 0xf1007055
    1668:	52000002 	andpl	r0, r0, #2	; 0x2
    166c:	415f4343 	cmpmi	pc, r3, asr #6
    1670:	73756a64 	cmnvc	r5, #409600	; 0x64000
    1674:	49534874 	ldmdbmi	r3, {r2, r4, r5, r6, fp, lr}^
    1678:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    167c:	74617262 	strbtvc	r7, [r1], #-610
    1680:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    1684:	65756c61 	ldrbvs	r6, [r5, #-3169]!
    1688:	00032300 	andeq	r2, r3, r0, lsl #6
    168c:	43435200 	movtmi	r5, #12800	; 0x3200
    1690:	4953485f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, fp, lr}^
    1694:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1698:	0000034a 	andeq	r0, r0, sl, asr #6
    169c:	5f434352 	svcpl	0x00434352
    16a0:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    16a4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16a8:	03910067 	orrseq	r0, r1, #103	; 0x67
    16ac:	43520000 	cmpmi	r2, #0	; 0x0
    16b0:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    16b4:	646d434c 	strbtvs	r4, [sp], #-844
    16b8:	0003b800 	andeq	fp, r3, r0, lsl #16
    16bc:	43435200 	movtmi	r5, #12800	; 0x3200
    16c0:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    16c4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    16c8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16cc:	03f10067 	mvnseq	r0, #103	; 0x67
    16d0:	43520000 	cmpmi	r2, #0	; 0x0
    16d4:	65475f43 	strbvs	r5, [r7, #-3907]
    16d8:	53595374 	cmppl	r9, #-805306367	; 0xd0000001
    16dc:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    16e0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    16e4:	04090065 	streq	r0, [r9], #-101
    16e8:	43520000 	cmpmi	r2, #0	; 0x0
    16ec:	43485f43 	movtmi	r5, #36675	; 0x8f43
    16f0:	6f434b4c 	svcvs	0x00434b4c
    16f4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    16f8:	00044200 	andeq	r4, r4, r0, lsl #4
    16fc:	43435200 	movtmi	r5, #12800	; 0x3200
    1700:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    1704:	6f43314b 	svcvs	0x0043314b
    1708:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    170c:	00047b00 	andeq	r7, r4, r0, lsl #22
    1710:	43435200 	movtmi	r5, #12800	; 0x3200
    1714:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    1718:	6f43324b 	svcvs	0x0043324b
    171c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1720:	0004b000 	andeq	fp, r4, r0
    1724:	43435200 	movtmi	r5, #12800	; 0x3200
    1728:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    172c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1730:	04e50067 	strbteq	r0, [r5], #103
    1734:	43520000 	cmpmi	r2, #0	; 0x0
    1738:	53555f43 	cmppl	r5, #268	; 0x10c
    173c:	4b4c4342 	blmi	131244c <__Stack_Size+0x131204c>
    1740:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1744:	0c006769 	stceq	7, cr6, [r0], {105}
    1748:	52000005 	andpl	r0, r0, #5	; 0x5
    174c:	415f4343 	cmpmi	pc, r3, asr #6
    1750:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    1754:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1758:	00676966 	rsbeq	r6, r7, r6, ror #18
    175c:	00000545 	andeq	r0, r0, r5, asr #10
    1760:	5f434352 	svcpl	0x00434352
    1764:	4345534c 	movtmi	r5, #21324	; 0x534c
    1768:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    176c:	056c0067 	strbeq	r0, [ip, #-103]!
    1770:	43520000 	cmpmi	r2, #0	; 0x0
    1774:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1778:	646d4349 	strbtvs	r4, [sp], #-841
    177c:	00059300 	andeq	r9, r5, r0, lsl #6
    1780:	43435200 	movtmi	r5, #12800	; 0x3200
    1784:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    1788:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    178c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1790:	05bc0067 	ldreq	r0, [ip, #103]!
    1794:	43520000 	cmpmi	r2, #0	; 0x0
    1798:	54525f43 	ldrbpl	r5, [r2], #-3907
    179c:	4b4c4343 	blmi	13124b0 <__Stack_Size+0x13120b0>
    17a0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    17a4:	000005e3 	andeq	r0, r0, r3, ror #11
    17a8:	5f434352 	svcpl	0x00434352
    17ac:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    17b0:	6b636f6c 	blvs	18dd568 <__Stack_Size+0x18dd168>
    17b4:	65724673 	ldrbvs	r4, [r2, #-1651]!
    17b8:	064a0071 	undefined
    17bc:	43520000 	cmpmi	r2, #0	; 0x0
    17c0:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    17c4:	72655042 	rsbvc	r5, r5, #66	; 0x42
    17c8:	43687069 	cmnmi	r8, #105	; 0x69
    17cc:	6b636f6c 	blvs	18dd584 <__Stack_Size+0x18dd184>
    17d0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    17d4:	0000067f 	andeq	r0, r0, pc, ror r6
    17d8:	5f434352 	svcpl	0x00434352
    17dc:	32425041 	subcc	r5, r2, #65	; 0x41
    17e0:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    17e4:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    17e8:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    17ec:	b400646d 	strlt	r6, [r0], #-1133
    17f0:	52000006 	andpl	r0, r0, #6	; 0x6
    17f4:	415f4343 	cmpmi	pc, r3, asr #6
    17f8:	50314250 	eorspl	r4, r1, r0, asr r2
    17fc:	70697265 	rsbvc	r7, r9, r5, ror #4
    1800:	6f6c4368 	svcvs	0x006c4368
    1804:	6d436b63 	vstrvs	d22, [r3, #-396]
    1808:	06e90064 	strbteq	r0, [r9], r4, rrx
    180c:	43520000 	cmpmi	r2, #0	; 0x0
    1810:	50415f43 	subpl	r5, r1, r3, asr #30
    1814:	65503242 	ldrbvs	r3, [r0, #-578]
    1818:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    181c:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1820:	646d4374 	strbtvs	r4, [sp], #-884
    1824:	00071e00 	andeq	r1, r7, r0, lsl #28
    1828:	43435200 	movtmi	r5, #12800	; 0x3200
    182c:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    1830:	72655031 	rsbvc	r5, r5, #49	; 0x31
    1834:	52687069 	rsbpl	r7, r8, #105	; 0x69
    1838:	74657365 	strbtvc	r7, [r5], #-869
    183c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1840:	00000753 	andeq	r0, r0, r3, asr r7
    1844:	5f434352 	svcpl	0x00434352
    1848:	6b636142 	blvs	18d9d58 <__Stack_Size+0x18d9958>
    184c:	65527075 	ldrbvs	r7, [r2, #-117]
    1850:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1854:	7a00646d 	bvc	1aa10 <__Stack_Size+0x1a610>
    1858:	52000007 	andpl	r0, r0, #7	; 0x7
    185c:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1860:	6b636f6c 	blvs	18dd618 <__Stack_Size+0x18dd218>
    1864:	75636553 	strbvc	r6, [r3, #-1363]!
    1868:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    186c:	74737953 	ldrbtvc	r7, [r3], #-2387
    1870:	6d436d65 	stclvs	13, cr6, [r3, #-404]
    1874:	07a10064 	streq	r0, [r1, r4, rrx]!
    1878:	43520000 	cmpmi	r2, #0	; 0x0
    187c:	434d5f43 	movtmi	r5, #57155	; 0xdf43
    1880:	6e6f434f 	cdpvs	3, 6, cr4, cr15, cr15, {2}
    1884:	00676966 	rsbeq	r6, r7, r6, ror #18
    1888:	000007c8 	andeq	r0, r0, r8, asr #15
    188c:	5f434352 	svcpl	0x00434352
    1890:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1894:	5367616c 	cmnpl	r7, #27	; 0x1b
    1898:	75746174 	ldrbvc	r6, [r4, #-372]!
    189c:	07fc0073 	undefined
    18a0:	43520000 	cmpmi	r2, #0	; 0x0
    18a4:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    18a8:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    18ac:	0067616c 	rsbeq	r6, r7, ip, ror #2
    18b0:	00000810 	andeq	r0, r0, r0, lsl r8
    18b4:	5f434352 	svcpl	0x00434352
    18b8:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    18bc:	61745354 	cmnvs	r4, r4, asr r3
    18c0:	00737574 	rsbseq	r7, r3, r4, ror r5
    18c4:	00000849 	andeq	r0, r0, r9, asr #16
    18c8:	5f434352 	svcpl	0x00434352
    18cc:	61656c43 	cmnvs	r5, r3, asr #24
    18d0:	50544972 	subspl	r4, r4, r2, ror r9
    18d4:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    18d8:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    18dc:	00000074 	andeq	r0, r0, r4, ror r0
    18e0:	009d0000 	addseq	r0, sp, r0
    18e4:	00020000 	andeq	r0, r2, r0
    18e8:	00004a1d 	andeq	r4, r0, sp, lsl sl
    18ec:	000001ef 	andeq	r0, r0, pc, ror #3
    18f0:	000000f7 	strdeq	r0, [r0], -r7
    18f4:	54737953 	ldrbtpl	r7, [r3], #-2387
    18f8:	5f6b6369 	svcpl	0x006b6369
    18fc:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1900:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1904:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1908:	00676966 	rsbeq	r6, r7, r6, ror #18
    190c:	0000011c 	andeq	r0, r0, ip, lsl r1
    1910:	54737953 	ldrbtpl	r7, [r3], #-2387
    1914:	5f6b6369 	svcpl	0x006b6369
    1918:	52746553 	rsbspl	r6, r4, #348127232	; 0x14c00000
    191c:	616f6c65 	cmnvs	pc, r5, ror #24
    1920:	01410064 	cmpeq	r1, r4, rrx
    1924:	79530000 	ldmdbvc	r3, {}^
    1928:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    192c:	6f435f6b 	svcvs	0x00435f6b
    1930:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    1934:	646d4372 	strbtvs	r4, [sp], #-882
    1938:	00016600 	andeq	r6, r1, r0, lsl #12
    193c:	73795300 	cmnvc	r9, #0	; 0x0
    1940:	6b636954 	blvs	18dbe98 <__Stack_Size+0x18dba98>
    1944:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1948:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    194c:	018b0067 	orreq	r0, fp, r7, rrx
    1950:	79530000 	ldmdbvc	r3, {}^
    1954:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    1958:	65475f6b 	strbvs	r5, [r7, #-3947]
    195c:	756f4374 	strbvc	r4, [pc, #-884]!	; 15f0 <__Stack_Size+0x11f0>
    1960:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1964:	0001a200 	andeq	sl, r1, r0, lsl #4
    1968:	73795300 	cmnvc	r9, #0	; 0x0
    196c:	6b636954 	blvs	18dbec4 <__Stack_Size+0x18dbac4>
    1970:	7465475f 	strbtvc	r4, [r5], #-1887
    1974:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1978:	74617453 	strbtvc	r7, [r1], #-1107
    197c:	00007375 	andeq	r7, r0, r5, ror r3
    1980:	ac000000 	stcge	0, cr0, [r0], {0}
    1984:	02000007 	andeq	r0, r0, #7	; 0x7
    1988:	004c0c00 	subeq	r0, ip, r0, lsl #24
    198c:	00214900 	eoreq	r4, r1, r0, lsl #18
    1990:	00077800 	andeq	r7, r7, r0, lsl #16
    1994:	4d495400 	cfstrdmi	mvd5, [r9]
    1998:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!
    199c:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    19a0:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    19a4:	07b60074 	undefined
    19a8:	49540000 	ldmdbmi	r4, {}^
    19ac:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    19b0:	696e4931 	stmdbvs	lr!, {r0, r4, r5, r8, fp, lr}^
    19b4:	08210074 	stmdaeq	r1!, {r2, r4, r5, r6}
    19b8:	49540000 	ldmdbmi	r4, {}^
    19bc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    19c0:	696e4932 	stmdbvs	lr!, {r1, r4, r5, r8, fp, lr}^
    19c4:	088c0074 	stmeq	ip, {r2, r4, r5, r6}
    19c8:	49540000 	ldmdbmi	r4, {}^
    19cc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    19d0:	696e4933 	stmdbvs	lr!, {r0, r1, r4, r5, r8, fp, lr}^
    19d4:	08f70074 	ldmeq	r7!, {r2, r4, r5, r6}^
    19d8:	49540000 	ldmdbmi	r4, {}^
    19dc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    19e0:	696e4934 	stmdbvs	lr!, {r2, r4, r5, r8, fp, lr}^
    19e4:	09620074 	stmdbeq	r2!, {r2, r4, r5, r6}^
    19e8:	49540000 	ldmdbmi	r4, {}^
    19ec:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    19f0:	74696e49 	strbtvc	r6, [r9], #-3657
    19f4:	000b2e00 	andeq	r2, fp, r0, lsl #28
    19f8:	4d495400 	cfstrdmi	mvd5, [r9]
    19fc:	4d57505f 	ldclmi	0, cr5, [r7, #-380]
    1a00:	6e6f4349 	cdpvs	3, 6, cr4, cr15, cr9, {2}
    1a04:	00676966 	rsbeq	r6, r7, r6, ror #18
    1a08:	00000d17 	andeq	r0, r0, r7, lsl sp
    1a0c:	5f4d4954 	svcpl	0x004d4954
    1a10:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    1a14:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a18:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1a1c:	5400000d 	strpl	r0, [r0], #-13
    1a20:	545f4d49 	ldrbpl	r4, [pc], #3401	; 1a28 <__Stack_Size+0x1628>
    1a24:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    1a28:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    1a2c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1a30:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1a34:	0d790074 	ldcleq	0, cr0, [r9, #-464]!
    1a38:	49540000 	ldmdbmi	r4, {}^
    1a3c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1a40:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1a44:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1a48:	a0007469 	andge	r7, r0, r9, ror #8
    1a4c:	5400000d 	strpl	r0, [r0], #-13
    1a50:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    1a54:	72745343 	rsbsvc	r5, r4, #201326593	; 0xc000001
    1a58:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1a5c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1a60:	00000dc7 	andeq	r0, r0, r7, asr #27
    1a64:	5f4d4954 	svcpl	0x004d4954
    1a68:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    1a6c:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1a70:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1a74:	ee007469 	cdp	4, 0, cr7, cr0, cr9, {3}
    1a78:	5400000d 	strpl	r0, [r0], #-13
    1a7c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1a80:	2300646d 	movwcs	r6, #1133	; 0x46d
    1a84:	5400000e 	strpl	r0, [r0], #-14
    1a88:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1a8c:	506c7274 	rsbpl	r7, ip, r4, ror r2
    1a90:	754f4d57 	strbvc	r4, [pc, #-3415]	; d41 <__Stack_Size+0x941>
    1a94:	74757074 	ldrbtvc	r7, [r5], #-116
    1a98:	0e580073 	mrceq	0, 2, r0, cr8, cr3, {3}
    1a9c:	49540000 	ldmdbmi	r4, {}^
    1aa0:	54495f4d 	strbpl	r5, [r9], #-3917
    1aa4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1aa8:	9b006769 	blls	1b854 <__Stack_Size+0x1b454>
    1aac:	5400000e 	strpl	r0, [r0], #-14
    1ab0:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    1ab4:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    1ab8:	45657461 	strbmi	r7, [r5, #-1121]!
    1abc:	746e6576 	strbtvc	r6, [lr], #-1398
    1ac0:	000ed000 	andeq	sp, lr, r0
    1ac4:	4d495400 	cfstrdmi	mvd5, [r9]
    1ac8:	414d445f 	cmpmi	sp, pc, asr r4
    1acc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1ad0:	15006769 	strne	r6, [r0, #-1897]
    1ad4:	5400000f 	strpl	r0, [r0], #-15
    1ad8:	445f4d49 	ldrbmi	r4, [pc], #3401	; 1ae0 <__Stack_Size+0x16e0>
    1adc:	6d43414d 	stfvse	f4, [r3, #-308]
    1ae0:	0f580064 	svceq	0x00580064
    1ae4:	49540000 	ldmdbmi	r4, {}^
    1ae8:	6e495f4d 	cdpvs	15, 4, cr5, cr9, cr13, {2}
    1aec:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1af0:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    1af4:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1af8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1afc:	0f7f0067 	svceq	0x007f0067
    1b00:	49540000 	ldmdbmi	r4, {}^
    1b04:	54495f4d 	strbpl	r5, [r9], #-3917
    1b08:	78457852 	stmdavc	r5, {r1, r4, r6, fp, ip, sp, lr}^
    1b0c:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1b10:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    1b14:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1b18:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b1c:	0fe40067 	svceq	0x00e40067
    1b20:	49540000 	ldmdbmi	r4, {}^
    1b24:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1b28:	74784578 	ldrbtvc	r4, [r8], #-1400
    1b2c:	616e7265 	cmnvs	lr, r5, ror #4
    1b30:	6f6c436c 	svcvs	0x006c436c
    1b34:	6f436b63 	svcvs	0x00436b63
    1b38:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b3c:	0010f800 	andseq	pc, r0, r0, lsl #16
    1b40:	4d495400 	cfstrdmi	mvd5, [r9]
    1b44:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    1b48:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1b4c:	646f4d6b 	strbtvs	r4, [pc], #3435	; 1b54 <__Stack_Size+0x1754>
    1b50:	6f433165 	svcvs	0x00433165
    1b54:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b58:	00119300 	andseq	r9, r1, r0, lsl #6
    1b5c:	4d495400 	cfstrdmi	mvd5, [r9]
    1b60:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    1b64:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1b68:	646f4d6b 	strbtvs	r4, [pc], #3435	; 1b70 <__Stack_Size+0x1770>
    1b6c:	6f433265 	svcvs	0x00433265
    1b70:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b74:	00122000 	andseq	r2, r2, r0
    1b78:	4d495400 	cfstrdmi	mvd5, [r9]
    1b7c:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    1b80:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1b84:	5b006769 	blpl	1b930 <__Stack_Size+0x1b530>
    1b88:	54000012 	strpl	r0, [r0], #-18
    1b8c:	505f4d49 	subspl	r4, pc, r9, asr #26
    1b90:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1b94:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    1b98:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1b9c:	9e006769 	cdpls	7, 0, cr6, cr0, cr9, {3}
    1ba0:	54000012 	strpl	r0, [r0], #-18
    1ba4:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1ba8:	746e756f 	strbtvc	r7, [lr], #-1391
    1bac:	6f4d7265 	svcvs	0x004d7265
    1bb0:	6f436564 	svcvs	0x00436564
    1bb4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1bb8:	0012e500 	andseq	lr, r2, r0, lsl #10
    1bbc:	4d495400 	cfstrdmi	mvd5, [r9]
    1bc0:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1bc4:	49746365 	ldmdbmi	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1bc8:	7475706e 	ldrbtvc	r7, [r5], #-110
    1bcc:	67697254 	undefined
    1bd0:	00726567 	rsbseq	r6, r2, r7, ror #10
    1bd4:	00001312 	andeq	r1, r0, r2, lsl r3
    1bd8:	5f4d4954 	svcpl	0x004d4954
    1bdc:	6f636e45 	svcvs	0x00636e45
    1be0:	49726564 	ldmdbmi	r2!, {r2, r5, r6, r8, sl, sp, lr}^
    1be4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1be8:	65636166 	strbvs	r6, [r3, #-358]!
    1bec:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1bf0:	95006769 	strls	r6, [r0, #-1897]
    1bf4:	54000013 	strpl	r0, [r0], #-19
    1bf8:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    1bfc:	6563726f 	strbvs	r7, [r3, #-623]!
    1c00:	31434f64 	cmpcc	r3, r4, ror #30
    1c04:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c08:	dc006769 	stcle	7, cr6, [r0], {105}
    1c0c:	54000013 	strpl	r0, [r0], #-19
    1c10:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    1c14:	6563726f 	strbvs	r7, [r3, #-623]!
    1c18:	32434f64 	subcc	r4, r3, #400	; 0x190
    1c1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c20:	21006769 	tstcs	r0, r9, ror #14
    1c24:	54000014 	strpl	r0, [r0], #-20
    1c28:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    1c2c:	6563726f 	strbvs	r7, [r3, #-623]!
    1c30:	33434f64 	movtcc	r4, #16228	; 0x3f64
    1c34:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c38:	68006769 	stmdavs	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    1c3c:	54000014 	strpl	r0, [r0], #-20
    1c40:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    1c44:	6563726f 	strbvs	r7, [r3, #-623]!
    1c48:	34434f64 	strbcc	r4, [r3], #-3940
    1c4c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c50:	ad006769 	stcge	7, cr6, [r0, #-420]
    1c54:	54000014 	strpl	r0, [r0], #-20
    1c58:	415f4d49 	cmpmi	pc, r9, asr #26
    1c5c:	72505252 	subsvc	r5, r0, #536870917	; 0x20000005
    1c60:	616f6c65 	cmnvs	pc, r5, ror #24
    1c64:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1c68:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c6c:	000014e2 	andeq	r1, r0, r2, ror #9
    1c70:	5f4d4954 	svcpl	0x004d4954
    1c74:	656c6553 	strbvs	r6, [ip, #-1363]!
    1c78:	4f437463 	svcmi	0x00437463
    1c7c:	1517004d 	ldrne	r0, [r7, #-77]
    1c80:	49540000 	ldmdbmi	r4, {}^
    1c84:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1c88:	7463656c 	strbtvc	r6, [r3], #-1388
    1c8c:	4d444343 	stclmi	3, cr4, [r4, #-268]
    1c90:	154c0041 	strbne	r0, [ip, #-65]
    1c94:	49540000 	ldmdbmi	r4, {}^
    1c98:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    1c9c:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1ca0:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1ca4:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    1ca8:	81006c6f 	tsthi	r0, pc, ror #24
    1cac:	54000015 	strpl	r0, [r0], #-21
    1cb0:	4f5f4d49 	svcmi	0x005f4d49
    1cb4:	72503143 	subsvc	r3, r0, #-1073741808	; 0xc0000010
    1cb8:	616f6c65 	cmnvs	pc, r5, ror #24
    1cbc:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1cc0:	00676966 	rsbeq	r6, r7, r6, ror #18
    1cc4:	000015c8 	andeq	r1, r0, r8, asr #11
    1cc8:	5f4d4954 	svcpl	0x004d4954
    1ccc:	5032434f 	eorspl	r4, r2, pc, asr #6
    1cd0:	6f6c6572 	svcvs	0x006c6572
    1cd4:	6f436461 	svcvs	0x00436461
    1cd8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1cdc:	00160d00 	andseq	r0, r6, r0, lsl #26
    1ce0:	4d495400 	cfstrdmi	mvd5, [r9]
    1ce4:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    1ce8:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1cec:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1cf0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1cf4:	16540067 	ldrbne	r0, [r4], -r7, rrx
    1cf8:	49540000 	ldmdbmi	r4, {}^
    1cfc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1d00:	65725034 	ldrbvs	r5, [r2, #-52]!
    1d04:	64616f6c 	strbtvs	r6, [r1], #-3948
    1d08:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1d0c:	99006769 	stmdbls	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    1d10:	54000016 	strpl	r0, [r0], #-22
    1d14:	4f5f4d49 	svcmi	0x005f4d49
    1d18:	61463143 	cmpvs	r6, r3, asr #2
    1d1c:	6f437473 	svcvs	0x00437473
    1d20:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d24:	0016e000 	andseq	lr, r6, r0
    1d28:	4d495400 	cfstrdmi	mvd5, [r9]
    1d2c:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    1d30:	74736146 	ldrbtvc	r6, [r3], #-326
    1d34:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1d38:	25006769 	strcs	r6, [r0, #-1897]
    1d3c:	54000017 	strpl	r0, [r0], #-23
    1d40:	4f5f4d49 	svcmi	0x005f4d49
    1d44:	61463343 	cmpvs	r6, r3, asr #6
    1d48:	6f437473 	svcvs	0x00437473
    1d4c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d50:	00176c00 	andseq	r6, r7, r0, lsl #24
    1d54:	4d495400 	cfstrdmi	mvd5, [r9]
    1d58:	34434f5f 	strbcc	r4, [r3], #-3935
    1d5c:	74736146 	ldrbtvc	r6, [r3], #-326
    1d60:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1d64:	b1006769 	tstlt	r0, r9, ror #14
    1d68:	54000017 	strpl	r0, [r0], #-23
    1d6c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1d70:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1d74:	5231434f 	eorspl	r4, r1, #1006632961	; 0x3c000001
    1d78:	f8006665 	undefined instruction 0xf8006665
    1d7c:	54000017 	strpl	r0, [r0], #-23
    1d80:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1d84:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1d88:	5232434f 	eorspl	r4, r2, #1006632961	; 0x3c000001
    1d8c:	3d006665 	stccc	6, cr6, [r0, #-404]
    1d90:	54000018 	strpl	r0, [r0], #-24
    1d94:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1d98:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1d9c:	5233434f 	eorspl	r4, r3, #1006632961	; 0x3c000001
    1da0:	84006665 	strhi	r6, [r0], #-1637
    1da4:	54000018 	strpl	r0, [r0], #-24
    1da8:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1dac:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1db0:	5234434f 	eorspl	r4, r4, #1006632961	; 0x3c000001
    1db4:	c9006665 	stmdbgt	r0, {r0, r2, r5, r6, r9, sl, sp, lr}
    1db8:	54000018 	strpl	r0, [r0], #-24
    1dbc:	4f5f4d49 	svcmi	0x005f4d49
    1dc0:	6f503143 	svcvs	0x00503143
    1dc4:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1dc8:	6f437974 	svcvs	0x00437974
    1dcc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1dd0:	00191000 	andseq	r1, r9, r0
    1dd4:	4d495400 	cfstrdmi	mvd5, [r9]
    1dd8:	31434f5f 	cmpcc	r3, pc, asr pc
    1ddc:	6c6f504e 	stclvs	0, cr5, [pc], #-312
    1de0:	74697261 	strbtvc	r7, [r9], #-609
    1de4:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1de8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1dec:	00001957 	andeq	r1, r0, r7, asr r9
    1df0:	5f4d4954 	svcpl	0x004d4954
    1df4:	5032434f 	eorspl	r4, r2, pc, asr #6
    1df8:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1dfc:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1e00:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e04:	199c0067 	ldmibne	ip, {r0, r1, r2, r5, r6}
    1e08:	49540000 	ldmdbmi	r4, {}^
    1e0c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1e10:	6f504e32 	svcvs	0x00504e32
    1e14:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1e18:	6f437974 	svcvs	0x00437974
    1e1c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1e20:	0019e100 	andseq	lr, r9, r0, lsl #2
    1e24:	4d495400 	cfstrdmi	mvd5, [r9]
    1e28:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    1e2c:	616c6f50 	cmnvs	ip, r0, asr pc
    1e30:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1e34:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1e38:	26006769 	strcs	r6, [r0], -r9, ror #14
    1e3c:	5400001a 	strpl	r0, [r0], #-26
    1e40:	4f5f4d49 	svcmi	0x005f4d49
    1e44:	504e3343 	subpl	r3, lr, r3, asr #6
    1e48:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1e4c:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1e50:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e54:	1a6b0067 	bne	1ac1ff8 <__Stack_Size+0x1ac1bf8>
    1e58:	49540000 	ldmdbmi	r4, {}^
    1e5c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1e60:	6c6f5034 	stclvs	0, cr5, [pc], #-208
    1e64:	74697261 	strbtvc	r7, [r9], #-609
    1e68:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1e6c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e70:	00001ab0 	strheq	r1, [r0], -r0
    1e74:	5f4d4954 	svcpl	0x004d4954
    1e78:	43784343 	cmnmi	r8, #201326593	; 0xc000001
    1e7c:	f500646d 	undefined instruction 0xf500646d
    1e80:	5400001a 	strpl	r0, [r0], #-26
    1e84:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1e88:	434e7843 	movtmi	r7, #59459	; 0xe843
    1e8c:	3a00646d 	bcc	1b048 <__Stack_Size+0x1ac48>
    1e90:	5400001b 	strpl	r0, [r0], #-27
    1e94:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1e98:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1e9c:	78434f74 	stmdavc	r3, {r2, r4, r5, r6, r8, r9, sl, fp, lr}^
    1ea0:	1b85004d 	blne	fe141fdc <SCS_BASE+0x1e133fdc>
    1ea4:	49540000 	ldmdbmi	r4, {}^
    1ea8:	70555f4d 	subsvc	r5, r5, sp, asr #30
    1eac:	65746164 	ldrbvs	r6, [r4, #-356]!
    1eb0:	61736944 	cmnvs	r3, r4, asr #18
    1eb4:	43656c62 	cmnmi	r5, #25088	; 0x6200
    1eb8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1ebc:	1bba0067 	blne	fee82060 <SCS_BASE+0x1ee74060>
    1ec0:	49540000 	ldmdbmi	r4, {}^
    1ec4:	70555f4d 	subsvc	r5, r5, sp, asr #30
    1ec8:	65746164 	ldrbvs	r6, [r4, #-356]!
    1ecc:	75716552 	ldrbvc	r6, [r1, #-1362]!
    1ed0:	43747365 	cmnmi	r4, #-1811939327	; 0x94000001
    1ed4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1ed8:	1bef0067 	blne	ffbc207c <SCS_BASE+0x1fbb407c>
    1edc:	49540000 	ldmdbmi	r4, {}^
    1ee0:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1ee4:	7463656c 	strbtvc	r6, [r3], #-1388
    1ee8:	6c6c6148 	stfvse	f6, [ip], #-288
    1eec:	736e6553 	cmnvc	lr, #348127232	; 0x14c00000
    1ef0:	2400726f 	strcs	r7, [r0], #-623
    1ef4:	5400001c 	strpl	r0, [r0], #-28
    1ef8:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1efc:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1f00:	656e4f74 	strbvs	r4, [lr, #-3956]!
    1f04:	736c7550 	cmnvc	ip, #335544320	; 0x14000000
    1f08:	646f4d65 	strbtvs	r4, [pc], #3429	; 1f10 <__Stack_Size+0x1b10>
    1f0c:	1c5b0065 	mrrcne	0, 6, r0, fp, cr5
    1f10:	49540000 	ldmdbmi	r4, {}^
    1f14:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1f18:	7463656c 	strbtvc	r6, [r3], #-1388
    1f1c:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    1f20:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    1f24:	65676769 	strbvs	r6, [r7, #-1897]!
    1f28:	1c920072 	ldcne	0, cr0, [r2], {114}
    1f2c:	49540000 	ldmdbmi	r4, {}^
    1f30:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1f34:	7463656c 	strbtvc	r6, [r3], #-1388
    1f38:	76616c53 	undefined
    1f3c:	646f4d65 	strbtvs	r4, [pc], #3429	; 1f44 <__Stack_Size+0x1b44>
    1f40:	1cc90065 	stclne	0, cr0, [r9], {101}
    1f44:	49540000 	ldmdbmi	r4, {}^
    1f48:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1f4c:	7463656c 	strbtvc	r6, [r3], #-1388
    1f50:	7473614d 	ldrbtvc	r6, [r3], #-333
    1f54:	6c537265 	lfmvs	f7, 2, [r3], {101}
    1f58:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    1f5c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1f60:	00001d00 	andeq	r1, r0, r0, lsl #26
    1f64:	5f4d4954 	svcpl	0x004d4954
    1f68:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1f6c:	746e756f 	strbtvc	r7, [lr], #-1391
    1f70:	35007265 	strcc	r7, [r0, #-613]
    1f74:	5400001d 	strpl	r0, [r0], #-29
    1f78:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f7c:	75417465 	strbvc	r7, [r1, #-1125]
    1f80:	65726f74 	ldrbvs	r6, [r2, #-3956]!
    1f84:	64616f6c 	strbtvs	r6, [r1], #-3948
    1f88:	001d6a00 	andseq	r6, sp, r0, lsl #20
    1f8c:	4d495400 	cfstrdmi	mvd5, [r9]
    1f90:	7465535f 	strbtvc	r5, [r5], #-863
    1f94:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    1f98:	31657261 	cmncc	r5, r1, ror #4
    1f9c:	001d9f00 	andseq	r9, sp, r0, lsl #30
    1fa0:	4d495400 	cfstrdmi	mvd5, [r9]
    1fa4:	7465535f 	strbtvc	r5, [r5], #-863
    1fa8:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    1fac:	32657261 	rsbcc	r7, r5, #268435462	; 0x10000006
    1fb0:	001dd400 	andseq	sp, sp, r0, lsl #8
    1fb4:	4d495400 	cfstrdmi	mvd5, [r9]
    1fb8:	7465535f 	strbtvc	r5, [r5], #-863
    1fbc:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    1fc0:	33657261 	cmncc	r5, #268435462	; 0x10000006
    1fc4:	001e0900 	andseq	r0, lr, r0, lsl #18
    1fc8:	4d495400 	cfstrdmi	mvd5, [r9]
    1fcc:	7465535f 	strbtvc	r5, [r5], #-863
    1fd0:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    1fd4:	34657261 	strbtcc	r7, [r5], #-609
    1fd8:	001e3e00 	andseq	r3, lr, r0, lsl #28
    1fdc:	4d495400 	cfstrdmi	mvd5, [r9]
    1fe0:	7465535f 	strbtvc	r5, [r5], #-863
    1fe4:	50314349 	eorspl	r4, r1, r9, asr #6
    1fe8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1fec:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    1ff0:	001e6200 	andseq	r6, lr, r0, lsl #4
    1ff4:	4d495400 	cfstrdmi	mvd5, [r9]
    1ff8:	7465535f 	strbtvc	r5, [r5], #-863
    1ffc:	50324349 	eorspl	r4, r2, r9, asr #6
    2000:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2004:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2008:	001e8400 	andseq	r8, lr, r0, lsl #8
    200c:	4d495400 	cfstrdmi	mvd5, [r9]
    2010:	7465535f 	strbtvc	r5, [r5], #-863
    2014:	50334349 	eorspl	r4, r3, r9, asr #6
    2018:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    201c:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2020:	001ea800 	andseq	sl, lr, r0, lsl #16
    2024:	4d495400 	cfstrdmi	mvd5, [r9]
    2028:	7465535f 	strbtvc	r5, [r5], #-863
    202c:	50344349 	eorspl	r4, r4, r9, asr #6
    2030:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2034:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2038:	001eca00 	andseq	ip, lr, r0, lsl #20
    203c:	4d495400 	cfstrdmi	mvd5, [r9]
    2040:	7465535f 	strbtvc	r5, [r5], #-863
    2044:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2048:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
    204c:	6f697369 	svcvs	0x00697369
    2050:	1f01006e 	svcne	0x0001006e
    2054:	49540000 	ldmdbmi	r4, {}^
    2058:	65475f4d 	strbvs	r5, [r7, #-3917]
    205c:	70614374 	rsbvc	r4, r1, r4, ror r3
    2060:	65727574 	ldrbvs	r7, [r2, #-1396]!
    2064:	1f2e0031 	svcne	0x002e0031
    2068:	49540000 	ldmdbmi	r4, {}^
    206c:	65475f4d 	strbvs	r5, [r7, #-3917]
    2070:	70614374 	rsbvc	r4, r1, r4, ror r3
    2074:	65727574 	ldrbvs	r7, [r2, #-1396]!
    2078:	1f5b0032 	svcne	0x005b0032
    207c:	49540000 	ldmdbmi	r4, {}^
    2080:	65475f4d 	strbvs	r5, [r7, #-3917]
    2084:	70614374 	rsbvc	r4, r1, r4, ror r3
    2088:	65727574 	ldrbvs	r7, [r2, #-1396]!
    208c:	1f880033 	svcne	0x00880033
    2090:	49540000 	ldmdbmi	r4, {}^
    2094:	65475f4d 	strbvs	r5, [r7, #-3917]
    2098:	70614374 	rsbvc	r4, r1, r4, ror r3
    209c:	65727574 	ldrbvs	r7, [r2, #-1396]!
    20a0:	1fb50034 	svcne	0x00b50034
    20a4:	49540000 	ldmdbmi	r4, {}^
    20a8:	65475f4d 	strbvs	r5, [r7, #-3917]
    20ac:	756f4374 	strbvc	r4, [pc, #-884]!	; 1d40 <__Stack_Size+0x1940>
    20b0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    20b4:	001fe200 	andseq	lr, pc, r0, lsl #4
    20b8:	4d495400 	cfstrdmi	mvd5, [r9]
    20bc:	7465475f 	strbtvc	r4, [r5], #-1887
    20c0:	73657250 	cmnvc	r5, #5	; 0x5
    20c4:	656c6163 	strbvs	r6, [ip, #-355]!
    20c8:	200f0072 	andcs	r0, pc, r2, ror r0
    20cc:	49540000 	ldmdbmi	r4, {}^
    20d0:	65475f4d 	strbvs	r5, [r7, #-3917]
    20d4:	616c4674 	smcvs	50276
    20d8:	61745367 	cmnvs	r4, r7, ror #6
    20dc:	00737574 	rsbseq	r7, r3, r4, ror r5
    20e0:	00002056 	andeq	r2, r0, r6, asr r0
    20e4:	5f4d4954 	svcpl	0x004d4954
    20e8:	61656c43 	cmnvs	r5, r3, asr #24
    20ec:	616c4672 	smcvs	50274
    20f0:	208d0067 	addcs	r0, sp, r7, rrx
    20f4:	49540000 	ldmdbmi	r4, {}^
    20f8:	65475f4d 	strbvs	r5, [r7, #-3917]
    20fc:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    2100:	75746174 	ldrbvc	r6, [r4, #-372]!
    2104:	20ec0073 	rsccs	r0, ip, r3, ror r0
    2108:	49540000 	ldmdbmi	r4, {}^
    210c:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2110:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    2114:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    2118:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    211c:	00746942 	rsbseq	r6, r4, r2, asr #18
    2120:	00002123 	andeq	r2, r0, r3, lsr #2
    2124:	5f4d4954 	svcpl	0x004d4954
    2128:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    212c:	00007469 	andeq	r7, r0, r9, ror #8
    2130:	5b000000 	blpl	2138 <__Stack_Size+0x1d38>
    2134:	02000002 	andeq	r0, r0, #2	; 0x2
    2138:	006d5500 	rsbeq	r5, sp, r0, lsl #10
    213c:	00095000 	andeq	r5, r9, r0
    2140:	0002b600 	andeq	fp, r2, r0, lsl #12
    2144:	41535500 	cmpmi	r3, r0, lsl #10
    2148:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    214c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2150:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2154:	02e10074 	rsceq	r0, r1, #116	; 0x74
    2158:	53550000 	cmppl	r5, #0	; 0x0
    215c:	5f545241 	svcpl	0x00545241
    2160:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2164:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    2168:	03300074 	teqeq	r0, #116	; 0x74
    216c:	53550000 	cmppl	r5, #0	; 0x0
    2170:	5f545241 	svcpl	0x00545241
    2174:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2178:	7274536b 	rsbsvc	r5, r4, #-1409286143	; 0xac000001
    217c:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2180:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2184:	00000357 	andeq	r0, r0, r7, asr r3
    2188:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    218c:	6d435f54 	stclvs	15, cr5, [r3, #-336]
    2190:	038c0064 	orreq	r0, ip, #100	; 0x64
    2194:	53550000 	cmppl	r5, #0	; 0x0
    2198:	5f545241 	svcpl	0x00545241
    219c:	6f435449 	svcvs	0x00435449
    21a0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    21a4:	00040d00 	andeq	r0, r4, r0, lsl #26
    21a8:	41535500 	cmpmi	r3, r0, lsl #10
    21ac:	445f5452 	ldrbmi	r5, [pc], #1106	; 21b4 <__Stack_Size+0x1db4>
    21b0:	6d43414d 	stfvse	f4, [r3, #-308]
    21b4:	04500064 	ldrbeq	r0, [r0], #-100
    21b8:	53550000 	cmppl	r5, #0	; 0x0
    21bc:	5f545241 	svcpl	0x00545241
    21c0:	41746553 	cmnmi	r4, r3, asr r5
    21c4:	65726464 	ldrbvs	r6, [r2, #-1124]!
    21c8:	85007373 	strhi	r7, [r0, #-883]
    21cc:	55000004 	strpl	r0, [r0, #-4]
    21d0:	54524153 	ldrbpl	r4, [r2], #-339
    21d4:	6b61575f 	blvs	1857f58 <__Stack_Size+0x1857b58>
    21d8:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    21dc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    21e0:	04bc0067 	ldrteq	r0, [ip], #103
    21e4:	53550000 	cmppl	r5, #0	; 0x0
    21e8:	5f545241 	svcpl	0x00545241
    21ec:	65636552 	strbvs	r6, [r3, #-1362]!
    21f0:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    21f4:	656b6157 	strbvs	r6, [fp, #-343]!
    21f8:	6d437055 	stclvs	0, cr7, [r3, #-340]
    21fc:	04f10064 	ldrbteq	r0, [r1], #100
    2200:	53550000 	cmppl	r5, #0	; 0x0
    2204:	5f545241 	svcpl	0x00545241
    2208:	424e494c 	submi	r4, lr, #1245184	; 0x130000
    220c:	6b616572 	blvs	185b7dc <__Stack_Size+0x185b3dc>
    2210:	65746544 	ldrbvs	r6, [r4, #-1348]!
    2214:	654c7463 	strbvs	r7, [ip, #-1123]
    2218:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    221c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2220:	28006769 	stmdacs	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    2224:	55000005 	strpl	r0, [r0, #-5]
    2228:	54524153 	ldrbpl	r4, [r2], #-339
    222c:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    2230:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2234:	0000055d 	andeq	r0, r0, sp, asr r5
    2238:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    223c:	65535f54 	ldrbvs	r5, [r3, #-3924]
    2240:	6144646e 	cmpvs	r4, lr, ror #8
    2244:	94006174 	strls	r6, [r0], #-372
    2248:	55000005 	strpl	r0, [r0, #-5]
    224c:	54524153 	ldrbpl	r4, [r2], #-339
    2250:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    2254:	65766965 	ldrbvs	r6, [r6, #-2405]!
    2258:	61746144 	cmnvs	r4, r4, asr #2
    225c:	0005c100 	andeq	ip, r5, r0, lsl #2
    2260:	41535500 	cmpmi	r3, r0, lsl #10
    2264:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2268:	42646e65 	rsbmi	r6, r4, #1616	; 0x650
    226c:	6b616572 	blvs	185b83c <__Stack_Size+0x185b43c>
    2270:	0005e800 	andeq	lr, r5, r0, lsl #16
    2274:	41535500 	cmpmi	r3, r0, lsl #10
    2278:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    227c:	75477465 	strbvc	r7, [r7, #-1125]
    2280:	54647261 	strbtpl	r7, [r4], #-609
    2284:	00656d69 	rsbeq	r6, r5, r9, ror #26
    2288:	0000061d 	andeq	r0, r0, sp, lsl r6
    228c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2290:	65535f54 	ldrbvs	r5, [r3, #-3924]
    2294:	65725074 	ldrbvs	r5, [r2, #-116]!
    2298:	6c616373 	stclvs	3, cr6, [r1], #-460
    229c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
    22a0:	55000006 	strpl	r0, [r0, #-6]
    22a4:	54524153 	ldrbpl	r4, [r2], #-339
    22a8:	616d535f 	cmnvs	sp, pc, asr r3
    22ac:	61437472 	cmpvs	r3, r2, ror r4
    22b0:	6d436472 	cfstrdvs	mvd6, [r3, #-456]
    22b4:	06870064 	streq	r0, [r7], r4, rrx
    22b8:	53550000 	cmppl	r5, #0	; 0x0
    22bc:	5f545241 	svcpl	0x00545241
    22c0:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    22c4:	72614374 	rsbvc	r4, r1, #-805306367	; 0xd0000001
    22c8:	43414e64 	movtmi	r4, #7780	; 0x1e64
    22cc:	646d434b 	strbtvs	r4, [sp], #-843
    22d0:	0006bc00 	andeq	fp, r6, r0, lsl #24
    22d4:	41535500 	cmpmi	r3, r0, lsl #10
    22d8:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^
    22dc:	44666c61 	strbtmi	r6, [r6], #-3169
    22e0:	656c7075 	strbvs	r7, [ip, #-117]!
    22e4:	646d4378 	strbtvs	r4, [sp], #-888
    22e8:	0006f100 	andeq	pc, r6, r0, lsl #2
    22ec:	41535500 	cmpmi	r3, r0, lsl #10
    22f0:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    22f4:	43414472 	movtmi	r4, #5234	; 0x1472
    22f8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    22fc:	07280067 	streq	r0, [r8, -r7, rrx]!
    2300:	53550000 	cmppl	r5, #0	; 0x0
    2304:	5f545241 	svcpl	0x00545241
    2308:	41447249 	cmpmi	r4, r9, asr #4
    230c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2310:	0000075d 	andeq	r0, r0, sp, asr r7
    2314:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2318:	65475f54 	strbvs	r5, [r7, #-3924]
    231c:	616c4674 	smcvs	50276
    2320:	61745367 	cmnvs	r4, r7, ror #6
    2324:	00737574 	rsbseq	r7, r3, r4, ror r5
    2328:	000007a4 	andeq	r0, r0, r4, lsr #15
    232c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2330:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    2334:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    2338:	0067616c 	rsbeq	r6, r7, ip, ror #2
    233c:	000007db 	ldrdeq	r0, [r0], -fp
    2340:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2344:	65475f54 	strbvs	r5, [r7, #-3924]
    2348:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    234c:	75746174 	ldrbvc	r6, [r4, #-372]!
    2350:	08520073 	ldmdaeq	r2, {r0, r1, r4, r5, r6}^
    2354:	53550000 	cmppl	r5, #0	; 0x0
    2358:	5f545241 	svcpl	0x00545241
    235c:	61656c43 	cmnvs	r5, r3, asr #24
    2360:	50544972 	subspl	r4, r4, r2, ror r9
    2364:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2368:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    236c:	08a10074 	stmiaeq	r1!, {r2, r4, r5, r6}
    2370:	53550000 	cmppl	r5, #0	; 0x0
    2374:	5f545241 	svcpl	0x00545241
    2378:	74696e49 	strbtvc	r6, [r9], #-3657
    237c:	00092a00 	andeq	r2, r9, r0, lsl #20
    2380:	41535500 	cmpmi	r3, r0, lsl #10
    2384:	445f5452 	ldrbmi	r5, [pc], #1106	; 238c <__Stack_Size+0x1f8c>
    2388:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    238c:	00000074 	andeq	r0, r0, r4, ror r0
    2390:	00310000 	eorseq	r0, r1, r0
    2394:	00020000 	andeq	r0, r2, r0
    2398:	0000773e 	andeq	r7, r0, lr, lsr r7
    239c:	00000106 	andeq	r0, r0, r6, lsl #2
    23a0:	00000052 	andeq	r0, r0, r2, asr r0
    23a4:	65736552 	ldrbvs	r6, [r3, #-1362]!
    23a8:	61485f74 	cmpvs	r8, r4, ror pc
    23ac:	656c646e 	strbvs	r6, [ip, #-1134]!
    23b0:	00ee0072 	rsceq	r0, lr, r2, ror r0
    23b4:	5f670000 	svcpl	0x00670000
    23b8:	566e6670 	undefined
    23bc:	6f746365 	svcvs	0x00746365
    23c0:	00007372 	andeq	r7, r0, r2, ror r3
    23c4:	19000000 	stmdbne	r0, {}
    23c8:	02000000 	andeq	r0, r0, #0	; 0x0
    23cc:	00784400 	rsbseq	r4, r8, r0, lsl #8
    23d0:	0000c500 	andeq	ip, r0, r0, lsl #10
    23d4:	00009c00 	andeq	r9, r0, r0, lsl #24
    23d8:	65746100 	ldrbvs	r6, [r4, #-256]!
    23dc:	00746978 	rsbseq	r6, r4, r8, ror r9
    23e0:	00000000 	andeq	r0, r0, r0
    23e4:	00000017 	andeq	r0, r0, r7, lsl r0
    23e8:	79090002 	stmdbvc	r9, {r1}
    23ec:	093a0000 	ldmdbeq	sl!, {}
    23f0:	08ff0000 	ldmeq	pc!, {}^
    23f4:	78650000 	stmdavc	r5!, {}^
    23f8:	00007469 	andeq	r7, r0, r9, ror #8
    23fc:	35000000 	strcc	r0, [r0]
    2400:	02000000 	andeq	r0, r0, #0	; 0x0
    2404:	00824300 	addeq	r4, r2, r0, lsl #6
    2408:	00093a00 	andeq	r3, r9, r0, lsl #20
    240c:	00091000 	andeq	r1, r9, r0
    2410:	6d695f00 	stclvs	15, cr5, [r9]
    2414:	65727570 	ldrbvs	r7, [r2, #-1392]!
    2418:	7274705f 	rsbsvc	r7, r4, #95	; 0x5f
    241c:	00092200 	andeq	r2, r9, r0, lsl #4
    2420:	6c675f00 	stclvs	15, cr5, [r7]
    2424:	6c61626f 	sfmvs	f6, 2, [r1], #-444
    2428:	706d695f 	rsbvc	r6, sp, pc, asr r9
    242c:	5f657275 	svcpl	0x00657275
    2430:	00727470 	rsbseq	r7, r2, r0, ror r4
    2434:	00000000 	andeq	r0, r0, r0
    2438:	0000003a 	andeq	r0, r0, sl, lsr r0
    243c:	8b7d0002 	blhi	1f4244c <__Stack_Size+0x1f4204c>
    2440:	01460000 	cmpeq	r6, r0
    2444:	00800000 	addeq	r0, r0, r0
    2448:	5f5f0000 	svcpl	0x005f0000
    244c:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    2450:	6e69665f 	mcrvs	6, 3, r6, cr9, cr15, {2}
    2454:	72615f69 	rsbvc	r5, r1, #420	; 0x1a4
    2458:	00796172 	rsbseq	r6, r9, r2, ror r1
    245c:	000000b2 	strheq	r0, [r0], -r2
    2460:	696c5f5f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    2464:	695f6362 	ldmdbvs	pc, {r1, r5, r6, r8, r9, sp, lr}^
    2468:	5f74696e 	svcpl	0x0074696e
    246c:	61727261 	cmnvs	r2, r1, ror #4
    2470:	00000079 	andeq	r0, r0, r9, ror r0
    2474:	00190000 	andseq	r0, r9, r0
    2478:	00020000 	andeq	r0, r2, r0
    247c:	00008cc3 	andeq	r8, r0, r3, asr #25
    2480:	00000113 	andeq	r0, r0, r3, lsl r1
    2484:	00000088 	andeq	r0, r0, r8, lsl #1
    2488:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
    248c:	00007465 	andeq	r7, r0, r5, ror #8
    2490:	26000000 	strcs	r0, [r0], -r0
    2494:	02000000 	andeq	r0, r0, #0	; 0x0
    2498:	008dd600 	addeq	sp, sp, r0, lsl #12
    249c:	0009a500 	andeq	sl, r9, r0, lsl #10
    24a0:	00091e00 	andeq	r1, r9, r0, lsl #28
    24a4:	725f5f00 	subsvc	r5, pc, #0	; 0x0
    24a8:	73696765 	cmnvc	r9, #26476544	; 0x1940000
    24ac:	5f726574 	svcpl	0x00726574
    24b0:	74697865 	strbtvc	r7, [r9], #-2149
    24b4:	636f7270 	cmnvs	pc, #7	; 0x7
    24b8:	00000000 	andeq	r0, r0, r0
    24bc:	00002300 	andeq	r2, r0, r0, lsl #6
    24c0:	7b000200 	blvc	2cc8 <__Stack_Size+0x28c8>
    24c4:	b2000097 	andlt	r0, r0, #151	; 0x97
    24c8:	ff000009 	undefined instruction 0xff000009
    24cc:	5f000008 	svcpl	0x00000008
    24d0:	6c61635f 	stclvs	3, cr6, [r1], #-380
    24d4:	78655f6c 	stmdavc	r5!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    24d8:	72707469 	rsbsvc	r7, r0, #1761607680	; 0x69000000
    24dc:	0073636f 	rsbseq	r6, r3, pc, ror #6
    24e0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000049 	andeq	r0, r0, r9, asr #32
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	tsteq	r4, r0
	...
      14:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      18:	6d73612e 	ldfvse	f6, [r3, #-184]!
      1c:	5c3a6300 	ldcpl	3, cr6, [sl]
      20:	616e6977 	smcvs	59031
      24:	5c736d72 	ldclpl	13, cr6, [r3], #-456
      28:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      2c:	63675c64 	cmnvs	r7, #25600	; 0x6400
      30:	75622d63 	strbvc	r2, [r2, #-3427]!
      34:	5c646c69 	stclpl	12, cr6, [r4], #-420
      38:	00636367 	rsbeq	r6, r3, r7, ror #6
      3c:	20554e47 	subscs	r4, r5, r7, asr #28
      40:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      44:	2e38312e 	rsfcsep	f3, f0, #0.5
      48:	01003035 	tsteq	r0, r5, lsr r0
      4c:	00008080 	andeq	r8, r0, r0, lsl #1
      50:	12000200 	andne	r0, r0, #0	; 0x0
      54:	04000000 	streq	r0, [r0]
      58:	00004901 	andeq	r4, r0, r1, lsl #18
	...
      64:	2f2e2e00 	svccs	0x002e2e00
      68:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      6c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      70:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
      74:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
      78:	6c2f302e 	stcvs	0, cr3, [pc], #-184
      7c:	6c676269 	sfmvs	f6, 2, [r7], #-420
      80:	2f73736f 	svccs	0x0073736f
      84:	2f6d7261 	svccs	0x006d7261
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	6300532e 	movwvs	r5, #814	; 0x32e
      90:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
      94:	6d72616e 	ldfvse	f6, [r2, #-440]!
      98:	75625c73 	strbvc	r5, [r2, #-3187]!
      9c:	5c646c69 	stclpl	12, cr6, [r4], #-420
      a0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      a4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      a8:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
      ac:	61652d6d 	cmnvs	r5, sp, ror #26
      b0:	6c5c6962 	mrrcvs	9, 6, r6, ip, cr2
      b4:	6c676269 	sfmvs	f6, 2, [r7], #-420
      b8:	5c73736f 	ldclpl	3, cr7, [r3], #-444
      bc:	006d7261 	rsbeq	r7, sp, r1, ror #4
      c0:	20554e47 	subscs	r4, r5, r7, asr #28
      c4:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      c8:	2e38312e 	rsfcsep	f3, f0, #0.5
      cc:	01003035 	tsteq	r0, r5, lsr r0
      d0:	00049f80 	andeq	r9, r4, r0, lsl #31
      d4:	26000200 	strcs	r0, [r0], -r0, lsl #4
      d8:	04000000 	streq	r0, [r0]
      dc:	00000001 	andeq	r0, r0, r1
      e0:	024d0100 	subeq	r0, sp, #0	; 0x0
      e4:	01e70000 	mvneq	r0, r0
      e8:	31340000 	teqcc	r4, r0
      ec:	33300800 	teqcc	r0, #0	; 0x0
      f0:	00e30800 	rsceq	r0, r3, r0, lsl #16
      f4:	04020000 	streq	r0, [r2]
      f8:	00302205 	eorseq	r2, r0, r5, lsl #4
      fc:	31730300 	cmncc	r3, r0, lsl #6
     100:	18020036 	stmdane	r2, {r1, r2, r4, r5}
     104:	00000037 	andeq	r0, r0, r7, lsr r0
     108:	4b050202 	blmi	140918 <__Stack_Size+0x140518>
     10c:	02000000 	andeq	r0, r0, #0	; 0x0
     110:	00c70601 	sbceq	r0, r7, r1, lsl #12
     114:	75030000 	strvc	r0, [r3]
     118:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
     11c:	00005027 	andeq	r5, r0, r7, lsr #32
     120:	07040200 	streq	r0, [r4, -r0, lsl #4]
     124:	0000309c 	muleq	r0, ip, r0
     128:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
     12c:	62280200 	eorvs	r0, r8, #0	; 0x0
     130:	02000000 	andeq	r0, r0, #0	; 0x0
     134:	014d0702 	cmpeq	sp, r2, lsl #14
     138:	75030000 	strvc	r0, [r3]
     13c:	29020038 	stmdbcs	r2, {r3, r4, r5}
     140:	00000073 	andeq	r0, r0, r3, ror r0
     144:	c5080102 	strgt	r0, [r8, #-258]
     148:	04000000 	streq	r0, [r0]
     14c:	00000050 	andeq	r0, r0, r0, asr r0
     150:	00006204 	andeq	r6, r0, r4, lsl #4
     154:	02010500 	andeq	r0, r1, #0	; 0x0
     158:	00009939 	andeq	r9, r0, r9, lsr r9
     15c:	15c20600 	strbne	r0, [r2, #1536]
     160:	07000000 	streq	r0, [r0, -r0]
     164:	00544553 	subseq	r4, r4, r3, asr r5
     168:	04080001 	streq	r0, [r8], #-1
     16c:	03500907 	cmpeq	r0, #114688	; 0x1c000
     170:	02fd020c 	rscseq	r0, sp, #-1073741824	; 0xc0000000
     174:	430a0000 	movwmi	r0, #40960	; 0xa000
     178:	03003152 	movweq	r3, #338	; 0x152
     17c:	007f020d 	rsbseq	r0, pc, sp, lsl #4
     180:	23020000 	movwcs	r0, #8192	; 0x2000
     184:	018a0b00 	orreq	r0, sl, r0, lsl #22
     188:	0e030000 	cdpeq	0, 0, cr0, cr3, cr0, {0}
     18c:	00005702 	andeq	r5, r0, r2, lsl #14
     190:	02230200 	eoreq	r0, r3, #0	; 0x0
     194:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
     198:	020f0300 	andeq	r0, pc, #0	; 0x0
     19c:	0000007f 	andeq	r0, r0, pc, ror r0
     1a0:	0b042302 	bleq	108db0 <__Stack_Size+0x1089b0>
     1a4:	00000194 	muleq	r0, r4, r1
     1a8:	57021003 	strpl	r1, [r2, -r3]
     1ac:	02000000 	andeq	r0, r0, #0	; 0x0
     1b0:	330b0623 	movwcc	r0, #46627	; 0xb623
     1b4:	03000000 	movweq	r0, #0	; 0x0
     1b8:	007f0211 	rsbseq	r0, pc, r1, lsl r2
     1bc:	23020000 	movwcs	r0, #8192	; 0x2000
     1c0:	005a0b08 	subseq	r0, sl, r8, lsl #22
     1c4:	12030000 	andne	r0, r3, #0	; 0x0
     1c8:	00005702 	andeq	r5, r0, r2, lsl #14
     1cc:	0a230200 	beq	8c09d4 <__Stack_Size+0x8c05d4>
     1d0:	0001480b 	andeq	r4, r1, fp, lsl #16
     1d4:	02130300 	andseq	r0, r3, #0	; 0x0
     1d8:	0000007f 	andeq	r0, r0, pc, ror r0
     1dc:	0b0c2302 	bleq	308dec <__Stack_Size+0x3089ec>
     1e0:	0000019e 	muleq	r0, lr, r1
     1e4:	57021403 	strpl	r1, [r2, -r3, lsl #8]
     1e8:	02000000 	andeq	r0, r0, #0	; 0x0
     1ec:	530a0e23 	movwpl	r0, #44579	; 0xae23
     1f0:	15030052 	strne	r0, [r3, #-82]
     1f4:	00007f02 	andeq	r7, r0, r2, lsl #30
     1f8:	10230200 	eorne	r0, r3, r0, lsl #4
     1fc:	0000640b 	andeq	r6, r0, fp, lsl #8
     200:	02160300 	andseq	r0, r6, #0	; 0x0
     204:	00000057 	andeq	r0, r0, r7, asr r0
     208:	0a122302 	beq	488e18 <__Stack_Size+0x488a18>
     20c:	00524745 	subseq	r4, r2, r5, asr #14
     210:	7f021703 	svcvc	0x00021703
     214:	02000000 	andeq	r0, r0, #0	; 0x0
     218:	b50b1423 	strlt	r1, [fp, #-1059]
     21c:	03000001 	movweq	r0, #1	; 0x1
     220:	00570218 	subseq	r0, r7, r8, lsl r2
     224:	23020000 	movwcs	r0, #8192	; 0x2000
     228:	00270b16 	eoreq	r0, r7, r6, lsl fp
     22c:	19030000 	stmdbne	r3, {}
     230:	00007f02 	andeq	r7, r0, r2, lsl #30
     234:	18230200 	stmdane	r3!, {r9}
     238:	0001bf0b 	andeq	fp, r1, fp, lsl #30
     23c:	021a0300 	andseq	r0, sl, #0	; 0x0
     240:	00000057 	andeq	r0, r0, r7, asr r0
     244:	0b1a2302 	bleq	688e54 <__Stack_Size+0x688a54>
     248:	0000002d 	andeq	r0, r0, sp, lsr #32
     24c:	7f021b03 	svcvc	0x00021b03
     250:	02000000 	andeq	r0, r0, #0	; 0x0
     254:	c90b1c23 	stmdbgt	fp, {r0, r1, r5, sl, fp, ip}
     258:	03000001 	movweq	r0, #1	; 0x1
     25c:	0057021c 	subseq	r0, r7, ip, lsl r2
     260:	23020000 	movwcs	r0, #8192	; 0x2000
     264:	000c0b1e 	andeq	r0, ip, lr, lsl fp
     268:	1d030000 	stcne	0, cr0, [r3]
     26c:	00007f02 	andeq	r7, r0, r2, lsl #30
     270:	20230200 	eorcs	r0, r3, r0, lsl #4
     274:	0001d30b 	andeq	sp, r1, fp, lsl #6
     278:	021e0300 	andseq	r0, lr, #0	; 0x0
     27c:	00000057 	andeq	r0, r0, r7, asr r0
     280:	0a222302 	beq	888e90 <__Stack_Size+0x888a90>
     284:	00544e43 	subseq	r4, r4, r3, asr #28
     288:	7f021f03 	svcvc	0x00021f03
     28c:	02000000 	andeq	r0, r0, #0	; 0x0
     290:	dd0b2423 	cfstrsle	mvf2, [fp, #-140]
     294:	03000001 	movweq	r0, #1	; 0x1
     298:	00570220 	subseq	r0, r7, r0, lsr #4
     29c:	23020000 	movwcs	r0, #8192	; 0x2000
     2a0:	53500a26 	cmppl	r0, #155648	; 0x26000
     2a4:	21030043 	tstcs	r3, r3, asr #32
     2a8:	00007f02 	andeq	r7, r0, r2, lsl #30
     2ac:	28230200 	stmdacs	r3!, {r9}
     2b0:	0000a00b 	andeq	sl, r0, fp
     2b4:	02220300 	eoreq	r0, r2, #0	; 0x0
     2b8:	00000057 	andeq	r0, r0, r7, asr r0
     2bc:	0a2a2302 	beq	a88ecc <__Stack_Size+0xa88acc>
     2c0:	00525241 	subseq	r5, r2, r1, asr #4
     2c4:	7f022303 	svcvc	0x00022303
     2c8:	02000000 	andeq	r0, r0, #0	; 0x0
     2cc:	df0b2c23 	svcle	0x000b2c23
     2d0:	03000000 	movweq	r0, #0	; 0x0
     2d4:	00570224 	subseq	r0, r7, r4, lsr #4
     2d8:	23020000 	movwcs	r0, #8192	; 0x2000
     2dc:	43520a2e 	cmpmi	r2, #188416	; 0x2e000
     2e0:	25030052 	strcs	r0, [r3, #-82]
     2e4:	00007f02 	andeq	r7, r0, r2, lsl #30
     2e8:	30230200 	eorcc	r0, r3, r0, lsl #4
     2ec:	0000ea0b 	andeq	lr, r0, fp, lsl #20
     2f0:	02260300 	eoreq	r0, r6, #0	; 0x0
     2f4:	00000057 	andeq	r0, r0, r7, asr r0
     2f8:	0b322302 	bleq	c88f08 <__Stack_Size+0xc88b08>
     2fc:	0000008c 	andeq	r0, r0, ip, lsl #1
     300:	7f022703 	svcvc	0x00022703
     304:	02000000 	andeq	r0, r0, #0	; 0x0
     308:	f50b3423 	undefined instruction 0xf50b3423
     30c:	03000000 	movweq	r0, #0	; 0x0
     310:	00570228 	subseq	r0, r7, r8, lsr #4
     314:	23020000 	movwcs	r0, #8192	; 0x2000
     318:	00910b36 	addseq	r0, r1, r6, lsr fp
     31c:	29030000 	stmdbcs	r3, {}
     320:	00007f02 	andeq	r7, r0, r2, lsl #30
     324:	38230200 	stmdacc	r3!, {r9}
     328:	0001000b 	andeq	r0, r1, fp
     32c:	022a0300 	eoreq	r0, sl, #0	; 0x0
     330:	00000057 	andeq	r0, r0, r7, asr r0
     334:	0b3a2302 	bleq	e88f44 <__Stack_Size+0xe88b44>
     338:	00000096 	muleq	r0, r6, r0
     33c:	7f022b03 	svcvc	0x00022b03
     340:	02000000 	andeq	r0, r0, #0	; 0x0
     344:	0b0b3c23 	bleq	2cf3d8 <__Stack_Size+0x2cefd8>
     348:	03000001 	movweq	r0, #1	; 0x1
     34c:	0057022c 	subseq	r0, r7, ip, lsr #4
     350:	23020000 	movwcs	r0, #8192	; 0x2000
     354:	009b0b3e 	addseq	r0, fp, lr, lsr fp
     358:	2d030000 	stccs	0, cr0, [r3]
     35c:	00007f02 	andeq	r7, r0, r2, lsl #30
     360:	40230200 	eormi	r0, r3, r0, lsl #4
     364:	0001160b 	andeq	r1, r1, fp, lsl #12
     368:	022e0300 	eoreq	r0, lr, #0	; 0x0
     36c:	00000057 	andeq	r0, r0, r7, asr r0
     370:	0b422302 	bleq	1088f80 <__Stack_Size+0x1088b80>
     374:	00000160 	andeq	r0, r0, r0, ror #2
     378:	7f022f03 	svcvc	0x00022f03
     37c:	02000000 	andeq	r0, r0, #0	; 0x0
     380:	210b4423 	tstcs	fp, r3, lsr #8
     384:	03000001 	movweq	r0, #1	; 0x1
     388:	00570230 	subseq	r0, r7, r0, lsr r2
     38c:	23020000 	movwcs	r0, #8192	; 0x2000
     390:	43440a46 	movtmi	r0, #19014	; 0x4a46
     394:	31030052 	qaddcc	r0, r2, r3
     398:	00007f02 	andeq	r7, r0, r2, lsl #30
     39c:	48230200 	stmdami	r3!, {r9}
     3a0:	00012c0b 	andeq	r2, r1, fp, lsl #24
     3a4:	02320300 	eorseq	r0, r2, #0	; 0x0
     3a8:	00000057 	andeq	r0, r0, r7, asr r0
     3ac:	0b4a2302 	bleq	1288fbc <__Stack_Size+0x1288bbc>
     3b0:	00000241 	andeq	r0, r0, r1, asr #4
     3b4:	7f023303 	svcvc	0x00023303
     3b8:	02000000 	andeq	r0, r0, #0	; 0x0
     3bc:	370b4c23 	strcc	r4, [fp, -r3, lsr #24]
     3c0:	03000001 	movweq	r0, #1	; 0x1
     3c4:	00570234 	subseq	r0, r7, r4, lsr r2
     3c8:	23020000 	movwcs	r0, #8192	; 0x2000
     3cc:	010c004e 	tsteq	ip, lr, asr #32
     3d0:	0000006e 	andeq	r0, r0, lr, rrx
     3d4:	01013701 	tsteq	r1, r1, lsl #14
     3d8:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
     3dc:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
     3e0:	010d5d01 	tsteq	sp, r1, lsl #26
     3e4:	00000234 	andeq	r0, r0, r4, lsr r2
     3e8:	48013c01 	stmdami	r1, {r0, sl, fp, ip, sp}
     3ec:	68080031 	stmdavs	r8, {r0, r4, r5}
     3f0:	01080031 	tsteq	r8, r1, lsr r0
     3f4:	ab010e5d 	blge	43d70 <__Stack_Size+0x43970>
     3f8:	01000000 	tsteq	r0, r0
     3fc:	3168010e 	cmncc	r8, lr, lsl #2
     400:	32100800 	andscc	r0, r0, #0	; 0x0
     404:	00000800 	andeq	r0, r0, r0, lsl #16
     408:	010f0000 	mrseq	r0, CPSR
     40c:	00000046 	andeq	r0, r0, r6, asr #32
     410:	ac013201 	sfmge	f3, 4, [r1], {1}
     414:	10000003 	andne	r0, r0, r3
     418:	30080032 	andcc	r0, r8, r2, lsr r0
     41c:	2b080033 	blcs	2004f0 <__Stack_Size+0x2000f0>
     420:	ac000000 	stcge	0, cr0, [r0], {0}
     424:	10000003 	andne	r0, r0, r3
     428:	33010069 	movwcc	r0, #4201	; 0x1069
     42c:	0000002c 	andeq	r0, r0, ip, lsr #32
     430:	00017411 	andeq	r7, r1, r1, lsl r4
     434:	57340100 	ldrpl	r0, [r4, -r0, lsl #2]!
     438:	12000000 	andne	r0, r0, #0	; 0x0
     43c:	3401006a 	strcc	r0, [r1], #-106
     440:	00000057 	andeq	r0, r0, r7, asr r0
     444:	0000004a 	andeq	r0, r0, sl, asr #32
     448:	01006b10 	tsteq	r0, r0, lsl fp
     44c:	00005734 	andeq	r5, r0, r4, lsr r7
     450:	75731000 	ldrbvc	r1, [r3]!
     454:	3501006d 	strcc	r0, [r1, #-109]
     458:	00000057 	andeq	r0, r0, r7, asr r0
     45c:	67766110 	undefined
     460:	57350100 	ldrpl	r0, [r5, -r0, lsl #2]!
     464:	11000000 	tstne	r0, r0
     468:	00000055 	andeq	r0, r0, r5, asr r0
     46c:	03b33601 	undefined instruction 0x03b33601
     470:	62100000 	andsvs	r0, r0, #0	; 0x0
     474:	3701006f 	strcc	r0, [r1, -pc, rrx]
     478:	000003ba 	strheq	r0, [r0], -sl
     47c:	05041300 	streq	r1, [r4, #-768]
     480:	00746e69 	rsbseq	r6, r4, r9, ror #28
     484:	7a040402 	bvc	101494 <__Stack_Size+0x101094>
     488:	02000000 	andeq	r0, r0, #0	; 0x0
     48c:	02460408 	subeq	r0, r6, #134217728	; 0x8000000
     490:	38140000 	ldmdacc	r4, {}
     494:	04000000 	streq	r0, [r0]
     498:	00007a1a 	andeq	r7, r0, sl, lsl sl
     49c:	15010100 	strne	r0, [r1, #-256]
     4a0:	00000073 	andeq	r0, r0, r3, ror r0
     4a4:	000003de 	ldrdeq	r0, [r0], -lr
     4a8:	00009916 	andeq	r9, r0, r6, lsl r9
     4ac:	14000e00 	strne	r0, [r0], #-3584
     4b0:	000000b6 	strheq	r0, [r0], -r6
     4b4:	03eb1405 	mvneq	r1, #83886080	; 0x5000000
     4b8:	01010000 	tsteq	r1, r0
     4bc:	0003ce04 	andeq	ip, r3, r4, lsl #28
     4c0:	01a81700 	undefined instruction 0x01a81700
     4c4:	21010000 	tstcs	r1, r0
     4c8:	00000045 	andeq	r0, r0, r5, asr #32
     4cc:	00030501 	andeq	r0, r3, r1, lsl #10
     4d0:	17200000 	strne	r0, [r0, -r0]!
     4d4:	00000080 	andeq	r0, r0, r0, lsl #1
     4d8:	00452201 	subeq	r2, r5, r1, lsl #4
     4dc:	05010000 	streq	r0, [r1]
     4e0:	00000403 	andeq	r0, r0, r3, lsl #8
     4e4:	00571520 	subseq	r1, r7, r0, lsr #10
     4e8:	04240000 	strteq	r0, [r4]
     4ec:	99160000 	ldmdbls	r6, {}
     4f0:	31000000 	tstcc	r0, r0
     4f4:	017f1700 	cmneq	pc, r0, lsl #14
     4f8:	23010000 	movwcs	r0, #4096	; 0x1000
     4fc:	00000414 	andeq	r0, r0, r4, lsl r4
     500:	16030501 	strne	r0, [r3], -r1, lsl #10
     504:	17200000 	strne	r0, [r0, -r0]!
     508:	00000011 	andeq	r0, r0, r1, lsl r0
     50c:	00572401 	subseq	r2, r7, r1, lsl #8
     510:	05010000 	streq	r0, [r1]
     514:	00001003 	andeq	r1, r0, r3
     518:	00221720 	eoreq	r1, r2, r0, lsr #14
     51c:	25010000 	strcs	r0, [r1]
     520:	00000057 	andeq	r0, r0, r7, asr r0
     524:	12030501 	andne	r0, r3, #4194304	; 0x400000
     528:	17200000 	strne	r0, [r0, -r0]!
     52c:	000000d3 	ldrdeq	r0, [r0], -r3
     530:	00692601 	rsbeq	r2, r9, r1, lsl #12
     534:	05010000 	streq	r0, [r1]
     538:	00007a03 	andeq	r7, r0, r3, lsl #20
     53c:	01651720 	cmneq	r5, r0, lsr #14
     540:	26010000 	strcs	r0, [r1], -r0
     544:	00000069 	andeq	r0, r0, r9, rrx
     548:	14030501 	strne	r0, [r3], #-1281
     54c:	17200000 	strne	r0, [r0, -r0]!
     550:	00003394 	muleq	r0, r4, r3
     554:	007f2701 	rsbseq	r2, pc, r1, lsl #14
     558:	05010000 	streq	r0, [r1]
     55c:	00000803 	andeq	r0, r0, r3, lsl #16
     560:	01421720 	cmpeq	r2, r0, lsr #14
     564:	28010000 	stmdacs	r1, {}
     568:	000003b3 	strheq	r0, [r0], -r3
     56c:	0c030501 	cfstr32eq	mvfx0, [r3], {1}
     570:	00200000 	eoreq	r0, r0, r0
     574:	000005a8 	andeq	r0, r0, r8, lsr #11
     578:	01680002 	cmneq	r8, r2
     57c:	01040000 	tsteq	r4, r0
     580:	00000000 	andeq	r0, r0, r0
     584:	00026f01 	andeq	r6, r2, r1, lsl #30
     588:	0001e700 	andeq	lr, r1, r0, lsl #14
     58c:	00333000 	eorseq	r3, r3, r0
     590:	00346408 	eorseq	r6, r4, r8, lsl #8
     594:	0001c608 	andeq	ip, r1, r8, lsl #12
     598:	05040200 	streq	r0, [r4, #-512]
     59c:	00003022 	andeq	r3, r0, r2, lsr #32
     5a0:	4b050202 	blmi	140db0 <__Stack_Size+0x1409b0>
     5a4:	02000000 	andeq	r0, r0, #0	; 0x0
     5a8:	00c70601 	sbceq	r0, r7, r1, lsl #12
     5ac:	04020000 	streq	r0, [r2]
     5b0:	00309c07 	eorseq	r9, r0, r7, lsl #24
     5b4:	07020200 	streq	r0, [r2, -r0, lsl #4]
     5b8:	0000014d 	andeq	r0, r0, sp, asr #2
     5bc:	c5080102 	strgt	r0, [r8, #-258]
     5c0:	03000000 	movweq	r0, #0	; 0x0
     5c4:	01040704 	tsteq	r4, r4, lsl #14
     5c8:	00000695 	muleq	r0, r5, r6
     5cc:	30012501 	andcc	r2, r1, r1, lsl #10
     5d0:	32080033 	andcc	r0, r8, #51	; 0x33
     5d4:	01080033 	tsteq	r8, r3, lsr r0
     5d8:	5401045d 	strpl	r0, [r1], #-1117
     5dc:	01000005 	tsteq	r0, r5
     5e0:	33340130 	teqcc	r4, #12	; 0xc
     5e4:	33360800 	teqcc	r6, #0	; 0x0
     5e8:	5d010800 	stcpl	8, cr0, [r1]
     5ec:	07760104 	ldrbeq	r0, [r6, -r4, lsl #2]!
     5f0:	3f010000 	svccc	0x00010000
     5f4:	00333801 	eorseq	r3, r3, r1, lsl #16
     5f8:	00333a08 	eorseq	r3, r3, r8, lsl #20
     5fc:	045d0108 	ldrbeq	r0, [sp], #-264
     600:	00037201 	andeq	r7, r3, r1, lsl #4
     604:	014e0100 	cmpeq	lr, r0, lsl #2
     608:	0800333c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, sp}
     60c:	0800333e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, ip, sp}
     610:	01045d01 	tsteq	r4, r1, lsl #26
     614:	000002b2 	strheq	r0, [r0], -r2
     618:	40015d01 	andmi	r5, r1, r1, lsl #26
     61c:	42080033 	andmi	r0, r8, #51	; 0x33
     620:	01080033 	tsteq	r8, r3, lsr r0
     624:	5301045d 	movwpl	r0, #5213	; 0x145d
     628:	01000006 	tsteq	r0, r6
     62c:	3344016c 	movtcc	r0, #16748	; 0x416c
     630:	33460800 	movtcc	r0, #26624	; 0x6800
     634:	5d010800 	stcpl	8, cr0, [r1]
     638:	04d60104 	ldrbeq	r0, [r6], #260
     63c:	77010000 	strvc	r0, [r1, -r0]
     640:	00334801 	eorseq	r4, r3, r1, lsl #16
     644:	00334a08 	eorseq	r4, r3, r8, lsl #20
     648:	045d0108 	ldrbeq	r0, [sp], #-264
     64c:	00068d01 	andeq	r8, r6, r1, lsl #26
     650:	01820100 	orreq	r0, r2, r0, lsl #2
     654:	0800334c 	stmdaeq	r0, {r2, r3, r6, r8, r9, ip, sp}
     658:	0800334e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, ip, sp}
     65c:	01045d01 	tsteq	r4, r1, lsl #26
     660:	000005a2 	andeq	r0, r0, r2, lsr #11
     664:	50019901 	andpl	r9, r1, r1, lsl #18
     668:	52080033 	andpl	r0, r8, #51	; 0x33
     66c:	01080033 	tsteq	r8, r3, lsr r0
     670:	bd01045d 	cfstrslt	mvf0, [r1, #-372]
     674:	01000003 	tsteq	r0, r3
     678:	335401a4 	cmpcc	r4, #41	; 0x29
     67c:	33560800 	cmpcc	r6, #0	; 0x0
     680:	5d010800 	stcpl	8, cr0, [r1]
     684:	05b20104 	ldreq	r0, [r2, #260]!
     688:	af010000 	svcge	0x00010000
     68c:	00335801 	eorseq	r5, r3, r1, lsl #16
     690:	00335a08 	eorseq	r5, r3, r8, lsl #20
     694:	045d0108 	ldrbeq	r0, [sp], #-264
     698:	0002ef01 	andeq	lr, r2, r1, lsl #30
     69c:	01ba0100 	undefined instruction 0x01ba0100
     6a0:	0800335c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, ip, sp}
     6a4:	0800335e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, ip, sp}
     6a8:	01045d01 	tsteq	r4, r1, lsl #26
     6ac:	000005eb 	andeq	r0, r0, fp, ror #11
     6b0:	6001c501 	andvs	ip, r1, r1, lsl #10
     6b4:	62080033 	andvs	r0, r8, #51	; 0x33
     6b8:	01080033 	tsteq	r8, r3, lsr r0
     6bc:	6701045d 	smlsdvs	r1, sp, r4, r0
     6c0:	01000005 	tsteq	r0, r5
     6c4:	336401d0 	cmncc	r4, #52	; 0x34
     6c8:	33660800 	cmncc	r6, #0	; 0x0
     6cc:	5d010800 	stcpl	8, cr0, [r1]
     6d0:	06f20104 	ldrbteq	r0, [r2], r4, lsl #2
     6d4:	db010000 	blle	406dc <__Stack_Size+0x402dc>
     6d8:	00336801 	eorseq	r6, r3, r1, lsl #16
     6dc:	00336a08 	eorseq	r6, r3, r8, lsl #20
     6e0:	045d0108 	ldrbeq	r0, [sp], #-264
     6e4:	00045801 	andeq	r5, r4, r1, lsl #16
     6e8:	01e60100 	mvneq	r0, r0, lsl #2
     6ec:	0800336c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, ip, sp}
     6f0:	0800336e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, ip, sp}
     6f4:	01045d01 	tsteq	r4, r1, lsl #26
     6f8:	00000482 	andeq	r0, r0, r2, lsl #9
     6fc:	7001f101 	andvc	pc, r1, r1, lsl #2
     700:	72080033 	andvc	r0, r8, #51	; 0x33
     704:	01080033 	tsteq	r8, r3, lsr r0
     708:	e101045d 	tst	r1, sp, asr r4
     70c:	01000004 	tsteq	r0, r4
     710:	337401fc 	cmncc	r4, #63	; 0x3f
     714:	33760800 	cmncc	r6, #0	; 0x0
     718:	5d010800 	stcpl	8, cr0, [r1]
     71c:	05300105 	ldreq	r0, [r0, #-261]!
     720:	07010000 	streq	r0, [r1, -r0]
     724:	33780101 	cmncc	r8, #1073741824	; 0x40000000
     728:	337a0800 	cmncc	sl, #0	; 0x0
     72c:	5d010800 	stcpl	8, cr0, [r1]
     730:	07180105 	ldreq	r0, [r8, -r5, lsl #2]
     734:	12010000 	andne	r0, r1, #0	; 0x0
     738:	337c0101 	cmncc	ip, #1073741824	; 0x40000000
     73c:	337e0800 	cmncc	lr, #0	; 0x0
     740:	5d010800 	stcpl	8, cr0, [r1]
     744:	07310105 	ldreq	r0, [r1, -r5, lsl #2]!
     748:	1d010000 	stcne	0, cr0, [r1]
     74c:	33800101 	orrcc	r0, r0, #1073741824	; 0x40000000
     750:	33820800 	orrcc	r0, r2, #0	; 0x0
     754:	5d010800 	stcpl	8, cr0, [r1]
     758:	075d0105 	ldrbeq	r0, [sp, -r5, lsl #2]
     75c:	28010000 	stmdacs	r1, {}
     760:	33840101 	orrcc	r0, r4, #1073741824	; 0x40000000
     764:	33860800 	orrcc	r0, r6, #0	; 0x0
     768:	5d010800 	stcpl	8, cr0, [r1]
     76c:	06c70105 	strbeq	r0, [r7], r5, lsl #2
     770:	33010000 	movwcc	r0, #4096	; 0x1000
     774:	33880101 	orrcc	r0, r8, #1073741824	; 0x40000000
     778:	338a0800 	orrcc	r0, sl, #0	; 0x0
     77c:	5d010800 	stcpl	8, cr0, [r1]
     780:	02c60105 	sbceq	r0, r6, #1073741825	; 0x40000001
     784:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
     788:	338c0101 	orrcc	r0, ip, #1073741824	; 0x40000000
     78c:	338e0800 	orrcc	r0, lr, #0	; 0x0
     790:	5d010800 	stcpl	8, cr0, [r1]
     794:	05760105 	ldrbeq	r0, [r6, #-261]!
     798:	49010000 	stmdbmi	r1, {}
     79c:	33900101 	orrscc	r0, r0, #1073741824	; 0x40000000
     7a0:	33920800 	orrscc	r0, r2, #0	; 0x0
     7a4:	5d010800 	stcpl	8, cr0, [r1]
     7a8:	04930105 	ldreq	r0, [r3], #261
     7ac:	54010000 	strpl	r0, [r1]
     7b0:	33940101 	orrscc	r0, r4, #1073741824	; 0x40000000
     7b4:	33960800 	orrscc	r0, r6, #0	; 0x0
     7b8:	5d010800 	stcpl	8, cr0, [r1]
     7bc:	03f00105 	mvnseq	r0, #1073741825	; 0x40000001
     7c0:	60010000 	andvs	r0, r1, r0
     7c4:	33980101 	orrscc	r0, r8, #1073741824	; 0x40000000
     7c8:	339a0800 	orrscc	r0, sl, #0	; 0x0
     7cc:	5d010800 	stcpl	8, cr0, [r1]
     7d0:	03940105 	orrseq	r0, r4, #1073741825	; 0x40000001
     7d4:	6d010000 	stcvs	0, cr0, [r1]
     7d8:	339c0101 	orrscc	r0, ip, #1073741824	; 0x40000000
     7dc:	339e0800 	orrscc	r0, lr, #0	; 0x0
     7e0:	5d010800 	stcpl	8, cr0, [r1]
     7e4:	04bc0105 	ldrteq	r0, [ip], #261
     7e8:	79010000 	stmdbvc	r1, {}
     7ec:	33a00101 	movcc	r0, #1073741824	; 0x40000000
     7f0:	33a20800 	undefined instruction 0x33a20800
     7f4:	5d010800 	stcpl	8, cr0, [r1]
     7f8:	051d0105 	ldreq	r0, [sp, #-261]
     7fc:	84010000 	strhi	r0, [r1]
     800:	33a40101 	undefined instruction 0x33a40101
     804:	33a60800 	undefined instruction 0x33a60800
     808:	5d010800 	stcpl	8, cr0, [r1]
     80c:	074a0105 	strbeq	r0, [sl, -r5, lsl #2]
     810:	8f010000 	svchi	0x00010000
     814:	33a80101 	undefined instruction 0x33a80101
     818:	33aa0800 	undefined instruction 0x33aa0800
     81c:	5d010800 	stcpl	8, cr0, [r1]
     820:	04f20105 	ldrbteq	r0, [r2], #261
     824:	9a010000 	bls	4082c <__Stack_Size+0x4042c>
     828:	33ac0101 	undefined instruction 0x33ac0101
     82c:	33ae0800 	undefined instruction 0x33ae0800
     830:	5d010800 	stcpl	8, cr0, [r1]
     834:	02860105 	addeq	r0, r6, #1073741825	; 0x40000001
     838:	a5010000 	strge	r0, [r1]
     83c:	33b00101 	movscc	r0, #1073741824	; 0x40000000
     840:	33b20800 	undefined instruction 0x33b20800
     844:	5d010800 	stcpl	8, cr0, [r1]
     848:	05410105 	strbeq	r0, [r1, #-261]
     84c:	b1010000 	tstlt	r1, r0
     850:	33b40101 	undefined instruction 0x33b40101
     854:	33b60800 	undefined instruction 0x33b60800
     858:	5d010800 	stcpl	8, cr0, [r1]
     85c:	029a0105 	addseq	r0, sl, #1073741825	; 0x40000001
     860:	bd010000 	stclt	0, cr0, [r1]
     864:	33b80101 	undefined instruction 0x33b80101
     868:	33ba0800 	undefined instruction 0x33ba0800
     86c:	5d010800 	stcpl	8, cr0, [r1]
     870:	03cc0105 	biceq	r0, ip, #1073741825	; 0x40000001
     874:	c8010000 	stmdagt	r1, {}
     878:	33bc0101 	undefined instruction 0x33bc0101
     87c:	33be0800 	undefined instruction 0x33be0800
     880:	5d010800 	stcpl	8, cr0, [r1]
     884:	02fe0105 	rscseq	r0, lr, #1073741825	; 0x40000001
     888:	df010000 	svcle	0x00010000
     88c:	33c00101 	biccc	r0, r0, #1073741824	; 0x40000000
     890:	33c20800 	biccc	r0, r2, #0	; 0x0
     894:	5d010800 	stcpl	8, cr0, [r1]
     898:	032d0105 	teqeq	sp, #1073741825	; 0x40000001
     89c:	ea010000 	b	408a4 <__Stack_Size+0x404a4>
     8a0:	33c40101 	biccc	r0, r4, #1073741824	; 0x40000000
     8a4:	33c60800 	biccc	r0, r6, #0	; 0x0
     8a8:	5d010800 	stcpl	8, cr0, [r1]
     8ac:	05c40105 	strbeq	r0, [r4, #261]
     8b0:	f5010000 	undefined instruction 0xf5010000
     8b4:	33c80101 	biccc	r0, r8, #1073741824	; 0x40000000
     8b8:	33ca0800 	biccc	r0, sl, #0	; 0x0
     8bc:	5d010800 	stcpl	8, cr0, [r1]
     8c0:	025c0105 	subseq	r0, ip, #1073741825	; 0x40000001
     8c4:	00010000 	andeq	r0, r1, r0
     8c8:	33cc0102 	biccc	r0, ip, #-2147483648	; 0x80000000
     8cc:	33ce0800 	biccc	r0, lr, #0	; 0x0
     8d0:	5d010800 	stcpl	8, cr0, [r1]
     8d4:	042c0105 	strteq	r0, [ip], #-261
     8d8:	0b010000 	bleq	408e0 <__Stack_Size+0x404e0>
     8dc:	33d00102 	bicscc	r0, r0, #-2147483648	; 0x80000000
     8e0:	33d20800 	bicscc	r0, r2, #0	; 0x0
     8e4:	5d010800 	stcpl	8, cr0, [r1]
     8e8:	06300105 	ldrteq	r0, [r0], -r5, lsl #2
     8ec:	16010000 	strne	r0, [r1], -r0
     8f0:	33d40102 	bicscc	r0, r4, #-2147483648	; 0x80000000
     8f4:	33d60800 	bicscc	r0, r6, #0	; 0x0
     8f8:	5d010800 	stcpl	8, cr0, [r1]
     8fc:	03620105 	cmneq	r2, #1073741825	; 0x40000001
     900:	21010000 	tstcs	r1, r0
     904:	33d80102 	bicscc	r0, r8, #-2147483648	; 0x80000000
     908:	33da0800 	bicscc	r0, sl, #0	; 0x0
     90c:	5d010800 	stcpl	8, cr0, [r1]
     910:	03840105 	orreq	r0, r4, #1073741825	; 0x40000001
     914:	2c010000 	stccs	0, cr0, [r1], {0}
     918:	33dc0102 	bicscc	r0, ip, #-2147483648	; 0x80000000
     91c:	33de0800 	bicscc	r0, lr, #0	; 0x0
     920:	5d010800 	stcpl	8, cr0, [r1]
     924:	06b50105 	ldrteq	r0, [r5], r5, lsl #2
     928:	44010000 	strmi	r0, [r1]
     92c:	33e00102 	mvncc	r0, #-2147483648	; 0x80000000
     930:	33e20800 	mvncc	r0, #0	; 0x0
     934:	5d010800 	stcpl	8, cr0, [r1]
     938:	07030105 	streq	r0, [r3, -r5, lsl #2]
     93c:	5b010000 	blpl	40944 <__Stack_Size+0x40544>
     940:	33e40102 	mvncc	r0, #-2147483648	; 0x80000000
     944:	33e60800 	mvncc	r0, #0	; 0x0
     948:	5d010800 	stcpl	8, cr0, [r1]
     94c:	060c0105 	streq	r0, [ip], -r5, lsl #2
     950:	66010000 	strvs	r0, [r1], -r0
     954:	33e80102 	mvncc	r0, #-2147483648	; 0x80000000
     958:	33ea0800 	mvncc	r0, #0	; 0x0
     95c:	5d010800 	stcpl	8, cr0, [r1]
     960:	033d0105 	teqeq	sp, #1073741825	; 0x40000001
     964:	71010000 	tstvc	r1, r0
     968:	33ec0102 	mvncc	r0, #-2147483648	; 0x80000000
     96c:	33ee0800 	mvncc	r0, #0	; 0x0
     970:	5d010800 	stcpl	8, cr0, [r1]
     974:	05d70105 	ldrbeq	r0, [r7, #261]
     978:	7c010000 	stcvc	0, cr0, [r1], {0}
     97c:	33f00102 	mvnscc	r0, #-2147483648	; 0x80000000
     980:	33f20800 	mvnscc	r0, #0	; 0x0
     984:	5d010800 	stcpl	8, cr0, [r1]
     988:	06a20105 	strteq	r0, [r2], r5, lsl #2
     98c:	88010000 	stmdahi	r1, {}
     990:	33f40102 	mvnscc	r0, #-2147483648	; 0x80000000
     994:	33f60800 	mvnscc	r0, #0	; 0x0
     998:	5d010800 	stcpl	8, cr0, [r1]
     99c:	05050105 	streq	r0, [r5, #-261]
     9a0:	94010000 	strls	r0, [r1]
     9a4:	33f80102 	mvnscc	r0, #-2147483648	; 0x80000000
     9a8:	33fa0800 	mvnscc	r0, #0	; 0x0
     9ac:	5d010800 	stcpl	8, cr0, [r1]
     9b0:	058f0105 	streq	r0, [pc, #261]	; abd <__Stack_Size+0x6bd>
     9b4:	9f010000 	svcls	0x00010000
     9b8:	33fc0102 	mvnscc	r0, #-2147483648	; 0x80000000
     9bc:	33fe0800 	mvnscc	r0, #0	; 0x0
     9c0:	5d010800 	stcpl	8, cr0, [r1]
     9c4:	06430105 	strbeq	r0, [r3], -r5, lsl #2
     9c8:	aa010000 	bge	409d0 <__Stack_Size+0x405d0>
     9cc:	34000102 	strcc	r0, [r0], #-258
     9d0:	34020800 	strcc	r0, [r2], #-2048
     9d4:	5d010800 	stcpl	8, cr0, [r1]
     9d8:	030e0105 	movweq	r0, #57605	; 0xe105
     9dc:	b5010000 	strlt	r0, [r1]
     9e0:	34040102 	strcc	r0, [r4], #-258
     9e4:	34060800 	strcc	r0, [r6], #-2048
     9e8:	5d010800 	stcpl	8, cr0, [r1]
     9ec:	04ac0105 	strteq	r0, [ip], #261
     9f0:	c0010000 	andgt	r0, r1, r0
     9f4:	34080102 	strcc	r0, [r8], #-258
     9f8:	340a0800 	strcc	r0, [sl], #-2048
     9fc:	5d010800 	stcpl	8, cr0, [r1]
     a00:	03520105 	cmpeq	r2, #1073741825	; 0x40000001
     a04:	cb010000 	blgt	40a0c <__Stack_Size+0x4060c>
     a08:	340c0102 	strcc	r0, [ip], #-258
     a0c:	340e0800 	strcc	r0, [lr], #-2048
     a10:	5d010800 	stcpl	8, cr0, [r1]
     a14:	03ad0105 	undefined instruction 0x03ad0105
     a18:	d6010000 	strle	r0, [r1], -r0
     a1c:	34100102 	ldrcc	r0, [r0], #-258
     a20:	34120800 	ldrcc	r0, [r2], #-2048
     a24:	5d010800 	stcpl	8, cr0, [r1]
     a28:	03df0105 	bicseq	r0, pc, #1073741825	; 0x40000001
     a2c:	e1010000 	tst	r1, r0
     a30:	34140102 	ldrcc	r0, [r4], #-258
     a34:	34160800 	ldrcc	r0, [r6], #-2048
     a38:	5d010800 	stcpl	8, cr0, [r1]
     a3c:	04020105 	streq	r0, [r2], #-261
     a40:	ec010000 	stc	0, cr0, [r1], {0}
     a44:	34180102 	ldrcc	r0, [r8], #-258
     a48:	341a0800 	ldrcc	r0, [sl], #-2048
     a4c:	5d010800 	stcpl	8, cr0, [r1]
     a50:	05fc0105 	ldrbeq	r0, [ip, #261]!
     a54:	f7010000 	undefined instruction 0xf7010000
     a58:	341c0102 	ldrcc	r0, [ip], #-258
     a5c:	341e0800 	ldrcc	r0, [lr], #-2048
     a60:	5d010800 	stcpl	8, cr0, [r1]
     a64:	06200105 	strteq	r0, [r0], -r5, lsl #2
     a68:	02010000 	andeq	r0, r1, #0	; 0x0
     a6c:	34200103 	strtcc	r0, [r0], #-259
     a70:	34220800 	strtcc	r0, [r2], #-2048
     a74:	5d010800 	stcpl	8, cr0, [r1]
     a78:	04130105 	ldreq	r0, [r3], #-261
     a7c:	0d010000 	stceq	0, cr0, [r1]
     a80:	34240103 	strtcc	r0, [r4], #-259
     a84:	34260800 	strtcc	r0, [r6], #-2048
     a88:	5d010800 	stcpl	8, cr0, [r1]
     a8c:	043f0105 	ldrteq	r0, [pc], #261	; a94 <__Stack_Size+0x694>
     a90:	18010000 	stmdane	r1, {}
     a94:	34280103 	strtcc	r0, [r8], #-259
     a98:	342a0800 	strtcc	r0, [sl], #-2048
     a9c:	5d010800 	stcpl	8, cr0, [r1]
     aa0:	04690105 	strbteq	r0, [r9], #-261
     aa4:	23010000 	movwcs	r0, #4096	; 0x1000
     aa8:	342c0103 	strtcc	r0, [ip], #-259
     aac:	342e0800 	strtcc	r0, [lr], #-2048
     ab0:	5d010800 	stcpl	8, cr0, [r1]
     ab4:	06720105 	ldrbteq	r0, [r2], -r5, lsl #2
     ab8:	2f010000 	svccs	0x00010000
     abc:	34300103 	ldrtcc	r0, [r0], #-259
     ac0:	34320800 	ldrtcc	r0, [r2], #-2048
     ac4:	5d010800 	stcpl	8, cr0, [r1]
     ac8:	06e00106 	strbteq	r0, [r0], r6, lsl #2
     acc:	4f010000 	svcmi	0x00010000
     ad0:	34340102 	ldrtcc	r0, [r4], #-258
     ad4:	34400800 	strbcc	r0, [r0], #-2048
     ad8:	00730800 	rsbseq	r0, r3, r0, lsl #16
     adc:	01060000 	tsteq	r6, r0
     ae0:	00000660 	andeq	r0, r0, r0, ror #12
     ae4:	01023701 	tsteq	r2, r1, lsl #14
     ae8:	08003440 	stmdaeq	r0, {r6, sl, ip, sp}
     aec:	0800344c 	stmdaeq	r0, {r2, r3, r6, sl, ip, sp}
     af0:	0000009e 	muleq	r0, lr, r0
     af4:	02df0106 	sbcseq	r0, pc, #-2147483647	; 0x80000001
     af8:	d3010000 	movwle	r0, #4096	; 0x1000
     afc:	344c0101 	strbcc	r0, [ip], #-257
     b00:	34580800 	ldrbcc	r0, [r8], #-2048
     b04:	00c90800 	sbceq	r0, r9, r0, lsl #16
     b08:	01070000 	tsteq	r7, r0
     b0c:	0000031e 	andeq	r0, r0, lr, lsl r3
     b10:	58018d01 	stmdapl	r1, {r0, r8, sl, fp, pc}
     b14:	64080034 	strvs	r0, [r8], #-52
     b18:	f4080034 	vst4.8	{d0-d3}, [r8, :256], r4
     b1c:	00000000 	andeq	r0, r0, r0
     b20:	00000524 	andeq	r0, r0, r4, lsr #10
     b24:	01e40002 	mvneq	r0, r2
     b28:	01040000 	tsteq	r4, r0
     b2c:	00000000 	andeq	r0, r0, r0
     b30:	0007a501 	andeq	sl, r7, r1, lsl #10
     b34:	0001e700 	andeq	lr, r1, r0, lsl #14
     b38:	00346400 	eorseq	r6, r4, r0, lsl #8
     b3c:	00367408 	eorseq	r7, r6, r8, lsl #8
     b40:	00032008 	andeq	r2, r3, r8
     b44:	05040200 	streq	r0, [r4, #-512]
     b48:	00003022 	andeq	r3, r0, r2, lsr #32
     b4c:	4b050202 	blmi	14135c <__Stack_Size+0x140f5c>
     b50:	02000000 	andeq	r0, r0, #0	; 0x0
     b54:	00c70601 	sbceq	r0, r7, r1, lsl #12
     b58:	04020000 	streq	r0, [r2]
     b5c:	00309c07 	eorseq	r9, r0, r7, lsl #24
     b60:	31750300 	cmncc	r5, r0, lsl #6
     b64:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
     b68:	0000004c 	andeq	r0, r0, ip, asr #32
     b6c:	4d070202 	sfmmi	f0, 4, [r7, #-8]
     b70:	03000001 	movweq	r0, #1	; 0x1
     b74:	02003875 	andeq	r3, r0, #7667712	; 0x750000
     b78:	00005d29 	andeq	r5, r0, r9, lsr #26
     b7c:	08010200 	stmdaeq	r1, {r9}
     b80:	000000c5 	andeq	r0, r0, r5, asr #1
     b84:	00003a04 	andeq	r3, r0, r4, lsl #20
     b88:	004c0400 	subeq	r0, ip, r0, lsl #8
     b8c:	01050000 	tsteq	r5, r0
     b90:	00833902 	addeq	r3, r3, r2, lsl #18
     b94:	c2060000 	andgt	r0, r6, #0	; 0x0
     b98:	00000015 	andeq	r0, r0, r5, lsl r0
     b9c:	54455307 	strbpl	r5, [r5], #-775
     ba0:	05000100 	streq	r0, [r0, #-256]
     ba4:	983b0201 	ldmdals	fp!, {r0, r9}
     ba8:	06000000 	streq	r0, [r0], -r0
     bac:	000007b8 	strheq	r0, [r0], -r8
     bb0:	07d80600 	ldrbeq	r0, [r8, r0, lsl #12]
     bb4:	00010000 	andeq	r0, r1, r0
     bb8:	00093f08 	andeq	r3, r9, r8, lsl #30
     bbc:	833b0200 	teqhi	fp, #0	; 0x0
     bc0:	05000000 	streq	r0, [r0]
     bc4:	b83e0201 	ldmdalt	lr!, {r0, r9}
     bc8:	06000000 	streq	r0, [r0], -r0
     bcc:	00000826 	andeq	r0, r0, r6, lsr #16
     bd0:	07d00600 	ldrbeq	r0, [r0, r0, lsl #12]
     bd4:	00010000 	andeq	r0, r1, r0
     bd8:	0007f008 	andeq	pc, r7, r8
     bdc:	a33e0200 	teqge	lr, #0	; 0x0
     be0:	09000000 	stmdbeq	r0, {}
     be4:	1c0a0704 	stcne	7, cr0, [sl], {4}
     be8:	39014f03 	stmdbcc	r1, {r0, r1, r8, r9, sl, fp, lr}
     bec:	0b000001 	bleq	bf8 <__Stack_Size+0x7f8>
     bf0:	004c5243 	subeq	r5, ip, r3, asr #4
     bf4:	64015003 	strvs	r5, [r1], #-3
     bf8:	02000000 	andeq	r0, r0, #0	; 0x0
     bfc:	430b0023 	movwmi	r0, #45091	; 0xb023
     c00:	03004852 	movweq	r4, #2130	; 0x852
     c04:	00640151 	rsbeq	r0, r4, r1, asr r1
     c08:	23020000 	movwcs	r0, #8192	; 0x2000
     c0c:	44490b04 	strbmi	r0, [r9], #-2820
     c10:	52030052 	andpl	r0, r3, #82	; 0x52
     c14:	00006401 	andeq	r6, r0, r1, lsl #8
     c18:	08230200 	stmdaeq	r3!, {r9}
     c1c:	52444f0b 	subpl	r4, r4, #44	; 0x2c
     c20:	01530300 	cmpeq	r3, r0, lsl #6
     c24:	00000064 	andeq	r0, r0, r4, rrx
     c28:	0c0c2302 	stceq	3, cr2, [ip], {2}
     c2c:	0000080f 	andeq	r0, r0, pc, lsl #16
     c30:	64015403 	strvs	r5, [r1], #-1027
     c34:	02000000 	andeq	r0, r0, #0	; 0x0
     c38:	420b1023 	andmi	r1, fp, #35	; 0x23
     c3c:	03005252 	movweq	r5, #594	; 0x252
     c40:	00640155 	rsbeq	r0, r4, r5, asr r1
     c44:	23020000 	movwcs	r0, #8192	; 0x2000
     c48:	09d20c14 	ldmibeq	r2, {r2, r4, sl, fp}^
     c4c:	56030000 	strpl	r0, [r3], -r0
     c50:	00006401 	andeq	r6, r0, r1, lsl #8
     c54:	18230200 	stmdane	r3!, {r9}
     c58:	03500a00 	cmpeq	r0, #0	; 0x0
     c5c:	039a020c 	orrseq	r0, sl, #-1073741824	; 0xc0000000
     c60:	430b0000 	movwmi	r0, #45056	; 0xb000
     c64:	03003152 	movweq	r3, #338	; 0x152
     c68:	0069020d 	rsbeq	r0, r9, sp, lsl #4
     c6c:	23020000 	movwcs	r0, #8192	; 0x2000
     c70:	018a0c00 	orreq	r0, sl, r0, lsl #24
     c74:	0e030000 	cdpeq	0, 0, cr0, cr3, cr0, {0}
     c78:	00004102 	andeq	r4, r0, r2, lsl #2
     c7c:	02230200 	eoreq	r0, r3, #0	; 0x0
     c80:	3252430b 	subscc	r4, r2, #738197504	; 0x2c000000
     c84:	020f0300 	andeq	r0, pc, #0	; 0x0
     c88:	00000069 	andeq	r0, r0, r9, rrx
     c8c:	0c042302 	stceq	3, cr2, [r4], {2}
     c90:	00000194 	muleq	r0, r4, r1
     c94:	41021003 	tstmi	r2, r3
     c98:	02000000 	andeq	r0, r0, #0	; 0x0
     c9c:	330c0623 	movwcc	r0, #50723	; 0xc623
     ca0:	03000000 	movweq	r0, #0	; 0x0
     ca4:	00690211 	rsbeq	r0, r9, r1, lsl r2
     ca8:	23020000 	movwcs	r0, #8192	; 0x2000
     cac:	005a0c08 	subseq	r0, sl, r8, lsl #24
     cb0:	12030000 	andne	r0, r3, #0	; 0x0
     cb4:	00004102 	andeq	r4, r0, r2, lsl #2
     cb8:	0a230200 	beq	8c14c0 <__Stack_Size+0x8c10c0>
     cbc:	0001480c 	andeq	r4, r1, ip, lsl #16
     cc0:	02130300 	andseq	r0, r3, #0	; 0x0
     cc4:	00000069 	andeq	r0, r0, r9, rrx
     cc8:	0c0c2302 	stceq	3, cr2, [ip], {2}
     ccc:	0000019e 	muleq	r0, lr, r1
     cd0:	41021403 	tstmi	r2, r3, lsl #8
     cd4:	02000000 	andeq	r0, r0, #0	; 0x0
     cd8:	530b0e23 	movwpl	r0, #48675	; 0xbe23
     cdc:	15030052 	strne	r0, [r3, #-82]
     ce0:	00006902 	andeq	r6, r0, r2, lsl #18
     ce4:	10230200 	eorne	r0, r3, r0, lsl #4
     ce8:	0000640c 	andeq	r6, r0, ip, lsl #8
     cec:	02160300 	andseq	r0, r6, #0	; 0x0
     cf0:	00000041 	andeq	r0, r0, r1, asr #32
     cf4:	0b122302 	bleq	489904 <__Stack_Size+0x489504>
     cf8:	00524745 	subseq	r4, r2, r5, asr #14
     cfc:	69021703 	stmdbvs	r2, {r0, r1, r8, r9, sl, ip}
     d00:	02000000 	andeq	r0, r0, #0	; 0x0
     d04:	b50c1423 	strlt	r1, [ip, #-1059]
     d08:	03000001 	movweq	r0, #1	; 0x1
     d0c:	00410218 	subeq	r0, r1, r8, lsl r2
     d10:	23020000 	movwcs	r0, #8192	; 0x2000
     d14:	00270c16 	eoreq	r0, r7, r6, lsl ip
     d18:	19030000 	stmdbne	r3, {}
     d1c:	00006902 	andeq	r6, r0, r2, lsl #18
     d20:	18230200 	stmdane	r3!, {r9}
     d24:	0001bf0c 	andeq	fp, r1, ip, lsl #30
     d28:	021a0300 	andseq	r0, sl, #0	; 0x0
     d2c:	00000041 	andeq	r0, r0, r1, asr #32
     d30:	0c1a2302 	ldceq	3, cr2, [sl], {2}
     d34:	0000002d 	andeq	r0, r0, sp, lsr #32
     d38:	69021b03 	stmdbvs	r2, {r0, r1, r8, r9, fp, ip}
     d3c:	02000000 	andeq	r0, r0, #0	; 0x0
     d40:	c90c1c23 	stmdbgt	ip, {r0, r1, r5, sl, fp, ip}
     d44:	03000001 	movweq	r0, #1	; 0x1
     d48:	0041021c 	subeq	r0, r1, ip, lsl r2
     d4c:	23020000 	movwcs	r0, #8192	; 0x2000
     d50:	000c0c1e 	andeq	r0, ip, lr, lsl ip
     d54:	1d030000 	stcne	0, cr0, [r3]
     d58:	00006902 	andeq	r6, r0, r2, lsl #18
     d5c:	20230200 	eorcs	r0, r3, r0, lsl #4
     d60:	0001d30c 	andeq	sp, r1, ip, lsl #6
     d64:	021e0300 	andseq	r0, lr, #0	; 0x0
     d68:	00000041 	andeq	r0, r0, r1, asr #32
     d6c:	0b222302 	bleq	88997c <__Stack_Size+0x88957c>
     d70:	00544e43 	subseq	r4, r4, r3, asr #28
     d74:	69021f03 	stmdbvs	r2, {r0, r1, r8, r9, sl, fp, ip}
     d78:	02000000 	andeq	r0, r0, #0	; 0x0
     d7c:	dd0c2423 	cfstrsle	mvf2, [ip, #-140]
     d80:	03000001 	movweq	r0, #1	; 0x1
     d84:	00410220 	subeq	r0, r1, r0, lsr #4
     d88:	23020000 	movwcs	r0, #8192	; 0x2000
     d8c:	53500b26 	cmppl	r0, #38912	; 0x9800
     d90:	21030043 	tstcs	r3, r3, asr #32
     d94:	00006902 	andeq	r6, r0, r2, lsl #18
     d98:	28230200 	stmdacs	r3!, {r9}
     d9c:	0000a00c 	andeq	sl, r0, ip
     da0:	02220300 	eoreq	r0, r2, #0	; 0x0
     da4:	00000041 	andeq	r0, r0, r1, asr #32
     da8:	0b2a2302 	bleq	a899b8 <__Stack_Size+0xa895b8>
     dac:	00525241 	subseq	r5, r2, r1, asr #4
     db0:	69022303 	stmdbvs	r2, {r0, r1, r8, r9, sp}
     db4:	02000000 	andeq	r0, r0, #0	; 0x0
     db8:	df0c2c23 	svcle	0x000c2c23
     dbc:	03000000 	movweq	r0, #0	; 0x0
     dc0:	00410224 	subeq	r0, r1, r4, lsr #4
     dc4:	23020000 	movwcs	r0, #8192	; 0x2000
     dc8:	43520b2e 	cmpmi	r2, #47104	; 0xb800
     dcc:	25030052 	strcs	r0, [r3, #-82]
     dd0:	00006902 	andeq	r6, r0, r2, lsl #18
     dd4:	30230200 	eorcc	r0, r3, r0, lsl #4
     dd8:	0000ea0c 	andeq	lr, r0, ip, lsl #20
     ddc:	02260300 	eoreq	r0, r6, #0	; 0x0
     de0:	00000041 	andeq	r0, r0, r1, asr #32
     de4:	0c322302 	ldceq	3, cr2, [r2], #-8
     de8:	0000008c 	andeq	r0, r0, ip, lsl #1
     dec:	69022703 	stmdbvs	r2, {r0, r1, r8, r9, sl, sp}
     df0:	02000000 	andeq	r0, r0, #0	; 0x0
     df4:	f50c3423 	undefined instruction 0xf50c3423
     df8:	03000000 	movweq	r0, #0	; 0x0
     dfc:	00410228 	subeq	r0, r1, r8, lsr #4
     e00:	23020000 	movwcs	r0, #8192	; 0x2000
     e04:	00910c36 	addseq	r0, r1, r6, lsr ip
     e08:	29030000 	stmdbcs	r3, {}
     e0c:	00006902 	andeq	r6, r0, r2, lsl #18
     e10:	38230200 	stmdacc	r3!, {r9}
     e14:	0001000c 	andeq	r0, r1, ip
     e18:	022a0300 	eoreq	r0, sl, #0	; 0x0
     e1c:	00000041 	andeq	r0, r0, r1, asr #32
     e20:	0c3a2302 	ldceq	3, cr2, [sl], #-8
     e24:	00000096 	muleq	r0, r6, r0
     e28:	69022b03 	stmdbvs	r2, {r0, r1, r8, r9, fp, sp}
     e2c:	02000000 	andeq	r0, r0, #0	; 0x0
     e30:	0b0c3c23 	bleq	30fec4 <__Stack_Size+0x30fac4>
     e34:	03000001 	movweq	r0, #1	; 0x1
     e38:	0041022c 	subeq	r0, r1, ip, lsr #4
     e3c:	23020000 	movwcs	r0, #8192	; 0x2000
     e40:	009b0c3e 	addseq	r0, fp, lr, lsr ip
     e44:	2d030000 	stccs	0, cr0, [r3]
     e48:	00006902 	andeq	r6, r0, r2, lsl #18
     e4c:	40230200 	eormi	r0, r3, r0, lsl #4
     e50:	0001160c 	andeq	r1, r1, ip, lsl #12
     e54:	022e0300 	eoreq	r0, lr, #0	; 0x0
     e58:	00000041 	andeq	r0, r0, r1, asr #32
     e5c:	0c422302 	mcrreq	3, 0, r2, r2, cr2
     e60:	00000160 	andeq	r0, r0, r0, ror #2
     e64:	69022f03 	stmdbvs	r2, {r0, r1, r8, r9, sl, fp, sp}
     e68:	02000000 	andeq	r0, r0, #0	; 0x0
     e6c:	210c4423 	tstcs	ip, r3, lsr #8
     e70:	03000001 	movweq	r0, #1	; 0x1
     e74:	00410230 	subeq	r0, r1, r0, lsr r2
     e78:	23020000 	movwcs	r0, #8192	; 0x2000
     e7c:	43440b46 	movtmi	r0, #19270	; 0x4b46
     e80:	31030052 	qaddcc	r0, r2, r3
     e84:	00006902 	andeq	r6, r0, r2, lsl #18
     e88:	48230200 	stmdami	r3!, {r9}
     e8c:	00012c0c 	andeq	r2, r1, ip, lsl #24
     e90:	02320300 	eorseq	r0, r2, #0	; 0x0
     e94:	00000041 	andeq	r0, r0, r1, asr #32
     e98:	0c4a2302 	mcrreq	3, 0, r2, sl, cr2
     e9c:	00000241 	andeq	r0, r0, r1, asr #4
     ea0:	69023303 	stmdbvs	r2, {r0, r1, r8, r9, ip, sp}
     ea4:	02000000 	andeq	r0, r0, #0	; 0x0
     ea8:	370c4c23 	strcc	r4, [ip, -r3, lsr #24]
     eac:	03000001 	movweq	r0, #1	; 0x1
     eb0:	00410234 	subeq	r0, r1, r4, lsr r2
     eb4:	23020000 	movwcs	r0, #8192	; 0x2000
     eb8:	0105004e 	tsteq	r5, lr, asr #32
     ebc:	03b52304 	undefined instruction 0x03b52304
     ec0:	2c060000 	stccs	0, cr0, [r6], {0}
     ec4:	01000008 	tsteq	r0, r8
     ec8:	00084e06 	andeq	r4, r8, r6, lsl #28
     ecc:	84060200 	strhi	r0, [r6], #-512
     ed0:	03000009 	movweq	r0, #9	; 0x9
     ed4:	092d0800 	pusheq	{fp}
     ed8:	27040000 	strcs	r0, [r4, -r0]
     edc:	0000039a 	muleq	r0, sl, r3
     ee0:	2e040105 	adfcss	f0, f4, f5
     ee4:	000003fa 	strdeq	r0, [r0], -sl
     ee8:	00090706 	andeq	r0, r9, r6, lsl #14
     eec:	bc060000 	stclt	0, cr0, [r6], {0}
     ef0:	04000009 	streq	r0, [r0], #-9
     ef4:	00091506 	andeq	r1, r9, r6, lsl #10
     ef8:	f9062800 	undefined instruction 0xf9062800
     efc:	c8000008 	stmdagt	r0, {r3}
     f00:	083d0600 	ldmdaeq	sp!, {r9, sl}
     f04:	06140000 	ldreq	r0, [r4], -r0
     f08:	00000960 	andeq	r0, r0, r0, ror #18
     f0c:	09d70610 	ldmibeq	r7, {r4, r9, sl}^
     f10:	061c0000 	ldreq	r0, [ip], -r0
     f14:	000007c0 	andeq	r0, r0, r0, asr #15
     f18:	ab080018 	blge	200f80 <__Stack_Size+0x200b80>
     f1c:	04000009 	streq	r0, [r0], #-9
     f20:	0003c036 	andeq	ip, r3, r6, lsr r0
     f24:	04040d00 	streq	r0, [r4], #-3328
     f28:	0004383f 	andeq	r3, r4, pc, lsr r8
     f2c:	07890e00 	streq	r0, [r9, r0, lsl #28]
     f30:	40040000 	andmi	r0, r4, r0
     f34:	00000041 	andeq	r0, r0, r1, asr #32
     f38:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
     f3c:	000008a4 	andeq	r0, r0, r4, lsr #17
     f40:	03b54104 	undefined instruction 0x03b54104
     f44:	23020000 	movwcs	r0, #8192	; 0x2000
     f48:	09230e02 	stmdbeq	r3!, {r1, r9, sl, fp}
     f4c:	42040000 	andmi	r0, r4, #0	; 0x0
     f50:	000003fa 	strdeq	r0, [r0], -sl
     f54:	00032302 	andeq	r2, r3, r2, lsl #6
     f58:	00087108 	andeq	r7, r8, r8, lsl #2
     f5c:	05430400 	strbeq	r0, [r3, #-1024]
     f60:	0d000004 	stceq	0, cr0, [r0, #-16]
     f64:	841b0504 	ldrhi	r0, [fp], #-1284
     f68:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
     f6c:	000008ce 	andeq	r0, r0, lr, asr #17
     f70:	00531c05 	subseq	r1, r3, r5, lsl #24
     f74:	23020000 	movwcs	r0, #8192	; 0x2000
     f78:	08820e00 	stmeq	r2, {r9, sl, fp}
     f7c:	1d050000 	stcne	0, cr0, [r5]
     f80:	00000053 	andeq	r0, r0, r3, asr r0
     f84:	0e012302 	cdpeq	3, 0, cr2, cr1, cr2, {0}
     f88:	000008de 	ldrdeq	r0, [r0], -lr
     f8c:	00531e05 	subseq	r1, r3, r5, lsl #28
     f90:	23020000 	movwcs	r0, #8192	; 0x2000
     f94:	07920e02 	ldreq	r0, [r2, r2, lsl #28]
     f98:	1f050000 	svcne	0x00050000
     f9c:	00000098 	muleq	r0, r8, r0
     fa0:	00032302 	andeq	r2, r3, r2, lsl #6
     fa4:	00094f08 	andeq	r4, r9, r8, lsl #30
     fa8:	43200500 	teqmi	r0, #0	; 0x0
     fac:	0f000004 	svceq	0x00000004
     fb0:	0008af01 	andeq	sl, r8, r1, lsl #30
     fb4:	64bd0100 	ldrtvs	r0, [sp], #256
     fb8:	94080034 	strls	r0, [r8], #-52
     fbc:	01080034 	tsteq	r8, r4, lsr r0
     fc0:	9501105d 	strls	r1, [r1, #-93]
     fc4:	01000009 	tsteq	r0, r9
     fc8:	349401b4 	ldrcc	r0, [r4], #436
     fcc:	34a80800 	strtcc	r0, [r8], #2048
     fd0:	011f0800 	tsteq	pc, r0, lsl #16
     fd4:	01110000 	tsteq	r1, r0
     fd8:	0000085e 	andeq	r0, r0, lr, asr r8
     fdc:	a8018001 	stmdage	r1, {r0, pc}
     fe0:	9c080034 	stcls	0, cr0, [r8], {52}
     fe4:	4a080035 	bmi	2010c0 <__Stack_Size+0x200cc0>
     fe8:	de000001 	cdple	0, 0, cr0, cr0, cr1, {0}
     fec:	12000004 	andne	r0, r0, #4	; 0x4
     ff0:	00000971 	andeq	r0, r0, r1, ror r9
     ff4:	04388101 	ldrteq	r8, [r8], #-257
     ff8:	91020000 	tstls	r2, r0
     ffc:	01110064 	tsteq	r1, r4, rrx
    1000:	000007fc 	strdeq	r0, [r0], -ip
    1004:	9c015401 	cfstrsls	mvf5, [r1], {1}
    1008:	ee080035 	mcr	0, 0, r0, cr8, cr5, {1}
    100c:	75080035 	strvc	r0, [r8, #-53]
    1010:	06000001 	streq	r0, [r0], -r1
    1014:	12000005 	andne	r0, r0, #5	; 0x5
    1018:	000008bb 	strheq	r0, [r0], -fp
    101c:	04845501 	streq	r5, [r4], #1281
    1020:	91020000 	tstls	r2, r0
    1024:	0113006c 	tsteq	r3, ip, rrx
    1028:	00000814 	andeq	r0, r0, r4, lsl r8
    102c:	f0011001 	undefined instruction 0xf0011001
    1030:	74080035 	strvc	r0, [r8], #-53
    1034:	a0080036 	andge	r0, r8, r6, lsr r0
    1038:	14000001 	strne	r0, [r0], #-1
    103c:	000007df 	ldrdeq	r0, [r0], -pc
    1040:	00b81101 	adcseq	r1, r8, r1, lsl #2
    1044:	00000000 	andeq	r0, r0, r0
    1048:	00000419 	andeq	r0, r0, r9, lsl r4
    104c:	03030002 	movweq	r0, #12290	; 0x3002
    1050:	01040000 	tsteq	r4, r0
    1054:	00000000 	andeq	r0, r0, r0
    1058:	000b0201 	andeq	r0, fp, r1, lsl #4
    105c:	0001e700 	andeq	lr, r1, r0, lsl #14
    1060:	00367400 	eorseq	r7, r6, r0, lsl #8
    1064:	00382808 	eorseq	r2, r8, r8, lsl #16
    1068:	00044608 	andeq	r4, r4, r8, lsl #12
    106c:	05040200 	streq	r0, [r4, #-512]
    1070:	00003022 	andeq	r3, r0, r2, lsr #32
    1074:	4b050202 	blmi	141884 <__Stack_Size+0x141484>
    1078:	02000000 	andeq	r0, r0, #0	; 0x0
    107c:	00c70601 	sbceq	r0, r7, r1, lsl #12
    1080:	75030000 	strvc	r0, [r3]
    1084:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    1088:	00004527 	andeq	r4, r0, r7, lsr #10
    108c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1090:	0000309c 	muleq	r0, ip, r0
    1094:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    1098:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    109c:	02000000 	andeq	r0, r0, #0	; 0x0
    10a0:	014d0702 	cmpeq	sp, r2, lsl #14
    10a4:	75030000 	strvc	r0, [r3]
    10a8:	29020038 	stmdbcs	r2, {r3, r4, r5}
    10ac:	00000068 	andeq	r0, r0, r8, rrx
    10b0:	c5080102 	strgt	r0, [r8, #-258]
    10b4:	04000000 	streq	r0, [r0]
    10b8:	00000045 	andeq	r0, r0, r5, asr #32
    10bc:	00005704 	andeq	r5, r0, r4, lsl #14
    10c0:	00680400 	rsbeq	r0, r8, r0, lsl #8
    10c4:	01050000 	tsteq	r5, r0
    10c8:	00933902 	addseq	r3, r3, r2, lsl #18
    10cc:	c2060000 	andgt	r0, r6, #0	; 0x0
    10d0:	00000015 	andeq	r0, r0, r5, lsl r0
    10d4:	54455307 	strbpl	r5, [r5], #-775
    10d8:	05000100 	streq	r0, [r0, #-256]
    10dc:	a83b0201 	ldmdage	fp!, {r0, r9}
    10e0:	06000000 	streq	r0, [r0], -r0
    10e4:	000007b8 	strheq	r0, [r0], -r8
    10e8:	07d80600 	ldrbeq	r0, [r8, r0, lsl #12]
    10ec:	00010000 	andeq	r0, r1, r0
    10f0:	09070408 	stmdbeq	r7, {r3, sl}
    10f4:	0239031c 	eorseq	r0, r9, #1879048192	; 0x70000000
    10f8:	00000185 	andeq	r0, r0, r5, lsl #3
    10fc:	0052530a 	subseq	r5, r2, sl, lsl #6
    1100:	74023a03 	strvc	r3, [r2], #-2563
    1104:	02000000 	andeq	r0, r0, #0	; 0x0
    1108:	8a0b0023 	bhi	2c119c <__Stack_Size+0x2c0d9c>
    110c:	03000001 	movweq	r0, #1	; 0x1
    1110:	004c023b 	subeq	r0, ip, fp, lsr r2
    1114:	23020000 	movwcs	r0, #8192	; 0x2000
    1118:	52440a02 	subpl	r0, r4, #8192	; 0x2000
    111c:	023c0300 	eorseq	r0, ip, #0	; 0x0
    1120:	00000074 	andeq	r0, r0, r4, ror r0
    1124:	0b042302 	bleq	109d34 <__Stack_Size+0x109934>
    1128:	00000194 	muleq	r0, r4, r1
    112c:	4c023d03 	stcmi	13, cr3, [r2], {3}
    1130:	02000000 	andeq	r0, r0, #0	; 0x0
    1134:	420a0623 	andmi	r0, sl, #36700160	; 0x2300000
    1138:	03005252 	movweq	r5, #594	; 0x252
    113c:	0074023e 	rsbseq	r0, r4, lr, lsr r2
    1140:	23020000 	movwcs	r0, #8192	; 0x2000
    1144:	005a0b08 	subseq	r0, sl, r8, lsl #22
    1148:	3f030000 	svccc	0x00030000
    114c:	00004c02 	andeq	r4, r0, r2, lsl #24
    1150:	0a230200 	beq	8c1958 <__Stack_Size+0x8c1558>
    1154:	3152430a 	cmpcc	r2, sl, lsl #6
    1158:	02400300 	subeq	r0, r0, #0	; 0x0
    115c:	00000074 	andeq	r0, r0, r4, ror r0
    1160:	0b0c2302 	bleq	309d70 <__Stack_Size+0x309970>
    1164:	0000019e 	muleq	r0, lr, r1
    1168:	4c024103 	stfmis	f4, [r2], {3}
    116c:	02000000 	andeq	r0, r0, #0	; 0x0
    1170:	430a0e23 	movwmi	r0, #44579	; 0xae23
    1174:	03003252 	movweq	r3, #594	; 0x252
    1178:	00740242 	rsbseq	r0, r4, r2, asr #4
    117c:	23020000 	movwcs	r0, #8192	; 0x2000
    1180:	00640b10 	rsbeq	r0, r4, r0, lsl fp
    1184:	43030000 	movwmi	r0, #12288	; 0x3000
    1188:	00004c02 	andeq	r4, r0, r2, lsl #24
    118c:	12230200 	eorne	r0, r3, #0	; 0x0
    1190:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
    1194:	02440300 	subeq	r0, r4, #0	; 0x0
    1198:	00000074 	andeq	r0, r0, r4, ror r0
    119c:	0b142302 	bleq	509dac <__Stack_Size+0x5099ac>
    11a0:	000001b5 	strheq	r0, [r0], -r5
    11a4:	4c024503 	cfstr32mi	mvfx4, [r2], {3}
    11a8:	02000000 	andeq	r0, r0, #0	; 0x0
    11ac:	620b1623 	andvs	r1, fp, #36700160	; 0x2300000
    11b0:	0300000a 	movweq	r0, #10	; 0xa
    11b4:	00740246 	rsbseq	r0, r4, r6, asr #4
    11b8:	23020000 	movwcs	r0, #8192	; 0x2000
    11bc:	01bf0b18 	undefined instruction 0x01bf0b18
    11c0:	47030000 	strmi	r0, [r3, -r0]
    11c4:	00004c02 	andeq	r4, r0, r2, lsl #24
    11c8:	1a230200 	bne	8c19d0 <__Stack_Size+0x8c15d0>
    11cc:	04100c00 	ldreq	r0, [r0], #-3072
    11d0:	0001e21b 	andeq	lr, r1, fp, lsl r2
    11d4:	0ae40d00 	beq	ff9045dc <SCS_BASE+0x1f8f65dc>
    11d8:	1c040000 	stcne	0, cr0, [r4], {0}
    11dc:	0000003a 	andeq	r0, r0, sl, lsr r0
    11e0:	0d002302 	stceq	3, cr2, [r0, #-8]
    11e4:	00000a8b 	andeq	r0, r0, fp, lsl #21
    11e8:	004c1d04 	subeq	r1, ip, r4, lsl #26
    11ec:	23020000 	movwcs	r0, #8192	; 0x2000
    11f0:	0af30d04 	beq	ffcc4608 <SCS_BASE+0x1fcb6608>
    11f4:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    11f8:	0000004c 	andeq	r0, r0, ip, asr #32
    11fc:	0d062302 	stceq	3, cr2, [r6, #-8]
    1200:	00000a0d 	andeq	r0, r0, sp, lsl #20
    1204:	004c1f04 	subeq	r1, ip, r4, lsl #30
    1208:	23020000 	movwcs	r0, #8192	; 0x2000
    120c:	0b1e0d08 	bleq	784634 <__Stack_Size+0x784234>
    1210:	20040000 	andcs	r0, r4, r0
    1214:	0000004c 	andeq	r0, r0, ip, asr #32
    1218:	0d0a2302 	stceq	3, cr2, [sl, #-8]
    121c:	00000a71 	andeq	r0, r0, r1, ror sl
    1220:	004c2104 	subeq	r2, ip, r4, lsl #2
    1224:	23020000 	movwcs	r0, #8192	; 0x2000
    1228:	1a0e000c 	bne	381260 <__Stack_Size+0x380e60>
    122c:	0400000a 	streq	r0, [r0], #-10
    1230:	00018522 	andeq	r8, r1, r2, lsr #10
    1234:	c5010f00 	strgt	r0, [r1, #-3840]
    1238:	0100000a 	tsteq	r0, sl
    123c:	00367482 	eorseq	r7, r6, r2, lsl #9
    1240:	0036ac08 	eorseq	sl, r6, r8, lsl #24
    1244:	0001cb08 	andeq	ip, r1, r8, lsl #22
    1248:	9c011000 	stcls	0, cr1, [r1], {0}
    124c:	0100000a 	tsteq	r0, sl
    1250:	36ac0173 	undefined
    1254:	36d80800 	ldrbcc	r0, [r8], r0, lsl #16
    1258:	01ea0800 	mvneq	r0, r0, lsl #16
    125c:	022a0000 	eoreq	r0, sl, #0	; 0x0
    1260:	48110000 	ldmdami	r1, {}
    1264:	0100000b 	tsteq	r0, fp
    1268:	00003a72 	andeq	r3, r0, r2, ror sl
    126c:	00020900 	andeq	r0, r2, r0, lsl #18
    1270:	01100000 	tsteq	r0, r0
    1274:	00000a06 	andeq	r0, r0, r6, lsl #20
    1278:	d8016e01 	stmdale	r1, {r0, r9, sl, fp, sp, lr}
    127c:	ee080036 	mcr	0, 0, r0, cr8, cr6, {1}
    1280:	27080036 	smladxcs	r8, r6, r0, r0
    1284:	53000002 	movwpl	r0, #2	; 0x2
    1288:	11000002 	tstne	r0, r2
    128c:	00000b48 	andeq	r0, r0, r8, asr #22
    1290:	003a6d01 	eorseq	r6, sl, r1, lsl #26
    1294:	02520000 	subseq	r0, r2, #0	; 0x0
    1298:	10000000 	andne	r0, r0, r0
    129c:	000b1301 	andeq	r1, fp, r1, lsl #6
    12a0:	01680100 	cmneq	r8, r0, lsl #2
    12a4:	080036f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, ip, sp}
    12a8:	08003710 	stmdaeq	r0, {r4, r8, r9, sl, ip, sp}
    12ac:	00000265 	andeq	r0, r0, r5, ror #4
    12b0:	0000027c 	andeq	r0, r0, ip, ror r2
    12b4:	000ad511 	andeq	sp, sl, r1, lsl r5
    12b8:	5e670100 	powpls	f0, f7, f0
    12bc:	90000000 	andls	r0, r0, r0
    12c0:	00000002 	andeq	r0, r0, r2
    12c4:	0a670110 	beq	19c170c <__Stack_Size+0x19c130c>
    12c8:	57010000 	strpl	r0, [r1, -r0]
    12cc:	00371001 	eorseq	r1, r7, r1
    12d0:	00372408 	eorseq	r2, r7, r8, lsl #8
    12d4:	0002ae08 	andeq	sl, r2, r8, lsl #28
    12d8:	0002a500 	andeq	sl, r2, r0, lsl #10
    12dc:	09fc1100 	ldmibeq	ip!, {r8, ip}^
    12e0:	57010000 	strpl	r0, [r1, -r0]
    12e4:	0000004c 	andeq	r0, r0, ip, asr #32
    12e8:	000002cd 	andeq	r0, r0, sp, asr #5
    12ec:	36011000 	strcc	r1, [r1], -r0
    12f0:	0100000a 	tsteq	r0, sl
    12f4:	3724015c 	undefined
    12f8:	37680800 	strbcc	r0, [r8, -r0, lsl #16]!
    12fc:	02eb0800 	rsceq	r0, fp, #0	; 0x0
    1300:	02e80000 	rsceq	r0, r8, #0	; 0x0
    1304:	de110000 	wxorle	wr0, wr1, wr0
    1308:	0100000a 	tsteq	r0, sl
    130c:	0002e85b 	andeq	lr, r2, fp, asr r8
    1310:	00031600 	andeq	r1, r3, r0, lsl #12
    1314:	656c1200 	strbvs	r1, [ip, #-512]!
    1318:	5b01006e 	blpl	414d8 <__Stack_Size+0x410d8>
    131c:	0000005e 	andeq	r0, r0, lr, asr r0
    1320:	0000034a 	andeq	r0, r0, sl, asr #6
    1324:	01006913 	tsteq	r0, r3, lsl r9
    1328:	0002ee5d 	andeq	lr, r2, sp, asr lr
    132c:	00540100 	subseq	r0, r4, r0, lsl #2
    1330:	004c0414 	subeq	r0, ip, r4, lsl r4
    1334:	04150000 	ldreq	r0, [r5]
    1338:	746e6905 	strbtvc	r6, [lr], #-2309
    133c:	f4011000 	vst4.8	{d1-d4}, [r1], r0
    1340:	01000009 	tsteq	r0, r9
    1344:	3768014f 	strbcc	r0, [r8, -pc, asr #2]!
    1348:	37800800 	strcc	r0, [r0, r0, lsl #16]
    134c:	03680800 	cmneq	r8, #0	; 0x0
    1350:	03380000 	teqeq	r8, #0	; 0x0
    1354:	de110000 	wxorle	wr0, wr1, wr0
    1358:	0100000a 	tsteq	r0, sl
    135c:	0003384e 	andeq	r3, r3, lr, asr #16
    1360:	00038700 	andeq	r8, r3, r0, lsl #14
    1364:	656c1200 	strbvs	r1, [ip, #-512]!
    1368:	4e01006e 	cdpmi	0, 0, cr0, cr1, cr14, {3}
    136c:	0000005e 	andeq	r0, r0, lr, asr r0
    1370:	000003a5 	andeq	r0, r0, r5, lsr #7
    1374:	01006913 	tsteq	r0, r3, lsl r9
    1378:	0002ee50 	andeq	lr, r2, r0, asr lr
    137c:	00540100 	subseq	r0, r4, r0, lsl #2
    1380:	005e0414 	subseq	r0, lr, r4, lsl r4
    1384:	01100000 	tsteq	r0, r0
    1388:	00000a2c 	andeq	r0, r0, ip, lsr #20
    138c:	80014a01 	andhi	r4, r1, r1, lsl #20
    1390:	9a080037 	bls	201474 <__Stack_Size+0x201074>
    1394:	c3080037 	movwgt	r0, #32823	; 0x8037
    1398:	67000003 	strvs	r0, [r0, -r3]
    139c:	11000003 	tstne	r0, r3
    13a0:	00000ade 	ldrdeq	r0, [r0], -lr
    13a4:	03384901 	teqeq	r8, #16384	; 0x4000
    13a8:	03ee0000 	mvneq	r0, #0	; 0x0
    13ac:	10000000 	andne	r0, r0, r0
    13b0:	000aa301 	andeq	sl, sl, r1, lsl #6
    13b4:	011a0100 	tsteq	sl, r0, lsl #2
    13b8:	0800379c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, ip, sp}
    13bc:	08003828 	stmdaeq	r0, {r3, r5, fp, ip, sp}
    13c0:	0000040c 	andeq	r0, r0, ip, lsl #8
    13c4:	000003ad 	andeq	r0, r0, sp, lsr #7
    13c8:	000ac011 	andeq	ip, sl, r1, lsl r0
    13cc:	5e190100 	mufple	f0, f1, f0
    13d0:	37000000 	strcc	r0, [r0, -r0]
    13d4:	11000004 	tstne	r0, r4
    13d8:	00000ab7 	strheq	r0, [r0], -r7
    13dc:	003a1901 	eorseq	r1, sl, r1, lsl #18
    13e0:	04550000 	ldrbeq	r0, [r5]
    13e4:	4e160000 	wxormi	wr0, wr6, wr0
    13e8:	0100000a 	tsteq	r0, sl
    13ec:	0001e21c 	andeq	lr, r1, ip, lsl r2
    13f0:	60910200 	addsvs	r0, r1, r0, lsl #4
    13f4:	00381700 	eorseq	r1, r8, r0, lsl #14
    13f8:	0c010000 	stceq	0, cr0, [r1], {0}
    13fc:	0000006f 	andeq	r0, r0, pc, rrx
    1400:	84030501 	strhi	r0, [r3], #-1281
    1404:	17200000 	strne	r0, [r0, -r0]!
    1408:	000009e7 	andeq	r0, r0, r7, ror #19
    140c:	006f0c01 	rsbeq	r0, pc, r1, lsl #24
    1410:	05010000 	streq	r0, [r1]
    1414:	00008803 	andeq	r8, r0, r3, lsl #16
    1418:	00681820 	rsbeq	r1, r8, r0, lsr #16
    141c:	03e10000 	mvneq	r0, #0	; 0x0
    1420:	a8190000 	ldmdage	r9, {}
    1424:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1428:	0b3a1700 	bleq	e87030 <__Stack_Size+0xe86c30>
    142c:	0f010000 	svceq	0x00010000
    1430:	000003f3 	strdeq	r0, [r0], -r3
    1434:	8c030501 	cfstr32hi	mvfx0, [r3], {1}
    1438:	04200000 	strteq	r0, [r0]
    143c:	000003d1 	ldrdeq	r0, [r0], -r1
    1440:	000a4217 	andeq	r4, sl, r7, lsl r2
    1444:	79130100 	ldmdbvc	r3, {r8}
    1448:	01000000 	tsteq	r0, r0
    144c:	00800305 	addeq	r0, r0, r5, lsl #6
    1450:	29172000 	ldmdbcs	r7, {sp}
    1454:	0100000b 	tsteq	r0, fp
    1458:	00006f12 	andeq	r6, r0, r2, lsl pc
    145c:	03050100 	movweq	r0, #20736	; 0x5100
    1460:	2000007c 	andcs	r0, r0, ip, ror r0
    1464:	00041a00 	andeq	r1, r4, r0, lsl #20
    1468:	4f000200 	svcmi	0x00000200
    146c:	04000004 	streq	r0, [r0], #-4
    1470:	00000001 	andeq	r0, r0, r1
    1474:	0be50100 	bleq	ff94187c <SCS_BASE+0x1f93387c>
    1478:	01e70000 	mvneq	r0, r0
    147c:	38280000 	stmdacc	r8!, {}
    1480:	3a140800 	bcc	503488 <__Stack_Size+0x503088>
    1484:	05370800 	ldreq	r0, [r7, #-2048]!
    1488:	04020000 	streq	r0, [r2]
    148c:	00302205 	eorseq	r2, r0, r5, lsl #4
    1490:	05020200 	streq	r0, [r2, #-512]
    1494:	0000004b 	andeq	r0, r0, fp, asr #32
    1498:	c7060102 	strgt	r0, [r6, -r2, lsl #2]
    149c:	03000000 	movweq	r0, #0	; 0x0
    14a0:	00323375 	eorseq	r3, r2, r5, ror r3
    14a4:	00452702 	subeq	r2, r5, r2, lsl #14
    14a8:	04020000 	streq	r0, [r2]
    14ac:	00309c07 	eorseq	r9, r0, r7, lsl #24
    14b0:	31750300 	cmncc	r5, r0, lsl #6
    14b4:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    14b8:	00000057 	andeq	r0, r0, r7, asr r0
    14bc:	4d070202 	sfmmi	f0, 4, [r7, #-8]
    14c0:	03000001 	movweq	r0, #1	; 0x1
    14c4:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    14c8:	00006829 	andeq	r6, r0, r9, lsr #16
    14cc:	08010200 	stmdaeq	r1, {r9}
    14d0:	000000c5 	andeq	r0, r0, r5, asr #1
    14d4:	00004504 	andeq	r4, r0, r4, lsl #10
    14d8:	00570400 	subseq	r0, r7, r0, lsl #8
    14dc:	01050000 	tsteq	r5, r0
    14e0:	008e3902 	addeq	r3, lr, r2, lsl #18
    14e4:	c2060000 	andgt	r0, r6, #0	; 0x0
    14e8:	00000015 	andeq	r0, r0, r5, lsl r0
    14ec:	54455307 	strbpl	r5, [r5], #-775
    14f0:	05000100 	streq	r0, [r0, #-256]
    14f4:	a33b0201 	teqge	fp, #268435456	; 0x10000000
    14f8:	06000000 	streq	r0, [r0], -r0
    14fc:	000007b8 	strheq	r0, [r0], -r8
    1500:	07d80600 	ldrbeq	r0, [r8, r0, lsl #12]
    1504:	00010000 	andeq	r0, r1, r0
    1508:	09070408 	stmdbeq	r7, {r3, sl}
    150c:	014f031c 	cmpeq	pc, ip, lsl r3
    1510:	00000119 	andeq	r0, r0, r9, lsl r1
    1514:	4c52430a 	mrrcmi	3, 0, r4, r2, cr10
    1518:	01500300 	cmpeq	r0, r0, lsl #6
    151c:	0000006f 	andeq	r0, r0, pc, rrx
    1520:	0a002302 	beq	a130 <__Stack_Size+0x9d30>
    1524:	00485243 	subeq	r5, r8, r3, asr #4
    1528:	6f015103 	svcvs	0x00015103
    152c:	02000000 	andeq	r0, r0, #0	; 0x0
    1530:	490a0423 	stmdbmi	sl, {r0, r1, r5, sl}
    1534:	03005244 	movweq	r5, #580	; 0x244
    1538:	006f0152 	rsbeq	r0, pc, r2, asr r1
    153c:	23020000 	movwcs	r0, #8192	; 0x2000
    1540:	444f0a08 	strbmi	r0, [pc], #2568	; 1548 <__Stack_Size+0x1148>
    1544:	53030052 	movwpl	r0, #12370	; 0x3052
    1548:	00006f01 	andeq	r6, r0, r1, lsl #30
    154c:	0c230200 	sfmeq	f0, 4, [r3]
    1550:	00080f0b 	andeq	r0, r8, fp, lsl #30
    1554:	01540300 	cmpeq	r4, r0, lsl #6
    1558:	0000006f 	andeq	r0, r0, pc, rrx
    155c:	0a102302 	beq	40a16c <__Stack_Size+0x409d6c>
    1560:	00525242 	subseq	r5, r2, r2, asr #4
    1564:	6f015503 	svcvs	0x00015503
    1568:	02000000 	andeq	r0, r0, #0	; 0x0
    156c:	d20b1423 	andle	r1, fp, #587202560	; 0x23000000
    1570:	03000009 	movweq	r0, #9	; 0x9
    1574:	006f0156 	rsbeq	r0, pc, r6, asr r1
    1578:	23020000 	movwcs	r0, #8192	; 0x2000
    157c:	1c090018 	stcne	0, cr0, [r9], {24}
    1580:	f3023903 	vmls.i8	d3, d2, d3
    1584:	0a000001 	beq	1590 <__Stack_Size+0x1190>
    1588:	03005253 	movweq	r5, #595	; 0x253
    158c:	0074023a 	rsbseq	r0, r4, sl, lsr r2
    1590:	23020000 	movwcs	r0, #8192	; 0x2000
    1594:	018a0b00 	orreq	r0, sl, r0, lsl #22
    1598:	3b030000 	blcc	c15a0 <__Stack_Size+0xc11a0>
    159c:	00004c02 	andeq	r4, r0, r2, lsl #24
    15a0:	02230200 	eoreq	r0, r3, #0	; 0x0
    15a4:	0052440a 	subseq	r4, r2, sl, lsl #8
    15a8:	74023c03 	strvc	r3, [r2], #-3075
    15ac:	02000000 	andeq	r0, r0, #0	; 0x0
    15b0:	940b0423 	strls	r0, [fp], #-1059
    15b4:	03000001 	movweq	r0, #1	; 0x1
    15b8:	004c023d 	subeq	r0, ip, sp, lsr r2
    15bc:	23020000 	movwcs	r0, #8192	; 0x2000
    15c0:	52420a06 	subpl	r0, r2, #24576	; 0x6000
    15c4:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    15c8:	00007402 	andeq	r7, r0, r2, lsl #8
    15cc:	08230200 	stmdaeq	r3!, {r9}
    15d0:	00005a0b 	andeq	r5, r0, fp, lsl #20
    15d4:	023f0300 	eorseq	r0, pc, #0	; 0x0
    15d8:	0000004c 	andeq	r0, r0, ip, asr #32
    15dc:	0a0a2302 	beq	28a1ec <__Stack_Size+0x289dec>
    15e0:	00315243 	eorseq	r5, r1, r3, asr #4
    15e4:	74024003 	strvc	r4, [r2], #-3
    15e8:	02000000 	andeq	r0, r0, #0	; 0x0
    15ec:	9e0b0c23 	cdpls	12, 0, cr0, cr11, cr3, {1}
    15f0:	03000001 	movweq	r0, #1	; 0x1
    15f4:	004c0241 	subeq	r0, ip, r1, asr #4
    15f8:	23020000 	movwcs	r0, #8192	; 0x2000
    15fc:	52430a0e 	subpl	r0, r3, #57344	; 0xe000
    1600:	42030032 	andmi	r0, r3, #50	; 0x32
    1604:	00007402 	andeq	r7, r0, r2, lsl #8
    1608:	10230200 	eorne	r0, r3, r0, lsl #4
    160c:	0000640b 	andeq	r6, r0, fp, lsl #8
    1610:	02430300 	subeq	r0, r3, #0	; 0x0
    1614:	0000004c 	andeq	r0, r0, ip, asr #32
    1618:	0a122302 	beq	48a228 <__Stack_Size+0x489e28>
    161c:	00335243 	eorseq	r5, r3, r3, asr #4
    1620:	74024403 	strvc	r4, [r2], #-1027
    1624:	02000000 	andeq	r0, r0, #0	; 0x0
    1628:	b50b1423 	strlt	r1, [fp, #-1059]
    162c:	03000001 	movweq	r0, #1	; 0x1
    1630:	004c0245 	subeq	r0, ip, r5, asr #4
    1634:	23020000 	movwcs	r0, #8192	; 0x2000
    1638:	0a620b16 	beq	1884298 <__Stack_Size+0x1883e98>
    163c:	46030000 	strmi	r0, [r3], -r0
    1640:	00007402 	andeq	r7, r0, r2, lsl #8
    1644:	18230200 	stmdane	r3!, {r9}
    1648:	0001bf0b 	andeq	fp, r1, fp, lsl #30
    164c:	02470300 	subeq	r0, r7, #0	; 0x0
    1650:	0000004c 	andeq	r0, r0, ip, asr #32
    1654:	001a2302 	andseq	r2, sl, r2, lsl #6
    1658:	1b04100c 	blne	105690 <__Stack_Size+0x105290>
    165c:	00000250 	andeq	r0, r0, r0, asr r2
    1660:	000ae40d 	andeq	lr, sl, sp, lsl #8
    1664:	3a1c0400 	bcc	70266c <__Stack_Size+0x70226c>
    1668:	02000000 	andeq	r0, r0, #0	; 0x0
    166c:	8b0d0023 	blhi	341700 <__Stack_Size+0x341300>
    1670:	0400000a 	streq	r0, [r0], #-10
    1674:	00004c1d 	andeq	r4, r0, sp, lsl ip
    1678:	04230200 	strteq	r0, [r3], #-512
    167c:	000af30d 	andeq	pc, sl, sp, lsl #6
    1680:	4c1e0400 	cfldrsmi	mvf0, [lr], {0}
    1684:	02000000 	andeq	r0, r0, #0	; 0x0
    1688:	0d0d0623 	stceq	6, cr0, [sp, #-140]
    168c:	0400000a 	streq	r0, [r0], #-10
    1690:	00004c1f 	andeq	r4, r0, pc, lsl ip
    1694:	08230200 	stmdaeq	r3!, {r9}
    1698:	000b1e0d 	andeq	r1, fp, sp, lsl #28
    169c:	4c200400 	cfstrsmi	mvf0, [r0]
    16a0:	02000000 	andeq	r0, r0, #0	; 0x0
    16a4:	710d0a23 	tstvc	sp, r3, lsr #20
    16a8:	0400000a 	streq	r0, [r0], #-10
    16ac:	00004c21 	andeq	r4, r0, r1, lsr #24
    16b0:	0c230200 	sfmeq	f0, 4, [r3]
    16b4:	0a1a0e00 	beq	684ebc <__Stack_Size+0x684abc>
    16b8:	22040000 	andcs	r0, r4, #0	; 0x0
    16bc:	000001f3 	strdeq	r0, [r0], -r3
    16c0:	0bbd010f 	bleq	fef41b04 <SCS_BASE+0x1ef33b04>
    16c4:	b9010000 	stmdblt	r1, {}
    16c8:	00382801 	eorseq	r2, r8, r1, lsl #16
    16cc:	00388808 	eorseq	r8, r8, r8, lsl #16
    16d0:	00047308 	andeq	r7, r4, r8, lsl #6
    16d4:	00029200 	andeq	r9, r2, r0, lsl #4
    16d8:	0ab71000 	beq	fedc56e0 <SCS_BASE+0x1edb76e0>
    16dc:	b8010000 	stmdalt	r1, {}
    16e0:	0000003a 	andeq	r0, r0, sl, lsr r0
    16e4:	0000049e 	muleq	r0, lr, r4
    16e8:	000a4e11 	andeq	r4, sl, r1, lsl lr
    16ec:	50bb0100 	adcspl	r0, fp, r0, lsl #2
    16f0:	02000002 	andeq	r0, r0, #2	; 0x2
    16f4:	0f006091 	svceq	0x00006091
    16f8:	000b8f01 	andeq	r8, fp, r1, lsl #30
    16fc:	01280100 	teqeq	r8, r0, lsl #2
    1700:	08003888 	stmdaeq	r0, {r3, r7, fp, ip, sp}
    1704:	08003894 	stmdaeq	r0, {r2, r4, r7, fp, ip, sp}
    1708:	000004bc 	strheq	r0, [r0], -ip
    170c:	000002bb 	strheq	r0, [r0], -fp
    1710:	000b9810 	andeq	r9, fp, r0, lsl r8
    1714:	3a270100 	bcc	9c1b1c <__Stack_Size+0x9c171c>
    1718:	e7000000 	str	r0, [r0, -r0]
    171c:	00000004 	andeq	r0, r0, r4
    1720:	0b4e0112 	bleq	1381b70 <__Stack_Size+0x1381770>
    1724:	ad010000 	stcge	0, cr0, [r1]
    1728:	00389401 	eorseq	r9, r8, r1, lsl #8
    172c:	0038cc08 	eorseq	ip, r8, r8, lsl #24
    1730:	0004fa08 	andeq	pc, r4, r8, lsl #20
    1734:	7f010f00 	svcvc	0x00010f00
    1738:	0100000b 	tsteq	r0, fp
    173c:	38cc0164 	stmiacc	ip, {r2, r5, r6, r8}^
    1740:	39100800 	ldmdbcc	r0, {fp}
    1744:	05250800 	streq	r0, [r5, #-2048]!
    1748:	02f90000 	rscseq	r0, r9, #0	; 0x0
    174c:	b1100000 	tstlt	r0, r0
    1750:	01000034 	tsteq	r0, r4, lsr r0
    1754:	00005e63 	andeq	r5, r0, r3, ror #28
    1758:	00054400 	andeq	r4, r5, r0, lsl #8
    175c:	010f0000 	mrseq	r0, CPSR
    1760:	00000b5f 	andeq	r0, r0, pc, asr fp
    1764:	10017a01 	andne	r7, r1, r1, lsl #20
    1768:	88080039 	stmdahi	r8, {r0, r3, r4, r5}
    176c:	62080039 	andvs	r0, r8, #57	; 0x39
    1770:	4d000005 	stcmi	0, cr0, [r0, #-20]
    1774:	10000003 	andne	r0, r0, r3
    1778:	00000bdf 	ldrdeq	r0, [r0], -pc
    177c:	005e7901 	subseq	r7, lr, r1, lsl #18
    1780:	058d0000 	streq	r0, [sp]
    1784:	61130000 	tstvs	r3, r0
    1788:	01006464 	tsteq	r0, r4, ror #8
    178c:	00005e79 	andeq	r5, r0, r9, ror lr
    1790:	0005a000 	andeq	sl, r5, r0
    1794:	00691400 	rsbeq	r1, r9, r0, lsl #8
    1798:	005e7c01 	subseq	r7, lr, r1, lsl #24
    179c:	05b30000 	ldreq	r0, [r3]!
    17a0:	86150000 	ldrhi	r0, [r5], -r0
    17a4:	0100000b 	tsteq	r0, fp
    17a8:	00005e7c 	andeq	r5, r0, ip, ror lr
    17ac:	0005c600 	andeq	ip, r5, r0, lsl #12
    17b0:	010f0000 	mrseq	r0, CPSR
    17b4:	00000baf 	andeq	r0, r0, pc, lsr #23
    17b8:	88013001 	stmdahi	r1, {r0, ip, sp}
    17bc:	14080039 	strne	r0, [r8], #-57
    17c0:	d908003a 	stmdble	r8, {r1, r3, r4, r5}
    17c4:	b0000005 	andlt	r0, r0, r5
    17c8:	10000003 	andne	r0, r0, r3
    17cc:	00000bdf 	ldrdeq	r0, [r0], -pc
    17d0:	005e2f01 	subseq	r2, lr, r1, lsl #30
    17d4:	06040000 	streq	r0, [r4], -r0
    17d8:	61130000 	tstvs	r3, r0
    17dc:	01006464 	tsteq	r0, r4, ror #8
    17e0:	00005e2f 	andeq	r5, r0, pc, lsr #28
    17e4:	00062200 	andeq	r2, r6, r0, lsl #4
    17e8:	34b11000 	ldrtcc	r1, [r1]
    17ec:	2f010000 	svccs	0x00010000
    17f0:	0000004c 	andeq	r0, r0, ip, asr #32
    17f4:	00000635 	andeq	r0, r0, r5, lsr r6
    17f8:	01006914 	tsteq	r0, r4, lsl r9
    17fc:	00004c31 	andeq	r4, r0, r1, lsr ip
    1800:	00064800 	andeq	r4, r6, r0, lsl #16
    1804:	0b861500 	bleq	fe186c0c <SCS_BASE+0x1e178c0c>
    1808:	31010000 	tstcc	r1, r0
    180c:	0000004c 	andeq	r0, r0, ip, asr #32
    1810:	00000671 	andeq	r0, r0, r1, ror r6
    1814:	00681600 	rsbeq	r1, r8, r0, lsl #12
    1818:	03c00000 	biceq	r0, r0, #0	; 0x0
    181c:	a3170000 	tstge	r7, #0	; 0x0
    1820:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1824:	00b61800 	adcseq	r1, r6, r0, lsl #16
    1828:	1b010000 	blne	41830 <__Stack_Size+0x41430>
    182c:	000003d2 	ldrdeq	r0, [r0], -r2
    1830:	a4030501 	strge	r0, [r3], #-1281
    1834:	04200000 	strteq	r0, [r0]
    1838:	000003b0 	strheq	r0, [r0], -r0
    183c:	00005e16 	andeq	r5, r0, r6, lsl lr
    1840:	0003e700 	andeq	lr, r3, r0, lsl #14
    1844:	00a31700 	adceq	r1, r3, r0, lsl #14
    1848:	000e0000 	andeq	r0, lr, r0
    184c:	000bd018 	andeq	sp, fp, r8, lsl r0
    1850:	d71c0100 	ldrle	r0, [ip, -r0, lsl #2]
    1854:	01000003 	tsteq	r0, r3
    1858:	00b30305 	adcseq	r0, r3, r5, lsl #6
    185c:	9d182000 	ldcls	0, cr2, [r8]
    1860:	0100000b 	tsteq	r0, fp
    1864:	00006f1f 	andeq	r6, r0, pc, lsl pc
    1868:	03050100 	movweq	r0, #20736	; 0x5100
    186c:	2000009c 	mulcs	r0, ip, r0
    1870:	000b6d18 	andeq	r6, fp, r8, lsl sp
    1874:	3a200100 	bcc	801c7c <__Stack_Size+0x80187c>
    1878:	01000000 	tsteq	r0, r0
    187c:	00a00305 	adceq	r0, r0, r5, lsl #6
    1880:	65002000 	strvs	r2, [r0]
    1884:	02000001 	andeq	r0, r0, #1	; 0x1
    1888:	00059800 	andeq	r9, r5, r0, lsl #16
    188c:	00010400 	andeq	r0, r1, r0, lsl #8
    1890:	01000000 	tsteq	r0, r0
    1894:	00000c4e 	andeq	r0, r0, lr, asr #24
    1898:	000001e7 	andeq	r0, r0, r7, ror #3
    189c:	08003a14 	stmdaeq	r0, {r2, r4, r9, fp, ip, sp}
    18a0:	08003b08 	stmdaeq	r0, {r3, r8, r9, fp, ip, sp}
    18a4:	00000639 	andeq	r0, r0, r9, lsr r6
    18a8:	22050402 	andcs	r0, r5, #33554432	; 0x2000000
    18ac:	02000030 	andeq	r0, r0, #48	; 0x30
    18b0:	004b0502 	subeq	r0, fp, r2, lsl #10
    18b4:	01020000 	tsteq	r2, r0
    18b8:	0000c706 	andeq	ip, r0, r6, lsl #14
    18bc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    18c0:	0000309c 	muleq	r0, ip, r0
    18c4:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    18c8:	4c280200 	sfmmi	f0, 4, [r8]
    18cc:	02000000 	andeq	r0, r0, #0	; 0x0
    18d0:	014d0702 	cmpeq	sp, r2, lsl #14
    18d4:	01020000 	tsteq	r2, r0
    18d8:	0000c508 	andeq	ip, r0, r8, lsl #10
    18dc:	07040400 	streq	r0, [r4, -r0, lsl #8]
    18e0:	0bf30105 	bleq	ffcc1cfc <SCS_BASE+0x1fcb3cfc>
    18e4:	5c010000 	stcpl	0, cr0, [r1], {0}
    18e8:	08003a14 	stmdaeq	r0, {r2, r4, r9, fp, ip, sp}
    18ec:	08003a16 	stmdaeq	r0, {r1, r2, r4, r9, fp, ip, sp}
    18f0:	01065d01 	tsteq	r6, r1, lsl #26
    18f4:	00000c1c 	andeq	r0, r0, ip, lsl ip
    18f8:	18014e01 	stmdane	r1, {r0, r9, sl, fp, lr}
    18fc:	4808003a 	stmdami	r8, {r1, r3, r4, r5}
    1900:	8408003a 	strhi	r0, [r8], #-58
    1904:	98000006 	stmdals	r0, {r1, r2}
    1908:	07000000 	streq	r0, [r0, -r0]
    190c:	00000c38 	andeq	r0, r0, r8, lsr ip
    1910:	00414d01 	subeq	r4, r1, r1, lsl #26
    1914:	06a30000 	strteq	r0, [r3], r0
    1918:	06000000 	streq	r0, [r0], -r0
    191c:	000c1201 	andeq	r1, ip, r1, lsl #4
    1920:	01400100 	cmpeq	r0, r0, lsl #2
    1924:	08003a48 	stmdaeq	r0, {r3, r6, r9, fp, ip, sp}
    1928:	08003a80 	stmdaeq	r0, {r7, r9, fp, ip, sp}
    192c:	000006b6 	strheq	r0, [r0], -r6
    1930:	000000c1 	andeq	r0, r0, r1, asr #1
    1934:	000c3807 	andeq	r3, ip, r7, lsl #16
    1938:	413f0100 	teqmi	pc, r0, lsl #2
    193c:	e1000000 	tst	r0, r0
    1940:	00000006 	andeq	r0, r0, r6
    1944:	0c040106 	stfeqs	f0, [r4], {6}
    1948:	31010000 	tstcc	r1, r0
    194c:	003a8001 	eorseq	r8, sl, r1
    1950:	003ab808 	eorseq	fp, sl, r8, lsl #16
    1954:	0006ff08 	andeq	pc, r6, r8, lsl #30
    1958:	0000f500 	andeq	pc, r0, r0, lsl #10
    195c:	0c380700 	ldceq	7, cr0, [r8]
    1960:	30010000 	andcc	r0, r1, r0
    1964:	00000041 	andeq	r0, r0, r1, asr #32
    1968:	0000071e 	andeq	r0, r0, lr, lsl r7
    196c:	000bff08 	andeq	pc, fp, r8, lsl #30
    1970:	41320100 	teqmi	r2, r0, lsl #2
    1974:	00000000 	andeq	r0, r0, r0
    1978:	0c270106 	stfeqs	f0, [r7], #-24
    197c:	22010000 	andcs	r0, r1, #0	; 0x0
    1980:	003ab801 	eorseq	fp, sl, r1, lsl #16
    1984:	003aec08 	eorseq	lr, sl, r8, lsl #24
    1988:	00073c08 	andeq	r3, r7, r8, lsl #24
    198c:	00012d00 	andeq	r2, r1, r0, lsl #26
    1990:	0c380700 	ldceq	7, cr0, [r8]
    1994:	21010000 	tstcs	r1, r0
    1998:	00000041 	andeq	r0, r0, r1, asr #32
    199c:	0000075b 	andeq	r0, r0, fp, asr r7
    19a0:	000bff09 	andeq	pc, fp, r9, lsl #30
    19a4:	41230100 	teqmi	r3, r0, lsl #2
    19a8:	79000000 	stmdbvc	r0, {}
    19ac:	00000007 	andeq	r0, r0, r7
    19b0:	0c3e0106 	ldfeqs	f0, [lr], #-24
    19b4:	17010000 	strne	r0, [r1, -r0]
    19b8:	003aec01 	eorseq	lr, sl, r1, lsl #24
    19bc:	003b0808 	eorseq	r0, fp, r8, lsl #16
    19c0:	00078c08 	andeq	r8, r7, r8, lsl #24
    19c4:	00015600 	andeq	r5, r1, r0, lsl #12
    19c8:	6f700a00 	svcvs	0x00700a00
    19cc:	16010073 	undefined
    19d0:	00000041 	andeq	r0, r0, r1, asr #32
    19d4:	000007b7 	strheq	r0, [r0], -r7
    19d8:	0c340b00 	ldceq	11, cr0, [r4]
    19dc:	13010000 	movwne	r0, #4096	; 0x1000
    19e0:	00000041 	andeq	r0, r0, r1, asr #32
    19e4:	c4030501 	strgt	r0, [r3], #-1281
    19e8:	00200000 	eoreq	r0, r0, r0
    19ec:	000003a1 	andeq	r0, r0, r1, lsr #7
    19f0:	06420002 	strbeq	r0, [r2], -r2
    19f4:	01040000 	tsteq	r4, r0
    19f8:	00000000 	andeq	r0, r0, r0
    19fc:	000c6501 	andeq	r6, ip, r1, lsl #10
    1a00:	0001e700 	andeq	lr, r1, r0, lsl #14
    1a04:	003b0800 	eorseq	r0, fp, r0, lsl #16
    1a08:	003df408 	eorseq	pc, sp, r8, lsl #8
    1a0c:	0006e708 	andeq	lr, r6, r8, lsl #14
    1a10:	05040200 	streq	r0, [r4, #-512]
    1a14:	00003022 	andeq	r3, r0, r2, lsr #32
    1a18:	4b050202 	blmi	142228 <__Stack_Size+0x141e28>
    1a1c:	02000000 	andeq	r0, r0, #0	; 0x0
    1a20:	00c70601 	sbceq	r0, r7, r1, lsl #12
    1a24:	75030000 	strvc	r0, [r3]
    1a28:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    1a2c:	00004527 	andeq	r4, r0, r7, lsr #10
    1a30:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1a34:	0000309c 	muleq	r0, ip, r0
    1a38:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    1a3c:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    1a40:	02000000 	andeq	r0, r0, #0	; 0x0
    1a44:	014d0702 	cmpeq	sp, r2, lsl #14
    1a48:	75030000 	strvc	r0, [r3]
    1a4c:	29020038 	stmdbcs	r2, {r3, r4, r5}
    1a50:	00000068 	andeq	r0, r0, r8, rrx
    1a54:	c5080102 	strgt	r0, [r8, #-258]
    1a58:	04000000 	streq	r0, [r0]
    1a5c:	00000045 	andeq	r0, r0, r5, asr #32
    1a60:	3b020105 	blcc	81e7c <__Stack_Size+0x81a7c>
    1a64:	00000089 	andeq	r0, r0, r9, lsl #1
    1a68:	0007b806 	andeq	fp, r7, r6, lsl #16
    1a6c:	d8060000 	stmdale	r6, {}
    1a70:	01000007 	tsteq	r0, r7
    1a74:	093f0700 	ldmdbeq	pc!, {r8, r9, sl}
    1a78:	3b020000 	blcc	81a80 <__Stack_Size+0x81680>
    1a7c:	00000074 	andeq	r0, r0, r4, ror r0
    1a80:	25035008 	strcs	r5, [r3, #-8]
    1a84:	000001b3 	strheq	r0, [r0], -r3
    1a88:	00525309 	subseq	r5, r2, r9, lsl #6
    1a8c:	006f2603 	rsbeq	r2, pc, r3, lsl #12
    1a90:	23020000 	movwcs	r0, #8192	; 0x2000
    1a94:	52430900 	subpl	r0, r3, #0	; 0x0
    1a98:	27030031 	smladxcs	r3, r1, r0, r0
    1a9c:	0000006f 	andeq	r0, r0, pc, rrx
    1aa0:	09042302 	stmdbeq	r4, {r1, r8, r9, sp}
    1aa4:	00325243 	eorseq	r5, r2, r3, asr #4
    1aa8:	006f2803 	rsbeq	r2, pc, r3, lsl #16
    1aac:	23020000 	movwcs	r0, #8192	; 0x2000
    1ab0:	0d330a08 	fldmdbseq	r3!, {s0-s7}
    1ab4:	29030000 	stmdbcs	r3, {}
    1ab8:	0000006f 	andeq	r0, r0, pc, rrx
    1abc:	0a0c2302 	beq	30a6cc <__Stack_Size+0x30a2cc>
    1ac0:	00000d39 	andeq	r0, r0, r9, lsr sp
    1ac4:	006f2a03 	rsbeq	r2, pc, r3, lsl #20
    1ac8:	23020000 	movwcs	r0, #8192	; 0x2000
    1acc:	0cdd0a10 	fldmiaseq	sp, {s1-s16}
    1ad0:	2b030000 	blcs	c1ad8 <__Stack_Size+0xc16d8>
    1ad4:	0000006f 	andeq	r0, r0, pc, rrx
    1ad8:	0a142302 	beq	50a6e8 <__Stack_Size+0x50a2e8>
    1adc:	00000ce3 	andeq	r0, r0, r3, ror #25
    1ae0:	006f2c03 	rsbeq	r2, pc, r3, lsl #24
    1ae4:	23020000 	movwcs	r0, #8192	; 0x2000
    1ae8:	0ce90a18 	fstmiaseq	r9!, {s1-s24}
    1aec:	2d030000 	stccs	0, cr0, [r3]
    1af0:	0000006f 	andeq	r0, r0, pc, rrx
    1af4:	0a1c2302 	beq	70a704 <__Stack_Size+0x70a304>
    1af8:	00000cef 	andeq	r0, r0, pc, ror #25
    1afc:	006f2e03 	rsbeq	r2, pc, r3, lsl #28
    1b00:	23020000 	movwcs	r0, #8192	; 0x2000
    1b04:	54480920 	strbpl	r0, [r8], #-2336
    1b08:	2f030052 	svccs	0x00030052
    1b0c:	0000006f 	andeq	r0, r0, pc, rrx
    1b10:	09242302 	stmdbeq	r4!, {r1, r8, r9, sp}
    1b14:	0052544c 	subseq	r5, r2, ip, asr #8
    1b18:	006f3003 	rsbeq	r3, pc, r3
    1b1c:	23020000 	movwcs	r0, #8192	; 0x2000
    1b20:	0d0f0a28 	fstseq	s0, [pc, #-160]
    1b24:	31030000 	tstcc	r3, r0
    1b28:	0000006f 	andeq	r0, r0, pc, rrx
    1b2c:	0a2c2302 	beq	b0a73c <__Stack_Size+0xb0a33c>
    1b30:	00000d14 	andeq	r0, r0, r4, lsl sp
    1b34:	006f3203 	rsbeq	r3, pc, r3, lsl #4
    1b38:	23020000 	movwcs	r0, #8192	; 0x2000
    1b3c:	0d190a30 	fldseq	s0, [r9, #-192]
    1b40:	33030000 	movwcc	r0, #12288	; 0x3000
    1b44:	0000006f 	andeq	r0, r0, pc, rrx
    1b48:	0a342302 	beq	d0a758 <__Stack_Size+0xd0a358>
    1b4c:	00000cab 	andeq	r0, r0, fp, lsr #25
    1b50:	006f3403 	rsbeq	r3, pc, r3, lsl #8
    1b54:	23020000 	movwcs	r0, #8192	; 0x2000
    1b58:	0cc20a38 	fstmiaseq	r2, {s1-s56}
    1b5c:	35030000 	strcc	r0, [r3]
    1b60:	0000006f 	andeq	r0, r0, pc, rrx
    1b64:	0a3c2302 	beq	f0a774 <__Stack_Size+0xf0a374>
    1b68:	00000cc7 	andeq	r0, r0, r7, asr #25
    1b6c:	006f3603 	rsbeq	r3, pc, r3, lsl #12
    1b70:	23020000 	movwcs	r0, #8192	; 0x2000
    1b74:	0ccc0a40 	fstmiaseq	ip, {s1-s64}
    1b78:	37030000 	strcc	r0, [r3, -r0]
    1b7c:	0000006f 	andeq	r0, r0, pc, rrx
    1b80:	0a442302 	beq	110a790 <__Stack_Size+0x110a390>
    1b84:	00000cd1 	ldrdeq	r0, [r0], -r1
    1b88:	006f3803 	rsbeq	r3, pc, r3, lsl #16
    1b8c:	23020000 	movwcs	r0, #8192	; 0x2000
    1b90:	52440948 	subpl	r0, r4, #1179648	; 0x120000
    1b94:	6f390300 	svcvs	0x00390300
    1b98:	02000000 	andeq	r0, r0, #0	; 0x0
    1b9c:	0b004c23 	bleq	14c30 <__Stack_Size+0x14830>
    1ba0:	1c0c0704 	stcne	7, cr0, [ip], {4}
    1ba4:	29014f03 	stmdbcs	r1, {r0, r1, r8, r9, sl, fp, lr}
    1ba8:	0d000002 	stceq	0, cr0, [r0, #-8]
    1bac:	004c5243 	subeq	r5, ip, r3, asr #4
    1bb0:	6f015003 	svcvs	0x00015003
    1bb4:	02000000 	andeq	r0, r0, #0	; 0x0
    1bb8:	430d0023 	movwmi	r0, #53283	; 0xd023
    1bbc:	03004852 	movweq	r4, #2130	; 0x852
    1bc0:	006f0151 	rsbeq	r0, pc, r1, asr r1
    1bc4:	23020000 	movwcs	r0, #8192	; 0x2000
    1bc8:	44490d04 	strbmi	r0, [r9], #-3332
    1bcc:	52030052 	andpl	r0, r3, #82	; 0x52
    1bd0:	00006f01 	andeq	r6, r0, r1, lsl #30
    1bd4:	08230200 	stmdaeq	r3!, {r9}
    1bd8:	52444f0d 	subpl	r4, r4, #52	; 0x34
    1bdc:	01530300 	cmpeq	r3, r0, lsl #6
    1be0:	0000006f 	andeq	r0, r0, pc, rrx
    1be4:	0e0c2302 	cdpeq	3, 0, cr2, cr12, cr2, {0}
    1be8:	0000080f 	andeq	r0, r0, pc, lsl #16
    1bec:	6f015403 	svcvs	0x00015403
    1bf0:	02000000 	andeq	r0, r0, #0	; 0x0
    1bf4:	420d1023 	andmi	r1, sp, #35	; 0x23
    1bf8:	03005252 	movweq	r5, #594	; 0x252
    1bfc:	006f0155 	rsbeq	r0, pc, r5, asr r1
    1c00:	23020000 	movwcs	r0, #8192	; 0x2000
    1c04:	09d20e14 	ldmibeq	r2, {r2, r4, r9, sl, fp}^
    1c08:	56030000 	strpl	r0, [r3], -r0
    1c0c:	00006f01 	andeq	r6, r0, r1, lsl #30
    1c10:	18230200 	stmdane	r3!, {r9}
    1c14:	04140800 	ldreq	r0, [r4], #-2048
    1c18:	0002861b 	andeq	r8, r2, fp, lsl r6
    1c1c:	0ca20a00 	fstmiaseq	r2!, {s0-s-1}
    1c20:	1c040000 	stcne	0, cr0, [r4], {0}
    1c24:	0000003a 	andeq	r0, r0, sl, lsr r0
    1c28:	0a002302 	beq	a838 <__Stack_Size+0xa438>
    1c2c:	00000c91 	muleq	r0, r1, ip
    1c30:	00891d04 	addeq	r1, r9, r4, lsl #26
    1c34:	23020000 	movwcs	r0, #8192	; 0x2000
    1c38:	0c730a04 	ldcleq	10, cr0, [r3], #-16
    1c3c:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    1c40:	00000089 	andeq	r0, r0, r9, lsl #1
    1c44:	0a052302 	beq	14a854 <__Stack_Size+0x14a454>
    1c48:	00000d1e 	andeq	r0, r0, lr, lsl sp
    1c4c:	003a1f04 	eorseq	r1, sl, r4, lsl #30
    1c50:	23020000 	movwcs	r0, #8192	; 0x2000
    1c54:	0d590a08 	fldseq	s1, [r9, #-32]
    1c58:	20040000 	andcs	r0, r4, r0
    1c5c:	0000003a 	andeq	r0, r0, sl, lsr r0
    1c60:	0a0c2302 	beq	30a870 <__Stack_Size+0x30a470>
    1c64:	00000d3f 	andeq	r0, r0, pc, lsr sp
    1c68:	005e2104 	subseq	r2, lr, r4, lsl #2
    1c6c:	23020000 	movwcs	r0, #8192	; 0x2000
    1c70:	ff070010 	undefined instruction 0xff070010
    1c74:	0400000c 	streq	r0, [r0], #-12
    1c78:	00022922 	andeq	r2, r2, r2, lsr #18
    1c7c:	d6010f00 	strle	r0, [r1], -r0, lsl #30
    1c80:	0100000c 	tsteq	r0, ip
    1c84:	004c01f2 	strdeq	r0, [ip], #-18
    1c88:	af010000 	svcge	0x00010000
    1c8c:	10000002 	andne	r0, r0, r2
    1c90:	00000178 	andeq	r0, r0, r8, ror r1
    1c94:	004cf201 	subeq	pc, ip, r1, lsl #4
    1c98:	11000000 	tstne	r0, r0
    1c9c:	00000291 	muleq	r0, r1, r2
    1ca0:	08003b08 	stmdaeq	r0, {r3, r8, r9, fp, ip, sp}
    1ca4:	08003b10 	stmdaeq	r0, {r4, r8, r9, fp, ip, sp}
    1ca8:	02cc5d01 	sbceq	r5, ip, #64	; 0x40
    1cac:	a3120000 	tstge	r2, #0	; 0x0
    1cb0:	ca000002 	bgt	1cc0 <__Stack_Size+0x18c0>
    1cb4:	00000007 	andeq	r0, r0, r7
    1cb8:	0d500113 	ldfeqe	f0, [r0, #-76]
    1cbc:	c9010000 	stmdbgt	r1, {}
    1cc0:	08003b10 	stmdaeq	r0, {r4, r8, r9, fp, ip, sp}
    1cc4:	08003b90 	stmdaeq	r0, {r4, r7, r8, r9, fp, ip, sp}
    1cc8:	000007dd 	ldrdeq	r0, [r0], -sp
    1ccc:	000002f3 	strdeq	r0, [r0], -r3
    1cd0:	000cb014 	andeq	fp, ip, r4, lsl r0
    1cd4:	86ca0100 	strbhi	r0, [sl], r0, lsl #2
    1cd8:	02000002 	andeq	r0, r0, #2	; 0x2
    1cdc:	15006491 	strne	r6, [r0, #-1169]
    1ce0:	000cf501 	andeq	pc, ip, r1, lsl #10
    1ce4:	010e0100 	tsteq	lr, r0, lsl #2
    1ce8:	0000004c 	andeq	r0, r0, ip, asr #32
    1cec:	08003b90 	stmdaeq	r0, {r4, r7, r8, r9, fp, ip, sp}
    1cf0:	08003df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip, sp}
    1cf4:	00000808 	andeq	r0, r0, r8, lsl #16
    1cf8:	000c8a16 	andeq	r8, ip, r6, lsl sl
    1cfc:	5e0d0100 	adfple	f0, f5, f0
    1d00:	27000000 	strcs	r0, [r0, -r0]
    1d04:	17000008 	strne	r0, [r0, -r8]
    1d08:	00000178 	andeq	r0, r0, r8, ror r1
    1d0c:	004c0f01 	subeq	r0, ip, r1, lsl #30
    1d10:	087c0000 	ldmdaeq	ip!, {}^
    1d14:	91180000 	tstls	r8, r0
    1d18:	f2000002 	vhadd.s8	d0, d0, d2
    1d1c:	f808003b 	undefined instruction 0xf808003b
    1d20:	0108003b 	tsteq	r8, fp, lsr r0
    1d24:	00034329 	andeq	r4, r3, r9, lsr #6
    1d28:	02c21900 	sbceq	r1, r2, #0	; 0x0
    1d2c:	18000000 	stmdane	r0, {}
    1d30:	00000291 	muleq	r0, r1, r2
    1d34:	08003c56 	stmdaeq	r0, {r1, r2, r4, r6, sl, fp, ip, sp}
    1d38:	08003c5c 	stmdaeq	r0, {r2, r3, r4, r6, sl, fp, ip, sp}
    1d3c:	035c4501 	cmpeq	ip, #4194304	; 0x400000
    1d40:	c2190000 	andsgt	r0, r9, #0	; 0x0
    1d44:	00000002 	andeq	r0, r0, r2
    1d48:	00029118 	andeq	r9, r2, r8, lsl r1
    1d4c:	003cb600 	eorseq	fp, ip, r0, lsl #12
    1d50:	003cbc08 	eorseq	fp, ip, r8, lsl #24
    1d54:	75620108 	strbvc	r0, [r2, #-264]!
    1d58:	19000003 	stmdbne	r0, {r0, r1}
    1d5c:	000002c2 	andeq	r0, r0, r2, asr #5
    1d60:	02911800 	addseq	r1, r1, #0	; 0x0
    1d64:	3d180000 	ldccc	0, cr0, [r8]
    1d68:	3d1e0800 	ldccc	8, cr0, [lr]
    1d6c:	7e010800 	cdpvc	8, 0, cr0, cr1, cr0, {0}
    1d70:	0000038e 	andeq	r0, r0, lr, lsl #7
    1d74:	0002c219 	andeq	ip, r2, r9, lsl r2
    1d78:	911a0000 	tstls	sl, r0
    1d7c:	7c000002 	stcvc	0, cr0, [r0], {2}
    1d80:	8208003d 	andhi	r0, r8, #61	; 0x3d
    1d84:	0108003d 	tsteq	r8, sp, lsr r0
    1d88:	02c2199a 	sbceq	r1, r2, #2523136	; 0x268000
    1d8c:	00000000 	andeq	r0, r0, r0
    1d90:	000b1b00 	andeq	r1, fp, r0, lsl #22
    1d94:	b1000200 	tstlt	r0, r0, lsl #4
    1d98:	04000007 	streq	r0, [r0], #-7
    1d9c:	00000001 	andeq	r0, r0, r1
    1da0:	0ddf0100 	ldfeqe	f0, [pc]
    1da4:	01e70000 	mvneq	r0, r0
    1da8:	3df40000 	ldclcc	0, cr0, [r4]
    1dac:	41880800 	orrmi	r0, r8, r0, lsl #16
    1db0:	08050800 	stmdaeq	r5, {fp}
    1db4:	04020000 	streq	r0, [r2]
    1db8:	00302205 	eorseq	r2, r0, r5, lsl #4
    1dbc:	05020200 	streq	r0, [r2, #-512]
    1dc0:	0000004b 	andeq	r0, r0, fp, asr #32
    1dc4:	c7060102 	strgt	r0, [r6, -r2, lsl #2]
    1dc8:	03000000 	movweq	r0, #0	; 0x0
    1dcc:	00323375 	eorseq	r3, r2, r5, ror r3
    1dd0:	00452702 	subeq	r2, r5, r2, lsl #14
    1dd4:	04020000 	streq	r0, [r2]
    1dd8:	00309c07 	eorseq	r9, r0, r7, lsl #24
    1ddc:	31750300 	cmncc	r5, r0, lsl #6
    1de0:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    1de4:	00000057 	andeq	r0, r0, r7, asr r0
    1de8:	4d070202 	sfmmi	f0, 4, [r7, #-8]
    1dec:	03000001 	movweq	r0, #1	; 0x1
    1df0:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    1df4:	00006829 	andeq	r6, r0, r9, lsr #16
    1df8:	08010200 	stmdaeq	r1, {r9}
    1dfc:	000000c5 	andeq	r0, r0, r5, asr #1
    1e00:	00004504 	andeq	r4, r0, r4, lsl #10
    1e04:	02010500 	andeq	r0, r1, #0	; 0x0
    1e08:	00008939 	andeq	r8, r0, r9, lsr r9
    1e0c:	15c20600 	strbne	r0, [r2, #1536]
    1e10:	07000000 	streq	r0, [r0, -r0]
    1e14:	00544553 	subseq	r4, r4, r3, asr r5
    1e18:	07080001 	streq	r0, [r8, -r1]
    1e1c:	0200001f 	andeq	r0, r0, #31	; 0x1f
    1e20:	00007439 	andeq	r7, r0, r9, lsr r4
    1e24:	1d010800 	stcne	8, cr0, [r1]
    1e28:	39020000 	stmdbcc	r2, {}
    1e2c:	00000074 	andeq	r0, r0, r4, ror r0
    1e30:	3b020105 	blcc	8224c <__Stack_Size+0x81e4c>
    1e34:	000000b4 	strheq	r0, [r0], -r4
    1e38:	0007b806 	andeq	fp, r7, r6, lsl #16
    1e3c:	d8060000 	stmdale	r6, {}
    1e40:	01000007 	tsteq	r0, r7
    1e44:	093f0800 	ldmdbeq	pc!, {fp}
    1e48:	3b020000 	blcc	81e50 <__Stack_Size+0x81a50>
    1e4c:	0000009f 	muleq	r0, pc, r0
    1e50:	25035009 	strcs	r5, [r3, #-9]
    1e54:	000001de 	ldrdeq	r0, [r0], -lr
    1e58:	0052530a 	subseq	r5, r2, sl, lsl #6
    1e5c:	006f2603 	rsbeq	r2, pc, r3, lsl #12
    1e60:	23020000 	movwcs	r0, #8192	; 0x2000
    1e64:	52430a00 	subpl	r0, r3, #0	; 0x0
    1e68:	27030031 	smladxcs	r3, r1, r0, r0
    1e6c:	0000006f 	andeq	r0, r0, pc, rrx
    1e70:	0a042302 	beq	10aa80 <__Stack_Size+0x10a680>
    1e74:	00325243 	eorseq	r5, r2, r3, asr #4
    1e78:	006f2803 	rsbeq	r2, pc, r3, lsl #16
    1e7c:	23020000 	movwcs	r0, #8192	; 0x2000
    1e80:	0d330b08 	vldmdbeq	r3!, {d0-d3}
    1e84:	29030000 	stmdbcs	r3, {}
    1e88:	0000006f 	andeq	r0, r0, pc, rrx
    1e8c:	0b0c2302 	bleq	30aa9c <__Stack_Size+0x30a69c>
    1e90:	00000d39 	andeq	r0, r0, r9, lsr sp
    1e94:	006f2a03 	rsbeq	r2, pc, r3, lsl #20
    1e98:	23020000 	movwcs	r0, #8192	; 0x2000
    1e9c:	0cdd0b10 	vldmiaeq	sp, {d16-d23}
    1ea0:	2b030000 	blcs	c1ea8 <__Stack_Size+0xc1aa8>
    1ea4:	0000006f 	andeq	r0, r0, pc, rrx
    1ea8:	0b142302 	bleq	50aab8 <__Stack_Size+0x50a6b8>
    1eac:	00000ce3 	andeq	r0, r0, r3, ror #25
    1eb0:	006f2c03 	rsbeq	r2, pc, r3, lsl #24
    1eb4:	23020000 	movwcs	r0, #8192	; 0x2000
    1eb8:	0ce90b18 	vstmiaeq	r9!, {d16-d27}
    1ebc:	2d030000 	stccs	0, cr0, [r3]
    1ec0:	0000006f 	andeq	r0, r0, pc, rrx
    1ec4:	0b1c2302 	bleq	70aad4 <__Stack_Size+0x70a6d4>
    1ec8:	00000cef 	andeq	r0, r0, pc, ror #25
    1ecc:	006f2e03 	rsbeq	r2, pc, r3, lsl #28
    1ed0:	23020000 	movwcs	r0, #8192	; 0x2000
    1ed4:	54480a20 	strbpl	r0, [r8], #-2592
    1ed8:	2f030052 	svccs	0x00030052
    1edc:	0000006f 	andeq	r0, r0, pc, rrx
    1ee0:	0a242302 	beq	90aaf0 <__Stack_Size+0x90a6f0>
    1ee4:	0052544c 	subseq	r5, r2, ip, asr #8
    1ee8:	006f3003 	rsbeq	r3, pc, r3
    1eec:	23020000 	movwcs	r0, #8192	; 0x2000
    1ef0:	0d0f0b28 	vstreq	d0, [pc, #-160]	; 1e58 <__Stack_Size+0x1a58>
    1ef4:	31030000 	tstcc	r3, r0
    1ef8:	0000006f 	andeq	r0, r0, pc, rrx
    1efc:	0b2c2302 	bleq	b0ab0c <__Stack_Size+0xb0a70c>
    1f00:	00000d14 	andeq	r0, r0, r4, lsl sp
    1f04:	006f3203 	rsbeq	r3, pc, r3, lsl #4
    1f08:	23020000 	movwcs	r0, #8192	; 0x2000
    1f0c:	0d190b30 	vldreq	d0, [r9, #-192]
    1f10:	33030000 	movwcc	r0, #12288	; 0x3000
    1f14:	0000006f 	andeq	r0, r0, pc, rrx
    1f18:	0b342302 	bleq	d0ab28 <__Stack_Size+0xd0a728>
    1f1c:	00000cab 	andeq	r0, r0, fp, lsr #25
    1f20:	006f3403 	rsbeq	r3, pc, r3, lsl #8
    1f24:	23020000 	movwcs	r0, #8192	; 0x2000
    1f28:	0cc20b38 	vstmiaeq	r2, {d16-<overflow reg d43>}
    1f2c:	35030000 	strcc	r0, [r3]
    1f30:	0000006f 	andeq	r0, r0, pc, rrx
    1f34:	0b3c2302 	bleq	f0ab44 <__Stack_Size+0xf0a744>
    1f38:	00000cc7 	andeq	r0, r0, r7, asr #25
    1f3c:	006f3603 	rsbeq	r3, pc, r3, lsl #12
    1f40:	23020000 	movwcs	r0, #8192	; 0x2000
    1f44:	0ccc0b40 	vstmiaeq	ip, {d16-<overflow reg d47>}
    1f48:	37030000 	strcc	r0, [r3, -r0]
    1f4c:	0000006f 	andeq	r0, r0, pc, rrx
    1f50:	0b442302 	bleq	110ab60 <__Stack_Size+0x110a760>
    1f54:	00000cd1 	ldrdeq	r0, [r0], -r1
    1f58:	006f3803 	rsbeq	r3, pc, r3, lsl #16
    1f5c:	23020000 	movwcs	r0, #8192	; 0x2000
    1f60:	52440a48 	subpl	r0, r4, #294912	; 0x48000
    1f64:	6f390300 	svcvs	0x00390300
    1f68:	02000000 	andeq	r0, r0, #0	; 0x0
    1f6c:	08004c23 	stmdaeq	r0, {r0, r1, r5, sl, fp, lr}
    1f70:	00001188 	andeq	r1, r0, r8, lsl #3
    1f74:	00bf3a03 	adcseq	r3, pc, r3, lsl #20
    1f78:	040c0000 	streq	r0, [ip]
    1f7c:	04140907 	ldreq	r0, [r4], #-2311
    1f80:	0002491b 	andeq	r4, r2, fp, lsl r9
    1f84:	0ca20b00 	vstmiaeq	r2!, {d0-d-1}
    1f88:	1c040000 	stcne	0, cr0, [r4], {0}
    1f8c:	0000003a 	andeq	r0, r0, sl, lsr r0
    1f90:	0b002302 	bleq	aba0 <__Stack_Size+0xa7a0>
    1f94:	00000c91 	muleq	r0, r1, ip
    1f98:	00b41d04 	adcseq	r1, r4, r4, lsl #26
    1f9c:	23020000 	movwcs	r0, #8192	; 0x2000
    1fa0:	0c730b04 	ldcleq	11, cr0, [r3], #-16
    1fa4:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    1fa8:	000000b4 	strheq	r0, [r0], -r4
    1fac:	0b052302 	bleq	14abbc <__Stack_Size+0x14a7bc>
    1fb0:	00000d1e 	andeq	r0, r0, lr, lsl sp
    1fb4:	003a1f04 	eorseq	r1, sl, r4, lsl #30
    1fb8:	23020000 	movwcs	r0, #8192	; 0x2000
    1fbc:	0d590b08 	vldreq	d16, [r9, #-32]
    1fc0:	20040000 	andcs	r0, r4, r0
    1fc4:	0000003a 	andeq	r0, r0, sl, lsr r0
    1fc8:	0b0c2302 	bleq	30abd8 <__Stack_Size+0x30a7d8>
    1fcc:	00000d3f 	andeq	r0, r0, pc, lsr sp
    1fd0:	005e2104 	subseq	r2, lr, r4, lsl #2
    1fd4:	23020000 	movwcs	r0, #8192	; 0x2000
    1fd8:	ff080010 	undefined instruction 0xff080010
    1fdc:	0400000c 	streq	r0, [r0], #-12
    1fe0:	0001ec22 	andeq	lr, r1, r2, lsr #24
    1fe4:	94010d00 	strls	r0, [r1], #-3328
    1fe8:	01000011 	tsteq	r0, r1, lsl r0
    1fec:	3df401af 	ldfcce	f0, [r4, #700]!
    1ff0:	3e3c0800 	cdpcc	8, 3, cr0, cr12, cr0, {0}
    1ff4:	5d010800 	stcpl	8, cr0, [r1]
    1ff8:	000002a0 	andeq	r0, r0, r0, lsr #5
    1ffc:	000d670e 	andeq	r6, sp, lr, lsl #14
    2000:	a0ae0100 	adcge	r0, lr, r0, lsl #2
    2004:	01000002 	tsteq	r0, r2
    2008:	0e100e50 	mrceq	14, 0, r0, cr0, cr0, {2}
    200c:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    2010:	000002a6 	andeq	r0, r0, r6, lsr #5
    2014:	6c0f5101 	stfvss	f5, [pc], {1}
    2018:	0100000d 	tsteq	r0, sp
    201c:	00003ab0 	strheq	r3, [r0], -r0
    2020:	0008d100 	andeq	sp, r8, r0, lsl #2
    2024:	103c1000 	eorsne	r1, ip, r0
    2028:	b1010000 	tstlt	r1, r0
    202c:	0000005e 	andeq	r0, r0, lr, asr r0
    2030:	de041100 	adfles	f1, f4, f0
    2034:	11000001 	tstne	r0, r1
    2038:	00024904 	andeq	r4, r2, r4, lsl #18
    203c:	e6010d00 	str	r0, [r1], -r0, lsl #26
    2040:	01000010 	tsteq	r0, r0, lsl r0
    2044:	3e3c01ec 	rsfcc<illegal precision>z	f0, f4, #4.0
    2048:	3e4e0800 	cdpcc	8, 4, cr0, cr14, cr0, {0}
    204c:	5d010800 	stcpl	8, cr0, [r1]
    2050:	000002d1 	ldrdeq	r0, [r0], -r1
    2054:	000e100e 	andeq	r1, lr, lr
    2058:	a6eb0100 	strbtge	r0, [fp], r0, lsl #2
    205c:	01000002 	tsteq	r0, r2
    2060:	01120050 	tsteq	r2, r0, asr r0
    2064:	00000e08 	andeq	r0, r0, r8, lsl #28
    2068:	01010b01 	tsteq	r1, r1, lsl #22
    206c:	08003e50 	stmdaeq	r0, {r4, r6, r9, sl, fp, ip, sp}
    2070:	08003e64 	stmdaeq	r0, {r2, r5, r6, r9, sl, fp, ip, sp}
    2074:	03065d01 	movweq	r5, #27905	; 0x6d01
    2078:	67130000 	ldrvs	r0, [r3, -r0]
    207c:	0100000d 	tsteq	r0, sp
    2080:	02a0010a 	adceq	r0, r0, #-2147483646	; 0x80000002
    2084:	50010000 	andpl	r0, r1, r0
    2088:	000e7f13 	andeq	r7, lr, r3, lsl pc
    208c:	010a0100 	tsteq	sl, r0, lsl #2
    2090:	000000b4 	strheq	r0, [r0], -r4
    2094:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    2098:	0011b701 	andseq	fp, r1, r1, lsl #14
    209c:	01270100 	teqeq	r7, r0, lsl #2
    20a0:	003e6401 	eorseq	r6, lr, r1, lsl #8
    20a4:	003e7808 	eorseq	r7, lr, r8, lsl #16
    20a8:	3b5d0108 	blcc	17424d0 <__Stack_Size+0x17420d0>
    20ac:	13000003 	movwne	r0, #3	; 0x3
    20b0:	00000d67 	andeq	r0, r0, r7, ror #26
    20b4:	a0012601 	andge	r2, r1, r1, lsl #12
    20b8:	01000002 	tsteq	r0, r2
    20bc:	0e7f1350 	mrceq	3, 3, r1, cr15, cr0, {2}
    20c0:	26010000 	strcs	r0, [r1], -r0
    20c4:	0000b401 	andeq	fp, r0, r1, lsl #8
    20c8:	00510100 	subseq	r0, r1, r0, lsl #2
    20cc:	0d8a0112 	stfeqs	f0, [sl, #72]
    20d0:	48010000 	stmdami	r1, {}
    20d4:	3e780101 	rpwcce	f0, f0, f1
    20d8:	3e8e0800 	cdpcc	8, 8, cr0, cr14, cr0, {0}
    20dc:	5d010800 	stcpl	8, cr0, [r1]
    20e0:	0000038e 	andeq	r0, r0, lr, lsl #7
    20e4:	000d6713 	andeq	r6, sp, r3, lsl r7
    20e8:	01470100 	cmpeq	r7, r0, lsl #2
    20ec:	000002a0 	andeq	r0, r0, r0, lsr #5
    20f0:	7a145001 	bvc	5160fc <__Stack_Size+0x515cfc>
    20f4:	01000011 	tsteq	r0, r1, lsl r0
    20f8:	004c0147 	subeq	r0, ip, r7, asr #2
    20fc:	09050000 	stmdbeq	r5, {}
    2100:	7f130000 	svcvc	0x00130000
    2104:	0100000e 	tsteq	r0, lr
    2108:	00b40147 	adcseq	r0, r4, r7, asr #2
    210c:	52010000 	andpl	r0, r1, #0	; 0x0
    2110:	00118115 	andseq	r8, r1, r5, lsl r1
    2114:	01490100 	cmpeq	r9, r0, lsl #2
    2118:	0000005e 	andeq	r0, r0, lr, asr r0
    211c:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    2120:	00116501 	andseq	r6, r1, r1, lsl #10
    2124:	01670100 	cmneq	r7, r0, lsl #2
    2128:	003e9001 	eorseq	r9, lr, r1
    212c:	003e9a08 	eorseq	r9, lr, r8, lsl #20
    2130:	b55d0108 	ldrblt	r0, [sp, #-264]
    2134:	13000003 	movwne	r0, #3	; 0x3
    2138:	00000d67 	andeq	r0, r0, r7, ror #26
    213c:	a0016601 	andge	r6, r1, r1, lsl #12
    2140:	01000002 	tsteq	r0, r2
    2144:	01160050 	tsteq	r6, r0, asr r0
    2148:	00000e58 	andeq	r0, r0, r8, asr lr
    214c:	01017701 	tsteq	r1, r1, lsl #14
    2150:	00000089 	andeq	r0, r0, r9, lsl #1
    2154:	08003e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp, ip, sp}
    2158:	08003ea6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl, fp, ip, sp}
    215c:	03ee5d01 	mvneq	r5, #64	; 0x40
    2160:	67140000 	ldrvs	r0, [r4, -r0]
    2164:	0100000d 	tsteq	r0, sp
    2168:	02a00176 	adceq	r0, r0, #-2147483619	; 0x8000001d
    216c:	09180000 	ldmdbeq	r8, {}
    2170:	65170000 	ldrvs	r0, [r7]
    2174:	01000010 	tsteq	r0, r0, lsl r0
    2178:	00890178 	addeq	r0, r9, r8, ror r1
    217c:	12000000 	andne	r0, r0, #0	; 0x0
    2180:	00102701 	andseq	r2, r0, r1, lsl #14
    2184:	01950100 	orrseq	r0, r5, r0, lsl #2
    2188:	003ea801 	eorseq	sl, lr, r1, lsl #16
    218c:	003eb208 	eorseq	fp, lr, r8, lsl #4
    2190:	155d0108 	ldrbne	r0, [sp, #-264]
    2194:	13000004 	movwne	r0, #4	; 0x4
    2198:	00000d67 	andeq	r0, r0, r7, ror #26
    219c:	a0019401 	andge	r9, r1, r1, lsl #8
    21a0:	01000002 	tsteq	r0, r2
    21a4:	01160050 	tsteq	r6, r0, asr r0
    21a8:	0000104c 	andeq	r1, r0, ip, asr #32
    21ac:	0101a501 	tsteq	r1, r1, lsl #10
    21b0:	00000089 	andeq	r0, r0, r9, lsl #1
    21b4:	08003eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp, ip, sp}
    21b8:	08003ebe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp}
    21bc:	044e5d01 	strbeq	r5, [lr], #-3329
    21c0:	67140000 	ldrvs	r0, [r4, -r0]
    21c4:	0100000d 	tsteq	r0, sp
    21c8:	02a001a4 	adceq	r0, r0, #41	; 0x29
    21cc:	092b0000 	stmdbeq	fp!, {}
    21d0:	65170000 	ldrvs	r0, [r7]
    21d4:	01000010 	tsteq	r0, r0, lsl r0
    21d8:	008901a6 	addeq	r0, r9, r6, lsr #3
    21dc:	12000000 	andne	r0, r0, #0	; 0x0
    21e0:	00106f01 	andseq	r6, r0, r1, lsl #30
    21e4:	01c50100 	biceq	r0, r5, r0, lsl #2
    21e8:	003ec001 	eorseq	ip, lr, r1
    21ec:	003ed408 	eorseq	sp, lr, r8, lsl #8
    21f0:	835d0108 	cmphi	sp, #2	; 0x2
    21f4:	13000004 	movwne	r0, #4	; 0x4
    21f8:	00000d67 	andeq	r0, r0, r7, ror #26
    21fc:	a001c401 	andge	ip, r1, r1, lsl #8
    2200:	01000002 	tsteq	r0, r2
    2204:	0e7f1350 	mrceq	3, 3, r1, cr15, cr0, {2}
    2208:	c4010000 	strgt	r0, [r1]
    220c:	0000b401 	andeq	fp, r0, r1, lsl #8
    2210:	00510100 	subseq	r0, r1, r0, lsl #2
    2214:	0f540116 	svceq	0x00540116
    2218:	e0010000 	and	r0, r1, r0
    221c:	00890101 	addeq	r0, r9, r1, lsl #2
    2220:	3ed40000 	cdpcc	0, 13, cr0, cr4, cr0, {0}
    2224:	3ede0800 	cdpcc	8, 13, cr0, cr14, cr0, {0}
    2228:	5d010800 	stcpl	8, cr0, [r1]
    222c:	000004bc 	strheq	r0, [r0], -ip
    2230:	000d6714 	andeq	r6, sp, r4, lsl r7
    2234:	01df0100 	bicseq	r0, pc, r0, lsl #2
    2238:	000002a0 	andeq	r0, r0, r0, lsr #5
    223c:	0000093e 	andeq	r0, r0, lr, lsr r9
    2240:	00106517 	andseq	r6, r0, r7, lsl r5
    2244:	01e10100 	mvneq	r0, r0, lsl #2
    2248:	00000089 	andeq	r0, r0, r9, lsl #1
    224c:	e2011200 	and	r1, r1, #0	; 0x0
    2250:	0100000e 	tsteq	r0, lr
    2254:	e0010201 	and	r0, r1, r1, lsl #4
    2258:	f008003e 	undefined instruction 0xf008003e
    225c:	0108003e 	tsteq	r8, lr, lsr r0
    2260:	00050d5d 	andeq	r0, r5, sp, asr sp
    2264:	0d671300 	stcleq	3, cr1, [r7]
    2268:	00010000 	andeq	r0, r1, r0
    226c:	0002a002 	andeq	sl, r2, r2
    2270:	14500100 	ldrbne	r0, [r0], #-256
    2274:	00000e01 	andeq	r0, r0, r1, lsl #28
    2278:	5e020001 	cdppl	0, 0, cr0, cr2, cr1, {0}
    227c:	51000000 	tstpl	r0, r0
    2280:	15000009 	strne	r0, [r0, #-9]
    2284:	00000d6c 	andeq	r0, r0, ip, ror #26
    2288:	3a020201 	bcc	82a94 <__Stack_Size+0x82694>
    228c:	01000000 	tsteq	r0, r0
    2290:	103c1753 	eorsne	r1, ip, r3, asr r7
    2294:	03010000 	movweq	r0, #4096	; 0x1000
    2298:	00003a02 	andeq	r3, r0, r2, lsl #20
    229c:	01120000 	tsteq	r2, r0
    22a0:	00001155 	andeq	r1, r0, r5, asr r1
    22a4:	01022001 	tsteq	r2, r1
    22a8:	08003ef0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, fp, ip, sp}
    22ac:	08003f04 	stmdaeq	r0, {r2, r8, r9, sl, fp, ip, sp}
    22b0:	05425d01 	strbeq	r5, [r2, #-3329]
    22b4:	67130000 	ldrvs	r0, [r3, -r0]
    22b8:	0100000d 	tsteq	r0, sp
    22bc:	02a0021f 	adceq	r0, r0, #-268435455	; 0xf0000001
    22c0:	50010000 	andpl	r0, r1, r0
    22c4:	000e7f13 	andeq	r7, lr, r3, lsl pc
    22c8:	021f0100 	andseq	r0, pc, #0	; 0x0
    22cc:	000000b4 	strheq	r0, [r0], -r4
    22d0:	18005101 	stmdane	r0, {r0, r8, ip, lr}
    22d4:	000eae01 	andeq	sl, lr, r1, lsl #28
    22d8:	025b0100 	subseq	r0, fp, #0	; 0x0
    22dc:	003f0401 	eorseq	r0, pc, r1, lsl #8
    22e0:	003f9a08 	eorseq	r9, pc, r8, lsl #20
    22e4:	00096408 	andeq	r6, r9, r8, lsl #8
    22e8:	0005b700 	andeq	fp, r5, r0, lsl #14
    22ec:	0d671300 	stcleq	3, cr1, [r7]
    22f0:	5a010000 	bpl	422f8 <__Stack_Size+0x41ef8>
    22f4:	0002a002 	andeq	sl, r2, r2
    22f8:	14500100 	ldrbne	r0, [r0], #-256
    22fc:	0000101b 	andeq	r1, r0, fp, lsl r0
    2300:	5e025a01 	fmacspl	s10, s4, s2
    2304:	83000000 	movwhi	r0, #0	; 0x0
    2308:	14000009 	strne	r0, [r0], #-9
    230c:	00000f1f 	andeq	r0, r0, pc, lsl pc
    2310:	5e025a01 	fmacspl	s10, s4, s2
    2314:	b7000000 	strlt	r0, [r0, -r0]
    2318:	14000009 	strne	r0, [r0], #-9
    231c:	000010d7 	ldrdeq	r1, [r0], -r7
    2320:	5e025a01 	fmacspl	s10, s4, s2
    2324:	d5000000 	strle	r0, [r0]
    2328:	19000009 	stmdbne	r0, {r0, r3}
    232c:	00000d6c 	andeq	r0, r0, ip, ror #26
    2330:	3a025c01 	bcc	9933c <__Stack_Size+0x98f3c>
    2334:	f3000000 	vhadd.u8	d0, d0, d0
    2338:	17000009 	strne	r0, [r0, -r9]
    233c:	0000103c 	andeq	r1, r0, ip, lsr r0
    2340:	3a025c01 	bcc	9934c <__Stack_Size+0x98f4c>
    2344:	00000000 	andeq	r0, r0, r0
    2348:	0f3c0112 	svceq	0x003c0112
    234c:	c0010000 	andgt	r0, r1, r0
    2350:	3f9c0102 	svccc	0x009c0102
    2354:	3fb00800 	svccc	0x00b00800
    2358:	5d010800 	stcpl	8, cr0, [r1]
    235c:	000005ec 	andeq	r0, r0, ip, ror #11
    2360:	000d6713 	andeq	r6, sp, r3, lsl r7
    2364:	02bf0100 	adcseq	r0, pc, #0	; 0x0
    2368:	000002a0 	andeq	r0, r0, r0, lsr #5
    236c:	7f135001 	svcvc	0x00135001
    2370:	0100000e 	tsteq	r0, lr
    2374:	00b402bf 	ldrhteq	r0, [r4], pc
    2378:	51010000 	tstpl	r1, r0
    237c:	01011600 	tsteq	r1, r0, lsl #12
    2380:	0100000f 	tsteq	r0, pc
    2384:	4c0102d9 	sfmmi	f0, 4, [r1], {217}
    2388:	b0000000 	andlt	r0, r0, r0
    238c:	b608003f 	undefined
    2390:	0108003f 	tsteq	r8, pc, lsr r0
    2394:	0006195d 	andeq	r1, r6, sp, asr r9
    2398:	0d671400 	cfstrdeq	mvd1, [r7]
    239c:	d8010000 	stmdale	r1, {}
    23a0:	0002a002 	andeq	sl, r2, r2
    23a4:	000a1100 	andeq	r1, sl, r0, lsl #2
    23a8:	011a0000 	tsteq	sl, r0
    23ac:	000011c2 	andeq	r1, r0, r2, asr #3
    23b0:	0102e801 	tsteq	r2, r1, lsl #16
    23b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    23b8:	08003fb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp}
    23bc:	08003fc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, fp, ip, sp}
    23c0:	01125d01 	tsteq	r2, r1, lsl #26
    23c4:	00000f24 	andeq	r0, r0, r4, lsr #30
    23c8:	0102f901 	tstpeq	r2, r1, lsl #18
    23cc:	08003fc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, fp, ip, sp}
    23d0:	08003fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp, ip, sp}
    23d4:	06665d01 	strbteq	r5, [r6], -r1, lsl #26
    23d8:	67130000 	ldrvs	r0, [r3, -r0]
    23dc:	0100000d 	tsteq	r0, sp
    23e0:	02a002f8 	adceq	r0, r0, #-2147483633	; 0x8000000f
    23e4:	50010000 	andpl	r0, r1, r0
    23e8:	000e7f13 	andeq	r7, lr, r3, lsl pc
    23ec:	02f80100 	rscseq	r0, r8, #0	; 0x0
    23f0:	000000b4 	strheq	r0, [r0], -r4
    23f4:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    23f8:	000fb401 	andeq	fp, pc, r1, lsl #8
    23fc:	03160100 	tsteq	r6, #0	; 0x0
    2400:	003fd801 	eorseq	sp, pc, r1, lsl #16
    2404:	003fec08 	eorseq	lr, pc, r8, lsl #24
    2408:	9b5d0108 	blls	1742830 <__Stack_Size+0x1742430>
    240c:	13000006 	movwne	r0, #6	; 0x6
    2410:	00000d67 	andeq	r0, r0, r7, ror #26
    2414:	a0031501 	andge	r1, r3, r1, lsl #10
    2418:	01000002 	tsteq	r0, r2
    241c:	0e7f1350 	mrceq	3, 3, r1, cr15, cr0, {2}
    2420:	15010000 	strne	r0, [r1]
    2424:	0000b403 	andeq	fp, r0, r3, lsl #8
    2428:	00510100 	subseq	r0, r1, r0, lsl #2
    242c:	0fcc0112 	svceq	0x00cc0112
    2430:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    2434:	3fec0103 	svccc	0x00ec0103
    2438:	3ff80800 	svccc	0x00f80800
    243c:	5d010800 	stcpl	8, cr0, [r1]
    2440:	000006e2 	andeq	r0, r0, r2, ror #13
    2444:	000d6713 	andeq	r6, sp, r3, lsl r7
    2448:	034d0100 	movteq	r0, #53504	; 0xd100
    244c:	000002a0 	andeq	r0, r0, r0, lsr #5
    2450:	9d145001 	ldcls	0, cr5, [r4, #-4]
    2454:	01000011 	tsteq	r0, r1, lsl r0
    2458:	003a034d 	eorseq	r0, sl, sp, asr #6
    245c:	0a240000 	beq	902464 <__Stack_Size+0x902064>
    2460:	18190000 	ldmdane	r9, {}
    2464:	0100000f 	tsteq	r0, pc
    2468:	003a034f 	eorseq	r0, sl, pc, asr #6
    246c:	0a370000 	beq	dc2474 <__Stack_Size+0xdc2074>
    2470:	12000000 	andne	r0, r0, #0	; 0x0
    2474:	000f9401 	andeq	r9, pc, r1, lsl #8
    2478:	036b0100 	cmneq	fp, #0	; 0x0
    247c:	003ff801 	eorseq	pc, pc, r1, lsl #16
    2480:	00400c08 	subeq	r0, r0, r8, lsl #24
    2484:	175d0108 	ldrbne	r0, [sp, -r8, lsl #2]
    2488:	13000007 	movwne	r0, #7	; 0x7
    248c:	00000d67 	andeq	r0, r0, r7, ror #26
    2490:	a0036a01 	andge	r6, r3, r1, lsl #20
    2494:	01000002 	tsteq	r0, r2
    2498:	0e7f1350 	mrceq	3, 3, r1, cr15, cr0, {2}
    249c:	6a010000 	bvs	424a4 <__Stack_Size+0x420a4>
    24a0:	0000b403 	andeq	fp, r0, r3, lsl #8
    24a4:	00510100 	subseq	r0, r1, r0, lsl #2
    24a8:	10f50112 	rscsne	r0, r5, r2, lsl r1
    24ac:	88010000 	stmdahi	r1, {}
    24b0:	400c0103 	andmi	r0, ip, r3, lsl #2
    24b4:	40200800 	eormi	r0, r0, r0, lsl #16
    24b8:	5d010800 	stcpl	8, cr0, [r1]
    24bc:	0000074c 	andeq	r0, r0, ip, asr #14
    24c0:	000d6713 	andeq	r6, sp, r3, lsl r7
    24c4:	03870100 	orreq	r0, r7, #0	; 0x0
    24c8:	000002a0 	andeq	r0, r0, r0, lsr #5
    24cc:	7f135001 	svcvc	0x00135001
    24d0:	0100000e 	tsteq	r0, lr
    24d4:	00b40387 	adcseq	r0, r4, r7, lsl #7
    24d8:	51010000 	tstpl	r1, r0
    24dc:	97011600 	strls	r1, [r1, -r0, lsl #12]
    24e0:	0100000d 	tsteq	r0, sp
    24e4:	890103a3 	stmdbhi	r1, {r0, r1, r5, r7, r8, r9}
    24e8:	20000000 	andcs	r0, r0, r0
    24ec:	2a080040 	bcs	2025f4 <__Stack_Size+0x2021f4>
    24f0:	01080040 	tsteq	r8, r0, asr #32
    24f4:	0007855d 	andeq	r8, r7, sp, asr r5
    24f8:	0d671400 	cfstrdeq	mvd1, [r7]
    24fc:	a2010000 	andge	r0, r1, #0	; 0x0
    2500:	0002a003 	andeq	sl, r2, r3
    2504:	000a5500 	andeq	r5, sl, r0, lsl #10
    2508:	10651700 	rsbne	r1, r5, r0, lsl #14
    250c:	a4010000 	strge	r0, [r1]
    2510:	00008903 	andeq	r8, r0, r3, lsl #18
    2514:	01180000 	tsteq	r8, r0
    2518:	000010bd 	strheq	r1, [r0], -sp
    251c:	0103e301 	tsteq	r3, r1, lsl #6
    2520:	0800402c 	stmdaeq	r0, {r2, r3, r5, lr}
    2524:	0800408e 	stmdaeq	r0, {r1, r2, r3, r7, lr}
    2528:	00000a68 	andeq	r0, r0, r8, ror #20
    252c:	00000806 	andeq	r0, r0, r6, lsl #16
    2530:	000d6713 	andeq	r6, sp, r3, lsl r7
    2534:	03e20100 	mvneq	r0, #0	; 0x0
    2538:	000002a0 	andeq	r0, r0, r0, lsr #5
    253c:	1b145001 	blne	516548 <__Stack_Size+0x516148>
    2540:	01000010 	tsteq	r0, r0, lsl r0
    2544:	005e03e2 	subseq	r0, lr, r2, ror #7
    2548:	0a870000 	beq	fe1c2550 <SCS_BASE+0x1e1b4550>
    254c:	1f140000 	svcne	0x00140000
    2550:	0100000f 	tsteq	r0, pc
    2554:	005e03e2 	subseq	r0, lr, r2, ror #7
    2558:	0abb0000 	beq	feec2560 <SCS_BASE+0x1eeb4560>
    255c:	d7140000 	ldrle	r0, [r4, -r0]
    2560:	01000010 	tsteq	r0, r0, lsl r0
    2564:	005e03e2 	subseq	r0, lr, r2, ror #7
    2568:	0ad90000 	beq	ff642570 <SCS_BASE+0x1f634570>
    256c:	6c190000 	ldcvs	0, cr0, [r9], {0}
    2570:	0100000d 	tsteq	r0, sp
    2574:	003a03e4 	eorseq	r0, sl, r4, ror #7
    2578:	0af70000 	beq	ffdc2580 <SCS_BASE+0x1fdb4580>
    257c:	3c170000 	ldccc	0, cr0, [r7], {0}
    2580:	01000010 	tsteq	r0, r0, lsl r0
    2584:	003a03e4 	eorseq	r0, sl, r4, ror #7
    2588:	44170000 	ldrmi	r0, [r7]
    258c:	01000010 	tsteq	r0, r0, lsl r0
    2590:	003a03e4 	eorseq	r0, sl, r4, ror #7
    2594:	12000000 	andne	r0, r0, #0	; 0x0
    2598:	00108801 	andseq	r8, r0, r1, lsl #16
    259c:	04270100 	strteq	r0, [r7], #-256
    25a0:	00409001 	subeq	r9, r0, r1
    25a4:	0040a008 	subeq	sl, r0, r8
    25a8:	575d0108 	ldrbpl	r0, [sp, -r8, lsl #2]
    25ac:	13000008 	movwne	r0, #8	; 0x8
    25b0:	00000d67 	andeq	r0, r0, r7, ror #26
    25b4:	a0042601 	andge	r2, r4, r1, lsl #12
    25b8:	01000002 	tsteq	r0, r2
    25bc:	0a951450 	beq	fe547704 <SCS_BASE+0x1e539704>
    25c0:	26010000 	strcs	r0, [r1], -r0
    25c4:	00005e04 	andeq	r5, r0, r4, lsl #28
    25c8:	000b2000 	andeq	r2, fp, r0
    25cc:	0d6c1500 	cfstr64eq	mvdx1, [ip]
    25d0:	28010000 	stmdacs	r1, {}
    25d4:	00003a04 	andeq	r3, r0, r4, lsl #20
    25d8:	17530100 	ldrbne	r0, [r3, -r0, lsl #2]
    25dc:	0000103c 	andeq	r1, r0, ip, lsr r0
    25e0:	3a042901 	bcc	10c9ec <__Stack_Size+0x10c5ec>
    25e4:	00000000 	andeq	r0, r0, r0
    25e8:	0f730118 	svceq	0x00730118
    25ec:	4b010000 	blmi	425f4 <__Stack_Size+0x421f4>
    25f0:	40a00104 	adcmi	r0, r0, r4, lsl #2
    25f4:	40a80800 	adcmi	r0, r8, r0, lsl #16
    25f8:	0b330800 	bleq	cc4600 <__Stack_Size+0xcc4200>
    25fc:	089e0000 	ldmeq	lr, {}
    2600:	67140000 	ldrvs	r0, [r4, -r0]
    2604:	0100000d 	tsteq	r0, sp
    2608:	02a0044a 	adceq	r0, r0, #1241513984	; 0x4a000000
    260c:	0b520000 	bleq	1482614 <__Stack_Size+0x1482214>
    2610:	16130000 	ldrne	r0, [r3], -r0
    2614:	01000011 	tsteq	r0, r1, lsl r0
    2618:	005e044a 	subseq	r0, lr, sl, asr #8
    261c:	51010000 	tstpl	r1, r0
    2620:	000f8213 	andeq	r8, pc, r3, lsl r2
    2624:	044a0100 	strbeq	r0, [sl], #-256
    2628:	0000004c 	andeq	r0, r0, ip, asr #32
    262c:	1b005201 	blne	16e38 <__Stack_Size+0x16a38>
    2630:	000ffc01 	andeq	pc, pc, r1, lsl #24
    2634:	04630100 	strbteq	r0, [r3], #-256
    2638:	00004c01 	andeq	r4, r0, r1, lsl #24
    263c:	0040a800 	subeq	sl, r0, r0, lsl #16
    2640:	0040b608 	subeq	fp, r0, r8, lsl #12
    2644:	000b6508 	andeq	r6, fp, r8, lsl #10
    2648:	0008db00 	andeq	sp, r8, r0, lsl #22
    264c:	0d671400 	cfstrdeq	mvd1, [r7]
    2650:	62010000 	andvs	r0, r1, #0	; 0x0
    2654:	0002a004 	andeq	sl, r2, r4
    2658:	000b8400 	andeq	r8, fp, r0, lsl #8
    265c:	11161300 	tstne	r6, r0, lsl #6
    2660:	62010000 	andvs	r0, r1, #0	; 0x0
    2664:	00005e04 	andeq	r5, r0, r4, lsl #28
    2668:	00510100 	subseq	r0, r1, r0, lsl #2
    266c:	0d740112 	ldfeqe	f0, [r4, #-72]!
    2670:	85010000 	strhi	r0, [r1]
    2674:	40b80104 	adcsmi	r0, r8, r4, lsl #2
    2678:	40c80800 	sbcmi	r0, r8, r0, lsl #16
    267c:	5d010800 	stcpl	8, cr0, [r1]
    2680:	00000922 	andeq	r0, r0, r2, lsr #18
    2684:	000d6713 	andeq	r6, sp, r3, lsl r7
    2688:	04840100 	streq	r0, [r4], #256
    268c:	000002a0 	andeq	r0, r0, r0, lsr #5
    2690:	aa145001 	bge	51669c <__Stack_Size+0x51629c>
    2694:	01000010 	tsteq	r0, r0, lsl r0
    2698:	003a0484 	eorseq	r0, sl, r4, lsl #9
    269c:	0b970000 	bleq	fe5c26a4 <SCS_BASE+0x1e5b46a4>
    26a0:	18190000 	ldmdane	r9, {}
    26a4:	0100000f 	tsteq	r0, pc
    26a8:	003a0486 	eorseq	r0, sl, r6, lsl #9
    26ac:	0baa0000 	bleq	fea826b4 <SCS_BASE+0x1ea746b4>
    26b0:	12000000 	andne	r0, r0, #0	; 0x0
    26b4:	000e1f01 	andeq	r1, lr, r1, lsl #30
    26b8:	04a30100 	strteq	r0, [r3], #256
    26bc:	0040c801 	subeq	ip, r0, r1, lsl #16
    26c0:	0040ce08 	subeq	ip, r0, r8, lsl #28
    26c4:	655d0108 	ldrbvs	r0, [sp, #-264]
    26c8:	13000009 	movwne	r0, #9	; 0x9
    26cc:	00000d67 	andeq	r0, r0, r7, ror #26
    26d0:	a004a101 	andge	sl, r4, r1, lsl #2
    26d4:	01000002 	tsteq	r0, r2
    26d8:	0ed41350 	mrceq	3, 6, r1, cr4, cr0, {2}
    26dc:	a1010000 	tstge	r1, r0
    26e0:	00004c04 	andeq	r4, r0, r4, lsl #24
    26e4:	13510100 	cmpne	r1, #0	; 0x0
    26e8:	00000fef 	andeq	r0, r0, pc, ror #31
    26ec:	4c04a201 	sfmmi	f2, 1, [r4], {1}
    26f0:	01000000 	tsteq	r0, r0
    26f4:	01120052 	tsteq	r2, r2, asr r0
    26f8:	00000e88 	andeq	r0, r0, r8, lsl #29
    26fc:	0104cc01 	tsteq	r4, r1, lsl #24
    2700:	080040d0 	stmdaeq	r0, {r4, r6, r7, lr}
    2704:	080040dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, lr}
    2708:	09ac5d01 	stmibeq	ip!, {r0, r8, sl, fp, ip, lr}
    270c:	67130000 	ldrvs	r0, [r3, -r0]
    2710:	0100000d 	tsteq	r0, sp
    2714:	02a004cb 	adceq	r0, r0, #-889192448	; 0xcb000000
    2718:	50010000 	andpl	r0, r1, r0
    271c:	00101b14 	andseq	r1, r0, r4, lsl fp
    2720:	04cb0100 	strbeq	r0, [fp], #256
    2724:	0000005e 	andeq	r0, r0, lr, asr r0
    2728:	00000bc8 	andeq	r0, r0, r8, asr #23
    272c:	000f1819 	andeq	r1, pc, r9, lsl r8
    2730:	04cd0100 	strbeq	r0, [sp], #256
    2734:	0000003a 	andeq	r0, r0, sl, lsr r0
    2738:	00000bdb 	ldrdeq	r0, [r0], -fp
    273c:	3c011200 	sfmcc	f1, 4, [r1], {0}
    2740:	01000011 	tsteq	r0, r1, lsl r0
    2744:	dc0104e6 	cfstrsle	mvf0, [r1], {230}
    2748:	f8080040 	undefined instruction 0xf8080040
    274c:	01080040 	tsteq	r8, r0, asr #32
    2750:	0009d35d 	andeq	sp, r9, sp, asr r3
    2754:	0e7f1300 	cdpeq	3, 7, cr1, cr15, cr0, {0}
    2758:	e5010000 	str	r0, [r1]
    275c:	0000b404 	andeq	fp, r0, r4, lsl #8
    2760:	00500100 	subseq	r0, r0, r0, lsl #2
    2764:	112a0116 	teqne	sl, r6, lsl r1
    2768:	05010000 	streq	r0, [r1]
    276c:	00890105 	addeq	r0, r9, r5, lsl #2
    2770:	40f80000 	rscsmi	r0, r8, r0
    2774:	41040800 	tstmi	r4, r0, lsl #16
    2778:	5d010800 	stcpl	8, cr0, [r1]
    277c:	00000a1a 	andeq	r0, r0, sl, lsl sl
    2780:	000d6714 	andeq	r6, sp, r4, lsl r7
    2784:	05040100 	streq	r0, [r4, #-256]
    2788:	000002a0 	andeq	r0, r0, r0, lsr #5
    278c:	00000bf9 	strdeq	r0, [r0], -r9
    2790:	000e7613 	andeq	r7, lr, r3, lsl r6
    2794:	05040100 	streq	r0, [r4, #-256]
    2798:	0000005e 	andeq	r0, r0, lr, asr r0
    279c:	65175101 	ldrvs	r5, [r7, #-257]
    27a0:	01000010 	tsteq	r0, r0, lsl r0
    27a4:	00890506 	addeq	r0, r9, r6, lsl #10
    27a8:	12000000 	andne	r0, r0, #0	; 0x0
    27ac:	000dc101 	andeq	ip, sp, r1, lsl #2
    27b0:	052b0100 	streq	r0, [fp, #-256]!
    27b4:	00410401 	subeq	r0, r1, r1, lsl #8
    27b8:	00410c08 	subeq	r0, r1, r8, lsl #24
    27bc:	515d0108 	cmppl	sp, r8, lsl #2
    27c0:	1300000a 	movwne	r0, #10	; 0xa
    27c4:	00000d67 	andeq	r0, r0, r7, ror #26
    27c8:	a0052a01 	andge	r2, r5, r1, lsl #20
    27cc:	01000002 	tsteq	r0, r2
    27d0:	0e761450 	mrceq	4, 3, r1, cr6, cr0, {2}
    27d4:	2a010000 	bcs	427dc <__Stack_Size+0x423dc>
    27d8:	00005e05 	andeq	r5, r0, r5, lsl #28
    27dc:	000c0c00 	andeq	r0, ip, r0, lsl #24
    27e0:	01160000 	tsteq	r6, r0
    27e4:	00000dcf 	andeq	r0, r0, pc, asr #27
    27e8:	01054101 	tsteq	r5, r1, lsl #2
    27ec:	00000094 	muleq	r0, r4, r0
    27f0:	0800410c 	stmdaeq	r0, {r2, r3, r8, lr}
    27f4:	08004126 	stmdaeq	r0, {r1, r2, r5, r8, lr}
    27f8:	0ab65d01 	beq	fed99c04 <SCS_BASE+0x1ed8bc04>
    27fc:	67140000 	ldrvs	r0, [r4, -r0]
    2800:	0100000d 	tsteq	r0, sp
    2804:	02a00540 	adceq	r0, r0, #268435456	; 0x10000000
    2808:	0c1f0000 	ldceq	0, cr0, [pc], {0}
    280c:	7a140000 	bvc	502814 <__Stack_Size+0x502414>
    2810:	01000011 	tsteq	r0, r1, lsl r0
    2814:	004c0540 	subeq	r0, ip, r0, asr #10
    2818:	0c3d0000 	ldceq	0, cr0, [sp]
    281c:	65190000 	ldrvs	r0, [r9]
    2820:	01000010 	tsteq	r0, r0, lsl r0
    2824:	00940542 	addseq	r0, r4, r2, asr #10
    2828:	0c5b0000 	mraeq	r0, fp, acc0
    282c:	81170000 	tsthi	r7, r0
    2830:	01000011 	tsteq	r0, r1, lsl r0
    2834:	003a0543 	eorseq	r0, sl, r3, asr #10
    2838:	c7170000 	ldrgt	r0, [r7, -r0]
    283c:	0100000e 	tsteq	r0, lr
    2840:	003a0543 	eorseq	r0, sl, r3, asr #10
    2844:	12000000 	andne	r0, r0, #0	; 0x0
    2848:	000e4201 	andeq	r4, lr, r1, lsl #4
    284c:	056c0100 	strbeq	r0, [ip, #-256]!
    2850:	00412801 	subeq	r2, r1, r1, lsl #16
    2854:	00413008 	subeq	r3, r1, r8
    2858:	f95d0108 	undefined instruction 0xf95d0108
    285c:	1300000a 	movwne	r0, #10	; 0xa
    2860:	00000d67 	andeq	r0, r0, r7, ror #26
    2864:	a0056b01 	andge	r6, r5, r1, lsl #22
    2868:	01000002 	tsteq	r0, r2
    286c:	117a1450 	cmnne	sl, r0, asr r4
    2870:	6b010000 	blvs	42878 <__Stack_Size+0x42478>
    2874:	00004c05 	andeq	r4, r0, r5, lsl #24
    2878:	000c7900 	andeq	r7, ip, r0, lsl #18
    287c:	11811700 	orrne	r1, r1, r0, lsl #14
    2880:	6d010000 	stcvs	0, cr0, [r1]
    2884:	00005e05 	andeq	r5, r0, r5, lsl #28
    2888:	011c0000 	tsteq	ip, r0
    288c:	00000f89 	andeq	r0, r0, r9, lsl #31
    2890:	30018301 	andcc	r8, r1, r1, lsl #6
    2894:	88080041 	stmdahi	r8, {r0, r6}
    2898:	8c080041 	stchi	0, cr0, [r8], {65}
    289c:	1d00000c 	stcne	0, cr0, [r0, #-48]
    28a0:	00000d67 	andeq	r0, r0, r7, ror #26
    28a4:	02a08201 	adceq	r8, r0, #268435456	; 0x10000000
    28a8:	0cb70000 	ldceq	0, cr0, [r7]
    28ac:	00000000 	andeq	r0, r0, r0
    28b0:	00000736 	andeq	r0, r0, r6, lsr r7
    28b4:	09730002 	ldmdbeq	r3!, {r1}^
    28b8:	01040000 	tsteq	r4, r0
    28bc:	00000000 	andeq	r0, r0, r0
    28c0:	00136301 	andseq	r6, r3, r1, lsl #6
    28c4:	0001e700 	andeq	lr, r1, r0, lsl #14
    28c8:	00418800 	subeq	r8, r1, r0, lsl #16
    28cc:	0046b008 	subeq	fp, r6, r8
    28d0:	000a1608 	andeq	r1, sl, r8, lsl #12
    28d4:	05040200 	streq	r0, [r4, #-512]
    28d8:	00003022 	andeq	r3, r0, r2, lsr #32
    28dc:	4b050202 	blmi	1430ec <__Stack_Size+0x142cec>
    28e0:	02000000 	andeq	r0, r0, #0	; 0x0
    28e4:	00c70601 	sbceq	r0, r7, r1, lsl #12
    28e8:	75030000 	strvc	r0, [r3]
    28ec:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    28f0:	00004527 	andeq	r4, r0, r7, lsr #10
    28f4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    28f8:	0000309c 	muleq	r0, ip, r0
    28fc:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    2900:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    2904:	02000000 	andeq	r0, r0, #0	; 0x0
    2908:	014d0702 	cmpeq	sp, r2, lsl #14
    290c:	75030000 	strvc	r0, [r3]
    2910:	29020038 	stmdbcs	r2, {r3, r4, r5}
    2914:	00000068 	andeq	r0, r0, r8, rrx
    2918:	c5080102 	strgt	r0, [r8, #-258]
    291c:	04000000 	streq	r0, [r0]
    2920:	00000045 	andeq	r0, r0, r5, asr #32
    2924:	00005704 	andeq	r5, r0, r4, lsl #14
    2928:	02010500 	andeq	r0, r1, #0	; 0x0
    292c:	00008e39 	andeq	r8, r0, r9, lsr lr
    2930:	15c20600 	strbne	r0, [r2, #1536]
    2934:	07000000 	streq	r0, [r0, -r0]
    2938:	00544553 	subseq	r4, r4, r3, asr r5
    293c:	07080001 	streq	r0, [r8, -r1]
    2940:	0200001f 	andeq	r0, r0, #31	; 0x1f
    2944:	00007939 	andeq	r7, r0, r9, lsr r9
    2948:	02010500 	andeq	r0, r1, #0	; 0x0
    294c:	0000ae3b 	andeq	sl, r0, fp, lsr lr
    2950:	07b80600 	ldreq	r0, [r8, r0, lsl #12]!
    2954:	06000000 	streq	r0, [r0], -r0
    2958:	000007d8 	ldrdeq	r0, [r0], -r8
    295c:	3f080001 	svccc	0x00080001
    2960:	02000009 	andeq	r0, r0, #9	; 0x9
    2964:	0000993b 	andeq	r9, r0, fp, lsr r9
    2968:	07040900 	streq	r0, [r4, -r0, lsl #18]
    296c:	0d03240a 	cfstrseq	mvf2, [r3, #-40]
    2970:	00014a01 	andeq	r4, r1, r1, lsl #20
    2974:	43410b00 	movtmi	r0, #6912	; 0x1b00
    2978:	0e030052 	mcreq	0, 0, r0, cr3, cr2, {2}
    297c:	00006f01 	andeq	r6, r0, r1, lsl #30
    2980:	00230200 	eoreq	r0, r3, r0, lsl #4
    2984:	0012ee0c 	andseq	lr, r2, ip, lsl #28
    2988:	010f0300 	tsteq	pc, r0, lsl #6
    298c:	0000006f 	andeq	r0, r0, pc, rrx
    2990:	0c042302 	stceq	3, cr2, [r4], {2}
    2994:	000012eb 	andeq	r1, r0, fp, ror #5
    2998:	6f011003 	svcvs	0x00011003
    299c:	02000000 	andeq	r0, r0, #0	; 0x0
    29a0:	530b0823 	movwpl	r0, #47139	; 0xb823
    29a4:	11030052 	qaddne	r0, r2, r3
    29a8:	00006f01 	andeq	r6, r0, r1, lsl #30
    29ac:	0c230200 	sfmeq	f0, 4, [r3]
    29b0:	0052430b 	subseq	r4, r2, fp, lsl #6
    29b4:	6f011203 	svcvs	0x00011203
    29b8:	02000000 	andeq	r0, r0, #0	; 0x0
    29bc:	410b1023 	tstmi	fp, r3, lsr #32
    29c0:	13030052 	movwne	r0, #12370	; 0x3052
    29c4:	00006f01 	andeq	r6, r0, r1, lsl #30
    29c8:	14230200 	strtne	r0, [r3], #-512
    29cc:	00152a0c 	andseq	r2, r5, ip, lsl #20
    29d0:	01140300 	tsteq	r4, r0, lsl #6
    29d4:	0000006f 	andeq	r0, r0, pc, rrx
    29d8:	0b182302 	bleq	60b5e8 <__Stack_Size+0x60b1e8>
    29dc:	0052424f 	subseq	r4, r2, pc, asr #4
    29e0:	6f011503 	svcvs	0x00011503
    29e4:	02000000 	andeq	r0, r0, #0	; 0x0
    29e8:	810c1c23 	tsthi	ip, r3, lsr #24
    29ec:	03000012 	movweq	r0, #18	; 0x12
    29f0:	006f0116 	rsbeq	r0, pc, r6, lsl r1
    29f4:	23020000 	movwcs	r0, #8192	; 0x2000
    29f8:	100a0020 	andne	r0, sl, r0, lsr #32
    29fc:	cc011a03 	stcgt	10, cr1, [r1], {3}
    2a00:	0b000001 	bleq	2a0c <__Stack_Size+0x260c>
    2a04:	00504452 	subseq	r4, r0, r2, asr r4
    2a08:	74011b03 	strvc	r1, [r1], #-2819
    2a0c:	02000000 	andeq	r0, r0, #0	; 0x0
    2a10:	f20c0023 	vhadd.s8	d0, d12, d19
    2a14:	03000014 	movweq	r0, #20	; 0x14
    2a18:	0074011c 	rsbseq	r0, r4, ip, lsl r1
    2a1c:	23020000 	movwcs	r0, #8192	; 0x2000
    2a20:	14f70c02 	ldrbtne	r0, [r7], #3074
    2a24:	1d030000 	stcne	0, cr0, [r3]
    2a28:	00007401 	andeq	r7, r0, r1, lsl #8
    2a2c:	04230200 	strteq	r0, [r3], #-512
    2a30:	0014fd0c 	andseq	pc, r4, ip, lsl #26
    2a34:	011e0300 	tsteq	lr, r0, lsl #6
    2a38:	00000074 	andeq	r0, r0, r4, ror r0
    2a3c:	0c062302 	stceq	3, cr2, [r6], {2}
    2a40:	000012a7 	andeq	r1, r0, r7, lsr #5
    2a44:	74011f03 	strvc	r1, [r1], #-3843
    2a48:	02000000 	andeq	r0, r0, #0	; 0x0
    2a4c:	ac0c0823 	stcge	8, cr0, [ip], {35}
    2a50:	03000012 	movweq	r0, #18	; 0x12
    2a54:	00740120 	rsbseq	r0, r4, r0, lsr #2
    2a58:	23020000 	movwcs	r0, #8192	; 0x2000
    2a5c:	12b10c0a 	adcsne	r0, r1, #2560	; 0xa00
    2a60:	21030000 	tstcs	r3, r0
    2a64:	00007401 	andeq	r7, r0, r1, lsl #8
    2a68:	0c230200 	sfmeq	f0, 4, [r3]
    2a6c:	0012b60c 	andseq	fp, r2, ip, lsl #12
    2a70:	01220300 	teqeq	r2, r0, lsl #6
    2a74:	00000074 	andeq	r0, r0, r4, ror r0
    2a78:	000e2302 	andeq	r2, lr, r2, lsl #6
    2a7c:	1d040105 	stfnes	f0, [r4, #-20]
    2a80:	000001f3 	strdeq	r0, [r0], -r3
    2a84:	0013d206 	andseq	sp, r3, r6, lsl #4
    2a88:	3f060100 	svccc	0x00060100
    2a8c:	02000013 	andeq	r0, r0, #19	; 0x13
    2a90:	00122f06 	andseq	r2, r2, r6, lsl #30
    2a94:	c3060300 	movwgt	r0, #25344	; 0x6300
    2a98:	04000013 	streq	r0, [r0], #-19
    2a9c:	0013e706 	andseq	lr, r3, r6, lsl #14
    2aa0:	08000500 	stmdaeq	r0, {r8, sl}
    2aa4:	000012bb 	strheq	r1, [r0], -fp
    2aa8:	01cc2304 	biceq	r2, ip, r4, lsl #6
    2aac:	010d0000 	tsteq	sp, r0
    2ab0:	00001447 	andeq	r1, r0, r7, asr #8
    2ab4:	01034001 	tsteq	r3, r1
    2ab8:	000001f3 	strdeq	r0, [r0], -r3
    2abc:	00021e01 	andeq	r1, r2, r1, lsl #28
    2ac0:	13260e00 	teqne	r6, #0	; 0x0
    2ac4:	41010000 	tstmi	r1, r0
    2ac8:	0001f303 	andeq	pc, r1, r3, lsl #6
    2acc:	7b0f0000 	blvc	3c2ad4 <__Stack_Size+0x3c26d4>
    2ad0:	01000012 	tsteq	r0, r2, lsl r0
    2ad4:	01010386 	smlabbeq	r1, r6, r3, r0
    2ad8:	00000237 	andeq	r0, r0, r7, lsr r2
    2adc:	01006910 	tsteq	r0, r0, lsl r9
    2ae0:	006f0387 	rsbeq	r0, pc, r7, lsl #7
    2ae4:	11000000 	tstne	r0, r0
    2ae8:	00147301 	andseq	r7, r4, r1, lsl #6
    2aec:	01570100 	cmpeq	r7, r0, lsl #2
    2af0:	08004188 	stmdaeq	r0, {r3, r7, r8, lr}
    2af4:	080041a0 	stmdaeq	r0, {r5, r7, r8, lr}
    2af8:	025e5d01 	subseq	r5, lr, #64	; 0x40
    2afc:	4f120000 	svcmi	0x00120000
    2b00:	01000012 	tsteq	r0, r2, lsl r0
    2b04:	00003a56 	andeq	r3, r0, r6, asr sl
    2b08:	000cd600 	andeq	sp, ip, r0, lsl #12
    2b0c:	01110000 	tsteq	r1, r0
    2b10:	00001484 	andeq	r1, r0, r4, lsl #9
    2b14:	a0016b01 	andge	r6, r1, r1, lsl #22
    2b18:	b8080041 	stmdalt	r8, {r0, r6}
    2b1c:	01080041 	tsteq	r8, r1, asr #32
    2b20:	0002855d 	andeq	r8, r2, sp, asr r5
    2b24:	14311200 	ldrtne	r1, [r1], #-512
    2b28:	6a010000 	bvs	42b30 <__Stack_Size+0x42730>
    2b2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2b30:	00000ce9 	andeq	r0, r0, r9, ror #25
    2b34:	87011100 	strhi	r1, [r1, -r0, lsl #2]
    2b38:	01000013 	tsteq	r0, r3, lsl r0
    2b3c:	41b8017f 	undefined instruction 0x41b8017f
    2b40:	41d00800 	bicsmi	r0, r0, r0, lsl #16
    2b44:	5d010800 	stcpl	8, cr0, [r1]
    2b48:	000002ac 	andeq	r0, r0, ip, lsr #5
    2b4c:	00154e12 	andseq	r4, r5, r2, lsl lr
    2b50:	3a7e0100 	bcc	1f82f58 <__Stack_Size+0x1f82b58>
    2b54:	fc000000 	stc2	0, cr0, [r0], {0}
    2b58:	0000000c 	andeq	r0, r0, ip
    2b5c:	12860113 	addne	r0, r6, #-1073741820	; 0xc0000004
    2b60:	91010000 	tstls	r1, r0
    2b64:	0041d001 	subeq	sp, r1, r1
    2b68:	0041e808 	subeq	lr, r1, r8, lsl #16
    2b6c:	135d0108 	cmpne	sp, #2	; 0x2
    2b70:	00134e01 	andseq	r4, r3, r1, lsl #28
    2b74:	019f0100 	orrseq	r0, pc, r0, lsl #2
    2b78:	080041e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, lr}
    2b7c:	080041f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, lr}
    2b80:	01145d01 	tsteq	r4, r1, lsl #26
    2b84:	000014b9 	strheq	r1, [r0], -r9
    2b88:	01029701 	tsteq	r2, r1, lsl #14
    2b8c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2b90:	080041f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, lr}
    2b94:	08004204 	stmdaeq	r0, {r2, r9, lr}
    2b98:	01145d01 	tsteq	r4, r1, lsl #26
    2b9c:	000012c8 	andeq	r1, r0, r8, asr #5
    2ba0:	0102a401 	tsteq	r2, r1, lsl #8
    2ba4:	0000003a 	andeq	r0, r0, sl, lsr r0
    2ba8:	08004204 	stmdaeq	r0, {r2, r9, lr}
    2bac:	08004210 	stmdaeq	r0, {r4, r9, lr}
    2bb0:	01155d01 	tsteq	r5, r1, lsl #26
    2bb4:	000013fd 	strdeq	r1, [r0], -sp
    2bb8:	0102b201 	tsteq	r2, r1, lsl #4
    2bbc:	0000008e 	andeq	r0, r0, lr, lsl #1
    2bc0:	08004210 	stmdaeq	r0, {r4, r9, lr}
    2bc4:	08004220 	stmdaeq	r0, {r5, r9, lr}
    2bc8:	032b5d01 	teqeq	fp, #64	; 0x40
    2bcc:	210e0000 	tstcs	lr, r0
    2bd0:	01000012 	tsteq	r0, r2, lsl r0
    2bd4:	008e02b3 	strheq	r0, [lr], r3
    2bd8:	15000000 	strne	r0, [r0]
    2bdc:	00125d01 	andseq	r5, r2, r1, lsl #26
    2be0:	02c80100 	sbceq	r0, r8, #0	; 0x0
    2be4:	00008e01 	andeq	r8, r0, r1, lsl #28
    2be8:	00422000 	subeq	r2, r2, r0
    2bec:	00423008 	subeq	r3, r2, r8
    2bf0:	545d0108 	ldrbpl	r0, [sp], #-264
    2bf4:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    2bf8:	00001065 	andeq	r1, r0, r5, rrx
    2bfc:	8e02c901 	cdphi	9, 0, cr12, cr2, cr1, {0}
    2c00:	00000000 	andeq	r0, r0, r0
    2c04:	11e10116 	mvnne	r0, r6, lsl r1
    2c08:	e3010000 	movw	r0, #4096	; 0x1000
    2c0c:	42300102 	eorsmi	r0, r0, #-2147483648	; 0x80000000
    2c10:	424c0800 	submi	r0, ip, #0	; 0x0
    2c14:	5d010800 	stcpl	8, cr0, [r1]
    2c18:	00000389 	andeq	r0, r0, r9, lsl #7
    2c1c:	00150f17 	andseq	r0, r5, r7, lsl pc
    2c20:	02e20100 	rsceq	r0, r2, #0	; 0x0
    2c24:	0000004c 	andeq	r0, r0, ip, asr #32
    2c28:	7f175001 	svcvc	0x00175001
    2c2c:	0100000e 	tsteq	r0, lr
    2c30:	00ae02e2 	adceq	r0, lr, r2, ror #5
    2c34:	51010000 	tstpl	r1, r0
    2c38:	9f011500 	svcls	0x00011500
    2c3c:	01000013 	tsteq	r0, r3, lsl r0
    2c40:	8e010302 	cdphi	3, 0, cr0, cr1, cr2, {0}
    2c44:	4c000000 	stcmi	0, cr0, [r0], {0}
    2c48:	6c080042 	stcvs	0, cr0, [r8], {66}
    2c4c:	01080042 	tsteq	r8, r2, asr #32
    2c50:	0003c65d 	andeq	ip, r3, sp, asr r6
    2c54:	14e71800 	strbtne	r1, [r7], #2048
    2c58:	01010000 	tsteq	r1, r0
    2c5c:	00004c03 	andeq	r4, r0, r3, lsl #24
    2c60:	000d0f00 	andeq	r0, sp, r0, lsl #30
    2c64:	10651900 	rsbne	r1, r5, r0, lsl #18
    2c68:	03010000 	movweq	r0, #4096	; 0x1000
    2c6c:	00008e03 	andeq	r8, r0, r3, lsl #28
    2c70:	000d2d00 	andeq	r2, sp, r0, lsl #26
    2c74:	01160000 	tsteq	r6, r0
    2c78:	000013b3 	strheq	r1, [r0], -r3
    2c7c:	01032f01 	tsteq	r3, r1, lsl #30
    2c80:	0800426c 	stmdaeq	r0, {r2, r3, r5, r6, r9, lr}
    2c84:	08004278 	stmdaeq	r0, {r3, r4, r5, r6, r9, lr}
    2c88:	03ed5d01 	mvneq	r5, #64	; 0x40
    2c8c:	e7170000 	ldr	r0, [r7, -r0]
    2c90:	01000014 	tsteq	r0, r4, lsl r0
    2c94:	004c032e 	subeq	r0, ip, lr, lsr #6
    2c98:	50010000 	andpl	r0, r1, r0
    2c9c:	01fe1a00 	mvnseq	r1, r0, lsl #20
    2ca0:	42780000 	rsbsmi	r0, r8, #0	; 0x0
    2ca4:	42a40800 	adcmi	r0, r4, #0	; 0x0
    2ca8:	5d010800 	stcpl	8, cr0, [r1]
    2cac:	0000040a 	andeq	r0, r0, sl, lsl #8
    2cb0:	0002111b 	andeq	r1, r2, fp, lsl r1
    2cb4:	000d4b00 	andeq	r4, sp, r0, lsl #22
    2cb8:	011c0000 	tsteq	ip, r0
    2cbc:	00001533 	andeq	r1, r0, r3, lsr r5
    2cc0:	01036701 	tsteq	r3, r1, lsl #14
    2cc4:	000001f3 	strdeq	r0, [r0], -r3
    2cc8:	080042a4 	stmdaeq	r0, {r2, r5, r7, r9, lr}
    2ccc:	08004338 	stmdaeq	r0, {r3, r4, r5, r8, r9, lr}
    2cd0:	00000d74 	andeq	r0, r0, r4, ror sp
    2cd4:	0000049d 	muleq	r0, sp, r4
    2cd8:	0013f518 	andseq	pc, r3, r8, lsl r5
    2cdc:	03660100 	cmneq	r6, #0	; 0x0
    2ce0:	0000003a 	andeq	r0, r0, sl, lsr r0
    2ce4:	00000d9f 	muleq	r0, pc, sp
    2ce8:	000ecd19 	andeq	ip, lr, r9, lsl sp
    2cec:	03680100 	cmneq	r8, #0	; 0x0
    2cf0:	000001f3 	strdeq	r0, [r0], -r3
    2cf4:	00000dbd 	strheq	r0, [r0], -sp
    2cf8:	0001fe1d 	andeq	pc, r1, sp, lsl lr
    2cfc:	00002000 	andeq	r2, r0, r0
    2d00:	036b0100 	cmneq	fp, #0	; 0x0
    2d04:	00000464 	andeq	r0, r0, r4, ror #8
    2d08:	0000401e 	andeq	r4, r0, lr, lsl r0
    2d0c:	02111f00 	andseq	r1, r1, #0	; 0x0
    2d10:	00000000 	andeq	r0, r0, r0
    2d14:	00021e1d 	andeq	r1, r2, sp, lsl lr
    2d18:	00006000 	andeq	r6, r0, r0
    2d1c:	03700100 	cmneq	r0, #0	; 0x0
    2d20:	00000484 	andeq	r0, r0, r4, lsl #9
    2d24:	0000781e 	andeq	r7, r0, lr, lsl r8
    2d28:	022c1b00 	eoreq	r1, ip, #0	; 0x0
    2d2c:	0de60000 	stcleq	0, cr0, [r6]
    2d30:	00000000 	andeq	r0, r0, r0
    2d34:	0001fe20 	andeq	pc, r1, r0, lsr #28
    2d38:	00009000 	andeq	r9, r0, r0
    2d3c:	03710100 	cmneq	r1, #0	; 0x0
    2d40:	0000a81e 	andeq	sl, r0, lr, lsl r8
    2d44:	02111f00 	andseq	r1, r1, #0	; 0x0
    2d48:	00000000 	andeq	r0, r0, r0
    2d4c:	f3011c00 	undefined instruction 0xf3011c00
    2d50:	01000012 	tsteq	r0, r2, lsl r0
    2d54:	f301026b 	vhsub.u8	q0, <illegal reg q0.5>, <illegal reg q13.5>
    2d58:	38000001 	stmdacc	r0, {r0}
    2d5c:	94080043 	strls	r0, [r8], #-67
    2d60:	36080043 	strcc	r0, [r8], -r3, asr #32
    2d64:	fc00000e 	stc2	0, cr0, [r0], {14}
    2d68:	18000004 	stmdane	r0, {r2}
    2d6c:	000011f0 	strdeq	r1, [r0], -r0
    2d70:	4c026a01 	stcmi	10, cr6, [r2], {1}
    2d74:	61000000 	tstvs	r0, r0
    2d78:	1800000e 	stmdane	r0, {r1, r2, r3}
    2d7c:	00001202 	andeq	r1, r0, r2, lsl #4
    2d80:	4c026a01 	stcmi	10, cr6, [r2], {1}
    2d84:	7f000000 	svcvc	0x00000000
    2d88:	1800000e 	stmdane	r0, {r1, r2, r3}
    2d8c:	0000141e 	andeq	r1, r0, lr, lsl r4
    2d90:	4c026a01 	stcmi	10, cr6, [r2], {1}
    2d94:	9d000000 	stcls	0, cr0, [r0]
    2d98:	1900000e 	stmdbne	r0, {r1, r2, r3}
    2d9c:	00000ecd 	andeq	r0, r0, sp, asr #29
    2da0:	f3026c01 	undefined instruction 0xf3026c01
    2da4:	bb000001 	bllt	2db0 <__Stack_Size+0x29b0>
    2da8:	0000000e 	andeq	r0, r0, lr
    2dac:	130e011c 	movwne	r0, #57628	; 0xe11c
    2db0:	1a010000 	bne	42db8 <__Stack_Size+0x429b8>
    2db4:	01f30102 	mvnseq	r0, r2, lsl #2
    2db8:	43940000 	orrsmi	r0, r4, #0	; 0x0
    2dbc:	44300800 	ldrtmi	r0, [r0], #-2048
    2dc0:	0ed90800 	cdpeq	8, 13, cr0, cr9, cr0, {0}
    2dc4:	053b0000 	ldreq	r0, [fp]!
    2dc8:	7f180000 	svcvc	0x00180000
    2dcc:	0100000e 	tsteq	r0, lr
    2dd0:	00ae0219 	adceq	r0, lr, r9, lsl r2
    2dd4:	0f040000 	svceq	0x00040000
    2dd8:	cd190000 	ldcgt	0, cr0, [r9]
    2ddc:	0100000e 	tsteq	r0, lr
    2de0:	01f3021b 	mvnseq	r0, fp, lsl r2
    2de4:	0f220000 	svceq	0x00220000
    2de8:	1c000000 	stcne	0, cr0, [r0], {0}
    2dec:	00145701 	andseq	r5, r4, r1, lsl #14
    2df0:	01cb0100 	biceq	r0, fp, r0, lsl #2
    2df4:	0001f301 	andeq	pc, r1, r1, lsl #6
    2df8:	00443000 	subeq	r3, r4, r0
    2dfc:	0044f008 	subeq	pc, r4, r8
    2e00:	000f4b08 	andeq	r4, pc, r8, lsl #22
    2e04:	0005ba00 	andeq	fp, r5, r0, lsl #20
    2e08:	15031800 	strne	r1, [r3, #-2048]
    2e0c:	ca010000 	bgt	42e14 <__Stack_Size+0x42a14>
    2e10:	00003a01 	andeq	r3, r0, r1, lsl #20
    2e14:	000f6a00 	andeq	r6, pc, r0, lsl #20
    2e18:	14271900 	strtne	r1, [r7], #-2304
    2e1c:	cc010000 	stcgt	0, cr0, [r1], {0}
    2e20:	00004c01 	andeq	r4, r0, r1, lsl #24
    2e24:	000f8800 	andeq	r8, pc, r0, lsl #16
    2e28:	13dd1900 	bicsne	r1, sp, #0	; 0x0
    2e2c:	cc010000 	stcgt	0, cr0, [r1], {0}
    2e30:	00004c01 	andeq	r4, r0, r1, lsl #24
    2e34:	000fc700 	andeq	ip, pc, r0, lsl #14
    2e38:	11f81900 	mvnsne	r1, r0, lsl #18
    2e3c:	cc010000 	stcgt	0, cr0, [r1], {0}
    2e40:	00004c01 	andeq	r4, r0, r1, lsl #24
    2e44:	000fe500 	andeq	lr, pc, r0, lsl #10
    2e48:	13591900 	cmpne	r9, #0	; 0x0
    2e4c:	cc010000 	stcgt	0, cr0, [r1], {0}
    2e50:	00004c01 	andeq	r4, r0, r1, lsl #24
    2e54:	00100300 	andseq	r0, r0, r0, lsl #6
    2e58:	0ecd1900 	cdpeq	9, 12, cr1, cr13, cr0, {0}
    2e5c:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    2e60:	0001f301 	andeq	pc, r1, r1, lsl #6
    2e64:	00102100 	andseq	r2, r0, r0, lsl #2
    2e68:	011c0000 	tsteq	ip, r0
    2e6c:	0000149d 	muleq	r0, sp, r4
    2e70:	01019a01 	tsteq	r1, r1, lsl #20
    2e74:	000001f3 	strdeq	r0, [r0], -r3
    2e78:	080044f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, lr}
    2e7c:	08004534 	stmdaeq	r0, {r2, r4, r5, r8, sl, lr}
    2e80:	00001060 	andeq	r1, r0, r0, rrx
    2e84:	00000609 	andeq	r0, r0, r9, lsl #12
    2e88:	002e4f18 	eoreq	r4, lr, r8, lsl pc
    2e8c:	01990100 	orrseq	r0, r9, r0, lsl #2
    2e90:	0000003a 	andeq	r0, r0, sl, lsr r0
    2e94:	0000107f 	andeq	r1, r0, pc, ror r0
    2e98:	00142c18 	andseq	r2, r4, r8, lsl ip
    2e9c:	01990100 	orrseq	r0, r9, r0, lsl #2
    2ea0:	0000005e 	andeq	r0, r0, lr, asr r0
    2ea4:	0000109d 	muleq	r0, sp, r0
    2ea8:	000ecd19 	andeq	ip, lr, r9, lsl sp
    2eac:	019b0100 	orrseq	r0, fp, r0, lsl #2
    2eb0:	000001f3 	strdeq	r0, [r0], -r3
    2eb4:	000010bb 	strheq	r1, [r0], -fp
    2eb8:	d1011c00 	tstle	r1, r0, lsl #24
    2ebc:	01000014 	tsteq	r0, r4, lsl r0
    2ec0:	f3010172 	veor	q0, <illegal reg q0.5>, q9
    2ec4:	34000001 	strcc	r0, [r0], #-1
    2ec8:	6c080045 	stcvs	0, cr0, [r8], {69}
    2ecc:	d9080045 	stmdble	r8, {r0, r2, r6}
    2ed0:	58000010 	stmdapl	r0, {r4}
    2ed4:	18000006 	stmdane	r0, {r1, r2}
    2ed8:	00002e4f 	andeq	r2, r0, pc, asr #28
    2edc:	3a017101 	bcc	5f2e8 <__Stack_Size+0x5eee8>
    2ee0:	f8000000 	undefined instruction 0xf8000000
    2ee4:	18000010 	stmdane	r0, {r4}
    2ee8:	0000142c 	andeq	r1, r0, ip, lsr #8
    2eec:	4c017101 	stfmis	f7, [r1], {1}
    2ef0:	16000000 	strne	r0, [r0], -r0
    2ef4:	19000011 	stmdbne	r0, {r0, r4}
    2ef8:	00000ecd 	andeq	r0, r0, sp, asr #29
    2efc:	f3017301 	vcgt.u8	d7, d1, d1
    2f00:	34000001 	strcc	r0, [r0], #-1
    2f04:	00000011 	andeq	r0, r0, r1, lsl r0
    2f08:	1518011c 	ldrne	r0, [r8, #-284]
    2f0c:	37010000 	strcc	r0, [r1, -r0]
    2f10:	01f30101 	mvnseq	r0, r1, lsl #2
    2f14:	456c0000 	strbmi	r0, [ip]!
    2f18:	45b40800 	ldrmi	r0, [r4, #2048]!
    2f1c:	11520800 	cmpne	r2, r0, lsl #16
    2f20:	06a70000 	strteq	r0, [r7], r0
    2f24:	4f180000 	svcmi	0x00180000
    2f28:	0100002e 	tsteq	r0, lr, lsr #32
    2f2c:	003a0136 	eorseq	r0, sl, r6, lsr r1
    2f30:	11710000 	cmnne	r1, r0
    2f34:	2c180000 	ldccs	0, cr0, [r8], {0}
    2f38:	01000014 	tsteq	r0, r4, lsl r0
    2f3c:	003a0136 	eorseq	r0, sl, r6, lsr r1
    2f40:	118f0000 	orrne	r0, pc, r0
    2f44:	cd190000 	ldcgt	0, cr0, [r9]
    2f48:	0100000e 	tsteq	r0, lr
    2f4c:	01f30138 	mvnseq	r0, r8, lsr r1
    2f50:	11ad0000 	undefined instruction 0x11ad0000
    2f54:	21000000 	tstcs	r0, r0
    2f58:	00120a01 	andseq	r0, r2, r1, lsl #20
    2f5c:	01f80100 	mvnseq	r0, r0, lsl #2
    2f60:	000001f3 	strdeq	r0, [r0], -r3
    2f64:	080045b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, lr}
    2f68:	0800462c 	stmdaeq	r0, {r2, r3, r5, r9, sl, lr}
    2f6c:	000011d6 	ldrdeq	r1, [r0], -r6
    2f70:	000006d4 	ldrdeq	r0, [r0], -r4
    2f74:	000ecd22 	andeq	ip, lr, r2, lsr #26
    2f78:	f3f90100 	vceq.i32	d16, d0, #0
    2f7c:	f5000001 	undefined instruction 0xf5000001
    2f80:	00000011 	andeq	r0, r0, r1, lsl r0
    2f84:	12930121 	addsne	r0, r3, #1073741832	; 0x40000008
    2f88:	d5010000 	strle	r0, [r1]
    2f8c:	0001f301 	andeq	pc, r1, r1, lsl #6
    2f90:	00462c00 	subeq	r2, r6, r0, lsl #24
    2f94:	00466808 	subeq	r6, r6, r8, lsl #16
    2f98:	00121e08 	andseq	r1, r2, r8, lsl #28
    2f9c:	00070100 	andeq	r0, r7, r0, lsl #2
    2fa0:	0ecd2200 	cdpeq	2, 12, cr2, cr13, cr0, {0}
    2fa4:	d6010000 	strle	r0, [r1], -r0
    2fa8:	000001f3 	strdeq	r0, [r0], -r3
    2fac:	0000123d 	andeq	r1, r0, sp, lsr r2
    2fb0:	3f012300 	svccc	0x00012300
    2fb4:	01000012 	tsteq	r0, r2, lsl r0
    2fb8:	01f301ae 	mvnseq	r0, lr, lsr #3
    2fbc:	46680000 	strbtmi	r0, [r8], -r0
    2fc0:	46b00800 	ldrtmi	r0, [r0], r0, lsl #16
    2fc4:	125b0800 	subsne	r0, fp, #0	; 0x0
    2fc8:	32120000 	andscc	r0, r2, #0	; 0x0
    2fcc:	01000013 	tsteq	r0, r3, lsl r0
    2fd0:	00003aad 	andeq	r3, r0, sp, lsr #21
    2fd4:	00128600 	andseq	r8, r2, r0, lsl #12
    2fd8:	0ecd2200 	cdpeq	2, 12, cr2, cr13, cr0, {0}
    2fdc:	af010000 	svcge	0x00010000
    2fe0:	000001f3 	strdeq	r0, [r0], -r3
    2fe4:	000012a4 	andeq	r1, r0, r4, lsr #5
    2fe8:	06440000 	strbeq	r0, [r4], -r0
    2fec:	00020000 	andeq	r0, r2, r0
    2ff0:	00000b8f 	andeq	r0, r0, pc, lsl #23
    2ff4:	00000104 	andeq	r0, r0, r4, lsl #2
    2ff8:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    2ffc:	e7000015 	smlad	r0, r5, r0, r0
    3000:	b0000001 	andlt	r0, r0, r1
    3004:	38080046 	stmdacc	r8, {r1, r2, r6}
    3008:	39080049 	stmdbcc	r8, {r0, r3, r6}
    300c:	0200000c 	andeq	r0, r0, #12	; 0xc
    3010:	30220504 	eorcc	r0, r2, r4, lsl #10
    3014:	02020000 	andeq	r0, r2, #0	; 0x0
    3018:	00004b05 	andeq	r4, r0, r5, lsl #22
    301c:	06010200 	streq	r0, [r1], -r0, lsl #4
    3020:	000000c7 	andeq	r0, r0, r7, asr #1
    3024:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    3028:	45270200 	strmi	r0, [r7, #-512]!
    302c:	02000000 	andeq	r0, r0, #0	; 0x0
    3030:	309c0704 	addscc	r0, ip, r4, lsl #14
    3034:	75030000 	strvc	r0, [r3]
    3038:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    303c:	00005728 	andeq	r5, r0, r8, lsr #14
    3040:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3044:	0000014d 	andeq	r0, r0, sp, asr #2
    3048:	00387503 	eorseq	r7, r8, r3, lsl #10
    304c:	00682902 	rsbeq	r2, r8, r2, lsl #18
    3050:	01020000 	tsteq	r2, r0
    3054:	0000c508 	andeq	ip, r0, r8, lsl #10
    3058:	00450400 	subeq	r0, r5, r0, lsl #8
    305c:	01050000 	tsteq	r5, r0
    3060:	00893b02 	addeq	r3, r9, r2, lsl #22
    3064:	b8060000 	stmdalt	r6, {}
    3068:	00000007 	andeq	r0, r0, r7
    306c:	0007d806 	andeq	sp, r7, r6, lsl #16
    3070:	07000100 	streq	r0, [r0, -r0, lsl #2]
    3074:	0000093f 	andeq	r0, r0, pc, lsr r9
    3078:	00743b02 	rsbseq	r3, r4, r2, lsl #22
    307c:	04080000 	streq	r0, [r8]
    3080:	031c0907 	tsteq	ip, #114688	; 0x1c000
    3084:	010a014f 	tsteq	sl, pc, asr #2
    3088:	430a0000 	movwmi	r0, #40960	; 0xa000
    308c:	03004c52 	movweq	r4, #3154	; 0xc52
    3090:	006f0150 	rsbeq	r0, pc, r0, asr r1
    3094:	23020000 	movwcs	r0, #8192	; 0x2000
    3098:	52430a00 	subpl	r0, r3, #0	; 0x0
    309c:	51030048 	tstpl	r3, r8, asr #32
    30a0:	00006f01 	andeq	r6, r0, r1, lsl #30
    30a4:	04230200 	strteq	r0, [r3], #-512
    30a8:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    30ac:	01520300 	cmpeq	r2, r0, lsl #6
    30b0:	0000006f 	andeq	r0, r0, pc, rrx
    30b4:	0a082302 	beq	20bcc4 <__Stack_Size+0x20b8c4>
    30b8:	0052444f 	subseq	r4, r2, pc, asr #8
    30bc:	6f015303 	svcvs	0x00015303
    30c0:	02000000 	andeq	r0, r0, #0	; 0x0
    30c4:	0f0b0c23 	svceq	0x000b0c23
    30c8:	03000008 	movweq	r0, #8	; 0x8
    30cc:	006f0154 	rsbeq	r0, pc, r4, asr r1
    30d0:	23020000 	movwcs	r0, #8192	; 0x2000
    30d4:	52420a10 	subpl	r0, r2, #65536	; 0x10000
    30d8:	55030052 	strpl	r0, [r3, #-82]
    30dc:	00006f01 	andeq	r6, r0, r1, lsl #30
    30e0:	14230200 	strtne	r0, [r3], #-512
    30e4:	0009d20b 	andeq	sp, r9, fp, lsl #4
    30e8:	01560300 	cmpeq	r6, r0, lsl #6
    30ec:	0000006f 	andeq	r0, r0, pc, rrx
    30f0:	00182302 	andseq	r2, r8, r2, lsl #6
    30f4:	0015630c 	andseq	r6, r5, ip, lsl #6
    30f8:	01570300 	cmpeq	r7, r0, lsl #6
    30fc:	00000097 	muleq	r0, r7, r0
    3100:	5a031809 	bpl	c912c <__Stack_Size+0xc8d2c>
    3104:	00014d01 	andeq	r4, r1, r1, lsl #26
    3108:	173b0b00 	ldrne	r0, [fp, -r0, lsl #22]!
    310c:	5b030000 	blpl	c3114 <__Stack_Size+0xc2d14>
    3110:	00006f01 	andeq	r6, r0, r1, lsl #30
    3114:	00230200 	eoreq	r0, r3, r0, lsl #4
    3118:	0017200b 	andseq	r2, r7, fp
    311c:	015c0300 	cmpeq	ip, r0, lsl #6
    3120:	0000006f 	andeq	r0, r0, pc, rrx
    3124:	0b042302 	bleq	10bd34 <__Stack_Size+0x10b934>
    3128:	000015ed 	andeq	r1, r0, sp, ror #11
    312c:	5d015d03 	stcpl	13, cr5, [r1, #-12]
    3130:	02000001 	andeq	r0, r0, #1	; 0x1
    3134:	0d000823 	stceq	8, cr0, [r0, #-140]
    3138:	00000045 	andeq	r0, r0, r5, asr #32
    313c:	0000015d 	andeq	r0, r0, sp, asr r1
    3140:	0000940e 	andeq	r9, r0, lr, lsl #8
    3144:	04000300 	streq	r0, [r0], #-768
    3148:	0000014d 	andeq	r0, r0, sp, asr #2
    314c:	23040105 	movwcs	r0, #16645	; 0x4105
    3150:	0000017d 	andeq	r0, r0, sp, ror r1
    3154:	00082c06 	andeq	r2, r8, r6, lsl #24
    3158:	4e060100 	adfmis	f0, f6, f0
    315c:	02000008 	andeq	r0, r0, #8	; 0x8
    3160:	00098406 	andeq	r8, r9, r6, lsl #8
    3164:	07000300 	streq	r0, [r0, -r0, lsl #6]
    3168:	0000092d 	andeq	r0, r0, sp, lsr #18
    316c:	01622704 	cmneq	r2, r4, lsl #14
    3170:	01050000 	tsteq	r5, r0
    3174:	01c22e04 	biceq	r2, r2, r4, lsl #28
    3178:	07060000 	streq	r0, [r6, -r0]
    317c:	00000009 	andeq	r0, r0, r9
    3180:	0009bc06 	andeq	fp, r9, r6, lsl #24
    3184:	15060400 	strne	r0, [r6, #-1024]
    3188:	28000009 	stmdacs	r0, {r0, r3}
    318c:	0008f906 	andeq	pc, r8, r6, lsl #18
    3190:	0600c800 	streq	ip, [r0], -r0, lsl #16
    3194:	0000083d 	andeq	r0, r0, sp, lsr r8
    3198:	09600614 	stmdbeq	r0!, {r2, r4, r9, sl}^
    319c:	06100000 	ldreq	r0, [r0], -r0
    31a0:	000009d7 	ldrdeq	r0, [r0], -r7
    31a4:	07c0061c 	bfieq	r0, ip, (invalid: 12:0)
    31a8:	00180000 	andseq	r0, r8, r0
    31ac:	0009ab07 	andeq	sl, r9, r7, lsl #22
    31b0:	88360400 	ldmdahi	r6!, {sl}
    31b4:	0f000001 	svceq	0x00000001
    31b8:	003f0404 	eorseq	r0, pc, r4, lsl #8
    31bc:	10000002 	andne	r0, r0, r2
    31c0:	00000789 	andeq	r0, r0, r9, lsl #15
    31c4:	004c4004 	subeq	r4, ip, r4
    31c8:	23020000 	movwcs	r0, #8192	; 0x2000
    31cc:	08a41000 	stmiaeq	r4!, {ip}
    31d0:	41040000 	tstmi	r4, r0
    31d4:	0000017d 	andeq	r0, r0, sp, ror r1
    31d8:	10022302 	andne	r2, r2, r2, lsl #6
    31dc:	00000923 	andeq	r0, r0, r3, lsr #18
    31e0:	01c24204 	biceq	r4, r2, r4, lsl #4
    31e4:	23020000 	movwcs	r0, #8192	; 0x2000
    31e8:	71070003 	tstvc	r7, r3
    31ec:	04000008 	streq	r0, [r0], #-8
    31f0:	0001cd43 	andeq	ip, r1, r3, asr #26
    31f4:	04010500 	streq	r0, [r1], #-1280
    31f8:	00022047 	andeq	r2, r2, r7, asr #32
    31fc:	15be0600 	ldrne	r0, [lr, #1536]!
    3200:	06000000 	streq	r0, [r0], -r0
    3204:	00001577 	andeq	r1, r0, r7, ror r5
    3208:	16070001 	strne	r0, [r7], -r1
    320c:	04000017 	streq	r0, [r0], #-23
    3210:	00020b49 	andeq	r0, r2, r9, asr #22
    3214:	e3011100 	movw	r1, #4352	; 0x1100
    3218:	01000015 	tsteq	r0, r5, lsl r0
    321c:	46b0017d 	undefined
    3220:	47560800 	ldrbmi	r0, [r6, -r0, lsl #16]
    3224:	12c20800 	sbcne	r0, r2, #0	; 0x0
    3228:	02af0000 	adceq	r0, pc, #0	; 0x0
    322c:	25120000 	ldrcs	r0, [r2]
    3230:	01000017 	tsteq	r0, r7, lsl r0
    3234:	0002af7c 	andeq	sl, r2, ip, ror pc
    3238:	13500100 	cmpne	r0, #0	; 0x0
    323c:	0000172b 	andeq	r1, r0, fp, lsr #14
    3240:	02b57c01 	adcseq	r7, r5, #256	; 0x100
    3244:	12ed0000 	rscne	r0, sp, #0	; 0x0
    3248:	8a140000 	bhi	503250 <__Stack_Size+0x502e50>
    324c:	01000016 	tsteq	r0, r6, lsl r0
    3250:	00003a7e 	andeq	r3, r0, lr, ror sl
    3254:	14570100 	ldrbne	r0, [r7], #-256
    3258:	000016e7 	andeq	r1, r0, r7, ror #13
    325c:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    3260:	5c010000 	stcpl	0, cr0, [r1], {0}
    3264:	00157014 	andseq	r7, r5, r4, lsl r0
    3268:	3a7e0100 	bcc	1f83670 <__Stack_Size+0x1f83270>
    326c:	01000000 	tsteq	r0, r0
    3270:	6f701551 	svcvs	0x00701551
    3274:	7e010073 	mcrvc	0, 0, r0, cr1, cr3, {3}
    3278:	0000003a 	andeq	r0, r0, sl, lsr r0
    327c:	00001316 	andeq	r1, r0, r6, lsl r3
    3280:	000f1814 	andeq	r1, pc, r4, lsl r8
    3284:	3a7f0100 	bcc	1fc368c <__Stack_Size+0x1fc328c>
    3288:	01000000 	tsteq	r0, r0
    328c:	16171654 	undefined
    3290:	7f010000 	svcvc	0x00010000
    3294:	0000003a 	andeq	r0, r0, sl, lsr r0
    3298:	0a041700 	beq	108ea0 <__Stack_Size+0x108aa0>
    329c:	17000001 	strne	r0, [r0, -r1]
    32a0:	00020004 	andeq	r0, r2, r4
    32a4:	a7011800 	strge	r1, [r1, -r0, lsl #16]
    32a8:	01000015 	tsteq	r0, r5, lsl r0
    32ac:	475801e6 	ldrbmi	r0, [r8, -r6, ror #3]
    32b0:	47680800 	strbmi	r0, [r8, -r0, lsl #16]!
    32b4:	5d010800 	stcpl	8, cr0, [r1]
    32b8:	000002e0 	andeq	r0, r0, r0, ror #5
    32bc:	00172b12 	andseq	r2, r7, r2, lsl fp
    32c0:	b5e50100 	strblt	r0, [r5, #256]!
    32c4:	01000002 	tsteq	r0, r2
    32c8:	01190050 	tsteq	r9, r0, asr r0
    32cc:	0000165d 	andeq	r1, r0, sp, asr r6
    32d0:	5e01f701 	cdppl	7, 0, cr15, cr1, cr1, {0}
    32d4:	68000000 	stmdavs	r0, {}
    32d8:	74080047 	strvc	r0, [r8], #-71
    32dc:	01080047 	tsteq	r8, r7, asr #32
    32e0:	0003235d 	andeq	r2, r3, sp, asr r3
    32e4:	17251300 	strne	r1, [r5, -r0, lsl #6]!
    32e8:	f6010000 	undefined instruction 0xf6010000
    32ec:	000002af 	andeq	r0, r0, pc, lsr #5
    32f0:	0000134a 	andeq	r1, r0, sl, asr #6
    32f4:	00078912 	andeq	r8, r7, r2, lsl r9
    32f8:	4cf60100 	ldfmie	f0, [r6]
    32fc:	01000000 	tsteq	r0, r0
    3300:	10651651 	rsbne	r1, r5, r1, asr r6
    3304:	f8010000 	undefined instruction 0xf8010000
    3308:	0000005e 	andeq	r0, r0, lr, asr r0
    330c:	b9011a00 	stmdblt	r1, {r9, fp, ip}
    3310:	01000016 	tsteq	r0, r6, lsl r0
    3314:	4c010111 	stfmis	f0, [r1], {17}
    3318:	74000000 	strvc	r0, [r0]
    331c:	7a080047 	bvc	203440 <__Stack_Size+0x203040>
    3320:	01080047 	tsteq	r8, r7, asr #32
    3324:	0003505d 	andeq	r5, r3, sp, asr r0
    3328:	17251b00 	strne	r1, [r5, -r0, lsl #22]!
    332c:	10010000 	andne	r0, r1, r0
    3330:	0002af01 	andeq	sl, r2, r1, lsl #30
    3334:	00135d00 	andseq	r5, r3, r0, lsl #26
    3338:	011a0000 	tsteq	sl, r0
    333c:	00001740 	andeq	r1, r0, r0, asr #14
    3340:	01012201 	tsteq	r1, r1, lsl #4
    3344:	0000005e 	andeq	r0, r0, lr, asr r0
    3348:	0800477c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, lr}
    334c:	08004788 	stmdaeq	r0, {r3, r7, r8, r9, sl, lr}
    3350:	03975d01 	orrseq	r5, r7, #64	; 0x40
    3354:	251b0000 	ldrcs	r0, [fp]
    3358:	01000017 	tsteq	r0, r7, lsl r0
    335c:	02af0121 	adceq	r0, pc, #1073741832	; 0x40000008
    3360:	13700000 	cmnne	r0, #0	; 0x0
    3364:	891c0000 	ldmdbhi	ip, {}
    3368:	01000007 	tsteq	r0, r7
    336c:	004c0121 	subeq	r0, ip, r1, lsr #2
    3370:	51010000 	tstpl	r1, r0
    3374:	0010651d 	andseq	r6, r0, sp, lsl r5
    3378:	01230100 	teqeq	r3, r0, lsl #2
    337c:	0000005e 	andeq	r0, r0, lr, asr r0
    3380:	7f011a00 	svcvc	0x00011a00
    3384:	01000015 	tsteq	r0, r5, lsl r0
    3388:	4c01013c 	stfmis	f0, [r1], {60}
    338c:	88000000 	stmdahi	r0, {}
    3390:	8e080047 	cdphi	0, 0, cr0, cr8, cr7, {2}
    3394:	01080047 	tsteq	r8, r7, asr #32
    3398:	0003c45d 	andeq	ip, r3, sp, asr r4
    339c:	17251b00 	strne	r1, [r5, -r0, lsl #22]!
    33a0:	3b010000 	blcc	433a8 <__Stack_Size+0x42fa8>
    33a4:	0002af01 	andeq	sl, r2, r1, lsl #30
    33a8:	00138300 	andseq	r8, r3, r0, lsl #6
    33ac:	011e0000 	tsteq	lr, r0
    33b0:	000015d6 	ldrdeq	r1, [r0], -r6
    33b4:	01014e01 	tsteq	r1, r1, lsl #28
    33b8:	08004790 	stmdaeq	r0, {r4, r7, r8, r9, sl, lr}
    33bc:	08004794 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, lr}
    33c0:	03f95d01 	mvnseq	r5, #64	; 0x40
    33c4:	251c0000 	ldrcs	r0, [ip]
    33c8:	01000017 	tsteq	r0, r7, lsl r0
    33cc:	02af014d 	adceq	r0, pc, #1073741843	; 0x40000013
    33d0:	50010000 	andpl	r0, r1, r0
    33d4:	0007891c 	andeq	r8, r7, ip, lsl r9
    33d8:	014d0100 	cmpeq	sp, r0, lsl #2
    33dc:	0000004c 	andeq	r0, r0, ip, asr #32
    33e0:	1e005101 	adfnes	f5, f0, f1
    33e4:	00167301 	andseq	r7, r6, r1, lsl #6
    33e8:	01610100 	cmneq	r1, r0, lsl #2
    33ec:	00479401 	subeq	r9, r7, r1, lsl #8
    33f0:	00479808 	subeq	r9, r7, r8, lsl #16
    33f4:	2e5d0108 	rdfcse	f0, f5, #0.0
    33f8:	1c000004 	stcne	0, cr0, [r0], {4}
    33fc:	00001725 	andeq	r1, r0, r5, lsr #14
    3400:	af016001 	svcge	0x00016001
    3404:	01000002 	tsteq	r0, r2
    3408:	07891c50 	undefined
    340c:	60010000 	andvs	r0, r1, r0
    3410:	00004c01 	andeq	r4, r0, r1, lsl #24
    3414:	00510100 	subseq	r0, r1, r0, lsl #2
    3418:	15c8011e 	strbne	r0, [r8, #286]
    341c:	77010000 	strvc	r0, [r1, -r0]
    3420:	47980101 	ldrmi	r0, [r8, r1, lsl #2]
    3424:	47a20800 	strmi	r0, [r2, r0, lsl #16]!
    3428:	5d010800 	stcpl	8, cr0, [r1]
    342c:	00000471 	andeq	r0, r0, r1, ror r4
    3430:	0017251c 	andseq	r2, r7, ip, lsl r5
    3434:	01760100 	cmneq	r6, r0, lsl #2
    3438:	000002af 	andeq	r0, r0, pc, lsr #5
    343c:	891c5001 	ldmdbhi	ip, {r0, ip, lr}
    3440:	01000007 	tsteq	r0, r7
    3444:	004c0176 	subeq	r0, ip, r6, ror r1
    3448:	51010000 	tstpl	r1, r0
    344c:	0015b71c 	andseq	fp, r5, ip, lsl r7
    3450:	01760100 	cmneq	r6, r0, lsl #2
    3454:	00000220 	andeq	r0, r0, r0, lsr #4
    3458:	1e005201 	cdpne	2, 0, cr5, cr0, cr1, {0}
    345c:	0016f201 	andseq	pc, r6, r1, lsl #4
    3460:	01910100 	orrseq	r0, r1, r0, lsl #2
    3464:	0047a401 	subeq	sl, r7, r1, lsl #8
    3468:	0047a808 	subeq	sl, r7, r8, lsl #16
    346c:	a65d0108 	ldrbge	r0, [sp], -r8, lsl #2
    3470:	1c000004 	stcne	0, cr0, [r0], {4}
    3474:	00001725 	andeq	r1, r0, r5, lsr #14
    3478:	af019001 	svcge	0x00019001
    347c:	01000002 	tsteq	r0, r2
    3480:	16821c50 	pkhtbne	r1, r2, r0, asr #24
    3484:	90010000 	andls	r0, r1, r0
    3488:	00004c01 	andeq	r4, r0, r1, lsl #24
    348c:	00510100 	subseq	r0, r1, r0, lsl #2
    3490:	16d4011e 	undefined
    3494:	a3010000 	movwge	r0, #4096	; 0x1000
    3498:	47a80101 	strmi	r0, [r8, r1, lsl #2]!
    349c:	47b80800 	ldrmi	r0, [r8, r0, lsl #16]!
    34a0:	5d010800 	stcpl	8, cr0, [r1]
    34a4:	000004e9 	andeq	r0, r0, r9, ror #9
    34a8:	0017251c 	andseq	r2, r7, ip, lsl r5
    34ac:	01a20100 	undefined instruction 0x01a20100
    34b0:	000002af 	andeq	r0, r0, pc, lsr #5
    34b4:	891c5001 	ldmdbhi	ip, {r0, ip, lr}
    34b8:	01000007 	tsteq	r0, r7
    34bc:	004c01a2 	subeq	r0, ip, r2, lsr #3
    34c0:	51010000 	tstpl	r1, r0
    34c4:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    34c8:	01a40100 	undefined instruction 0x01a40100
    34cc:	0000003a 	andeq	r0, r0, sl, lsr r0
    34d0:	1e005301 	cdpne	3, 0, cr5, cr0, cr1, {0}
    34d4:	00163b01 	andseq	r3, r6, r1, lsl #22
    34d8:	01c40100 	biceq	r0, r4, r0, lsl #2
    34dc:	0047b801 	subeq	fp, r7, r1, lsl #16
    34e0:	0047d808 	subeq	sp, r7, r8, lsl #16
    34e4:	305d0108 	subscc	r0, sp, r8, lsl #2
    34e8:	1c000005 	stcne	0, cr0, [r0], {5}
    34ec:	0000161f 	andeq	r1, r0, pc, lsl r6
    34f0:	5e01c301 	cdppl	3, 0, cr12, cr1, cr1, {0}
    34f4:	01000000 	tsteq	r0, r0
    34f8:	16aa1b50 	ssatne	r1, #11, r0, asr #22
    34fc:	c3010000 	movwgt	r0, #4096	; 0x1000
    3500:	00005e01 	andeq	r5, r0, r1, lsl #28
    3504:	00139600 	andseq	r9, r3, r0, lsl #12
    3508:	0f182000 	svceq	0x00182000
    350c:	c5010000 	strgt	r0, [r1]
    3510:	00003a01 	andeq	r3, r0, r1, lsl #20
    3514:	0013a900 	andseq	sl, r3, r0, lsl #18
    3518:	011e0000 	tsteq	lr, r0
    351c:	00001593 	muleq	r0, r3, r5
    3520:	0101dd01 	tsteq	r1, r1, lsl #26
    3524:	080047d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, lr}
    3528:	080047e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, lr}
    352c:	05575d01 	ldrbeq	r5, [r7, #-3329]
    3530:	7f1c0000 	svcvc	0x001c0000
    3534:	0100000e 	tsteq	r0, lr
    3538:	008901dc 	ldrdeq	r0, [r9], ip
    353c:	50010000 	andpl	r0, r1, r0
    3540:	96012100 	strls	r2, [r1], -r0, lsl #2
    3544:	01000016 	tsteq	r0, r6, lsl r0
    3548:	e4010208 	str	r0, [r1], #-520
    354c:	44080047 	strmi	r0, [r8], #-71
    3550:	e8080048 	stmda	r8, {r3, r6}
    3554:	c6000013 	undefined
    3558:	1c000005 	stcne	0, cr0, [r0], {5}
    355c:	00001652 	andeq	r1, r0, r2, asr r6
    3560:	3a020701 	bcc	8516c <__Stack_Size+0x84d6c>
    3564:	01000000 	tsteq	r0, r0
    3568:	0e7f1b50 	vmoveq.s8	r1, d15[6]
    356c:	07010000 	streq	r0, [r1, -r0]
    3570:	00008902 	andeq	r8, r0, r2, lsl #18
    3574:	00140700 	andseq	r0, r4, r0, lsl #14
    3578:	6d741f00 	ldclvs	15, cr1, [r4]
    357c:	09010070 	stmdbeq	r1, {r4, r5, r6}
    3580:	00003a02 	andeq	r3, r0, r2, lsl #20
    3584:	1d540100 	ldfnee	f0, [r4]
    3588:	000016fd 	strdeq	r1, [r0], -sp
    358c:	3a020901 	bcc	85998 <__Stack_Size+0x85598>
    3590:	20000000 	andcs	r0, r0, r0
    3594:	00000f18 	andeq	r0, r0, r8, lsl pc
    3598:	3a020901 	bcc	859a4 <__Stack_Size+0x855a4>
    359c:	25000000 	strcs	r0, [r0]
    35a0:	1d000014 	stcne	0, cr0, [r0, #-80]
    35a4:	000016cc 	andeq	r1, r0, ip, asr #13
    35a8:	3a020901 	bcc	859b4 <__Stack_Size+0x855b4>
    35ac:	00000000 	andeq	r0, r0, r0
    35b0:	17020121 	strne	r0, [r2, -r1, lsr #2]
    35b4:	3a010000 	bcc	435bc <__Stack_Size+0x431bc>
    35b8:	48440102 	stmdami	r4, {r1, r8}^
    35bc:	48780800 	ldmdami	r8!, {fp}^
    35c0:	14640800 	strbtne	r0, [r4], #-2048
    35c4:	060d0000 	streq	r0, [sp], -r0
    35c8:	1f1b0000 	svcne	0x001b0000
    35cc:	01000016 	tsteq	r0, r6, lsl r0
    35d0:	005e0239 	subseq	r0, lr, r9, lsr r2
    35d4:	14830000 	strne	r0, [r3]
    35d8:	aa1b0000 	bge	6c35e0 <__Stack_Size+0x6c31e0>
    35dc:	01000016 	tsteq	r0, r6, lsl r0
    35e0:	005e0239 	subseq	r0, lr, r9, lsr r2
    35e4:	14960000 	ldrne	r0, [r6]
    35e8:	74220000 	strtvc	r0, [r2]
    35ec:	0100706d 	tsteq	r0, sp, rrx
    35f0:	003a023b 	eorseq	r0, sl, fp, lsr r2
    35f4:	23000000 	movwcs	r0, #0	; 0x0
    35f8:	00175701 	andseq	r5, r7, r1, lsl #14
    35fc:	016c0100 	cmneq	ip, r0, lsl #2
    3600:	08004878 	stmdaeq	r0, {r3, r4, r5, r6, fp, lr}
    3604:	08004890 	stmdaeq	r0, {r4, r7, fp, lr}
    3608:	000014a9 	andeq	r1, r0, r9, lsr #9
    360c:	162f0124 	strtne	r0, [pc], -r4, lsr #2
    3610:	34010000 	strcc	r0, [r1]
    3614:	00489001 	subeq	r9, r8, r1
    3618:	00493808 	subeq	r3, r9, r8, lsl #16
    361c:	0014d408 	andseq	sp, r4, r8, lsl #8
    3620:	17251300 	strne	r1, [r5, -r0, lsl #6]!
    3624:	33010000 	movwcc	r0, #4096	; 0x1000
    3628:	000002af 	andeq	r0, r0, pc, lsr #5
    362c:	000014ff 	strdeq	r1, [r0], -pc
    3630:	08e30000 	stmiaeq	r3!, {}^
    3634:	00020000 	andeq	r0, r2, r0
    3638:	00000db4 	strheq	r0, [r0], -r4
    363c:	00000104 	andeq	r0, r0, r4, lsl #2
    3640:	5a010000 	bpl	43648 <__Stack_Size+0x43248>
    3644:	e7000018 	smlad	r0, r8, r0, r0
    3648:	38000001 	stmdacc	r0, {r0}
    364c:	bc080049 	stclt	0, cr0, [r8], {73}
    3650:	b108004c 	tstlt	r8, ip, asr #32
    3654:	0200000d 	andeq	r0, r0, #13	; 0xd
    3658:	30220504 	eorcc	r0, r2, r4, lsl #10
    365c:	02020000 	andeq	r0, r2, #0	; 0x0
    3660:	00004b05 	andeq	r4, r0, r5, lsl #22
    3664:	06010200 	streq	r0, [r1], -r0, lsl #4
    3668:	000000c7 	andeq	r0, r0, r7, asr #1
    366c:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    3670:	45270200 	strmi	r0, [r7, #-512]!
    3674:	02000000 	andeq	r0, r0, #0	; 0x0
    3678:	309c0704 	addscc	r0, ip, r4, lsl #14
    367c:	75030000 	strvc	r0, [r3]
    3680:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    3684:	00005728 	andeq	r5, r0, r8, lsr #14
    3688:	07020200 	streq	r0, [r2, -r0, lsl #4]
    368c:	0000014d 	andeq	r0, r0, sp, asr #2
    3690:	00387503 	eorseq	r7, r8, r3, lsl #10
    3694:	00682902 	rsbeq	r2, r8, r2, lsl #18
    3698:	01020000 	tsteq	r2, r0
    369c:	0000c508 	andeq	ip, r0, r8, lsl #10
    36a0:	00450400 	subeq	r0, r5, r0, lsl #8
    36a4:	6f050000 	svcvs	0x00050000
    36a8:	06000000 	streq	r0, [r0], -r0
    36ac:	8e390201 	cdphi	2, 3, cr0, cr9, cr1, {0}
    36b0:	07000000 	streq	r0, [r0, -r0]
    36b4:	000015c2 	andeq	r1, r0, r2, asr #11
    36b8:	45530800 	ldrbmi	r0, [r3, #-2048]
    36bc:	00010054 	andeq	r0, r1, r4, asr r0
    36c0:	001d0109 	andseq	r0, sp, r9, lsl #2
    36c4:	79390200 	ldmdbvc	r9!, {r9}
    36c8:	06000000 	streq	r0, [r0], -r0
    36cc:	ae3b0201 	cdpge	2, 3, cr0, cr11, cr1, {0}
    36d0:	07000000 	streq	r0, [r0, -r0]
    36d4:	000007b8 	strheq	r0, [r0], -r8
    36d8:	07d80700 	ldrbeq	r0, [r8, r0, lsl #14]
    36dc:	00010000 	andeq	r0, r1, r0
    36e0:	00093f09 	andeq	r3, r9, r9, lsl #30
    36e4:	993b0200 	ldmdbls	fp!, {r9}
    36e8:	0a000000 	beq	36f0 <__Stack_Size+0x32f0>
    36ec:	3c0b0704 	stccc	7, cr0, [fp], {4}
    36f0:	01820303 	orreq	r0, r2, r3, lsl #6
    36f4:	00000175 	andeq	r0, r0, r5, ror r1
    36f8:	001a520c 	andseq	r5, sl, ip, lsl #4
    36fc:	01830300 	orreq	r0, r3, r0, lsl #6
    3700:	00000185 	andeq	r0, r0, r5, lsl #3
    3704:	0c002302 	stceq	3, cr2, [r0], {2}
    3708:	0000018a 	andeq	r0, r0, sl, lsl #3
    370c:	8a018403 	bhi	64720 <__Stack_Size+0x64320>
    3710:	02000001 	andeq	r0, r0, #1	; 0x1
    3714:	160c0823 	strne	r0, [ip], -r3, lsr #16
    3718:	0300001a 	movweq	r0, #26	; 0x1a
    371c:	019a0185 	orrseq	r0, sl, r5, lsl #3
    3720:	23030000 	movwcs	r0, #12288	; 0x3000
    3724:	e20c0180 	and	r0, ip, #32	; 0x20
    3728:	03000018 	movweq	r0, #24	; 0x18
    372c:	018a0186 	orreq	r0, sl, r6, lsl #3
    3730:	23030000 	movwcs	r0, #12288	; 0x3000
    3734:	2c0c0188 	stfcss	f0, [ip], {136}
    3738:	0300001a 	movweq	r0, #26	; 0x1a
    373c:	019f0187 	orrseq	r0, pc, r7, lsl #3
    3740:	23030000 	movwcs	r0, #12288	; 0x3000
    3744:	5a0c0280 	bpl	30414c <__Stack_Size+0x303d4c>
    3748:	03000000 	movweq	r0, #0	; 0x0
    374c:	018a0188 	orreq	r0, sl, r8, lsl #3
    3750:	23030000 	movwcs	r0, #12288	; 0x3000
    3754:	a20c0288 	andge	r0, ip, #-2147483640	; 0x80000008
    3758:	03000019 	movweq	r0, #25	; 0x19
    375c:	01a40189 	undefined instruction 0x01a40189
    3760:	23030000 	movwcs	r0, #12288	; 0x3000
    3764:	9e0c0380 	cdpls	3, 0, cr0, cr12, cr0, {4}
    3768:	03000001 	movweq	r0, #1	; 0x1
    376c:	018a018a 	orreq	r0, sl, sl, lsl #3
    3770:	23030000 	movwcs	r0, #12288	; 0x3000
    3774:	670c0388 	strvs	r0, [ip, -r8, lsl #7]
    3778:	03000017 	movweq	r0, #23	; 0x17
    377c:	01a9018b 	undefined instruction 0x01a9018b
    3780:	23030000 	movwcs	r0, #12288	; 0x3000
    3784:	640c0480 	strvs	r0, [ip], #-1152
    3788:	03000000 	movweq	r0, #0	; 0x0
    378c:	01ae018c 	undefined instruction 0x01ae018c
    3790:	23030000 	movwcs	r0, #12288	; 0x3000
    3794:	490d0488 	stmdbmi	sp, {r3, r7, sl}
    3798:	03005250 	movweq	r5, #592	; 0x250
    379c:	01ce018d 	biceq	r0, lr, sp, lsl #3
    37a0:	23030000 	movwcs	r0, #12288	; 0x3000
    37a4:	0e000680 	cfmadd32eq	mvax4, mvfx0, mvfx0, mvfx0
    37a8:	00000045 	andeq	r0, r0, r5, asr #32
    37ac:	00000185 	andeq	r0, r0, r5, lsl #3
    37b0:	0000b90f 	andeq	fp, r0, pc, lsl #18
    37b4:	04000100 	streq	r0, [r0], #-256
    37b8:	00000175 	andeq	r0, r0, r5, ror r1
    37bc:	00003a0e 	andeq	r3, r0, lr, lsl #20
    37c0:	00019a00 	andeq	r9, r1, r0, lsl #20
    37c4:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    37c8:	001d0000 	andseq	r0, sp, r0
    37cc:	00017504 	andeq	r7, r1, r4, lsl #10
    37d0:	01750400 	cmneq	r5, r0, lsl #8
    37d4:	75040000 	strvc	r0, [r4]
    37d8:	04000001 	streq	r0, [r0], #-1
    37dc:	00000175 	andeq	r0, r0, r5, ror r1
    37e0:	00003a0e 	andeq	r3, r0, lr, lsl #20
    37e4:	0001be00 	andeq	fp, r1, r0, lsl #28
    37e8:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    37ec:	003d0000 	eorseq	r0, sp, r0
    37f0:	0000450e 	andeq	r4, r0, lr, lsl #10
    37f4:	0001ce00 	andeq	ip, r1, r0, lsl #28
    37f8:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    37fc:	000e0000 	andeq	r0, lr, r0
    3800:	0001be04 	andeq	fp, r1, r4, lsl #28
    3804:	03401000 	movteq	r1, #0	; 0x0
    3808:	02af0191 	adceq	r0, pc, #1073741860	; 0x40000024
    380c:	850c0000 	strhi	r0, [ip]
    3810:	03000018 	movweq	r0, #24	; 0x18
    3814:	00740192 	ldrbteq	r0, [r4], #-18
    3818:	23020000 	movwcs	r0, #8192	; 0x2000
    381c:	18dd0c00 	ldmne	sp, {sl, fp}^
    3820:	93030000 	movwls	r0, #12288	; 0x3000
    3824:	00006f01 	andeq	r6, r0, r1, lsl #30
    3828:	04230200 	strteq	r0, [r3], #-512
    382c:	001a270c 	andseq	r2, sl, ip, lsl #14
    3830:	01940300 	orrseq	r0, r4, r0, lsl #6
    3834:	0000006f 	andeq	r0, r0, pc, rrx
    3838:	0c082302 	stceq	3, cr2, [r8], {2}
    383c:	00001988 	andeq	r1, r0, r8, lsl #19
    3840:	6f019503 	svcvs	0x00019503
    3844:	02000000 	andeq	r0, r0, #0	; 0x0
    3848:	530d0c23 	movwpl	r0, #56355	; 0xdc23
    384c:	03005243 	movweq	r5, #579	; 0x243
    3850:	006f0196 	mlseq	pc, r6, r1, r0
    3854:	23020000 	movwcs	r0, #8192	; 0x2000
    3858:	43430d10 	movtmi	r0, #15632	; 0x3d10
    385c:	97030052 	smlsdls	r3, r2, r0, r0
    3860:	00006f01 	andeq	r6, r0, r1, lsl #30
    3864:	14230200 	strtne	r0, [r3], #-512
    3868:	0019b10c 	andseq	fp, r9, ip, lsl #2
    386c:	01980300 	orrseq	r0, r8, r0, lsl #6
    3870:	000002bf 	strheq	r0, [r0], -pc
    3874:	0c182302 	ldceq	3, cr2, [r8], {2}
    3878:	000019b6 	strheq	r1, [r0], -r6
    387c:	6f019903 	svcvs	0x00019903
    3880:	02000000 	andeq	r0, r0, #0	; 0x0
    3884:	630c2423 	movwvs	r2, #50211	; 0xc423
    3888:	03000019 	movweq	r0, #25	; 0x19
    388c:	006f019a 	mlseq	pc, sl, r1, r0
    3890:	23020000 	movwcs	r0, #8192	; 0x2000
    3894:	1a360c28 	bne	d8693c <__Stack_Size+0xd8653c>
    3898:	9b030000 	blls	c38a0 <__Stack_Size+0xc34a0>
    389c:	00006f01 	andeq	r6, r0, r1, lsl #30
    38a0:	2c230200 	sfmcs	f0, 4, [r3]
    38a4:	001a310c 	andseq	r3, sl, ip, lsl #2
    38a8:	019c0300 	orrseq	r0, ip, r0, lsl #6
    38ac:	0000006f 	andeq	r0, r0, pc, rrx
    38b0:	0c302302 	ldceq	3, cr2, [r0], #-8
    38b4:	000019cc 	andeq	r1, r0, ip, asr #19
    38b8:	6f019d03 	svcvs	0x00019d03
    38bc:	02000000 	andeq	r0, r0, #0	; 0x0
    38c0:	3a0c3423 	bcc	310954 <__Stack_Size+0x310554>
    38c4:	03000019 	movweq	r0, #25	; 0x19
    38c8:	006f019e 	mlseq	pc, lr, r1, r0
    38cc:	23020000 	movwcs	r0, #8192	; 0x2000
    38d0:	1a4d0c38 	bne	13469b8 <__Stack_Size+0x13465b8>
    38d4:	9f030000 	svcls	0x00030000
    38d8:	00006f01 	andeq	r6, r0, r1, lsl #30
    38dc:	3c230200 	sfmcc	f0, 4, [r3]
    38e0:	00450e00 	subeq	r0, r5, r0, lsl #28
    38e4:	02bf0000 	adcseq	r0, pc, #0	; 0x0
    38e8:	b90f0000 	stmdblt	pc, {}
    38ec:	02000000 	andeq	r0, r0, #0	; 0x0
    38f0:	02af0400 	adceq	r0, pc, #0	; 0x0
    38f4:	04110000 	ldreq	r0, [r1]
    38f8:	03051b04 	movweq	r1, #23300	; 0x5b04
    38fc:	ce120000 	wxorgt	wr0, wr2, wr0
    3900:	04000008 	streq	r0, [r0], #-8
    3904:	00005e1c 	andeq	r5, r0, ip, lsl lr
    3908:	00230200 	eoreq	r0, r3, r0, lsl #4
    390c:	00088212 	andeq	r8, r8, r2, lsl r2
    3910:	5e1d0400 	cfmulspl	mvf0, mvf13, mvf0
    3914:	02000000 	andeq	r0, r0, #0	; 0x0
    3918:	de120123 	muflesp	f0, f2, f3
    391c:	04000008 	streq	r0, [r0], #-8
    3920:	00005e1e 	andeq	r5, r0, lr, lsl lr
    3924:	02230200 	eoreq	r0, r3, #0	; 0x0
    3928:	00079212 	andeq	r9, r7, r2, lsl r2
    392c:	ae1f0400 	cfmulsge	mvf0, mvf15, mvf0
    3930:	02000000 	andeq	r0, r0, #0	; 0x0
    3934:	09000323 	stmdbeq	r0, {r0, r1, r5, r8, r9}
    3938:	0000094f 	andeq	r0, r0, pc, asr #18
    393c:	02c42004 	sbceq	r2, r4, #4	; 0x4
    3940:	01130000 	tsteq	r3, r0
    3944:	00001b83 	andeq	r1, r0, r3, lsl #23
    3948:	38012501 	stmdacc	r1, {r0, r8, sl, sp}
    394c:	6c080049 	stcvs	0, cr0, [r8], {73}
    3950:	01080049 	tsteq	r8, r9, asr #32
    3954:	0003355d 	andeq	r3, r3, sp, asr r5
    3958:	0b341400 	bleq	d08960 <__Stack_Size+0xd08560>
    395c:	26010000 	strcs	r0, [r1], -r0
    3960:	0000003a 	andeq	r0, r0, sl, lsr r0
    3964:	13005201 	movwne	r5, #513	; 0x201
    3968:	001b1001 	andseq	r1, fp, r1
    396c:	013c0100 	teqeq	ip, r0, lsl #2
    3970:	0800496c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, lr}
    3974:	0800499c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, lr}
    3978:	03585d01 	cmpeq	r8, #64	; 0x40
    397c:	34150000 	ldrcc	r0, [r5]
    3980:	0100000b 	tsteq	r0, fp
    3984:	00003a3d 	andeq	r3, r0, sp, lsr sl
    3988:	01130000 	tsteq	r3, r0
    398c:	00001b8f 	andeq	r1, r0, pc, lsl #23
    3990:	9c016201 	sfmls	f6, 4, [r1], {1}
    3994:	b0080049 	andlt	r0, r8, r9, asr #32
    3998:	01080049 	tsteq	r8, r9, asr #32
    399c:	00037f5d 	andeq	r7, r3, sp, asr pc
    39a0:	188b1600 	stmne	fp, {r9, sl, ip}
    39a4:	61010000 	tstvs	r1, r0
    39a8:	0000003a 	andeq	r0, r0, sl, lsr r0
    39ac:	0000151e 	andeq	r1, r0, lr, lsl r5
    39b0:	a7011700 	strge	r1, [r1, -r0, lsl #14]
    39b4:	01000019 	tsteq	r0, r9, lsl r0
    39b8:	49b00175 	ldmibmi	r0!, {r0, r2, r4, r5, r6, r8}
    39bc:	4a2c0800 	bmi	b059c4 <__Stack_Size+0xb055c4>
    39c0:	15310800 	ldrne	r0, [r1, #-2048]!
    39c4:	03eb0000 	mvneq	r0, #0	; 0x0
    39c8:	8b160000 	blhi	5839d0 <__Stack_Size+0x5835d0>
    39cc:	01000017 	tsteq	r0, r7, lsl r0
    39d0:	0003eb74 	andeq	lr, r3, r4, ror fp
    39d4:	00155000 	andseq	r5, r5, r0
    39d8:	1a1b1800 	bne	6c99e0 <__Stack_Size+0x6c95e0>
    39dc:	76010000 	strvc	r0, [r1], -r0
    39e0:	0000003a 	andeq	r0, r0, sl, lsr r0
    39e4:	0000156e 	andeq	r1, r0, lr, ror #10
    39e8:	000f1818 	andeq	r1, pc, r8, lsl r8
    39ec:	3a760100 	bcc	1d83df4 <__Stack_Size+0x1d839f4>
    39f0:	97000000 	strls	r0, [r0, -r0]
    39f4:	18000015 	stmdane	r0, {r0, r2, r4}
    39f8:	000016cc 	andeq	r1, r0, ip, asr #13
    39fc:	003a7601 	eorseq	r7, sl, r1, lsl #12
    3a00:	15b50000 	ldrne	r0, [r5]!
    3a04:	13150000 	tstne	r5, #0	; 0x0
    3a08:	01000018 	tsteq	r0, r8, lsl r0
    3a0c:	00003a77 	andeq	r3, r0, r7, ror sl
    3a10:	19d21500 	ldmibne	r2, {r8, sl, ip}^
    3a14:	77010000 	strvc	r0, [r1, -r0]
    3a18:	0000003a 	andeq	r0, r0, sl, lsr r0
    3a1c:	05041900 	streq	r1, [r4, #-2304]
    3a20:	13000003 	movwne	r0, #3	; 0x3
    3a24:	001a0601 	andseq	r0, sl, r1, lsl #12
    3a28:	01a90100 	undefined instruction 0x01a90100
    3a2c:	08004a2c 	stmdaeq	r0, {r2, r3, r5, r9, fp, lr}
    3a30:	08004a38 	stmdaeq	r0, {r3, r4, r5, r9, fp, lr}
    3a34:	04165d01 	ldreq	r5, [r6], #-3329
    3a38:	8b1a0000 	blhi	683a40 <__Stack_Size+0x683640>
    3a3c:	01000017 	tsteq	r0, r7, lsl r0
    3a40:	0003eba8 	andeq	lr, r3, r8, lsr #23
    3a44:	00500100 	subseq	r0, r0, r0, lsl #2
    3a48:	179b011b 	undefined
    3a4c:	06010000 	streq	r0, [r1], -r0
    3a50:	004c0101 	subeq	r0, ip, r1, lsl #2
    3a54:	4a380000 	bmi	e03a5c <__Stack_Size+0xe0365c>
    3a58:	4a500800 	bmi	1405a60 <__Stack_Size+0x1405660>
    3a5c:	5d010800 	stcpl	8, cr0, [r1]
    3a60:	1aed011c 	bne	ffb43ed8 <SCS_BASE+0x1fb35ed8>
    3a64:	13010000 	movwne	r0, #4096	; 0x1000
    3a68:	008e0101 	addeq	r0, lr, r1, lsl #2
    3a6c:	4a500000 	bmi	1403a74 <__Stack_Size+0x1403674>
    3a70:	4a740800 	bmi	1d05a78 <__Stack_Size+0x1d05678>
    3a74:	5d010800 	stcpl	8, cr0, [r1]
    3a78:	00000475 	andeq	r0, r0, r5, ror r4
    3a7c:	0008ce1d 	andeq	ip, r8, sp, lsl lr
    3a80:	01120100 	tsteq	r2, r0, lsl #2
    3a84:	0000005e 	andeq	r0, r0, lr, asr r0
    3a88:	000015c8 	andeq	r1, r0, r8, asr #11
    3a8c:	001ba81e 	andseq	sl, fp, lr, lsl r8
    3a90:	01140100 	tsteq	r4, r0, lsl #2
    3a94:	0000008e 	andeq	r0, r0, lr, lsl #1
    3a98:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    3a9c:	01150100 	tsteq	r5, r0, lsl #2
    3aa0:	0000003a 	andeq	r0, r0, sl, lsr r0
    3aa4:	20005201 	andcs	r5, r0, r1, lsl #4
    3aa8:	00193f01 	andseq	r3, r9, r1, lsl #30
    3aac:	012f0100 	teqeq	pc, r0, lsl #2
    3ab0:	004a7401 	subeq	r7, sl, r1, lsl #8
    3ab4:	004a8008 	subeq	r8, sl, r8
    3ab8:	9c5d0108 	ldflse	f0, [sp], {8}
    3abc:	21000004 	tstcs	r0, r4
    3ac0:	000008ce 	andeq	r0, r0, lr, asr #17
    3ac4:	5e012e01 	cdppl	14, 0, cr2, cr1, cr1, {0}
    3ac8:	01000000 	tsteq	r0, r0
    3acc:	01200050 	qsubeq	r0, r0, r0
    3ad0:	0000176c 	andeq	r1, r0, ip, ror #14
    3ad4:	01013e01 	tsteq	r1, r1, lsl #28
    3ad8:	08004a80 	stmdaeq	r0, {r7, r9, fp, lr}
    3adc:	08004a98 	stmdaeq	r0, {r3, r4, r7, r9, fp, lr}
    3ae0:	04c55d01 	strbeq	r5, [r5], #3329
    3ae4:	ce1d0000 	wxorgt	wr0, wr13, wr0
    3ae8:	01000008 	tsteq	r0, r8
    3aec:	005e013d 	subseq	r0, lr, sp, lsr r1
    3af0:	15db0000 	ldrbne	r0, [fp]
    3af4:	1b000000 	blne	3afc <__Stack_Size+0x36fc>
    3af8:	0018b201 	andseq	fp, r8, r1, lsl #4
    3afc:	014e0100 	cmpeq	lr, r0, lsl #2
    3b00:	00004c01 	andeq	r4, r0, r1, lsl #24
    3b04:	004a9800 	subeq	r9, sl, r0, lsl #16
    3b08:	004aa808 	subeq	sl, sl, r8, lsl #16
    3b0c:	1c5d0108 	ldfnee	f0, [sp], {8}
    3b10:	001b6101 	andseq	r6, fp, r1, lsl #2
    3b14:	015b0100 	cmpeq	fp, r0, lsl #2
    3b18:	00008e01 	andeq	r8, r0, r1, lsl #28
    3b1c:	004aa800 	subeq	sl, sl, r0, lsl #16
    3b20:	004acc08 	subeq	ip, sl, r8, lsl #24
    3b24:	245d0108 	ldrbcs	r0, [sp], #-264
    3b28:	1d000005 	stcne	0, cr0, [r0, #-20]
    3b2c:	000008ce 	andeq	r0, r0, lr, asr #17
    3b30:	5e015a01 	fmacspl	s10, s2, s2
    3b34:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    3b38:	1e000015 	mcrne	0, 0, r0, cr0, cr5, {0}
    3b3c:	00001b38 	andeq	r1, r0, r8, lsr fp
    3b40:	8e015c01 	cdphi	12, 0, cr5, cr1, cr1, {0}
    3b44:	1f000000 	svcne	0x00000000
    3b48:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3b4c:	3a015d01 	bcc	5af58 <__Stack_Size+0x5ab58>
    3b50:	01000000 	tsteq	r0, r0
    3b54:	011b0052 	tsteq	fp, r2, asr r0
    3b58:	0000187d 	andeq	r1, r0, sp, ror r8
    3b5c:	01017801 	tsteq	r1, r1, lsl #16
    3b60:	0000003a 	andeq	r0, r0, sl, lsr r0
    3b64:	08004acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp, lr}
    3b68:	08004ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, lr}
    3b6c:	01205d01 	teqeq	r0, r1, lsl #26
    3b70:	0000198e 	andeq	r1, r0, lr, lsl #19
    3b74:	01018a01 	tsteq	r1, r1, lsl #20
    3b78:	08004ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, lr}
    3b7c:	08004aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp, lr}
    3b80:	05735d01 	ldrbeq	r5, [r3, #-3329]!
    3b84:	2b210000 	blcs	843b8c <__Stack_Size+0x84378c>
    3b88:	0100001b 	tsteq	r0, fp, lsl r0
    3b8c:	003a0189 	eorseq	r0, sl, r9, lsl #3
    3b90:	50010000 	andpl	r0, r1, r0
    3b94:	000f821d 	andeq	r8, pc, sp, lsl r2
    3b98:	01890100 	orreq	r0, r9, r0, lsl #2
    3b9c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3ba0:	00001601 	andeq	r1, r0, r1, lsl #12
    3ba4:	fa012200 	blx	4c3ac <__Stack_Size+0x4bfac>
    3ba8:	01000017 	tsteq	r0, r7, lsl r0
    3bac:	ec01019a 	stfs	f0, [r1], {154}
    3bb0:	fc08004a 	stc2	0, cr0, [r8], {74}
    3bb4:	0108004a 	tsteq	r8, sl, asr #32
    3bb8:	eb01225d 	bl	4c534 <__Stack_Size+0x4c134>
    3bbc:	01000018 	tsteq	r0, r8, lsl r0
    3bc0:	fc0101a6 	stc2	1, cr0, [r1], {166}
    3bc4:	0c08004a 	stceq	0, cr0, [r8], {74}
    3bc8:	0108004b 	tsteq	r8, fp, asr #32
    3bcc:	f201205d 	vqadd.s8	q1, <illegal reg q0.5>, <illegal reg q6.5>
    3bd0:	01000019 	tsteq	r0, r9, lsl r0
    3bd4:	0c0101b9 	stfeqs	f0, [r1], {185}
    3bd8:	2808004b 	stmdacs	r8, {r0, r1, r3, r6}
    3bdc:	0108004b 	tsteq	r8, fp, asr #32
    3be0:	0005d05d 	andeq	sp, r5, sp, asr r0
    3be4:	1b542100 	blne	150bfec <__Stack_Size+0x150bbec>
    3be8:	b8010000 	stmdalt	r1, {}
    3bec:	00005e01 	andeq	r5, r0, r1, lsl #28
    3bf0:	21500100 	cmpcs	r0, r0, lsl #2
    3bf4:	00000e7f 	andeq	r0, r0, pc, ror lr
    3bf8:	ae01b801 	cdpge	8, 0, cr11, cr1, cr1, {0}
    3bfc:	01000000 	tsteq	r0, r0
    3c00:	01200051 	qsubeq	r0, r1, r0
    3c04:	000019d9 	ldrdeq	r1, [r0], -r9
    3c08:	0101d701 	tsteq	r1, r1, lsl #14
    3c0c:	08004b28 	stmdaeq	r0, {r3, r5, r8, r9, fp, lr}
    3c10:	08004b50 	stmdaeq	r0, {r4, r6, r8, r9, fp, lr}
    3c14:	06155d01 	ldreq	r5, [r5], -r1, lsl #26
    3c18:	cf1d0000 	svcgt	0x001d0000
    3c1c:	01000018 	tsteq	r0, r8, lsl r0
    3c20:	003a01d6 	ldrsbteq	r0, [sl], -r6
    3c24:	16140000 	ldrne	r0, [r4], -r0
    3c28:	7f210000 	svcvc	0x00210000
    3c2c:	0100000e 	tsteq	r0, lr
    3c30:	00ae01d6 	ldrdeq	r0, [lr], r6
    3c34:	51010000 	tstpl	r1, r0
    3c38:	000f1823 	andeq	r1, pc, r3, lsr #16
    3c3c:	01d80100 	bicseq	r0, r8, r0, lsl #2
    3c40:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c44:	24005001 	strcs	r5, [r0], #-1
    3c48:	00183901 	andseq	r3, r8, r1, lsl #18
    3c4c:	02000100 	andeq	r0, r0, #0	; 0x0
    3c50:	004b5001 	subeq	r5, fp, r1
    3c54:	004ba808 	subeq	sl, fp, r8, lsl #16
    3c58:	00162708 	andseq	r2, r6, r8, lsl #14
    3c5c:	00069800 	andeq	r9, r6, r0, lsl #16
    3c60:	18cf1d00 	stmiane	pc, {r8, sl, fp, ip}^
    3c64:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    3c68:	00003a01 	andeq	r3, r0, r1, lsl #20
    3c6c:	00164600 	andseq	r4, r6, r0, lsl #12
    3c70:	1acd1d00 	bne	ff34b078 <SCS_BASE+0x1f33d078>
    3c74:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    3c78:	00005e01 	andeq	r5, r0, r1, lsl #28
    3c7c:	00165900 	andseq	r5, r6, r0, lsl #18
    3c80:	17d11d00 	ldrbne	r1, [r1, r0, lsl #26]
    3c84:	ff010000 	undefined instruction 0xff010000
    3c88:	00005e01 	andeq	r5, r0, r1, lsl #28
    3c8c:	00166c00 	andseq	r6, r6, r0, lsl #24
    3c90:	16fd2500 	ldrbtne	r2, [sp], r0, lsl #10
    3c94:	01010000 	tsteq	r1, r0
    3c98:	00003a02 	andeq	r3, r0, r2, lsl #20
    3c9c:	00167f00 	andseq	r7, r6, r0, lsl #30
    3ca0:	1a731e00 	bne	1ccb4a8 <__Stack_Size+0x1ccb0a8>
    3ca4:	01010000 	tsteq	r1, r0
    3ca8:	00003a02 	andeq	r3, r0, r2, lsl #20
    3cac:	1b481e00 	blne	120b4b4 <__Stack_Size+0x120b0b4>
    3cb0:	01010000 	tsteq	r1, r0
    3cb4:	00003a02 	andeq	r3, r0, r2, lsl #20
    3cb8:	1a1b2500 	bne	6cd0c0 <__Stack_Size+0x6cccc0>
    3cbc:	02010000 	andeq	r0, r1, #0	; 0x0
    3cc0:	00003a02 	andeq	r3, r0, r2, lsl #20
    3cc4:	00169200 	andseq	r9, r6, r0, lsl #4
    3cc8:	011c0000 	tsteq	ip, r0
    3ccc:	00001a78 	andeq	r1, r0, r8, ror sl
    3cd0:	01022901 	tsteq	r2, r1, lsl #18
    3cd4:	0000008e 	andeq	r0, r0, lr, lsl #1
    3cd8:	08004ba8 	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, lr}
    3cdc:	08004bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp, lr}
    3ce0:	06ed5d01 	strbteq	r5, [sp], r1, lsl #26
    3ce4:	cf1d0000 	svcgt	0x001d0000
    3ce8:	01000018 	tsteq	r0, r8, lsl r0
    3cec:	003a0228 	eorseq	r0, sl, r8, lsr #4
    3cf0:	16bb0000 	ldrtne	r0, [fp], r0
    3cf4:	651e0000 	ldrvs	r0, [lr]
    3cf8:	01000010 	tsteq	r0, r0, lsl r0
    3cfc:	008e022a 	addeq	r0, lr, sl, lsr #4
    3d00:	74260000 	strtvc	r0, [r6]
    3d04:	0100706d 	tsteq	r0, sp, rrx
    3d08:	003a022b 	eorseq	r0, sl, fp, lsr #4
    3d0c:	5c250000 	stcpl	0, cr0, [r5]
    3d10:	01000019 	tsteq	r0, r9, lsl r0
    3d14:	003a022b 	eorseq	r0, sl, fp, lsr #4
    3d18:	16ce0000 	strbne	r0, [lr], r0
    3d1c:	20000000 	andcs	r0, r0, r0
    3d20:	00196801 	andseq	r6, r9, r1, lsl #16
    3d24:	024f0100 	subeq	r0, pc, #0	; 0x0
    3d28:	004bc801 	subeq	ip, fp, r1, lsl #16
    3d2c:	004be008 	subeq	lr, fp, r8
    3d30:	225d0108 	subscs	r0, sp, #2	; 0x2
    3d34:	1d000007 	stcne	0, cr0, [r0, #-28]
    3d38:	000018cf 	andeq	r1, r0, pc, asr #17
    3d3c:	3a024e01 	bcc	97548 <__Stack_Size+0x97148>
    3d40:	ec000000 	stc	0, cr0, [r0], {0}
    3d44:	26000016 	undefined
    3d48:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3d4c:	3a025001 	bcc	97d58 <__Stack_Size+0x97958>
    3d50:	00000000 	andeq	r0, r0, r0
    3d54:	1a9e0120 	bne	fe7841dc <SCS_BASE+0x1e7761dc>
    3d58:	67010000 	strvs	r0, [r1, -r0]
    3d5c:	4be00102 	blmi	ff80416c <SCS_BASE+0x1f7f616c>
    3d60:	4bf80800 	blmi	ffe05d68 <SCS_BASE+0x1fdf7d68>
    3d64:	5d010800 	stcpl	8, cr0, [r1]
    3d68:	00000757 	andeq	r0, r0, r7, asr r7
    3d6c:	0018cf1d 	andseq	ip, r8, sp, lsl pc
    3d70:	02660100 	rsbeq	r0, r6, #0	; 0x0
    3d74:	0000003a 	andeq	r0, r0, sl, lsr r0
    3d78:	000016ff 	strdeq	r1, [r0], -pc
    3d7c:	706d7426 	rsbvc	r7, sp, r6, lsr #8
    3d80:	02680100 	rsbeq	r0, r8, #0	; 0x0
    3d84:	0000003a 	andeq	r0, r0, sl, lsr r0
    3d88:	02011c00 	andeq	r1, r1, #0	; 0x0
    3d8c:	01000019 	tsteq	r0, r9, lsl r0
    3d90:	8e010285 	cdphi	2, 0, cr0, cr1, cr5, {4}
    3d94:	f8000000 	undefined instruction 0xf8000000
    3d98:	1808004b 	stmdane	r8, {r0, r1, r3, r6}
    3d9c:	0108004c 	tsteq	r8, ip, asr #32
    3da0:	0007aa5d 	andeq	sl, r7, sp, asr sl
    3da4:	18cf1d00 	stmiane	pc, {r8, sl, fp, ip}^
    3da8:	84010000 	strhi	r0, [r1]
    3dac:	00003a02 	andeq	r3, r0, r2, lsl #20
    3db0:	00171200 	andseq	r1, r7, r0, lsl #4
    3db4:	10651e00 	rsbne	r1, r5, r0, lsl #28
    3db8:	86010000 	strhi	r0, [r1], -r0
    3dbc:	00008e02 	andeq	r8, r0, r2, lsl #28
    3dc0:	6d742600 	ldclvs	6, cr2, [r4]
    3dc4:	88010070 	stmdahi	r1, {r4, r5, r6}
    3dc8:	00003a02 	andeq	r3, r0, r2, lsl #20
    3dcc:	195c2300 	ldmdbne	ip, {r8, r9, sp}^
    3dd0:	88010000 	stmdahi	r1, {}
    3dd4:	00003a02 	andeq	r3, r0, r2, lsl #20
    3dd8:	00530100 	subseq	r0, r3, r0, lsl #2
    3ddc:	1a57011c 	bne	15c4254 <__Stack_Size+0x15c3e54>
    3de0:	ad010000 	stcge	0, cr0, [r1]
    3de4:	003a0102 	eorseq	r0, sl, r2, lsl #2
    3de8:	4c180000 	ldcmi	0, cr0, [r8], {0}
    3dec:	4c5c0800 	mrrcmi	8, 0, r0, ip, cr0
    3df0:	5d010800 	stcpl	8, cr0, [r1]
    3df4:	00000807 	andeq	r0, r0, r7, lsl #16
    3df8:	0018cf1d 	andseq	ip, r8, sp, lsl pc
    3dfc:	02ac0100 	adceq	r0, ip, #0	; 0x0
    3e00:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e04:	00001725 	andeq	r1, r0, r5, lsr #14
    3e08:	001ac025 	andseq	ip, sl, r5, lsr #32
    3e0c:	02ae0100 	adceq	r0, lr, #0	; 0x0
    3e10:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e14:	0000174e 	andeq	r1, r0, lr, asr #14
    3e18:	000f1825 	andeq	r1, pc, r5, lsr #16
    3e1c:	02af0100 	adceq	r0, pc, #0	; 0x0
    3e20:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e24:	00001777 	andeq	r1, r0, r7, ror r7
    3e28:	00195c25 	andseq	r5, r9, r5, lsr #24
    3e2c:	02af0100 	adceq	r0, pc, #0	; 0x0
    3e30:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e34:	000017a0 	andeq	r1, r0, r0, lsr #15
    3e38:	bc011c00 	stclt	12, cr1, [r1], {0}
    3e3c:	01000017 	tsteq	r0, r7, lsl r0
    3e40:	3a0102db 	bcc	449b4 <__Stack_Size+0x445b4>
    3e44:	5c000000 	stcpl	0, cr0, [r0], {0}
    3e48:	7008004c 	andvc	r0, r8, ip, asr #32
    3e4c:	0108004c 	tsteq	r8, ip, asr #32
    3e50:	0008505d 	andeq	r5, r8, sp, asr r0
    3e54:	18cf1d00 	stmiane	pc, {r8, sl, fp, ip}^
    3e58:	da010000 	ble	43e60 <__Stack_Size+0x43a60>
    3e5c:	00003a02 	andeq	r3, r0, r2, lsl #20
    3e60:	0017be00 	andseq	fp, r7, r0, lsl #28
    3e64:	182c2500 	stmdane	ip!, {r8, sl, sp}
    3e68:	dc010000 	stcle	0, cr0, [r1], {0}
    3e6c:	00003a02 	andeq	r3, r0, r2, lsl #20
    3e70:	0017d100 	andseq	sp, r7, r0, lsl #2
    3e74:	6d742600 	ldclvs	6, cr2, [r4]
    3e78:	dd010070 	stcle	0, cr0, [r1, #-448]
    3e7c:	00003a02 	andeq	r3, r0, r2, lsl #20
    3e80:	01270000 	teqeq	r7, r0
    3e84:	000019bc 	strheq	r1, [r0], -ip
    3e88:	3a01fa01 	bcc	82694 <__Stack_Size+0x82294>
    3e8c:	70000000 	andvc	r0, r0, r0
    3e90:	7c08004c 	stcvc	0, cr0, [r8], {76}
    3e94:	e408004c 	str	r0, [r8], #-76
    3e98:	17000017 	smladne	r0, r7, r0, r0
    3e9c:	00192701 	andseq	r2, r9, r1, lsl #14
    3ea0:	01eb0100 	mvneq	r0, r0, lsl #2
    3ea4:	08004c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp, lr}
    3ea8:	08004c8a 	stmdaeq	r0, {r1, r3, r7, sl, fp, lr}
    3eac:	0000180f 	andeq	r1, r0, pc, lsl #16
    3eb0:	00000892 	muleq	r0, r2, r8
    3eb4:	001b1f16 	andseq	r1, fp, r6, lsl pc
    3eb8:	3aea0100 	bcc	ffa842c0 <SCS_BASE+0x1fa762c0>
    3ebc:	3a000000 	bcc	3ec4 <__Stack_Size+0x3ac4>
    3ec0:	00000018 	andeq	r0, r0, r8, lsl r0
    3ec4:	189e0128 	ldmne	lr, {r3, r5, r8}
    3ec8:	dd010000 	stcle	0, cr0, [r1]
    3ecc:	004c8c01 	subeq	r8, ip, r1, lsl #24
    3ed0:	004c9808 	subeq	r9, ip, r8, lsl #16
    3ed4:	00184d08 	andseq	r4, r8, r8, lsl #26
    3ed8:	3b012800 	blcc	4dee0 <__Stack_Size+0x4dae0>
    3edc:	0100001a 	tsteq	r0, sl, lsl r0
    3ee0:	4c9801d1 	ldfmis	f0, [r8], {209}
    3ee4:	4ca40800 	stcmi	8, cr0, [r4]
    3ee8:	18780800 	ldmdane	r8!, {fp}^
    3eec:	01280000 	teqeq	r8, r0
    3ef0:	0000181a 	andeq	r1, r0, sl, lsl r8
    3ef4:	a401c501 	strge	ip, [r1], #-1281
    3ef8:	b008004c 	andlt	r0, r8, ip, asr #32
    3efc:	a308004c 	movwge	r0, #32844	; 0x804c
    3f00:	28000018 	stmdacs	r0, {r3, r4}
    3f04:	0017ea01 	andseq	lr, r7, r1, lsl #20
    3f08:	01b90100 	undefined instruction 0x01b90100
    3f0c:	08004cb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, lr}
    3f10:	08004cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, lr}
    3f14:	000018ce 	andeq	r1, r0, lr, asr #17
    3f18:	00024300 	andeq	r4, r2, r0, lsl #6
    3f1c:	0d000200 	sfmeq	f0, 4, [r0]
    3f20:	04000010 	streq	r0, [r0], #-16
    3f24:	00000001 	andeq	r0, r0, r1
    3f28:	1c160100 	ldfnes	f0, [r6], {0}
    3f2c:	01e70000 	mvneq	r0, r0
    3f30:	4cbc0000 	ldcmi	0, cr0, [ip]
    3f34:	4d9c0800 	ldcmi	8, cr0, [ip]
    3f38:	0f5b0800 	svceq	0x005b0800
    3f3c:	04020000 	streq	r0, [r2]
    3f40:	00302205 	eorseq	r2, r0, r5, lsl #4
    3f44:	05020200 	streq	r0, [r2, #-512]
    3f48:	0000004b 	andeq	r0, r0, fp, asr #32
    3f4c:	c7060102 	strgt	r0, [r6, -r2, lsl #2]
    3f50:	03000000 	movweq	r0, #0	; 0x0
    3f54:	00323375 	eorseq	r3, r2, r5, ror r3
    3f58:	00452702 	subeq	r2, r5, r2, lsl #14
    3f5c:	04020000 	streq	r0, [r2]
    3f60:	00309c07 	eorseq	r9, r0, r7, lsl #24
    3f64:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3f68:	0000014d 	andeq	r0, r0, sp, asr #2
    3f6c:	00387503 	eorseq	r7, r8, r3, lsl #10
    3f70:	005d2902 	subseq	r2, sp, r2, lsl #18
    3f74:	01020000 	tsteq	r2, r0
    3f78:	0000c508 	andeq	ip, r0, r8, lsl #10
    3f7c:	00450400 	subeq	r0, r5, r0, lsl #8
    3f80:	01050000 	tsteq	r5, r0
    3f84:	007e3902 	rsbseq	r3, lr, r2, lsl #18
    3f88:	c2060000 	andgt	r0, r6, #0	; 0x0
    3f8c:	00000015 	andeq	r0, r0, r5, lsl r0
    3f90:	54455307 	strbpl	r5, [r5], #-775
    3f94:	08000100 	stmdaeq	r0, {r8}
    3f98:	00001f07 	andeq	r1, r0, r7, lsl #30
    3f9c:	00693902 	rsbeq	r3, r9, r2, lsl #18
    3fa0:	01050000 	tsteq	r5, r0
    3fa4:	009e3b02 	addseq	r3, lr, r2, lsl #22
    3fa8:	b8060000 	stmdalt	r6, {}
    3fac:	00000007 	andeq	r0, r0, r7
    3fb0:	0007d806 	andeq	sp, r7, r6, lsl #16
    3fb4:	08000100 	stmdaeq	r0, {r8}
    3fb8:	0000093f 	andeq	r0, r0, pc, lsr r9
    3fbc:	00893b02 	addeq	r3, r9, r2, lsl #22
    3fc0:	04090000 	streq	r0, [r9]
    3fc4:	03080a07 	movweq	r0, #35335	; 0x8a07
    3fc8:	00d301a4 	sbcseq	r0, r3, r4, lsr #3
    3fcc:	430b0000 	movwmi	r0, #45056	; 0xb000
    3fd0:	a5030052 	strge	r0, [r3, #-82]
    3fd4:	00006401 	andeq	r6, r0, r1, lsl #8
    3fd8:	00230200 	eoreq	r0, r3, r0, lsl #4
    3fdc:	5253430b 	subspl	r4, r3, #738197504	; 0x2c000000
    3fe0:	01a60300 	undefined instruction 0x01a60300
    3fe4:	00000064 	andeq	r0, r0, r4, rrx
    3fe8:	00042302 	andeq	r2, r4, r2, lsl #6
    3fec:	1c7d010c 	ldfnee	f0, [sp], #-48
    3ff0:	52010000 	andpl	r0, r1, #0	; 0x0
    3ff4:	004cbc01 	subeq	fp, ip, r1, lsl #24
    3ff8:	004cc808 	subeq	ip, ip, r8, lsl #16
    3ffc:	f85d0108 	undefined instruction 0xf85d0108
    4000:	0d000000 	stceq	0, cr0, [r0]
    4004:	00000e7f 	andeq	r0, r0, pc, ror lr
    4008:	009e5101 	addseq	r5, lr, r1, lsl #2
    400c:	50010000 	andpl	r0, r1, r0
    4010:	0b010c00 	bleq	47018 <__Stack_Size+0x46c18>
    4014:	0100001c 	tsteq	r0, ip, lsl r0
    4018:	4cc80162 	stfmie	f0, [r8], {98}
    401c:	4cd40800 	ldclmi	8, cr0, [r4], {0}
    4020:	5d010800 	stcpl	8, cr0, [r1]
    4024:	0000011d 	andeq	r0, r0, sp, lsl r1
    4028:	000e7f0d 	andeq	r7, lr, sp, lsl #30
    402c:	9e610100 	powlss	f0, f1, f0
    4030:	01000000 	tsteq	r0, r0
    4034:	010c0050 	qaddeq	r0, r0, ip
    4038:	00001c38 	andeq	r1, r0, r8, lsr ip
    403c:	d4017b01 	strle	r7, [r1], #-2817
    4040:	e808004c 	stmda	r8, {r2, r3, r6}
    4044:	0108004c 	tsteq	r8, ip, asr #32
    4048:	0001535d 	andeq	r5, r1, sp, asr r3
    404c:	1bf50e00 	blne	ffd47854 <SCS_BASE+0x1fd39854>
    4050:	7a010000 	bvc	44058 <__Stack_Size+0x43c58>
    4054:	0000003a 	andeq	r0, r0, sl, lsr r0
    4058:	000018f9 	strdeq	r1, [r0], -r9
    405c:	000f180f 	andeq	r1, pc, pc, lsl #16
    4060:	3a7c0100 	bcc	1f04468 <__Stack_Size+0x1f04068>
    4064:	0c000000 	stceq	0, cr0, [r0], {0}
    4068:	00000019 	andeq	r0, r0, r9, lsl r0
    406c:	1c91010c 	ldfnes	f0, [r1], {12}
    4070:	96010000 	strls	r0, [r1], -r0
    4074:	004ce801 	subeq	lr, ip, r1, lsl #16
    4078:	004cf408 	subeq	pc, ip, r8, lsl #8
    407c:	785d0108 	ldmdavc	sp, {r3, r8}^
    4080:	0d000001 	stceq	0, cr0, [r0, #-4]
    4084:	00000e7f 	andeq	r0, r0, pc, ror lr
    4088:	009e9501 	addseq	r9, lr, r1, lsl #10
    408c:	50010000 	andpl	r0, r1, r0
    4090:	4b011000 	blmi	48098 <__Stack_Size+0x47c98>
    4094:	0100001c 	tsteq	r0, ip, lsl r0
    4098:	007e01f3 	ldrshteq	r0, [lr], #-19
    409c:	4cf40000 	ldclmi	0, cr0, [r4]
    40a0:	4d080800 	stcmi	8, cr0, [r8]
    40a4:	5d010800 	stcpl	8, cr0, [r1]
    40a8:	000001ae 	andeq	r0, r0, lr, lsr #3
    40ac:	001c020e 	andseq	r0, ip, lr, lsl #4
    40b0:	3af20100 	bcc	ffc844b8 <SCS_BASE+0x1fc764b8>
    40b4:	2a000000 	bcs	40bc <__Stack_Size+0x3cbc>
    40b8:	11000019 	tstne	r0, r9, lsl r0
    40bc:	00001065 	andeq	r1, r0, r5, rrx
    40c0:	007ef401 	rsbseq	pc, lr, r1, lsl #8
    40c4:	12000000 	andne	r0, r0, #0	; 0x0
    40c8:	001bce01 	andseq	ip, fp, r1, lsl #28
    40cc:	01110100 	tsteq	r1, r0, lsl #2
    40d0:	004d0801 	subeq	r0, sp, r1, lsl #16
    40d4:	004d1808 	subeq	r1, sp, r8, lsl #16
    40d8:	d55d0108 	ldrble	r0, [sp, #-264]
    40dc:	13000001 	movwne	r0, #1	; 0x1
    40e0:	00001c02 	andeq	r1, r0, r2, lsl #24
    40e4:	3a011001 	bcc	480f0 <__Stack_Size+0x47cf0>
    40e8:	01000000 	tsteq	r0, r0
    40ec:	01140050 	tsteq	r4, r0, asr r0
    40f0:	00001bb9 	strheq	r1, [r0], -r9
    40f4:	1801d901 	stmdane	r1, {r0, r8, fp, ip, lr, pc}
    40f8:	4c08004d 	stcmi	0, cr0, [r8], {77}
    40fc:	3d08004d 	stccc	0, cr0, [r8, #-308]
    4100:	15000019 	strne	r0, [r0, #-25]
    4104:	001c5d01 	andseq	r5, ip, r1, lsl #26
    4108:	01ae0100 	undefined instruction 0x01ae0100
    410c:	08004d4c 	stmdaeq	r0, {r2, r3, r6, r8, sl, fp, lr}
    4110:	08004d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, lr}
    4114:	00001968 	andeq	r1, r0, r8, ror #18
    4118:	00000231 	andeq	r0, r0, r1, lsr r2
    411c:	001be70e 	andseq	lr, fp, lr, lsl #14
    4120:	3aad0100 	bcc	feb44528 <SCS_BASE+0x1eb36528>
    4124:	93000000 	movwls	r0, #0	; 0x0
    4128:	0e000019 	mcreq	0, 0, r0, cr0, cr9, {0}
    412c:	00001c6f 	andeq	r1, r0, pc, ror #24
    4130:	0053ad01 	subseq	sl, r3, r1, lsl #26
    4134:	19a60000 	stmibne	r6!, {}
    4138:	180f0000 	stmdane	pc, {}
    413c:	0100000f 	tsteq	r0, pc
    4140:	00003aaf 	andeq	r3, r0, pc, lsr #21
    4144:	0019c400 	andseq	ip, r9, r0, lsl #8
    4148:	01140000 	tsteq	r4, r0
    414c:	00001bdc 	ldrdeq	r1, [r0], -ip
    4150:	84014401 	strhi	r4, [r1], #-1025
    4154:	9c08004d 	stcls	0, cr0, [r8], {77}
    4158:	ed08004d 	stc	0, cr0, [r8, #-308]
    415c:	00000019 	andeq	r0, r0, r9, lsl r0
    4160:	000008b9 	strheq	r0, [r0], -r9
    4164:	114d0002 	cmpne	sp, r2
    4168:	01040000 	tsteq	r4, r0
    416c:	00000000 	andeq	r0, r0, r0
    4170:	00200f01 	eoreq	r0, r0, r1, lsl #30
    4174:	0001e700 	andeq	lr, r1, r0, lsl #14
    4178:	004d9c00 	subeq	r9, sp, r0, lsl #24
    417c:	00514008 	subseq	r4, r1, r8
    4180:	00103108 	andseq	r3, r0, r8, lsl #2
    4184:	05040200 	streq	r0, [r4, #-512]
    4188:	00003022 	andeq	r3, r0, r2, lsr #32
    418c:	4b050202 	blmi	14499c <__Stack_Size+0x14459c>
    4190:	02000000 	andeq	r0, r0, #0	; 0x0
    4194:	00c70601 	sbceq	r0, r7, r1, lsl #12
    4198:	75030000 	strvc	r0, [r3]
    419c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    41a0:	00004527 	andeq	r4, r0, r7, lsr #10
    41a4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    41a8:	0000309c 	muleq	r0, ip, r0
    41ac:	4d070202 	sfmmi	f0, 4, [r7, #-8]
    41b0:	03000001 	movweq	r0, #1	; 0x1
    41b4:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    41b8:	00005d29 	andeq	r5, r0, r9, lsr #26
    41bc:	08010200 	stmdaeq	r1, {r9}
    41c0:	000000c5 	andeq	r0, r0, r5, asr #1
    41c4:	00004504 	andeq	r4, r0, r4, lsl #10
    41c8:	02010500 	andeq	r0, r1, #0	; 0x0
    41cc:	00007e39 	andeq	r7, r0, r9, lsr lr
    41d0:	15c20600 	strbne	r0, [r2, #1536]
    41d4:	07000000 	streq	r0, [r0, -r0]
    41d8:	00544553 	subseq	r4, r4, r3, asr r5
    41dc:	07080001 	streq	r0, [r8, -r1]
    41e0:	0200001f 	andeq	r0, r0, #31	; 0x1f
    41e4:	00006939 	andeq	r6, r0, r9, lsr r9
    41e8:	1d010800 	stcne	8, cr0, [r1]
    41ec:	39020000 	stmdbcc	r2, {}
    41f0:	00000069 	andeq	r0, r0, r9, rrx
    41f4:	3b020105 	blcc	84610 <__Stack_Size+0x84210>
    41f8:	000000a9 	andeq	r0, r0, r9, lsr #1
    41fc:	0007b806 	andeq	fp, r7, r6, lsl #16
    4200:	d8060000 	stmdale	r6, {}
    4204:	01000007 	tsteq	r0, r7
    4208:	093f0800 	ldmdbeq	pc!, {fp}
    420c:	3b020000 	blcc	84214 <__Stack_Size+0x83e14>
    4210:	00000094 	muleq	r0, r4, r0
    4214:	3e020105 	adfccs	f0, f2, f5
    4218:	000000c9 	andeq	r0, r0, r9, asr #1
    421c:	00082606 	andeq	r2, r8, r6, lsl #12
    4220:	d0060000 	andle	r0, r6, r0
    4224:	01000007 	tsteq	r0, r7
    4228:	07f00800 	ldrbeq	r0, [r0, r0, lsl #16]!
    422c:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    4230:	000000b4 	strheq	r0, [r0], -r4
    4234:	0a070409 	beq	1c5260 <__Stack_Size+0x1c4e60>
    4238:	01ab0328 	undefined instruction 0x01ab0328
    423c:	00000176 	andeq	r0, r0, r6, ror r1
    4240:	0052430b 	subseq	r4, r2, fp, lsl #6
    4244:	6401ac03 	strvs	sl, [r1], #-3075
    4248:	02000000 	andeq	r0, r0, #0	; 0x0
    424c:	660c0023 	strvs	r0, [ip], -r3, lsr #32
    4250:	0300001d 	movweq	r0, #29	; 0x1d
    4254:	006401ad 	rsbeq	r0, r4, sp, lsr #3
    4258:	23020000 	movwcs	r0, #8192	; 0x2000
    425c:	49430b04 	stmdbmi	r3, {r2, r8, r9, fp}^
    4260:	ae030052 	mcrge	0, 0, r0, cr3, cr2, {2}
    4264:	00006401 	andeq	r6, r0, r1, lsl #8
    4268:	08230200 	stmdaeq	r3!, {r9}
    426c:	001e250c 	andseq	r2, lr, ip, lsl #10
    4270:	01af0300 	undefined instruction 0x01af0300
    4274:	00000064 	andeq	r0, r0, r4, rrx
    4278:	0c0c2302 	stceq	3, cr2, [ip], {2}
    427c:	00001ca2 	andeq	r1, r0, r2, lsr #25
    4280:	6401b003 	strvs	fp, [r1], #-3
    4284:	02000000 	andeq	r0, r0, #0	; 0x0
    4288:	470c1023 	strmi	r1, [ip, -r3, lsr #32]
    428c:	0300001e 	movweq	r0, #30	; 0x1e
    4290:	006401b1 	strhteq	r0, [r4], #-17
    4294:	23020000 	movwcs	r0, #8192	; 0x2000
    4298:	1e7f0c14 	mrcne	12, 3, r0, cr15, cr4, {0}
    429c:	b2030000 	andlt	r0, r3, #0	; 0x0
    42a0:	00006401 	andeq	r6, r0, r1, lsl #8
    42a4:	18230200 	stmdane	r3!, {r9}
    42a8:	001d7a0c 	andseq	r7, sp, ip, lsl #20
    42ac:	01b30300 	undefined instruction 0x01b30300
    42b0:	00000064 	andeq	r0, r0, r4, rrx
    42b4:	0c1c2302 	ldceq	3, cr2, [ip], {2}
    42b8:	00001d0a 	andeq	r1, r0, sl, lsl #26
    42bc:	6401b403 	strvs	fp, [r1], #-1027
    42c0:	02000000 	andeq	r0, r0, #0	; 0x0
    42c4:	430b2023 	movwmi	r2, #45091	; 0xb023
    42c8:	03005253 	movweq	r5, #595	; 0x253
    42cc:	006401b5 	strhteq	r0, [r4], #-21
    42d0:	23020000 	movwcs	r0, #8192	; 0x2000
    42d4:	140d0024 	strne	r0, [sp], #-36
    42d8:	01c51a04 	biceq	r1, r5, r4, lsl #20
    42dc:	650e0000 	strvs	r0, [lr]
    42e0:	0400001f 	streq	r0, [r0], #-31
    42e4:	00003a1b 	andeq	r3, r0, fp, lsl sl
    42e8:	00230200 	eoreq	r0, r3, r0, lsl #4
    42ec:	001d6b0e 	andseq	r6, sp, lr, lsl #22
    42f0:	3a1c0400 	bcc	7052f8 <__Stack_Size+0x704ef8>
    42f4:	02000000 	andeq	r0, r0, #0	; 0x0
    42f8:	ce0e0423 	cdpgt	4, 0, cr0, cr14, cr3, {1}
    42fc:	0400001f 	streq	r0, [r0], #-31
    4300:	00003a1d 	andeq	r3, r0, sp, lsl sl
    4304:	08230200 	stmdaeq	r3!, {r9}
    4308:	001f810e 	andseq	r8, pc, lr, lsl #2
    430c:	3a1e0400 	bcc	785314 <__Stack_Size+0x784f14>
    4310:	02000000 	andeq	r0, r0, #0	; 0x0
    4314:	c70e0c23 	strgt	r0, [lr, -r3, lsr #24]
    4318:	0400001e 	streq	r0, [r0], #-30
    431c:	00003a1f 	andeq	r3, r0, pc, lsl sl
    4320:	10230200 	eorne	r0, r3, r0, lsl #4
    4324:	1d330800 	ldcne	8, cr0, [r3]
    4328:	20040000 	andcs	r0, r4, r0
    432c:	00000176 	andeq	r0, r0, r6, ror r1
    4330:	1f00010f 	svcne	0x0000010f
    4334:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
    4338:	007e0103 	rsbseq	r0, lr, r3, lsl #2
    433c:	14010000 	strne	r0, [r1]
    4340:	10000002 	andne	r0, r0, r2
    4344:	00001ed8 	ldrdeq	r1, [r0], -r8
    4348:	5303dd01 	movwpl	sp, #15617	; 0x3d01
    434c:	11000000 	tstne	r0, r0
    4350:	00706d74 	rsbseq	r6, r0, r4, ror sp
    4354:	3a03df01 	bcc	fbf60 <__Stack_Size+0xfbb60>
    4358:	12000000 	andne	r0, r0, #0	; 0x0
    435c:	00001e5e 	andeq	r1, r0, lr, asr lr
    4360:	3a03e001 	bcc	fc36c <__Stack_Size+0xfbf6c>
    4364:	12000000 	andne	r0, r0, #0	; 0x0
    4368:	00001065 	andeq	r1, r0, r5, rrx
    436c:	7e03e101 	mvfvcs	f6, f1
    4370:	00000000 	andeq	r0, r0, r0
    4374:	1d960113 	ldfnes	f0, [r6, #76]
    4378:	7d010000 	stcvc	0, cr0, [r1]
    437c:	004d9c01 	subeq	r9, sp, r1, lsl #24
    4380:	004ddc08 	subeq	sp, sp, r8, lsl #24
    4384:	145d0108 	ldrbne	r0, [sp], #-264
    4388:	001f5701 	andseq	r5, pc, r1, lsl #14
    438c:	01a00100 	lsleq	r0, r0, #2
    4390:	08004ddc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, fp, lr}
    4394:	08004e10 	stmdaeq	r0, {r4, r9, sl, fp, lr}
    4398:	024c5d01 	subeq	r5, ip, #64	; 0x40
    439c:	b5150000 	ldrlt	r0, [r5]
    43a0:	0100001f 	tsteq	r0, pc, lsl r0
    43a4:	00003a9f 	muleq	r0, pc, sl
    43a8:	00500100 	subseq	r0, r0, r0, lsl #2
    43ac:	1da10116 	stfnes	f0, [r1, #88]!
    43b0:	c7010000 	strgt	r0, [r1, -r0]
    43b4:	0000c901 	andeq	ip, r0, r1, lsl #18
    43b8:	004e1000 	subeq	r1, lr, r0
    43bc:	004e4008 	subeq	r4, lr, r8
    43c0:	001a0c08 	andseq	r0, sl, r8, lsl #24
    43c4:	0002f100 	andeq	pc, r2, r0, lsl #2
    43c8:	1e871700 	cdpne	7, 8, cr1, cr7, cr0, {0}
    43cc:	c8010000 	stmdagt	r1, {}
    43d0:	00000064 	andeq	r0, r0, r4, rrx
    43d4:	00001a2b 	andeq	r1, r0, fp, lsr #20
    43d8:	000ecd18 	andeq	ip, lr, r8, lsl sp
    43dc:	c9c90100 	stmibgt	r9, {r8}^
    43e0:	18000000 	stmdane	r0, {}
    43e4:	00001f4d 	andeq	r1, r0, sp, asr #30
    43e8:	007eca01 	rsbseq	ip, lr, r1, lsl #20
    43ec:	d0190000 	andsle	r0, r9, r0
    43f0:	14000001 	strne	r0, [r0], #-1
    43f4:	c808004e 	stmdagt	r8, {r1, r2, r3, r6}
    43f8:	01000000 	tsteq	r0, r0
    43fc:	0002becf 	andeq	fp, r2, pc, asr #29
    4400:	01e31a00 	mvneq	r1, r0, lsl #20
    4404:	e01b0000 	ands	r0, fp, r0
    4408:	1c000000 	stcne	0, cr0, [r0], {0}
    440c:	000001ef 	andeq	r0, r0, pc, ror #3
    4410:	0001fb1d 	andeq	pc, r1, sp, lsl fp
    4414:	1c520100 	ldfnee	f0, [r2], {0}
    4418:	00000207 	andeq	r0, r0, r7, lsl #4
    441c:	d01e0000 	andsle	r0, lr, r0
    4420:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
    4424:	3808004e 	stmdacc	r8, {r1, r2, r3, r6}
    4428:	0108004e 	tsteq	r8, lr, asr #32
    442c:	01e31ad4 	ldrdeq	r1, [r3, #164]!
    4430:	2e1f0000 	wxorcs	wr0, wr15, wr0
    4434:	3808004e 	stmdacc	r8, {r1, r2, r3, r6}
    4438:	1c08004e 	stcne	0, cr0, [r8], {78}
    443c:	000001ef 	andeq	r0, r0, pc, ror #3
    4440:	0001fb20 	andeq	pc, r1, r0, lsr #22
    4444:	001a5600 	andseq	r5, sl, r0, lsl #12
    4448:	02071c00 	andeq	r1, r7, #0	; 0x0
    444c:	00000000 	andeq	r0, r0, r0
    4450:	a9011400 	stmdbge	r1, {sl, ip}
    4454:	0100001e 	tsteq	r0, lr, lsl r0
    4458:	4e4001ea 	dvfmidz	f0, f0, #2.0
    445c:	4e540800 	cdpmi	8, 5, cr0, cr4, cr0, {0}
    4460:	5d010800 	stcpl	8, cr0, [r1]
    4464:	00000323 	andeq	r0, r0, r3, lsr #6
    4468:	001eb315 	andseq	fp, lr, r5, lsl r3
    446c:	53e90100 	mvnpl	r0, #0	; 0x0
    4470:	01000000 	tsteq	r0, r0
    4474:	0f182150 	svceq	0x00182150
    4478:	eb010000 	bl	44480 <__Stack_Size+0x44080>
    447c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4480:	22005301 	andcs	r5, r0, #67108864	; 0x4000000
    4484:	00206901 	eoreq	r6, r0, r1, lsl #18
    4488:	01070100 	tsteq	r7, r0, lsl #2
    448c:	004e5401 	subeq	r5, lr, r1, lsl #8
    4490:	004e6008 	subeq	r6, lr, r8
    4494:	4a5d0108 	bmi	17448bc <__Stack_Size+0x17444bc>
    4498:	23000003 	movwcs	r0, #3	; 0x3
    449c:	00000e7f 	andeq	r0, r0, pc, ror lr
    44a0:	a9010601 	stmdbge	r1, {r0, r9, sl}
    44a4:	01000000 	tsteq	r0, r0
    44a8:	01220050 	qsubeq	r0, r0, r2
    44ac:	00001ddf 	ldrdeq	r1, [r0], -pc
    44b0:	01012001 	tsteq	r1, r1
    44b4:	08004e60 	stmdaeq	r0, {r5, r6, r9, sl, fp, lr}
    44b8:	08004e74 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, fp, lr}
    44bc:	03915d01 	orrseq	r5, r1, #64	; 0x40
    44c0:	e1240000 	teq	r4, r0
    44c4:	0100001e 	tsteq	r0, lr, lsl r0
    44c8:	003a011f 	eorseq	r0, sl, pc, lsl r1
    44cc:	1a690000 	bne	1a444d4 <__Stack_Size+0x1a440d4>
    44d0:	45230000 	strmi	r0, [r3]!
    44d4:	0100001d 	tsteq	r0, sp, lsl r0
    44d8:	003a011f 	eorseq	r0, sl, pc, lsl r1
    44dc:	51010000 	tstpl	r1, r0
    44e0:	000f1825 	andeq	r1, pc, r5, lsr #16
    44e4:	01210100 	teqeq	r1, r0, lsl #2
    44e8:	0000003a 	andeq	r0, r0, sl, lsr r0
    44ec:	00001a7c 	andeq	r1, r0, ip, ror sl
    44f0:	28012200 	stmdacs	r1, {r9, sp}
    44f4:	0100001d 	tsteq	r0, sp, lsl r0
    44f8:	7401013d 	strvc	r0, [r1], #-317
    44fc:	8008004e 	andhi	r0, r8, lr, asr #32
    4500:	0108004e 	tsteq	r8, lr, asr #32
    4504:	0003b85d 	andeq	fp, r3, sp, asr r8
    4508:	0e7f2300 	cdpeq	3, 7, cr2, cr15, cr0, {0}
    450c:	3c010000 	stccc	0, cr0, [r1], {0}
    4510:	0000a901 	andeq	sl, r0, r1, lsl #18
    4514:	00500100 	subseq	r0, r0, r0, lsl #2
    4518:	1eef0122 	cdpne	1, 14, cr0, cr15, cr2, {1}
    451c:	50010000 	andpl	r0, r1, r0
    4520:	4e800101 	rmfmis	f0, f0, f1
    4524:	4e940800 	cdpmi	8, 9, cr0, cr4, cr0, {0}
    4528:	5d010800 	stcpl	8, cr0, [r1]
    452c:	000003f1 	strdeq	r0, [r0], -r1
    4530:	001fbd24 	andseq	fp, pc, r4, lsr #26
    4534:	014f0100 	cmpeq	pc, r0, lsl #2
    4538:	0000003a 	andeq	r0, r0, sl, lsr r0
    453c:	00001a9a 	muleq	r0, sl, sl
    4540:	000f1825 	andeq	r1, pc, r5, lsr #16
    4544:	01510100 	cmpeq	r1, r0, lsl #2
    4548:	0000003a 	andeq	r0, r0, sl, lsr r0
    454c:	00001aad 	andeq	r1, r0, sp, lsr #21
    4550:	11012600 	tstne	r1, r0, lsl #12
    4554:	0100001e 	tsteq	r0, lr, lsl r0
    4558:	5301016e 	movwpl	r0, #4462	; 0x116e
    455c:	94000000 	strls	r0, [r0]
    4560:	a408004e 	strge	r0, [r8], #-78
    4564:	0108004e 	tsteq	r8, lr, asr #32
    4568:	5a01225d 	bpl	4cee4 <__Stack_Size+0x4cae4>
    456c:	01000020 	tsteq	r0, r0, lsr #32
    4570:	a4010185 	strge	r0, [r1], #-389
    4574:	b808004e 	stmdalt	r8, {r1, r2, r3, r6}
    4578:	0108004e 	tsteq	r8, lr, asr #32
    457c:	0004425d 	andeq	r4, r4, sp, asr r2
    4580:	1f422400 	svcne	0x00422400
    4584:	84010000 	strhi	r0, [r1]
    4588:	00003a01 	andeq	r3, r0, r1, lsl #20
    458c:	001acb00 	andseq	ip, sl, r0, lsl #22
    4590:	0f182500 	svceq	0x00182500
    4594:	86010000 	strhi	r0, [r1], -r0
    4598:	00003a01 	andeq	r3, r0, r1, lsl #20
    459c:	001ade00 	andseq	sp, sl, r0, lsl #28
    45a0:	01220000 	teqeq	r2, r0
    45a4:	00001e4e 	andeq	r1, r0, lr, asr #28
    45a8:	0101a601 	tsteq	r1, r1, lsl #12
    45ac:	08004eb8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, fp, lr}
    45b0:	08004ecc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, fp, lr}
    45b4:	047b5d01 	ldrbteq	r5, [fp], #-3329
    45b8:	ab240000 	blge	9045c0 <__Stack_Size+0x9041c0>
    45bc:	0100001c 	tsteq	r0, ip, lsl r0
    45c0:	003a01a5 	eorseq	r0, sl, r5, lsr #3
    45c4:	1afc0000 	bne	fff045cc <SCS_BASE+0x1fef65cc>
    45c8:	18250000 	stmdane	r5!, {}
    45cc:	0100000f 	tsteq	r0, pc
    45d0:	003a01a7 	eorseq	r0, sl, r7, lsr #3
    45d4:	1b0f0000 	blne	3c45dc <__Stack_Size+0x3c41dc>
    45d8:	22000000 	andcs	r0, r0, #0	; 0x0
    45dc:	00209101 	eoreq	r9, r0, r1, lsl #2
    45e0:	01c70100 	biceq	r0, r7, r0, lsl #2
    45e4:	004ecc01 	subeq	ip, lr, r1, lsl #24
    45e8:	004ee008 	subeq	lr, lr, r8
    45ec:	b05d0108 	subslt	r0, sp, r8, lsl #2
    45f0:	23000004 	movwcs	r0, #4	; 0x4
    45f4:	00001cab 	andeq	r1, r0, fp, lsr #25
    45f8:	3a01c601 	bcc	75e04 <__Stack_Size+0x75a04>
    45fc:	01000000 	tsteq	r0, r0
    4600:	0f182750 	svceq	0x00182750
    4604:	c8010000 	stmdagt	r1, {}
    4608:	00003a01 	andeq	r3, r0, r1, lsl #20
    460c:	00530100 	subseq	r0, r3, r0, lsl #2
    4610:	1f910122 	svcne	0x00910122
    4614:	ea010000 	b	4461c <__Stack_Size+0x4421c>
    4618:	4ee00101 	cdpmi	1, 14, cr0, cr0, cr1, {0}
    461c:	4efc0800 	cdpmi	8, 15, cr0, cr12, cr0, {0}
    4620:	5d010800 	stcpl	8, cr0, [r1]
    4624:	000004e5 	andeq	r0, r0, r5, ror #9
    4628:	00207c23 	eoreq	r7, r0, r3, lsr #24
    462c:	01e90100 	mvneq	r0, r0, lsl #2
    4630:	00000053 	andeq	r0, r0, r3, asr r0
    4634:	7f235001 	svcvc	0x00235001
    4638:	0100000e 	tsteq	r0, lr
    463c:	00a901e9 	adceq	r0, r9, r9, ror #3
    4640:	51010000 	tstpl	r1, r0
    4644:	f5012200 	undefined instruction 0xf5012200
    4648:	0100001d 	tsteq	r0, sp, lsl r0
    464c:	fc010209 	stc2	2, cr0, [r1], {9}
    4650:	0808004e 	stmdaeq	r8, {r1, r2, r3, r6}
    4654:	0108004f 	tsteq	r8, pc, asr #32
    4658:	00050c5d 	andeq	r0, r5, sp, asr ip
    465c:	1f232300 	svcne	0x00232300
    4660:	08010000 	stmdaeq	r1, {}
    4664:	00003a02 	andeq	r3, r0, r2, lsl #20
    4668:	00500100 	subseq	r0, r0, r0, lsl #2
    466c:	1cb40122 	ldfnes	f0, [r4], #136
    4670:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    4674:	4f080102 	svcmi	0x00080102
    4678:	4f1c0800 	svcmi	0x001c0800
    467c:	5d010800 	stcpl	8, cr0, [r1]
    4680:	00000545 	andeq	r0, r0, r5, asr #10
    4684:	001d1e24 	andseq	r1, sp, r4, lsr #28
    4688:	021d0100 	andseq	r0, sp, #0	; 0x0
    468c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4690:	00001b2d 	andeq	r1, r0, sp, lsr #22
    4694:	000f1825 	andeq	r1, pc, r5, lsr #16
    4698:	021f0100 	andseq	r0, pc, #0	; 0x0
    469c:	0000003a 	andeq	r0, r0, sl, lsr r0
    46a0:	00001b40 	andeq	r1, r0, r0, asr #22
    46a4:	de012200 	cdple	2, 0, cr2, cr1, cr0, {0}
    46a8:	0100001f 	tsteq	r0, pc, lsl r0
    46ac:	1c01023d 	sfmne	f0, 4, [r1], {61}
    46b0:	3c08004f 	stccc	0, cr0, [r8], {79}
    46b4:	0108004f 	tsteq	r8, pc, asr #32
    46b8:	00056c5d 	andeq	r6, r5, sp, asr ip
    46bc:	1cf22300 	ldclne	3, cr2, [r2]
    46c0:	3c010000 	stccc	0, cr0, [r1], {0}
    46c4:	00005302 	andeq	r5, r0, r2, lsl #6
    46c8:	00500100 	subseq	r0, r0, r0, lsl #2
    46cc:	1e060122 	adfnesp	f0, f6, f2
    46d0:	64010000 	strvs	r0, [r1]
    46d4:	4f3c0102 	svcmi	0x003c0102
    46d8:	4f480800 	svcmi	0x00480800
    46dc:	5d010800 	stcpl	8, cr0, [r1]
    46e0:	00000593 	muleq	r0, r3, r5
    46e4:	000e7f23 	andeq	r7, lr, r3, lsr #30
    46e8:	02630100 	rsbeq	r0, r3, #0	; 0x0
    46ec:	000000a9 	andeq	r0, r0, r9, lsr #1
    46f0:	22005001 	andcs	r5, r0, #1	; 0x1
    46f4:	001f1201 	andseq	r1, pc, r1, lsl #4
    46f8:	027a0100 	rsbseq	r0, sl, #0	; 0x0
    46fc:	004f4801 	subeq	r4, pc, r1, lsl #16
    4700:	004f5808 	subeq	r5, pc, r8, lsl #16
    4704:	bc5d0108 	ldflte	f0, [sp], {8}
    4708:	24000005 	strcs	r0, [r0], #-5
    470c:	00001db7 	strheq	r1, [r0], -r7
    4710:	3a027901 	bcc	a2b1c <__Stack_Size+0xa271c>
    4714:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    4718:	0000001b 	andeq	r0, r0, fp, lsl r0
    471c:	20310122 	eorscs	r0, r1, r2, lsr #2
    4720:	8d010000 	stchi	0, cr0, [r1]
    4724:	4f580102 	svcmi	0x00580102
    4728:	4f640800 	svcmi	0x00640800
    472c:	5d010800 	stcpl	8, cr0, [r1]
    4730:	000005e3 	andeq	r0, r0, r3, ror #11
    4734:	000e7f23 	andeq	r7, lr, r3, lsr #30
    4738:	028c0100 	addeq	r0, ip, #0	; 0x0
    473c:	000000a9 	andeq	r0, r0, r9, lsr #1
    4740:	22005001 	andcs	r5, r0, #1	; 0x1
    4744:	001ffd01 	andseq	pc, pc, r1, lsl #26
    4748:	029d0100 	addseq	r0, sp, #0	; 0x0
    474c:	004f6401 	subeq	r6, pc, r1, lsl #8
    4750:	00501c08 	subseq	r1, r0, r8, lsl #24
    4754:	445d0108 	ldrbmi	r0, [sp], #-264
    4758:	24000006 	strcs	r0, [r0], #-6
    475c:	00001f76 	andeq	r1, r0, r6, ror pc
    4760:	44029c01 	strmi	r9, [r2], #-3073
    4764:	71000006 	tstvc	r0, r6
    4768:	2800001b 	stmdacs	r0, {r0, r1, r3, r4}
    476c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    4770:	3a029e01 	bcc	abf7c <__Stack_Size+0xabb7c>
    4774:	8f000000 	svchi	0x00000000
    4778:	2500001b 	strcs	r0, [r0, #-27]
    477c:	00001ded 	andeq	r1, r0, sp, ror #27
    4780:	3a029e01 	bcc	abf8c <__Stack_Size+0xabb8c>
    4784:	c3000000 	movwgt	r0, #0	; 0x0
    4788:	1200001b 	andne	r0, r0, #27	; 0x1b
    478c:	00001e3d 	andeq	r1, r0, sp, lsr lr
    4790:	3a029e01 	bcc	abf9c <__Stack_Size+0xabb9c>
    4794:	12000000 	andne	r0, r0, #0	; 0x0
    4798:	00001d82 	andeq	r1, r0, r2, lsl #27
    479c:	3a029e01 	bcc	abfa8 <__Stack_Size+0xabba8>
    47a0:	00000000 	andeq	r0, r0, r0
    47a4:	01c50429 	biceq	r0, r5, r9, lsr #8
    47a8:	01220000 	teqeq	r2, r0
    47ac:	00001d50 	andeq	r1, r0, r0, asr sp
    47b0:	01030101 	tsteq	r3, r1, lsl #2
    47b4:	0800501c 	stmdaeq	r0, {r2, r3, r4, ip, lr}
    47b8:	08005038 	stmdaeq	r0, {r3, r4, r5, ip, lr}
    47bc:	067f5d01 	ldrbteq	r5, [pc], -r1, lsl #26
    47c0:	83230000 	teqhi	r3, #0	; 0x0
    47c4:	01000020 	tsteq	r0, r0, lsr #32
    47c8:	003a0300 	eorseq	r0, sl, r0, lsl #6
    47cc:	50010000 	andpl	r0, r1, r0
    47d0:	000e7f23 	andeq	r7, lr, r3, lsr #30
    47d4:	03000100 	movweq	r0, #256	; 0x100
    47d8:	000000a9 	andeq	r0, r0, r9, lsr #1
    47dc:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    47e0:	001f9e01 	andseq	r9, pc, r1, lsl #28
    47e4:	03220100 	teqeq	r2, #0	; 0x0
    47e8:	00503801 	subseq	r3, r0, r1, lsl #16
    47ec:	00505408 	subseq	r5, r0, r8, lsl #8
    47f0:	b45d0108 	ldrblt	r0, [sp], #-264
    47f4:	23000006 	movwcs	r0, #6	; 0x6
    47f8:	00001d0f 	andeq	r1, r0, pc, lsl #26
    47fc:	3a032101 	bcc	ccc08 <__Stack_Size+0xcc808>
    4800:	01000000 	tsteq	r0, r0
    4804:	0e7f2350 	mrceq	3, 3, r2, cr15, cr0, {2}
    4808:	21010000 	tstcs	r1, r0
    480c:	0000a903 	andeq	sl, r0, r3, lsl #18
    4810:	00510100 	subseq	r0, r1, r0, lsl #2
    4814:	1e680122 	powneep	f0, f0, f2
    4818:	44010000 	strmi	r0, [r1]
    481c:	50540103 	subspl	r0, r4, r3, lsl #2
    4820:	50700800 	rsbspl	r0, r0, r0, lsl #16
    4824:	5d010800 	stcpl	8, cr0, [r1]
    4828:	000006e9 	andeq	r0, r0, r9, ror #13
    482c:	001e2e23 	andseq	r2, lr, r3, lsr #28
    4830:	03430100 	movteq	r0, #12544	; 0x3100
    4834:	0000003a 	andeq	r0, r0, sl, lsr r0
    4838:	7f235001 	svcvc	0x00235001
    483c:	0100000e 	tsteq	r0, lr
    4840:	00a90343 	adceq	r0, r9, r3, asr #6
    4844:	51010000 	tstpl	r1, r0
    4848:	db012200 	blle	4d050 <__Stack_Size+0x4cc50>
    484c:	0100001c 	tsteq	r0, ip, lsl r0
    4850:	70010364 	andvc	r0, r1, r4, ror #6
    4854:	8c080050 	stchi	0, cr0, [r8], {80}
    4858:	01080050 	qaddeq	r0, r0, r8
    485c:	00071e5d 	andeq	r1, r7, sp, asr lr
    4860:	1d0f2300 	stcne	3, cr2, [pc]
    4864:	63010000 	movwvs	r0, #4096	; 0x1000
    4868:	00003a03 	andeq	r3, r0, r3, lsl #20
    486c:	23500100 	cmpcs	r0, #0	; 0x0
    4870:	00000e7f 	andeq	r0, r0, pc, ror lr
    4874:	a9036301 	stmdbge	r3, {r0, r8, r9, sp, lr}
    4878:	01000000 	tsteq	r0, r0
    487c:	01220051 	qsubeq	r0, r1, r2
    4880:	00001dc8 	andeq	r1, r0, r8, asr #27
    4884:	01038501 	tsteq	r3, r1, lsl #10
    4888:	0800508c 	stmdaeq	r0, {r2, r3, r7, ip, lr}
    488c:	080050a8 	stmdaeq	r0, {r3, r5, r7, ip, lr}
    4890:	07535d01 	ldrbeq	r5, [r3, -r1, lsl #26]
    4894:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
    4898:	0100001e 	tsteq	r0, lr, lsl r0
    489c:	003a0384 	eorseq	r0, sl, r4, lsl #7
    48a0:	50010000 	andpl	r0, r1, r0
    48a4:	000e7f23 	andeq	r7, lr, r3, lsr #30
    48a8:	03840100 	orreq	r0, r4, #0	; 0x0
    48ac:	000000a9 	andeq	r0, r0, r9, lsr #1
    48b0:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    48b4:	001e9601 	andseq	r9, lr, r1, lsl #12
    48b8:	039d0100 	orrseq	r0, sp, #0	; 0x0
    48bc:	0050a801 	subseq	sl, r0, r1, lsl #16
    48c0:	0050b408 	subseq	fp, r0, r8, lsl #8
    48c4:	7a5d0108 	bvc	1744cec <__Stack_Size+0x17448ec>
    48c8:	23000007 	movwcs	r0, #7	; 0x7
    48cc:	00000e7f 	andeq	r0, r0, pc, ror lr
    48d0:	a9039c01 	stmdbge	r3, {r0, sl, fp, ip, pc}
    48d4:	01000000 	tsteq	r0, r0
    48d8:	01220050 	qsubeq	r0, r0, r2
    48dc:	0000203f 	andeq	r2, r0, pc, lsr r0
    48e0:	0103ad01 	tsteq	r3, r1, lsl #26
    48e4:	080050b4 	stmdaeq	r0, {r2, r4, r5, r7, ip, lr}
    48e8:	080050c0 	stmdaeq	r0, {r6, r7, ip, lr}
    48ec:	07a15d01 	streq	r5, [r1, r1, lsl #26]!
    48f0:	7f230000 	svcvc	0x00230000
    48f4:	0100000e 	tsteq	r0, lr
    48f8:	00a903ac 	adceq	r0, r9, ip, lsr #7
    48fc:	50010000 	andpl	r0, r1, r0
    4900:	88012200 	stmdahi	r1, {r9, sp}
    4904:	0100001d 	tsteq	r0, sp, lsl r0
    4908:	c00103c2 	andgt	r0, r1, r2, asr #7
    490c:	cc080050 	stcgt	0, cr0, [r8], {80}
    4910:	01080050 	qaddeq	r0, r0, r8
    4914:	0007c85d 	andeq	ip, r7, sp, asr r8
    4918:	20742300 	rsbscs	r2, r4, r0, lsl #6
    491c:	c1010000 	tstgt	r1, r0
    4920:	00005303 	andeq	r5, r0, r3, lsl #6
    4924:	00500100 	subseq	r0, r0, r0, lsl #2
    4928:	0001d02a 	andeq	sp, r1, sl, lsr #32
    492c:	0050cc00 	subseq	ip, r0, r0, lsl #24
    4930:	00511008 	subseq	r1, r1, r8
    4934:	fc5d0108 	mrrc2	1, 0, r0, sp, cr8
    4938:	2b000007 	blcs	495c <__Stack_Size+0x455c>
    493c:	000001e3 	andeq	r0, r0, r3, ror #3
    4940:	00001be1 	andeq	r1, r0, r1, ror #23
    4944:	0001ef20 	andeq	lr, r1, r0, lsr #30
    4948:	001bf400 	andseq	pc, fp, r0, lsl #8
    494c:	01fb2000 	mvnseq	r2, r0
    4950:	1c1d0000 	ldcne	0, cr0, [sp], {0}
    4954:	071c0000 	ldreq	r0, [ip, -r0]
    4958:	00000002 	andeq	r0, r0, r2
    495c:	1f34012c 	svcne	0x0034012c
    4960:	11010000 	tstne	r1, r0
    4964:	51100104 	tstpl	r0, r4, lsl #2
    4968:	51200800 	teqpl	r0, r0, lsl #16
    496c:	5d010800 	stcpl	8, cr0, [r1]
    4970:	1cfa012d 	ldfnee	f0, [sl], #180
    4974:	25010000 	strcs	r0, [r1]
    4978:	00890104 	addeq	r0, r9, r4, lsl #2
    497c:	51200000 	teqpl	r0, r0
    4980:	51340800 	teqpl	r4, r0, lsl #16
    4984:	5d010800 	stcpl	8, cr0, [r1]
    4988:	00000849 	andeq	r0, r0, r9, asr #16
    498c:	00207c24 	eoreq	r7, r0, r4, lsr #24
    4990:	04240100 	strteq	r0, [r4], #-256
    4994:	00000053 	andeq	r0, r0, r3, asr r0
    4998:	00001c46 	andeq	r1, r0, r6, asr #24
    499c:	00106512 	andseq	r6, r0, r2, lsl r5
    49a0:	04260100 	strteq	r0, [r6], #-256
    49a4:	00000089 	andeq	r0, r0, r9, lsl #1
    49a8:	c5012200 	strgt	r2, [r1, #-512]
    49ac:	0100001c 	tsteq	r0, ip, lsl r0
    49b0:	34010448 	strcc	r0, [r1], #-1096
    49b4:	40080051 	andmi	r0, r8, r1, asr r0
    49b8:	01080051 	qaddeq	r0, r1, r8
    49bc:	0008705d 	andeq	r7, r8, sp, asr r0
    49c0:	207c2300 	rsbscs	r2, ip, r0, lsl #6
    49c4:	47010000 	strmi	r0, [r1, -r0]
    49c8:	00005304 	andeq	r5, r0, r4, lsl #6
    49cc:	00500100 	subseq	r0, r0, r0, lsl #2
    49d0:	00005d2e 	andeq	r5, r0, lr, lsr #26
    49d4:	00088000 	andeq	r8, r8, r0
    49d8:	00d42f00 	sbcseq	r2, r4, r0, lsl #30
    49dc:	000f0000 	andeq	r0, pc, r0
    49e0:	001fec21 	andseq	lr, pc, r1, lsr #24
    49e4:	916f0100 	cmnls	pc, r0, lsl #2
    49e8:	05000008 	streq	r0, [r0, #-8]
    49ec:	0063ec03 	rsbeq	lr, r3, r3, lsl #24
    49f0:	08703008 	ldmdaeq	r0!, {r3, ip, sp}^
    49f4:	5d2e0000 	stcpl	0, cr0, [lr]
    49f8:	a6000000 	strge	r0, [r0], -r0
    49fc:	2f000008 	svccs	0x00000008
    4a00:	000000d4 	ldrdeq	r0, [r0], -r4
    4a04:	a1210003 	teqge	r1, r3
    4a08:	01000020 	tsteq	r0, r0, lsr #32
    4a0c:	0008b770 	andeq	fp, r8, r0, ror r7
    4a10:	fc030500 	stc2	5, cr0, [r3], {0}
    4a14:	30080063 	andcc	r0, r8, r3, rrx
    4a18:	00000896 	muleq	r0, r6, r8
    4a1c:	0001eb00 	andeq	lr, r1, r0, lsl #22
    4a20:	e8000200 	stmda	r0, {r9}
    4a24:	04000013 	streq	r0, [r0], #-19
    4a28:	00000001 	andeq	r0, r0, r1
    4a2c:	20fd0100 	rscscs	r0, sp, r0, lsl #2
    4a30:	01e70000 	mvneq	r0, r0
    4a34:	51400000 	cmppl	r0, r0
    4a38:	51e40800 	mvnpl	r0, r0, lsl #16
    4a3c:	11e90800 	mvnne	r0, r0, lsl #16
    4a40:	04020000 	streq	r0, [r2]
    4a44:	00302205 	eorseq	r2, r0, r5, lsl #4
    4a48:	05020200 	streq	r0, [r2, #-512]
    4a4c:	0000004b 	andeq	r0, r0, fp, asr #32
    4a50:	c7060102 	strgt	r0, [r6, -r2, lsl #2]
    4a54:	03000000 	movweq	r0, #0	; 0x0
    4a58:	00323375 	eorseq	r3, r2, r5, ror r3
    4a5c:	00452702 	subeq	r2, r5, r2, lsl #14
    4a60:	04020000 	streq	r0, [r2]
    4a64:	00309c07 	eorseq	r9, r0, r7, lsl #24
    4a68:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4a6c:	0000014d 	andeq	r0, r0, sp, asr #2
    4a70:	00387503 	eorseq	r7, r8, r3, lsl #10
    4a74:	005d2902 	subseq	r2, sp, r2, lsl #18
    4a78:	01020000 	tsteq	r2, r0
    4a7c:	0000c508 	andeq	ip, r0, r8, lsl #10
    4a80:	00450400 	subeq	r0, r5, r0, lsl #8
    4a84:	64050000 	strvs	r0, [r5]
    4a88:	06000000 	streq	r0, [r0], -r0
    4a8c:	83390201 	teqhi	r9, #268435456	; 0x10000000
    4a90:	07000000 	streq	r0, [r0, -r0]
    4a94:	000015c2 	andeq	r1, r0, r2, asr #11
    4a98:	45530800 	ldrbmi	r0, [r3, #-2048]
    4a9c:	00010054 	andeq	r0, r1, r4, asr r0
    4aa0:	001f0709 	andseq	r0, pc, r9, lsl #14
    4aa4:	6e390200 	cdpvs	2, 3, cr0, cr9, cr0, {0}
    4aa8:	06000000 	streq	r0, [r0], -r0
    4aac:	a33b0201 	teqge	fp, #268435456	; 0x10000000
    4ab0:	07000000 	streq	r0, [r0, -r0]
    4ab4:	000007b8 	strheq	r0, [r0], -r8
    4ab8:	07d80700 	ldrbeq	r0, [r8, r0, lsl #14]
    4abc:	00010000 	andeq	r0, r1, r0
    4ac0:	00093f09 	andeq	r3, r9, r9, lsl #30
    4ac4:	8e3b0200 	cdphi	2, 3, cr0, cr11, cr0, {0}
    4ac8:	0a000000 	beq	4ad0 <__Stack_Size+0x46d0>
    4acc:	100b0704 	andne	r0, fp, r4, lsl #14
    4ad0:	f7020303 	undefined instruction 0xf7020303
    4ad4:	0c000000 	stceq	0, cr0, [r0], {0}
    4ad8:	00002123 	andeq	r2, r0, r3, lsr #2
    4adc:	64020403 	strvs	r0, [r2], #-1027
    4ae0:	02000000 	andeq	r0, r0, #0	; 0x0
    4ae4:	630c0023 	movwvs	r0, #49187	; 0xc023
    4ae8:	03000021 	movweq	r0, #33	; 0x21
    4aec:	00640205 	rsbeq	r0, r4, r5, lsl #4
    4af0:	23020000 	movwcs	r0, #8192	; 0x2000
    4af4:	41560d04 	cmpmi	r6, r4, lsl #26
    4af8:	0603004c 	streq	r0, [r3], -ip, asr #32
    4afc:	00006402 	andeq	r6, r0, r2, lsl #8
    4b00:	08230200 	stmdaeq	r3!, {r9}
    4b04:	0020f70c 	eoreq	pc, r0, ip, lsl #14
    4b08:	02070300 	andeq	r0, r7, #0	; 0x0
    4b0c:	00000069 	andeq	r0, r0, r9, rrx
    4b10:	000c2302 	andeq	r2, ip, r2, lsl #6
    4b14:	214b010e 	cmpcs	fp, lr, lsl #2
    4b18:	2c010000 	stccs	0, cr0, [r1], {0}
    4b1c:	00514001 	subseq	r4, r1, r1
    4b20:	00515c08 	subseq	r5, r1, r8, lsl #24
    4b24:	1c5d0108 	ldfnee	f0, [sp], {8}
    4b28:	0f000001 	svceq	0x00000001
    4b2c:	00002168 	andeq	r2, r0, r8, ror #2
    4b30:	003a2b01 	eorseq	r2, sl, r1, lsl #22
    4b34:	50010000 	andpl	r0, r1, r0
    4b38:	c2010e00 	andgt	r0, r1, #0	; 0x0
    4b3c:	01000020 	tsteq	r0, r0, lsr #32
    4b40:	515c0143 	cmppl	ip, r3, asr #2
    4b44:	51680800 	cmnpl	r8, r0, lsl #16
    4b48:	5d010800 	stcpl	8, cr0, [r1]
    4b4c:	00000141 	andeq	r0, r0, r1, asr #2
    4b50:	0020cd0f 	eoreq	ip, r0, pc, lsl #26
    4b54:	3a420100 	bcc	1084f5c <__Stack_Size+0x1084b5c>
    4b58:	01000000 	tsteq	r0, r0
    4b5c:	010e0050 	qaddeq	r0, r0, lr
    4b60:	00002128 	andeq	r2, r0, r8, lsr #2
    4b64:	68015601 	stmdavs	r1, {r0, r9, sl, ip, lr}
    4b68:	94080051 	strls	r0, [r8], #-81
    4b6c:	01080051 	qaddeq	r0, r1, r8
    4b70:	0001665d 	andeq	r6, r1, sp, asr r6
    4b74:	213b0f00 	teqcs	fp, r0, lsl #30
    4b78:	55010000 	strpl	r0, [r1]
    4b7c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4b80:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    4b84:	00217a01 	eoreq	r7, r1, r1, lsl #20
    4b88:	01710100 	cmneq	r1, r0, lsl #2
    4b8c:	08005194 	stmdaeq	r0, {r2, r4, r7, r8, ip, lr}
    4b90:	080051b0 	stmdaeq	r0, {r4, r5, r7, r8, ip, lr}
    4b94:	018b5d01 	orreq	r5, fp, r1, lsl #26
    4b98:	7f0f0000 	svcvc	0x000f0000
    4b9c:	0100000e 	tsteq	r0, lr
    4ba0:	0000a370 	andeq	sl, r0, r0, ror r3
    4ba4:	00500100 	subseq	r0, r0, r0, lsl #2
    4ba8:	20af0110 	adccs	r0, pc, r0, lsl r1
    4bac:	87010000 	strhi	r0, [r1, -r0]
    4bb0:	00003a01 	andeq	r3, r0, r1, lsl #20
    4bb4:	0051b000 	subseq	fp, r1, r0
    4bb8:	0051bc08 	subseq	fp, r1, r8, lsl #24
    4bbc:	115d0108 	cmpne	sp, r8, lsl #2
    4bc0:	0020d401 	eoreq	sp, r0, r1, lsl #8
    4bc4:	01970100 	orrseq	r0, r7, r0, lsl #2
    4bc8:	00000083 	andeq	r0, r0, r3, lsl #1
    4bcc:	080051bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip, lr}
    4bd0:	080051e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip, lr}
    4bd4:	ea125d01 	b	49bfe0 <__Stack_Size+0x49bbe0>
    4bd8:	01000020 	tsteq	r0, r0, lsr #32
    4bdc:	00005396 	muleq	r0, r6, r3
    4be0:	001c5900 	andseq	r5, ip, r0, lsl #18
    4be4:	1e5e1300 	cdpne	3, 5, cr1, cr14, cr0, {0}
    4be8:	98010000 	stmdals	r1, {}
    4bec:	0000003a 	andeq	r0, r0, sl, lsr r0
    4bf0:	00001c77 	andeq	r1, r0, r7, ror ip
    4bf4:	706d7414 	rsbvc	r7, sp, r4, lsl r4
    4bf8:	3a980100 	bcc	fe605000 <SCS_BASE+0x1e5f7000>
    4bfc:	15000000 	strne	r0, [r0]
    4c00:	00001065 	andeq	r1, r0, r5, rrx
    4c04:	00839901 	addeq	r9, r3, r1, lsl #18
    4c08:	00000000 	andeq	r0, r0, r0
    4c0c:	00002145 	andeq	r2, r0, r5, asr #2
    4c10:	150e0002 	strne	r0, [lr, #-2]
    4c14:	01040000 	tsteq	r4, r0
    4c18:	00000000 	andeq	r0, r0, r0
    4c1c:	00255d01 	eoreq	r5, r5, r1, lsl #26
    4c20:	0001e700 	andeq	lr, r1, r0, lsl #14
    4c24:	0051e400 	subseq	lr, r1, r0, lsl #8
    4c28:	005f6c08 	subseq	r6, pc, r8, lsl #24
    4c2c:	0012a608 	andseq	sl, r2, r8, lsl #12
    4c30:	05040200 	streq	r0, [r4, #-512]
    4c34:	00003022 	andeq	r3, r0, r2, lsr #32
    4c38:	4b050202 	blmi	145448 <__Stack_Size+0x145048>
    4c3c:	02000000 	andeq	r0, r0, #0	; 0x0
    4c40:	00c70601 	sbceq	r0, r7, r1, lsl #12
    4c44:	04020000 	streq	r0, [r2]
    4c48:	00309c07 	eorseq	r9, r0, r7, lsl #24
    4c4c:	31750300 	cmncc	r5, r0, lsl #6
    4c50:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    4c54:	0000004c 	andeq	r0, r0, ip, asr #32
    4c58:	4d070202 	sfmmi	f0, 4, [r7, #-8]
    4c5c:	03000001 	movweq	r0, #1	; 0x1
    4c60:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    4c64:	00005d29 	andeq	r5, r0, r9, lsr #26
    4c68:	08010200 	stmdaeq	r1, {r9}
    4c6c:	000000c5 	andeq	r0, r0, r5, asr #1
    4c70:	00004c04 	andeq	r4, r0, r4, lsl #24
    4c74:	02010500 	andeq	r0, r1, #0	; 0x0
    4c78:	00007e39 	andeq	r7, r0, r9, lsr lr
    4c7c:	15c20600 	strbne	r0, [r2, #1536]
    4c80:	07000000 	streq	r0, [r0, -r0]
    4c84:	00544553 	subseq	r4, r4, r3, asr r5
    4c88:	07080001 	streq	r0, [r8, -r1]
    4c8c:	0200001f 	andeq	r0, r0, #31	; 0x1f
    4c90:	00006939 	andeq	r6, r0, r9, lsr r9
    4c94:	1d010800 	stcne	8, cr0, [r1]
    4c98:	39020000 	stmdbcc	r2, {}
    4c9c:	00000069 	andeq	r0, r0, r9, rrx
    4ca0:	3b020105 	blcc	850bc <__Stack_Size+0x84cbc>
    4ca4:	000000a9 	andeq	r0, r0, r9, lsr #1
    4ca8:	0007b806 	andeq	fp, r7, r6, lsl #16
    4cac:	d8060000 	stmdale	r6, {}
    4cb0:	01000007 	tsteq	r0, r7
    4cb4:	093f0800 	ldmdbeq	pc!, {fp}
    4cb8:	3b020000 	blcc	84cc0 <__Stack_Size+0x848c0>
    4cbc:	00000094 	muleq	r0, r4, r0
    4cc0:	0a070409 	beq	1c5cec <__Stack_Size+0x1c58ec>
    4cc4:	020c0350 	andeq	r0, ip, #1073741825	; 0x40000001
    4cc8:	00000318 	andeq	r0, r0, r8, lsl r3
    4ccc:	3152430b 	cmpcc	r2, fp, lsl #6
    4cd0:	020d0300 	andeq	r0, sp, #0	; 0x0
    4cd4:	00000064 	andeq	r0, r0, r4, rrx
    4cd8:	0c002302 	stceq	3, cr2, [r0], {2}
    4cdc:	0000018a 	andeq	r0, r0, sl, lsl #3
    4ce0:	41020e03 	tstmi	r2, r3, lsl #28
    4ce4:	02000000 	andeq	r0, r0, #0	; 0x0
    4ce8:	430b0223 	movwmi	r0, #45603	; 0xb223
    4cec:	03003252 	movweq	r3, #594	; 0x252
    4cf0:	0064020f 	rsbeq	r0, r4, pc, lsl #4
    4cf4:	23020000 	movwcs	r0, #8192	; 0x2000
    4cf8:	01940c04 	orrseq	r0, r4, r4, lsl #24
    4cfc:	10030000 	andne	r0, r3, r0
    4d00:	00004102 	andeq	r4, r0, r2, lsl #2
    4d04:	06230200 	strteq	r0, [r3], -r0, lsl #4
    4d08:	0000330c 	andeq	r3, r0, ip, lsl #6
    4d0c:	02110300 	andseq	r0, r1, #0	; 0x0
    4d10:	00000064 	andeq	r0, r0, r4, rrx
    4d14:	0c082302 	stceq	3, cr2, [r8], {2}
    4d18:	0000005a 	andeq	r0, r0, sl, asr r0
    4d1c:	41021203 	tstmi	r2, r3, lsl #4
    4d20:	02000000 	andeq	r0, r0, #0	; 0x0
    4d24:	480c0a23 	stmdami	ip, {r0, r1, r5, r9, fp}
    4d28:	03000001 	movweq	r0, #1	; 0x1
    4d2c:	00640213 	rsbeq	r0, r4, r3, lsl r2
    4d30:	23020000 	movwcs	r0, #8192	; 0x2000
    4d34:	019e0c0c 	orrseq	r0, lr, ip, lsl #24
    4d38:	14030000 	strne	r0, [r3]
    4d3c:	00004102 	andeq	r4, r0, r2, lsl #2
    4d40:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    4d44:	0052530b 	subseq	r5, r2, fp, lsl #6
    4d48:	64021503 	strvs	r1, [r2], #-1283
    4d4c:	02000000 	andeq	r0, r0, #0	; 0x0
    4d50:	640c1023 	strvs	r1, [ip], #-35
    4d54:	03000000 	movweq	r0, #0	; 0x0
    4d58:	00410216 	subeq	r0, r1, r6, lsl r2
    4d5c:	23020000 	movwcs	r0, #8192	; 0x2000
    4d60:	47450b12 	smlaldmi	r0, r5, r2, fp
    4d64:	17030052 	smlsdne	r3, r2, r0, r0
    4d68:	00006402 	andeq	r6, r0, r2, lsl #8
    4d6c:	14230200 	strtne	r0, [r3], #-512
    4d70:	0001b50c 	andeq	fp, r1, ip, lsl #10
    4d74:	02180300 	andseq	r0, r8, #0	; 0x0
    4d78:	00000041 	andeq	r0, r0, r1, asr #32
    4d7c:	0c162302 	ldceq	3, cr2, [r6], {2}
    4d80:	00000027 	andeq	r0, r0, r7, lsr #32
    4d84:	64021903 	strvs	r1, [r2], #-2307
    4d88:	02000000 	andeq	r0, r0, #0	; 0x0
    4d8c:	bf0c1823 	svclt	0x000c1823
    4d90:	03000001 	movweq	r0, #1	; 0x1
    4d94:	0041021a 	subeq	r0, r1, sl, lsl r2
    4d98:	23020000 	movwcs	r0, #8192	; 0x2000
    4d9c:	002d0c1a 	eoreq	r0, sp, sl, lsl ip
    4da0:	1b030000 	blne	c4da8 <__Stack_Size+0xc49a8>
    4da4:	00006402 	andeq	r6, r0, r2, lsl #8
    4da8:	1c230200 	sfmne	f0, 4, [r3]
    4dac:	0001c90c 	andeq	ip, r1, ip, lsl #18
    4db0:	021c0300 	andseq	r0, ip, #0	; 0x0
    4db4:	00000041 	andeq	r0, r0, r1, asr #32
    4db8:	0c1e2302 	ldceq	3, cr2, [lr], {2}
    4dbc:	0000000c 	andeq	r0, r0, ip
    4dc0:	64021d03 	strvs	r1, [r2], #-3331
    4dc4:	02000000 	andeq	r0, r0, #0	; 0x0
    4dc8:	d30c2023 	movwle	r2, #49187	; 0xc023
    4dcc:	03000001 	movweq	r0, #1	; 0x1
    4dd0:	0041021e 	subeq	r0, r1, lr, lsl r2
    4dd4:	23020000 	movwcs	r0, #8192	; 0x2000
    4dd8:	4e430b22 	fmacdmi	d16, d3, d18
    4ddc:	1f030054 	svcne	0x00030054
    4de0:	00006402 	andeq	r6, r0, r2, lsl #8
    4de4:	24230200 	strtcs	r0, [r3], #-512
    4de8:	0001dd0c 	andeq	sp, r1, ip, lsl #26
    4dec:	02200300 	eoreq	r0, r0, #0	; 0x0
    4df0:	00000041 	andeq	r0, r0, r1, asr #32
    4df4:	0b262302 	bleq	98da04 <__Stack_Size+0x98d604>
    4df8:	00435350 	subeq	r5, r3, r0, asr r3
    4dfc:	64022103 	strvs	r2, [r2], #-259
    4e00:	02000000 	andeq	r0, r0, #0	; 0x0
    4e04:	a00c2823 	andge	r2, ip, r3, lsr #16
    4e08:	03000000 	movweq	r0, #0	; 0x0
    4e0c:	00410222 	subeq	r0, r1, r2, lsr #4
    4e10:	23020000 	movwcs	r0, #8192	; 0x2000
    4e14:	52410b2a 	subpl	r0, r1, #43008	; 0xa800
    4e18:	23030052 	movwcs	r0, #12370	; 0x3052
    4e1c:	00006402 	andeq	r6, r0, r2, lsl #8
    4e20:	2c230200 	sfmcs	f0, 4, [r3]
    4e24:	0000df0c 	andeq	sp, r0, ip, lsl #30
    4e28:	02240300 	eoreq	r0, r4, #0	; 0x0
    4e2c:	00000041 	andeq	r0, r0, r1, asr #32
    4e30:	0b2e2302 	bleq	b8da40 <__Stack_Size+0xb8d640>
    4e34:	00524352 	subseq	r4, r2, r2, asr r3
    4e38:	64022503 	strvs	r2, [r2], #-1283
    4e3c:	02000000 	andeq	r0, r0, #0	; 0x0
    4e40:	ea0c3023 	b	310ed4 <__Stack_Size+0x310ad4>
    4e44:	03000000 	movweq	r0, #0	; 0x0
    4e48:	00410226 	subeq	r0, r1, r6, lsr #4
    4e4c:	23020000 	movwcs	r0, #8192	; 0x2000
    4e50:	008c0c32 	addeq	r0, ip, r2, lsr ip
    4e54:	27030000 	strcs	r0, [r3, -r0]
    4e58:	00006402 	andeq	r6, r0, r2, lsl #8
    4e5c:	34230200 	strtcc	r0, [r3], #-512
    4e60:	0000f50c 	andeq	pc, r0, ip, lsl #10
    4e64:	02280300 	eoreq	r0, r8, #0	; 0x0
    4e68:	00000041 	andeq	r0, r0, r1, asr #32
    4e6c:	0c362302 	ldceq	3, cr2, [r6], #-8
    4e70:	00000091 	muleq	r0, r1, r0
    4e74:	64022903 	strvs	r2, [r2], #-2307
    4e78:	02000000 	andeq	r0, r0, #0	; 0x0
    4e7c:	000c3823 	andeq	r3, ip, r3, lsr #16
    4e80:	03000001 	movweq	r0, #1	; 0x1
    4e84:	0041022a 	subeq	r0, r1, sl, lsr #4
    4e88:	23020000 	movwcs	r0, #8192	; 0x2000
    4e8c:	00960c3a 	addseq	r0, r6, sl, lsr ip
    4e90:	2b030000 	blcs	c4e98 <__Stack_Size+0xc4a98>
    4e94:	00006402 	andeq	r6, r0, r2, lsl #8
    4e98:	3c230200 	sfmcc	f0, 4, [r3]
    4e9c:	00010b0c 	andeq	r0, r1, ip, lsl #22
    4ea0:	022c0300 	eoreq	r0, ip, #0	; 0x0
    4ea4:	00000041 	andeq	r0, r0, r1, asr #32
    4ea8:	0c3e2302 	ldceq	3, cr2, [lr], #-8
    4eac:	0000009b 	muleq	r0, fp, r0
    4eb0:	64022d03 	strvs	r2, [r2], #-3331
    4eb4:	02000000 	andeq	r0, r0, #0	; 0x0
    4eb8:	160c4023 	strne	r4, [ip], -r3, lsr #32
    4ebc:	03000001 	movweq	r0, #1	; 0x1
    4ec0:	0041022e 	subeq	r0, r1, lr, lsr #4
    4ec4:	23020000 	movwcs	r0, #8192	; 0x2000
    4ec8:	01600c42 	cmneq	r0, r2, asr #24
    4ecc:	2f030000 	svccs	0x00030000
    4ed0:	00006402 	andeq	r6, r0, r2, lsl #8
    4ed4:	44230200 	strtmi	r0, [r3], #-512
    4ed8:	0001210c 	andeq	r2, r1, ip, lsl #2
    4edc:	02300300 	eorseq	r0, r0, #0	; 0x0
    4ee0:	00000041 	andeq	r0, r0, r1, asr #32
    4ee4:	0b462302 	bleq	118daf4 <__Stack_Size+0x118d6f4>
    4ee8:	00524344 	subseq	r4, r2, r4, asr #6
    4eec:	64023103 	strvs	r3, [r2], #-259
    4ef0:	02000000 	andeq	r0, r0, #0	; 0x0
    4ef4:	2c0c4823 	stccs	8, cr4, [ip], {35}
    4ef8:	03000001 	movweq	r0, #1	; 0x1
    4efc:	00410232 	subeq	r0, r1, r2, lsr r2
    4f00:	23020000 	movwcs	r0, #8192	; 0x2000
    4f04:	02410c4a 	subeq	r0, r1, #18944	; 0x4a00
    4f08:	33030000 	movwcc	r0, #12288	; 0x3000
    4f0c:	00006402 	andeq	r6, r0, r2, lsl #8
    4f10:	4c230200 	sfmmi	f0, 4, [r3]
    4f14:	0001370c 	andeq	r3, r1, ip, lsl #14
    4f18:	02340300 	eorseq	r0, r4, #0	; 0x0
    4f1c:	00000041 	andeq	r0, r0, r1, asr #32
    4f20:	004e2302 	subeq	r2, lr, r2, lsl #6
    4f24:	0024400d 	eoreq	r4, r4, sp
    4f28:	02350300 	eorseq	r0, r5, #0	; 0x0
    4f2c:	000000b7 	strheq	r0, [r0], -r7
    4f30:	1c040a0e 	stcne	10, cr0, [r4], {14}
    4f34:	00000373 	andeq	r0, r0, r3, ror r3
    4f38:	0021f90f 	eoreq	pc, r1, pc, lsl #18
    4f3c:	411d0400 	tstmi	sp, r0, lsl #8
    4f40:	02000000 	andeq	r0, r0, #0	; 0x0
    4f44:	a30f0023 	movwge	r0, #61475	; 0xf023
    4f48:	04000027 	streq	r0, [r0], #-39
    4f4c:	0000411e 	andeq	r4, r0, lr, lsl r1
    4f50:	02230200 	eoreq	r0, r3, #0	; 0x0
    4f54:	0029270f 	eoreq	r2, r9, pc, lsl #14
    4f58:	411f0400 	tstmi	pc, r0, lsl #8
    4f5c:	02000000 	andeq	r0, r0, #0	; 0x0
    4f60:	c80f0423 	stmdagt	pc, {r0, r1, r5, sl}
    4f64:	04000024 	streq	r0, [r0], #-36
    4f68:	00004120 	andeq	r4, r0, r0, lsr #2
    4f6c:	06230200 	strteq	r0, [r3], -r0, lsl #4
    4f70:	0026fb0f 	eoreq	pc, r6, pc, lsl #22
    4f74:	53210400 	teqpl	r1, #0	; 0x0
    4f78:	02000000 	andeq	r0, r0, #0	; 0x0
    4f7c:	08000823 	stmdaeq	r0, {r0, r1, r5, fp}
    4f80:	00002b7b 	andeq	r2, r0, fp, ror fp
    4f84:	03242204 	teqeq	r4, #1073741824	; 0x40000000
    4f88:	100e0000 	andne	r0, lr, r0
    4f8c:	03f72604 	mvnseq	r2, #4194304	; 0x400000
    4f90:	aa0f0000 	bge	3c4f98 <__Stack_Size+0x3c4b98>
    4f94:	04000029 	streq	r0, [r0], #-41
    4f98:	00004127 	andeq	r4, r0, r7, lsr #2
    4f9c:	00230200 	eoreq	r0, r3, r0, lsl #4
    4fa0:	0024da0f 	eoreq	sp, r4, pc, lsl #20
    4fa4:	41280400 	teqmi	r8, r0, lsl #8
    4fa8:	02000000 	andeq	r0, r0, #0	; 0x0
    4fac:	7b0f0223 	blvc	3c5840 <__Stack_Size+0x3c5440>
    4fb0:	0400002a 	streq	r0, [r0], #-42
    4fb4:	00004129 	andeq	r4, r0, r9, lsr #2
    4fb8:	04230200 	strteq	r0, [r3], #-512
    4fbc:	0024ab0f 	eoreq	sl, r4, pc, lsl #22
    4fc0:	412a0400 	teqmi	sl, r0, lsl #8
    4fc4:	02000000 	andeq	r0, r0, #0	; 0x0
    4fc8:	4e0f0623 	cfmadd32mi	mvax1, mvfx0, mvfx15, mvfx3
    4fcc:	04000022 	streq	r0, [r0], #-34
    4fd0:	0000412b 	andeq	r4, r0, fp, lsr #2
    4fd4:	08230200 	stmdaeq	r3!, {r9}
    4fd8:	0027240f 	eoreq	r2, r7, pc, lsl #8
    4fdc:	412c0400 	teqmi	ip, r0, lsl #8
    4fe0:	02000000 	andeq	r0, r0, #0	; 0x0
    4fe4:	b90f0a23 	stmdblt	pc, {r0, r1, r5, r9, fp}
    4fe8:	04000023 	streq	r0, [r0], #-35
    4fec:	0000412d 	andeq	r4, r0, sp, lsr #2
    4ff0:	0c230200 	sfmeq	f0, 4, [r3]
    4ff4:	00286a0f 	eoreq	r6, r8, pc, lsl #20
    4ff8:	412e0400 	teqmi	lr, r0, lsl #8
    4ffc:	02000000 	andeq	r0, r0, #0	; 0x0
    5000:	08000e23 	stmdaeq	r0, {r0, r1, r5, r9, sl, fp}
    5004:	0000223c 	andeq	r2, r0, ip, lsr r2
    5008:	037e2f04 	cmneq	lr, #16	; 0x10
    500c:	0a0e0000 	beq	385014 <__Stack_Size+0x384c14>
    5010:	04513304 	ldrbeq	r3, [r1], #-772
    5014:	cc0f0000 	stcgt	0, cr0, [pc], {0}
    5018:	04000028 	streq	r0, [r0], #-40
    501c:	00004134 	andeq	r4, r0, r4, lsr r1
    5020:	00230200 	eoreq	r0, r3, r0, lsl #4
    5024:	0029d20f 	eoreq	sp, r9, pc, lsl #4
    5028:	41350400 	teqmi	r5, r0, lsl #8
    502c:	02000000 	andeq	r0, r0, #0	; 0x0
    5030:	620f0223 	andvs	r0, pc, #805306370	; 0x30000002
    5034:	04000029 	streq	r0, [r0], #-41
    5038:	00004136 	andeq	r4, r0, r6, lsr r1
    503c:	04230200 	strteq	r0, [r3], #-512
    5040:	0026550f 	eoreq	r5, r6, pc, lsl #10
    5044:	41370400 	teqmi	r7, r0, lsl #8
    5048:	02000000 	andeq	r0, r0, #0	; 0x0
    504c:	d80f0623 	stmdale	pc, {r0, r1, r5, r9, sl}
    5050:	0400002b 	streq	r0, [r0], #-43
    5054:	00004138 	andeq	r4, r0, r8, lsr r1
    5058:	08230200 	stmdaeq	r3!, {r9}
    505c:	22a20800 	adccs	r0, r2, #0	; 0x0
    5060:	39040000 	stmdbcc	r4, {}
    5064:	00000402 	andeq	r0, r0, r2, lsl #8
    5068:	3d040e0e 	stccc	14, cr0, [r4, #-56]
    506c:	000004c7 	andeq	r0, r0, r7, asr #9
    5070:	0029c40f 	eoreq	ip, r9, pc, lsl #8
    5074:	413e0400 	teqmi	lr, r0, lsl #8
    5078:	02000000 	andeq	r0, r0, #0	; 0x0
    507c:	2b0f0023 	blcs	3c5110 <__Stack_Size+0x3c4d10>
    5080:	04000024 	streq	r0, [r0], #-36
    5084:	0000413f 	andeq	r4, r0, pc, lsr r1
    5088:	02230200 	eoreq	r0, r3, #0	; 0x0
    508c:	00261a0f 	eoreq	r1, r6, pc, lsl #20
    5090:	41400400 	cmpmi	r0, r0, lsl #8
    5094:	02000000 	andeq	r0, r0, #0	; 0x0
    5098:	da0f0423 	ble	3c612c <__Stack_Size+0x3c5d2c>
    509c:	0400002a 	streq	r0, [r0], #-42
    50a0:	00004141 	andeq	r4, r0, r1, asr #2
    50a4:	06230200 	strteq	r0, [r3], -r0, lsl #4
    50a8:	00271a0f 	eoreq	r1, r7, pc, lsl #20
    50ac:	41420400 	cmpmi	r2, r0, lsl #8
    50b0:	02000000 	andeq	r0, r0, #0	; 0x0
    50b4:	c10f0823 	tstgt	pc, r3, lsr #16
    50b8:	04000025 	streq	r0, [r0], #-37
    50bc:	00004143 	andeq	r4, r0, r3, asr #2
    50c0:	0a230200 	beq	8c58c8 <__Stack_Size+0x8c54c8>
    50c4:	002a550f 	eoreq	r5, sl, pc, lsl #10
    50c8:	41440400 	cmpmi	r4, r0, lsl #8
    50cc:	02000000 	andeq	r0, r0, #0	; 0x0
    50d0:	08000c23 	stmdaeq	r0, {r0, r1, r5, sl, fp}
    50d4:	000026ac 	andeq	r2, r0, ip, lsr #13
    50d8:	045c4504 	ldrbeq	r4, [ip], #-1284
    50dc:	01100000 	tsteq	r0, r0
    50e0:	0000287b 	andeq	r2, r0, fp, ror r8
    50e4:	0104b301 	tsteq	r4, r1, lsl #6
    50e8:	00051e01 	andeq	r1, r5, r1, lsl #28
    50ec:	23e31100 	mvncs	r1, #0	; 0x0
    50f0:	b1010000 	tstlt	r1, r0
    50f4:	00051e04 	andeq	r1, r5, r4, lsl #28
    50f8:	22d71100 	sbcscs	r1, r7, #0	; 0x0
    50fc:	b1010000 	tstlt	r1, r0
    5100:	00004104 	andeq	r4, r0, r4, lsl #2
    5104:	2b591100 	blcs	164950c <__Stack_Size+0x164910c>
    5108:	b1010000 	tstlt	r1, r0
    510c:	00004104 	andeq	r4, r0, r4, lsl #2
    5110:	269f1100 	ldrcs	r1, [pc], r0, lsl #2
    5114:	b2010000 	andlt	r0, r1, #0	; 0x0
    5118:	00004104 	andeq	r4, r0, r4, lsl #2
    511c:	23c91200 	biccs	r1, r9, #0	; 0x0
    5120:	b4010000 	strlt	r0, [r1]
    5124:	00004104 	andeq	r4, r0, r4, lsl #2
    5128:	04130000 	ldreq	r0, [r3]
    512c:	00000318 	andeq	r0, r0, r8, lsl r3
    5130:	2bff0110 	blcs	fffc5578 <SCS_BASE+0x1ffb7578>
    5134:	19010000 	stmdbne	r1, {}
    5138:	58010105 	stmdapl	r1, {r0, r2, r8}
    513c:	11000005 	tstne	r0, r5
    5140:	000023e3 	andeq	r2, r0, r3, ror #7
    5144:	1e051801 	cdpne	8, 0, cr1, cr5, cr1, {0}
    5148:	11000005 	tstne	r0, r5
    514c:	000022b4 	strheq	r2, [r0], -r4
    5150:	41051801 	tstmi	r5, r1, lsl #16
    5154:	12000000 	andne	r0, r0, #0	; 0x0
    5158:	000023c9 	andeq	r2, r0, r9, asr #7
    515c:	41051a01 	tstmi	r5, r1, lsl #20
    5160:	00000000 	andeq	r0, r0, r0
    5164:	00228414 	eoreq	r8, r2, r4, lsl r4
    5168:	0c1d0100 	ldfeqs	f0, [sp], {0}
    516c:	05bb0101 	ldreq	r0, [fp, #257]!
    5170:	e3110000 	tst	r1, #0	; 0x0
    5174:	01000023 	tsteq	r0, r3, lsr #32
    5178:	051e0c1b 	ldreq	r0, [lr, #-3099]
    517c:	d2110000 	andsle	r0, r1, #0	; 0x0
    5180:	01000029 	tsteq	r0, r9, lsr #32
    5184:	00410c1b 	subeq	r0, r1, fp, lsl ip
    5188:	62110000 	andsvs	r0, r1, #0	; 0x0
    518c:	01000029 	tsteq	r0, r9, lsr #32
    5190:	00410c1b 	subeq	r0, r1, fp, lsl ip
    5194:	d8110000 	ldmdale	r1, {}
    5198:	0100002b 	tsteq	r0, fp, lsr #32
    519c:	00410c1c 	subeq	r0, r1, ip, lsl ip
    51a0:	ba120000 	blt	4851a8 <__Stack_Size+0x484da8>
    51a4:	01000028 	tsteq	r0, r8, lsr #32
    51a8:	00410c1e 	subeq	r0, r1, lr, lsl ip
    51ac:	92120000 	andsls	r0, r2, #0	; 0x0
    51b0:	01000025 	tsteq	r0, r5, lsr #32
    51b4:	00410c1e 	subeq	r0, r1, lr, lsl ip
    51b8:	74150000 	ldrvc	r0, [r5]
    51bc:	0100706d 	tsteq	r0, sp, rrx
    51c0:	00410c1e 	subeq	r0, r1, lr, lsl ip
    51c4:	14000000 	strne	r0, [r0]
    51c8:	00002470 	andeq	r2, r0, r0, ror r4
    51cc:	010bef01 	tsteq	fp, r1, lsl #30
    51d0:	00061201 	andeq	r1, r6, r1, lsl #4
    51d4:	23e31100 	mvncs	r1, #0	; 0x0
    51d8:	ed010000 	stc	0, cr0, [r1]
    51dc:	00051e0b 	andeq	r1, r5, fp, lsl #28
    51e0:	29d21100 	ldmibcs	r2, {r8, ip}^
    51e4:	ed010000 	stc	0, cr0, [r1]
    51e8:	0000410b 	andeq	r4, r0, fp, lsl #2
    51ec:	29621100 	stmdbcs	r2!, {r8, ip}^
    51f0:	ed010000 	stc	0, cr0, [r1]
    51f4:	0000410b 	andeq	r4, r0, fp, lsl #2
    51f8:	2bd81100 	blcs	ff609600 <SCS_BASE+0x1f5fb600>
    51fc:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    5200:	0000410b 	andeq	r4, r0, fp, lsl #2
    5204:	28ba1200 	ldmcs	sl!, {r9, ip}
    5208:	f0010000 	undefined instruction 0xf0010000
    520c:	0000410b 	andeq	r4, r0, fp, lsl #2
    5210:	25921200 	ldrcs	r1, [r2, #512]
    5214:	f0010000 	undefined instruction 0xf0010000
    5218:	0000410b 	andeq	r4, r0, fp, lsl #2
    521c:	01100000 	tsteq	r0, r0
    5220:	00002932 	andeq	r2, r0, r2, lsr r9
    5224:	010a6b01 	tsteq	sl, r1, lsl #22
    5228:	00063a01 	andeq	r3, r6, r1, lsl #20
    522c:	23e31100 	mvncs	r1, #0	; 0x0
    5230:	6a010000 	bvs	45238 <__Stack_Size+0x44e38>
    5234:	00051e0a 	andeq	r1, r5, sl, lsl #28
    5238:	28a01100 	stmiacs	r0!, {r8, ip}
    523c:	6a010000 	bvs	45244 <__Stack_Size+0x44e44>
    5240:	0000410a 	andeq	r4, r0, sl, lsl #2
    5244:	01100000 	tsteq	r0, r0
    5248:	000026e7 	andeq	r2, r0, r7, ror #13
    524c:	010a8701 	tsteq	sl, r1, lsl #14
    5250:	00066201 	andeq	r6, r6, r1, lsl #4
    5254:	23e31100 	mvncs	r1, #0	; 0x0
    5258:	86010000 	strhi	r0, [r1], -r0
    525c:	00051e0a 	andeq	r1, r5, sl, lsl #28
    5260:	28a01100 	stmiacs	r0!, {r8, ip}
    5264:	86010000 	strhi	r0, [r1], -r0
    5268:	0000410a 	andeq	r4, r0, sl, lsl #2
    526c:	98140000 	ldmdals	r4, {}
    5270:	01000027 	tsteq	r0, r7, lsr #32
    5274:	01010c4d 	tsteq	r1, sp, asr #24
    5278:	000006c5 	andeq	r0, r0, r5, asr #13
    527c:	0023e311 	eoreq	lr, r3, r1, lsl r3
    5280:	0c4b0100 	stfeqe	f0, [fp], {0}
    5284:	0000051e 	andeq	r0, r0, lr, lsl r5
    5288:	0029d211 	eoreq	sp, r9, r1, lsl r2
    528c:	0c4b0100 	stfeqe	f0, [fp], {0}
    5290:	00000041 	andeq	r0, r0, r1, asr #32
    5294:	00296211 	eoreq	r6, r9, r1, lsl r2
    5298:	0c4b0100 	stfeqe	f0, [fp], {0}
    529c:	00000041 	andeq	r0, r0, r1, asr #32
    52a0:	002bd811 	eoreq	sp, fp, r1, lsl r8
    52a4:	0c4c0100 	stfeqe	f0, [ip], {0}
    52a8:	00000041 	andeq	r0, r0, r1, asr #32
    52ac:	0028c312 	eoreq	ip, r8, r2, lsl r3
    52b0:	0c4e0100 	stfeqe	f0, [lr], {0}
    52b4:	00000041 	andeq	r0, r0, r1, asr #32
    52b8:	00259212 	eoreq	r9, r5, r2, lsl r2
    52bc:	0c4e0100 	stfeqe	f0, [lr], {0}
    52c0:	00000041 	andeq	r0, r0, r1, asr #32
    52c4:	706d7415 	rsbvc	r7, sp, r5, lsl r4
    52c8:	0c4e0100 	stfeqe	f0, [lr], {0}
    52cc:	00000041 	andeq	r0, r0, r1, asr #32
    52d0:	4e011000 	cdpmi	0, 0, cr1, cr1, cr0, {0}
    52d4:	01000029 	tsteq	r0, r9, lsr #32
    52d8:	01010aa3 	smlatbeq	r1, r3, sl, r0
    52dc:	000006ed 	andeq	r0, r0, sp, ror #13
    52e0:	0023e311 	eoreq	lr, r3, r1, lsl r3
    52e4:	0aa20100 	beq	fe8856ec <SCS_BASE+0x1e8776ec>
    52e8:	0000051e 	andeq	r0, r0, lr, lsl r5
    52ec:	0028a011 	eoreq	sl, r8, r1, lsl r0
    52f0:	0aa20100 	beq	fe8856f8 <SCS_BASE+0x1e8776f8>
    52f4:	00000041 	andeq	r0, r0, r1, asr #32
    52f8:	2acf1400 	bcs	ff3ca300 <SCS_BASE+0x1f3bc300>
    52fc:	7c010000 	stcvc	0, cr0, [r1], {0}
    5300:	5001010c 	andpl	r0, r1, ip, lsl #2
    5304:	11000007 	tstne	r0, r7
    5308:	000023e3 	andeq	r2, r0, r3, ror #7
    530c:	1e0c7a01 	fmacsne	s14, s24, s2
    5310:	11000005 	tstne	r0, r5
    5314:	000029d2 	ldrdeq	r2, [r0], -r2
    5318:	410c7a01 	tstmi	ip, r1, lsl #20
    531c:	11000000 	tstne	r0, r0
    5320:	00002962 	andeq	r2, r0, r2, ror #18
    5324:	410c7a01 	tstmi	ip, r1, lsl #20
    5328:	11000000 	tstne	r0, r0
    532c:	00002bd8 	ldrdeq	r2, [r0], -r8
    5330:	410c7b01 	tstmi	ip, r1, lsl #22
    5334:	12000000 	andne	r0, r0, #0	; 0x0
    5338:	000028c3 	andeq	r2, r0, r3, asr #17
    533c:	410c7d01 	tstmi	ip, r1, lsl #26
    5340:	12000000 	andne	r0, r0, #0	; 0x0
    5344:	00002592 	muleq	r0, r2, r5
    5348:	410c7d01 	tstmi	ip, r1, lsl #26
    534c:	15000000 	strne	r0, [r0]
    5350:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5354:	410c7d01 	tstmi	ip, r1, lsl #26
    5358:	00000000 	andeq	r0, r0, r0
    535c:	24090110 	strcs	r0, [r9], #-272
    5360:	bf010000 	svclt	0x00010000
    5364:	7801010a 	stmdavc	r1, {r1, r3, r8}
    5368:	11000007 	tstne	r0, r7
    536c:	000023e3 	andeq	r2, r0, r3, ror #7
    5370:	1e0abe01 	cdpne	14, 0, cr11, cr10, cr1, {0}
    5374:	11000005 	tstne	r0, r5
    5378:	000028a0 	andeq	r2, r0, r0, lsr #17
    537c:	410abe01 	tstmi	sl, r1, lsl #28
    5380:	00000000 	andeq	r0, r0, r0
    5384:	274d0116 	smlaldcs	r0, sp, r6, r1
    5388:	c7010000 	strgt	r0, [r1, -r0]
    538c:	0051e401 	subseq	lr, r1, r1, lsl #8
    5390:	00523808 	subseq	r3, r2, r8, lsl #16
    5394:	001c9508 	andseq	r9, ip, r8, lsl #10
    5398:	0007b000 	andeq	fp, r7, r0
    539c:	23e31700 	mvncs	r1, #0	; 0x0
    53a0:	c6010000 	strgt	r0, [r1], -r0
    53a4:	0000051e 	andeq	r0, r0, lr, lsl r5
    53a8:	00001cb4 	strheq	r1, [r0], -r4
    53ac:	0025eb17 	eoreq	lr, r5, r7, lsl fp
    53b0:	b0c60100 	sbclt	r0, r6, r0, lsl #2
    53b4:	d3000007 	movwle	r0, #7	; 0x7
    53b8:	0000001c 	andeq	r0, r0, ip, lsl r0
    53bc:	03730413 	cmneq	r3, #318767104	; 0x13000000
    53c0:	01160000 	tsteq	r6, r0
    53c4:	00002378 	andeq	r2, r0, r8, ror r3
    53c8:	3801ee01 	stmdacc	r1, {r0, r9, sl, fp, sp, lr, pc}
    53cc:	e8080052 	stmda	r8, {r1, r4, r6}
    53d0:	f1080052 	cps	#18
    53d4:	1b00001c 	blne	544c <__Stack_Size+0x504c>
    53d8:	17000008 	strne	r0, [r0, -r8]
    53dc:	000023e3 	andeq	r2, r0, r3, ror #7
    53e0:	051eed01 	ldreq	lr, [lr, #-3329]
    53e4:	1d1c0000 	ldcne	0, cr0, [ip]
    53e8:	33170000 	tstcc	r7, #0	; 0x0
    53ec:	01000028 	tsteq	r0, r8, lsr #32
    53f0:	00081bed 	andeq	r1, r8, sp, ror #23
    53f4:	001d3b00 	andseq	r3, sp, r0, lsl #22
    53f8:	298a1800 	stmibcs	sl, {fp, ip}
    53fc:	ef010000 	svc	0x00010000
    5400:	00000041 	andeq	r0, r0, r1, asr #32
    5404:	00001d59 	andeq	r1, r0, r9, asr sp
    5408:	00259218 	eoreq	r9, r5, r8, lsl r2
    540c:	41ef0100 	mvnmi	r0, r0, lsl #2
    5410:	77000000 	strvc	r0, [r0, -r0]
    5414:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    5418:	00002ba3 	andeq	r2, r0, r3, lsr #23
    541c:	0041ef01 	subeq	lr, r1, r1, lsl #30
    5420:	1dcc0000 	stclne	0, cr0, [ip]
    5424:	13000000 	movwne	r0, #0	; 0x0
    5428:	0003f704 	andeq	pc, r3, r4, lsl #14
    542c:	4c011900 	stcmi	9, cr1, [r1], {0}
    5430:	01000024 	tsteq	r0, r4, lsr #32
    5434:	e8010149 	stmda	r1, {r0, r3, r6, r8}
    5438:	a0080052 	andge	r0, r8, r2, asr r0
    543c:	00080053 	andeq	r0, r8, r3, asr r0
    5440:	8c00001e 	stchi	0, cr0, [r0], {30}
    5444:	1a000008 	bne	546c <__Stack_Size+0x506c>
    5448:	000023e3 	andeq	r2, r0, r3, ror #7
    544c:	1e014801 	cdpne	8, 0, cr4, cr1, cr1, {0}
    5450:	2b000005 	blcs	546c <__Stack_Size+0x506c>
    5454:	1a00001e 	bne	54d4 <__Stack_Size+0x50d4>
    5458:	00002833 	andeq	r2, r0, r3, lsr r8
    545c:	1b014801 	blne	57468 <__Stack_Size+0x57068>
    5460:	4a000008 	bmi	5488 <__Stack_Size+0x5088>
    5464:	1b00001e 	blne	54e4 <__Stack_Size+0x50e4>
    5468:	0000298a 	andeq	r2, r0, sl, lsl #19
    546c:	41014a01 	tstmi	r1, r1, lsl #20
    5470:	68000000 	stmdavs	r0, {}
    5474:	1b00001e 	blne	54f4 <__Stack_Size+0x50f4>
    5478:	00002592 	muleq	r0, r2, r5
    547c:	41014a01 	tstmi	r1, r1, lsl #20
    5480:	91000000 	tstls	r0, r0
    5484:	1b00001e 	blne	5504 <__Stack_Size+0x5104>
    5488:	00002ba3 	andeq	r2, r0, r3, lsr #23
    548c:	41014a01 	tstmi	r1, r1, lsl #20
    5490:	db000000 	blle	5498 <__Stack_Size+0x5098>
    5494:	0000001e 	andeq	r0, r0, lr, lsl r0
    5498:	2ae70119 	bcs	ff9c5904 <SCS_BASE+0x1f9b7904>
    549c:	a5010000 	strge	r0, [r1]
    54a0:	53a00101 	movpl	r0, #1073741824	; 0x40000000
    54a4:	54540800 	ldrbpl	r0, [r4], #-2048
    54a8:	1f0f0800 	svcne	0x000f0800
    54ac:	08f70000 	ldmeq	r7!, {}^
    54b0:	e31a0000 	tst	sl, #0	; 0x0
    54b4:	01000023 	tsteq	r0, r3, lsr #32
    54b8:	051e01a4 	ldreq	r0, [lr, #-420]
    54bc:	1f3a0000 	svcne	0x003a0000
    54c0:	331a0000 	tstcc	sl, #0	; 0x0
    54c4:	01000028 	tsteq	r0, r8, lsr #32
    54c8:	081b01a4 	ldmdaeq	fp, {r2, r5, r7, r8}
    54cc:	1f590000 	svcne	0x00590000
    54d0:	8a1b0000 	bhi	6c54d8 <__Stack_Size+0x6c50d8>
    54d4:	01000029 	tsteq	r0, r9, lsr #32
    54d8:	004101a6 	subeq	r0, r1, r6, lsr #3
    54dc:	1f770000 	svcne	0x00770000
    54e0:	921b0000 	andsls	r0, fp, #0	; 0x0
    54e4:	01000025 	tsteq	r0, r5, lsr #32
    54e8:	004101a6 	subeq	r0, r1, r6, lsr #3
    54ec:	1f950000 	svcne	0x00950000
    54f0:	a31b0000 	tstge	fp, #0	; 0x0
    54f4:	0100002b 	tsteq	r0, fp, lsr #32
    54f8:	004101a6 	subeq	r0, r1, r6, lsr #3
    54fc:	1fdf0000 	svcne	0x00df0000
    5500:	19000000 	stmdbne	r0, {}
    5504:	00280401 	eoreq	r0, r8, r1, lsl #8
    5508:	02010100 	andeq	r0, r1, #0	; 0x0
    550c:	00545401 	subseq	r5, r4, r1, lsl #8
    5510:	0054e808 	subseq	lr, r4, r8, lsl #16
    5514:	00201308 	eoreq	r1, r0, r8, lsl #6
    5518:	00096200 	andeq	r6, r9, r0, lsl #4
    551c:	23e31a00 	mvncs	r1, #0	; 0x0
    5520:	00010000 	andeq	r0, r1, r0
    5524:	00051e02 	andeq	r1, r5, r2, lsl #28
    5528:	00203e00 	eoreq	r3, r0, r0, lsl #28
    552c:	28331a00 	ldmdacs	r3!, {r9, fp, ip}
    5530:	00010000 	andeq	r0, r1, r0
    5534:	00081b02 	andeq	r1, r8, r2, lsl #22
    5538:	00205d00 	eoreq	r5, r0, r0, lsl #26
    553c:	298a1b00 	stmibcs	sl, {r8, r9, fp, ip}
    5540:	02010000 	andeq	r0, r1, #0	; 0x0
    5544:	00004102 	andeq	r4, r0, r2, lsl #2
    5548:	00207b00 	eoreq	r7, r0, r0, lsl #22
    554c:	25921b00 	ldrcs	r1, [r2, #2816]
    5550:	02010000 	andeq	r0, r1, #0	; 0x0
    5554:	00004102 	andeq	r4, r0, r2, lsl #2
    5558:	0020a400 	eoreq	sl, r0, r0, lsl #8
    555c:	2ba31b00 	blcs	fe8cc164 <SCS_BASE+0x1e8be164>
    5560:	02010000 	andeq	r0, r1, #0	; 0x0
    5564:	00004102 	andeq	r4, r0, r2, lsl #2
    5568:	0020d900 	eoreq	sp, r0, r0, lsl #18
    556c:	01190000 	tsteq	r9, r0
    5570:	00002bcd 	andeq	r2, r0, sp, asr #23
    5574:	01024a01 	tsteq	r2, r1, lsl #20
    5578:	080054e8 	stmdaeq	r0, {r3, r5, r6, r7, sl, ip, lr}
    557c:	08005654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip, lr}
    5580:	00002102 	andeq	r2, r0, r2, lsl #2
    5584:	00000b28 	andeq	r0, r0, r8, lsr #22
    5588:	0023e31a 	eoreq	lr, r3, sl, lsl r3
    558c:	02490100 	subeq	r0, r9, #0	; 0x0
    5590:	0000051e 	andeq	r0, r0, lr, lsl r5
    5594:	00002121 	andeq	r2, r0, r1, lsr #2
    5598:	0027871a 	eoreq	r8, r7, sl, lsl r7
    559c:	02490100 	subeq	r0, r9, #0	; 0x0
    55a0:	00000b28 	andeq	r0, r0, r8, lsr #22
    55a4:	0000213f 	andeq	r2, r0, pc, lsr r1
    55a8:	0005bb1c 	andeq	fp, r5, ip, lsl fp
    55ac:	0000f800 	andeq	pc, r0, r0, lsl #16
    55b0:	02560100 	subseq	r0, r6, #0	; 0x0
    55b4:	000009d9 	ldrdeq	r0, [r0], -r9
    55b8:	0005ed1d 	andeq	lr, r5, sp, lsl sp
    55bc:	05e11d00 	strbeq	r1, [r1, #3328]!
    55c0:	d51d0000 	ldrle	r0, [sp]
    55c4:	1d000005 	stcne	0, cr0, [r0, #-20]
    55c8:	000005c9 	andeq	r0, r0, r9, asr #11
    55cc:	0001181e 	andeq	r1, r1, lr, lsl r8
    55d0:	05f91f00 	ldrbeq	r1, [r9, #3840]!
    55d4:	215d0000 	cmpcs	sp, r0
    55d8:	051f0000 	ldreq	r0, [pc, #0]	; 55e0 <__Stack_Size+0x51e0>
    55dc:	70000006 	andvc	r0, r0, r6
    55e0:	00000021 	andeq	r0, r0, r1, lsr #32
    55e4:	06122000 	ldreq	r2, [r2], -r0
    55e8:	552e0000 	strpl	r0, [lr]!
    55ec:	01380800 	teqeq	r8, r0, lsl #16
    55f0:	5b010000 	blpl	455f8 <__Stack_Size+0x451f8>
    55f4:	0009f802 	andeq	pc, r9, r2, lsl #16
    55f8:	062d1d00 	strteq	r1, [sp], -r0, lsl #26
    55fc:	211d0000 	tstcs	sp, r0
    5600:	00000006 	andeq	r0, r0, r6
    5604:	0005581c 	andeq	r5, r5, ip, lsl r8
    5608:	00015000 	andeq	r5, r1, r0
    560c:	02600100 	rsbeq	r0, r0, #0	; 0x0
    5610:	00000a3a 	andeq	r0, r0, sl, lsr sl
    5614:	00058a1d 	andeq	r8, r5, sp, lsl sl
    5618:	057e1d00 	ldrbeq	r1, [lr, #-3328]!
    561c:	721d0000 	andsvc	r0, sp, #0	; 0x0
    5620:	1d000005 	stcne	0, cr0, [r0, #-20]
    5624:	00000566 	andeq	r0, r0, r6, ror #10
    5628:	0001701e 	andeq	r7, r1, lr, lsl r0
    562c:	05961f00 	ldreq	r1, [r6, #3840]
    5630:	21830000 	orrcs	r0, r3, r0
    5634:	a21f0000 	andsge	r0, pc, #0	; 0x0
    5638:	ac000005 	stcge	0, cr0, [r0], {5}
    563c:	21000021 	tstcs	r0, r1, lsr #32
    5640:	000005ae 	andeq	r0, r0, lr, lsr #11
    5644:	3a200000 	bcc	80564c <__Stack_Size+0x80524c>
    5648:	8a000006 	bhi	5668 <__Stack_Size+0x5268>
    564c:	90080055 	andls	r0, r8, r5, asr r0
    5650:	01000001 	tsteq	r0, r1
    5654:	0a590265 	beq	1645ff0 <__Stack_Size+0x1645bf0>
    5658:	551d0000 	ldrpl	r0, [sp]
    565c:	1d000006 	stcne	0, cr0, [r0, #-24]
    5660:	00000649 	andeq	r0, r0, r9, asr #12
    5664:	06622200 	strbteq	r2, [r2], -r0, lsl #4
    5668:	55b20000 	ldrpl	r0, [r2]!
    566c:	55e80800 	strbpl	r0, [r8, #2048]!
    5670:	6a010800 	bvs	47678 <__Stack_Size+0x47278>
    5674:	000aa302 	andeq	sl, sl, r2, lsl #6
    5678:	06941d00 	ldreq	r1, [r4], r0, lsl #26
    567c:	881d0000 	ldmdahi	sp, {}
    5680:	1d000006 	stcne	0, cr0, [r0, #-24]
    5684:	0000067c 	andeq	r0, r0, ip, ror r6
    5688:	0006701d 	andeq	r7, r6, sp, lsl r0
    568c:	55b22300 	ldrpl	r2, [r2, #768]!
    5690:	55e80800 	strbpl	r0, [r8, #2048]!
    5694:	a01f0800 	andsge	r0, pc, r0, lsl #16
    5698:	bf000006 	svclt	0x00000006
    569c:	1f000021 	svcne	0x00000021
    56a0:	000006ac 	andeq	r0, r0, ip, lsr #13
    56a4:	000021d2 	ldrdeq	r2, [r0], -r2
    56a8:	0006b821 	andeq	fp, r6, r1, lsr #16
    56ac:	20000000 	andcs	r0, r0, r0
    56b0:	000006c5 	andeq	r0, r0, r5, asr #13
    56b4:	080055e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, ip, lr}
    56b8:	000001a8 	andeq	r0, r0, r8, lsr #3
    56bc:	c2026f01 	andgt	r6, r2, #4	; 0x4
    56c0:	1d00000a 	stcne	0, cr0, [r0, #-40]
    56c4:	000006e0 	andeq	r0, r0, r0, ror #13
    56c8:	0006d41d 	andeq	sp, r6, sp, lsl r4
    56cc:	ed220000 	stc	0, cr0, [r2]
    56d0:	fe000006 	cdp2	0, 0, cr0, cr0, cr6, {0}
    56d4:	38080055 	stmdacc	r8, {r0, r2, r4, r6}
    56d8:	01080056 	qaddeq	r0, r6, r8
    56dc:	0b0c0274 	bleq	3060b4 <__Stack_Size+0x305cb4>
    56e0:	1f1d0000 	svcne	0x001d0000
    56e4:	1d000007 	stcne	0, cr0, [r0, #-28]
    56e8:	00000713 	andeq	r0, r0, r3, lsl r7
    56ec:	0007071d 	andeq	r0, r7, sp, lsl r7
    56f0:	06fb1d00 	ldrbteq	r1, [fp], r0, lsl #26
    56f4:	fe230000 	cdp2	0, 2, cr0, cr3, cr0, {0}
    56f8:	38080055 	stmdacc	r8, {r0, r2, r4, r6}
    56fc:	1f080056 	svcne	0x00080056
    5700:	0000072b 	andeq	r0, r0, fp, lsr #14
    5704:	000021e5 	andeq	r2, r0, r5, ror #3
    5708:	0007371f 	andeq	r3, r7, pc, lsl r7
    570c:	0021f800 	eoreq	pc, r1, r0, lsl #16
    5710:	07432100 	strbeq	r2, [r3, -r0, lsl #2]
    5714:	00000000 	andeq	r0, r0, r0
    5718:	00075024 	andeq	r5, r7, r4, lsr #32
    571c:	00563800 	subseq	r3, r6, r0, lsl #16
    5720:	0001c008 	andeq	ip, r1, r8
    5724:	02790100 	rsbseq	r0, r9, #0	; 0x0
    5728:	00076b1d 	andeq	r6, r7, sp, lsl fp
    572c:	075f1d00 	ldrbeq	r1, [pc, -r0, lsl #26]
    5730:	00000000 	andeq	r0, r0, r0
    5734:	04510413 	ldrbeq	r0, [r1], #-1043
    5738:	01190000 	tsteq	r9, r0
    573c:	00002b6c 	andeq	r2, r0, ip, ror #22
    5740:	01028b01 	tsteq	r2, r1, lsl #22
    5744:	08005654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip, lr}
    5748:	080057ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, ip, lr}
    574c:	0000220b 	andeq	r2, r0, fp, lsl #4
    5750:	00000d17 	andeq	r0, r0, r7, lsl sp
    5754:	0023e325 	eoreq	lr, r3, r5, lsr #6
    5758:	028a0100 	addeq	r0, sl, #0	; 0x0
    575c:	0000051e 	andeq	r0, r0, lr, lsl r5
    5760:	871a5001 	ldrhi	r5, [sl, -r1]
    5764:	01000027 	tsteq	r0, r7, lsr #32
    5768:	0b28028a 	bleq	a06198 <__Stack_Size+0xa05d98>
    576c:	222a0000 	eorcs	r0, sl, #0	; 0x0
    5770:	f4260000 	vld4.8	{d0-d3}, [r6], r0
    5774:	01000029 	tsteq	r0, r9, lsr #32
    5778:	0041028c 	subeq	r0, r1, ip, lsl #5
    577c:	57010000 	strpl	r0, [r1, -r0]
    5780:	0028fb26 	eoreq	pc, r8, r6, lsr #22
    5784:	028d0100 	addeq	r0, sp, #0	; 0x0
    5788:	00000041 	andeq	r0, r0, r1, asr #32
    578c:	bb225601 	bllt	89af98 <__Stack_Size+0x89ab98>
    5790:	78000005 	stmdavc	r0, {r0, r2}
    5794:	aa080056 	bge	2058f4 <__Stack_Size+0x2054f4>
    5798:	01080056 	qaddeq	r0, r6, r8
    579c:	0bc702a9 	bleq	ff1c6248 <SCS_BASE+0x1f1b8248>
    57a0:	ed1d0000 	ldc	0, cr0, [sp]
    57a4:	1d000005 	stcne	0, cr0, [r0, #-20]
    57a8:	000005e1 	andeq	r0, r0, r1, ror #11
    57ac:	0005d51d 	andeq	sp, r5, sp, lsl r5
    57b0:	05c91d00 	strbeq	r1, [r9, #3328]
    57b4:	78230000 	stmdavc	r3!, {}
    57b8:	aa080056 	bge	205918 <__Stack_Size+0x205518>
    57bc:	1f080056 	svcne	0x00080056
    57c0:	000005f9 	strdeq	r0, [r0], -r9
    57c4:	00002248 	andeq	r2, r0, r8, asr #4
    57c8:	0006051f 	andeq	r0, r6, pc, lsl r5
    57cc:	00225b00 	eoreq	r5, r2, r0, lsl #22
    57d0:	20000000 	andcs	r0, r0, r0
    57d4:	00000612 	andeq	r0, r0, r2, lsl r6
    57d8:	080056aa 	stmdaeq	r0, {r1, r3, r5, r7, r9, sl, ip, lr}
    57dc:	000001d8 	ldrdeq	r0, [r0], -r8
    57e0:	e602ad01 	str	sl, [r2], -r1, lsl #26
    57e4:	1d00000b 	stcne	0, cr0, [r0, #-44]
    57e8:	0000062d 	andeq	r0, r0, sp, lsr #12
    57ec:	0006211d 	andeq	r2, r6, sp, lsl r1
    57f0:	58220000 	stmdapl	r2!, {}
    57f4:	c2000005 	andgt	r0, r0, #5	; 0x5
    57f8:	f8080056 	undefined instruction 0xf8080056
    57fc:	01080056 	qaddeq	r0, r6, r8
    5800:	0c3002b0 	lfmeq	f0, 4, [r0], #-704
    5804:	8a1d0000 	bhi	74580c <__Stack_Size+0x74540c>
    5808:	1d000005 	stcne	0, cr0, [r0, #-20]
    580c:	0000057e 	andeq	r0, r0, lr, ror r5
    5810:	0005721d 	andeq	r7, r5, sp, lsl r2
    5814:	05661d00 	strbeq	r1, [r6, #-3328]!
    5818:	c2230000 	eorgt	r0, r3, #0	; 0x0
    581c:	f8080056 	undefined instruction 0xf8080056
    5820:	1f080056 	svcne	0x00080056
    5824:	00000596 	muleq	r0, r6, r5
    5828:	0000226e 	andeq	r2, r0, lr, ror #4
    582c:	0005a21f 	andeq	sl, r5, pc, lsl r2
    5830:	00228c00 	eoreq	r8, r2, r0, lsl #24
    5834:	05ae2100 	streq	r2, [lr, #256]!
    5838:	00000000 	andeq	r0, r0, r0
    583c:	00063a22 	andeq	r3, r6, r2, lsr #20
    5840:	0056f800 	subseq	pc, r6, r0, lsl #16
    5844:	00571008 	subseq	r1, r7, r8
    5848:	02b30108 	adcseq	r0, r3, #2	; 0x2
    584c:	00000c4f 	andeq	r0, r0, pc, asr #24
    5850:	0006551d 	andeq	r5, r6, sp, lsl r5
    5854:	06491d00 	strbeq	r1, [r9], -r0, lsl #26
    5858:	22000000 	andcs	r0, r0, #0	; 0x0
    585c:	00000558 	andeq	r0, r0, r8, asr r5
    5860:	08005710 	stmdaeq	r0, {r4, r8, r9, sl, ip, lr}
    5864:	0800574a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl, ip, lr}
    5868:	9902b801 	stmdbls	r2, {r0, fp, ip, sp, pc}
    586c:	1d00000c 	stcne	0, cr0, [r0, #-48]
    5870:	0000058a 	andeq	r0, r0, sl, lsl #11
    5874:	00057e1d 	andeq	r7, r5, sp, lsl lr
    5878:	05721d00 	ldrbeq	r1, [r2, #-3328]!
    587c:	661d0000 	ldrvs	r0, [sp], -r0
    5880:	23000005 	movwcs	r0, #5	; 0x5
    5884:	08005710 	stmdaeq	r0, {r4, r8, r9, sl, ip, lr}
    5888:	0800574a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl, ip, lr}
    588c:	0005961f 	andeq	r9, r5, pc, lsl r6
    5890:	0022aa00 	eoreq	sl, r2, r0, lsl #20
    5894:	05a21f00 	streq	r1, [r2, #3840]!
    5898:	22d30000 	sbcscs	r0, r3, #0	; 0x0
    589c:	ae210000 	cdpge	0, 2, cr0, cr1, cr0, {0}
    58a0:	00000005 	andeq	r0, r0, r5
    58a4:	063a2000 	ldrteq	r2, [sl], -r0
    58a8:	574a0000 	strbpl	r0, [sl, -r0]
    58ac:	01f00800 	mvnseq	r0, r0, lsl #16
    58b0:	bc010000 	stclt	0, cr0, [r1], {0}
    58b4:	000cb802 	andeq	fp, ip, r2, lsl #16
    58b8:	06551d00 	ldrbeq	r1, [r5], -r0, lsl #26
    58bc:	491d0000 	ldmdbmi	sp, {}
    58c0:	00000006 	andeq	r0, r0, r6
    58c4:	0005bb22 	andeq	fp, r5, r2, lsr #22
    58c8:	00576600 	subseq	r6, r7, r0, lsl #12
    58cc:	00579808 	subseq	r9, r7, r8, lsl #16
    58d0:	02bf0108 	adcseq	r0, pc, #2	; 0x2
    58d4:	00000cfb 	strdeq	r0, [r0], -fp
    58d8:	0005ed1d 	andeq	lr, r5, sp, lsl sp
    58dc:	05e11d00 	strbeq	r1, [r1, #3328]!
    58e0:	d51d0000 	ldrle	r0, [sp]
    58e4:	1d000005 	stcne	0, cr0, [r0, #-20]
    58e8:	000005c9 	andeq	r0, r0, r9, asr #11
    58ec:	00576623 	subseq	r6, r7, r3, lsr #12
    58f0:	00579808 	subseq	r9, r7, r8, lsl #16
    58f4:	05f91f08 	ldrbeq	r1, [r9, #3848]!
    58f8:	22e60000 	rsccs	r0, r6, #0	; 0x0
    58fc:	05270000 	streq	r0, [r7]!
    5900:	01000006 	tsteq	r0, r6
    5904:	28000052 	stmdacs	r0, {r1, r4, r6}
    5908:	00000612 	andeq	r0, r0, r2, lsl r6
    590c:	08005798 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, ip, lr}
    5910:	080057ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, ip, lr}
    5914:	1d02c201 	sfmne	f4, 1, [r2, #-4]
    5918:	0000062d 	andeq	r0, r0, sp, lsr #12
    591c:	0006211d 	andeq	r2, r6, sp, lsl r1
    5920:	29000000 	stmdbcs	r0, {}
    5924:	002a0701 	eoreq	r0, sl, r1, lsl #14
    5928:	02d20100 	sbcseq	r0, r2, #0	; 0x0
    592c:	0057b001 	subseq	fp, r7, r1
    5930:	0057d208 	subseq	sp, r7, r8, lsl #4
    5934:	4c5d0108 	ldfmie	f0, [sp], {8}
    5938:	2500000d 	strcs	r0, [r0, #-13]
    593c:	000023e3 	andeq	r2, r0, r3, ror #7
    5940:	1e02d101 	mvfnes	f5, f1
    5944:	01000005 	tsteq	r0, r5
    5948:	257f2550 	ldrbcs	r2, [pc, #-1360]!	; 5400 <__Stack_Size+0x5000>
    594c:	d1010000 	tstle	r1, r0
    5950:	000d4c02 	andeq	r4, sp, r2, lsl #24
    5954:	00510100 	subseq	r0, r1, r0, lsl #2
    5958:	04c70413 	strbeq	r0, [r7], #1043
    595c:	01290000 	teqeq	r9, r0
    5960:	00002a97 	muleq	r0, r7, sl
    5964:	0102ef01 	tsteq	r2, r1, lsl #30
    5968:	080057d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl, ip, lr}
    596c:	080057ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}
    5970:	0d795d01 	ldcleq	13, cr5, [r9, #-4]!
    5974:	eb250000 	bl	94597c <__Stack_Size+0x94557c>
    5978:	01000025 	tsteq	r0, r5, lsr #32
    597c:	07b002ee 	ldreq	r0, [r0, lr, ror #5]!
    5980:	50010000 	andpl	r0, r1, r0
    5984:	29012900 	stmdbcs	r1, {r8, fp, sp}
    5988:	01000023 	tsteq	r0, r3, lsr #32
    598c:	ec010301 	stc	3, cr0, [r1], {1}
    5990:	02080057 	andeq	r0, r8, #87	; 0x57
    5994:	01080058 	qaddeq	r0, r8, r8
    5998:	000da05d 	andeq	sl, sp, sp, asr r0
    599c:	28332500 	ldmdacs	r3!, {r8, sl, sp}
    59a0:	00010000 	andeq	r0, r1, r0
    59a4:	00081b03 	andeq	r1, r8, r3, lsl #22
    59a8:	00500100 	subseq	r0, r0, r0, lsl #2
    59ac:	21b30129 	undefined instruction 0x21b30129
    59b0:	16010000 	strne	r0, [r1], -r0
    59b4:	58040103 	stmdapl	r4, {r0, r1, r8}
    59b8:	581c0800 	ldmdapl	ip, {fp}
    59bc:	5d010800 	stcpl	8, cr0, [r1]
    59c0:	00000dc7 	andeq	r0, r0, r7, asr #27
    59c4:	00278725 	eoreq	r8, r7, r5, lsr #14
    59c8:	03150100 	tsteq	r5, #0	; 0x0
    59cc:	00000b28 	andeq	r0, r0, r8, lsr #22
    59d0:	29005001 	stmdbcs	r0, {r0, ip, lr}
    59d4:	002b2001 	eoreq	r2, fp, r1
    59d8:	03280100 	teqeq	r8, #0	; 0x0
    59dc:	00581c01 	subseq	r1, r8, r1, lsl #24
    59e0:	00583008 	subseq	r3, r8, r8
    59e4:	ee5d0108 	rdfe	f0, f5, #0.0
    59e8:	2500000d 	strcs	r0, [r0, #-13]
    59ec:	0000257f 	andeq	r2, r0, pc, ror r5
    59f0:	4c032701 	stcmi	7, cr2, [r3], {1}
    59f4:	0100000d 	tsteq	r0, sp
    59f8:	01290050 	qsubeq	r0, r0, r9
    59fc:	00002bc5 	andeq	r2, r0, r5, asr #23
    5a00:	01033d01 	tsteq	r3, r1, lsl #26
    5a04:	08005830 	stmdaeq	r0, {r4, r5, fp, ip, lr}
    5a08:	0800584a 	stmdaeq	r0, {r1, r3, r6, fp, ip, lr}
    5a0c:	0e235d01 	cdpeq	13, 2, cr5, cr3, cr1, {0}
    5a10:	e3250000 	teq	r5, #0	; 0x0
    5a14:	01000023 	tsteq	r0, r3, lsr #32
    5a18:	051e033c 	ldreq	r0, [lr, #-828]
    5a1c:	50010000 	andpl	r0, r1, r0
    5a20:	000e7f25 	andeq	r7, lr, r5, lsr #30
    5a24:	033c0100 	teqeq	ip, #0	; 0x0
    5a28:	000000a9 	andeq	r0, r0, r9, lsr #1
    5a2c:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    5a30:	0029e101 	eoreq	lr, r9, r1, lsl #2
    5a34:	03580100 	cmpeq	r8, #0	; 0x0
    5a38:	00584c01 	subseq	r4, r8, r1, lsl #24
    5a3c:	00586808 	subseq	r6, r8, r8, lsl #16
    5a40:	585d0108 	ldmdapl	sp, {r3, r8}^
    5a44:	2500000e 	strcs	r0, [r0, #-14]
    5a48:	000023e3 	andeq	r2, r0, r3, ror #7
    5a4c:	1e035701 	cdpne	7, 0, cr5, cr3, cr1, {0}
    5a50:	01000005 	tsteq	r0, r5
    5a54:	0e7f2550 	mrceq	5, 3, r2, cr15, cr0, {2}
    5a58:	57010000 	strpl	r0, [r1, -r0]
    5a5c:	0000a903 	andeq	sl, r0, r3, lsl #18
    5a60:	00510100 	subseq	r0, r1, r0, lsl #2
    5a64:	2aae0129 	bcs	feb85f10 <SCS_BASE+0x1eb77f10>
    5a68:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    5a6c:	58680103 	stmdapl	r8!, {r0, r1, r8}^
    5a70:	58800800 	stmpl	r0, {fp}
    5a74:	5d010800 	stcpl	8, cr0, [r1]
    5a78:	00000e9b 	muleq	r0, fp, lr
    5a7c:	0023e325 	eoreq	lr, r3, r5, lsr #6
    5a80:	037d0100 	cmneq	sp, #0	; 0x0
    5a84:	0000051e 	andeq	r0, r0, lr, lsl r5
    5a88:	aa255001 	bge	959a94 <__Stack_Size+0x959694>
    5a8c:	0100002b 	tsteq	r0, fp, lsr #32
    5a90:	0041037d 	subeq	r0, r1, sp, ror r3
    5a94:	51010000 	tstpl	r1, r0
    5a98:	000e7f25 	andeq	r7, lr, r5, lsr #30
    5a9c:	037d0100 	cmneq	sp, #0	; 0x0
    5aa0:	000000a9 	andeq	r0, r0, r9, lsr #1
    5aa4:	29005201 	stmdbcs	r0, {r0, r9, ip, lr}
    5aa8:	0026d501 	eoreq	sp, r6, r1, lsl #10
    5aac:	03a10100 	undefined instruction 0x03a10100
    5ab0:	00588001 	subseq	r8, r8, r1
    5ab4:	00588408 	subseq	r8, r8, r8, lsl #8
    5ab8:	d05d0108 	subsle	r0, sp, r8, lsl #2
    5abc:	2500000e 	strcs	r0, [r0, #-14]
    5ac0:	000023e3 	andeq	r2, r0, r3, ror #7
    5ac4:	1e03a001 	cdpne	0, 0, cr10, cr3, cr1, {0}
    5ac8:	01000005 	tsteq	r0, r5
    5acc:	28aa2550 	stmiacs	sl!, {r4, r6, r8, sl, sp}
    5ad0:	a0010000 	andge	r0, r1, r0
    5ad4:	00004103 	andeq	r4, r0, r3, lsl #2
    5ad8:	00510100 	subseq	r0, r1, r0, lsl #2
    5adc:	253a0129 	ldrcs	r0, [sl, #-297]!
    5ae0:	c0010000 	andgt	r0, r1, r0
    5ae4:	58840103 	stmpl	r4, {r0, r1, r8}
    5ae8:	588c0800 	stmpl	ip, {fp}
    5aec:	5d010800 	stcpl	8, cr0, [r1]
    5af0:	00000f15 	andeq	r0, r0, r5, lsl pc
    5af4:	0023e325 	eoreq	lr, r3, r5, lsr #6
    5af8:	03bf0100 	undefined instruction 0x03bf0100
    5afc:	0000051e 	andeq	r0, r0, lr, lsl r5
    5b00:	cb255001 	blgt	959b0c <__Stack_Size+0x95970c>
    5b04:	01000022 	tsteq	r0, r2, lsr #32
    5b08:	004103bf 	strheq	r0, [r1], #-63
    5b0c:	51010000 	tstpl	r1, r0
    5b10:	0024b51a 	eoreq	fp, r4, sl, lsl r5
    5b14:	03bf0100 	undefined instruction 0x03bf0100
    5b18:	00000041 	andeq	r0, r0, r1, asr #32
    5b1c:	000022f9 	strdeq	r2, [r0], -r9
    5b20:	8c012900 	stchi	9, cr2, [r1], {0}
    5b24:	0100002a 	tsteq	r0, sl, lsr #32
    5b28:	8c0103dd 	stchi	3, cr0, [r1], {221}
    5b2c:	a4080058 	strge	r0, [r8], #-88
    5b30:	01080058 	qaddeq	r0, r8, r8
    5b34:	000f585d 	andeq	r5, pc, sp, asr r8
    5b38:	23e32500 	mvncs	r2, #0	; 0x0
    5b3c:	dc010000 	stcle	0, cr0, [r1], {0}
    5b40:	00051e03 	andeq	r1, r5, r3, lsl #28
    5b44:	25500100 	ldrbcs	r0, [r0, #-256]
    5b48:	00002637 	andeq	r2, r0, r7, lsr r6
    5b4c:	4103dc01 	tstmi	r3, r1, lsl #24
    5b50:	01000000 	tsteq	r0, r0
    5b54:	0e7f2551 	mrceq	5, 3, r2, cr15, cr1, {2}
    5b58:	dc010000 	stcle	0, cr0, [r1], {0}
    5b5c:	0000a903 	andeq	sl, r0, r3, lsl #18
    5b60:	00520100 	subseq	r0, r2, r0, lsl #2
    5b64:	290f0129 	stmdbcs	pc, {r0, r3, r5, r8}
    5b68:	f9010000 	undefined instruction 0xf9010000
    5b6c:	58a40103 	stmiapl	r4!, {r0, r1, r8}
    5b70:	58b20800 	ldmpl	r2!, {fp}
    5b74:	5d010800 	stcpl	8, cr0, [r1]
    5b78:	00000f7f 	andeq	r0, r0, pc, ror pc
    5b7c:	0023e325 	eoreq	lr, r3, r5, lsr #6
    5b80:	03f80100 	mvnseq	r0, #0	; 0x0
    5b84:	0000051e 	andeq	r0, r0, lr, lsl r5
    5b88:	29005001 	stmdbcs	r0, {r0, ip, lr}
    5b8c:	00250801 	eoreq	r0, r5, r1, lsl #16
    5b90:	040f0100 	streq	r0, [pc], #256	; 5b98 <__Stack_Size+0x5798>
    5b94:	0058b401 	subseq	fp, r8, r1, lsl #8
    5b98:	0058ce08 	subseq	ip, r8, r8, lsl #28
    5b9c:	e45d0108 	ldrb	r0, [sp], #-264
    5ba0:	2500000f 	strcs	r0, [r0, #-15]
    5ba4:	000023e3 	andeq	r2, r0, r3, ror #7
    5ba8:	1e040e01 	cdpne	14, 0, cr0, cr4, cr1, {0}
    5bac:	01000005 	tsteq	r0, r5
    5bb0:	22b41a50 	adcscs	r1, r4, #327680	; 0x50000
    5bb4:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    5bb8:	00004104 	andeq	r4, r0, r4, lsl #2
    5bbc:	00230c00 	eoreq	r0, r3, r0, lsl #24
    5bc0:	05242800 	streq	r2, [r4, #-2048]!
    5bc4:	58b40000 	ldmpl	r4!, {}
    5bc8:	58c20800 	stmiapl	r2, {fp}^
    5bcc:	15010800 	strne	r0, [r1, #-2048]
    5bd0:	053f1d04 	ldreq	r1, [pc, #-3332]!	; 4ed4 <__Stack_Size+0x4ad4>
    5bd4:	331d0000 	tstcc	sp, #0	; 0x0
    5bd8:	23000005 	movwcs	r0, #5	; 0x5
    5bdc:	080058b4 	stmdaeq	r0, {r2, r4, r5, r7, fp, ip, lr}
    5be0:	080058c2 	stmdaeq	r0, {r1, r6, r7, fp, ip, lr}
    5be4:	00054b1f 	andeq	r4, r5, pc, lsl fp
    5be8:	00231f00 	eoreq	r1, r3, r0, lsl #30
    5bec:	00000000 	andeq	r0, r0, r0
    5bf0:	2a260119 	bcs	98605c <__Stack_Size+0x985c5c>
    5bf4:	2f010000 	svccs	0x00010000
    5bf8:	58d00104 	ldmpl	r0, {r2, r8}^
    5bfc:	59620800 	stmdbpl	r2!, {fp}^
    5c00:	233d0800 	teqcs	sp, #0	; 0x0
    5c04:	10f80000 	rscsne	r0, r8, r0
    5c08:	e3250000 	teq	r5, #0	; 0x0
    5c0c:	01000023 	tsteq	r0, r3, lsr #32
    5c10:	051e042d 	ldreq	r0, [lr, #-1069]
    5c14:	50010000 	andpl	r0, r1, r0
    5c18:	0027341a 	eoreq	r3, r7, sl, lsl r4
    5c1c:	042d0100 	strteq	r0, [sp], #-256
    5c20:	00000041 	andeq	r0, r0, r1, asr #32
    5c24:	0000235c 	andeq	r2, r0, ip, asr r3
    5c28:	0029d21a 	eoreq	sp, r9, sl, lsl r2
    5c2c:	042e0100 	strteq	r0, [lr], #-256
    5c30:	00000041 	andeq	r0, r0, r1, asr #32
    5c34:	0000237a 	andeq	r2, r0, sl, ror r3
    5c38:	002bdc1a 	eoreq	sp, fp, sl, lsl ip
    5c3c:	042e0100 	strteq	r0, [lr], #-256
    5c40:	00000041 	andeq	r0, r0, r1, asr #32
    5c44:	00002398 	muleq	r0, r8, r3
    5c48:	00055822 	andeq	r5, r5, r2, lsr #16
    5c4c:	0058dc00 	subseq	sp, r8, r0, lsl #24
    5c50:	00591208 	subseq	r1, r9, r8, lsl #4
    5c54:	04390108 	ldrteq	r0, [r9], #-264
    5c58:	00001086 	andeq	r1, r0, r6, lsl #1
    5c5c:	00058a1d 	andeq	r8, r5, sp, lsl sl
    5c60:	057e1d00 	ldrbeq	r1, [lr, #-3328]!
    5c64:	721d0000 	andsvc	r0, sp, #0	; 0x0
    5c68:	1d000005 	stcne	0, cr0, [r0, #-20]
    5c6c:	00000566 	andeq	r0, r0, r6, ror #10
    5c70:	0058dc23 	subseq	sp, r8, r3, lsr #24
    5c74:	00591208 	subseq	r1, r9, r8, lsl #4
    5c78:	05961f08 	ldreq	r1, [r6, #3848]
    5c7c:	23b60000 	undefined instruction 0x23b60000
    5c80:	a21f0000 	andsge	r0, pc, #0	; 0x0
    5c84:	df000005 	svcle	0x00000005
    5c88:	21000023 	tstcs	r0, r3, lsr #32
    5c8c:	000005ae 	andeq	r0, r0, lr, lsr #11
    5c90:	bb220000 	bllt	885c98 <__Stack_Size+0x885898>
    5c94:	12000005 	andne	r0, r0, #5	; 0x5
    5c98:	46080059 	undefined
    5c9c:	01080059 	qaddeq	r0, r9, r8
    5ca0:	10c9043d 	sbcne	r0, r9, sp, lsr r4
    5ca4:	ed1d0000 	ldc	0, cr0, [sp]
    5ca8:	1d000005 	stcne	0, cr0, [r0, #-20]
    5cac:	000005e1 	andeq	r0, r0, r1, ror #11
    5cb0:	0005d51d 	andeq	sp, r5, sp, lsl r5
    5cb4:	05c91d00 	strbeq	r1, [r9, #3328]
    5cb8:	12230000 	eorne	r0, r3, #0	; 0x0
    5cbc:	46080059 	undefined
    5cc0:	1f080059 	svcne	0x00080059
    5cc4:	000005f9 	strdeq	r0, [r0], -r9
    5cc8:	000023fd 	strdeq	r2, [r0], -sp
    5ccc:	00060527 	andeq	r0, r6, r7, lsr #10
    5cd0:	00520100 	subseq	r0, r2, r0, lsl #2
    5cd4:	05242800 	streq	r2, [r4, #-2048]!
    5cd8:	59460000 	stmdbpl	r6, {}^
    5cdc:	59560800 	ldmdbpl	r6, {fp}^
    5ce0:	41010800 	tstmi	r1, r0, lsl #16
    5ce4:	053f1d04 	ldreq	r1, [pc, #-3332]!	; 4fe8 <__Stack_Size+0x4be8>
    5ce8:	331d0000 	tstcc	sp, #0	; 0x0
    5cec:	23000005 	movwcs	r0, #5	; 0x5
    5cf0:	08005946 	stmdaeq	r0, {r1, r2, r6, r8, fp, ip, lr}
    5cf4:	08005956 	stmdaeq	r0, {r1, r2, r4, r6, r8, fp, ip, lr}
    5cf8:	00054b1f 	andeq	r4, r5, pc, lsl fp
    5cfc:	00241000 	eoreq	r1, r4, r0
    5d00:	00000000 	andeq	r0, r0, r0
    5d04:	29720129 	ldmdbcs	r2!, {r0, r3, r5, r8}^
    5d08:	5d010000 	stcpl	0, cr0, [r1]
    5d0c:	59640104 	stmdbpl	r4!, {r2, r8}^
    5d10:	598c0800 	stmibpl	ip, {fp}
    5d14:	5d010800 	stcpl	8, cr0, [r1]
    5d18:	00001193 	muleq	r0, r3, r1
    5d1c:	0023e325 	eoreq	lr, r3, r5, lsr #6
    5d20:	045b0100 	ldrbeq	r0, [fp], #-256
    5d24:	0000051e 	andeq	r0, r0, lr, lsl r5
    5d28:	d71a5001 	ldrle	r5, [sl, -r1]
    5d2c:	01000022 	tsteq	r0, r2, lsr #32
    5d30:	0041045b 	subeq	r0, r1, fp, asr r4
    5d34:	24230000 	strtcs	r0, [r3]
    5d38:	591a0000 	ldmdbpl	sl, {}
    5d3c:	0100002b 	tsteq	r0, fp, lsr #32
    5d40:	0041045b 	subeq	r0, r1, fp, asr r4
    5d44:	24360000 	ldrtcs	r0, [r6]
    5d48:	9f1a0000 	svcls	0x001a0000
    5d4c:	01000026 	tsteq	r0, r6, lsr #32
    5d50:	0041045c 	subeq	r0, r1, ip, asr r4
    5d54:	24490000 	strbcs	r0, [r9]
    5d58:	c9260000 	stmdbgt	r6!, {}
    5d5c:	01000023 	tsteq	r0, r3, lsr #32
    5d60:	0041045e 	subeq	r0, r1, lr, asr r4
    5d64:	53010000 	movwpl	r0, #4096	; 0x1000
    5d68:	0004d228 	andeq	sp, r4, r8, lsr #4
    5d6c:	00596400 	subseq	r6, r9, r0, lsl #8
    5d70:	00597a08 	subseq	r7, r9, r8, lsl #20
    5d74:	04670108 	strbteq	r0, [r7], #-264
    5d78:	0005051d 	andeq	r0, r5, sp, lsl r5
    5d7c:	04f91d00 	ldrbteq	r1, [r9], #3328
    5d80:	ed1d0000 	ldc	0, cr0, [sp]
    5d84:	1d000004 	stcne	0, cr0, [r0, #-16]
    5d88:	000004e1 	andeq	r0, r0, r1, ror #9
    5d8c:	00596423 	subseq	r6, r9, r3, lsr #8
    5d90:	00597a08 	subseq	r7, r9, r8, lsl #20
    5d94:	05112708 	ldreq	r2, [r1, #-1800]
    5d98:	52010000 	andpl	r0, r1, #0	; 0x0
    5d9c:	29000000 	stmdbcs	r0, {}
    5da0:	00245801 	eoreq	r5, r4, r1, lsl #16
    5da4:	048f0100 	streq	r0, [pc], #256	; 5dac <__Stack_Size+0x59ac>
    5da8:	00598c01 	subseq	r8, r9, r1, lsl #24
    5dac:	0059ae08 	subseq	sl, r9, r8, lsl #28
    5db0:	205d0108 	subscs	r0, sp, r8, lsl #2
    5db4:	25000012 	strcs	r0, [r0, #-18]
    5db8:	000023e3 	andeq	r2, r0, r3, ror #7
    5dbc:	1e048d01 	cdpne	13, 0, cr8, cr4, cr1, {0}
    5dc0:	01000005 	tsteq	r0, r5
    5dc4:	22d71a50 	sbcscs	r1, r7, #327680	; 0x50000
    5dc8:	8d010000 	stchi	0, cr0, [r1]
    5dcc:	00004104 	andeq	r4, r0, r4, lsl #2
    5dd0:	00245c00 	eoreq	r5, r4, r0, lsl #24
    5dd4:	2b591a00 	blcs	164c5dc <__Stack_Size+0x164c1dc>
    5dd8:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    5ddc:	00004104 	andeq	r4, r0, r4, lsl #2
    5de0:	00246f00 	eoreq	r6, r4, r0, lsl #30
    5de4:	269f1a00 	ldrcs	r1, [pc], r0, lsl #20
    5de8:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    5dec:	00004104 	andeq	r4, r0, r4, lsl #2
    5df0:	00248200 	eoreq	r8, r4, r0, lsl #4
    5df4:	04d22800 	ldrbeq	r2, [r2], #2048
    5df8:	598c0000 	stmibpl	ip, {}
    5dfc:	59a20800 	stmibpl	r2!, {fp}
    5e00:	97010800 	strls	r0, [r1, -r0, lsl #16]
    5e04:	05051d04 	streq	r1, [r5, #-3332]
    5e08:	f91d0000 	undefined instruction 0xf91d0000
    5e0c:	1d000004 	stcne	0, cr0, [r0, #-16]
    5e10:	000004ed 	andeq	r0, r0, sp, ror #9
    5e14:	0004e11d 	andeq	lr, r4, sp, lsl r1
    5e18:	598c2300 	stmibpl	ip, {r8, r9, sp}
    5e1c:	59a20800 	stmibpl	r2!, {fp}
    5e20:	11270800 	teqne	r7, r0, lsl #16
    5e24:	01000005 	tsteq	r0, r5
    5e28:	00000052 	andeq	r0, r0, r2, asr r0
    5e2c:	0004d22a 	andeq	sp, r4, sl, lsr #4
    5e30:	0059b000 	subseq	fp, r9, r0
    5e34:	0059c808 	subseq	ip, r9, r8, lsl #16
    5e38:	5b5d0108 	blpl	1746260 <__Stack_Size+0x1745e60>
    5e3c:	2b000012 	blcs	5e8c <__Stack_Size+0x5a8c>
    5e40:	000004e1 	andeq	r0, r0, r1, ror #9
    5e44:	ed2c5001 	stc	0, cr5, [ip, #-4]!
    5e48:	95000004 	strls	r0, [r0, #-4]
    5e4c:	2c000024 	stccs	0, cr0, [r0], {36}
    5e50:	000004f9 	strdeq	r0, [r0], -r9
    5e54:	000024a8 	andeq	r2, r0, r8, lsr #9
    5e58:	0005052b 	andeq	r0, r5, fp, lsr #10
    5e5c:	27530100 	ldrbcs	r0, [r3, -r0, lsl #2]
    5e60:	00000511 	andeq	r0, r0, r1, lsl r5
    5e64:	29005201 	stmdbcs	r0, {r0, r9, ip, lr}
    5e68:	002c1601 	eoreq	r1, ip, r1, lsl #12
    5e6c:	04d70100 	ldrbeq	r0, [r7], #256
    5e70:	0059c801 	subseq	ip, r9, r1, lsl #16
    5e74:	0059ce08 	subseq	ip, r9, r8, lsl #28
    5e78:	9e5d0108 	rdflse	f0, f5, #0.0
    5e7c:	25000012 	strcs	r0, [r0, #-18]
    5e80:	000023e3 	andeq	r2, r0, r3, ror #7
    5e84:	1e04d601 	cfmadd32ne	mvax0, mvfx13, mvfx4, mvfx1
    5e88:	01000005 	tsteq	r0, r5
    5e8c:	293c2550 	ldmdbcs	ip!, {r4, r6, r8, sl, sp}
    5e90:	d6010000 	strle	r0, [r1], -r0
    5e94:	00004104 	andeq	r4, r0, r4, lsl #2
    5e98:	25510100 	ldrbcs	r0, [r1, #-256]
    5e9c:	00002671 	andeq	r2, r0, r1, ror r6
    5ea0:	4104d601 	tstmi	r4, r1, lsl #12
    5ea4:	01000000 	tsteq	r0, r0
    5ea8:	01290052 	qsubeq	r0, r2, r9
    5eac:	000027ce 	andeq	r2, r0, lr, asr #15
    5eb0:	0104f301 	tstpeq	r4, r1, lsl #6
    5eb4:	080059d0 	stmdaeq	r0, {r4, r6, r7, r8, fp, ip, lr}
    5eb8:	080059e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, ip, lr}
    5ebc:	12e55d01 	rscne	r5, r5, #64	; 0x40
    5ec0:	e3250000 	teq	r5, #0	; 0x0
    5ec4:	01000023 	tsteq	r0, r3, lsr #32
    5ec8:	051e04f2 	ldreq	r0, [lr, #-1266]
    5ecc:	50010000 	andpl	r0, r1, r0
    5ed0:	0027a31a 	eoreq	sl, r7, sl, lsl r3
    5ed4:	04f20100 	ldrbteq	r0, [r2], #256
    5ed8:	00000041 	andeq	r0, r0, r1, asr #32
    5edc:	000024bb 	strheq	r2, [r0], -fp
    5ee0:	0024391b 	eoreq	r3, r4, fp, lsl r9
    5ee4:	04f40100 	ldrbteq	r0, [r4], #256
    5ee8:	00000041 	andeq	r0, r0, r1, asr #32
    5eec:	000024ce 	andeq	r2, r0, lr, asr #9
    5ef0:	05242a00 	streq	r2, [r4, #-2560]!
    5ef4:	59e00000 	stmibpl	r0!, {}^
    5ef8:	59f00800 	ldmibpl	r0!, {fp}^
    5efc:	5d010800 	stcpl	8, cr0, [r1]
    5f00:	00001312 	andeq	r1, r0, r2, lsl r3
    5f04:	0005332b 	andeq	r3, r5, fp, lsr #6
    5f08:	2c500100 	ldfcse	f0, [r0], {0}
    5f0c:	0000053f 	andeq	r0, r0, pc, lsr r5
    5f10:	000024ec 	andeq	r2, r0, ip, ror #9
    5f14:	00054b1f 	andeq	r4, r5, pc, lsl fp
    5f18:	0024ff00 	eoreq	pc, r4, r0, lsl #30
    5f1c:	01190000 	tsteq	r9, r0
    5f20:	000027b3 	strheq	r2, [r0], -r3
    5f24:	01054701 	tsteq	r5, r1, lsl #14
    5f28:	080059f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, fp, ip, lr}
    5f2c:	08005a36 	stmdaeq	r0, {r1, r2, r4, r5, r9, fp, ip, lr}
    5f30:	0000251d 	andeq	r2, r0, sp, lsl r5
    5f34:	00001395 	muleq	r0, r5, r3
    5f38:	0023e325 	eoreq	lr, r3, r5, lsr #6
    5f3c:	05450100 	strbeq	r0, [r5, #-256]
    5f40:	0000051e 	andeq	r0, r0, lr, lsl r5
    5f44:	451a5001 	ldrmi	r5, [sl, #-1]
    5f48:	01000026 	tsteq	r0, r6, lsr #32
    5f4c:	00410545 	subeq	r0, r1, r5, asr #10
    5f50:	253c0000 	ldrcs	r0, [ip]!
    5f54:	991a0000 	ldmdbls	sl, {}
    5f58:	01000023 	tsteq	r0, r3, lsr #32
    5f5c:	00410546 	subeq	r0, r1, r6, asr #10
    5f60:	254f0000 	strbcs	r0, [pc, #0]	; 5f68 <__Stack_Size+0x5b68>
    5f64:	f9250000 	undefined instruction 0xf9250000
    5f68:	01000023 	tsteq	r0, r3, lsr #32
    5f6c:	00410546 	subeq	r0, r1, r6, asr #10
    5f70:	53010000 	movwpl	r0, #4096	; 0x1000
    5f74:	0023c91b 	eoreq	ip, r3, fp, lsl r9
    5f78:	05480100 	strbeq	r0, [r8, #-256]
    5f7c:	00000041 	andeq	r0, r0, r1, asr #32
    5f80:	00002562 	andeq	r2, r0, r2, ror #10
    5f84:	0028ba26 	eoreq	fp, r8, r6, lsr #20
    5f88:	05490100 	strbeq	r0, [r9, #-256]
    5f8c:	00000041 	andeq	r0, r0, r1, asr #32
    5f90:	92265401 	eorls	r5, r6, #16777216	; 0x1000000
    5f94:	01000025 	tsteq	r0, r5, lsr #32
    5f98:	0041054a 	subeq	r0, r1, sl, asr #10
    5f9c:	52010000 	andpl	r0, r1, #0	; 0x0
    5fa0:	bb012900 	bllt	503a8 <__Stack_Size+0x4ffa8>
    5fa4:	0100002a 	tsteq	r0, sl, lsr #32
    5fa8:	38010580 	stmdacc	r1, {r7, r8, sl}
    5fac:	4808005a 	stmdami	r8, {r1, r3, r4, r6}
    5fb0:	0108005a 	qaddeq	r0, sl, r8
    5fb4:	0013dc5d 	andseq	sp, r3, sp, asr ip
    5fb8:	23e32500 	mvncs	r2, #0	; 0x0
    5fbc:	7f010000 	svcvc	0x00010000
    5fc0:	00051e05 	andeq	r1, r5, r5, lsl #28
    5fc4:	1a500100 	bne	14063cc <__Stack_Size+0x1405fcc>
    5fc8:	000023e8 	andeq	r2, r0, r8, ror #7
    5fcc:	41057f01 	tstmi	r5, r1, lsl #30
    5fd0:	80000000 	andhi	r0, r0, r0
    5fd4:	1b000025 	blne	6070 <__Stack_Size+0x5c70>
    5fd8:	000028ba 	strheq	r2, [r0], -sl
    5fdc:	41058101 	tstmi	r5, r1, lsl #2
    5fe0:	93000000 	movwls	r0, #0	; 0x0
    5fe4:	00000025 	andeq	r0, r0, r5, lsr #32
    5fe8:	23150129 	tstcs	r5, #1073741834	; 0x4000000a
    5fec:	a2010000 	andge	r0, r1, #0	; 0x0
    5ff0:	5a480105 	bpl	120640c <__Stack_Size+0x120600c>
    5ff4:	5a5c0800 	bpl	1707ffc <__Stack_Size+0x1707bfc>
    5ff8:	5d010800 	stcpl	8, cr0, [r1]
    5ffc:	00001421 	andeq	r1, r0, r1, lsr #8
    6000:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6004:	05a10100 	streq	r0, [r1, #256]!
    6008:	0000051e 	andeq	r0, r0, lr, lsl r5
    600c:	e8255001 	stmda	r5!, {r0, ip, lr}
    6010:	01000023 	tsteq	r0, r3, lsr #32
    6014:	004105a1 	subeq	r0, r1, r1, lsr #11
    6018:	51010000 	tstpl	r1, r0
    601c:	0028ba1b 	eoreq	fp, r8, fp, lsl sl
    6020:	05a30100 	streq	r0, [r3, #256]!
    6024:	00000041 	andeq	r0, r0, r1, asr #32
    6028:	000025b1 	strheq	r2, [r0], -r1
    602c:	b1012900 	tstlt	r1, r0, lsl #18
    6030:	0100002b 	tsteq	r0, fp, lsr #32
    6034:	5c0105c4 	cfstr32pl	mvfx0, [r1], {196}
    6038:	6c08005a 	stcvs	0, cr0, [r8], {90}
    603c:	0108005a 	qaddeq	r0, sl, r8
    6040:	0014685d 	andseq	r6, r4, sp, asr r8
    6044:	23e32500 	mvncs	r2, #0	; 0x0
    6048:	c3010000 	movwgt	r0, #4096	; 0x1000
    604c:	00051e05 	andeq	r1, r5, r5, lsl #28
    6050:	1a500100 	bne	1406458 <__Stack_Size+0x1406058>
    6054:	000023e8 	andeq	r2, r0, r8, ror #7
    6058:	4105c301 	tstmi	r5, r1, lsl #6
    605c:	cf000000 	svcgt	0x00000000
    6060:	1b000025 	blne	60fc <__Stack_Size+0x5cfc>
    6064:	000028c3 	andeq	r2, r0, r3, asr #17
    6068:	4105c501 	tstmi	r5, r1, lsl #10
    606c:	e2000000 	and	r0, r0, #0	; 0x0
    6070:	00000025 	andeq	r0, r0, r5, lsr #32
    6074:	28100129 	ldmdacs	r0, {r0, r3, r5, r8}
    6078:	e6010000 	str	r0, [r1], -r0
    607c:	5a6c0105 	bpl	1b06498 <__Stack_Size+0x1b06098>
    6080:	5a800800 	bpl	fe008088 <SCS_BASE+0x1dffa088>
    6084:	5d010800 	stcpl	8, cr0, [r1]
    6088:	000014ad 	andeq	r1, r0, sp, lsr #9
    608c:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6090:	05e50100 	strbeq	r0, [r5, #256]!
    6094:	0000051e 	andeq	r0, r0, lr, lsl r5
    6098:	e8255001 	stmda	r5!, {r0, ip, lr}
    609c:	01000023 	tsteq	r0, r3, lsr #32
    60a0:	004105e5 	subeq	r0, r1, r5, ror #11
    60a4:	51010000 	tstpl	r1, r0
    60a8:	0028c31b 	eoreq	ip, r8, fp, lsl r3
    60ac:	05e70100 	strbeq	r0, [r7, #256]!
    60b0:	00000041 	andeq	r0, r0, r1, asr #32
    60b4:	00002600 	andeq	r2, r0, r0, lsl #12
    60b8:	48012900 	stmdami	r1, {r8, fp, sp}
    60bc:	01000025 	tsteq	r0, r5, lsr #32
    60c0:	80010603 	andhi	r0, r1, r3, lsl #12
    60c4:	9a08005a 	bls	206234 <__Stack_Size+0x205e34>
    60c8:	0108005a 	qaddeq	r0, sl, r8
    60cc:	0014e25d 	andseq	lr, r4, sp, asr r2
    60d0:	23e32500 	mvncs	r2, #0	; 0x0
    60d4:	02010000 	andeq	r0, r1, #0	; 0x0
    60d8:	00051e06 	andeq	r1, r5, r6, lsl #28
    60dc:	25500100 	ldrbcs	r0, [r0, #-256]
    60e0:	00000e7f 	andeq	r0, r0, pc, ror lr
    60e4:	a9060201 	stmdbge	r6, {r0, r9}
    60e8:	01000000 	tsteq	r0, r0
    60ec:	01290051 	qsubeq	r0, r1, r9
    60f0:	000028d8 	ldrdeq	r2, [r0], -r8
    60f4:	01061e01 	tsteq	r6, r1, lsl #28
    60f8:	08005a9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, fp, ip, lr}
    60fc:	08005ab6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, fp, ip, lr}
    6100:	15175d01 	ldrne	r5, [r7, #-3329]
    6104:	e3250000 	teq	r5, #0	; 0x0
    6108:	01000023 	tsteq	r0, r3, lsr #32
    610c:	051e061d 	ldreq	r0, [lr, #-1565]
    6110:	50010000 	andpl	r0, r1, r0
    6114:	000e7f25 	andeq	r7, lr, r5, lsr #30
    6118:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    611c:	000000a9 	andeq	r0, r0, r9, lsr #1
    6120:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    6124:	00235d01 	eoreq	r5, r3, r1, lsl #26
    6128:	063a0100 	ldrteq	r0, [sl], -r0, lsl #2
    612c:	005ab801 	subseq	fp, sl, r1, lsl #16
    6130:	005ad208 	subseq	sp, sl, r8, lsl #4
    6134:	4c5d0108 	ldfmie	f0, [sp], {8}
    6138:	25000015 	strcs	r0, [r0, #-21]
    613c:	000023e3 	andeq	r2, r0, r3, ror #7
    6140:	1e063901 	cdpne	9, 0, cr3, cr6, cr1, {0}
    6144:	01000005 	tsteq	r0, r5
    6148:	0e7f2550 	mrceq	5, 3, r2, cr15, cr0, {2}
    614c:	39010000 	stmdbcc	r1, {}
    6150:	0000a906 	andeq	sl, r0, r6, lsl #18
    6154:	00510100 	subseq	r0, r1, r0, lsl #2
    6158:	28e60129 	stmiacs	r6!, {r0, r3, r5, r8}^
    615c:	56010000 	strpl	r0, [r1], -r0
    6160:	5ad40106 	bpl	ff506580 <SCS_BASE+0x1f4f8580>
    6164:	5aee0800 	bpl	ffb8816c <SCS_BASE+0x1fb7a16c>
    6168:	5d010800 	stcpl	8, cr0, [r1]
    616c:	00001581 	andeq	r1, r0, r1, lsl #11
    6170:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6174:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    6178:	0000051e 	andeq	r0, r0, lr, lsl r5
    617c:	7f255001 	svcvc	0x00255001
    6180:	0100000e 	tsteq	r0, lr
    6184:	00a90655 	adceq	r0, r9, r5, asr r6
    6188:	51010000 	tstpl	r1, r0
    618c:	84012900 	strhi	r2, [r1], #-2304
    6190:	01000023 	tsteq	r0, r3, lsr #32
    6194:	f0010675 	undefined instruction 0xf0010675
    6198:	0008005a 	andeq	r0, r8, sl, asr r0
    619c:	0108005b 	qaddeq	r0, fp, r8
    61a0:	0015c85d 	andseq	ip, r5, sp, asr r8
    61a4:	23e32500 	mvncs	r2, #0	; 0x0
    61a8:	74010000 	strvc	r0, [r1]
    61ac:	00051e06 	andeq	r1, r5, r6, lsl #28
    61b0:	1a500100 	bne	14065b8 <__Stack_Size+0x14061b8>
    61b4:	0000222e 	andeq	r2, r0, lr, lsr #4
    61b8:	41067401 	tstmi	r6, r1, lsl #8
    61bc:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    61c0:	1b000026 	blne	6260 <__Stack_Size+0x5e60>
    61c4:	000028ba 	strheq	r2, [r0], -sl
    61c8:	41067601 	tstmi	r6, r1, lsl #12
    61cc:	31000000 	tstcc	r0, r0
    61d0:	00000026 	andeq	r0, r0, r6, lsr #32
    61d4:	23000129 	movwcs	r0, #297	; 0x129
    61d8:	96010000 	strls	r0, [r1], -r0
    61dc:	5b000106 	blpl	65fc <__Stack_Size+0x61fc>
    61e0:	5b140800 	blpl	5081e8 <__Stack_Size+0x507de8>
    61e4:	5d010800 	stcpl	8, cr0, [r1]
    61e8:	0000160d 	andeq	r1, r0, sp, lsl #12
    61ec:	0023e325 	eoreq	lr, r3, r5, lsr #6
    61f0:	06950100 	ldreq	r0, [r5], r0, lsl #2
    61f4:	0000051e 	andeq	r0, r0, lr, lsl r5
    61f8:	2e255001 	cdpcs	0, 2, cr5, cr5, cr1, {0}
    61fc:	01000022 	tsteq	r0, r2, lsr #32
    6200:	00410695 	umaaleq	r0, r1, r5, r6
    6204:	51010000 	tstpl	r1, r0
    6208:	0028ba1b 	eoreq	fp, r8, fp, lsl sl
    620c:	06970100 	ldreq	r0, [r7], r0, lsl #2
    6210:	00000041 	andeq	r0, r0, r1, asr #32
    6214:	0000264f 	andeq	r2, r0, pc, asr #12
    6218:	5d012900 	stcpl	9, cr2, [r1]
    621c:	01000022 	tsteq	r0, r2, lsr #32
    6220:	140106b7 	strne	r0, [r1], #-1719
    6224:	2408005b 	strcs	r0, [r8], #-91
    6228:	0108005b 	qaddeq	r0, fp, r8
    622c:	0016545d 	andseq	r5, r6, sp, asr r4
    6230:	23e32500 	mvncs	r2, #0	; 0x0
    6234:	b6010000 	strlt	r0, [r1], -r0
    6238:	00051e06 	andeq	r1, r5, r6, lsl #28
    623c:	1a500100 	bne	1406644 <__Stack_Size+0x1406244>
    6240:	0000222e 	andeq	r2, r0, lr, lsr #4
    6244:	4106b601 	tstmi	r6, r1, lsl #12
    6248:	6d000000 	stcvs	0, cr0, [r0]
    624c:	1b000026 	blne	62ec <__Stack_Size+0x5eec>
    6250:	000028c3 	andeq	r2, r0, r3, asr #17
    6254:	4106b801 	tstmi	r6, r1, lsl #16
    6258:	80000000 	andhi	r0, r0, r0
    625c:	00000026 	andeq	r0, r0, r6, lsr #32
    6260:	21c40129 	biccs	r0, r4, r9, lsr #2
    6264:	d8010000 	stmdale	r1, {}
    6268:	5b240106 	blpl	906688 <__Stack_Size+0x906288>
    626c:	5b380800 	blpl	e08274 <__Stack_Size+0xe07e74>
    6270:	5d010800 	stcpl	8, cr0, [r1]
    6274:	00001699 	muleq	r0, r9, r6
    6278:	0023e325 	eoreq	lr, r3, r5, lsr #6
    627c:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    6280:	0000051e 	andeq	r0, r0, lr, lsl r5
    6284:	2e255001 	cdpcs	0, 2, cr5, cr5, cr1, {0}
    6288:	01000022 	tsteq	r0, r2, lsr #32
    628c:	004106d7 	ldrdeq	r0, [r1], #-103
    6290:	51010000 	tstpl	r1, r0
    6294:	0028c31b 	eoreq	ip, r8, fp, lsl r3
    6298:	06d90100 	ldrbeq	r0, [r9], r0, lsl #2
    629c:	00000041 	andeq	r0, r0, r1, asr #32
    62a0:	0000269e 	muleq	r0, lr, r6
    62a4:	58012900 	stmdapl	r1, {r8, fp, sp}
    62a8:	01000028 	tsteq	r0, r8, lsr #32
    62ac:	380106f8 	stmdacc	r1, {r3, r4, r5, r6, r7, r9, sl}
    62b0:	4808005b 	stmdami	r8, {r0, r1, r3, r4, r6}
    62b4:	0108005b 	qaddeq	r0, fp, r8
    62b8:	0016e05d 	andseq	lr, r6, sp, asr r0
    62bc:	23e32500 	mvncs	r2, #0	; 0x0
    62c0:	f7010000 	undefined instruction 0xf7010000
    62c4:	00051e06 	andeq	r1, r5, r6, lsl #28
    62c8:	1a500100 	bne	14066d0 <__Stack_Size+0x14062d0>
    62cc:	0000228f 	andeq	r2, r0, pc, lsl #5
    62d0:	4106f701 	tstpmi	r6, r1, lsl #14
    62d4:	bc000000 	stclt	0, cr0, [r0], {0}
    62d8:	1b000026 	blne	6378 <__Stack_Size+0x5f78>
    62dc:	000028ba 	strheq	r2, [r0], -sl
    62e0:	4106f901 	tstpmi	r6, r1, lsl #18
    62e4:	cf000000 	svcgt	0x00000000
    62e8:	00000026 	andeq	r0, r0, r6, lsr #32
    62ec:	25af0129 	strcs	r0, [pc, #297]!	; 641d <__Stack_Size+0x601d>
    62f0:	19010000 	stmdbne	r1, {}
    62f4:	5b480107 	blpl	1206718 <__Stack_Size+0x1206318>
    62f8:	5b5c0800 	blpl	1708300 <__Stack_Size+0x1707f00>
    62fc:	5d010800 	stcpl	8, cr0, [r1]
    6300:	00001725 	andeq	r1, r0, r5, lsr #14
    6304:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6308:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    630c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6310:	8f255001 	svchi	0x00255001
    6314:	01000022 	tsteq	r0, r2, lsr #32
    6318:	00410718 	subeq	r0, r1, r8, lsl r7
    631c:	51010000 	tstpl	r1, r0
    6320:	0028ba1b 	eoreq	fp, r8, fp, lsl sl
    6324:	071a0100 	ldreq	r0, [sl, -r0, lsl #2]
    6328:	00000041 	andeq	r0, r0, r1, asr #32
    632c:	000026ed 	andeq	r2, r0, sp, ror #13
    6330:	d1012900 	tstle	r1, r0, lsl #18
    6334:	01000023 	tsteq	r0, r3, lsr #32
    6338:	5c01073a 	stcpl	7, cr0, [r1], {58}
    633c:	6c08005b 	stcvs	0, cr0, [r8], {91}
    6340:	0108005b 	qaddeq	r0, fp, r8
    6344:	00176c5d 	andseq	r6, r7, sp, asr ip
    6348:	23e32500 	mvncs	r2, #0	; 0x0
    634c:	39010000 	stmdbcc	r1, {}
    6350:	00051e07 	andeq	r1, r5, r7, lsl #28
    6354:	1a500100 	bne	140675c <__Stack_Size+0x140635c>
    6358:	0000228f 	andeq	r2, r0, pc, lsl #5
    635c:	41073901 	tstmi	r7, r1, lsl #18
    6360:	0b000000 	bleq	6368 <__Stack_Size+0x5f68>
    6364:	1b000027 	blne	6408 <__Stack_Size+0x6008>
    6368:	000028c3 	andeq	r2, r0, r3, asr #17
    636c:	41073b01 	tstmi	r7, r1, lsl #22
    6370:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    6374:	00000027 	andeq	r0, r0, r7, lsr #32
    6378:	218b0129 	orrcs	r0, fp, r9, lsr #2
    637c:	5b010000 	blpl	46384 <__Stack_Size+0x45f84>
    6380:	5b6c0107 	blpl	1b067a4 <__Stack_Size+0x1b063a4>
    6384:	5b800800 	blpl	fe00838c <SCS_BASE+0x1dffa38c>
    6388:	5d010800 	stcpl	8, cr0, [r1]
    638c:	000017b1 	strheq	r1, [r0], -r1
    6390:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6394:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    6398:	0000051e 	andeq	r0, r0, lr, lsl r5
    639c:	8f255001 	svchi	0x00255001
    63a0:	01000022 	tsteq	r0, r2, lsr #32
    63a4:	0041075a 	subeq	r0, r1, sl, asr r7
    63a8:	51010000 	tstpl	r1, r0
    63ac:	0028c31b 	eoreq	ip, r8, fp, lsl r3
    63b0:	075c0100 	ldrbeq	r0, [ip, -r0, lsl #2]
    63b4:	00000041 	andeq	r0, r0, r1, asr #32
    63b8:	0000273c 	andeq	r2, r0, ip, lsr r7
    63bc:	33012900 	movwcc	r2, #6400	; 0x1900
    63c0:	0100002b 	tsteq	r0, fp, lsr #32
    63c4:	8001077c 	andhi	r0, r1, ip, ror r7
    63c8:	9008005b 	andls	r0, r8, fp, asr r0
    63cc:	0108005b 	qaddeq	r0, fp, r8
    63d0:	0017f85d 	andseq	pc, r7, sp, asr r8
    63d4:	23e32500 	mvncs	r2, #0	; 0x0
    63d8:	7b010000 	blvc	463e0 <__Stack_Size+0x45fe0>
    63dc:	00051e07 	andeq	r1, r5, r7, lsl #28
    63e0:	1a500100 	bne	14067e8 <__Stack_Size+0x14063e8>
    63e4:	00002665 	andeq	r2, r0, r5, ror #12
    63e8:	41077b01 	tstmi	r7, r1, lsl #22
    63ec:	5a000000 	bpl	63f4 <__Stack_Size+0x5ff4>
    63f0:	1b000027 	blne	6494 <__Stack_Size+0x6094>
    63f4:	000028ba 	strheq	r2, [r0], -sl
    63f8:	41077d01 	tstmi	r7, r1, lsl #26
    63fc:	6d000000 	stcvs	0, cr0, [r0]
    6400:	00000027 	andeq	r0, r0, r7, lsr #32
    6404:	2a160129 	bcs	5868b0 <__Stack_Size+0x5864b0>
    6408:	9c010000 	stcls	0, cr0, [r1], {0}
    640c:	5b900107 	blpl	fe406830 <SCS_BASE+0x1e3f8830>
    6410:	5ba00800 	blpl	fe808418 <SCS_BASE+0x1e7fa418>
    6414:	5d010800 	stcpl	8, cr0, [r1]
    6418:	0000183d 	andeq	r1, r0, sp, lsr r8
    641c:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6420:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    6424:	0000051e 	andeq	r0, r0, lr, lsl r5
    6428:	65255001 	strvs	r5, [r5, #-1]!
    642c:	01000026 	tsteq	r0, r6, lsr #32
    6430:	0041079b 	umaaleq	r0, r1, fp, r7
    6434:	51010000 	tstpl	r1, r0
    6438:	0028ba1b 	eoreq	fp, r8, fp, lsl sl
    643c:	079d0100 	ldreq	r0, [sp, r0, lsl #2]
    6440:	00000041 	andeq	r0, r0, r1, asr #32
    6444:	0000278b 	andeq	r2, r0, fp, lsl #15
    6448:	f4012900 	vst2.8	{d2,d4}, [r1], r0
    644c:	01000027 	tsteq	r0, r7, lsr #32
    6450:	a00107bc 	strhge	r0, [r1], -ip
    6454:	b008005b 	andlt	r0, r8, fp, asr r0
    6458:	0108005b 	qaddeq	r0, fp, r8
    645c:	0018845d 	andseq	r8, r8, sp, asr r4
    6460:	23e32500 	mvncs	r2, #0	; 0x0
    6464:	bb010000 	bllt	4646c <__Stack_Size+0x4606c>
    6468:	00051e07 	andeq	r1, r5, r7, lsl #28
    646c:	1a500100 	bne	1406874 <__Stack_Size+0x1406474>
    6470:	00002665 	andeq	r2, r0, r5, ror #12
    6474:	4107bb01 	tstmi	r7, r1, lsl #22
    6478:	a9000000 	stmdbge	r0, {}
    647c:	1b000027 	blne	6520 <__Stack_Size+0x6120>
    6480:	000028c3 	andeq	r2, r0, r3, asr #17
    6484:	4107bd01 	tstmi	r7, r1, lsl #26
    6488:	bc000000 	stclt	0, cr0, [r0], {0}
    648c:	00000027 	andeq	r0, r0, r7, lsr #32
    6490:	24f80129 	ldrbtcs	r0, [r8], #297
    6494:	dc010000 	stcle	0, cr0, [r1], {0}
    6498:	5bb00107 	blpl	fec068bc <SCS_BASE+0x1ebf88bc>
    649c:	5bc00800 	blpl	ff0084a4 <SCS_BASE+0x1effa4a4>
    64a0:	5d010800 	stcpl	8, cr0, [r1]
    64a4:	000018c9 	andeq	r1, r0, r9, asr #17
    64a8:	0023e325 	eoreq	lr, r3, r5, lsr #6
    64ac:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    64b0:	0000051e 	andeq	r0, r0, lr, lsl r5
    64b4:	65255001 	strvs	r5, [r5, #-1]!
    64b8:	01000026 	tsteq	r0, r6, lsr #32
    64bc:	004107db 	ldrdeq	r0, [r1], #-123
    64c0:	51010000 	tstpl	r1, r0
    64c4:	0028c31b 	eoreq	ip, r8, fp, lsl r3
    64c8:	07dd0100 	ldrbeq	r0, [sp, r0, lsl #2]
    64cc:	00000041 	andeq	r0, r0, r1, asr #32
    64d0:	000027da 	ldrdeq	r2, [r0], -sl
    64d4:	9d012900 	stcls	9, cr2, [r1]
    64d8:	01000021 	tsteq	r0, r1, lsr #32
    64dc:	c00107fc 	strdgt	r0, [r1], -ip
    64e0:	d008005b 	andle	r0, r8, fp, asr r0
    64e4:	0108005b 	qaddeq	r0, fp, r8
    64e8:	0019105d 	andseq	r1, r9, sp, asr r0
    64ec:	23e32500 	mvncs	r2, #0	; 0x0
    64f0:	fb010000 	blx	464fa <__Stack_Size+0x460fa>
    64f4:	00051e07 	andeq	r1, r5, r7, lsl #28
    64f8:	1a500100 	bne	1406900 <__Stack_Size+0x1406500>
    64fc:	0000224e 	andeq	r2, r0, lr, asr #4
    6500:	4107fb01 	tstpmi	r7, r1, lsl #22
    6504:	f8000000 	undefined instruction 0xf8000000
    6508:	1b000027 	blne	65ac <__Stack_Size+0x61ac>
    650c:	00002592 	muleq	r0, r2, r5
    6510:	4107fd01 	tstpmi	r7, r1, lsl #26
    6514:	0b000000 	bleq	651c <__Stack_Size+0x611c>
    6518:	00000028 	andeq	r0, r0, r8, lsr #32
    651c:	28890129 	stmcs	r9, {r0, r3, r5, r8}
    6520:	19010000 	stmdbne	r1, {}
    6524:	5bd00108 	blpl	ff40694c <SCS_BASE+0x1f3f894c>
    6528:	5be00800 	blpl	ff808530 <SCS_BASE+0x1f7fa530>
    652c:	5d010800 	stcpl	8, cr0, [r1]
    6530:	00001957 	andeq	r1, r0, r7, asr r9
    6534:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6538:	08180100 	ldmdaeq	r8, {r8}
    653c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6540:	241a5001 	ldrcs	r5, [sl], #-1
    6544:	01000027 	tsteq	r0, r7, lsr #32
    6548:	00410818 	subeq	r0, r1, r8, lsl r8
    654c:	28290000 	stmdacs	r9!, {}
    6550:	921b0000 	andsls	r0, fp, #0	; 0x0
    6554:	01000025 	tsteq	r0, r5, lsr #32
    6558:	0041081a 	subeq	r0, r1, sl, lsl r8
    655c:	283c0000 	ldmdacs	ip!, {}
    6560:	29000000 	stmdbcs	r0, {}
    6564:	002c2a01 	eoreq	r2, ip, r1, lsl #20
    6568:	08370100 	ldmdaeq	r7!, {r8}
    656c:	005be001 	subseq	lr, fp, r1
    6570:	005bf408 	subseq	pc, fp, r8, lsl #8
    6574:	9c5d0108 	ldflse	f0, [sp], {8}
    6578:	25000019 	strcs	r0, [r0, #-25]
    657c:	000023e3 	andeq	r2, r0, r3, ror #7
    6580:	1e083601 	cfmadd32ne	mvax0, mvfx3, mvfx8, mvfx1
    6584:	01000005 	tsteq	r0, r5
    6588:	224e2550 	subcs	r2, lr, #335544320	; 0x14000000
    658c:	36010000 	strcc	r0, [r1], -r0
    6590:	00004108 	andeq	r4, r0, r8, lsl #2
    6594:	1b510100 	blne	144699c <__Stack_Size+0x144659c>
    6598:	00002592 	muleq	r0, r2, r5
    659c:	41083801 	tstmi	r8, r1, lsl #16
    65a0:	5a000000 	bpl	65a8 <__Stack_Size+0x61a8>
    65a4:	00000028 	andeq	r0, r0, r8, lsr #32
    65a8:	2af30129 	bcs	ffcc6a54 <SCS_BASE+0x1fcb8a54>
    65ac:	54010000 	strpl	r0, [r1]
    65b0:	5bf40108 	blpl	ffd069d8 <SCS_BASE+0x1fcf89d8>
    65b4:	5c080800 	stcpl	8, cr0, [r8], {0}
    65b8:	5d010800 	stcpl	8, cr0, [r1]
    65bc:	000019e1 	andeq	r1, r0, r1, ror #19
    65c0:	0023e325 	eoreq	lr, r3, r5, lsr #6
    65c4:	08530100 	ldmdaeq	r3, {r8}^
    65c8:	0000051e 	andeq	r0, r0, lr, lsl r5
    65cc:	24255001 	strtcs	r5, [r5], #-1
    65d0:	01000027 	tsteq	r0, r7, lsr #32
    65d4:	00410853 	subeq	r0, r1, r3, asr r8
    65d8:	51010000 	tstpl	r1, r0
    65dc:	0025921b 	eoreq	r9, r5, fp, lsl r2
    65e0:	08550100 	ldmdaeq	r5, {r8}^
    65e4:	00000041 	andeq	r0, r0, r1, asr #32
    65e8:	00002878 	andeq	r2, r0, r8, ror r8
    65ec:	43012900 	movwmi	r2, #6400	; 0x1900
    65f0:	0100002b 	tsteq	r0, fp, lsr #32
    65f4:	08010872 	stmdaeq	r1, {r1, r4, r5, r6, fp}
    65f8:	1c08005c 	stcne	0, cr0, [r8], {92}
    65fc:	0108005c 	qaddeq	r0, ip, r8
    6600:	001a265d 	andseq	r2, sl, sp, asr r6
    6604:	23e32500 	mvncs	r2, #0	; 0x0
    6608:	71010000 	tstvc	r1, r0
    660c:	00051e08 	andeq	r1, r5, r8, lsl #28
    6610:	25500100 	ldrbcs	r0, [r0, #-256]
    6614:	0000224e 	andeq	r2, r0, lr, asr #4
    6618:	41087101 	tstmi	r8, r1, lsl #2
    661c:	01000000 	tsteq	r0, r0
    6620:	25921b51 	ldrcs	r1, [r2, #2897]
    6624:	73010000 	movwvc	r0, #4096	; 0x1000
    6628:	00004108 	andeq	r4, r0, r8, lsl #2
    662c:	00289600 	eoreq	r9, r8, r0, lsl #12
    6630:	01290000 	teqeq	r9, r0
    6634:	00002217 	andeq	r2, r0, r7, lsl r2
    6638:	01088f01 	tsteq	r8, r1, lsl #30
    663c:	08005c1c 	stmdaeq	r0, {r2, r3, r4, sl, fp, ip, lr}
    6640:	08005c30 	stmdaeq	r0, {r4, r5, sl, fp, ip, lr}
    6644:	1a6b5d01 	bne	1adda50 <__Stack_Size+0x1add650>
    6648:	e3250000 	teq	r5, #0	; 0x0
    664c:	01000023 	tsteq	r0, r3, lsr #32
    6650:	051e088e 	ldreq	r0, [lr, #-2190]
    6654:	50010000 	andpl	r0, r1, r0
    6658:	00272425 	eoreq	r2, r7, r5, lsr #8
    665c:	088e0100 	stmeq	lr, {r8}
    6660:	00000041 	andeq	r0, r0, r1, asr #32
    6664:	921b5101 	andsls	r5, fp, #1073741824	; 0x40000000
    6668:	01000025 	tsteq	r0, r5, lsr #32
    666c:	00410890 	umaaleq	r0, r1, r0, r8
    6670:	28b40000 	ldmcs	r4!, {}
    6674:	29000000 	stmdbcs	r0, {}
    6678:	002b0a01 	eoreq	r0, fp, r1, lsl #20
    667c:	08ad0100 	stmiaeq	sp!, {r8}
    6680:	005c3001 	subseq	r3, ip, r1
    6684:	005c4408 	subseq	r4, ip, r8, lsl #8
    6688:	b05d0108 	subslt	r0, sp, r8, lsl #2
    668c:	2500001a 	strcs	r0, [r0, #-26]
    6690:	000023e3 	andeq	r2, r0, r3, ror #7
    6694:	1e08ac01 	cdpne	12, 0, cr10, cr8, cr1, {0}
    6698:	01000005 	tsteq	r0, r5
    669c:	224e2550 	subcs	r2, lr, #335544320	; 0x14000000
    66a0:	ac010000 	stcge	0, cr0, [r1], {0}
    66a4:	00004108 	andeq	r4, r0, r8, lsl #2
    66a8:	1b510100 	blne	1446ab0 <__Stack_Size+0x14466b0>
    66ac:	00002592 	muleq	r0, r2, r5
    66b0:	4108ae01 	tstmi	r8, r1, lsl #28
    66b4:	d2000000 	andle	r0, r0, #0	; 0x0
    66b8:	00000028 	andeq	r0, r0, r8, lsr #32
    66bc:	26830129 	strcs	r0, [r3], r9, lsr #2
    66c0:	cf010000 	svcgt	0x00010000
    66c4:	5c440108 	stfple	f0, [r4], {8}
    66c8:	5c640800 	stclpl	8, cr0, [r4]
    66cc:	5d010800 	stcpl	8, cr0, [r1]
    66d0:	00001af5 	strdeq	r1, [r0], -r5
    66d4:	0023e325 	eoreq	lr, r3, r5, lsr #6
    66d8:	08ce0100 	stmiaeq	lr, {r8}^
    66dc:	0000051e 	andeq	r0, r0, lr, lsl r5
    66e0:	cc255001 	stcgt	0, cr5, [r5], #-4
    66e4:	01000028 	tsteq	r0, r8, lsr #32
    66e8:	004108ce 	subeq	r0, r1, lr, asr #17
    66ec:	51010000 	tstpl	r1, r0
    66f0:	0029461a 	eoreq	r4, r9, sl, lsl r6
    66f4:	08ce0100 	stmiaeq	lr, {r8}^
    66f8:	00000041 	andeq	r0, r0, r1, asr #32
    66fc:	000028f0 	strdeq	r2, [r0], -r0
    6700:	eb012900 	bl	50b08 <__Stack_Size+0x50708>
    6704:	01000022 	tsteq	r0, r2, lsr #32
    6708:	640108eb 	strvs	r0, [r1], #-2283
    670c:	8408005c 	strhi	r0, [r8], #-92
    6710:	0108005c 	qaddeq	r0, ip, r8
    6714:	001b3a5d 	andseq	r3, fp, sp, asr sl
    6718:	23e32500 	mvncs	r2, #0	; 0x0
    671c:	ea010000 	b	46724 <__Stack_Size+0x46324>
    6720:	00051e08 	andeq	r1, r5, r8, lsl #28
    6724:	25500100 	ldrbcs	r0, [r0, #-256]
    6728:	000028cc 	andeq	r2, r0, ip, asr #17
    672c:	4108ea01 	tstmi	r8, r1, lsl #20
    6730:	01000000 	tsteq	r0, r0
    6734:	27111a51 	undefined
    6738:	ea010000 	b	46740 <__Stack_Size+0x46340>
    673c:	00004108 	andeq	r4, r0, r8, lsl #2
    6740:	00290300 	eoreq	r0, r9, r0, lsl #6
    6744:	01190000 	tsteq	r9, r0
    6748:	00002602 	andeq	r2, r0, r2, lsl #12
    674c:	01091301 	tsteq	r9, r1, lsl #6
    6750:	08005c84 	stmdaeq	r0, {r2, r7, sl, fp, ip, lr}
    6754:	08005cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, ip, lr}
    6758:	00002916 	andeq	r2, r0, r6, lsl r9
    675c:	00001b85 	andeq	r1, r0, r5, lsl #23
    6760:	0023e31a 	eoreq	lr, r3, sl, lsl r3
    6764:	09120100 	ldmdbeq	r2, {r8}
    6768:	0000051e 	andeq	r0, r0, lr, lsl r5
    676c:	00002935 	andeq	r2, r0, r5, lsr r9
    6770:	0028cc1a 	eoreq	ip, r8, sl, lsl ip
    6774:	09120100 	ldmdbeq	r2, {r8}
    6778:	00000041 	andeq	r0, r0, r1, asr #32
    677c:	00002954 	andeq	r2, r0, r4, asr r9
    6780:	0029aa1a 	eoreq	sl, r9, sl, lsl sl
    6784:	09120100 	ldmdbeq	r2, {r8}
    6788:	00000041 	andeq	r0, r0, r1, asr #32
    678c:	00002972 	andeq	r2, r0, r2, ror r9
    6790:	5e012900 	cdppl	9, 0, cr2, cr1, cr0, {0}
    6794:	01000027 	tsteq	r0, r7, lsr #32
    6798:	ec010939 	stc	9, cr0, [r1], {57}
    679c:	0608005c 	undefined
    67a0:	0108005d 	qaddeq	r0, sp, r8
    67a4:	001bba5d 	andseq	fp, fp, sp, asr sl
    67a8:	23e32500 	mvncs	r2, #0	; 0x0
    67ac:	38010000 	stmdacc	r1, {}
    67b0:	00051e09 	andeq	r1, r5, r9, lsl #28
    67b4:	25500100 	ldrbcs	r0, [r0, #-256]
    67b8:	00000e7f 	andeq	r0, r0, pc, ror lr
    67bc:	a9093801 	stmdbge	r9, {r0, fp, ip, sp}
    67c0:	01000000 	tsteq	r0, r0
    67c4:	01290051 	qsubeq	r0, r1, r9
    67c8:	0000233a 	andeq	r2, r0, sl, lsr r3
    67cc:	01095601 	tsteq	r9, r1, lsl #12
    67d0:	08005d08 	stmdaeq	r0, {r3, r8, sl, fp, ip, lr}
    67d4:	08005d22 	stmdaeq	r0, {r1, r5, r8, sl, fp, ip, lr}
    67d8:	1bef5d01 	blne	ffbddbe4 <SCS_BASE+0x1fbcfbe4>
    67dc:	e3250000 	teq	r5, #0	; 0x0
    67e0:	01000023 	tsteq	r0, r3, lsr #32
    67e4:	051e0955 	ldreq	r0, [lr, #-2389]
    67e8:	50010000 	andpl	r0, r1, r0
    67ec:	00277625 	eoreq	r7, r7, r5, lsr #12
    67f0:	09550100 	ldmdbeq	r5, {r8}^
    67f4:	00000041 	andeq	r0, r0, r1, asr #32
    67f8:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    67fc:	0026c001 	eoreq	ip, r6, r1
    6800:	09710100 	ldmdbeq	r1!, {r8}^
    6804:	005d2401 	subseq	r2, sp, r1, lsl #8
    6808:	005d3e08 	subseq	r3, sp, r8, lsl #28
    680c:	245d0108 	ldrbcs	r0, [sp], #-264
    6810:	2500001c 	strcs	r0, [r0, #-28]
    6814:	000023e3 	andeq	r2, r0, r3, ror #7
    6818:	1e097001 	cdpne	0, 0, cr7, cr9, cr1, {0}
    681c:	01000005 	tsteq	r0, r5
    6820:	0e7f2550 	mrceq	5, 3, r2, cr15, cr0, {2}
    6824:	70010000 	andvc	r0, r1, r0
    6828:	0000a909 	andeq	sl, r0, r9, lsl #18
    682c:	00510100 	subseq	r0, r1, r0, lsl #2
    6830:	29930129 	ldmibcs	r3, {r0, r3, r5, r8}
    6834:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    6838:	5d400109 	stfple	f0, [r0, #-36]
    683c:	5d560800 	ldclpl	8, cr0, [r6]
    6840:	5d010800 	stcpl	8, cr0, [r1]
    6844:	00001c5b 	andeq	r1, r0, fp, asr ip
    6848:	0023e325 	eoreq	lr, r3, r5, lsr #6
    684c:	098d0100 	stmibeq	sp, {r8}
    6850:	0000051e 	andeq	r0, r0, lr, lsl r5
    6854:	6d1a5001 	ldcvs	0, cr5, [sl, #-4]
    6858:	01000023 	tsteq	r0, r3, lsr #32
    685c:	0041098d 	subeq	r0, r1, sp, lsl #19
    6860:	29900000 	ldmibcs	r0, {}
    6864:	29000000 	stmdbcs	r0, {}
    6868:	0025d301 	eoreq	sp, r5, r1, lsl #6
    686c:	09af0100 	stmibeq	pc!, {r8}
    6870:	005d5801 	subseq	r5, sp, r1, lsl #16
    6874:	005d6e08 	subseq	r6, sp, r8, lsl #28
    6878:	925d0108 	subsls	r0, sp, #2	; 0x2
    687c:	2500001c 	strcs	r0, [r0, #-28]
    6880:	000023e3 	andeq	r2, r0, r3, ror #7
    6884:	1e09ae01 	cdpne	14, 0, cr10, cr9, cr1, {0}
    6888:	01000005 	tsteq	r0, r5
    688c:	29b51a50 	ldmibcs	r5!, {r4, r6, r9, fp, ip}
    6890:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    6894:	00004109 	andeq	r4, r0, r9, lsl #2
    6898:	0029a300 	eoreq	sl, r9, r0, lsl #6
    689c:	01290000 	teqeq	r9, r0
    68a0:	00002844 	andeq	r2, r0, r4, asr #16
    68a4:	0109cb01 	tsteq	r9, r1, lsl #22
    68a8:	08005d70 	stmdaeq	r0, {r4, r5, r6, r8, sl, fp, ip, lr}
    68ac:	08005d86 	stmdaeq	r0, {r1, r2, r7, r8, sl, fp, ip, lr}
    68b0:	1cc95d01 	stclne	13, cr5, [r9], {1}
    68b4:	e3250000 	teq	r5, #0	; 0x0
    68b8:	01000023 	tsteq	r0, r3, lsr #32
    68bc:	051e09ca 	ldreq	r0, [lr, #-2506]
    68c0:	50010000 	andpl	r0, r1, r0
    68c4:	00241d1a 	eoreq	r1, r4, sl, lsl sp
    68c8:	09ca0100 	stmibeq	sl, {r8}^
    68cc:	00000041 	andeq	r0, r0, r1, asr #32
    68d0:	000029b6 	strheq	r2, [r0], -r6
    68d4:	e5012900 	str	r2, [r1, #-2304]
    68d8:	0100002b 	tsteq	r0, fp, lsr #32
    68dc:	880109e5 	stmdahi	r1, {r0, r2, r5, r6, r7, r8, fp}
    68e0:	9e08005d 	mcrls	0, 0, r0, cr8, cr13, {2}
    68e4:	0108005d 	qaddeq	r0, sp, r8
    68e8:	001d005d 	andseq	r0, sp, sp, asr r0
    68ec:	23e32500 	mvncs	r2, #0	; 0x0
    68f0:	e4010000 	str	r0, [r1]
    68f4:	00051e09 	andeq	r1, r5, r9, lsl #28
    68f8:	1a500100 	bne	1406d00 <__Stack_Size+0x1406900>
    68fc:	00002a41 	andeq	r2, r0, r1, asr #20
    6900:	4109e401 	tstmi	r9, r1, lsl #8
    6904:	c9000000 	stmdbgt	r0, {}
    6908:	00000029 	andeq	r0, r0, r9, lsr #32
    690c:	26280129 	strtcs	r0, [r8], -r9, lsr #2
    6910:	fa010000 	blx	46918 <__Stack_Size+0x46518>
    6914:	5da00109 	stfpls	f0, [r0, #36]!
    6918:	5da40800 	stcpl	8, cr0, [r4]
    691c:	5d010800 	stcpl	8, cr0, [r1]
    6920:	00001d35 	andeq	r1, r0, r5, lsr sp
    6924:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6928:	09f90100 	ldmibeq	r9!, {r8}^
    692c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6930:	43255001 	teqmi	r5, #1	; 0x1
    6934:	01000021 	tsteq	r0, r1, lsr #32
    6938:	004109f9 	strdeq	r0, [r1], #-153
    693c:	51010000 	tstpl	r1, r0
    6940:	69012900 	stmdbvs	r1, {r8, fp, sp}
    6944:	0100002a 	tsteq	r0, sl, lsr #32
    6948:	a4010a0b 	strge	r0, [r1], #-2571
    694c:	a808005d 	stmdage	r8, {r0, r2, r3, r4, r6}
    6950:	0108005d 	qaddeq	r0, sp, r8
    6954:	001d6a5d 	andseq	r6, sp, sp, asr sl
    6958:	23e32500 	mvncs	r2, #0	; 0x0
    695c:	0a010000 	beq	46964 <__Stack_Size+0x46564>
    6960:	00051e0a 	andeq	r1, r5, sl, lsl #28
    6964:	25500100 	ldrbcs	r0, [r0, #-256]
    6968:	00002a70 	andeq	r2, r0, r0, ror sl
    696c:	410a0a01 	tstmi	sl, r1, lsl #20
    6970:	01000000 	tsteq	r0, r0
    6974:	01290051 	qsubeq	r0, r1, r9
    6978:	000021d9 	ldrdeq	r2, [r0], -r9
    697c:	010a1d01 	tsteq	sl, r1, lsl #26
    6980:	08005da8 	stmdaeq	r0, {r3, r5, r7, r8, sl, fp, ip, lr}
    6984:	08005dac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, fp, ip, lr}
    6988:	1d9f5d01 	ldcne	13, cr5, [pc, #4]
    698c:	e3250000 	teq	r5, #0	; 0x0
    6990:	01000023 	tsteq	r0, r3, lsr #32
    6994:	051e0a1c 	ldreq	r0, [lr, #-2588]
    6998:	50010000 	andpl	r0, r1, r0
    699c:	0021e025 	eoreq	lr, r1, r5, lsr #32
    69a0:	0a1c0100 	beq	706da8 <__Stack_Size+0x7069a8>
    69a4:	00000041 	andeq	r0, r0, r1, asr #32
    69a8:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    69ac:	0021e901 	eoreq	lr, r1, r1, lsl #18
    69b0:	0a2f0100 	beq	bc6db8 <__Stack_Size+0xbc69b8>
    69b4:	005dac01 	subseq	sl, sp, r1, lsl #24
    69b8:	005db008 	subseq	fp, sp, r8
    69bc:	d45d0108 	ldrble	r0, [sp], #-264
    69c0:	2500001d 	strcs	r0, [r0, #-29]
    69c4:	000023e3 	andeq	r2, r0, r3, ror #7
    69c8:	1e0a2e01 	cdpne	14, 0, cr2, cr10, cr1, {0}
    69cc:	01000005 	tsteq	r0, r5
    69d0:	21f02550 	mvnscs	r2, r0, asr r5
    69d4:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    69d8:	0000410a 	andeq	r4, r0, sl, lsl #2
    69dc:	00510100 	subseq	r0, r1, r0, lsl #2
    69e0:	27e40129 	strbcs	r0, [r4, r9, lsr #2]!
    69e4:	41010000 	tstmi	r1, r0
    69e8:	5db0010a 	ldfpls	f0, [r0, #40]!
    69ec:	5db40800 	ldcpl	8, cr0, [r4]
    69f0:	5d010800 	stcpl	8, cr0, [r1]
    69f4:	00001e09 	andeq	r1, r0, r9, lsl #28
    69f8:	0023e325 	eoreq	lr, r3, r5, lsr #6
    69fc:	0a400100 	beq	1006e04 <__Stack_Size+0x1006a04>
    6a00:	0000051e 	andeq	r0, r0, lr, lsl r5
    6a04:	eb255001 	bl	95aa10 <__Stack_Size+0x95a610>
    6a08:	01000027 	tsteq	r0, r7, lsr #32
    6a0c:	00410a40 	subeq	r0, r1, r0, asr #20
    6a10:	51010000 	tstpl	r1, r0
    6a14:	07012900 	streq	r2, [r1, -r0, lsl #18]
    6a18:	01000022 	tsteq	r0, r2, lsr #32
    6a1c:	b4010a53 	strlt	r0, [r1], #-2643
    6a20:	ba08005d 	blt	206b9c <__Stack_Size+0x20679c>
    6a24:	0108005d 	qaddeq	r0, sp, r8
    6a28:	001e3e5d 	andseq	r3, lr, sp, asr lr
    6a2c:	23e32500 	mvncs	r2, #0	; 0x0
    6a30:	52010000 	andpl	r0, r1, #0	; 0x0
    6a34:	00051e0a 	andeq	r1, r5, sl, lsl #28
    6a38:	25500100 	ldrbcs	r0, [r0, #-256]
    6a3c:	0000220e 	andeq	r2, r0, lr, lsl #4
    6a40:	410a5201 	tstmi	sl, r1, lsl #4
    6a44:	01000000 	tsteq	r0, r0
    6a48:	122a0051 	eorne	r0, sl, #81	; 0x51
    6a4c:	bc000006 	stclt	0, cr0, [r0], {6}
    6a50:	d208005d 	andle	r0, r8, #93	; 0x5d
    6a54:	0108005d 	qaddeq	r0, sp, r8
    6a58:	001e625d 	andseq	r6, lr, sp, asr r2
    6a5c:	06212b00 	strteq	r2, [r1], -r0, lsl #22
    6a60:	50010000 	andpl	r0, r1, r0
    6a64:	00062d2c 	andeq	r2, r6, ip, lsr #26
    6a68:	0029dc00 	eoreq	sp, r9, r0, lsl #24
    6a6c:	3a2a0000 	bcc	a86a74 <__Stack_Size+0xa86674>
    6a70:	d4000006 	strle	r0, [r0], #-6
    6a74:	ee08005d 	mcr	0, 0, r0, cr8, cr13, {2}
    6a78:	0108005d 	qaddeq	r0, sp, r8
    6a7c:	001e845d 	andseq	r8, lr, sp, asr r4
    6a80:	06492b00 	strbeq	r2, [r9], -r0, lsl #22
    6a84:	50010000 	andpl	r0, r1, r0
    6a88:	0006552b 	andeq	r5, r6, fp, lsr #10
    6a8c:	00510100 	subseq	r0, r1, r0, lsl #2
    6a90:	0006c52a 	andeq	ip, r6, sl, lsr #10
    6a94:	005df000 	subseq	pc, sp, r0
    6a98:	005e0608 	subseq	r0, lr, r8, lsl #12
    6a9c:	a85d0108 	ldmdage	sp, {r3, r8}^
    6aa0:	2b00001e 	blcs	6b20 <__Stack_Size+0x6720>
    6aa4:	000006d4 	ldrdeq	r0, [r0], -r4
    6aa8:	e02c5001 	eor	r5, ip, r1
    6aac:	ef000006 	svc	0x00000006
    6ab0:	00000029 	andeq	r0, r0, r9, lsr #32
    6ab4:	0007502a 	andeq	r5, r7, sl, lsr #32
    6ab8:	005e0800 	subseq	r0, lr, r0, lsl #16
    6abc:	005e2208 	subseq	r2, lr, r8, lsl #4
    6ac0:	ca5d0108 	bgt	1746ee8 <__Stack_Size+0x1746ae8>
    6ac4:	2b00001e 	blcs	6b44 <__Stack_Size+0x6744>
    6ac8:	0000075f 	andeq	r0, r0, pc, asr r7
    6acc:	6b2b5001 	blvs	adaad8 <__Stack_Size+0xada6d8>
    6ad0:	01000007 	tsteq	r0, r7
    6ad4:	01290051 	qsubeq	r0, r1, r9
    6ad8:	0000259a 	muleq	r0, sl, r5
    6adc:	010ad901 	tsteq	sl, r1, lsl #18
    6ae0:	08005e24 	stmdaeq	r0, {r2, r5, r9, sl, fp, ip, lr}
    6ae4:	08005e34 	stmdaeq	r0, {r2, r4, r5, r9, sl, fp, ip, lr}
    6ae8:	1f015d01 	svcne	0x00015d01
    6aec:	e3250000 	teq	r5, #0	; 0x0
    6af0:	01000023 	tsteq	r0, r3, lsr #32
    6af4:	051e0ad8 	ldreq	r0, [lr, #-2776]
    6af8:	50010000 	andpl	r0, r1, r0
    6afc:	00229a1a 	eoreq	r9, r2, sl, lsl sl
    6b00:	0ad80100 	beq	ff606f08 <SCS_BASE+0x1f5f8f08>
    6b04:	00000041 	andeq	r0, r0, r1, asr #32
    6b08:	00002a02 	andeq	r2, r0, r2, lsl #20
    6b0c:	a9012d00 	stmdbge	r1, {r8, sl, fp, sp}
    6b10:	01000023 	tsteq	r0, r3, lsr #32
    6b14:	41010aed 	smlattmi	r1, sp, sl, r0
    6b18:	34000000 	strcc	r0, [r0]
    6b1c:	3a08005e 	bcc	206c9c <__Stack_Size+0x20689c>
    6b20:	0108005e 	qaddeq	r0, lr, r8
    6b24:	001f2e5d 	andseq	r2, pc, sp, asr lr
    6b28:	23e31a00 	mvncs	r1, #0	; 0x0
    6b2c:	ec010000 	stc	0, cr0, [r1], {0}
    6b30:	00051e0a 	andeq	r1, r5, sl, lsl #28
    6b34:	002a1500 	eoreq	r1, sl, r0, lsl #10
    6b38:	012d0000 	teqeq	sp, r0
    6b3c:	0000247b 	andeq	r2, r0, fp, ror r4
    6b40:	010afe01 	tstpeq	sl, r1, lsl #28
    6b44:	00000041 	andeq	r0, r0, r1, asr #32
    6b48:	08005e3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, fp, ip, lr}
    6b4c:	08005e42 	stmdaeq	r0, {r1, r6, r9, sl, fp, ip, lr}
    6b50:	1f5b5d01 	svcne	0x005b5d01
    6b54:	e31a0000 	tst	sl, #0	; 0x0
    6b58:	01000023 	tsteq	r0, r3, lsr #32
    6b5c:	051e0afd 	ldreq	r0, [lr, #-2813]
    6b60:	2a280000 	bcs	a06b68 <__Stack_Size+0xa06768>
    6b64:	2d000000 	stccs	0, cr0, [r0]
    6b68:	00248b01 	eoreq	r8, r4, r1, lsl #22
    6b6c:	0b0f0100 	bleq	3c6f74 <__Stack_Size+0x3c6b74>
    6b70:	00004101 	andeq	r4, r0, r1, lsl #2
    6b74:	005e4400 	subseq	r4, lr, r0, lsl #8
    6b78:	005e4a08 	subseq	r4, lr, r8, lsl #20
    6b7c:	885d0108 	ldmdahi	sp, {r3, r8}^
    6b80:	1a00001f 	bne	6c04 <__Stack_Size+0x6804>
    6b84:	000023e3 	andeq	r2, r0, r3, ror #7
    6b88:	1e0b0e01 	cdpne	14, 0, cr0, cr11, cr1, {0}
    6b8c:	3b000005 	blcc	6ba8 <__Stack_Size+0x67a8>
    6b90:	0000002a 	andeq	r0, r0, sl, lsr #32
    6b94:	249b012d 	ldrcs	r0, [fp], #301
    6b98:	20010000 	andcs	r0, r1, r0
    6b9c:	0041010b 	subeq	r0, r1, fp, lsl #2
    6ba0:	5e4c0000 	cdppl	0, 4, cr0, cr12, cr0, {0}
    6ba4:	5e540800 	cdppl	8, 5, cr0, cr4, cr0, {0}
    6ba8:	5d010800 	stcpl	8, cr0, [r1]
    6bac:	00001fb5 	strheq	r1, [r0], -r5
    6bb0:	0023e31a 	eoreq	lr, r3, sl, lsl r3
    6bb4:	0b1f0100 	bleq	7c6fbc <__Stack_Size+0x7c6bbc>
    6bb8:	0000051e 	andeq	r0, r0, lr, lsl r5
    6bbc:	00002a4e 	andeq	r2, r0, lr, asr #20
    6bc0:	24012d00 	strcs	r2, [r1], #-3328
    6bc4:	01000028 	tsteq	r0, r8, lsr #32
    6bc8:	41010b30 	tstmi	r1, r0, lsr fp
    6bcc:	54000000 	strpl	r0, [r0]
    6bd0:	5a08005e 	bpl	206d50 <__Stack_Size+0x206950>
    6bd4:	0108005e 	qaddeq	r0, lr, r8
    6bd8:	001fe25d 	andseq	lr, pc, sp, asr r2
    6bdc:	23e31a00 	mvncs	r1, #0	; 0x0
    6be0:	2f010000 	svccs	0x00010000
    6be4:	00051e0b 	andeq	r1, r5, fp, lsl #28
    6be8:	002a6100 	eoreq	r6, sl, r0, lsl #2
    6bec:	012d0000 	teqeq	sp, r0
    6bf0:	0000268e 	andeq	r2, r0, lr, lsl #13
    6bf4:	010b4001 	tsteq	fp, r1
    6bf8:	00000041 	andeq	r0, r0, r1, asr #32
    6bfc:	08005e5c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, fp, ip, lr}
    6c00:	08005e62 	stmdaeq	r0, {r1, r5, r6, r9, sl, fp, ip, lr}
    6c04:	200f5d01 	andcs	r5, pc, r1, lsl #26
    6c08:	e31a0000 	tst	sl, #0	; 0x0
    6c0c:	01000023 	tsteq	r0, r3, lsr #32
    6c10:	051e0b3f 	ldreq	r0, [lr, #-2879]
    6c14:	2a740000 	bcs	1d06c1c <__Stack_Size+0x1d0681c>
    6c18:	2d000000 	stccs	0, cr0, [r0]
    6c1c:	00227201 	eoreq	r7, r2, r1, lsl #4
    6c20:	0b5e0100 	bleq	1787028 <__Stack_Size+0x1786c28>
    6c24:	00007e01 	andeq	r7, r0, r1, lsl #28
    6c28:	005e6400 	subseq	r6, lr, r0, lsl #8
    6c2c:	005e7008 	subseq	r7, lr, r8
    6c30:	565d0108 	ldrbpl	r0, [sp], -r8, lsl #2
    6c34:	1a000020 	bne	6cbc <__Stack_Size+0x68bc>
    6c38:	000023e3 	andeq	r2, r0, r3, ror #7
    6c3c:	1e0b5d01 	cdpne	13, 0, cr5, cr11, cr1, {0}
    6c40:	87000005 	strhi	r0, [r0, -r5]
    6c44:	2500002a 	strcs	r0, [r0, #-42]
    6c48:	00002611 	andeq	r2, r0, r1, lsl r6
    6c4c:	410b5d01 	tstmi	fp, r1, lsl #26
    6c50:	01000000 	tsteq	r0, r0
    6c54:	10651251 	rsbne	r1, r5, r1, asr r2
    6c58:	5f010000 	svcpl	0x00010000
    6c5c:	0000890b 	andeq	r8, r0, fp, lsl #18
    6c60:	01290000 	teqeq	r9, r0
    6c64:	000024ea 	andeq	r2, r0, sl, ror #9
    6c68:	010b8701 	tsteq	fp, r1, lsl #14
    6c6c:	08005e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, ip, lr}
    6c70:	08005e7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl, fp, ip, lr}
    6c74:	208d5d01 	addcs	r5, sp, r1, lsl #26
    6c78:	e3250000 	teq	r5, #0	; 0x0
    6c7c:	01000023 	tsteq	r0, r3, lsr #32
    6c80:	051e0b86 	ldreq	r0, [lr, #-2950]
    6c84:	50010000 	andpl	r0, r1, r0
    6c88:	0026111a 	eoreq	r1, r6, sl, lsl r1
    6c8c:	0b860100 	bleq	fe187094 <SCS_BASE+0x1e179094>
    6c90:	00000041 	andeq	r0, r0, r1, asr #32
    6c94:	00002a9a 	muleq	r0, sl, sl
    6c98:	93012d00 	movwls	r2, #7424	; 0x1d00
    6c9c:	0100002b 	tsteq	r0, fp, lsr #32
    6ca0:	89010ba3 	stmdbhi	r1, {r0, r1, r5, r7, r8, r9, fp}
    6ca4:	7c000000 	stcvc	0, cr0, [r0], {0}
    6ca8:	9408005e 	strls	r0, [r8], #-94
    6cac:	0108005e 	qaddeq	r0, lr, r8
    6cb0:	0020ec5d 	eoreq	lr, r0, sp, asr ip
    6cb4:	23e31a00 	mvncs	r1, #0	; 0x0
    6cb8:	a2010000 	andge	r0, r1, #0	; 0x0
    6cbc:	00051e0b 	andeq	r1, r5, fp, lsl #28
    6cc0:	002aad00 	eoreq	sl, sl, r0, lsl #26
    6cc4:	2baa2500 	blcs	fea900cc <SCS_BASE+0x1ea820cc>
    6cc8:	a2010000 	andge	r0, r1, #0	; 0x0
    6ccc:	0000410b 	andeq	r4, r0, fp, lsl #2
    6cd0:	12510100 	subsne	r0, r1, #0	; 0x0
    6cd4:	00001065 	andeq	r1, r0, r5, rrx
    6cd8:	890ba401 	stmdbhi	fp, {r0, sl, sp, pc}
    6cdc:	12000000 	andne	r0, r0, #0	; 0x0
    6ce0:	00001066 	andeq	r1, r0, r6, rrx
    6ce4:	410ba501 	tstmi	fp, r1, lsl #10
    6ce8:	12000000 	andne	r0, r0, #0	; 0x0
    6cec:	000022f7 	strdeq	r2, [r0], -r7
    6cf0:	410ba501 	tstmi	fp, r1, lsl #10
    6cf4:	00000000 	andeq	r0, r0, r0
    6cf8:	25240129 	strcs	r0, [r4, #-297]!
    6cfc:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    6d00:	5e94010b 	fmlpls	f0, f4, #3.0
    6d04:	5e9e0800 	cdppl	8, 9, cr0, cr14, cr0, {0}
    6d08:	5d010800 	stcpl	8, cr0, [r1]
    6d0c:	00002123 	andeq	r2, r0, r3, lsr #2
    6d10:	0023e325 	eoreq	lr, r3, r5, lsr #6
    6d14:	0bcd0100 	bleq	ff34711c <SCS_BASE+0x1f33911c>
    6d18:	0000051e 	andeq	r0, r0, lr, lsl r5
    6d1c:	aa1a5001 	bge	69ad28 <__Stack_Size+0x69a928>
    6d20:	0100002b 	tsteq	r0, fp, lsr #32
    6d24:	00410bcd 	subeq	r0, r1, sp, asr #23
    6d28:	2ac00000 	bcs	ff006d30 <SCS_BASE+0x1eff8d30>
    6d2c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    6d30:	00235201 	eoreq	r5, r3, r1, lsl #4
    6d34:	01870100 	orreq	r0, r7, r0, lsl #2
    6d38:	08005ea0 	stmdaeq	r0, {r5, r7, r9, sl, fp, ip, lr}
    6d3c:	08005f6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}
    6d40:	00002ad3 	ldrdeq	r2, [r0], -r3
    6d44:	0023e317 	eoreq	lr, r3, r7, lsl r3
    6d48:	1e860100 	rmfnes	f0, f6, f0
    6d4c:	fe000005 	cdp2	0, 0, cr0, cr0, cr5, {0}
    6d50:	0000002a 	andeq	r0, r0, sl, lsr #32
    6d54:	00094c00 	andeq	r4, r9, r0, lsl #24
    6d58:	8b000200 	blhi	7560 <__Stack_Size+0x7160>
    6d5c:	04000017 	streq	r0, [r0], #-23
    6d60:	00000001 	andeq	r0, r0, r1
    6d64:	2f660100 	svccs	0x00660100
    6d68:	01e70000 	mvneq	r0, r0
    6d6c:	5f6c0000 	svcpl	0x006c0000
    6d70:	63280800 	teqvs	r8, #0	; 0x0
    6d74:	18950800 	ldmne	r5, {fp}
    6d78:	04020000 	streq	r0, [r2]
    6d7c:	00302205 	eorseq	r2, r0, r5, lsl #4
    6d80:	05020200 	streq	r0, [r2, #-512]
    6d84:	0000004b 	andeq	r0, r0, fp, asr #32
    6d88:	c7060102 	strgt	r0, [r6, -r2, lsl #2]
    6d8c:	03000000 	movweq	r0, #0	; 0x0
    6d90:	00323375 	eorseq	r3, r2, r5, ror r3
    6d94:	00452702 	subeq	r2, r5, r2, lsl #14
    6d98:	04020000 	streq	r0, [r2]
    6d9c:	00309c07 	eorseq	r9, r0, r7, lsl #24
    6da0:	31750300 	cmncc	r5, r0, lsl #6
    6da4:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    6da8:	00000057 	andeq	r0, r0, r7, asr r0
    6dac:	4d070202 	sfmmi	f0, 4, [r7, #-8]
    6db0:	03000001 	movweq	r0, #1	; 0x1
    6db4:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    6db8:	00006829 	andeq	r6, r0, r9, lsr #16
    6dbc:	08010200 	stmdaeq	r1, {r9}
    6dc0:	000000c5 	andeq	r0, r0, r5, asr #1
    6dc4:	00005704 	andeq	r5, r0, r4, lsl #14
    6dc8:	02010500 	andeq	r0, r1, #0	; 0x0
    6dcc:	00008939 	andeq	r8, r0, r9, lsr r9
    6dd0:	15c20600 	strbne	r0, [r2, #1536]
    6dd4:	07000000 	streq	r0, [r0, -r0]
    6dd8:	00544553 	subseq	r4, r4, r3, asr r5
    6ddc:	07080001 	streq	r0, [r8, -r1]
    6de0:	0200001f 	andeq	r0, r0, #31	; 0x1f
    6de4:	00007439 	andeq	r7, r0, r9, lsr r4
    6de8:	1d010800 	stcne	8, cr0, [r1]
    6dec:	39020000 	stmdbcc	r2, {}
    6df0:	00000074 	andeq	r0, r0, r4, ror r0
    6df4:	3b020105 	blcc	87210 <__Stack_Size+0x86e10>
    6df8:	000000b4 	strheq	r0, [r0], -r4
    6dfc:	0007b806 	andeq	fp, r7, r6, lsl #16
    6e00:	d8060000 	stmdale	r6, {}
    6e04:	01000007 	tsteq	r0, r7
    6e08:	093f0800 	ldmdbeq	pc!, {fp}
    6e0c:	3b020000 	blcc	86e14 <__Stack_Size+0x86a14>
    6e10:	0000009f 	muleq	r0, pc, r0
    6e14:	0a070409 	beq	1c7e40 <__Stack_Size+0x1c7a40>
    6e18:	0239031c 	eorseq	r0, r9, #1879048192	; 0x70000000
    6e1c:	0000019c 	muleq	r0, ip, r1
    6e20:	0052530b 	subseq	r5, r2, fp, lsl #6
    6e24:	6f023a03 	svcvs	0x00023a03
    6e28:	02000000 	andeq	r0, r0, #0	; 0x0
    6e2c:	8a0c0023 	bhi	306ec0 <__Stack_Size+0x306ac0>
    6e30:	03000001 	movweq	r0, #1	; 0x1
    6e34:	004c023b 	subeq	r0, ip, fp, lsr r2
    6e38:	23020000 	movwcs	r0, #8192	; 0x2000
    6e3c:	52440b02 	subpl	r0, r4, #2048	; 0x800
    6e40:	023c0300 	eorseq	r0, ip, #0	; 0x0
    6e44:	0000006f 	andeq	r0, r0, pc, rrx
    6e48:	0c042302 	stceq	3, cr2, [r4], {2}
    6e4c:	00000194 	muleq	r0, r4, r1
    6e50:	4c023d03 	stcmi	13, cr3, [r2], {3}
    6e54:	02000000 	andeq	r0, r0, #0	; 0x0
    6e58:	420b0623 	andmi	r0, fp, #36700160	; 0x2300000
    6e5c:	03005252 	movweq	r5, #594	; 0x252
    6e60:	006f023e 	rsbeq	r0, pc, lr, lsr r2
    6e64:	23020000 	movwcs	r0, #8192	; 0x2000
    6e68:	005a0c08 	subseq	r0, sl, r8, lsl #24
    6e6c:	3f030000 	svccc	0x00030000
    6e70:	00004c02 	andeq	r4, r0, r2, lsl #24
    6e74:	0a230200 	beq	8c767c <__Stack_Size+0x8c727c>
    6e78:	3152430b 	cmpcc	r2, fp, lsl #6
    6e7c:	02400300 	subeq	r0, r0, #0	; 0x0
    6e80:	0000006f 	andeq	r0, r0, pc, rrx
    6e84:	0c0c2302 	stceq	3, cr2, [ip], {2}
    6e88:	0000019e 	muleq	r0, lr, r1
    6e8c:	4c024103 	stfmis	f4, [r2], {3}
    6e90:	02000000 	andeq	r0, r0, #0	; 0x0
    6e94:	430b0e23 	movwmi	r0, #48675	; 0xbe23
    6e98:	03003252 	movweq	r3, #594	; 0x252
    6e9c:	006f0242 	rsbeq	r0, pc, r2, asr #4
    6ea0:	23020000 	movwcs	r0, #8192	; 0x2000
    6ea4:	00640c10 	rsbeq	r0, r4, r0, lsl ip
    6ea8:	43030000 	movwmi	r0, #12288	; 0x3000
    6eac:	00004c02 	andeq	r4, r0, r2, lsl #24
    6eb0:	12230200 	eorne	r0, r3, #0	; 0x0
    6eb4:	3352430b 	cmpcc	r2, #738197504	; 0x2c000000
    6eb8:	02440300 	subeq	r0, r4, #0	; 0x0
    6ebc:	0000006f 	andeq	r0, r0, pc, rrx
    6ec0:	0c142302 	ldceq	3, cr2, [r4], {2}
    6ec4:	000001b5 	strheq	r0, [r0], -r5
    6ec8:	4c024503 	cfstr32mi	mvfx4, [r2], {3}
    6ecc:	02000000 	andeq	r0, r0, #0	; 0x0
    6ed0:	620c1623 	andvs	r1, ip, #36700160	; 0x2300000
    6ed4:	0300000a 	movweq	r0, #10	; 0xa
    6ed8:	006f0246 	rsbeq	r0, pc, r6, asr #4
    6edc:	23020000 	movwcs	r0, #8192	; 0x2000
    6ee0:	01bf0c18 	undefined instruction 0x01bf0c18
    6ee4:	47030000 	strmi	r0, [r3, -r0]
    6ee8:	00004c02 	andeq	r4, r0, r2, lsl #24
    6eec:	1a230200 	bne	8c76f4 <__Stack_Size+0x8c72f4>
    6ef0:	2c930d00 	ldccs	13, cr0, [r3], {0}
    6ef4:	48030000 	stmdami	r3, {}
    6ef8:	0000c202 	andeq	ip, r0, r2, lsl #4
    6efc:	04100e00 	ldreq	r0, [r0], #-3584
    6f00:	0002051b 	andeq	r0, r2, fp, lsl r5
    6f04:	0ae40f00 	beq	ff90ab0c <SCS_BASE+0x1f8fcb0c>
    6f08:	1c040000 	stcne	0, cr0, [r4], {0}
    6f0c:	0000003a 	andeq	r0, r0, sl, lsr r0
    6f10:	0f002302 	svceq	0x00002302
    6f14:	00000a8b 	andeq	r0, r0, fp, lsl #21
    6f18:	004c1d04 	subeq	r1, ip, r4, lsl #26
    6f1c:	23020000 	movwcs	r0, #8192	; 0x2000
    6f20:	0af30f04 	beq	ffccab38 <SCS_BASE+0x1fcbcb38>
    6f24:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    6f28:	0000004c 	andeq	r0, r0, ip, asr #32
    6f2c:	0f062302 	svceq	0x00062302
    6f30:	00000a0d 	andeq	r0, r0, sp, lsl #20
    6f34:	004c1f04 	subeq	r1, ip, r4, lsl #30
    6f38:	23020000 	movwcs	r0, #8192	; 0x2000
    6f3c:	0b1e0f08 	bleq	78ab64 <__Stack_Size+0x78a764>
    6f40:	20040000 	andcs	r0, r4, r0
    6f44:	0000004c 	andeq	r0, r0, ip, asr #32
    6f48:	0f0a2302 	svceq	0x000a2302
    6f4c:	00000a71 	andeq	r0, r0, r1, ror sl
    6f50:	004c2104 	subeq	r2, ip, r4, lsl #2
    6f54:	23020000 	movwcs	r0, #8192	; 0x2000
    6f58:	1a08000c 	bne	206f90 <__Stack_Size+0x206b90>
    6f5c:	0400000a 	streq	r0, [r0], #-10
    6f60:	0001a822 	andeq	sl, r1, r2, lsr #16
    6f64:	04080e00 	streq	r0, [r8], #-3584
    6f68:	00025126 	andeq	r5, r2, r6, lsr #2
    6f6c:	2e910f00 	cdpcs	15, 9, cr0, cr1, cr0, {0}
    6f70:	27040000 	strcs	r0, [r4, -r0]
    6f74:	0000004c 	andeq	r0, r0, ip, asr #32
    6f78:	0f002302 	svceq	0x00002302
    6f7c:	00002f5b 	andeq	r2, r0, fp, asr pc
    6f80:	004c2804 	subeq	r2, ip, r4, lsl #16
    6f84:	23020000 	movwcs	r0, #8192	; 0x2000
    6f88:	2c4f0f02 	mcrrcs	15, 0, r0, pc, cr2
    6f8c:	29040000 	stmdbcs	r4, {}
    6f90:	0000004c 	andeq	r0, r0, ip, asr #32
    6f94:	0f042302 	svceq	0x00042302
    6f98:	00002cff 	strdeq	r2, [r0], -pc
    6f9c:	004c2a04 	subeq	r2, ip, r4, lsl #20
    6fa0:	23020000 	movwcs	r0, #8192	; 0x2000
    6fa4:	a1080006 	tstge	r8, r6
    6fa8:	0400002c 	streq	r0, [r0], #-44
    6fac:	0002102b 	andeq	r1, r2, fp, lsr #32
    6fb0:	05140e00 	ldreq	r0, [r4, #-3584]
    6fb4:	0002ab1a 	andeq	sl, r2, sl, lsl fp
    6fb8:	1f650f00 	svcne	0x00650f00
    6fbc:	1b050000 	blne	146fc4 <__Stack_Size+0x146bc4>
    6fc0:	0000003a 	andeq	r0, r0, sl, lsr r0
    6fc4:	0f002302 	svceq	0x00002302
    6fc8:	00001d6b 	andeq	r1, r0, fp, ror #26
    6fcc:	003a1c05 	eorseq	r1, sl, r5, lsl #24
    6fd0:	23020000 	movwcs	r0, #8192	; 0x2000
    6fd4:	1fce0f04 	svcne	0x00ce0f04
    6fd8:	1d050000 	stcne	0, cr0, [r5]
    6fdc:	0000003a 	andeq	r0, r0, sl, lsr r0
    6fe0:	0f082302 	svceq	0x00082302
    6fe4:	00001f81 	andeq	r1, r0, r1, lsl #31
    6fe8:	003a1e05 	eorseq	r1, sl, r5, lsl #28
    6fec:	23020000 	movwcs	r0, #8192	; 0x2000
    6ff0:	1ec70f0c 	cdpne	15, 12, cr0, cr7, cr12, {0}
    6ff4:	1f050000 	svcne	0x00050000
    6ff8:	0000003a 	andeq	r0, r0, sl, lsr r0
    6ffc:	00102302 	andseq	r2, r0, r2, lsl #6
    7000:	001d3308 	andseq	r3, sp, r8, lsl #6
    7004:	5c200500 	cfstr32pl	mvfx0, [r0]
    7008:	10000002 	andne	r0, r0, r2
    700c:	002f9301 	eoreq	r9, pc, r1, lsl #6
    7010:	01e90100 	mvneq	r0, r0, lsl #2
    7014:	08005f6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}
    7018:	08005f8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sl, fp, ip, lr}
    701c:	02db5d01 	sbcseq	r5, fp, #64	; 0x40
    7020:	38110000 	ldmdacc	r1, {}
    7024:	0100002e 	tsteq	r0, lr, lsr #32
    7028:	0002dbe8 	andeq	sp, r2, r8, ror #23
    702c:	00500100 	subseq	r0, r0, r0, lsl #2
    7030:	02050412 	andeq	r0, r5, #301989888	; 0x12000000
    7034:	01130000 	tsteq	r3, r0
    7038:	00002f16 	andeq	r2, r0, r6, lsl pc
    703c:	01010001 	tsteq	r1, r1
    7040:	08005f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp, ip, lr}
    7044:	08005fb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, fp, ip, lr}
    7048:	03245d01 	teqeq	r4, #64	; 0x40
    704c:	1e110000 	wxorne	wr0, wr1, wr0
    7050:	0100002e 	tsteq	r0, lr, lsr #32
    7054:	000324ff 	strdeq	r2, [r3], -pc
    7058:	14500100 	ldrbne	r0, [r0], #-256
    705c:	00002d86 	andeq	r2, r0, r6, lsl #27
    7060:	032aff01 	msreq	CPSR_fx, #4	; 0x4
    7064:	2b1d0000 	blcs	74706c <__Stack_Size+0x746c6c>
    7068:	18150000 	ldmdane	r5, {}
    706c:	0100000f 	tsteq	r0, pc
    7070:	003a0101 	eorseq	r0, sl, r1, lsl #2
    7074:	52010000 	andpl	r0, r1, #0	; 0x0
    7078:	9c041200 	sfmls	f1, 4, [r4], {0}
    707c:	12000001 	andne	r0, r0, #1	; 0x1
    7080:	00025104 	andeq	r5, r2, r4, lsl #2
    7084:	a9011300 	stmdbge	r1, {r8, r9, ip}
    7088:	0100002d 	tsteq	r0, sp, lsr #32
    708c:	b4010124 	strlt	r0, [r1], #-292
    7090:	c208005f 	andgt	r0, r8, #95	; 0x5f
    7094:	0108005f 	qaddeq	r0, pc, r8
    7098:	0003575d 	andeq	r5, r3, sp, asr r7
    709c:	2d861600 	stccs	6, cr1, [r6]
    70a0:	23010000 	movwcs	r0, #4096	; 0x1000
    70a4:	00032a01 	andeq	r2, r3, r1, lsl #20
    70a8:	00500100 	subseq	r0, r0, r0, lsl #2
    70ac:	2cb80113 	ldfcss	f0, [r8], #76
    70b0:	38010000 	stmdacc	r1, {}
    70b4:	5fc40101 	svcpl	0x00c40101
    70b8:	5fde0800 	svcpl	0x00de0800
    70bc:	5d010800 	stcpl	8, cr0, [r1]
    70c0:	0000038c 	andeq	r0, r0, ip, lsl #7
    70c4:	002e1e16 	eoreq	r1, lr, r6, lsl lr
    70c8:	01370100 	teqeq	r7, r0, lsl #2
    70cc:	00000324 	andeq	r0, r0, r4, lsr #6
    70d0:	7f165001 	svcvc	0x00165001
    70d4:	0100000e 	tsteq	r0, lr
    70d8:	00b40137 	adcseq	r0, r4, r7, lsr r1
    70dc:	51010000 	tstpl	r1, r0
    70e0:	0f011700 	svceq	0x00011700
    70e4:	0100002e 	tsteq	r0, lr, lsr #32
    70e8:	e0010163 	and	r0, r1, r3, ror #2
    70ec:	1e08005f 	mcrne	0, 0, r0, cr8, cr15, {2}
    70f0:	30080060 	andcc	r0, r8, r0, rrx
    70f4:	0d00002b 	stceq	0, cr0, [r0, #-172]
    70f8:	18000004 	stmdane	r0, {r2}
    70fc:	00002e1e 	andeq	r2, r0, lr, lsl lr
    7100:	24016201 	strcs	r6, [r1], #-513
    7104:	4f000003 	svcmi	0x00000003
    7108:	1800002b 	stmdane	r0, {r0, r1, r3, r5}
    710c:	00002f0d 	andeq	r2, r0, sp, lsl #30
    7110:	4c016201 	sfmmi	f6, 4, [r1], {1}
    7114:	62000000 	andvs	r0, r0, #0	; 0x0
    7118:	1600002b 	strne	r0, [r0], -fp, lsr #32
    711c:	00000e7f 	andeq	r0, r0, pc, ror lr
    7120:	b4016201 	strlt	r6, [r1], #-513
    7124:	01000000 	tsteq	r0, r0
    7128:	2f8a1552 	svccs	0x008a1552
    712c:	64010000 	strvs	r0, [r1]
    7130:	00003a01 	andeq	r3, r0, r1, lsl #20
    7134:	195c0100 	ldmdbne	ip, {r8}^
    7138:	00002e58 	andeq	r2, r0, r8, asr lr
    713c:	3a016401 	bcc	60148 <__Stack_Size+0x5fd48>
    7140:	15000000 	strne	r0, [r0]
    7144:	00001181 	andeq	r1, r0, r1, lsl #3
    7148:	3a016401 	bcc	60154 <__Stack_Size+0x5fd54>
    714c:	01000000 	tsteq	r0, r0
    7150:	2dbf1a51 	ldccs	10, cr1, [pc, #324]!
    7154:	65010000 	strvs	r0, [r1]
    7158:	00003a01 	andeq	r3, r0, r1, lsl #20
    715c:	002b8000 	eoreq	r8, fp, r0
    7160:	01130000 	tsteq	r3, r0
    7164:	00002cf2 	strdeq	r2, [r0], -r2
    7168:	01019e01 	tsteq	r1, r1, lsl #28
    716c:	08006020 	stmdaeq	r0, {r5, sp, lr}
    7170:	08006038 	stmdaeq	r0, {r3, r4, r5, sp, lr}
    7174:	04505d01 	ldrbeq	r5, [r0], #-3329
    7178:	1e160000 	wxorne	wr0, wr6, wr0
    717c:	0100002e 	tsteq	r0, lr, lsr #32
    7180:	0324019d 	teqeq	r4, #1073741863	; 0x40000027
    7184:	50010000 	andpl	r0, r1, r0
    7188:	002d9c16 	eoreq	r9, sp, r6, lsl ip
    718c:	019d0100 	orrseq	r0, sp, r0, lsl #2
    7190:	0000004c 	andeq	r0, r0, ip, asr #32
    7194:	7f165101 	svcvc	0x00165101
    7198:	0100000e 	tsteq	r0, lr
    719c:	00b4019d 	umlalseq	r0, r4, sp, r1
    71a0:	52010000 	andpl	r0, r1, #0	; 0x0
    71a4:	db011300 	blle	4bdac <__Stack_Size+0x4b9ac>
    71a8:	0100002d 	tsteq	r0, sp, lsr #32
    71ac:	380101bd 	stmdacc	r1, {r0, r2, r3, r4, r5, r7, r8}
    71b0:	4e080060 	cdpmi	0, 0, cr0, cr8, cr0, {3}
    71b4:	01080060 	tsteq	r8, r0, rrx
    71b8:	0004855d 	andeq	r8, r4, sp, asr r5
    71bc:	2e1e1600 	cfmsub32cs	mvax0, mvfx1, mvfx14, mvfx0
    71c0:	bc010000 	stclt	0, cr0, [r1], {0}
    71c4:	00032401 	andeq	r2, r3, r1, lsl #8
    71c8:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    71cc:	00002e49 	andeq	r2, r0, r9, asr #28
    71d0:	5e01bc01 	cdppl	12, 0, cr11, cr1, cr1, {0}
    71d4:	01000000 	tsteq	r0, r0
    71d8:	01130051 	tsteq	r3, r1, asr r0
    71dc:	00002f26 	andeq	r2, r0, r6, lsr #30
    71e0:	0101d601 	tsteq	r1, r1, lsl #12
    71e4:	08006050 	stmdaeq	r0, {r4, r6, sp, lr}
    71e8:	08006066 	stmdaeq	r0, {r1, r2, r5, r6, sp, lr}
    71ec:	04bc5d01 	ldrteq	r5, [ip], #3329
    71f0:	1e160000 	wxorne	wr0, wr6, wr0
    71f4:	0100002e 	tsteq	r0, lr, lsr #32
    71f8:	032401d5 	teqeq	r4, #1073741877	; 0x40000035
    71fc:	50010000 	andpl	r0, r1, r0
    7200:	002ce518 	eoreq	lr, ip, r8, lsl r5
    7204:	01d50100 	bicseq	r0, r5, r0, lsl #2
    7208:	0000004c 	andeq	r0, r0, ip, asr #32
    720c:	00002ba9 	andeq	r2, r0, r9, lsr #23
    7210:	9d011300 	stcls	3, cr1, [r1]
    7214:	0100002e 	tsteq	r0, lr, lsr #32
    7218:	680101eb 	stmdavs	r1, {r0, r1, r3, r5, r6, r7, r8}
    721c:	82080060 	andhi	r0, r8, #96	; 0x60
    7220:	01080060 	tsteq	r8, r0, rrx
    7224:	0004f15d 	andeq	pc, r4, sp, asr r1
    7228:	2e1e1600 	cfmsub32cs	mvax0, mvfx1, mvfx14, mvfx0
    722c:	ea010000 	b	47234 <__Stack_Size+0x46e34>
    7230:	00032401 	andeq	r2, r3, r1, lsl #8
    7234:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7238:	00000e7f 	andeq	r0, r0, pc, ror lr
    723c:	b401ea01 	strlt	lr, [r1], #-2561
    7240:	01000000 	tsteq	r0, r0
    7244:	01130051 	tsteq	r3, r1, asr r0
    7248:	00002d4d 	andeq	r2, r0, sp, asr #26
    724c:	01020b01 	tsteq	r2, r1, lsl #22
    7250:	08006084 	stmdaeq	r0, {r2, r7, sp, lr}
    7254:	0800609a 	stmdaeq	r0, {r1, r3, r4, r7, sp, lr}
    7258:	05285d01 	streq	r5, [r8, #-3329]!
    725c:	1e160000 	wxorne	wr0, wr6, wr0
    7260:	0100002e 	tsteq	r0, lr, lsr #32
    7264:	0324020a 	teqeq	r4, #-1610612736	; 0xa0000000
    7268:	50010000 	andpl	r0, r1, r0
    726c:	002c7818 	eoreq	r7, ip, r8, lsl r8
    7270:	020a0100 	andeq	r0, sl, #0	; 0x0
    7274:	0000004c 	andeq	r0, r0, ip, asr #32
    7278:	00002bbc 	strheq	r2, [r0], -ip
    727c:	c3011300 	movwgt	r1, #4864	; 0x1300
    7280:	0100002e 	tsteq	r0, lr, lsr #32
    7284:	9c010220 	sfmls	f0, 4, [r1], {32}
    7288:	b6080060 	strlt	r0, [r8], -r0, rrx
    728c:	01080060 	tsteq	r8, r0, rrx
    7290:	00055d5d 	andeq	r5, r5, sp, asr sp
    7294:	2e1e1600 	cfmsub32cs	mvax0, mvfx1, mvfx14, mvfx0
    7298:	1f010000 	svcne	0x00010000
    729c:	00032402 	andeq	r2, r3, r2, lsl #8
    72a0:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    72a4:	00000e7f 	andeq	r0, r0, pc, ror lr
    72a8:	b4021f01 	strlt	r1, [r2], #-3841
    72ac:	01000000 	tsteq	r0, r0
    72b0:	01130051 	tsteq	r3, r1, asr r0
    72b4:	00002cc2 	andeq	r2, r0, r2, asr #25
    72b8:	01023c01 	tsteq	r2, r1, lsl #24
    72bc:	080060b8 	stmdaeq	r0, {r3, r4, r5, r7, sp, lr}
    72c0:	080060c0 	stmdaeq	r0, {r6, r7, sp, lr}
    72c4:	05945d01 	ldreq	r5, [r4, #3329]
    72c8:	1e160000 	wxorne	wr0, wr6, wr0
    72cc:	0100002e 	tsteq	r0, lr, lsr #32
    72d0:	0324023b 	teqeq	r4, #-1342177277	; 0xb0000003
    72d4:	50010000 	andpl	r0, r1, r0
    72d8:	00142c18 	andseq	r2, r4, r8, lsl ip
    72dc:	023b0100 	eorseq	r0, fp, #0	; 0x0
    72e0:	0000004c 	andeq	r0, r0, ip, asr #32
    72e4:	00002bcf 	andeq	r2, r0, pc, asr #23
    72e8:	39011b00 	stmdbcc	r1, {r8, r9, fp, ip}
    72ec:	0100002f 	tsteq	r0, pc, lsr #32
    72f0:	4c01024f 	sfmmi	f0, 4, [r1], {79}
    72f4:	c0000000 	andgt	r0, r0, r0
    72f8:	c8080060 	stmdagt	r8, {r5, r6}
    72fc:	01080060 	tsteq	r8, r0, rrx
    7300:	0005c15d 	andeq	ip, r5, sp, asr r1
    7304:	2e1e1800 	cdpcs	8, 1, cr1, cr14, cr0, {0}
    7308:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    730c:	00032402 	andeq	r2, r3, r2, lsl #8
    7310:	002be200 	eoreq	lr, fp, r0, lsl #4
    7314:	01130000 	tsteq	r3, r0
    7318:	00002dff 	strdeq	r2, [r0], -pc
    731c:	01026101 	tsteq	r2, r1, lsl #2
    7320:	080060c8 	stmdaeq	r0, {r3, r6, r7, sp, lr}
    7324:	080060d4 	stmdaeq	r0, {r2, r4, r6, r7, sp, lr}
    7328:	05e85d01 	strbeq	r5, [r8, #3329]!
    732c:	1e160000 	wxorne	wr0, wr6, wr0
    7330:	0100002e 	tsteq	r0, lr, lsr #32
    7334:	03240260 	teqeq	r4, #6	; 0x6
    7338:	50010000 	andpl	r0, r1, r0
    733c:	ec011300 	stc	3, cr1, [r1], {0}
    7340:	0100002d 	tsteq	r0, sp, lsr #32
    7344:	d4010274 	strle	r0, [r1], #-628
    7348:	e6080060 	str	r0, [r8], -r0, rrx
    734c:	01080060 	tsteq	r8, r0, rrx
    7350:	00061d5d 	andeq	r1, r6, sp, asr sp
    7354:	2e1e1600 	cfmsub32cs	mvax0, mvfx1, mvfx14, mvfx0
    7358:	73010000 	movwvc	r0, #4096	; 0x1000
    735c:	00032402 	andeq	r2, r3, r2, lsl #8
    7360:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7364:	00002d3d 	andeq	r2, r0, sp, lsr sp
    7368:	5e027301 	cdppl	3, 0, cr7, cr2, cr1, {0}
    736c:	01000000 	tsteq	r0, r0
    7370:	01130051 	tsteq	r3, r1, asr r0
    7374:	00002c5a 	andeq	r2, r0, sl, asr ip
    7378:	01028a01 	tsteq	r2, r1, lsl #20
    737c:	080060e8 	stmdaeq	r0, {r3, r5, r6, r7, sp, lr}
    7380:	080060fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, sp, lr}
    7384:	06525d01 	ldrbeq	r5, [r2], -r1, lsl #26
    7388:	1e160000 	wxorne	wr0, wr6, wr0
    738c:	0100002e 	tsteq	r0, lr, lsr #32
    7390:	03240289 	teqeq	r4, #-1879048184	; 0x90000008
    7394:	50010000 	andpl	r0, r1, r0
    7398:	002f4b16 	eoreq	r4, pc, r6, lsl fp
    739c:	02890100 	addeq	r0, r9, #0	; 0x0
    73a0:	0000005e 	andeq	r0, r0, lr, asr r0
    73a4:	13005101 	movwne	r5, #257	; 0x101
    73a8:	002e2501 	eoreq	r2, lr, r1, lsl #10
    73ac:	02a00100 	adceq	r0, r0, #0	; 0x0
    73b0:	0060fc01 	rsbeq	pc, r0, r1, lsl #24
    73b4:	00611608 	rsbeq	r1, r1, r8, lsl #12
    73b8:	875d0108 	ldrbhi	r0, [sp, -r8, lsl #2]
    73bc:	16000006 	strne	r0, [r0], -r6
    73c0:	00002e1e 	andeq	r2, r0, lr, lsl lr
    73c4:	24029f01 	strcs	r9, [r2], #-3841
    73c8:	01000003 	tsteq	r0, r3
    73cc:	0e7f1650 	mrceq	6, 3, r1, cr15, cr0, {2}
    73d0:	9f010000 	svcls	0x00010000
    73d4:	0000b402 	andeq	fp, r0, r2, lsl #8
    73d8:	00510100 	subseq	r0, r1, r0, lsl #2
    73dc:	2ee20113 	mcrcs	1, 7, r0, cr2, cr3, {0}
    73e0:	bd010000 	stclt	0, cr0, [r1]
    73e4:	61180102 	tstvs	r8, r2, lsl #2
    73e8:	61320800 	teqvs	r2, r0, lsl #16
    73ec:	5d010800 	stcpl	8, cr0, [r1]
    73f0:	000006bc 	strheq	r0, [r0], -ip
    73f4:	002e1e16 	eoreq	r1, lr, r6, lsl lr
    73f8:	02bc0100 	adcseq	r0, ip, #0	; 0x0
    73fc:	00000324 	andeq	r0, r0, r4, lsr #6
    7400:	7f165001 	svcvc	0x00165001
    7404:	0100000e 	tsteq	r0, lr
    7408:	00b402bc 	ldrhteq	r0, [r4], ip
    740c:	51010000 	tstpl	r1, r0
    7410:	d1011300 	tstle	r1, r0, lsl #6
    7414:	0100002c 	tsteq	r0, ip, lsr #32
    7418:	340102da 	strcc	r0, [r1], #-730
    741c:	4e080061 	cdpmi	0, 0, cr0, cr8, cr1, {3}
    7420:	01080061 	tsteq	r8, r1, rrx
    7424:	0006f15d 	andeq	pc, r6, sp, asr r1
    7428:	2e1e1600 	cfmsub32cs	mvax0, mvfx1, mvfx14, mvfx0
    742c:	d9010000 	stmdble	r1, {}
    7430:	00032402 	andeq	r2, r3, r2, lsl #8
    7434:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7438:	00000e7f 	andeq	r0, r0, pc, ror lr
    743c:	b402d901 	strlt	sp, [r2], #-2305
    7440:	01000000 	tsteq	r0, r0
    7444:	01130051 	tsteq	r3, r1, asr r0
    7448:	00002e80 	andeq	r2, r0, r0, lsl #29
    744c:	0102f901 	tstpeq	r2, r1, lsl #18
    7450:	08006150 	stmdaeq	r0, {r4, r6, r8, sp, lr}
    7454:	08006166 	stmdaeq	r0, {r1, r2, r5, r6, r8, sp, lr}
    7458:	07285d01 	streq	r5, [r8, -r1, lsl #26]!
    745c:	1e160000 	wxorne	wr0, wr6, wr0
    7460:	0100002e 	tsteq	r0, lr, lsr #32
    7464:	032402f8 	teqeq	r4, #-2147483633	; 0x8000000f
    7468:	50010000 	andpl	r0, r1, r0
    746c:	002d0d18 	eoreq	r0, sp, r8, lsl sp
    7470:	02f80100 	rscseq	r0, r8, #0	; 0x0
    7474:	0000004c 	andeq	r0, r0, ip, asr #32
    7478:	00002bf5 	strdeq	r2, [r0], -r5
    747c:	b5011300 	strlt	r1, [r1, #-768]
    7480:	0100002e 	tsteq	r0, lr, lsr #32
    7484:	6801030e 	stmdavs	r1, {r1, r2, r3, r8, r9}
    7488:	82080061 	andhi	r0, r8, #97	; 0x61
    748c:	01080061 	tsteq	r8, r1, rrx
    7490:	00075d5d 	andeq	r5, r7, sp, asr sp
    7494:	2e1e1600 	cfmsub32cs	mvax0, mvfx1, mvfx14, mvfx0
    7498:	0d010000 	stceq	0, cr0, [r1]
    749c:	00032403 	andeq	r2, r3, r3, lsl #8
    74a0:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    74a4:	00000e7f 	andeq	r0, r0, pc, ror lr
    74a8:	b4030d01 	strlt	r0, [r3], #-3329
    74ac:	01000000 	tsteq	r0, r0
    74b0:	011b0051 	tsteq	fp, r1, asr r0
    74b4:	00002ef9 	strdeq	r2, [r0], -r9
    74b8:	01033601 	tsteq	r3, r1, lsl #12
    74bc:	00000089 	andeq	r0, r0, r9, lsl #1
    74c0:	08006184 	stmdaeq	r0, {r2, r7, r8, sp, lr}
    74c4:	08006190 	stmdaeq	r0, {r4, r7, r8, sp, lr}
    74c8:	07a45d01 	streq	r5, [r4, r1, lsl #26]!
    74cc:	1e180000 	wxorne	wr0, wr8, wr0
    74d0:	0100002e 	tsteq	r0, lr, lsr #32
    74d4:	03240335 	teqeq	r4, #-738197504	; 0xd4000000
    74d8:	2c080000 	stccs	0, cr0, [r8], {0}
    74dc:	6e160000 	wxorvs	wr0, wr6, wr0
    74e0:	0100002d 	tsteq	r0, sp, lsr #32
    74e4:	004c0335 	subeq	r0, ip, r5, lsr r3
    74e8:	51010000 	tstpl	r1, r0
    74ec:	00106519 	andseq	r6, r0, r9, lsl r5
    74f0:	03370100 	teqeq	r7, #0	; 0x0
    74f4:	00000089 	andeq	r0, r0, r9, lsl #1
    74f8:	5e011300 	cdppl	3, 0, cr1, cr1, cr0, {0}
    74fc:	0100002e 	tsteq	r0, lr, lsr #32
    7500:	9001036a 	andls	r0, r1, sl, ror #6
    7504:	9a080061 	bls	207690 <__Stack_Size+0x207290>
    7508:	01080061 	tsteq	r8, r1, rrx
    750c:	0007db5d 	andeq	sp, r7, sp, asr fp
    7510:	2e1e1600 	cfmsub32cs	mvax0, mvfx1, mvfx14, mvfx0
    7514:	69010000 	stmdbvs	r1, {}
    7518:	00032403 	andeq	r2, r3, r3, lsl #8
    751c:	18500100 	ldmdane	r0, {r8}^
    7520:	00002d6e 	andeq	r2, r0, lr, ror #26
    7524:	4c036901 	stcmi	9, cr6, [r3], {1}
    7528:	1b000000 	blne	7530 <__Stack_Size+0x7130>
    752c:	0000002c 	andeq	r0, r0, ip, lsr #32
    7530:	2e6e011b 	mcrcs	1, 3, r0, cr14, cr11, {0}
    7534:	8b010000 	blhi	4753c <__Stack_Size+0x4713c>
    7538:	00940103 	addseq	r0, r4, r3, lsl #2
    753c:	619c0000 	orrsvs	r0, ip, r0
    7540:	61e60800 	mvnvs	r0, r0, lsl #16
    7544:	5d010800 	stcpl	8, cr0, [r1]
    7548:	00000852 	andeq	r0, r0, r2, asr r8
    754c:	002e1e18 	eoreq	r1, lr, r8, lsl lr
    7550:	038a0100 	orreq	r0, sl, #0	; 0x0
    7554:	00000324 	andeq	r0, r0, r4, lsr #6
    7558:	00002c2e 	andeq	r2, r0, lr, lsr #24
    755c:	002f0d18 	eoreq	r0, pc, r8, lsl sp
    7560:	038a0100 	orreq	r0, sl, #0	; 0x0
    7564:	0000004c 	andeq	r0, r0, ip, asr #32
    7568:	00002c41 	andeq	r2, r0, r1, asr #24
    756c:	002e5715 	eoreq	r5, lr, r5, lsl r7
    7570:	038c0100 	orreq	r0, ip, #0	; 0x0
    7574:	0000003a 	andeq	r0, r0, sl, lsr r0
    7578:	811a5201 	tsthi	sl, r1, lsl #4
    757c:	01000011 	tsteq	r0, r1, lsl r0
    7580:	003a038c 	eorseq	r0, sl, ip, lsl #7
    7584:	2c6a0000 	stclcs	0, cr0, [sl]
    7588:	8a1a0000 	bhi	687590 <__Stack_Size+0x687190>
    758c:	0100002f 	tsteq	r0, pc, lsr #32
    7590:	003a038c 	eorseq	r0, sl, ip, lsl #7
    7594:	2c880000 	stccs	0, cr0, [r8], {0}
    7598:	65190000 	ldrvs	r0, [r9]
    759c:	01000010 	tsteq	r0, r0, lsl r0
    75a0:	0094038d 	addseq	r0, r4, sp, lsl #7
    75a4:	13000000 	movwne	r0, #0	; 0x0
    75a8:	002d2501 	eoreq	r2, sp, r1, lsl #10
    75ac:	03db0100 	bicseq	r0, fp, #0	; 0x0
    75b0:	0061e801 	rsbeq	lr, r1, r1, lsl #16
    75b4:	0061f808 	rsbeq	pc, r1, r8, lsl #16
    75b8:	a15d0108 	cmpge	sp, r8, lsl #2
    75bc:	16000008 	strne	r0, [r0], -r8
    75c0:	00002e1e 	andeq	r2, r0, lr, lsl lr
    75c4:	2403da01 	strcs	sp, [r3], #-2561
    75c8:	01000003 	tsteq	r0, r3
    75cc:	2f0d1850 	svccs	0x000d1850
    75d0:	da010000 	ble	475d8 <__Stack_Size+0x471d8>
    75d4:	00004c03 	andeq	r4, r0, r3, lsl #24
    75d8:	002c9b00 	eoreq	r9, ip, r0, lsl #22
    75dc:	2e571900 	cdpcs	9, 5, cr1, cr7, cr0, {0}
    75e0:	dc010000 	stcle	0, cr0, [r1], {0}
    75e4:	00004c03 	andeq	r4, r0, r3, lsl #24
    75e8:	11811900 	orrne	r1, r1, r0, lsl #18
    75ec:	dc010000 	stcle	0, cr0, [r1], {0}
    75f0:	00004c03 	andeq	r4, r0, r3, lsl #24
    75f4:	011c0000 	tsteq	ip, r0
    75f8:	00002c6d 	andeq	r2, r0, sp, ror #24
    75fc:	f8018d01 	undefined instruction 0xf8018d01
    7600:	94080061 	strls	r0, [r8], #-97
    7604:	ae080062 	cdpge	0, 0, cr0, cr8, cr2, {3}
    7608:	2a00002c 	bcs	76c0 <__Stack_Size+0x72c0>
    760c:	14000009 	strne	r0, [r0], #-9
    7610:	00002e1e 	andeq	r2, r0, lr, lsl lr
    7614:	03248c01 	teqeq	r4, #256	; 0x100
    7618:	2cd90000 	ldclcs	0, cr0, [r9], {0}
    761c:	38140000 	ldmdacc	r4, {}
    7620:	0100002e 	tsteq	r0, lr, lsr #32
    7624:	0002db8c 	andeq	sp, r2, ip, lsl #23
    7628:	002cf800 	eoreq	pc, ip, r0, lsl #16
    762c:	0f181d00 	svceq	0x00181d00
    7630:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    7634:	0000003a 	andeq	r0, r0, sl, lsr r0
    7638:	00002d16 	andeq	r2, r0, r6, lsl sp
    763c:	002d1c1d 	eoreq	r1, sp, sp, lsl ip
    7640:	3a8e0100 	bcc	fe387a48 <SCS_BASE+0x1e379a48>
    7644:	3f000000 	svccc	0x00000000
    7648:	1e00002d 	cdpne	0, 0, cr0, cr0, cr13, {1}
    764c:	00002c40 	andeq	r2, r0, r0, asr #24
    7650:	003a8f01 	eorseq	r8, sl, r1, lsl #30
    7654:	51010000 	tstpl	r1, r0
    7658:	002ed01f 	eoreq	sp, lr, pc, lsl r0
    765c:	3a900100 	bcc	fe407a64 <SCS_BASE+0x1e3f9a64>
    7660:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    7664:	00002dbf 	strheq	r2, [r0], -pc
    7668:	003a9101 	eorseq	r9, sl, r1, lsl #2
    766c:	54010000 	strpl	r0, [r1]
    7670:	002dca1e 	eoreq	ip, sp, lr, lsl sl
    7674:	ab920100 	blge	fe487a7c <SCS_BASE+0x1e479a7c>
    7678:	02000002 	andeq	r0, r0, #2	; 0x2
    767c:	20005c91 	mulcs	r0, r1, ip
    7680:	002d7901 	eoreq	r7, sp, r1, lsl #18
    7684:	015b0100 	cmpeq	fp, r0, lsl #2
    7688:	08006294 	stmdaeq	r0, {r2, r4, r7, r9, sp, lr}
    768c:	08006328 	stmdaeq	r0, {r3, r5, r8, r9, sp, lr}
    7690:	00002d52 	andeq	r2, r0, r2, asr sp
    7694:	002e1e14 	eoreq	r1, lr, r4, lsl lr
    7698:	245a0100 	ldrbcs	r0, [sl], #-256
    769c:	7d000003 	stcvc	0, cr0, [r0, #-12]
    76a0:	0000002d 	andeq	r0, r0, sp, lsr #32
    76a4:	00009500 	andeq	r9, r0, r0, lsl #10
    76a8:	6c000200 	sfmvs	f0, 4, [r0], {0}
    76ac:	04000019 	streq	r0, [r0], #-25
    76b0:	001a9301 	andseq	r9, sl, r1, lsl #6
    76b4:	00632800 	rsbeq	r2, r3, r0, lsl #16
    76b8:	00639608 	rsbeq	r9, r3, r8, lsl #12
    76bc:	6d747308 	ldclvs	3, cr7, [r4, #-32]!
    76c0:	31663233 	cmncc	r6, r3, lsr r2
    76c4:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    76c8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    76cc:	632f6372 	teqvs	pc, #-939524095	; 0xc8000001
    76d0:	6574726f 	ldrbvs	r7, [r4, #-623]!
    76d4:	5f336d78 	svcpl	0x00336d78
    76d8:	7263616d 	rsbvc	r6, r3, #1073741851	; 0x4000001b
    76dc:	00732e6f 	rsbseq	r2, r3, pc, ror #28
    76e0:	555c3a43 	ldrbpl	r3, [ip, #-2627]
    76e4:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
    76e8:	726f6d5c 	rsbvc	r6, pc, #5888	; 0x1700
    76ec:	5c6e6574 	cfstr64pl	mvdx6, [lr], #-464
    76f0:	75636f44 	strbvc	r6, [r3, #-3908]!
    76f4:	746e656d 	strbtvc	r6, [lr], #-1389
    76f8:	6f4d5c73 	svcvs	0x004d5c73
    76fc:	616c7564 	cmnvs	ip, r4, ror #10
    7700:	6f722072 	svcvs	0x00722072
    7704:	69746f62 	ldmdbvs	r4!, {r1, r5, r6, r8, r9, sl, fp, sp, lr}^
    7708:	545c7363 	ldrbpl	r7, [ip], #-867
    770c:	316b7361 	cmncc	fp, r1, ror #6
    7710:	6568575c 	strbvs	r5, [r8, #-1884]!
    7714:	64656c65 	strbtvs	r6, [r5], #-3173
    7718:	6f626f52 	svcvs	0x00626f52
    771c:	6d655274 	sfmvs	f5, 2, [r5, #-464]!
    7720:	4365746f 	cmnmi	r5, #1862270976	; 0x6f000000
    7724:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    7728:	31566c6f 	cmpcc	r6, pc, ror #24
    772c:	554e4700 	strbpl	r4, [lr, #-1792]
    7730:	20534120 	subscs	r4, r3, r0, lsr #2
    7734:	38312e32 	ldmdacc	r1!, {r1, r4, r5, r9, sl, fp, sp}
    7738:	0030352e 	eorseq	r3, r0, lr, lsr #10
    773c:	01028001 	tsteq	r2, r1
    7740:	00020000 	andeq	r0, r2, r0
    7744:	00001980 	andeq	r1, r0, r0, lsl #19
    7748:	00000104 	andeq	r0, r0, r4, lsl #2
    774c:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
    7750:	e700002f 	str	r0, [r0, -pc, lsr #32]
    7754:	98000001 	stmdals	r0, {r0}
    7758:	ec080063 	stc	0, cr0, [r8], {99}
    775c:	37080063 	strcc	r0, [r8, -r3, rrx]
    7760:	0200001b 	andeq	r0, r0, #27	; 0x1b
    7764:	30220504 	eorcc	r0, r2, r4, lsl #10
    7768:	02020000 	andeq	r0, r2, #0	; 0x0
    776c:	00004b05 	andeq	r4, r0, r5, lsl #22
    7770:	06010200 	streq	r0, [r1], -r0, lsl #4
    7774:	000000c7 	andeq	r0, r0, r7, asr #1
    7778:	9c070402 	cfstrsls	mvf0, [r7], {2}
    777c:	02000030 	andeq	r0, r0, #48	; 0x30
    7780:	014d0702 	cmpeq	sp, r2, lsl #14
    7784:	01020000 	tsteq	r2, r0
    7788:	0000c508 	andeq	ip, r0, r8, lsl #10
    778c:	07040300 	streq	r0, [r4, -r0, lsl #6]
    7790:	2fb30104 	svccs	0x00b30104
    7794:	92010000 	andls	r0, r1, #0	; 0x0
    7798:	00639801 	rsbeq	r9, r3, r1, lsl #16
    779c:	0063ec08 	rsbeq	lr, r3, r8, lsl #24
    77a0:	002d9c08 	eoreq	r9, sp, r8, lsl #24
    77a4:	00008600 	andeq	r8, r0, r0, lsl #12
    77a8:	30100500 	andscc	r0, r0, r0, lsl #10
    77ac:	93010000 	movwls	r0, #4096	; 0x1000
    77b0:	00000086 	andeq	r0, r0, r6, lsl #1
    77b4:	002fc106 	eoreq	ip, pc, r6, lsl #2
    77b8:	86930100 	ldrhi	r0, [r3], r0, lsl #2
    77bc:	bb000000 	bllt	77c4 <__Stack_Size+0x73c4>
    77c0:	0000002d 	andeq	r0, r0, sp, lsr #32
    77c4:	003a0407 	eorseq	r0, sl, r7, lsl #8
    77c8:	c9080000 	stmdbgt	r8, {}
    77cc:	0100002f 	tsteq	r0, pc, lsr #32
    77d0:	00003a19 	andeq	r3, r0, r9, lsl sl
    77d4:	08010100 	stmdaeq	r1, {r8}
    77d8:	00002fac 	andeq	r2, r0, ip, lsr #31
    77dc:	003a1b01 	eorseq	r1, sl, r1, lsl #22
    77e0:	01010000 	tsteq	r1, r0
    77e4:	002fd708 	eoreq	sp, pc, r8, lsl #14
    77e8:	3a1d0100 	bcc	747bf0 <__Stack_Size+0x7477f0>
    77ec:	01000000 	tsteq	r0, r0
    77f0:	30170801 	andscc	r0, r7, r1, lsl #16
    77f4:	20010000 	andcs	r0, r1, r0
    77f8:	0000003a 	andeq	r0, r0, sl, lsr r0
    77fc:	d1080101 	tstle	r8, r1, lsl #2
    7800:	0100002f 	tsteq	r0, pc, lsr #32
    7804:	00003a22 	andeq	r3, r0, r2, lsr #20
    7808:	09010100 	stmdbeq	r1, {r8}
    780c:	00002fa4 	andeq	r2, r0, r4, lsr #31
    7810:	01012501 	tsteq	r1, r1, lsl #10
    7814:	0000e80a 	andeq	lr, r0, sl, lsl #16
    7818:	0000e600 	andeq	lr, r0, r0, lsl #12
    781c:	004f0b00 	subeq	r0, pc, r0, lsl #22
    7820:	004c0000 	subeq	r0, ip, r0
    7824:	0407010c 	streq	r0, [r7], #-268
    7828:	000000e6 	andeq	r0, r0, r6, ror #1
    782c:	0030030d 	eorseq	r0, r0, sp, lsl #6
    7830:	00390100 	eorseq	r0, r9, r0, lsl #2
    7834:	01000001 	tsteq	r0, r1
    7838:	30000305 	andcc	r0, r0, r5, lsl #6
    783c:	d60e0800 	strle	r0, [lr], -r0, lsl #16
    7840:	00000000 	andeq	r0, r0, r0
    7844:	000000c1 	andeq	r0, r0, r1, asr #1
    7848:	1a350002 	bne	d47858 <__Stack_Size+0xd47458>
    784c:	01040000 	tsteq	r4, r0
    7850:	00000000 	andeq	r0, r0, r0
    7854:	00306201 	eorseq	r6, r0, r1, lsl #4
    7858:	00302b00 	eorseq	r2, r0, r0, lsl #22
	...
    7864:	001b9500 	andseq	r9, fp, r0, lsl #10
    7868:	07040200 	streq	r0, [r4, -r0, lsl #4]
    786c:	000030a1 	andeq	r3, r0, r1, lsr #1
    7870:	c7060102 	strgt	r0, [r6, -r2, lsl #2]
    7874:	02000000 	andeq	r0, r0, #0	; 0x0
    7878:	00c50801 	sbceq	r0, r5, r1, lsl #16
    787c:	02020000 	andeq	r0, r2, #0	; 0x0
    7880:	00004b05 	andeq	r4, r0, r5, lsl #22
    7884:	07020200 	streq	r0, [r2, -r0, lsl #4]
    7888:	0000014d 	andeq	r0, r0, sp, asr #2
    788c:	69050403 	stmdbvs	r5, {r0, r1, sl}
    7890:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    7894:	301d0508 	andscc	r0, sp, r8, lsl #10
    7898:	08020000 	stmdaeq	r2, {}
    789c:	00309707 	eorseq	r9, r0, r7, lsl #14
    78a0:	05040200 	streq	r0, [r4, #-512]
    78a4:	00003022 	andeq	r3, r0, r2, lsr #32
    78a8:	02070404 	andeq	r0, r7, #67108864	; 0x4000000
    78ac:	309c0704 	addscc	r0, ip, r4, lsl #14
    78b0:	01050000 	tsteq	r5, r0
    78b4:	006e0406 	rsbeq	r0, lr, r6, lsl #8
    78b8:	01020000 	tsteq	r2, r0
    78bc:	0000ce08 	andeq	ip, r0, r8, lsl #28
    78c0:	30c30700 	sbccc	r0, r3, r0, lsl #14
    78c4:	02010000 	andeq	r0, r1, #0	; 0x0
    78c8:	00009c06 	andeq	r9, r0, r6, lsl #24
    78cc:	30d20800 	sbcscc	r0, r2, r0, lsl #16
    78d0:	08000000 	stmdaeq	r0, {}
    78d4:	000030b7 	strheq	r3, [r0], -r7
    78d8:	30ae0801 	adccc	r0, lr, r1, lsl #16
    78dc:	00020000 	andeq	r0, r2, r0
    78e0:	30d70109 	sbcscc	r0, r7, r9, lsl #2
    78e4:	40010000 	andmi	r0, r1, r0
    78e8:	00004801 	andeq	r4, r0, r1, lsl #16
	...
    78f4:	002dce00 	eoreq	ip, sp, r0, lsl #28
    78f8:	6e660a00 	fmulsvs	s1, s12, s0
    78fc:	703d0100 	eorsvc	r0, sp, r0, lsl #2
    7900:	f9000000 	undefined instruction 0xf9000000
    7904:	0000002d 	andeq	r0, r0, sp, lsr #32
    7908:	00093600 	andeq	r3, r9, r0, lsl #12
    790c:	b6000200 	strlt	r0, [r0], -r0, lsl #4
    7910:	0400001a 	streq	r0, [r0], #-26
    7914:	00000001 	andeq	r0, r0, r1
    7918:	30ea0100 	rsccc	r0, sl, r0, lsl #2
    791c:	302b0000 	eorcc	r0, fp, r0
	...
    7928:	1c090000 	stcne	0, cr0, [r9], {0}
    792c:	04020000 	streq	r0, [r2]
    7930:	0030a107 	eorseq	sl, r0, r7, lsl #2
    7934:	06010200 	streq	r0, [r1], -r0, lsl #4
    7938:	000000c7 	andeq	r0, r0, r7, asr #1
    793c:	c5080102 	strgt	r0, [r8, #-258]
    7940:	02000000 	andeq	r0, r0, #0	; 0x0
    7944:	004b0502 	subeq	r0, fp, r2, lsl #10
    7948:	02020000 	andeq	r0, r2, #0	; 0x0
    794c:	00014d07 	andeq	r4, r1, r7, lsl #26
    7950:	05040300 	streq	r0, [r4, #-768]
    7954:	00746e69 	rsbseq	r6, r4, r9, ror #28
    7958:	1d050802 	stcne	8, cr0, [r5, #-8]
    795c:	02000030 	andeq	r0, r0, #48	; 0x30
    7960:	30970708 	addscc	r0, r7, r8, lsl #14
    7964:	f9040000 	undefined instruction 0xf9040000
    7968:	02000032 	andeq	r0, r0, #50	; 0x32
    796c:	00004807 	andeq	r4, r0, r7, lsl #16
    7970:	05040200 	streq	r0, [r4, #-512]
    7974:	00003022 	andeq	r3, r0, r2, lsr #32
    7978:	0033a804 	eorseq	sl, r3, r4, lsl #16
    797c:	682c0300 	stmdavs	ip!, {r8, r9}
    7980:	05000000 	streq	r0, [r0]
    7984:	000032a1 	andeq	r3, r0, r1, lsr #5
    7988:	25016304 	strcs	r6, [r1, #-772]
    798c:	06000000 	streq	r0, [r0], -r0
    7990:	a5470304 	strbge	r0, [r7, #-772]
    7994:	07000000 	streq	r0, [r0, -r0]
    7998:	0000329b 	muleq	r0, fp, r2
    799c:	007a4803 	rsbseq	r4, sl, r3, lsl #16
    79a0:	4d070000 	stcmi	0, cr0, [r7]
    79a4:	03000032 	movweq	r0, #50	; 0x32
    79a8:	0000a549 	andeq	sl, r0, r9, asr #10
    79ac:	33080000 	movwcc	r0, #32768	; 0x8000
    79b0:	b5000000 	strlt	r0, [r0]
    79b4:	09000000 	stmdbeq	r0, {}
    79b8:	000000b5 	strheq	r0, [r0], -r5
    79bc:	040a0003 	streq	r0, [sl], #-3
    79c0:	03080b07 	movweq	r0, #35591	; 0x8b07
    79c4:	0000dd44 	andeq	sp, r0, r4, asr #26
    79c8:	33920c00 	orrscc	r0, r2, #0	; 0x0
    79cc:	45030000 	strmi	r0, [r3]
    79d0:	00000048 	andeq	r0, r0, r8, asr #32
    79d4:	0c002302 	stceq	3, cr2, [r0], {2}
    79d8:	0000339a 	muleq	r0, sl, r3
    79dc:	00864a03 	addeq	r4, r6, r3, lsl #20
    79e0:	23020000 	movwcs	r0, #8192	; 0x2000
    79e4:	2e040004 	cdpcs	0, 0, cr0, cr4, cr4, {0}
    79e8:	03000033 	movweq	r0, #51	; 0x33
    79ec:	0000b84b 	andeq	fp, r0, fp, asr #16
    79f0:	321f0400 	andscc	r0, pc, #0	; 0x0
    79f4:	4f030000 	svcmi	0x00030000
    79f8:	0000005d 	andeq	r0, r0, sp, asr r0
    79fc:	db04040d 	blle	108a38 <__Stack_Size+0x108638>
    7a00:	05000033 	streq	r0, [r0, #-51]
    7a04:	00010015 	andeq	r0, r1, r5, lsl r0
    7a08:	07040200 	streq	r0, [r4, -r0, lsl #4]
    7a0c:	0000309c 	muleq	r0, ip, r0
    7a10:	0032300e 	eorseq	r3, r2, lr
    7a14:	2d051800 	stccs	8, cr1, [r5]
    7a18:	00000166 	andeq	r0, r0, r6, ror #2
    7a1c:	0033460c 	eorseq	r4, r3, ip, lsl #12
    7a20:	662e0500 	strtvs	r0, [lr], -r0, lsl #10
    7a24:	02000001 	andeq	r0, r0, #1	; 0x1
    7a28:	5f0f0023 	svcpl	0x000f0023
    7a2c:	2f05006b 	svccs	0x0005006b
    7a30:	00000048 	andeq	r0, r0, r8, asr #32
    7a34:	0c042302 	stceq	3, cr2, [r4], {2}
    7a38:	0000337d 	andeq	r3, r0, sp, ror r3
    7a3c:	00482f05 	subeq	r2, r8, r5, lsl #30
    7a40:	23020000 	movwcs	r0, #8192	; 0x2000
    7a44:	32190c08 	andscc	r0, r9, #2048	; 0x800
    7a48:	2f050000 	svccs	0x00050000
    7a4c:	00000048 	andeq	r0, r0, r8, asr #32
    7a50:	0c0c2302 	stceq	3, cr2, [ip], {2}
    7a54:	00003427 	andeq	r3, r0, r7, lsr #8
    7a58:	00482f05 	subeq	r2, r8, r5, lsl #30
    7a5c:	23020000 	movwcs	r0, #8192	; 0x2000
    7a60:	785f0f10 	ldmdavc	pc, {r4, r8, r9, sl, fp}^
    7a64:	6c300500 	cfldr32vs	mvfx0, [r0]
    7a68:	02000001 	andeq	r0, r0, #1	; 0x1
    7a6c:	10001423 	andne	r1, r0, r3, lsr #8
    7a70:	00010704 	andeq	r0, r1, r4, lsl #14
    7a74:	00f50800 	rscseq	r0, r5, r0, lsl #16
    7a78:	017c0000 	cmneq	ip, r0
    7a7c:	b5090000 	strlt	r0, [r9]
    7a80:	00000000 	andeq	r0, r0, r0
    7a84:	32480e00 	subcc	r0, r8, #0	; 0x0
    7a88:	05240000 	streq	r0, [r4]!
    7a8c:	00020735 	andeq	r0, r2, r5, lsr r7
    7a90:	317c0c00 	cmncc	ip, r0, lsl #24
    7a94:	36050000 	strcc	r0, [r5], -r0
    7a98:	00000048 	andeq	r0, r0, r8, asr #32
    7a9c:	0c002302 	stceq	3, cr2, [r0], {2}
    7aa0:	000033b7 	strheq	r3, [r0], -r7
    7aa4:	00483705 	subeq	r3, r8, r5, lsl #14
    7aa8:	23020000 	movwcs	r0, #8192	; 0x2000
    7aac:	31910c04 	orrscc	r0, r1, r4, lsl #24
    7ab0:	38050000 	stmdacc	r5, {}
    7ab4:	00000048 	andeq	r0, r0, r8, asr #32
    7ab8:	0c082302 	stceq	3, cr2, [r8], {2}
    7abc:	000034a0 	andeq	r3, r0, r0, lsr #9
    7ac0:	00483905 	subeq	r3, r8, r5, lsl #18
    7ac4:	23020000 	movwcs	r0, #8192	; 0x2000
    7ac8:	32cc0c0c 	sbccc	r0, ip, #3072	; 0xc00
    7acc:	3a050000 	bcc	147ad4 <__Stack_Size+0x1476d4>
    7ad0:	00000048 	andeq	r0, r0, r8, asr #32
    7ad4:	0c102302 	ldceq	3, cr2, [r0], {2}
    7ad8:	000032bb 	strheq	r3, [r0], -fp
    7adc:	00483b05 	subeq	r3, r8, r5, lsl #22
    7ae0:	23020000 	movwcs	r0, #8192	; 0x2000
    7ae4:	342c0c14 	strtcc	r0, [ip], #-3092
    7ae8:	3c050000 	stccc	0, cr0, [r5], {0}
    7aec:	00000048 	andeq	r0, r0, r8, asr #32
    7af0:	0c182302 	ldceq	3, cr2, [r8], {2}
    7af4:	00003310 	andeq	r3, r0, r0, lsl r3
    7af8:	00483d05 	subeq	r3, r8, r5, lsl #26
    7afc:	23020000 	movwcs	r0, #8192	; 0x2000
    7b00:	34670c1c 	strbtcc	r0, [r7], #-3100
    7b04:	3e050000 	cdpcc	0, 0, cr0, cr5, cr0, {0}
    7b08:	00000048 	andeq	r0, r0, r8, asr #32
    7b0c:	00202302 	eoreq	r2, r0, r2, lsl #6
    7b10:	0031a011 	eorseq	sl, r1, r1, lsl r0
    7b14:	05010800 	streq	r0, [r1, #-2048]
    7b18:	00025047 	andeq	r5, r2, r7, asr #32
    7b1c:	320c0c00 	andcc	r0, ip, #0	; 0x0
    7b20:	48050000 	stmdami	r5, {}
    7b24:	00000250 	andeq	r0, r0, r0, asr r2
    7b28:	0c002302 	stceq	3, cr2, [r0], {2}
    7b2c:	000030de 	ldrdeq	r3, [r0], -lr
    7b30:	02504905 	subseq	r4, r0, #81920	; 0x14000
    7b34:	23030000 	movwcs	r0, #12288	; 0x3000
    7b38:	cd0c0180 	stfgts	f0, [ip, #-512]
    7b3c:	05000033 	streq	r0, [r0, #-51]
    7b40:	0000f54b 	andeq	pc, r0, fp, asr #10
    7b44:	80230300 	eorhi	r0, r3, r0, lsl #6
    7b48:	31c50c02 	biccc	r0, r5, r2, lsl #24
    7b4c:	4e050000 	cdpmi	0, 0, cr0, cr5, cr0, {0}
    7b50:	000000f5 	strdeq	r0, [r0], -r5
    7b54:	02842303 	addeq	r2, r4, #201326592	; 0xc000000
    7b58:	00f30800 	rscseq	r0, r3, r0, lsl #16
    7b5c:	02600000 	rsbeq	r0, r0, #0	; 0x0
    7b60:	b5090000 	strlt	r0, [r9]
    7b64:	1f000000 	svcne	0x00000000
    7b68:	30d61100 	sbcscc	r1, r6, r0, lsl #2
    7b6c:	01900000 	orrseq	r0, r0, r0
    7b70:	02a75905 	adceq	r5, r7, #81920	; 0x14000
    7b74:	460c0000 	strmi	r0, [ip], -r0
    7b78:	05000033 	streq	r0, [r0, #-51]
    7b7c:	0002a75a 	andeq	sl, r2, sl, asr r7
    7b80:	00230200 	eoreq	r0, r3, r0, lsl #4
    7b84:	00335e0c 	eorseq	r5, r3, ip, lsl #28
    7b88:	485b0500 	ldmdami	fp, {r8, sl}^
    7b8c:	02000000 	andeq	r0, r0, #0	; 0x0
    7b90:	140c0423 	strne	r0, [ip], #-1059
    7b94:	05000032 	streq	r0, [r0, #-50]
    7b98:	0002ad5d 	andeq	sl, r2, sp, asr sp
    7b9c:	08230200 	stmdaeq	r3!, {r9}
    7ba0:	0031a00c 	eorseq	sl, r1, ip
    7ba4:	075e0500 	ldrbeq	r0, [lr, -r0, lsl #10]
    7ba8:	03000002 	movweq	r0, #2	; 0x2
    7bac:	00018823 	andeq	r8, r1, r3, lsr #16
    7bb0:	02600410 	rsbeq	r0, r0, #268435456	; 0x10000000
    7bb4:	bf080000 	svclt	0x00080000
    7bb8:	bd000002 	stclt	0, cr0, [r0, #-8]
    7bbc:	09000002 	stmdbeq	r0, {r1}
    7bc0:	000000b5 	strheq	r0, [r0], -r5
    7bc4:	0112001f 	tsteq	r2, pc, lsl r0
    7bc8:	02bd0410 	adcseq	r0, sp, #268435456	; 0x10000000
    7bcc:	1a0e0000 	bne	387bd4 <__Stack_Size+0x3877d4>
    7bd0:	08000033 	stmdaeq	r0, {r0, r1, r4, r5}
    7bd4:	02ee6905 	rsceq	r6, lr, #81920	; 0x14000
    7bd8:	8b0c0000 	blhi	307be0 <__Stack_Size+0x3077e0>
    7bdc:	05000031 	streq	r0, [r0, #-49]
    7be0:	0002ee6a 	andeq	lr, r2, sl, ror #28
    7be4:	00230200 	eoreq	r0, r3, r0, lsl #4
    7be8:	00311d0c 	eorseq	r1, r1, ip, lsl #26
    7bec:	486b0500 	stmdami	fp!, {r8, sl}^
    7bf0:	02000000 	andeq	r0, r0, #0	; 0x0
    7bf4:	10000423 	andne	r0, r0, r3, lsr #8
    7bf8:	00003304 	andeq	r3, r0, r4, lsl #6
    7bfc:	33390e00 	teqcc	r9, #0	; 0x0
    7c00:	055c0000 	ldrbeq	r0, [ip]
    7c04:	000432a9 	andeq	r3, r4, r9, lsr #5
    7c08:	705f0f00 	subsvc	r0, pc, r0, lsl #30
    7c0c:	eeaa0500 	cdp	5, 10, cr0, cr10, cr0, {0}
    7c10:	02000002 	andeq	r0, r0, #2	; 0x2
    7c14:	5f0f0023 	svcpl	0x000f0023
    7c18:	ab050072 	blge	147de8 <__Stack_Size+0x1479e8>
    7c1c:	00000048 	andeq	r0, r0, r8, asr #32
    7c20:	0f042302 	svceq	0x00042302
    7c24:	0500775f 	streq	r7, [r0, #-1887]
    7c28:	000048ac 	andeq	r4, r0, ip, lsr #17
    7c2c:	08230200 	stmdaeq	r3!, {r9}
    7c30:	0031be0c 	eorseq	fp, r1, ip, lsl #28
    7c34:	3aad0500 	bcc	feb4903c <SCS_BASE+0x1eb3b03c>
    7c38:	02000000 	andeq	r0, r0, #0	; 0x0
    7c3c:	640c0c23 	strvs	r0, [ip], #-3107
    7c40:	05000032 	streq	r0, [r0, #-50]
    7c44:	00003aae 	andeq	r3, r0, lr, lsr #21
    7c48:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    7c4c:	66625f0f 	strbtvs	r5, [r2], -pc, lsl #30
    7c50:	c5af0500 	strgt	r0, [pc, #1280]!	; 8158 <__Stack_Size+0x7d58>
    7c54:	02000002 	andeq	r0, r0, #2	; 0x2
    7c58:	560c1023 	strpl	r1, [ip], -r3, lsr #32
    7c5c:	05000031 	streq	r0, [r0, #-49]
    7c60:	000048b0 	strheq	r4, [r0], -r0
    7c64:	18230200 	stmdane	r3!, {r9}
    7c68:	0031ae0c 	eorseq	sl, r1, ip, lsl #28
    7c6c:	f3b70500 	vabal.u<illegal width 64>	q0, d7, d0
    7c70:	02000000 	andeq	r0, r0, #0	; 0x0
    7c74:	380c1c23 	stmdacc	ip, {r0, r1, r5, sl, fp, ip}
    7c78:	05000032 	streq	r0, [r0, #-50]
    7c7c:	0005c1b9 	strheq	ip, [r5], -r9
    7c80:	20230200 	eorcs	r0, r3, r0, lsl #4
    7c84:	0032b40c 	eorseq	fp, r2, ip, lsl #8
    7c88:	f1bb0500 	undefined instruction 0xf1bb0500
    7c8c:	02000005 	andeq	r0, r0, #5	; 0x5
    7c90:	a20c2423 	andge	r2, ip, #587202560	; 0x23000000
    7c94:	05000033 	streq	r0, [r0, #-51]
    7c98:	000616bd 	strheq	r1, [r6], -sp
    7c9c:	28230200 	stmdacs	r3!, {r9}
    7ca0:	0034810c 	eorseq	r8, r4, ip, lsl #2
    7ca4:	31be0500 	undefined instruction 0x31be0500
    7ca8:	02000006 	andeq	r0, r0, #6	; 0x6
    7cac:	5f0f2c23 	svcpl	0x000f2c23
    7cb0:	05006275 	streq	r6, [r0, #-629]
    7cb4:	0002c5c1 	andeq	ip, r2, r1, asr #11
    7cb8:	30230200 	eorcc	r0, r3, r0, lsl #4
    7cbc:	70755f0f 	rsbsvc	r5, r5, pc, lsl #30
    7cc0:	eec20500 	cdp	5, 12, cr0, cr2, cr0, {0}
    7cc4:	02000002 	andeq	r0, r0, #2	; 0x2
    7cc8:	5f0f3823 	svcpl	0x000f3823
    7ccc:	05007275 	streq	r7, [r0, #-629]
    7cd0:	000048c3 	andeq	r4, r0, r3, asr #17
    7cd4:	3c230200 	sfmcc	f0, 4, [r3]
    7cd8:	0031850c 	eorseq	r8, r1, ip, lsl #10
    7cdc:	37c60500 	strbcc	r0, [r6, r0, lsl #10]
    7ce0:	02000006 	andeq	r0, r0, #6	; 0x6
    7ce4:	590c4023 	stmdbpl	ip, {r0, r1, r5, lr}
    7ce8:	05000034 	streq	r0, [r0, #-52]
    7cec:	000647c7 	andeq	r4, r6, r7, asr #15
    7cf0:	43230200 	teqmi	r3, #0	; 0x0
    7cf4:	626c5f0f 	rsbvs	r5, ip, #60	; 0x3c
    7cf8:	c5ca0500 	strbgt	r0, [sl, #1280]
    7cfc:	02000002 	andeq	r0, r0, #2	; 0x2
    7d00:	d40c4423 	strle	r4, [ip], #-1059
    7d04:	05000031 	streq	r0, [r0, #-49]
    7d08:	000048cd 	andeq	r4, r0, sp, asr #17
    7d0c:	4c230200 	sfmmi	f0, 4, [r3]
    7d10:	0031e50c 	eorseq	lr, r1, ip, lsl #10
    7d14:	48ce0500 	stmiami	lr, {r8, sl}^
    7d18:	02000000 	andeq	r0, r0, #0	; 0x0
    7d1c:	b00c5023 	andlt	r5, ip, r3, lsr #32
    7d20:	05000034 	streq	r0, [r0, #-52]
    7d24:	000451d1 	ldrdeq	r5, [r4], -r1
    7d28:	54230200 	strtpl	r0, [r3], #-512
    7d2c:	0032a80c 	eorseq	sl, r2, ip, lsl #16
    7d30:	e8d50500 	ldm	r5, {r8, sl}^
    7d34:	02000000 	andeq	r0, r0, #0	; 0x0
    7d38:	13005823 	movwne	r5, #2083	; 0x823
    7d3c:	00004801 	andeq	r4, r0, r1, lsl #16
    7d40:	00045100 	andeq	r5, r4, r0, lsl #2
    7d44:	04511400 	ldrbeq	r1, [r1], #-1024
    7d48:	f3140000 	vhadd.u16	d0, d4, d0
    7d4c:	14000000 	strne	r0, [r0]
    7d50:	000005b4 	strheq	r0, [r0], -r4
    7d54:	00004814 	andeq	r4, r0, r4, lsl r8
    7d58:	04100000 	ldreq	r0, [r0]
    7d5c:	00000457 	andeq	r0, r0, r7, asr r4
    7d60:	00338511 	eorseq	r8, r3, r1, lsl r5
    7d64:	05040000 	streq	r0, [r4]
    7d68:	0005b425 	andeq	fp, r5, r5, lsr #8
    7d6c:	33b01500 	movscc	r1, #0	; 0x0
    7d70:	41050000 	tstmi	r5, r0
    7d74:	00004802 	andeq	r4, r0, r2, lsl #16
    7d78:	00230200 	eoreq	r0, r3, r0, lsl #4
    7d7c:	0031cd15 	eorseq	ip, r1, r5, lsl sp
    7d80:	02460500 	subeq	r0, r6, #0	; 0x0
    7d84:	000006a4 	andeq	r0, r0, r4, lsr #13
    7d88:	15042302 	strne	r2, [r4, #-770]
    7d8c:	00003254 	andeq	r3, r0, r4, asr r2
    7d90:	a4024605 	strge	r4, [r2], #-1541
    7d94:	02000006 	andeq	r0, r0, #6	; 0x6
    7d98:	28150823 	ldmdacs	r5, {r0, r1, r5, fp}
    7d9c:	05000032 	streq	r0, [r0, #-50]
    7da0:	06a40246 	strteq	r0, [r4], r6, asr #4
    7da4:	23020000 	movwcs	r0, #8192	; 0x2000
    7da8:	3359150c 	cmpcc	r9, #50331648	; 0x3000000
    7dac:	48050000 	stmdami	r5, {}
    7db0:	00004802 	andeq	r4, r0, r2, lsl #16
    7db4:	10230200 	eorne	r0, r3, r0, lsl #4
    7db8:	00312b15 	eorseq	r2, r1, r5, lsl fp
    7dbc:	02490500 	subeq	r0, r9, #0	; 0x0
    7dc0:	000008af 	andeq	r0, r0, pc, lsr #17
    7dc4:	15142302 	ldrne	r2, [r4, #-770]
    7dc8:	00003403 	andeq	r3, r0, r3, lsl #8
    7dcc:	48024b05 	stmdami	r2, {r0, r2, r8, r9, fp, lr}
    7dd0:	02000000 	andeq	r0, r0, #0	; 0x0
    7dd4:	63153023 	tstvs	r5, #35	; 0x23
    7dd8:	05000033 	streq	r0, [r0, #-51]
    7ddc:	05e6024c 	strbeq	r0, [r6, #588]!
    7de0:	23020000 	movwcs	r0, #8192	; 0x2000
    7de4:	32d51534 	sbcscc	r1, r5, #218103808	; 0xd000000
    7de8:	4e050000 	cdpmi	0, 0, cr0, cr5, cr0, {0}
    7dec:	00004802 	andeq	r4, r0, r2, lsl #16
    7df0:	38230200 	stmdacc	r3!, {r9}
    7df4:	00337315 	eorseq	r7, r3, r5, lsl r3
    7df8:	02500500 	subseq	r0, r0, #0	; 0x0
    7dfc:	000008cb 	andeq	r0, r0, fp, asr #17
    7e00:	153c2302 	ldrne	r2, [ip, #-770]!
    7e04:	00003293 	muleq	r0, r3, r2
    7e08:	66025305 	strvs	r5, [r2], -r5, lsl #6
    7e0c:	02000001 	andeq	r0, r0, #1	; 0x1
    7e10:	3e154023 	cdpcc	0, 1, cr4, cr5, cr3, {1}
    7e14:	05000032 	streq	r0, [r0, #-50]
    7e18:	00480254 	subeq	r0, r8, r4, asr r2
    7e1c:	23020000 	movwcs	r0, #8192	; 0x2000
    7e20:	349b1544 	ldrcc	r1, [fp], #1348
    7e24:	55050000 	strpl	r0, [r5]
    7e28:	00016602 	andeq	r6, r1, r2, lsl #12
    7e2c:	48230200 	stmdami	r3!, {r9}
    7e30:	0032ef15 	eorseq	lr, r2, r5, lsl pc
    7e34:	02560500 	subseq	r0, r6, #0	; 0x0
    7e38:	000008d1 	ldrdeq	r0, [r0], -r1
    7e3c:	154c2302 	strbne	r2, [ip, #-770]
    7e40:	0000325c 	andeq	r3, r0, ip, asr r2
    7e44:	48025905 	stmdami	r2, {r0, r2, r8, fp, ip, lr}
    7e48:	02000000 	andeq	r0, r0, #0	; 0x0
    7e4c:	dd155023 	ldcle	0, cr5, [r5, #-140]
    7e50:	05000031 	streq	r0, [r0, #-49]
    7e54:	05b4025a 	ldreq	r0, [r4, #602]!
    7e58:	23020000 	movwcs	r0, #8192	; 0x2000
    7e5c:	330b1554 	movwcc	r1, #46420	; 0xb554
    7e60:	7c050000 	stcvc	0, cr0, [r5], {0}
    7e64:	00088d02 	andeq	r8, r8, r2, lsl #26
    7e68:	58230200 	stmdapl	r3!, {r9}
    7e6c:	0030d615 	eorseq	sp, r0, r5, lsl r6
    7e70:	027f0500 	rsbseq	r0, pc, #0	; 0x0
    7e74:	000002a7 	andeq	r0, r0, r7, lsr #5
    7e78:	02c82303 	sbceq	r2, r8, #201326592	; 0xc000000
    7e7c:	00327115 	eorseq	r7, r2, r5, lsl r1
    7e80:	02800500 	addeq	r0, r0, #0	; 0x0
    7e84:	00000260 	andeq	r0, r0, r0, ror #4
    7e88:	02cc2303 	sbceq	r2, ip, #201326592	; 0xc000000
    7e8c:	00344f15 	eorseq	r4, r4, r5, lsl pc
    7e90:	02830500 	addeq	r0, r3, #0	; 0x0
    7e94:	000008e3 	andeq	r0, r0, r3, ror #17
    7e98:	05dc2303 	ldrbeq	r2, [ip, #771]
    7e9c:	0031b615 	eorseq	fp, r1, r5, lsl r6
    7ea0:	02880500 	addeq	r0, r8, #0	; 0x0
    7ea4:	00000663 	andeq	r0, r0, r3, ror #12
    7ea8:	05e02303 	strbeq	r2, [r0, #771]!
    7eac:	00319b15 	eorseq	r9, r1, r5, lsl fp
    7eb0:	02890500 	addeq	r0, r9, #0	; 0x0
    7eb4:	000008ef 	andeq	r0, r0, pc, ror #17
    7eb8:	05ec2303 	strbeq	r2, [ip, #771]!
    7ebc:	ba041000 	blt	10bec4 <__Stack_Size+0x10bac4>
    7ec0:	02000005 	andeq	r0, r0, #5	; 0x5
    7ec4:	00ce0801 	sbceq	r0, lr, r1, lsl #16
    7ec8:	04100000 	ldreq	r0, [r0]
    7ecc:	00000432 	andeq	r0, r0, r2, lsr r4
    7ed0:	00480113 	subeq	r0, r8, r3, lsl r1
    7ed4:	05e60000 	strbeq	r0, [r6]!
    7ed8:	51140000 	tstpl	r4, r0
    7edc:	14000004 	strne	r0, [r0], #-4
    7ee0:	000000f3 	strdeq	r0, [r0], -r3
    7ee4:	0005e614 	andeq	lr, r5, r4, lsl r6
    7ee8:	00481400 	subeq	r1, r8, r0, lsl #8
    7eec:	10000000 	andne	r0, r0, r0
    7ef0:	0005ec04 	andeq	lr, r5, r4, lsl #24
    7ef4:	05ba1600 	ldreq	r1, [sl, #1536]!
    7ef8:	04100000 	ldreq	r0, [r0]
    7efc:	000005c7 	andeq	r0, r0, r7, asr #11
    7f00:	006f0113 	rsbeq	r0, pc, r3, lsl r1
    7f04:	06160000 	ldreq	r0, [r6], -r0
    7f08:	51140000 	tstpl	r4, r0
    7f0c:	14000004 	strne	r0, [r0], #-4
    7f10:	000000f3 	strdeq	r0, [r0], -r3
    7f14:	00006f14 	andeq	r6, r0, r4, lsl pc
    7f18:	00481400 	subeq	r1, r8, r0, lsl #8
    7f1c:	10000000 	andne	r0, r0, r0
    7f20:	0005f704 	andeq	pc, r5, r4, lsl #14
    7f24:	48011300 	stmdami	r1, {r8, r9, ip}
    7f28:	31000000 	tstcc	r0, r0
    7f2c:	14000006 	strne	r0, [r0], #-6
    7f30:	00000451 	andeq	r0, r0, r1, asr r4
    7f34:	0000f314 	andeq	pc, r0, r4, lsl r3
    7f38:	04100000 	ldreq	r0, [r0]
    7f3c:	0000061c 	andeq	r0, r0, ip, lsl r6
    7f40:	00003308 	andeq	r3, r0, r8, lsl #6
    7f44:	00064700 	andeq	r4, r6, r0, lsl #14
    7f48:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7f4c:	00020000 	andeq	r0, r2, r0
    7f50:	00003308 	andeq	r3, r0, r8, lsl #6
    7f54:	00065700 	andeq	r5, r6, r0, lsl #14
    7f58:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7f5c:	00000000 	andeq	r0, r0, r0
    7f60:	00332705 	eorseq	r2, r3, r5, lsl #14
    7f64:	010e0500 	tsteq	lr, r0, lsl #10
    7f68:	000002f4 	strdeq	r0, [r0], -r4
    7f6c:	00343617 	eorseq	r3, r4, r7, lsl r6
    7f70:	13050c00 	movwne	r0, #23552	; 0x5c00
    7f74:	00069e01 	andeq	r9, r6, r1, lsl #28
    7f78:	33461500 	movtcc	r1, #25856	; 0x6500
    7f7c:	14050000 	strne	r0, [r5]
    7f80:	00069e01 	andeq	r9, r6, r1, lsl #28
    7f84:	00230200 	eoreq	r0, r3, r0, lsl #4
    7f88:	00326a15 	eorseq	r6, r2, r5, lsl sl
    7f8c:	01150500 	tsteq	r5, r0, lsl #10
    7f90:	00000048 	andeq	r0, r0, r8, asr #32
    7f94:	15042302 	strne	r2, [r4, #-770]
    7f98:	00003321 	andeq	r3, r0, r1, lsr #6
    7f9c:	a4011605 	strge	r1, [r1], #-1541
    7fa0:	02000006 	andeq	r0, r0, #6	; 0x6
    7fa4:	10000823 	andne	r0, r0, r3, lsr #16
    7fa8:	00066304 	andeq	r6, r6, r4, lsl #6
    7fac:	57041000 	strpl	r1, [r4, -r0]
    7fb0:	17000006 	strne	r0, [r0, -r6]
    7fb4:	00003123 	andeq	r3, r0, r3, lsr #2
    7fb8:	012e050e 	teqeq	lr, lr, lsl #10
    7fbc:	000006e5 	andeq	r0, r0, r5, ror #13
    7fc0:	00338c15 	eorseq	r8, r3, r5, lsl ip
    7fc4:	012f0500 	teqeq	pc, r0, lsl #10
    7fc8:	000006e5 	andeq	r0, r0, r5, ror #13
    7fcc:	15002302 	strne	r2, [r0, #-770]
    7fd0:	000032ae 	andeq	r3, r0, lr, lsr #5
    7fd4:	e5013005 	str	r3, [r1, #-5]
    7fd8:	02000006 	andeq	r0, r0, #6	; 0x6
    7fdc:	d6150623 	ldrle	r0, [r5], -r3, lsr #12
    7fe0:	05000033 	streq	r0, [r0, #-51]
    7fe4:	00410131 	subeq	r0, r1, r1, lsr r1
    7fe8:	23020000 	movwcs	r0, #8192	; 0x2000
    7fec:	4108000c 	tstmi	r8, ip
    7ff0:	f5000000 	undefined instruction 0xf5000000
    7ff4:	09000006 	stmdbeq	r0, {r1, r2}
    7ff8:	000000b5 	strheq	r0, [r0], -r5
    7ffc:	d0180002 	andsle	r0, r8, r2
    8000:	15025f05 	strne	r5, [r2, #-3845]
    8004:	15000008 	strne	r0, [r0, #-8]
    8008:	0000341a 	andeq	r3, r0, sl, lsl r4
    800c:	25026005 	strcs	r6, [r2, #-5]
    8010:	02000000 	andeq	r0, r0, #0	; 0x0
    8014:	c0150023 	andsgt	r0, r5, r3, lsr #32
    8018:	05000033 	streq	r0, [r0, #-51]
    801c:	05b40261 	ldreq	r0, [r4, #609]!
    8020:	23020000 	movwcs	r0, #8192	; 0x2000
    8024:	32861504 	addcc	r1, r6, #16777216	; 0x1000000
    8028:	62050000 	andvs	r0, r5, #0	; 0x0
    802c:	00081502 	andeq	r1, r8, r2, lsl #10
    8030:	08230200 	stmdaeq	r3!, {r9}
    8034:	00347215 	eorseq	r7, r4, r5, lsl r2
    8038:	02630500 	rsbeq	r0, r3, #0	; 0x0
    803c:	0000017c 	andeq	r0, r0, ip, ror r1
    8040:	15242302 	strne	r2, [r4, #-770]!
    8044:	000032e0 	andeq	r3, r0, r0, ror #5
    8048:	48026405 	stmdami	r2, {r0, r2, sl, sp, lr}
    804c:	02000000 	andeq	r0, r0, #0	; 0x0
    8050:	41154823 	tstmi	r5, r3, lsr #16
    8054:	05000033 	streq	r0, [r0, #-51]
    8058:	00560265 	subseq	r0, r6, r5, ror #4
    805c:	23020000 	movwcs	r0, #8192	; 0x2000
    8060:	34881550 	strcc	r1, [r8], #1360
    8064:	66050000 	strvs	r0, [r5], -r0
    8068:	0006aa02 	andeq	sl, r6, r2, lsl #20
    806c:	58230200 	stmdapl	r3!, {r9}
    8070:	00334c15 	eorseq	r4, r3, r5, lsl ip
    8074:	02670500 	rsbeq	r0, r7, #0	; 0x0
    8078:	000000dd 	ldrdeq	r0, [r0], -sp
    807c:	15682302 	strbne	r2, [r8, #-770]!
    8080:	0000348d 	andeq	r3, r0, sp, lsl #9
    8084:	dd026805 	stcle	8, cr6, [r2, #-20]
    8088:	02000000 	andeq	r0, r0, #0	; 0x0
    808c:	6e157023 	cdpvs	0, 1, cr7, cr5, cr3, {1}
    8090:	05000031 	streq	r0, [r0, #-49]
    8094:	00dd0269 	sbcseq	r0, sp, r9, ror #4
    8098:	23020000 	movwcs	r0, #8192	; 0x2000
    809c:	34451578 	strbcc	r1, [r5], #-1400
    80a0:	6a050000 	bvs	1480a8 <__Stack_Size+0x147ca8>
    80a4:	00082502 	andeq	r2, r8, r2, lsl #10
    80a8:	80230300 	eorhi	r0, r3, r0, lsl #6
    80ac:	327a1501 	rsbscc	r1, sl, #4194304	; 0x400000
    80b0:	6b050000 	blvs	1480b8 <__Stack_Size+0x147cb8>
    80b4:	00083502 	andeq	r3, r8, r2, lsl #10
    80b8:	88230300 	stmdahi	r3!, {r8, r9}
    80bc:	33e31501 	mvncc	r1, #4194304	; 0x400000
    80c0:	6c050000 	stcvs	0, cr0, [r5], {0}
    80c4:	00004802 	andeq	r4, r0, r2, lsl #16
    80c8:	a0230300 	eorge	r0, r3, r0, lsl #6
    80cc:	31fe1501 	mvnscc	r1, r1, lsl #10
    80d0:	6d050000 	stcvs	0, cr0, [r5]
    80d4:	0000dd02 	andeq	sp, r0, r2, lsl #26
    80d8:	a4230300 	strtge	r0, [r3], #-768
    80dc:	315f1501 	cmpcc	pc, r1, lsl #10
    80e0:	6e050000 	cdpvs	0, 0, cr0, cr5, cr0, {0}
    80e4:	0000dd02 	andeq	sp, r0, r2, lsl #26
    80e8:	ac230300 	stcge	3, cr0, [r3]
    80ec:	31ed1501 	mvncc	r1, r1, lsl #10
    80f0:	6f050000 	svcvs	0x00050000
    80f4:	0000dd02 	andeq	sp, r0, r2, lsl #26
    80f8:	b4230300 	strtlt	r0, [r3], #-768
    80fc:	31361501 	teqcc	r6, r1, lsl #10
    8100:	70050000 	andvc	r0, r5, r0
    8104:	0000dd02 	andeq	sp, r0, r2, lsl #26
    8108:	bc230300 	stclt	3, cr0, [r3]
    810c:	31451501 	cmpcc	r5, r1, lsl #10
    8110:	71050000 	tstvc	r5, r0
    8114:	0000dd02 	andeq	sp, r0, r2, lsl #26
    8118:	c4230300 	strtgt	r0, [r3], #-768
    811c:	ba080001 	blt	208128 <__Stack_Size+0x207d28>
    8120:	25000005 	strcs	r0, [r0, #-5]
    8124:	09000008 	stmdbeq	r0, {r3}
    8128:	000000b5 	strheq	r0, [r0], -r5
    812c:	ba080019 	blt	208198 <__Stack_Size+0x207d98>
    8130:	35000005 	strcc	r0, [r0, #-5]
    8134:	09000008 	stmdbeq	r0, {r3}
    8138:	000000b5 	strheq	r0, [r0], -r5
    813c:	ba080007 	blt	208160 <__Stack_Size+0x207d60>
    8140:	45000005 	strmi	r0, [r0, #-5]
    8144:	09000008 	stmdbeq	r0, {r3}
    8148:	000000b5 	strheq	r0, [r0], -r5
    814c:	f0180017 	undefined instruction 0xf0180017
    8150:	6d027705 	stcvs	7, cr7, [r2, #-20]
    8154:	15000008 	strne	r0, [r0, #-8]
    8158:	000032c5 	andeq	r3, r0, r5, asr #5
    815c:	6d027905 	stcvs	9, cr7, [r2, #-20]
    8160:	02000008 	andeq	r0, r0, #8	; 0x8
    8164:	3c150023 	ldccc	0, cr0, [r5], {35}
    8168:	05000034 	streq	r0, [r0, #-52]
    816c:	087d027a 	ldmdaeq	sp!, {r1, r3, r4, r5, r6, r9}^
    8170:	23020000 	movwcs	r0, #8192	; 0x2000
    8174:	ee080078 	mcr	0, 0, r0, cr8, cr8, {3}
    8178:	7d000002 	stcvc	0, cr0, [r0, #-8]
    817c:	09000008 	stmdbeq	r0, {r3}
    8180:	000000b5 	strheq	r0, [r0], -r5
    8184:	2508001d 	strcs	r0, [r8, #-29]
    8188:	8d000000 	stchi	0, cr0, [r0]
    818c:	09000008 	stmdbeq	r0, {r3}
    8190:	000000b5 	strheq	r0, [r0], -r5
    8194:	f019001d 	undefined instruction 0xf019001d
    8198:	af025d05 	svcge	0x00025d05
    819c:	1a000008 	bne	81c4 <__Stack_Size+0x7dc4>
    81a0:	00003385 	andeq	r3, r0, r5, lsl #7
    81a4:	f5027205 	undefined instruction 0xf5027205
    81a8:	1a000006 	bne	81c8 <__Stack_Size+0x7dc8>
    81ac:	0000345f 	andeq	r3, r0, pc, asr r4
    81b0:	45027b05 	strmi	r7, [r2, #-2821]
    81b4:	00000008 	andeq	r0, r0, r8
    81b8:	0005ba08 	andeq	fp, r5, r8, lsl #20
    81bc:	0008bf00 	andeq	fp, r8, r0, lsl #30
    81c0:	00b50900 	adcseq	r0, r5, r0, lsl #18
    81c4:	00180000 	andseq	r0, r8, r0
    81c8:	08cb011b 	stmiaeq	fp, {r0, r1, r3, r4, r8}^
    81cc:	51140000 	tstpl	r4, r0
    81d0:	00000004 	andeq	r0, r0, r4
    81d4:	08bf0410 	ldmeq	pc!, {r4, sl}
    81d8:	04100000 	ldreq	r0, [r0]
    81dc:	00000166 	andeq	r0, r0, r6, ror #2
    81e0:	08e3011b 	stmiaeq	r3!, {r0, r1, r3, r4, r8}^
    81e4:	48140000 	ldmdami	r4, {}
    81e8:	00000000 	andeq	r0, r0, r0
    81ec:	08e90410 	stmiaeq	r9!, {r4, sl}^
    81f0:	04100000 	ldreq	r0, [r0]
    81f4:	000008d7 	ldrdeq	r0, [r0], -r7
    81f8:	00065708 	andeq	r5, r6, r8, lsl #14
    81fc:	0008ff00 	andeq	pc, r8, r0, lsl #30
    8200:	00b50900 	adcseq	r0, r5, r0, lsl #18
    8204:	00020000 	andeq	r0, r2, r0
    8208:	30be011c 	adcscc	r0, lr, ip, lsl r1
    820c:	3c010000 	stccc	0, cr0, [r1], {0}
    8210:	00000001 	andeq	r0, r0, r1
    8214:	00000000 	andeq	r0, r0, r0
    8218:	265d0100 	ldrbcs	r0, [sp], -r0, lsl #2
    821c:	1d000009 	stcne	0, cr0, [r0, #-36]
    8220:	00003415 	andeq	r3, r0, r5, lsl r4
    8224:	00483a01 	subeq	r3, r8, r1, lsl #20
    8228:	2e170000 	wxorcs	wr0, wr7, wr0
    822c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    8230:	000033f0 	strdeq	r3, [r0], -r0
    8234:	34032805 	strcc	r2, [r3], #-2053
    8238:	01000009 	tsteq	r0, r9
    823c:	04511601 	ldrbeq	r1, [r1], #-1537
    8240:	36000000 	strcc	r0, [r0], -r0
    8244:	02000009 	.word	0x02000009
    8248:	001c2d00 	.word	0x001c2d00
    824c:	00010400 	.word	0x00010400
    8250:	01000000 	.word	0x01000000
    8254:	000034b6 	.word	0x000034b6
    8258:	000034ea 	.word	0x000034ea
	...
    8264:	00001cf8 	.word	0x00001cf8
    8268:	c7060102 	.word	0xc7060102
    826c:	02000000 	.word	0x02000000
    8270:	00c50801 	.word	0x00c50801
    8274:	02020000 	.word	0x02020000
    8278:	00004b05 	.word	0x00004b05
    827c:	07020200 	.word	0x07020200
    8280:	0000014d 	.word	0x0000014d
    8284:	69050403 	.word	0x69050403
    8288:	0200746e 	.word	0x0200746e
    828c:	30a10704 	.word	0x30a10704
    8290:	08020000 	.word	0x08020000
    8294:	00301d05 	.word	0x00301d05
    8298:	07080200 	.word	0x07080200
    829c:	00003097 	.word	0x00003097
    82a0:	0032f904 	.word	0x0032f904
    82a4:	41070100 	.word	0x41070100
    82a8:	02000000 	.word	0x02000000
    82ac:	30220504 	.word	0x30220504
    82b0:	a8040000 	.word	0xa8040000
    82b4:	02000033 	.word	0x02000033
    82b8:	0000682c 	.word	0x0000682c
    82bc:	32a10500 	.word	0x32a10500
    82c0:	63030000 	.word	0x63030000
    82c4:	00004801 	.word	0x00004801
    82c8:	02040600 	.word	0x02040600
    82cc:	0000a547 	.word	0x0000a547
    82d0:	329b0700 	.word	0x329b0700
    82d4:	48020000 	.word	0x48020000
    82d8:	0000007a 	.word	0x0000007a
    82dc:	00324d07 	.word	0x00324d07
    82e0:	a5490200 	.word	0xa5490200
    82e4:	00000000 	.word	0x00000000
    82e8:	00002c08 	.word	0x00002c08
    82ec:	0000b500 	.word	0x0000b500
    82f0:	00b50900 	.word	0x00b50900
    82f4:	00030000 	.word	0x00030000
    82f8:	0b07040a 	.word	0x0b07040a
    82fc:	dd440208 	.word	0xdd440208
    8300:	0c000000 	.word	0x0c000000
    8304:	00003392 	.word	0x00003392
    8308:	00414502 	.word	0x00414502
    830c:	23020000 	.word	0x23020000
    8310:	339a0c00 	.word	0x339a0c00
    8314:	4a020000 	.word	0x4a020000
    8318:	00000086 	.word	0x00000086
    831c:	00042302 	.word	0x00042302
    8320:	00332e04 	.word	0x00332e04
    8324:	b84b0200 	.word	0xb84b0200
    8328:	04000000 	.word	0x04000000
    832c:	0000321f 	.word	0x0000321f
    8330:	005d4f02 	.word	0x005d4f02
    8334:	040d0000 	.word	0x040d0000
    8338:	0033db04 	.word	0x0033db04
    833c:	00150400 	.word	0x00150400
    8340:	02000001 	.word	0x02000001
    8344:	309c0704 	.word	0x309c0704
    8348:	300e0000 	.word	0x300e0000
    834c:	18000032 	.word	0x18000032
    8350:	01662d04 	.word	0x01662d04
    8354:	460c0000 	.word	0x460c0000
    8358:	04000033 	.word	0x04000033
    835c:	0001662e 	.word	0x0001662e
    8360:	00230200 	.word	0x00230200
    8364:	006b5f0f 	.word	0x006b5f0f
    8368:	00412f04 	.word	0x00412f04
    836c:	23020000 	.word	0x23020000
    8370:	337d0c04 	.word	0x337d0c04
    8374:	2f040000 	.word	0x2f040000
    8378:	00000041 	.word	0x00000041
    837c:	0c082302 	.word	0x0c082302
    8380:	00003219 	.word	0x00003219
    8384:	00412f04 	.word	0x00412f04
    8388:	23020000 	.word	0x23020000
    838c:	34270c0c 	.word	0x34270c0c
    8390:	2f040000 	.word	0x2f040000
    8394:	00000041 	.word	0x00000041
    8398:	0f102302 	.word	0x0f102302
    839c:	0400785f 	.word	0x0400785f
    83a0:	00016c30 	.word	0x00016c30
    83a4:	14230200 	.word	0x14230200
    83a8:	07041000 	.word	0x07041000
    83ac:	08000001 	.word	0x08000001
    83b0:	000000f5 	.word	0x000000f5
    83b4:	0000017c 	.word	0x0000017c
    83b8:	0000b509 	.word	0x0000b509
    83bc:	0e000000 	.word	0x0e000000
    83c0:	00003248 	.word	0x00003248
    83c4:	07350424 	.word	0x07350424
    83c8:	0c000002 	.word	0x0c000002
    83cc:	0000317c 	.word	0x0000317c
    83d0:	00413604 	.word	0x00413604
    83d4:	23020000 	.word	0x23020000
    83d8:	33b70c00 	.word	0x33b70c00
    83dc:	37040000 	.word	0x37040000
    83e0:	00000041 	.word	0x00000041
    83e4:	0c042302 	.word	0x0c042302
    83e8:	00003191 	.word	0x00003191
    83ec:	00413804 	.word	0x00413804
    83f0:	23020000 	.word	0x23020000
    83f4:	34a00c08 	.word	0x34a00c08
    83f8:	39040000 	.word	0x39040000
    83fc:	00000041 	.word	0x00000041
    8400:	0c0c2302 	.word	0x0c0c2302
    8404:	000032cc 	.word	0x000032cc
    8408:	00413a04 	.word	0x00413a04
    840c:	23020000 	.word	0x23020000
    8410:	32bb0c10 	.word	0x32bb0c10
    8414:	3b040000 	.word	0x3b040000
    8418:	00000041 	.word	0x00000041
    841c:	0c142302 	.word	0x0c142302
    8420:	0000342c 	.word	0x0000342c
    8424:	00413c04 	.word	0x00413c04
    8428:	23020000 	.word	0x23020000
    842c:	33100c18 	.word	0x33100c18
    8430:	3d040000 	.word	0x3d040000
    8434:	00000041 	.word	0x00000041
    8438:	0c1c2302 	.word	0x0c1c2302
    843c:	00003467 	.word	0x00003467
    8440:	00413e04 	.word	0x00413e04
    8444:	23020000 	.word	0x23020000
    8448:	a0110020 	.word	0xa0110020
    844c:	08000031 	.word	0x08000031
    8450:	50470401 	.word	0x50470401
    8454:	0c000002 	.word	0x0c000002
    8458:	0000320c 	.word	0x0000320c
    845c:	02504804 	.word	0x02504804
    8460:	23020000 	.word	0x23020000
    8464:	30de0c00 	.word	0x30de0c00
    8468:	49040000 	.word	0x49040000
    846c:	00000250 	.word	0x00000250
    8470:	01802303 	.word	0x01802303
    8474:	0033cd0c 	.word	0x0033cd0c
    8478:	f54b0400 	.word	0xf54b0400
    847c:	03000000 	.word	0x03000000
    8480:	0c028023 	.word	0x0c028023
    8484:	000031c5 	.word	0x000031c5
    8488:	00f54e04 	.word	0x00f54e04
    848c:	23030000 	.word	0x23030000
    8490:	08000284 	.word	0x08000284
    8494:	000000f3 	.word	0x000000f3
    8498:	00000260 	.word	0x00000260
    849c:	0000b509 	.word	0x0000b509
    84a0:	11001f00 	.word	0x11001f00
    84a4:	000030d6 	.word	0x000030d6
    84a8:	59040190 	.word	0x59040190
    84ac:	000002a7 	.word	0x000002a7
    84b0:	0033460c 	.word	0x0033460c
    84b4:	a75a0400 	.word	0xa75a0400
    84b8:	02000002 	.word	0x02000002
    84bc:	5e0c0023 	.word	0x5e0c0023
    84c0:	04000033 	.word	0x04000033
    84c4:	0000415b 	.word	0x0000415b
    84c8:	04230200 	.word	0x04230200
    84cc:	0032140c 	.word	0x0032140c
    84d0:	ad5d0400 	.word	0xad5d0400
    84d4:	02000002 	.word	0x02000002
    84d8:	a00c0823 	.word	0xa00c0823
    84dc:	04000031 	.word	0x04000031
    84e0:	0002075e 	.word	0x0002075e
    84e4:	88230300 	.word	0x88230300
    84e8:	04100001 	.word	0x04100001
    84ec:	00000260 	.word	0x00000260
    84f0:	0002bf08 	.word	0x0002bf08
    84f4:	0002bd00 	.word	0x0002bd00
    84f8:	00b50900 	.word	0x00b50900
    84fc:	001f0000 	.word	0x001f0000
    8500:	04100112 	.word	0x04100112
    8504:	000002bd 	.word	0x000002bd
    8508:	00331a0e 	.word	0x00331a0e
    850c:	69040800 	.word	0x69040800
    8510:	000002ee 	.word	0x000002ee
    8514:	00318b0c 	.word	0x00318b0c
    8518:	ee6a0400 	.word	0xee6a0400
    851c:	02000002 	.word	0x02000002
    8520:	1d0c0023 	.word	0x1d0c0023
    8524:	04000031 	.word	0x04000031
    8528:	0000416b 	.word	0x0000416b
    852c:	04230200 	.word	0x04230200
    8530:	2c041000 	.word	0x2c041000
    8534:	0e000000 	.word	0x0e000000
    8538:	00003339 	.word	0x00003339
    853c:	32a9045c 	.word	0x32a9045c
    8540:	0f000004 	.word	0x0f000004
    8544:	0400705f 	.word	0x0400705f
    8548:	0002eeaa 	.word	0x0002eeaa
    854c:	00230200 	.word	0x00230200
    8550:	00725f0f 	.word	0x00725f0f
    8554:	0041ab04 	.word	0x0041ab04
    8558:	23020000 	.word	0x23020000
    855c:	775f0f04 	.word	0x775f0f04
    8560:	41ac0400 	.word	0x41ac0400
    8564:	02000000 	.word	0x02000000
    8568:	be0c0823 	.word	0xbe0c0823
    856c:	04000031 	.word	0x04000031
    8570:	000033ad 	.word	0x000033ad
    8574:	0c230200 	.word	0x0c230200
    8578:	0032640c 	.word	0x0032640c
    857c:	33ae0400 	.word	0x33ae0400
    8580:	02000000 	.word	0x02000000
    8584:	5f0f0e23 	.word	0x5f0f0e23
    8588:	04006662 	.word	0x04006662
    858c:	0002c5af 	.word	0x0002c5af
    8590:	10230200 	.word	0x10230200
    8594:	0031560c 	.word	0x0031560c
    8598:	41b00400 	.word	0x41b00400
    859c:	02000000 	.word	0x02000000
    85a0:	ae0c1823 	.word	0xae0c1823
    85a4:	04000031 	.word	0x04000031
    85a8:	0000f3b7 	.word	0x0000f3b7
    85ac:	1c230200 	.word	0x1c230200
    85b0:	0032380c 	.word	0x0032380c
    85b4:	c1b90400 	.word	0xc1b90400
    85b8:	02000005 	.word	0x02000005
    85bc:	b40c2023 	.word	0xb40c2023
    85c0:	04000032 	.word	0x04000032
    85c4:	0005f1bb 	.word	0x0005f1bb
    85c8:	24230200 	.word	0x24230200
    85cc:	0033a20c 	.word	0x0033a20c
    85d0:	16bd0400 	.word	0x16bd0400
    85d4:	02000006 	.word	0x02000006
    85d8:	810c2823 	.word	0x810c2823
    85dc:	04000034 	.word	0x04000034
    85e0:	000631be 	.word	0x000631be
    85e4:	2c230200 	.word	0x2c230200
    85e8:	62755f0f 	.word	0x62755f0f
    85ec:	c5c10400 	.word	0xc5c10400
    85f0:	02000002 	.word	0x02000002
    85f4:	5f0f3023 	.word	0x5f0f3023
    85f8:	04007075 	.word	0x04007075
    85fc:	0002eec2 	.word	0x0002eec2
    8600:	38230200 	.word	0x38230200
    8604:	72755f0f 	.word	0x72755f0f
    8608:	41c30400 	.word	0x41c30400
    860c:	02000000 	.word	0x02000000
    8610:	850c3c23 	.word	0x850c3c23
    8614:	04000031 	.word	0x04000031
    8618:	000637c6 	.word	0x000637c6
    861c:	40230200 	.word	0x40230200
    8620:	0034590c 	.word	0x0034590c
    8624:	47c70400 	.word	0x47c70400
    8628:	02000006 	.word	0x02000006
    862c:	5f0f4323 	.word	0x5f0f4323
    8630:	0400626c 	.word	0x0400626c
    8634:	0002c5ca 	.word	0x0002c5ca
    8638:	44230200 	.word	0x44230200
    863c:	0031d40c 	.word	0x0031d40c
    8640:	41cd0400 	.word	0x41cd0400
    8644:	02000000 	.word	0x02000000
    8648:	e50c4c23 	.word	0xe50c4c23
    864c:	04000031 	.word	0x04000031
    8650:	000041ce 	.word	0x000041ce
    8654:	50230200 	.word	0x50230200
    8658:	0034b00c 	.word	0x0034b00c
    865c:	51d10400 	.word	0x51d10400
    8660:	02000004 	.word	0x02000004
    8664:	a80c5423 	.word	0xa80c5423
    8668:	04000032 	.word	0x04000032
    866c:	0000e8d5 	.word	0x0000e8d5
    8670:	58230200 	.word	0x58230200
    8674:	41011300 	.word	0x41011300
    8678:	51000000 	.word	0x51000000
    867c:	14000004 	.word	0x14000004
    8680:	00000451 	.word	0x00000451
    8684:	0000f314 	.word	0x0000f314
    8688:	05b41400 	.word	0x05b41400
    868c:	41140000 	.word	0x41140000
    8690:	00000000 	.word	0x00000000
    8694:	04570410 	.word	0x04570410
    8698:	85110000 	.word	0x85110000
    869c:	00000033 	.word	0x00000033
    86a0:	b4250404 	.word	0xb4250404
    86a4:	15000005 	.word	0x15000005
    86a8:	000033b0 	.word	0x000033b0
    86ac:	41024104 	.word	0x41024104
    86b0:	02000000 	.word	0x02000000
    86b4:	cd150023 	.word	0xcd150023
    86b8:	04000031 	.word	0x04000031
    86bc:	06a40246 	.word	0x06a40246
    86c0:	23020000 	.word	0x23020000
    86c4:	32541504 	.word	0x32541504
    86c8:	46040000 	.word	0x46040000
    86cc:	0006a402 	.word	0x0006a402
    86d0:	08230200 	.word	0x08230200
    86d4:	00322815 	.word	0x00322815
    86d8:	02460400 	.word	0x02460400
    86dc:	000006a4 	.word	0x000006a4
    86e0:	150c2302 	.word	0x150c2302
    86e4:	00003359 	.word	0x00003359
    86e8:	41024804 	.word	0x41024804
    86ec:	02000000 	.word	0x02000000
    86f0:	2b151023 	.word	0x2b151023
    86f4:	04000031 	.word	0x04000031
    86f8:	08af0249 	.word	0x08af0249
    86fc:	23020000 	.word	0x23020000
    8700:	34031514 	.word	0x34031514
    8704:	4b040000 	.word	0x4b040000
    8708:	00004102 	.word	0x00004102
    870c:	30230200 	.word	0x30230200
    8710:	00336315 	.word	0x00336315
    8714:	024c0400 	.word	0x024c0400
    8718:	000005e6 	.word	0x000005e6
    871c:	15342302 	.word	0x15342302
    8720:	000032d5 	.word	0x000032d5
    8724:	41024e04 	.word	0x41024e04
    8728:	02000000 	.word	0x02000000
    872c:	73153823 	.word	0x73153823
    8730:	04000033 	.word	0x04000033
    8734:	08cb0250 	.word	0x08cb0250
    8738:	23020000 	.word	0x23020000
    873c:	3293153c 	.word	0x3293153c
    8740:	53040000 	.word	0x53040000
    8744:	00016602 	.word	0x00016602
    8748:	40230200 	.word	0x40230200
    874c:	00323e15 	.word	0x00323e15
    8750:	02540400 	.word	0x02540400
    8754:	00000041 	.word	0x00000041
    8758:	15442302 	.word	0x15442302
    875c:	0000349b 	.word	0x0000349b
    8760:	66025504 	.word	0x66025504
    8764:	02000001 	.word	0x02000001
    8768:	ef154823 	.word	0xef154823
    876c:	04000032 	.word	0x04000032
    8770:	08d10256 	.word	0x08d10256
    8774:	23020000 	.word	0x23020000
    8778:	325c154c 	.word	0x325c154c
    877c:	59040000 	.word	0x59040000
    8780:	00004102 	.word	0x00004102
    8784:	50230200 	.word	0x50230200
    8788:	0031dd15 	.word	0x0031dd15
    878c:	025a0400 	.word	0x025a0400
    8790:	000005b4 	.word	0x000005b4
    8794:	15542302 	.word	0x15542302
    8798:	0000330b 	.word	0x0000330b
    879c:	8d027c04 	.word	0x8d027c04
    87a0:	02000008 	.word	0x02000008
    87a4:	d6155823 	.word	0xd6155823
    87a8:	04000030 	.word	0x04000030
    87ac:	02a7027f 	.word	0x02a7027f
    87b0:	23030000 	.word	0x23030000
    87b4:	711502c8 	.word	0x711502c8
    87b8:	04000032 	.word	0x04000032
    87bc:	02600280 	.word	0x02600280
    87c0:	23030000 	.word	0x23030000
    87c4:	4f1502cc 	.word	0x4f1502cc
    87c8:	04000034 	.word	0x04000034
    87cc:	08e30283 	.word	0x08e30283
    87d0:	23030000 	.word	0x23030000
    87d4:	b61505dc 	.word	0xb61505dc
    87d8:	04000031 	.word	0x04000031
    87dc:	06630288 	.word	0x06630288
    87e0:	23030000 	.word	0x23030000
    87e4:	9b1505e0 	.word	0x9b1505e0
    87e8:	04000031 	.word	0x04000031
    87ec:	08ef0289 	.word	0x08ef0289
    87f0:	23030000 	.word	0x23030000
    87f4:	100005ec 	.word	0x100005ec
    87f8:	0005ba04 	.word	0x0005ba04
    87fc:	08010200 	.word	0x08010200
    8800:	000000ce 	.word	0x000000ce
    8804:	04320410 	.word	0x04320410
    8808:	01130000 	.word	0x01130000
    880c:	00000041 	.word	0x00000041
    8810:	000005e6 	.word	0x000005e6
    8814:	00045114 	.word	0x00045114
    8818:	00f31400 	.word	0x00f31400
    881c:	e6140000 	.word	0xe6140000
    8820:	14000005 	.word	0x14000005
    8824:	00000041 	.word	0x00000041
    8828:	ec041000 	.word	0xec041000
    882c:	16000005 	.word	0x16000005
    8830:	000005ba 	.word	0x000005ba
    8834:	05c70410 	.word	0x05c70410
    8838:	01130000 	.word	0x01130000
    883c:	0000006f 	.word	0x0000006f
    8840:	00000616 	.word	0x00000616
    8844:	00045114 	.word	0x00045114
    8848:	00f31400 	.word	0x00f31400
    884c:	6f140000 	.word	0x6f140000
    8850:	14000000 	.word	0x14000000
    8854:	00000041 	.word	0x00000041
    8858:	f7041000 	.word	0xf7041000
    885c:	13000005 	.word	0x13000005
    8860:	00004101 	.word	0x00004101
    8864:	00063100 	.word	0x00063100
    8868:	04511400 	.word	0x04511400
    886c:	f3140000 	.word	0xf3140000
    8870:	00000000 	.word	0x00000000
    8874:	061c0410 	.word	0x061c0410
    8878:	2c080000 	.word	0x2c080000
    887c:	47000000 	.word	0x47000000
    8880:	09000006 	.word	0x09000006
    8884:	000000b5 	.word	0x000000b5
    8888:	2c080002 	.word	0x2c080002
    888c:	57000000 	.word	0x57000000
    8890:	09000006 	.word	0x09000006
    8894:	000000b5 	.word	0x000000b5
    8898:	27050000 	.word	0x27050000
    889c:	04000033 	.word	0x04000033
    88a0:	02f4010e 	.word	0x02f4010e
    88a4:	36170000 	.word	0x36170000
    88a8:	0c000034 	.word	0x0c000034
    88ac:	9e011304 	.word	0x9e011304
    88b0:	15000006 	.word	0x15000006
    88b4:	00003346 	.word	0x00003346
    88b8:	9e011404 	.word	0x9e011404
    88bc:	02000006 	.word	0x02000006
    88c0:	6a150023 	.word	0x6a150023
    88c4:	04000032 	.word	0x04000032
    88c8:	00410115 	.word	0x00410115
    88cc:	23020000 	.word	0x23020000
    88d0:	33211504 	.word	0x33211504
    88d4:	16040000 	.word	0x16040000
    88d8:	0006a401 	.word	0x0006a401
    88dc:	08230200 	.word	0x08230200
    88e0:	63041000 	.word	0x63041000
    88e4:	10000006 	.word	0x10000006
    88e8:	00065704 	.word	0x00065704
    88ec:	31231700 	.word	0x31231700
    88f0:	040e0000 	.word	0x040e0000
    88f4:	06e5012e 	.word	0x06e5012e
    88f8:	8c150000 	.word	0x8c150000
    88fc:	04000033 	.word	0x04000033
    8900:	06e5012f 	.word	0x06e5012f
    8904:	23020000 	.word	0x23020000
    8908:	32ae1500 	.word	0x32ae1500
    890c:	30040000 	.word	0x30040000
    8910:	0006e501 	.word	0x0006e501
    8914:	06230200 	.word	0x06230200
    8918:	0033d615 	.word	0x0033d615
    891c:	01310400 	.word	0x01310400
    8920:	0000003a 	.word	0x0000003a
    8924:	000c2302 	.word	0x000c2302
    8928:	00003a08 	.word	0x00003a08
    892c:	0006f500 	.word	0x0006f500
    8930:	00b50900 	.word	0x00b50900
    8934:	00020000 	.word	0x00020000
    8938:	5f04d018 	.word	0x5f04d018
    893c:	00081502 	.word	0x00081502
    8940:	341a1500 	.word	0x341a1500
    8944:	60040000 	.word	0x60040000
    8948:	00004802 	.word	0x00004802
    894c:	00230200 	.word	0x00230200
    8950:	0033c015 	.word	0x0033c015
    8954:	02610400 	.word	0x02610400
    8958:	000005b4 	.word	0x000005b4
    895c:	15042302 	.word	0x15042302
    8960:	00003286 	.word	0x00003286
    8964:	15026204 	.word	0x15026204
    8968:	02000008 	.word	0x02000008
    896c:	72150823 	.word	0x72150823
    8970:	04000034 	.word	0x04000034
    8974:	017c0263 	.word	0x017c0263
    8978:	23020000 	.word	0x23020000
    897c:	32e01524 	.word	0x32e01524
    8980:	64040000 	.word	0x64040000
    8984:	00004102 	.word	0x00004102
    8988:	48230200 	.word	0x48230200
    898c:	00334115 	.word	0x00334115
    8990:	02650400 	.word	0x02650400
    8994:	00000056 	.word	0x00000056
    8998:	15502302 	.word	0x15502302
    899c:	00003488 	.word	0x00003488
    89a0:	aa026604 	.word	0xaa026604
    89a4:	02000006 	.word	0x02000006
    89a8:	4c155823 	.word	0x4c155823
    89ac:	04000033 	.word	0x04000033
    89b0:	00dd0267 	.word	0x00dd0267
    89b4:	23020000 	.word	0x23020000
    89b8:	348d1568 	.word	0x348d1568
    89bc:	68040000 	.word	0x68040000
    89c0:	0000dd02 	.word	0x0000dd02
    89c4:	70230200 	.word	0x70230200
    89c8:	00316e15 	.word	0x00316e15
    89cc:	02690400 	.word	0x02690400
    89d0:	000000dd 	.word	0x000000dd
    89d4:	15782302 	.word	0x15782302
    89d8:	00003445 	.word	0x00003445
    89dc:	25026a04 	.word	0x25026a04
    89e0:	03000008 	.word	0x03000008
    89e4:	15018023 	.word	0x15018023
    89e8:	0000327a 	.word	0x0000327a
    89ec:	35026b04 	.word	0x35026b04
    89f0:	03000008 	.word	0x03000008
    89f4:	15018823 	.word	0x15018823
    89f8:	000033e3 	.word	0x000033e3
    89fc:	41026c04 	.word	0x41026c04
    8a00:	03000000 	.word	0x03000000
    8a04:	1501a023 	.word	0x1501a023
    8a08:	000031fe 	.word	0x000031fe
    8a0c:	dd026d04 	.word	0xdd026d04
    8a10:	03000000 	.word	0x03000000
    8a14:	1501a423 	.word	0x1501a423
    8a18:	0000315f 	.word	0x0000315f
    8a1c:	dd026e04 	.word	0xdd026e04
    8a20:	03000000 	.word	0x03000000
    8a24:	1501ac23 	.word	0x1501ac23
    8a28:	000031ed 	.word	0x000031ed
    8a2c:	dd026f04 	.word	0xdd026f04
    8a30:	03000000 	.word	0x03000000
    8a34:	1501b423 	.word	0x1501b423
    8a38:	00003136 	.word	0x00003136
    8a3c:	dd027004 	.word	0xdd027004
    8a40:	03000000 	.word	0x03000000
    8a44:	1501bc23 	.word	0x1501bc23
    8a48:	00003145 	.word	0x00003145
    8a4c:	dd027104 	.word	0xdd027104
    8a50:	03000000 	.word	0x03000000
    8a54:	0001c423 	.word	0x0001c423
    8a58:	0005ba08 	.word	0x0005ba08
    8a5c:	00082500 	.word	0x00082500
    8a60:	00b50900 	.word	0x00b50900
    8a64:	00190000 	.word	0x00190000
    8a68:	0005ba08 	.word	0x0005ba08
    8a6c:	00083500 	.word	0x00083500
    8a70:	00b50900 	.word	0x00b50900
    8a74:	00070000 	.word	0x00070000
    8a78:	0005ba08 	.word	0x0005ba08
    8a7c:	00084500 	.word	0x00084500
    8a80:	00b50900 	.word	0x00b50900
    8a84:	00170000 	.word	0x00170000
    8a88:	7704f018 	.word	0x7704f018
    8a8c:	00086d02 	.word	0x00086d02
    8a90:	32c51500 	.word	0x32c51500
    8a94:	79040000 	.word	0x79040000
    8a98:	00086d02 	.word	0x00086d02
    8a9c:	00230200 	.word	0x00230200
    8aa0:	00343c15 	.word	0x00343c15
    8aa4:	027a0400 	.word	0x027a0400
    8aa8:	0000087d 	.word	0x0000087d
    8aac:	00782302 	.word	0x00782302
    8ab0:	0002ee08 	.word	0x0002ee08
    8ab4:	00087d00 	.word	0x00087d00
    8ab8:	00b50900 	.word	0x00b50900
    8abc:	001d0000 	.word	0x001d0000
    8ac0:	00004808 	.word	0x00004808
    8ac4:	00088d00 	.word	0x00088d00
    8ac8:	00b50900 	.word	0x00b50900
    8acc:	001d0000 	.word	0x001d0000
    8ad0:	5d04f019 	.word	0x5d04f019
    8ad4:	0008af02 	.word	0x0008af02
    8ad8:	33851a00 	.word	0x33851a00
    8adc:	72040000 	.word	0x72040000
    8ae0:	0006f502 	.word	0x0006f502
    8ae4:	345f1a00 	.word	0x345f1a00
    8ae8:	7b040000 	.word	0x7b040000
    8aec:	00084502 	.word	0x00084502
    8af0:	ba080000 	.word	0xba080000
    8af4:	bf000005 	.word	0xbf000005
    8af8:	09000008 	.word	0x09000008
    8afc:	000000b5 	.word	0x000000b5
    8b00:	011b0018 	.word	0x011b0018
    8b04:	000008cb 	.word	0x000008cb
    8b08:	00045114 	.word	0x00045114
    8b0c:	04100000 	.word	0x04100000
    8b10:	000008bf 	.word	0x000008bf
    8b14:	01660410 	.word	0x01660410
    8b18:	011b0000 	.word	0x011b0000
    8b1c:	000008e3 	.word	0x000008e3
    8b20:	00004114 	.word	0x00004114
    8b24:	04100000 	.word	0x04100000
    8b28:	000008e9 	.word	0x000008e9
    8b2c:	08d70410 	.word	0x08d70410
    8b30:	57080000 	.word	0x57080000
    8b34:	ff000006 	.word	0xff000006
    8b38:	09000008 	.word	0x09000008
    8b3c:	000000b5 	.word	0x000000b5
    8b40:	aa1c0002 	.word	0xaa1c0002
    8b44:	05000034 	.word	0x05000034
    8b48:	0004570c 	.word	0x0004570c
    8b4c:	00030500 	.word	0x00030500
    8b50:	1d000000 	.word	0x1d000000
    8b54:	000033f7 	.word	0x000033f7
    8b58:	04511005 	.word	0x04511005
    8b5c:	05010000 	.word	0x05010000
    8b60:	00000003 	.word	0x00000003
    8b64:	33f01d00 	.word	0x33f01d00
    8b68:	11050000 	.word	0x11050000
    8b6c:	00000934 	.word	0x00000934
    8b70:	00030501 	.word	0x00030501
    8b74:	16000000 	.word	0x16000000
    8b78:	00000451 	.word	0x00000451
    8b7c:	00014200 	.word	0x00014200
    8b80:	8d000200 	.word	0x8d000200
    8b84:	0400001d 	.word	0x0400001d
    8b88:	00000001 	.word	0x00000001
    8b8c:	355f0100 	.word	0x355f0100
    8b90:	35b30000 	.word	0x35b30000
	...
    8b9c:	1dd30000 	.word	0x1dd30000
    8ba0:	01020000 	.word	0x01020000
    8ba4:	0000c706 	.word	0x0000c706
    8ba8:	08010200 	.word	0x08010200
    8bac:	000000c5 	.word	0x000000c5
    8bb0:	4b050202 	.word	0x4b050202
    8bb4:	02000000 	.word	0x02000000
    8bb8:	014d0702 	.word	0x014d0702
    8bbc:	04030000 	.word	0x04030000
    8bc0:	746e6905 	.word	0x746e6905
    8bc4:	07040200 	.word	0x07040200
    8bc8:	000030a1 	.word	0x000030a1
    8bcc:	1d050802 	.word	0x1d050802
    8bd0:	02000030 	.word	0x02000030
    8bd4:	30970708 	.word	0x30970708
    8bd8:	04020000 	.word	0x04020000
    8bdc:	00302205 	.word	0x00302205
    8be0:	07040400 	.word	0x07040400
    8be4:	00353305 	.word	0x00353305
    8be8:	48d60200 	.word	0x48d60200
    8bec:	02000000 	.word	0x02000000
    8bf0:	309c0704 	.word	0x309c0704
    8bf4:	01020000 	.word	0x01020000
    8bf8:	0000ce08 	.word	0x0000ce08
    8bfc:	e8010600 	.word	0xe8010600
    8c00:	01000035 	.word	0x01000035
    8c04:	00000132 	.word	0x00000132
    8c08:	00000000 	.word	0x00000000
    8c0c:	2e350000 	.word	0x2e350000
    8c10:	00b20000 	.word	0x00b20000
    8c14:	94070000 	.word	0x94070000
    8c18:	01000033 	.word	0x01000033
    8c1c:	00006733 	.word	0x00006733
    8c20:	08550100 	.word	0x08550100
    8c24:	34010069 	.word	0x34010069
    8c28:	00000067 	.word	0x00000067
    8c2c:	06005401 	.word	0x06005401
    8c30:	0035a101 	.word	0x0035a101
    8c34:	01200100 	.word	0x01200100
	...
    8c40:	00002e54 	.word	0x00002e54
    8c44:	000000e4 	.word	0x000000e4
    8c48:	00339407 	.word	0x00339407
    8c4c:	67210100 	.word	0x67210100
    8c50:	01000000 	.word	0x01000000
    8c54:	00690855 	.word	0x00690855
    8c58:	00672201 	.word	0x00672201
    8c5c:	54010000 	.word	0x54010000
    8c60:	00f10900 	.word	0x00f10900
    8c64:	00ef0000 	.word	0x00ef0000
    8c68:	000a0000 	.word	0x000a0000
    8c6c:	040c010b 	.word	0x040c010b
    8c70:	000000ef 	.word	0x000000ef
    8c74:	0035fa0d 	.word	0x0035fa0d
    8c78:	e4130100 	.word	0xe4130100
    8c7c:	01000000 	.word	0x01000000
    8c80:	354b0d01 	.word	0x354b0d01
    8c84:	14010000 	.word	0x14010000
    8c88:	000000e4 	.word	0x000000e4
    8c8c:	100d0101 	.word	0x100d0101
    8c90:	01000036 	.word	0x01000036
    8c94:	0000e415 	.word	0x0000e415
    8c98:	0d010100 	.word	0x0d010100
    8c9c:	00003590 	.word	0x00003590
    8ca0:	00e41601 	.word	0x00e41601
    8ca4:	01010000 	.word	0x01010000
    8ca8:	0035200d 	.word	0x0035200d
    8cac:	e4170100 	.word	0xe4170100
    8cb0:	01000000 	.word	0x01000000
    8cb4:	353a0d01 	.word	0x353a0d01
    8cb8:	18010000 	.word	0x18010000
    8cbc:	000000e4 	.word	0x000000e4
    8cc0:	0f000101 	.word	0x0f000101
    8cc4:	02000001 	.word	0x02000001
    8cc8:	001e3100 	.word	0x001e3100
    8ccc:	00010400 	.word	0x00010400
    8cd0:	01000000 	.word	0x01000000
    8cd4:	00003667 	.word	0x00003667
    8cd8:	00003630 	.word	0x00003630
	...
    8ce4:	00001e79 	.word	0x00001e79
    8ce8:	c7060102 	.word	0xc7060102
    8cec:	02000000 	.word	0x02000000
    8cf0:	00c50801 	.word	0x00c50801
    8cf4:	02020000 	.word	0x02020000
    8cf8:	00004b05 	.word	0x00004b05
    8cfc:	07020200 	.word	0x07020200
    8d00:	0000014d 	.word	0x0000014d
    8d04:	69050403 	.word	0x69050403
    8d08:	0200746e 	.word	0x0200746e
    8d0c:	30a10704 	.word	0x30a10704
    8d10:	08020000 	.word	0x08020000
    8d14:	00301d05 	.word	0x00301d05
    8d18:	07080200 	.word	0x07080200
    8d1c:	00003097 	.word	0x00003097
    8d20:	22050402 	.word	0x22050402
    8d24:	04000030 	.word	0x04000030
    8d28:	04050704 	.word	0x04050704
    8d2c:	9c070402 	.word	0x9c070402
    8d30:	06000030 	.word	0x06000030
    8d34:	00007604 	.word	0x00007604
    8d38:	08010200 	.word	0x08010200
    8d3c:	000000ce 	.word	0x000000ce
    8d40:	00353307 	.word	0x00353307
    8d44:	48d60200 	.word	0x48d60200
    8d48:	08000000 	.word	0x08000000
    8d4c:	00369c01 	.word	0x00369c01
    8d50:	012f0100 	.word	0x012f0100
    8d54:	00000067 	.word	0x00000067
	...
    8d60:	00002e73 	.word	0x00002e73
    8d64:	0000010c 	.word	0x0000010c
    8d68:	01006d09 	.word	0x01006d09
    8d6c:	0000672b 	.word	0x0000672b
    8d70:	002e9200 	.word	0x002e9200
    8d74:	00630900 	.word	0x00630900
    8d78:	00412b01 	.word	0x00412b01
    8d7c:	2ec60000 	.word	0x2ec60000
    8d80:	6e090000 	.word	0x6e090000
    8d84:	7d2b0100 	.word	0x7d2b0100
    8d88:	ef000000 	.word	0xef000000
    8d8c:	0a00002e 	.word	0x0a00002e
    8d90:	3a010073 	.word	0x3a010073
    8d94:	00000070 	.word	0x00000070
    8d98:	00002f23 	.word	0x00002f23
    8d9c:	0100690b 	.word	0x0100690b
    8da0:	0000413b 	.word	0x0000413b
    8da4:	36a30c00 	.word	0x36a30c00
    8da8:	3c010000 	.word	0x3c010000
    8dac:	00000069 	.word	0x00000069
    8db0:	00002f41 	.word	0x00002f41
    8db4:	0036230c 	.word	0x0036230c
    8db8:	0c3d0100 	.word	0x0c3d0100
    8dbc:	6a000001 	.word	0x6a000001
    8dc0:	0d00002f 	.word	0x0d00002f
    8dc4:	3e010064 	.word	0x3e010064
    8dc8:	00000048 	.word	0x00000048
    8dcc:	06005501 	.word	0x06005501
    8dd0:	00006904 	.word	0x00006904
    8dd4:	09a10000 	.word	0x09a10000
    8dd8:	00020000 	.word	0x00020000
    8ddc:	00001ee3 	.word	0x00001ee3
    8de0:	00000104 	.word	0x00000104
    8de4:	aa010000 	.word	0xaa010000
    8de8:	2b000036 	.word	0x2b000036
    8dec:	00000030 	.word	0x00000030
    8df0:	00000000 	.word	0x00000000
    8df4:	55000000 	.word	0x55000000
    8df8:	0200001f 	.word	0x0200001f
    8dfc:	6e690504 	.word	0x6e690504
    8e00:	04030074 	.word	0x04030074
    8e04:	0030a107 	.word	0x0030a107
    8e08:	06010300 	.word	0x06010300
    8e0c:	000000c7 	.word	0x000000c7
    8e10:	c5080103 	.word	0xc5080103
    8e14:	03000000 	.word	0x03000000
    8e18:	004b0502 	.word	0x004b0502
    8e1c:	02030000 	.word	0x02030000
    8e20:	00014d07 	.word	0x00014d07
    8e24:	05080300 	.word	0x05080300
    8e28:	0000301d 	.word	0x0000301d
    8e2c:	97070803 	.word	0x97070803
    8e30:	04000030 	.word	0x04000030
    8e34:	000032f9 	.word	0x000032f9
    8e38:	00250702 	.word	0x00250702
    8e3c:	04030000 	.word	0x04030000
    8e40:	00302205 	.word	0x00302205
    8e44:	33a80400 	.word	0x33a80400
    8e48:	2c030000 	.word	0x2c030000
    8e4c:	00000068 	.word	0x00000068
    8e50:	0032a105 	.word	0x0032a105
    8e54:	01630400 	.word	0x01630400
    8e58:	0000002c 	.word	0x0000002c
    8e5c:	47030406 	.word	0x47030406
    8e60:	000000a5 	.word	0x000000a5
    8e64:	00329b07 	.word	0x00329b07
    8e68:	7a480300 	.word	0x7a480300
    8e6c:	07000000 	.word	0x07000000
    8e70:	0000324d 	.word	0x0000324d
    8e74:	00a54903 	.word	0x00a54903
    8e78:	08000000 	.word	0x08000000
    8e7c:	0000003a 	.word	0x0000003a
    8e80:	000000b5 	.word	0x000000b5
    8e84:	0000b509 	.word	0x0000b509
    8e88:	0a000300 	.word	0x0a000300
    8e8c:	080b0704 	.word	0x080b0704
    8e90:	00dd4403 	.word	0x00dd4403
    8e94:	920c0000 	.word	0x920c0000
    8e98:	03000033 	.word	0x03000033
    8e9c:	00002545 	.word	0x00002545
    8ea0:	00230200 	.word	0x00230200
    8ea4:	00339a0c 	.word	0x00339a0c
    8ea8:	864a0300 	.word	0x864a0300
    8eac:	02000000 	.word	0x02000000
    8eb0:	04000423 	.word	0x04000423
    8eb4:	0000332e 	.word	0x0000332e
    8eb8:	00b84b03 	.word	0x00b84b03
    8ebc:	1f040000 	.word	0x1f040000
    8ec0:	03000032 	.word	0x03000032
    8ec4:	00005d4f 	.word	0x00005d4f
    8ec8:	04040d00 	.word	0x04040d00
    8ecc:	000033db 	.word	0x000033db
    8ed0:	01001505 	.word	0x01001505
    8ed4:	04030000 	.word	0x04030000
    8ed8:	00309c07 	.word	0x00309c07
    8edc:	32300e00 	.word	0x32300e00
    8ee0:	05180000 	.word	0x05180000
    8ee4:	0001662d 	.word	0x0001662d
    8ee8:	33460c00 	.word	0x33460c00
    8eec:	2e050000 	.word	0x2e050000
    8ef0:	00000166 	.word	0x00000166
    8ef4:	0f002302 	.word	0x0f002302
    8ef8:	05006b5f 	.word	0x05006b5f
    8efc:	0000252f 	.word	0x0000252f
    8f00:	04230200 	.word	0x04230200
    8f04:	00337d0c 	.word	0x00337d0c
    8f08:	252f0500 	.word	0x252f0500
    8f0c:	02000000 	.word	0x02000000
    8f10:	190c0823 	.word	0x190c0823
    8f14:	05000032 	.word	0x05000032
    8f18:	0000252f 	.word	0x0000252f
    8f1c:	0c230200 	.word	0x0c230200
    8f20:	0034270c 	.word	0x0034270c
    8f24:	252f0500 	.word	0x252f0500
    8f28:	02000000 	.word	0x02000000
    8f2c:	5f0f1023 	.word	0x5f0f1023
    8f30:	30050078 	.word	0x30050078
    8f34:	0000016c 	.word	0x0000016c
    8f38:	00142302 	.word	0x00142302
    8f3c:	01070410 	.word	0x01070410
    8f40:	f5080000 	.word	0xf5080000
    8f44:	7c000000 	.word	0x7c000000
    8f48:	09000001 	.word	0x09000001
    8f4c:	000000b5 	.word	0x000000b5
    8f50:	480e0000 	.word	0x480e0000
    8f54:	24000032 	.word	0x24000032
    8f58:	02073505 	.word	0x02073505
    8f5c:	7c0c0000 	.word	0x7c0c0000
    8f60:	05000031 	.word	0x05000031
    8f64:	00002536 	.word	0x00002536
    8f68:	00230200 	.word	0x00230200
    8f6c:	0033b70c 	.word	0x0033b70c
    8f70:	25370500 	.word	0x25370500
    8f74:	02000000 	.word	0x02000000
    8f78:	910c0423 	.word	0x910c0423
    8f7c:	05000031 	.word	0x05000031
    8f80:	00002538 	.word	0x00002538
    8f84:	08230200 	.word	0x08230200
    8f88:	0034a00c 	.word	0x0034a00c
    8f8c:	25390500 	.word	0x25390500
    8f90:	02000000 	.word	0x02000000
    8f94:	cc0c0c23 	.word	0xcc0c0c23
    8f98:	05000032 	.word	0x05000032
    8f9c:	0000253a 	.word	0x0000253a
    8fa0:	10230200 	.word	0x10230200
    8fa4:	0032bb0c 	.word	0x0032bb0c
    8fa8:	253b0500 	.word	0x253b0500
    8fac:	02000000 	.word	0x02000000
    8fb0:	2c0c1423 	.word	0x2c0c1423
    8fb4:	05000034 	.word	0x05000034
    8fb8:	0000253c 	.word	0x0000253c
    8fbc:	18230200 	.word	0x18230200
    8fc0:	0033100c 	.word	0x0033100c
    8fc4:	253d0500 	.word	0x253d0500
    8fc8:	02000000 	.word	0x02000000
    8fcc:	670c1c23 	.word	0x670c1c23
    8fd0:	05000034 	.word	0x05000034
    8fd4:	0000253e 	.word	0x0000253e
    8fd8:	20230200 	.word	0x20230200
    8fdc:	31a01100 	.word	0x31a01100
    8fe0:	01080000 	.word	0x01080000
    8fe4:	02504705 	.word	0x02504705
    8fe8:	0c0c0000 	.word	0x0c0c0000
    8fec:	05000032 	.word	0x05000032
    8ff0:	00025048 	.word	0x00025048
    8ff4:	00230200 	.word	0x00230200
    8ff8:	0030de0c 	.word	0x0030de0c
    8ffc:	50490500 	.word	0x50490500
    9000:	03000002 	.word	0x03000002
    9004:	0c018023 	.word	0x0c018023
    9008:	000033cd 	.word	0x000033cd
    900c:	00f54b05 	.word	0x00f54b05
    9010:	23030000 	.word	0x23030000
    9014:	c50c0280 	.word	0xc50c0280
    9018:	05000031 	.word	0x05000031
    901c:	0000f54e 	.word	0x0000f54e
    9020:	84230300 	.word	0x84230300
    9024:	f3080002 	.word	0xf3080002
    9028:	60000000 	.word	0x60000000
    902c:	09000002 	.word	0x09000002
    9030:	000000b5 	.word	0x000000b5
    9034:	d611001f 	.word	0xd611001f
    9038:	90000030 	.word	0x90000030
    903c:	a7590501 	.word	0xa7590501
    9040:	0c000002 	.word	0x0c000002
    9044:	00003346 	.word	0x00003346
    9048:	02a75a05 	.word	0x02a75a05
    904c:	23020000 	.word	0x23020000
    9050:	335e0c00 	.word	0x335e0c00
    9054:	5b050000 	.word	0x5b050000
    9058:	00000025 	.word	0x00000025
    905c:	0c042302 	.word	0x0c042302
    9060:	00003214 	.word	0x00003214
    9064:	02ad5d05 	.word	0x02ad5d05
    9068:	23020000 	.word	0x23020000
    906c:	31a00c08 	.word	0x31a00c08
    9070:	5e050000 	.word	0x5e050000
    9074:	00000207 	.word	0x00000207
    9078:	01882303 	.word	0x01882303
    907c:	60041000 	.word	0x60041000
    9080:	08000002 	.word	0x08000002
    9084:	000002bf 	.word	0x000002bf
    9088:	000002bd 	.word	0x000002bd
    908c:	0000b509 	.word	0x0000b509
    9090:	12001f00 	.word	0x12001f00
    9094:	bd041001 	.word	0xbd041001
    9098:	0e000002 	.word	0x0e000002
    909c:	0000331a 	.word	0x0000331a
    90a0:	ee690508 	.word	0xee690508
    90a4:	0c000002 	.word	0x0c000002
    90a8:	0000318b 	.word	0x0000318b
    90ac:	02ee6a05 	.word	0x02ee6a05
    90b0:	23020000 	.word	0x23020000
    90b4:	311d0c00 	.word	0x311d0c00
    90b8:	6b050000 	.word	0x6b050000
    90bc:	00000025 	.word	0x00000025
    90c0:	00042302 	.word	0x00042302
    90c4:	003a0410 	.word	0x003a0410
    90c8:	390e0000 	.word	0x390e0000
    90cc:	5c000033 	.word	0x5c000033
    90d0:	0432a905 	.word	0x0432a905
    90d4:	5f0f0000 	.word	0x5f0f0000
    90d8:	aa050070 	.word	0xaa050070
    90dc:	000002ee 	.word	0x000002ee
    90e0:	0f002302 	.word	0x0f002302
    90e4:	0500725f 	.word	0x0500725f
    90e8:	000025ab 	.word	0x000025ab
    90ec:	04230200 	.word	0x04230200
    90f0:	00775f0f 	.word	0x00775f0f
    90f4:	0025ac05 	.word	0x0025ac05
    90f8:	23020000 	.word	0x23020000
    90fc:	31be0c08 	.word	0x31be0c08
    9100:	ad050000 	.word	0xad050000
    9104:	00000041 	.word	0x00000041
    9108:	0c0c2302 	.word	0x0c0c2302
    910c:	00003264 	.word	0x00003264
    9110:	0041ae05 	.word	0x0041ae05
    9114:	23020000 	.word	0x23020000
    9118:	625f0f0e 	.word	0x625f0f0e
    911c:	af050066 	.word	0xaf050066
    9120:	000002c5 	.word	0x000002c5
    9124:	0c102302 	.word	0x0c102302
    9128:	00003156 	.word	0x00003156
    912c:	0025b005 	.word	0x0025b005
    9130:	23020000 	.word	0x23020000
    9134:	31ae0c18 	.word	0x31ae0c18
    9138:	b7050000 	.word	0xb7050000
    913c:	000000f3 	.word	0x000000f3
    9140:	0c1c2302 	.word	0x0c1c2302
    9144:	00003238 	.word	0x00003238
    9148:	05c1b905 	.word	0x05c1b905
    914c:	23020000 	.word	0x23020000
    9150:	32b40c20 	.word	0x32b40c20
    9154:	bb050000 	.word	0xbb050000
    9158:	000005f1 	.word	0x000005f1
    915c:	0c242302 	.word	0x0c242302
    9160:	000033a2 	.word	0x000033a2
    9164:	0616bd05 	.word	0x0616bd05
    9168:	23020000 	.word	0x23020000
    916c:	34810c28 	.word	0x34810c28
    9170:	be050000 	.word	0xbe050000
    9174:	00000631 	.word	0x00000631
    9178:	0f2c2302 	.word	0x0f2c2302
    917c:	0062755f 	.word	0x0062755f
    9180:	02c5c105 	.word	0x02c5c105
    9184:	23020000 	.word	0x23020000
    9188:	755f0f30 	.word	0x755f0f30
    918c:	c2050070 	.word	0xc2050070
    9190:	000002ee 	.word	0x000002ee
    9194:	0f382302 	.word	0x0f382302
    9198:	0072755f 	.word	0x0072755f
    919c:	0025c305 	.word	0x0025c305
    91a0:	23020000 	.word	0x23020000
    91a4:	31850c3c 	.word	0x31850c3c
    91a8:	c6050000 	.word	0xc6050000
    91ac:	00000637 	.word	0x00000637
    91b0:	0c402302 	.word	0x0c402302
    91b4:	00003459 	.word	0x00003459
    91b8:	0647c705 	.word	0x0647c705
    91bc:	23020000 	.word	0x23020000
    91c0:	6c5f0f43 	.word	0x6c5f0f43
    91c4:	ca050062 	.word	0xca050062
    91c8:	000002c5 	.word	0x000002c5
    91cc:	0c442302 	.word	0x0c442302
    91d0:	000031d4 	.word	0x000031d4
    91d4:	0025cd05 	.word	0x0025cd05
    91d8:	23020000 	.word	0x23020000
    91dc:	31e50c4c 	.word	0x31e50c4c
    91e0:	ce050000 	.word	0xce050000
    91e4:	00000025 	.word	0x00000025
    91e8:	0c502302 	.word	0x0c502302
    91ec:	000034b0 	.word	0x000034b0
    91f0:	0451d105 	.word	0x0451d105
    91f4:	23020000 	.word	0x23020000
    91f8:	32a80c54 	.word	0x32a80c54
    91fc:	d5050000 	.word	0xd5050000
    9200:	000000e8 	.word	0x000000e8
    9204:	00582302 	.word	0x00582302
    9208:	00250113 	.word	0x00250113
    920c:	04510000 	.word	0x04510000
    9210:	51140000 	.word	0x51140000
    9214:	14000004 	.word	0x14000004
    9218:	000000f3 	.word	0x000000f3
    921c:	0005b414 	.word	0x0005b414
    9220:	00251400 	.word	0x00251400
    9224:	10000000 	.word	0x10000000
    9228:	00045704 	.word	0x00045704
    922c:	33851100 	.word	0x33851100
    9230:	04000000 	.word	0x04000000
    9234:	05b42505 	.word	0x05b42505
    9238:	b0150000 	.word	0xb0150000
    923c:	05000033 	.word	0x05000033
    9240:	00250241 	.word	0x00250241
    9244:	23020000 	.word	0x23020000
    9248:	31cd1500 	.word	0x31cd1500
    924c:	46050000 	.word	0x46050000
    9250:	0006a402 	.word	0x0006a402
    9254:	04230200 	.word	0x04230200
    9258:	00325415 	.word	0x00325415
    925c:	02460500 	.word	0x02460500
    9260:	000006a4 	.word	0x000006a4
    9264:	15082302 	.word	0x15082302
    9268:	00003228 	.word	0x00003228
    926c:	a4024605 	.word	0xa4024605
    9270:	02000006 	.word	0x02000006
    9274:	59150c23 	.word	0x59150c23
    9278:	05000033 	.word	0x05000033
    927c:	00250248 	.word	0x00250248
    9280:	23020000 	.word	0x23020000
    9284:	312b1510 	.word	0x312b1510
    9288:	49050000 	.word	0x49050000
    928c:	0008af02 	.word	0x0008af02
    9290:	14230200 	.word	0x14230200
    9294:	00340315 	.word	0x00340315
    9298:	024b0500 	.word	0x024b0500
    929c:	00000025 	.word	0x00000025
    92a0:	15302302 	.word	0x15302302
    92a4:	00003363 	.word	0x00003363
    92a8:	e6024c05 	.word	0xe6024c05
    92ac:	02000005 	.word	0x02000005
    92b0:	d5153423 	.word	0xd5153423
    92b4:	05000032 	.word	0x05000032
    92b8:	0025024e 	.word	0x0025024e
    92bc:	23020000 	.word	0x23020000
    92c0:	33731538 	.word	0x33731538
    92c4:	50050000 	.word	0x50050000
    92c8:	0008cb02 	.word	0x0008cb02
    92cc:	3c230200 	.word	0x3c230200
    92d0:	00329315 	.word	0x00329315
    92d4:	02530500 	.word	0x02530500
    92d8:	00000166 	.word	0x00000166
    92dc:	15402302 	.word	0x15402302
    92e0:	0000323e 	.word	0x0000323e
    92e4:	25025405 	.word	0x25025405
    92e8:	02000000 	.word	0x02000000
    92ec:	9b154423 	.word	0x9b154423
    92f0:	05000034 	.word	0x05000034
    92f4:	01660255 	.word	0x01660255
    92f8:	23020000 	.word	0x23020000
    92fc:	32ef1548 	.word	0x32ef1548
    9300:	56050000 	.word	0x56050000
    9304:	0008d102 	.word	0x0008d102
    9308:	4c230200 	.word	0x4c230200
    930c:	00325c15 	.word	0x00325c15
    9310:	02590500 	.word	0x02590500
    9314:	00000025 	.word	0x00000025
    9318:	15502302 	.word	0x15502302
    931c:	000031dd 	.word	0x000031dd
    9320:	b4025a05 	.word	0xb4025a05
    9324:	02000005 	.word	0x02000005
    9328:	0b155423 	.word	0x0b155423
    932c:	05000033 	.word	0x05000033
    9330:	088d027c 	.word	0x088d027c
    9334:	23020000 	.word	0x23020000
    9338:	30d61558 	.word	0x30d61558
    933c:	7f050000 	.word	0x7f050000
    9340:	0002a702 	.word	0x0002a702
    9344:	c8230300 	.word	0xc8230300
    9348:	32711502 	.word	0x32711502
    934c:	80050000 	.word	0x80050000
    9350:	00026002 	.word	0x00026002
    9354:	cc230300 	.word	0xcc230300
    9358:	344f1502 	.word	0x344f1502
    935c:	83050000 	.word	0x83050000
    9360:	0008e302 	.word	0x0008e302
    9364:	dc230300 	.word	0xdc230300
    9368:	31b61505 	.word	0x31b61505
    936c:	88050000 	.word	0x88050000
    9370:	00066302 	.word	0x00066302
    9374:	e0230300 	.word	0xe0230300
    9378:	319b1505 	.word	0x319b1505
    937c:	89050000 	.word	0x89050000
    9380:	0008ef02 	.word	0x0008ef02
    9384:	ec230300 	.word	0xec230300
    9388:	04100005 	.word	0x04100005
    938c:	000005ba 	.word	0x000005ba
    9390:	ce080103 	.word	0xce080103
    9394:	10000000 	.word	0x10000000
    9398:	00043204 	.word	0x00043204
    939c:	25011300 	.word	0x25011300
    93a0:	e6000000 	.word	0xe6000000
    93a4:	14000005 	.word	0x14000005
    93a8:	00000451 	.word	0x00000451
    93ac:	0000f314 	.word	0x0000f314
    93b0:	05e61400 	.word	0x05e61400
    93b4:	25140000 	.word	0x25140000
    93b8:	00000000 	.word	0x00000000
    93bc:	05ec0410 	.word	0x05ec0410
    93c0:	ba160000 	.word	0xba160000
    93c4:	10000005 	.word	0x10000005
    93c8:	0005c704 	.word	0x0005c704
    93cc:	6f011300 	.word	0x6f011300
    93d0:	16000000 	.word	0x16000000
    93d4:	14000006 	.word	0x14000006
    93d8:	00000451 	.word	0x00000451
    93dc:	0000f314 	.word	0x0000f314
    93e0:	006f1400 	.word	0x006f1400
    93e4:	25140000 	.word	0x25140000
    93e8:	00000000 	.word	0x00000000
    93ec:	05f70410 	.word	0x05f70410
    93f0:	01130000 	.word	0x01130000
    93f4:	00000025 	.word	0x00000025
    93f8:	00000631 	.word	0x00000631
    93fc:	00045114 	.word	0x00045114
    9400:	00f31400 	.word	0x00f31400
    9404:	10000000 	.word	0x10000000
    9408:	00061c04 	.word	0x00061c04
    940c:	003a0800 	.word	0x003a0800
    9410:	06470000 	.word	0x06470000
    9414:	b5090000 	.word	0xb5090000
    9418:	02000000 	.word	0x02000000
    941c:	003a0800 	.word	0x003a0800
    9420:	06570000 	.word	0x06570000
    9424:	b5090000 	.word	0xb5090000
    9428:	00000000 	.word	0x00000000
    942c:	33270500 	.word	0x33270500
    9430:	0e050000 	.word	0x0e050000
    9434:	0002f401 	.word	0x0002f401
    9438:	34361700 	.word	0x34361700
    943c:	050c0000 	.word	0x050c0000
    9440:	069e0113 	.word	0x069e0113
    9444:	46150000 	.word	0x46150000
    9448:	05000033 	.word	0x05000033
    944c:	069e0114 	.word	0x069e0114
    9450:	23020000 	.word	0x23020000
    9454:	326a1500 	.word	0x326a1500
    9458:	15050000 	.word	0x15050000
    945c:	00002501 	.word	0x00002501
    9460:	04230200 	.word	0x04230200
    9464:	00332115 	.word	0x00332115
    9468:	01160500 	.word	0x01160500
    946c:	000006a4 	.word	0x000006a4
    9470:	00082302 	.word	0x00082302
    9474:	06630410 	.word	0x06630410
    9478:	04100000 	.word	0x04100000
    947c:	00000657 	.word	0x00000657
    9480:	00312317 	.word	0x00312317
    9484:	2e050e00 	.word	0x2e050e00
    9488:	0006e501 	.word	0x0006e501
    948c:	338c1500 	.word	0x338c1500
    9490:	2f050000 	.word	0x2f050000
    9494:	0006e501 	.word	0x0006e501
    9498:	00230200 	.word	0x00230200
    949c:	0032ae15 	.word	0x0032ae15
    94a0:	01300500 	.word	0x01300500
    94a4:	000006e5 	.word	0x000006e5
    94a8:	15062302 	.word	0x15062302
    94ac:	000033d6 	.word	0x000033d6
    94b0:	48013105 	.word	0x48013105
    94b4:	02000000 	.word	0x02000000
    94b8:	08000c23 	.word	0x08000c23
    94bc:	00000048 	.word	0x00000048
    94c0:	000006f5 	.word	0x000006f5
    94c4:	0000b509 	.word	0x0000b509
    94c8:	18000200 	.word	0x18000200
    94cc:	025f05d0 	.word	0x025f05d0
    94d0:	00000815 	.word	0x00000815
    94d4:	00341a15 	.word	0x00341a15
    94d8:	02600500 	.word	0x02600500
    94dc:	0000002c 	.word	0x0000002c
    94e0:	15002302 	.word	0x15002302
    94e4:	000033c0 	.word	0x000033c0
    94e8:	b4026105 	.word	0xb4026105
    94ec:	02000005 	.word	0x02000005
    94f0:	86150423 	.word	0x86150423
    94f4:	05000032 	.word	0x05000032
    94f8:	08150262 	.word	0x08150262
    94fc:	23020000 	.word	0x23020000
    9500:	34721508 	.word	0x34721508
    9504:	63050000 	.word	0x63050000
    9508:	00017c02 	.word	0x00017c02
    950c:	24230200 	.word	0x24230200
    9510:	0032e015 	.word	0x0032e015
    9514:	02640500 	.word	0x02640500
    9518:	00000025 	.word	0x00000025
    951c:	15482302 	.word	0x15482302
    9520:	00003341 	.word	0x00003341
    9524:	56026505 	.word	0x56026505
    9528:	02000000 	.word	0x02000000
    952c:	88155023 	.word	0x88155023
    9530:	05000034 	.word	0x05000034
    9534:	06aa0266 	.word	0x06aa0266
    9538:	23020000 	.word	0x23020000
    953c:	334c1558 	.word	0x334c1558
    9540:	67050000 	.word	0x67050000
    9544:	0000dd02 	.word	0x0000dd02
    9548:	68230200 	.word	0x68230200
    954c:	00348d15 	.word	0x00348d15
    9550:	02680500 	.word	0x02680500
    9554:	000000dd 	.word	0x000000dd
    9558:	15702302 	.word	0x15702302
    955c:	0000316e 	.word	0x0000316e
    9560:	dd026905 	.word	0xdd026905
    9564:	02000000 	.word	0x02000000
    9568:	45157823 	.word	0x45157823
    956c:	05000034 	.word	0x05000034
    9570:	0825026a 	.word	0x0825026a
    9574:	23030000 	.word	0x23030000
    9578:	7a150180 	.word	0x7a150180
    957c:	05000032 	.word	0x05000032
    9580:	0835026b 	.word	0x0835026b
    9584:	23030000 	.word	0x23030000
    9588:	e3150188 	.word	0xe3150188
    958c:	05000033 	.word	0x05000033
    9590:	0025026c 	.word	0x0025026c
    9594:	23030000 	.word	0x23030000
    9598:	fe1501a0 	.word	0xfe1501a0
    959c:	05000031 	.word	0x05000031
    95a0:	00dd026d 	.word	0x00dd026d
    95a4:	23030000 	.word	0x23030000
    95a8:	5f1501a4 	.word	0x5f1501a4
    95ac:	05000031 	.word	0x05000031
    95b0:	00dd026e 	.word	0x00dd026e
    95b4:	23030000 	.word	0x23030000
    95b8:	ed1501ac 	.word	0xed1501ac
    95bc:	05000031 	.word	0x05000031
    95c0:	00dd026f 	.word	0x00dd026f
    95c4:	23030000 	.word	0x23030000
    95c8:	361501b4 	.word	0x361501b4
    95cc:	05000031 	.word	0x05000031
    95d0:	00dd0270 	.word	0x00dd0270
    95d4:	23030000 	.word	0x23030000
    95d8:	451501bc 	.word	0x451501bc
    95dc:	05000031 	.word	0x05000031
    95e0:	00dd0271 	.word	0x00dd0271
    95e4:	23030000 	.word	0x23030000
    95e8:	080001c4 	.word	0x080001c4
    95ec:	000005ba 	.word	0x000005ba
    95f0:	00000825 	.word	0x00000825
    95f4:	0000b509 	.word	0x0000b509
    95f8:	08001900 	.word	0x08001900
    95fc:	000005ba 	.word	0x000005ba
    9600:	00000835 	.word	0x00000835
    9604:	0000b509 	.word	0x0000b509
    9608:	08000700 	.word	0x08000700
    960c:	000005ba 	.word	0x000005ba
    9610:	00000845 	.word	0x00000845
    9614:	0000b509 	.word	0x0000b509
    9618:	18001700 	.word	0x18001700
    961c:	027705f0 	.word	0x027705f0
    9620:	0000086d 	.word	0x0000086d
    9624:	0032c515 	.word	0x0032c515
    9628:	02790500 	.word	0x02790500
    962c:	0000086d 	.word	0x0000086d
    9630:	15002302 	.word	0x15002302
    9634:	0000343c 	.word	0x0000343c
    9638:	7d027a05 	.word	0x7d027a05
    963c:	02000008 	.word	0x02000008
    9640:	08007823 	.word	0x08007823
    9644:	000002ee 	.word	0x000002ee
    9648:	0000087d 	.word	0x0000087d
    964c:	0000b509 	.word	0x0000b509
    9650:	08001d00 	.word	0x08001d00
    9654:	0000002c 	.word	0x0000002c
    9658:	0000088d 	.word	0x0000088d
    965c:	0000b509 	.word	0x0000b509
    9660:	19001d00 	.word	0x19001d00
    9664:	025d05f0 	.word	0x025d05f0
    9668:	000008af 	.word	0x000008af
    966c:	0033851a 	.word	0x0033851a
    9670:	02720500 	.word	0x02720500
    9674:	000006f5 	.word	0x000006f5
    9678:	00345f1a 	.word	0x00345f1a
    967c:	027b0500 	.word	0x027b0500
    9680:	00000845 	.word	0x00000845
    9684:	05ba0800 	.word	0x05ba0800
    9688:	08bf0000 	.word	0x08bf0000
    968c:	b5090000 	.word	0xb5090000
    9690:	18000000 	.word	0x18000000
    9694:	cb011b00 	.word	0xcb011b00
    9698:	14000008 	.word	0x14000008
    969c:	00000451 	.word	0x00000451
    96a0:	bf041000 	.word	0xbf041000
    96a4:	10000008 	.word	0x10000008
    96a8:	00016604 	.word	0x00016604
    96ac:	e3011b00 	.word	0xe3011b00
    96b0:	14000008 	.word	0x14000008
    96b4:	00000025 	.word	0x00000025
    96b8:	e9041000 	.word	0xe9041000
    96bc:	10000008 	.word	0x10000008
    96c0:	0008d704 	.word	0x0008d704
    96c4:	06570800 	.word	0x06570800
    96c8:	08ff0000 	.word	0x08ff0000
    96cc:	b5090000 	.word	0xb5090000
    96d0:	02000000 	.word	0x02000000
    96d4:	30c31c00 	.word	0x30c31c00
    96d8:	06010000 	.word	0x06010000
    96dc:	00091e06 	.word	0x00091e06
    96e0:	30d21d00 	.word	0x30d21d00
    96e4:	1d000000 	.word	0x1d000000
    96e8:	000030b7 	.word	0x000030b7
    96ec:	30ae1d01 	.word	0x30ae1d01
    96f0:	00020000 	.word	0x00020000
    96f4:	36e6011e 	.word	0x36e6011e
    96f8:	17010000 	.word	0x17010000
    96fc:	00002501 	.word	0x00002501
	...
    9708:	002f9e00 	.word	0x002f9e00
    970c:	00098b00 	.word	0x00098b00
    9710:	36e11f00 	.word	0x36e11f00
    9714:	11010000 	.word	0x11010000
    9718:	00000025 	.word	0x00000025
    971c:	00002fbd 	.word	0x00002fbd
    9720:	006e6620 	.word	0x006e6620
    9724:	02bf1101 	.word	0x02bf1101
    9728:	2fdb0000 	.word	0x2fdb0000
    972c:	61200000 	.word	0x61200000
    9730:	01006772 	.word	0x01006772
    9734:	0000f311 	.word	0x0000f311
    9738:	002ff900 	.word	0x002ff900
    973c:	00642000 	.word	0x00642000
    9740:	00f31101 	.word	0x00f31101
    9744:	30170000 	.word	0x30170000
    9748:	a9210000 	.word	0xa9210000
    974c:	01000031 	.word	0x01000031
    9750:	00098b18 	.word	0x00098b18
    9754:	00702200 	.word	0x00702200
    9758:	02a71901 	.word	0x02a71901
    975c:	5c010000 	.word	0x5c010000
    9760:	07041000 	.word	0x07041000
    9764:	23000002 	.word	0x23000002
    9768:	000033f0 	.word	0x000033f0
    976c:	9f032805 	.word	0x9f032805
    9770:	01000009 	.word	0x01000009
    9774:	04511601 	.word	0x04511601
    9778:	ae000000 	.word	0xae000000
    977c:	02000009 	.word	0x02000009
    9780:	00209f00 	.word	0x00209f00
    9784:	00010400 	.word	0x00010400
    9788:	01000000 	.word	0x01000000
    978c:	0000370b 	.word	0x0000370b
    9790:	0000302b 	.word	0x0000302b
	...
    979c:	0000207c 	.word	0x0000207c
    97a0:	a1070402 	.word	0xa1070402
    97a4:	02000030 	.word	0x02000030
    97a8:	00c70601 	.word	0x00c70601
    97ac:	01020000 	.word	0x01020000
    97b0:	0000c508 	.word	0x0000c508
    97b4:	05020200 	.word	0x05020200
    97b8:	0000004b 	.word	0x0000004b
    97bc:	4d070202 	.word	0x4d070202
    97c0:	03000001 	.word	0x03000001
    97c4:	6e690504 	.word	0x6e690504
    97c8:	08020074 	.word	0x08020074
    97cc:	00301d05 	.word	0x00301d05
    97d0:	07080200 	.word	0x07080200
    97d4:	00003097 	.word	0x00003097
    97d8:	0032f904 	.word	0x0032f904
    97dc:	48070200 	.word	0x48070200
    97e0:	02000000 	.word	0x02000000
    97e4:	30220504 	.word	0x30220504
    97e8:	a8040000 	.word	0xa8040000
    97ec:	03000033 	.word	0x03000033
    97f0:	0000682c 	.word	0x0000682c
    97f4:	32a10500 	.word	0x32a10500
    97f8:	63040000 	.word	0x63040000
    97fc:	00002501 	.word	0x00002501
    9800:	03040600 	.word	0x03040600
    9804:	0000a547 	.word	0x0000a547
    9808:	329b0700 	.word	0x329b0700
    980c:	48030000 	.word	0x48030000
    9810:	0000007a 	.word	0x0000007a
    9814:	00324d07 	.word	0x00324d07
    9818:	a5490300 	.word	0xa5490300
    981c:	00000000 	.word	0x00000000
    9820:	00003308 	.word	0x00003308
    9824:	0000b500 	.word	0x0000b500
    9828:	00b50900 	.word	0x00b50900
    982c:	00030000 	.word	0x00030000
    9830:	0b07040a 	.word	0x0b07040a
    9834:	dd440308 	.word	0xdd440308
    9838:	0c000000 	.word	0x0c000000
    983c:	00003392 	.word	0x00003392
    9840:	00484503 	.word	0x00484503
    9844:	23020000 	.word	0x23020000
    9848:	339a0c00 	.word	0x339a0c00
    984c:	4a030000 	.word	0x4a030000
    9850:	00000086 	.word	0x00000086
    9854:	00042302 	.word	0x00042302
    9858:	00332e04 	.word	0x00332e04
    985c:	b84b0300 	.word	0xb84b0300
    9860:	04000000 	.word	0x04000000
    9864:	0000321f 	.word	0x0000321f
    9868:	005d4f03 	.word	0x005d4f03
    986c:	040d0000 	.word	0x040d0000
    9870:	0033db04 	.word	0x0033db04
    9874:	00150500 	.word	0x00150500
    9878:	02000001 	.word	0x02000001
    987c:	309c0704 	.word	0x309c0704
    9880:	300e0000 	.word	0x300e0000
    9884:	18000032 	.word	0x18000032
    9888:	01662d05 	.word	0x01662d05
    988c:	460c0000 	.word	0x460c0000
    9890:	05000033 	.word	0x05000033
    9894:	0001662e 	.word	0x0001662e
    9898:	00230200 	.word	0x00230200
    989c:	006b5f0f 	.word	0x006b5f0f
    98a0:	00482f05 	.word	0x00482f05
    98a4:	23020000 	.word	0x23020000
    98a8:	337d0c04 	.word	0x337d0c04
    98ac:	2f050000 	.word	0x2f050000
    98b0:	00000048 	.word	0x00000048
    98b4:	0c082302 	.word	0x0c082302
    98b8:	00003219 	.word	0x00003219
    98bc:	00482f05 	.word	0x00482f05
    98c0:	23020000 	.word	0x23020000
    98c4:	34270c0c 	.word	0x34270c0c
    98c8:	2f050000 	.word	0x2f050000
    98cc:	00000048 	.word	0x00000048
    98d0:	0f102302 	.word	0x0f102302
    98d4:	0500785f 	.word	0x0500785f
    98d8:	00016c30 	.word	0x00016c30
    98dc:	14230200 	.word	0x14230200
    98e0:	07041000 	.word	0x07041000
    98e4:	08000001 	.word	0x08000001
    98e8:	000000f5 	.word	0x000000f5
    98ec:	0000017c 	.word	0x0000017c
    98f0:	0000b509 	.word	0x0000b509
    98f4:	0e000000 	.word	0x0e000000
    98f8:	00003248 	.word	0x00003248
    98fc:	07350524 	.word	0x07350524
    9900:	0c000002 	.word	0x0c000002
    9904:	0000317c 	.word	0x0000317c
    9908:	00483605 	.word	0x00483605
    990c:	23020000 	.word	0x23020000
    9910:	33b70c00 	.word	0x33b70c00
    9914:	37050000 	.word	0x37050000
    9918:	00000048 	.word	0x00000048
    991c:	0c042302 	.word	0x0c042302
    9920:	00003191 	.word	0x00003191
    9924:	00483805 	.word	0x00483805
    9928:	23020000 	.word	0x23020000
    992c:	34a00c08 	.word	0x34a00c08
    9930:	39050000 	.word	0x39050000
    9934:	00000048 	.word	0x00000048
    9938:	0c0c2302 	.word	0x0c0c2302
    993c:	000032cc 	.word	0x000032cc
    9940:	00483a05 	.word	0x00483a05
    9944:	23020000 	.word	0x23020000
    9948:	32bb0c10 	.word	0x32bb0c10
    994c:	3b050000 	.word	0x3b050000
    9950:	00000048 	.word	0x00000048
    9954:	0c142302 	.word	0x0c142302
    9958:	0000342c 	.word	0x0000342c
    995c:	00483c05 	.word	0x00483c05
    9960:	23020000 	.word	0x23020000
    9964:	33100c18 	.word	0x33100c18
    9968:	3d050000 	.word	0x3d050000
    996c:	00000048 	.word	0x00000048
    9970:	0c1c2302 	.word	0x0c1c2302
    9974:	00003467 	.word	0x00003467
    9978:	00483e05 	.word	0x00483e05
    997c:	23020000 	.word	0x23020000
    9980:	a0110020 	.word	0xa0110020
    9984:	08000031 	.word	0x08000031
    9988:	50470501 	.word	0x50470501
    998c:	0c000002 	.word	0x0c000002
    9990:	0000320c 	.word	0x0000320c
    9994:	02504805 	.word	0x02504805
    9998:	23020000 	.word	0x23020000
    999c:	30de0c00 	.word	0x30de0c00
    99a0:	49050000 	.word	0x49050000
    99a4:	00000250 	.word	0x00000250
    99a8:	01802303 	.word	0x01802303
    99ac:	0033cd0c 	.word	0x0033cd0c
    99b0:	f54b0500 	.word	0xf54b0500
    99b4:	03000000 	.word	0x03000000
    99b8:	0c028023 	.word	0x0c028023
    99bc:	000031c5 	.word	0x000031c5
    99c0:	00f54e05 	.word	0x00f54e05
    99c4:	23030000 	.word	0x23030000
    99c8:	08000284 	.word	0x08000284
    99cc:	000000f3 	.word	0x000000f3
    99d0:	00000260 	.word	0x00000260
    99d4:	0000b509 	.word	0x0000b509
    99d8:	11001f00 	.word	0x11001f00
    99dc:	000030d6 	.word	0x000030d6
    99e0:	59050190 	.word	0x59050190
    99e4:	000002a7 	.word	0x000002a7
    99e8:	0033460c 	.word	0x0033460c
    99ec:	a75a0500 	.word	0xa75a0500
    99f0:	02000002 	.word	0x02000002
    99f4:	5e0c0023 	.word	0x5e0c0023
    99f8:	05000033 	.word	0x05000033
    99fc:	0000485b 	.word	0x0000485b
    9a00:	04230200 	.word	0x04230200
    9a04:	0032140c 	.word	0x0032140c
    9a08:	ad5d0500 	.word	0xad5d0500
    9a0c:	02000002 	.word	0x02000002
    9a10:	a00c0823 	.word	0xa00c0823
    9a14:	05000031 	.word	0x05000031
    9a18:	0002075e 	.word	0x0002075e
    9a1c:	88230300 	.word	0x88230300
    9a20:	04100001 	.word	0x04100001
    9a24:	00000260 	.word	0x00000260
    9a28:	0002bf08 	.word	0x0002bf08
    9a2c:	0002bd00 	.word	0x0002bd00
    9a30:	00b50900 	.word	0x00b50900
    9a34:	001f0000 	.word	0x001f0000
    9a38:	04100112 	.word	0x04100112
    9a3c:	000002bd 	.word	0x000002bd
    9a40:	00331a0e 	.word	0x00331a0e
    9a44:	69050800 	.word	0x69050800
    9a48:	000002ee 	.word	0x000002ee
    9a4c:	00318b0c 	.word	0x00318b0c
    9a50:	ee6a0500 	.word	0xee6a0500
    9a54:	02000002 	.word	0x02000002
    9a58:	1d0c0023 	.word	0x1d0c0023
    9a5c:	05000031 	.word	0x05000031
    9a60:	0000486b 	.word	0x0000486b
    9a64:	04230200 	.word	0x04230200
    9a68:	33041000 	.word	0x33041000
    9a6c:	0e000000 	.word	0x0e000000
    9a70:	00003339 	.word	0x00003339
    9a74:	32a9055c 	.word	0x32a9055c
    9a78:	0f000004 	.word	0x0f000004
    9a7c:	0500705f 	.word	0x0500705f
    9a80:	0002eeaa 	.word	0x0002eeaa
    9a84:	00230200 	.word	0x00230200
    9a88:	00725f0f 	.word	0x00725f0f
    9a8c:	0048ab05 	.word	0x0048ab05
    9a90:	23020000 	.word	0x23020000
    9a94:	775f0f04 	.word	0x775f0f04
    9a98:	48ac0500 	.word	0x48ac0500
    9a9c:	02000000 	.word	0x02000000
    9aa0:	be0c0823 	.word	0xbe0c0823
    9aa4:	05000031 	.word	0x05000031
    9aa8:	00003aad 	.word	0x00003aad
    9aac:	0c230200 	.word	0x0c230200
    9ab0:	0032640c 	.word	0x0032640c
    9ab4:	3aae0500 	.word	0x3aae0500
    9ab8:	02000000 	.word	0x02000000
    9abc:	5f0f0e23 	.word	0x5f0f0e23
    9ac0:	05006662 	.word	0x05006662
    9ac4:	0002c5af 	.word	0x0002c5af
    9ac8:	10230200 	.word	0x10230200
    9acc:	0031560c 	.word	0x0031560c
    9ad0:	48b00500 	.word	0x48b00500
    9ad4:	02000000 	.word	0x02000000
    9ad8:	ae0c1823 	.word	0xae0c1823
    9adc:	05000031 	.word	0x05000031
    9ae0:	0000f3b7 	.word	0x0000f3b7
    9ae4:	1c230200 	.word	0x1c230200
    9ae8:	0032380c 	.word	0x0032380c
    9aec:	c1b90500 	.word	0xc1b90500
    9af0:	02000005 	.word	0x02000005
    9af4:	b40c2023 	.word	0xb40c2023
    9af8:	05000032 	.word	0x05000032
    9afc:	0005f1bb 	.word	0x0005f1bb
    9b00:	24230200 	.word	0x24230200
    9b04:	0033a20c 	.word	0x0033a20c
    9b08:	16bd0500 	.word	0x16bd0500
    9b0c:	02000006 	.word	0x02000006
    9b10:	810c2823 	.word	0x810c2823
    9b14:	05000034 	.word	0x05000034
    9b18:	000631be 	.word	0x000631be
    9b1c:	2c230200 	.word	0x2c230200
    9b20:	62755f0f 	.word	0x62755f0f
    9b24:	c5c10500 	.word	0xc5c10500
    9b28:	02000002 	.word	0x02000002
    9b2c:	5f0f3023 	.word	0x5f0f3023
    9b30:	05007075 	.word	0x05007075
    9b34:	0002eec2 	.word	0x0002eec2
    9b38:	38230200 	.word	0x38230200
    9b3c:	72755f0f 	.word	0x72755f0f
    9b40:	48c30500 	.word	0x48c30500
    9b44:	02000000 	.word	0x02000000
    9b48:	850c3c23 	.word	0x850c3c23
    9b4c:	05000031 	.word	0x05000031
    9b50:	000637c6 	.word	0x000637c6
    9b54:	40230200 	.word	0x40230200
    9b58:	0034590c 	.word	0x0034590c
    9b5c:	47c70500 	.word	0x47c70500
    9b60:	02000006 	.word	0x02000006
    9b64:	5f0f4323 	.word	0x5f0f4323
    9b68:	0500626c 	.word	0x0500626c
    9b6c:	0002c5ca 	.word	0x0002c5ca
    9b70:	44230200 	.word	0x44230200
    9b74:	0031d40c 	.word	0x0031d40c
    9b78:	48cd0500 	.word	0x48cd0500
    9b7c:	02000000 	.word	0x02000000
    9b80:	e50c4c23 	.word	0xe50c4c23
    9b84:	05000031 	.word	0x05000031
    9b88:	000048ce 	.word	0x000048ce
    9b8c:	50230200 	.word	0x50230200
    9b90:	0034b00c 	.word	0x0034b00c
    9b94:	51d10500 	.word	0x51d10500
    9b98:	02000004 	.word	0x02000004
    9b9c:	a80c5423 	.word	0xa80c5423
    9ba0:	05000032 	.word	0x05000032
    9ba4:	0000e8d5 	.word	0x0000e8d5
    9ba8:	58230200 	.word	0x58230200
    9bac:	48011300 	.word	0x48011300
    9bb0:	51000000 	.word	0x51000000
    9bb4:	14000004 	.word	0x14000004
    9bb8:	00000451 	.word	0x00000451
    9bbc:	0000f314 	.word	0x0000f314
    9bc0:	05b41400 	.word	0x05b41400
    9bc4:	48140000 	.word	0x48140000
    9bc8:	00000000 	.word	0x00000000
    9bcc:	04570410 	.word	0x04570410
    9bd0:	85110000 	.word	0x85110000
    9bd4:	00000033 	.word	0x00000033
    9bd8:	b4250504 	.word	0xb4250504
    9bdc:	15000005 	.word	0x15000005
    9be0:	000033b0 	.word	0x000033b0
    9be4:	48024105 	.word	0x48024105
    9be8:	02000000 	.word	0x02000000
    9bec:	cd150023 	.word	0xcd150023
    9bf0:	05000031 	.word	0x05000031
    9bf4:	06a40246 	.word	0x06a40246
    9bf8:	23020000 	.word	0x23020000
    9bfc:	32541504 	.word	0x32541504
    9c00:	46050000 	.word	0x46050000
    9c04:	0006a402 	.word	0x0006a402
    9c08:	08230200 	.word	0x08230200
    9c0c:	00322815 	.word	0x00322815
    9c10:	02460500 	.word	0x02460500
    9c14:	000006a4 	.word	0x000006a4
    9c18:	150c2302 	.word	0x150c2302
    9c1c:	00003359 	.word	0x00003359
    9c20:	48024805 	.word	0x48024805
    9c24:	02000000 	.word	0x02000000
    9c28:	2b151023 	.word	0x2b151023
    9c2c:	05000031 	.word	0x05000031
    9c30:	08af0249 	.word	0x08af0249
    9c34:	23020000 	.word	0x23020000
    9c38:	34031514 	.word	0x34031514
    9c3c:	4b050000 	.word	0x4b050000
    9c40:	00004802 	.word	0x00004802
    9c44:	30230200 	.word	0x30230200
    9c48:	00336315 	.word	0x00336315
    9c4c:	024c0500 	.word	0x024c0500
    9c50:	000005e6 	.word	0x000005e6
    9c54:	15342302 	.word	0x15342302
    9c58:	000032d5 	.word	0x000032d5
    9c5c:	48024e05 	.word	0x48024e05
    9c60:	02000000 	.word	0x02000000
    9c64:	73153823 	.word	0x73153823
    9c68:	05000033 	.word	0x05000033
    9c6c:	08cb0250 	.word	0x08cb0250
    9c70:	23020000 	.word	0x23020000
    9c74:	3293153c 	.word	0x3293153c
    9c78:	53050000 	.word	0x53050000
    9c7c:	00016602 	.word	0x00016602
    9c80:	40230200 	.word	0x40230200
    9c84:	00323e15 	.word	0x00323e15
    9c88:	02540500 	.word	0x02540500
    9c8c:	00000048 	.word	0x00000048
    9c90:	15442302 	.word	0x15442302
    9c94:	0000349b 	.word	0x0000349b
    9c98:	66025505 	.word	0x66025505
    9c9c:	02000001 	.word	0x02000001
    9ca0:	ef154823 	.word	0xef154823
    9ca4:	05000032 	.word	0x05000032
    9ca8:	08d10256 	.word	0x08d10256
    9cac:	23020000 	.word	0x23020000
    9cb0:	325c154c 	.word	0x325c154c
    9cb4:	59050000 	.word	0x59050000
    9cb8:	00004802 	.word	0x00004802
    9cbc:	50230200 	.word	0x50230200
    9cc0:	0031dd15 	.word	0x0031dd15
    9cc4:	025a0500 	.word	0x025a0500
    9cc8:	000005b4 	.word	0x000005b4
    9ccc:	15542302 	.word	0x15542302
    9cd0:	0000330b 	.word	0x0000330b
    9cd4:	8d027c05 	.word	0x8d027c05
    9cd8:	02000008 	.word	0x02000008
    9cdc:	d6155823 	.word	0xd6155823
    9ce0:	05000030 	.word	0x05000030
    9ce4:	02a7027f 	.word	0x02a7027f
    9ce8:	23030000 	.word	0x23030000
    9cec:	711502c8 	.word	0x711502c8
    9cf0:	05000032 	.word	0x05000032
    9cf4:	02600280 	.word	0x02600280
    9cf8:	23030000 	.word	0x23030000
    9cfc:	4f1502cc 	.word	0x4f1502cc
    9d00:	05000034 	.word	0x05000034
    9d04:	08e30283 	.word	0x08e30283
    9d08:	23030000 	.word	0x23030000
    9d0c:	b61505dc 	.word	0xb61505dc
    9d10:	05000031 	.word	0x05000031
    9d14:	06630288 	.word	0x06630288
    9d18:	23030000 	.word	0x23030000
    9d1c:	9b1505e0 	.word	0x9b1505e0
    9d20:	05000031 	.word	0x05000031
    9d24:	08ef0289 	.word	0x08ef0289
    9d28:	23030000 	.word	0x23030000
    9d2c:	100005ec 	.word	0x100005ec
    9d30:	0005ba04 	.word	0x0005ba04
    9d34:	08010200 	.word	0x08010200
    9d38:	000000ce 	.word	0x000000ce
    9d3c:	04320410 	.word	0x04320410
    9d40:	01130000 	.word	0x01130000
    9d44:	00000048 	.word	0x00000048
    9d48:	000005e6 	.word	0x000005e6
    9d4c:	00045114 	.word	0x00045114
    9d50:	00f31400 	.word	0x00f31400
    9d54:	e6140000 	.word	0xe6140000
    9d58:	14000005 	.word	0x14000005
    9d5c:	00000048 	.word	0x00000048
    9d60:	ec041000 	.word	0xec041000
    9d64:	16000005 	.word	0x16000005
    9d68:	000005ba 	.word	0x000005ba
    9d6c:	05c70410 	.word	0x05c70410
    9d70:	01130000 	.word	0x01130000
    9d74:	0000006f 	.word	0x0000006f
    9d78:	00000616 	.word	0x00000616
    9d7c:	00045114 	.word	0x00045114
    9d80:	00f31400 	.word	0x00f31400
    9d84:	6f140000 	.word	0x6f140000
    9d88:	14000000 	.word	0x14000000
    9d8c:	00000048 	.word	0x00000048
    9d90:	f7041000 	.word	0xf7041000
    9d94:	13000005 	.word	0x13000005
    9d98:	00004801 	.word	0x00004801
    9d9c:	00063100 	.word	0x00063100
    9da0:	04511400 	.word	0x04511400
    9da4:	f3140000 	.word	0xf3140000
    9da8:	00000000 	.word	0x00000000
    9dac:	061c0410 	.word	0x061c0410
    9db0:	33080000 	.word	0x33080000
    9db4:	47000000 	.word	0x47000000
    9db8:	09000006 	.word	0x09000006
    9dbc:	000000b5 	.word	0x000000b5
    9dc0:	33080002 	.word	0x33080002
    9dc4:	57000000 	.word	0x57000000
    9dc8:	09000006 	.word	0x09000006
    9dcc:	000000b5 	.word	0x000000b5
    9dd0:	27050000 	.word	0x27050000
    9dd4:	05000033 	.word	0x05000033
    9dd8:	02f4010e 	.word	0x02f4010e
    9ddc:	36170000 	.word	0x36170000
    9de0:	0c000034 	.word	0x0c000034
    9de4:	9e011305 	.word	0x9e011305
    9de8:	15000006 	.word	0x15000006
    9dec:	00003346 	.word	0x00003346
    9df0:	9e011405 	.word	0x9e011405
    9df4:	02000006 	.word	0x02000006
    9df8:	6a150023 	.word	0x6a150023
    9dfc:	05000032 	.word	0x05000032
    9e00:	00480115 	.word	0x00480115
    9e04:	23020000 	.word	0x23020000
    9e08:	33211504 	.word	0x33211504
    9e0c:	16050000 	.word	0x16050000
    9e10:	0006a401 	.word	0x0006a401
    9e14:	08230200 	.word	0x08230200
    9e18:	63041000 	.word	0x63041000
    9e1c:	10000006 	.word	0x10000006
    9e20:	00065704 	.word	0x00065704
    9e24:	31231700 	.word	0x31231700
    9e28:	050e0000 	.word	0x050e0000
    9e2c:	06e5012e 	.word	0x06e5012e
    9e30:	8c150000 	.word	0x8c150000
    9e34:	05000033 	.word	0x05000033
    9e38:	06e5012f 	.word	0x06e5012f
    9e3c:	23020000 	.word	0x23020000
    9e40:	32ae1500 	.word	0x32ae1500
    9e44:	30050000 	.word	0x30050000
    9e48:	0006e501 	.word	0x0006e501
    9e4c:	06230200 	.word	0x06230200
    9e50:	0033d615 	.word	0x0033d615
    9e54:	01310500 	.word	0x01310500
    9e58:	00000041 	.word	0x00000041
    9e5c:	000c2302 	.word	0x000c2302
    9e60:	00004108 	.word	0x00004108
    9e64:	0006f500 	.word	0x0006f500
    9e68:	00b50900 	.word	0x00b50900
    9e6c:	00020000 	.word	0x00020000
    9e70:	5f05d018 	.word	0x5f05d018
    9e74:	00081502 	.word	0x00081502
    9e78:	341a1500 	.word	0x341a1500
    9e7c:	60050000 	.word	0x60050000
    9e80:	00002502 	.word	0x00002502
    9e84:	00230200 	.word	0x00230200
    9e88:	0033c015 	.word	0x0033c015
    9e8c:	02610500 	.word	0x02610500
    9e90:	000005b4 	.word	0x000005b4
    9e94:	15042302 	.word	0x15042302
    9e98:	00003286 	.word	0x00003286
    9e9c:	15026205 	.word	0x15026205
    9ea0:	02000008 	.word	0x02000008
    9ea4:	72150823 	.word	0x72150823
    9ea8:	05000034 	.word	0x05000034
    9eac:	017c0263 	.word	0x017c0263
    9eb0:	23020000 	.word	0x23020000
    9eb4:	32e01524 	.word	0x32e01524
    9eb8:	64050000 	.word	0x64050000
    9ebc:	00004802 	.word	0x00004802
    9ec0:	48230200 	.word	0x48230200
    9ec4:	00334115 	.word	0x00334115
    9ec8:	02650500 	.word	0x02650500
    9ecc:	00000056 	.word	0x00000056
    9ed0:	15502302 	.word	0x15502302
    9ed4:	00003488 	.word	0x00003488
    9ed8:	aa026605 	.word	0xaa026605
    9edc:	02000006 	.word	0x02000006
    9ee0:	4c155823 	.word	0x4c155823
    9ee4:	05000033 	.word	0x05000033
    9ee8:	00dd0267 	.word	0x00dd0267
    9eec:	23020000 	.word	0x23020000
    9ef0:	348d1568 	.word	0x348d1568
    9ef4:	68050000 	.word	0x68050000
    9ef8:	0000dd02 	.word	0x0000dd02
    9efc:	70230200 	.word	0x70230200
    9f00:	00316e15 	.word	0x00316e15
    9f04:	02690500 	.word	0x02690500
    9f08:	000000dd 	.word	0x000000dd
    9f0c:	15782302 	.word	0x15782302
    9f10:	00003445 	.word	0x00003445
    9f14:	25026a05 	.word	0x25026a05
    9f18:	03000008 	.word	0x03000008
    9f1c:	15018023 	.word	0x15018023
    9f20:	0000327a 	.word	0x0000327a
    9f24:	35026b05 	.word	0x35026b05
    9f28:	03000008 	.word	0x03000008
    9f2c:	15018823 	.word	0x15018823
    9f30:	000033e3 	.word	0x000033e3
    9f34:	48026c05 	.word	0x48026c05
    9f38:	03000000 	.word	0x03000000
    9f3c:	1501a023 	.word	0x1501a023
    9f40:	000031fe 	.word	0x000031fe
    9f44:	dd026d05 	.word	0xdd026d05
    9f48:	03000000 	.word	0x03000000
    9f4c:	1501a423 	.word	0x1501a423
    9f50:	0000315f 	.word	0x0000315f
    9f54:	dd026e05 	.word	0xdd026e05
    9f58:	03000000 	.word	0x03000000
    9f5c:	1501ac23 	.word	0x1501ac23
    9f60:	000031ed 	.word	0x000031ed
    9f64:	dd026f05 	.word	0xdd026f05
    9f68:	03000000 	.word	0x03000000
    9f6c:	1501b423 	.word	0x1501b423
    9f70:	00003136 	.word	0x00003136
    9f74:	dd027005 	.word	0xdd027005
    9f78:	03000000 	.word	0x03000000
    9f7c:	1501bc23 	.word	0x1501bc23
    9f80:	00003145 	.word	0x00003145
    9f84:	dd027105 	.word	0xdd027105
    9f88:	03000000 	.word	0x03000000
    9f8c:	0001c423 	.word	0x0001c423
    9f90:	0005ba08 	.word	0x0005ba08
    9f94:	00082500 	.word	0x00082500
    9f98:	00b50900 	.word	0x00b50900
    9f9c:	00190000 	.word	0x00190000
    9fa0:	0005ba08 	.word	0x0005ba08
    9fa4:	00083500 	.word	0x00083500
    9fa8:	00b50900 	.word	0x00b50900
    9fac:	00070000 	.word	0x00070000
    9fb0:	0005ba08 	.word	0x0005ba08
    9fb4:	00084500 	.word	0x00084500
    9fb8:	00b50900 	.word	0x00b50900
    9fbc:	00170000 	.word	0x00170000
    9fc0:	7705f018 	.word	0x7705f018
    9fc4:	00086d02 	.word	0x00086d02
    9fc8:	32c51500 	.word	0x32c51500
    9fcc:	79050000 	.word	0x79050000
    9fd0:	00086d02 	.word	0x00086d02
    9fd4:	00230200 	.word	0x00230200
    9fd8:	00343c15 	.word	0x00343c15
    9fdc:	027a0500 	.word	0x027a0500
    9fe0:	0000087d 	.word	0x0000087d
    9fe4:	00782302 	.word	0x00782302
    9fe8:	0002ee08 	.word	0x0002ee08
    9fec:	00087d00 	.word	0x00087d00
    9ff0:	00b50900 	.word	0x00b50900
    9ff4:	001d0000 	.word	0x001d0000
    9ff8:	00002508 	.word	0x00002508
    9ffc:	00088d00 	.word	0x00088d00
    a000:	00b50900 	.word	0x00b50900
    a004:	001d0000 	.word	0x001d0000
    a008:	5d05f019 	.word	0x5d05f019
    a00c:	0008af02 	.word	0x0008af02
    a010:	33851a00 	.word	0x33851a00
    a014:	72050000 	.word	0x72050000
    a018:	0006f502 	.word	0x0006f502
    a01c:	345f1a00 	.word	0x345f1a00
    a020:	7b050000 	.word	0x7b050000
    a024:	00084502 	.word	0x00084502
    a028:	ba080000 	.word	0xba080000
    a02c:	bf000005 	.word	0xbf000005
    a030:	09000008 	.word	0x09000008
    a034:	000000b5 	.word	0x000000b5
    a038:	011b0018 	.word	0x011b0018
    a03c:	000008cb 	.word	0x000008cb
    a040:	00045114 	.word	0x00045114
    a044:	04100000 	.word	0x04100000
    a048:	000008bf 	.word	0x000008bf
    a04c:	01660410 	.word	0x01660410
    a050:	011b0000 	.word	0x011b0000
    a054:	000008e3 	.word	0x000008e3
    a058:	00004814 	.word	0x00004814
    a05c:	04100000 	.word	0x04100000
    a060:	000008e9 	.word	0x000008e9
    a064:	08d70410 	.word	0x08d70410
    a068:	57080000 	.word	0x57080000
    a06c:	ff000006 	.word	0xff000006
    a070:	09000008 	.word	0x09000008
    a074:	000000b5 	.word	0x000000b5
    a078:	011c0002 	.word	0x011c0002
    a07c:	000036fa 	.word	0x000036fa
    a080:	00011201 	.word	0x00011201
    a084:	00000000 	.word	0x00000000
    a088:	35000000 	.word	0x35000000
    a08c:	92000030 	.word	0x92000030
    a090:	1d000009 	.word	0x1d000009
    a094:	00003415 	.word	0x00003415
    a098:	00481001 	.word	0x00481001
    a09c:	30600000 	.word	0x30600000
    a0a0:	641e0000 	.word	0x641e0000
    a0a4:	f3100100 	.word	0xf3100100
    a0a8:	af000000 	.word	0xaf000000
    a0ac:	1f000030 	.word	0x1f000030
    a0b0:	13010070 	.word	0x13010070
    a0b4:	000002a7 	.word	0x000002a7
    a0b8:	47205601 	.word	0x47205601
    a0bc:	01000037 	.word	0x01000037
    a0c0:	00099214 	.word	0x00099214
    a0c4:	31a92000 	.word	0x31a92000
    a0c8:	15010000 	.word	0x15010000
    a0cc:	00000998 	.word	0x00000998
    a0d0:	01006e1f 	.word	0x01006e1f
    a0d4:	00004816 	.word	0x00004816
    a0d8:	21550100 	.word	0x21550100
    a0dc:	17010069 	.word	0x17010069
    a0e0:	00000048 	.word	0x00000048
    a0e4:	006e6622 	.word	0x006e6622
    a0e8:	02bf1801 	.word	0x02bf1801
    a0ec:	30cd0000 	.word	0x30cd0000
    a0f0:	4d230000 	.word	0x4d230000
    a0f4:	01000037 	.word	0x01000037
    a0f8:	02082449 	.word	0x02082449
    a0fc:	691f0000 	.word	0x691f0000
    a100:	0100646e 	.word	0x0100646e
    a104:	00004827 	.word	0x00004827
    a108:	00580100 	.word	0x00580100
    a10c:	a7041000 	.word	0xa7041000
    a110:	10000002 	.word	0x10000002
    a114:	00020704 	.word	0x00020704
    a118:	33f02500 	.word	0x33f02500
    a11c:	28050000 	.word	0x28050000
    a120:	0009ac03 	.word	0x0009ac03
    a124:	16010100 	.word	0x16010100
    a128:	00000451 	.word	0x00000451
    a12c:	00004900 	.word	0x00004900
    a130:	6f000200 	.word	0x6f000200
    a134:	04000022 	.word	0x04000022
    a138:	00219b01 	.word	0x00219b01
    a13c:	00022800 	.word	0x00022800
    a140:	74726300 	.word	0x74726300
    a144:	73612e6e 	.word	0x73612e6e
    a148:	3a63006d 	.word	0x3a63006d
    a14c:	6e69775c 	.word	0x6e69775c
    a150:	736d7261 	.word	0x736d7261
    a154:	6975625c 	.word	0x6975625c
    a158:	675c646c 	.word	0x675c646c
    a15c:	622d6363 	.word	0x622d6363
    a160:	646c6975 	.word	0x646c6975
    a164:	6363675c 	.word	0x6363675c
    a168:	554e4700 	.word	0x554e4700
    a16c:	20534120 	.word	0x20534120
    a170:	38312e32 	.word	0x38312e32
    a174:	0030352e 	.word	0x0030352e
    a178:	Address 0x0000a178 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	10001101 	andne	r1, r0, r1, lsl #2
       4:	03065506 	movweq	r5, #25862	; 0x6506
       8:	25081b08 	strcs	r1, [r8, #-2824]
       c:	00051308 	andeq	r1, r5, r8, lsl #6
      10:	11010000 	tstne	r1, r0
      14:	11061000 	tstne	r6, r0
      18:	03011201 	movweq	r1, #4609	; 0x1201
      1c:	25081b08 	strcs	r1, [r8, #-2824]
      20:	00051308 	andeq	r1, r5, r8, lsl #6
      24:	11010000 	tstne	r1, r0
      28:	130e2501 	movwne	r2, #58625	; 0xe501
      2c:	1b0e030b 	blne	380c60 <__Stack_Size+0x380860>
      30:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
      34:	00061001 	andeq	r1, r6, r1
      38:	00240200 	eoreq	r0, r4, r0, lsl #4
      3c:	0b3e0b0b 	bleq	f82c70 <__Stack_Size+0xf82870>
      40:	00000e03 	andeq	r0, r0, r3, lsl #28
      44:	03001603 	movweq	r1, #1539	; 0x603
      48:	3b0b3a08 	blcc	2ce870 <__Stack_Size+0x2ce470>
      4c:	0013490b 	andseq	r4, r3, fp, lsl #18
      50:	00350400 	eorseq	r0, r5, r0, lsl #8
      54:	00001349 	andeq	r1, r0, r9, asr #6
      58:	0b010405 	bleq	41074 <__Stack_Size+0x40c74>
      5c:	3b0b3a0b 	blcc	2ce890 <__Stack_Size+0x2ce490>
      60:	0013010b 	andseq	r0, r3, fp, lsl #2
      64:	00280600 	eoreq	r0, r8, r0, lsl #12
      68:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
      6c:	28070000 	stmdacs	r7, {}
      70:	1c080300 	stcne	3, cr0, [r8], {0}
      74:	0800000d 	stmdaeq	r0, {r0, r2, r3}
      78:	0b0b0024 	bleq	2c0110 <__Stack_Size+0x2bfd10>
      7c:	00000b3e 	andeq	r0, r0, lr, lsr fp
      80:	0b011309 	bleq	44cac <__Stack_Size+0x448ac>
      84:	3b0b3a0b 	blcc	2ce8b8 <__Stack_Size+0x2ce4b8>
      88:	00130105 	andseq	r0, r3, r5, lsl #2
      8c:	000d0a00 	andeq	r0, sp, r0, lsl #20
      90:	0b3a0803 	bleq	e820a4 <__Stack_Size+0xe81ca4>
      94:	1349053b 	movtne	r0, #38203	; 0x953b
      98:	00000a38 	andeq	r0, r0, r8, lsr sl
      9c:	03000d0b 	movweq	r0, #3339	; 0xd0b
      a0:	3b0b3a0e 	blcc	2ce8e0 <__Stack_Size+0x2ce4e0>
      a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
      a8:	0c00000a 	stceq	0, cr0, [r0], {10}
      ac:	0c3f002e 	ldceq	0, cr0, [pc], #-184
      b0:	0b3a0e03 	bleq	e838c4 <__Stack_Size+0xe834c4>
      b4:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
      b8:	01120111 	tsteq	r2, r1, lsl r1
      bc:	00000a40 	andeq	r0, r0, r0, asr #20
      c0:	3f002e0d 	svccc	0x00002e0d
      c4:	3a0e030c 	bcc	380cfc <__Stack_Size+0x3808fc>
      c8:	11053b0b 	tstne	r5, fp, lsl #22
      cc:	40011201 	andmi	r1, r1, r1, lsl #4
      d0:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
      d4:	0c3f002e 	ldceq	0, cr0, [pc], #-184
      d8:	0b3a0e03 	bleq	e838ec <__Stack_Size+0xe834ec>
      dc:	0111053b 	tsteq	r1, fp, lsr r5
      e0:	06400112 	undefined
      e4:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
      e8:	030c3f01 	movweq	r3, #52993	; 0xcf01
      ec:	3b0b3a0e 	blcc	2ce92c <__Stack_Size+0x2ce52c>
      f0:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
      f4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
      f8:	01064001 	tsteq	r6, r1
      fc:	10000013 	andne	r0, r0, r3, lsl r0
     100:	08030034 	stmdaeq	r3, {r2, r4, r5}
     104:	0b3b0b3a 	bleq	ec2df4 <__Stack_Size+0xec29f4>
     108:	00001349 	andeq	r1, r0, r9, asr #6
     10c:	03003411 	movweq	r3, #1041	; 0x411
     110:	3b0b3a0e 	blcc	2ce950 <__Stack_Size+0x2ce550>
     114:	0013490b 	andseq	r4, r3, fp, lsl #18
     118:	00341200 	eorseq	r1, r4, r0, lsl #4
     11c:	0b3a0803 	bleq	e82130 <__Stack_Size+0xe81d30>
     120:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     124:	00000602 	andeq	r0, r0, r2, lsl #12
     128:	0b002413 	bleq	917c <__Stack_Size+0x8d7c>
     12c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     130:	14000008 	strne	r0, [r0], #-8
     134:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     138:	0b3b0b3a 	bleq	ec2e28 <__Stack_Size+0xec2a28>
     13c:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     140:	00000c3c 	andeq	r0, r0, ip, lsr ip
     144:	49010115 	stmdbmi	r1, {r0, r2, r4, r8}
     148:	00130113 	andseq	r0, r3, r3, lsl r1
     14c:	00211600 	eoreq	r1, r1, r0, lsl #12
     150:	0b2f1349 	bleq	bc4e7c <__Stack_Size+0xbc4a7c>
     154:	34170000 	ldrcc	r0, [r7]
     158:	3a0e0300 	bcc	380d60 <__Stack_Size+0x380960>
     15c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     160:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     164:	0000000a 	andeq	r0, r0, sl
     168:	25011101 	strcs	r1, [r1, #-257]
     16c:	030b130e 	movweq	r1, #45838	; 0xb30e
     170:	110e1b0e 	tstne	lr, lr, lsl #22
     174:	10011201 	andne	r1, r1, r1, lsl #4
     178:	02000006 	andeq	r0, r0, #6	; 0x6
     17c:	0b0b0024 	bleq	2c0214 <__Stack_Size+0x2bfe14>
     180:	0e030b3e 	vmoveq.16	d3[0], r0
     184:	24030000 	strcs	r0, [r3]
     188:	3e0b0b00 	fmacdcc	d0, d11, d0
     18c:	0400000b 	streq	r0, [r0], #-11
     190:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     194:	0b3a0e03 	bleq	e839a8 <__Stack_Size+0xe835a8>
     198:	0c270b3b 	stceq	11, cr0, [r7], #-236
     19c:	01120111 	tsteq	r2, r1, lsl r1
     1a0:	00000a40 	andeq	r0, r0, r0, asr #20
     1a4:	3f002e05 	svccc	0x00002e05
     1a8:	3a0e030c 	bcc	380de0 <__Stack_Size+0x3809e0>
     1ac:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     1b0:	1201110c 	andne	r1, r1, #3	; 0x3
     1b4:	000a4001 	andeq	r4, sl, r1
     1b8:	002e0600 	eoreq	r0, lr, r0, lsl #12
     1bc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     1c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     1c4:	01110c27 	tsteq	r1, r7, lsr #24
     1c8:	06400112 	undefined
     1cc:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
     1d0:	030c3f00 	movweq	r3, #52992	; 0xcf00
     1d4:	3b0b3a0e 	blcc	2cea14 <__Stack_Size+0x2ce614>
     1d8:	110c270b 	tstne	ip, fp, lsl #14
     1dc:	40011201 	andmi	r1, r1, r1, lsl #4
     1e0:	00000006 	andeq	r0, r0, r6
     1e4:	25011101 	strcs	r1, [r1, #-257]
     1e8:	030b130e 	movweq	r1, #45838	; 0xb30e
     1ec:	110e1b0e 	tstne	lr, lr, lsl #22
     1f0:	10011201 	andne	r1, r1, r1, lsl #4
     1f4:	02000006 	andeq	r0, r0, #6	; 0x6
     1f8:	0b0b0024 	bleq	2c0290 <__Stack_Size+0x2bfe90>
     1fc:	0e030b3e 	vmoveq.16	d3[0], r0
     200:	16030000 	strne	r0, [r3], -r0
     204:	3a080300 	bcc	200e0c <__Stack_Size+0x200a0c>
     208:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     20c:	04000013 	streq	r0, [r0], #-19
     210:	13490035 	movtne	r0, #36917	; 0x9035
     214:	04050000 	streq	r0, [r5]
     218:	3a0b0b01 	bcc	2c2e24 <__Stack_Size+0x2c2a24>
     21c:	010b3b0b 	tsteq	fp, fp, lsl #22
     220:	06000013 	undefined
     224:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     228:	00000d1c 	andeq	r0, r0, ip, lsl sp
     22c:	03002807 	movweq	r2, #2055	; 0x807
     230:	000d1c08 	andeq	r1, sp, r8, lsl #24
     234:	00160800 	andseq	r0, r6, r0, lsl #16
     238:	0b3a0e03 	bleq	e83a4c <__Stack_Size+0xe8364c>
     23c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     240:	24090000 	strcs	r0, [r9]
     244:	3e0b0b00 	fmacdcc	d0, d11, d0
     248:	0a00000b 	beq	27c <_Minimum_Stack_Size+0x17c>
     24c:	0b0b0113 	bleq	2c06a0 <__Stack_Size+0x2c02a0>
     250:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     254:	00001301 	andeq	r1, r0, r1, lsl #6
     258:	03000d0b 	movweq	r0, #3339	; 0xd0b
     25c:	3b0b3a08 	blcc	2cea84 <__Stack_Size+0x2ce684>
     260:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     264:	0c00000a 	stceq	0, cr0, [r0], {10}
     268:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     26c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     270:	0a381349 	beq	e04f9c <__Stack_Size+0xe04b9c>
     274:	130d0000 	movwne	r0, #53248	; 0xd000
     278:	3a0b0b01 	bcc	2c2e84 <__Stack_Size+0x2c2a84>
     27c:	010b3b0b 	tsteq	fp, fp, lsl #22
     280:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     284:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     288:	0b3b0b3a 	bleq	ec2f78 <__Stack_Size+0xec2b78>
     28c:	0a381349 	beq	e04fb8 <__Stack_Size+0xe04bb8>
     290:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     294:	030c3f00 	movweq	r3, #52992	; 0xcf00
     298:	3b0b3a0e 	blcc	2cead8 <__Stack_Size+0x2ce6d8>
     29c:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
     2a0:	000a4001 	andeq	r4, sl, r1
     2a4:	002e1000 	eoreq	r1, lr, r0
     2a8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     2ac:	0b3b0b3a 	bleq	ec2f9c <__Stack_Size+0xec2b9c>
     2b0:	01110c27 	tsteq	r1, r7, lsr #24
     2b4:	06400112 	undefined
     2b8:	2e110000 	wxorcs	wr0, wr1, wr0
     2bc:	030c3f01 	movweq	r3, #52993	; 0xcf01
     2c0:	3b0b3a0e 	blcc	2ceb00 <__Stack_Size+0x2ce700>
     2c4:	110c270b 	tstne	ip, fp, lsl #14
     2c8:	40011201 	andmi	r1, r1, r1, lsl #4
     2cc:	00130106 	andseq	r0, r3, r6, lsl #2
     2d0:	00341200 	eorseq	r1, r4, r0, lsl #4
     2d4:	0b3a0e03 	bleq	e83ae8 <__Stack_Size+0xe836e8>
     2d8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     2dc:	00000a02 	andeq	r0, r0, r2, lsl #20
     2e0:	3f012e13 	svccc	0x00012e13
     2e4:	3a0e030c 	bcc	380f1c <__Stack_Size+0x380b1c>
     2e8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     2ec:	1201110c 	andne	r1, r1, #3	; 0x3
     2f0:	00064001 	andeq	r4, r6, r1
     2f4:	00341400 	eorseq	r1, r4, r0, lsl #8
     2f8:	0b3a0e03 	bleq	e83b0c <__Stack_Size+0xe8370c>
     2fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     300:	01000000 	tsteq	r0, r0
     304:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     308:	0e030b13 	vmoveq.32	d3[0], r0
     30c:	01110e1b 	tsteq	r1, fp, lsl lr
     310:	06100112 	undefined
     314:	24020000 	strcs	r0, [r2]
     318:	3e0b0b00 	fmacdcc	d0, d11, d0
     31c:	000e030b 	andeq	r0, lr, fp, lsl #6
     320:	00160300 	andseq	r0, r6, r0, lsl #6
     324:	0b3a0803 	bleq	e82338 <__Stack_Size+0xe81f38>
     328:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     32c:	35040000 	strcc	r0, [r4]
     330:	00134900 	andseq	r4, r3, r0, lsl #18
     334:	01040500 	tsteq	r4, r0, lsl #10
     338:	0b3a0b0b 	bleq	e82f6c <__Stack_Size+0xe82b6c>
     33c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     340:	28060000 	stmdacs	r6, {}
     344:	1c0e0300 	stcne	3, cr0, [lr], {0}
     348:	0700000d 	streq	r0, [r0, -sp]
     34c:	08030028 	stmdaeq	r3, {r3, r5}
     350:	00000d1c 	andeq	r0, r0, ip, lsl sp
     354:	0b002408 	bleq	937c <__Stack_Size+0x8f7c>
     358:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     35c:	01130900 	tsteq	r3, r0, lsl #18
     360:	0b3a0b0b 	bleq	e82f94 <__Stack_Size+0xe82b94>
     364:	1301053b 	movwne	r0, #5435	; 0x153b
     368:	0d0a0000 	stceq	0, cr0, [sl]
     36c:	3a080300 	bcc	200f74 <__Stack_Size+0x200b74>
     370:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     374:	000a3813 	andeq	r3, sl, r3, lsl r8
     378:	000d0b00 	andeq	r0, sp, r0, lsl #22
     37c:	0b3a0e03 	bleq	e83b90 <__Stack_Size+0xe83790>
     380:	1349053b 	movtne	r0, #38203	; 0x953b
     384:	00000a38 	andeq	r0, r0, r8, lsr sl
     388:	0b01130c 	bleq	44fc0 <__Stack_Size+0x44bc0>
     38c:	3b0b3a0b 	blcc	2cebc0 <__Stack_Size+0x2ce7c0>
     390:	0013010b 	andseq	r0, r3, fp, lsl #2
     394:	000d0d00 	andeq	r0, sp, r0, lsl #26
     398:	0b3a0e03 	bleq	e83bac <__Stack_Size+0xe837ac>
     39c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3a0:	00000a38 	andeq	r0, r0, r8, lsr sl
     3a4:	0300160e 	movweq	r1, #1550	; 0x60e
     3a8:	3b0b3a0e 	blcc	2cebe8 <__Stack_Size+0x2ce7e8>
     3ac:	0013490b 	andseq	r4, r3, fp, lsl #18
     3b0:	002e0f00 	eoreq	r0, lr, r0, lsl #30
     3b4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     3b8:	0b3b0b3a 	bleq	ec30a8 <__Stack_Size+0xec2ca8>
     3bc:	01120111 	tsteq	r2, r1, lsl r1
     3c0:	00000640 	andeq	r0, r0, r0, asr #12
     3c4:	3f012e10 	svccc	0x00012e10
     3c8:	3a0e030c 	bcc	381000 <__Stack_Size+0x380c00>
     3cc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     3d0:	1201110c 	andne	r1, r1, #3	; 0x3
     3d4:	01064001 	tsteq	r6, r1
     3d8:	11000013 	tstne	r0, r3, lsl r0
     3dc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     3e0:	0b3b0b3a 	bleq	ec30d0 <__Stack_Size+0xec2cd0>
     3e4:	06021349 	streq	r1, [r2], -r9, asr #6
     3e8:	05120000 	ldreq	r0, [r2]
     3ec:	3a080300 	bcc	200ff4 <__Stack_Size+0x200bf4>
     3f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3f4:	00060213 	andeq	r0, r6, r3, lsl r2
     3f8:	00341300 	eorseq	r1, r4, r0, lsl #6
     3fc:	0b3a0803 	bleq	e82410 <__Stack_Size+0xe82010>
     400:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     404:	00000a02 	andeq	r0, r0, r2, lsl #20
     408:	0b000f14 	bleq	4060 <__Stack_Size+0x3c60>
     40c:	0013490b 	andseq	r4, r3, fp, lsl #18
     410:	00241500 	eoreq	r1, r4, r0, lsl #10
     414:	0b3e0b0b 	bleq	f83048 <__Stack_Size+0xf82c48>
     418:	00000803 	andeq	r0, r0, r3, lsl #16
     41c:	03003416 	movweq	r3, #1046	; 0x416
     420:	3b0b3a0e 	blcc	2cec60 <__Stack_Size+0x2ce860>
     424:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     428:	1700000a 	strne	r0, [r0, -sl]
     42c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     430:	0b3b0b3a 	bleq	ec3120 <__Stack_Size+0xec2d20>
     434:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     438:	00000a02 	andeq	r0, r0, r2, lsl #20
     43c:	49010118 	stmdbmi	r1, {r3, r4, r8}
     440:	00130113 	andseq	r0, r3, r3, lsl r1
     444:	00211900 	eoreq	r1, r1, r0, lsl #18
     448:	0b2f1349 	bleq	bc5174 <__Stack_Size+0xbc4d74>
     44c:	01000000 	tsteq	r0, r0
     450:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     454:	0e030b13 	vmoveq.32	d3[0], r0
     458:	01110e1b 	tsteq	r1, fp, lsl lr
     45c:	06100112 	undefined
     460:	24020000 	strcs	r0, [r2]
     464:	3e0b0b00 	fmacdcc	d0, d11, d0
     468:	000e030b 	andeq	r0, lr, fp, lsl #6
     46c:	00160300 	andseq	r0, r6, r0, lsl #6
     470:	0b3a0803 	bleq	e82484 <__Stack_Size+0xe82084>
     474:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     478:	35040000 	strcc	r0, [r4]
     47c:	00134900 	andseq	r4, r3, r0, lsl #18
     480:	01040500 	tsteq	r4, r0, lsl #10
     484:	0b3a0b0b 	bleq	e830b8 <__Stack_Size+0xe82cb8>
     488:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     48c:	28060000 	stmdacs	r6, {}
     490:	1c0e0300 	stcne	3, cr0, [lr], {0}
     494:	0700000d 	streq	r0, [r0, -sp]
     498:	08030028 	stmdaeq	r3, {r3, r5}
     49c:	00000d1c 	andeq	r0, r0, ip, lsl sp
     4a0:	0b002408 	bleq	94c8 <__Stack_Size+0x90c8>
     4a4:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     4a8:	01130900 	tsteq	r3, r0, lsl #18
     4ac:	0b3a0b0b 	bleq	e830e0 <__Stack_Size+0xe82ce0>
     4b0:	1301053b 	movwne	r0, #5435	; 0x153b
     4b4:	0d0a0000 	stceq	0, cr0, [sl]
     4b8:	3a080300 	bcc	2010c0 <__Stack_Size+0x200cc0>
     4bc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     4c0:	000a3813 	andeq	r3, sl, r3, lsl r8
     4c4:	000d0b00 	andeq	r0, sp, r0, lsl #22
     4c8:	0b3a0e03 	bleq	e83cdc <__Stack_Size+0xe838dc>
     4cc:	1349053b 	movtne	r0, #38203	; 0x953b
     4d0:	00000a38 	andeq	r0, r0, r8, lsr sl
     4d4:	0b01130c 	bleq	4510c <__Stack_Size+0x44d0c>
     4d8:	3b0b3a0b 	blcc	2ced0c <__Stack_Size+0x2ce90c>
     4dc:	0013010b 	andseq	r0, r3, fp, lsl #2
     4e0:	000d0d00 	andeq	r0, sp, r0, lsl #26
     4e4:	0b3a0e03 	bleq	e83cf8 <__Stack_Size+0xe838f8>
     4e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     4ec:	00000a38 	andeq	r0, r0, r8, lsr sl
     4f0:	0300160e 	movweq	r1, #1550	; 0x60e
     4f4:	3b0b3a0e 	blcc	2ced34 <__Stack_Size+0x2ce934>
     4f8:	0013490b 	andseq	r4, r3, fp, lsl #18
     4fc:	012e0f00 	teqeq	lr, r0, lsl #30
     500:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     504:	0b3b0b3a 	bleq	ec31f4 <__Stack_Size+0xec2df4>
     508:	01110c27 	tsteq	r1, r7, lsr #24
     50c:	06400112 	undefined
     510:	00001301 	andeq	r1, r0, r1, lsl #6
     514:	03000510 	movweq	r0, #1296	; 0x510
     518:	3b0b3a0e 	blcc	2ced58 <__Stack_Size+0x2ce958>
     51c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     520:	11000006 	tstne	r0, r6
     524:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     528:	0b3b0b3a 	bleq	ec3218 <__Stack_Size+0xec2e18>
     52c:	0a021349 	beq	85258 <__Stack_Size+0x84e58>
     530:	2e120000 	wxorcs	wr0, wr2, wr0
     534:	030c3f00 	movweq	r3, #52992	; 0xcf00
     538:	3b0b3a0e 	blcc	2ced78 <__Stack_Size+0x2ce978>
     53c:	110c270b 	tstne	ip, fp, lsl #14
     540:	40011201 	andmi	r1, r1, r1, lsl #4
     544:	13000006 	movwne	r0, #6	; 0x6
     548:	08030005 	stmdaeq	r3, {r0, r2}
     54c:	0b3b0b3a 	bleq	ec323c <__Stack_Size+0xec2e3c>
     550:	06021349 	streq	r1, [r2], -r9, asr #6
     554:	34140000 	ldrcc	r0, [r4]
     558:	3a080300 	bcc	201160 <__Stack_Size+0x200d60>
     55c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     560:	00060213 	andeq	r0, r6, r3, lsl r2
     564:	00341500 	eorseq	r1, r4, r0, lsl #10
     568:	0b3a0e03 	bleq	e83d7c <__Stack_Size+0xe8397c>
     56c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     570:	00000602 	andeq	r0, r0, r2, lsl #12
     574:	49010116 	stmdbmi	r1, {r1, r2, r4, r8}
     578:	00130113 	andseq	r0, r3, r3, lsl r1
     57c:	00211700 	eoreq	r1, r1, r0, lsl #14
     580:	0b2f1349 	bleq	bc52ac <__Stack_Size+0xbc4eac>
     584:	34180000 	ldrcc	r0, [r8]
     588:	3a0e0300 	bcc	381190 <__Stack_Size+0x380d90>
     58c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     590:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     594:	0000000a 	andeq	r0, r0, sl
     598:	25011101 	strcs	r1, [r1, #-257]
     59c:	030b130e 	movweq	r1, #45838	; 0xb30e
     5a0:	110e1b0e 	tstne	lr, lr, lsl #22
     5a4:	10011201 	andne	r1, r1, r1, lsl #4
     5a8:	02000006 	andeq	r0, r0, #6	; 0x6
     5ac:	0b0b0024 	bleq	2c0644 <__Stack_Size+0x2c0244>
     5b0:	0e030b3e 	vmoveq.16	d3[0], r0
     5b4:	16030000 	strne	r0, [r3], -r0
     5b8:	3a080300 	bcc	2011c0 <__Stack_Size+0x200dc0>
     5bc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     5c0:	04000013 	streq	r0, [r0], #-19
     5c4:	0b0b0024 	bleq	2c065c <__Stack_Size+0x2c025c>
     5c8:	00000b3e 	andeq	r0, r0, lr, lsr fp
     5cc:	3f002e05 	svccc	0x00002e05
     5d0:	3a0e030c 	bcc	381208 <__Stack_Size+0x380e08>
     5d4:	110b3b0b 	tstne	fp, fp, lsl #22
     5d8:	40011201 	andmi	r1, r1, r1, lsl #4
     5dc:	0600000a 	streq	r0, [r0], -sl
     5e0:	0c3f012e 	ldfeqs	f0, [pc], #-184
     5e4:	0b3a0e03 	bleq	e83df8 <__Stack_Size+0xe839f8>
     5e8:	0c270b3b 	stceq	11, cr0, [r7], #-236
     5ec:	01120111 	tsteq	r2, r1, lsl r1
     5f0:	13010640 	movwne	r0, #5696	; 0x1640
     5f4:	05070000 	streq	r0, [r7]
     5f8:	3a0e0300 	bcc	381200 <__Stack_Size+0x380e00>
     5fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     600:	00060213 	andeq	r0, r6, r3, lsl r2
     604:	00340800 	eorseq	r0, r4, r0, lsl #16
     608:	0b3a0e03 	bleq	e83e1c <__Stack_Size+0xe83a1c>
     60c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     610:	34090000 	strcc	r0, [r9]
     614:	3a0e0300 	bcc	38121c <__Stack_Size+0x380e1c>
     618:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     61c:	00060213 	andeq	r0, r6, r3, lsl r2
     620:	00050a00 	andeq	r0, r5, r0, lsl #20
     624:	0b3a0803 	bleq	e82638 <__Stack_Size+0xe82238>
     628:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     62c:	00000602 	andeq	r0, r0, r2, lsl #12
     630:	0300340b 	movweq	r3, #1035	; 0x40b
     634:	3b0b3a0e 	blcc	2cee74 <__Stack_Size+0x2cea74>
     638:	3f13490b 	svccc	0x0013490b
     63c:	000a020c 	andeq	r0, sl, ip, lsl #4
     640:	11010000 	tstne	r1, r0
     644:	130e2501 	movwne	r2, #58625	; 0xe501
     648:	1b0e030b 	blne	38127c <__Stack_Size+0x380e7c>
     64c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     650:	00061001 	andeq	r1, r6, r1
     654:	00240200 	eoreq	r0, r4, r0, lsl #4
     658:	0b3e0b0b 	bleq	f8328c <__Stack_Size+0xf82e8c>
     65c:	00000e03 	andeq	r0, r0, r3, lsl #28
     660:	03001603 	movweq	r1, #1539	; 0x603
     664:	3b0b3a08 	blcc	2cee8c <__Stack_Size+0x2cea8c>
     668:	0013490b 	andseq	r4, r3, fp, lsl #18
     66c:	00350400 	eorseq	r0, r5, r0, lsl #8
     670:	00001349 	andeq	r1, r0, r9, asr #6
     674:	0b010405 	bleq	41690 <__Stack_Size+0x41290>
     678:	3b0b3a0b 	blcc	2ceeac <__Stack_Size+0x2ceaac>
     67c:	0013010b 	andseq	r0, r3, fp, lsl #2
     680:	00280600 	eoreq	r0, r8, r0, lsl #12
     684:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     688:	16070000 	strne	r0, [r7], -r0
     68c:	3a0e0300 	bcc	381294 <__Stack_Size+0x380e94>
     690:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     694:	08000013 	stmdaeq	r0, {r0, r1, r4}
     698:	0b0b0113 	bleq	2c0aec <__Stack_Size+0x2c06ec>
     69c:	0b3b0b3a 	bleq	ec338c <__Stack_Size+0xec2f8c>
     6a0:	00001301 	andeq	r1, r0, r1, lsl #6
     6a4:	03000d09 	movweq	r0, #3337	; 0xd09
     6a8:	3b0b3a08 	blcc	2ceed0 <__Stack_Size+0x2cead0>
     6ac:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     6b0:	0a00000a 	beq	6e0 <__Stack_Size+0x2e0>
     6b4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     6b8:	0b3b0b3a 	bleq	ec33a8 <__Stack_Size+0xec2fa8>
     6bc:	0a381349 	beq	e053e8 <__Stack_Size+0xe04fe8>
     6c0:	240b0000 	strcs	r0, [fp]
     6c4:	3e0b0b00 	fmacdcc	d0, d11, d0
     6c8:	0c00000b 	stceq	0, cr0, [r0], {11}
     6cc:	0b0b0113 	bleq	2c0b20 <__Stack_Size+0x2c0720>
     6d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     6d4:	00001301 	andeq	r1, r0, r1, lsl #6
     6d8:	03000d0d 	movweq	r0, #3341	; 0xd0d
     6dc:	3b0b3a08 	blcc	2cef04 <__Stack_Size+0x2ceb04>
     6e0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     6e4:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
     6e8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     6ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     6f0:	0a381349 	beq	e0541c <__Stack_Size+0xe0501c>
     6f4:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     6f8:	030c3f01 	movweq	r3, #52993	; 0xcf01
     6fc:	3b0b3a0e 	blcc	2cef3c <__Stack_Size+0x2ceb3c>
     700:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     704:	010b2013 	tsteq	fp, r3, lsl r0
     708:	10000013 	andne	r0, r0, r3, lsl r0
     70c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     710:	0b3b0b3a 	bleq	ec3400 <__Stack_Size+0xec3000>
     714:	00001349 	andeq	r1, r0, r9, asr #6
     718:	31012e11 	tstcc	r1, r1, lsl lr
     71c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     720:	010a4001 	tsteq	sl, r1
     724:	12000013 	andne	r0, r0, #19	; 0x13
     728:	13310005 	teqne	r1, #5	; 0x5
     72c:	00000602 	andeq	r0, r0, r2, lsl #12
     730:	3f012e13 	svccc	0x00012e13
     734:	3a0e030c 	bcc	38136c <__Stack_Size+0x380f6c>
     738:	110b3b0b 	tstne	fp, fp, lsl #22
     73c:	40011201 	andmi	r1, r1, r1, lsl #4
     740:	00130106 	andseq	r0, r3, r6, lsl #2
     744:	00341400 	eorseq	r1, r4, r0, lsl #8
     748:	0b3a0e03 	bleq	e83f5c <__Stack_Size+0xe83b5c>
     74c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     750:	00000a02 	andeq	r0, r0, r2, lsl #20
     754:	3f012e15 	svccc	0x00012e15
     758:	3a0e030c 	bcc	381390 <__Stack_Size+0x380f90>
     75c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     760:	1113490c 	tstne	r3, ip, lsl #18
     764:	40011201 	andmi	r1, r1, r1, lsl #4
     768:	16000006 	strne	r0, [r0], -r6
     76c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     770:	0b3b0b3a 	bleq	ec3460 <__Stack_Size+0xec3060>
     774:	06021349 	streq	r1, [r2], -r9, asr #6
     778:	34170000 	ldrcc	r0, [r7]
     77c:	3a0e0300 	bcc	381384 <__Stack_Size+0x380f84>
     780:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     784:	00060213 	andeq	r0, r6, r3, lsl r2
     788:	011d1800 	tsteq	sp, r0, lsl #16
     78c:	01111331 	tsteq	r1, r1, lsr r3
     790:	0b580112 	bleq	1600be0 <__Stack_Size+0x16007e0>
     794:	13010b59 	movwne	r0, #7001	; 0x1b59
     798:	05190000 	ldreq	r0, [r9]
     79c:	00133100 	andseq	r3, r3, r0, lsl #2
     7a0:	011d1a00 	tsteq	sp, r0, lsl #20
     7a4:	01111331 	tsteq	r1, r1, lsr r3
     7a8:	0b580112 	bleq	1600bf8 <__Stack_Size+0x16007f8>
     7ac:	00000b59 	andeq	r0, r0, r9, asr fp
     7b0:	01110100 	tsteq	r1, r0, lsl #2
     7b4:	0b130e25 	bleq	4c4050 <__Stack_Size+0x4c3c50>
     7b8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     7bc:	01120111 	tsteq	r2, r1, lsl r1
     7c0:	00000610 	andeq	r0, r0, r0, lsl r6
     7c4:	0b002402 	bleq	97d4 <__Stack_Size+0x93d4>
     7c8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     7cc:	0300000e 	movweq	r0, #14	; 0xe
     7d0:	08030016 	stmdaeq	r3, {r1, r2, r4}
     7d4:	0b3b0b3a 	bleq	ec34c4 <__Stack_Size+0xec30c4>
     7d8:	00001349 	andeq	r1, r0, r9, asr #6
     7dc:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     7e0:	05000013 	streq	r0, [r0, #-19]
     7e4:	0b0b0104 	bleq	2c0bfc <__Stack_Size+0x2c07fc>
     7e8:	0b3b0b3a 	bleq	ec34d8 <__Stack_Size+0xec30d8>
     7ec:	00001301 	andeq	r1, r0, r1, lsl #6
     7f0:	03002806 	movweq	r2, #2054	; 0x806
     7f4:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     7f8:	00280700 	eoreq	r0, r8, r0, lsl #14
     7fc:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     800:	16080000 	strne	r0, [r8], -r0
     804:	3a0e0300 	bcc	38140c <__Stack_Size+0x38100c>
     808:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     80c:	09000013 	stmdbeq	r0, {r0, r1, r4}
     810:	0b0b0113 	bleq	2c0c64 <__Stack_Size+0x2c0864>
     814:	0b3b0b3a 	bleq	ec3504 <__Stack_Size+0xec3104>
     818:	00001301 	andeq	r1, r0, r1, lsl #6
     81c:	03000d0a 	movweq	r0, #3338	; 0xd0a
     820:	3b0b3a08 	blcc	2cf048 <__Stack_Size+0x2cec48>
     824:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     828:	0b00000a 	bleq	858 <__Stack_Size+0x458>
     82c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     830:	0b3b0b3a 	bleq	ec3520 <__Stack_Size+0xec3120>
     834:	0a381349 	beq	e05560 <__Stack_Size+0xe05160>
     838:	240c0000 	strcs	r0, [ip]
     83c:	3e0b0b00 	fmacdcc	d0, d11, d0
     840:	0d00000b 	stceq	0, cr0, [r0, #-44]
     844:	0c3f012e 	ldfeqs	f0, [pc], #-184
     848:	0b3a0e03 	bleq	e8405c <__Stack_Size+0xe83c5c>
     84c:	0c270b3b 	stceq	11, cr0, [r7], #-236
     850:	01120111 	tsteq	r2, r1, lsl r1
     854:	13010a40 	movwne	r0, #6720	; 0x1a40
     858:	050e0000 	streq	r0, [lr]
     85c:	3a0e0300 	bcc	381464 <__Stack_Size+0x381064>
     860:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     864:	000a0213 	andeq	r0, sl, r3, lsl r2
     868:	00340f00 	eorseq	r0, r4, r0, lsl #30
     86c:	0b3a0e03 	bleq	e84080 <__Stack_Size+0xe83c80>
     870:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     874:	00000602 	andeq	r0, r0, r2, lsl #12
     878:	03003410 	movweq	r3, #1040	; 0x410
     87c:	3b0b3a0e 	blcc	2cf0bc <__Stack_Size+0x2cecbc>
     880:	0013490b 	andseq	r4, r3, fp, lsl #18
     884:	000f1100 	andeq	r1, pc, r0, lsl #2
     888:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     88c:	2e120000 	wxorcs	wr0, wr2, wr0
     890:	030c3f01 	movweq	r3, #52993	; 0xcf01
     894:	3b0b3a0e 	blcc	2cf0d4 <__Stack_Size+0x2cecd4>
     898:	110c2705 	tstne	ip, r5, lsl #14
     89c:	40011201 	andmi	r1, r1, r1, lsl #4
     8a0:	0013010a 	andseq	r0, r3, sl, lsl #2
     8a4:	00051300 	andeq	r1, r5, r0, lsl #6
     8a8:	0b3a0e03 	bleq	e840bc <__Stack_Size+0xe83cbc>
     8ac:	1349053b 	movtne	r0, #38203	; 0x953b
     8b0:	00000a02 	andeq	r0, r0, r2, lsl #20
     8b4:	03000514 	movweq	r0, #1300	; 0x514
     8b8:	3b0b3a0e 	blcc	2cf0f8 <__Stack_Size+0x2cecf8>
     8bc:	02134905 	andseq	r4, r3, #81920	; 0x14000
     8c0:	15000006 	strne	r0, [r0, #-6]
     8c4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     8c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     8cc:	0a021349 	beq	855f8 <__Stack_Size+0x851f8>
     8d0:	2e160000 	wxorcs	wr0, wr6, wr0
     8d4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     8d8:	3b0b3a0e 	blcc	2cf118 <__Stack_Size+0x2ced18>
     8dc:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     8e0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     8e4:	010a4001 	tsteq	sl, r1
     8e8:	17000013 	smladne	r0, r3, r0, r0
     8ec:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     8f0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     8f4:	00001349 	andeq	r1, r0, r9, asr #6
     8f8:	3f012e18 	svccc	0x00012e18
     8fc:	3a0e030c 	bcc	381534 <__Stack_Size+0x381134>
     900:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     904:	1201110c 	andne	r1, r1, #3	; 0x3
     908:	01064001 	tsteq	r6, r1
     90c:	19000013 	stmdbne	r0, {r0, r1, r4}
     910:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     914:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     918:	06021349 	streq	r1, [r2], -r9, asr #6
     91c:	2e1a0000 	wxorcs	wr0, wr10, wr0
     920:	030c3f00 	movweq	r3, #52992	; 0xcf00
     924:	3b0b3a0e 	blcc	2cf164 <__Stack_Size+0x2ced64>
     928:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     92c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     930:	000a4001 	andeq	r4, sl, r1
     934:	012e1b00 	teqeq	lr, r0, lsl #22
     938:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     93c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     940:	13490c27 	movtne	r0, #39975	; 0x9c27
     944:	01120111 	tsteq	r2, r1, lsl r1
     948:	13010640 	movwne	r0, #5696	; 0x1640
     94c:	2e1c0000 	wxorcs	wr0, wr12, wr0
     950:	030c3f01 	movweq	r3, #52993	; 0xcf01
     954:	3b0b3a0e 	blcc	2cf194 <__Stack_Size+0x2ced94>
     958:	110c270b 	tstne	ip, fp, lsl #14
     95c:	40011201 	andmi	r1, r1, r1, lsl #4
     960:	1d000006 	stcne	0, cr0, [r0, #-24]
     964:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     968:	0b3b0b3a 	bleq	ec3658 <__Stack_Size+0xec3258>
     96c:	06021349 	streq	r1, [r2], -r9, asr #6
     970:	01000000 	tsteq	r0, r0
     974:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     978:	0e030b13 	vmoveq.32	d3[0], r0
     97c:	01110e1b 	tsteq	r1, fp, lsl lr
     980:	06100112 	undefined
     984:	24020000 	strcs	r0, [r2]
     988:	3e0b0b00 	fmacdcc	d0, d11, d0
     98c:	000e030b 	andeq	r0, lr, fp, lsl #6
     990:	00160300 	andseq	r0, r6, r0, lsl #6
     994:	0b3a0803 	bleq	e829a8 <__Stack_Size+0xe825a8>
     998:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     99c:	35040000 	strcc	r0, [r4]
     9a0:	00134900 	andseq	r4, r3, r0, lsl #18
     9a4:	01040500 	tsteq	r4, r0, lsl #10
     9a8:	0b3a0b0b 	bleq	e835dc <__Stack_Size+0xe831dc>
     9ac:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     9b0:	28060000 	stmdacs	r6, {}
     9b4:	1c0e0300 	stcne	3, cr0, [lr], {0}
     9b8:	0700000d 	streq	r0, [r0, -sp]
     9bc:	08030028 	stmdaeq	r3, {r3, r5}
     9c0:	00000d1c 	andeq	r0, r0, ip, lsl sp
     9c4:	03001608 	movweq	r1, #1544	; 0x608
     9c8:	3b0b3a0e 	blcc	2cf208 <__Stack_Size+0x2cee08>
     9cc:	0013490b 	andseq	r4, r3, fp, lsl #18
     9d0:	00240900 	eoreq	r0, r4, r0, lsl #18
     9d4:	0b3e0b0b 	bleq	f83608 <__Stack_Size+0xf83208>
     9d8:	130a0000 	movwne	r0, #40960	; 0xa000
     9dc:	3a0b0b01 	bcc	2c35e8 <__Stack_Size+0x2c31e8>
     9e0:	01053b0b 	tsteq	r5, fp, lsl #22
     9e4:	0b000013 	bleq	a38 <__Stack_Size+0x638>
     9e8:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     9ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     9f0:	0a381349 	beq	e0571c <__Stack_Size+0xe0531c>
     9f4:	0d0c0000 	stceq	0, cr0, [ip]
     9f8:	3a0e0300 	bcc	381600 <__Stack_Size+0x381200>
     9fc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a00:	000a3813 	andeq	r3, sl, r3, lsl r8
     a04:	012e0d00 	teqeq	lr, r0, lsl #26
     a08:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     a0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     a10:	13490c27 	movtne	r0, #39975	; 0x9c27
     a14:	13010b20 	movwne	r0, #6944	; 0x1b20
     a18:	340e0000 	strcc	r0, [lr]
     a1c:	3a0e0300 	bcc	381624 <__Stack_Size+0x381224>
     a20:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a24:	0f000013 	svceq	0x00000013
     a28:	0e03012e 	adfeqsp	f0, f3, #0.5
     a2c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     a30:	0b200c27 	bleq	803ad4 <__Stack_Size+0x8036d4>
     a34:	00001301 	andeq	r1, r0, r1, lsl #6
     a38:	03003410 	movweq	r3, #1040	; 0x410
     a3c:	3b0b3a08 	blcc	2cf264 <__Stack_Size+0x2cee64>
     a40:	00134905 	andseq	r4, r3, r5, lsl #18
     a44:	012e1100 	teqeq	lr, r0, lsl #2
     a48:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     a4c:	0b3b0b3a 	bleq	ec373c <__Stack_Size+0xec333c>
     a50:	01110c27 	tsteq	r1, r7, lsr #24
     a54:	0a400112 	beq	1000ea4 <__Stack_Size+0x1000aa4>
     a58:	00001301 	andeq	r1, r0, r1, lsl #6
     a5c:	03000512 	movweq	r0, #1298	; 0x512
     a60:	3b0b3a0e 	blcc	2cf2a0 <__Stack_Size+0x2ceea0>
     a64:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     a68:	13000006 	movwne	r0, #6	; 0x6
     a6c:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     a70:	0b3a0e03 	bleq	e84284 <__Stack_Size+0xe83e84>
     a74:	0c270b3b 	stceq	11, cr0, [r7], #-236
     a78:	01120111 	tsteq	r2, r1, lsl r1
     a7c:	00000a40 	andeq	r0, r0, r0, asr #20
     a80:	3f002e14 	svccc	0x00002e14
     a84:	3a0e030c 	bcc	3816bc <__Stack_Size+0x3812bc>
     a88:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     a8c:	1113490c 	tstne	r3, ip, lsl #18
     a90:	40011201 	andmi	r1, r1, r1, lsl #4
     a94:	1500000a 	strne	r0, [r0, #-10]
     a98:	0c3f012e 	ldfeqs	f0, [pc], #-184
     a9c:	0b3a0e03 	bleq	e842b0 <__Stack_Size+0xe83eb0>
     aa0:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     aa4:	01111349 	tsteq	r1, r9, asr #6
     aa8:	0a400112 	beq	1000ef8 <__Stack_Size+0x1000af8>
     aac:	00001301 	andeq	r1, r0, r1, lsl #6
     ab0:	3f012e16 	svccc	0x00012e16
     ab4:	3a0e030c 	bcc	3816ec <__Stack_Size+0x3812ec>
     ab8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     abc:	1201110c 	andne	r1, r1, #3	; 0x3
     ac0:	010a4001 	tsteq	sl, r1
     ac4:	17000013 	smladne	r0, r3, r0, r0
     ac8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     acc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     ad0:	0a021349 	beq	857fc <__Stack_Size+0x853fc>
     ad4:	05180000 	ldreq	r0, [r8]
     ad8:	3a0e0300 	bcc	3816e0 <__Stack_Size+0x3812e0>
     adc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     ae0:	00060213 	andeq	r0, r6, r3, lsl r2
     ae4:	00341900 	eorseq	r1, r4, r0, lsl #18
     ae8:	0b3a0e03 	bleq	e842fc <__Stack_Size+0xe83efc>
     aec:	1349053b 	movtne	r0, #38203	; 0x953b
     af0:	00000602 	andeq	r0, r0, r2, lsl #12
     af4:	31012e1a 	tstcc	r1, sl, lsl lr
     af8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     afc:	010a4001 	tsteq	sl, r1
     b00:	1b000013 	blne	b54 <__Stack_Size+0x754>
     b04:	13310034 	teqne	r1, #52	; 0x34
     b08:	00000602 	andeq	r0, r0, r2, lsl #12
     b0c:	3f012e1c 	svccc	0x00012e1c
     b10:	3a0e030c 	bcc	381748 <__Stack_Size+0x381348>
     b14:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     b18:	1113490c 	tstne	r3, ip, lsl #18
     b1c:	40011201 	andmi	r1, r1, r1, lsl #4
     b20:	00130106 	andseq	r0, r3, r6, lsl #2
     b24:	011d1d00 	tsteq	sp, r0, lsl #26
     b28:	06551331 	undefined
     b2c:	05590b58 	ldrbeq	r0, [r9, #-2904]
     b30:	00001301 	andeq	r1, r0, r1, lsl #6
     b34:	55010b1e 	strpl	r0, [r1, #-2846]
     b38:	1f000006 	svcne	0x00000006
     b3c:	13310034 	teqne	r1, #52	; 0x34
     b40:	1d200000 	stcne	0, cr0, [r0]
     b44:	55133101 	ldrpl	r3, [r3, #-257]
     b48:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     b4c:	21000005 	tstcs	r0, r5
     b50:	0c3f012e 	ldfeqs	f0, [pc], #-184
     b54:	0b3a0e03 	bleq	e84368 <__Stack_Size+0xe83f68>
     b58:	0c270b3b 	stceq	11, cr0, [r7], #-236
     b5c:	01111349 	tsteq	r1, r9, asr #6
     b60:	06400112 	undefined
     b64:	00001301 	andeq	r1, r0, r1, lsl #6
     b68:	03003422 	movweq	r3, #1058	; 0x422
     b6c:	3b0b3a0e 	blcc	2cf3ac <__Stack_Size+0x2cefac>
     b70:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     b74:	23000006 	movwcs	r0, #6	; 0x6
     b78:	0c3f012e 	ldfeqs	f0, [pc], #-184
     b7c:	0b3a0e03 	bleq	e84390 <__Stack_Size+0xe83f90>
     b80:	0c270b3b 	stceq	11, cr0, [r7], #-236
     b84:	01111349 	tsteq	r1, r9, asr #6
     b88:	06400112 	undefined
     b8c:	01000000 	tsteq	r0, r0
     b90:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     b94:	0e030b13 	vmoveq.32	d3[0], r0
     b98:	01110e1b 	tsteq	r1, fp, lsl lr
     b9c:	06100112 	undefined
     ba0:	24020000 	strcs	r0, [r2]
     ba4:	3e0b0b00 	fmacdcc	d0, d11, d0
     ba8:	000e030b 	andeq	r0, lr, fp, lsl #6
     bac:	00160300 	andseq	r0, r6, r0, lsl #6
     bb0:	0b3a0803 	bleq	e82bc4 <__Stack_Size+0xe827c4>
     bb4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     bb8:	35040000 	strcc	r0, [r4]
     bbc:	00134900 	andseq	r4, r3, r0, lsl #18
     bc0:	01040500 	tsteq	r4, r0, lsl #10
     bc4:	0b3a0b0b 	bleq	e837f8 <__Stack_Size+0xe833f8>
     bc8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     bcc:	28060000 	stmdacs	r6, {}
     bd0:	1c0e0300 	stcne	3, cr0, [lr], {0}
     bd4:	0700000d 	streq	r0, [r0, -sp]
     bd8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     bdc:	0b3b0b3a 	bleq	ec38cc <__Stack_Size+0xec34cc>
     be0:	00001349 	andeq	r1, r0, r9, asr #6
     be4:	0b002408 	bleq	9c0c <__Stack_Size+0x980c>
     be8:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     bec:	01130900 	tsteq	r3, r0, lsl #18
     bf0:	0b3a0b0b 	bleq	e83824 <__Stack_Size+0xe83424>
     bf4:	1301053b 	movwne	r0, #5435	; 0x153b
     bf8:	0d0a0000 	stceq	0, cr0, [sl]
     bfc:	3a080300 	bcc	201804 <__Stack_Size+0x201404>
     c00:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c04:	000a3813 	andeq	r3, sl, r3, lsl r8
     c08:	000d0b00 	andeq	r0, sp, r0, lsl #22
     c0c:	0b3a0e03 	bleq	e84420 <__Stack_Size+0xe84020>
     c10:	1349053b 	movtne	r0, #38203	; 0x953b
     c14:	00000a38 	andeq	r0, r0, r8, lsr sl
     c18:	0300160c 	movweq	r1, #1548	; 0x60c
     c1c:	3b0b3a0e 	blcc	2cf45c <__Stack_Size+0x2cf05c>
     c20:	00134905 	andseq	r4, r3, r5, lsl #18
     c24:	01010d00 	tsteq	r1, r0, lsl #26
     c28:	13011349 	movwne	r1, #4937	; 0x1349
     c2c:	210e0000 	tstcs	lr, r0
     c30:	2f134900 	svccs	0x00134900
     c34:	0f00000b 	svceq	0x0000000b
     c38:	0b0b0113 	bleq	2c108c <__Stack_Size+0x2c0c8c>
     c3c:	0b3b0b3a 	bleq	ec392c <__Stack_Size+0xec352c>
     c40:	00001301 	andeq	r1, r0, r1, lsl #6
     c44:	03000d10 	movweq	r0, #3344	; 0xd10
     c48:	3b0b3a0e 	blcc	2cf488 <__Stack_Size+0x2cf088>
     c4c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     c50:	1100000a 	tstne	r0, sl
     c54:	0c3f012e 	ldfeqs	f0, [pc], #-184
     c58:	0b3a0e03 	bleq	e8446c <__Stack_Size+0xe8406c>
     c5c:	0c270b3b 	stceq	11, cr0, [r7], #-236
     c60:	01120111 	tsteq	r2, r1, lsl r1
     c64:	13010640 	movwne	r0, #5696	; 0x1640
     c68:	05120000 	ldreq	r0, [r2]
     c6c:	3a0e0300 	bcc	381874 <__Stack_Size+0x381474>
     c70:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c74:	000a0213 	andeq	r0, sl, r3, lsl r2
     c78:	00051300 	andeq	r1, r5, r0, lsl #6
     c7c:	0b3a0e03 	bleq	e84490 <__Stack_Size+0xe84090>
     c80:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c84:	00000602 	andeq	r0, r0, r2, lsl #12
     c88:	03003414 	movweq	r3, #1044	; 0x414
     c8c:	3b0b3a0e 	blcc	2cf4cc <__Stack_Size+0x2cf0cc>
     c90:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     c94:	1500000a 	strne	r0, [r0, #-10]
     c98:	08030034 	stmdaeq	r3, {r2, r4, r5}
     c9c:	0b3b0b3a 	bleq	ec398c <__Stack_Size+0xec358c>
     ca0:	06021349 	streq	r1, [r2], -r9, asr #6
     ca4:	34160000 	ldrcc	r0, [r6]
     ca8:	3a0e0300 	bcc	3818b0 <__Stack_Size+0x3814b0>
     cac:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     cb0:	17000013 	smladne	r0, r3, r0, r0
     cb4:	0b0b000f 	bleq	2c0cf8 <__Stack_Size+0x2c08f8>
     cb8:	00001349 	andeq	r1, r0, r9, asr #6
     cbc:	3f012e18 	svccc	0x00012e18
     cc0:	3a0e030c 	bcc	3818f8 <__Stack_Size+0x3814f8>
     cc4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     cc8:	1201110c 	andne	r1, r1, #3	; 0x3
     ccc:	010a4001 	tsteq	sl, r1
     cd0:	19000013 	stmdbne	r0, {r0, r1, r4}
     cd4:	0c3f012e 	ldfeqs	f0, [pc], #-184
     cd8:	0b3a0e03 	bleq	e844ec <__Stack_Size+0xe840ec>
     cdc:	0c270b3b 	stceq	11, cr0, [r7], #-236
     ce0:	01111349 	tsteq	r1, r9, asr #6
     ce4:	0a400112 	beq	1001134 <__Stack_Size+0x1000d34>
     ce8:	00001301 	andeq	r1, r0, r1, lsl #6
     cec:	3f012e1a 	svccc	0x00012e1a
     cf0:	3a0e030c 	bcc	381928 <__Stack_Size+0x381528>
     cf4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     cf8:	1113490c 	tstne	r3, ip, lsl #18
     cfc:	40011201 	andmi	r1, r1, r1, lsl #4
     d00:	0013010a 	andseq	r0, r3, sl, lsl #2
     d04:	00051b00 	andeq	r1, r5, r0, lsl #22
     d08:	0b3a0e03 	bleq	e8451c <__Stack_Size+0xe8411c>
     d0c:	1349053b 	movtne	r0, #38203	; 0x953b
     d10:	00000602 	andeq	r0, r0, r2, lsl #12
     d14:	0300051c 	movweq	r0, #1308	; 0x51c
     d18:	3b0b3a0e 	blcc	2cf558 <__Stack_Size+0x2cf158>
     d1c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     d20:	1d00000a 	stcne	0, cr0, [r0, #-40]
     d24:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d28:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     d2c:	00001349 	andeq	r1, r0, r9, asr #6
     d30:	3f012e1e 	svccc	0x00012e1e
     d34:	3a0e030c 	bcc	38196c <__Stack_Size+0x38156c>
     d38:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     d3c:	1201110c 	andne	r1, r1, #3	; 0x3
     d40:	010a4001 	tsteq	sl, r1
     d44:	1f000013 	svcne	0x00000013
     d48:	08030034 	stmdaeq	r3, {r2, r4, r5}
     d4c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     d50:	0a021349 	beq	85a7c <__Stack_Size+0x8567c>
     d54:	34200000 	strtcc	r0, [r0]
     d58:	3a0e0300 	bcc	381960 <__Stack_Size+0x381560>
     d5c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d60:	00060213 	andeq	r0, r6, r3, lsl r2
     d64:	012e2100 	teqeq	lr, r0, lsl #2
     d68:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     d6c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     d70:	01110c27 	tsteq	r1, r7, lsr #24
     d74:	06400112 	undefined
     d78:	00001301 	andeq	r1, r0, r1, lsl #6
     d7c:	03003422 	movweq	r3, #1058	; 0x422
     d80:	3b0b3a08 	blcc	2cf5a8 <__Stack_Size+0x2cf1a8>
     d84:	00134905 	andseq	r4, r3, r5, lsl #18
     d88:	002e2300 	eoreq	r2, lr, r0, lsl #6
     d8c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     d90:	0b3b0b3a 	bleq	ec3a80 <__Stack_Size+0xec3680>
     d94:	01110c27 	tsteq	r1, r7, lsr #24
     d98:	06400112 	undefined
     d9c:	2e240000 	cdpcs	0, 2, cr0, cr4, cr0, {0}
     da0:	030c3f01 	movweq	r3, #52993	; 0xcf01
     da4:	3b0b3a0e 	blcc	2cf5e4 <__Stack_Size+0x2cf1e4>
     da8:	110c270b 	tstne	ip, fp, lsl #14
     dac:	40011201 	andmi	r1, r1, r1, lsl #4
     db0:	00000006 	andeq	r0, r0, r6
     db4:	25011101 	strcs	r1, [r1, #-257]
     db8:	030b130e 	movweq	r1, #45838	; 0xb30e
     dbc:	110e1b0e 	tstne	lr, lr, lsl #22
     dc0:	10011201 	andne	r1, r1, r1, lsl #4
     dc4:	02000006 	andeq	r0, r0, #6	; 0x6
     dc8:	0b0b0024 	bleq	2c0e60 <__Stack_Size+0x2c0a60>
     dcc:	0e030b3e 	vmoveq.16	d3[0], r0
     dd0:	16030000 	strne	r0, [r3], -r0
     dd4:	3a080300 	bcc	2019dc <__Stack_Size+0x2015dc>
     dd8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ddc:	04000013 	streq	r0, [r0], #-19
     de0:	13490035 	movtne	r0, #36917	; 0x9035
     de4:	26050000 	strcs	r0, [r5], -r0
     de8:	00134900 	andseq	r4, r3, r0, lsl #18
     dec:	01040600 	tsteq	r4, r0, lsl #12
     df0:	0b3a0b0b 	bleq	e83a24 <__Stack_Size+0xe83624>
     df4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     df8:	28070000 	stmdacs	r7, {}
     dfc:	1c0e0300 	stcne	3, cr0, [lr], {0}
     e00:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     e04:	08030028 	stmdaeq	r3, {r3, r5}
     e08:	00000d1c 	andeq	r0, r0, ip, lsl sp
     e0c:	03001609 	movweq	r1, #1545	; 0x609
     e10:	3b0b3a0e 	blcc	2cf650 <__Stack_Size+0x2cf250>
     e14:	0013490b 	andseq	r4, r3, fp, lsl #18
     e18:	00240a00 	eoreq	r0, r4, r0, lsl #20
     e1c:	0b3e0b0b 	bleq	f83a50 <__Stack_Size+0xf83650>
     e20:	130b0000 	movwne	r0, #45056	; 0xb000
     e24:	3a050b01 	bcc	143a30 <__Stack_Size+0x143630>
     e28:	01053b0b 	tsteq	r5, fp, lsl #22
     e2c:	0c000013 	stceq	0, cr0, [r0], {19}
     e30:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     e34:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     e38:	0a381349 	beq	e05b64 <__Stack_Size+0xe05764>
     e3c:	0d0d0000 	stceq	0, cr0, [sp]
     e40:	3a080300 	bcc	201a48 <__Stack_Size+0x201648>
     e44:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e48:	000a3813 	andeq	r3, sl, r3, lsl r8
     e4c:	01010e00 	tsteq	r1, r0, lsl #28
     e50:	13011349 	movwne	r1, #4937	; 0x1349
     e54:	210f0000 	mrscs	r0, CPSR
     e58:	2f134900 	svccs	0x00134900
     e5c:	1000000b 	andne	r0, r0, fp
     e60:	0b0b0113 	bleq	2c12b4 <__Stack_Size+0x2c0eb4>
     e64:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     e68:	00001301 	andeq	r1, r0, r1, lsl #6
     e6c:	0b011311 	bleq	45ab8 <__Stack_Size+0x456b8>
     e70:	3b0b3a0b 	blcc	2cf6a4 <__Stack_Size+0x2cf2a4>
     e74:	0013010b 	andseq	r0, r3, fp, lsl #2
     e78:	000d1200 	andeq	r1, sp, r0, lsl #4
     e7c:	0b3a0e03 	bleq	e84690 <__Stack_Size+0xe84290>
     e80:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e84:	00000a38 	andeq	r0, r0, r8, lsr sl
     e88:	3f012e13 	svccc	0x00012e13
     e8c:	3a0e030c 	bcc	381ac4 <__Stack_Size+0x3816c4>
     e90:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     e94:	1201110c 	andne	r1, r1, #3	; 0x3
     e98:	010a4001 	tsteq	sl, r1
     e9c:	14000013 	strne	r0, [r0], #-19
     ea0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     ea4:	0b3b0b3a 	bleq	ec3b94 <__Stack_Size+0xec3794>
     ea8:	0a021349 	beq	85bd4 <__Stack_Size+0x857d4>
     eac:	34150000 	ldrcc	r0, [r5]
     eb0:	3a0e0300 	bcc	381ab8 <__Stack_Size+0x3816b8>
     eb4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     eb8:	16000013 	undefined
     ebc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     ec0:	0b3b0b3a 	bleq	ec3bb0 <__Stack_Size+0xec37b0>
     ec4:	06021349 	streq	r1, [r2], -r9, asr #6
     ec8:	2e170000 	wxorcs	wr0, wr7, wr0
     ecc:	030c3f01 	movweq	r3, #52993	; 0xcf01
     ed0:	3b0b3a0e 	blcc	2cf710 <__Stack_Size+0x2cf310>
     ed4:	110c270b 	tstne	ip, fp, lsl #14
     ed8:	40011201 	andmi	r1, r1, r1, lsl #4
     edc:	00130106 	andseq	r0, r3, r6, lsl #2
     ee0:	00341800 	eorseq	r1, r4, r0, lsl #16
     ee4:	0b3a0e03 	bleq	e846f8 <__Stack_Size+0xe842f8>
     ee8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     eec:	00000602 	andeq	r0, r0, r2, lsl #12
     ef0:	0b000f19 	bleq	4b5c <__Stack_Size+0x475c>
     ef4:	0013490b 	andseq	r4, r3, fp, lsl #18
     ef8:	00051a00 	andeq	r1, r5, r0, lsl #20
     efc:	0b3a0e03 	bleq	e84710 <__Stack_Size+0xe84310>
     f00:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f04:	00000a02 	andeq	r0, r0, r2, lsl #20
     f08:	3f002e1b 	svccc	0x00002e1b
     f0c:	3a0e030c 	bcc	381b44 <__Stack_Size+0x381744>
     f10:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     f14:	1113490c 	tstne	r3, ip, lsl #18
     f18:	40011201 	andmi	r1, r1, r1, lsl #4
     f1c:	1c00000a 	stcne	0, cr0, [r0], {10}
     f20:	0c3f012e 	ldfeqs	f0, [pc], #-184
     f24:	0b3a0e03 	bleq	e84738 <__Stack_Size+0xe84338>
     f28:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     f2c:	01111349 	tsteq	r1, r9, asr #6
     f30:	0a400112 	beq	1001380 <__Stack_Size+0x1000f80>
     f34:	00001301 	andeq	r1, r0, r1, lsl #6
     f38:	0300051d 	movweq	r0, #1309	; 0x51d
     f3c:	3b0b3a0e 	blcc	2cf77c <__Stack_Size+0x2cf37c>
     f40:	02134905 	andseq	r4, r3, #81920	; 0x14000
     f44:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
     f48:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     f4c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f50:	00001349 	andeq	r1, r0, r9, asr #6
     f54:	0300341f 	movweq	r3, #1055	; 0x41f
     f58:	3b0b3a08 	blcc	2cf780 <__Stack_Size+0x2cf380>
     f5c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     f60:	2000000a 	andcs	r0, r0, sl
     f64:	0c3f012e 	ldfeqs	f0, [pc], #-184
     f68:	0b3a0e03 	bleq	e8477c <__Stack_Size+0xe8437c>
     f6c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     f70:	01120111 	tsteq	r2, r1, lsl r1
     f74:	13010a40 	movwne	r0, #6720	; 0x1a40
     f78:	05210000 	streq	r0, [r1]!
     f7c:	3a0e0300 	bcc	381b84 <__Stack_Size+0x381784>
     f80:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f84:	000a0213 	andeq	r0, sl, r3, lsl r2
     f88:	002e2200 	eoreq	r2, lr, r0, lsl #4
     f8c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     f90:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f94:	01110c27 	tsteq	r1, r7, lsr #24
     f98:	0a400112 	beq	10013e8 <__Stack_Size+0x1000fe8>
     f9c:	34230000 	strtcc	r0, [r3]
     fa0:	3a0e0300 	bcc	381ba8 <__Stack_Size+0x3817a8>
     fa4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     fa8:	000a0213 	andeq	r0, sl, r3, lsl r2
     fac:	012e2400 	teqeq	lr, r0, lsl #8
     fb0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     fb4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     fb8:	01110c27 	tsteq	r1, r7, lsr #24
     fbc:	06400112 	undefined
     fc0:	00001301 	andeq	r1, r0, r1, lsl #6
     fc4:	03003425 	movweq	r3, #1061	; 0x425
     fc8:	3b0b3a0e 	blcc	2cf808 <__Stack_Size+0x2cf408>
     fcc:	02134905 	andseq	r4, r3, #81920	; 0x14000
     fd0:	26000006 	strcs	r0, [r0], -r6
     fd4:	08030034 	stmdaeq	r3, {r2, r4, r5}
     fd8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     fdc:	00001349 	andeq	r1, r0, r9, asr #6
     fe0:	3f002e27 	svccc	0x00002e27
     fe4:	3a0e030c 	bcc	381c1c <__Stack_Size+0x38181c>
     fe8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     fec:	1113490c 	tstne	r3, ip, lsl #18
     ff0:	40011201 	andmi	r1, r1, r1, lsl #4
     ff4:	28000006 	stmdacs	r0, {r1, r2}
     ff8:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     ffc:	0b3a0e03 	bleq	e84810 <__Stack_Size+0xe84410>
    1000:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1004:	01120111 	tsteq	r2, r1, lsl r1
    1008:	00000640 	andeq	r0, r0, r0, asr #12
    100c:	01110100 	tsteq	r1, r0, lsl #2
    1010:	0b130e25 	bleq	4c48ac <__Stack_Size+0x4c44ac>
    1014:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1018:	01120111 	tsteq	r2, r1, lsl r1
    101c:	00000610 	andeq	r0, r0, r0, lsl r6
    1020:	0b002402 	bleq	a030 <__Stack_Size+0x9c30>
    1024:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1028:	0300000e 	movweq	r0, #14	; 0xe
    102c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1030:	0b3b0b3a 	bleq	ec3d20 <__Stack_Size+0xec3920>
    1034:	00001349 	andeq	r1, r0, r9, asr #6
    1038:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
    103c:	05000013 	streq	r0, [r0, #-19]
    1040:	0b0b0104 	bleq	2c1458 <__Stack_Size+0x2c1058>
    1044:	0b3b0b3a 	bleq	ec3d34 <__Stack_Size+0xec3934>
    1048:	00001301 	andeq	r1, r0, r1, lsl #6
    104c:	03002806 	movweq	r2, #2054	; 0x806
    1050:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1054:	00280700 	eoreq	r0, r8, r0, lsl #14
    1058:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    105c:	16080000 	strne	r0, [r8], -r0
    1060:	3a0e0300 	bcc	381c68 <__Stack_Size+0x381868>
    1064:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1068:	09000013 	stmdbeq	r0, {r0, r1, r4}
    106c:	0b0b0024 	bleq	2c1104 <__Stack_Size+0x2c0d04>
    1070:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1074:	0b01130a 	bleq	45ca4 <__Stack_Size+0x458a4>
    1078:	3b0b3a0b 	blcc	2cf8ac <__Stack_Size+0x2cf4ac>
    107c:	00130105 	andseq	r0, r3, r5, lsl #2
    1080:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1084:	0b3a0803 	bleq	e83098 <__Stack_Size+0xe82c98>
    1088:	1349053b 	movtne	r0, #38203	; 0x953b
    108c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1090:	3f012e0c 	svccc	0x00012e0c
    1094:	3a0e030c 	bcc	381ccc <__Stack_Size+0x3818cc>
    1098:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    109c:	1201110c 	andne	r1, r1, #3	; 0x3
    10a0:	010a4001 	tsteq	sl, r1
    10a4:	0d000013 	stceq	0, cr0, [r0, #-76]
    10a8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    10ac:	0b3b0b3a 	bleq	ec3d9c <__Stack_Size+0xec399c>
    10b0:	0a021349 	beq	85ddc <__Stack_Size+0x859dc>
    10b4:	050e0000 	streq	r0, [lr]
    10b8:	3a0e0300 	bcc	381cc0 <__Stack_Size+0x3818c0>
    10bc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    10c0:	00060213 	andeq	r0, r6, r3, lsl r2
    10c4:	00340f00 	eorseq	r0, r4, r0, lsl #30
    10c8:	0b3a0e03 	bleq	e848dc <__Stack_Size+0xe844dc>
    10cc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    10d0:	00000602 	andeq	r0, r0, r2, lsl #12
    10d4:	3f012e10 	svccc	0x00012e10
    10d8:	3a0e030c 	bcc	381d10 <__Stack_Size+0x381910>
    10dc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10e0:	1113490c 	tstne	r3, ip, lsl #18
    10e4:	40011201 	andmi	r1, r1, r1, lsl #4
    10e8:	0013010a 	andseq	r0, r3, sl, lsl #2
    10ec:	00341100 	eorseq	r1, r4, r0, lsl #2
    10f0:	0b3a0e03 	bleq	e84904 <__Stack_Size+0xe84504>
    10f4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    10f8:	2e120000 	wxorcs	wr0, wr2, wr0
    10fc:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1100:	3b0b3a0e 	blcc	2cf940 <__Stack_Size+0x2cf540>
    1104:	110c2705 	tstne	ip, r5, lsl #14
    1108:	40011201 	andmi	r1, r1, r1, lsl #4
    110c:	0013010a 	andseq	r0, r3, sl, lsl #2
    1110:	00051300 	andeq	r1, r5, r0, lsl #6
    1114:	0b3a0e03 	bleq	e84928 <__Stack_Size+0xe84528>
    1118:	1349053b 	movtne	r0, #38203	; 0x953b
    111c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1120:	3f002e14 	svccc	0x00002e14
    1124:	3a0e030c 	bcc	381d5c <__Stack_Size+0x38195c>
    1128:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    112c:	1201110c 	andne	r1, r1, #3	; 0x3
    1130:	00064001 	andeq	r4, r6, r1
    1134:	012e1500 	teqeq	lr, r0, lsl #10
    1138:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    113c:	0b3b0b3a 	bleq	ec3e2c <__Stack_Size+0xec3a2c>
    1140:	01110c27 	tsteq	r1, r7, lsr #24
    1144:	06400112 	undefined
    1148:	00001301 	andeq	r1, r0, r1, lsl #6
    114c:	01110100 	tsteq	r1, r0, lsl #2
    1150:	0b130e25 	bleq	4c49ec <__Stack_Size+0x4c45ec>
    1154:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1158:	01120111 	tsteq	r2, r1, lsl r1
    115c:	00000610 	andeq	r0, r0, r0, lsl r6
    1160:	0b002402 	bleq	a170 <__Stack_Size+0x9d70>
    1164:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1168:	0300000e 	movweq	r0, #14	; 0xe
    116c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1170:	0b3b0b3a 	bleq	ec3e60 <__Stack_Size+0xec3a60>
    1174:	00001349 	andeq	r1, r0, r9, asr #6
    1178:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
    117c:	05000013 	streq	r0, [r0, #-19]
    1180:	0b0b0104 	bleq	2c1598 <__Stack_Size+0x2c1198>
    1184:	0b3b0b3a 	bleq	ec3e74 <__Stack_Size+0xec3a74>
    1188:	00001301 	andeq	r1, r0, r1, lsl #6
    118c:	03002806 	movweq	r2, #2054	; 0x806
    1190:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1194:	00280700 	eoreq	r0, r8, r0, lsl #14
    1198:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    119c:	16080000 	strne	r0, [r8], -r0
    11a0:	3a0e0300 	bcc	381da8 <__Stack_Size+0x3819a8>
    11a4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11a8:	09000013 	stmdbeq	r0, {r0, r1, r4}
    11ac:	0b0b0024 	bleq	2c1244 <__Stack_Size+0x2c0e44>
    11b0:	00000b3e 	andeq	r0, r0, lr, lsr fp
    11b4:	0b01130a 	bleq	45de4 <__Stack_Size+0x459e4>
    11b8:	3b0b3a0b 	blcc	2cf9ec <__Stack_Size+0x2cf5ec>
    11bc:	00130105 	andseq	r0, r3, r5, lsl #2
    11c0:	000d0b00 	andeq	r0, sp, r0, lsl #22
    11c4:	0b3a0803 	bleq	e831d8 <__Stack_Size+0xe82dd8>
    11c8:	1349053b 	movtne	r0, #38203	; 0x953b
    11cc:	00000a38 	andeq	r0, r0, r8, lsr sl
    11d0:	03000d0c 	movweq	r0, #3340	; 0xd0c
    11d4:	3b0b3a0e 	blcc	2cfa14 <__Stack_Size+0x2cf614>
    11d8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    11dc:	0d00000a 	stceq	0, cr0, [r0, #-40]
    11e0:	0b0b0113 	bleq	2c1634 <__Stack_Size+0x2c1234>
    11e4:	0b3b0b3a 	bleq	ec3ed4 <__Stack_Size+0xec3ad4>
    11e8:	00001301 	andeq	r1, r0, r1, lsl #6
    11ec:	03000d0e 	movweq	r0, #3342	; 0xd0e
    11f0:	3b0b3a0e 	blcc	2cfa30 <__Stack_Size+0x2cf630>
    11f4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    11f8:	0f00000a 	svceq	0x0000000a
    11fc:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1200:	0b3a0e03 	bleq	e84a14 <__Stack_Size+0xe84614>
    1204:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1208:	0b201349 	bleq	805f34 <__Stack_Size+0x805b34>
    120c:	00001301 	andeq	r1, r0, r1, lsl #6
    1210:	03000510 	movweq	r0, #1296	; 0x510
    1214:	3b0b3a0e 	blcc	2cfa54 <__Stack_Size+0x2cf654>
    1218:	00134905 	andseq	r4, r3, r5, lsl #18
    121c:	00341100 	eorseq	r1, r4, r0, lsl #2
    1220:	0b3a0803 	bleq	e83234 <__Stack_Size+0xe82e34>
    1224:	1349053b 	movtne	r0, #38203	; 0x953b
    1228:	34120000 	ldrcc	r0, [r2]
    122c:	3a0e0300 	bcc	381e34 <__Stack_Size+0x381a34>
    1230:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1234:	13000013 	movwne	r0, #19	; 0x13
    1238:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    123c:	0b3a0e03 	bleq	e84a50 <__Stack_Size+0xe84650>
    1240:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1244:	01120111 	tsteq	r2, r1, lsl r1
    1248:	00000a40 	andeq	r0, r0, r0, asr #20
    124c:	3f012e14 	svccc	0x00012e14
    1250:	3a0e030c 	bcc	381e88 <__Stack_Size+0x381a88>
    1254:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1258:	1201110c 	andne	r1, r1, #3	; 0x3
    125c:	010a4001 	tsteq	sl, r1
    1260:	15000013 	strne	r0, [r0, #-19]
    1264:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1268:	0b3b0b3a 	bleq	ec3f58 <__Stack_Size+0xec3b58>
    126c:	0a021349 	beq	85f98 <__Stack_Size+0x85b98>
    1270:	2e160000 	wxorcs	wr0, wr6, wr0
    1274:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1278:	3b0b3a0e 	blcc	2cfab8 <__Stack_Size+0x2cf6b8>
    127c:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1280:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1284:	01064001 	tsteq	r6, r1
    1288:	17000013 	smladne	r0, r3, r0, r0
    128c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1290:	0b3b0b3a 	bleq	ec3f80 <__Stack_Size+0xec3b80>
    1294:	06021349 	streq	r1, [r2], -r9, asr #6
    1298:	34180000 	ldrcc	r0, [r8]
    129c:	3a0e0300 	bcc	381ea4 <__Stack_Size+0x381aa4>
    12a0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12a4:	19000013 	stmdbne	r0, {r0, r1, r4}
    12a8:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    12ac:	06550152 	undefined
    12b0:	0b590b58 	bleq	1644018 <__Stack_Size+0x1643c18>
    12b4:	00001301 	andeq	r1, r0, r1, lsl #6
    12b8:	3100051a 	tstcc	r0, sl, lsl r5
    12bc:	1b000013 	blne	1310 <__Stack_Size+0xf10>
    12c0:	0655010b 	ldrbeq	r0, [r5], -fp, lsl #2
    12c4:	341c0000 	ldrcc	r0, [ip]
    12c8:	00133100 	andseq	r3, r3, r0, lsl #2
    12cc:	00341d00 	eorseq	r1, r4, r0, lsl #26
    12d0:	0a021331 	beq	85f9c <__Stack_Size+0x85b9c>
    12d4:	1d1e0000 	ldcne	0, cr0, [lr]
    12d8:	11133101 	tstne	r3, r1, lsl #2
    12dc:	58011201 	stmdapl	r1, {r0, r9, ip}
    12e0:	000b590b 	andeq	r5, fp, fp, lsl #18
    12e4:	010b1f00 	tsteq	fp, r0, lsl #30
    12e8:	01120111 	tsteq	r2, r1, lsl r1
    12ec:	34200000 	strtcc	r0, [r0]
    12f0:	02133100 	andseq	r3, r3, #0	; 0x0
    12f4:	21000006 	tstcs	r0, r6
    12f8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    12fc:	0b3b0b3a 	bleq	ec3fec <__Stack_Size+0xec3bec>
    1300:	0a021349 	beq	8602c <__Stack_Size+0x85c2c>
    1304:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    1308:	030c3f01 	movweq	r3, #52993	; 0xcf01
    130c:	3b0b3a0e 	blcc	2cfb4c <__Stack_Size+0x2cf74c>
    1310:	110c2705 	tstne	ip, r5, lsl #14
    1314:	40011201 	andmi	r1, r1, r1, lsl #4
    1318:	0013010a 	andseq	r0, r3, sl, lsl #2
    131c:	00052300 	andeq	r2, r5, r0, lsl #6
    1320:	0b3a0e03 	bleq	e84b34 <__Stack_Size+0xe84734>
    1324:	1349053b 	movtne	r0, #38203	; 0x953b
    1328:	00000a02 	andeq	r0, r0, r2, lsl #20
    132c:	03000524 	movweq	r0, #1316	; 0x524
    1330:	3b0b3a0e 	blcc	2cfb70 <__Stack_Size+0x2cf770>
    1334:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1338:	25000006 	strcs	r0, [r0, #-6]
    133c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1340:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1344:	06021349 	streq	r1, [r2], -r9, asr #6
    1348:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
    134c:	030c3f00 	movweq	r3, #52992	; 0xcf00
    1350:	3b0b3a0e 	blcc	2cfb90 <__Stack_Size+0x2cf790>
    1354:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    1358:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    135c:	000a4001 	andeq	r4, sl, r1
    1360:	00342700 	eorseq	r2, r4, r0, lsl #14
    1364:	0b3a0e03 	bleq	e84b78 <__Stack_Size+0xe84778>
    1368:	1349053b 	movtne	r0, #38203	; 0x953b
    136c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1370:	03003428 	movweq	r3, #1064	; 0x428
    1374:	3b0b3a08 	blcc	2cfb9c <__Stack_Size+0x2cf79c>
    1378:	02134905 	andseq	r4, r3, #81920	; 0x14000
    137c:	29000006 	stmdbcs	r0, {r1, r2}
    1380:	0b0b000f 	bleq	2c13c4 <__Stack_Size+0x2c0fc4>
    1384:	00001349 	andeq	r1, r0, r9, asr #6
    1388:	31012e2a 	tstcc	r1, sl, lsr #28
    138c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1390:	010a4001 	tsteq	sl, r1
    1394:	2b000013 	blcs	13e8 <__Stack_Size+0xfe8>
    1398:	13310005 	teqne	r1, #5	; 0x5
    139c:	00000602 	andeq	r0, r0, r2, lsl #12
    13a0:	3f002e2c 	svccc	0x00002e2c
    13a4:	3a0e030c 	bcc	381fdc <__Stack_Size+0x381bdc>
    13a8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    13ac:	1201110c 	andne	r1, r1, #3	; 0x3
    13b0:	000a4001 	andeq	r4, sl, r1
    13b4:	012e2d00 	teqeq	lr, r0, lsl #26
    13b8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    13bc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    13c0:	13490c27 	movtne	r0, #39975	; 0x9c27
    13c4:	01120111 	tsteq	r2, r1, lsl r1
    13c8:	13010a40 	movwne	r0, #6720	; 0x1a40
    13cc:	012e0000 	teqeq	lr, r0
    13d0:	01134901 	tsteq	r3, r1, lsl #18
    13d4:	2f000013 	svccs	0x00000013
    13d8:	13490021 	movtne	r0, #36897	; 0x9021
    13dc:	00000b2f 	andeq	r0, r0, pc, lsr #22
    13e0:	49002630 	stmdbmi	r0, {r4, r5, r9, sl, sp}
    13e4:	00000013 	andeq	r0, r0, r3, lsl r0
    13e8:	25011101 	strcs	r1, [r1, #-257]
    13ec:	030b130e 	movweq	r1, #45838	; 0xb30e
    13f0:	110e1b0e 	tstne	lr, lr, lsl #22
    13f4:	10011201 	andne	r1, r1, r1, lsl #4
    13f8:	02000006 	andeq	r0, r0, #6	; 0x6
    13fc:	0b0b0024 	bleq	2c1494 <__Stack_Size+0x2c1094>
    1400:	0e030b3e 	vmoveq.16	d3[0], r0
    1404:	16030000 	strne	r0, [r3], -r0
    1408:	3a080300 	bcc	202010 <__Stack_Size+0x201c10>
    140c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1410:	04000013 	streq	r0, [r0], #-19
    1414:	13490035 	movtne	r0, #36917	; 0x9035
    1418:	26050000 	strcs	r0, [r5], -r0
    141c:	00134900 	andseq	r4, r3, r0, lsl #18
    1420:	01040600 	tsteq	r4, r0, lsl #12
    1424:	0b3a0b0b 	bleq	e84058 <__Stack_Size+0xe83c58>
    1428:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    142c:	28070000 	stmdacs	r7, {}
    1430:	1c0e0300 	stcne	3, cr0, [lr], {0}
    1434:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1438:	08030028 	stmdaeq	r3, {r3, r5}
    143c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1440:	03001609 	movweq	r1, #1545	; 0x609
    1444:	3b0b3a0e 	blcc	2cfc84 <__Stack_Size+0x2cf884>
    1448:	0013490b 	andseq	r4, r3, fp, lsl #18
    144c:	00240a00 	eoreq	r0, r4, r0, lsl #20
    1450:	0b3e0b0b 	bleq	f84084 <__Stack_Size+0xf83c84>
    1454:	130b0000 	movwne	r0, #45056	; 0xb000
    1458:	3a0b0b01 	bcc	2c4064 <__Stack_Size+0x2c3c64>
    145c:	01053b0b 	tsteq	r5, fp, lsl #22
    1460:	0c000013 	stceq	0, cr0, [r0], {19}
    1464:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1468:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    146c:	0a381349 	beq	e06198 <__Stack_Size+0xe05d98>
    1470:	0d0d0000 	stceq	0, cr0, [sp]
    1474:	3a080300 	bcc	20207c <__Stack_Size+0x201c7c>
    1478:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    147c:	000a3813 	andeq	r3, sl, r3, lsl r8
    1480:	012e0e00 	teqeq	lr, r0, lsl #28
    1484:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1488:	0b3b0b3a 	bleq	ec4178 <__Stack_Size+0xec3d78>
    148c:	01110c27 	tsteq	r1, r7, lsr #24
    1490:	0a400112 	beq	10018e0 <__Stack_Size+0x10014e0>
    1494:	00001301 	andeq	r1, r0, r1, lsl #6
    1498:	0300050f 	movweq	r0, #1295	; 0x50f
    149c:	3b0b3a0e 	blcc	2cfcdc <__Stack_Size+0x2cf8dc>
    14a0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    14a4:	1000000a 	andne	r0, r0, sl
    14a8:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    14ac:	0b3a0e03 	bleq	e84cc0 <__Stack_Size+0xe848c0>
    14b0:	0c270b3b 	stceq	11, cr0, [r7], #-236
    14b4:	01111349 	tsteq	r1, r9, asr #6
    14b8:	0a400112 	beq	1001908 <__Stack_Size+0x1001508>
    14bc:	2e110000 	wxorcs	wr0, wr1, wr0
    14c0:	030c3f01 	movweq	r3, #52993	; 0xcf01
    14c4:	3b0b3a0e 	blcc	2cfd04 <__Stack_Size+0x2cf904>
    14c8:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    14cc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    14d0:	000a4001 	andeq	r4, sl, r1
    14d4:	00051200 	andeq	r1, r5, r0, lsl #4
    14d8:	0b3a0e03 	bleq	e84cec <__Stack_Size+0xe848ec>
    14dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    14e0:	00000602 	andeq	r0, r0, r2, lsl #12
    14e4:	03003413 	movweq	r3, #1043	; 0x413
    14e8:	3b0b3a0e 	blcc	2cfd28 <__Stack_Size+0x2cf928>
    14ec:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    14f0:	14000006 	strne	r0, [r0], #-6
    14f4:	08030034 	stmdaeq	r3, {r2, r4, r5}
    14f8:	0b3b0b3a 	bleq	ec41e8 <__Stack_Size+0xec3de8>
    14fc:	00001349 	andeq	r1, r0, r9, asr #6
    1500:	03003415 	movweq	r3, #1045	; 0x415
    1504:	3b0b3a0e 	blcc	2cfd44 <__Stack_Size+0x2cf944>
    1508:	0013490b 	andseq	r4, r3, fp, lsl #18
    150c:	11010000 	tstne	r1, r0
    1510:	130e2501 	movwne	r2, #58625	; 0xe501
    1514:	1b0e030b 	blne	382148 <__Stack_Size+0x381d48>
    1518:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    151c:	00061001 	andeq	r1, r6, r1
    1520:	00240200 	eoreq	r0, r4, r0, lsl #4
    1524:	0b3e0b0b 	bleq	f84158 <__Stack_Size+0xf83d58>
    1528:	00000e03 	andeq	r0, r0, r3, lsl #28
    152c:	03001603 	movweq	r1, #1539	; 0x603
    1530:	3b0b3a08 	blcc	2cfd58 <__Stack_Size+0x2cf958>
    1534:	0013490b 	andseq	r4, r3, fp, lsl #18
    1538:	00350400 	eorseq	r0, r5, r0, lsl #8
    153c:	00001349 	andeq	r1, r0, r9, asr #6
    1540:	0b010405 	bleq	4255c <__Stack_Size+0x4215c>
    1544:	3b0b3a0b 	blcc	2cfd78 <__Stack_Size+0x2cf978>
    1548:	0013010b 	andseq	r0, r3, fp, lsl #2
    154c:	00280600 	eoreq	r0, r8, r0, lsl #12
    1550:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1554:	28070000 	stmdacs	r7, {}
    1558:	1c080300 	stcne	3, cr0, [r8], {0}
    155c:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1560:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1564:	0b3b0b3a 	bleq	ec4254 <__Stack_Size+0xec3e54>
    1568:	00001349 	andeq	r1, r0, r9, asr #6
    156c:	0b002409 	bleq	a598 <__Stack_Size+0xa198>
    1570:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1574:	01130a00 	tsteq	r3, r0, lsl #20
    1578:	0b3a0b0b 	bleq	e841ac <__Stack_Size+0xe83dac>
    157c:	1301053b 	movwne	r0, #5435	; 0x153b
    1580:	0d0b0000 	stceq	0, cr0, [fp]
    1584:	3a080300 	bcc	20218c <__Stack_Size+0x201d8c>
    1588:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    158c:	000a3813 	andeq	r3, sl, r3, lsl r8
    1590:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1594:	0b3a0e03 	bleq	e84da8 <__Stack_Size+0xe849a8>
    1598:	1349053b 	movtne	r0, #38203	; 0x953b
    159c:	00000a38 	andeq	r0, r0, r8, lsr sl
    15a0:	0300160d 	movweq	r1, #1549	; 0x60d
    15a4:	3b0b3a0e 	blcc	2cfde4 <__Stack_Size+0x2cf9e4>
    15a8:	00134905 	andseq	r4, r3, r5, lsl #18
    15ac:	01130e00 	tsteq	r3, r0, lsl #28
    15b0:	0b3a0b0b 	bleq	e841e4 <__Stack_Size+0xe83de4>
    15b4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    15b8:	0d0f0000 	stceq	0, cr0, [pc]
    15bc:	3a0e0300 	bcc	3821c4 <__Stack_Size+0x381dc4>
    15c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    15c4:	000a3813 	andeq	r3, sl, r3, lsl r8
    15c8:	012e1000 	teqeq	lr, r0
    15cc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    15d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    15d4:	0b200c27 	bleq	804678 <__Stack_Size+0x804278>
    15d8:	00001301 	andeq	r1, r0, r1, lsl #6
    15dc:	03000511 	movweq	r0, #1297	; 0x511
    15e0:	3b0b3a0e 	blcc	2cfe20 <__Stack_Size+0x2cfa20>
    15e4:	00134905 	andseq	r4, r3, r5, lsl #18
    15e8:	00341200 	eorseq	r1, r4, r0, lsl #4
    15ec:	0b3a0e03 	bleq	e84e00 <__Stack_Size+0xe84a00>
    15f0:	1349053b 	movtne	r0, #38203	; 0x953b
    15f4:	0f130000 	svceq	0x00130000
    15f8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    15fc:	14000013 	strne	r0, [r0], #-19
    1600:	0e03012e 	adfeqsp	f0, f3, #0.5
    1604:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1608:	0b200c27 	bleq	8046ac <__Stack_Size+0x8042ac>
    160c:	00001301 	andeq	r1, r0, r1, lsl #6
    1610:	03003415 	movweq	r3, #1045	; 0x415
    1614:	3b0b3a08 	blcc	2cfe3c <__Stack_Size+0x2cfa3c>
    1618:	00134905 	andseq	r4, r3, r5, lsl #18
    161c:	012e1600 	teqeq	lr, r0, lsl #12
    1620:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1624:	0b3b0b3a 	bleq	ec4314 <__Stack_Size+0xec3f14>
    1628:	01110c27 	tsteq	r1, r7, lsr #24
    162c:	06400112 	undefined
    1630:	00001301 	andeq	r1, r0, r1, lsl #6
    1634:	03000517 	movweq	r0, #1303	; 0x517
    1638:	3b0b3a0e 	blcc	2cfe78 <__Stack_Size+0x2cfa78>
    163c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1640:	18000006 	stmdane	r0, {r1, r2}
    1644:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1648:	0b3b0b3a 	bleq	ec4338 <__Stack_Size+0xec3f38>
    164c:	06021349 	streq	r1, [r2], -r9, asr #6
    1650:	2e190000 	wxorcs	wr0, wr9, wr0
    1654:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1658:	3b0b3a0e 	blcc	2cfe98 <__Stack_Size+0x2cfa98>
    165c:	110c2705 	tstne	ip, r5, lsl #14
    1660:	40011201 	andmi	r1, r1, r1, lsl #4
    1664:	00130106 	andseq	r0, r3, r6, lsl #2
    1668:	00051a00 	andeq	r1, r5, r0, lsl #20
    166c:	0b3a0e03 	bleq	e84e80 <__Stack_Size+0xe84a80>
    1670:	1349053b 	movtne	r0, #38203	; 0x953b
    1674:	00000602 	andeq	r0, r0, r2, lsl #12
    1678:	0300341b 	movweq	r3, #1051	; 0x41b
    167c:	3b0b3a0e 	blcc	2cfebc <__Stack_Size+0x2cfabc>
    1680:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1684:	1c000006 	stcne	0, cr0, [r0], {6}
    1688:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    168c:	0b580655 	bleq	1602fe8 <__Stack_Size+0x1602be8>
    1690:	13010559 	movwne	r0, #5465	; 0x1559
    1694:	051d0000 	ldreq	r0, [sp]
    1698:	00133100 	andseq	r3, r3, r0, lsl #2
    169c:	010b1e00 	tsteq	fp, r0, lsl #28
    16a0:	00000655 	andeq	r0, r0, r5, asr r6
    16a4:	3100341f 	tstcc	r0, pc, lsl r4
    16a8:	00060213 	andeq	r0, r6, r3, lsl r2
    16ac:	011d2000 	tsteq	sp, r0
    16b0:	01521331 	cmpeq	r2, r1, lsr r3
    16b4:	0b580655 	bleq	1603010 <__Stack_Size+0x1602c10>
    16b8:	13010559 	movwne	r0, #5465	; 0x1559
    16bc:	34210000 	strtcc	r0, [r1]
    16c0:	00133100 	andseq	r3, r3, r0, lsl #2
    16c4:	011d2200 	tsteq	sp, r0, lsl #4
    16c8:	01111331 	tsteq	r1, r1, lsr r3
    16cc:	0b580112 	bleq	1601b1c <__Stack_Size+0x160171c>
    16d0:	13010559 	movwne	r0, #5465	; 0x1559
    16d4:	0b230000 	bleq	8c16dc <__Stack_Size+0x8c12dc>
    16d8:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    16dc:	24000001 	strcs	r0, [r0], #-1
    16e0:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    16e4:	06550152 	undefined
    16e8:	05590b58 	ldrbeq	r0, [r9, #-2904]
    16ec:	05250000 	streq	r0, [r5]!
    16f0:	3a0e0300 	bcc	3822f8 <__Stack_Size+0x381ef8>
    16f4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    16f8:	000a0213 	andeq	r0, sl, r3, lsl r2
    16fc:	00342600 	eorseq	r2, r4, r0, lsl #12
    1700:	0b3a0e03 	bleq	e84f14 <__Stack_Size+0xe84b14>
    1704:	1349053b 	movtne	r0, #38203	; 0x953b
    1708:	00000a02 	andeq	r0, r0, r2, lsl #20
    170c:	31003427 	tstcc	r0, r7, lsr #8
    1710:	000a0213 	andeq	r0, sl, r3, lsl r2
    1714:	011d2800 	tsteq	sp, r0, lsl #16
    1718:	01111331 	tsteq	r1, r1, lsr r3
    171c:	0b580112 	bleq	1601b6c <__Stack_Size+0x160176c>
    1720:	00000559 	andeq	r0, r0, r9, asr r5
    1724:	3f012e29 	svccc	0x00012e29
    1728:	3a0e030c 	bcc	382360 <__Stack_Size+0x381f60>
    172c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1730:	1201110c 	andne	r1, r1, #3	; 0x3
    1734:	010a4001 	tsteq	sl, r1
    1738:	2a000013 	bcs	178c <__Stack_Size+0x138c>
    173c:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    1740:	01120111 	tsteq	r2, r1, lsl r1
    1744:	13010a40 	movwne	r0, #6720	; 0x1a40
    1748:	052b0000 	streq	r0, [fp]!
    174c:	02133100 	andseq	r3, r3, #0	; 0x0
    1750:	2c00000a 	stccs	0, cr0, [r0], {10}
    1754:	13310005 	teqne	r1, #5	; 0x5
    1758:	00000602 	andeq	r0, r0, r2, lsl #12
    175c:	3f012e2d 	svccc	0x00012e2d
    1760:	3a0e030c 	bcc	382398 <__Stack_Size+0x381f98>
    1764:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1768:	1113490c 	tstne	r3, ip, lsl #18
    176c:	40011201 	andmi	r1, r1, r1, lsl #4
    1770:	0013010a 	andseq	r0, r3, sl, lsl #2
    1774:	012e2e00 	teqeq	lr, r0, lsl #28
    1778:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    177c:	0b3b0b3a 	bleq	ec446c <__Stack_Size+0xec406c>
    1780:	01110c27 	tsteq	r1, r7, lsr #24
    1784:	06400112 	undefined
    1788:	01000000 	tsteq	r0, r0
    178c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1790:	0e030b13 	vmoveq.32	d3[0], r0
    1794:	01110e1b 	tsteq	r1, fp, lsl lr
    1798:	06100112 	undefined
    179c:	24020000 	strcs	r0, [r2]
    17a0:	3e0b0b00 	fmacdcc	d0, d11, d0
    17a4:	000e030b 	andeq	r0, lr, fp, lsl #6
    17a8:	00160300 	andseq	r0, r6, r0, lsl #6
    17ac:	0b3a0803 	bleq	e837c0 <__Stack_Size+0xe833c0>
    17b0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    17b4:	35040000 	strcc	r0, [r4]
    17b8:	00134900 	andseq	r4, r3, r0, lsl #18
    17bc:	01040500 	tsteq	r4, r0, lsl #10
    17c0:	0b3a0b0b 	bleq	e843f4 <__Stack_Size+0xe83ff4>
    17c4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    17c8:	28060000 	stmdacs	r6, {}
    17cc:	1c0e0300 	stcne	3, cr0, [lr], {0}
    17d0:	0700000d 	streq	r0, [r0, -sp]
    17d4:	08030028 	stmdaeq	r3, {r3, r5}
    17d8:	00000d1c 	andeq	r0, r0, ip, lsl sp
    17dc:	03001608 	movweq	r1, #1544	; 0x608
    17e0:	3b0b3a0e 	blcc	2d0020 <__Stack_Size+0x2cfc20>
    17e4:	0013490b 	andseq	r4, r3, fp, lsl #18
    17e8:	00240900 	eoreq	r0, r4, r0, lsl #18
    17ec:	0b3e0b0b 	bleq	f84420 <__Stack_Size+0xf84020>
    17f0:	130a0000 	movwne	r0, #40960	; 0xa000
    17f4:	3a0b0b01 	bcc	2c4400 <__Stack_Size+0x2c4000>
    17f8:	01053b0b 	tsteq	r5, fp, lsl #22
    17fc:	0b000013 	bleq	1850 <__Stack_Size+0x1450>
    1800:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1804:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1808:	0a381349 	beq	e06534 <__Stack_Size+0xe06134>
    180c:	0d0c0000 	stceq	0, cr0, [ip]
    1810:	3a0e0300 	bcc	382418 <__Stack_Size+0x382018>
    1814:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1818:	000a3813 	andeq	r3, sl, r3, lsl r8
    181c:	00160d00 	andseq	r0, r6, r0, lsl #26
    1820:	0b3a0e03 	bleq	e85034 <__Stack_Size+0xe84c34>
    1824:	1349053b 	movtne	r0, #38203	; 0x953b
    1828:	130e0000 	movwne	r0, #57344	; 0xe000
    182c:	3a0b0b01 	bcc	2c4438 <__Stack_Size+0x2c4038>
    1830:	010b3b0b 	tsteq	fp, fp, lsl #22
    1834:	0f000013 	svceq	0x00000013
    1838:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    183c:	0b3b0b3a 	bleq	ec452c <__Stack_Size+0xec412c>
    1840:	0a381349 	beq	e0656c <__Stack_Size+0xe0616c>
    1844:	2e100000 	wxorcs	wr0, wr0, wr0
    1848:	030c3f01 	movweq	r3, #52993	; 0xcf01
    184c:	3b0b3a0e 	blcc	2d008c <__Stack_Size+0x2cfc8c>
    1850:	110c270b 	tstne	ip, fp, lsl #14
    1854:	40011201 	andmi	r1, r1, r1, lsl #4
    1858:	0013010a 	andseq	r0, r3, sl, lsl #2
    185c:	00051100 	andeq	r1, r5, r0, lsl #2
    1860:	0b3a0e03 	bleq	e85074 <__Stack_Size+0xe84c74>
    1864:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1868:	00000a02 	andeq	r0, r0, r2, lsl #20
    186c:	0b000f12 	bleq	54bc <__Stack_Size+0x50bc>
    1870:	0013490b 	andseq	r4, r3, fp, lsl #18
    1874:	012e1300 	teqeq	lr, r0, lsl #6
    1878:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    187c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1880:	01110c27 	tsteq	r1, r7, lsr #24
    1884:	0a400112 	beq	1001cd4 <__Stack_Size+0x10018d4>
    1888:	00001301 	andeq	r1, r0, r1, lsl #6
    188c:	03000514 	movweq	r0, #1300	; 0x514
    1890:	3b0b3a0e 	blcc	2d00d0 <__Stack_Size+0x2cfcd0>
    1894:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1898:	15000006 	strne	r0, [r0, #-6]
    189c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    18a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    18a4:	0a021349 	beq	865d0 <__Stack_Size+0x861d0>
    18a8:	05160000 	ldreq	r0, [r6]
    18ac:	3a0e0300 	bcc	3824b4 <__Stack_Size+0x3820b4>
    18b0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18b4:	000a0213 	andeq	r0, sl, r3, lsl r2
    18b8:	012e1700 	teqeq	lr, r0, lsl #14
    18bc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    18c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    18c4:	01110c27 	tsteq	r1, r7, lsr #24
    18c8:	06400112 	undefined
    18cc:	00001301 	andeq	r1, r0, r1, lsl #6
    18d0:	03000518 	movweq	r0, #1304	; 0x518
    18d4:	3b0b3a0e 	blcc	2d0114 <__Stack_Size+0x2cfd14>
    18d8:	02134905 	andseq	r4, r3, #81920	; 0x14000
    18dc:	19000006 	stmdbne	r0, {r1, r2}
    18e0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    18e4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    18e8:	00001349 	andeq	r1, r0, r9, asr #6
    18ec:	0300341a 	movweq	r3, #1050	; 0x41a
    18f0:	3b0b3a0e 	blcc	2d0130 <__Stack_Size+0x2cfd30>
    18f4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    18f8:	1b000006 	blne	1918 <__Stack_Size+0x1518>
    18fc:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1900:	0b3a0e03 	bleq	e85114 <__Stack_Size+0xe84d14>
    1904:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1908:	01111349 	tsteq	r1, r9, asr #6
    190c:	0a400112 	beq	1001d5c <__Stack_Size+0x100195c>
    1910:	00001301 	andeq	r1, r0, r1, lsl #6
    1914:	3f012e1c 	svccc	0x00012e1c
    1918:	3a0e030c 	bcc	382550 <__Stack_Size+0x382150>
    191c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1920:	1201110c 	andne	r1, r1, #3	; 0x3
    1924:	01064001 	tsteq	r6, r1
    1928:	1d000013 	stcne	0, cr0, [r0, #-76]
    192c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1930:	0b3b0b3a 	bleq	ec4620 <__Stack_Size+0xec4220>
    1934:	06021349 	streq	r1, [r2], -r9, asr #6
    1938:	341e0000 	ldrcc	r0, [lr]
    193c:	3a0e0300 	bcc	382544 <__Stack_Size+0x382144>
    1940:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1944:	000a0213 	andeq	r0, sl, r3, lsl r2
    1948:	00341f00 	eorseq	r1, r4, r0, lsl #30
    194c:	0b3a0e03 	bleq	e85160 <__Stack_Size+0xe84d60>
    1950:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1954:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
    1958:	030c3f01 	movweq	r3, #52993	; 0xcf01
    195c:	3b0b3a0e 	blcc	2d019c <__Stack_Size+0x2cfd9c>
    1960:	110c270b 	tstne	ip, fp, lsl #14
    1964:	40011201 	andmi	r1, r1, r1, lsl #4
    1968:	00000006 	andeq	r0, r0, r6
    196c:	10001101 	andne	r1, r0, r1, lsl #2
    1970:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    1974:	1b080301 	blne	202580 <__Stack_Size+0x202180>
    1978:	13082508 	movwne	r2, #34056	; 0x8508
    197c:	00000005 	andeq	r0, r0, r5
    1980:	25011101 	strcs	r1, [r1, #-257]
    1984:	030b130e 	movweq	r1, #45838	; 0xb30e
    1988:	110e1b0e 	tstne	lr, lr, lsl #22
    198c:	10011201 	andne	r1, r1, r1, lsl #4
    1990:	02000006 	andeq	r0, r0, #6	; 0x6
    1994:	0b0b0024 	bleq	2c1a2c <__Stack_Size+0x2c162c>
    1998:	0e030b3e 	vmoveq.16	d3[0], r0
    199c:	24030000 	strcs	r0, [r3]
    19a0:	3e0b0b00 	fmacdcc	d0, d11, d0
    19a4:	0400000b 	streq	r0, [r0], #-11
    19a8:	0c3f012e 	ldfeqs	f0, [pc], #-184
    19ac:	0b3a0e03 	bleq	e851c0 <__Stack_Size+0xe84dc0>
    19b0:	0c270b3b 	stceq	11, cr0, [r7], #-236
    19b4:	01120111 	tsteq	r2, r1, lsl r1
    19b8:	13010640 	movwne	r0, #5696	; 0x1640
    19bc:	34050000 	strcc	r0, [r5]
    19c0:	3a0e0300 	bcc	3825c8 <__Stack_Size+0x3821c8>
    19c4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    19c8:	06000013 	undefined
    19cc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    19d0:	0b3b0b3a 	bleq	ec46c0 <__Stack_Size+0xec42c0>
    19d4:	06021349 	streq	r1, [r2], -r9, asr #6
    19d8:	0f070000 	svceq	0x00070000
    19dc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    19e0:	08000013 	stmdaeq	r0, {r0, r1, r4}
    19e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    19e8:	0b3b0b3a 	bleq	ec46d8 <__Stack_Size+0xec42d8>
    19ec:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    19f0:	00000c3c 	andeq	r0, r0, ip, lsr ip
    19f4:	03003409 	movweq	r3, #1033	; 0x409
    19f8:	3b0b3a0e 	blcc	2d0238 <__Stack_Size+0x2cfe38>
    19fc:	3c0c3f0b 	stccc	15, cr3, [ip], {11}
    1a00:	0a00000c 	beq	1a38 <__Stack_Size+0x1638>
    1a04:	13490101 	movtne	r0, #37121	; 0x9101
    1a08:	00001301 	andeq	r1, r0, r1, lsl #6
    1a0c:	4900210b 	stmdbmi	r0, {r0, r1, r3, r8, sp}
    1a10:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1a14:	00150c00 	andseq	r0, r5, r0, lsl #24
    1a18:	00000c27 	andeq	r0, r0, r7, lsr #24
    1a1c:	0300340d 	movweq	r3, #1037	; 0x40d
    1a20:	3b0b3a0e 	blcc	2d0260 <__Stack_Size+0x2cfe60>
    1a24:	3f13490b 	svccc	0x0013490b
    1a28:	000a020c 	andeq	r0, sl, ip, lsl #4
    1a2c:	00260e00 	eoreq	r0, r6, r0, lsl #28
    1a30:	00001349 	andeq	r1, r0, r9, asr #6
    1a34:	01110100 	tsteq	r1, r0, lsl #2
    1a38:	0b130e25 	bleq	4c52d4 <__Stack_Size+0x4c4ed4>
    1a3c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1a40:	01120111 	tsteq	r2, r1, lsl r1
    1a44:	00000610 	andeq	r0, r0, r0, lsl r6
    1a48:	0b002402 	bleq	aa58 <__Stack_Size+0xa658>
    1a4c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1a50:	0300000e 	movweq	r0, #14	; 0xe
    1a54:	0b0b0024 	bleq	2c1aec <__Stack_Size+0x2c16ec>
    1a58:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1a5c:	24040000 	strcs	r0, [r4]
    1a60:	3e0b0b00 	fmacdcc	d0, d11, d0
    1a64:	0500000b 	streq	r0, [r0, #-11]
    1a68:	0c270015 	stceq	0, cr0, [r7], #-84
    1a6c:	0f060000 	svceq	0x00060000
    1a70:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1a74:	07000013 	smladeq	r0, r3, r0, r0
    1a78:	0e030104 	adfeqs	f0, f3, f4
    1a7c:	0b3a0b0b 	bleq	e846b0 <__Stack_Size+0xe842b0>
    1a80:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1a84:	28080000 	stmdacs	r8, {}
    1a88:	1c0e0300 	stcne	3, cr0, [lr], {0}
    1a8c:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1a90:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1a94:	0b3a0e03 	bleq	e852a8 <__Stack_Size+0xe84ea8>
    1a98:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1a9c:	01111349 	tsteq	r1, r9, asr #6
    1aa0:	06400112 	undefined
    1aa4:	050a0000 	streq	r0, [sl]
    1aa8:	3a080300 	bcc	2026b0 <__Stack_Size+0x2022b0>
    1aac:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ab0:	00060213 	andeq	r0, r6, r3, lsl r2
    1ab4:	11010000 	tstne	r1, r0
    1ab8:	130e2501 	movwne	r2, #58625	; 0xe501
    1abc:	1b0e030b 	blne	3826f0 <__Stack_Size+0x3822f0>
    1ac0:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1ac4:	00061001 	andeq	r1, r6, r1
    1ac8:	00240200 	eoreq	r0, r4, r0, lsl #4
    1acc:	0b3e0b0b 	bleq	f84700 <__Stack_Size+0xf84300>
    1ad0:	00000e03 	andeq	r0, r0, r3, lsl #28
    1ad4:	0b002403 	bleq	aae8 <__Stack_Size+0xa6e8>
    1ad8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1adc:	04000008 	streq	r0, [r0], #-8
    1ae0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1ae4:	0b3b0b3a 	bleq	ec47d4 <__Stack_Size+0xec43d4>
    1ae8:	00001349 	andeq	r1, r0, r9, asr #6
    1aec:	03001605 	movweq	r1, #1541	; 0x605
    1af0:	3b0b3a0e 	blcc	2d0330 <__Stack_Size+0x2cff30>
    1af4:	00134905 	andseq	r4, r3, r5, lsl #18
    1af8:	01170600 	tsteq	r7, r0, lsl #12
    1afc:	0b3a0b0b 	bleq	e84730 <__Stack_Size+0xe84330>
    1b00:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1b04:	0d070000 	stceq	0, cr0, [r7]
    1b08:	3a0e0300 	bcc	382710 <__Stack_Size+0x382310>
    1b0c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b10:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1b14:	13490101 	movtne	r0, #37121	; 0x9101
    1b18:	00001301 	andeq	r1, r0, r1, lsl #6
    1b1c:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
    1b20:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1b24:	00240a00 	eoreq	r0, r4, r0, lsl #20
    1b28:	0b3e0b0b 	bleq	f8475c <__Stack_Size+0xf8435c>
    1b2c:	130b0000 	movwne	r0, #45056	; 0xb000
    1b30:	3a0b0b01 	bcc	2c473c <__Stack_Size+0x2c433c>
    1b34:	010b3b0b 	tsteq	fp, fp, lsl #22
    1b38:	0c000013 	stceq	0, cr0, [r0], {19}
    1b3c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1b40:	0b3b0b3a 	bleq	ec4830 <__Stack_Size+0xec4430>
    1b44:	0a381349 	beq	e06870 <__Stack_Size+0xe06470>
    1b48:	0f0d0000 	svceq	0x000d0000
    1b4c:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1b50:	01130e00 	tsteq	r3, r0, lsl #28
    1b54:	0b0b0e03 	bleq	2c5368 <__Stack_Size+0x2c4f68>
    1b58:	0b3b0b3a 	bleq	ec4848 <__Stack_Size+0xec4448>
    1b5c:	00001301 	andeq	r1, r0, r1, lsl #6
    1b60:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1b64:	3b0b3a08 	blcc	2d038c <__Stack_Size+0x2cff8c>
    1b68:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1b6c:	1000000a 	andne	r0, r0, sl
    1b70:	0b0b000f 	bleq	2c1bb4 <__Stack_Size+0x2c17b4>
    1b74:	00001349 	andeq	r1, r0, r9, asr #6
    1b78:	03011311 	movweq	r1, #4881	; 0x1311
    1b7c:	3a050b0e 	bcc	1447bc <__Stack_Size+0x1443bc>
    1b80:	010b3b0b 	tsteq	fp, fp, lsl #22
    1b84:	12000013 	andne	r0, r0, #19	; 0x13
    1b88:	0c270015 	stceq	0, cr0, [r7], #-84
    1b8c:	15130000 	ldrne	r0, [r3]
    1b90:	490c2701 	stmdbmi	ip, {r0, r8, r9, sl, sp}
    1b94:	00130113 	andseq	r0, r3, r3, lsl r1
    1b98:	00051400 	andeq	r1, r5, r0, lsl #8
    1b9c:	00001349 	andeq	r1, r0, r9, asr #6
    1ba0:	03000d15 	movweq	r0, #3349	; 0xd15
    1ba4:	3b0b3a0e 	blcc	2d03e4 <__Stack_Size+0x2cffe4>
    1ba8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1bac:	1600000a 	strne	r0, [r0], -sl
    1bb0:	13490026 	movtne	r0, #36902	; 0x9026
    1bb4:	13170000 	tstne	r7, #0	; 0x0
    1bb8:	0b0e0301 	bleq	3827c4 <__Stack_Size+0x3823c4>
    1bbc:	3b0b3a0b 	blcc	2d03f0 <__Stack_Size+0x2cfff0>
    1bc0:	00130105 	andseq	r0, r3, r5, lsl #2
    1bc4:	01131800 	tsteq	r3, r0, lsl #16
    1bc8:	0b3a0b0b 	bleq	e847fc <__Stack_Size+0xe843fc>
    1bcc:	1301053b 	movwne	r0, #5435	; 0x153b
    1bd0:	17190000 	ldrne	r0, [r9, -r0]
    1bd4:	3a0b0b01 	bcc	2c47e0 <__Stack_Size+0x2c43e0>
    1bd8:	01053b0b 	tsteq	r5, fp, lsl #22
    1bdc:	1a000013 	bne	1c30 <__Stack_Size+0x1830>
    1be0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1be4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1be8:	00001349 	andeq	r1, r0, r9, asr #6
    1bec:	2701151b 	smladcs	r1, fp, r5, r1
    1bf0:	0013010c 	andseq	r0, r3, ip, lsl #2
    1bf4:	012e1c00 	teqeq	lr, r0, lsl #24
    1bf8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1bfc:	0b3b0b3a 	bleq	ec48ec <__Stack_Size+0xec44ec>
    1c00:	01110c27 	tsteq	r1, r7, lsr #24
    1c04:	0a400112 	beq	1002054 <__Stack_Size+0x1001c54>
    1c08:	00001301 	andeq	r1, r0, r1, lsl #6
    1c0c:	0300051d 	movweq	r0, #1309	; 0x51d
    1c10:	3b0b3a0e 	blcc	2d0450 <__Stack_Size+0x2d0050>
    1c14:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1c18:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    1c1c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1c20:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1c24:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    1c28:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1c2c:	01110100 	tsteq	r1, r0, lsl #2
    1c30:	0b130e25 	bleq	4c54cc <__Stack_Size+0x4c50cc>
    1c34:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1c38:	01120111 	tsteq	r2, r1, lsl r1
    1c3c:	00000610 	andeq	r0, r0, r0, lsl r6
    1c40:	0b002402 	bleq	ac50 <__Stack_Size+0xa850>
    1c44:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1c48:	0300000e 	movweq	r0, #14	; 0xe
    1c4c:	0b0b0024 	bleq	2c1ce4 <__Stack_Size+0x2c18e4>
    1c50:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1c54:	16040000 	strne	r0, [r4], -r0
    1c58:	3a0e0300 	bcc	382860 <__Stack_Size+0x382460>
    1c5c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c60:	05000013 	streq	r0, [r0, #-19]
    1c64:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1c68:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1c6c:	00001349 	andeq	r1, r0, r9, asr #6
    1c70:	0b011706 	bleq	47890 <__Stack_Size+0x47490>
    1c74:	3b0b3a0b 	blcc	2d04a8 <__Stack_Size+0x2d00a8>
    1c78:	0013010b 	andseq	r0, r3, fp, lsl #2
    1c7c:	000d0700 	andeq	r0, sp, r0, lsl #14
    1c80:	0b3a0e03 	bleq	e85494 <__Stack_Size+0xe85094>
    1c84:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1c88:	01080000 	tsteq	r8, r0
    1c8c:	01134901 	tsteq	r3, r1, lsl #18
    1c90:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1c94:	13490021 	movtne	r0, #36897	; 0x9021
    1c98:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1c9c:	0b00240a 	bleq	accc <__Stack_Size+0xa8cc>
    1ca0:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1ca4:	01130b00 	tsteq	r3, r0, lsl #22
    1ca8:	0b3a0b0b 	bleq	e848dc <__Stack_Size+0xe844dc>
    1cac:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1cb0:	0d0c0000 	stceq	0, cr0, [ip]
    1cb4:	3a0e0300 	bcc	3828bc <__Stack_Size+0x3824bc>
    1cb8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cbc:	000a3813 	andeq	r3, sl, r3, lsl r8
    1cc0:	000f0d00 	andeq	r0, pc, r0, lsl #26
    1cc4:	00000b0b 	andeq	r0, r0, fp, lsl #22
    1cc8:	0301130e 	movweq	r1, #4878	; 0x130e
    1ccc:	3a0b0b0e 	bcc	2c490c <__Stack_Size+0x2c450c>
    1cd0:	010b3b0b 	tsteq	fp, fp, lsl #22
    1cd4:	0f000013 	svceq	0x00000013
    1cd8:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1cdc:	0b3b0b3a 	bleq	ec49cc <__Stack_Size+0xec45cc>
    1ce0:	0a381349 	beq	e06a0c <__Stack_Size+0xe0660c>
    1ce4:	0f100000 	svceq	0x00100000
    1ce8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1cec:	11000013 	tstne	r0, r3, lsl r0
    1cf0:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1cf4:	0b3a050b 	bleq	e83128 <__Stack_Size+0xe82d28>
    1cf8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1cfc:	15120000 	ldrne	r0, [r2]
    1d00:	000c2700 	andeq	r2, ip, r0, lsl #14
    1d04:	01151300 	tsteq	r5, r0, lsl #6
    1d08:	13490c27 	movtne	r0, #39975	; 0x9c27
    1d0c:	00001301 	andeq	r1, r0, r1, lsl #6
    1d10:	49000514 	stmdbmi	r0, {r2, r4, r8, sl}
    1d14:	15000013 	strne	r0, [r0, #-19]
    1d18:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1d1c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1d20:	0a381349 	beq	e06a4c <__Stack_Size+0xe0664c>
    1d24:	26160000 	ldrcs	r0, [r6], -r0
    1d28:	00134900 	andseq	r4, r3, r0, lsl #18
    1d2c:	01131700 	tsteq	r3, r0, lsl #14
    1d30:	0b0b0e03 	bleq	2c5544 <__Stack_Size+0x2c5144>
    1d34:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1d38:	00001301 	andeq	r1, r0, r1, lsl #6
    1d3c:	0b011318 	bleq	469a4 <__Stack_Size+0x465a4>
    1d40:	3b0b3a0b 	blcc	2d0574 <__Stack_Size+0x2d0174>
    1d44:	00130105 	andseq	r0, r3, r5, lsl #2
    1d48:	01171900 	tsteq	r7, r0, lsl #18
    1d4c:	0b3a0b0b 	bleq	e84980 <__Stack_Size+0xe84580>
    1d50:	1301053b 	movwne	r0, #5435	; 0x153b
    1d54:	0d1a0000 	ldceq	0, cr0, [sl]
    1d58:	3a0e0300 	bcc	382960 <__Stack_Size+0x382560>
    1d5c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d60:	1b000013 	blne	1db4 <__Stack_Size+0x19b4>
    1d64:	0c270115 	stfeqs	f0, [r7], #-84
    1d68:	00001301 	andeq	r1, r0, r1, lsl #6
    1d6c:	0300341c 	movweq	r3, #1052	; 0x41c
    1d70:	3b0b3a0e 	blcc	2d05b0 <__Stack_Size+0x2d01b0>
    1d74:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1d78:	1d00000a 	stcne	0, cr0, [r0, #-40]
    1d7c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1d80:	0b3b0b3a 	bleq	ec4a70 <__Stack_Size+0xec4670>
    1d84:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    1d88:	00000a02 	andeq	r0, r0, r2, lsl #20
    1d8c:	01110100 	tsteq	r1, r0, lsl #2
    1d90:	0b130e25 	bleq	4c562c <__Stack_Size+0x4c522c>
    1d94:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1d98:	01120111 	tsteq	r2, r1, lsl r1
    1d9c:	00000610 	andeq	r0, r0, r0, lsl r6
    1da0:	0b002402 	bleq	adb0 <__Stack_Size+0xa9b0>
    1da4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1da8:	0300000e 	movweq	r0, #14	; 0xe
    1dac:	0b0b0024 	bleq	2c1e44 <__Stack_Size+0x2c1a44>
    1db0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1db4:	24040000 	strcs	r0, [r4]
    1db8:	3e0b0b00 	fmacdcc	d0, d11, d0
    1dbc:	0500000b 	streq	r0, [r0, #-11]
    1dc0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1dc4:	0b3b0b3a 	bleq	ec4ab4 <__Stack_Size+0xec46b4>
    1dc8:	00001349 	andeq	r1, r0, r9, asr #6
    1dcc:	3f012e06 	svccc	0x00012e06
    1dd0:	3a0e030c 	bcc	382a08 <__Stack_Size+0x382608>
    1dd4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1dd8:	1201110c 	andne	r1, r1, #3	; 0x3
    1ddc:	01064001 	tsteq	r6, r1
    1de0:	07000013 	smladeq	r0, r3, r0, r0
    1de4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1de8:	0b3b0b3a 	bleq	ec4ad8 <__Stack_Size+0xec46d8>
    1dec:	0a021349 	beq	86b18 <__Stack_Size+0x86718>
    1df0:	34080000 	strcc	r0, [r8]
    1df4:	3a080300 	bcc	2029fc <__Stack_Size+0x2025fc>
    1df8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1dfc:	000a0213 	andeq	r0, sl, r3, lsl r2
    1e00:	01010900 	tsteq	r1, r0, lsl #18
    1e04:	13011349 	movwne	r1, #4937	; 0x1349
    1e08:	210a0000 	tstcs	sl, r0
    1e0c:	0b000000 	bleq	1e14 <__Stack_Size+0x1a14>
    1e10:	0c270015 	stceq	0, cr0, [r7], #-84
    1e14:	0f0c0000 	svceq	0x000c0000
    1e18:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1e1c:	0d000013 	stceq	0, cr0, [r0, #-76]
    1e20:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1e24:	0b3b0b3a 	bleq	ec4b14 <__Stack_Size+0xec4714>
    1e28:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    1e2c:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1e30:	01110100 	tsteq	r1, r0, lsl #2
    1e34:	0b130e25 	bleq	4c56d0 <__Stack_Size+0x4c52d0>
    1e38:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1e3c:	01120111 	tsteq	r2, r1, lsl r1
    1e40:	00000610 	andeq	r0, r0, r0, lsl r6
    1e44:	0b002402 	bleq	ae54 <__Stack_Size+0xaa54>
    1e48:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1e4c:	0300000e 	movweq	r0, #14	; 0xe
    1e50:	0b0b0024 	bleq	2c1ee8 <__Stack_Size+0x2c1ae8>
    1e54:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1e58:	24040000 	strcs	r0, [r4]
    1e5c:	3e0b0b00 	fmacdcc	d0, d11, d0
    1e60:	0500000b 	streq	r0, [r0, #-11]
    1e64:	0b0b000f 	bleq	2c1ea8 <__Stack_Size+0x2c1aa8>
    1e68:	0f060000 	svceq	0x00060000
    1e6c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1e70:	07000013 	smladeq	r0, r3, r0, r0
    1e74:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1e78:	0b3b0b3a 	bleq	ec4b68 <__Stack_Size+0xec4768>
    1e7c:	00001349 	andeq	r1, r0, r9, asr #6
    1e80:	3f012e08 	svccc	0x00012e08
    1e84:	3a0e030c 	bcc	382abc <__Stack_Size+0x3826bc>
    1e88:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1e8c:	1113490c 	tstne	r3, ip, lsl #18
    1e90:	40011201 	andmi	r1, r1, r1, lsl #4
    1e94:	00130106 	andseq	r0, r3, r6, lsl #2
    1e98:	00050900 	andeq	r0, r5, r0, lsl #18
    1e9c:	0b3a0803 	bleq	e83eb0 <__Stack_Size+0xe83ab0>
    1ea0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ea4:	00000602 	andeq	r0, r0, r2, lsl #12
    1ea8:	0300340a 	movweq	r3, #1034	; 0x40a
    1eac:	3b0b3a08 	blcc	2d06d4 <__Stack_Size+0x2d02d4>
    1eb0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1eb4:	0b000006 	bleq	1ed4 <__Stack_Size+0x1ad4>
    1eb8:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1ebc:	0b3b0b3a 	bleq	ec4bac <__Stack_Size+0xec47ac>
    1ec0:	00001349 	andeq	r1, r0, r9, asr #6
    1ec4:	0300340c 	movweq	r3, #1036	; 0x40c
    1ec8:	3b0b3a0e 	blcc	2d0708 <__Stack_Size+0x2d0308>
    1ecc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1ed0:	0d000006 	stceq	0, cr0, [r0, #-24]
    1ed4:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1ed8:	0b3b0b3a 	bleq	ec4bc8 <__Stack_Size+0xec47c8>
    1edc:	0a021349 	beq	86c08 <__Stack_Size+0x86808>
    1ee0:	01000000 	tsteq	r0, r0
    1ee4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1ee8:	0e030b13 	vmoveq.32	d3[0], r0
    1eec:	01110e1b 	tsteq	r1, fp, lsl lr
    1ef0:	06100112 	undefined
    1ef4:	24020000 	strcs	r0, [r2]
    1ef8:	3e0b0b00 	fmacdcc	d0, d11, d0
    1efc:	0008030b 	andeq	r0, r8, fp, lsl #6
    1f00:	00240300 	eoreq	r0, r4, r0, lsl #6
    1f04:	0b3e0b0b 	bleq	f84b38 <__Stack_Size+0xf84738>
    1f08:	00000e03 	andeq	r0, r0, r3, lsl #28
    1f0c:	03001604 	movweq	r1, #1540	; 0x604
    1f10:	3b0b3a0e 	blcc	2d0750 <__Stack_Size+0x2d0350>
    1f14:	0013490b 	andseq	r4, r3, fp, lsl #18
    1f18:	00160500 	andseq	r0, r6, r0, lsl #10
    1f1c:	0b3a0e03 	bleq	e85730 <__Stack_Size+0xe85330>
    1f20:	1349053b 	movtne	r0, #38203	; 0x953b
    1f24:	17060000 	strne	r0, [r6, -r0]
    1f28:	3a0b0b01 	bcc	2c4b34 <__Stack_Size+0x2c4734>
    1f2c:	010b3b0b 	tsteq	fp, fp, lsl #22
    1f30:	07000013 	smladeq	r0, r3, r0, r0
    1f34:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1f38:	0b3b0b3a 	bleq	ec4c28 <__Stack_Size+0xec4828>
    1f3c:	00001349 	andeq	r1, r0, r9, asr #6
    1f40:	49010108 	stmdbmi	r1, {r3, r8}
    1f44:	00130113 	andseq	r0, r3, r3, lsl r1
    1f48:	00210900 	eoreq	r0, r1, r0, lsl #18
    1f4c:	0b2f1349 	bleq	bc6c78 <__Stack_Size+0xbc6878>
    1f50:	240a0000 	strcs	r0, [sl]
    1f54:	3e0b0b00 	fmacdcc	d0, d11, d0
    1f58:	0b00000b 	bleq	1f8c <__Stack_Size+0x1b8c>
    1f5c:	0b0b0113 	bleq	2c23b0 <__Stack_Size+0x2c1fb0>
    1f60:	0b3b0b3a 	bleq	ec4c50 <__Stack_Size+0xec4850>
    1f64:	00001301 	andeq	r1, r0, r1, lsl #6
    1f68:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1f6c:	3b0b3a0e 	blcc	2d07ac <__Stack_Size+0x2d03ac>
    1f70:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1f74:	0d00000a 	stceq	0, cr0, [r0, #-40]
    1f78:	0b0b000f 	bleq	2c1fbc <__Stack_Size+0x2c1bbc>
    1f7c:	130e0000 	movwne	r0, #57344	; 0xe000
    1f80:	0b0e0301 	bleq	382b8c <__Stack_Size+0x38278c>
    1f84:	3b0b3a0b 	blcc	2d07b8 <__Stack_Size+0x2d03b8>
    1f88:	0013010b 	andseq	r0, r3, fp, lsl #2
    1f8c:	000d0f00 	andeq	r0, sp, r0, lsl #30
    1f90:	0b3a0803 	bleq	e83fa4 <__Stack_Size+0xe83ba4>
    1f94:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1f98:	00000a38 	andeq	r0, r0, r8, lsr sl
    1f9c:	0b000f10 	bleq	5be4 <__Stack_Size+0x57e4>
    1fa0:	0013490b 	andseq	r4, r3, fp, lsl #18
    1fa4:	01131100 	tsteq	r3, r0, lsl #2
    1fa8:	050b0e03 	streq	r0, [fp, #-3587]
    1fac:	0b3b0b3a 	bleq	ec4c9c <__Stack_Size+0xec489c>
    1fb0:	00001301 	andeq	r1, r0, r1, lsl #6
    1fb4:	27001512 	smladcs	r0, r2, r5, r1
    1fb8:	1300000c 	movwne	r0, #12	; 0xc
    1fbc:	0c270115 	stfeqs	f0, [r7], #-84
    1fc0:	13011349 	movwne	r1, #4937	; 0x1349
    1fc4:	05140000 	ldreq	r0, [r4]
    1fc8:	00134900 	andseq	r4, r3, r0, lsl #18
    1fcc:	000d1500 	andeq	r1, sp, r0, lsl #10
    1fd0:	0b3a0e03 	bleq	e857e4 <__Stack_Size+0xe853e4>
    1fd4:	1349053b 	movtne	r0, #38203	; 0x953b
    1fd8:	00000a38 	andeq	r0, r0, r8, lsr sl
    1fdc:	49002616 	stmdbmi	r0, {r1, r2, r4, r9, sl, sp}
    1fe0:	17000013 	smladne	r0, r3, r0, r0
    1fe4:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1fe8:	0b3a0b0b 	bleq	e84c1c <__Stack_Size+0xe8481c>
    1fec:	1301053b 	movwne	r0, #5435	; 0x153b
    1ff0:	13180000 	tstne	r8, #0	; 0x0
    1ff4:	3a0b0b01 	bcc	2c4c00 <__Stack_Size+0x2c4800>
    1ff8:	01053b0b 	tsteq	r5, fp, lsl #22
    1ffc:	19000013 	stmdbne	r0, {r0, r1, r4}
    2000:	0b0b0117 	bleq	2c2464 <__Stack_Size+0x2c2064>
    2004:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2008:	00001301 	andeq	r1, r0, r1, lsl #6
    200c:	03000d1a 	movweq	r0, #3354	; 0xd1a
    2010:	3b0b3a0e 	blcc	2d0850 <__Stack_Size+0x2d0450>
    2014:	00134905 	andseq	r4, r3, r5, lsl #18
    2018:	01151b00 	tsteq	r5, r0, lsl #22
    201c:	13010c27 	movwne	r0, #7207	; 0x1c27
    2020:	041c0000 	ldreq	r0, [ip]
    2024:	0b0e0301 	bleq	382c30 <__Stack_Size+0x382830>
    2028:	3b0b3a0b 	blcc	2d085c <__Stack_Size+0x2d045c>
    202c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2030:	00281d00 	eoreq	r1, r8, r0, lsl #26
    2034:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    2038:	2e1e0000 	wxorcs	wr0, wr14, wr0
    203c:	030c3f01 	movweq	r3, #52993	; 0xcf01
    2040:	3b0b3a0e 	blcc	2d0880 <__Stack_Size+0x2d0480>
    2044:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    2048:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    204c:	01064001 	tsteq	r6, r1
    2050:	1f000013 	svcne	0x00000013
    2054:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2058:	0b3b0b3a 	bleq	ec4d48 <__Stack_Size+0xec4948>
    205c:	06021349 	streq	r1, [r2], -r9, asr #6
    2060:	05200000 	streq	r0, [r0]!
    2064:	3a080300 	bcc	202c6c <__Stack_Size+0x20286c>
    2068:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    206c:	00060213 	andeq	r0, r6, r3, lsl r2
    2070:	00342100 	eorseq	r2, r4, r0, lsl #2
    2074:	0b3a0e03 	bleq	e85888 <__Stack_Size+0xe85488>
    2078:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    207c:	34220000 	strtcc	r0, [r2]
    2080:	3a080300 	bcc	202c88 <__Stack_Size+0x202888>
    2084:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2088:	000a0213 	andeq	r0, sl, r3, lsl r2
    208c:	00342300 	eorseq	r2, r4, r0, lsl #6
    2090:	0b3a0e03 	bleq	e858a4 <__Stack_Size+0xe854a4>
    2094:	1349053b 	movtne	r0, #38203	; 0x953b
    2098:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    209c:	01000000 	tsteq	r0, r0
    20a0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    20a4:	0e030b13 	vmoveq.32	d3[0], r0
    20a8:	01110e1b 	tsteq	r1, fp, lsl lr
    20ac:	06100112 	undefined
    20b0:	24020000 	strcs	r0, [r2]
    20b4:	3e0b0b00 	fmacdcc	d0, d11, d0
    20b8:	000e030b 	andeq	r0, lr, fp, lsl #6
    20bc:	00240300 	eoreq	r0, r4, r0, lsl #6
    20c0:	0b3e0b0b 	bleq	f84cf4 <__Stack_Size+0xf848f4>
    20c4:	00000803 	andeq	r0, r0, r3, lsl #16
    20c8:	03001604 	movweq	r1, #1540	; 0x604
    20cc:	3b0b3a0e 	blcc	2d090c <__Stack_Size+0x2d050c>
    20d0:	0013490b 	andseq	r4, r3, fp, lsl #18
    20d4:	00160500 	andseq	r0, r6, r0, lsl #10
    20d8:	0b3a0e03 	bleq	e858ec <__Stack_Size+0xe854ec>
    20dc:	1349053b 	movtne	r0, #38203	; 0x953b
    20e0:	17060000 	strne	r0, [r6, -r0]
    20e4:	3a0b0b01 	bcc	2c4cf0 <__Stack_Size+0x2c48f0>
    20e8:	010b3b0b 	tsteq	fp, fp, lsl #22
    20ec:	07000013 	smladeq	r0, r3, r0, r0
    20f0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    20f4:	0b3b0b3a 	bleq	ec4de4 <__Stack_Size+0xec49e4>
    20f8:	00001349 	andeq	r1, r0, r9, asr #6
    20fc:	49010108 	stmdbmi	r1, {r3, r8}
    2100:	00130113 	andseq	r0, r3, r3, lsl r1
    2104:	00210900 	eoreq	r0, r1, r0, lsl #18
    2108:	0b2f1349 	bleq	bc6e34 <__Stack_Size+0xbc6a34>
    210c:	240a0000 	strcs	r0, [sl]
    2110:	3e0b0b00 	fmacdcc	d0, d11, d0
    2114:	0b00000b 	bleq	2148 <__Stack_Size+0x1d48>
    2118:	0b0b0113 	bleq	2c256c <__Stack_Size+0x2c216c>
    211c:	0b3b0b3a 	bleq	ec4e0c <__Stack_Size+0xec4a0c>
    2120:	00001301 	andeq	r1, r0, r1, lsl #6
    2124:	03000d0c 	movweq	r0, #3340	; 0xd0c
    2128:	3b0b3a0e 	blcc	2d0968 <__Stack_Size+0x2d0568>
    212c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    2130:	0d00000a 	stceq	0, cr0, [r0, #-40]
    2134:	0b0b000f 	bleq	2c2178 <__Stack_Size+0x2c1d78>
    2138:	130e0000 	movwne	r0, #57344	; 0xe000
    213c:	0b0e0301 	bleq	382d48 <__Stack_Size+0x382948>
    2140:	3b0b3a0b 	blcc	2d0974 <__Stack_Size+0x2d0574>
    2144:	0013010b 	andseq	r0, r3, fp, lsl #2
    2148:	000d0f00 	andeq	r0, sp, r0, lsl #30
    214c:	0b3a0803 	bleq	e84160 <__Stack_Size+0xe83d60>
    2150:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2154:	00000a38 	andeq	r0, r0, r8, lsr sl
    2158:	0b000f10 	bleq	5da0 <__Stack_Size+0x59a0>
    215c:	0013490b 	andseq	r4, r3, fp, lsl #18
    2160:	01131100 	tsteq	r3, r0, lsl #2
    2164:	050b0e03 	streq	r0, [fp, #-3587]
    2168:	0b3b0b3a 	bleq	ec4e58 <__Stack_Size+0xec4a58>
    216c:	00001301 	andeq	r1, r0, r1, lsl #6
    2170:	27001512 	smladcs	r0, r2, r5, r1
    2174:	1300000c 	movwne	r0, #12	; 0xc
    2178:	0c270115 	stfeqs	f0, [r7], #-84
    217c:	13011349 	movwne	r1, #4937	; 0x1349
    2180:	05140000 	ldreq	r0, [r4]
    2184:	00134900 	andseq	r4, r3, r0, lsl #18
    2188:	000d1500 	andeq	r1, sp, r0, lsl #10
    218c:	0b3a0e03 	bleq	e859a0 <__Stack_Size+0xe855a0>
    2190:	1349053b 	movtne	r0, #38203	; 0x953b
    2194:	00000a38 	andeq	r0, r0, r8, lsr sl
    2198:	49002616 	stmdbmi	r0, {r1, r2, r4, r9, sl, sp}
    219c:	17000013 	smladne	r0, r3, r0, r0
    21a0:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    21a4:	0b3a0b0b 	bleq	e84dd8 <__Stack_Size+0xe849d8>
    21a8:	1301053b 	movwne	r0, #5435	; 0x153b
    21ac:	13180000 	tstne	r8, #0	; 0x0
    21b0:	3a0b0b01 	bcc	2c4dbc <__Stack_Size+0x2c49bc>
    21b4:	01053b0b 	tsteq	r5, fp, lsl #22
    21b8:	19000013 	stmdbne	r0, {r0, r1, r4}
    21bc:	0b0b0117 	bleq	2c2620 <__Stack_Size+0x2c2220>
    21c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    21c4:	00001301 	andeq	r1, r0, r1, lsl #6
    21c8:	03000d1a 	movweq	r0, #3354	; 0xd1a
    21cc:	3b0b3a0e 	blcc	2d0a0c <__Stack_Size+0x2d060c>
    21d0:	00134905 	andseq	r4, r3, r5, lsl #18
    21d4:	01151b00 	tsteq	r5, r0, lsl #22
    21d8:	13010c27 	movwne	r0, #7207	; 0x1c27
    21dc:	2e1c0000 	wxorcs	wr0, wr12, wr0
    21e0:	030c3f01 	movweq	r3, #52993	; 0xcf01
    21e4:	3b0b3a0e 	blcc	2d0a24 <__Stack_Size+0x2d0624>
    21e8:	110c270b 	tstne	ip, fp, lsl #14
    21ec:	40011201 	andmi	r1, r1, r1, lsl #4
    21f0:	00130106 	andseq	r0, r3, r6, lsl #2
    21f4:	00051d00 	andeq	r1, r5, r0, lsl #26
    21f8:	0b3a0e03 	bleq	e85a0c <__Stack_Size+0xe8560c>
    21fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2200:	00000602 	andeq	r0, r0, r2, lsl #12
    2204:	0300051e 	movweq	r0, #1310	; 0x51e
    2208:	3b0b3a08 	blcc	2d0a30 <__Stack_Size+0x2d0630>
    220c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2210:	1f000006 	svcne	0x00000006
    2214:	08030034 	stmdaeq	r3, {r2, r4, r5}
    2218:	0b3b0b3a 	bleq	ec4f08 <__Stack_Size+0xec4b08>
    221c:	0a021349 	beq	86f48 <__Stack_Size+0x86b48>
    2220:	34200000 	strtcc	r0, [r0]
    2224:	3a0e0300 	bcc	382e2c <__Stack_Size+0x382a2c>
    2228:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    222c:	21000013 	tstcs	r0, r3, lsl r0
    2230:	08030034 	stmdaeq	r3, {r2, r4, r5}
    2234:	0b3b0b3a 	bleq	ec4f24 <__Stack_Size+0xec4b24>
    2238:	00001349 	andeq	r1, r0, r9, asr #6
    223c:	03003422 	movweq	r3, #1058	; 0x422
    2240:	3b0b3a08 	blcc	2d0a68 <__Stack_Size+0x2d0668>
    2244:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2248:	23000006 	movwcs	r0, #6	; 0x6
    224c:	0e03000a 	cdpeq	0, 0, cr0, cr3, cr10, {0}
    2250:	0b3b0b3a 	bleq	ec4f40 <__Stack_Size+0xec4b40>
    2254:	0b240000 	bleq	90225c <__Stack_Size+0x901e5c>
    2258:	00065501 	andeq	r5, r6, r1, lsl #10
    225c:	00342500 	eorseq	r2, r4, r0, lsl #10
    2260:	0b3a0e03 	bleq	e85a74 <__Stack_Size+0xe85674>
    2264:	1349053b 	movtne	r0, #38203	; 0x953b
    2268:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    226c:	01000000 	tsteq	r0, r0
    2270:	06100011 	undefined
    2274:	08030655 	stmdaeq	r3, {r0, r2, r4, r6, r9, sl}
    2278:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
    227c:	00000513 	andeq	r0, r0, r3, lsl r5
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000045 	andeq	r0, r0, r5, asr #32
       4:	001f0002 	andseq	r0, pc, r2
       8:	01020000 	tsteq	r2, r0
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	tsteq	r0, r0
      18:	00010000 	andeq	r0, r1, r0
      1c:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      20:	6d73612e 	ldfvse	f6, [r3, #-184]!
      24:	00000000 	andeq	r0, r0, r0
      28:	02050000 	andeq	r0, r5, #0	; 0x0
      2c:	00000000 	andeq	r0, r0, r0
      30:	0100cc03 	tsteq	r0, r3, lsl #24
      34:	01000602 	tsteq	r0, r2, lsl #12
      38:	02050001 	andeq	r0, r5, #1	; 0x1
      3c:	00000000 	andeq	r0, r0, r0
      40:	0100d703 	tsteq	r0, r3, lsl #14
      44:	01000602 	tsteq	r0, r2, lsl #12
      48:	00009601 	andeq	r9, r0, r1, lsl #12
      4c:	40000200 	andmi	r0, r0, r0, lsl #4
      50:	02000000 	andeq	r0, r0, #0	; 0x0
      54:	0d0efb01 	vstreq	d15, [lr, #-4]
      58:	01010100 	tsteq	r1, r0, lsl #2
      5c:	00000001 	andeq	r0, r0, r1
      60:	01000001 	tsteq	r0, r1
      64:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      6c:	2f2e2e2f 	svccs	0x002e2e2f
      70:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      74:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
      78:	696c2f30 	stmdbvs	ip!, {r4, r5, r8, r9, sl, fp, sp}^
      7c:	6f6c6762 	svcvs	0x006c6762
      80:	612f7373 	teqvs	pc, r3, ror r3
      84:	00006d72 	andeq	r6, r0, r2, ror sp
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	0100532e 	tsteq	r0, lr, lsr #6
      90:	00000000 	andeq	r0, r0, r0
      94:	00000205 	andeq	r0, r0, r5, lsl #4
      98:	d2030000 	andle	r0, r3, #0	; 0x0
      9c:	2f2f0100 	svccs	0x002f0100
      a0:	2f2f2f33 	svccs	0x002f2f33
      a4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      a8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      ac:	2f302f2f 	svccs	0x00302f2f
      b0:	2f2f302f 	svccs	0x002f302f
      b4:	2f302f2f 	svccs	0x00302f2f
      b8:	09032f30 	stmdbeq	r3, {r4, r5, r8, r9, sl, fp, sp}
      bc:	2f2f322e 	svccs	0x002f322e
      c0:	032f2f30 	teqeq	pc, #192	; 0xc0
      c4:	2f342e0e 	svccs	0x00342e0e
      c8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      cc:	2f2f2f2f 	svccs	0x002f2f2f
      d0:	f9032f30 	undefined instruction 0xf9032f30
      d4:	2f2f2e00 	svccs	0x002f2e00
      d8:	2f2f2f2f 	svccs	0x002f2f2f
      dc:	10023030 	andne	r3, r2, r0, lsr r0
      e0:	df010100 	svcle	0x00010100
      e4:	02000000 	andeq	r0, r0, #0	; 0x0
      e8:	00007b00 	andeq	r7, r0, r0, lsl #22
      ec:	fb010200 	blx	408f6 <__Stack_Size+0x404f6>
      f0:	01000d0e 	tsteq	r0, lr, lsl #26
      f4:	00010101 	andeq	r0, r1, r1, lsl #2
      f8:	00010000 	andeq	r0, r1, r0
      fc:	50410100 	subpl	r0, r1, r0, lsl #2
     100:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     104:	74730063 	ldrbtvc	r0, [r3], #-99
     108:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     10c:	5f783031 	svcpl	0x00783031
     110:	2f62696c 	svccs	0x0062696c
     114:	00636e69 	rsbeq	r6, r3, r9, ror #28
     118:	2f505041 	svccs	0x00505041
     11c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     120:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     124:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     128:	73000001 	movwvc	r0, #1	; 0x1
     12c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     130:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     134:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     138:	00682e65 	rsbeq	r2, r8, r5, ror #28
     13c:	73000002 	movwvc	r0, #2	; 0x2
     140:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     144:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     148:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     14c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     150:	43500000 	cmpmi	r0, #0	; 0x0
     154:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     158:	0300682e 	movweq	r6, #2094	; 0x82e
     15c:	58440000 	stmdapl	r4, {}^
     160:	00682e4c 	rsbeq	r2, r8, ip, asr #28
     164:	00000003 	andeq	r0, r0, r3
     168:	34020500 	strcc	r0, [r2], #-1280
     16c:	03080031 	movweq	r0, #32817	; 0x8031
     170:	130102b6 	movwne	r0, #4790	; 0x12b6
     174:	144c3d3d 	strbne	r3, [ip], #-3389
     178:	2e0e033d 	mcrcs	3, 0, r0, cr14, cr13, {1}
     17c:	be033e3d 	mcrlt	14, 0, r3, cr3, cr13, {1}
     180:	2d21587f 	stccs	8, cr5, [r1, #-508]!
     184:	03286a21 	teqeq	r8, #135168	; 0x21000
     188:	674b2078 	smlsldxvs	r2, fp, r8, r0
     18c:	4b4c5b42 	blmi	1316e9c <__Stack_Size+0x1316a9c>
     190:	1d3f4b40 	vldmdbne	pc!, {d4-<overflow reg d35>}
     194:	3d678423 	cfstrdcc	mvd8, [r7, #-140]!
     198:	7dff035e 	ldclvc	3, cr0, [pc, #376]!
     19c:	313127ba 	ldrhcc	r2, [r1, -sl]!
     1a0:	5a3e3031 	bpl	f8c26c <__Stack_Size+0xf8be6c>
     1a4:	323e3d30 	eorscc	r3, lr, #3072	; 0xc00
     1a8:	6600d403 	strvs	sp, [r0], -r3, lsl #8
     1ac:	3a3c7703 	bcc	f1ddc0 <__Stack_Size+0xf1d9c0>
     1b0:	2f412c22 	svccs	0x00412c22
     1b4:	5a3d4c3f 	bpl	f532b8 <__Stack_Size+0xf52eb8>
     1b8:	3ea04d3d 	mcrcc	13, 5, r4, cr0, cr13, {1}
     1bc:	3e4cbcaf 	cdpcc	12, 4, cr11, cr12, cr15, {5}
     1c0:	00170293 	mulseq	r7, r3, r2
     1c4:	01560101 	cmpeq	r6, r1, lsl #2
     1c8:	00020000 	andeq	r0, r2, r0
     1cc:	0000002d 	andeq	r0, r0, sp, lsr #32
     1d0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     1d4:	0101000d 	tsteq	r1, sp
     1d8:	00000101 	andeq	r0, r0, r1, lsl #2
     1dc:	00000100 	andeq	r0, r0, r0, lsl #2
     1e0:	50504101 	subspl	r4, r0, r1, lsl #2
     1e4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     1e8:	74730000 	ldrbtvc	r0, [r3]
     1ec:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     1f0:	5f783031 	svcpl	0x00783031
     1f4:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     1f8:	00000100 	andeq	r0, r0, r0, lsl #2
     1fc:	02050000 	andeq	r0, r5, #0	; 0x0
     200:	08003330 	stmdaeq	r0, {r4, r5, r8, r9, ip, sp}
     204:	13012403 	movwne	r2, #5123	; 0x1403
     208:	032e0a03 	teqeq	lr, #12288	; 0x3000
     20c:	0f032e0f 	svceq	0x00032e0f
     210:	2e0f032e 	cdpcs	3, 0, cr0, cr15, cr14, {1}
     214:	132e0f03 	teqne	lr, #12	; 0xc
     218:	132e0a03 	teqne	lr, #12288	; 0x3000
     21c:	132e0a03 	teqne	lr, #12288	; 0x3000
     220:	132e1603 	teqne	lr, #3145728	; 0x300000
     224:	132e0a03 	teqne	lr, #12288	; 0x3000
     228:	132e0a03 	teqne	lr, #12288	; 0x3000
     22c:	132e0a03 	teqne	lr, #12288	; 0x3000
     230:	132e0a03 	teqne	lr, #12288	; 0x3000
     234:	132e0a03 	teqne	lr, #12288	; 0x3000
     238:	132e0a03 	teqne	lr, #12288	; 0x3000
     23c:	132e0a03 	teqne	lr, #12288	; 0x3000
     240:	132e0a03 	teqne	lr, #12288	; 0x3000
     244:	132e0a03 	teqne	lr, #12288	; 0x3000
     248:	132e0a03 	teqne	lr, #12288	; 0x3000
     24c:	132e0a03 	teqne	lr, #12288	; 0x3000
     250:	132e0a03 	teqne	lr, #12288	; 0x3000
     254:	132e0a03 	teqne	lr, #12288	; 0x3000
     258:	132e0a03 	teqne	lr, #12288	; 0x3000
     25c:	132e0a03 	teqne	lr, #12288	; 0x3000
     260:	132e0a03 	teqne	lr, #12288	; 0x3000
     264:	132e0a03 	teqne	lr, #12288	; 0x3000
     268:	142e0b03 	strtne	r0, [lr], #-2819
     26c:	132e0b03 	teqne	lr, #3072	; 0xc00
     270:	132e0b03 	teqne	lr, #3072	; 0xc00
     274:	132e0a03 	teqne	lr, #12288	; 0x3000
     278:	132e0a03 	teqne	lr, #12288	; 0x3000
     27c:	132e0a03 	teqne	lr, #12288	; 0x3000
     280:	132e0a03 	teqne	lr, #12288	; 0x3000
     284:	132e0b03 	teqne	lr, #3072	; 0xc00
     288:	132e0b03 	teqne	lr, #3072	; 0xc00
     28c:	132e0a03 	teqne	lr, #12288	; 0x3000
     290:	132e1603 	teqne	lr, #3145728	; 0x300000
     294:	132e0a03 	teqne	lr, #12288	; 0x3000
     298:	132e0a03 	teqne	lr, #12288	; 0x3000
     29c:	132e0a03 	teqne	lr, #12288	; 0x3000
     2a0:	132e0a03 	teqne	lr, #12288	; 0x3000
     2a4:	132e0a03 	teqne	lr, #12288	; 0x3000
     2a8:	132e0a03 	teqne	lr, #12288	; 0x3000
     2ac:	132e0a03 	teqne	lr, #12288	; 0x3000
     2b0:	132e1703 	teqne	lr, #786432	; 0xc0000
     2b4:	132e1603 	teqne	lr, #3145728	; 0x300000
     2b8:	132e0a03 	teqne	lr, #12288	; 0x3000
     2bc:	132e0a03 	teqne	lr, #12288	; 0x3000
     2c0:	132e0a03 	teqne	lr, #12288	; 0x3000
     2c4:	132e0b03 	teqne	lr, #3072	; 0xc00
     2c8:	132e0b03 	teqne	lr, #3072	; 0xc00
     2cc:	132e0a03 	teqne	lr, #12288	; 0x3000
     2d0:	132e0a03 	teqne	lr, #12288	; 0x3000
     2d4:	132e0a03 	teqne	lr, #12288	; 0x3000
     2d8:	132e0a03 	teqne	lr, #12288	; 0x3000
     2dc:	132e0a03 	teqne	lr, #12288	; 0x3000
     2e0:	132e0a03 	teqne	lr, #12288	; 0x3000
     2e4:	132e0a03 	teqne	lr, #12288	; 0x3000
     2e8:	132e0a03 	teqne	lr, #12288	; 0x3000
     2ec:	132e0a03 	teqne	lr, #12288	; 0x3000
     2f0:	132e0a03 	teqne	lr, #12288	; 0x3000
     2f4:	132e0a03 	teqne	lr, #12288	; 0x3000
     2f8:	132e0a03 	teqne	lr, #12288	; 0x3000
     2fc:	132e0a03 	teqne	lr, #12288	; 0x3000
     300:	132e0b03 	teqne	lr, #3072	; 0xc00
     304:	2e7e9f03 	cdpcs	15, 7, cr9, cr14, cr3, {0}
     308:	66032f2f 	strvs	r2, [r3], -pc, lsr #30
     30c:	032f302e 	teqeq	pc, #46	; 0x2e
     310:	2f2e7f99 	svccs	0x002e7f99
     314:	7db8032f 	ldcvc	3, cr0, [r8, #188]!
     318:	022f2f2e 	eoreq	r2, pc, #184	; 0xb8
     31c:	01010002 	tsteq	r1, r2
     320:	00000122 	andeq	r0, r0, r2, lsr #2
     324:	008a0002 	addeq	r0, sl, r2
     328:	01020000 	tsteq	r2, r0
     32c:	000d0efb 	strdeq	r0, [sp], -fp
     330:	01010101 	tsteq	r1, r1, lsl #2
     334:	01000000 	tsteq	r0, r0
     338:	41010000 	tstmi	r1, r0
     33c:	732f5050 	teqvc	pc, #80	; 0x50
     340:	73006372 	movwvc	r6, #882	; 0x372
     344:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     348:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     34c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     350:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     354:	79730000 	ldmdbvc	r3!, {}^
     358:	6e695f73 	mcrvs	15, 3, r5, cr9, cr3, {3}
     35c:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     360:	00000100 	andeq	r0, r0, r0, lsl #2
     364:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     368:	30316632 	eorscc	r6, r1, r2, lsr r6
     36c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     370:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     374:	00000200 	andeq	r0, r0, r0, lsl #4
     378:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     37c:	30316632 	eorscc	r6, r1, r2, lsr r6
     380:	616d5f78 	smcvs	54776
     384:	00682e70 	rsbeq	r2, r8, r0, ror lr
     388:	73000002 	movwvc	r0, #2	; 0x2
     38c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     390:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     394:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     398:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     39c:	73000002 	movwvc	r0, #2	; 0x2
     3a0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     3a4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     3a8:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
     3ac:	00682e63 	rsbeq	r2, r8, r3, ror #28
     3b0:	00000002 	andeq	r0, r0, r2
     3b4:	64020500 	strvs	r0, [r2], #-1280
     3b8:	03080034 	movweq	r0, #32820	; 0x8034
     3bc:	130101bc 	movwne	r0, #4540	; 0x11bc
     3c0:	3d3e3d59 	ldccc	13, cr3, [lr, #-356]!
     3c4:	033e3d3d 	teqeq	lr, #3904	; 0xf40
     3c8:	1e22206d 	cdpne	0, 2, cr2, cr2, cr13, {3}
     3cc:	033d3122 	teqeq	sp, #-2147483640	; 0x80000008
     3d0:	03302e46 	teqeq	r0, #1120	; 0x460
     3d4:	7303200d 	movwvc	r2, #12301	; 0x300d
     3d8:	1e214120 	sufnesp	f4, f1, f0
     3dc:	2f2f2b31 	svccs	0x002f2b31
     3e0:	2b31312f 	blcs	c4c8a4 <__Stack_Size+0xc4c4a4>
     3e4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
     3e8:	1f211f4c 	svcne	0x00211f4c
     3ec:	1f4d302f 	svcne	0x004d302f
     3f0:	302d1f21 	eorcc	r1, sp, r1, lsr #30
     3f4:	4b4c4b30 	blmi	13130bc <__Stack_Size+0x1312cbc>
     3f8:	3171304e 	cmncc	r1, lr, asr #32
     3fc:	2f1b352b 	svccs	0x001b352b
     400:	2f2c3031 	svccs	0x002c3031
     404:	2c30302f 	ldccs	0, cr3, [r0], #-188
     408:	03312f2f 	teqeq	r1, #188	; 0xbc
     40c:	28907fa4 	ldmcs	r0, {r2, r5, r7, r8, r9, sl, fp, ip, sp, lr}
     410:	282e7803 	stmdacs	lr!, {r0, r1, fp, ip, sp, lr}
     414:	034a0b03 	movteq	r0, #43779	; 0xab03
     418:	1f4e2079 	svcne	0x004e2079
     41c:	2f1c2123 	svccs	0x001c2123
     420:	312f2f2f 	teqcc	pc, pc, lsr #30
     424:	2f2f1c24 	svccs	0x002f1c24
     428:	03362f2f 	teqeq	r6, #188	; 0xbc
     42c:	313c7f9a 	ldrbcc	r7, [ip, -sl]!
     430:	31304d31 	teqcc	r0, r1, lsr sp
     434:	3f3f3f3f 	svccc	0x003f3f3f
     438:	5d3f694d 	ldcpl	9, cr6, [pc, #-308]!
     43c:	4c5c523f 	lfmmi	f5, 2, [ip], {63}
     440:	0005023d 	andeq	r0, r5, sp, lsr r2
     444:	00ed0101 	rsceq	r0, sp, r1, lsl #2
     448:	00020000 	andeq	r0, r2, r0
     44c:	00000075 	andeq	r0, r0, r5, ror r0
     450:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     454:	0101000d 	tsteq	r1, sp
     458:	00000101 	andeq	r0, r0, r1, lsl #2
     45c:	00000100 	andeq	r0, r0, r0, lsl #2
     460:	50504101 	subspl	r4, r0, r1, lsl #2
     464:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     468:	6d747300 	ldclvs	3, cr7, [r4]
     46c:	31663233 	cmncc	r6, r3, lsr r2
     470:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     474:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     478:	0000636e 	andeq	r6, r0, lr, ror #6
     47c:	435f4350 	cmpmi	pc, #1073741825	; 0x40000001
     480:	632e6d6f 	teqvs	lr, #7104	; 0x1bc0
     484:	00000100 	andeq	r0, r0, r0, lsl #2
     488:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     48c:	30316632 	eorscc	r6, r1, r2, lsr r6
     490:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     494:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     498:	00000200 	andeq	r0, r0, r0, lsl #4
     49c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     4a0:	30316632 	eorscc	r6, r1, r2, lsr r6
     4a4:	616d5f78 	smcvs	54776
     4a8:	00682e70 	rsbeq	r2, r8, r0, ror lr
     4ac:	73000002 	movwvc	r0, #2	; 0x2
     4b0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     4b4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     4b8:	6173755f 	cmnvs	r3, pc, asr r5
     4bc:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     4c0:	00000200 	andeq	r0, r0, r0, lsl #4
     4c4:	02050000 	andeq	r0, r5, #0	; 0x0
     4c8:	08003674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip, sp}
     4cc:	01018103 	tsteq	r1, r3, lsl #2
     4d0:	40836821 	addmi	r6, r3, r1, lsr #16
     4d4:	209e6903 	addscs	r6, lr, r3, lsl #18
     4d8:	4d303e22 	ldcmi	14, cr3, [r0, #-136]!
     4dc:	6f033d4c 	svcvs	0x00033d4c
     4e0:	2149214a 	cmpcs	r9, sl, asr #2
     4e4:	3c78033d 	ldclcc	3, cr0, [r8], #-244
     4e8:	3d211f21 	stccc	15, cr1, [r1, #-132]!
     4ec:	4a6c0367 	bmi	1b01290 <__Stack_Size+0x1b00e90>
     4f0:	3d1f2220 	lfmcc	f2, 4, [pc, #-128]
     4f4:	1b25223d 	blne	948df0 <__Stack_Size+0x9489f0>
     4f8:	7a032125 	bvc	c8994 <__Stack_Size+0xc8594>
     4fc:	3d3a4220 	lfmcc	f4, 4, [sl, #-128]!
     500:	251b4b3d 	ldrcs	r4, [fp, #-2877]
     504:	6a033529 	bvs	cd9b0 <__Stack_Size+0xcd5b0>
     508:	3a4e2074 	bcc	13886e0 <__Stack_Size+0x13882e0>
     50c:	20750340 	rsbscs	r0, r5, r0, asr #6
     510:	4c2d303c 	stcmi	0, cr3, [sp], #-240
     514:	2e3c4d03 	cdpcs	13, 3, cr4, cr12, cr3, {0}
     518:	32241c24 	eorcc	r1, r4, #9216	; 0x2400
     51c:	2f2f2f4b 	svccs	0x002f2f4b
     520:	232e7803 	teqcs	lr, #196608	; 0x30000
     524:	3d223125 	stfccs	f3, [r2, #-148]!
     528:	316a4d3e 	cmncc	sl, lr, lsr sp
     52c:	4d3e3d30 	ldcmi	13, cr3, [lr, #-192]!
     530:	06024c6a 	streq	r4, [r2], -sl, ror #24
     534:	fe010100 	cdp2	1, 0, cr0, cr1, cr0, {0}
     538:	02000000 	andeq	r0, r0, #0	; 0x0
     53c:	00007200 	andeq	r7, r0, r0, lsl #4
     540:	fb010200 	blx	40d4a <__Stack_Size+0x4094a>
     544:	01000d0e 	tsteq	r0, lr, lsl #26
     548:	00010101 	andeq	r0, r1, r1, lsl #2
     54c:	00010000 	andeq	r0, r1, r0
     550:	50410100 	subpl	r0, r1, r0, lsl #2
     554:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     558:	74730063 	ldrbtvc	r0, [r3], #-99
     55c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     560:	5f783031 	svcpl	0x00783031
     564:	2f62696c 	svccs	0x0062696c
     568:	00636e69 	rsbeq	r6, r3, r9, ror #28
     56c:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     570:	0100632e 	tsteq	r0, lr, lsr #6
     574:	74730000 	ldrbtvc	r0, [r3]
     578:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     57c:	5f783031 	svcpl	0x00783031
     580:	65707974 	ldrbvs	r7, [r0, #-2420]!
     584:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     588:	74730000 	ldrbtvc	r0, [r3]
     58c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     590:	5f783031 	svcpl	0x00783031
     594:	2e70616d 	rpwcssz	f6, f0, #5.0
     598:	00020068 	andeq	r0, r2, r8, rrx
     59c:	6d747300 	ldclvs	3, cr7, [r4]
     5a0:	31663233 	cmncc	r6, r3, lsr r2
     5a4:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffffd7c <SCS_BASE+0x1fff1d7c>
     5a8:	74726173 	ldrbtvc	r6, [r2], #-371
     5ac:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     5b0:	00000000 	andeq	r0, r0, r0
     5b4:	38280205 	stmdacc	r8!, {r0, r2, r9}
     5b8:	b8030800 	stmdalt	r3, {fp}
     5bc:	242e0101 	strtcs	r0, [lr], #-257
     5c0:	7903283f 	stmdbvc	r3, {r0, r1, r2, r3, r4, r5, fp, sp}
     5c4:	2f2f4b20 	svccs	0x002f4b20
     5c8:	2f4d1d32 	svccs	0x004d1d32
     5cc:	036a4d3e 	cmneq	sl, #3968	; 0xf80
     5d0:	15032e6b 	strne	r2, [r3, #-3691]
     5d4:	d4033020 	strle	r3, [r3], #-32
     5d8:	2f2f587e 	svccs	0x002f587e
     5dc:	2e018303 	cdpcs	3, 0, cr8, cr1, cr3, {0}
     5e0:	5a211f21 	bpl	84826c <__Stack_Size+0x847e6c>
     5e4:	b1033e83 	smlabblt	r3, r3, lr, r3
     5e8:	1e22907f 	mcrne	0, 1, r9, cr2, cr15, {3}
     5ec:	4e1c4122 	mufmiep	f4, f4, f2
     5f0:	4c4b6a4b 	mcrrmi	10, 4, r6, fp, cr11
     5f4:	232b155f 	teqcs	fp, #398458880	; 0x17c00000
     5f8:	30244b22 	eorcc	r4, r4, r2, lsr #22
     5fc:	20790331 	rsbscs	r0, r9, r1, lsr r3
     600:	20720326 	rsbscs	r0, r2, r6, lsr #6
     604:	25200f03 	strcs	r0, [r0, #-3843]!
     608:	506b565a 	rsbpl	r5, fp, sl, asr r6
     60c:	56323f1d 	shadd16pl	r3, r2, sp
     610:	3c0a0333 	stccc	3, cr0, [sl], {51}
     614:	667f8603 	ldrbtvs	r8, [pc], -r3, lsl #12
     618:	44346723 	ldrtmi	r6, [r4], #-1827
     61c:	301e2629 	andscc	r2, lr, r9, lsr #12
     620:	272e6d03 	strcs	r6, [lr, -r3, lsl #26]!
     624:	2e0a0334 	mcrcs	3, 0, r0, cr10, cr4, {1}
     628:	425d565a 	subsmi	r5, sp, #94371840	; 0x5a00000
     62c:	5632311d 	undefined
     630:	4f1e3041 	svcmi	0x001e3041
     634:	01000702 	tsteq	r0, r2, lsl #14
     638:	0000aa01 	andeq	sl, r0, r1, lsl #20
     63c:	53000200 	movwpl	r0, #512	; 0x200
     640:	02000000 	andeq	r0, r0, #0	; 0x0
     644:	0d0efb01 	vstreq	d15, [lr, #-4]
     648:	01010100 	tsteq	r1, r0, lsl #2
     64c:	00000001 	andeq	r0, r0, r1
     650:	01000001 	tsteq	r0, r1
     654:	2f505041 	svccs	0x00505041
     658:	00637273 	rsbeq	r7, r3, r3, ror r2
     65c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     660:	30316632 	eorscc	r6, r1, r2, lsr r6
     664:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     668:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     66c:	4d000063 	stcmi	0, cr0, [r0, #-396]
     670:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
     674:	746e6f43 	strbtvc	r6, [lr], #-3907
     678:	2e6c6f72 	mcrcs	15, 3, r6, cr12, cr2, {3}
     67c:	00010063 	andeq	r0, r1, r3, rrx
     680:	6d747300 	ldclvs	3, cr7, [r4]
     684:	31663233 	cmncc	r6, r3, lsr r2
     688:	745f7830 	ldrbvc	r7, [pc], #2096	; 690 <__Stack_Size+0x290>
     68c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     690:	00020068 	andeq	r0, r2, r8, rrx
     694:	05000000 	streq	r0, [r0]
     698:	003a1402 	eorseq	r1, sl, r2, lsl #8
     69c:	00db0308 	sbcseq	r0, fp, r8, lsl #6
     6a0:	6e031601 	cfmadd32vs	mvax0, mvfx1, mvfx3, mvfx1
     6a4:	7803282e 	stmdavc	r3, {r1, r2, r3, r5, fp, sp}
     6a8:	78033620 	stmdavc	r3, {r5, r9, sl, ip, sp}
     6ac:	76674420 	strbtvc	r4, [r7], -r0, lsr #8
     6b0:	7a3c6703 	bvc	f1a2c4 <__Stack_Size+0xf19ec4>
     6b4:	2f221e22 	svccs	0x00221e22
     6b8:	033c7703 	teqeq	ip, #786432	; 0xc0000
     6bc:	2f1f2009 	svccs	0x001f2009
     6c0:	4a66035a 	bmi	1981430 <__Stack_Size+0x1981030>
     6c4:	2d216e20 	stccs	14, cr6, [r1, #-128]!
     6c8:	1f3d2d22 	svcne	0x003d2d22
     6cc:	65035a2f 	strvs	r5, [r3, #-2607]
     6d0:	2f6e204a 	svccs	0x006e204a
     6d4:	6721211f 	undefined
     6d8:	3c690359 	stclcc	3, cr0, [r9], #-356
     6dc:	2e7a0334 	mrccs	3, 3, r0, cr10, cr4, {1}
     6e0:	02027626 	andeq	r7, r2, #39845888	; 0x2600000
     6e4:	1a010100 	bne	40aec <__Stack_Size+0x406ec>
     6e8:	02000001 	andeq	r0, r0, #1	; 0x1
     6ec:	00007000 	andeq	r7, r0, r0
     6f0:	fb010200 	blx	40efa <__Stack_Size+0x40afa>
     6f4:	01000d0e 	tsteq	r0, lr, lsl #26
     6f8:	00010101 	andeq	r0, r1, r1, lsl #2
     6fc:	00010000 	andeq	r0, r1, r0
     700:	50410100 	subpl	r0, r1, r0, lsl #2
     704:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     708:	74730063 	ldrbtvc	r0, [r3], #-99
     70c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     710:	5f783031 	svcpl	0x00783031
     714:	2f62696c 	svccs	0x0062696c
     718:	00636e69 	rsbeq	r6, r3, r9, ror #28
     71c:	43444100 	movtmi	r4, #16640	; 0x4100
     720:	0100632e 	tsteq	r0, lr, lsr #6
     724:	74730000 	ldrbtvc	r0, [r3]
     728:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     72c:	5f783031 	svcpl	0x00783031
     730:	65707974 	ldrbvs	r7, [r0, #-2420]!
     734:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     738:	74730000 	ldrbtvc	r0, [r3]
     73c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     740:	5f783031 	svcpl	0x00783031
     744:	2e70616d 	rpwcssz	f6, f0, #5.0
     748:	00020068 	andeq	r0, r2, r8, rrx
     74c:	6d747300 	ldclvs	3, cr7, [r4]
     750:	31663233 	cmncc	r6, r3, lsr r2
     754:	615f7830 	cmpvs	pc, r0, lsr r8
     758:	682e6364 	stmdavs	lr!, {r2, r5, r6, r8, r9, sp, lr}
     75c:	00000200 	andeq	r0, r0, r0, lsl #4
     760:	02050000 	andeq	r0, r5, #0	; 0x0
     764:	08003b08 	stmdaeq	r0, {r3, r8, r9, fp, ip, sp}
     768:	0101f103 	tstpeq	r1, r3, lsl #2
     76c:	4f034214 	svcmi	0x00034214
     770:	2b503120 	blcs	140cbf8 <__Stack_Size+0x140c7f8>
     774:	221e2423 	andscs	r2, lr, #587202560	; 0x23000000
     778:	21207903 	teqcs	r0, r3, lsl #18
     77c:	3021302f 	eorcc	r3, r1, pc, lsr #32
     780:	3d4e6d31 	stclcc	13, cr6, [lr, #-196]
     784:	755c675d 	ldrbvc	r6, [ip, #-1885]
     788:	587e9e03 	ldmdapl	lr!, {r0, r1, r9, sl, fp, ip, pc}^
     78c:	4c4bbf24 	mcrrmi	15, 2, fp, fp, cr4
     790:	3f684c4b 	svccc	0x00684c4b
     794:	cd033e4d 	stcgt	14, cr3, [r3, #-308]
     798:	b6034a01 	strlt	r4, [r3], -r1, lsl #20
     79c:	4b3e3c7e 	blmi	f8f99c <__Stack_Size+0xf8f59c>
     7a0:	4b4c4b43 	blmi	13134b4 <__Stack_Size+0x13130b4>
     7a4:	4d3f684c 	ldcmi	8, cr6, [pc, #-304]!
     7a8:	ae034c3e 	mcrge	12, 0, r4, cr3, cr14, {1}
     7ac:	d2032001 	andle	r2, r3, #1	; 0x1
     7b0:	033d3c7e 	teqeq	sp, #32256	; 0x7e00
     7b4:	4c4b580a 	mcrrmi	8, 0, r5, fp, cr10
     7b8:	3f684c4b 	svccc	0x00684c4b
     7bc:	034c3e4d 	movteq	r3, #52813	; 0xce4d
     7c0:	03200191 	teqeq	r0, #1073741860	; 0x40000024
     7c4:	3d3c7eef 	ldccc	14, cr7, [ip, #-956]!
     7c8:	593c0903 	ldmdbpl	ip!, {r0, r1, r8, fp}
     7cc:	684c4b5a 	stmdavs	ip, {r1, r3, r4, r6, r8, r9, fp, lr}^
     7d0:	4c3e4d3f 	ldcmi	13, cr4, [lr], #-252
     7d4:	2e00f503 	cfsh32cs	mvfx15, mvfx0, #3
     7d8:	3c7f8b03 	ldclcc	11, cr8, [pc], #-12
     7dc:	4a09033d 	bmi	2414d8 <__Stack_Size+0x2410d8>
     7e0:	4c4b5a59 	mcrrmi	10, 5, r5, fp, cr9
     7e4:	3e4d3f68 	cdpcc	15, 4, cr3, cr13, cr8, {3}
     7e8:	00d9034c 	sbcseq	r0, r9, ip, asr #6
     7ec:	7fa7032e 	svcvc	0x00a7032e
     7f0:	0a033d3c 	beq	cfce8 <__Stack_Size+0xcf8e8>
     7f4:	4b5a594a 	blmi	1696d24 <__Stack_Size+0x1696924>
     7f8:	4d3f684c 	ldcmi	8, cr6, [pc, #-304]!
     7fc:	4a10033e 	bmi	4014fc <__Stack_Size+0x4010fc>
     800:	01000c02 	tsteq	r0, r2, lsl #24
     804:	00020d01 	andeq	r0, r2, r1, lsl #26
     808:	84000200 	strhi	r0, [r0], #-512
     80c:	02000000 	andeq	r0, r0, #0	; 0x0
     810:	0d0efb01 	vstreq	d15, [lr, #-4]
     814:	01010100 	tsteq	r1, r0, lsl #2
     818:	00000001 	andeq	r0, r0, r1
     81c:	01000001 	tsteq	r0, r1
     820:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     824:	30316632 	eorscc	r6, r1, r2, lsr r6
     828:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     82c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     830:	74730063 	ldrbtvc	r0, [r3], #-99
     834:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     838:	5f783031 	svcpl	0x00783031
     83c:	2f62696c 	svccs	0x0062696c
     840:	00636e69 	rsbeq	r6, r3, r9, ror #28
     844:	6d747300 	ldclvs	3, cr7, [r4]
     848:	31663233 	cmncc	r6, r3, lsr r2
     84c:	615f7830 	cmpvs	pc, r0, lsr r8
     850:	632e6364 	teqvs	lr, #-1879048191	; 0x90000001
     854:	00000100 	andeq	r0, r0, r0, lsl #2
     858:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     85c:	30316632 	eorscc	r6, r1, r2, lsr r6
     860:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     864:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     868:	00000200 	andeq	r0, r0, r0, lsl #4
     86c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     870:	30316632 	eorscc	r6, r1, r2, lsr r6
     874:	616d5f78 	smcvs	54776
     878:	00682e70 	rsbeq	r2, r8, r0, ror lr
     87c:	73000002 	movwvc	r0, #2	; 0x2
     880:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     884:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     888:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
     88c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     890:	00000000 	andeq	r0, r0, r0
     894:	3df40205 	lfmcc	f0, 2, [r4, #20]!
     898:	ae030800 	cdpge	8, 0, cr0, cr3, cr0, {0}
     89c:	0f030101 	svceq	0x00030101
     8a0:	03922601 	orrseq	r2, r2, #1048576	; 0x100000
     8a4:	7903200b 	stmdbvc	r3, {r0, r1, r3, sp}
     8a8:	0385352e 	orreq	r3, r5, #192937984	; 0xb800000
     8ac:	7a03200a 	bvc	c88dc <__Stack_Size+0xc84dc>
     8b0:	321c2620 	andscc	r2, ip, #33554432	; 0x2000000
     8b4:	0b03213e 	bleq	c8db4 <__Stack_Size+0xc89b4>
     8b8:	2331153c 	teqcs	r1, #251658240	; 0xf000000
     8bc:	2f232323 	svccs	0x00232323
     8c0:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
     8c4:	034c4f23 	movteq	r4, #53027	; 0xcf23
     8c8:	2317200d 	tstcs	r7, #13	; 0xd
     8cc:	12034c4f 	andne	r4, r3, #20224	; 0x4f00
     8d0:	01090320 	tsteq	r9, r0, lsr #6
     8d4:	4c4f2322 	mcrrmi	3, 2, r2, pc, cr2
     8d8:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
     8dc:	2e0a034b 	cdpcs	3, 0, cr0, cr10, cr11, {2}
     8e0:	4a0d0319 	bmi	34154c <__Stack_Size+0x34114c>
     8e4:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
     8e8:	2e0a034b 	cdpcs	3, 0, cr0, cr10, cr11, {2}
     8ec:	4a0d0319 	bmi	341558 <__Stack_Size+0x341158>
     8f0:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
     8f4:	034c5024 	movteq	r5, #49188	; 0xc024
     8f8:	0319200a 	tsteq	r9, #10	; 0xa
     8fc:	0d034a0d 	fstseq	s8, [r3, #-52]
     900:	0109032e 	tsteq	r9, lr, lsr #6
     904:	30311d25 	eorscc	r1, r1, r5, lsr #26
     908:	200e0321 	andcs	r0, lr, r1, lsr #6
     90c:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     910:	03202c03 	teqeq	r0, #768	; 0x300
     914:	7603010a 	strvc	r0, [r3], -sl, lsl #2
     918:	0a032020 	beq	c89a0 <__Stack_Size+0xc85a0>
     91c:	32302558 	eorscc	r2, r0, #369098752	; 0x16000000
     920:	242e7803 	strtcs	r7, [lr], #-2051
     924:	22352232 	eorscs	r2, r5, #536870915	; 0x20000003
     928:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     92c:	23223224 	teqcs	r2, #1073741826	; 0x40000002
     930:	03323e41 	teqeq	r2, #1040	; 0x410
     934:	32242e78 	eorcc	r2, r4, #1920	; 0x780
     938:	305d3122 	subscc	r3, sp, r2, lsr #2
     93c:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     940:	36223224 	strtcc	r3, [r2], -r4, lsr #4
     944:	78033230 	stmdavc	r3, {r4, r5, r9, ip, sp}
     948:	2232242e 	eorscs	r2, r2, #771751936	; 0x2e000000
     94c:	2e0d0322 	cdpcs	3, 0, cr0, cr13, cr2, {1}
     950:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     954:	17200a03 	strne	r0, [r0, -r3, lsl #20]!
     958:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
     95c:	0e032f14 	mcreq	15, 0, r2, cr3, cr4, {0}
     960:	4f23174a 	svcmi	0x0023174a
     964:	200e034c 	andcs	r0, lr, ip, asr #6
     968:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     96c:	1a202903 	bne	80ad80 <__Stack_Size+0x80a980>
     970:	21223022 	teqcs	r2, r2, lsr #32
     974:	17200e03 	strne	r0, [r0, -r3, lsl #28]!
     978:	034c4f23 	movteq	r4, #53027	; 0xcf23
     97c:	2417200e 	ldrcs	r2, [r7], #-14
     980:	0a034c50 	beq	d3ac8 <__Stack_Size+0xd36c8>
     984:	0d031920 	stceq	9, cr1, [r3, #-128]
     988:	2e2c034a 	cdpcs	3, 2, cr0, cr12, cr10, {2}
     98c:	03010a03 	movweq	r0, #6659	; 0x1a03
     990:	03202076 	teqeq	r0, #118	; 0x76
     994:	3025580a 	eorcc	r5, r5, sl, lsl #16
     998:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     99c:	35223224 	strcc	r3, [r2, #-548]!
     9a0:	78033222 	stmdavc	r3, {r1, r5, r9, ip, sp}
     9a4:	2232242e 	eorscs	r2, r2, #771751936	; 0x2e000000
     9a8:	921e2625 	andsls	r2, lr, #38797312	; 0x2500000
     9ac:	22322a24 	eorscs	r2, r2, #147456	; 0x24000
     9b0:	2e0c0321 	cdpcs	3, 0, cr0, cr12, cr1, {1}
     9b4:	25010903 	strcs	r0, [r1, #-2307]
     9b8:	2130311d 	teqcs	r0, sp, lsl r1
     9bc:	27201303 	strcs	r1, [r0, -r3, lsl #6]!
     9c0:	2e100321 	cdpcs	3, 1, cr0, cr0, cr1, {1}
     9c4:	033d2620 	teqeq	sp, #33554432	; 0x2000000
     9c8:	221a3c1b 	andscs	r3, sl, #6912	; 0x1b00
     9cc:	0321224c 	teqeq	r1, #-1073741820	; 0xc0000004
     9d0:	2219200f 	andscs	r2, r9, #15	; 0xf
     9d4:	2e1f0321 	cdpcs	3, 1, cr0, cr15, cr1, {1}
     9d8:	2230221a 	eorscs	r2, r0, #-1610612735	; 0xa0000001
     9dc:	200b0321 	andcs	r0, fp, r1, lsr #6
     9e0:	5a5d2316 	bpl	1749640 <__Stack_Size+0x1749240>
     9e4:	1a3c1103 	bne	f04df8 <__Stack_Size+0xf049f8>
     9e8:	03580d03 	cmpeq	r8, #192	; 0xc0
     9ec:	3d182011 	ldccc	0, cr2, [r8, #-68]
     9f0:	03200f03 	teqeq	r0, #12	; 0xc
     9f4:	0323010c 	teqeq	r3, #3	; 0x3
     9f8:	0f03ac0d 	svceq	0x0003ac0d
     9fc:	010b032e 	tsteq	fp, lr, lsr #6
     a00:	768b033d 	undefined
     a04:	241c2420 	ldrcs	r2, [ip], #-1056
     a08:	5a94241c 	bpl	fe509a80 <SCS_BASE+0x1e4fba80>
     a0c:	5a415a41 	bpl	1057318 <__Stack_Size+0x1056f18>
     a10:	0004025e 	andeq	r0, r4, lr, asr r2
     a14:	021f0101 	andseq	r0, pc, #1073741824	; 0x40000000
     a18:	00020000 	andeq	r0, r2, r0
     a1c:	00000088 	andeq	r0, r0, r8, lsl #1
     a20:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     a24:	0101000d 	tsteq	r1, sp
     a28:	00000101 	andeq	r0, r0, r1, lsl #2
     a2c:	00000100 	andeq	r0, r0, r0, lsl #2
     a30:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     a34:	31663233 	cmncc	r6, r3, lsr r2
     a38:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     a3c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     a40:	73006372 	movwvc	r6, #882	; 0x372
     a44:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     a48:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a4c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     a50:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     a54:	74730000 	ldrbtvc	r0, [r3]
     a58:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a5c:	5f783031 	svcpl	0x00783031
     a60:	73616c66 	cmnvc	r1, #26112	; 0x6600
     a64:	00632e68 	rsbeq	r2, r3, r8, ror #28
     a68:	73000001 	movwvc	r0, #1	; 0x1
     a6c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     a70:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a74:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     a78:	00682e65 	rsbeq	r2, r8, r5, ror #28
     a7c:	73000002 	movwvc	r0, #2	; 0x2
     a80:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     a84:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a88:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     a8c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     a90:	74730000 	ldrbtvc	r0, [r3]
     a94:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a98:	5f783031 	svcpl	0x00783031
     a9c:	73616c66 	cmnvc	r1, #26112	; 0x6600
     aa0:	00682e68 	rsbeq	r2, r8, r8, ror #28
     aa4:	00000002 	andeq	r0, r0, r2
     aa8:	88020500 	stmdahi	r2, {r8, sl}
     aac:	03080041 	movweq	r0, #32833	; 0x8041
     ab0:	170100d6 	undefined
     ab4:	0d033d59 	stceq	13, cr3, [r3, #-356]
     ab8:	3d59174a 	ldclcc	7, cr1, [r9, #-296]
     abc:	174a0d03 	strbne	r0, [sl, -r3, lsl #26]
     ac0:	0b033d59 	bleq	d002c <__Stack_Size+0xcfc2c>
     ac4:	3d3d144a 	cfldrscc	mvf1, [sp, #-296]!
     ac8:	14660a03 	strbtne	r0, [r6], #-2563
     acc:	03f50359 	mvnseq	r0, #1677721601	; 0x64000001
     ad0:	033d143c 	teqeq	sp, #1006632960	; 0x3c000000
     ad4:	2f143c0a 	svccs	0x00143c0a
     ad8:	154a0b03 	strbne	r0, [sl, #-2819]
     adc:	03580903 	cmpeq	r8, #49152	; 0xc000
     ae0:	03153c0a 	tsteq	r5, #2560	; 0xa00
     ae4:	0e03580a 	cdpeq	8, 0, cr5, cr3, cr10, {0}
     ae8:	5d23173c 	stcpl	7, cr1, [r3, #-240]!
     aec:	3c10035a 	ldccc	3, cr0, [r0], {90}
     af0:	0b033018 	bleq	ccb58 <__Stack_Size+0xcc758>
     af4:	660b0358 	undefined
     af8:	173c0f03 	ldrne	r0, [ip, -r3, lsl #30]!
     afc:	4a0b032f 	bmi	2c17c0 <__Stack_Size+0x2c13c0>
     b00:	036c7a15 	cmneq	ip, #86016	; 0x15000
     b04:	0c03660c 	stceq	6, cr6, [r3], {12}
     b08:	205c033c 	subscs	r0, ip, ip, lsr r3
     b0c:	03202403 	teqeq	r0, #50331648	; 0x3000000
     b10:	2403205c 	strcs	r2, [r3], #-92
     b14:	205c0320 	subscs	r0, ip, r0, lsr #6
     b18:	38036c5e 	stmdacc	r3, {r1, r2, r3, r4, r6, sl, fp, sp, lr}
     b1c:	ba032274 	blt	c94f4 <__Stack_Size+0xc90f4>
     b20:	6c6c907f 	stclvs	0, cr9, [ip], #-508
     b24:	03662303 	cmneq	r6, #201326592	; 0xc000000
     b28:	c4032e51 	strgt	r2, [r3], #-3665
     b2c:	03222000 	teqeq	r2, #0	; 0x0
     b30:	43a52e65 	undefined instruction 0x43a52e65
     b34:	4a7def03 	bmi	1f7c748 <__Stack_Size+0x1f7c348>
     b38:	03200903 	teqeq	r0, #49152	; 0xc000
     b3c:	09032e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
     b40:	76032120 	strvc	r2, [r3], -r0, lsr #2
     b44:	200a032e 	andcs	r0, sl, lr, lsr #6
     b48:	20730323 	rsbscs	r0, r3, r3, lsr #6
     b4c:	302e0d03 	eorcc	r0, lr, r3, lsl #26
     b50:	3e1e2231 	mrccc	2, 0, r2, cr14, cr1, {1}
     b54:	6b233e77 	blvs	8d0538 <__Stack_Size+0x8d0138>
     b58:	827f8e03 	rsbshi	r8, pc, #48	; 0x30
     b5c:	35314c42 	ldrcc	r4, [r1, #-3138]!
     b60:	212e7903 	teqcs	lr, r3, lsl #18
     b64:	3d1c243e 	cfldrscc	mvf2, [ip, #-248]
     b68:	6931304d 	ldmdbvs	r1!, {r0, r2, r3, r6, ip, sp}
     b6c:	4e4e224c 	cdpmi	2, 4, cr2, cr14, cr12, {2}
     b70:	2387314c 	orrcs	r3, r7, #19	; 0x13
     b74:	7ef8036c 	cdpvc	3, 15, cr0, cr8, cr12, {3}
     b78:	0f032082 	svceq	0x00032082
     b7c:	03313e20 	teqeq	r1, #512	; 0x200
     b80:	0c032e74 	stceq	14, cr2, [r3], {116}
     b84:	033d212e 	teqeq	sp, #-2147483637	; 0x8000000b
     b88:	0d032073 	stceq	0, cr2, [r3, #-460]
     b8c:	221e3020 	andscs	r3, lr, #32	; 0x20
     b90:	231d2322 	tstcs	sp, #-2013265920	; 0x88000000
     b94:	032e6d03 	teqeq	lr, #192	; 0xc0
     b98:	23a03c15 	movcs	r3, #5376	; 0x1500
     b9c:	6703231d 	smladvs	r3, sp, r3, r2
     ba0:	3c1c032e 	ldccc	3, cr0, [ip], {46}
     ba4:	231d23a0 	tstcs	sp, #-2147483646	; 0x80000002
     ba8:	032e6003 	teqeq	lr, #3	; 0x3
     bac:	23a02023 	movcs	r2, #35	; 0x23
     bb0:	2331231d 	teqcs	r1, #1946157056	; 0x74000000
     bb4:	7f900387 	svcvc	0x00900387
     bb8:	03262082 	teqeq	r6, #130	; 0x82
     bbc:	3026207a 	eorcc	r2, r6, sl, ror r0
     bc0:	78033631 	stmdavc	r3, {r0, r4, r5, r9, sl, ip, sp}
     bc4:	4b3f2120 	blmi	fc904c <__Stack_Size+0xfc8c4c>
     bc8:	6b233023 	blvs	8ccc5c <__Stack_Size+0x8cc85c>
     bcc:	587fbb03 	ldmdapl	pc!, {r0, r1, r8, r9, fp, ip, sp, pc}^
     bd0:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
     bd4:	31302720 	teqcc	r0, r0, lsr #14
     bd8:	224c1c24 	subcs	r1, ip, #9216	; 0x2400
     bdc:	036b2330 	cmneq	fp, #-1073741824	; 0xc0000000
     be0:	204a7fab 	subcs	r7, sl, fp, lsr #31
     be4:	20790327 	rsbscs	r0, r9, r7, lsr #6
     be8:	25323027 	ldrcs	r3, [r2, #-39]!
     bec:	30314c1b 	eorscc	r4, r1, fp, lsl ip
     bf0:	0a033132 	beq	cd0c0 <__Stack_Size+0xcccc0>
     bf4:	036c233c 	cmneq	ip, #-268435456	; 0xf0000000
     bf8:	244a7f93 	strbcs	r7, [sl], #-3987
     bfc:	0336314c 	teqeq	r6, #19	; 0x13
     c00:	3f212e78 	svccc	0x00212e78
     c04:	4d3d1c24 	ldcmi	12, cr1, [sp, #-144]!
     c08:	23693130 	cmncs	r9, #12	; 0xc
     c0c:	1d233f2b 	stcne	15, cr3, [r3, #-172]!
     c10:	2e0a0323 	cdpcs	3, 0, cr0, cr10, cr3, {1}
     c14:	ab036c23 	blge	dbca8 <__Stack_Size+0xdb8a8>
     c18:	4c24827f 	sfmmi	f0, 1, [r4], #-508
     c1c:	2b234b31 	blcs	8d38e8 <__Stack_Size+0x8d34e8>
     c20:	6b233e3f 	blvs	8d0524 <__Stack_Size+0x8d0124>
     c24:	433c4203 	teqmi	ip, #805306368	; 0x30000000
     c28:	2925314c 	stmdbcs	r5!, {r2, r3, r6, r8, ip, sp}
     c2c:	213d1b25 	teqcs	sp, r5, lsr #22
     c30:	6b23304d 	blvs	8ccd6c <__Stack_Size+0x8cc96c>
     c34:	01000502 	tsteq	r0, r2, lsl #10
     c38:	00017401 	andeq	r7, r1, r1, lsl #8
     c3c:	86000200 	strhi	r0, [r0], -r0, lsl #4
     c40:	02000000 	andeq	r0, r0, #0	; 0x0
     c44:	0d0efb01 	vstreq	d15, [lr, #-4]
     c48:	01010100 	tsteq	r1, r0, lsl #2
     c4c:	00000001 	andeq	r0, r0, r1
     c50:	01000001 	tsteq	r0, r1
     c54:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c58:	30316632 	eorscc	r6, r1, r2, lsr r6
     c5c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     c60:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     c64:	74730063 	ldrbtvc	r0, [r3], #-99
     c68:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c6c:	5f783031 	svcpl	0x00783031
     c70:	2f62696c 	svccs	0x0062696c
     c74:	00636e69 	rsbeq	r6, r3, r9, ror #28
     c78:	6d747300 	ldclvs	3, cr7, [r4]
     c7c:	31663233 	cmncc	r6, r3, lsr r2
     c80:	675f7830 	smmlarvs	pc, r0, r8, r7
     c84:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     c88:	00010063 	andeq	r0, r1, r3, rrx
     c8c:	6d747300 	ldclvs	3, cr7, [r4]
     c90:	31663233 	cmncc	r6, r3, lsr r2
     c94:	745f7830 	ldrbvc	r7, [pc], #2096	; c9c <__Stack_Size+0x89c>
     c98:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     c9c:	00020068 	andeq	r0, r2, r8, rrx
     ca0:	6d747300 	ldclvs	3, cr7, [r4]
     ca4:	31663233 	cmncc	r6, r3, lsr r2
     ca8:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     cac:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     cb0:	00000200 	andeq	r0, r0, r0, lsl #4
     cb4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     cb8:	30316632 	eorscc	r6, r1, r2, lsr r6
     cbc:	70675f78 	rsbvc	r5, r7, r8, ror pc
     cc0:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     cc4:	00000200 	andeq	r0, r0, r0, lsl #4
     cc8:	02050000 	andeq	r0, r5, #0	; 0x0
     ccc:	080046b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, lr}
     cd0:	0100fc03 	tstpeq	r0, r3, lsl #24
     cd4:	03200a03 	teqeq	r0, #12288	; 0x3000
     cd8:	7603200c 	strvc	r2, [r3], -ip
     cdc:	79033320 	stmdbvc	r3, {r5, r8, r9, ip, sp}
     ce0:	0333352e 	teqeq	r3, #192937984	; 0xb800000
     ce4:	16032e6a 	strne	r2, [r3], -sl, ror #28
     ce8:	3e322220 	cdpcc	2, 3, cr2, cr2, cr0, {1}
     cec:	31213230 	teqcc	r1, r0, lsr r2
     cf0:	0323312b 	teqeq	r3, #-1073741814	; 0xc000000a
     cf4:	3a28207a 	bcc	a08ee4 <__Stack_Size+0xa08ae4>
     cf8:	66032227 	strvs	r2, [r3], -r7, lsr #4
     cfc:	3c1f033c 	ldccc	3, cr0, [pc], {60}
     d00:	5a313025 	bpl	c4cd9c <__Stack_Size+0xc4c99c>
     d04:	3121322f 	teqcc	r1, pc, lsr #4
     d08:	0323312b 	teqeq	r3, #-1073741814	; 0xc000000a
     d0c:	3a28207a 	bcc	a08efc <__Stack_Size+0xa08afc>
     d10:	69032225 	stmdbvs	r3, {r0, r2, r5, r9, sp}
     d14:	3c1b033c 	ldccc	3, cr0, [fp], {60}
     d18:	3c0b0322 	stccc	3, cr0, [fp], {34}
     d1c:	2f2f3d14 	svccs	0x002f3d14
     d20:	19200c03 	stmdbne	r0!, {r0, r1, sl, fp}
     d24:	03580903 	cmpeq	r8, #49152	; 0xc000
     d28:	2f16200a 	svccs	0x0016200a
     d2c:	192e0c03 	stmdbne	lr!, {r0, r1, sl, fp}
     d30:	03580903 	cmpeq	r8, #49152	; 0xc000
     d34:	2f16200a 	svccs	0x0016200a
     d38:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
     d3c:	200d0321 	andcs	r0, sp, r1, lsr #6
     d40:	10032117 	andne	r2, r3, r7, lsl r1
     d44:	32221820 	eorcc	r1, r2, #2097152	; 0x200000
     d48:	2e0c0322 	cdpcs	3, 0, cr0, cr12, cr2, {1}
     d4c:	0d032116 	stfeqs	f2, [r3, #-88]
     d50:	22301920 	eorscs	r1, r0, #524288	; 0x80000
     d54:	21222222 	teqcs	r2, r2, lsr #4
     d58:	19200f03 	stmdbne	r0!, {r0, r1, r8, r9, sl, fp}
     d5c:	2d312c30 	ldccs	12, cr2, [r1, #-192]!
     d60:	032f2230 	teqeq	pc, #3	; 0x3
     d64:	2f163c0b 	svccs	0x00163c0b
     d68:	034a2603 	movteq	r2, #42499	; 0xa603
     d6c:	032c200c 	teqeq	ip, #12	; 0xc
     d70:	23272076 	teqcs	r7, #118	; 0x76
     d74:	23332922 	teqcs	r3, #557056	; 0x88000
     d78:	3f4c2f1f 	svccc	0x004c2f1f
     d7c:	2231676b 	eorscs	r6, r1, #28049408	; 0x1ac0000
     d80:	0f032f5b 	svceq	0x00032f5b
     d84:	2f3e274a 	svccs	0x003e274a
     d88:	03599f1f 	cmpeq	r9, #124	; 0x7c
     d8c:	214a7ca7 	smlaltbcs	r7, sl, r7, ip
     d90:	4b2f212d 	blmi	bc924c <__Stack_Size+0xbc8e4c>
     d94:	242e4503 	strtcs	r4, [lr], #-1283
     d98:	241c241c 	ldrcs	r2, [ip], #-1052
     d9c:	324ba108 	subcc	sl, fp, #2	; 0x2
     da0:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
     da4:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
     da8:	5e59324b 	cdppl	2, 5, cr3, cr9, cr11, {2}
     dac:	01000602 	tsteq	r0, r2, lsl #12
     db0:	0001a601 	andeq	sl, r1, r1, lsl #12
     db4:	86000200 	strhi	r0, [r0], -r0, lsl #4
     db8:	02000000 	andeq	r0, r0, #0	; 0x0
     dbc:	0d0efb01 	vstreq	d15, [lr, #-4]
     dc0:	01010100 	tsteq	r1, r0, lsl #2
     dc4:	00000001 	andeq	r0, r0, r1
     dc8:	01000001 	tsteq	r0, r1
     dcc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     dd0:	30316632 	eorscc	r6, r1, r2, lsr r6
     dd4:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     dd8:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     ddc:	74730063 	ldrbtvc	r0, [r3], #-99
     de0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     de4:	5f783031 	svcpl	0x00783031
     de8:	2f62696c 	svccs	0x0062696c
     dec:	00636e69 	rsbeq	r6, r3, r9, ror #28
     df0:	6d747300 	ldclvs	3, cr7, [r4]
     df4:	31663233 	cmncc	r6, r3, lsr r2
     df8:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
     dfc:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
     e00:	00010063 	andeq	r0, r1, r3, rrx
     e04:	6d747300 	ldclvs	3, cr7, [r4]
     e08:	31663233 	cmncc	r6, r3, lsr r2
     e0c:	745f7830 	ldrbvc	r7, [pc], #2096	; e14 <__Stack_Size+0xa14>
     e10:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     e14:	00020068 	andeq	r0, r2, r8, rrx
     e18:	6d747300 	ldclvs	3, cr7, [r4]
     e1c:	31663233 	cmncc	r6, r3, lsr r2
     e20:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     e24:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     e28:	00000200 	andeq	r0, r0, r0, lsl #4
     e2c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e30:	30316632 	eorscc	r6, r1, r2, lsr r6
     e34:	766e5f78 	uqsub16vc	r5, lr, r8
     e38:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
     e3c:	00000200 	andeq	r0, r0, r0, lsl #4
     e40:	02050000 	andeq	r0, r5, #0	; 0x0
     e44:	08004938 	stmdaeq	r0, {r3, r4, r5, r8, fp, lr}
     e48:	15012403 	strne	r2, [r1, #-1027]
     e4c:	03352d3d 	teqeq	r5, #3904	; 0xf40
     e50:	2f2f207a 	svccs	0x002f207a
     e54:	2c241c32 	stccs	12, cr1, [r4], #-200
     e58:	03242c30 	teqeq	r4, #12288	; 0x3000
     e5c:	3e153c0b 	cdpcc	12, 1, cr3, cr5, cr11, {0}
     e60:	212f211e 	teqcs	pc, lr, lsl r1
     e64:	213e2321 	teqcs	lr, r1, lsr #6
     e68:	0321212f 	teqeq	r1, #-1073741813	; 0xc000000b
     e6c:	67176616 	undefined
     e70:	034a0d03 	movteq	r0, #44291	; 0xad03
     e74:	243f200a 	ldrtcs	r2, [pc], #10	; e7c <__Stack_Size+0xa7c>
     e78:	200a031c 	andcs	r0, sl, ip, lsl r3
     e7c:	5c207603 	stcpl	6, cr7, [r0], #-12
     e80:	312b3f3d 	teqcc	fp, sp, lsr pc
     e84:	222b241f 	eorcs	r2, fp, #520093696	; 0x1f000000
     e88:	22301e6a 	eorscs	r1, r0, #1696	; 0x6a0
     e8c:	03938831 	orrseq	r8, r3, #3211264	; 0x310000
     e90:	2f14580b 	svccs	0x0014580b
     e94:	03212121 	teqeq	r1, #1073741832	; 0x40000008
     e98:	132000d7 	teqne	r0, #215	; 0xd7
     e9c:	660b0367 	strvs	r0, [fp], -r7, ror #6
     ea0:	09034c19 	stmdbeq	r3, {r0, r3, r4, sl, fp, lr}
     ea4:	4a0a039e 	bmi	281d24 <__Stack_Size+0x281924>
     ea8:	0a032f16 	beq	ccb08 <__Stack_Size+0xcc708>
     eac:	0391164a 	orrseq	r1, r1, #77594624	; 0x4a00000
     eb0:	4b133c0b 	blmi	4cfee4 <__Stack_Size+0x4cfae4>
     eb4:	194a0b03 	stmdbne	sl, {r0, r1, r8, r9, fp}^
     eb8:	9e09034c 	cdpls	3, 0, cr0, cr9, cr12, {2}
     ebc:	134a0b03 	movtne	r0, #43779	; 0xab03
     ec0:	4a10032f 	bmi	401b84 <__Stack_Size+0x401784>
     ec4:	0a037517 	beq	de328 <__Stack_Size+0xddf28>
     ec8:	033d133c 	teqeq	sp, #-268435456	; 0xf0000000
     ecc:	3d13580a 	ldccc	8, cr5, [r3, #-40]
     ed0:	17581103 	ldrbne	r1, [r8, -r3, lsl #2]
     ed4:	035a5c22 	cmpeq	sl, #8704	; 0x2200
     ed8:	5a193c11 	bpl	64ff24 <__Stack_Size+0x64fb24>
     edc:	035a5c22 	cmpeq	sl, #8704	; 0x2200
     ee0:	09034a18 	stmdbeq	r3, {r3, r4, r9, fp, lr}
     ee4:	694b7820 	stmdbvs	fp, {r5, fp, ip, sp, lr}^
     ee8:	79033f31 	stmdbvc	r3, {r0, r4, r5, r8, r9, sl, fp, ip, sp}
     eec:	7a03282e 	bvc	cafac <__Stack_Size+0xcabac>
     ef0:	59752520 	ldmdbpl	r5!, {r5, r8, sl, sp}^
     ef4:	194a1003 	stmdbne	sl, {r0, r1, ip}^
     ef8:	0b034c23 	bleq	d3f8c <__Stack_Size+0xd3b8c>
     efc:	3c0f0382 	stccc	3, cr0, [pc], {130}
     f00:	83010903 	movwhi	r0, #6403	; 0x1903
     f04:	034a0e03 	movteq	r0, #44547	; 0xae03
     f08:	03910109 	orrseq	r0, r1, #1073741826	; 0x40000002
     f0c:	0a033c14 	beq	cff64 <__Stack_Size+0xcfb64>
     f10:	0b035a01 	bleq	d771c <__Stack_Size+0xd731c>
     f14:	3c110382 	ldccc	3, cr0, [r1], {130}
     f18:	3e3e2319 	mrccc	3, 1, r2, cr14, cr9, {0}
     f1c:	58780330 	ldmdapl	r8!, {r4, r5, r8, r9}^
     f20:	20780328 	rsbscs	r0, r8, r8, lsr #6
     f24:	40224b36 	eormi	r4, r2, r6, lsr fp
     f28:	0f033141 	svceq	0x00033141
     f2c:	0109033c 	tsteq	r9, ip, lsr r3
     f30:	241c3230 	ldrcs	r3, [ip], #-560
     f34:	7c8d0323 	stcvc	3, cr0, [sp], {35}
     f38:	032f2f3c 	teqeq	pc, #240	; 0xf0
     f3c:	1c242e6f 	stcne	14, cr2, [r4], #-444
     f40:	6d032f24 	stcvs	15, cr2, [r3, #-144]
     f44:	032f2f3c 	teqeq	pc, #240	; 0xf0
     f48:	2f2f2e72 	svccs	0x002f2e72
     f4c:	2f2e7203 	svccs	0x002e7203
     f50:	2e72032f 	cdpcs	3, 7, cr0, cr2, cr15, {1}
     f54:	02022f2f 	andeq	r2, r2, #188	; 0xbc
     f58:	d2010100 	andle	r0, r1, #0	; 0x0
     f5c:	02000000 	andeq	r0, r0, #0	; 0x0
     f60:	00007100 	andeq	r7, r0, r0, lsl #2
     f64:	fb010200 	blx	4176e <__Stack_Size+0x4136e>
     f68:	01000d0e 	tsteq	r0, lr, lsl #26
     f6c:	00010101 	andeq	r0, r1, r1, lsl #2
     f70:	00010000 	andeq	r0, r1, r0
     f74:	74730100 	ldrbtvc	r0, [r3], #-256
     f78:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f7c:	5f783031 	svcpl	0x00783031
     f80:	2f62696c 	svccs	0x0062696c
     f84:	00637273 	rsbeq	r7, r3, r3, ror r2
     f88:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f8c:	30316632 	eorscc	r6, r1, r2, lsr r6
     f90:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     f94:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     f98:	73000063 	movwvc	r0, #99	; 0x63
     f9c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     fa0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     fa4:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
     fa8:	0100632e 	tsteq	r0, lr, lsr #6
     fac:	74730000 	ldrbtvc	r0, [r3]
     fb0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     fb4:	5f783031 	svcpl	0x00783031
     fb8:	65707974 	ldrbvs	r7, [r0, #-2420]!
     fbc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     fc0:	74730000 	ldrbtvc	r0, [r3]
     fc4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     fc8:	5f783031 	svcpl	0x00783031
     fcc:	2e70616d 	rpwcssz	f6, f0, #5.0
     fd0:	00020068 	andeq	r0, r2, r8, rrx
     fd4:	05000000 	streq	r0, [r0]
     fd8:	004cbc02 	subeq	fp, ip, r2, lsl #24
     fdc:	00d10308 	sbcseq	r0, r1, r8, lsl #6
     fe0:	032f1601 	teqeq	pc, #1048576	; 0x100000
     fe4:	2f164a0b 	svccs	0x00164a0b
     fe8:	184a1403 	stmdane	sl, {r0, r1, sl, ip}^
     fec:	21233131 	teqcs	r3, r1, lsr r1
     ff0:	164a0b03 	strbne	r0, [sl], -r3, lsl #22
     ff4:	00d8032f 	sbcseq	r0, r8, pc, lsr #6
     ff8:	0b03184a 	bleq	c7128 <__Stack_Size+0xc6d28>
     ffc:	4a0d0366 	bmi	341d9c <__Stack_Size+0x34199c>
    1000:	43035916 	movwmi	r5, #14614	; 0x3916
    1004:	221e143c 	andscs	r1, lr, #1006632960	; 0x3c000000
    1008:	4d3f221e 	lfmmi	f2, 4, [pc, #-120]!
    100c:	49032f93 	stmdbmi	r3, {r0, r1, r4, r7, r8, r9, sl, fp, sp}
    1010:	78031a4a 	stmdavc	r3, {r1, r3, r6, r9, fp, ip}
    1014:	78032820 	stmdavc	r3, {r5, fp, sp}
    1018:	200b0320 	andcs	r0, fp, r0, lsr #6
    101c:	69232331 	stmdbvs	r3!, {r0, r4, r5, r8, r9, sp}
    1020:	41233f1d 	teqmi	r3, sp, lsl pc
    1024:	7ef50330 	mrcvc	3, 7, r0, cr5, cr0, {1}
    1028:	4b67214a 	blmi	19c9558 <__Stack_Size+0x19c9158>
    102c:	01000102 	tsteq	r0, r2, lsl #2
    1030:	0001b401 	andeq	fp, r1, r1, lsl #8
    1034:	84000200 	strhi	r0, [r0], #-512
    1038:	02000000 	andeq	r0, r0, #0	; 0x0
    103c:	0d0efb01 	vstreq	d15, [lr, #-4]
    1040:	01010100 	tsteq	r1, r0, lsl #2
    1044:	00000001 	andeq	r0, r0, r1
    1048:	01000001 	tsteq	r0, r1
    104c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1050:	30316632 	eorscc	r6, r1, r2, lsr r6
    1054:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1058:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    105c:	74730063 	ldrbtvc	r0, [r3], #-99
    1060:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1064:	5f783031 	svcpl	0x00783031
    1068:	2f62696c 	svccs	0x0062696c
    106c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1070:	6d747300 	ldclvs	3, cr7, [r4]
    1074:	31663233 	cmncc	r6, r3, lsr r2
    1078:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    107c:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    1080:	00000100 	andeq	r0, r0, r0, lsl #2
    1084:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1088:	30316632 	eorscc	r6, r1, r2, lsr r6
    108c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1090:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1094:	00000200 	andeq	r0, r0, r0, lsl #4
    1098:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    109c:	30316632 	eorscc	r6, r1, r2, lsr r6
    10a0:	616d5f78 	smcvs	54776
    10a4:	00682e70 	rsbeq	r2, r8, r0, ror lr
    10a8:	73000002 	movwvc	r0, #2	; 0x2
    10ac:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    10b0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    10b4:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    10b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    10bc:	00000000 	andeq	r0, r0, r0
    10c0:	4d9c0205 	lfmmi	f0, 4, [ip, #20]
    10c4:	fc030800 	stc2	8, cr0, [r3], {0}
    10c8:	5b140100 	blpl	5014d0 <__Stack_Size+0x5010d0>
    10cc:	4d4d695b 	stclmi	9, cr6, [sp, #-364]
    10d0:	6611032f 	ldrvs	r0, [r1], -pc, lsr #6
    10d4:	7a032618 	bvc	ca93c <__Stack_Size+0xca53c>
    10d8:	5c4d4d2e 	mcrrpl	13, 2, r4, sp, cr14
    10dc:	0c035041 	stceq	0, cr5, [r3], {65}
    10e0:	a303213c 	movwge	r2, #12604	; 0x313c
    10e4:	dd032006 	stcle	0, cr2, [r3, #-24]
    10e8:	a3032079 	movwge	r2, #12409	; 0x3079
    10ec:	e5032006 	str	r2, [r3, #-6]
    10f0:	2d2f2079 	stccs	0, cr2, [pc, #-484]!
    10f4:	069a0321 	ldreq	r0, [sl], r1, lsr #6
    10f8:	79f30358 	ldmibvc	r3!, {r3, r4, r6, r8, r9}^
    10fc:	4a0c0358 	bmi	301e64 <__Stack_Size+0x301a64>
    1100:	31313118 	teqcc	r1, r8, lsl r1
    1104:	3c0d0321 	stccc	3, cr0, [sp], {33}
    1108:	14032f16 	strne	r2, [r3], #-3862
    110c:	4d34194a 	ldcmi	9, cr1, [r4, #-296]!
    1110:	3c0c0321 	stccc	3, cr0, [ip], {33}
    1114:	0e032f16 	mcreq	15, 0, r2, cr3, cr6, {0}
    1118:	3131184a 	teqcc	r1, sl, asr #16
    111c:	0e032123 	adfeqsp	f2, f3, f3
    1120:	034b134a 	movteq	r1, #45898	; 0xb34a
    1124:	31184a15 	tstcc	r8, r5, lsl sl
    1128:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    112c:	31184a11 	tstcc	r8, r1, lsl sl
    1130:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    1134:	31184a11 	tstcc	r8, r1, lsl sl
    1138:	03213131 	teqeq	r1, #1073741836	; 0x4000000c
    113c:	23173c13 	tstcs	r7, #4864	; 0x1300
    1140:	10035a5d 	andne	r5, r3, sp, asr sl
    1144:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
    1148:	31184a10 	tstcc	r8, r0, lsl sl
    114c:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    1150:	34184a0f 	ldrcc	r4, [r8], #-2575
    1154:	23207a03 	teqcs	r0, #12288	; 0x3000
    1158:	09032a27 	stmdbeq	r3, {r0, r1, r2, r5, r9, fp, sp}
    115c:	0c03343c 	cfstrseq	mvf3, [r3], {60}
    1160:	032f164a 	teqeq	pc, #77594624	; 0x4a00000
    1164:	4b174a11 	blmi	5d39b0 <__Stack_Size+0x5d35b0>
    1168:	164a0d03 	strbne	r0, [sl], -r3, lsl #26
    116c:	4a0b032f 	bmi	2c1e30 <__Stack_Size+0x2c1a30>
    1170:	22241c16 	eorcs	r1, r4, #5632	; 0x1600
    1174:	21660c03 	cmncs	r6, r3, lsl #24
    1178:	3a30224c 	bcc	c09ab0 <__Stack_Size+0xc096b0>
    117c:	7a786927 	bvc	1e1b620 <__Stack_Size+0x1e1b220>
    1180:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    1184:	331b2534 	tstcc	fp, #218103808	; 0xd000000
    1188:	41694177 	smcmi	37911
    118c:	20780336 	rsbscs	r0, r8, r6, lsr r3
    1190:	0367413f 	cmneq	r7, #-1073741809	; 0xc000000f
    1194:	22179015 	andscs	r9, r7, #21	; 0x15
    1198:	14035a5c 	strne	r5, [r3], #-2652
    119c:	5c22173c 	stcpl	7, cr1, [r2], #-240
    11a0:	3c15035a 	ldccc	3, cr0, [r5], {90}
    11a4:	5a5c2217 	bpl	1709a08 <__Stack_Size+0x1709608>
    11a8:	173c1303 	ldrne	r1, [ip, -r3, lsl #6]!
    11ac:	035a5c22 	cmpeq	sl, #8704	; 0x2200
    11b0:	22173c14 	andscs	r3, r7, #5120	; 0x1400
    11b4:	0b035a5c 	bleq	d7b2c <__Stack_Size+0xd772c>
    11b8:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
    11bc:	2f164a0b 	svccs	0x00164a0b
    11c0:	174a1003 	strbne	r1, [sl, -r3]
    11c4:	4a16032f 	bmi	581e88 <__Stack_Size+0x581a88>
    11c8:	22010903 	andcs	r0, r1, #49152	; 0xc000
    11cc:	94309230 	ldrtls	r9, [r0], #-560
    11d0:	03821103 	orreq	r1, r2, #-1073741824	; 0xc0000000
    11d4:	59143c0d 	ldmdbpl	r4, {r0, r2, r3, sl, fp, ip, sp}
    11d8:	193c1103 	ldmdbne	ip!, {r0, r1, r8, ip}
    11dc:	03660b03 	cmneq	r6, #3072	; 0xc00
    11e0:	2f184a11 	svccs	0x00184a11
    11e4:	01000402 	tsteq	r0, r2, lsl #8
    11e8:	0000b901 	andeq	fp, r0, r1, lsl #18
    11ec:	75000200 	strvc	r0, [r0, #-512]
    11f0:	02000000 	andeq	r0, r0, #0	; 0x0
    11f4:	0d0efb01 	vstreq	d15, [lr, #-4]
    11f8:	01010100 	tsteq	r1, r0, lsl #2
    11fc:	00000001 	andeq	r0, r0, r1
    1200:	01000001 	tsteq	r0, r1
    1204:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1208:	30316632 	eorscc	r6, r1, r2, lsr r6
    120c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1210:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1214:	74730063 	ldrbtvc	r0, [r3], #-99
    1218:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    121c:	5f783031 	svcpl	0x00783031
    1220:	2f62696c 	svccs	0x0062696c
    1224:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1228:	6d747300 	ldclvs	3, cr7, [r4]
    122c:	31663233 	cmncc	r6, r3, lsr r2
    1230:	735f7830 	cmpvc	pc, #3145728	; 0x300000
    1234:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1238:	632e6b63 	teqvs	lr, #101376	; 0x18c00
    123c:	00000100 	andeq	r0, r0, r0, lsl #2
    1240:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1244:	30316632 	eorscc	r6, r1, r2, lsr r6
    1248:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    124c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1250:	00000200 	andeq	r0, r0, r0, lsl #4
    1254:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1258:	30316632 	eorscc	r6, r1, r2, lsr r6
    125c:	616d5f78 	smcvs	54776
    1260:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1264:	00000002 	andeq	r0, r0, r2
    1268:	40020500 	andmi	r0, r2, r0, lsl #10
    126c:	03080051 	movweq	r0, #32849	; 0x8051
    1270:	3016012b 	andscc	r0, r6, fp, lsr #2
    1274:	0b035a4e 	bleq	d7bb4 <__Stack_Size+0xd77b4>
    1278:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
    127c:	30164a0e 	andscc	r4, r6, lr, lsl #20
    1280:	3e6a3e4c 	cdpcc	14, 6, cr3, cr10, cr12, {2}
    1284:	164a0b03 	strbne	r0, [sl], -r3, lsl #22
    1288:	035a5c22 	cmpeq	sl, #8704	; 0x2200
    128c:	2f133c0a 	svccs	0x00133c0a
    1290:	034a0e03 	movteq	r0, #44547	; 0xae03
    1294:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1298:	200a032e 	andcs	r0, sl, lr, lsr #6
    129c:	0c037822 	stceq	8, cr7, [r3], {34}
    12a0:	00040258 	andeq	r0, r4, r8, asr r2
    12a4:	05eb0101 	strbeq	r0, [fp, #257]!
    12a8:	00020000 	andeq	r0, r2, r0
    12ac:	00000084 	andeq	r0, r0, r4, lsl #1
    12b0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    12b4:	0101000d 	tsteq	r1, sp
    12b8:	00000101 	andeq	r0, r0, r1, lsl #2
    12bc:	00000100 	andeq	r0, r0, r0, lsl #2
    12c0:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    12c4:	31663233 	cmncc	r6, r3, lsr r2
    12c8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    12cc:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    12d0:	73006372 	movwvc	r6, #882	; 0x372
    12d4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    12d8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    12dc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    12e0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    12e4:	74730000 	ldrbtvc	r0, [r3]
    12e8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    12ec:	5f783031 	svcpl	0x00783031
    12f0:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    12f4:	00010063 	andeq	r0, r1, r3, rrx
    12f8:	6d747300 	ldclvs	3, cr7, [r4]
    12fc:	31663233 	cmncc	r6, r3, lsr r2
    1300:	745f7830 	ldrbvc	r7, [pc], #2096	; 1308 <__Stack_Size+0xf08>
    1304:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1308:	00020068 	andeq	r0, r2, r8, rrx
    130c:	6d747300 	ldclvs	3, cr7, [r4]
    1310:	31663233 	cmncc	r6, r3, lsr r2
    1314:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
    1318:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    131c:	00000200 	andeq	r0, r0, r0, lsl #4
    1320:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1324:	30316632 	eorscc	r6, r1, r2, lsr r6
    1328:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    132c:	00682e6d 	rsbeq	r2, r8, sp, ror #28
    1330:	00000002 	andeq	r0, r0, r2
    1334:	e4020500 	str	r0, [r2], #-1280
    1338:	03080051 	movweq	r0, #32849	; 0x8051
    133c:	190101c6 	stmdbne	r1, {r1, r2, r6, r7, r8}
    1340:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    1344:	5878033d 	ldmdapl	r8!, {r0, r2, r3, r4, r5, r8, r9}^
    1348:	03283f28 	teqeq	r8, #160	; 0xa0
    134c:	03232078 	teqeq	r3, #120	; 0x78
    1350:	0e032072 	mcreq	0, 0, r2, cr3, cr2, {3}
    1354:	a13e2320 	teqge	lr, r0, lsr #6
    1358:	660f033e 	undefined
    135c:	03010a03 	movweq	r0, #6659	; 0x1a03
    1360:	0a032076 	beq	c9540 <__Stack_Size+0xc9140>
    1364:	03235b20 	teqeq	r3, #32768	; 0x8000
    1368:	10032070 	andne	r2, r3, r0, ror r0
    136c:	0c032320 	stceq	3, cr2, [r3], {32}
    1370:	2e740320 	cdpcs	3, 7, cr0, cr4, cr0, {1}
    1374:	2b200c03 	blcs	804388 <__Stack_Size+0x803f88>
    1378:	1d231d31 	stcne	13, cr1, [r3, #-196]!
    137c:	74033126 	strvc	r3, [r3], #-294
    1380:	2e0c032e 	cdpcs	3, 0, cr0, cr12, cr14, {1}
    1384:	66590322 	ldrbvs	r0, [r9], -r2, lsr #6
    1388:	03202703 	teqeq	r0, #786432	; 0xc0000
    138c:	27034a59 	smlsdcs	r3, r9, sl, r4
    1390:	2b4d2820 	blcs	134b418 <__Stack_Size+0x134b018>
    1394:	324d233f 	subcc	r2, sp, #-67108864	; 0xfc000000
    1398:	3147352a 	cmpcc	r7, sl, lsr #10
    139c:	2e540331 	mrccs	3, 2, r0, cr4, cr1, {1}
    13a0:	202c034d 	eorcs	r0, ip, sp, asr #6
    13a4:	03212323 	teqeq	r1, #-1946157056	; 0x8c000000
    13a8:	0a03740f 	beq	de3ec <__Stack_Size+0xddfec>
    13ac:	20760301 	rsbscs	r0, r6, r1, lsl #6
    13b0:	5b200a03 	blpl	803bc4 <__Stack_Size+0x8037c4>
    13b4:	200c0323 	andcs	r0, ip, r3, lsr #6
    13b8:	232e7403 	teqcs	lr, #50331648	; 0x3000000
    13bc:	03200903 	teqeq	r0, #49152	; 0xc000
    13c0:	0c032077 	stceq	0, cr2, [r3], {119}
    13c4:	31231d20 	teqcc	r3, r0, lsr #26
    13c8:	033f231d 	teqeq	pc, #1946157056	; 0x74000000
    13cc:	0c032074 	stceq	0, cr2, [r3], {116}
    13d0:	59032220 	stmdbpl	r3, {r5, r9, sp}
    13d4:	20270366 	eorcs	r0, r7, r6, ror #6
    13d8:	034a5903 	movteq	r5, #43267	; 0xa903
    13dc:	4d282e27 	stcmi	14, cr2, [r8, #-156]!
    13e0:	4d313f2b 	ldcmi	15, cr3, [r1, #-172]!
    13e4:	314d2b5f 	cmpcc	sp, pc, asr fp
    13e8:	5403232b 	strpl	r2, [r3], #-811
    13ec:	2d034d3c 	stccs	13, cr4, [r3, #-240]
    13f0:	2123233c 	teqcs	r3, ip, lsr r3
    13f4:	03740f03 	cmneq	r4, #12	; 0xc
    13f8:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    13fc:	200a0320 	andcs	r0, sl, r0, lsr #6
    1400:	0c03235b 	stceq	3, cr2, [r3], {91}
    1404:	2e740320 	cdpcs	3, 7, cr0, cr4, cr0, {1}
    1408:	20090323 	andcs	r0, r9, r3, lsr #6
    140c:	03207703 	teqeq	r0, #786432	; 0xc0000
    1410:	231d200c 	tstcs	sp, #12	; 0xc
    1414:	3f231d31 	svccc	0x00231d31
    1418:	03207403 	teqeq	r0, #50331648	; 0x3000000
    141c:	0322200c 	teqeq	r2, #12	; 0xc
    1420:	27036659 	smlsdcs	r3, r9, r6, r6
    1424:	4a590320 	bmi	16420ac <__Stack_Size+0x1641cac>
    1428:	282e2703 	stmdacs	lr!, {r0, r1, r8, r9, sl, sp}
    142c:	313f2b4d 	teqcc	pc, sp, asr #22
    1430:	4d2b5f4d 	stcmi	15, cr5, [fp, #-308]!
    1434:	03232b31 	teqeq	r3, #50176	; 0xc400
    1438:	034d3c54 	movteq	r3, #56404	; 0xdc54
    143c:	2323202d 	teqcs	r3, #45	; 0x2d
    1440:	740f0321 	strvc	r0, [pc], #801	; 1448 <__Stack_Size+0x1048>
    1444:	03010a03 	movweq	r0, #6659	; 0x1a03
    1448:	0a032076 	beq	c9628 <__Stack_Size+0xc9228>
    144c:	73035b20 	movwvc	r5, #15136	; 0x3b20
    1450:	200d0320 	andcs	r0, sp, r0, lsr #6
    1454:	20120331 	andscs	r0, r2, r1, lsr r3
    1458:	31206e03 	teqcc	r0, r3, lsl #28
    145c:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    1460:	03201203 	teqeq	r0, #805306368	; 0x30000000
    1464:	3026207a 	eorcc	r2, r6, sl, ror r0
    1468:	5903251b 	stmdbpl	r3, {r0, r1, r3, r4, r8, sl, sp}
    146c:	2e270390 	mcrcs	3, 1, r0, cr7, cr0, {4}
    1470:	231d3125 	tstcs	sp, #1073741833	; 0x40000009
    1474:	4d4a6703 	stclmi	7, cr6, [sl, #-12]
    1478:	2017033f 	andscs	r0, r7, pc, lsr r3
    147c:	20660331 	rsbcs	r0, r6, r1, lsr r3
    1480:	231d314d 	tstcs	sp, #1073741843	; 0x40000013
    1484:	213c1703 	teqcs	ip, r3, lsl #14
    1488:	03740f03 	cmneq	r4, #12	; 0xc
    148c:	77030109 	strvc	r0, [r3, -r9, lsl #2]
    1490:	09032020 	stmdbeq	r3, {r5, sp}
    1494:	13a0032e 	movne	r0, #-1207959552	; 0xb8000000
    1498:	6ce30320 	stclvs	3, cr0, [r3], #128
    149c:	139d0320 	orrsne	r0, sp, #-2147483648	; 0x80000000
    14a0:	6ce30320 	stclvs	3, cr0, [r3], #128
    14a4:	139d034a 	orrsne	r0, sp, #671088641	; 0x28000001
    14a8:	2421223c 	strtcs	r2, [r1], #-572
    14ac:	1d312b4d 	fldmdbxne	r1!, {d2-d39}
    14b0:	322a2123 	eorcc	r2, sl, #-1073741816	; 0xc0000008
    14b4:	ef032123 	svc	0x00032123
    14b8:	ea03207c 	b	c96b0 <__Stack_Size+0xc92b0>
    14bc:	9603206f 	strls	r2, [r3], -pc, rrx
    14c0:	035b2010 	cmpeq	fp, #16	; 0x10
    14c4:	034a6fe9 	movteq	r6, #45033	; 0xafe9
    14c8:	032e13c4 	teqeq	lr, #268435459	; 0x10000003
    14cc:	03206cbf 	teqeq	r0, #48896	; 0xbf00
    14d0:	032e13c1 	teqeq	lr, #67108867	; 0x4000003
    14d4:	034a6cbf 	movteq	r6, #44223	; 0xacbf
    14d8:	222e13c1 	eorcs	r1, lr, #67108867	; 0x4000003
    14dc:	03422421 	movteq	r2, #9249	; 0x2421
    14e0:	1b262e7a 	blne	98ced0 <__Stack_Size+0x98cad0>
    14e4:	2a251b33 	bcs	9481b8 <__Stack_Size+0x947db8>
    14e8:	31241c32 	teqcc	r4, r2, lsr ip
    14ec:	7cdb0321 	ldclvc	3, cr0, [fp], {33}
    14f0:	6fd80320 	svcvs	0x00d80320
    14f4:	10a80320 	adcne	r0, r8, r0, lsr #6
    14f8:	d7035b20 	strle	r5, [r3, -r0, lsr #22]
    14fc:	ea03746f 	b	de6c0 <__Stack_Size+0xde2c0>
    1500:	21686613 	cmncs	r8, r3, lsl r6
    1504:	242a3225 	strtcs	r3, [sl], #-549
    1508:	321c241c 	andscc	r2, ip, #469762048	; 0x1c000000
    150c:	241c242a 	ldrcs	r2, [ip], #-1066
    1510:	c8032131 	stmdagt	r3, {r0, r4, r5, r8, sp}
    1514:	c603207c 	undefined
    1518:	ba03206f 	blt	c96dc <__Stack_Size+0xc92dc>
    151c:	035b2010 	cmpeq	fp, #16	; 0x10
    1520:	684a03d4 	stmdavs	sl, {r2, r4, r6, r7, r8, r9}^
    1524:	2a402521 	bcs	100a9b0 <__Stack_Size+0x100a5b0>
    1528:	1c321c24 	ldcne	12, cr1, [r2], #-144
    152c:	1c322a24 	ldcne	10, cr2, [r2], #-144
    1530:	03213124 	teqeq	r1, #9	; 0x9
    1534:	03207cb5 	teqeq	r0, #46336	; 0xb500
    1538:	03206fb4 	teqeq	r0, #720	; 0x2d0
    153c:	5b2010cc 	blpl	805874 <__Stack_Size+0x805474>
    1540:	666fb303 	strbtvs	fp, [pc], -r3, lsl #6
    1544:	03201003 	teqeq	r0, #3	; 0x3
    1548:	6d032e1b 	stcvs	14, cr2, [r3, #-108]
    154c:	200a032e 	andcs	r0, sl, lr, lsr #6
    1550:	03207603 	teqeq	r0, #3145728	; 0x300000
    1554:	09034a0a 	stmdbeq	r3, {r1, r3, r9, fp, lr}
    1558:	12cd0366 	sbcne	r0, sp, #-1744830463	; 0x98000001
    155c:	2421682e 	strtcs	r6, [r1], #-2094
    1560:	1d232b69 	fstmdbxne	r3!, {d2-d53}
    1564:	213f2123 	teqcs	pc, r3, lsr #2
    1568:	207cef03 	rsbscs	lr, ip, r3, lsl #30
    156c:	2070bc03 	rsbscs	fp, r0, r3, lsl #24
    1570:	2e0fc403 	cdpcs	4, 0, cr12, cr15, cr3, {0}
    1574:	03ad035b 	undefined instruction 0x03ad035b
    1578:	2421684a 	strtcs	r6, [r1], #-2122
    157c:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    1580:	1b331b26 	blne	cc8220 <__Stack_Size+0xcc7e20>
    1584:	31322a25 	teqcc	r2, r5, lsr #20
    1588:	7cdb0321 	ldclvc	3, cr0, [fp], {33}
    158c:	91036920 	tstls	r3, r0, lsr #18
    1590:	21686603 	cmncs	r8, r3, lsl #12
    1594:	7a034224 	bvc	d1e2c <__Stack_Size+0xd1a2c>
    1598:	331b262e 	tstcc	fp, #48234496	; 0x2e00000
    159c:	322a251b 	eorcc	r2, sl, #113246208	; 0x6c00000
    15a0:	2131241c 	teqcs	r1, ip, lsl r4
    15a4:	207cdb03 	rsbscs	sp, ip, r3, lsl #22
    15a8:	2070af03 	rsbscs	sl, r0, r3, lsl #30
    15ac:	2e0fd103 	mvfcse	f5, f3
    15b0:	02e3035b 	rsceq	r0, r3, #1811939329	; 0x6c000001
    15b4:	24216866 	strtcs	r6, [r1], #-2150
    15b8:	1c242a40 	stcne	10, cr2, [r4], #-256
    15bc:	2a241c32 	bcs	90868c <__Stack_Size+0x90828c>
    15c0:	03212324 	teqeq	r1, #-1879048192	; 0x90000000
    15c4:	69207cef 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr}
    15c8:	4a70d003 	bmi	1c355dc <__Stack_Size+0x1c351dc>
    15cc:	032e0e03 	teqeq	lr, #48	; 0x30
    15d0:	03f7010d 	mvnseq	r0, #1073741827	; 0x40000003
    15d4:	3d142e0b 	ldccc	14, cr2, [r4, #-44]
    15d8:	2f21213d 	svccs	0x0021213d
    15dc:	142e0b03 	strtne	r0, [lr], #-2819
    15e0:	2121213d 	teqcs	r1, sp, lsr r1
    15e4:	21212121 	teqcs	r1, r1, lsr #2
    15e8:	142e0b03 	strtne	r0, [lr], #-2819
    15ec:	3d3d213d 	ldfccs	f2, [sp, #-244]!
    15f0:	200b0321 	andcs	r0, fp, r1, lsr #6
    15f4:	21213d14 	teqcs	r1, r4, lsl sp
    15f8:	21212121 	teqcs	r1, r1, lsr #2
    15fc:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    1600:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1604:	23172e0c 	tstcs	r7, #192	; 0xc0
    1608:	1703686b 	strne	r6, [r3, -fp, ror #16]
    160c:	5d231920 	stcpl	9, cr1, [r3, #-128]!
    1610:	2012035a 	andscs	r0, r2, sl, asr r3
    1614:	17032119 	smladne	r3, r9, r1, r2
    1618:	033d1920 	teqeq	sp, #524288	; 0x80000
    161c:	23192015 	tstcs	r9, #21	; 0x15
    1620:	0b035a5d 	bleq	d7f9c <__Stack_Size+0xd7b9c>
    1624:	03671720 	cmneq	r7, #8388608	; 0x800000
    1628:	92032e10 	andls	r2, r3, #256	; 0x100
    162c:	4d230102 	stfmis	f0, [r3, #-8]!
    1630:	7dee0323 	stclvc	3, cr0, [lr, #140]!
    1634:	16035920 	strne	r5, [r3], -r0, lsr #18
    1638:	0328202e 	teqeq	r8, #46	; 0x2e
    163c:	03362078 	teqeq	r6, #120	; 0x78
    1640:	68200fea 	stmdavs	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, fp}
    1644:	03342421 	teqeq	r4, #553648128	; 0x21000000
    1648:	03262e7a 	teqeq	r6, #1952	; 0x7a0
    164c:	1b26207a 	blne	98983c <__Stack_Size+0x98943c>
    1650:	2a322a33 	bcs	c8bf24 <__Stack_Size+0xc8bb24>
    1654:	2e450324 	cdpcs	3, 4, cr0, cr5, cr4, {1}
    1658:	40242168 	eormi	r2, r4, r8, ror #2
    165c:	321c242a 	andscc	r2, ip, #704643072	; 0x2a000000
    1660:	242a321c 	strtcs	r3, [sl], #-540
    1664:	9f032123 	svcls	0x00032123
    1668:	4d232072 	stcmi	0, cr2, [r3, #-456]!
    166c:	7e9a0331 	mrcvc	3, 4, r0, cr10, cr1, {1}
    1670:	18035920 	stmdane	r3, {r5, r8, fp, ip, lr}
    1674:	00df032e 	sbcseq	r0, pc, lr, lsr #6
    1678:	03853401 	orreq	r3, r5, #16777216	; 0x1000000
    167c:	25207fa5 	strcs	r7, [r0, #-4005]!
    1680:	0321314e 	teqeq	r1, #-2147483629	; 0x80000013
    1684:	2d032018 	stccs	0, cr2, [r3, #-96]
    1688:	03853401 	orreq	r3, r5, #16777216	; 0x1000000
    168c:	03592055 	cmpeq	r9, #85	; 0x55
    1690:	09032e18 	stmdbeq	r3, {r3, r4, r9, sl, fp, sp}
    1694:	21853401 	orrcs	r3, r5, r1, lsl #8
    1698:	18201103 	stmdane	r0!, {r0, r1, r8, ip}
    169c:	12032123 	andne	r2, r3, #-1073741816	; 0xc0000008
    16a0:	4d23192e 	stcmi	9, cr1, [r3, #-184]!
    16a4:	15032123 	strne	r2, [r3, #-291]
    16a8:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    16ac:	1c032123 	stfnes	f2, [r3], {35}
    16b0:	010c0320 	tsteq	ip, r0, lsr #6
    16b4:	032e7403 	teqeq	lr, #50331648	; 0x3000000
    16b8:	2723200f 	strcs	r2, [r3, -pc]!
    16bc:	03332933 	teqeq	r3, #835584	; 0xcc000
    16c0:	25322077 	ldrcs	r2, [r2, #-119]!
    16c4:	32207703 	eorcc	r7, r0, #786432	; 0xc0000
    16c8:	20770325 	rsbscs	r0, r7, r5, lsr #6
    16cc:	78033233 	stmdavc	r3, {r0, r1, r4, r5, r9, ip, sp}
    16d0:	2332322e 	teqcs	r2, #-536870910	; 0xe0000002
    16d4:	03212323 	teqeq	r1, #-1946157056	; 0x8c000000
    16d8:	23192e11 	tstcs	r9, #272	; 0x110
    16dc:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    16e0:	23192011 	tstcs	r9, #17	; 0x11
    16e4:	03213f4d 	teqeq	r1, #308	; 0x134
    16e8:	23192011 	tstcs	r9, #17	; 0x11
    16ec:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    16f0:	23182011 	tstcs	r8, #17	; 0x11
    16f4:	03213f4d 	teqeq	r1, #308	; 0x134
    16f8:	2317200d 	tstcs	r7, #13	; 0xd
    16fc:	0c03685d 	stceq	8, cr6, [r3], {93}
    1700:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1704:	2e0d0368 	cdpcs	3, 0, cr0, cr13, cr8, {3}
    1708:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    170c:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    1710:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1714:	23192e10 	tstcs	r9, #256	; 0x100
    1718:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    171c:	23192010 	tstcs	r9, #16	; 0x10
    1720:	03213f4d 	teqeq	r1, #308	; 0x134
    1724:	23192010 	tstcs	r9, #16	; 0x10
    1728:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    172c:	23192010 	tstcs	r9, #16	; 0x10
    1730:	03213f4d 	teqeq	r1, #308	; 0x134
    1734:	231a200f 	tstcs	sl, #15	; 0xf
    1738:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    173c:	231a200f 	tstcs	sl, #15	; 0xf
    1740:	03213f4d 	teqeq	r1, #308	; 0x134
    1744:	231a200f 	tstcs	sl, #15	; 0xf
    1748:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    174c:	231a200f 	tstcs	sl, #15	; 0xf
    1750:	03213f4d 	teqeq	r1, #308	; 0x134
    1754:	2319200f 	tstcs	r9, #15	; 0xf
    1758:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    175c:	2319200f 	tstcs	r9, #15	; 0xf
    1760:	03213f31 	teqeq	r1, #196	; 0xc4
    1764:	2319200f 	tstcs	r9, #15	; 0xf
    1768:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    176c:	2319200f 	tstcs	r9, #15	; 0xf
    1770:	03213f31 	teqeq	r1, #196	; 0xc4
    1774:	2319200f 	tstcs	r9, #15	; 0xf
    1778:	0321234b 	teqeq	r1, #738197505	; 0x2c000001
    177c:	2319200e 	tstcs	r9, #14	; 0xe
    1780:	0321234b 	teqeq	r1, #738197505	; 0x2c000001
    1784:	2319200f 	tstcs	r9, #15	; 0xf
    1788:	03213f4b 	teqeq	r1, #300	; 0x12c
    178c:	2319200e 	tstcs	r9, #14	; 0xe
    1790:	03213f4b 	teqeq	r1, #300	; 0x12c
    1794:	2319200f 	tstcs	r9, #15	; 0xf
    1798:	03213f4b 	teqeq	r1, #300	; 0x12c
    179c:	2319200e 	tstcs	r9, #14	; 0xe
    17a0:	03213f4b 	teqeq	r1, #300	; 0x12c
    17a4:	2319200f 	tstcs	r9, #15	; 0xf
    17a8:	03213f4b 	teqeq	r1, #300	; 0x12c
    17ac:	31192013 	tstcc	r9, r3, lsl r0
    17b0:	034b851d 	movteq	r8, #46365	; 0xb51d
    17b4:	31192011 	tstcc	r9, r1, lsl r0
    17b8:	034b851d 	movteq	r8, #46365	; 0xb51d
    17bc:	0319201d 	tsteq	r9, #29	; 0x1d
    17c0:	03272e79 	teqeq	r7, #1936	; 0x790
    17c4:	3e272079 	mcrcc	0, 1, r2, cr7, cr9, {3}
    17c8:	27827703 	strcs	r7, [r2, r3, lsl #14]
    17cc:	5e932322 	cdppl	3, 9, cr2, cr3, cr2, {1}
    17d0:	0c0368af 	stceq	8, cr6, [r3], {175}
    17d4:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    17d8:	2e0e0368 	cdpcs	3, 0, cr0, cr14, cr8, {3}
    17dc:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    17e0:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
    17e4:	03685d23 	cmneq	r8, #2240	; 0x8c0
    17e8:	69182e0e 	ldmdbvs	r8, {r1, r2, r3, r9, sl, fp, sp}
    17ec:	2e17034b 	cdpcs	3, 1, cr0, cr7, cr11, {2}
    17f0:	034b6919 	movteq	r6, #47385	; 0xb919
    17f4:	69182e11 	ldmdbvs	r8, {r0, r4, r9, sl, fp, sp}
    17f8:	2e10034b 	cdpcs	3, 1, cr0, cr0, cr11, {2}
    17fc:	034b6918 	movteq	r6, #47384	; 0xb918
    1800:	21172e0b 	tstcs	r7, fp, lsl #28
    1804:	17200b03 	strne	r0, [r0, -r3, lsl #22]!
    1808:	200c0321 	andcs	r0, ip, r1, lsr #6
    180c:	0c032117 	stfeqs	f2, [r3], {23}
    1810:	03211720 	teqeq	r1, #8388608	; 0x800000
    1814:	2117200c 	tstcs	r7, ip
    1818:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    181c:	2e12032f 	cdpcs	3, 1, cr0, cr2, cr15, {1}
    1820:	034b6918 	movteq	r6, #47384	; 0xb918
    1824:	69182e12 	ldmdbvs	r8, {r1, r4, r9, sl, fp, sp}
    1828:	2e120367 	cdpcs	3, 1, cr0, cr2, cr7, {3}
    182c:	034b6918 	movteq	r6, #47384	; 0xb918
    1830:	69182e12 	ldmdbvs	r8, {r1, r4, r9, sl, fp, sp}
    1834:	2e100367 	cdpcs	3, 1, cr0, cr0, cr7, {3}
    1838:	034b3f18 	movteq	r3, #48920	; 0xbf18
    183c:	2f17200a 	svccs	0x0017200a
    1840:	172e0b03 	strne	r0, [lr, -r3, lsl #22]!
    1844:	2e0b032f 	cdpcs	3, 0, cr0, cr11, cr15, {1}
    1848:	0b032f17 	bleq	cd4ac <__Stack_Size+0xcd0ac>
    184c:	033d172e 	teqeq	sp, #12058624	; 0xb80000
    1850:	2f17200a 	svccs	0x0017200a
    1854:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
    1858:	2e18032f 	cdpcs	3, 1, cr0, cr8, cr15, {1}
    185c:	5809031a 	stmdapl	r9, {r1, r3, r4, r8, r9}
    1860:	18201803 	stmdane	r0!, {r0, r1, fp, ip}
    1864:	2e15034b 	cdpcs	3, 1, cr0, cr5, cr11, {2}
    1868:	22010903 	andcs	r0, r1, #49152	; 0xc000
    186c:	90090322 	andls	r0, r9, r2, lsr #6
    1870:	18201503 	stmdane	r0!, {r0, r1, r8, sl, ip}
    1874:	69b2034b 	ldmibvs	r2!, {r0, r1, r3, r6, r8, r9}
    1878:	241c242e 	ldrcs	r2, [ip], #-1070
    187c:	d908241c 	stmdble	r8, {r2, r3, r4, sl, sp}
    1880:	324b4059 	subcc	r4, fp, #89	; 0x59
    1884:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    1888:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    188c:	5e595c4b 	cdppl	12, 5, cr5, cr9, cr11, {2}
    1890:	01000902 	tsteq	r0, r2, lsl #18
    1894:	0001fa01 	andeq	pc, r1, r1, lsl #20
    1898:	9b000200 	blls	20a0 <__Stack_Size+0x1ca0>
    189c:	02000000 	andeq	r0, r0, #0	; 0x0
    18a0:	0d0efb01 	vstreq	d15, [lr, #-4]
    18a4:	01010100 	tsteq	r1, r0, lsl #2
    18a8:	00000001 	andeq	r0, r0, r1
    18ac:	01000001 	tsteq	r0, r1
    18b0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    18b4:	30316632 	eorscc	r6, r1, r2, lsr r6
    18b8:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    18bc:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    18c0:	74730063 	ldrbtvc	r0, [r3], #-99
    18c4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    18c8:	5f783031 	svcpl	0x00783031
    18cc:	2f62696c 	svccs	0x0062696c
    18d0:	00636e69 	rsbeq	r6, r3, r9, ror #28
    18d4:	6d747300 	ldclvs	3, cr7, [r4]
    18d8:	31663233 	cmncc	r6, r3, lsr r2
    18dc:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 10b4 <__Stack_Size+0xcb4>
    18e0:	74726173 	ldrbtvc	r6, [r2], #-371
    18e4:	0100632e 	tsteq	r0, lr, lsr #6
    18e8:	74730000 	ldrbtvc	r0, [r3]
    18ec:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    18f0:	5f783031 	svcpl	0x00783031
    18f4:	65707974 	ldrbvs	r7, [r0, #-2420]!
    18f8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    18fc:	74730000 	ldrbtvc	r0, [r3]
    1900:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1904:	5f783031 	svcpl	0x00783031
    1908:	2e70616d 	rpwcssz	f6, f0, #5.0
    190c:	00020068 	andeq	r0, r2, r8, rrx
    1910:	6d747300 	ldclvs	3, cr7, [r4]
    1914:	31663233 	cmncc	r6, r3, lsr r2
    1918:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 10f0 <__Stack_Size+0xcf0>
    191c:	74726173 	ldrbtvc	r6, [r2], #-371
    1920:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1924:	74730000 	ldrbtvc	r0, [r3]
    1928:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    192c:	5f783031 	svcpl	0x00783031
    1930:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1934:	00020068 	andeq	r0, r2, r8, rrx
    1938:	05000000 	streq	r0, [r0]
    193c:	005f6c02 	subseq	r6, pc, r2, lsl #24
    1940:	01e80308 	mvneq	r0, r8, lsl #6
    1944:	3d3d1401 	cfldrscc	mvf1, [sp, #-4]!
    1948:	3d3d2121 	ldfccs	f2, [sp, #-132]!
    194c:	032e0f03 	teqeq	lr, #12	; 0xc
    1950:	73030118 	movwvc	r0, #12568	; 0x3118
    1954:	200d033c 	andcs	r0, sp, ip, lsr r3
    1958:	03587503 	cmpeq	r8, #12582912	; 0xc00000
    195c:	75032e0b 	strvc	r2, [r3, #-3595]
    1960:	200b032e 	andcs	r0, fp, lr, lsr #6
    1964:	03207503 	teqeq	r0, #12582912	; 0xc00000
    1968:	033d200b 	teqeq	sp, #11	; 0xb
    196c:	3d14200b 	ldccc	0, cr2, [r4, #-44]
    1970:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    1974:	23172e0e 	tstcs	r7, #224	; 0xe0
    1978:	1c03685d 	stcne	8, cr6, [r3], {93}
    197c:	010d032e 	tsteq	sp, lr, lsr #6
    1980:	3c6e0341 	stclcc	3, cr0, [lr], #-260
    1984:	30201203 	eorcc	r1, r0, r3, lsl #4
    1988:	032e6c03 	teqeq	lr, #768	; 0x300
    198c:	30222014 	eorcc	r2, r2, r4, lsl r0
    1990:	2222323e 	eorcs	r3, r2, #-536870909	; 0xe0000003
    1994:	13034c40 	movwne	r4, #15424	; 0x3c40
    1998:	5e24183c 	mcrpl	8, 1, r1, cr4, cr12, {1}
    199c:	200d035a 	andcs	r0, sp, sl, asr r3
    19a0:	034b6818 	movteq	r6, #47128	; 0xb818
    19a4:	67172e10 	undefined
    19a8:	2e0e034b 	cdpcs	3, 0, cr0, cr14, cr11, {2}
    19ac:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    19b0:	172e1103 	strne	r1, [lr, -r3, lsl #2]!
    19b4:	0e034b67 	fnmacdeq	d4, d3, d23
    19b8:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    19bc:	2e0d0368 	cdpcs	3, 0, cr0, cr13, cr8, {3}
    19c0:	0c033d18 	stceq	13, cr3, [r3], {24}
    19c4:	033d1720 	teqeq	sp, #8388608	; 0x800000
    19c8:	5917200c 	ldmdbpl	r7, {r2, r3, sp}
    19cc:	17200d03 	strne	r0, [r0, -r3, lsl #26]!
    19d0:	0e03593e 	mcreq	9, 0, r5, cr3, cr14, {1}
    19d4:	4b4c172e 	blmi	1307694 <__Stack_Size+0x1307294>
    19d8:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    19dc:	03685d23 	cmneq	r8, #2240	; 0x8c0
    19e0:	23172e0e 	tstcs	r7, #224	; 0xe0
    19e4:	0e03685d 	mcreq	8, 0, r6, cr3, cr13, {2}
    19e8:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    19ec:	2e100368 	cdpcs	3, 1, cr0, cr0, cr8, {3}
    19f0:	034b6717 	movteq	r6, #46871	; 0xb717
    19f4:	23172e0e 	tstcs	r7, #224	; 0xe0
    19f8:	1903685d 	stmdbne	r3, {r0, r2, r3, r4, r6, fp, sp, lr}
    19fc:	09031a2e 	stmdbeq	r3, {r1, r2, r3, r5, r9, fp, ip}
    1a00:	20230358 	eorcs	r0, r3, r8, asr r3
    1a04:	1a034b18 	bne	d466c <__Stack_Size+0xd426c>
    1a08:	010a032e 	tsteq	sl, lr, lsr #6
    1a0c:	2c305a41 	ldccs	10, cr5, [r0], #-260
    1a10:	4f323024 	svcmi	0x00323024
    1a14:	0a03303d 	beq	cdb10 <__Stack_Size+0xcd710>
    1a18:	2e23039e 	mcrcs	3, 1, r0, cr3, cr14, {4}
    1a1c:	75010b03 	strvc	r0, [r1, #-2819]
    1a20:	2079a603 	rsbscs	sl, r9, r3, lsl #12
    1a24:	03011503 	movweq	r1, #5379	; 0x1503
    1a28:	79032009 	stmdbvc	r3, {r0, r3, sp}
    1a2c:	03315120 	teqeq	r1, #8	; 0x8
    1a30:	2d03205f 	stccs	0, cr2, [r3, #-380]
    1a34:	20530320 	subscs	r0, r3, r0, lsr #6
    1a38:	03202d03 	teqeq	r0, #192	; 0xc0
    1a3c:	0a032076 	beq	c9c1c <__Stack_Size+0xc981c>
    1a40:	2e76032e 	cdpcs	3, 7, cr0, cr6, cr14, {1}
    1a44:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1a48:	0a032076 	beq	c9c28 <__Stack_Size+0xc9828>
    1a4c:	09033f2e 	stmdbeq	r3, {r1, r2, r3, r5, r8, r9, sl, fp, ip, sp}
    1a50:	20790320 	rsbscs	r0, r9, r0, lsr #6
    1a54:	034a4e03 	movteq	r4, #44547	; 0xae03
    1a58:	47032039 	smladxmi	r3, r9, r0, r2
    1a5c:	20390320 	eorscs	r0, r9, r0, lsr #6
    1a60:	03204703 	teqeq	r0, #786432	; 0xc0000
    1a64:	2b032012 	blcs	c9ab4 <__Stack_Size+0xc96b4>
    1a68:	0b033d20 	bleq	d0ef0 <__Stack_Size+0xd0af0>
    1a6c:	20750320 	rsbscs	r0, r5, r0, lsr #6
    1a70:	83243222 	teqhi	r4, #536870914	; 0x20000002
    1a74:	93321c32 	teqls	r2, #12800	; 0x3200
    1a78:	7efd034b 	cdpvc	3, 15, cr0, cr13, cr11, {2}
    1a7c:	241c2466 	ldrcs	r2, [ip], #-1126
    1a80:	2308241c 	movwcs	r2, #33820	; 0x841c
    1a84:	40596a59 	subsmi	r6, r9, r9, asr sl
    1a88:	40594059 	subsmi	r4, r9, r9, asr r0
    1a8c:	06025e59 	undefined
    1a90:	a0010100 	andge	r0, r1, r0, lsl #2
    1a94:	02000000 	andeq	r0, r0, #0	; 0x0
    1a98:	00003900 	andeq	r3, r0, r0, lsl #18
    1a9c:	fb010200 	blx	422a6 <__Stack_Size+0x41ea6>
    1aa0:	01000d0e 	tsteq	r0, lr, lsl #26
    1aa4:	00010101 	andeq	r0, r1, r1, lsl #2
    1aa8:	00010000 	andeq	r0, r1, r0
    1aac:	74730100 	ldrbtvc	r0, [r3], #-256
    1ab0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1ab4:	5f783031 	svcpl	0x00783031
    1ab8:	2f62696c 	svccs	0x0062696c
    1abc:	00637273 	rsbeq	r7, r3, r3, ror r2
    1ac0:	726f6300 	rsbvc	r6, pc, #0	; 0x0
    1ac4:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!
    1ac8:	616d5f33 	cmnvs	sp, r3, lsr pc
    1acc:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    1ad0:	00010073 	andeq	r0, r1, r3, ror r0
    1ad4:	05000000 	streq	r0, [r0]
    1ad8:	00632802 	rsbeq	r2, r3, r2, lsl #16
    1adc:	01340308 	teqeq	r4, r8, lsl #6
    1ae0:	200b0321 	andcs	r0, fp, r1, lsr #6
    1ae4:	200b0321 	andcs	r0, fp, r1, lsr #6
    1ae8:	200b0321 	andcs	r0, fp, r1, lsr #6
    1aec:	200b032f 	andcs	r0, fp, pc, lsr #6
    1af0:	200b032f 	andcs	r0, fp, pc, lsr #6
    1af4:	200b032f 	andcs	r0, fp, pc, lsr #6
    1af8:	200b0321 	andcs	r0, fp, r1, lsr #6
    1afc:	200b032f 	andcs	r0, fp, pc, lsr #6
    1b00:	0a032f2f 	beq	cd7c4 <__Stack_Size+0xcd3c4>
    1b04:	0b032f20 	bleq	cd78c <__Stack_Size+0xcd38c>
    1b08:	0b032f20 	bleq	cd790 <__Stack_Size+0xcd390>
    1b0c:	0b032f20 	bleq	cd794 <__Stack_Size+0xcd394>
    1b10:	0a032f20 	beq	cd798 <__Stack_Size+0xcd398>
    1b14:	0b032120 	bleq	c9f9c <__Stack_Size+0xc9b9c>
    1b18:	0b032120 	bleq	c9fa0 <__Stack_Size+0xc9ba0>
    1b1c:	0b032120 	bleq	c9fa4 <__Stack_Size+0xc9ba4>
    1b20:	0b032120 	bleq	c9fa8 <__Stack_Size+0xc9ba8>
    1b24:	0b032f20 	bleq	cd7ac <__Stack_Size+0xcd3ac>
    1b28:	0a032f20 	beq	cd7b0 <__Stack_Size+0xcd3b0>
    1b2c:	0b032120 	bleq	c9fb4 <__Stack_Size+0xc9bb4>
    1b30:	01022120 	tsteq	r2, r0, lsr #2
    1b34:	5a010100 	bpl	41f3c <__Stack_Size+0x41b3c>
    1b38:	02000000 	andeq	r0, r0, #0	; 0x0
    1b3c:	00003b00 	andeq	r3, r0, r0, lsl #22
    1b40:	fb010200 	blx	4234a <__Stack_Size+0x41f4a>
    1b44:	01000d0e 	tsteq	r0, lr, lsl #26
    1b48:	00010101 	andeq	r0, r1, r1, lsl #2
    1b4c:	00010000 	andeq	r0, r1, r0
    1b50:	74730100 	ldrbtvc	r0, [r3], #-256
    1b54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b58:	5f783031 	svcpl	0x00783031
    1b5c:	2f62696c 	svccs	0x0062696c
    1b60:	00637273 	rsbeq	r7, r3, r3, ror r2
    1b64:	6d747300 	ldclvs	3, cr7, [r4]
    1b68:	31663233 	cmncc	r6, r3, lsr r2
    1b6c:	765f7830 	undefined
    1b70:	6f746365 	svcvs	0x00746365
    1b74:	00632e72 	rsbeq	r2, r3, r2, ror lr
    1b78:	00000001 	andeq	r0, r0, r1
    1b7c:	98020500 	stmdals	r2, {r8, sl}
    1b80:	03080063 	movweq	r0, #32867	; 0x8063
    1b84:	58010191 	stmdapl	r1, {r0, r4, r7, r8}
    1b88:	60563e27 	subsvs	r3, r6, r7, lsr #28
    1b8c:	2f364822 	svccs	0x00364822
    1b90:	01000e02 	tsteq	r0, r2, lsl #28
    1b94:	00007001 	andeq	r7, r0, r1
    1b98:	57000200 	strpl	r0, [r0, -r0, lsl #4]
    1b9c:	02000000 	andeq	r0, r0, #0	; 0x0
    1ba0:	0d0efb01 	vstreq	d15, [lr, #-4]
    1ba4:	01010100 	tsteq	r1, r0, lsl #2
    1ba8:	00000001 	andeq	r0, r0, r1
    1bac:	01000001 	tsteq	r0, r1
    1bb0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1bb4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1bb8:	2f2e2e2f 	svccs	0x002e2e2f
    1bbc:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1bc0:	342d6363 	strtcc	r6, [sp], #-867
    1bc4:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1bc8:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1bcc:	2f62696c 	svccs	0x0062696c
    1bd0:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1bd4:	6474732f 	ldrbtvs	r7, [r4], #-815
    1bd8:	0062696c 	rsbeq	r6, r2, ip, ror #18
    1bdc:	65746100 	ldrbvs	r6, [r4, #-256]!
    1be0:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    1be4:	00010063 	andeq	r0, r1, r3, rrx
    1be8:	65746100 	ldrbvs	r6, [r4, #-256]!
    1bec:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    1bf0:	00010068 	andeq	r0, r1, r8, rrx
    1bf4:	05000000 	streq	r0, [r0]
    1bf8:	00000002 	andeq	r0, r0, r2
    1bfc:	013f0300 	teqeq	pc, r0, lsl #6
    1c00:	672f2d4b 	strvs	r2, [pc, -fp, asr #26]!
    1c04:	01000602 	tsteq	r0, r2, lsl #12
    1c08:	0000eb01 	andeq	lr, r0, r1, lsl #22
    1c0c:	d0000200 	andle	r0, r0, r0, lsl #4
    1c10:	02000000 	andeq	r0, r0, #0	; 0x0
    1c14:	0d0efb01 	vstreq	d15, [lr, #-4]
    1c18:	01010100 	tsteq	r1, r0, lsl #2
    1c1c:	00000001 	andeq	r0, r0, r1
    1c20:	01000001 	tsteq	r0, r1
    1c24:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1c28:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1c2c:	2f2e2e2f 	svccs	0x002e2e2f
    1c30:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1c34:	342d6363 	strtcc	r6, [sp], #-867
    1c38:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1c3c:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1c40:	2f62696c 	svccs	0x0062696c
    1c44:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1c48:	6474732f 	ldrbtvs	r7, [r4], #-815
    1c4c:	0062696c 	rsbeq	r6, r2, ip, ror #18
    1c50:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1c54:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1c58:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1c5c:	646c6975 	strbtvs	r6, [ip], #-2421
    1c60:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1c64:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1c68:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1c6c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1c70:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1c74:	692f6362 	stmdbvs	pc!, {r1, r5, r6, r8, r9, sp, lr}
    1c78:	756c636e 	strbvc	r6, [ip, #-878]!
    1c7c:	732f6564 	teqvc	pc, #419430400	; 0x19000000
    1c80:	63007379 	movwvs	r7, #889	; 0x379
    1c84:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1c88:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1c8c:	75622f73 	strbvc	r2, [r2, #-3955]!
    1c90:	2f646c69 	svccs	0x00646c69
    1c94:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1c98:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1c9c:	63672f64 	cmnvs	r7, #400	; 0x190
    1ca0:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1ca4:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1ca8:	65000065 	strvs	r0, [r0, #-101]
    1cac:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    1cb0:	00010063 	andeq	r0, r1, r3, rrx
    1cb4:	636f6c00 	cmnvs	pc, #0	; 0x0
    1cb8:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    1cbc:	5f000002 	svcpl	0x00000002
    1cc0:	65707974 	ldrbvs	r7, [r0, #-2420]!
    1cc4:	00682e73 	rsbeq	r2, r8, r3, ror lr
    1cc8:	73000002 	movwvc	r0, #2	; 0x2
    1ccc:	65646474 	strbvs	r6, [r4, #-1140]!
    1cd0:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1cd4:	72000003 	andvc	r0, r0, #3	; 0x3
    1cd8:	746e6565 	strbtvc	r6, [lr], #-1381
    1cdc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1ce0:	00000000 	andeq	r0, r0, r0
    1ce4:	00000205 	andeq	r0, r0, r5, lsl #4
    1ce8:	3b030000 	blcc	c1cf0 <__Stack_Size+0xc18f0>
    1cec:	2f2d1301 	svccs	0x002d1301
    1cf0:	024b8330 	subeq	r8, fp, #-1073741824	; 0xc0000000
    1cf4:	01010006 	tsteq	r1, r6
    1cf8:	000000d7 	ldrdeq	r0, [r0], -r7
    1cfc:	00d10002 	sbcseq	r0, r1, r2
    1d00:	01020000 	tsteq	r2, r0
    1d04:	000d0efb 	strdeq	r0, [sp], -fp
    1d08:	01010101 	tsteq	r1, r1, lsl #2
    1d0c:	01000000 	tsteq	r0, r0
    1d10:	63010000 	movwvs	r0, #4096	; 0x1000
    1d14:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1d18:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1d1c:	75622f73 	strbvc	r2, [r2, #-3955]!
    1d20:	2f646c69 	svccs	0x00646c69
    1d24:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1d28:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1d2c:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1d30:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1d34:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1d38:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1d3c:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1d40:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    1d44:	3a630073 	bcc	18c1f18 <__Stack_Size+0x18c1b18>
    1d48:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1d4c:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1d50:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    1d54:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1d58:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    1d5c:	646c6975 	strbtvs	r6, [ip], #-2421
    1d60:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1d64:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1d68:	6564756c 	strbvs	r7, [r4, #-1388]!
    1d6c:	2f2e2e00 	svccs	0x002e2e00
    1d70:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1d74:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1d78:	2f2e2e2f 	svccs	0x002e2e2f
    1d7c:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1d80:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1d84:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1d88:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1d8c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1d90:	65722f63 	ldrbvs	r2, [r2, #-3939]!
    1d94:	00746e65 	rsbseq	r6, r4, r5, ror #28
    1d98:	636f6c00 	cmnvs	pc, #0	; 0x0
    1d9c:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    1da0:	5f000001 	svcpl	0x00000001
    1da4:	65707974 	ldrbvs	r7, [r0, #-2420]!
    1da8:	00682e73 	rsbeq	r2, r8, r3, ror lr
    1dac:	73000001 	movwvc	r0, #1	; 0x1
    1db0:	65646474 	strbvs	r6, [r4, #-1140]!
    1db4:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1db8:	72000002 	andvc	r0, r0, #2	; 0x2
    1dbc:	746e6565 	strbtvc	r6, [lr], #-1381
    1dc0:	0100682e 	tsteq	r0, lr, lsr #16
    1dc4:	6d690000 	stclvs	0, cr0, [r9]
    1dc8:	65727570 	ldrbvs	r7, [r2, #-1392]!
    1dcc:	0300632e 	movweq	r6, #814	; 0x32e
    1dd0:	a2000000 	andge	r0, r0, #0	; 0x0
    1dd4:	02000000 	andeq	r0, r0, #0	; 0x0
    1dd8:	00007a00 	andeq	r7, r0, r0, lsl #20
    1ddc:	fb010200 	blx	425e6 <__Stack_Size+0x421e6>
    1de0:	01000d0e 	tsteq	r0, lr, lsl #26
    1de4:	00010101 	andeq	r0, r1, r1, lsl #2
    1de8:	00010000 	andeq	r0, r1, r0
    1dec:	2e2e0100 	sufcse	f0, f6, f0
    1df0:	2f2e2e2f 	svccs	0x002e2e2f
    1df4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1df8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1dfc:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1e00:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1e04:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1e08:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1e0c:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1e10:	6d2f6362 	stcvs	3, cr6, [pc, #-392]!
    1e14:	00637369 	rsbeq	r7, r3, r9, ror #6
    1e18:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1e1c:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1e20:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1e24:	646c6975 	strbtvs	r6, [ip], #-2421
    1e28:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1e2c:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    1e30:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1e34:	692f6363 	stmdbvs	pc!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1e38:	756c636e 	strbvc	r6, [ip, #-878]!
    1e3c:	00006564 	andeq	r6, r0, r4, ror #10
    1e40:	74696e69 	strbtvc	r6, [r9], #-3689
    1e44:	0100632e 	tsteq	r0, lr, lsr #6
    1e48:	74730000 	ldrbtvc	r0, [r3]
    1e4c:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    1e50:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1e54:	00000000 	andeq	r0, r0, r0
    1e58:	00000205 	andeq	r0, r0, r5, lsl #4
    1e5c:	31030000 	tstcc	r3, r0
    1e60:	67673201 	strbvs	r3, [r7, -r1, lsl #4]!
    1e64:	032f6965 	teqeq	pc, #1654784	; 0x194000
    1e68:	67328265 	ldrvs	r8, [r2, -r5, ror #4]!
    1e6c:	30696567 	rsbcc	r6, r9, r7, ror #10
    1e70:	68656767 	stmdavs	r5!, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr}^
    1e74:	01000c02 	tsteq	r0, r2, lsl #24
    1e78:	0000d801 	andeq	sp, r0, r1, lsl #16
    1e7c:	7e000200 	cdpvc	2, 0, cr0, cr0, cr0, {0}
    1e80:	02000000 	andeq	r0, r0, #0	; 0x0
    1e84:	0d0efb01 	vstreq	d15, [lr, #-4]
    1e88:	01010100 	tsteq	r1, r0, lsl #2
    1e8c:	00000001 	andeq	r0, r0, r1
    1e90:	01000001 	tsteq	r0, r1
    1e94:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1e98:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1e9c:	2f2e2e2f 	svccs	0x002e2e2f
    1ea0:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1ea4:	342d6363 	strtcc	r6, [sp], #-867
    1ea8:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1eac:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1eb0:	2f62696c 	svccs	0x0062696c
    1eb4:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1eb8:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
    1ebc:	00676e69 	rsbeq	r6, r7, r9, ror #28
    1ec0:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1ec4:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1ec8:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1ecc:	646c6975 	strbtvs	r6, [ip], #-2421
    1ed0:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1ed4:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    1ed8:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1edc:	692f6363 	stmdbvs	pc!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1ee0:	756c636e 	strbvc	r6, [ip, #-878]!
    1ee4:	00006564 	andeq	r6, r0, r4, ror #10
    1ee8:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
    1eec:	632e7465 	teqvs	lr, #1694498816	; 0x65000000
    1ef0:	00000100 	andeq	r0, r0, r0, lsl #2
    1ef4:	64647473 	strbtvs	r7, [r4], #-1139
    1ef8:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    1efc:	00000200 	andeq	r0, r0, r0, lsl #4
    1f00:	02050000 	andeq	r0, r5, #0	; 0x0
    1f04:	00000000 	andeq	r0, r0, r0
    1f08:	03012e03 	movweq	r2, #7683	; 0x1e03
    1f0c:	6e030112 	mcrvs	1, 0, r0, cr3, cr2, {0}
    1f10:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
    1f14:	032e7503 	teqeq	lr, #12582912	; 0xc00000
    1f18:	03312e0f 	teqeq	r1, #240	; 0xf0
    1f1c:	76036613 	undefined
    1f20:	09032f2e 	stmdbeq	r3, {r1, r2, r3, r5, r8, r9, sl, fp, sp}
    1f24:	7a036c2e 	bvc	dcfe4 <__Stack_Size+0xdcbe4>
    1f28:	2f2f302e 	svccs	0x002f302e
    1f2c:	2e56032f 	cdpcs	3, 5, cr0, cr6, cr15, {1}
    1f30:	032e2503 	teqeq	lr, #12582912	; 0xc00000
    1f34:	2e032e5b 	mcrcs	14, 0, r2, cr3, cr11, {2}
    1f38:	2e520382 	cdpcs	3, 5, cr0, cr2, cr2, {4}
    1f3c:	032e2e03 	teqeq	lr, #48	; 0x30
    1f40:	0b032e77 	bleq	cd924 <__Stack_Size+0xcd524>
    1f44:	5203482e 	andpl	r4, r3, #3014656	; 0x2e0000
    1f48:	9e340366 	cdpls	3, 3, cr0, cr4, cr6, {3}
    1f4c:	51488431 	cmppl	r8, r1, lsr r4
    1f50:	01000602 	tsteq	r0, r2, lsl #12
    1f54:	00012301 	andeq	r2, r1, r1, lsl #6
    1f58:	e0000200 	and	r0, r0, r0, lsl #4
    1f5c:	02000000 	andeq	r0, r0, #0	; 0x0
    1f60:	0d0efb01 	vstreq	d15, [lr, #-4]
    1f64:	01010100 	tsteq	r1, r0, lsl #2
    1f68:	00000001 	andeq	r0, r0, r1
    1f6c:	01000001 	tsteq	r0, r1
    1f70:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1f74:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1f78:	2f2e2e2f 	svccs	0x002e2e2f
    1f7c:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1f80:	342d6363 	strtcc	r6, [sp], #-867
    1f84:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1f88:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1f8c:	2f62696c 	svccs	0x0062696c
    1f90:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1f94:	6474732f 	ldrbtvs	r7, [r4], #-815
    1f98:	0062696c 	rsbeq	r6, r2, ip, ror #18
    1f9c:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1fa0:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1fa4:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1fa8:	646c6975 	strbtvs	r6, [ip], #-2421
    1fac:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1fb0:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1fb4:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1fb8:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1fbc:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1fc0:	692f6362 	stmdbvs	pc!, {r1, r5, r6, r8, r9, sp, lr}
    1fc4:	756c636e 	strbvc	r6, [ip, #-878]!
    1fc8:	732f6564 	teqvc	pc, #419430400	; 0x19000000
    1fcc:	63007379 	movwvs	r7, #889	; 0x379
    1fd0:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1fd4:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1fd8:	75622f73 	strbvc	r2, [r2, #-3955]!
    1fdc:	2f646c69 	svccs	0x00646c69
    1fe0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1fe4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1fe8:	63672f64 	cmnvs	r7, #400	; 0x190
    1fec:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1ff0:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1ff4:	5f000065 	svcpl	0x00000065
    1ff8:	6574615f 	ldrbvs	r6, [r4, #-351]!
    1ffc:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    2000:	00010063 	andeq	r0, r1, r3, rrx
    2004:	636f6c00 	cmnvs	pc, #0	; 0x0
    2008:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    200c:	5f000002 	svcpl	0x00000002
    2010:	65707974 	ldrbvs	r7, [r0, #-2420]!
    2014:	00682e73 	rsbeq	r2, r8, r3, ror lr
    2018:	73000002 	movwvc	r0, #2	; 0x2
    201c:	65646474 	strbvs	r6, [r4, #-1140]!
    2020:	00682e66 	rsbeq	r2, r8, r6, ror #28
    2024:	72000003 	andvc	r0, r0, #3	; 0x3
    2028:	746e6565 	strbtvc	r6, [lr], #-1381
    202c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2030:	74610000 	strbtvc	r0, [r1]
    2034:	74697865 	strbtvc	r7, [r9], #-2149
    2038:	0100682e 	tsteq	r0, lr, lsr #16
    203c:	00000000 	andeq	r0, r0, r0
    2040:	00000205 	andeq	r0, r0, r5, lsl #4
    2044:	16030000 	strne	r0, [r3], -r0
    2048:	010a0301 	tsteq	sl, r1, lsl #6
    204c:	032e7603 	teqeq	lr, #3145728	; 0x300000
    2050:	2f4b2e0a 	svccs	0x004b2e0a
    2054:	032e7403 	teqeq	lr, #50331648	; 0x3000000
    2058:	2f2d2e0d 	svccs	0x002d2e0d
    205c:	032e7303 	teqeq	lr, #201326592	; 0xc000000
    2060:	1703660d 	strne	r6, [r3, -sp, lsl #12]
    2064:	4a1b034a 	bmi	6c2d94 <__Stack_Size+0x6c2994>
    2068:	4a7603a3 	bmi	1d82efc <__Stack_Size+0x1d82afc>
    206c:	2d2f2b4c 	vstmdbcs	pc!, {d2-<overflow reg d39>}
    2070:	302f2b32 	eorcc	r2, pc, r2, lsr fp
    2074:	02312d2c 	eorseq	r2, r1, #2816	; 0xb00
    2078:	01010006 	tsteq	r1, r6
    207c:	0000011b 	andeq	r0, r0, fp, lsl r1
    2080:	00d90002 	sbcseq	r0, r9, r2
    2084:	01020000 	tsteq	r2, r0
    2088:	000d0efb 	strdeq	r0, [sp], -fp
    208c:	01010101 	tsteq	r1, r1, lsl #2
    2090:	01000000 	tsteq	r0, r0
    2094:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    2098:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    209c:	2f2e2e2f 	svccs	0x002e2e2f
    20a0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    20a4:	63672f2e 	cmnvs	r7, #184	; 0xb8
    20a8:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    20ac:	2f302e33 	svccs	0x00302e33
    20b0:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    20b4:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    20b8:	2f636269 	svccs	0x00636269
    20bc:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    20c0:	63006269 	movwvs	r6, #617	; 0x269
    20c4:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    20c8:	6d72616e 	ldfvse	f6, [r2, #-440]!
    20cc:	75622f73 	strbvc	r2, [r2, #-3955]!
    20d0:	2f646c69 	svccs	0x00646c69
    20d4:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    20d8:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    20dc:	656e2f30 	strbvs	r2, [lr, #-3888]!
    20e0:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    20e4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    20e8:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    20ec:	64756c63 	ldrbtvs	r6, [r5], #-3171
    20f0:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    20f4:	3a630073 	bcc	18c22c8 <__Stack_Size+0x18c1ec8>
    20f8:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    20fc:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    2100:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    2104:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    2108:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    210c:	646c6975 	strbtvs	r6, [ip], #-2421
    2110:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2114:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2118:	6564756c 	strbvs	r7, [r4, #-1388]!
    211c:	5f5f0000 	svcpl	0x005f0000
    2120:	6c6c6163 	stfvse	f6, [ip], #-396
    2124:	6574615f 	ldrbvs	r6, [r4, #-351]!
    2128:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    212c:	00010063 	andeq	r0, r1, r3, rrx
    2130:	636f6c00 	cmnvs	pc, #0	; 0x0
    2134:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    2138:	5f000002 	svcpl	0x00000002
    213c:	65707974 	ldrbvs	r7, [r0, #-2420]!
    2140:	00682e73 	rsbeq	r2, r8, r3, ror lr
    2144:	73000002 	movwvc	r0, #2	; 0x2
    2148:	65646474 	strbvs	r6, [r4, #-1140]!
    214c:	00682e66 	rsbeq	r2, r8, r6, ror #28
    2150:	72000003 	andvc	r0, r0, #3	; 0x3
    2154:	746e6565 	strbtvc	r6, [lr], #-1381
    2158:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    215c:	00000000 	andeq	r0, r0, r0
    2160:	00000205 	andeq	r0, r0, r5, lsl #4
    2164:	11030000 	tstne	r3, r0
    2168:	2e0a0301 	cdpcs	3, 0, cr0, cr10, cr1, {0}
    216c:	4a4a7603 	bmi	129f980 <__Stack_Size+0x129f580>
    2170:	034a2c03 	movteq	r2, #44035	; 0xac03
    2174:	69032e77 	stmdbvs	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
    2178:	03c1512e 	biceq	r5, r1, #-2147483637	; 0x8000000b
    217c:	3e039e79 	mcrcc	14, 0, r9, cr3, cr9, {3}
    2180:	664f0366 	strbvs	r0, [pc], -r6, ror #6
    2184:	304b2f2d 	subcc	r2, fp, sp, lsr #30
    2188:	31635031 	cmncc	r3, r1, lsr r0
    218c:	03896730 	orreq	r6, r9, #12582912	; 0xc00000
    2190:	09039e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, pc}
    2194:	0a02d14a 	beq	b66c4 <__Stack_Size+0xb62c4>
    2198:	45010100 	strmi	r0, [r1, #-256]
    219c:	02000000 	andeq	r0, r0, #0	; 0x0
    21a0:	00001f00 	andeq	r1, r0, r0, lsl #30
    21a4:	fb010200 	blx	429ae <__Stack_Size+0x425ae>
    21a8:	01000d0e 	tsteq	r0, lr, lsl #26
    21ac:	00010101 	andeq	r0, r1, r1, lsl #2
    21b0:	00010000 	andeq	r0, r1, r0
    21b4:	63000100 	movwvs	r0, #256	; 0x100
    21b8:	2e6e7472 	mcrcs	4, 3, r7, cr14, cr2, {3}
    21bc:	006d7361 	rsbeq	r7, sp, r1, ror #6
    21c0:	00000000 	andeq	r0, r0, r0
    21c4:	00020500 	andeq	r0, r2, r0, lsl #10
    21c8:	03000000 	movweq	r0, #0	; 0x0
    21cc:	020100ce 	andeq	r0, r1, #206	; 0xce
    21d0:	01010006 	tsteq	r1, r6
    21d4:	00020500 	andeq	r0, r2, r0, lsl #10
    21d8:	03000000 	movweq	r0, #0	; 0x0
    21dc:	020100d2 	andeq	r0, r1, #210	; 0xd2
    21e0:	01010006 	tsteq	r1, r6

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 	undefined instruction 0xffffffff
       8:	7c010001 	stcvc	0, cr0, [r1], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
      1c:	00000014 	andeq	r0, r0, r4, lsl r0
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
      2c:	00000020 	andeq	r0, r0, r0, lsr #32
      30:	00000018 	andeq	r0, r0, r8, lsl r0
      34:	00000000 	andeq	r0, r0, r0
      38:	08003168 	stmdaeq	r0, {r3, r5, r6, r8, ip, sp}
      3c:	000000a8 	andeq	r0, r0, r8, lsr #1
      40:	8e0c0e42 	cdphi	14, 0, cr0, cr12, cr2, {2}
      44:	84028501 	strhi	r8, [r2], #-1281
      48:	100e4603 	andne	r4, lr, r3, lsl #12
      4c:	00000018 	andeq	r0, r0, r8, lsl r0
      50:	00000000 	andeq	r0, r0, r0
      54:	08003210 	stmdaeq	r0, {r4, r9, ip, sp}
      58:	00000120 	andeq	r0, r0, r0, lsr #2
      5c:	8e100e42 	cdphi	14, 1, cr0, cr0, cr2, {2}
      60:	85028601 	strhi	r8, [r2, #-1537]
      64:	00048403 	andeq	r8, r4, r3, lsl #8
      68:	0000000c 	.word	0x0000000c
      6c:	ffffffff 	.word	0xffffffff
      70:	0001      	.short	0x0001
      72:	01          	.byte	0x01
      73:	7c          	.byte	0x7c
      74:	000d0c0e 	.word	0x000d0c0e
      78:	0000000c 	.word	0x0000000c
      7c:	00000068 	.word	0x00000068
      80:	08003330 	.word	0x08003330
      84:	00000002 	.word	0x00000002
      88:	0000000c 	.word	0x0000000c
      8c:	00000068 	.word	0x00000068
      90:	08003334 	.word	0x08003334
      94:	00000002 	.word	0x00000002
      98:	0000000c 	.word	0x0000000c
      9c:	00000068 	.word	0x00000068
      a0:	08003338 	.word	0x08003338
      a4:	00000002 	.word	0x00000002
      a8:	0000000c 	.word	0x0000000c
      ac:	00000068 	.word	0x00000068
      b0:	0800333c 	.word	0x0800333c
      b4:	00000002 	.word	0x00000002
      b8:	0000000c 	.word	0x0000000c
      bc:	00000068 	.word	0x00000068
      c0:	08003340 	.word	0x08003340
      c4:	00000002 	.word	0x00000002
      c8:	0000000c 	.word	0x0000000c
      cc:	00000068 	.word	0x00000068
      d0:	08003344 	.word	0x08003344
      d4:	00000002 	.word	0x00000002
      d8:	0000000c 	.word	0x0000000c
      dc:	00000068 	.word	0x00000068
      e0:	08003348 	.word	0x08003348
      e4:	00000002 	.word	0x00000002
      e8:	0000000c 	.word	0x0000000c
      ec:	00000068 	.word	0x00000068
      f0:	0800334c 	.word	0x0800334c
      f4:	00000002 	.word	0x00000002
      f8:	0000000c 	.word	0x0000000c
      fc:	00000068 	.word	0x00000068
     100:	08003350 	.word	0x08003350
     104:	00000002 	.word	0x00000002
     108:	0000000c 	.word	0x0000000c
     10c:	00000068 	.word	0x00000068
     110:	08003354 	.word	0x08003354
     114:	00000002 	.word	0x00000002
     118:	0000000c 	.word	0x0000000c
     11c:	00000068 	.word	0x00000068
     120:	08003358 	.word	0x08003358
     124:	00000002 	.word	0x00000002
     128:	0000000c 	.word	0x0000000c
     12c:	00000068 	.word	0x00000068
     130:	0800335c 	.word	0x0800335c
     134:	00000002 	.word	0x00000002
     138:	0000000c 	.word	0x0000000c
     13c:	00000068 	.word	0x00000068
     140:	08003360 	.word	0x08003360
     144:	00000002 	.word	0x00000002
     148:	0000000c 	.word	0x0000000c
     14c:	00000068 	.word	0x00000068
     150:	08003364 	.word	0x08003364
     154:	00000002 	.word	0x00000002
     158:	0000000c 	.word	0x0000000c
     15c:	00000068 	.word	0x00000068
     160:	08003368 	.word	0x08003368
     164:	00000002 	.word	0x00000002
     168:	0000000c 	.word	0x0000000c
     16c:	00000068 	.word	0x00000068
     170:	0800336c 	.word	0x0800336c
     174:	00000002 	.word	0x00000002
     178:	0000000c 	.word	0x0000000c
     17c:	00000068 	.word	0x00000068
     180:	08003370 	.word	0x08003370
     184:	00000002 	.word	0x00000002
     188:	0000000c 	.word	0x0000000c
     18c:	00000068 	.word	0x00000068
     190:	08003374 	.word	0x08003374
     194:	00000002 	.word	0x00000002
     198:	0000000c 	.word	0x0000000c
     19c:	00000068 	.word	0x00000068
     1a0:	08003378 	.word	0x08003378
     1a4:	00000002 	.word	0x00000002
     1a8:	0000000c 	.word	0x0000000c
     1ac:	00000068 	.word	0x00000068
     1b0:	0800337c 	.word	0x0800337c
     1b4:	00000002 	.word	0x00000002
     1b8:	0000000c 	.word	0x0000000c
     1bc:	00000068 	.word	0x00000068
     1c0:	08003380 	.word	0x08003380
     1c4:	00000002 	.word	0x00000002
     1c8:	0000000c 	.word	0x0000000c
     1cc:	00000068 	.word	0x00000068
     1d0:	08003384 	.word	0x08003384
     1d4:	00000002 	.word	0x00000002
     1d8:	0000000c 	.word	0x0000000c
     1dc:	00000068 	.word	0x00000068
     1e0:	08003388 	.word	0x08003388
     1e4:	00000002 	.word	0x00000002
     1e8:	0000000c 	.word	0x0000000c
     1ec:	00000068 	.word	0x00000068
     1f0:	0800338c 	.word	0x0800338c
     1f4:	00000002 	.word	0x00000002
     1f8:	0000000c 	.word	0x0000000c
     1fc:	00000068 	.word	0x00000068
     200:	08003390 	.word	0x08003390
     204:	00000002 	.word	0x00000002
     208:	0000000c 	.word	0x0000000c
     20c:	00000068 	.word	0x00000068
     210:	08003394 	.word	0x08003394
     214:	00000002 	.word	0x00000002
     218:	0000000c 	.word	0x0000000c
     21c:	00000068 	.word	0x00000068
     220:	08003398 	.word	0x08003398
     224:	00000002 	.word	0x00000002
     228:	0000000c 	.word	0x0000000c
     22c:	00000068 	.word	0x00000068
     230:	0800339c 	.word	0x0800339c
     234:	00000002 	.word	0x00000002
     238:	0000000c 	.word	0x0000000c
     23c:	00000068 	.word	0x00000068
     240:	080033a0 	.word	0x080033a0
     244:	00000002 	.word	0x00000002
     248:	0000000c 	.word	0x0000000c
     24c:	00000068 	.word	0x00000068
     250:	080033a4 	.word	0x080033a4
     254:	00000002 	.word	0x00000002
     258:	0000000c 	.word	0x0000000c
     25c:	00000068 	.word	0x00000068
     260:	080033a8 	.word	0x080033a8
     264:	00000002 	.word	0x00000002
     268:	0000000c 	.word	0x0000000c
     26c:	00000068 	.word	0x00000068
     270:	080033ac 	.word	0x080033ac
     274:	00000002 	.word	0x00000002
     278:	0000000c 	.word	0x0000000c
     27c:	00000068 	.word	0x00000068
     280:	080033b0 	.word	0x080033b0
     284:	00000002 	.word	0x00000002
     288:	0000000c 	.word	0x0000000c
     28c:	00000068 	.word	0x00000068
     290:	080033b4 	.word	0x080033b4
     294:	00000002 	.word	0x00000002
     298:	0000000c 	.word	0x0000000c
     29c:	00000068 	.word	0x00000068
     2a0:	080033b8 	.word	0x080033b8
     2a4:	00000002 	.word	0x00000002
     2a8:	0000000c 	.word	0x0000000c
     2ac:	00000068 	.word	0x00000068
     2b0:	080033bc 	.word	0x080033bc
     2b4:	00000002 	.word	0x00000002
     2b8:	0000000c 	.word	0x0000000c
     2bc:	00000068 	.word	0x00000068
     2c0:	080033c0 	.word	0x080033c0
     2c4:	00000002 	.word	0x00000002
     2c8:	0000000c 	.word	0x0000000c
     2cc:	00000068 	.word	0x00000068
     2d0:	080033c4 	.word	0x080033c4
     2d4:	00000002 	.word	0x00000002
     2d8:	0000000c 	.word	0x0000000c
     2dc:	00000068 	.word	0x00000068
     2e0:	080033c8 	.word	0x080033c8
     2e4:	00000002 	.word	0x00000002
     2e8:	0000000c 	.word	0x0000000c
     2ec:	00000068 	.word	0x00000068
     2f0:	080033cc 	.word	0x080033cc
     2f4:	00000002 	.word	0x00000002
     2f8:	0000000c 	.word	0x0000000c
     2fc:	00000068 	.word	0x00000068
     300:	080033d0 	.word	0x080033d0
     304:	00000002 	.word	0x00000002
     308:	0000000c 	.word	0x0000000c
     30c:	00000068 	.word	0x00000068
     310:	080033d4 	.word	0x080033d4
     314:	00000002 	.word	0x00000002
     318:	0000000c 	.word	0x0000000c
     31c:	00000068 	.word	0x00000068
     320:	080033d8 	.word	0x080033d8
     324:	00000002 	.word	0x00000002
     328:	0000000c 	.word	0x0000000c
     32c:	00000068 	.word	0x00000068
     330:	080033dc 	.word	0x080033dc
     334:	00000002 	.word	0x00000002
     338:	0000000c 	.word	0x0000000c
     33c:	00000068 	.word	0x00000068
     340:	080033e0 	.word	0x080033e0
     344:	00000002 	.word	0x00000002
     348:	0000000c 	.word	0x0000000c
     34c:	00000068 	.word	0x00000068
     350:	080033e4 	.word	0x080033e4
     354:	00000002 	.word	0x00000002
     358:	0000000c 	.word	0x0000000c
     35c:	00000068 	.word	0x00000068
     360:	080033e8 	.word	0x080033e8
     364:	00000002 	.word	0x00000002
     368:	0000000c 	.word	0x0000000c
     36c:	00000068 	.word	0x00000068
     370:	080033ec 	.word	0x080033ec
     374:	00000002 	.word	0x00000002
     378:	0000000c 	.word	0x0000000c
     37c:	00000068 	.word	0x00000068
     380:	080033f0 	.word	0x080033f0
     384:	00000002 	.word	0x00000002
     388:	0000000c 	.word	0x0000000c
     38c:	00000068 	.word	0x00000068
     390:	080033f4 	.word	0x080033f4
     394:	00000002 	.word	0x00000002
     398:	0000000c 	.word	0x0000000c
     39c:	00000068 	.word	0x00000068
     3a0:	080033f8 	.word	0x080033f8
     3a4:	00000002 	.word	0x00000002
     3a8:	0000000c 	.word	0x0000000c
     3ac:	00000068 	.word	0x00000068
     3b0:	080033fc 	.word	0x080033fc
     3b4:	00000002 	.word	0x00000002
     3b8:	0000000c 	.word	0x0000000c
     3bc:	00000068 	.word	0x00000068
     3c0:	08003400 	.word	0x08003400
     3c4:	00000002 	.word	0x00000002
     3c8:	0000000c 	.word	0x0000000c
     3cc:	00000068 	.word	0x00000068
     3d0:	08003404 	.word	0x08003404
     3d4:	00000002 	.word	0x00000002
     3d8:	0000000c 	.word	0x0000000c
     3dc:	00000068 	.word	0x00000068
     3e0:	08003408 	.word	0x08003408
     3e4:	00000002 	.word	0x00000002
     3e8:	0000000c 	.word	0x0000000c
     3ec:	00000068 	.word	0x00000068
     3f0:	0800340c 	.word	0x0800340c
     3f4:	00000002 	.word	0x00000002
     3f8:	0000000c 	.word	0x0000000c
     3fc:	00000068 	.word	0x00000068
     400:	08003410 	.word	0x08003410
     404:	00000002 	.word	0x00000002
     408:	0000000c 	.word	0x0000000c
     40c:	00000068 	.word	0x00000068
     410:	08003414 	.word	0x08003414
     414:	00000002 	.word	0x00000002
     418:	0000000c 	.word	0x0000000c
     41c:	00000068 	.word	0x00000068
     420:	08003418 	.word	0x08003418
     424:	00000002 	.word	0x00000002
     428:	0000000c 	.word	0x0000000c
     42c:	00000068 	.word	0x00000068
     430:	0800341c 	.word	0x0800341c
     434:	00000002 	.word	0x00000002
     438:	0000000c 	.word	0x0000000c
     43c:	00000068 	.word	0x00000068
     440:	08003420 	.word	0x08003420
     444:	00000002 	.word	0x00000002
     448:	0000000c 	.word	0x0000000c
     44c:	00000068 	.word	0x00000068
     450:	08003424 	.word	0x08003424
     454:	00000002 	.word	0x00000002
     458:	0000000c 	.word	0x0000000c
     45c:	00000068 	.word	0x00000068
     460:	08003428 	.word	0x08003428
     464:	00000002 	.word	0x00000002
     468:	0000000c 	.word	0x0000000c
     46c:	00000068 	.word	0x00000068
     470:	0800342c 	.word	0x0800342c
     474:	00000002 	.word	0x00000002
     478:	0000000c 	.word	0x0000000c
     47c:	00000068 	.word	0x00000068
     480:	08003430 	.word	0x08003430
     484:	00000002 	.word	0x00000002
     488:	00000014 	.word	0x00000014
     48c:	00000068 	.word	0x00000068
     490:	08003434 	.word	0x08003434
     494:	0000000c 	.word	0x0000000c
     498:	42040e42 	.word	0x42040e42
     49c:	018e080e 	.word	0x018e080e
     4a0:	00000014 	.word	0x00000014
     4a4:	00000068 	.word	0x00000068
     4a8:	08003440 	.word	0x08003440
     4ac:	0000000c 	.word	0x0000000c
     4b0:	42040e42 	.word	0x42040e42
     4b4:	018e080e 	.word	0x018e080e
     4b8:	00000014 	.word	0x00000014
     4bc:	00000068 	.word	0x00000068
     4c0:	0800344c 	.word	0x0800344c
     4c4:	0000000c 	.word	0x0000000c
     4c8:	42040e42 	.word	0x42040e42
     4cc:	018e080e 	.word	0x018e080e
     4d0:	00000014 	.word	0x00000014
     4d4:	00000068 	.word	0x00000068
     4d8:	08003458 	.word	0x08003458
     4dc:	0000000c 	.word	0x0000000c
     4e0:	42040e42 	.word	0x42040e42
     4e4:	018e080e 	.word	0x018e080e
     4e8:	0000000c 	.word	0x0000000c
     4ec:	ffffffff 	.word	0xffffffff
     4f0:	7c010001 	.word	0x7c010001
     4f4:	000d0c0e 	.word	0x000d0c0e
     4f8:	0000000c 	.word	0x0000000c
     4fc:	000004e8 	.word	0x000004e8
     500:	08003464 	.word	0x08003464
     504:	00000030 	.word	0x00000030
     508:	00000014 	.word	0x00000014
     50c:	000004e8 	.word	0x000004e8
     510:	08003494 	.word	0x08003494
     514:	00000014 	.word	0x00000014
     518:	44040e42 	.word	0x44040e42
     51c:	018e080e 	.word	0x018e080e
     520:	0000001c 	.word	0x0000001c
     524:	000004e8 	.word	0x000004e8
     528:	080034a8 	.word	0x080034a8
     52c:	000000f4 	.word	0x000000f4
     530:	42140e42 	.word	0x42140e42
     534:	018e200e 	.word	0x018e200e
     538:	03860287 	.word	0x03860287
     53c:	05840485 	.word	0x05840485
     540:	0000001c 	.word	0x0000001c
     544:	000004e8 	.word	0x000004e8
     548:	0800359c 	.word	0x0800359c
     54c:	00000052 	.word	0x00000052
     550:	46100e42 	.word	0x46100e42
     554:	018e180e 	.word	0x018e180e
     558:	03850286 	.word	0x03850286
     55c:	00000484 	.word	0x00000484
     560:	00000014 	.word	0x00000014
     564:	000004e8 	.word	0x000004e8
     568:	080035f0 	.word	0x080035f0
     56c:	00000084 	.word	0x00000084
     570:	42040e42 	.word	0x42040e42
     574:	018e080e 	.word	0x018e080e
     578:	0000000c 	.word	0x0000000c
     57c:	ffffffff 	.word	0xffffffff
     580:	7c010001 	.word	0x7c010001
     584:	000d0c0e 	.word	0x000d0c0e
     588:	00000014 	.word	0x00000014
     58c:	00000578 	.word	0x00000578
     590:	08003674 	.word	0x08003674
     594:	00000038 	.word	0x00000038
     598:	8e080e42 	.word	0x8e080e42
     59c:	00028401 	.word	0x00028401
     5a0:	00000014 	.word	0x00000014
     5a4:	00000578 	.word	0x00000578
     5a8:	080036ac 	.word	0x080036ac
     5ac:	0000002c 	.word	0x0000002c
     5b0:	8e080e42 	.word	0x8e080e42
     5b4:	00028401 	.word	0x00028401
     5b8:	00000014 	.word	0x00000014
     5bc:	00000578 	.word	0x00000578
     5c0:	080036d8 	.word	0x080036d8
     5c4:	00000016 	.word	0x00000016
     5c8:	4a040e42 	.word	0x4a040e42
     5cc:	018e080e 	.word	0x018e080e
     5d0:	00000014 	.word	0x00000014
     5d4:	00000578 	.word	0x00000578
     5d8:	080036f0 	.word	0x080036f0
     5dc:	00000020 	.word	0x00000020
     5e0:	44040e42 	.word	0x44040e42
     5e4:	018e080e 	.word	0x018e080e
     5e8:	00000014 	.word	0x00000014
     5ec:	00000578 	.word	0x00000578
     5f0:	08003710 	.word	0x08003710
     5f4:	00000014 	.word	0x00000014
     5f8:	8e080e42 	.word	0x8e080e42
     5fc:	00028401 	.word	0x00028401
     600:	0000001c 	.word	0x0000001c
     604:	00000578 	.word	0x00000578
     608:	08003724 	.word	0x08003724
     60c:	00000044 	.word	0x00000044
     610:	44140e42 	.word	0x44140e42
     614:	018e200e 	.word	0x018e200e
     618:	03860287 	.word	0x03860287
     61c:	05840485 	.word	0x05840485
     620:	00000018 	.word	0x00000018
     624:	00000578 	.word	0x00000578
     628:	08003768 	.word	0x08003768
     62c:	00000018 	.word	0x00000018
     630:	8e100e42 	.word	0x8e100e42
     634:	85028601 	.word	0x85028601
     638:	00048403 	.word	0x00048403
     63c:	00000018 	.word	0x00000018
     640:	00000578 	.word	0x00000578
     644:	08003780 	.word	0x08003780
     648:	0000001a 	.word	0x0000001a
     64c:	8e0c0e42 	.word	0x8e0c0e42
     650:	84028501 	.word	0x84028501
     654:	100e4403 	.word	0x100e4403
     658:	0000001c 	.word	0x0000001c
     65c:	00000578 	.word	0x00000578
     660:	0800379c 	.word	0x0800379c
     664:	0000008c 	.word	0x0000008c
     668:	42100e42 	.word	0x42100e42
     66c:	018e200e 	.word	0x018e200e
     670:	03850286 	.word	0x03850286
     674:	00000484 	.word	0x00000484
     678:	0000000c 	.word	0x0000000c
     67c:	ffffffff 	.word	0xffffffff
     680:	7c010001 	.word	0x7c010001
     684:	000d0c0e 	.word	0x000d0c0e
     688:	00000018 	.word	0x00000018
     68c:	00000678 	.word	0x00000678
     690:	08003828 	.word	0x08003828
     694:	00000060 	.word	0x00000060
     698:	420c0e42 	.word	0x420c0e42
     69c:	018e200e 	.word	0x018e200e
     6a0:	03840285 	.word	0x03840285
     6a4:	00000014 	.word	0x00000014
     6a8:	00000678 	.word	0x00000678
     6ac:	08003888 	.word	0x08003888
     6b0:	0000000c 	.word	0x0000000c
     6b4:	42040e42 	.word	0x42040e42
     6b8:	018e080e 	.word	0x018e080e
     6bc:	00000018 	.word	0x00000018
     6c0:	00000678 	.word	0x00000678
     6c4:	08003894 	.word	0x08003894
     6c8:	00000038 	.word	0x00000038
     6cc:	440c0e42 	.word	0x440c0e42
     6d0:	018e100e 	.word	0x018e100e
     6d4:	03840285 	.word	0x03840285
     6d8:	00000014 	.word	0x00000014
     6dc:	00000678 	.word	0x00000678
     6e0:	080038cc 	.word	0x080038cc
     6e4:	00000044 	.word	0x00000044
     6e8:	8e080e42 	.word	0x8e080e42
     6ec:	00028401 	.word	0x00028401
     6f0:	00000018 	.word	0x00000018
     6f4:	00000678 	.word	0x00000678
     6f8:	08003910 	.word	0x08003910
     6fc:	00000078 	.word	0x00000078
     700:	5c0c0e46 	.word	0x5c0c0e46
     704:	018e100e 	.word	0x018e100e
     708:	03840285 	.word	0x03840285
     70c:	00000018 	.word	0x00000018
     710:	00000678 	.word	0x00000678
     714:	08003988 	.word	0x08003988
     718:	0000008c 	.word	0x0000008c
     71c:	680c0e42 	.word	0x680c0e42
     720:	018e100e 	.word	0x018e100e
     724:	03840285 	.word	0x03840285
     728:	0000000c 	.word	0x0000000c
     72c:	ffffffff 	.word	0xffffffff
     730:	7c010001 	.word	0x7c010001
     734:	000d0c0e 	.word	0x000d0c0e
     738:	0000000c 	.word	0x0000000c
     73c:	00000728 	.word	0x00000728
     740:	08003a14 	.word	0x08003a14
     744:	00000002 	.word	0x00000002
     748:	00000014 	.word	0x00000014
     74c:	00000728 	.word	0x00000728
     750:	08003a18 	.word	0x08003a18
     754:	00000030 	.word	0x00000030
     758:	8e080e42 	.word	0x8e080e42
     75c:	00028401 	.word	0x00028401
     760:	00000018 	.word	0x00000018
     764:	00000728 	.word	0x00000728
     768:	08003a48 	.word	0x08003a48
     76c:	00000038 	.word	0x00000038
     770:	8e0c0e42 	.word	0x8e0c0e42
     774:	84028501 	.word	0x84028501
     778:	100e5e03 	.word	0x100e5e03
     77c:	00000014 	.word	0x00000014
     780:	00000728 	.word	0x00000728
     784:	08003a80 	.word	0x08003a80
     788:	00000038 	.word	0x00000038
     78c:	8e080e42 	.word	0x8e080e42
     790:	00028401 	.word	0x00028401
     794:	00000014 	.word	0x00000014
     798:	00000728 	.word	0x00000728
     79c:	08003ab8 	.word	0x08003ab8
     7a0:	00000034 	.word	0x00000034
     7a4:	8e080e42 	.word	0x8e080e42
     7a8:	00028401 	.word	0x00028401
     7ac:	00000014 	.word	0x00000014
     7b0:	00000728 	.word	0x00000728
     7b4:	08003aec 	.word	0x08003aec
     7b8:	0000001c 	.word	0x0000001c
     7bc:	48040e42 	.word	0x48040e42
     7c0:	018e080e 	.word	0x018e080e
     7c4:	0000000c 	.word	0x0000000c
     7c8:	ffffffff 	.word	0xffffffff
     7cc:	7c010001 	.word	0x7c010001
     7d0:	000d0c0e 	.word	0x000d0c0e
     7d4:	0000000c 	.word	0x0000000c
     7d8:	000007c4 	.word	0x000007c4
     7dc:	08003b08 	.word	0x08003b08
     7e0:	00000008 	.word	0x00000008
     7e4:	00000018 	.word	0x00000018
     7e8:	000007c4 	.word	0x000007c4
     7ec:	08003b10 	.word	0x08003b10
     7f0:	00000080 	.word	0x00000080
     7f4:	42080e42 	.word	0x42080e42
     7f8:	018e200e 	.word	0x018e200e
     7fc:	00000284 	.word	0x00000284
     800:	00000014 	.word	0x00000014
     804:	000007c4 	.word	0x000007c4
     808:	08003b90 	.word	0x08003b90
     80c:	00000264 	.word	0x00000264
     810:	8e080e42 	.word	0x8e080e42
     814:	00028401 	.word	0x00028401
     818:	0000000c 	.word	0x0000000c
     81c:	ffffffff 	.word	0xffffffff
     820:	7c010001 	.word	0x7c010001
     824:	000d0c0e 	.word	0x000d0c0e
     828:	0000000c 	.word	0x0000000c
     82c:	00000818 	.word	0x00000818
     830:	08003df4 	.word	0x08003df4
     834:	00000048 	.word	0x00000048
     838:	0000000c 	.word	0x0000000c
     83c:	00000818 	.word	0x00000818
     840:	08003e3c 	.word	0x08003e3c
     844:	00000012 	.word	0x00000012
     848:	0000000c 	.word	0x0000000c
     84c:	00000818 	.word	0x00000818
     850:	08003e50 	.word	0x08003e50
     854:	00000014 	.word	0x00000014
     858:	0000000c 	.word	0x0000000c
     85c:	00000818 	.word	0x00000818
     860:	08003e64 	.word	0x08003e64
     864:	00000014 	.word	0x00000014
     868:	0000000c 	.word	0x0000000c
     86c:	00000818 	.word	0x00000818
     870:	08003e78 	.word	0x08003e78
     874:	00000016 	.word	0x00000016
     878:	0000000c 	.word	0x0000000c
     87c:	00000818 	.word	0x00000818
     880:	08003e90 	.word	0x08003e90
     884:	0000000a 	.word	0x0000000a
     888:	0000000c 	.word	0x0000000c
     88c:	00000818 	.word	0x00000818
     890:	08003e9c 	.word	0x08003e9c
     894:	0000000a 	.word	0x0000000a
     898:	0000000c 	.word	0x0000000c
     89c:	00000818 	.word	0x00000818
     8a0:	08003ea8 	.word	0x08003ea8
     8a4:	0000000a 	.word	0x0000000a
     8a8:	0000000c 	.word	0x0000000c
     8ac:	00000818 	.word	0x00000818
     8b0:	08003eb4 	.word	0x08003eb4
     8b4:	0000000a 	.word	0x0000000a
     8b8:	0000000c 	.word	0x0000000c
     8bc:	00000818 	.word	0x00000818
     8c0:	08003ec0 	.word	0x08003ec0
     8c4:	00000014 	.word	0x00000014
     8c8:	0000000c 	.word	0x0000000c
     8cc:	00000818 	.word	0x00000818
     8d0:	08003ed4 	.word	0x08003ed4
     8d4:	0000000a 	.word	0x0000000a
     8d8:	0000000c 	.word	0x0000000c
     8dc:	00000818 	.word	0x00000818
     8e0:	08003ee0 	.word	0x08003ee0
     8e4:	00000010 	.word	0x00000010
     8e8:	0000000c 	.word	0x0000000c
     8ec:	00000818 	.word	0x00000818
     8f0:	08003ef0 	.word	0x08003ef0
     8f4:	00000014 	.word	0x00000014
     8f8:	00000018 	.word	0x00000018
     8fc:	00000818 	.word	0x00000818
     900:	08003f04 	.word	0x08003f04
     904:	00000096 	.word	0x00000096
     908:	8e0c0e44 	.word	0x8e0c0e44
     90c:	84028501 	.word	0x84028501
     910:	00000003 	.word	0x00000003
     914:	0000000c 	.word	0x0000000c
     918:	00000818 	.word	0x00000818
     91c:	08003f9c 	.word	0x08003f9c
     920:	00000014 	.word	0x00000014
     924:	0000000c 	.word	0x0000000c
     928:	00000818 	.word	0x00000818
     92c:	08003fb0 	.word	0x08003fb0
     930:	00000006 	.word	0x00000006
     934:	0000000c 	.word	0x0000000c
     938:	00000818 	.word	0x00000818
     93c:	08003fb8 	.word	0x08003fb8
     940:	0000000c 	.word	0x0000000c
     944:	0000000c 	.word	0x0000000c
     948:	00000818 	.word	0x00000818
     94c:	08003fc4 	.word	0x08003fc4
     950:	00000014 	.word	0x00000014
     954:	0000000c 	.word	0x0000000c
     958:	00000818 	.word	0x00000818
     95c:	08003fd8 	.word	0x08003fd8
     960:	00000014 	.word	0x00000014
     964:	0000000c 	.word	0x0000000c
     968:	00000818 	.word	0x00000818
     96c:	08003fec 	.word	0x08003fec
     970:	0000000c 	.word	0x0000000c
     974:	0000000c 	.word	0x0000000c
     978:	00000818 	.word	0x00000818
     97c:	08003ff8 	.word	0x08003ff8
     980:	00000014 	.word	0x00000014
     984:	0000000c 	.word	0x0000000c
     988:	00000818 	.word	0x00000818
     98c:	0800400c 	.word	0x0800400c
     990:	00000014 	.word	0x00000014
     994:	0000000c 	.word	0x0000000c
     998:	00000818 	.word	0x00000818
     99c:	08004020 	.word	0x08004020
     9a0:	0000000a 	.word	0x0000000a
     9a4:	00000018 	.word	0x00000018
     9a8:	00000818 	.word	0x00000818
     9ac:	0800402c 	.word	0x0800402c
     9b0:	00000062 	.word	0x00000062
     9b4:	8e0c0e44 	.word	0x8e0c0e44
     9b8:	84028501 	.word	0x84028501
     9bc:	00000003 	.word	0x00000003
     9c0:	0000000c 	.word	0x0000000c
     9c4:	00000818 	.word	0x00000818
     9c8:	08004090 	.word	0x08004090
     9cc:	00000010 	.word	0x00000010
     9d0:	00000010 	.word	0x00000010
     9d4:	00000818 	.word	0x00000818
     9d8:	080040a0 	.word	0x080040a0
     9dc:	00000008 	.word	0x00000008
     9e0:	00080e42 	.word	0x00080e42
     9e4:	00000010 	.word	0x00000010
     9e8:	00000818 	.word	0x00000818
     9ec:	080040a8 	.word	0x080040a8
     9f0:	0000000e 	.word	0x0000000e
     9f4:	00080e42 	.word	0x00080e42
     9f8:	0000000c 	.word	0x0000000c
     9fc:	00000818 	.word	0x00000818
     a00:	080040b8 	.word	0x080040b8
     a04:	00000010 	.word	0x00000010
     a08:	0000000c 	.word	0x0000000c
     a0c:	00000818 	.word	0x00000818
     a10:	080040c8 	.word	0x080040c8
     a14:	00000006 	.word	0x00000006
     a18:	0000000c 	.word	0x0000000c
     a1c:	00000818 	.word	0x00000818
     a20:	080040d0 	.word	0x080040d0
     a24:	0000000c 	.word	0x0000000c
     a28:	0000000c 	.word	0x0000000c
     a2c:	00000818 	.word	0x00000818
     a30:	080040dc 	.word	0x080040dc
     a34:	0000001c 	.word	0x0000001c
     a38:	0000000c 	.word	0x0000000c
     a3c:	00000818 	.word	0x00000818
     a40:	080040f8 	.word	0x080040f8
     a44:	0000000c 	.word	0x0000000c
     a48:	0000000c 	.word	0x0000000c
     a4c:	00000818 	.word	0x00000818
     a50:	08004104 	.word	0x08004104
     a54:	00000008 	.word	0x00000008
     a58:	0000000c 	.word	0x0000000c
     a5c:	00000818 	.word	0x00000818
     a60:	0800410c 	.word	0x0800410c
     a64:	0000001a 	.word	0x0000001a
     a68:	0000000c 	.word	0x0000000c
     a6c:	00000818 	.word	0x00000818
     a70:	08004128 	.word	0x08004128
     a74:	00000008 	.word	0x00000008
     a78:	00000014 	.word	0x00000014
     a7c:	00000818 	.word	0x00000818
     a80:	08004130 	.word	0x08004130
     a84:	00000058 	.word	0x00000058
     a88:	44040e42 	.word	0x44040e42
     a8c:	018e100e 	.word	0x018e100e
     a90:	0000000c 	.word	0x0000000c
     a94:	ffffffff 	.word	0xffffffff
     a98:	7c010001 	.word	0x7c010001
     a9c:	000d0c0e 	.word	0x000d0c0e
     aa0:	0000000c 	.word	0x0000000c
     aa4:	00000a90 	.word	0x00000a90
     aa8:	08004188 	.word	0x08004188
     aac:	00000018 	.word	0x00000018
     ab0:	0000000c 	.word	0x0000000c
     ab4:	00000a90 	.word	0x00000a90
     ab8:	080041a0 	.word	0x080041a0
     abc:	00000018 	.word	0x00000018
     ac0:	0000000c 	.word	0x0000000c
     ac4:	00000a90 	.word	0x00000a90
     ac8:	080041b8 	.word	0x080041b8
     acc:	00000018 	.word	0x00000018
     ad0:	0000000c 	.word	0x0000000c
     ad4:	00000a90 	.word	0x00000a90
     ad8:	080041d0 	.word	0x080041d0
     adc:	00000018 	.word	0x00000018
     ae0:	0000000c 	.word	0x0000000c
     ae4:	00000a90 	.word	0x00000a90
     ae8:	080041e8 	.word	0x080041e8
     aec:	00000010 	.word	0x00000010
     af0:	0000000c 	.word	0x0000000c
     af4:	00000a90 	.word	0x00000a90
     af8:	080041f8 	.word	0x080041f8
     afc:	0000000c 	.word	0x0000000c
     b00:	0000000c 	.word	0x0000000c
     b04:	00000a90 	.word	0x00000a90
     b08:	08004204 	.word	0x08004204
     b0c:	0000000c 	.word	0x0000000c
     b10:	0000000c 	.word	0x0000000c
     b14:	00000a90 	.word	0x00000a90
     b18:	08004210 	.word	0x08004210
     b1c:	00000010 	.word	0x00000010
     b20:	0000000c 	.word	0x0000000c
     b24:	00000a90 	.word	0x00000a90
     b28:	08004220 	.word	0x08004220
     b2c:	00000010 	.word	0x00000010
     b30:	0000000c 	.word	0x0000000c
     b34:	00000a90 	.word	0x00000a90
     b38:	08004230 	.word	0x08004230
     b3c:	0000001c 	.word	0x0000001c
     b40:	0000000c 	.word	0x0000000c
     b44:	00000a90 	.word	0x00000a90
     b48:	0800424c 	.word	0x0800424c
     b4c:	00000020 	.word	0x00000020
     b50:	0000000c 	.word	0x0000000c
     b54:	00000a90 	.word	0x00000a90
     b58:	0800426c 	.word	0x0800426c
     b5c:	0000000c 	.word	0x0000000c
     b60:	0000000c 	.word	0x0000000c
     b64:	00000a90 	.word	0x00000a90
     b68:	08004278 	.word	0x08004278
     b6c:	0000002c 	.word	0x0000002c
     b70:	00000018 	.word	0x00000018
     b74:	00000a90 	.word	0x00000a90
     b78:	080042a4 	.word	0x080042a4
     b7c:	00000094 	.word	0x00000094
     b80:	44080e42 	.word	0x44080e42
     b84:	018e100e 	.word	0x018e100e
     b88:	00000284 	.word	0x00000284
     b8c:	0000001c 	.word	0x0000001c
     b90:	00000a90 	.word	0x00000a90
     b94:	08004338 	.word	0x08004338
     b98:	0000005c 	.word	0x0000005c
     b9c:	8e140e42 	.word	0x8e140e42
     ba0:	86028701 	.word	0x86028701
     ba4:	84048503 	.word	0x84048503
     ba8:	180e4605 	.word	0x180e4605
     bac:	00000018 	.word	0x00000018
     bb0:	00000a90 	.word	0x00000a90
     bb4:	08004394 	.word	0x08004394
     bb8:	0000009c 	.word	0x0000009c
     bbc:	8e0c0e42 	.word	0x8e0c0e42
     bc0:	84028501 	.word	0x84028501
     bc4:	100e4403 	.word	0x100e4403
     bc8:	00000014 	.word	0x00000014
     bcc:	00000a90 	.word	0x00000a90
     bd0:	08004430 	.word	0x08004430
     bd4:	000000c0 	.word	0x000000c0
     bd8:	8e080e42 	.word	0x8e080e42
     bdc:	00028401 	.word	0x00028401
     be0:	00000018 	.word	0x00000018
     be4:	00000a90 	.word	0x00000a90
     be8:	080044f0 	.word	0x080044f0
     bec:	00000044 	.word	0x00000044
     bf0:	8e100e42 	.word	0x8e100e42
     bf4:	85028601 	.word	0x85028601
     bf8:	00048403 	.word	0x00048403
     bfc:	00000018 	.word	0x00000018
     c00:	00000a90 	.word	0x00000a90
     c04:	08004534 	.word	0x08004534
     c08:	00000038 	.word	0x00000038
     c0c:	8e100e42 	.word	0x8e100e42
     c10:	85028601 	.word	0x85028601
     c14:	00048403 	.word	0x00048403
     c18:	00000018 	.word	0x00000018
     c1c:	00000a90 	.word	0x00000a90
     c20:	0800456c 	.word	0x0800456c
     c24:	00000048 	.word	0x00000048
     c28:	8e100e42 	.word	0x8e100e42
     c2c:	85028601 	.word	0x85028601
     c30:	00048403 	.word	0x00048403
     c34:	00000014 	.word	0x00000014
     c38:	00000a90 	.word	0x00000a90
     c3c:	080045b4 	.word	0x080045b4
     c40:	00000078 	.word	0x00000078
     c44:	8e080e42 	.word	0x8e080e42
     c48:	00028401 	.word	0x00028401
     c4c:	00000014 	.word	0x00000014
     c50:	00000a90 	.word	0x00000a90
     c54:	0800462c 	.word	0x0800462c
     c58:	0000003c 	.word	0x0000003c
     c5c:	8e080e42 	.word	0x8e080e42
     c60:	00028401 	.word	0x00028401
     c64:	00000018 	.word	0x00000018
     c68:	00000a90 	.word	0x00000a90
     c6c:	08004668 	.word	0x08004668
     c70:	00000048 	.word	0x00000048
     c74:	8e0c0e42 	.word	0x8e0c0e42
     c78:	84028501 	.word	0x84028501
     c7c:	100e4403 	.word	0x100e4403
     c80:	0000000c 	.word	0x0000000c
     c84:	ffffffff 	.word	0xffffffff
     c88:	7c010001 	.word	0x7c010001
     c8c:	000d0c0e 	.word	0x000d0c0e
     c90:	0000001c 	.word	0x0000001c
     c94:	00000c80 	.word	0x00000c80
     c98:	080046b0 	.word	0x080046b0
     c9c:	000000a6 	.word	0x000000a6
     ca0:	8e140e42 	.word	0x8e140e42
     ca4:	86028701 	.word	0x86028701
     ca8:	84048503 	.word	0x84048503
     cac:	200e5a05 	.word	0x200e5a05
     cb0:	0000000c 	.word	0x0000000c
     cb4:	00000c80 	.word	0x00000c80
     cb8:	08004758 	.word	0x08004758
     cbc:	00000010 	.word	0x00000010
     cc0:	0000000c 	.word	0x0000000c
     cc4:	00000c80 	.word	0x00000c80
     cc8:	08004768 	.word	0x08004768
     ccc:	0000000c 	.word	0x0000000c
     cd0:	0000000c 	.word	0x0000000c
     cd4:	00000c80 	.word	0x00000c80
     cd8:	08004774 	.word	0x08004774
     cdc:	00000006 	.word	0x00000006
     ce0:	0000000c 	.word	0x0000000c
     ce4:	00000c80 	.word	0x00000c80
     ce8:	0800477c 	.word	0x0800477c
     cec:	0000000c 	.word	0x0000000c
     cf0:	0000000c 	.word	0x0000000c
     cf4:	00000c80 	.word	0x00000c80
     cf8:	08004788 	.word	0x08004788
     cfc:	00000006 	.word	0x00000006
     d00:	0000000c 	.word	0x0000000c
     d04:	00000c80 	.word	0x00000c80
     d08:	08004790 	.word	0x08004790
     d0c:	00000004 	.word	0x00000004
     d10:	0000000c 	.word	0x0000000c
     d14:	00000c80 	.word	0x00000c80
     d18:	08004794 	.word	0x08004794
     d1c:	00000004 	.word	0x00000004
     d20:	0000000c 	.word	0x0000000c
     d24:	00000c80 	.word	0x00000c80
     d28:	08004798 	.word	0x08004798
     d2c:	0000000a 	.word	0x0000000a
     d30:	0000000c 	.word	0x0000000c
     d34:	00000c80 	.word	0x00000c80
     d38:	080047a4 	.word	0x080047a4
     d3c:	00000004 	.word	0x00000004
     d40:	0000000c 	.word	0x0000000c
     d44:	00000c80 	.word	0x00000c80
     d48:	080047a8 	.word	0x080047a8
     d4c:	00000010 	.word	0x00000010
     d50:	0000000c 	.word	0x0000000c
     d54:	00000c80 	.word	0x00000c80
     d58:	080047b8 	.word	0x080047b8
     d5c:	00000020 	.word	0x00000020
     d60:	0000000c 	.word	0x0000000c
     d64:	00000c80 	.word	0x00000c80
     d68:	080047d8 	.word	0x080047d8
     d6c:	0000000c 	.word	0x0000000c
     d70:	00000018 	.word	0x00000018
     d74:	00000c80 	.word	0x00000c80
     d78:	080047e4 	.word	0x080047e4
     d7c:	00000060 	.word	0x00000060
     d80:	8e0c0e42 	.word	0x8e0c0e42
     d84:	84028501 	.word	0x84028501
     d88:	00000003 	.word	0x00000003
     d8c:	00000014 	.word	0x00000014
     d90:	00000c80 	.word	0x00000c80
     d94:	08004844 	.word	0x08004844
     d98:	00000034 	.word	0x00000034
     d9c:	8e080e42 	.word	0x8e080e42
     da0:	00028401 	.word	0x00028401
     da4:	00000014 	.word	0x00000014
     da8:	00000c80 	.word	0x00000c80
     dac:	08004878 	.word	0x08004878
     db0:	00000018 	.word	0x00000018
     db4:	46040e42 	.word	0x46040e42
     db8:	018e080e 	.word	0x018e080e
     dbc:	00000014 	.word	0x00000014
     dc0:	00000c80 	.word	0x00000c80
     dc4:	08004890 	.word	0x08004890
     dc8:	000000a8 	.word	0x000000a8
     dcc:	44040e42 	.word	0x44040e42
     dd0:	018e100e 	.word	0x018e100e
     dd4:	0000000c 	.word	0x0000000c
     dd8:	ffffffff 	.word	0xffffffff
     ddc:	7c010001 	.word	0x7c010001
     de0:	000d0c0e 	.word	0x000d0c0e
     de4:	0000000c 	.word	0x0000000c
     de8:	00000dd4 	.word	0x00000dd4
     dec:	08004938 	.word	0x08004938
     df0:	00000034 	.word	0x00000034
     df4:	0000000c 	.word	0x0000000c
     df8:	00000dd4 	.word	0x00000dd4
     dfc:	0800496c 	.word	0x0800496c
     e00:	00000030 	.word	0x00000030
     e04:	0000000c 	.word	0x0000000c
     e08:	00000dd4 	.word	0x00000dd4
     e0c:	0800499c 	.word	0x0800499c
     e10:	00000014 	.word	0x00000014
     e14:	00000018 	.word	0x00000018
     e18:	00000dd4 	.word	0x00000dd4
     e1c:	080049b0 	.word	0x080049b0
     e20:	0000007c 	.word	0x0000007c
     e24:	8e0c0e42 	.word	0x8e0c0e42
     e28:	84028501 	.word	0x84028501
     e2c:	00000003 	.word	0x00000003
     e30:	0000000c 	.word	0x0000000c
     e34:	00000dd4 	.word	0x00000dd4
     e38:	08004a2c 	.word	0x08004a2c
     e3c:	0000000c 	.word	0x0000000c
     e40:	0000000c 	.word	0x0000000c
     e44:	00000dd4 	.word	0x00000dd4
     e48:	08004a38 	.word	0x08004a38
     e4c:	00000018 	.word	0x00000018
     e50:	0000000c 	.word	0x0000000c
     e54:	00000dd4 	.word	0x00000dd4
     e58:	08004a50 	.word	0x08004a50
     e5c:	00000024 	.word	0x00000024
     e60:	0000000c 	.word	0x0000000c
     e64:	00000dd4 	.word	0x00000dd4
     e68:	08004a74 	.word	0x08004a74
     e6c:	0000000c 	.word	0x0000000c
     e70:	0000000c 	.word	0x0000000c
     e74:	00000dd4 	.word	0x00000dd4
     e78:	08004a80 	.word	0x08004a80
     e7c:	00000018 	.word	0x00000018
     e80:	0000000c 	.word	0x0000000c
     e84:	00000dd4 	.word	0x00000dd4
     e88:	08004a98 	.word	0x08004a98
     e8c:	00000010 	.word	0x00000010
     e90:	0000000c 	.word	0x0000000c
     e94:	00000dd4 	.word	0x00000dd4
     e98:	08004aa8 	.word	0x08004aa8
     e9c:	00000024 	.word	0x00000024
     ea0:	0000000c 	.word	0x0000000c
     ea4:	00000dd4 	.word	0x00000dd4
     ea8:	08004acc 	.word	0x08004acc
     eac:	0000000c 	.word	0x0000000c
     eb0:	0000000c 	.word	0x0000000c
     eb4:	00000dd4 	.word	0x00000dd4
     eb8:	08004ad8 	.word	0x08004ad8
     ebc:	00000014 	.word	0x00000014
     ec0:	0000000c 	.word	0x0000000c
     ec4:	00000dd4 	.word	0x00000dd4
     ec8:	08004aec 	.word	0x08004aec
     ecc:	00000010 	.word	0x00000010
     ed0:	0000000c 	.word	0x0000000c
     ed4:	00000dd4 	.word	0x00000dd4
     ed8:	08004afc 	.word	0x08004afc
     edc:	00000010 	.word	0x00000010
     ee0:	0000000c 	.word	0x0000000c
     ee4:	00000dd4 	.word	0x00000dd4
     ee8:	08004b0c 	.word	0x08004b0c
     eec:	0000001c 	.word	0x0000001c
     ef0:	0000000c 	.word	0x0000000c
     ef4:	00000dd4 	.word	0x00000dd4
     ef8:	08004b28 	.word	0x08004b28
     efc:	00000028 	.word	0x00000028
     f00:	00000014 	.word	0x00000014
     f04:	00000dd4 	.word	0x00000dd4
     f08:	08004b50 	.word	0x08004b50
     f0c:	00000058 	.word	0x00000058
     f10:	8e080e42 	.word	0x8e080e42
     f14:	00028401 	.word	0x00028401
     f18:	0000000c 	.word	0x0000000c
     f1c:	00000dd4 	.word	0x00000dd4
     f20:	08004ba8 	.word	0x08004ba8
     f24:	00000020 	.word	0x00000020
     f28:	0000000c 	.word	0x0000000c
     f2c:	00000dd4 	.word	0x00000dd4
     f30:	08004bc8 	.word	0x08004bc8
     f34:	00000018 	.word	0x00000018
     f38:	0000000c 	.word	0x0000000c
     f3c:	00000dd4 	.word	0x00000dd4
     f40:	08004be0 	.word	0x08004be0
     f44:	00000018 	.word	0x00000018
     f48:	0000000c 	.word	0x0000000c
     f4c:	00000dd4 	.word	0x00000dd4
     f50:	08004bf8 	.word	0x08004bf8
     f54:	00000020 	.word	0x00000020
     f58:	0000000c 	.word	0x0000000c
     f5c:	00000dd4 	.word	0x00000dd4
     f60:	08004c18 	.word	0x08004c18
     f64:	00000044 	.word	0x00000044
     f68:	0000000c 	.word	0x0000000c
     f6c:	00000dd4 	.word	0x00000dd4
     f70:	08004c5c 	.word	0x08004c5c
     f74:	00000014 	.word	0x00000014
     f78:	00000014 	.word	0x00000014
     f7c:	00000dd4 	.word	0x00000dd4
     f80:	08004c70 	.word	0x08004c70
     f84:	0000000c 	.word	0x0000000c
     f88:	42040e42 	.word	0x42040e42
     f8c:	018e080e 	.word	0x018e080e
     f90:	00000014 	.word	0x00000014
     f94:	00000dd4 	.word	0x00000dd4
     f98:	08004c7c 	.word	0x08004c7c
     f9c:	0000000e 	.word	0x0000000e
     fa0:	44040e42 	.word	0x44040e42
     fa4:	018e080e 	.word	0x018e080e
     fa8:	00000014 	.word	0x00000014
     fac:	00000dd4 	.word	0x00000dd4
     fb0:	08004c8c 	.word	0x08004c8c
     fb4:	0000000c 	.word	0x0000000c
     fb8:	42040e42 	.word	0x42040e42
     fbc:	018e080e 	.word	0x018e080e
     fc0:	00000014 	.word	0x00000014
     fc4:	00000dd4 	.word	0x00000dd4
     fc8:	08004c98 	.word	0x08004c98
     fcc:	0000000c 	.word	0x0000000c
     fd0:	42040e42 	.word	0x42040e42
     fd4:	018e080e 	.word	0x018e080e
     fd8:	00000014 	.word	0x00000014
     fdc:	00000dd4 	.word	0x00000dd4
     fe0:	08004ca4 	.word	0x08004ca4
     fe4:	0000000c 	.word	0x0000000c
     fe8:	42040e42 	.word	0x42040e42
     fec:	018e080e 	.word	0x018e080e
     ff0:	00000014 	.word	0x00000014
     ff4:	00000dd4 	.word	0x00000dd4
     ff8:	08004cb0 	.word	0x08004cb0
     ffc:	0000000c 	.word	0x0000000c
    1000:	42040e42 	.word	0x42040e42
    1004:	018e080e 	.word	0x018e080e
    1008:	0000000c 	.word	0x0000000c
    100c:	ffffffff 	.word	0xffffffff
    1010:	7c010001 	.word	0x7c010001
    1014:	000d0c0e 	.word	0x000d0c0e
    1018:	0000000c 	.word	0x0000000c
    101c:	00001008 	.word	0x00001008
    1020:	08004cbc 	.word	0x08004cbc
    1024:	0000000c 	.word	0x0000000c
    1028:	0000000c 	.word	0x0000000c
    102c:	00001008 	.word	0x00001008
    1030:	08004cc8 	.word	0x08004cc8
    1034:	0000000c 	.word	0x0000000c
    1038:	0000000c 	.word	0x0000000c
    103c:	00001008 	.word	0x00001008
    1040:	08004cd4 	.word	0x08004cd4
    1044:	00000014 	.word	0x00000014
    1048:	0000000c 	.word	0x0000000c
    104c:	00001008 	.word	0x00001008
    1050:	08004ce8 	.word	0x08004ce8
    1054:	0000000c 	.word	0x0000000c
    1058:	0000000c 	.word	0x0000000c
    105c:	00001008 	.word	0x00001008
    1060:	08004cf4 	.word	0x08004cf4
    1064:	00000014 	.word	0x00000014
    1068:	0000000c 	.word	0x0000000c
    106c:	00001008 	.word	0x00001008
    1070:	08004d08 	.word	0x08004d08
    1074:	00000010 	.word	0x00000010
    1078:	00000014 	.word	0x00000014
    107c:	00001008 	.word	0x00001008
    1080:	08004d18 	.word	0x08004d18
    1084:	00000034 	.word	0x00000034
    1088:	44040e44 	.word	0x44040e44
    108c:	018e080e 	.word	0x018e080e
    1090:	00000014 	.word	0x00000014
    1094:	00001008 	.word	0x00001008
    1098:	08004d4c 	.word	0x08004d4c
    109c:	00000038 	.word	0x00000038
    10a0:	44040e44 	.word	0x44040e44
    10a4:	018e080e 	.word	0x018e080e
    10a8:	00000014 	.word	0x00000014
    10ac:	00001008 	.word	0x00001008
    10b0:	08004d84 	.word	0x08004d84
    10b4:	00000018 	.word	0x00000018
    10b8:	8e080e42 	.word	0x8e080e42
    10bc:	00028401 	.word	0x00028401
    10c0:	0000000c 	.word	0x0000000c
    10c4:	ffffffff 	.word	0xffffffff
    10c8:	7c010001 	.word	0x7c010001
    10cc:	000d0c0e 	.word	0x000d0c0e
    10d0:	0000000c 	.word	0x0000000c
    10d4:	000010c0 	.word	0x000010c0
    10d8:	08004d9c 	.word	0x08004d9c
    10dc:	00000040 	.word	0x00000040
    10e0:	0000000c 	.word	0x0000000c
    10e4:	000010c0 	.word	0x000010c0
    10e8:	08004ddc 	.word	0x08004ddc
    10ec:	00000034 	.word	0x00000034
    10f0:	00000010 	.word	0x00000010
    10f4:	000010c0 	.word	0x000010c0
    10f8:	08004e10 	.word	0x08004e10
    10fc:	00000030 	.word	0x00000030
    1100:	00080e42 	.word	0x00080e42
    1104:	0000000c 	.word	0x0000000c
    1108:	000010c0 	.word	0x000010c0
    110c:	08004e40 	.word	0x08004e40
    1110:	00000014 	.word	0x00000014
    1114:	0000000c 	.word	0x0000000c
    1118:	000010c0 	.word	0x000010c0
    111c:	08004e54 	.word	0x08004e54
    1120:	0000000c 	.word	0x0000000c
    1124:	0000000c 	.word	0x0000000c
    1128:	000010c0 	.word	0x000010c0
    112c:	08004e60 	.word	0x08004e60
    1130:	00000014 	.word	0x00000014
    1134:	0000000c 	.word	0x0000000c
    1138:	000010c0 	.word	0x000010c0
    113c:	08004e74 	.word	0x08004e74
    1140:	0000000c 	.word	0x0000000c
    1144:	0000000c 	.word	0x0000000c
    1148:	000010c0 	.word	0x000010c0
    114c:	08004e80 	.word	0x08004e80
    1150:	00000014 	.word	0x00000014
    1154:	0000000c 	.word	0x0000000c
    1158:	000010c0 	.word	0x000010c0
    115c:	08004e94 	.word	0x08004e94
    1160:	00000010 	.word	0x00000010
    1164:	0000000c 	.word	0x0000000c
    1168:	000010c0 	.word	0x000010c0
    116c:	08004ea4 	.word	0x08004ea4
    1170:	00000014 	.word	0x00000014
    1174:	0000000c 	.word	0x0000000c
    1178:	000010c0 	.word	0x000010c0
    117c:	08004eb8 	.word	0x08004eb8
    1180:	00000014 	.word	0x00000014
    1184:	0000000c 	.word	0x0000000c
    1188:	000010c0 	.word	0x000010c0
    118c:	08004ecc 	.word	0x08004ecc
    1190:	00000014 	.word	0x00000014
    1194:	0000000c 	.word	0x0000000c
    1198:	000010c0 	.word	0x000010c0
    119c:	08004ee0 	.word	0x08004ee0
    11a0:	0000001c 	.word	0x0000001c
    11a4:	0000000c 	.word	0x0000000c
    11a8:	000010c0 	.word	0x000010c0
    11ac:	08004efc 	.word	0x08004efc
    11b0:	0000000c 	.word	0x0000000c
    11b4:	0000000c 	.word	0x0000000c
    11b8:	000010c0 	.word	0x000010c0
    11bc:	08004f08 	.word	0x08004f08
    11c0:	00000014 	.word	0x00000014
    11c4:	0000000c 	.word	0x0000000c
    11c8:	000010c0 	.word	0x000010c0
    11cc:	08004f1c 	.word	0x08004f1c
    11d0:	00000020 	.word	0x00000020
    11d4:	0000000c 	.word	0x0000000c
    11d8:	000010c0 	.word	0x000010c0
    11dc:	08004f3c 	.word	0x08004f3c
    11e0:	0000000c 	.word	0x0000000c
    11e4:	0000000c 	.word	0x0000000c
    11e8:	000010c0 	.word	0x000010c0
    11ec:	08004f48 	.word	0x08004f48
    11f0:	00000010 	.word	0x00000010
    11f4:	0000000c 	.word	0x0000000c
    11f8:	000010c0 	.word	0x000010c0
    11fc:	08004f58 	.word	0x08004f58
    1200:	0000000c 	.word	0x0000000c
    1204:	0000000c 	.word	0x0000000c
    1208:	000010c0 	.word	0x000010c0
    120c:	08004f64 	.word	0x08004f64
    1210:	000000b8 	.word	0x000000b8
    1214:	0000000c 	.word	0x0000000c
    1218:	000010c0 	.word	0x000010c0
    121c:	0800501c 	.word	0x0800501c
    1220:	0000001c 	.word	0x0000001c
    1224:	0000000c 	.word	0x0000000c
    1228:	000010c0 	.word	0x000010c0
    122c:	08005038 	.word	0x08005038
    1230:	0000001c 	.word	0x0000001c
    1234:	0000000c 	.word	0x0000000c
    1238:	000010c0 	.word	0x000010c0
    123c:	08005054 	.word	0x08005054
    1240:	0000001c 	.word	0x0000001c
    1244:	0000000c 	.word	0x0000000c
    1248:	000010c0 	.word	0x000010c0
    124c:	08005070 	.word	0x08005070
    1250:	0000001c 	.word	0x0000001c
    1254:	0000000c 	.word	0x0000000c
    1258:	000010c0 	.word	0x000010c0
    125c:	0800508c 	.word	0x0800508c
    1260:	0000001c 	.word	0x0000001c
    1264:	0000000c 	.word	0x0000000c
    1268:	000010c0 	.word	0x000010c0
    126c:	080050a8 	.word	0x080050a8
    1270:	0000000c 	.word	0x0000000c
    1274:	0000000c 	.word	0x0000000c
    1278:	000010c0 	.word	0x000010c0
    127c:	080050b4 	.word	0x080050b4
    1280:	0000000c 	.word	0x0000000c
    1284:	0000000c 	.word	0x0000000c
    1288:	000010c0 	.word	0x000010c0
    128c:	080050c0 	.word	0x080050c0
    1290:	0000000c 	.word	0x0000000c
    1294:	0000000c 	.word	0x0000000c
    1298:	000010c0 	.word	0x000010c0
    129c:	080050cc 	.word	0x080050cc
    12a0:	00000044 	.word	0x00000044
    12a4:	0000000c 	.word	0x0000000c
    12a8:	000010c0 	.word	0x000010c0
    12ac:	08005110 	.word	0x08005110
    12b0:	00000010 	.word	0x00000010
    12b4:	0000000c 	.word	0x0000000c
    12b8:	000010c0 	.word	0x000010c0
    12bc:	08005120 	.word	0x08005120
    12c0:	00000014 	.word	0x00000014
    12c4:	0000000c 	.word	0x0000000c
    12c8:	000010c0 	.word	0x000010c0
    12cc:	08005134 	.word	0x08005134
    12d0:	0000000c 	.word	0x0000000c
    12d4:	0000000c 	.word	0x0000000c
    12d8:	ffffffff 	.word	0xffffffff
    12dc:	7c010001 	.word	0x7c010001
    12e0:	000d0c0e 	.word	0x000d0c0e
    12e4:	0000000c 	.word	0x0000000c
    12e8:	000012d4 	.word	0x000012d4
    12ec:	08005140 	.word	0x08005140
    12f0:	0000001c 	.word	0x0000001c
    12f4:	0000000c 	.word	0x0000000c
    12f8:	000012d4 	.word	0x000012d4
    12fc:	0800515c 	.word	0x0800515c
    1300:	0000000c 	.word	0x0000000c
    1304:	0000000c 	.word	0x0000000c
    1308:	000012d4 	.word	0x000012d4
    130c:	08005168 	.word	0x08005168
    1310:	0000002c 	.word	0x0000002c
    1314:	0000000c 	.word	0x0000000c
    1318:	000012d4 	.word	0x000012d4
    131c:	08005194 	.word	0x08005194
    1320:	0000001c 	.word	0x0000001c
    1324:	0000000c 	.word	0x0000000c
    1328:	000012d4 	.word	0x000012d4
    132c:	080051b0 	.word	0x080051b0
    1330:	0000000c 	.word	0x0000000c
    1334:	0000000c 	.word	0x0000000c
    1338:	000012d4 	.word	0x000012d4
    133c:	080051bc 	.word	0x080051bc
    1340:	00000028 	.word	0x00000028
    1344:	0000000c 	.word	0x0000000c
    1348:	ffffffff 	.word	0xffffffff
    134c:	7c010001 	.word	0x7c010001
    1350:	000d0c0e 	.word	0x000d0c0e
    1354:	00000010 	.word	0x00000010
    1358:	00001344 	.word	0x00001344
    135c:	080051e4 	.word	0x080051e4
    1360:	00000054 	.word	0x00000054
    1364:	00080e44 	.word	0x00080e44
    1368:	0000001c 	.word	0x0000001c
    136c:	00001344 	.word	0x00001344
    1370:	08005238 	.word	0x08005238
    1374:	000000b0 	.word	0x000000b0
    1378:	8e140e54 	.word	0x8e140e54
    137c:	86028701 	.word	0x86028701
    1380:	84048503 	.word	0x84048503
    1384:	200e7605 	.word	0x200e7605
    1388:	00000020 	.word	0x00000020
    138c:	00001344 	.word	0x00001344
    1390:	080052e8 	.word	0x080052e8
    1394:	000000b8 	.word	0x000000b8
    1398:	8e140e44 	.word	0x8e140e44
    139c:	86028701 	.word	0x86028701
    13a0:	84048503 	.word	0x84048503
    13a4:	0e400205 	.word	0x0e400205
    13a8:	00000020 	.word	0x00000020
    13ac:	00000020 	.word	0x00000020
    13b0:	00001344 	.word	0x00001344
    13b4:	080053a0 	.word	0x080053a0
    13b8:	000000b4 	.word	0x000000b4
    13bc:	8e140e44 	.word	0x8e140e44
    13c0:	86028701 	.word	0x86028701
    13c4:	84048503 	.word	0x84048503
    13c8:	0e400205 	.word	0x0e400205
    13cc:	00000020 	.word	0x00000020
    13d0:	0000001c 	.word	0x0000001c
    13d4:	00001344 	.word	0x00001344
    13d8:	08005454 	.word	0x08005454
    13dc:	00000094 	.word	0x00000094
    13e0:	4e140e44 	.word	0x4e140e44
    13e4:	018e280e 	.word	0x018e280e
    13e8:	03860287 	.word	0x03860287
    13ec:	05840485 	.word	0x05840485
    13f0:	00000018 	.word	0x00000018
    13f4:	00001344 	.word	0x00001344
    13f8:	080054e8 	.word	0x080054e8
    13fc:	0000016c 	.word	0x0000016c
    1400:	8e0c0e44 	.word	0x8e0c0e44
    1404:	84028501 	.word	0x84028501
    1408:	00000003 	.word	0x00000003
    140c:	0000001c 	.word	0x0000001c
    1410:	00001344 	.word	0x00001344
    1414:	08005654 	.word	0x08005654
    1418:	0000015a 	.word	0x0000015a
    141c:	8e140e44 	.word	0x8e140e44
    1420:	86028701 	.word	0x86028701
    1424:	84048503 	.word	0x84048503
    1428:	00000005 	.word	0x00000005
    142c:	0000000c 	.word	0x0000000c
    1430:	00001344 	.word	0x00001344
    1434:	080057b0 	.word	0x080057b0
    1438:	00000022 	.word	0x00000022
    143c:	0000000c 	.word	0x0000000c
    1440:	00001344 	.word	0x00001344
    1444:	080057d4 	.word	0x080057d4
    1448:	00000016 	.word	0x00000016
    144c:	0000000c 	.word	0x0000000c
    1450:	00001344 	.word	0x00001344
    1454:	080057ec 	.word	0x080057ec
    1458:	00000016 	.word	0x00000016
    145c:	0000000c 	.word	0x0000000c
    1460:	00001344 	.word	0x00001344
    1464:	08005804 	.word	0x08005804
    1468:	00000018 	.word	0x00000018
    146c:	0000000c 	.word	0x0000000c
    1470:	00001344 	.word	0x00001344
    1474:	0800581c 	.word	0x0800581c
    1478:	00000014 	.word	0x00000014
    147c:	0000000c 	.word	0x0000000c
    1480:	00001344 	.word	0x00001344
    1484:	08005830 	.word	0x08005830
    1488:	0000001a 	.word	0x0000001a
    148c:	0000000c 	.word	0x0000000c
    1490:	00001344 	.word	0x00001344
    1494:	0800584c 	.word	0x0800584c
    1498:	0000001c 	.word	0x0000001c
    149c:	0000000c 	.word	0x0000000c
    14a0:	00001344 	.word	0x00001344
    14a4:	08005868 	.word	0x08005868
    14a8:	00000018 	.word	0x00000018
    14ac:	0000000c 	.word	0x0000000c
    14b0:	00001344 	.word	0x00001344
    14b4:	08005880 	.word	0x08005880
    14b8:	00000004 	.word	0x00000004
    14bc:	0000000c 	.word	0x0000000c
    14c0:	00001344 	.word	0x00001344
    14c4:	08005884 	.word	0x08005884
    14c8:	00000008 	.word	0x00000008
    14cc:	0000000c 	.word	0x0000000c
    14d0:	00001344 	.word	0x00001344
    14d4:	0800588c 	.word	0x0800588c
    14d8:	00000018 	.word	0x00000018
    14dc:	0000000c 	.word	0x0000000c
    14e0:	00001344 	.word	0x00001344
    14e4:	080058a4 	.word	0x080058a4
    14e8:	0000000e 	.word	0x0000000e
    14ec:	0000000c 	.word	0x0000000c
    14f0:	00001344 	.word	0x00001344
    14f4:	080058b4 	.word	0x080058b4
    14f8:	0000001a 	.word	0x0000001a
    14fc:	00000014 	.word	0x00000014
    1500:	00001344 	.word	0x00001344
    1504:	080058d0 	.word	0x080058d0
    1508:	00000092 	.word	0x00000092
    150c:	8e080e42 	.word	0x8e080e42
    1510:	00028401 	.word	0x00028401
    1514:	0000000c 	.word	0x0000000c
    1518:	00001344 	.word	0x00001344
    151c:	5964      	.short	0x5964
    151e:	0800      	.short	0x0800
    1520:	00000028 	.word	0x00000028
    1524:	0000000c 	.word	0x0000000c
    1528:	00001344 	.word	0x00001344
    152c:	0800598c 	.word	0x0800598c
    1530:	00000022 	.word	0x00000022
    1534:	0000000c 	.word	0x0000000c
    1538:	00001344 	.word	0x00001344
    153c:	080059b0 	.word	0x080059b0
    1540:	00000018 	.word	0x00000018
    1544:	0000000c 	.word	0x0000000c
    1548:	00001344 	.word	0x00001344
    154c:	080059c8 	.word	0x080059c8
    1550:	00000006 	.word	0x00000006
    1554:	0000000c 	.word	0x0000000c
    1558:	00001344 	.word	0x00001344
    155c:	080059d0 	.word	0x080059d0
    1560:	00000010 	.word	0x00000010
    1564:	0000000c 	.word	0x0000000c
    1568:	00001344 	.word	0x00001344
    156c:	080059e0 	.word	0x080059e0
    1570:	00000010 	.word	0x00000010
    1574:	00000018 	.word	0x00000018
    1578:	00001344 	.word	0x00001344
    157c:	080059f0 	.word	0x080059f0
    1580:	00000046 	.word	0x00000046
    1584:	8e0c0e46 	.word	0x8e0c0e46
    1588:	84028501 	.word	0x84028501
    158c:	00000003 	.word	0x00000003
    1590:	0000000c 	.word	0x0000000c
    1594:	00001344 	.word	0x00001344
    1598:	08005a38 	.word	0x08005a38
    159c:	00000010 	.word	0x00000010
    15a0:	0000000c 	.word	0x0000000c
    15a4:	00001344 	.word	0x00001344
    15a8:	08005a48 	.word	0x08005a48
    15ac:	00000014 	.word	0x00000014
    15b0:	0000000c 	.word	0x0000000c
    15b4:	00001344 	.word	0x00001344
    15b8:	08005a5c 	.word	0x08005a5c
    15bc:	00000010 	.word	0x00000010
    15c0:	0000000c 	.word	0x0000000c
    15c4:	00001344 	.word	0x00001344
    15c8:	08005a6c 	.word	0x08005a6c
    15cc:	00000014 	.word	0x00000014
    15d0:	0000000c 	.word	0x0000000c
    15d4:	00001344 	.word	0x00001344
    15d8:	08005a80 	.word	0x08005a80
    15dc:	0000001a 	.word	0x0000001a
    15e0:	0000000c 	.word	0x0000000c
    15e4:	00001344 	.word	0x00001344
    15e8:	08005a9c 	.word	0x08005a9c
    15ec:	0000001a 	.word	0x0000001a
    15f0:	0000000c 	.word	0x0000000c
    15f4:	00001344 	.word	0x00001344
    15f8:	08005ab8 	.word	0x08005ab8
    15fc:	0000001a 	.word	0x0000001a
    1600:	0000000c 	.word	0x0000000c
    1604:	00001344 	.word	0x00001344
    1608:	08005ad4 	.word	0x08005ad4
    160c:	0000001a 	.word	0x0000001a
    1610:	0000000c 	.word	0x0000000c
    1614:	00001344 	.word	0x00001344
    1618:	08005af0 	.word	0x08005af0
    161c:	00000010 	.word	0x00000010
    1620:	0000000c 	.word	0x0000000c
    1624:	00001344 	.word	0x00001344
    1628:	08005b00 	.word	0x08005b00
    162c:	00000014 	.word	0x00000014
    1630:	0000000c 	.word	0x0000000c
    1634:	00001344 	.word	0x00001344
    1638:	08005b14 	.word	0x08005b14
    163c:	00000010 	.word	0x00000010
    1640:	0000000c 	.word	0x0000000c
    1644:	00001344 	.word	0x00001344
    1648:	08005b24 	.word	0x08005b24
    164c:	00000014 	.word	0x00000014
    1650:	0000000c 	.word	0x0000000c
    1654:	00001344 	.word	0x00001344
    1658:	08005b38 	.word	0x08005b38
    165c:	00000010 	.word	0x00000010
    1660:	0000000c 	.word	0x0000000c
    1664:	00001344 	.word	0x00001344
    1668:	08005b48 	.word	0x08005b48
    166c:	00000014 	.word	0x00000014
    1670:	0000000c 	.word	0x0000000c
    1674:	00001344 	.word	0x00001344
    1678:	08005b5c 	.word	0x08005b5c
    167c:	00000010 	.word	0x00000010
    1680:	0000000c 	.word	0x0000000c
    1684:	00001344 	.word	0x00001344
    1688:	08005b6c 	.word	0x08005b6c
    168c:	00000014 	.word	0x00000014
    1690:	0000000c 	.word	0x0000000c
    1694:	00001344 	.word	0x00001344
    1698:	08005b80 	.word	0x08005b80
    169c:	00000010 	.word	0x00000010
    16a0:	0000000c 	.word	0x0000000c
    16a4:	00001344 	.word	0x00001344
    16a8:	08005b90 	.word	0x08005b90
    16ac:	00000010 	.word	0x00000010
    16b0:	0000000c 	.word	0x0000000c
    16b4:	00001344 	.word	0x00001344
    16b8:	08005ba0 	.word	0x08005ba0
    16bc:	00000010 	.word	0x00000010
    16c0:	0000000c 	.word	0x0000000c
    16c4:	00001344 	.word	0x00001344
    16c8:	08005bb0 	.word	0x08005bb0
    16cc:	00000010 	.word	0x00000010
    16d0:	0000000c 	.word	0x0000000c
    16d4:	00001344 	.word	0x00001344
    16d8:	08005bc0 	.word	0x08005bc0
    16dc:	00000010 	.word	0x00000010
    16e0:	0000000c 	.word	0x0000000c
    16e4:	00001344 	.word	0x00001344
    16e8:	08005bd0 	.word	0x08005bd0
    16ec:	00000010 	.word	0x00000010
    16f0:	0000000c 	.word	0x0000000c
    16f4:	00001344 	.word	0x00001344
    16f8:	08005be0 	.word	0x08005be0
    16fc:	00000014 	.word	0x00000014
    1700:	0000000c 	.word	0x0000000c
    1704:	00001344 	.word	0x00001344
    1708:	08005bf4 	.word	0x08005bf4
    170c:	00000014 	.word	0x00000014
    1710:	0000000c 	.word	0x0000000c
    1714:	00001344 	.word	0x00001344
    1718:	08005c08 	.word	0x08005c08
    171c:	00000014 	.word	0x00000014
    1720:	0000000c 	.word	0x0000000c
    1724:	00001344 	.word	0x00001344
    1728:	08005c1c 	.word	0x08005c1c
    172c:	00000014 	.word	0x00000014
    1730:	0000000c 	.word	0x0000000c
    1734:	00001344 	.word	0x00001344
    1738:	08005c30 	.word	0x08005c30
    173c:	00000014 	.word	0x00000014
    1740:	0000000c 	.word	0x0000000c
    1744:	00001344 	.word	0x00001344
    1748:	08005c44 	.word	0x08005c44
    174c:	00000020 	.word	0x00000020
    1750:	0000000c 	.word	0x0000000c
    1754:	00001344 	.word	0x00001344
    1758:	08005c64 	.word	0x08005c64
    175c:	00000020 	.word	0x00000020
    1760:	00000010 	.word	0x00000010
    1764:	00001344 	.word	0x00001344
    1768:	08005c84 	.word	0x08005c84
    176c:	00000068 	.word	0x00000068
    1770:	00080e4a 	.word	0x00080e4a
    1774:	0000000c 	.word	0x0000000c
    1778:	00001344 	.word	0x00001344
    177c:	08005cec 	.word	0x08005cec
    1780:	0000001a 	.word	0x0000001a
    1784:	0000000c 	.word	0x0000000c
    1788:	00001344 	.word	0x00001344
    178c:	08005d08 	.word	0x08005d08
    1790:	0000001a 	.word	0x0000001a
    1794:	0000000c 	.word	0x0000000c
    1798:	00001344 	.word	0x00001344
    179c:	08005d24 	.word	0x08005d24
    17a0:	0000001a 	.word	0x0000001a
    17a4:	0000000c 	.word	0x0000000c
    17a8:	00001344 	.word	0x00001344
    17ac:	08005d40 	.word	0x08005d40
    17b0:	00000016 	.word	0x00000016
    17b4:	0000000c 	.word	0x0000000c
    17b8:	00001344 	.word	0x00001344
    17bc:	08005d58 	.word	0x08005d58
    17c0:	00000016 	.word	0x00000016
    17c4:	0000000c 	.word	0x0000000c
    17c8:	00001344 	.word	0x00001344
    17cc:	08005d70 	.word	0x08005d70
    17d0:	00000016 	.word	0x00000016
    17d4:	0000000c 	.word	0x0000000c
    17d8:	00001344 	.word	0x00001344
    17dc:	08005d88 	.word	0x08005d88
    17e0:	00000016 	.word	0x00000016
    17e4:	0000000c 	.word	0x0000000c
    17e8:	00001344 	.word	0x00001344
    17ec:	08005da0 	.word	0x08005da0
    17f0:	00000004 	.word	0x00000004
    17f4:	0000000c 	.word	0x0000000c
    17f8:	00001344 	.word	0x00001344
    17fc:	08005da4 	.word	0x08005da4
    1800:	00000004 	.word	0x00000004
    1804:	0000000c 	.word	0x0000000c
    1808:	00001344 	.word	0x00001344
    180c:	08005da8 	.word	0x08005da8
    1810:	00000004 	.word	0x00000004
    1814:	0000000c 	.word	0x0000000c
    1818:	00001344 	.word	0x00001344
    181c:	08005dac 	.word	0x08005dac
    1820:	00000004 	.word	0x00000004
    1824:	0000000c 	.word	0x0000000c
    1828:	00001344 	.word	0x00001344
    182c:	08005db0 	.word	0x08005db0
    1830:	00000004 	.word	0x00000004
    1834:	0000000c 	.word	0x0000000c
    1838:	00001344 	.word	0x00001344
    183c:	08005db4 	.word	0x08005db4
    1840:	00000006 	.word	0x00000006
    1844:	0000000c 	.word	0x0000000c
    1848:	00001344 	.word	0x00001344
    184c:	08005dbc 	.word	0x08005dbc
    1850:	00000016 	.word	0x00000016
    1854:	0000000c 	.word	0x0000000c
    1858:	00001344 	.word	0x00001344
    185c:	08005dd4 	.word	0x08005dd4
    1860:	0000001a 	.word	0x0000001a
    1864:	0000000c 	.word	0x0000000c
    1868:	00001344 	.word	0x00001344
    186c:	08005df0 	.word	0x08005df0
    1870:	00000016 	.word	0x00000016
    1874:	0000000c 	.word	0x0000000c
    1878:	00001344 	.word	0x00001344
    187c:	08005e08 	.word	0x08005e08
    1880:	0000001a 	.word	0x0000001a
    1884:	0000000c 	.word	0x0000000c
    1888:	00001344 	.word	0x00001344
    188c:	08005e24 	.word	0x08005e24
    1890:	00000010 	.word	0x00000010
    1894:	0000000c 	.word	0x0000000c
    1898:	00001344 	.word	0x00001344
    189c:	08005e34 	.word	0x08005e34
    18a0:	00000006 	.word	0x00000006
    18a4:	0000000c 	.word	0x0000000c
    18a8:	00001344 	.word	0x00001344
    18ac:	08005e3c 	.word	0x08005e3c
    18b0:	00000006 	.word	0x00000006
    18b4:	0000000c 	.word	0x0000000c
    18b8:	00001344 	.word	0x00001344
    18bc:	08005e44 	.word	0x08005e44
    18c0:	00000006 	.word	0x00000006
    18c4:	0000000c 	.word	0x0000000c
    18c8:	00001344 	.word	0x00001344
    18cc:	08005e4c 	.word	0x08005e4c
    18d0:	00000008 	.word	0x00000008
    18d4:	0000000c 	.word	0x0000000c
    18d8:	00001344 	.word	0x00001344
    18dc:	08005e54 	.word	0x08005e54
    18e0:	00000006 	.word	0x00000006
    18e4:	0000000c 	.word	0x0000000c
    18e8:	00001344 	.word	0x00001344
    18ec:	08005e5c 	.word	0x08005e5c
    18f0:	00000006 	.word	0x00000006
    18f4:	0000000c 	.word	0x0000000c
    18f8:	44          	.byte	0x44
    18f9:	13          	.byte	0x13
    18fa:	0000      	.short	0x0000
    18fc:	08005e64 	.word	0x08005e64
    1900:	0000000c 	.word	0x0000000c
    1904:	0000000c 	.word	0x0000000c
    1908:	00001344 	.word	0x00001344
    190c:	08005e70 	.word	0x08005e70
    1910:	0000000a 	.word	0x0000000a
    1914:	0000000c 	.word	0x0000000c
    1918:	00001344 	.word	0x00001344
    191c:	08005e7c 	.word	0x08005e7c
    1920:	00000018 	.word	0x00000018
    1924:	0000000c 	.word	0x0000000c
    1928:	00001344 	.word	0x00001344
    192c:	08005e94 	.word	0x08005e94
    1930:	0000000a 	.word	0x0000000a
    1934:	00000014 	.word	0x00000014
    1938:	00001344 	.word	0x00001344
    193c:	08005ea0 	.word	0x08005ea0
    1940:	000000cc 	.word	0x000000cc
    1944:	44040e42 	.word	0x44040e42
    1948:	018e100e 	.word	0x018e100e
    194c:	0000000c 	.word	0x0000000c
    1950:	ffffffff 	.word	0xffffffff
    1954:	7c010001 	.word	0x7c010001
    1958:	000d0c0e 	.word	0x000d0c0e
    195c:	0000000c 	.word	0x0000000c
    1960:	0000194c 	.word	0x0000194c
    1964:	08005f6c 	.word	0x08005f6c
    1968:	0000001e 	.word	0x0000001e
    196c:	0000000c 	.word	0x0000000c
    1970:	0000194c 	.word	0x0000194c
    1974:	08005f8c 	.word	0x08005f8c
    1978:	00000028 	.word	0x00000028
    197c:	0000000c 	.word	0x0000000c
    1980:	0000194c 	.word	0x0000194c
    1984:	08005fb4 	.word	0x08005fb4
    1988:	0000000e 	.word	0x0000000e
    198c:	0000000c 	.word	0x0000000c
    1990:	0000194c 	.word	0x0000194c
    1994:	08005fc4 	.word	0x08005fc4
    1998:	0000001a 	.word	0x0000001a
    199c:	00000010 	.word	0x00000010
    19a0:	0000194c 	.word	0x0000194c
    19a4:	08005fe0 	.word	0x08005fe0
    19a8:	0000003e 	.word	0x0000003e
    19ac:	00080e4e 	.word	0x00080e4e
    19b0:	0000000c 	.word	0x0000000c
    19b4:	0000194c 	.word	0x0000194c
    19b8:	08006020 	.word	0x08006020
    19bc:	00000018 	.word	0x00000018
    19c0:	0000000c 	.word	0x0000000c
    19c4:	0000194c 	.word	0x0000194c
    19c8:	08006038 	.word	0x08006038
    19cc:	00000016 	.word	0x00000016
    19d0:	0000000c 	.word	0x0000000c
    19d4:	0000194c 	.word	0x0000194c
    19d8:	08006050 	.word	0x08006050
    19dc:	00000016 	.word	0x00000016
    19e0:	0000000c 	.word	0x0000000c
    19e4:	0000194c 	.word	0x0000194c
    19e8:	08006068 	.word	0x08006068
    19ec:	0000001a 	.word	0x0000001a
    19f0:	0000000c 	.word	0x0000000c
    19f4:	0000194c 	.word	0x0000194c
    19f8:	08006084 	.word	0x08006084
    19fc:	00000016 	.word	0x00000016
    1a00:	0000000c 	.word	0x0000000c
    1a04:	0000194c 	.word	0x0000194c
    1a08:	0800609c 	.word	0x0800609c
    1a0c:	0000001a 	.word	0x0000001a
    1a10:	0000000c 	.word	0x0000000c
    1a14:	0000194c 	.word	0x0000194c
    1a18:	080060b8 	.word	0x080060b8
    1a1c:	00000008 	.word	0x00000008
    1a20:	0000000c 	.word	0x0000000c
    1a24:	0000194c 	.word	0x0000194c
    1a28:	080060c0 	.word	0x080060c0
    1a2c:	00000008 	.word	0x00000008
    1a30:	0000000c 	.word	0x0000000c
    1a34:	0000194c 	.word	0x0000194c
    1a38:	080060c8 	.word	0x080060c8
    1a3c:	0000000c 	.word	0x0000000c
    1a40:	0000000c 	.word	0x0000000c
    1a44:	0000194c 	.word	0x0000194c
    1a48:	080060d4 	.word	0x080060d4
    1a4c:	00000012 	.word	0x00000012
    1a50:	0000000c 	.word	0x0000000c
    1a54:	0000194c 	.word	0x0000194c
    1a58:	080060e8 	.word	0x080060e8
    1a5c:	00000012 	.word	0x00000012
    1a60:	0000000c 	.word	0x0000000c
    1a64:	0000194c 	.word	0x0000194c
    1a68:	080060fc 	.word	0x080060fc
    1a6c:	0000001a 	.word	0x0000001a
    1a70:	0000000c 	.word	0x0000000c
    1a74:	0000194c 	.word	0x0000194c
    1a78:	08006118 	.word	0x08006118
    1a7c:	0000001a 	.word	0x0000001a
    1a80:	0000000c 	.word	0x0000000c
    1a84:	0000194c 	.word	0x0000194c
    1a88:	08006134 	.word	0x08006134
    1a8c:	0000001a 	.word	0x0000001a
    1a90:	0000000c 	.word	0x0000000c
    1a94:	0000194c 	.word	0x0000194c
    1a98:	08006150 	.word	0x08006150
    1a9c:	00000016 	.word	0x00000016
    1aa0:	0000000c 	.word	0x0000000c
    1aa4:	0000194c 	.word	0x0000194c
    1aa8:	08006168 	.word	0x08006168
    1aac:	0000001a 	.word	0x0000001a
    1ab0:	0000000c 	.word	0x0000000c
    1ab4:	0000194c 	.word	0x0000194c
    1ab8:	08006184 	.word	0x08006184
    1abc:	0000000c 	.word	0x0000000c
    1ac0:	0000000c 	.word	0x0000000c
    1ac4:	0000194c 	.word	0x0000194c
    1ac8:	08006190 	.word	0x08006190
    1acc:	0000000a 	.word	0x0000000a
    1ad0:	0000000c 	.word	0x0000000c
    1ad4:	0000194c 	.word	0x0000194c
    1ad8:	0800619c 	.word	0x0800619c
    1adc:	0000004a 	.word	0x0000004a
    1ae0:	0000000c 	.word	0x0000000c
    1ae4:	0000194c 	.word	0x0000194c
    1ae8:	080061e8 	.word	0x080061e8
    1aec:	00000010 	.word	0x00000010
    1af0:	0000001c 	.word	0x0000001c
    1af4:	0000194c 	.word	0x0000194c
    1af8:	080061f8 	.word	0x080061f8
    1afc:	0000009c 	.word	0x0000009c
    1b00:	8e100e54 	.word	0x8e100e54
    1b04:	85028601 	.word	0x85028601
    1b08:	6c048403 	.word	0x6c048403
    1b0c:	0000300e 	.word	0x0000300e
    1b10:	00000014 	.word	0x00000014
    1b14:	0000194c 	.word	0x0000194c
    1b18:	08006294 	.word	0x08006294
    1b1c:	00000094 	.word	0x00000094
    1b20:	44040e42 	.word	0x44040e42
    1b24:	018e100e 	.word	0x018e100e
    1b28:	0000000c 	.word	0x0000000c
    1b2c:	ffffffff 	.word	0xffffffff
    1b30:	7c010001 	.word	0x7c010001
    1b34:	000d0c0e 	.word	0x000d0c0e
    1b38:	00000018 	.word	0x00000018
    1b3c:	00001b28 	.word	0x00001b28
    1b40:	08006398 	.word	0x08006398
    1b44:	00000054 	.word	0x00000054
    1b48:	000d0946 	.word	0x000d0946
    1b4c:	8e080e44 	.word	0x8e080e44
    1b50:	00028d01 	.word	0x00028d01
    1b54:	0000000c 	.word	0x0000000c
    1b58:	ffffffff 	.word	0xffffffff
    1b5c:	7c010001 	.word	0x7c010001
    1b60:	000d0c0e 	.word	0x000d0c0e
    1b64:	00000014 	.word	0x00000014
    1b68:	00001b54 	.word	0x00001b54
    1b6c:	00000000 	.word	0x00000000
    1b70:	00000028 	.word	0x00000028
    1b74:	4c040e44 	.word	0x4c040e44
    1b78:	018e080e 	.word	0x018e080e
    1b7c:	0000000c 	.word	0x0000000c
    1b80:	ffffffff 	.word	0xffffffff
    1b84:	7c010001 	.word	0x7c010001
    1b88:	000d0c0e 	.word	0x000d0c0e
    1b8c:	0000000c 	.word	0x0000000c
    1b90:	00001b7c 	.word	0x00001b7c
    1b94:	00000000 	.word	0x00000000
    1b98:	00000030 	.word	0x00000030
    1b9c:	0000000c 	.word	0x0000000c
    1ba0:	ffffffff 	.word	0xffffffff
    1ba4:	7c010001 	.word	0x7c010001
    1ba8:	000d0c0e 	.word	0x000d0c0e
    1bac:	00000018 	.word	0x00000018
    1bb0:	00001b9c 	.word	0x00001b9c
    1bb4:	00000000 	.word	0x00000000
    1bb8:	00000048 	.word	0x00000048
    1bbc:	8e100e44 	.word	0x8e100e44
    1bc0:	85028601 	.word	0x85028601
    1bc4:	00048403 	.word	0x00048403
    1bc8:	00000018 	.word	0x00000018
    1bcc:	00001b9c 	.word	0x00001b9c
    1bd0:	00000000 	.word	0x00000000
    1bd4:	00000080 	.word	0x00000080
    1bd8:	8e100e44 	.word	0x8e100e44
    1bdc:	85028601 	.word	0x85028601
    1be0:	00048403 	.word	0x00048403
    1be4:	0000000c 	.word	0x0000000c
    1be8:	ffffffff 	.word	0xffffffff
    1bec:	7c010001 	.word	0x7c010001
    1bf0:	000d0c0e 	.word	0x000d0c0e
    1bf4:	00000014 	.word	0x00000014
    1bf8:	00001be4 	.word	0x00001be4
    1bfc:	00000000 	.word	0x00000000
    1c00:	000000d0 	.word	0x000000d0
    1c04:	85080e48 	.word	0x85080e48
    1c08:	00028401 	.word	0x00028401
    1c0c:	0000000c 	.word	0x0000000c
    1c10:	ffffffff 	.word	0xffffffff
    1c14:	7c010001 	.word	0x7c010001
    1c18:	000d0c0e 	.word	0x000d0c0e
    1c1c:	0000001c 	.word	0x0000001c
    1c20:	00001c0c 	.word	0x00001c0c
    1c24:	00000000 	.word	0x00000000
    1c28:	0000009c 	.word	0x0000009c
    1c2c:	88140e48 	.word	0x88140e48
    1c30:	86028701 	.word	0x86028701
    1c34:	84048503 	.word	0x84048503
    1c38:	00000005 	.word	0x00000005
    1c3c:	0000000c 	.word	0x0000000c
    1c40:	ffffffff 	.word	0xffffffff
    1c44:	7c010001 	.word	0x7c010001
    1c48:	000d0c0e 	.word	0x000d0c0e
    1c4c:	00000024 	.word	0x00000024
    1c50:	00001c3c 	.word	0x00001c3c
    1c54:	00000000 	.word	0x00000000
    1c58:	0000010c 	.word	0x0000010c
    1c5c:	8e240e44 	.word	0x8e240e44
    1c60:	8a028b01 	.word	0x8a028b01
    1c64:	88048903 	.word	0x88048903
    1c68:	86068705 	.word	0x86068705
    1c6c:	84088507 	.word	0x84088507
    1c70:	300e4c09 	.word	0x300e4c09

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	20554e47 	subscs	r4, r5, r7, asr #28
       4:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
       8:	00302e33 	eorseq	r2, r0, r3, lsr lr
       c:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
      10:	43444100 	movtmi	r4, #16640	; 0x4100
      14:	5f736572 	svcpl	0x00736572
      18:	5f667562 	svcpl	0x00667562
      1c:	65646e69 	strbvs	r6, [r4, #-3689]!
      20:	69640078 	stmdbvs	r4!, {r3, r4, r5, r6}^
      24:	43006666 	movwmi	r6, #1638	; 0x666
      28:	31524d43 	cmpcc	r2, r3, asr #26
      2c:	4d434300 	stclmi	3, cr4, [r3]
      30:	53003252 	movwpl	r3, #594	; 0x252
      34:	0052434d 	subseq	r4, r2, sp, asr #6
      38:	69547767 	ldmdbvs	r4, {r0, r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
      3c:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
      40:	616c6544 	cmnvs	ip, r4, asr #10
      44:	616d0079 	smcvs	53257
      48:	73006e69 	movwvc	r6, #3689	; 0xe69
      4c:	74726f68 	ldrbtvc	r6, [r2], #-3944
      50:	746e6920 	strbtvc	r6, [lr], #-2336
      54:	6e616800 	cdpvs	8, 6, cr6, cr1, cr0, {0}
      58:	45520073 	ldrbmi	r0, [r2, #-115]
      5c:	56524553 	undefined
      60:	00324445 	eorseq	r4, r2, r5, asr #8
      64:	45534552 	ldrbmi	r4, [r3, #-1362]
      68:	44455652 	strbmi	r5, [r5], #-1618
      6c:	5f5f0034 	svcpl	0x005f0034
      70:	5f525349 	svcpl	0x00525349
      74:	414c4544 	cmpmi	ip, r4, asr #10
      78:	6c660059 	stclvs	0, cr0, [r6], #-356
      7c:	0074616f 	rsbseq	r6, r4, pc, ror #2
      80:	64756142 	ldrbtvs	r6, [r5], #-322
      84:	65746172 	ldrbvs	r6, [r4, #-370]!
      88:	0043505f 	subeq	r5, r3, pc, asr r0
      8c:	31524343 	cmpcc	r2, r3, asr #6
      90:	52434300 	subpl	r4, r3, #0	; 0x0
      94:	43430032 	movtmi	r0, #12338	; 0x3032
      98:	43003352 	movwmi	r3, #850	; 0x352
      9c:	00345243 	eorseq	r5, r4, r3, asr #4
      a0:	45534552 	ldrbmi	r4, [r3, #-1362]
      a4:	44455652 	strbmi	r5, [r5], #-1618
      a8:	5f003031 	svcpl	0x00003031
      ac:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]
      b0:	53495f32 	movtpl	r5, #40754	; 0x9f32
      b4:	58440052 	stmdapl	r4, {r1, r4, r6}^
      b8:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
      bc:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
      c0:	6675625f 	undefined
      c4:	736e7500 	cmnvc	lr, #0	; 0x0
      c8:	656e6769 	strbvs	r6, [lr, #-1897]!
      cc:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
      d0:	49007261 	stmdbmi	r0, {r0, r5, r6, r9, ip, sp, lr}
      d4:	65777352 	ldrbvs	r7, [r7, #-850]!
      d8:	6f447065 	svcvs	0x00447065
      dc:	5200656e 	andpl	r6, r0, #461373440	; 0x1b800000
      e0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
      e4:	31444556 	cmpcc	r4, r6, asr r5
      e8:	45520031 	ldrbmi	r0, [r2, #-49]
      ec:	56524553 	undefined
      f0:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
      f4:	53455200 	movtpl	r5, #20992	; 0x5200
      f8:	45565245 	ldrbmi	r5, [r6, #-581]
      fc:	00333144 	eorseq	r3, r3, r4, asr #2
     100:	45534552 	ldrbmi	r4, [r3, #-1362]
     104:	44455652 	strbmi	r5, [r5], #-1618
     108:	52003431 	andpl	r3, r0, #822083584	; 0x31000000
     10c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     110:	31444556 	cmpcc	r4, r6, asr r5
     114:	45520035 	ldrbmi	r0, [r2, #-53]
     118:	56524553 	undefined
     11c:	36314445 	ldrtcc	r4, [r1], -r5, asr #8
     120:	53455200 	movtpl	r5, #20992	; 0x5200
     124:	45565245 	ldrbmi	r5, [r6, #-581]
     128:	00373144 	eorseq	r3, r7, r4, asr #2
     12c:	45534552 	ldrbmi	r4, [r3, #-1362]
     130:	44455652 	strbmi	r5, [r5], #-1618
     134:	52003831 	andpl	r3, r0, #3211264	; 0x310000
     138:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     13c:	31444556 	cmpcc	r4, r6, asr r5
     140:	43530039 	cmpmi	r3, #57	; 0x39
     144:	00454c41 	subeq	r4, r5, r1, asr #24
     148:	52454944 	subpl	r4, r5, #1114112	; 0x110000
     14c:	6f687300 	svcvs	0x00687300
     150:	75207472 	strvc	r7, [r0, #-1138]!
     154:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     158:	2064656e 	rsbcs	r6, r4, lr, ror #10
     15c:	00746e69 	rsbseq	r6, r4, r9, ror #28
     160:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
     164:	65777300 	ldrbvs	r7, [r7, #-768]!
     168:	69447065 	stmdbvs	r4, {r0, r2, r5, r6, ip, sp, lr}^
     16c:	74636572 	strbtvc	r6, [r3], #-1394
     170:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     174:	706d6574 	rsbvc	r6, sp, r4, ror r5
     178:	72434441 	subvc	r4, r3, #1090519040	; 0x41000000
     17c:	41007365 	tstmi	r0, r5, ror #6
     180:	65724344 	ldrbvs	r4, [r2, #-836]!
     184:	75625f73 	strbvc	r5, [r2, #-3955]!
     188:	45520066 	ldrbmi	r0, [r2, #-102]
     18c:	56524553 	undefined
     190:	00304445 	eorseq	r4, r0, r5, asr #8
     194:	45534552 	ldrbmi	r4, [r3, #-1362]
     198:	44455652 	strbmi	r5, [r5], #-1618
     19c:	45520031 	ldrbmi	r0, [r2, #-49]
     1a0:	56524553 	undefined
     1a4:	00334445 	eorseq	r4, r3, r5, asr #8
     1a8:	64756142 	ldrbtvs	r6, [r5], #-322
     1ac:	65746172 	ldrbvs	r6, [r4, #-370]!
     1b0:	4c58445f 	cfldrdmi	mvd4, [r8], {95}
     1b4:	53455200 	movtpl	r5, #20992	; 0x5200
     1b8:	45565245 	ldrbmi	r5, [r6, #-581]
     1bc:	52003544 	andpl	r3, r0, #285212672	; 0x11000000
     1c0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1c4:	36444556 	undefined
     1c8:	53455200 	movtpl	r5, #20992	; 0x5200
     1cc:	45565245 	ldrbmi	r5, [r6, #-581]
     1d0:	52003744 	andpl	r3, r0, #17825792	; 0x1100000
     1d4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1d8:	38444556 	stmdacc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     1dc:	53455200 	movtpl	r5, #20992	; 0x5200
     1e0:	45565245 	ldrbmi	r5, [r6, #-581]
     1e4:	43003944 	movwmi	r3, #2372	; 0x944
     1e8:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
     1ec:	5c737265 	lfmpl	f7, 2, [r3], #-404
     1f0:	74726f6d 	ldrbtvc	r6, [r2], #-3949
     1f4:	445c6e65 	ldrbmi	r6, [ip], #-3685
     1f8:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!
     1fc:	73746e65 	cmnvc	r4, #1616	; 0x650
     200:	646f4d5c 	strbtvs	r4, [pc], #3420	; 208 <_Minimum_Stack_Size+0x108>
     204:	72616c75 	rsbvc	r6, r1, #29952	; 0x7500
     208:	626f7220 	rsbvs	r7, pc, #2	; 0x2
     20c:	6369746f 	cmnvs	r9, #1862270976	; 0x6f000000
     210:	61545c73 	cmpvs	r4, r3, ror ip
     214:	5c316b73 	ldcpl	11, cr6, [r1], #-460
     218:	65656857 	strbvs	r6, [r5, #-2135]!
     21c:	5264656c 	rsbpl	r6, r4, #452984832	; 0x1b000000
     220:	746f626f 	strbtvc	r6, [pc], #623	; 228 <_Minimum_Stack_Size+0x128>
     224:	6f6d6552 	svcvs	0x006d6552
     228:	6f436574 	svcvs	0x00436574
     22c:	6f72746e 	svcvs	0x0072746e
     230:	0031566c 	eorseq	r5, r1, ip, ror #12
     234:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
     238:	73524974 	cmpvc	r2, #1900544	; 0x1d0000
     23c:	70656577 	rsbvc	r6, r5, r7, ror r5
     240:	414d4400 	cmpmi	sp, r0, lsl #8
     244:	6f640052 	svcvs	0x00640052
     248:	656c6275 	strbvs	r6, [ip, #-629]!
     24c:	50504100 	subspl	r4, r0, r0, lsl #2
     250:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     254:	69616d2f 	stmdbvs	r1!, {r0, r1, r2, r3, r5, r8, sl, fp, sp, lr}^
     258:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     25c:	31433249 	cmpcc	r3, r9, asr #4
     260:	5f52455f 	svcpl	0x0052455f
     264:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     268:	6c646e61 	stclvs	14, cr6, [r4], #-388
     26c:	41007265 	tstmi	r0, r5, ror #4
     270:	732f5050 	teqvc	pc, #80	; 0x50
     274:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
     278:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     27c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     280:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
     284:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
     288:	425f314d 	subsmi	r3, pc, #1073741843	; 0x40000013
     28c:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^
     290:	61485152 	cmpvs	r8, r2, asr r1
     294:	656c646e 	strbvs	r6, [ip, #-1134]!
     298:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     29c:	545f314d 	ldrbpl	r3, [pc], #333	; 2a4 <_Minimum_Stack_Size+0x1a4>
     2a0:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
     2a4:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^
     2a8:	61485152 	cmpvs	r8, r2, asr r1
     2ac:	656c646e 	strbvs	r6, [ip, #-1134]!
     2b0:	73550072 	cmpvc	r5, #114	; 0x72
     2b4:	46656761 	strbtmi	r6, [r5], -r1, ror #14
     2b8:	746c7561 	strbtvc	r7, [ip], #-1377
     2bc:	65637845 	strbvs	r7, [r3, #-2117]!
     2c0:	6f697470 	svcvs	0x00697470
     2c4:	4d44006e 	stclmi	0, cr0, [r4, #-440]
     2c8:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     2cc:	6e6e6168 	powvsez	f6, f6, #0.0
     2d0:	5f356c65 	svcpl	0x00356c65
     2d4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2d8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2dc:	54007265 	strpl	r7, [r0], #-613
     2e0:	5f324d49 	svcpl	0x00324d49
     2e4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2e8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2ec:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     2f0:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^
     2f4:	61485152 	cmpvs	r8, r2, asr r1
     2f8:	656c646e 	strbvs	r6, [ip, #-1134]!
     2fc:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     300:	495f334d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, ip, sp}^
     304:	61485152 	cmpvs	r8, r2, asr r1
     308:	656c646e 	strbvs	r6, [ip, #-1134]!
     30c:	53460072 	movtpl	r0, #24690	; 0x6072
     310:	495f434d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, lr}^
     314:	61485152 	cmpvs	r8, r2, asr r1
     318:	656c646e 	strbvs	r6, [ip, #-1134]!
     31c:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
     320:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     324:	6e61486b 	cdpvs	8, 6, cr4, cr1, cr11, {3}
     328:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     32c:	4d495400 	cfstrdmi	mvd5, [r9]
     330:	52495f34 	subpl	r5, r9, #208	; 0xd0
     334:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     338:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     33c:	42535500 	subsmi	r5, r3, #0	; 0x0
     340:	656b6157 	strbvs	r6, [fp, #-343]!
     344:	495f7055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, sp, lr}^
     348:	61485152 	cmpvs	r8, r2, asr r1
     34c:	656c646e 	strbvs	r6, [ip, #-1134]!
     350:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     354:	495f354d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, sl, ip, sp}^
     358:	61485152 	cmpvs	r8, r2, asr r1
     35c:	656c646e 	strbvs	r6, [ip, #-1134]!
     360:	50530072 	subspl	r0, r3, r2, ror r0
     364:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^
     368:	61485152 	cmpvs	r8, r2, asr r1
     36c:	656c646e 	strbvs	r6, [ip, #-1134]!
     370:	75420072 	strbvc	r0, [r2, #-114]
     374:	75614673 	strbvc	r4, [r1, #-1651]!
     378:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     37c:	74706563 	ldrbtvc	r6, [r0], #-1379
     380:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     384:	32495053 	subcc	r5, r9, #83	; 0x53
     388:	5152495f 	cmppl	r2, pc, asr r9
     38c:	646e6148 	strbtvs	r6, [lr], #-328
     390:	0072656c 	rsbseq	r6, r2, ip, ror #10
     394:	5f425355 	svcpl	0x00425355
     398:	435f5048 	cmpmi	pc, #72	; 0x48
     39c:	545f4e41 	ldrbpl	r4, [pc], #3649	; 3a4 <_Minimum_Stack_Size+0x2a4>
     3a0:	52495f58 	subpl	r5, r9, #352	; 0x160
     3a4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3a8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3ac:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     3b0:	52495f33 	subpl	r5, r9, #204	; 0xcc
     3b4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3b8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3bc:	44565000 	ldrbmi	r5, [r6]
     3c0:	5152495f 	cmppl	r2, pc, asr r9
     3c4:	646e6148 	strbtvs	r6, [lr], #-328
     3c8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3cc:	314d4954 	cmpcc	sp, r4, asr r9
     3d0:	5f43435f 	svcpl	0x0043435f
     3d4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3d8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3dc:	55007265 	strpl	r7, [r0, #-613]
     3e0:	34545241 	ldrbcc	r5, [r4], #-577
     3e4:	5152495f 	cmppl	r2, pc, asr r9
     3e8:	646e6148 	strbtvs	r6, [lr], #-328
     3ec:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3f0:	31434441 	cmpcc	r3, r1, asr #8
     3f4:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^
     3f8:	61485152 	cmpvs	r8, r2, asr r1
     3fc:	656c646e 	strbvs	r6, [ip, #-1134]!
     400:	41550072 	cmpmi	r5, r2, ror r0
     404:	5f355452 	svcpl	0x00355452
     408:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     40c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     410:	44007265 	strmi	r7, [r0], #-613
     414:	5f32414d 	svcpl	0x0032414d
     418:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     41c:	316c656e 	cmncc	ip, lr, ror #10
     420:	5152495f 	cmppl	r2, pc, asr r9
     424:	646e6148 	strbtvs	r6, [lr], #-328
     428:	0072656c 	rsbseq	r6, r2, ip, ror #10
     42c:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
     430:	5f56455f 	svcpl	0x0056455f
     434:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     438:	6c646e61 	stclvs	14, cr6, [r4], #-388
     43c:	44007265 	strmi	r7, [r0], #-613
     440:	5f32414d 	svcpl	0x0032414d
     444:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     448:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     44c:	5152495f 	cmppl	r2, pc, asr r9
     450:	646e6148 	strbtvs	r6, [lr], #-328
     454:	0072656c 	rsbseq	r6, r2, ip, ror #10
     458:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     45c:	52495f31 	subpl	r5, r9, #196	; 0xc4
     460:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     464:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     468:	414d4400 	cmpmi	sp, r0, lsl #8
     46c:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     470:	656e6e61 	strbvs	r6, [lr, #-3681]!
     474:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^
     478:	61485152 	cmpvs	r8, r2, asr r1
     47c:	656c646e 	strbvs	r6, [ip, #-1134]!
     480:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     484:	5f324954 	svcpl	0x00324954
     488:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     48c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     490:	44007265 	strmi	r7, [r0], #-613
     494:	5f31414d 	svcpl	0x0031414d
     498:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     49c:	376c656e 	strbcc	r6, [ip, -lr, ror #10]!
     4a0:	5152495f 	cmppl	r2, pc, asr r9
     4a4:	646e6148 	strbtvs	r6, [lr], #-328
     4a8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4ac:	4f494453 	svcmi	0x00494453
     4b0:	5152495f 	cmppl	r2, pc, asr r9
     4b4:	646e6148 	strbtvs	r6, [lr], #-328
     4b8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4bc:	5f425355 	svcpl	0x00425355
     4c0:	435f504c 	cmpmi	pc, #76	; 0x4c
     4c4:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     4c8:	495f3058 	ldmdbmi	pc, {r3, r4, r6, ip, sp}^
     4cc:	61485152 	cmpvs	r8, r2, asr r1
     4d0:	656c646e 	strbvs	r6, [ip, #-1134]!
     4d4:	56530072 	undefined
     4d8:	6e614843 	cdpvs	8, 6, cr4, cr1, cr3, {2}
     4dc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4e0:	54584500 	ldrbpl	r4, [r8], #-1280
     4e4:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^
     4e8:	61485152 	cmpvs	r8, r2, asr r1
     4ec:	656c646e 	strbvs	r6, [ip, #-1134]!
     4f0:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     4f4:	5f394954 	svcpl	0x00394954
     4f8:	52495f35 	subpl	r5, r9, #212	; 0xd4
     4fc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     500:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     504:	4d495400 	cfstrdmi	mvd5, [r9]
     508:	52545f38 	subspl	r5, r4, #224	; 0xe0
     50c:	4f435f47 	svcmi	0x00435f47
     510:	52495f4d 	subpl	r5, r9, #308	; 0x134
     514:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     518:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     51c:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     520:	3158525f 	cmpcc	r8, pc, asr r2
     524:	5152495f 	cmppl	r2, pc, asr r9
     528:	646e6148 	strbtvs	r6, [lr], #-328
     52c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     530:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     534:	52495f34 	subpl	r5, r9, #208	; 0xd0
     538:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     53c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     540:	4d495400 	cfstrdmi	mvd5, [r9]
     544:	50555f31 	subspl	r5, r5, r1, lsr pc
     548:	5152495f 	cmppl	r2, pc, asr r9
     54c:	646e6148 	strbtvs	r6, [lr], #-328
     550:	0072656c 	rsbseq	r6, r2, ip, ror #10
     554:	64726148 	ldrbtvs	r6, [r2], #-328
     558:	6c756146 	ldfvse	f6, [r5], #-280
     55c:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
     560:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     564:	52006e6f 	andpl	r6, r0, #1776	; 0x6f0
     568:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
     56c:	61485152 	cmpvs	r8, r2, asr r1
     570:	656c646e 	strbvs	r6, [ip, #-1134]!
     574:	4d440072 	stclmi	0, cr0, [r4, #-456]
     578:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     57c:	6e6e6168 	powvsez	f6, f6, #0.0
     580:	5f366c65 	svcpl	0x00366c65
     584:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     588:	6c646e61 	stclvs	14, cr6, [r4], #-388
     58c:	54007265 	strpl	r7, [r0], #-613
     590:	5f384d49 	svcpl	0x00384d49
     594:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
     598:	61485152 	cmpvs	r8, r2, asr r1
     59c:	656c646e 	strbvs	r6, [ip, #-1134]!
     5a0:	57570072 	undefined
     5a4:	495f4744 	ldmdbmi	pc, {r2, r6, r8, r9, sl, lr}^
     5a8:	61485152 	cmpvs	r8, r2, asr r1
     5ac:	656c646e 	strbvs	r6, [ip, #-1134]!
     5b0:	41540072 	cmpmi	r4, r2, ror r0
     5b4:	5245504d 	subpl	r5, r5, #77	; 0x4d
     5b8:	5152495f 	cmppl	r2, pc, asr r9
     5bc:	646e6148 	strbtvs	r6, [lr], #-328
     5c0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5c4:	31433249 	cmpcc	r3, r9, asr #4
     5c8:	5f56455f 	svcpl	0x0056455f
     5cc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5d0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5d4:	54007265 	strpl	r7, [r0], #-613
     5d8:	5f384d49 	svcpl	0x00384d49
     5dc:	5f4b5242 	svcpl	0x004b5242
     5e0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5e4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5e8:	46007265 	strmi	r7, [r0], -r5, ror #4
     5ec:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     5f0:	5152495f 	cmppl	r2, pc, asr r9
     5f4:	646e6148 	strbtvs	r6, [lr], #-328
     5f8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5fc:	364d4954 	undefined
     600:	5152495f 	cmppl	r2, pc, asr r9
     604:	646e6148 	strbtvs	r6, [lr], #-328
     608:	0072656c 	rsbseq	r6, r2, ip, ror #10
     60c:	41435452 	cmpmi	r3, r2, asr r4
     610:	6d72616c 	ldfvse	f6, [r2, #-432]!
     614:	5152495f 	cmppl	r2, pc, asr r9
     618:	646e6148 	strbtvs	r6, [lr], #-328
     61c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     620:	374d4954 	smlsldcc	r4, sp, r4, r9
     624:	5152495f 	cmppl	r2, pc, asr r9
     628:	646e6148 	strbtvs	r6, [lr], #-328
     62c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     630:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
     634:	5f52455f 	svcpl	0x0052455f
     638:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     63c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     640:	41007265 	tstmi	r0, r5, ror #4
     644:	5f334344 	svcpl	0x00334344
     648:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     64c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     650:	44007265 	strmi	r7, [r0], #-613
     654:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
     658:	696e6f4d 	stmdbvs	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
     65c:	00726f74 	rsbseq	r6, r2, r4, ror pc
     660:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     664:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^
     668:	61485152 	cmpvs	r8, r2, asr r1
     66c:	656c646e 	strbvs	r6, [ip, #-1134]!
     670:	4d440072 	stclmi	0, cr0, [r4, #-456]
     674:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     678:	6e6e6168 	powvsez	f6, f6, #0.0
     67c:	5f346c65 	svcpl	0x00346c65
     680:	52495f35 	subpl	r5, r9, #212	; 0xd4
     684:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     688:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     68c:	6e655000 	cdpvs	0, 6, cr5, cr5, cr0, {0}
     690:	43565364 	cmpmi	r6, #-1879048191	; 0x90000001
     694:	494d4e00 	stmdbmi	sp, {r9, sl, fp, lr}^
     698:	65637845 	strbvs	r7, [r3, #-2117]!
     69c:	6f697470 	svcvs	0x00697470
     6a0:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     6a4:	555f384d 	ldrbpl	r3, [pc, #-2125]	; fffffe5f <SCS_BASE+0x1fff1e5f>
     6a8:	52495f50 	subpl	r5, r9, #320	; 0x140
     6ac:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6b0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6b4:	41535500 	cmpmi	r3, r0, lsl #10
     6b8:	5f325452 	svcpl	0x00325452
     6bc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6c0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6c4:	44007265 	strmi	r7, [r0], #-613
     6c8:	5f31414d 	svcpl	0x0031414d
     6cc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     6d0:	346c656e 	strbtcc	r6, [ip], #-1390
     6d4:	5152495f 	cmppl	r2, pc, asr r9
     6d8:	646e6148 	strbtvs	r6, [lr], #-328
     6dc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6e0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     6e4:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^
     6e8:	61485152 	cmpvs	r8, r2, asr r1
     6ec:	656c646e 	strbvs	r6, [ip, #-1134]!
     6f0:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     6f4:	5f304954 	svcpl	0x00304954
     6f8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6fc:	6c646e61 	stclvs	14, cr6, [r4], #-388
     700:	45007265 	strmi	r7, [r0, #-613]
     704:	31495458 	cmpcc	r9, r8, asr r4
     708:	30315f35 	eorscc	r5, r1, r5, lsr pc
     70c:	5152495f 	cmppl	r2, pc, asr r9
     710:	646e6148 	strbtvs	r6, [lr], #-328
     714:	0072656c 	rsbseq	r6, r2, ip, ror #10
     718:	31414d44 	cmpcc	r1, r4, asr #26
     71c:	6168435f 	cmnvs	r8, pc, asr r3
     720:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     724:	52495f31 	subpl	r5, r9, #196	; 0xc4
     728:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     72c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     730:	414d4400 	cmpmi	sp, r0, lsl #8
     734:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     738:	656e6e61 	strbvs	r6, [lr, #-3681]!
     73c:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^
     740:	61485152 	cmpvs	r8, r2, asr r1
     744:	656c646e 	strbvs	r6, [ip, #-1134]!
     748:	41430072 	cmpmi	r3, r2, ror r0
     74c:	43535f4e 	cmpmi	r3, #312	; 0x138
     750:	52495f45 	subpl	r5, r9, #276	; 0x114
     754:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     758:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     75c:	414d4400 	cmpmi	sp, r0, lsl #8
     760:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     764:	656e6e61 	strbvs	r6, [lr, #-3681]!
     768:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^
     76c:	61485152 	cmpvs	r8, r2, asr r1
     770:	656c646e 	strbvs	r6, [ip, #-1134]!
     774:	654d0072 	strbvs	r0, [sp, #-114]
     778:	6e614d6d 	cdpvs	13, 6, cr4, cr1, cr13, {3}
     77c:	45656761 	strbmi	r6, [r5, #-1889]!
     780:	70656378 	rsbvc	r6, r5, r8, ror r3
     784:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     788:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     78c:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     790:	564e006e 	strbpl	r0, [lr], -lr, rrx
     794:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     798:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     79c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     7a0:	646d436c 	strbtvs	r4, [sp], #-876
     7a4:	50504100 	subspl	r4, r0, r0, lsl #2
     7a8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     7ac:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
     7b0:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     7b4:	00632e74 	rsbeq	r2, r3, r4, ror lr
     7b8:	41534944 	cmpmi	r3, r4, asr #18
     7bc:	00454c42 	subeq	r4, r5, r2, asr #24
     7c0:	4f495047 	svcmi	0x00495047
     7c4:	646f4d5f 	strbtvs	r4, [pc], #3423	; 7cc <__Stack_Size+0x3cc>
     7c8:	46415f65 	strbmi	r5, [r1], -r5, ror #30
     7cc:	0050505f 	subseq	r5, r0, pc, asr r0
     7d0:	43435553 	movtmi	r5, #13651	; 0x3553
     7d4:	00535345 	subseq	r5, r3, r5, asr #6
     7d8:	42414e45 	submi	r4, r1, #1104	; 0x450
     7dc:	4800454c 	stmdami	r0, {r2, r3, r6, r8, sl, lr}
     7e0:	74534553 	ldrbvc	r4, [r3], #-1363
     7e4:	55747261 	ldrbpl	r7, [r4, #-609]!
     7e8:	61745370 	cmnvs	r4, r0, ror r3
     7ec:	00737574 	rsbseq	r7, r3, r4, ror r5
     7f0:	6f727245 	svcvs	0x00727245
     7f4:	61745372 	cmnvs	r4, r2, ror r3
     7f8:	00737574 	rsbseq	r7, r3, r4, ror r5
     7fc:	4349564e 	movtmi	r5, #38478	; 0x964e
     800:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     804:	75676966 	strbvc	r6, [r7, #-2406]!
     808:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     80c:	42006e6f 	andmi	r6, r0, #1776	; 0x6f0
     810:	00525253 	subseq	r5, r2, r3, asr r2
     814:	5f434352 	svcpl	0x00434352
     818:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     81c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     820:	6f697461 	svcvs	0x00697461
     824:	5245006e 	subpl	r0, r5, #110	; 0x6e
     828:	00524f52 	subseq	r4, r2, r2, asr pc
     82c:	4f495047 	svcmi	0x00495047
     830:	6570535f 	ldrbvs	r5, [r0, #-863]!
     834:	315f6465 	cmpcc	pc, r5, ror #8
     838:	7a484d30 	bvc	1213d00 <__Stack_Size+0x1213900>
     83c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     840:	6f4d5f4f 	svcvs	0x004d5f4f
     844:	4f5f6564 	svcmi	0x005f6564
     848:	4f5f7475 	svcmi	0x005f7475
     84c:	50470044 	subpl	r0, r7, r4, asr #32
     850:	535f4f49 	cmppl	pc, #292	; 0x124
     854:	64656570 	strbtvs	r6, [r5], #-1392
     858:	484d325f 	stmdami	sp, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^
     85c:	5047007a 	subpl	r0, r7, sl, ror r0
     860:	435f4f49 	cmpmi	pc, #292	; 0x124
     864:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     868:	61727567 	cmnvs	r2, r7, ror #10
     86c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     870:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     874:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     878:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     87c:	65446570 	strbvs	r6, [r4, #-1392]
     880:	564e0066 	strbpl	r0, [lr], -r6, rrx
     884:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     888:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     88c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     890:	6572506c 	ldrbvs	r5, [r2, #-108]!
     894:	74706d65 	ldrbtvc	r6, [r0], #-3429
     898:	506e6f69 	rsbpl	r6, lr, r9, ror #30
     89c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     8a0:	00797469 	rsbseq	r7, r9, r9, ror #8
     8a4:	4f495047 	svcmi	0x00495047
     8a8:	6570535f 	ldrbvs	r5, [r0, #-863]!
     8ac:	49006465 	stmdbmi	r0, {r0, r2, r5, r6, sl, sp, lr}
     8b0:	5f74696e 	svcpl	0x0074696e
     8b4:	656d6954 	strbvs	r6, [sp, #-2388]!
     8b8:	4e003272 	mcrmi	2, 0, r3, cr0, cr2, {3}
     8bc:	5f434956 	svcpl	0x00434956
     8c0:	74696e49 	strbtvc	r6, [r9], #-3657
     8c4:	75727453 	ldrbvc	r7, [r2, #-1107]!
     8c8:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     8cc:	564e0065 	strbpl	r0, [lr], -r5, rrx
     8d0:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     8d4:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     8d8:	656e6e61 	strbvs	r6, [lr, #-3681]!
     8dc:	564e006c 	strbpl	r0, [lr], -ip, rrx
     8e0:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     8e4:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     8e8:	656e6e61 	strbvs	r6, [lr, #-3681]!
     8ec:	6275536c 	rsbsvs	r5, r5, #-1342177279	; 0xb0000001
     8f0:	6f697250 	svcvs	0x00697250
     8f4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     8f8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     8fc:	6f4d5f4f 	svcvs	0x004d5f4f
     900:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^
     904:	47005550 	smlsdmi	r0, r0, r5, r5
     908:	5f4f4950 	svcpl	0x004f4950
     90c:	65646f4d 	strbvs	r6, [r4, #-3917]!
     910:	4e49415f 	mcrmi	1, 2, r4, cr9, cr15, {2}
     914:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     918:	6f4d5f4f 	svcvs	0x004d5f4f
     91c:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^
     920:	47004450 	smlsdmi	r0, r0, r4, r4
     924:	5f4f4950 	svcpl	0x004f4950
     928:	65646f4d 	strbvs	r6, [r4, #-3917]!
     92c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     930:	6570534f 	ldrbvs	r5, [r0, #-847]!
     934:	545f6465 	ldrbpl	r6, [pc], #1125	; 93c <__Stack_Size+0x53c>
     938:	44657079 	strbtmi	r7, [r5], #-121
     93c:	46006665 	strmi	r6, [r0], -r5, ror #12
     940:	74636e75 	strbtvc	r6, [r3], #-3701
     944:	616e6f69 	cmnvs	lr, r9, ror #30
     948:	6174536c 	cmnvs	r4, ip, ror #6
     94c:	4e006574 	cfrshl64mi	mvdx0, mvdx4, r6
     950:	5f434956 	svcpl	0x00434956
     954:	74696e49 	strbtvc	r6, [r9], #-3657
     958:	65707954 	ldrbvs	r7, [r0, #-2388]!
     95c:	00666544 	rsbeq	r6, r6, r4, asr #10
     960:	4f495047 	svcmi	0x00495047
     964:	646f4d5f 	strbtvs	r4, [pc], #3423	; 96c <__Stack_Size+0x56c>
     968:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffffa0b <SCS_BASE+0x1fff1a0b>
     96c:	50505f74 	subspl	r5, r0, r4, ror pc
     970:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     974:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     978:	74537469 	ldrbvc	r7, [r3], #-1129
     97c:	74637572 	strbtvc	r7, [r3], #-1394
     980:	00657275 	rsbeq	r7, r5, r5, ror r2
     984:	4f495047 	svcmi	0x00495047
     988:	6570535f 	ldrbvs	r5, [r0, #-863]!
     98c:	355f6465 	ldrbcc	r6, [pc, #-1125]	; 52f <__Stack_Size+0x12f>
     990:	7a484d30 	bvc	1213e58 <__Stack_Size+0x1213a58>
     994:	73795300 	cmnvc	r9, #0	; 0x0
     998:	6b636954 	blvs	18daef0 <__Stack_Size+0x18daaf0>
     99c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     9a0:	75676966 	strbvc	r6, [r7, #-2406]!
     9a4:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     9a8:	47006e6f 	strmi	r6, [r0, -pc, ror #28]
     9ac:	4d4f4950 	stclmi	9, cr4, [pc, #-320]
     9b0:	5f65646f 	svcpl	0x0065646f
     9b4:	65707954 	ldrbvs	r7, [r0, #-2388]!
     9b8:	00666544 	rsbeq	r6, r6, r4, asr #10
     9bc:	4f495047 	svcmi	0x00495047
     9c0:	646f4d5f 	strbtvs	r4, [pc], #3423	; 9c8 <__Stack_Size+0x5c8>
     9c4:	4e495f65 	cdpmi	15, 4, cr5, cr9, cr5, {3}
     9c8:	4f4c465f 	svcmi	0x004c465f
     9cc:	4e495441 	cdpmi	4, 4, cr5, cr9, cr1, {2}
     9d0:	434c0047 	movtmi	r0, #49223	; 0xc047
     9d4:	4700524b 	strmi	r5, [r0, -fp, asr #4]
     9d8:	5f4f4950 	svcpl	0x004f4950
     9dc:	65646f4d 	strbvs	r6, [r4, #-3917]!
     9e0:	5f46415f 	svcpl	0x0046415f
     9e4:	6700444f 	strvs	r4, [r0, -pc, asr #8]
     9e8:	736d3177 	cmnvc	sp, #-1073741795	; 0xc000001d
     9ec:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     9f0:	00726574 	rsbseq	r6, r2, r4, ror r5
     9f4:	72417854 	subvc	r7, r1, #5505024	; 0x540000
     9f8:	00796172 	rsbseq	r6, r9, r2, ror r1
     9fc:	6e655377 	mcrvs	3, 3, r5, cr5, cr7, {3}
     a00:	74614474 	strbtvc	r4, [r1], #-1140
     a04:	446d0061 	strbtmi	r0, [sp], #-97
     a08:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     a0c:	41535500 	cmpmi	r3, r0, lsl #10
     a10:	505f5452 	subspl	r5, pc, r2, asr r4
     a14:	74697261 	strbtvc	r7, [r9], #-609
     a18:	53550079 	cmppl	r5, #121	; 0x79
     a1c:	5f545241 	svcpl	0x00545241
     a20:	74696e49 	strbtvc	r6, [r9], #-3657
     a24:	65707954 	ldrbvs	r7, [r0, #-2388]!
     a28:	00666544 	rsbeq	r6, r6, r4, asr #10
     a2c:	53447854 	movtpl	r7, #18516	; 0x4854
     a30:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     a34:	78540067 	ldmdavc	r4, {r0, r1, r2, r5, r6}^
     a38:	64726f57 	ldrbtvs	r6, [r2], #-3927
     a3c:	61727241 	cmnvs	r2, r1, asr #4
     a40:	43500079 	cmpmi	r0, #121	; 0x79
     a44:	7461645f 	strbtvc	r6, [r1], #-1119
     a48:	64725f61 	ldrbtvs	r5, [r2], #-3937
     a4c:	53550079 	cmppl	r5, #121	; 0x79
     a50:	5f545241 	svcpl	0x00545241
     a54:	74696e49 	strbtvc	r6, [r9], #-3657
     a58:	75727453 	ldrbvc	r7, [r2, #-1107]!
     a5c:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     a60:	54470065 	strbpl	r0, [r7], #-101
     a64:	54005250 	strpl	r5, [r0], #-592
     a68:	6f574478 	svcvs	0x00574478
     a6c:	36316472 	undefined
     a70:	41535500 	cmpmi	r3, r0, lsl #10
     a74:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^
     a78:	77647261 	strbvc	r7, [r4, -r1, ror #4]!
     a7c:	46657261 	strbtmi	r7, [r5], -r1, ror #4
     a80:	43776f6c 	cmnmi	r7, #432	; 0x1b0
     a84:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     a88:	55006c6f 	strpl	r6, [r0, #-3183]
     a8c:	54524153 	ldrbpl	r4, [r2], #-339
     a90:	726f575f 	rsbvc	r5, pc, #24903680	; 0x17c0000
     a94:	6e654c64 	cdpvs	12, 6, cr4, cr5, cr4, {3}
     a98:	00687467 	rsbeq	r7, r8, r7, ror #8
     a9c:	6c654475 	cfstrdvs	mvd4, [r5], #-468
     aa0:	55007961 	strpl	r7, [r0, #-2401]
     aa4:	54524153 	ldrbpl	r4, [r2], #-339
     aa8:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     aac:	75676966 	strbvc	r6, [r7, #-2406]!
     ab0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     ab4:	62006e6f 	andvs	r6, r0, #1776	; 0x6f0
     ab8:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
     abc:	00657461 	rsbeq	r7, r5, r1, ror #8
     ac0:	54524f50 	ldrbpl	r4, [r2], #-3920
     ac4:	505f5f00 	subspl	r5, pc, r0, lsl #30
     ac8:	6f635f43 	svcvs	0x00635f43
     acc:	58525f6d 	ldmdapl	r2, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     ad0:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     ad4:	78546200 	ldmdavc	r4, {r9, sp, lr}^
     ad8:	74614464 	strbtvc	r4, [r1], #-1124
     adc:	44620061 	strbtmi	r0, [r2], #-97
     ae0:	00617461 	rsbeq	r7, r1, r1, ror #8
     ae4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     ae8:	61425f54 	cmpvs	r2, r4, asr pc
     aec:	61526475 	cmpvs	r2, r5, ror r4
     af0:	55006574 	strpl	r6, [r0, #-1396]
     af4:	54524153 	ldrbpl	r4, [r2], #-339
     af8:	6f74535f 	svcvs	0x0074535f
     afc:	74694270 	strbtvc	r4, [r9], #-624
     b00:	50410073 	subpl	r0, r1, r3, ror r0
     b04:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     b08:	43502f63 	cmpmi	r0, #396	; 0x18c
     b0c:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     b10:	5400632e 	strpl	r6, [r0], #-814
     b14:	79424478 	stmdbvc	r2, {r3, r4, r5, r6, sl, lr}^
     b18:	505f6574 	subspl	r6, pc, r4, ror r5
     b1c:	53550043 	cmppl	r5, #67	; 0x43
     b20:	5f545241 	svcpl	0x00545241
     b24:	65646f4d 	strbvs	r6, [r4, #-3917]!
     b28:	5f435000 	svcpl	0x00435000
     b2c:	625f5852 	subsvs	r5, pc, #5373952	; 0x520000
     b30:	5f666675 	svcpl	0x00666675
     b34:	65646e69 	strbvs	r6, [r4, #-3689]!
     b38:	43500078 	cmpmi	r0, #120	; 0x78
     b3c:	5f58525f 	svcpl	0x0058525f
     b40:	5f6d6f63 	svcpl	0x006d6f63
     b44:	00667562 	rsbeq	r7, r6, r2, ror #10
     b48:	6d69546e 	cfstrdvs	mvd5, [r9, #-440]!
     b4c:	58440065 	stmdapl	r4, {r0, r2, r5, r6}^
     b50:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     b54:	746e695f 	strbtvc	r6, [lr], #-2399
     b58:	75727265 	ldrbvc	r7, [r2, #-613]!
     b5c:	44007470 	strmi	r7, [r0], #-1136
     b60:	725f4c58 	subsvc	r4, pc, #22528	; 0x5800
     b64:	5f646165 	svcpl	0x00646165
     b68:	65747962 	ldrbvs	r7, [r4, #-2402]!
     b6c:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     b70:	5f58545f 	svcpl	0x0058545f
     b74:	66667562 	strbtvs	r7, [r6], -r2, ror #10
     b78:	646e695f 	strbtvs	r6, [lr], #-2399
     b7c:	44007865 	strmi	r7, [r0], #-2149
     b80:	545f4c58 	ldrbpl	r4, [pc], #3160	; b88 <__Stack_Size+0x788>
     b84:	68630058 	stmdavs	r3!, {r3, r4, r6}^
     b88:	736b6365 	cmnvc	fp, #-1811939327	; 0x94000001
     b8c:	44006d75 	strmi	r6, [r0], #-3445
     b90:	695f4c58 	ldmdbvs	pc, {r3, r4, r6, sl, fp, lr}^
     b94:	0074696e 	rsbseq	r6, r4, lr, ror #18
     b98:	64756162 	ldrbtvs	r6, [r5], #-354
     b9c:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     ba0:	5f58525f 	svcpl	0x0058525f
     ba4:	66667562 	strbtvs	r7, [r6], -r2, ror #10
     ba8:	646e695f 	strbtvs	r6, [lr], #-2399
     bac:	44007865 	strmi	r7, [r0], #-2149
     bb0:	735f4c58 	cmpvc	pc, #22528	; 0x5800
     bb4:	5f646e65 	svcpl	0x00646e65
     bb8:	64726f77 	ldrbtvs	r6, [r2], #-3959
     bbc:	41535500 	cmpmi	r3, r0, lsl #10
     bc0:	6f435452 	svcvs	0x00435452
     bc4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     bc8:	74617275 	strbtvc	r7, [r1], #-629
     bcc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     bd0:	5f4c5844 	svcpl	0x004c5844
     bd4:	635f5854 	cmpvs	pc, #5505024	; 0x540000
     bd8:	625f6d6f 	subsvs	r6, pc, #7104	; 0x1bc0
     bdc:	64006675 	strvs	r6, [r0], #-1653
     be0:	64497665 	strbvs	r7, [r9], #-1637
     be4:	50504100 	subspl	r4, r0, r0, lsl #2
     be8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     bec:	4c58442f 	cfldrdmi	mvd4, [r8], {47}
     bf0:	6900632e 	stmdbvs	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
     bf4:	5f74696e 	svcpl	0x0074696e
     bf8:	6f746f6d 	svcvs	0x00746f6d
     bfc:	74007372 	strvc	r7, [r0], #-882
     c00:	00706d65 	rsbseq	r6, r0, r5, ror #26
     c04:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     c08:	6361625f 	cmnvs	r1, #-268435451	; 0xf0000005
     c0c:	7261776b 	rsbvc	r7, r1, #28049408	; 0x1ac0000
     c10:	6f6d0064 	svcvs	0x006d0064
     c14:	6c5f6576 	cfldr64vs	mvdx6, [pc], {118}
     c18:	00746665 	rsbseq	r6, r4, r5, ror #12
     c1c:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     c20:	6769725f 	undefined
     c24:	6d007468 	cfstrsvs	mvf7, [r0, #-416]
     c28:	5f65766f 	svcpl	0x0065766f
     c2c:	77726f66 	ldrbvc	r6, [r2, -r6, ror #30]!
     c30:	00647261 	rsbeq	r7, r4, r1, ror #4
     c34:	5f646c6f 	svcpl	0x00646c6f
     c38:	65657073 	strbvs	r7, [r5, #-115]!
     c3c:	65730064 	ldrbvs	r0, [r3, #-100]!
     c40:	52495f74 	subpl	r5, r9, #464	; 0x1d0
     c44:	736f705f 	cmnvc	pc, #95	; 0x5f
     c48:	6f697469 	svcvs	0x00697469
     c4c:	5041006e 	subpl	r0, r1, lr, rrx
     c50:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     c54:	6f4d2f63 	svcvs	0x004d2f63
     c58:	43726f74 	cmnmi	r2, #464	; 0x1d0
     c5c:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     c60:	632e6c6f 	teqvs	lr, #28416	; 0x6f00
     c64:	50504100 	subspl	r4, r0, r0, lsl #2
     c68:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     c6c:	4344412f 	movtmi	r4, #16687	; 0x412f
     c70:	4100632e 	tstmi	r0, lr, lsr #6
     c74:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     c78:	69746e6f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     c7c:	756f756e 	strbvc	r7, [pc, #-1390]!	; 716 <__Stack_Size+0x316>
     c80:	6e6f4373 	mcrvs	3, 3, r4, cr15, cr3, {3}
     c84:	646f4d76 	strbtvs	r4, [pc], #3446	; c8c <__Stack_Size+0x88c>
     c88:	44410065 	strbmi	r0, [r1], #-101
     c8c:	6d756e43 	ldclvs	14, cr6, [r5, #-268]!
     c90:	43444100 	movtmi	r4, #16640	; 0x4100
     c94:	6163535f 	cmnvs	r3, pc, asr r3
     c98:	6e6f436e 	cdpvs	3, 6, cr4, cr15, cr14, {3}
     c9c:	646f4d76 	strbtvs	r4, [pc], #3446	; ca4 <__Stack_Size+0x8a4>
     ca0:	44410065 	strbmi	r0, [r1], #-101
     ca4:	6f4d5f43 	svcvs	0x004d5f43
     ca8:	4a006564 	bmi	1a240 <__Stack_Size+0x19e40>
     cac:	00525153 	subseq	r5, r2, r3, asr r1
     cb0:	5f434441 	svcpl	0x00434441
     cb4:	74696e49 	strbtvc	r6, [r9], #-3657
     cb8:	75727453 	ldrbvc	r7, [r2, #-1107]!
     cbc:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     cc0:	444a0065 	strbmi	r0, [sl], #-101
     cc4:	4a003152 	bmi	d214 <__Stack_Size+0xce14>
     cc8:	00325244 	eorseq	r5, r2, r4, asr #4
     ccc:	3352444a 	cmpcc	r2, #1241513984	; 0x4a000000
     cd0:	52444a00 	subpl	r4, r4, #0	; 0x0
     cd4:	73690034 	cmnvc	r9, #52	; 0x34
     cd8:	6f72655a 	svcvs	0x0072655a
     cdc:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
     ce0:	4a003152 	bmi	d230 <__Stack_Size+0xce30>
     ce4:	3252464f 	subscc	r4, r2, #82837504	; 0x4f00000
     ce8:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
     cec:	4a003352 	bmi	da3c <__Stack_Size+0xd63c>
     cf0:	3452464f 	ldrbcc	r4, [r2], #-1615
     cf4:	6d617300 	stclvs	3, cr7, [r1]
     cf8:	41656c70 	smcmi	22208
     cfc:	41004344 	tstmi	r0, r4, asr #6
     d00:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     d04:	5474696e 	ldrbtpl	r6, [r4], #-2414
     d08:	44657079 	strbtmi	r7, [r5], #-121
     d0c:	53006665 	movwpl	r6, #1637	; 0x665
     d10:	00315251 	eorseq	r5, r1, r1, asr r2
     d14:	32525153 	subscc	r5, r2, #-1073741804	; 0xc0000014
     d18:	52515300 	subspl	r5, r1, #0	; 0x0
     d1c:	44410033 	strbmi	r0, [r1], #-51
     d20:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     d24:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     d28:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
     d2c:	6f436769 	svcvs	0x00436769
     d30:	5300766e 	movwpl	r7, #1646	; 0x66e
     d34:	3152504d 	cmpcc	r2, sp, asr #32
     d38:	504d5300 	subpl	r5, sp, r0, lsl #6
     d3c:	41003252 	tstmi	r0, r2, asr r2
     d40:	4e5f4344 	cdpmi	3, 5, cr4, cr15, cr4, {2}
     d44:	664f7262 	strbvs	r7, [pc], -r2, ror #4
     d48:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     d4c:	006c656e 	rsbeq	r6, ip, lr, ror #10
     d50:	74696e69 	strbtvc	r6, [r9], #-3689
     d54:	4344415f 	movtmi	r4, #16735	; 0x415f
     d58:	43444100 	movtmi	r4, #16640	; 0x4100
     d5c:	7461445f 	strbtvc	r4, [r1], #-1119
     d60:	696c4161 	stmdbvs	ip!, {r0, r5, r6, r8, lr}^
     d64:	41006e67 	tstmi	r0, r7, ror #28
     d68:	00784344 	rsbseq	r4, r8, r4, asr #6
     d6c:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
     d70:	00316765 	eorseq	r6, r1, r5, ror #14
     d74:	5f434441 	svcpl	0x00434441
     d78:	6c616e41 	stclvs	14, cr6, [r1], #-260
     d7c:	6157676f 	cmpvs	r7, pc, ror #14
     d80:	64686374 	strbtvs	r6, [r8], #-884
     d84:	6d43676f 	stclvs	7, cr6, [r3, #-444]
     d88:	44410064 	strbmi	r0, [r1], #-100
     d8c:	54495f43 	strbpl	r5, [r9], #-3907
     d90:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     d94:	41006769 	tstmi	r0, r9, ror #14
     d98:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     d9c:	6f537465 	svcvs	0x00537465
     da0:	61777466 	cmnvs	r7, r6, ror #8
     da4:	74536572 	ldrbvc	r6, [r3], #-1394
     da8:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
     dac:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     db0:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     db4:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     db8:	7453646d 	ldrbvc	r6, [r3], #-1133
     dbc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     dc0:	43444100 	movtmi	r4, #16640	; 0x4100
     dc4:	656c435f 	strbvs	r4, [ip, #-863]!
     dc8:	6c467261 	sfmvs	f7, 2, [r6], {97}
     dcc:	41006761 	tstmi	r0, r1, ror #14
     dd0:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     dd4:	54497465 	strbpl	r7, [r9], #-1125
     dd8:	74617453 	strbtvc	r7, [r1], #-1107
     ddc:	73007375 	movwvc	r7, #885	; 0x375
     de0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     de4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     de8:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     dec:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     df0:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
     df4:	31663233 	cmncc	r6, r3, lsr r2
     df8:	615f7830 	cmpvs	pc, r0, lsr r8
     dfc:	632e6364 	teqvs	lr, #-1879048191	; 0x90000001
     e00:	6d754e00 	ldclvs	14, cr4, [r5]
     e04:	00726562 	rsbseq	r6, r2, r2, ror #10
     e08:	5f434441 	svcpl	0x00434441
     e0c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     e10:	5f434441 	svcpl	0x00434441
     e14:	74696e49 	strbtvc	r6, [r9], #-3657
     e18:	75727453 	ldrbvc	r7, [r2, #-1107]!
     e1c:	41007463 	tstmi	r0, r3, ror #8
     e20:	415f4344 	cmpmi	pc, r4, asr #6
     e24:	6f6c616e 	svcvs	0x006c616e
     e28:	74615767 	strbtvc	r5, [r1], #-1895
     e2c:	6f646863 	svcvs	0x00646863
     e30:	72685467 	rsbvc	r5, r8, #1728053248	; 0x67000000
     e34:	6f687365 	svcvs	0x00687365
     e38:	4373646c 	cmnmi	r3, #1811939328	; 0x6c000000
     e3c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e40:	44410067 	strbmi	r0, [r1], #-103
     e44:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     e48:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     e4c:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
     e50:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
     e54:	00746942 	rsbseq	r6, r4, r2, asr #18
     e58:	5f434441 	svcpl	0x00434441
     e5c:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
     e60:	74657365 	strbtvc	r7, [r5], #-869
     e64:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     e68:	74617262 	strbtvc	r7, [r1], #-610
     e6c:	536e6f69 	cmnpl	lr, #420	; 0x1a4
     e70:	75746174 	ldrbvc	r6, [r4, #-372]!
     e74:	44410073 	strbmi	r0, [r1], #-115
     e78:	4c465f43 	mcrrmi	15, 4, r5, r6, cr3
     e7c:	4e004741 	cdpmi	7, 0, cr4, cr0, cr1, {2}
     e80:	74537765 	ldrbvc	r7, [r3], #-1893
     e84:	00657461 	rsbeq	r7, r5, r1, ror #8
     e88:	5f434441 	svcpl	0x00434441
     e8c:	6c616e41 	stclvs	14, cr6, [r1], #-260
     e90:	6157676f 	cmpvs	r7, pc, ror #14
     e94:	64686374 	strbtvs	r6, [r8], #-884
     e98:	6953676f 	ldmdbvs	r3, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     e9c:	656c676e 	strbvs	r6, [ip, #-1902]!
     ea0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     ea4:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     ea8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     eac:	44410067 	strbmi	r0, [r1], #-103
     eb0:	65525f43 	ldrbvs	r5, [r2, #-3907]
     eb4:	616c7567 	cmnvs	ip, r7, ror #10
     eb8:	61684372 	smcvs	33842
     ebc:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     ec0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     ec4:	65006769 	strvs	r6, [r0, #-1897]
     ec8:	6c62616e 	stfvse	f6, [r2], #-440
     ecc:	61747365 	cmnvs	r4, r5, ror #6
     ed0:	00737574 	rsbseq	r7, r3, r4, ror r5
     ed4:	68676948 	stmdavs	r7!, {r3, r6, r8, fp, sp, lr}^
     ed8:	65726854 	ldrbvs	r6, [r2, #-2132]!
     edc:	6c6f6873 	stclvs	8, cr6, [pc], #-460
     ee0:	44410064 	strbmi	r0, [r1], #-100
     ee4:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     ee8:	6f4d6373 	svcvs	0x004d6373
     eec:	68436564 	stmdavs	r3, {r2, r5, r6, r8, sl, sp, lr}^
     ef0:	656e6e61 	strbvs	r6, [lr, #-3681]!
     ef4:	756f436c 	strbvc	r4, [pc, #-876]!	; b90 <__Stack_Size+0x790>
     ef8:	6f43746e 	svcvs	0x0043746e
     efc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     f00:	43444100 	movtmi	r4, #16640	; 0x4100
     f04:	7465475f 	strbtvc	r4, [r5], #-1887
     f08:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     f0c:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     f10:	61566e6f 	cmpvs	r6, pc, ror #28
     f14:	0065756c 	rsbeq	r7, r5, ip, ror #10
     f18:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
     f1c:	52006765 	andpl	r6, r0, #26476544	; 0x1940000
     f20:	006b6e61 	rsbeq	r6, fp, r1, ror #28
     f24:	5f434441 	svcpl	0x00434441
     f28:	6f747541 	svcvs	0x00747541
     f2c:	656a6e49 	strbvs	r6, [sl, #-3657]!
     f30:	64657463 	strbtvs	r7, [r5], #-1123
     f34:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     f38:	00646d43 	rsbeq	r6, r4, r3, asr #26
     f3c:	5f434441 	svcpl	0x00434441
     f40:	65747845 	ldrbvs	r7, [r4, #-2117]!
     f44:	6c616e72 	stclvs	14, cr6, [r1], #-456
     f48:	67697254 	undefined
     f4c:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     f50:	00646d43 	rsbeq	r6, r4, r3, asr #26
     f54:	5f434441 	svcpl	0x00434441
     f58:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     f5c:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     f60:	53657261 	cmnpl	r5, #268435462	; 0x10000006
     f64:	74726174 	ldrbtvc	r6, [r2], #-372
     f68:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     f6c:	74617453 	strbtvc	r7, [r1], #-1107
     f70:	41007375 	tstmi	r0, r5, ror r3
     f74:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     f78:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
     f7c:	7463656a 	strbtvc	r6, [r3], #-1386
     f80:	664f6465 	strbvs	r6, [pc], -r5, ror #8
     f84:	74657366 	strbtvc	r7, [r5], #-870
     f88:	43444100 	movtmi	r4, #16640	; 0x4100
     f8c:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
     f90:	0074696e 	rsbseq	r6, r4, lr, ror #18
     f94:	5f434441 	svcpl	0x00434441
     f98:	65747845 	ldrbvs	r7, [r4, #-2117]!
     f9c:	6c616e72 	stclvs	14, cr6, [r1], #-456
     fa0:	67697254 	undefined
     fa4:	656a6e49 	strbvs	r6, [sl, #-3657]!
     fa8:	64657463 	strbtvs	r7, [r5], #-1123
     fac:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     fb0:	00646d43 	rsbeq	r6, r4, r3, asr #26
     fb4:	5f434441 	svcpl	0x00434441
     fb8:	656a6e49 	strbvs	r6, [sl, #-3657]!
     fbc:	64657463 	strbtvs	r7, [r5], #-1123
     fc0:	63736944 	cmnvs	r3, #1114112	; 0x110000
     fc4:	65646f4d 	strbvs	r6, [r4, #-3917]!
     fc8:	00646d43 	rsbeq	r6, r4, r3, asr #26
     fcc:	5f434441 	svcpl	0x00434441
     fd0:	65747845 	ldrbvs	r7, [r4, #-2117]!
     fd4:	6c616e72 	stclvs	14, cr6, [r1], #-456
     fd8:	67697254 	undefined
     fdc:	656a6e49 	strbvs	r6, [sl, #-3657]!
     fe0:	64657463 	strbtvs	r7, [r5], #-1123
     fe4:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     fe8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     fec:	4c006769 	stcmi	7, cr6, [r0], {105}
     ff0:	6854776f 	ldmdavs	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
     ff4:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     ff8:	00646c6f 	rsbeq	r6, r4, pc, ror #24
     ffc:	5f434441 	svcpl	0x00434441
    1000:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1004:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    1008:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
    100c:	65766e6f 	ldrbvs	r6, [r6, #-3695]!
    1010:	6f697372 	svcvs	0x00697372
    1014:	6c61566e 	stclvs	6, cr5, [r1], #-440
    1018:	41006575 	tstmi	r0, r5, ror r5
    101c:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
    1020:	6e6e6168 	powvsez	f6, f6, #0.0
    1024:	41006c65 	tstmi	r0, r5, ror #24
    1028:	535f4344 	cmppl	pc, #268435457	; 0x10000001
    102c:	74726174 	ldrbtvc	r6, [r2], #-372
    1030:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    1034:	74617262 	strbtvc	r7, [r1], #-610
    1038:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    103c:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
    1040:	00326765 	eorseq	r6, r2, r5, ror #14
    1044:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
    1048:	00336765 	eorseq	r6, r3, r5, ror #14
    104c:	5f434441 	svcpl	0x00434441
    1050:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1054:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    1058:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    105c:	74536e6f 	ldrbvc	r6, [r3], #-3695
    1060:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1064:	74696200 	strbtvc	r6, [r9], #-512
    1068:	74617473 	strbtvc	r7, [r1], #-1139
    106c:	41007375 	tstmi	r0, r5, ror r3
    1070:	535f4344 	cmppl	pc, #268435457	; 0x10000001
    1074:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
    1078:	53657261 	cmnpl	r5, #268435462	; 0x10000006
    107c:	74726174 	ldrbtvc	r6, [r2], #-372
    1080:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    1084:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1088:	5f434441 	svcpl	0x00434441
    108c:	656a6e49 	strbvs	r6, [sl, #-3657]!
    1090:	64657463 	strbtvs	r7, [r5], #-1123
    1094:	75716553 	ldrbvc	r6, [r1, #-1363]!
    1098:	65636e65 	strbvs	r6, [r3, #-3685]!
    109c:	6e654c72 	mcrvs	12, 3, r4, cr5, cr2, {3}
    10a0:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    10a4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    10a8:	44410067 	strbmi	r0, [r1], #-103
    10ac:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
    10b0:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
    10b4:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
    10b8:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
    10bc:	43444100 	movtmi	r4, #16640	; 0x4100
    10c0:	6a6e495f 	bvs	1b93644 <__Stack_Size+0x1b93244>
    10c4:	65746365 	ldrbvs	r6, [r4, #-869]!
    10c8:	61684364 	cmnvs	r8, r4, ror #6
    10cc:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    10d0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    10d4:	41006769 	tstmi	r0, r9, ror #14
    10d8:	535f4344 	cmppl	pc, #268435457	; 0x10000001
    10dc:	6c706d61 	ldclvs	13, cr6, [r0], #-388
    10e0:	6d695465 	cfstrdvs	mvd5, [r9, #-404]!
    10e4:	44410065 	strbmi	r0, [r1], #-101
    10e8:	74535f43 	ldrbvc	r5, [r3], #-3907
    10ec:	74637572 	strbtvc	r7, [r3], #-1394
    10f0:	74696e49 	strbtvc	r6, [r9], #-3657
    10f4:	43444100 	movtmi	r4, #16640	; 0x4100
    10f8:	666f535f 	undefined
    10fc:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
    1100:	61745365 	cmnvs	r4, r5, ror #6
    1104:	6e497472 	mcrvs	4, 2, r7, cr9, cr2, {3}
    1108:	7463656a 	strbtvc	r6, [r3], #-1386
    110c:	6f436465 	svcvs	0x00436465
    1110:	6d43766e 	stclvs	6, cr7, [r3, #-440]
    1114:	44410064 	strbmi	r0, [r1], #-100
    1118:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    111c:	7463656a 	strbtvc	r6, [r3], #-1386
    1120:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
    1124:	656e6e61 	strbvs	r6, [lr, #-3681]!
    1128:	4441006c 	strbmi	r0, [r1], #-108
    112c:	65475f43 	strbvs	r5, [r7, #-3907]
    1130:	616c4674 	smcvs	50276
    1134:	61745367 	cmnvs	r4, r7, ror #6
    1138:	00737574 	rsbseq	r7, r3, r4, ror r5
    113c:	5f434441 	svcpl	0x00434441
    1140:	706d6554 	rsbvc	r6, sp, r4, asr r5
    1144:	736e6553 	cmnvc	lr, #348127232	; 0x14c00000
    1148:	7256726f 	subsvc	r7, r6, #-268435450	; 0xf0000006
    114c:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
    1150:	646d4374 	strbtvs	r4, [sp], #-884
    1154:	43444100 	movtmi	r4, #16640	; 0x4100
    1158:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
    115c:	646f4d63 	strbtvs	r4, [pc], #3427	; 1164 <__Stack_Size+0xd64>
    1160:	646d4365 	strbtvs	r4, [sp], #-869
    1164:	43444100 	movtmi	r4, #16640	; 0x4100
    1168:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
    116c:	61437465 	cmpvs	r3, r5, ror #8
    1170:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    1174:	6f697461 	svcvs	0x00697461
    1178:	4441006e 	strbmi	r0, [r1], #-110
    117c:	54495f43 	strbpl	r5, [r9], #-3907
    1180:	6d746900 	ldclvs	9, cr6, [r4]
    1184:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1188:	5f434441 	svcpl	0x00434441
    118c:	65707954 	ldrbvs	r7, [r0, #-2388]!
    1190:	00666544 	rsbeq	r6, r6, r4, asr #10
    1194:	5f434441 	svcpl	0x00434441
    1198:	74696e49 	strbtvc	r6, [r9], #-3657
    119c:	43444100 	movtmi	r4, #16640	; 0x4100
    11a0:	7478455f 	ldrbtvc	r4, [r8], #-1375
    11a4:	616e7265 	cmnvs	lr, r5, ror #4
    11a8:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
    11ac:	6a6e4967 	bvs	1b93750 <__Stack_Size+0x1b93350>
    11b0:	6f436365 	svcvs	0x00436365
    11b4:	4100766e 	tstmi	r0, lr, ror #12
    11b8:	445f4344 	ldrbmi	r4, [pc], #836	; 11c0 <__Stack_Size+0xdc0>
    11bc:	6d43414d 	stfvse	f4, [r3, #-308]
    11c0:	44410064 	strbmi	r0, [r1], #-100
    11c4:	65475f43 	strbvs	r5, [r7, #-3907]
    11c8:	61754474 	cmnvs	r5, r4, ror r4
    11cc:	646f4d6c 	strbtvs	r4, [pc], #3436	; 11d4 <__Stack_Size+0xdd4>
    11d0:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    11d4:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
    11d8:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    11dc:	65756c61 	ldrbvs	r6, [r5, #-3169]!
    11e0:	414c4600 	cmpmi	ip, r0, lsl #12
    11e4:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^
    11e8:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    11ec:	00676966 	rsbeq	r6, r7, r6, ror #18
    11f0:	495f424f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, lr}^
    11f4:	00474457 	subeq	r4, r7, r7, asr r4
    11f8:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    11fc:	7461445f 	strbtvc	r4, [r1], #-1119
    1200:	424f0061 	submi	r0, pc, #97	; 0x61
    1204:	4f54535f 	svcmi	0x0054535f
    1208:	4c460050 	mcrrmi	0, 5, r0, r6, cr0
    120c:	5f485341 	svcpl	0x00485341
    1210:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1214:	74704f65 	ldrbtvc	r4, [r0], #-3941
    1218:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    121c:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
    1220:	61657200 	cmnvs	r5, r0, lsl #4
    1224:	74756f64 	ldrbtvc	r6, [r5], #-3940
    1228:	74617473 	strbtvc	r7, [r1], #-1139
    122c:	46007375 	undefined
    1230:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1234:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
    1238:	575f524f 	ldrbpl	r5, [pc, -pc, asr #4]
    123c:	46005052 	undefined
    1240:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1244:	6172455f 	cmnvs	r2, pc, asr r5
    1248:	61506573 	cmpvs	r0, r3, ror r5
    124c:	46006567 	strmi	r6, [r0], -r7, ror #10
    1250:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1254:	74614c5f 	strbtvc	r4, [r1], #-3167
    1258:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    125c:	414c4600 	cmpmi	ip, r0, lsl #12
    1260:	475f4853 	undefined
    1264:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    1268:	74656665 	strbtvc	r6, [r5], #-1637
    126c:	75426863 	strbvc	r6, [r2, #-2147]
    1270:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1274:	74617453 	strbtvc	r7, [r1], #-1107
    1278:	64007375 	strvs	r7, [r0], #-885
    127c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    1280:	50525700 	subspl	r5, r2, r0, lsl #14
    1284:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1288:	5f485341 	svcpl	0x00485341
    128c:	6f6c6e55 	svcvs	0x006c6e55
    1290:	46006b63 	strmi	r6, [r0], -r3, ror #22
    1294:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1298:	6172455f 	cmnvs	r2, pc, asr r5
    129c:	6c416573 	cfstr64vs	mvdx6, [r1], {115}
    12a0:	6761506c 	strbvs	r5, [r1, -ip, rrx]!
    12a4:	57007365 	strpl	r7, [r0, -r5, ror #6]
    12a8:	00305052 	eorseq	r5, r0, r2, asr r0
    12ac:	31505257 	cmpcc	r0, r7, asr r2
    12b0:	50525700 	subspl	r5, r2, r0, lsl #14
    12b4:	52570032 	subspl	r0, r7, #50	; 0x32
    12b8:	46003350 	undefined
    12bc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    12c0:	6174535f 	cmnvs	r4, pc, asr r3
    12c4:	00737574 	rsbseq	r7, r3, r4, ror r5
    12c8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    12cc:	65475f48 	strbvs	r5, [r7, #-3912]
    12d0:	69725774 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
    12d4:	72506574 	subsvc	r6, r0, #486539264	; 0x1d000000
    12d8:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    12dc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    12e0:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    12e4:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    12e8:	4f006574 	svcmi	0x00006574
    12ec:	454b5450 	strbmi	r5, [fp, #-1104]
    12f0:	46005259 	undefined
    12f4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    12f8:	6573555f 	ldrbvs	r5, [r3, #-1375]!
    12fc:	74704f72 	ldrbtvc	r4, [r0], #-3954
    1300:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1304:	43657479 	cmnmi	r5, #2030043136	; 0x79000000
    1308:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    130c:	4c460067 	mcrrmi	0, 6, r0, r6, cr7
    1310:	5f485341 	svcpl	0x00485341
    1314:	64616552 	strbtvs	r6, [r1], #-1362
    1318:	5074754f 	rsbspl	r7, r4, pc, asr #10
    131c:	65746f72 	ldrbvs	r6, [r4, #-3954]!
    1320:	6f697463 	svcvs	0x00697463
    1324:	6c66006e 	stclvs	0, cr0, [r6], #-440
    1328:	73687361 	cmnvc	r8, #-2080374783	; 0x84000001
    132c:	75746174 	ldrbvc	r6, [r4, #-372]!
    1330:	61500073 	cmpvs	r0, r3, ror r0
    1334:	415f6567 	cmpmi	pc, r7, ror #10
    1338:	65726464 	ldrbvs	r6, [r2, #-1124]!
    133c:	46007373 	undefined
    1340:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1344:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
    1348:	505f524f 	subspl	r5, pc, pc, asr #4
    134c:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    1350:	5f485341 	svcpl	0x00485341
    1354:	6b636f4c 	blvs	18dd08c <__Stack_Size+0x18dcc8c>
    1358:	50525700 	subspl	r5, r2, r0, lsl #14
    135c:	61445f33 	cmpvs	r4, r3, lsr pc
    1360:	73006174 	movwvc	r6, #372	; 0x174
    1364:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1368:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    136c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1370:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1374:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    1378:	31663233 	cmncc	r6, r3, lsr r2
    137c:	665f7830 	undefined
    1380:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    1384:	4600632e 	strmi	r6, [r0], -lr, lsr #6
    1388:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    138c:	6572505f 	ldrbvs	r5, [r2, #-95]!
    1390:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    1394:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    1398:	43726566 	cmnmi	r2, #427819008	; 0x19800000
    139c:	4600646d 	strmi	r6, [r0], -sp, ror #8
    13a0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    13a4:	7465475f 	strbtvc	r4, [r5], #-1887
    13a8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    13ac:	74617453 	strbtvc	r7, [r1], #-1107
    13b0:	46007375 	undefined
    13b4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    13b8:	656c435f 	strbvs	r4, [ip, #-863]!
    13bc:	6c467261 	sfmvs	f7, 2, [r6], {97}
    13c0:	46006761 	strmi	r6, [r0], -r1, ror #14
    13c4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    13c8:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
    13cc:	54454c50 	strbpl	r4, [r5], #-3152
    13d0:	4c460045 	mcrrmi	0, 4, r0, r6, cr5
    13d4:	5f485341 	svcpl	0x00485341
    13d8:	59535542 	ldmdbpl	r3, {r1, r6, r8, sl, ip, lr}^
    13dc:	50525700 	subspl	r5, r2, r0, lsl #14
    13e0:	61445f31 	cmpvs	r4, r1, lsr pc
    13e4:	46006174 	undefined
    13e8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    13ec:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]
    13f0:	54554f45 	ldrbpl	r4, [r5], #-3909
    13f4:	6d695400 	cfstrdvs	mvd5, [r9]
    13f8:	74756f65 	ldrbtvc	r6, [r5], #-3941
    13fc:	414c4600 	cmpmi	ip, r0, lsl #12
    1400:	475f4853 	undefined
    1404:	65527465 	ldrbvs	r7, [r2, #-1125]
    1408:	754f6461 	strbvc	r6, [pc, #-1121]	; faf <__Stack_Size+0xbaf>
    140c:	6f725074 	svcvs	0x00725074
    1410:	74636574 	strbtvc	r6, [r3], #-1396
    1414:	536e6f69 	cmnpl	lr, #420	; 0x1a4
    1418:	75746174 	ldrbvc	r6, [r4, #-372]!
    141c:	424f0073 	submi	r0, pc, #115	; 0x73
    1420:	4454535f 	ldrbmi	r5, [r4], #-863
    1424:	57005942 	strpl	r5, [r0, -r2, asr #18]
    1428:	5f305052 	svcpl	0x00305052
    142c:	61746144 	cmnvs	r4, r4, asr #2
    1430:	414c4600 	cmpmi	ip, r0, lsl #12
    1434:	485f4853 	ldmdami	pc, {r0, r1, r4, r6, fp, lr}^
    1438:	43666c61 	cmnmi	r6, #24832	; 0x6100
    143c:	656c6379 	strbvs	r6, [ip, #-889]!
    1440:	65636341 	strbvs	r6, [r3, #-833]!
    1444:	46007373 	undefined
    1448:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    144c:	7465475f 	strbtvc	r4, [r5], #-1887
    1450:	74617453 	strbtvc	r7, [r1], #-1107
    1454:	46007375 	undefined
    1458:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    145c:	616e455f 	cmnvs	lr, pc, asr r5
    1460:	57656c62 	strbpl	r6, [r5, -r2, ror #24]!
    1464:	65746972 	ldrbvs	r6, [r4, #-2418]!
    1468:	746f7250 	strbtvc	r7, [pc], #592	; 1470 <__Stack_Size+0x1070>
    146c:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1470:	46006e6f 	strmi	r6, [r0], -pc, ror #28
    1474:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1478:	7465535f 	strbtvc	r5, [r5], #-863
    147c:	6574614c 	ldrbvs	r6, [r4, #-332]!
    1480:	0079636e 	rsbseq	r6, r9, lr, ror #6
    1484:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1488:	61485f48 	cmpvs	r8, r8, asr #30
    148c:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    1490:	41656c63 	cmnmi	r5, r3, ror #24
    1494:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1498:	646d4373 	strbtvs	r4, [sp], #-883
    149c:	414c4600 	cmpmi	ip, r0, lsl #12
    14a0:	505f4853 	subspl	r4, pc, r3, asr r8
    14a4:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    14a8:	704f6d61 	subvc	r6, pc, r1, ror #26
    14ac:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    14b0:	65747942 	ldrbvs	r7, [r4, #-2370]!
    14b4:	61746144 	cmnvs	r4, r4, asr #2
    14b8:	414c4600 	cmpmi	ip, r0, lsl #12
    14bc:	475f4853 	undefined
    14c0:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
    14c4:	704f7265 	subvc	r7, pc, r5, ror #4
    14c8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    14cc:	65747942 	ldrbvs	r7, [r4, #-2370]!
    14d0:	414c4600 	cmpmi	ip, r0, lsl #12
    14d4:	505f4853 	subspl	r4, pc, r3, asr r8
    14d8:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    14dc:	61486d61 	cmpvs	r8, r1, ror #26
    14e0:	6f57666c 	svcvs	0x0057666c
    14e4:	46006472 	undefined
    14e8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    14ec:	414c465f 	cmpmi	ip, pc, asr r6
    14f0:	53550047 	cmppl	r5, #71	; 0x47
    14f4:	44005245 	strmi	r5, [r0], #-581
    14f8:	30617461 	rsbcc	r7, r1, r1, ror #8
    14fc:	74614400 	strbtvc	r4, [r1], #-1024
    1500:	46003161 	strmi	r3, [r0], -r1, ror #2
    1504:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1508:	6761505f 	undefined
    150c:	46007365 	strmi	r7, [r0], -r5, ror #6
    1510:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1514:	0054495f 	subseq	r4, r4, pc, asr r9
    1518:	53414c46 	movtpl	r4, #7238	; 0x1c46
    151c:	72505f48 	subsvc	r5, r0, #288	; 0x120
    1520:	6172676f 	cmnvs	r2, pc, ror #14
    1524:	726f576d 	rsbvc	r5, pc, #28573696	; 0x1b40000
    1528:	45520064 	ldrbmi	r0, [r2, #-100]
    152c:	56524553 	undefined
    1530:	46004445 	strmi	r4, [r0], -r5, asr #8
    1534:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1538:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    153c:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
    1540:	7473614c 	ldrbtvc	r6, [r3], #-332
    1544:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
    1548:	6f697461 	svcvs	0x00697461
    154c:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    1550:	5f485341 	svcpl	0x00485341
    1554:	66657250 	undefined
    1558:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    155c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1560:	47007265 	strmi	r7, [r0, -r5, ror #4]
    1564:	5f4f4950 	svcpl	0x004f4950
    1568:	65707954 	ldrbvs	r7, [r0, #-2388]!
    156c:	00666544 	rsbeq	r6, r6, r4, asr #10
    1570:	706e6970 	rsbvc	r6, lr, r0, ror r9
    1574:	4200736f 	andmi	r7, r0, #-1140850687	; 0xbc000001
    1578:	535f7469 	cmppl	pc, #1761607680	; 0x69000000
    157c:	47005445 	strmi	r5, [r0, -r5, asr #8]
    1580:	5f4f4950 	svcpl	0x004f4950
    1584:	64616552 	strbtvs	r6, [r1], #-1362
    1588:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    158c:	61447475 	cmpvs	r4, r5, ror r4
    1590:	47006174 	smlsdxmi	r0, r4, r1, r6
    1594:	5f4f4950 	svcpl	0x004f4950
    1598:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    159c:	74754f74 	ldrbtvc	r4, [r5], #-3956
    15a0:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    15a4:	4700646d 	strmi	r6, [r0, -sp, ror #8]
    15a8:	5f4f4950 	svcpl	0x004f4950
    15ac:	75727453 	ldrbvc	r7, [r2, #-1107]!
    15b0:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    15b4:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
    15b8:	61567469 	cmpvs	r6, r9, ror #8
    15bc:	6942006c 	stmdbvs	r2, {r2, r3, r5, r6}^
    15c0:	45525f74 	ldrbmi	r5, [r2, #-3956]
    15c4:	00544553 	subseq	r4, r4, r3, asr r5
    15c8:	4f495047 	svcmi	0x00495047
    15cc:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    15d0:	69426574 	stmdbvs	r2, {r2, r4, r5, r6, r8, sl, sp, lr}^
    15d4:	50470074 	subpl	r0, r7, r4, ror r0
    15d8:	535f4f49 	cmppl	pc, #292	; 0x124
    15dc:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
    15e0:	47007374 	smlsdxmi	r0, r4, r3, r7
    15e4:	5f4f4950 	svcpl	0x004f4950
    15e8:	74696e49 	strbtvc	r6, [r9], #-3657
    15ec:	54584500 	ldrbpl	r4, [r8], #-1280
    15f0:	00524349 	subseq	r4, r2, r9, asr #6
    15f4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    15f8:	30316632 	eorscc	r6, r1, r2, lsr r6
    15fc:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1600:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1604:	74732f63 	ldrbtvc	r2, [r3], #-3939
    1608:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    160c:	5f783031 	svcpl	0x00783031
    1610:	6f697067 	svcvs	0x00697067
    1614:	7000632e 	andvc	r6, r0, lr, lsr #6
    1618:	616d6e69 	cmnvs	sp, r9, ror #28
    161c:	47006b73 	smlsdxmi	r0, r3, fp, r6
    1620:	5f4f4950 	svcpl	0x004f4950
    1624:	74726f50 	ldrbtvc	r6, [r2], #-3920
    1628:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    162c:	47006563 	strmi	r6, [r0, -r3, ror #10]
    1630:	5f4f4950 	svcpl	0x004f4950
    1634:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1638:	47007469 	strmi	r7, [r0, -r9, ror #8]
    163c:	5f4f4950 	svcpl	0x004f4950
    1640:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1644:	74754f74 	ldrbtvc	r4, [r5], #-3956
    1648:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    164c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1650:	50470067 	subpl	r0, r7, r7, rrx
    1654:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1658:	70616d65 	rsbvc	r6, r1, r5, ror #26
    165c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1660:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    1664:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    1668:	44747570 	ldrbtmi	r7, [r4], #-1392
    166c:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    1670:	47007469 	strmi	r7, [r0, -r9, ror #8]
    1674:	5f4f4950 	svcpl	0x004f4950
    1678:	65736552 	ldrbvs	r6, [r3, #-1362]!
    167c:	74694274 	strbtvc	r4, [r9], #-628
    1680:	6f500073 	svcvs	0x00500073
    1684:	61567472 	cmpvs	r6, r2, ror r4
    1688:	7563006c 	strbvc	r0, [r3, #-108]!
    168c:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1690:	646f6d74 	strbtvs	r6, [pc], #3444	; 1698 <__Stack_Size+0x1298>
    1694:	50470065 	subpl	r0, r7, r5, rrx
    1698:	505f4f49 	subspl	r4, pc, r9, asr #30
    169c:	65526e69 	ldrbvs	r6, [r2, #-3689]
    16a0:	4370616d 	cmnmi	r0, #1073741851	; 0x4000001b
    16a4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16a8:	50470067 	subpl	r0, r7, r7, rrx
    16ac:	505f4f49 	subspl	r4, pc, r9, asr #30
    16b0:	6f536e69 	svcvs	0x00536e69
    16b4:	65637275 	strbvs	r7, [r3, #-629]!
    16b8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    16bc:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    16c0:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    16c4:	44747570 	ldrbtmi	r7, [r4], #-1392
    16c8:	00617461 	rsbeq	r7, r1, r1, ror #8
    16cc:	6d706d74 	ldclvs	13, cr6, [r0, #-464]!
    16d0:	006b7361 	rsbeq	r7, fp, r1, ror #6
    16d4:	4f495047 	svcmi	0x00495047
    16d8:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    16dc:	6b636f4c 	blvs	18dd414 <__Stack_Size+0x18dd014>
    16e0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    16e4:	63006769 	movwvs	r6, #1897	; 0x769
    16e8:	65727275 	ldrbvs	r7, [r2, #-629]!
    16ec:	6970746e 	ldmdbvs	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    16f0:	5047006e 	subpl	r0, r7, lr, rrx
    16f4:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    16f8:	65746972 	ldrbvs	r6, [r4, #-2418]!
    16fc:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1700:	50470031 	subpl	r0, r7, r1, lsr r0
    1704:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 7c3 <__Stack_Size+0x3c3>
    1708:	4c495458 	cfstrdmi	mvd5, [r9], {88}
    170c:	43656e69 	cmnmi	r5, #1680	; 0x690
    1710:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1714:	69420067 	stmdbvs	r2, {r0, r1, r2, r5, r6}^
    1718:	74634174 	strbtvc	r4, [r3], #-372
    171c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1720:	5250414d 	subspl	r4, r0, #1073741843	; 0x40000013
    1724:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1728:	4700784f 	strmi	r7, [r0, -pc, asr #16]
    172c:	5f4f4950 	svcpl	0x004f4950
    1730:	74696e49 	strbtvc	r6, [r9], #-3657
    1734:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1738:	45007463 	strmi	r7, [r0, #-1123]
    173c:	00524356 	subseq	r4, r2, r6, asr r3
    1740:	4f495047 	svcmi	0x00495047
    1744:	6165525f 	cmnvs	r5, pc, asr r2
    1748:	74754f64 	ldrbtvc	r4, [r5], #-3940
    174c:	44747570 	ldrbtmi	r7, [r4], #-1392
    1750:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    1754:	47007469 	strmi	r7, [r0, -r9, ror #8]
    1758:	5f4f4950 	svcpl	0x004f4950
    175c:	4f494641 	svcmi	0x00494641
    1760:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1764:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    1768:	00524241 	subseq	r4, r2, r1, asr #4
    176c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1770:	656c435f 	strbvs	r4, [ip, #-863]!
    1774:	52497261 	subpl	r7, r9, #268435462	; 0x10000006
    1778:	61684351 	cmnvs	r8, r1, asr r3
    177c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    1780:	646e6550 	strbtvs	r6, [lr], #-1360
    1784:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1788:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    178c:	5f434956 	svcpl	0x00434956
    1790:	74696e49 	strbtvc	r6, [r9], #-3657
    1794:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1798:	4e007463 	cdpmi	4, 0, cr7, cr0, cr3, {3}
    179c:	5f434956 	svcpl	0x00434956
    17a0:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    17a4:	65727275 	ldrbvs	r7, [r2, #-629]!
    17a8:	6550746e 	ldrbvs	r7, [r0, #-1134]
    17ac:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    17b0:	51524967 	cmppl	r2, r7, ror #18
    17b4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    17b8:	006c656e 	rsbeq	r6, ip, lr, ror #10
    17bc:	4349564e 	movtmi	r5, #38478	; 0x964e
    17c0:	7465475f 	strbtvc	r4, [r5], #-1887
    17c4:	6c756146 	ldfvse	f6, [r5], #-280
    17c8:	64644174 	strbtvs	r4, [r4], #-372
    17cc:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    17d0:	73795300 	cmnvc	r9, #0	; 0x0
    17d4:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    17d8:	6c646e61 	stclvs	14, cr6, [r4], #-388
    17dc:	75537265 	ldrbvc	r7, [r3, #-613]
    17e0:	69725062 	ldmdbvs	r2!, {r1, r5, r6, ip, lr}^
    17e4:	7469726f 	strbtvc	r7, [r9], #-623
    17e8:	564e0079 	undefined
    17ec:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    17f0:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    17f4:	53414d49 	movtpl	r4, #7497	; 0x1d49
    17f8:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    17fc:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1800:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    1804:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    1808:	65747379 	ldrbvs	r7, [r4, #-889]!
    180c:	7365526d 	cmnvc	r5, #-805306362	; 0xd0000006
    1810:	74007465 	strvc	r7, [r0], #-1125
    1814:	7270706d 	rsbsvc	r7, r0, #109	; 0x6d
    1818:	564e0065 	strbpl	r0, [lr], -r5, rrx
    181c:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    1820:	54455345 	strbpl	r5, [r5], #-837
    1824:	4d495250 	sfmmi	f5, 2, [r9, #-320]
    1828:	004b5341 	subeq	r5, fp, r1, asr #6
    182c:	6c756166 	ldfvse	f6, [r5], #-408
    1830:	64646174 	strbtvs	r6, [r4], #-372
    1834:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1838:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    183c:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1840:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1844:	646e6148 	strbtvs	r6, [lr], #-328
    1848:	5072656c 	rsbspl	r6, r2, ip, ror #10
    184c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1850:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1854:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1858:	74730067 	ldrbtvc	r0, [r3], #-103
    185c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1860:	5f783031 	svcpl	0x00783031
    1864:	2f62696c 	svccs	0x0062696c
    1868:	2f637273 	svccs	0x00637273
    186c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1870:	30316632 	eorscc	r6, r1, r2, lsr r6
    1874:	766e5f78 	uqsub16vc	r5, lr, r8
    1878:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
    187c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1880:	65475f43 	strbvs	r5, [r7, #-3907]
    1884:	55504374 	ldrbpl	r4, [r0, #-884]
    1888:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    188c:	5f434956 	svcpl	0x00434956
    1890:	6f697250 	svcvs	0x00697250
    1894:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1898:	756f7247 	strbvc	r7, [pc, #-583]!	; 1659 <__Stack_Size+0x1259>
    189c:	564e0070 	undefined
    18a0:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    18a4:	54455345 	strbpl	r5, [r5], #-837
    18a8:	4c554146 	ldfmie	f4, [r5], {70}
    18ac:	53414d54 	movtpl	r4, #7508	; 0x1d54
    18b0:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    18b4:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    18b8:	75437465 	strbvc	r7, [r3, #-1125]
    18bc:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    18c0:	74634174 	strbtvc	r4, [r3], #-372
    18c4:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    18c8:	6c646e61 	stclvs	14, cr6, [r4], #-388
    18cc:	53007265 	movwpl	r7, #613	; 0x265
    18d0:	65747379 	ldrbvs	r7, [r4, #-889]!
    18d4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    18d8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    18dc:	53434900 	movtpl	r4, #14592	; 0x3900
    18e0:	53520052 	cmppl	r2, #82	; 0x52
    18e4:	45565245 	ldrbmi	r5, [r6, #-581]
    18e8:	4e003144 	adfmism	f3, f0, f4
    18ec:	5f434956 	svcpl	0x00434956
    18f0:	656e6547 	strbvs	r6, [lr, #-1351]!
    18f4:	65746172 	ldrbvs	r6, [r4, #-370]!
    18f8:	65726f43 	ldrbvs	r6, [r2, #-3907]!
    18fc:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1900:	564e0074 	undefined
    1904:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1908:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    190c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1910:	646e6148 	strbtvs	r6, [lr], #-328
    1914:	4172656c 	cmnmi	r2, ip, ror #10
    1918:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    191c:	74694265 	strbtvc	r4, [r9], #-613
    1920:	74617453 	strbtvc	r7, [r1], #-1107
    1924:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1928:	5f434956 	svcpl	0x00434956
    192c:	45534142 	ldrbmi	r4, [r3, #-322]
    1930:	43495250 	movtmi	r5, #37456	; 0x9250
    1934:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    1938:	46420047 	strbmi	r0, [r2], -r7, asr #32
    193c:	4e005241 	cdpmi	2, 0, cr5, cr0, cr1, {2}
    1940:	5f434956 	svcpl	0x00434956
    1944:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1948:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    194c:	656e6e61 	strbvs	r6, [lr, #-3681]!
    1950:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    1954:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1958:	00746942 	rsbseq	r6, r4, r2, asr #18
    195c:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    1960:	4300736f 	movwmi	r7, #879	; 0x36f
    1964:	00525346 	subseq	r5, r2, r6, asr #6
    1968:	4349564e 	movtmi	r5, #38478	; 0x964e
    196c:	7465535f 	strbtvc	r5, [r5], #-863
    1970:	74737953 	ldrbtvc	r7, [r3], #-2387
    1974:	61486d65 	cmpvs	r8, r5, ror #26
    1978:	656c646e 	strbvs	r6, [ip, #-1134]!
    197c:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1980:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1984:	00746942 	rsbseq	r6, r4, r2, asr #18
    1988:	43524941 	cmpmi	r2, #1064960	; 0x104000
    198c:	564e0052 	undefined
    1990:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1994:	65567465 	ldrbvs	r7, [r6, #-1125]
    1998:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    199c:	6c626154 	stfvse	f6, [r2], #-336
    19a0:	43490065 	movtmi	r0, #36965	; 0x9065
    19a4:	4e005250 	mcrmi	2, 0, r5, cr0, cr0, {2}
    19a8:	5f434956 	svcpl	0x00434956
    19ac:	74696e49 	strbtvc	r6, [r9], #-3657
    19b0:	50485300 	subpl	r5, r8, r0, lsl #6
    19b4:	48530052 	ldmdami	r3, {r1, r4, r6}^
    19b8:	00525343 	subseq	r5, r2, r3, asr #6
    19bc:	4349564e 	movtmi	r5, #38478	; 0x964e
    19c0:	7465475f 	strbtvc	r4, [r5], #-1887
    19c4:	45534142 	ldrbmi	r4, [r3, #-322]
    19c8:	00495250 	subeq	r5, r9, r0, asr r2
    19cc:	41464d4d 	cmpmi	r6, sp, asr #26
    19d0:	6d740052 	ldclvs	0, cr0, [r4, #-328]!
    19d4:	62757370 	rsbsvs	r7, r5, #-1073741823	; 0xc0000001
    19d8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    19dc:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    19e0:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    19e4:	646e6148 	strbtvs	r6, [lr], #-328
    19e8:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    19ec:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    19f0:	564e0067 	strbpl	r0, [lr], -r7, rrx
    19f4:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    19f8:	65747379 	ldrbvs	r7, [r4, #-889]!
    19fc:	43504c6d 	cmpmi	r0, #27904	; 0x6d00
    1a00:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1a04:	564e0067 	strbpl	r0, [lr], -r7, rrx
    1a08:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1a0c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1a10:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1a14:	43490074 	movtmi	r0, #36980	; 0x9074
    1a18:	74005245 	strvc	r5, [r0], #-581
    1a1c:	7270706d 	rsbsvc	r7, r0, #109	; 0x6d
    1a20:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1a24:	56007974 	undefined
    1a28:	00524f54 	subseq	r4, r2, r4, asr pc
    1a2c:	52505349 	subspl	r5, r0, #603979777	; 0x24000001
    1a30:	53464400 	movtpl	r4, #25600	; 0x6400
    1a34:	46480052 	undefined
    1a38:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    1a3c:	5f434956 	svcpl	0x00434956
    1a40:	46544553 	undefined
    1a44:	544c5541 	strbpl	r5, [ip], #-1345
    1a48:	4b53414d 	blmi	14d1f84 <__Stack_Size+0x14d1b84>
    1a4c:	53464100 	movtpl	r4, #24832	; 0x6100
    1a50:	53490052 	movtpl	r0, #36946	; 0x9052
    1a54:	4e005245 	cdpmi	2, 0, cr5, cr0, cr5, {2}
    1a58:	5f434956 	svcpl	0x00434956
    1a5c:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1a60:	746c7561 	strbtvc	r7, [ip], #-1377
    1a64:	646e6148 	strbtvs	r6, [lr], #-328
    1a68:	5372656c 	cmnpl	r2, #452984832	; 0x1b000000
    1a6c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1a70:	74007365 	strvc	r7, [r0], #-869
    1a74:	0032706d 	eorseq	r7, r2, sp, rrx
    1a78:	4349564e 	movtmi	r5, #38478	; 0x964e
    1a7c:	7465475f 	strbtvc	r4, [r5], #-1887
    1a80:	74737953 	ldrbtvc	r7, [r3], #-2387
    1a84:	61486d65 	cmpvs	r8, r5, ror #26
    1a88:	656c646e 	strbvs	r6, [ip, #-1134]!
    1a8c:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1a90:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1a94:	53746942 	cmnpl	r4, #1081344	; 0x108000
    1a98:	75746174 	ldrbvc	r6, [r4, #-372]!
    1a9c:	564e0073 	undefined
    1aa0:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    1aa4:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1aa8:	74737953 	ldrbtvc	r7, [r3], #-2387
    1aac:	61486d65 	cmpvs	r8, r5, ror #26
    1ab0:	656c646e 	strbvs	r6, [ip, #-1134]!
    1ab4:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1ab8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1abc:	00746942 	rsbseq	r6, r4, r2, asr #18
    1ac0:	6c756166 	ldfvse	f6, [r5], #-408
    1ac4:	756f7374 	strbvc	r7, [pc, #-884]!	; 1758 <__Stack_Size+0x1358>
    1ac8:	73656372 	cmnvc	r5, #-939524095	; 0xc8000001
    1acc:	73795300 	cmnvc	r9, #0	; 0x0
    1ad0:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1ad4:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1ad8:	72507265 	subsvc	r7, r0, #1342177286	; 0x50000006
    1adc:	706d6565 	rsbvc	r6, sp, r5, ror #10
    1ae0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1ae4:	6f697250 	svcvs	0x00697250
    1ae8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1aec:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1af0:	65475f43 	strbvs	r5, [r7, #-3907]
    1af4:	51524974 	cmppl	r2, r4, ror r9
    1af8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1afc:	506c656e 	rsbpl	r6, ip, lr, ror #10
    1b00:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1b04:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1b08:	61745374 	cmnvs	r4, r4, ror r3
    1b0c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1b10:	4349564e 	movtmi	r5, #38478	; 0x964e
    1b14:	4243535f 	submi	r5, r3, #2080374785	; 0x7c000001
    1b18:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1b1c:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    1b20:	72507765 	subsvc	r7, r0, #26476544	; 0x1940000
    1b24:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1b28:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    1b2c:	5f434956 	svcpl	0x00434956
    1b30:	74636556 	strbtvc	r6, [r3], #-1366
    1b34:	00626154 	rsbeq	r6, r2, r4, asr r1
    1b38:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    1b3c:	72696576 	rsbvc	r6, r9, #494927872	; 0x1d800000
    1b40:	61747371 	cmnvs	r4, r1, ror r3
    1b44:	00737574 	rsbseq	r7, r3, r4, ror r5
    1b48:	646e6168 	strbtvs	r6, [lr], #-360
    1b4c:	6d72656c 	cfldr64vs	mvdx6, [r2, #-432]!
    1b50:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1b54:	50776f4c 	rsbspl	r6, r7, ip, asr #30
    1b58:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
    1b5c:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1b60:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1b64:	65475f43 	strbvs	r5, [r7, #-3907]
    1b68:	51524974 	cmppl	r2, r4, ror r9
    1b6c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1b70:	416c656e 	cmnmi	ip, lr, ror #10
    1b74:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1b78:	74694265 	strbtvc	r4, [r9], #-613
    1b7c:	74617453 	strbtvc	r7, [r1], #-1107
    1b80:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1b84:	5f434956 	svcpl	0x00434956
    1b88:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1b8c:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    1b90:	5f434956 	svcpl	0x00434956
    1b94:	6f697250 	svcvs	0x00697250
    1b98:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1b9c:	756f7247 	strbvc	r7, [pc, #-583]!	; 195d <__Stack_Size+0x155d>
    1ba0:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    1ba4:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ba8:	646e6570 	strbtvs	r6, [lr], #-1392
    1bac:	69676e69 	stmdbvs	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    1bb0:	74737172 	ldrbtvc	r7, [r3], #-370
    1bb4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1bb8:	52575000 	subspl	r5, r7, #0	; 0x0
    1bbc:	746e455f 	strbtvc	r4, [lr], #-1375
    1bc0:	54537265 	ldrbpl	r7, [r3], #-613
    1bc4:	42444e41 	submi	r4, r4, #1040	; 0x410
    1bc8:	646f4d59 	strbtvs	r4, [pc], #3417	; 1bd0 <__Stack_Size+0x17d0>
    1bcc:	57500065 	ldrbpl	r0, [r0, -r5, rrx]
    1bd0:	6c435f52 	mcrrvs	15, 5, r5, r3, cr2
    1bd4:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    1bd8:	0067616c 	rsbeq	r6, r7, ip, ror #2
    1bdc:	5f525750 	svcpl	0x00525750
    1be0:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1be4:	50007469 	andpl	r7, r0, r9, ror #8
    1be8:	525f5257 	subspl	r5, pc, #1879048197	; 0x70000005
    1bec:	6c756765 	ldclvs	7, cr6, [r5], #-404
    1bf0:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
    1bf4:	52575000 	subspl	r5, r7, #0	; 0x0
    1bf8:	4456505f 	ldrbmi	r5, [r6], #-95
    1bfc:	6576654c 	ldrbvs	r6, [r6, #-1356]!
    1c00:	5750006c 	ldrbpl	r0, [r0, -ip, rrx]
    1c04:	4c465f52 	mcrrmi	15, 5, r5, r6, cr2
    1c08:	50004741 	andpl	r4, r0, r1, asr #14
    1c0c:	505f5257 	subspl	r5, pc, r7, asr r2
    1c10:	6d434456 	cfstrdvs	mvd4, [r3, #-344]
    1c14:	74730064 	ldrbtvc	r0, [r3], #-100
    1c18:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1c1c:	5f783031 	svcpl	0x00783031
    1c20:	2f62696c 	svccs	0x0062696c
    1c24:	2f637273 	svccs	0x00637273
    1c28:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1c2c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1c30:	77705f78 	undefined
    1c34:	00632e72 	rsbeq	r2, r3, r2, ror lr
    1c38:	5f525750 	svcpl	0x00525750
    1c3c:	4c445650 	mcrrmi	6, 5, r5, r4, cr0
    1c40:	6c657665 	stclvs	6, cr7, [r5], #-404
    1c44:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c48:	50006769 	andpl	r6, r0, r9, ror #14
    1c4c:	475f5257 	undefined
    1c50:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    1c54:	74536761 	ldrbvc	r6, [r3], #-1889
    1c58:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1c5c:	52575000 	subspl	r5, r7, #0	; 0x0
    1c60:	746e455f 	strbtvc	r4, [lr], #-1375
    1c64:	54537265 	ldrbpl	r7, [r3], #-613
    1c68:	6f4d504f 	svcvs	0x004d504f
    1c6c:	50006564 	andpl	r6, r0, r4, ror #10
    1c70:	535f5257 	cmppl	pc, #1879048197	; 0x70000005
    1c74:	45504f54 	ldrbmi	r4, [r0, #-3924]
    1c78:	7972746e 	ldmdbvc	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    1c7c:	52575000 	subspl	r5, r7, #0	; 0x0
    1c80:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    1c84:	4170756b 	cmnmi	r0, fp, ror #10
    1c88:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1c8c:	646d4373 	strbtvs	r4, [sp], #-883
    1c90:	52575000 	subspl	r5, r7, #0	; 0x0
    1c94:	6b61575f 	blvs	1857a18 <__Stack_Size+0x1857618>
    1c98:	50705565 	rsbspl	r5, r0, r5, ror #10
    1c9c:	6d436e69 	stclvs	14, cr6, [r3, #-420]
    1ca0:	50410064 	subpl	r0, r1, r4, rrx
    1ca4:	53523142 	cmppl	r2, #-2147483632	; 0x80000010
    1ca8:	52005254 	andpl	r5, r0, #1073741829	; 0x40000005
    1cac:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    1cb0:	004b4c43 	subeq	r4, fp, r3, asr #24
    1cb4:	5f434352 	svcpl	0x00434352
    1cb8:	43434441 	movtmi	r4, #13377	; 0x3441
    1cbc:	6f434b4c 	svcvs	0x00434b4c
    1cc0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1cc4:	43435200 	movtmi	r5, #12800	; 0x3200
    1cc8:	656c435f 	strbvs	r4, [ip, #-863]!
    1ccc:	54497261 	strbpl	r7, [r9], #-609
    1cd0:	646e6550 	strbtvs	r6, [lr], #-1360
    1cd4:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1cd8:	52007469 	andpl	r7, r0, #1761607680	; 0x69000000
    1cdc:	415f4343 	cmpmi	pc, r3, asr #6
    1ce0:	50324250 	eorspl	r4, r2, r0, asr r2
    1ce4:	70697265 	rsbvc	r7, r9, r5, ror #4
    1ce8:	73655268 	cmnvc	r5, #-2147483642	; 0x80000006
    1cec:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    1cf0:	43520064 	cmpmi	r2, #100	; 0x64
    1cf4:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1cf8:	43520045 	cmpmi	r2, #69	; 0x45
    1cfc:	65475f43 	strbvs	r5, [r7, #-3907]
    1d00:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    1d04:	75746174 	ldrbvc	r6, [r4, #-372]!
    1d08:	44420073 	strbmi	r0, [r2], #-115
    1d0c:	52005243 	andpl	r5, r0, #805306372	; 0x30000004
    1d10:	415f4343 	cmpmi	pc, r3, asr #6
    1d14:	50324250 	eorspl	r4, r2, r0, asr r2
    1d18:	70697265 	rsbvc	r7, r9, r5, ror #4
    1d1c:	43520068 	cmpmi	r2, #104	; 0x68
    1d20:	43505f43 	cmpmi	r0, #268	; 0x10c
    1d24:	00324b4c 	eorseq	r4, r2, ip, asr #22
    1d28:	5f434352 	svcpl	0x00434352
    1d2c:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    1d30:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1d34:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1d38:	6b636f6c 	blvs	18ddaf0 <__Stack_Size+0x18dd6f0>
    1d3c:	70795473 	rsbsvc	r5, r9, r3, ror r4
    1d40:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1d44:	43435200 	movtmi	r5, #12800	; 0x3200
    1d48:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1d4c:	006c754d 	rsbeq	r7, ip, sp, asr #10
    1d50:	5f434352 	svcpl	0x00434352
    1d54:	50424841 	subpl	r4, r2, r1, asr #16
    1d58:	70697265 	rsbvc	r7, r9, r5, ror #4
    1d5c:	6f6c4368 	svcvs	0x006c4368
    1d60:	6d436b63 	vstrvs	d22, [r3, #-396]
    1d64:	46430064 	strbmi	r0, [r3], -r4, rrx
    1d68:	48005247 	stmdami	r0, {r0, r1, r2, r6, r9, ip, lr}
    1d6c:	5f4b4c43 	svcpl	0x004b4c43
    1d70:	71657246 	cmnvc	r5, r6, asr #4
    1d74:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1d78:	50410079 	subpl	r0, r1, r9, ror r0
    1d7c:	4e453142 	dvfmism	f3, f5, f2
    1d80:	72700052 	rsbsvc	r0, r0, #82	; 0x52
    1d84:	00637365 	rsbeq	r7, r3, r5, ror #6
    1d88:	5f434352 	svcpl	0x00434352
    1d8c:	434f434d 	movtmi	r4, #62285	; 0xf34d
    1d90:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d94:	43520067 	cmpmi	r2, #103	; 0x67
    1d98:	65445f43 	strbvs	r5, [r4, #-3907]
    1d9c:	74696e49 	strbtvc	r6, [r9], #-3657
    1da0:	43435200 	movtmi	r5, #12800	; 0x3200
    1da4:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1da8:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
    1dac:	53455348 	movtpl	r5, #21320	; 0x5348
    1db0:	74726174 	ldrbtvc	r6, [r2], #-372
    1db4:	52007055 	andpl	r7, r0, #85	; 0x55
    1db8:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    1dbc:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    1dc0:	756f534b 	strbvc	r5, [pc, #-843]!	; 1a7d <__Stack_Size+0x167d>
    1dc4:	00656372 	rsbeq	r6, r5, r2, ror r3
    1dc8:	5f434352 	svcpl	0x00434352
    1dcc:	31425041 	cmpcc	r2, r1, asr #32
    1dd0:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1dd4:	65526870 	ldrbvs	r6, [r2, #-2160]
    1dd8:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1ddc:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1de0:	505f4343 	subspl	r4, pc, r3, asr #6
    1de4:	6f434c4c 	svcvs	0x00434c4c
    1de8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1dec:	6c6c7000 	stclvs	0, cr7, [ip]
    1df0:	6c6c756d 	cfstr64vs	mvdx7, [ip], #-436
    1df4:	43435200 	movtmi	r5, #12800	; 0x3200
    1df8:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
    1dfc:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1e00:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e04:	43520067 	cmpmi	r2, #103	; 0x67
    1e08:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1e0c:	646d4349 	strbtvs	r4, [sp], #-841
    1e10:	43435200 	movtmi	r5, #12800	; 0x3200
    1e14:	7465475f 	strbtvc	r4, [r5], #-1887
    1e18:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    1e1c:	6f534b4c 	svcvs	0x00534b4c
    1e20:	65637275 	strbvs	r7, [r3, #-629]!
    1e24:	42504100 	subsmi	r4, r0, #0	; 0x0
    1e28:	54535232 	ldrbpl	r5, [r3], #-562
    1e2c:	43520052 	cmpmi	r2, #82	; 0x52
    1e30:	50415f43 	subpl	r5, r1, r3, asr #30
    1e34:	65503142 	ldrbvs	r3, [r0, #-322]
    1e38:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1e3c:	6c6c7000 	stclvs	0, cr7, [ip]
    1e40:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
    1e44:	41006563 	tstmi	r0, r3, ror #10
    1e48:	4e454248 	cdpmi	2, 4, cr4, cr5, cr8, {2}
    1e4c:	43520052 	cmpmi	r2, #82	; 0x52
    1e50:	43505f43 	cmpmi	r0, #268	; 0x10c
    1e54:	43314b4c 	teqmi	r1, #77824	; 0x13000
    1e58:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e5c:	74730067 	ldrbtvc	r0, [r3], #-103
    1e60:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1e64:	00676572 	rsbeq	r6, r7, r2, ror r5
    1e68:	5f434352 	svcpl	0x00434352
    1e6c:	31425041 	cmpcc	r2, r1, asr #32
    1e70:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1e74:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    1e78:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1e7c:	4100646d 	tstmi	r0, sp, ror #8
    1e80:	45324250 	ldrmi	r4, [r2, #-592]!
    1e84:	5300524e 	movwpl	r5, #590	; 0x24e
    1e88:	74726174 	ldrbtvc	r6, [r2], #-372
    1e8c:	6f437055 	svcvs	0x00437055
    1e90:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    1e94:	43520072 	cmpmi	r2, #114	; 0x72
    1e98:	61425f43 	cmpvs	r2, r3, asr #30
    1e9c:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    1ea0:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1ea4:	646d4374 	strbtvs	r4, [sp], #-884
    1ea8:	43435200 	movtmi	r5, #12800	; 0x3200
    1eac:	6a64415f 	bvs	1912430 <__Stack_Size+0x1912030>
    1eb0:	48747375 	ldmdami	r4!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^
    1eb4:	61434953 	cmpvs	r3, r3, asr r9
    1eb8:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    1ebc:	6f697461 	svcvs	0x00697461
    1ec0:	6c61566e 	stclvs	6, cr5, [r1], #-440
    1ec4:	41006575 	tstmi	r0, r5, ror r5
    1ec8:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    1ecc:	72465f4b 	subvc	r5, r6, #300	; 0x12c
    1ed0:	65757165 	ldrbvs	r7, [r5, #-357]!
    1ed4:	0079636e 	rsbseq	r6, r9, lr, ror #6
    1ed8:	5f434352 	svcpl	0x00434352
    1edc:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    1ee0:	43435200 	movtmi	r5, #12800	; 0x3200
    1ee4:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1ee8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1eec:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1ef0:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    1ef4:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1ef8:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1efc:	00676966 	rsbeq	r6, r7, r6, ror #18
    1f00:	5f434352 	svcpl	0x00434352
    1f04:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1f08:	5367616c 	cmnpl	r7, #27	; 0x1b
    1f0c:	75746174 	ldrbvc	r6, [r4, #-372]!
    1f10:	43520073 	cmpmi	r2, #115	; 0x73
    1f14:	54525f43 	ldrbpl	r5, [r2], #-3907
    1f18:	4b4c4343 	blmi	1312c2c <__Stack_Size+0x131282c>
    1f1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1f20:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1f24:	555f4343 	ldrbpl	r4, [pc, #-835]	; 1be9 <__Stack_Size+0x17e9>
    1f28:	4c434253 	sfmmi	f4, 2, [r3], {83}
    1f2c:	756f534b 	strbvc	r5, [pc, #-843]!	; 1be9 <__Stack_Size+0x17e9>
    1f30:	00656372 	rsbeq	r6, r5, r2, ror r3
    1f34:	5f434352 	svcpl	0x00434352
    1f38:	61656c43 	cmnvs	r5, r3, asr #24
    1f3c:	616c4672 	smcvs	50274
    1f40:	43520067 	cmpmi	r2, #103	; 0x67
    1f44:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1f48:	4b4c4353 	blmi	1312c9c <__Stack_Size+0x131289c>
    1f4c:	45534800 	ldrbmi	r4, [r3, #-2048]
    1f50:	74617453 	strbtvc	r7, [r1], #-1107
    1f54:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    1f58:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    1f5c:	6f434553 	svcvs	0x00434553
    1f60:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1f64:	53595300 	cmppl	r9, #0	; 0x0
    1f68:	5f4b4c43 	svcpl	0x004b4c43
    1f6c:	71657246 	cmnvc	r5, r6, asr #4
    1f70:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1f74:	43520079 	cmpmi	r2, #121	; 0x79
    1f78:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1f7c:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    1f80:	4c435000 	marmi	acc0, r5, r3
    1f84:	465f324b 	ldrbmi	r3, [pc], -fp, asr #4
    1f88:	75716572 	ldrbvc	r6, [r1, #-1394]!
    1f8c:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1f90:	43435200 	movtmi	r5, #12800	; 0x3200
    1f94:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1f98:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f9c:	43520067 	cmpmi	r2, #103	; 0x67
    1fa0:	50415f43 	subpl	r5, r1, r3, asr #30
    1fa4:	65503242 	ldrbvs	r3, [r0, #-578]
    1fa8:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1fac:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1fb0:	646d436b 	strbtvs	r4, [sp], #-875
    1fb4:	43435200 	movtmi	r5, #12800	; 0x3200
    1fb8:	4553485f 	ldrbmi	r4, [r3, #-2143]
    1fbc:	43435200 	movtmi	r5, #12800	; 0x3200
    1fc0:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    1fc4:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1fc8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1fcc:	43500065 	cmpmi	r0, #101	; 0x65
    1fd0:	5f314b4c 	svcpl	0x00314b4c
    1fd4:	71657246 	cmnvc	r5, r6, asr #4
    1fd8:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1fdc:	43520079 	cmpmi	r2, #121	; 0x79
    1fe0:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1fe4:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    1fe8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1fec:	41425041 	cmpmi	r2, r1, asr #32
    1ff0:	72504248 	subsvc	r4, r0, #-2147483644	; 0x80000004
    1ff4:	54637365 	strbtpl	r7, [r3], #-869
    1ff8:	656c6261 	strbvs	r6, [ip, #-609]!
    1ffc:	43435200 	movtmi	r5, #12800	; 0x3200
    2000:	7465475f 	strbtvc	r4, [r5], #-1887
    2004:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2008:	7246736b 	subvc	r7, r6, #-1409286143	; 0xac000001
    200c:	73007165 	movwvc	r7, #357	; 0x165
    2010:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2014:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2018:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    201c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2020:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    2024:	31663233 	cmncc	r6, r3, lsr r2
    2028:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    202c:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    2030:	43435200 	movtmi	r5, #12800	; 0x3200
    2034:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2038:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    203c:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2040:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    2044:	6b636f6c 	blvs	18dddfc <__Stack_Size+0x18dd9fc>
    2048:	75636553 	strbvc	r6, [r3, #-1363]!
    204c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2050:	74737953 	ldrbtvc	r7, [r3], #-2387
    2054:	6d436d65 	stclvs	13, cr6, [r3, #-404]
    2058:	43520064 	cmpmi	r2, #100	; 0x64
    205c:	43485f43 	movtmi	r5, #36675	; 0x8f43
    2060:	6f434b4c 	svcvs	0x00434b4c
    2064:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2068:	43435200 	movtmi	r5, #12800	; 0x3200
    206c:	4953485f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, fp, lr}^
    2070:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2074:	5f434352 	svcpl	0x00434352
    2078:	004f434d 	subeq	r4, pc, sp, asr #6
    207c:	5f434352 	svcpl	0x00434352
    2080:	52005449 	andpl	r5, r0, #1224736768	; 0x49000000
    2084:	415f4343 	cmpmi	pc, r3, asr #6
    2088:	65504248 	ldrbvs	r4, [r0, #-584]
    208c:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2090:	43435200 	movtmi	r5, #12800	; 0x3200
    2094:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    2098:	6f43324b 	svcvs	0x0043324b
    209c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    20a0:	43444100 	movtmi	r4, #16640	; 0x4100
    20a4:	73657250 	cmnvc	r5, #5	; 0x5
    20a8:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    20ac:	5300656c 	movwpl	r6, #1388	; 0x56c
    20b0:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    20b4:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    20b8:	6f437465 	svcvs	0x00437465
    20bc:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    20c0:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    20c4:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    20c8:	65535f6b 	ldrbvs	r5, [r3, #-3947]
    20cc:	6c655274 	sfmvs	f5, 2, [r5], #-464
    20d0:	0064616f 	rsbeq	r6, r4, pc, ror #2
    20d4:	54737953 	ldrbtpl	r7, [r3], #-2387
    20d8:	5f6b6369 	svcpl	0x006b6369
    20dc:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    20e0:	5367616c 	cmnpl	r7, #27	; 0x1b
    20e4:	75746174 	ldrbvc	r6, [r4, #-372]!
    20e8:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    20ec:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    20f0:	4c465f6b 	mcrrmi	15, 6, r5, r6, cr11
    20f4:	43004741 	movwmi	r4, #1857	; 0x741
    20f8:	42494c41 	submi	r4, r9, #16640	; 0x4100
    20fc:	6d747300 	ldclvs	3, cr7, [r4]
    2100:	31663233 	cmncc	r6, r3, lsr r2
    2104:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    2108:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    210c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    2110:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2114:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2118:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    211c:	6b636974 	blvs	18dc6f4 <__Stack_Size+0x18dc2f4>
    2120:	4300632e 	movwmi	r6, #814	; 0x32e
    2124:	004c5254 	subeq	r5, ip, r4, asr r2
    2128:	54737953 	ldrbtpl	r7, [r3], #-2387
    212c:	5f6b6369 	svcpl	0x006b6369
    2130:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2134:	43726574 	cmnmi	r2, #486539264	; 0x1d000000
    2138:	5300646d 	movwpl	r6, #1133	; 0x46d
    213c:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    2140:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    2144:	746e756f 	strbtvc	r7, [lr], #-1391
    2148:	53007265 	movwpl	r7, #613	; 0x265
    214c:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    2150:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    2154:	6f534b4c 	svcvs	0x00534b4c
    2158:	65637275 	strbvs	r7, [r3, #-629]!
    215c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2160:	4c006769 	stcmi	7, cr6, [r0], {105}
    2164:	0044414f 	subeq	r4, r4, pc, asr #2
    2168:	54737953 	ldrbtpl	r7, [r3], #-2387
    216c:	5f6b6369 	svcpl	0x006b6369
    2170:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    2174:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2178:	79530065 	ldmdbvc	r3, {r0, r2, r5, r6}^
    217c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    2180:	54495f6b 	strbpl	r5, [r9], #-3947
    2184:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2188:	54006769 	strpl	r6, [r0], #-1897
    218c:	4f5f4d49 	svcmi	0x005f4d49
    2190:	61463443 	cmpvs	r6, r3, asr #8
    2194:	6f437473 	svcvs	0x00437473
    2198:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    219c:	4d495400 	cfstrdmi	mvd5, [r9]
    21a0:	31434f5f 	cmpcc	r3, pc, asr pc
    21a4:	616c6f50 	cmnvs	ip, r0, asr pc
    21a8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    21ac:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    21b0:	54006769 	strpl	r6, [r0], #-1897
    21b4:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    21b8:	72745343 	rsbsvc	r5, r4, #201326593	; 0xc000001
    21bc:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    21c0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    21c4:	5f4d4954 	svcpl	0x004d4954
    21c8:	5034434f 	eorspl	r4, r4, pc, asr #6
    21cc:	6f6c6572 	svcvs	0x006c6572
    21d0:	6f436461 	svcvs	0x00436461
    21d4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    21d8:	4d495400 	cfstrdmi	mvd5, [r9]
    21dc:	7465535f 	strbtvc	r5, [r5], #-863
    21e0:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    21e4:	31657261 	cmncc	r5, r1, ror #4
    21e8:	4d495400 	cfstrdmi	mvd5, [r9]
    21ec:	7465535f 	strbtvc	r5, [r5], #-863
    21f0:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    21f4:	32657261 	rsbcc	r7, r5, #268435462	; 0x10000006
    21f8:	4d495400 	cfstrdmi	mvd5, [r9]
    21fc:	6572505f 	ldrbvs	r5, [r2, #-95]!
    2200:	6c616373 	stclvs	3, cr6, [r1], #-460
    2204:	54007265 	strpl	r7, [r0], #-613
    2208:	535f4d49 	cmppl	pc, #4672	; 0x1240
    220c:	6f437465 	svcvs	0x00437465
    2210:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    2214:	54003465 	strpl	r3, [r0], #-1125
    2218:	4f5f4d49 	svcmi	0x005f4d49
    221c:	504e3343 	subpl	r3, lr, r3, asr #6
    2220:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2224:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    2228:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    222c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2230:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2234:	6c657250 	sfmvs	f7, 2, [r5], #-320
    2238:	0064616f 	rsbeq	r6, r4, pc, ror #2
    223c:	5f4d4954 	svcpl	0x004d4954
    2240:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    2244:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    2248:	65446570 	strbvs	r6, [r4, #-1392]
    224c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2250:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2254:	616c6f50 	cmnvs	ip, r0, asr pc
    2258:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    225c:	4d495400 	cfstrdmi	mvd5, [r9]
    2260:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    2264:	6c657250 	sfmvs	f7, 2, [r5], #-320
    2268:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    226c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2270:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2274:	65475f4d 	strbvs	r5, [r7, #-3917]
    2278:	616c4674 	smcvs	50276
    227c:	61745367 	cmnvs	r4, r7, ror #6
    2280:	00737574 	rsbseq	r7, r3, r4, ror r5
    2284:	5f324954 	svcpl	0x00324954
    2288:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    228c:	54006769 	strpl	r6, [r0], #-1897
    2290:	4f5f4d49 	svcmi	0x005f4d49
    2294:	73614643 	cmnvc	r1, #70254592	; 0x4300000
    2298:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    229c:	4b435f4d 	blmi	10d9fd8 <__Stack_Size+0x10d9bd8>
    22a0:	49540044 	ldmdbmi	r4, {r2, r6}^
    22a4:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    22a8:	74696e49 	strbtvc	r6, [r9], #-3657
    22ac:	65707954 	ldrbvs	r7, [r0, #-2388]!
    22b0:	00666544 	rsbeq	r6, r6, r4, asr #10
    22b4:	5f4d4954 	svcpl	0x004d4954
    22b8:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    22bc:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    22c0:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    22c4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    22c8:	54006563 	strpl	r6, [r0], #-1379
    22cc:	445f4d49 	ldrbmi	r4, [pc], #3401	; 22d4 <__Stack_Size+0x1ed4>
    22d0:	6142414d 	cmpvs	r2, sp, asr #2
    22d4:	54006573 	strpl	r6, [r0], #-1395
    22d8:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1597 <__Stack_Size+0x1197>
    22dc:	52547478 	subspl	r7, r4, #2013265920	; 0x78000000
    22e0:	65725047 	ldrbvs	r5, [r2, #-71]!
    22e4:	6c616373 	stclvs	3, cr6, [r1], #-460
    22e8:	54007265 	strpl	r7, [r0], #-613
    22ec:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    22f0:	434e7843 	movtmi	r7, #59459	; 0xe843
    22f4:	6900646d 	stmdbvs	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    22f8:	616e6574 	smcvs	58964
    22fc:	00656c62 	rsbeq	r6, r5, r2, ror #24
    2300:	5f4d4954 	svcpl	0x004d4954
    2304:	5032434f 	eorspl	r4, r2, pc, asr #6
    2308:	6f6c6572 	svcvs	0x006c6572
    230c:	6f436461 	svcvs	0x00436461
    2310:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2314:	4d495400 	cfstrdmi	mvd5, [r9]
    2318:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    231c:	4f646563 	svcmi	0x00646563
    2320:	6f433243 	svcvs	0x00433243
    2324:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2328:	4d495400 	cfstrdmi	mvd5, [r9]
    232c:	53434f5f 	movtpl	r4, #16223	; 0x3f5f
    2330:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2334:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2338:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    233c:	70555f4d 	subsvc	r5, r5, sp, asr #30
    2340:	65746164 	ldrbvs	r6, [r4, #-356]!
    2344:	75716552 	ldrbvc	r6, [r1, #-1362]!
    2348:	43747365 	cmnmi	r4, #-1811939327	; 0x94000001
    234c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2350:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2354:	65445f4d 	strbvs	r5, [r4, #-3917]
    2358:	74696e49 	strbtvc	r6, [r9], #-3657
    235c:	4d495400 	cfstrdmi	mvd5, [r9]
    2360:	6c65535f 	stclvs	3, cr5, [r5], #-380
    2364:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    2368:	414d4443 	cmpmi	sp, r3, asr #8
    236c:	4d495400 	cfstrdmi	mvd5, [r9]
    2370:	4d504f5f 	ldclmi	15, cr4, [r0, #-380]
    2374:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2378:	5f4d4954 	svcpl	0x004d4954
    237c:	4931434f 	ldmdbmi	r1!, {r0, r1, r2, r3, r6, r8, r9, lr}
    2380:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2384:	5f4d4954 	svcpl	0x004d4954
    2388:	5031434f 	eorspl	r4, r1, pc, asr #6
    238c:	6f6c6572 	svcvs	0x006c6572
    2390:	6f436461 	svcvs	0x00436461
    2394:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2398:	4d495400 	cfstrdmi	mvd5, [r9]
    239c:	3143495f 	cmpcc	r3, pc, asr r9
    23a0:	616c6f50 	cmnvs	ip, r0, asr pc
    23a4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    23a8:	4d495400 	cfstrdmi	mvd5, [r9]
    23ac:	7465475f 	strbtvc	r4, [r5], #-1887
    23b0:	74706143 	ldrbtvc	r6, [r0], #-323
    23b4:	31657275 	smccc	22309
    23b8:	4d495400 	cfstrdmi	mvd5, [r9]
    23bc:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    23c0:	53656c64 	cmnpl	r5, #25600	; 0x6400
    23c4:	65746174 	ldrbvs	r6, [r4, #-372]!
    23c8:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    23cc:	72636d73 	rsbvc	r6, r3, #7360	; 0x1cc0
    23d0:	4d495400 	cfstrdmi	mvd5, [r9]
    23d4:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    23d8:	74736146 	ldrbtvc	r6, [r3], #-326
    23dc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    23e0:	54006769 	strpl	r6, [r0], #-1897
    23e4:	00784d49 	rsbseq	r4, r8, r9, asr #26
    23e8:	5f4d4954 	svcpl	0x004d4954
    23ec:	63726f46 	cmnvs	r2, #280	; 0x118
    23f0:	63416465 	movtvs	r6, #5221	; 0x1465
    23f4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    23f8:	4d495400 	cfstrdmi	mvd5, [r9]
    23fc:	3243495f 	subcc	r4, r3, #1556480	; 0x17c000
    2400:	616c6f50 	cmnvs	ip, r0, asr pc
    2404:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2408:	4d495400 	cfstrdmi	mvd5, [r9]
    240c:	7465535f 	strbtvc	r5, [r5], #-863
    2410:	50344349 	eorspl	r4, r4, r9, asr #6
    2414:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2418:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    241c:	4d495400 	cfstrdmi	mvd5, [r9]
    2420:	616c535f 	cmnvs	ip, pc, asr r3
    2424:	6f4d6576 	svcvs	0x004d6576
    2428:	54006564 	strpl	r6, [r0], #-1380
    242c:	4f5f4d49 	svcmi	0x005f4d49
    2430:	53495353 	movtpl	r5, #37715	; 0x9353
    2434:	65746174 	ldrbvs	r6, [r4, #-372]!
    2438:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    243c:	00317263 	eorseq	r7, r1, r3, ror #4
    2440:	5f4d4954 	svcpl	0x004d4954
    2444:	65707954 	ldrbvs	r7, [r0, #-2388]!
    2448:	00666544 	rsbeq	r6, r6, r4, asr #10
    244c:	5f4d4954 	svcpl	0x004d4954
    2450:	4932434f 	ldmdbmi	r2!, {r0, r1, r2, r3, r6, r8, r9, lr}
    2454:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2458:	5f4d4954 	svcpl	0x004d4954
    245c:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    2460:	6b636f6c 	blvs	18de218 <__Stack_Size+0x18dde18>
    2464:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2468:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    246c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2470:	5f314954 	svcpl	0x00314954
    2474:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2478:	54006769 	strpl	r6, [r0], #-1897
    247c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2480:	61437465 	cmpvs	r3, r5, ror #8
    2484:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    2488:	54003265 	strpl	r3, [r0], #-613
    248c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2490:	61437465 	cmpvs	r3, r5, ror #8
    2494:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    2498:	54003365 	strpl	r3, [r0], #-869
    249c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    24a0:	61437465 	cmpvs	r3, r5, ror #8
    24a4:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    24a8:	54003465 	strpl	r3, [r0], #-1125
    24ac:	505f4d49 	subspl	r4, pc, r9, asr #26
    24b0:	65736c75 	ldrbvs	r6, [r3, #-3189]!
    24b4:	4d495400 	cfstrdmi	mvd5, [r9]
    24b8:	414d445f 	cmpmi	sp, pc, asr r4
    24bc:	73727542 	cmnvc	r2, #276824064	; 0x10800000
    24c0:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    24c4:	00687467 	rsbeq	r7, r8, r7, ror #8
    24c8:	5f4d4954 	svcpl	0x004d4954
    24cc:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    24d0:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
    24d4:	6f697369 	svcvs	0x00697369
    24d8:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    24dc:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 1597 <__Stack_Size+0x1197>
    24e0:	74757074 	ldrbtvc	r7, [r5], #-116
    24e4:	74617453 	strbtvc	r7, [r1], #-1107
    24e8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    24ec:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    24f0:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    24f4:	0067616c 	rsbeq	r6, r7, ip, ror #2
    24f8:	5f4d4954 	svcpl	0x004d4954
    24fc:	61656c43 	cmnvs	r5, r3, asr #24
    2500:	34434f72 	strbcc	r4, [r3], #-3954
    2504:	00666552 	rsbeq	r6, r6, r2, asr r5
    2508:	5f4d4954 	svcpl	0x004d4954
    250c:	78525449 	ldmdavc	r2, {r0, r3, r6, sl, ip, lr}^
    2510:	65747845 	ldrbvs	r7, [r4, #-2117]!
    2514:	6c616e72 	stclvs	14, cr6, [r1], #-456
    2518:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    251c:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    2520:	00676966 	rsbeq	r6, r7, r6, ror #18
    2524:	5f4d4954 	svcpl	0x004d4954
    2528:	61656c43 	cmnvs	r5, r3, asr #24
    252c:	50544972 	subspl	r4, r4, r2, ror r9
    2530:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2534:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2538:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    253c:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    2540:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    2544:	00676966 	rsbeq	r6, r7, r6, ror #18
    2548:	5f4d4954 	svcpl	0x004d4954
    254c:	50525241 	subspl	r5, r2, r1, asr #4
    2550:	6f6c6572 	svcvs	0x006c6572
    2554:	6f436461 	svcvs	0x00436461
    2558:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    255c:	6d747300 	ldclvs	3, cr7, [r4]
    2560:	31663233 	cmncc	r6, r3, lsr r2
    2564:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    2568:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    256c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    2570:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2574:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2578:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!
    257c:	5400632e 	strpl	r6, [r0], #-814
    2580:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2584:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    2588:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    258c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2590:	6d740074 	ldclvs	0, cr0, [r4, #-464]!
    2594:	65636370 	strbvs	r6, [r3, #-880]!
    2598:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    259c:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    25a0:	6f6c4374 	svcvs	0x006c4374
    25a4:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    25a8:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
    25ac:	54006e6f 	strpl	r6, [r0], #-3695
    25b0:	4f5f4d49 	svcmi	0x005f4d49
    25b4:	61463243 	cmpvs	r6, r3, asr #4
    25b8:	6f437473 	svcvs	0x00437473
    25bc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    25c0:	4d495400 	cfstrdmi	mvd5, [r9]
    25c4:	6572425f 	ldrbvs	r4, [r2, #-607]!
    25c8:	6f506b61 	svcvs	0x00506b61
    25cc:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    25d0:	54007974 	strpl	r7, [r0], #-2420
    25d4:	535f4d49 	cmppl	pc, #4672	; 0x1240
    25d8:	63656c65 	cmnvs	r5, #25856	; 0x6500
    25dc:	74754f74 	ldrbtvc	r4, [r5], #-3956
    25e0:	54747570 	ldrbtpl	r7, [r4], #-1392
    25e4:	67676972 	undefined
    25e8:	54007265 	strpl	r7, [r0], #-613
    25ec:	545f4d49 	ldrbpl	r4, [pc], #3401	; 25f4 <__Stack_Size+0x21f4>
    25f0:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    25f4:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    25f8:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    25fc:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2600:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2604:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2608:	7463656c 	strbtvc	r6, [r3], #-1388
    260c:	4d78434f 	ldclmi	3, cr4, [r8, #-316]!
    2610:	4d495400 	cfstrdmi	mvd5, [r9]
    2614:	414c465f 	cmpmi	ip, pc, asr r6
    2618:	49540047 	ldmdbmi	r4, {r0, r1, r2, r6}^
    261c:	4f4c5f4d 	svcmi	0x004c5f4d
    2620:	654c4b43 	strbvs	r4, [ip, #-2883]
    2624:	006c6576 	rsbeq	r6, ip, r6, ror r5
    2628:	5f4d4954 	svcpl	0x004d4954
    262c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2630:	746e756f 	strbtvc	r7, [lr], #-1391
    2634:	54007265 	strpl	r7, [r0], #-613
    2638:	445f4d49 	ldrbmi	r4, [pc], #3401	; 2640 <__Stack_Size+0x2240>
    263c:	6f53414d 	svcvs	0x0053414d
    2640:	65637275 	strbvs	r7, [r3, #-629]!
    2644:	4d495400 	cfstrdmi	mvd5, [r9]
    2648:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    264c:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    2650:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2654:	4d495400 	cfstrdmi	mvd5, [r9]
    2658:	5043495f 	subpl	r4, r3, pc, asr r9
    265c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2660:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2664:	4d495400 	cfstrdmi	mvd5, [r9]
    2668:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    266c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2670:	4d495400 	cfstrdmi	mvd5, [r9]
    2674:	4353505f 	cmpmi	r3, #95	; 0x5f
    2678:	6f6c6552 	svcvs	0x006c6552
    267c:	6f4d6461 	svcvs	0x004d6461
    2680:	54006564 	strpl	r6, [r0], #-1380
    2684:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2688:	6d437843 	stclvs	8, cr7, [r3, #-268]
    268c:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2690:	65475f4d 	strbvs	r5, [r7, #-3917]
    2694:	65725074 	ldrbvs	r5, [r2, #-116]!
    2698:	6c616373 	stclvs	3, cr6, [r1], #-460
    269c:	45007265 	strmi	r7, [r0, #-613]
    26a0:	52547478 	subspl	r7, r4, #2013265920	; 0x78000000
    26a4:	6c694647 	stclvs	6, cr4, [r9], #-284
    26a8:	00726574 	rsbseq	r6, r2, r4, ror r5
    26ac:	5f4d4954 	svcpl	0x004d4954
    26b0:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    26b4:	74696e49 	strbtvc	r6, [r9], #-3657
    26b8:	65707954 	ldrbvs	r7, [r0, #-2388]!
    26bc:	00666544 	rsbeq	r6, r6, r4, asr #10
    26c0:	5f4d4954 	svcpl	0x004d4954
    26c4:	656c6553 	strbvs	r6, [ip, #-1363]!
    26c8:	61487463 	cmpvs	r8, r3, ror #8
    26cc:	65536c6c 	ldrbvs	r6, [r3, #-3180]
    26d0:	726f736e 	rsbvc	r7, pc, #-1207959551	; 0xb8000001
    26d4:	4d495400 	cfstrdmi	mvd5, [r9]
    26d8:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    26dc:	74617265 	strbtvc	r7, [r1], #-613
    26e0:	65764565 	ldrbvs	r4, [r6, #-1381]!
    26e4:	5400746e 	strpl	r7, [r0], #-1134
    26e8:	535f4d49 	cmppl	pc, #4672	; 0x1240
    26ec:	43497465 	movtmi	r7, #37989	; 0x9465
    26f0:	65725032 	ldrbvs	r5, [r2, #-50]!
    26f4:	6c616373 	stclvs	3, cr6, [r1], #-460
    26f8:	54007265 	strpl	r7, [r0], #-613
    26fc:	525f4d49 	subspl	r4, pc, #4672	; 0x1240
    2700:	74657065 	strbtvc	r7, [r5], #-101
    2704:	6f697469 	svcvs	0x00697469
    2708:	756f436e 	strbvc	r4, [pc, #-878]!	; 23a2 <__Stack_Size+0x1fa2>
    270c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2710:	4d495400 	cfstrdmi	mvd5, [r9]
    2714:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2718:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    271c:	72425f4d 	subvc	r5, r2, #308	; 0x134
    2720:	006b6165 	rsbeq	r6, fp, r5, ror #2
    2724:	5f4d4954 	svcpl	0x004d4954
    2728:	504e434f 	subpl	r4, lr, pc, asr #6
    272c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2730:	00797469 	rsbseq	r7, r9, r9, ror #8
    2734:	5f4d4954 	svcpl	0x004d4954
    2738:	45784954 	ldrbmi	r4, [r8, #-2388]!
    273c:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    2740:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    2744:	6f534b4c 	svcvs	0x00534b4c
    2748:	65637275 	strbvs	r7, [r3, #-629]!
    274c:	4d495400 	cfstrdmi	mvd5, [r9]
    2750:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!
    2754:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    2758:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    275c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2760:	70555f4d 	subsvc	r5, r5, sp, asr #30
    2764:	65746164 	ldrbvs	r6, [r4, #-356]!
    2768:	61736944 	cmnvs	r3, r4, asr #18
    276c:	43656c62 	cmnmi	r5, #25088	; 0x6200
    2770:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2774:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2778:	70555f4d 	subsvc	r5, r5, sp, asr #30
    277c:	65746164 	ldrbvs	r6, [r4, #-356]!
    2780:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2784:	54006563 	strpl	r6, [r0], #-1379
    2788:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    278c:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    2790:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2794:	00746375 	rsbseq	r6, r4, r5, ror r3
    2798:	5f334954 	svcpl	0x00334954
    279c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    27a0:	54006769 	strpl	r6, [r0], #-1897
    27a4:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    27a8:	746e756f 	strbtvc	r7, [lr], #-1391
    27ac:	6f4d7265 	svcvs	0x004d7265
    27b0:	54006564 	strpl	r6, [r0], #-1380
    27b4:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1a73 <__Stack_Size+0x1673>
    27b8:	646f636e 	strbtvs	r6, [pc], #878	; 27c0 <__Stack_Size+0x23c0>
    27bc:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
    27c0:	66726574 	undefined
    27c4:	43656361 	cmnmi	r5, #-2080374783	; 0x84000001
    27c8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27cc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27d0:	6f435f4d 	svcvs	0x00435f4d
    27d4:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    27d8:	646f4d72 	strbtvs	r4, [pc], #3442	; 27e0 <__Stack_Size+0x23e0>
    27dc:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    27e0:	00676966 	rsbeq	r6, r7, r6, ror #18
    27e4:	5f4d4954 	svcpl	0x004d4954
    27e8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27ec:	61706d6f 	cmnvs	r0, pc, ror #26
    27f0:	00336572 	eorseq	r6, r3, r2, ror r5
    27f4:	5f4d4954 	svcpl	0x004d4954
    27f8:	61656c43 	cmnvs	r5, r3, asr #24
    27fc:	33434f72 	movtcc	r4, #16242	; 0x3f72
    2800:	00666552 	rsbeq	r6, r6, r2, asr r5
    2804:	5f4d4954 	svcpl	0x004d4954
    2808:	4934434f 	ldmdbmi	r4!, {r0, r1, r2, r3, r6, r8, r9, lr}
    280c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2810:	5f4d4954 	svcpl	0x004d4954
    2814:	63726f46 	cmnvs	r2, #280	; 0x118
    2818:	434f6465 	movtmi	r6, #62565	; 0xf465
    281c:	6e6f4334 	mcrvs	3, 3, r4, cr15, cr4, {1}
    2820:	00676966 	rsbeq	r6, r7, r6, ror #18
    2824:	5f4d4954 	svcpl	0x004d4954
    2828:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    282c:	746e756f 	strbtvc	r7, [lr], #-1391
    2830:	54007265 	strpl	r7, [r0], #-613
    2834:	4f5f4d49 	svcmi	0x005f4d49
    2838:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    283c:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2840:	00746375 	rsbseq	r6, r4, r5, ror r3
    2844:	5f4d4954 	svcpl	0x004d4954
    2848:	656c6553 	strbvs	r6, [ip, #-1363]!
    284c:	6c537463 	cfldrdvs	mvd7, [r3], {99}
    2850:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    2854:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2858:	5f4d4954 	svcpl	0x004d4954
    285c:	4631434f 	ldrtmi	r4, [r1], -pc, asr #6
    2860:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    2864:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2868:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    286c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2870:	6c64494e 	stclvs	9, cr4, [r4], #-312
    2874:	61745365 	cmnvs	r4, r5, ror #6
    2878:	54006574 	strpl	r6, [r0], #-1396
    287c:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1b3b <__Stack_Size+0x173b>
    2880:	6f435254 	svcvs	0x00435254
    2884:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2888:	4d495400 	cfstrdmi	mvd5, [r9]
    288c:	31434f5f 	cmpcc	r3, pc, asr pc
    2890:	6c6f504e 	stclvs	0, cr5, [pc], #-312
    2894:	74697261 	strbtvc	r7, [r9], #-609
    2898:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    289c:	00676966 	rsbeq	r6, r7, r6, ror #18
    28a0:	5f4d4954 	svcpl	0x004d4954
    28a4:	53504349 	cmppl	r0, #603979777	; 0x24000001
    28a8:	49540043 	ldmdbmi	r4, {r0, r1, r6}^
    28ac:	76455f4d 	strbvc	r5, [r5], -sp, asr #30
    28b0:	53746e65 	cmnpl	r4, #1616	; 0x650
    28b4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    28b8:	6d740065 	ldclvs	0, cr0, [r4, #-404]!
    28bc:	6d636370 	stclvs	3, cr6, [r3, #-448]!
    28c0:	74003172 	strvc	r3, [r0], #-370
    28c4:	6363706d 	cmnvs	r3, #109	; 0x6d
    28c8:	0032726d 	eorseq	r7, r2, sp, ror #4
    28cc:	5f4d4954 	svcpl	0x004d4954
    28d0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    28d4:	006c656e 	rsbeq	r6, ip, lr, ror #10
    28d8:	5f4d4954 	svcpl	0x004d4954
    28dc:	656c6553 	strbvs	r6, [ip, #-1363]!
    28e0:	4f437463 	svcmi	0x00437463
    28e4:	4954004d 	ldmdbmi	r4, {r0, r2, r3, r6}^
    28e8:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    28ec:	6c657250 	sfmvs	f7, 2, [r5], #-320
    28f0:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    28f4:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    28f8:	69006c6f 	stmdbvs	r0, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}
    28fc:	70706f63 	rsbsvc	r6, r0, r3, ror #30
    2900:	7469736f 	strbtvc	r7, [r9], #-879
    2904:	6c657365 	stclvs	3, cr7, [r5], #-404
    2908:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    290c:	54006e6f 	strpl	r6, [r0], #-3695
    2910:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2914:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2918:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    291c:	6b636f6c 	blvs	18de6d4 <__Stack_Size+0x18de2d4>
    2920:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2924:	54006769 	strpl	r6, [r0], #-1897
    2928:	505f4d49 	subspl	r4, pc, r9, asr #26
    292c:	6f697265 	svcvs	0x00697265
    2930:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2934:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2938:	31434974 	cmpcc	r3, r4, ror r9
    293c:	73657250 	cmnvc	r5, #5	; 0x5
    2940:	656c6163 	strbvs	r6, [ip, #-355]!
    2944:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2948:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    294c:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    2950:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2954:	33434974 	movtcc	r4, #14708	; 0x3974
    2958:	73657250 	cmnvc	r5, #5	; 0x5
    295c:	656c6163 	strbvs	r6, [ip, #-355]!
    2960:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2964:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2968:	656c6553 	strbvs	r6, [ip, #-1363]!
    296c:	6f697463 	svcvs	0x00697463
    2970:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2974:	54455f4d 	strbpl	r5, [r5], #-3917
    2978:	6f6c4352 	svcvs	0x006c4352
    297c:	6f4d6b63 	svcvs	0x004d6b63
    2980:	43316564 	teqmi	r1, #419430400	; 0x19000000
    2984:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2988:	6d740067 	ldclvs	0, cr0, [r4, #-412]!
    298c:	6d636370 	stclvs	3, cr6, [r3, #-448]!
    2990:	54007872 	strpl	r7, [r0], #-2162
    2994:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2998:	63656c65 	cmnvs	r5, #25856	; 0x6500
    299c:	656e4f74 	strbvs	r4, [lr, #-3956]!
    29a0:	736c7550 	cmnvc	ip, #335544320	; 0x14000000
    29a4:	646f4d65 	strbtvs	r4, [pc], #3429	; 29ac <__Stack_Size+0x25ac>
    29a8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    29ac:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    29b0:	65646f4d 	strbvs	r6, [r4, #-3917]!
    29b4:	4d495400 	cfstrdmi	mvd5, [r9]
    29b8:	4752545f 	undefined
    29bc:	756f534f 	strbvc	r5, [pc, #-847]!	; 2675 <__Stack_Size+0x2275>
    29c0:	00656372 	rsbeq	r6, r5, r2, ror r3
    29c4:	5f4d4954 	svcpl	0x004d4954
    29c8:	5253534f 	subspl	r5, r3, #1006632961	; 0x3c000001
    29cc:	74617453 	strbtvc	r7, [r1], #-1107
    29d0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    29d4:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    29d8:	616c6f50 	cmnvs	ip, r0, asr pc
    29dc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    29e0:	4d495400 	cfstrdmi	mvd5, [r9]
    29e4:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    29e8:	4d57506c 	ldclmi	0, cr5, [r7, #-432]
    29ec:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    29f0:	00737475 	rsbseq	r7, r3, r5, ror r4
    29f4:	706f6369 	rsbvc	r6, pc, r9, ror #6
    29f8:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    29fc:	6f706574 	svcvs	0x00706574
    2a00:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2a04:	54007974 	strpl	r7, [r0], #-2420
    2a08:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2a0c:	43525444 	cmpmi	r2, #1140850688	; 0x44000000
    2a10:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a14:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a18:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2a1c:	4f726165 	svcmi	0x00726165
    2a20:	65523243 	ldrbvs	r3, [r2, #-579]
    2a24:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2a28:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2a2c:	74784578 	ldrbtvc	r4, [r8], #-1400
    2a30:	616e7265 	cmnvs	lr, r5, ror #4
    2a34:	6f6c436c 	svcvs	0x006c436c
    2a38:	6f436b63 	svcvs	0x00436b63
    2a3c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2a40:	4d495400 	cfstrdmi	mvd5, [r9]
    2a44:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    2a48:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    2a4c:	6576616c 	ldrbvs	r6, [r6, #-364]!
    2a50:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2a54:	4d495400 	cfstrdmi	mvd5, [r9]
    2a58:	7475415f 	ldrbtvc	r4, [r5], #-351
    2a5c:	74616d6f 	strbtvc	r6, [r1], #-3439
    2a60:	754f6369 	strbvc	r6, [pc, #-873]	; 26ff <__Stack_Size+0x22ff>
    2a64:	74757074 	ldrbtvc	r7, [r5], #-116
    2a68:	4d495400 	cfstrdmi	mvd5, [r9]
    2a6c:	7465535f 	strbtvc	r5, [r5], #-863
    2a70:	6f747541 	svcvs	0x00747541
    2a74:	6f6c6572 	svcvs	0x006c6572
    2a78:	54006461 	strpl	r6, [r0], #-1121
    2a7c:	4f5f4d49 	svcmi	0x005f4d49
    2a80:	75707475 	ldrbvc	r7, [r0, #-1141]!
    2a84:	74534e74 	ldrbvc	r4, [r3], #-3700
    2a88:	00657461 	rsbeq	r7, r5, r1, ror #8
    2a8c:	5f4d4954 	svcpl	0x004d4954
    2a90:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2a94:	5400646d 	strpl	r6, [r0], #-1133
    2a98:	545f4d49 	ldrbpl	r4, [pc], #3401	; 2aa0 <__Stack_Size+0x26a0>
    2a9c:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    2aa0:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    2aa4:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2aa8:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2aac:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2ab0:	54495f4d 	strbpl	r5, [r9], #-3917
    2ab4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2ab8:	54006769 	strpl	r6, [r0], #-1897
    2abc:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2ac0:	6563726f 	strbvs	r7, [r3, #-623]!
    2ac4:	31434f64 	cmpcc	r3, r4, ror #30
    2ac8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2acc:	54006769 	strpl	r6, [r0], #-1897
    2ad0:	435f3449 	cmpmi	pc, #1224736768	; 0x49000000
    2ad4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ad8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2adc:	65445f4d 	strbvs	r5, [r4, #-3917]
    2ae0:	69546461 	ldmdbvs	r4, {r0, r5, r6, sl, sp, lr}^
    2ae4:	5400656d 	strpl	r6, [r0], #-1389
    2ae8:	4f5f4d49 	svcmi	0x005f4d49
    2aec:	6e493343 	cdpvs	3, 4, cr3, cr9, cr3, {2}
    2af0:	54007469 	strpl	r7, [r0], #-1129
    2af4:	4f5f4d49 	svcmi	0x005f4d49
    2af8:	504e3243 	subpl	r3, lr, r3, asr #4
    2afc:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2b00:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    2b04:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2b08:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2b0c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2b10:	6c6f5034 	stclvs	0, cr5, [pc], #-208
    2b14:	74697261 	strbtvc	r7, [r9], #-609
    2b18:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2b1c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2b20:	5f4d4954 	svcpl	0x004d4954
    2b24:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    2b28:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2b2c:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2b30:	54007469 	strpl	r7, [r0], #-1129
    2b34:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2b38:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2b3c:	5231434f 	eorspl	r4, r1, #1006632961	; 0x3c000001
    2b40:	54006665 	strpl	r6, [r0], #-1637
    2b44:	4f5f4d49 	svcmi	0x005f4d49
    2b48:	6f503343 	svcvs	0x00503343
    2b4c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2b50:	6f437974 	svcvs	0x00437974
    2b54:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b58:	4d495400 	cfstrdmi	mvd5, [r9]
    2b5c:	7478455f 	ldrbtvc	r4, [r8], #-1375
    2b60:	50475254 	subpl	r5, r7, r4, asr r2
    2b64:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2b68:	00797469 	rsbseq	r7, r9, r9, ror #8
    2b6c:	5f4d4954 	svcpl	0x004d4954
    2b70:	494d5750 	stmdbmi	sp, {r4, r6, r8, r9, sl, ip, lr}^
    2b74:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2b78:	54006769 	strpl	r6, [r0], #-1897
    2b7c:	545f4d49 	ldrbpl	r4, [pc], #3401	; 2b84 <__Stack_Size+0x2784>
    2b80:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    2b84:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    2b88:	5474696e 	ldrbtpl	r6, [r4], #-2414
    2b8c:	44657079 	strbtmi	r7, [r5], #-121
    2b90:	54006665 	strpl	r6, [r0], #-1637
    2b94:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2b98:	54497465 	strbpl	r7, [r9], #-1125
    2b9c:	74617453 	strbtvc	r7, [r1], #-1107
    2ba0:	74007375 	strvc	r7, [r0], #-885
    2ba4:	7263706d 	rsbvc	r7, r3, #109	; 0x6d
    2ba8:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    2bac:	54495f4d 	strbpl	r5, [r9], #-3917
    2bb0:	4d495400 	cfstrdmi	mvd5, [r9]
    2bb4:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    2bb8:	4f646563 	svcmi	0x00646563
    2bbc:	6f433343 	svcvs	0x00433343
    2bc0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2bc4:	4d495400 	cfstrdmi	mvd5, [r9]
    2bc8:	646d435f 	strbtvs	r4, [sp], #-863
    2bcc:	4d495400 	cfstrdmi	mvd5, [r9]
    2bd0:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2bd4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2bd8:	5f4d4954 	svcpl	0x004d4954
    2bdc:	69464349 	stmdbvs	r6, {r0, r3, r6, r8, r9, lr}^
    2be0:	7265746c 	rsbvc	r7, r5, #1811939328	; 0x6c000000
    2be4:	4d495400 	cfstrdmi	mvd5, [r9]
    2be8:	6c65535f 	stclvs	3, cr5, [r5], #-380
    2bec:	4d746365 	ldclmi	3, cr6, [r4, #-404]!
    2bf0:	65747361 	ldrbvs	r7, [r4, #-865]!
    2bf4:	616c5372 	smcvs	50482
    2bf8:	6f4d6576 	svcvs	0x004d6576
    2bfc:	54006564 	strpl	r6, [r0], #-1380
    2c00:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2c04:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2c08:	706e4974 	rsbvc	r4, lr, r4, ror r9
    2c0c:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    2c10:	65676769 	strbvs	r6, [r7, #-1897]!
    2c14:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2c18:	72505f4d 	subsvc	r5, r0, #308	; 0x134
    2c1c:	61637365 	cmnvs	r3, r5, ror #6
    2c20:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    2c24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2c28:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2c2c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2c30:	6c6f5032 	stclvs	0, cr5, [pc], #-200
    2c34:	74697261 	strbtvc	r7, [r9], #-609
    2c38:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2c3c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2c40:	65746e69 	ldrbvs	r6, [r4, #-3689]!
    2c44:	64726567 	ldrbtvs	r6, [r2], #-1383
    2c48:	64697669 	strbtvs	r7, [r9], #-1641
    2c4c:	55007265 	strpl	r7, [r0, #-613]
    2c50:	54524153 	ldrbpl	r4, [r2], #-339
    2c54:	4850435f 	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2c58:	53550041 	cmppl	r5, #65	; 0x41
    2c5c:	5f545241 	svcpl	0x00545241
    2c60:	50746553 	rsbspl	r6, r4, r3, asr r5
    2c64:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2c68:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2c6c:	41535500 	cmpmi	r3, r0, lsl #10
    2c70:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2c74:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2c78:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2c7c:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    2c80:	6572424e 	ldrbvs	r4, [r2, #-590]!
    2c84:	65446b61 	strbvs	r6, [r4, #-2913]
    2c88:	74636574 	strbtvc	r6, [r3], #-1396
    2c8c:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    2c90:	55006874 	strpl	r6, [r0, #-2164]
    2c94:	54524153 	ldrbpl	r4, [r2], #-339
    2c98:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2c9c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2ca0:	41535500 	cmpmi	r3, r0, lsl #10
    2ca4:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2ca8:	6b636f6c 	blvs	18dea60 <__Stack_Size+0x18de660>
    2cac:	74696e49 	strbtvc	r6, [r9], #-3657
    2cb0:	65707954 	ldrbvs	r7, [r0, #-2388]!
    2cb4:	00666544 	rsbeq	r6, r6, r4, asr #10
    2cb8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2cbc:	6d435f54 	stclvs	15, cr5, [r3, #-336]
    2cc0:	53550064 	cmppl	r5, #100	; 0x64
    2cc4:	5f545241 	svcpl	0x00545241
    2cc8:	646e6553 	strbtvs	r6, [lr], #-1363
    2ccc:	61746144 	cmnvs	r4, r4, asr #2
    2cd0:	41535500 	cmpmi	r3, r0, lsl #10
    2cd4:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^
    2cd8:	44666c61 	strbtmi	r6, [r6], #-3169
    2cdc:	656c7075 	strbvs	r7, [ip, #-117]!
    2ce0:	646d4378 	strbtvs	r4, [sp], #-888
    2ce4:	41535500 	cmpmi	r3, r0, lsl #10
    2ce8:	575f5452 	undefined
    2cec:	55656b61 	strbpl	r6, [r5, #-2913]!
    2cf0:	53550070 	cmppl	r5, #112	; 0x70
    2cf4:	5f545241 	svcpl	0x00545241
    2cf8:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2cfc:	5500646d 	strpl	r6, [r0, #-1133]
    2d00:	54524153 	ldrbpl	r4, [r2], #-339
    2d04:	73614c5f 	cmnvc	r1, #24320	; 0x5f00
    2d08:	74694274 	strbtvc	r4, [r9], #-628
    2d0c:	41535500 	cmpmi	r3, r0, lsl #10
    2d10:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2d14:	4d414472 	cfstrdmi	mvd4, [r1, #-456]
    2d18:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2d1c:	63627061 	cmnvs	r2, #97	; 0x61
    2d20:	6b636f6c 	blvs	18dead8 <__Stack_Size+0x18de6d8>
    2d24:	41535500 	cmpmi	r3, r0, lsl #10
    2d28:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2d2c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2d30:	65505449 	ldrbvs	r5, [r0, #-1097]
    2d34:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2d38:	74694267 	strbtvc	r4, [r9], #-615
    2d3c:	41535500 	cmpmi	r3, r0, lsl #10
    2d40:	475f5452 	undefined
    2d44:	64726175 	ldrbtvs	r6, [r2], #-373
    2d48:	656d6954 	strbvs	r6, [sp, #-2388]!
    2d4c:	41535500 	cmpmi	r3, r0, lsl #10
    2d50:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}
    2d54:	72424e49 	subvc	r4, r2, #1168	; 0x490
    2d58:	446b6165 	strbtmi	r6, [fp], #-357
    2d5c:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    2d60:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    2d64:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    2d68:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d6c:	53550067 	cmppl	r5, #103	; 0x67
    2d70:	5f545241 	svcpl	0x00545241
    2d74:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    2d78:	41535500 	cmpmi	r3, r0, lsl #10
    2d7c:	445f5452 	ldrbmi	r5, [pc], #1106	; 2d84 <__Stack_Size+0x2984>
    2d80:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2d84:	53550074 	cmppl	r5, #116	; 0x74
    2d88:	5f545241 	svcpl	0x00545241
    2d8c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2d90:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    2d94:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2d98:	00746375 	rsbseq	r6, r4, r5, ror r3
    2d9c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2da0:	4d445f54 	stclmi	15, cr5, [r4, #-336]
    2da4:	71655241 	cmnvc	r5, r1, asr #4
    2da8:	41535500 	cmpmi	r3, r0, lsl #10
    2dac:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2db0:	6b636f6c 	blvs	18deb68 <__Stack_Size+0x18de768>
    2db4:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2db8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2dbc:	75007469 	strvc	r7, [r0, #-1129]
    2dc0:	74726173 	ldrbtvc	r6, [r2], #-371
    2dc4:	73616278 	cmnvc	r1, #-2147483641	; 0x80000007
    2dc8:	43520065 	cmpmi	r2, #101	; 0x65
    2dcc:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    2dd0:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    2dd4:	74617453 	strbtvc	r7, [r1], #-1107
    2dd8:	55007375 	strpl	r7, [r0, #-885]
    2ddc:	54524153 	ldrbpl	r4, [r2], #-339
    2de0:	7465535f 	strbtvc	r5, [r5], #-863
    2de4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    2de8:	00737365 	rsbseq	r7, r3, r5, ror #6
    2dec:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2df0:	65535f54 	ldrbvs	r5, [r3, #-3924]
    2df4:	61754774 	cmnvs	r5, r4, ror r7
    2df8:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    2dfc:	5500656d 	strpl	r6, [r0, #-1389]
    2e00:	54524153 	ldrbpl	r4, [r2], #-339
    2e04:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    2e08:	65724264 	ldrbvs	r4, [r2, #-612]!
    2e0c:	55006b61 	strpl	r6, [r0, #-2913]
    2e10:	54524153 	ldrbpl	r4, [r2], #-339
    2e14:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    2e18:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2e1c:	53550067 	cmppl	r5, #103	; 0x67
    2e20:	78545241 	ldmdavc	r4, {r0, r6, r9, ip, lr}^
    2e24:	41535500 	cmpmi	r3, r0, lsl #10
    2e28:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2e2c:	7472616d 	ldrbtvc	r6, [r2], #-365
    2e30:	64726143 	ldrbtvs	r6, [r2], #-323
    2e34:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2e38:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2e3c:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    2e40:	74537469 	ldrbvc	r7, [r3], #-1129
    2e44:	74637572 	strbtvc	r7, [r3], #-1394
    2e48:	41535500 	cmpmi	r3, r0, lsl #10
    2e4c:	415f5452 	cmpmi	pc, r2, asr r4
    2e50:	65726464 	ldrbvs	r6, [r2, #-1124]!
    2e54:	62007373 	andvs	r7, r0, #-872415231	; 0xcc000001
    2e58:	6f707469 	svcvs	0x00707469
    2e5c:	53550073 	cmppl	r5, #115	; 0x73
    2e60:	5f545241 	svcpl	0x00545241
    2e64:	61656c43 	cmnvs	r5, r3, asr #24
    2e68:	616c4672 	smcvs	50274
    2e6c:	53550067 	cmppl	r5, #103	; 0x67
    2e70:	5f545241 	svcpl	0x00545241
    2e74:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2e78:	61745354 	cmnvs	r4, r4, asr r3
    2e7c:	00737574 	rsbseq	r7, r3, r4, ror r5
    2e80:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2e84:	72495f54 	subvc	r5, r9, #336	; 0x150
    2e88:	6f434144 	svcvs	0x00434144
    2e8c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2e90:	41535500 	cmpmi	r3, r0, lsl #10
    2e94:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2e98:	6b636f6c 	blvs	18dec50 <__Stack_Size+0x18de850>
    2e9c:	41535500 	cmpmi	r3, r0, lsl #10
    2ea0:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    2ea4:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2ea8:	57726576 	undefined
    2eac:	55656b61 	strbpl	r6, [r5, #-2913]!
    2eb0:	646d4370 	strbtvs	r4, [sp], #-880
    2eb4:	41535500 	cmpmi	r3, r0, lsl #10
    2eb8:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2ebc:	43414472 	movtmi	r4, #5234	; 0x1472
    2ec0:	5500646d 	strpl	r6, [r0, #-1133]
    2ec4:	54524153 	ldrbpl	r4, [r2], #-339
    2ec8:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    2ecc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2ed0:	63617266 	cmnvs	r1, #1610612742	; 0x60000006
    2ed4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2ed8:	69646c61 	stmdbvs	r4!, {r0, r5, r6, sl, fp, sp, lr}^
    2edc:	65646976 	strbvs	r6, [r4, #-2422]!
    2ee0:	53550072 	cmppl	r5, #114	; 0x72
    2ee4:	5f545241 	svcpl	0x00545241
    2ee8:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    2eec:	72614374 	rsbvc	r4, r1, #-805306367	; 0xd0000001
    2ef0:	43414e64 	movtmi	r4, #7780	; 0x1e64
    2ef4:	646d434b 	strbtvs	r4, [sp], #-843
    2ef8:	41535500 	cmpmi	r3, r0, lsl #10
    2efc:	475f5452 	undefined
    2f00:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    2f04:	74536761 	ldrbvc	r6, [r3], #-1889
    2f08:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2f0c:	41535500 	cmpmi	r3, r0, lsl #10
    2f10:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2f14:	53550054 	cmppl	r5, #84	; 0x54
    2f18:	5f545241 	svcpl	0x00545241
    2f1c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2f20:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    2f24:	53550074 	cmppl	r5, #116	; 0x74
    2f28:	5f545241 	svcpl	0x00545241
    2f2c:	656b6157 	strbvs	r6, [fp, #-343]!
    2f30:	6f437055 	svcvs	0x00437055
    2f34:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2f38:	41535500 	cmpmi	r3, r0, lsl #10
    2f3c:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    2f40:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2f44:	61446576 	cmpvs	r4, r6, ror r5
    2f48:	55006174 	strpl	r6, [r0, #-372]
    2f4c:	54524153 	ldrbpl	r4, [r2], #-339
    2f50:	6572505f 	ldrbvs	r5, [r2, #-95]!
    2f54:	6c616373 	stclvs	3, cr6, [r1], #-460
    2f58:	55007265 	strpl	r7, [r0, #-613]
    2f5c:	54524153 	ldrbpl	r4, [r2], #-339
    2f60:	4f50435f 	svcmi	0x0050435f
    2f64:	7473004c 	ldrbtvc	r0, [r3], #-76
    2f68:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2f6c:	5f783031 	svcpl	0x00783031
    2f70:	2f62696c 	svccs	0x0062696c
    2f74:	2f637273 	svccs	0x00637273
    2f78:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2f7c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2f80:	73755f78 	cmnvc	r5, #480	; 0x1e0
    2f84:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    2f88:	73750063 	cmnvc	r5, #99	; 0x63
    2f8c:	72747261 	rsbsvc	r7, r4, #268435462	; 0x10000006
    2f90:	55006765 	strpl	r6, [r0, #-1893]
    2f94:	54524153 	ldrbpl	r4, [r2], #-339
    2f98:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    2f9c:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2fa0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2fa4:	7473655f 	ldrbtvc	r6, [r3], #-1375
    2fa8:	006b6361 	rsbeq	r6, fp, r1, ror #6
    2fac:	6164735f 	cmnvs	r4, pc, asr r3
    2fb0:	52006174 	andpl	r6, r0, #29	; 0x1d
    2fb4:	74657365 	strbtvc	r7, [r5], #-869
    2fb8:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    2fbc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    2fc0:	6c757000 	ldclvs	0, cr7, [r5]
    2fc4:	74736544 	ldrbtvc	r6, [r3], #-1348
    2fc8:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    2fcc:	61746164 	cmnvs	r4, r4, ror #2
    2fd0:	62655f00 	rsbvs	r5, r5, #0	; 0x0
    2fd4:	5f007373 	svcpl	0x00007373
    2fd8:	74616465 	strbtvc	r6, [r1], #-1125
    2fdc:	74730061 	ldrbtvc	r0, [r3], #-97
    2fe0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2fe4:	5f783031 	svcpl	0x00783031
    2fe8:	2f62696c 	svccs	0x0062696c
    2fec:	2f637273 	svccs	0x00637273
    2ff0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2ff4:	30316632 	eorscc	r6, r1, r2, lsr r6
    2ff8:	65765f78 	ldrbvs	r5, [r6, #-3960]!
    2ffc:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3000:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
    3004:	6e66705f 	mcrvs	0, 3, r7, cr6, cr15, {2}
    3008:	74636556 	strbtvc	r6, [r3], #-1366
    300c:	0073726f 	rsbseq	r7, r3, pc, ror #4
    3010:	536c7570 	cmnpl	ip, #469762048	; 0x1c000000
    3014:	5f006372 	svcpl	0x00006372
    3018:	73736273 	cmnvc	r3, #805306375	; 0x30000007
    301c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
    3020:	6f6c2067 	svcvs	0x006c2067
    3024:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
    3028:	6300746e 	movwvs	r7, #1134	; 0x46e
    302c:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
    3030:	6d72616e 	ldfvse	f6, [r2, #-440]!
    3034:	75625c73 	strbvc	r5, [r2, #-3187]!
    3038:	5c646c69 	stclpl	12, cr6, [r4], #-420
    303c:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    3040:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    3044:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
    3048:	61652d6d 	cmnvs	r5, sp, ror #26
    304c:	6e5c6962 	cdpvs	9, 5, cr6, cr12, cr2, {3}
    3050:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3054:	696c5c62 	stmdbvs	ip!, {r1, r5, r6, sl, fp, ip, lr}^
    3058:	735c6362 	cmpvc	ip, #-2013265919	; 0x88000001
    305c:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    3060:	2e2e0062 	cdpcs	0, 2, cr0, cr14, cr2, {3}
    3064:	2f2e2e2f 	svccs	0x002e2e2f
    3068:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    306c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3070:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    3074:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    3078:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    307c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3080:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    3084:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    3088:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    308c:	74612f62 	strbtvc	r2, [r1], #-3938
    3090:	74697865 	strbtvc	r7, [r9], #-2149
    3094:	6c00632e 	stcvs	3, cr6, [r0], {46}
    3098:	20676e6f 	rsbcs	r6, r7, pc, ror #28
    309c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
    30a0:	736e7520 	cmnvc	lr, #134217728	; 0x8000000
    30a4:	656e6769 	strbvs	r6, [lr, #-1897]!
    30a8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
    30ac:	5f5f0074 	svcpl	0x005f0074
    30b0:	635f7465 	cmpvs	pc, #1694498816	; 0x65000000
    30b4:	5f006178 	svcpl	0x00006178
    30b8:	5f74655f 	svcpl	0x0074655f
    30bc:	78656e6f 	stmdavc	r5!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    30c0:	5f007469 	svcpl	0x00007469
    30c4:	6574615f 	ldrbvs	r6, [r4, #-351]!
    30c8:	5f746978 	svcpl	0x00746978
    30cc:	65707974 	ldrbvs	r7, [r0, #-2420]!
    30d0:	5f5f0073 	svcpl	0x005f0073
    30d4:	615f7465 	cmpvs	pc, r5, ror #8
    30d8:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    30dc:	645f0074 	ldrbvs	r0, [pc], #116	; 30e4 <__Stack_Size+0x2ce4>
    30e0:	685f6f73 	ldmdavs	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    30e4:	6c646e61 	stclvs	14, cr6, [r4], #-388
    30e8:	2e2e0065 	cdpcs	0, 2, cr0, cr14, cr5, {3}
    30ec:	2f2e2e2f 	svccs	0x002e2e2f
    30f0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    30f4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    30f8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    30fc:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    3100:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    3104:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3108:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    310c:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    3110:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    3114:	78652f62 	stmdavc	r5!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    3118:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    311c:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    3120:	5f00657a 	svcpl	0x0000657a
    3124:	646e6172 	strbtvs	r6, [lr], #-370
    3128:	5f003834 	svcpl	0x00003834
    312c:	72656d65 	rsbvc	r6, r5, #6464	; 0x1940
    3130:	636e6567 	cmnvs	lr, #432013312	; 0x19c00000
    3134:	775f0079 	undefined
    3138:	6f747263 	svcvs	0x00747263
    313c:	735f626d 	cmpvc	pc, #-805306362	; 0xd0000006
    3140:	65746174 	ldrbvs	r6, [r4, #-372]!
    3144:	63775f00 	cmnvs	r7, #0	; 0x0
    3148:	6f747273 	svcvs	0x00747273
    314c:	5f73626d 	svcpl	0x0073626d
    3150:	74617473 	strbtvc	r7, [r1], #-1139
    3154:	6c5f0065 	mrrcvs	0, 6, r0, pc, cr5
    3158:	69736662 	ldmdbvs	r3!, {r1, r5, r6, r9, sl, sp, lr}^
    315c:	5f00657a 	svcpl	0x0000657a
    3160:	7472626d 	ldrbtvc	r6, [r2], #-621
    3164:	5f63776f 	svcpl	0x0063776f
    3168:	74617473 	strbtvc	r7, [r1], #-1139
    316c:	775f0065 	ldrbvc	r0, [pc, -r5, rrx]
    3170:	6d6f7463 	cfstrdvs	mvd7, [pc, #-396]!
    3174:	74735f62 	ldrbtvc	r5, [r3], #-3938
    3178:	00657461 	rsbeq	r7, r5, r1, ror #8
    317c:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    3180:	6365735f 	cmnvs	r5, #2080374785	; 0x7c000001
    3184:	62755f00 	rsbsvs	r5, r5, #0	; 0x0
    3188:	5f006675 	svcpl	0x00006675
    318c:	65736162 	ldrbvs	r6, [r3, #-354]!
    3190:	745f5f00 	ldrbvc	r5, [pc], #3840	; 3198 <__Stack_Size+0x2d98>
    3194:	6f685f6d 	svcvs	0x00685f6d
    3198:	5f007275 	svcpl	0x00007275
    319c:	0066735f 	rsbeq	r7, r6, pc, asr r3
    31a0:	5f6e6f5f 	svcpl	0x006e6f5f
    31a4:	74697865 	strbtvc	r7, [r9], #-2149
    31a8:	6772615f 	undefined
    31ac:	635f0073 	cmpvs	pc, #115	; 0x73
    31b0:	696b6f6f 	stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    31b4:	5f5f0065 	svcpl	0x005f0065
    31b8:	756c6773 	strbvc	r6, [ip, #-1907]!
    31bc:	665f0065 	ldrbvs	r0, [pc], -r5, rrx
    31c0:	7367616c 	cmnvc	r7, #27	; 0x1b
    31c4:	73695f00 	cmnvc	r9, #0	; 0x0
    31c8:	6178635f 	cmnvs	r8, pc, asr r3
    31cc:	74735f00 	ldrbtvc	r5, [r3], #-3840
    31d0:	006e6964 	rsbeq	r6, lr, r4, ror #18
    31d4:	6b6c625f 	blvs	1b1bb58 <__Stack_Size+0x1b1b758>
    31d8:	657a6973 	ldrbvs	r6, [sl, #-2419]!
    31dc:	76635f00 	strbtvc	r5, [r3], -r0, lsl #30
    31e0:	66756274 	undefined
    31e4:	666f5f00 	strbtvs	r5, [pc], -r0, lsl #30
    31e8:	74657366 	strbtvc	r7, [r5], #-870
    31ec:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    31f0:	6f747273 	svcvs	0x00747273
    31f4:	5f736377 	svcpl	0x00736377
    31f8:	74617473 	strbtvc	r7, [r1], #-1139
    31fc:	6d5f0065 	ldclvs	0, cr0, [pc, #-404]
    3200:	656c7262 	strbvs	r7, [ip, #-610]!
    3204:	74735f6e 	ldrbtvc	r5, [r3], #-3950
    3208:	00657461 	rsbeq	r7, r5, r1, ror #8
    320c:	616e665f 	cmnvs	lr, pc, asr r6
    3210:	00736772 	rsbseq	r6, r3, r2, ror r7
    3214:	736e665f 	cmnvc	lr, #99614720	; 0x5f00000
    3218:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    321c:	5f006e67 	svcpl	0x00006e67
    3220:	636f6c66 	cmnvs	pc, #26112	; 0x6600
    3224:	00745f6b 	rsbseq	r5, r4, fp, ror #30
    3228:	6474735f 	ldrbtvs	r7, [r4], #-863
    322c:	00727265 	rsbseq	r7, r2, r5, ror #4
    3230:	6769425f 	undefined
    3234:	00746e69 	rsbseq	r6, r4, r9, ror #28
    3238:	6165725f 	cmnvs	r5, pc, asr r2
    323c:	725f0064 	subsvc	r0, pc, #100	; 0x64
    3240:	6c757365 	ldclvs	3, cr7, [r5], #-404
    3244:	006b5f74 	rsbeq	r5, fp, r4, ror pc
    3248:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    324c:	775f5f00 	ldrbvc	r5, [pc, -r0, lsl #30]
    3250:	00626863 	rsbeq	r6, r2, r3, ror #16
    3254:	6474735f 	ldrbtvs	r7, [r4], #-863
    3258:	0074756f 	rsbseq	r7, r4, pc, ror #10
    325c:	7476635f 	ldrbtvc	r6, [r6], #-863
    3260:	006e656c 	rsbeq	r6, lr, ip, ror #10
    3264:	6c69665f 	stclvs	6, cr6, [r9], #-380
    3268:	6e5f0065 	cdpvs	0, 5, cr0, cr15, cr5, {3}
    326c:	73626f69 	cmnvc	r2, #420	; 0x1a4
    3270:	74615f00 	strbtvc	r5, [r1], #-3840
    3274:	74697865 	strbtvc	r7, [r9], #-2149
    3278:	735f0030 	cmpvc	pc, #48	; 0x30
    327c:	616e6769 	cmnvs	lr, r9, ror #14
    3280:	75625f6c 	strbvc	r5, [r2, #-3948]!
    3284:	615f0066 	cmpvs	pc, r6, rrx
    3288:	69746373 	ldmdbvs	r4!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    328c:	625f656d 	subsvs	r6, pc, #457179136	; 0x1b400000
    3290:	5f006675 	svcpl	0x00006675
    3294:	75736572 	ldrbvc	r6, [r3, #-1394]!
    3298:	5f00746c 	svcpl	0x0000746c
    329c:	6863775f 	stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    32a0:	6e697700 	cdpvs	7, 6, cr7, cr9, cr0, {0}
    32a4:	00745f74 	rsbseq	r5, r4, r4, ror pc
    32a8:	636f6c5f 	cmnvs	pc, #24320	; 0x5f00
    32ac:	6d5f006b 	ldclvs	0, cr0, [pc, #-428]
    32b0:	00746c75 	rsbseq	r6, r4, r5, ror ip
    32b4:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    32b8:	5f006574 	svcpl	0x00006574
    32bc:	5f6d745f 	svcpl	0x006d745f
    32c0:	72616579 	rsbvc	r6, r1, #507510784	; 0x1e400000
    32c4:	656e5f00 	strbvs	r5, [lr, #-3840]!
    32c8:	00667478 	rsbeq	r7, r6, r8, ror r4
    32cc:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    32d0:	6e6f6d5f 	mcrvs	13, 3, r6, cr15, cr15, {2}
    32d4:	735f5f00 	cmpvc	pc, #0	; 0x0
    32d8:	69646964 	stmdbvs	r4!, {r2, r5, r6, r8, fp, sp, lr}^
    32dc:	0074696e 	rsbseq	r6, r4, lr, ror #18
    32e0:	6d61675f 	stclvs	7, cr6, [r1, #-380]!
    32e4:	735f616d 	cmpvc	pc, #1073741851	; 0x4000001b
    32e8:	676e6769 	strbvs	r6, [lr, -r9, ror #14]!
    32ec:	5f006d61 	svcpl	0x00006d61
    32f0:	65657266 	strbvs	r7, [r5, #-614]!
    32f4:	7473696c 	ldrbtvc	r6, [r3], #-2412
    32f8:	4f4c5f00 	svcmi	0x004c5f00
    32fc:	525f4b43 	subspl	r4, pc, #68608	; 0x10c00
    3300:	52554345 	subspl	r4, r5, #335544321	; 0x14000001
    3304:	45564953 	ldrbmi	r4, [r6, #-2387]
    3308:	5f00545f 	svcpl	0x0000545f
    330c:	0077656e 	rsbseq	r6, r7, lr, ror #10
    3310:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    3314:	6164795f 	cmnvs	r4, pc, asr r9
    3318:	5f5f0079 	svcpl	0x005f0079
    331c:	66756273 	undefined
    3320:	6f695f00 	svcvs	0x00695f00
    3324:	5f007362 	svcpl	0x00007362
    3328:	4c49465f 	mcrrmi	6, 5, r4, r9, cr15
    332c:	6d5f0045 	ldclvs	0, cr0, [pc, #-276]
    3330:	61747362 	cmnvs	r4, r2, ror #6
    3334:	745f6574 	ldrbvc	r6, [pc], #1396	; 333c <__Stack_Size+0x2f3c>
    3338:	735f5f00 	cmpvc	pc, #0	; 0x0
    333c:	454c4946 	strbmi	r4, [ip, #-2374]
    3340:	61725f00 	cmnvs	r2, r0, lsl #30
    3344:	6e5f646e 	cdpvs	4, 5, cr6, cr15, cr14, {3}
    3348:	00747865 	rsbseq	r7, r4, r5, ror #16
    334c:	6c626d5f 	stclvs	13, cr6, [r2], #-380
    3350:	735f6e65 	cmpvc	pc, #1616	; 0x650
    3354:	65746174 	ldrbvs	r6, [r4, #-372]!
    3358:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
    335c:	695f0063 	ldmdbvs	pc, {r0, r1, r5, r6}^
    3360:	5f00646e 	svcpl	0x0000646e
    3364:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    3368:	5f746e65 	svcpl	0x00746e65
    336c:	61636f6c 	cmnvs	r3, ip, ror #30
    3370:	5f00656c 	svcpl	0x0000656c
    3374:	656c635f 	strbvs	r6, [ip, #-863]!
    3378:	70756e61 	rsbsvc	r6, r5, r1, ror #28
    337c:	616d5f00 	cmnvs	sp, r0, lsl #30
    3380:	73647778 	cmnvc	r4, #31457280	; 0x1e00000
    3384:	65725f00 	ldrbvs	r5, [r2, #-3840]!
    3388:	00746e65 	rsbseq	r6, r4, r5, ror #28
    338c:	6565735f 	strbvs	r7, [r5, #-863]!
    3390:	5f5f0064 	svcpl	0x005f0064
    3394:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
    3398:	5f5f0074 	svcpl	0x005f0074
    339c:	756c6176 	strbvc	r6, [ip, #-374]!
    33a0:	735f0065 	cmpvc	pc, #101	; 0x65
    33a4:	006b6565 	rsbeq	r6, fp, r5, ror #10
    33a8:	6f70665f 	svcvs	0x0070665f
    33ac:	00745f73 	rsbseq	r5, r4, r3, ror pc
    33b0:	7272655f 	rsbsvc	r6, r2, #398458880	; 0x17c00000
    33b4:	5f006f6e 	svcpl	0x00006f6e
    33b8:	5f6d745f 	svcpl	0x006d745f
    33bc:	006e696d 	rsbeq	r6, lr, sp, ror #18
    33c0:	7274735f 	rsbsvc	r7, r4, #2080374785	; 0x7c000001
    33c4:	5f6b6f74 	svcpl	0x006b6f74
    33c8:	7473616c 	ldrbtvc	r6, [r3], #-364
    33cc:	6e665f00 	cdpvs	15, 6, cr5, cr6, cr0, {0}
    33d0:	65707974 	ldrbvs	r7, [r0, #-2420]!
    33d4:	615f0073 	cmpvs	pc, r3, ror r0
    33d8:	5f006464 	svcpl	0x00006464
    33dc:	6f4c555f 	svcvs	0x004c555f
    33e0:	5f00676e 	svcpl	0x0000676e
    33e4:	64746567 	ldrbtvs	r6, [r4], #-1383
    33e8:	5f657461 	svcpl	0x00657461
    33ec:	00727265 	rsbseq	r7, r2, r5, ror #4
    33f0:	6f6c675f 	svcvs	0x006c675f
    33f4:	5f6c6162 	svcpl	0x006c6162
    33f8:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    33fc:	705f6572 	subsvc	r6, pc, r2, ror r5
    3400:	5f007274 	svcpl	0x00007274
    3404:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    3408:	5f746e65 	svcpl	0x00746e65
    340c:	65746163 	ldrbvs	r6, [r4, #-355]!
    3410:	79726f67 	ldmdbvc	r2!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp, lr}^
    3414:	646f6300 	strbtvs	r6, [pc], #768	; 341c <__Stack_Size+0x301c>
    3418:	755f0065 	ldrbvc	r0, [pc, #-101]	; 33bb <__Stack_Size+0x2fbb>
    341c:	6573756e 	ldrbvs	r7, [r3, #-1390]!
    3420:	61725f64 	cmnvs	r2, r4, ror #30
    3424:	5f00646e 	svcpl	0x0000646e
    3428:	00736477 	rsbseq	r6, r3, r7, ror r4
    342c:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    3430:	6164775f 	cmnvs	r4, pc, asr r7
    3434:	675f0079 	undefined
    3438:	0065756c 	rsbeq	r7, r5, ip, ror #10
    343c:	616d6e5f 	cmnvs	sp, pc, asr lr
    3440:	636f6c6c 	cmnvs	pc, #27648	; 0x6c00
    3444:	366c5f00 	strbtcc	r5, [ip], -r0, lsl #30
    3448:	625f6134 	subsvs	r6, pc, #13	; 0xd
    344c:	5f006675 	svcpl	0x00006675
    3450:	5f676973 	svcpl	0x00676973
    3454:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
    3458:	626e5f00 	rsbvs	r5, lr, #0	; 0x0
    345c:	5f006675 	svcpl	0x00006675
    3460:	73756e75 	cmnvc	r5, #1872	; 0x750
    3464:	5f006465 	svcpl	0x00006465
    3468:	5f6d745f 	svcpl	0x006d745f
    346c:	73647369 	cmnvc	r4, #-1543503871	; 0xa4000001
    3470:	6c5f0074 	mrrcvs	0, 7, r0, pc, cr4
    3474:	6c61636f 	stclvs	3, cr6, [r1], #-444
    3478:	656d6974 	strbvs	r6, [sp, #-2420]!
    347c:	6675625f 	undefined
    3480:	6c635f00 	stclvs	15, cr5, [r3]
    3484:	0065736f 	rsbeq	r7, r5, pc, ror #6
    3488:	3834725f 	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}
    348c:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    3490:	63776f74 	cmnvs	r7, #464	; 0x1d0
    3494:	6174735f 	cmnvs	r4, pc, asr r3
    3498:	5f006574 	svcpl	0x00006574
    349c:	00733570 	rsbseq	r3, r3, r0, ror r5
    34a0:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    34a4:	61646d5f 	cmnvs	r4, pc, asr sp
    34a8:	6d690079 	stclvs	0, cr0, [r9, #-484]!
    34ac:	65727570 	ldrbvs	r7, [r2, #-1392]!
    34b0:	7461645f 	strbtvc	r6, [r1], #-1119
    34b4:	2e2e0061 	cdpcs	0, 2, cr0, cr14, cr1, {3}
    34b8:	2f2e2e2f 	svccs	0x002e2e2f
    34bc:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    34c0:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    34c4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    34c8:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    34cc:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    34d0:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    34d4:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    34d8:	722f6362 	eorvc	r6, pc, #-2013265919	; 0x88000001
    34dc:	746e6565 	strbtvc	r6, [lr], #-1381
    34e0:	706d692f 	rsbvc	r6, sp, pc, lsr #18
    34e4:	2e657275 	mcrcs	2, 3, r7, cr5, cr5, {3}
    34e8:	3a630063 	bcc	18c367c <__Stack_Size+0x18c327c>
    34ec:	6e69775c 	mcrvs	7, 3, r7, cr9, cr12, {2}
    34f0:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    34f4:	6975625c 	ldmdbvs	r5!, {r2, r3, r4, r6, r9, sp, lr}^
    34f8:	675c646c 	ldrbvs	r6, [ip, -ip, ror #8]
    34fc:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    3500:	646c6975 	strbtvs	r6, [ip], #-2421
    3504:	6d72615c 	ldfvse	f6, [r2, #-368]!
    3508:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    350c:	656e5c69 	strbvs	r5, [lr, #-3177]!
    3510:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    3514:	62696c5c 	rsbvs	r6, r9, #23552	; 0x5c00
    3518:	65725c63 	ldrbvs	r5, [r2, #-3171]!
    351c:	00746e65 	rsbseq	r6, r4, r5, ror #28
    3520:	69665f5f 	stmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    3524:	615f696e 	cmpvs	pc, lr, ror #18
    3528:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    352c:	6174735f 	cmnvs	r4, pc, asr r3
    3530:	73007472 	movwvc	r7, #1138	; 0x472
    3534:	5f657a69 	svcpl	0x00657a69
    3538:	5f5f0074 	svcpl	0x005f0074
    353c:	696e6966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, sp, lr}^
    3540:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    3544:	655f7961 	ldrbvs	r7, [pc, #-2401]	; 2beb <__Stack_Size+0x27eb>
    3548:	5f00646e 	svcpl	0x0000646e
    354c:	6572705f 	ldrbvs	r7, [r2, #-95]!
    3550:	74696e69 	strbtvc	r6, [r9], #-3689
    3554:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    3558:	655f7961 	ldrbvs	r7, [pc, #-2401]	; 2bff <__Stack_Size+0x27ff>
    355c:	2e00646e 	cdpcs	4, 0, cr6, cr0, cr14, {3}
    3560:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3564:	2f2e2e2f 	svccs	0x002e2e2f
    3568:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    356c:	63672f2e 	cmnvs	r7, #184	; 0xb8
    3570:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    3574:	2f302e33 	svccs	0x00302e33
    3578:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    357c:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    3580:	2f636269 	svccs	0x00636269
    3584:	6373696d 	cmnvs	r3, #1785856	; 0x1b4000
    3588:	696e692f 	stmdbvs	lr!, {r0, r1, r2, r3, r5, r8, fp, sp, lr}^
    358c:	00632e74 	rsbeq	r2, r3, r4, ror lr
    3590:	6e695f5f 	mcrvs	15, 3, r5, cr9, cr15, {2}
    3594:	615f7469 	cmpvs	pc, r9, ror #8
    3598:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    359c:	646e655f 	strbtvs	r6, [lr], #-1375
    35a0:	6c5f5f00 	mrrcvs	15, 0, r5, pc, cr0
    35a4:	5f636269 	svcpl	0x00636269
    35a8:	74696e69 	strbtvc	r6, [r9], #-3689
    35ac:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    35b0:	63007961 	movwvs	r7, #2401	; 0x961
    35b4:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
    35b8:	6d72616e 	ldfvse	f6, [r2, #-440]!
    35bc:	75625c73 	strbvc	r5, [r2, #-3187]!
    35c0:	5c646c69 	stclpl	12, cr6, [r4], #-420
    35c4:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    35c8:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    35cc:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
    35d0:	61652d6d 	cmnvs	r5, sp, ror #26
    35d4:	6e5c6962 	cdpvs	9, 5, cr6, cr12, cr2, {3}
    35d8:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    35dc:	696c5c62 	stmdbvs	ip!, {r1, r5, r6, sl, fp, ip, lr}^
    35e0:	6d5c6362 	ldclvs	3, cr6, [ip, #-392]
    35e4:	00637369 	rsbeq	r7, r3, r9, ror #6
    35e8:	696c5f5f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    35ec:	665f6362 	ldrbvs	r6, [pc], -r2, ror #6
    35f0:	5f696e69 	svcpl	0x00696e69
    35f4:	61727261 	cmnvs	r2, r1, ror #4
    35f8:	5f5f0079 	svcpl	0x005f0079
    35fc:	69657270 	stmdbvs	r5!, {r4, r5, r6, r9, ip, sp, lr}^
    3600:	5f74696e 	svcpl	0x0074696e
    3604:	61727261 	cmnvs	r2, r1, ror #4
    3608:	74735f79 	ldrbtvc	r5, [r3], #-3961
    360c:	00747261 	rsbseq	r7, r4, r1, ror #4
    3610:	6e695f5f 	mcrvs	15, 3, r5, cr9, cr15, {2}
    3614:	615f7469 	cmpvs	pc, r9, ror #8
    3618:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    361c:	6174735f 	cmnvs	r4, pc, asr r3
    3620:	61007472 	tstvs	r0, r2, ror r4
    3624:	6e67696c 	cdpvs	9, 6, cr6, cr7, cr12, {3}
    3628:	615f6465 	cmpvs	pc, r5, ror #8
    362c:	00726464 	rsbseq	r6, r2, r4, ror #8
    3630:	775c3a63 	ldrbvc	r3, [ip, -r3, ror #20]
    3634:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    3638:	625c736d 	subsvs	r7, ip, #-1275068415	; 0xb4000001
    363c:	646c6975 	strbtvs	r6, [ip], #-2421
    3640:	6363675c 	cmnvs	r3, #24117248	; 0x1700000
    3644:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    3648:	615c646c 	cmpvs	ip, ip, ror #8
    364c:	652d6d72 	strvs	r6, [sp, #-3442]!
    3650:	5c696261 	sfmpl	f6, 2, [r9], #-388
    3654:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    3658:	6c5c6269 	lfmvs	f6, 2, [ip], {105}
    365c:	5c636269 	sfmpl	f6, 2, [r3], #-420
    3660:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    3664:	2e00676e 	cdpcs	7, 0, cr6, cr0, cr14, {3}
    3668:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    366c:	2f2e2e2f 	svccs	0x002e2e2f
    3670:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3674:	63672f2e 	cmnvs	r7, #184	; 0xb8
    3678:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    367c:	2f302e33 	svccs	0x00302e33
    3680:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    3684:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    3688:	2f636269 	svccs	0x00636269
    368c:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    3690:	6d2f676e 	stcvs	7, cr6, [pc, #-440]!
    3694:	65736d65 	ldrbvs	r6, [r3, #-3429]!
    3698:	00632e74 	rsbeq	r2, r3, r4, ror lr
    369c:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
    36a0:	62007465 	andvs	r7, r0, #1694498816	; 0x65000000
    36a4:	65666675 	strbvs	r6, [r6, #-1653]!
    36a8:	2e2e0072 	mcrcs	0, 1, r0, cr14, cr2, {3}
    36ac:	2f2e2e2f 	svccs	0x002e2e2f
    36b0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    36b4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    36b8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    36bc:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    36c0:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    36c4:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    36c8:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    36cc:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    36d0:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    36d4:	5f5f2f62 	svcpl	0x005f2f62
    36d8:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    36dc:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    36e0:	70797400 	rsbsvc	r7, r9, r0, lsl #8
    36e4:	5f5f0065 	svcpl	0x005f0065
    36e8:	69676572 	stmdbvs	r7!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    36ec:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    36f0:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    36f4:	6f727074 	svcvs	0x00727074
    36f8:	5f5f0063 	svcpl	0x005f0063
    36fc:	6c6c6163 	stfvse	f6, [ip], #-396
    3700:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    3704:	6f727074 	svcvs	0x00727074
    3708:	2e007363 	cdpcs	3, 0, cr7, cr0, cr3, {3}
    370c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3710:	2f2e2e2f 	svccs	0x002e2e2f
    3714:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3718:	63672f2e 	cmnvs	r7, #184	; 0xb8
    371c:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    3720:	2f302e33 	svccs	0x00302e33
    3724:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    3728:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    372c:	2f636269 	svccs	0x00636269
    3730:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    3734:	5f2f6269 	svcpl	0x002f6269
    3738:	6c61635f 	stclvs	3, cr6, [r1], #-380
    373c:	74615f6c 	strbtvc	r5, [r1], #-3948
    3740:	74697865 	strbtvc	r7, [r9], #-2149
    3744:	6c00632e 	stcvs	3, cr6, [r0], {46}
    3748:	70747361 	rsbsvc	r7, r4, r1, ror #6
    374c:	73657200 	cmnvc	r5, #0	; 0x0
    3750:	74726174 	ldrbtvc	r6, [r2], #-372
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000034 	andeq	r0, r0, r4, lsr r0
       4:	00000036 	andeq	r0, r0, r6, lsr r0
       8:	365d0001 	ldrbcc	r0, [sp], -r1
       c:	3c000000 	stccc	0, cr0, [r0], {0}
      10:	02000000 	andeq	r0, r0, #0	; 0x0
      14:	3c0c7d00 	stccc	13, cr7, [ip], {0}
      18:	dc000000 	stcle	0, cr0, [r0], {0}
      1c:	02000000 	andeq	r0, r0, #0	; 0x0
      20:	00107d00 	andseq	r7, r0, r0, lsl #26
      24:	00000000 	andeq	r0, r0, r0
      28:	dc000000 	stcle	0, cr0, [r0], {0}
      2c:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
      30:	01000000 	tsteq	r0, r0
      34:	00de5d00 	sbcseq	r5, lr, r0, lsl #26
      38:	01fc0000 	mvnseq	r0, r0
      3c:	00020000 	andeq	r0, r2, r0
      40:	0000107d 	andeq	r1, r0, sp, ror r0
      44:	00000000 	andeq	r0, r0, r0
      48:	011c0000 	tsteq	ip, r0
      4c:	01260000 	teqeq	r6, r0
      50:	00010000 	andeq	r0, r1, r0
      54:	00012654 	andeq	r2, r1, r4, asr r6
      58:	00012a00 	andeq	r2, r1, r0, lsl #20
      5c:	50000100 	andpl	r0, r0, r0, lsl #2
      60:	0000012c 	andeq	r0, r0, ip, lsr #2
      64:	000001fc 	strdeq	r0, [r0], -ip
      68:	00540001 	subseq	r0, r4, r1
      6c:	00000000 	andeq	r0, r0, r0
      70:	04000000 	streq	r0, [r0]
      74:	06000001 	.word	0x06000001
      78:	01000001 	.word	0x01000001
      7c:	01065d00 	.word	0x01065d00
      80:	01080000 	.word	0x01080000
      84:	00020000 	.word	0x00020000
      88:	0108047d 	.word	0x0108047d
      8c:	01100000 	.word	0x01100000
      90:	00020000 	.word	0x00020000
      94:	0000087d 	.word	0x0000087d
      98:	00000000 	.word	0x00000000
      9c:	01100000 	.word	0x01100000
      a0:	01120000 	.word	0x01120000
      a4:	00010000 	.word	0x00010000
      a8:	0001125d 	.word	0x0001125d
      ac:	00011400 	.word	0x00011400
      b0:	7d000200 	.word	0x7d000200
      b4:	00011404 	.word	0x00011404
      b8:	00011c00 	.word	0x00011c00
      bc:	7d000200 	.word	0x7d000200
      c0:	00000008 	.word	0x00000008
      c4:	00000000 	.word	0x00000000
      c8:	00011c00 	.word	0x00011c00
      cc:	00011e00 	.word	0x00011e00
      d0:	5d000100 	.word	0x5d000100
      d4:	0000011e 	.word	0x0000011e
      d8:	00000120 	.word	0x00000120
      dc:	047d0002 	.word	0x047d0002
      e0:	00000120 	.word	0x00000120
      e4:	00000128 	.word	0x00000128
      e8:	087d0002 	.word	0x087d0002
	...
      f4:	00000128 	.word	0x00000128
      f8:	0000012a 	.word	0x0000012a
      fc:	2a5d0001 	.word	0x2a5d0001
     100:	2c000001 	.word	0x2c000001
     104:	02000001 	.word	0x02000001
     108:	2c047d00 	.word	0x2c047d00
     10c:	34000001 	.word	0x34000001
     110:	02000001 	.word	0x02000001
     114:	00087d00 	.word	0x00087d00
     118:	00000000 	.word	0x00000000
     11c:	30000000 	.word	0x30000000
     120:	32000000 	.word	0x32000000
     124:	01000000 	.word	0x01000000
     128:	00325d00 	.word	0x00325d00
     12c:	00360000 	.word	0x00360000
     130:	00020000 	.word	0x00020000
     134:	0036047d 	.word	0x0036047d
     138:	00440000 	.word	0x00440000
     13c:	00020000 	.word	0x00020000
     140:	0000087d 	.word	0x0000087d
     144:	00000000 	.word	0x00000000
     148:	00440000 	.word	0x00440000
     14c:	00460000 	.word	0x00460000
     150:	00010000 	.word	0x00010000
     154:	0000465d 	.word	0x0000465d
     158:	00004800 	.word	0x00004800
     15c:	7d000200 	.word	0x7d000200
     160:	00004814 	.word	0x00004814
     164:	00013800 	.word	0x00013800
     168:	7d000200 	.word	0x7d000200
     16c:	00000020 	.word	0x00000020
     170:	00000000 	.word	0x00000000
     174:	00013800 	.word	0x00013800
     178:	00013a00 	.word	0x00013a00
     17c:	5d000100 	.word	0x5d000100
     180:	0000013a 	.word	0x0000013a
     184:	00000140 	.word	0x00000140
     188:	107d0002 	.word	0x107d0002
     18c:	00000140 	.word	0x00000140
     190:	0000018a 	.word	0x0000018a
     194:	187d0002 	.word	0x187d0002
	...
     1a0:	0000018c 	.word	0x0000018c
     1a4:	0000018e 	.word	0x0000018e
     1a8:	8e5d0001 	.word	0x8e5d0001
     1ac:	90000001 	.word	0x90000001
     1b0:	02000001 	.word	0x02000001
     1b4:	90047d00 	.word	0x90047d00
     1b8:	10000001 	.word	0x10000001
     1bc:	02000002 	.word	0x02000002
     1c0:	00087d00 	.word	0x00087d00
	...
     1cc:	02000000 	.word	0x02000000
     1d0:	01000000 	.word	0x01000000
     1d4:	00025d00 	.word	0x00025d00
     1d8:	00380000 	.word	0x00380000
     1dc:	00020000 	.word	0x00020000
     1e0:	0000087d 	.word	0x0000087d
     1e4:	00000000 	.word	0x00000000
     1e8:	00380000 	.word	0x00380000
     1ec:	003a0000 	.word	0x003a0000
     1f0:	00010000 	.word	0x00010000
     1f4:	00003a5d 	.word	0x00003a5d
     1f8:	00006400 	.word	0x00006400
     1fc:	7d000200 	.word	0x7d000200
     200:	00000008 	.word	0x00000008
     204:	00000000 	.word	0x00000000
     208:	00003800 	.word	0x00003800
     20c:	00003e00 	.word	0x00003e00
     210:	50000100 	.word	0x50000100
     214:	0000003e 	.word	0x0000003e
     218:	00000064 	.word	0x00000064
     21c:	00540001 	.word	0x00540001
     220:	00000000 	.word	0x00000000
     224:	64000000 	.word	0x64000000
     228:	66000000 	.word	0x66000000
     22c:	01000000 	.word	0x01000000
     230:	00665d00 	.word	0x00665d00
     234:	00700000 	.word	0x00700000
     238:	00020000 	.word	0x00020000
     23c:	0070047d 	.word	0x0070047d
     240:	007a0000 	.word	0x007a0000
     244:	00020000 	.word	0x00020000
     248:	0000087d 	.word	0x0000087d
     24c:	00000000 	.word	0x00000000
     250:	00640000 	.word	0x00640000
     254:	006e0000 	.word	0x006e0000
     258:	00010000 	.word	0x00010000
     25c:	00000050 	.word	0x00000050
     260:	00000000 	.word	0x00000000
     264:	00007c00 	.word	0x00007c00
     268:	00007e00 	.word	0x00007e00
     26c:	5d000100 	.word	0x5d000100
     270:	0000007e 	.word	0x0000007e
     274:	00000082 	.word	0x00000082
     278:	047d0002 	.word	0x047d0002
     27c:	00000082 	.word	0x00000082
     280:	0000009c 	.word	0x0000009c
     284:	087d0002 	.word	0x087d0002
	...
     290:	0000007c 	.word	0x0000007c
     294:	00000080 	.word	0x00000080
     298:	80500001 	.word	0x80500001
     29c:	88000000 	.word	0x88000000
     2a0:	01000000 	.word	0x01000000
     2a4:	00005100 	.word	0x00005100
     2a8:	00000000 	.word	0x00000000
     2ac:	009c0000 	.word	0x009c0000
     2b0:	009e0000 	.word	0x009e0000
     2b4:	00010000 	.word	0x00010000
     2b8:	00009e5d 	.word	0x00009e5d
     2bc:	0000b000 	.word	0x0000b000
     2c0:	7d000200 	.word	0x7d000200
     2c4:	00000008 	.word	0x00000008
     2c8:	00000000 	.word	0x00000000
     2cc:	00009c00 	.word	0x00009c00
     2d0:	0000a200 	.word	0x0000a200
     2d4:	50000100 	.word	0x50000100
     2d8:	000000a2 	.word	0x000000a2
     2dc:	000000b0 	.word	0x000000b0
     2e0:	00540001 	.word	0x00540001
     2e4:	00000000 	.word	0x00000000
     2e8:	b0000000 	.word	0xb0000000
     2ec:	b2000000 	.word	0xb2000000
     2f0:	01000000 	.word	0x01000000
     2f4:	00b25d00 	.word	0x00b25d00
     2f8:	00b60000 	.word	0x00b60000
     2fc:	00020000 	.word	0x00020000
     300:	00b6147d 	.word	0x00b6147d
     304:	00f40000 	.word	0x00f40000
     308:	00020000 	.word	0x00020000
     30c:	0000207d 	.word	0x0000207d
     310:	00000000 	.word	0x00000000
     314:	00b00000 	.word	0x00b00000
     318:	00c60000 	.word	0x00c60000
     31c:	00010000 	.word	0x00010000
     320:	0000c650 	.word	0x0000c650
     324:	0000c800 	.word	0x0000c800
     328:	55000100 	.word	0x55000100
     32c:	000000c8 	.word	0x000000c8
     330:	000000cc 	.word	0x000000cc
     334:	dc500001 	.word	0xdc500001
     338:	f4000000 	.word	0xf4000000
     33c:	01000000 	.word	0x01000000
     340:	00005500 	.word	0x00005500
     344:	00000000 	.word	0x00000000
     348:	00b00000 	.word	0x00b00000
     34c:	00c60000 	.word	0x00c60000
     350:	00010000 	.word	0x00010000
     354:	0000c651 	.word	0x0000c651
     358:	0000f400 	.word	0x0000f400
     35c:	57000100 	.word	0x57000100
	...
     368:	000000f4 	.word	0x000000f4
     36c:	000000f6 	.word	0x000000f6
     370:	f65d0001 	.word	0xf65d0001
     374:	0c000000 	.word	0x0c000000
     378:	02000001 	.word	0x02000001
     37c:	00107d00 	.word	0x00107d00
     380:	00000000 	.word	0x00000000
     384:	f4000000 	.word	0xf4000000
     388:	fe000000 	.word	0xfe000000
     38c:	01000000 	.word	0x01000000
     390:	00fe5000 	.word	0x00fe5000
     394:	010c0000 	.word	0x010c0000
     398:	00010000 	.word	0x00010000
     39c:	00000056 	.word	0x00000056
     3a0:	00000000 	.word	0x00000000
     3a4:	0000f400 	.word	0x0000f400
     3a8:	0000fe00 	.word	0x0000fe00
     3ac:	51000100 	.word	0x51000100
     3b0:	000000fe 	.word	0x000000fe
     3b4:	0000010c 	.word	0x0000010c
     3b8:	00550001 	.word	0x00550001
     3bc:	00000000 	.word	0x00000000
     3c0:	0c000000 	.word	0x0c000000
     3c4:	0e000001 	.word	0x0e000001
     3c8:	01000001 	.word	0x01000001
     3cc:	010e5d00 	.word	0x010e5d00
     3d0:	01120000 	.word	0x01120000
     3d4:	00020000 	.word	0x00020000
     3d8:	01120c7d 	.word	0x01120c7d
     3dc:	01260000 	.word	0x01260000
     3e0:	00020000 	.word	0x00020000
     3e4:	0000107d 	.word	0x0000107d
     3e8:	00000000 	.word	0x00000000
     3ec:	010c0000 	.word	0x010c0000
     3f0:	01160000 	.word	0x01160000
     3f4:	00010000 	.word	0x00010000
     3f8:	00011650 	.word	0x00011650
     3fc:	00012600 	.word	0x00012600
     400:	55000100 	.word	0x55000100
	...
     40c:	00000128 	.word	0x00000128
     410:	0000012a 	.word	0x0000012a
     414:	2a5d0001 	.word	0x2a5d0001
     418:	2c000001 	.word	0x2c000001
     41c:	02000001 	.word	0x02000001
     420:	2c107d00 	.word	0x2c107d00
     424:	b4000001 	.word	0xb4000001
     428:	02000001 	.word	0x02000001
     42c:	00207d00 	.word	0x00207d00
     430:	00000000 	.word	0x00000000
     434:	28000000 	.word	0x28000000
     438:	30000001 	.word	0x30000001
     43c:	01000001 	.word	0x01000001
     440:	01305000 	.word	0x01305000
     444:	01b40000 	.word	0x01b40000
     448:	00010000 	.word	0x00010000
     44c:	00000055 	.word	0x00000055
     450:	00000000 	.word	0x00000000
     454:	00012800 	.word	0x00012800
     458:	00013600 	.word	0x00013600
     45c:	51000100 	.word	0x51000100
     460:	00000136 	.word	0x00000136
     464:	000001b4 	.word	0x000001b4
     468:	00540001 	.word	0x00540001
	...
     474:	02000000 	.word	0x02000000
     478:	01000000 	.word	0x01000000
     47c:	00025d00 	.word	0x00025d00
     480:	00040000 	.word	0x00040000
     484:	00020000 	.word	0x00020000
     488:	00040c7d 	.word	0x00040c7d
     48c:	00600000 	.word	0x00600000
     490:	00020000 	.word	0x00020000
     494:	0000207d 	.word	0x0000207d
	...
     4a0:	00080000 	.word	0x00080000
     4a4:	00010000 	.word	0x00010000
     4a8:	00000850 	.word	0x00000850
     4ac:	00001000 	.word	0x00001000
     4b0:	54000100 	.word	0x54000100
	...
     4bc:	00000060 	.word	0x00000060
     4c0:	00000062 	.word	0x00000062
     4c4:	625d0001 	.word	0x625d0001
     4c8:	64000000 	.word	0x64000000
     4cc:	02000000 	.word	0x02000000
     4d0:	64047d00 	.word	0x64047d00
     4d4:	6c000000 	.word	0x6c000000
     4d8:	02000000 	.word	0x02000000
     4dc:	00087d00 	.word	0x00087d00
     4e0:	00000000 	.word	0x00000000
     4e4:	60000000 	.word	0x60000000
     4e8:	68000000 	.word	0x68000000
     4ec:	01000000 	.word	0x01000000
     4f0:	00005000 	.word	0x00005000
     4f4:	00000000 	.word	0x00000000
     4f8:	006c0000 	.word	0x006c0000
     4fc:	006e0000 	.word	0x006e0000
     500:	00010000 	.word	0x00010000
     504:	00006e5d 	.word	0x00006e5d
     508:	00007200 	.word	0x00007200
     50c:	7d000200 	.word	0x7d000200
     510:	0000720c 	.word	0x0000720c
     514:	0000a400 	.word	0x0000a400
     518:	7d000200 	.word	0x7d000200
     51c:	00000010 	.word	0x00000010
     520:	00000000 	.word	0x00000000
     524:	0000a400 	.word	0x0000a400
     528:	0000a600 	.word	0x0000a600
     52c:	5d000100 	.word	0x5d000100
     530:	000000a6 	.word	0x000000a6
     534:	000000e8 	.word	0x000000e8
     538:	087d0002 	.word	0x087d0002
	...
     544:	000000a4 	.word	0x000000a4
     548:	000000ac 	.word	0x000000ac
     54c:	ac500001 	.word	0xac500001
     550:	e8000000 	.word	0xe8000000
     554:	01000000 	.word	0x01000000
     558:	00005400 	.word	0x00005400
     55c:	00000000 	.word	0x00000000
     560:	00e80000 	.word	0x00e80000
     564:	00ee0000 	.word	0x00ee0000
     568:	00010000 	.word	0x00010000
     56c:	0000ee5d 	.word	0x0000ee5d
     570:	00010a00 	.word	0x00010a00
     574:	7d000200 	.word	0x7d000200
     578:	00010a0c 	.word	0x00010a0c
     57c:	00016000 	.word	0x00016000
     580:	7d000200 	.word	0x7d000200
     584:	00000010 	.word	0x00000010
     588:	00000000 	.word	0x00000000
     58c:	0000e800 	.word	0x0000e800
     590:	00011400 	.word	0x00011400
     594:	50000100 	.word	0x50000100
	...
     5a0:	000000e8 	.word	0x000000e8
     5a4:	00000112 	.word	0x00000112
     5a8:	00510001 	.word	0x00510001
     5ac:	00000000 	.word	0x00000000
     5b0:	12000000 	.word	0x12000000
     5b4:	4a000001 	.word	0x4a000001
     5b8:	01000001 	.word	0x01000001
     5bc:	00005100 	.word	0x00005100
     5c0:	00000000 	.word	0x00000000
     5c4:	01140000 	.word	0x01140000
     5c8:	01440000 	.word	0x01440000
     5cc:	00010000 	.word	0x00010000
     5d0:	00000050 	.word	0x00000050
     5d4:	00000000 	.word	0x00000000
     5d8:	00016000 	.word	0x00016000
     5dc:	00016200 	.word	0x00016200
     5e0:	5d000100 	.word	0x5d000100
     5e4:	00000162 	.word	0x00000162
     5e8:	0000018a 	.word	0x0000018a
     5ec:	0c7d0002 	.word	0x0c7d0002
     5f0:	0000018a 	.word	0x0000018a
     5f4:	000001ec 	.word	0x000001ec
     5f8:	107d0002 	.word	0x107d0002
	...
     604:	00000160 	.word	0x00000160
     608:	0000019c 	.word	0x0000019c
     60c:	aa500001 	.word	0xaa500001
     610:	ae000001 	.word	0xae000001
     614:	01000001 	.word	0x01000001
     618:	00005000 	.word	0x00005000
     61c:	00000000 	.word	0x00000000
     620:	01600000 	.word	0x01600000
     624:	019a0000 	.word	0x019a0000
     628:	00010000 	.word	0x00010000
     62c:	00000051 	.word	0x00000051
     630:	00000000 	.word	0x00000000
     634:	00016000 	.word	0x00016000
     638:	00018000 	.word	0x00018000
     63c:	52000100 	.word	0x52000100
	...
     648:	00000198 	.word	0x00000198
     64c:	000001ba 	.word	0x000001ba
     650:	d0520001 	.word	0xd0520001
     654:	d8000001 	.word	0xd8000001
     658:	01000001 	.word	0x01000001
     65c:	01da5300 	.word	0x01da5300
     660:	01ec0000 	.word	0x01ec0000
     664:	00010000 	.word	0x00010000
     668:	00000053 	.word	0x00000053
     66c:	00000000 	.word	0x00000000
     670:	00019a00 	.word	0x00019a00
     674:	0001ca00 	.word	0x0001ca00
     678:	51000100 	.word	0x51000100
	...
     684:	00000004 	.word	0x00000004
     688:	00000006 	.word	0x00000006
     68c:	065d0001 	.word	0x065d0001
     690:	34000000 	.word	0x34000000
     694:	02000000 	.word	0x02000000
     698:	00087d00 	.word	0x00087d00
     69c:	00000000 	.word	0x00000000
     6a0:	04000000 	.word	0x04000000
     6a4:	1a000000 	.word	0x1a000000
     6a8:	01000000 	.word	0x01000000
     6ac:	00005000 	.word	0x00005000
     6b0:	00000000 	.word	0x00000000
     6b4:	00340000 	.word	0x00340000
     6b8:	00360000 	.word	0x00360000
     6bc:	00010000 	.word	0x00010000
     6c0:	0000365d 	.word	0x0000365d
     6c4:	00005400 	.word	0x00005400
     6c8:	7d000200 	.word	0x7d000200
     6cc:	0000540c 	.word	0x0000540c
     6d0:	00006c00 	.word	0x00006c00
     6d4:	7d000200 	.word	0x7d000200
     6d8:	00000010 	.word	0x00000010
     6dc:	00000000 	.word	0x00000000
     6e0:	00003400 	.word	0x00003400
     6e4:	00004200 	.word	0x00004200
     6e8:	50000100 	.word	0x50000100
     6ec:	00000042 	.word	0x00000042
     6f0:	0000006c 	.word	0x0000006c
     6f4:	00550001 	.word	0x00550001
     6f8:	00000000 	.word	0x00000000
     6fc:	6c000000 	.word	0x6c000000
     700:	6e000000 	.word	0x6e000000
     704:	01000000 	.word	0x01000000
     708:	006e5d00 	.word	0x006e5d00
     70c:	00a40000 	.word	0x00a40000
     710:	00020000 	.word	0x00020000
     714:	0000087d 	.word	0x0000087d
     718:	00000000 	.word	0x00000000
     71c:	006c0000 	.word	0x006c0000
     720:	007a0000 	.word	0x007a0000
     724:	00010000 	.word	0x00010000
     728:	00007a50 	.word	0x00007a50
     72c:	00008600 	.word	0x00008600
     730:	54000100 	.word	0x54000100
	...
     73c:	000000a4 	.word	0x000000a4
     740:	000000a6 	.word	0x000000a6
     744:	a65d0001 	.word	0xa65d0001
     748:	d8000000 	.word	0xd8000000
     74c:	02000000 	.word	0x02000000
     750:	00087d00 	.word	0x00087d00
     754:	00000000 	.word	0x00000000
     758:	a4000000 	.word	0xa4000000
     75c:	b2000000 	.word	0xb2000000
     760:	01000000 	.word	0x01000000
     764:	00b25000 	.word	0x00b25000
     768:	00d80000 	.word	0x00d80000
     76c:	00010000 	.word	0x00010000
     770:	00000054 	.word	0x00000054
     774:	00000000 	.word	0x00000000
     778:	0000ba00 	.word	0x0000ba00
     77c:	0000be00 	.word	0x0000be00
     780:	52000100 	.word	0x52000100
	...
     78c:	000000d8 	.word	0x000000d8
     790:	000000da 	.word	0x000000da
     794:	da5d0001 	.word	0xda5d0001
     798:	e2000000 	.word	0xe2000000
     79c:	02000000 	.word	0x02000000
     7a0:	e2047d00 	.word	0xe2047d00
     7a4:	f4000000 	.word	0xf4000000
     7a8:	02000000 	.word	0x02000000
     7ac:	00087d00 	.word	0x00087d00
     7b0:	00000000 	.word	0x00000000
     7b4:	d8000000 	.word	0xd8000000
     7b8:	ea000000 	.word	0xea000000
     7bc:	01000000 	.word	0x01000000
     7c0:	00005000 	.word	0x00005000
	...
     7cc:	00060000 	.word	0x00060000
     7d0:	00010000 	.word	0x00010000
     7d4:	00000050 	.word	0x00000050
     7d8:	00000000 	.word	0x00000000
     7dc:	00000800 	.word	0x00000800
     7e0:	00000a00 	.word	0x00000a00
     7e4:	5d000100 	.word	0x5d000100
     7e8:	0000000a 	.word	0x0000000a
     7ec:	0000000c 	.word	0x0000000c
     7f0:	087d0002 	.word	0x087d0002
     7f4:	0000000c 	.word	0x0000000c
     7f8:	00000088 	.word	0x00000088
     7fc:	207d0002 	.word	0x207d0002
	...
     808:	00000088 	.word	0x00000088
     80c:	0000008a 	.word	0x0000008a
     810:	8a5d0001 	.word	0x8a5d0001
     814:	ec000000 	.word	0xec000000
     818:	02000002 	.word	0x02000002
     81c:	00087d00 	.word	0x00087d00
     820:	00000000 	.word	0x00000000
     824:	88000000 	.word	0x88000000
     828:	a4000000 	.word	0xa4000000
     82c:	01000000 	.word	0x01000000
     830:	01045000 	.word	0x01045000
     834:	01060000 	.word	0x01060000
     838:	00010000 	.word	0x00010000
     83c:	00016450 	.word	0x00016450
     840:	00016600 	.word	0x00016600
     844:	50000100 	.word	0x50000100
     848:	000001c0 	.word	0x000001c0
     84c:	000001c2 	.word	0x000001c2
     850:	24500001 	.word	0x24500001
     854:	26000002 	.word	0x26000002
     858:	01000002 	.word	0x01000002
     85c:	02885000 	.word	0x02885000
     860:	028a0000 	.word	0x028a0000
     864:	00010000 	.word	0x00010000
     868:	0002d450 	.word	0x0002d450
     86c:	0002d600 	.word	0x0002d600
     870:	50000100 	.word	0x50000100
	...
     87c:	000000a0 	.word	0x000000a0
     880:	000000a2 	.word	0x000000a2
     884:	ea540001 	.word	0xea540001
     888:	04000000 	.word	0x04000000
     88c:	01000001 	.word	0x01000001
     890:	014c5400 	.word	0x014c5400
     894:	01640000 	.word	0x01640000
     898:	00010000 	.word	0x00010000
     89c:	0001ac54 	.word	0x0001ac54
     8a0:	0001c000 	.word	0x0001c000
     8a4:	54000100 	.word	0x54000100
     8a8:	0000020c 	.word	0x0000020c
     8ac:	00000224 	.word	0x00000224
     8b0:	70540001 	.word	0x70540001
     8b4:	88000002 	.word	0x88000002
     8b8:	01000002 	.word	0x01000002
     8bc:	02d45400 	.word	0x02d45400
     8c0:	02ec0000 	.word	0x02ec0000
     8c4:	00010000 	.word	0x00010000
     8c8:	00000054 	.word	0x00000054
     8cc:	00000000 	.word	0x00000000
     8d0:	00000200 	.word	0x00000200
     8d4:	00000800 	.word	0x00000800
     8d8:	53000100 	.word	0x53000100
     8dc:	00000014 	.word	0x00000014
     8e0:	00000018 	.word	0x00000018
     8e4:	1e530001 	.word	0x1e530001
     8e8:	2e000000 	.word	0x2e000000
     8ec:	01000000 	.word	0x01000000
     8f0:	002e5c00 	.word	0x002e5c00
     8f4:	00480000 	.word	0x00480000
     8f8:	00010000 	.word	0x00010000
     8fc:	00000052 	.word	0x00000052
     900:	00000000 	.word	0x00000000
     904:	00008400 	.word	0x00008400
     908:	00008600 	.word	0x00008600
     90c:	51000100 	.word	0x51000100
	...
     918:	000000a8 	.word	0x000000a8
     91c:	000000aa 	.word	0x000000aa
     920:	00500001 	.word	0x00500001
     924:	00000000 	.word	0x00000000
     928:	c0000000 	.word	0xc0000000
     92c:	c2000000 	.word	0xc2000000
     930:	01000000 	.word	0x01000000
     934:	00005000 	.word	0x00005000
     938:	00000000 	.word	0x00000000
     93c:	00e00000 	.word	0x00e00000
     940:	00e20000 	.word	0x00e20000
     944:	00010000 	.word	0x00010000
     948:	00000050 	.word	0x00000050
     94c:	00000000 	.word	0x00000000
     950:	0000ec00 	.word	0x0000ec00
     954:	0000f000 	.word	0x0000f000
     958:	51000100 	.word	0x51000100
	...
     964:	00000110 	.word	0x00000110
     968:	00000114 	.word	0x00000114
     96c:	145d0001 	.word	0x145d0001
     970:	a6000001 	.word	0xa6000001
     974:	02000001 	.word	0x02000001
     978:	000c7d00 	.word	0x000c7d00
     97c:	00000000 	.word	0x00000000
     980:	10000000 	.word	0x10000000
     984:	2e000001 	.word	0x2e000001
     988:	01000001 	.word	0x01000001
     98c:	012e5100 	.word	0x012e5100
     990:	01380000 	.word	0x01380000
     994:	00010000 	.word	0x00010000
     998:	00013854 	.word	0x00013854
     99c:	00014400 	.word	0x00014400
     9a0:	51000100 	.word	0x51000100
     9a4:	00000144 	.word	0x00000144
     9a8:	000001a6 	.word	0x000001a6
     9ac:	00540001 	.word	0x00540001
     9b0:	00000000 	.word	0x00000000
     9b4:	10000000 	.word	0x10000000
     9b8:	1e000001 	.word	0x1e000001
     9bc:	01000001 	.word	0x01000001
     9c0:	011e5200 	.word	0x011e5200
     9c4:	01a60000 	.word	0x01a60000
     9c8:	00010000 	.word	0x00010000
     9cc:	0000005c 	.word	0x0000005c
     9d0:	00000000 	.word	0x00000000
     9d4:	00011000 	.word	0x00011000
     9d8:	00012000 	.word	0x00012000
     9dc:	53000100 	.word	0x53000100
     9e0:	00000120 	.word	0x00000120
     9e4:	000001a6 	.word	0x000001a6
     9e8:	00550001 	.word	0x00550001
     9ec:	00000000 	.word	0x00000000
     9f0:	2e000000 	.word	0x2e000000
     9f4:	38000001 	.word	0x38000001
     9f8:	01000001 	.word	0x01000001
     9fc:	01445100 	.word	0x01445100
     a00:	01a60000 	.word	0x01a60000
     a04:	00010000 	.word	0x00010000
     a08:	00000051 	.word	0x00000051
     a0c:	00000000 	.word	0x00000000
     a10:	0001bc00 	.word	0x0001bc00
     a14:	0001be00 	.word	0x0001be00
     a18:	50000100 	.word	0x50000100
	...
     a24:	000001f8 	.word	0x000001f8
     a28:	00000200 	.word	0x00000200
     a2c:	00510001 	.word	0x00510001
     a30:	00000000 	.word	0x00000000
     a34:	fa000000 	.word	0xfa000000
     a38:	00000001 	.word	0x00000001
     a3c:	01000002 	.word	0x01000002
     a40:	02005300 	.word	0x02005300
     a44:	02040000 	.word	0x02040000
     a48:	00010000 	.word	0x00010000
     a4c:	00000051 	.word	0x00000051
     a50:	00000000 	.word	0x00000000
     a54:	00022c00 	.word	0x00022c00
     a58:	00022e00 	.word	0x00022e00
     a5c:	50000100 	.word	0x50000100
	...
     a68:	00000238 	.word	0x00000238
     a6c:	0000023c 	.word	0x0000023c
     a70:	3c5d0001 	.word	0x3c5d0001
     a74:	9a000002 	.word	0x9a000002
     a78:	02000002 	.word	0x02000002
     a7c:	000c7d00 	.word	0x000c7d00
     a80:	00000000 	.word	0x00000000
     a84:	38000000 	.word	0x38000000
     a88:	56000002 	.word	0x56000002
     a8c:	01000002 	.word	0x01000002
     a90:	02565100 	.word	0x02565100
     a94:	02600000 	.word	0x02600000
     a98:	00010000 	.word	0x00010000
     a9c:	0002605c 	.word	0x0002605c
     aa0:	00026c00 	.word	0x00026c00
     aa4:	51000100 	.word	0x51000100
     aa8:	0000026c 	.word	0x0000026c
     aac:	0000029a 	.word	0x0000029a
     ab0:	005c0001 	.word	0x005c0001
     ab4:	00000000 	.word	0x00000000
     ab8:	38000000 	.word	0x38000000
     abc:	46000002 	.word	0x46000002
     ac0:	01000002 	.word	0x01000002
     ac4:	02465200 	.word	0x02465200
     ac8:	029a0000 	.word	0x029a0000
     acc:	00010000 	.word	0x00010000
     ad0:	00000055 	.word	0x00000055
     ad4:	00000000 	.word	0x00000000
     ad8:	00023800 	.word	0x00023800
     adc:	00024800 	.word	0x00024800
     ae0:	53000100 	.word	0x53000100
     ae4:	00000248 	.word	0x00000248
     ae8:	0000029a 	.word	0x0000029a
     aec:	00540001 	.word	0x00540001
     af0:	00000000 	.word	0x00000000
     af4:	56000000 	.word	0x56000000
     af8:	60000002 	.word	0x60000002
     afc:	01000002 	.word	0x01000002
     b00:	026c5100 	.word	0x026c5100
     b04:	02760000 	.word	0x02760000
     b08:	00010000 	.word	0x00010000
     b0c:	00027651 	.word	0x00027651
     b10:	00029a00 	.word	0x00029a00
     b14:	53000100 	.word	0x53000100
	...
     b20:	0000029c 	.word	0x0000029c
     b24:	000002a0 	.word	0x000002a0
     b28:	00510001 	.word	0x00510001
     b2c:	00000000 	.word	0x00000000
     b30:	ac000000 	.word	0xac000000
     b34:	ae000002 	.word	0xae000002
     b38:	01000002 	.word	0x01000002
     b3c:	02ae5d00 	.word	0x02ae5d00
     b40:	02b40000 	.word	0x02b40000
     b44:	00020000 	.word	0x00020000
     b48:	0000087d 	.word	0x0000087d
     b4c:	00000000 	.word	0x00000000
     b50:	02ac0000 	.word	0x02ac0000
     b54:	02b00000 	.word	0x02b00000
     b58:	00010000 	.word	0x00010000
     b5c:	00000050 	.word	0x00000050
     b60:	00000000 	.word	0x00000000
     b64:	0002b400 	.word	0x0002b400
     b68:	0002b600 	.word	0x0002b600
     b6c:	5d000100 	.word	0x5d000100
     b70:	000002b6 	.word	0x000002b6
     b74:	000002c2 	.word	0x000002c2
     b78:	087d0002 	.word	0x087d0002
	...
     b84:	000002b4 	.word	0x000002b4
     b88:	000002b8 	.word	0x000002b8
     b8c:	00500001 	.word	0x00500001
     b90:	00000000 	.word	0x00000000
     b94:	c4000000 	.word	0xc4000000
     b98:	d0000002 	.word	0xd0000002
     b9c:	01000002 	.word	0x01000002
     ba0:	00005100 	.word	0x00005100
     ba4:	00000000 	.word	0x00000000
     ba8:	02c60000 	.word	0x02c60000
     bac:	02d00000 	.word	0x02d00000
     bb0:	00010000 	.word	0x00010000
     bb4:	0002d053 	.word	0x0002d053
     bb8:	0002d400 	.word	0x0002d400
     bbc:	51000100 	.word	0x51000100
	...
     bc8:	000002dc 	.word	0x000002dc
     bcc:	000002e4 	.word	0x000002e4
     bd0:	00510001 	.word	0x00510001
     bd4:	00000000 	.word	0x00000000
     bd8:	de000000 	.word	0xde000000
     bdc:	e4000002 	.word	0xe4000002
     be0:	01000002 	.word	0x01000002
     be4:	02e45300 	.word	0x02e45300
     be8:	02e80000 	.word	0x02e80000
     bec:	00010000 	.word	0x00010000
     bf0:	00000051 	.word	0x00000051
     bf4:	00000000 	.word	0x00000000
     bf8:	00030400 	.word	0x00030400
     bfc:	00030e00 	.word	0x00030e00
     c00:	50000100 	.word	0x50000100
	...
     c0c:	00000310 	.word	0x00000310
     c10:	00000314 	.word	0x00000314
     c14:	00510001 	.word	0x00510001
     c18:	00000000 	.word	0x00000000
     c1c:	18000000 	.word	0x18000000
     c20:	24000003 	.word	0x24000003
     c24:	01000003 	.word	0x01000003
     c28:	03265000 	.word	0x03265000
     c2c:	03300000 	.word	0x03300000
     c30:	00010000 	.word	0x00010000
     c34:	00000050 	.word	0x00000050
     c38:	00000000 	.word	0x00000000
     c3c:	00031800 	.word	0x00031800
     c40:	00032800 	.word	0x00032800
     c44:	51000100 	.word	0x51000100
     c48:	00000328 	.word	0x00000328
     c4c:	00000332 	.word	0x00000332
     c50:	00530001 	.word	0x00530001
     c54:	00000000 	.word	0x00000000
     c58:	24000000 	.word	0x24000000
     c5c:	26000003 	.word	0x26000003
     c60:	01000003 	.word	0x01000003
     c64:	03305000 	.word	0x03305000
     c68:	03300000 	.word	0x03300000
     c6c:	00010000 	.word	0x00010000
     c70:	00000050 	.word	0x00000050
     c74:	00000000 	.word	0x00000000
     c78:	00033400 	.word	0x00033400
     c7c:	00033800 	.word	0x00033800
     c80:	51000100 	.word	0x51000100
	...
     c8c:	0000033c 	.word	0x0000033c
     c90:	0000033e 	.word	0x0000033e
     c94:	3e5d0001 	.word	0x3e5d0001
     c98:	42000003 	.word	0x42000003
     c9c:	02000003 	.word	0x02000003
     ca0:	42047d00 	.word	0x42047d00
     ca4:	94000003 	.word	0x94000003
     ca8:	02000003 	.word	0x02000003
     cac:	00107d00 	.word	0x00107d00
     cb0:	00000000 	.word	0x00000000
     cb4:	3c000000 	.word	0x3c000000
     cb8:	44000003 	.word	0x44000003
     cbc:	01000003 	.word	0x01000003
     cc0:	03465000 	.word	0x03465000
     cc4:	03940000 	.word	0x03940000
     cc8:	00020000 	.word	0x00020000
     ccc:	0000047d 	.word	0x0000047d
	...
     cd8:	000e0000 	.word	0x000e0000
     cdc:	00010000 	.word	0x00010000
     ce0:	00000050 	.word	0x00000050
     ce4:	00000000 	.word	0x00000000
     ce8:	00001800 	.word	0x00001800
     cec:	00002600 	.word	0x00002600
     cf0:	50000100 	.word	0x50000100
	...
     cfc:	00000030 	.word	0x00000030
     d00:	0000003e 	.word	0x0000003e
     d04:	00500001 	.word	0x00500001
     d08:	00000000 	.word	0x00000000
     d0c:	c4000000 	.word	0xc4000000
     d10:	d0000000 	.word	0xd0000000
     d14:	01000000 	.word	0x01000000
     d18:	00d25000 	.word	0x00d25000
     d1c:	00de0000 	.word	0x00de0000
     d20:	00010000 	.word	0x00010000
     d24:	00000050 	.word	0x00000050
     d28:	00000000 	.word	0x00000000
     d2c:	0000d000 	.word	0x0000d000
     d30:	0000d200 	.word	0x0000d200
     d34:	50000100 	.word	0x50000100
     d38:	000000de 	.word	0x000000de
     d3c:	000000de 	.word	0x000000de
     d40:	00500001 	.word	0x00500001
     d44:	00000000 	.word	0x00000000
     d48:	fc000000 	.word	0xfc000000
     d4c:	fe000000 	.word	0xfe000000
     d50:	01000000 	.word	0x01000000
     d54:	01085000 	.word	0x01085000
     d58:	010a0000 	.word	0x010a0000
     d5c:	00010000 	.word	0x00010000
     d60:	00011650 	.word	0x00011650
     d64:	00011600 	.word	0x00011600
     d68:	50000100 	.word	0x50000100
	...
     d74:	0000011c 	.word	0x0000011c
     d78:	0000011e 	.word	0x0000011e
     d7c:	1e5d0001 	.word	0x1e5d0001
     d80:	22000001 	.word	0x22000001
     d84:	02000001 	.word	0x02000001
     d88:	22087d00 	.word	0x22087d00
     d8c:	b0000001 	.word	0xb0000001
     d90:	02000001 	.word	0x02000001
     d94:	00107d00 	.word	0x00107d00
     d98:	00000000 	.word	0x00000000
     d9c:	1c000000 	.word	0x1c000000
     da0:	2c000001 	.word	0x2c000001
     da4:	01000001 	.word	0x01000001
     da8:	012c5000 	.word	0x012c5000
     dac:	01b00000 	.word	0x01b00000
     db0:	00010000 	.word	0x00010000
     db4:	00000051 	.word	0x00000051
     db8:	00000000 	.word	0x00000000
     dbc:	00012e00 	.word	0x00012e00
     dc0:	00013000 	.word	0x00013000
     dc4:	50000100 	.word	0x50000100
     dc8:	0000013a 	.word	0x0000013a
     dcc:	0000013c 	.word	0x0000013c
     dd0:	48500001 	.word	0x48500001
     dd4:	a8000001 	.word	0xa8000001
     dd8:	01000001 	.word	0x01000001
     ddc:	00005000 	.word	0x00005000
     de0:	00000000 	.word	0x00000000
     de4:	014a0000 	.word	0x014a0000
     de8:	014c0000 	.word	0x014c0000
     dec:	00020000 	.word	0x00020000
     df0:	014c7c91 	.word	0x014c7c91
     df4:	01520000 	.word	0x01520000
     df8:	00020000 	.word	0x00020000
     dfc:	0152047d 	.word	0x0152047d
     e00:	01580000 	.word	0x01580000
     e04:	00020000 	.word	0x00020000
     e08:	01587c91 	.word	0x01587c91
     e0c:	015e0000 	.word	0x015e0000
     e10:	00020000 	.word	0x00020000
     e14:	015e047d 	.word	0x015e047d
     e18:	01860000 	.word	0x01860000
     e1c:	00020000 	.word	0x00020000
     e20:	018e7c91 	.word	0x018e7c91
     e24:	01b00000 	.word	0x01b00000
     e28:	00020000 	.word	0x00020000
     e2c:	00007c91 	.word	0x00007c91
     e30:	00000000 	.word	0x00000000
     e34:	01b00000 	.word	0x01b00000
     e38:	01b20000 	.word	0x01b20000
     e3c:	00010000 	.word	0x00010000
     e40:	0001b25d 	.word	0x0001b25d
     e44:	0001b800 	.word	0x0001b800
     e48:	7d000200 	.word	0x7d000200
     e4c:	0001b814 	.word	0x0001b814
     e50:	00020c00 	.word	0x00020c00
     e54:	7d000200 	.word	0x7d000200
     e58:	00000018 	.word	0x00000018
     e5c:	00000000 	.word	0x00000000
     e60:	0001b000 	.word	0x0001b000
     e64:	0001c400 	.word	0x0001c400
     e68:	50000100 	.word	0x50000100
     e6c:	000001c4 	.word	0x000001c4
     e70:	0000020c 	.word	0x0000020c
     e74:	00550001 	.word	0x00550001
     e78:	00000000 	.word	0x00000000
     e7c:	b0000000 	.word	0xb0000000
     e80:	cc000001 	.word	0xcc000001
     e84:	01000001 	.word	0x01000001
     e88:	01cc5100 	.word	0x01cc5100
     e8c:	020c0000 	.word	0x020c0000
     e90:	00010000 	.word	0x00010000
     e94:	00000056 	.word	0x00000056
     e98:	00000000 	.word	0x00000000
     e9c:	0001b000 	.word	0x0001b000
     ea0:	0001cc00 	.word	0x0001cc00
     ea4:	52000100 	.word	0x52000100
     ea8:	000001cc 	.word	0x000001cc
     eac:	0000020c 	.word	0x0000020c
     eb0:	00570001 	.word	0x00570001
     eb4:	00000000 	.word	0x00000000
     eb8:	ce000000 	.word	0xce000000
     ebc:	ea000001 	.word	0xea000001
     ec0:	01000001 	.word	0x01000001
     ec4:	01f05000 	.word	0x01f05000
     ec8:	01fc0000 	.word	0x01fc0000
     ecc:	00010000 	.word	0x00010000
     ed0:	00000050 	.word	0x00000050
     ed4:	00000000 	.word	0x00000000
     ed8:	00020c00 	.word	0x00020c00
     edc:	00020e00 	.word	0x00020e00
     ee0:	5d000100 	.word	0x5d000100
     ee4:	0000020e 	.word	0x0000020e
     ee8:	00000212 	.word	0x00000212
     eec:	0c7d0002 	.word	0x0c7d0002
     ef0:	00000212 	.word	0x00000212
     ef4:	000002a8 	.word	0x000002a8
     ef8:	107d0002 	.word	0x107d0002
	...
     f04:	0000020c 	.word	0x0000020c
     f08:	00000216 	.word	0x00000216
     f0c:	16500001 	.word	0x16500001
     f10:	a8000002 	.word	0xa8000002
     f14:	01000002 	.word	0x01000002
     f18:	00005500 	.word	0x00005500
     f1c:	00000000 	.word	0x00000000
     f20:	021c0000 	.word	0x021c0000
     f24:	02260000 	.word	0x02260000
     f28:	00010000 	.word	0x00010000
     f2c:	00024650 	.word	0x00024650
     f30:	00027200 	.word	0x00027200
     f34:	50000100 	.word	0x50000100
     f38:	00000278 	.word	0x00000278
     f3c:	00000298 	.word	0x00000298
     f40:	00500001 	.word	0x00500001
     f44:	00000000 	.word	0x00000000
     f48:	a8000000 	.word	0xa8000000
     f4c:	aa000002 	.word	0xaa000002
     f50:	01000002 	.word	0x01000002
     f54:	02aa5d00 	.word	0x02aa5d00
     f58:	03680000 	.word	0x03680000
     f5c:	00020000 	.word	0x00020000
     f60:	0000087d 	.word	0x0000087d
     f64:	00000000 	.word	0x00000000
     f68:	02a80000 	.word	0x02a80000
     f6c:	02ae0000 	.word	0x02ae0000
     f70:	00010000 	.word	0x00010000
     f74:	0002ae50 	.word	0x0002ae50
     f78:	00036800 	.word	0x00036800
     f7c:	54000100 	.word	0x54000100
	...
     f88:	000002ca 	.word	0x000002ca
     f8c:	000002de 	.word	0x000002de
     f90:	de510001 	.word	0xde510001
     f94:	02000002 	.word	0x02000002
     f98:	01000003 	.word	0x01000003
     f9c:	03025100 	.word	0x03025100
     fa0:	03260000 	.word	0x03260000
     fa4:	00010000 	.word	0x00010000
     fa8:	00032651 	.word	0x00032651
     fac:	00034600 	.word	0x00034600
     fb0:	51000100 	.word	0x51000100
     fb4:	00000346 	.word	0x00000346
     fb8:	0000034c 	.word	0x0000034c
     fbc:	00510001 	.word	0x00510001
     fc0:	00000000 	.word	0x00000000
     fc4:	e4000000 	.word	0xe4000000
     fc8:	02000002 	.word	0x02000002
     fcc:	01000003 	.word	0x01000003
     fd0:	03025200 	.word	0x03025200
     fd4:	03080000 	.word	0x03080000
     fd8:	00010000 	.word	0x00010000
     fdc:	00000052 	.word	0x00000052
     fe0:	00000000 	.word	0x00000000
     fe4:	00030800 	.word	0x00030800
     fe8:	00032600 	.word	0x00032600
     fec:	52000100 	.word	0x52000100
     ff0:	00000326 	.word	0x00000326
     ff4:	00000328 	.word	0x00000328
     ff8:	00520001 	.word	0x00520001
     ffc:	00000000 	.word	0x00000000
    1000:	28000000 	.word	0x28000000
    1004:	46000003 	.word	0x46000003
    1008:	01000003 	.word	0x01000003
    100c:	03465200 	.word	0x03465200
    1010:	03520000 	.word	0x03520000
    1014:	00010000 	.word	0x00010000
    1018:	00000052 	.word	0x00000052
    101c:	00000000 	.word	0x00000000
    1020:	0002b400 	.word	0x0002b400
    1024:	0002d800 	.word	0x0002d800
    1028:	50000100 	.word	0x50000100
    102c:	000002de 	.word	0x000002de
    1030:	000002fc 	.word	0x000002fc
    1034:	02500001 	.word	0x02500001
    1038:	20000003 	.word	0x20000003
    103c:	01000003 	.word	0x01000003
    1040:	03265000 	.word	0x03265000
    1044:	03400000 	.word	0x03400000
    1048:	00010000 	.word	0x00010000
    104c:	00034650 	.word	0x00034650
    1050:	00035800 	.word	0x00035800
    1054:	50000100 	.word	0x50000100
	...
    1060:	00000368 	.word	0x00000368
    1064:	0000036a 	.word	0x0000036a
    1068:	6a5d0001 	.word	0x6a5d0001
    106c:	ac000003 	.word	0xac000003
    1070:	02000003 	.word	0x02000003
    1074:	00107d00 	.word	0x00107d00
    1078:	00000000 	.word	0x00000000
    107c:	68000000 	.word	0x68000000
    1080:	6e000003 	.word	0x6e000003
    1084:	01000003 	.word	0x01000003
    1088:	036e5000 	.word	0x036e5000
    108c:	03ac0000 	.word	0x03ac0000
    1090:	00010000 	.word	0x00010000
    1094:	00000056 	.word	0x00000056
    1098:	00000000 	.word	0x00000000
    109c:	00036800 	.word	0x00036800
    10a0:	00037400 	.word	0x00037400
    10a4:	51000100 	.word	0x51000100
    10a8:	00000374 	.word	0x00000374
    10ac:	000003ac 	.word	0x000003ac
    10b0:	00550001 	.word	0x00550001
    10b4:	00000000 	.word	0x00000000
    10b8:	76000000 	.word	0x76000000
    10bc:	7e000003 	.word	0x7e000003
    10c0:	01000003 	.word	0x01000003
    10c4:	03965000 	.word	0x03965000
    10c8:	03a20000 	.word	0x03a20000
    10cc:	00010000 	.word	0x00010000
    10d0:	00000050 	.word	0x00000050
    10d4:	00000000 	.word	0x00000000
    10d8:	0003ac00 	.word	0x0003ac00
    10dc:	0003ae00 	.word	0x0003ae00
    10e0:	5d000100 	.word	0x5d000100
    10e4:	000003ae 	.word	0x000003ae
    10e8:	000003e4 	.word	0x000003e4
    10ec:	107d0002 	.word	0x107d0002
	...
    10f8:	000003ac 	.word	0x000003ac
    10fc:	000003b2 	.word	0x000003b2
    1100:	b2500001 	.word	0xb2500001
    1104:	e4000003 	.word	0xe4000003
    1108:	01000003 	.word	0x01000003
    110c:	00005600 	.word	0x00005600
    1110:	00000000 	.word	0x00000000
    1114:	03ac0000 	.word	0x03ac0000
    1118:	03b80000 	.word	0x03b80000
    111c:	00010000 	.word	0x00010000
    1120:	0003b851 	.word	0x0003b851
    1124:	0003e400 	.word	0x0003e400
    1128:	55000100 	.word	0x55000100
	...
    1134:	000003ba 	.word	0x000003ba
    1138:	000003c0 	.word	0x000003c0
    113c:	d0500001 	.word	0xd0500001
    1140:	dc000003 	.word	0xdc000003
    1144:	01000003 	.word	0x01000003
    1148:	00005000 	.word	0x00005000
    114c:	00000000 	.word	0x00000000
    1150:	03e40000 	.word	0x03e40000
    1154:	03e60000 	.word	0x03e60000
    1158:	00010000 	.word	0x00010000
    115c:	0003e65d 	.word	0x0003e65d
    1160:	00042c00 	.word	0x00042c00
    1164:	7d000200 	.word	0x7d000200
    1168:	00000010 	.word	0x00000010
    116c:	00000000 	.word	0x00000000
    1170:	0003e400 	.word	0x0003e400
    1174:	0003ea00 	.word	0x0003ea00
    1178:	50000100 	.word	0x50000100
    117c:	000003ea 	.word	0x000003ea
    1180:	0000042c 	.word	0x0000042c
    1184:	00560001 	.word	0x00560001
    1188:	00000000 	.word	0x00000000
    118c:	e4000000 	.word	0xe4000000
    1190:	f0000003 	.word	0xf0000003
    1194:	01000003 	.word	0x01000003
    1198:	03f05100 	.word	0x03f05100
    119c:	042c0000 	.word	0x042c0000
    11a0:	00010000 	.word	0x00010000
    11a4:	00000055 	.word	0x00000055
    11a8:	00000000 	.word	0x00000000
    11ac:	0003f200 	.word	0x0003f200
    11b0:	0003f800 	.word	0x0003f800
    11b4:	50000100 	.word	0x50000100
    11b8:	0000040a 	.word	0x0000040a
    11bc:	00000412 	.word	0x00000412
    11c0:	16500001 	.word	0x16500001
    11c4:	24000004 	.word	0x24000004
    11c8:	01000004 	.word	0x01000004
    11cc:	00005000 	.word	0x00005000
    11d0:	00000000 	.word	0x00000000
    11d4:	042c0000 	.word	0x042c0000
    11d8:	042e0000 	.word	0x042e0000
    11dc:	00010000 	.word	0x00010000
    11e0:	00042e5d 	.word	0x00042e5d
    11e4:	0004a400 	.word	0x0004a400
    11e8:	7d000200 	.word	0x7d000200
    11ec:	00000008 	.word	0x00000008
    11f0:	00000000 	.word	0x00000000
    11f4:	00043800 	.word	0x00043800
    11f8:	00044200 	.word	0x00044200
    11fc:	50000100 	.word	0x50000100
    1200:	00000462 	.word	0x00000462
    1204:	00000480 	.word	0x00000480
    1208:	86500001 	.word	0x86500001
    120c:	94000004 	.word	0x94000004
    1210:	01000004 	.word	0x01000004
    1214:	00005000 	.word	0x00005000
    1218:	00000000 	.word	0x00000000
    121c:	04a40000 	.word	0x04a40000
    1220:	04a60000 	.word	0x04a60000
    1224:	00010000 	.word	0x00010000
    1228:	0004a65d 	.word	0x0004a65d
    122c:	0004e000 	.word	0x0004e000
    1230:	7d000200 	.word	0x7d000200
    1234:	00000008 	.word	0x00000008
    1238:	00000000 	.word	0x00000000
    123c:	0004b000 	.word	0x0004b000
    1240:	0004c000 	.word	0x0004c000
    1244:	50000100 	.word	0x50000100
    1248:	000004ce 	.word	0x000004ce
    124c:	000004da 	.word	0x000004da
    1250:	00500001 	.word	0x00500001
    1254:	00000000 	.word	0x00000000
    1258:	e0000000 	.word	0xe0000000
    125c:	e2000004 	.word	0xe2000004
    1260:	01000004 	.word	0x01000004
    1264:	04e25d00 	.word	0x04e25d00
    1268:	04e60000 	.word	0x04e60000
    126c:	00020000 	.word	0x00020000
    1270:	04e60c7d 	.word	0x04e60c7d
    1274:	05280000 	.word	0x05280000
    1278:	00020000 	.word	0x00020000
    127c:	0000107d 	.word	0x0000107d
    1280:	00000000 	.word	0x00000000
    1284:	04e00000 	.word	0x04e00000
    1288:	04ea0000 	.word	0x04ea0000
    128c:	00010000 	.word	0x00010000
    1290:	0004ea50 	.word	0x0004ea50
    1294:	00052800 	.word	0x00052800
    1298:	55000100 	.word	0x55000100
	...
    12a4:	000004f0 	.word	0x000004f0
    12a8:	000004f8 	.word	0x000004f8
    12ac:	12500001 	.word	0x12500001
    12b0:	1e000005 	.word	0x1e000005
    12b4:	01000005 	.word	0x01000005
    12b8:	00005000 	.word	0x00005000
	...
    12c4:	00020000 	.word	0x00020000
    12c8:	00010000 	.word	0x00010000
    12cc:	0000025d 	.word	0x0000025d
    12d0:	00001c00 	.word	0x00001c00
    12d4:	7d000200 	.word	0x7d000200
    12d8:	00001c14 	.word	0x00001c14
    12dc:	0000a600 	.word	0x0000a600
    12e0:	7d000200 	.word	0x7d000200
    12e4:	00000020 	.word	0x00000020
	...
    12f0:	00002200 	.word	0x00002200
    12f4:	51000100 	.word	0x51000100
    12f8:	0000005c 	.word	0x0000005c
    12fc:	00000064 	.word	0x00000064
    1300:	a2510001 	.word	0xa2510001
    1304:	a6000000 	.word	0xa6000000
    1308:	01000000 	.word	0x01000000
    130c:	00005100 	.word	0x00005100
    1310:	00000000 	.word	0x00000000
    1314:	00220000 	.word	0x00220000
    1318:	00340000 	.word	0x00340000
    131c:	00010000 	.word	0x00010000
    1320:	00005453 	.word	0x00005453
    1324:	00006a00 	.word	0x00006a00
    1328:	53000100 	.word	0x53000100
    132c:	0000006e 	.word	0x0000006e
    1330:	0000007a 	.word	0x0000007a
    1334:	9a530001 	.word	0x9a530001
    1338:	a6000000 	.word	0xa6000000
    133c:	01000000 	.word	0x01000000
    1340:	00005300 	.word	0x00005300
    1344:	00000000 	.word	0x00000000
    1348:	00b80000 	.word	0x00b80000
    134c:	00c20000 	.word	0x00c20000
    1350:	00010000 	.word	0x00010000
    1354:	00000050 	.word	0x00000050
    1358:	00000000 	.word	0x00000000
    135c:	0000c400 	.word	0x0000c400
    1360:	0000c600 	.word	0x0000c600
    1364:	50000100 	.word	0x50000100
	...
    1370:	000000cc 	.word	0x000000cc
    1374:	000000d6 	.word	0x000000d6
    1378:	00500001 	.word	0x00500001
    137c:	00000000 	.word	0x00000000
    1380:	d8000000 	.word	0xd8000000
    1384:	da000000 	.word	0xda000000
    1388:	01000000 	.word	0x01000000
    138c:	00005000 	.word	0x00005000
    1390:	00000000 	.word	0x00000000
    1394:	01080000 	.word	0x01080000
    1398:	01180000 	.word	0x01180000
    139c:	00010000 	.word	0x00010000
    13a0:	00000051 	.word	0x00000051
    13a4:	00000000 	.word	0x00000000
    13a8:	00011000 	.word	0x00011000
    13ac:	00011400 	.word	0x00011400
    13b0:	53000100 	.word	0x53000100
    13b4:	00000114 	.word	0x00000114
    13b8:	00000118 	.word	0x00000118
    13bc:	18520001 	.word	0x18520001
    13c0:	1c000001 	.word	0x1c000001
    13c4:	01000001 	.word	0x01000001
    13c8:	011c5100 	.word	0x011c5100
    13cc:	011e0000 	.word	0x011e0000
    13d0:	00010000 	.word	0x00010000
    13d4:	00011e53 	.word	0x00011e53
    13d8:	00012800 	.word	0x00012800
    13dc:	51000100 	.word	0x51000100
	...
    13e8:	00000134 	.word	0x00000134
    13ec:	00000136 	.word	0x00000136
    13f0:	365d0001 	.word	0x365d0001
    13f4:	94000001 	.word	0x94000001
    13f8:	02000001 	.word	0x02000001
    13fc:	000c7d00 	.word	0x000c7d00
    1400:	00000000 	.word	0x00000000
    1404:	34000000 	.word	0x34000000
    1408:	40000001 	.word	0x40000001
    140c:	01000001 	.word	0x01000001
    1410:	01405100 	.word	0x01405100
    1414:	01940000 	.word	0x01940000
    1418:	00010000 	.word	0x00010000
    141c:	00000055 	.word	0x00000055
    1420:	00000000 	.word	0x00000000
    1424:	00014a00 	.word	0x00014a00
    1428:	00015200 	.word	0x00015200
    142c:	5c000100 	.word	0x5c000100
    1430:	00000152 	.word	0x00000152
    1434:	0000015a 	.word	0x0000015a
    1438:	5a520001 	.word	0x5a520001
    143c:	78000001 	.word	0x78000001
    1440:	01000001 	.word	0x01000001
    1444:	01785c00 	.word	0x01785c00
    1448:	017c0000 	.word	0x017c0000
    144c:	00010000 	.word	0x00010000
    1450:	00017c53 	.word	0x00017c53
    1454:	00019400 	.word	0x00019400
    1458:	52000100 	.word	0x52000100
	...
    1464:	00000194 	.word	0x00000194
    1468:	00000196 	.word	0x00000196
    146c:	965d0001 	.word	0x965d0001
    1470:	c8000001 	.word	0xc8000001
    1474:	02000001 	.word	0x02000001
    1478:	00087d00 	.word	0x00087d00
    147c:	00000000 	.word	0x00000000
    1480:	94000000 	.word	0x94000000
    1484:	a2000001 	.word	0xa2000001
    1488:	01000001 	.word	0x01000001
    148c:	00005000 	.word	0x00005000
    1490:	00000000 	.word	0x00000000
    1494:	01940000 	.word	0x01940000
    1498:	01a80000 	.word	0x01a80000
    149c:	00010000 	.word	0x00010000
    14a0:	00000051 	.word	0x00000051
    14a4:	00000000 	.word	0x00000000
    14a8:	0001c800 	.word	0x0001c800
    14ac:	0001ca00 	.word	0x0001ca00
    14b0:	5d000100 	.word	0x5d000100
    14b4:	000001ca 	.word	0x000001ca
    14b8:	000001d0 	.word	0x000001d0
    14bc:	047d0002 	.word	0x047d0002
    14c0:	000001d0 	.word	0x000001d0
    14c4:	000001e0 	.word	0x000001e0
    14c8:	087d0002 	.word	0x087d0002
	...
    14d4:	000001e0 	.word	0x000001e0
    14d8:	000001e2 	.word	0x000001e2
    14dc:	e25d0001 	.word	0xe25d0001
    14e0:	e6000001 	.word	0xe6000001
    14e4:	02000001 	.word	0x02000001
    14e8:	e6047d00 	.word	0xe6047d00
    14ec:	88000001 	.word	0x88000001
    14f0:	02000002 	.word	0x02000002
    14f4:	00107d00 	.word	0x00107d00
    14f8:	00000000 	.word	0x00000000
    14fc:	e0000000 	.word	0xe0000000
    1500:	e8000001 	.word	0xe8000001
    1504:	01000001 	.word	0x01000001
    1508:	01ea5000 	.word	0x01ea5000
    150c:	02880000 	.word	0x02880000
    1510:	00020000 	.word	0x00020000
    1514:	0000047d 	.word	0x0000047d
    1518:	00000000 	.word	0x00000000
    151c:	0000      	.short	0x0000
    151e:	0064      	.short	0x0064
    1520:	00680000 	.word	0x00680000
    1524:	00010000 	.word	0x00010000
    1528:	00000050 	.word	0x00000050
    152c:	00000000 	.word	0x00000000
    1530:	00007800 	.word	0x00007800
    1534:	00007a00 	.word	0x00007a00
    1538:	5d000100 	.word	0x5d000100
    153c:	0000007a 	.word	0x0000007a
    1540:	000000f4 	.word	0x000000f4
    1544:	0c7d0002 	.word	0x0c7d0002
	...
    1550:	00000078 	.word	0x00000078
    1554:	000000a2 	.word	0x000000a2
    1558:	d8500001 	.word	0xd8500001
    155c:	f4000000 	.word	0xf4000000
    1560:	01000000 	.word	0x01000000
    1564:	00005000 	.word	0x00005000
    1568:	00000000 	.word	0x00000000
    156c:	00920000 	.word	0x00920000
    1570:	00980000 	.word	0x00980000
    1574:	00010000 	.word	0x00010000
    1578:	00009852 	.word	0x00009852
    157c:	0000a600 	.word	0x0000a600
    1580:	51000100 	.word	0x51000100
    1584:	000000a6 	.word	0x000000a6
    1588:	000000be 	.word	0x000000be
    158c:	00530001 	.word	0x00530001
    1590:	00000000 	.word	0x00000000
    1594:	bc000000 	.word	0xbc000000
    1598:	c4000000 	.word	0xc4000000
    159c:	01000000 	.word	0x01000000
    15a0:	00c45100 	.word	0x00c45100
    15a4:	00ce0000 	.word	0x00ce0000
    15a8:	00010000 	.word	0x00010000
    15ac:	00000053 	.word	0x00000053
    15b0:	00000000 	.word	0x00000000
    15b4:	0000ae00 	.word	0x0000ae00
    15b8:	0000cc00 	.word	0x0000cc00
    15bc:	52000100 	.word	0x52000100
	...
    15c8:	00000118 	.word	0x00000118
    15cc:	00000122 	.word	0x00000122
    15d0:	00500001 	.word	0x00500001
    15d4:	00000000 	.word	0x00000000
    15d8:	48000000 	.word	0x48000000
    15dc:	50000001 	.word	0x50000001
    15e0:	01000001 	.word	0x01000001
    15e4:	00005000 	.word	0x00005000
    15e8:	00000000 	.word	0x00000000
    15ec:	01700000 	.word	0x01700000
    15f0:	017a0000 	.word	0x017a0000
    15f4:	00010000 	.word	0x00010000
    15f8:	00000050 	.word	0x00000050
    15fc:	00000000 	.word	0x00000000
    1600:	0001a000 	.word	0x0001a000
    1604:	0001a400 	.word	0x0001a400
    1608:	51000100 	.word	0x51000100
	...
    1614:	000001f0 	.word	0x000001f0
    1618:	000001f4 	.word	0x000001f4
    161c:	00500001 	.word	0x00500001
    1620:	00000000 	.word	0x00000000
    1624:	18000000 	.word	0x18000000
    1628:	1a000002 	.word	0x1a000002
    162c:	01000002 	.word	0x01000002
    1630:	021a5d00 	.word	0x021a5d00
    1634:	02700000 	.word	0x02700000
    1638:	00020000 	.word	0x00020000
    163c:	0000087d 	.word	0x0000087d
    1640:	00000000 	.word	0x00000000
    1644:	02180000 	.word	0x02180000
    1648:	02420000 	.word	0x02420000
    164c:	00010000 	.word	0x00010000
    1650:	00000050 	.word	0x00000050
    1654:	00000000 	.word	0x00000000
    1658:	00021800 	.word	0x00021800
    165c:	00023000 	.word	0x00023000
    1660:	51000100 	.word	0x51000100
	...
    166c:	00000218 	.word	0x00000218
    1670:	0000023a 	.word	0x0000023a
    1674:	00520001 	.word	0x00520001
    1678:	00000000 	.word	0x00000000
    167c:	40000000 	.word	0x40000000
    1680:	52000002 	.word	0x52000002
    1684:	01000002 	.word	0x01000002
    1688:	00005100 	.word	0x00005100
    168c:	00000000 	.word	0x00000000
    1690:	02280000 	.word	0x02280000
    1694:	02300000 	.word	0x02300000
    1698:	00010000 	.word	0x00010000
    169c:	00023053 	.word	0x00023053
    16a0:	00023c00 	.word	0x00023c00
    16a4:	51000100 	.word	0x51000100
    16a8:	0000023c 	.word	0x0000023c
    16ac:	0000024e 	.word	0x0000024e
    16b0:	00520001 	.word	0x00520001
    16b4:	00000000 	.word	0x00000000
    16b8:	70000000 	.word	0x70000000
    16bc:	72000002 	.word	0x72000002
    16c0:	01000002 	.word	0x01000002
    16c4:	00005000 	.word	0x00005000
    16c8:	00000000 	.word	0x00000000
    16cc:	02720000 	.word	0x02720000
    16d0:	02760000 	.word	0x02760000
    16d4:	00010000 	.word	0x00010000
    16d8:	00027a50 	.word	0x00027a50
    16dc:	00029000 	.word	0x00029000
    16e0:	53000100 	.word	0x53000100
	...
    16ec:	00000290 	.word	0x00000290
    16f0:	00000294 	.word	0x00000294
    16f4:	00500001 	.word	0x00500001
    16f8:	00000000 	.word	0x00000000
    16fc:	a8000000 	.word	0xa8000000
    1700:	ac000002 	.word	0xac000002
    1704:	01000002 	.word	0x01000002
    1708:	00005000 	.word	0x00005000
    170c:	00000000 	.word	0x00000000
    1710:	02c00000 	.word	0x02c00000
    1714:	02c20000 	.word	0x02c20000
    1718:	00010000 	.word	0x00010000
    171c:	00000050 	.word	0x00000050
    1720:	00000000 	.word	0x00000000
    1724:	0002e000 	.word	0x0002e000
    1728:	0002ec00 	.word	0x0002ec00
    172c:	50000100 	.word	0x50000100
    1730:	000002ee 	.word	0x000002ee
    1734:	0000030c 	.word	0x0000030c
    1738:	1a500001 	.word	0x1a500001
    173c:	1e000003 	.word	0x1e000003
    1740:	01000003 	.word	0x01000003
    1744:	00005000 	.word	0x00005000
    1748:	00000000 	.word	0x00000000
    174c:	02ec0000 	.word	0x02ec0000
    1750:	02ee0000 	.word	0x02ee0000
    1754:	00010000 	.word	0x00010000
    1758:	00030c50 	.word	0x00030c50
    175c:	00031a00 	.word	0x00031a00
    1760:	50000100 	.word	0x50000100
    1764:	0000031e 	.word	0x0000031e
    1768:	0000031e 	.word	0x0000031e
    176c:	00500001 	.word	0x00500001
    1770:	00000000 	.word	0x00000000
    1774:	e6000000 	.word	0xe6000000
    1778:	ea000002 	.word	0xea000002
    177c:	01000002 	.word	0x01000002
    1780:	02ee5300 	.word	0x02ee5300
    1784:	02f60000 	.word	0x02f60000
    1788:	00010000 	.word	0x00010000
    178c:	00031a53 	.word	0x00031a53
    1790:	00031c00 	.word	0x00031c00
    1794:	53000100 	.word	0x53000100
	...
    17a0:	00000304 	.word	0x00000304
    17a4:	0000031a 	.word	0x0000031a
    17a8:	1e520001 	.word	0x1e520001
    17ac:	24000003 	.word	0x24000003
    17b0:	01000003 	.word	0x01000003
    17b4:	00005200 	.word	0x00005200
    17b8:	00000000 	.word	0x00000000
    17bc:	03240000 	.word	0x03240000
    17c0:	03300000 	.word	0x03300000
    17c4:	00010000 	.word	0x00010000
    17c8:	00000050 	.word	0x00000050
    17cc:	00000000 	.word	0x00000000
    17d0:	00033000 	.word	0x00033000
    17d4:	00033200 	.word	0x00033200
    17d8:	50000100 	.word	0x50000100
	...
    17e4:	00000338 	.word	0x00000338
    17e8:	0000033a 	.word	0x0000033a
    17ec:	3a5d0001 	.word	0x3a5d0001
    17f0:	3c000003 	.word	0x3c000003
    17f4:	02000003 	.word	0x02000003
    17f8:	3c047d00 	.word	0x3c047d00
    17fc:	44000003 	.word	0x44000003
    1800:	02000003 	.word	0x02000003
    1804:	00087d00 	.word	0x00087d00
    1808:	00000000 	.word	0x00000000
    180c:	44000000 	.word	0x44000000
    1810:	46000003 	.word	0x46000003
    1814:	01000003 	.word	0x01000003
    1818:	03465d00 	.word	0x03465d00
    181c:	034a0000 	.word	0x034a0000
    1820:	00020000 	.word	0x00020000
    1824:	034a047d 	.word	0x034a047d
    1828:	03520000 	.word	0x03520000
    182c:	00020000 	.word	0x00020000
    1830:	0000087d 	.word	0x0000087d
    1834:	00000000 	.word	0x00000000
    1838:	03440000 	.word	0x03440000
    183c:	03480000 	.word	0x03480000
    1840:	00010000 	.word	0x00010000
    1844:	00000050 	.word	0x00000050
    1848:	00000000 	.word	0x00000000
    184c:	00035400 	.word	0x00035400
    1850:	00035600 	.word	0x00035600
    1854:	5d000100 	.word	0x5d000100
    1858:	00000356 	.word	0x00000356
    185c:	00000358 	.word	0x00000358
    1860:	047d0002 	.word	0x047d0002
    1864:	00000358 	.word	0x00000358
    1868:	00000360 	.word	0x00000360
    186c:	087d0002 	.word	0x087d0002
	...
    1878:	00000360 	.word	0x00000360
    187c:	00000362 	.word	0x00000362
    1880:	625d0001 	.word	0x625d0001
    1884:	64000003 	.word	0x64000003
    1888:	02000003 	.word	0x02000003
    188c:	64047d00 	.word	0x64047d00
    1890:	6c000003 	.word	0x6c000003
    1894:	02000003 	.word	0x02000003
    1898:	00087d00 	.word	0x00087d00
    189c:	00000000 	.word	0x00000000
    18a0:	6c000000 	.word	0x6c000000
    18a4:	6e000003 	.word	0x6e000003
    18a8:	01000003 	.word	0x01000003
    18ac:	036e5d00 	.word	0x036e5d00
    18b0:	03700000 	.word	0x03700000
    18b4:	00020000 	.word	0x00020000
    18b8:	0370047d 	.word	0x0370047d
    18bc:	03780000 	.word	0x03780000
    18c0:	00020000 	.word	0x00020000
    18c4:	0000087d 	.word	0x0000087d
    18c8:	00000000 	.word	0x00000000
    18cc:	03780000 	.word	0x03780000
    18d0:	037a0000 	.word	0x037a0000
    18d4:	00010000 	.word	0x00010000
    18d8:	00037a5d 	.word	0x00037a5d
    18dc:	00037c00 	.word	0x00037c00
    18e0:	7d000200 	.word	0x7d000200
    18e4:	00037c04 	.word	0x00037c04
    18e8:	00038400 	.word	0x00038400
    18ec:	7d000200 	.word	0x7d000200
    18f0:	00000008 	.word	0x00000008
    18f4:	00000000 	.word	0x00000000
    18f8:	00          	.byte	0x00
    18f9:	18          	.byte	0x18
    18fa:	0000      	.short	0x0000
    18fc:	00002200 	.word	0x00002200
    1900:	50000100 	.word	0x50000100
	...
    190c:	0000001c 	.word	0x0000001c
    1910:	00000022 	.word	0x00000022
    1914:	22530001 	.word	0x22530001
    1918:	2c000000 	.word	0x2c000000
    191c:	01000000 	.word	0x01000000
    1920:	00005000 	.word	0x00005000
    1924:	00000000 	.word	0x00000000
    1928:	00380000 	.word	0x00380000
    192c:	00440000 	.word	0x00440000
    1930:	00010000 	.word	0x00010000
    1934:	00000050 	.word	0x00000050
    1938:	00000000 	.word	0x00000000
    193c:	00005c00 	.word	0x00005c00
    1940:	00006000 	.word	0x00006000
    1944:	5d000100 	.word	0x5d000100
    1948:	00000060 	.word	0x00000060
    194c:	00000064 	.word	0x00000064
    1950:	047d0002 	.word	0x047d0002
    1954:	00000064 	.word	0x00000064
    1958:	00000090 	.word	0x00000090
    195c:	087d0002 	.word	0x087d0002
	...
    1968:	00000090 	.word	0x00000090
    196c:	00000094 	.word	0x00000094
    1970:	945d0001 	.word	0x945d0001
    1974:	98000000 	.word	0x98000000
    1978:	02000000 	.word	0x02000000
    197c:	98047d00 	.word	0x98047d00
    1980:	c8000000 	.word	0xc8000000
    1984:	02000000 	.word	0x02000000
    1988:	00087d00 	.word	0x00087d00
    198c:	00000000 	.word	0x00000000
    1990:	90000000 	.word	0x90000000
    1994:	9e000000 	.word	0x9e000000
    1998:	01000000 	.word	0x01000000
    199c:	00005000 	.word	0x00005000
    19a0:	00000000 	.word	0x00000000
    19a4:	00900000 	.word	0x00900000
    19a8:	00ba0000 	.word	0x00ba0000
    19ac:	00010000 	.word	0x00010000
    19b0:	0000bc51 	.word	0x0000bc51
    19b4:	0000c000 	.word	0x0000c000
    19b8:	51000100 	.word	0x51000100
	...
    19c4:	00000096 	.word	0x00000096
    19c8:	0000009e 	.word	0x0000009e
    19cc:	9e530001 	.word	0x9e530001
    19d0:	ba000000 	.word	0xba000000
    19d4:	01000000 	.word	0x01000000
    19d8:	00bc5000 	.word	0x00bc5000
    19dc:	00c00000 	.word	0x00c00000
    19e0:	00010000 	.word	0x00010000
    19e4:	00000050 	.word	0x00000050
    19e8:	00000000 	.word	0x00000000
    19ec:	0000c800 	.word	0x0000c800
    19f0:	0000ca00 	.word	0x0000ca00
    19f4:	5d000100 	.word	0x5d000100
    19f8:	000000ca 	.word	0x000000ca
    19fc:	000000e0 	.word	0x000000e0
    1a00:	087d0002 	.word	0x087d0002
	...
    1a0c:	00000074 	.word	0x00000074
    1a10:	00000076 	.word	0x00000076
    1a14:	765d0001 	.word	0x765d0001
    1a18:	a4000000 	.word	0xa4000000
    1a1c:	02000000 	.word	0x02000000
    1a20:	00087d00 	.word	0x00087d00
    1a24:	00000000 	.word	0x00000000
    1a28:	7c000000 	.word	0x7c000000
    1a2c:	82000000 	.word	0x82000000
    1a30:	02000000 	.word	0x02000000
    1a34:	82047d00 	.word	0x82047d00
    1a38:	8a000000 	.word	0x8a000000
    1a3c:	01000000 	.word	0x01000000
    1a40:	008a5300 	.word	0x008a5300
    1a44:	00a40000 	.word	0x00a40000
    1a48:	00020000 	.word	0x00020000
    1a4c:	0000047d 	.word	0x0000047d
    1a50:	00000000 	.word	0x00000000
    1a54:	00960000 	.word	0x00960000
    1a58:	00980000 	.word	0x00980000
    1a5c:	00010000 	.word	0x00010000
    1a60:	00000050 	.word	0x00000050
    1a64:	00000000 	.word	0x00000000
    1a68:	0000c400 	.word	0x0000c400
    1a6c:	0000ce00 	.word	0x0000ce00
    1a70:	50000100 	.word	0x50000100
	...
    1a7c:	000000c8 	.word	0x000000c8
    1a80:	000000cc 	.word	0x000000cc
    1a84:	d0530001 	.word	0xd0530001
    1a88:	d8000000 	.word	0xd8000000
    1a8c:	01000000 	.word	0x01000000
    1a90:	00005000 	.word	0x00005000
    1a94:	00000000 	.word	0x00000000
    1a98:	00e40000 	.word	0x00e40000
    1a9c:	00ee0000 	.word	0x00ee0000
    1aa0:	00010000 	.word	0x00010000
    1aa4:	00000050 	.word	0x00000050
    1aa8:	00000000 	.word	0x00000000
    1aac:	0000e800 	.word	0x0000e800
    1ab0:	0000ee00 	.word	0x0000ee00
    1ab4:	53000100 	.word	0x53000100
    1ab8:	000000ee 	.word	0x000000ee
    1abc:	000000f8 	.word	0x000000f8
    1ac0:	00500001 	.word	0x00500001
    1ac4:	00000000 	.word	0x00000000
    1ac8:	08000000 	.word	0x08000000
    1acc:	12000001 	.word	0x12000001
    1ad0:	01000001 	.word	0x01000001
    1ad4:	00005000 	.word	0x00005000
    1ad8:	00000000 	.word	0x00000000
    1adc:	010c0000 	.word	0x010c0000
    1ae0:	01120000 	.word	0x01120000
    1ae4:	00010000 	.word	0x00010000
    1ae8:	00011253 	.word	0x00011253
    1aec:	00011c00 	.word	0x00011c00
    1af0:	50000100 	.word	0x50000100
	...
    1afc:	0000011c 	.word	0x0000011c
    1b00:	00000126 	.word	0x00000126
    1b04:	00500001 	.word	0x00500001
    1b08:	00000000 	.word	0x00000000
    1b0c:	20000000 	.word	0x20000000
    1b10:	26000001 	.word	0x26000001
    1b14:	01000001 	.word	0x01000001
    1b18:	01265300 	.word	0x01265300
    1b1c:	01300000 	.word	0x01300000
    1b20:	00010000 	.word	0x00010000
    1b24:	00000050 	.word	0x00000050
    1b28:	00000000 	.word	0x00000000
    1b2c:	00016c00 	.word	0x00016c00
    1b30:	00017600 	.word	0x00017600
    1b34:	50000100 	.word	0x50000100
	...
    1b40:	00000170 	.word	0x00000170
    1b44:	00000176 	.word	0x00000176
    1b48:	76530001 	.word	0x76530001
    1b4c:	80000001 	.word	0x80000001
    1b50:	01000001 	.word	0x01000001
    1b54:	00005000 	.word	0x00005000
    1b58:	00000000 	.word	0x00000000
    1b5c:	01ac0000 	.word	0x01ac0000
    1b60:	01b20000 	.word	0x01b20000
    1b64:	00010000 	.word	0x00010000
    1b68:	00000050 	.word	0x00000050
    1b6c:	00000000 	.word	0x00000000
    1b70:	0001c800 	.word	0x0001c800
    1b74:	0001d600 	.word	0x0001d600
    1b78:	50000100 	.word	0x50000100
    1b7c:	000001d6 	.word	0x000001d6
    1b80:	00000280 	.word	0x00000280
    1b84:	005c0001 	.word	0x005c0001
    1b88:	00000000 	.word	0x00000000
    1b8c:	2a000000 	.word	0x2a000000
    1b90:	2c000002 	.word	0x2c000002
    1b94:	01000002 	.word	0x01000002
    1b98:	023e5300 	.word	0x023e5300
    1b9c:	02400000 	.word	0x02400000
    1ba0:	00010000 	.word	0x00010000
    1ba4:	00025053 	.word	0x00025053
    1ba8:	00025200 	.word	0x00025200
    1bac:	53000100 	.word	0x53000100
    1bb0:	00000262 	.word	0x00000262
    1bb4:	00000264 	.word	0x00000264
    1bb8:	00530001 	.word	0x00530001
    1bbc:	00000000 	.word	0x00000000
    1bc0:	e4000000 	.word	0xe4000000
    1bc4:	1a000001 	.word	0x1a000001
    1bc8:	01000002 	.word	0x01000002
    1bcc:	021c5200 	.word	0x021c5200
    1bd0:	02260000 	.word	0x02260000
    1bd4:	00010000 	.word	0x00010000
    1bd8:	00000052 	.word	0x00000052
    1bdc:	00000000 	.word	0x00000000
    1be0:	00033000 	.word	0x00033000
    1be4:	00036600 	.word	0x00036600
    1be8:	50000100 	.word	0x50000100
	...
    1bf4:	00000332 	.word	0x00000332
    1bf8:	0000033a 	.word	0x0000033a
    1bfc:	48530001 	.word	0x48530001
    1c00:	50000003 	.word	0x50000003
    1c04:	01000003 	.word	0x01000003
    1c08:	035e5300 	.word	0x035e5300
    1c0c:	03600000 	.word	0x03600000
    1c10:	00010000 	.word	0x00010000
    1c14:	00000053 	.word	0x00000053
    1c18:	00000000 	.word	0x00000000
    1c1c:	00034600 	.word	0x00034600
    1c20:	00034800 	.word	0x00034800
    1c24:	53000100 	.word	0x53000100
    1c28:	0000035c 	.word	0x0000035c
    1c2c:	0000035e 	.word	0x0000035e
    1c30:	62530001 	.word	0x62530001
    1c34:	74000003 	.word	0x74000003
    1c38:	01000003 	.word	0x01000003
    1c3c:	00005300 	.word	0x00005300
    1c40:	00000000 	.word	0x00000000
    1c44:	03840000 	.word	0x03840000
    1c48:	03900000 	.word	0x03900000
    1c4c:	00010000 	.word	0x00010000
    1c50:	00000050 	.word	0x00000050
    1c54:	00000000 	.word	0x00000000
    1c58:	00007c00 	.word	0x00007c00
    1c5c:	00008400 	.word	0x00008400
    1c60:	50000100 	.word	0x50000100
    1c64:	00000084 	.word	0x00000084
    1c68:	000000a4 	.word	0x000000a4
    1c6c:	00520001 	.word	0x00520001
    1c70:	00000000 	.word	0x00000000
    1c74:	90000000 	.word	0x90000000
    1c78:	92000000 	.word	0x92000000
    1c7c:	01000000 	.word	0x01000000
    1c80:	00965000 	.word	0x00965000
    1c84:	00980000 	.word	0x00980000
    1c88:	00010000 	.word	0x00010000
    1c8c:	00000050 	.word	0x00000050
	...
    1c98:	00000400 	.word	0x00000400
    1c9c:	5d000100 	.word	0x5d000100
    1ca0:	00000004 	.word	0x00000004
    1ca4:	00000054 	.word	0x00000054
    1ca8:	087d0002 	.word	0x087d0002
	...
    1cb8:	00000002 	.word	0x00000002
    1cbc:	16500001 	.word	0x16500001
    1cc0:	54000000 	.word	0x54000000
    1cc4:	02000000 	.word	0x02000000
    1cc8:	00047d00 	.word	0x00047d00
	...
    1cd4:	42000000 	.word	0x42000000
    1cd8:	01000000 	.word	0x01000000
    1cdc:	00425100 	.word	0x00425100
    1ce0:	00540000 	.word	0x00540000
    1ce4:	00010000 	.word	0x00010000
    1ce8:	0000005c 	.word	0x0000005c
    1cec:	00000000 	.word	0x00000000
    1cf0:	00005400 	.word	0x00005400
    1cf4:	00006800 	.word	0x00006800
    1cf8:	5d000100 	.word	0x5d000100
    1cfc:	00000068 	.word	0x00000068
    1d00:	0000009e 	.word	0x0000009e
    1d04:	147d0002 	.word	0x147d0002
    1d08:	0000009e 	.word	0x0000009e
    1d0c:	00000104 	.word	0x00000104
    1d10:	207d0002 	.word	0x207d0002
	...
    1d1c:	00000054 	.word	0x00000054
    1d20:	00000056 	.word	0x00000056
    1d24:	a8500001 	.word	0xa8500001
    1d28:	04000000 	.word	0x04000000
    1d2c:	02000001 	.word	0x02000001
    1d30:	00047d00 	.word	0x00047d00
    1d34:	00000000 	.word	0x00000000
    1d38:	54000000 	.word	0x54000000
    1d3c:	64000000 	.word	0x64000000
    1d40:	01000000 	.word	0x01000000
    1d44:	00645100 	.word	0x00645100
    1d48:	01040000 	.word	0x01040000
    1d4c:	00010000 	.word	0x00010000
    1d50:	0000005c 	.word	0x0000005c
    1d54:	00000000 	.word	0x00000000
    1d58:	00007200 	.word	0x00007200
    1d5c:	0000ea00 	.word	0x0000ea00
    1d60:	56000100 	.word	0x56000100
    1d64:	000000ea 	.word	0x000000ea
    1d68:	00000104 	.word	0x00000104
    1d6c:	00530001 	.word	0x00530001
    1d70:	00000000 	.word	0x00000000
    1d74:	7a000000 	.word	0x7a000000
    1d78:	80000000 	.word	0x80000000
    1d7c:	01000000 	.word	0x01000000
    1d80:	00805100 	.word	0x00805100
    1d84:	00820000 	.word	0x00820000
    1d88:	00010000 	.word	0x00010000
    1d8c:	00008253 	.word	0x00008253
    1d90:	00008600 	.word	0x00008600
    1d94:	51000100 	.word	0x51000100
    1d98:	00000086 	.word	0x00000086
    1d9c:	000000ae 	.word	0x000000ae
    1da0:	ae540001 	.word	0xae540001
    1da4:	c2000000 	.word	0xc2000000
    1da8:	01000000 	.word	0x01000000
    1dac:	00c25200 	.word	0x00c25200
    1db0:	00d20000 	.word	0x00d20000
    1db4:	00010000 	.word	0x00010000
    1db8:	0000d253 	.word	0x0000d253
    1dbc:	00010400 	.word	0x00010400
    1dc0:	54000100 	.word	0x54000100
	...
    1dcc:	0000006a 	.word	0x0000006a
    1dd0:	000000ce 	.word	0x000000ce
    1dd4:	ce550001 	.word	0xce550001
    1dd8:	e2000000 	.word	0xe2000000
    1ddc:	01000000 	.word	0x01000000
    1de0:	00e25100 	.word	0x00e25100
    1de4:	00e60000 	.word	0x00e60000
    1de8:	00010000 	.word	0x00010000
    1dec:	0000e653 	.word	0x0000e653
    1df0:	00010400 	.word	0x00010400
    1df4:	55000100 	.word	0x55000100
	...
    1e00:	00000104 	.word	0x00000104
    1e04:	00000108 	.word	0x00000108
    1e08:	085d0001 	.word	0x085d0001
    1e0c:	48000001 	.word	0x48000001
    1e10:	02000001 	.word	0x02000001
    1e14:	48147d00 	.word	0x48147d00
    1e18:	bc000001 	.word	0xbc000001
    1e1c:	02000001 	.word	0x02000001
    1e20:	00207d00 	.word	0x00207d00
    1e24:	00000000 	.word	0x00000000
    1e28:	04000000 	.word	0x04000000
    1e2c:	06000001 	.word	0x06000001
    1e30:	01000001 	.word	0x01000001
    1e34:	01525000 	.word	0x01525000
    1e38:	01bc0000 	.word	0x01bc0000
    1e3c:	00020000 	.word	0x00020000
    1e40:	0000047d 	.word	0x0000047d
    1e44:	00000000 	.word	0x00000000
    1e48:	01040000 	.word	0x01040000
    1e4c:	01560000 	.word	0x01560000
    1e50:	00010000 	.word	0x00010000
    1e54:	00015651 	.word	0x00015651
    1e58:	0001bc00 	.word	0x0001bc00
    1e5c:	5c000100 	.word	0x5c000100
	...
    1e68:	00000122 	.word	0x00000122
    1e6c:	0000019e 	.word	0x0000019e
    1e70:	9e560001 	.word	0x9e560001
    1e74:	a6000001 	.word	0xa6000001
    1e78:	01000001 	.word	0x01000001
    1e7c:	01a85300 	.word	0x01a85300
    1e80:	01bc0000 	.word	0x01bc0000
    1e84:	00010000 	.word	0x00010000
    1e88:	00000053 	.word	0x00000053
    1e8c:	00000000 	.word	0x00000000
    1e90:	00011a00 	.word	0x00011a00
    1e94:	00012a00 	.word	0x00012a00
    1e98:	53000100 	.word	0x53000100
    1e9c:	0000012e 	.word	0x0000012e
    1ea0:	00000132 	.word	0x00000132
    1ea4:	34530001 	.word	0x34530001
    1ea8:	5a000001 	.word	0x5a000001
    1eac:	01000001 	.word	0x01000001
    1eb0:	015a5400 	.word	0x015a5400
    1eb4:	016c0000 	.word	0x016c0000
    1eb8:	00010000 	.word	0x00010000
    1ebc:	00017052 	.word	0x00017052
    1ec0:	00017c00 	.word	0x00017c00
    1ec4:	53000100 	.word	0x53000100
    1ec8:	0000017e 	.word	0x0000017e
    1ecc:	000001bc 	.word	0x000001bc
    1ed0:	00540001 	.word	0x00540001
    1ed4:	00000000 	.word	0x00000000
    1ed8:	1c000000 	.word	0x1c000000
    1edc:	86000001 	.word	0x86000001
    1ee0:	01000001 	.word	0x01000001
    1ee4:	01865500 	.word	0x01865500
    1ee8:	018e0000 	.word	0x018e0000
    1eec:	00010000 	.word	0x00010000
    1ef0:	00019453 	.word	0x00019453
    1ef4:	00019800 	.word	0x00019800
    1ef8:	53000100 	.word	0x53000100
    1efc:	0000019a 	.word	0x0000019a
    1f00:	000001bc 	.word	0x000001bc
    1f04:	00550001 	.word	0x00550001
    1f08:	00000000 	.word	0x00000000
    1f0c:	bc000000 	.word	0xbc000000
    1f10:	c0000001 	.word	0xc0000001
    1f14:	01000001 	.word	0x01000001
    1f18:	01c05d00 	.word	0x01c05d00
    1f1c:	02000000 	.word	0x02000000
    1f20:	00020000 	.word	0x00020000
    1f24:	0200147d 	.word	0x0200147d
    1f28:	02700000 	.word	0x02700000
    1f2c:	00020000 	.word	0x00020000
    1f30:	0000207d 	.word	0x0000207d
    1f34:	00000000 	.word	0x00000000
    1f38:	01bc0000 	.word	0x01bc0000
    1f3c:	01be0000 	.word	0x01be0000
    1f40:	00010000 	.word	0x00010000
    1f44:	00020a50 	.word	0x00020a50
    1f48:	00027000 	.word	0x00027000
    1f4c:	7d000200 	.word	0x7d000200
    1f50:	00000004 	.word	0x00000004
    1f54:	00000000 	.word	0x00000000
    1f58:	0001bc00 	.word	0x0001bc00
    1f5c:	00020e00 	.word	0x00020e00
    1f60:	51000100 	.word	0x51000100
    1f64:	0000020e 	.word	0x0000020e
    1f68:	00000270 	.word	0x00000270
    1f6c:	005c0001 	.word	0x005c0001
    1f70:	00000000 	.word	0x00000000
    1f74:	da000000 	.word	0xda000000
    1f78:	56000001 	.word	0x56000001
    1f7c:	01000002 	.word	0x01000002
    1f80:	02565600 	.word	0x02565600
    1f84:	02700000 	.word	0x02700000
    1f88:	00010000 	.word	0x00010000
    1f8c:	00000053 	.word	0x00000053
    1f90:	00000000 	.word	0x00000000
    1f94:	0001d200 	.word	0x0001d200
    1f98:	0001e200 	.word	0x0001e200
    1f9c:	53000100 	.word	0x53000100
    1fa0:	000001e6 	.word	0x000001e6
    1fa4:	000001ea 	.word	0x000001ea
    1fa8:	ec530001 	.word	0xec530001
    1fac:	12000001 	.word	0x12000001
    1fb0:	01000002 	.word	0x01000002
    1fb4:	02125400 	.word	0x02125400
    1fb8:	02240000 	.word	0x02240000
    1fbc:	00010000 	.word	0x00010000
    1fc0:	00022852 	.word	0x00022852
    1fc4:	00023400 	.word	0x00023400
    1fc8:	53000100 	.word	0x53000100
    1fcc:	00000236 	.word	0x00000236
    1fd0:	00000270 	.word	0x00000270
    1fd4:	00540001 	.word	0x00540001
    1fd8:	00000000 	.word	0x00000000
    1fdc:	d4000000 	.word	0xd4000000
    1fe0:	3e000001 	.word	0x3e000001
    1fe4:	01000002 	.word	0x01000002
    1fe8:	023e5500 	.word	0x023e5500
    1fec:	02460000 	.word	0x02460000
    1ff0:	00010000 	.word	0x00010000
    1ff4:	00024c53 	.word	0x00024c53
    1ff8:	00025000 	.word	0x00025000
    1ffc:	53000100 	.word	0x53000100
    2000:	00000252 	.word	0x00000252
    2004:	00000270 	.word	0x00000270
    2008:	00550001 	.word	0x00550001
    200c:	00000000 	.word	0x00000000
    2010:	70000000 	.word	0x70000000
    2014:	74000002 	.word	0x74000002
    2018:	01000002 	.word	0x01000002
    201c:	02745d00 	.word	0x02745d00
    2020:	02820000 	.word	0x02820000
    2024:	00020000 	.word	0x00020000
    2028:	0282147d 	.word	0x0282147d
    202c:	03040000 	.word	0x03040000
    2030:	00020000 	.word	0x00020000
    2034:	0000287d 	.word	0x0000287d
    2038:	00000000 	.word	0x00000000
    203c:	02700000 	.word	0x02700000
    2040:	02720000 	.word	0x02720000
    2044:	00010000 	.word	0x00010000
    2048:	0002b450 	.word	0x0002b450
    204c:	00030400 	.word	0x00030400
    2050:	7d000200 	.word	0x7d000200
    2054:	0000000c 	.word	0x0000000c
    2058:	00000000 	.word	0x00000000
    205c:	00027000 	.word	0x00027000
    2060:	0002b800 	.word	0x0002b800
    2064:	51000100 	.word	0x51000100
    2068:	000002b8 	.word	0x000002b8
    206c:	00000304 	.word	0x00000304
    2070:	00540001 	.word	0x00540001
    2074:	00000000 	.word	0x00000000
    2078:	94000000 	.word	0x94000000
    207c:	cc000002 	.word	0xcc000002
    2080:	01000002 	.word	0x01000002
    2084:	02cc5500 	.word	0x02cc5500
    2088:	02d40000 	.word	0x02d40000
    208c:	00010000 	.word	0x00010000
    2090:	0002d653 	.word	0x0002d653
    2094:	0002e200 	.word	0x0002e200
    2098:	53000100 	.word	0x53000100
	...
    20a4:	00000286 	.word	0x00000286
    20a8:	000002e2 	.word	0x000002e2
    20ac:	087d0002 	.word	0x087d0002
    20b0:	000002e2 	.word	0x000002e2
    20b4:	000002ea 	.word	0x000002ea
    20b8:	ee530001 	.word	0xee530001
    20bc:	f2000002 	.word	0xf2000002
    20c0:	01000002 	.word	0x01000002
    20c4:	02f45300 	.word	0x02f45300
    20c8:	03040000 	.word	0x03040000
    20cc:	00010000 	.word	0x00010000
    20d0:	00000053 	.word	0x00000053
    20d4:	00000000 	.word	0x00000000
    20d8:	00028e00 	.word	0x00028e00
    20dc:	0002bc00 	.word	0x0002bc00
    20e0:	5c000100 	.word	0x5c000100
    20e4:	000002bc 	.word	0x000002bc
    20e8:	000002c4 	.word	0x000002c4
    20ec:	c8530001 	.word	0xc8530001
    20f0:	04000002 	.word	0x04000002
    20f4:	01000003 	.word	0x01000003
    20f8:	00005c00 	.word	0x00005c00
    20fc:	00000000 	.word	0x00000000
    2100:	03040000 	.word	0x03040000
    2104:	03080000 	.word	0x03080000
    2108:	00010000 	.word	0x00010000
    210c:	0003085d 	.word	0x0003085d
    2110:	00047000 	.word	0x00047000
    2114:	7d000200 	.word	0x7d000200
    2118:	0000000c 	.word	0x0000000c
    211c:	00000000 	.word	0x00000000
    2120:	00030400 	.word	0x00030400
    2124:	00030e00 	.word	0x00030e00
    2128:	50000100 	.word	0x50000100
    212c:	0000030e 	.word	0x0000030e
    2130:	00000470 	.word	0x00000470
    2134:	00540001 	.word	0x00540001
    2138:	00000000 	.word	0x00000000
    213c:	04000000 	.word	0x04000000
    2140:	0e000003 	.word	0x0e000003
    2144:	01000003 	.word	0x01000003
    2148:	030e5100 	.word	0x030e5100
    214c:	04700000 	.word	0x04700000
    2150:	00010000 	.word	0x00010000
    2154:	00000055 	.word	0x00000055
    2158:	00000000 	.word	0x00000000
    215c:	00034400 	.word	0x00034400
    2160:	00034c00 	.word	0x00034c00
    2164:	53000100 	.word	0x53000100
	...
    2170:	00000332 	.word	0x00000332
    2174:	0000034e 	.word	0x0000034e
    2178:	00520001 	.word	0x00520001
    217c:	00000000 	.word	0x00000000
    2180:	80000000 	.word	0x80000000
    2184:	8e000003 	.word	0x8e000003
    2188:	01000003 	.word	0x01000003
    218c:	03925300 	.word	0x03925300
    2190:	039a0000 	.word	0x039a0000
    2194:	00010000 	.word	0x00010000
    2198:	00039e53 	.word	0x00039e53
    219c:	0003a800 	.word	0x0003a800
    21a0:	53000100 	.word	0x53000100
	...
    21ac:	000003a2 	.word	0x000003a2
    21b0:	000003aa 	.word	0x000003aa
    21b4:	00520001 	.word	0x00520001
    21b8:	00000000 	.word	0x00000000
    21bc:	fc000000 	.word	0xfc000000
    21c0:	06000003 	.word	0x06000003
    21c4:	01000004 	.word	0x01000004
    21c8:	00005300 	.word	0x00005300
    21cc:	00000000 	.word	0x00000000
    21d0:	04000000 	.word	0x04000000
    21d4:	04080000 	.word	0x04080000
    21d8:	00010000 	.word	0x00010000
    21dc:	00000052 	.word	0x00000052
    21e0:	00000000 	.word	0x00000000
    21e4:	00044c00 	.word	0x00044c00
    21e8:	00045600 	.word	0x00045600
    21ec:	53000100 	.word	0x53000100
	...
    21f8:	00000450 	.word	0x00000450
    21fc:	00000458 	.word	0x00000458
    2200:	00520001 	.word	0x00520001
    2204:	00000000 	.word	0x00000000
    2208:	70000000 	.word	0x70000000
    220c:	74000004 	.word	0x74000004
    2210:	01000004 	.word	0x01000004
    2214:	04745d00 	.word	0x04745d00
    2218:	05ca0000 	.word	0x05ca0000
    221c:	00020000 	.word	0x00020000
    2220:	0000147d 	.word	0x0000147d
    2224:	00000000 	.word	0x00000000
    2228:	04700000 	.word	0x04700000
    222c:	047c0000 	.word	0x047c0000
    2230:	00010000 	.word	0x00010000
    2234:	00047c51 	.word	0x00047c51
    2238:	0005ca00 	.word	0x0005ca00
    223c:	5c000100 	.word	0x5c000100
	...
    2248:	000004ba 	.word	0x000004ba
    224c:	000004c8 	.word	0x000004c8
    2250:	00530001 	.word	0x00530001
    2254:	00000000 	.word	0x00000000
    2258:	b4000000 	.word	0xb4000000
    225c:	ee000004 	.word	0xee000004
    2260:	01000004 	.word	0x01000004
    2264:	00005200 	.word	0x00005200
    2268:	00000000 	.word	0x00000000
    226c:	04f20000 	.word	0x04f20000
    2270:	05000000 	.word	0x05000000
    2274:	00010000 	.word	0x00010000
    2278:	00050453 	.word	0x00050453
    227c:	00051600 	.word	0x00051600
    2280:	53000100 	.word	0x53000100
	...
    228c:	00000510 	.word	0x00000510
    2290:	0000052c 	.word	0x0000052c
    2294:	c6520001 	.word	0xc6520001
    2298:	ca000005 	.word	0xca000005
    229c:	01000005 	.word	0x01000005
    22a0:	00005200 	.word	0x00005200
    22a4:	00000000 	.word	0x00000000
    22a8:	05400000 	.word	0x05400000
    22ac:	054e0000 	.word	0x054e0000
    22b0:	00010000 	.word	0x00010000
    22b4:	00055253 	.word	0x00055253
    22b8:	00055a00 	.word	0x00055a00
    22bc:	53000100 	.word	0x53000100
    22c0:	0000055e 	.word	0x0000055e
    22c4:	00000568 	.word	0x00000568
    22c8:	00530001 	.word	0x00530001
    22cc:	00000000 	.word	0x00000000
    22d0:	62000000 	.word	0x62000000
    22d4:	92000005 	.word	0x92000005
    22d8:	01000005 	.word	0x01000005
    22dc:	00005200 	.word	0x00005200
    22e0:	00000000 	.word	0x00000000
    22e4:	05ae0000 	.word	0x05ae0000
    22e8:	05b60000 	.word	0x05b60000
    22ec:	00010000 	.word	0x00010000
    22f0:	00000053 	.word	0x00000053
    22f4:	00000000 	.word	0x00000000
    22f8:	0006a000 	.word	0x0006a000
    22fc:	0006a200 	.word	0x0006a200
    2300:	52000100 	.word	0x52000100
	...
    230c:	000006d0 	.word	0x000006d0
    2310:	000006dc 	.word	0x000006dc
    2314:	00510001 	.word	0x00510001
    2318:	00000000 	.word	0x00000000
    231c:	d6000000 	.word	0xd6000000
    2320:	dc000006 	.word	0xdc000006
    2324:	01000006 	.word	0x01000006
    2328:	06dc5300 	.word	0x06dc5300
    232c:	06ea0000 	.word	0x06ea0000
    2330:	00010000 	.word	0x00010000
    2334:	00000051 	.word	0x00000051
    2338:	00000000 	.word	0x00000000
    233c:	0006ec00 	.word	0x0006ec00
    2340:	0006ee00 	.word	0x0006ee00
    2344:	5d000100 	.word	0x5d000100
    2348:	000006ee 	.word	0x000006ee
    234c:	0000077e 	.word	0x0000077e
    2350:	087d0002 	.word	0x087d0002
	...
    235c:	000006ec 	.word	0x000006ec
    2360:	000006f4 	.word	0x000006f4
    2364:	f4510001 	.word	0xf4510001
    2368:	7e000006 	.word	0x7e000006
    236c:	01000007 	.word	0x01000007
    2370:	00005400 	.word	0x00005400
    2374:	00000000 	.word	0x00000000
    2378:	06ec0000 	.word	0x06ec0000
    237c:	06f80000 	.word	0x06f80000
    2380:	00010000 	.word	0x00010000
    2384:	0006f852 	.word	0x0006f852
    2388:	00077e00 	.word	0x00077e00
    238c:	51000100 	.word	0x51000100
	...
    2398:	000006ec 	.word	0x000006ec
    239c:	000006f8 	.word	0x000006f8
    23a0:	f8530001 	.word	0xf8530001
    23a4:	7e000006 	.word	0x7e000006
    23a8:	01000007 	.word	0x01000007
    23ac:	00005c00 	.word	0x00005c00
    23b0:	00000000 	.word	0x00000000
    23b4:	070c0000 	.word	0x070c0000
    23b8:	07240000 	.word	0x07240000
    23bc:	00010000 	.word	0x00010000
    23c0:	00072a53 	.word	0x00072a53
    23c4:	00072e00 	.word	0x00072e00
    23c8:	53000100 	.word	0x53000100
    23cc:	0000075e 	.word	0x0000075e
    23d0:	00000764 	.word	0x00000764
    23d4:	00530001 	.word	0x00530001
    23d8:	00000000 	.word	0x00000000
    23dc:	2c000000 	.word	0x2c000000
    23e0:	2e000007 	.word	0x2e000007
    23e4:	01000007 	.word	0x01000007
    23e8:	075e5200 	.word	0x075e5200
    23ec:	077e0000 	.word	0x077e0000
    23f0:	00010000 	.word	0x00010000
    23f4:	00000052 	.word	0x00000052
    23f8:	00000000 	.word	0x00000000
    23fc:	00075c00 	.word	0x00075c00
    2400:	00076400 	.word	0x00076400
    2404:	53000100 	.word	0x53000100
	...
    2410:	00000768 	.word	0x00000768
    2414:	00000774 	.word	0x00000774
    2418:	00530001 	.word	0x00530001
    241c:	00000000 	.word	0x00000000
    2420:	80000000 	.word	0x80000000
    2424:	8c000007 	.word	0x8c000007
    2428:	01000007 	.word	0x01000007
    242c:	00005100 	.word	0x00005100
    2430:	00000000 	.word	0x00000000
    2434:	07800000 	.word	0x07800000
    2438:	078e0000 	.word	0x078e0000
    243c:	00010000 	.word	0x00010000
    2440:	00000052 	.word	0x00000052
    2444:	00000000 	.word	0x00000000
    2448:	00078000 	.word	0x00078000
    244c:	00079800 	.word	0x00079800
    2450:	53000100 	.word	0x53000100
	...
    245c:	000007a8 	.word	0x000007a8
    2460:	000007b4 	.word	0x000007b4
    2464:	00510001 	.word	0x00510001
    2468:	00000000 	.word	0x00000000
    246c:	a8000000 	.word	0xa8000000
    2470:	b6000007 	.word	0xb6000007
    2474:	01000007 	.word	0x01000007
    2478:	00005200 	.word	0x00005200
    247c:	00000000 	.word	0x00000000
    2480:	07a80000 	.word	0x07a80000
    2484:	07c00000 	.word	0x07c00000
    2488:	00010000 	.word	0x00010000
    248c:	00000053 	.word	0x00000053
    2490:	00000000 	.word	0x00000000
    2494:	0007cc00 	.word	0x0007cc00
    2498:	0007d800 	.word	0x0007d800
    249c:	51000100 	.word	0x51000100
	...
    24a8:	000007cc 	.word	0x000007cc
    24ac:	000007da 	.word	0x000007da
    24b0:	00520001 	.word	0x00520001
    24b4:	00000000 	.word	0x00000000
    24b8:	ec000000 	.word	0xec000000
    24bc:	f8000007 	.word	0xf8000007
    24c0:	01000007 	.word	0x01000007
    24c4:	00005100 	.word	0x00005100
    24c8:	00000000 	.word	0x00000000
    24cc:	07f20000 	.word	0x07f20000
    24d0:	07f80000 	.word	0x07f80000
    24d4:	00010000 	.word	0x00010000
    24d8:	0007f853 	.word	0x0007f853
    24dc:	0007fc00 	.word	0x0007fc00
    24e0:	51000100 	.word	0x51000100
	...
    24ec:	000007fc 	.word	0x000007fc
    24f0:	00000808 	.word	0x00000808
    24f4:	00510001 	.word	0x00510001
    24f8:	00000000 	.word	0x00000000
    24fc:	02000000 	.word	0x02000000
    2500:	08000008 	.word	0x08000008
    2504:	01000008 	.word	0x01000008
    2508:	08085300 	.word	0x08085300
    250c:	080c0000 	.word	0x080c0000
    2510:	00010000 	.word	0x00010000
    2514:	00000051 	.word	0x00000051
    2518:	00000000 	.word	0x00000000
    251c:	00080c00 	.word	0x00080c00
    2520:	00081200 	.word	0x00081200
    2524:	5d000100 	.word	0x5d000100
    2528:	00000812 	.word	0x00000812
    252c:	00000852 	.word	0x00000852
    2530:	0c7d0002 	.word	0x0c7d0002
	...
    253c:	0000080c 	.word	0x0000080c
    2540:	00000844 	.word	0x00000844
    2544:	00510001 	.word	0x00510001
    2548:	00000000 	.word	0x00000000
    254c:	0c000000 	.word	0x0c000000
    2550:	34000008 	.word	0x34000008
    2554:	01000008 	.word	0x01000008
    2558:	00005200 	.word	0x00005200
    255c:	00000000 	.word	0x00000000
    2560:	08280000 	.word	0x08280000
    2564:	08440000 	.word	0x08440000
    2568:	00010000 	.word	0x00010000
    256c:	0008445c 	.word	0x0008445c
    2570:	00085200 	.word	0x00085200
    2574:	51000100 	.word	0x51000100
	...
    2580:	00000854 	.word	0x00000854
    2584:	00000860 	.word	0x00000860
    2588:	00510001 	.word	0x00510001
    258c:	00000000 	.word	0x00000000
    2590:	5a000000 	.word	0x5a000000
    2594:	60000008 	.word	0x60000008
    2598:	01000008 	.word	0x01000008
    259c:	08605300 	.word	0x08605300
    25a0:	08640000 	.word	0x08640000
    25a4:	00010000 	.word	0x00010000
    25a8:	00000051 	.word	0x00000051
    25ac:	00000000 	.word	0x00000000
    25b0:	00086a00 	.word	0x00086a00
    25b4:	00087200 	.word	0x00087200
    25b8:	53000100 	.word	0x53000100
    25bc:	00000874 	.word	0x00000874
    25c0:	00000878 	.word	0x00000878
    25c4:	00530001 	.word	0x00530001
    25c8:	00000000 	.word	0x00000000
    25cc:	78000000 	.word	0x78000000
    25d0:	84000008 	.word	0x84000008
    25d4:	01000008 	.word	0x01000008
    25d8:	00005100 	.word	0x00005100
    25dc:	00000000 	.word	0x00000000
    25e0:	087e0000 	.word	0x087e0000
    25e4:	08840000 	.word	0x08840000
    25e8:	00010000 	.word	0x00010000
    25ec:	00088453 	.word	0x00088453
    25f0:	00088800 	.word	0x00088800
    25f4:	51000100 	.word	0x51000100
	...
    2600:	0000088e 	.word	0x0000088e
    2604:	00000896 	.word	0x00000896
    2608:	98530001 	.word	0x98530001
    260c:	9c000008 	.word	0x9c000008
    2610:	01000008 	.word	0x01000008
    2614:	00005300 	.word	0x00005300
    2618:	00000000 	.word	0x00000000
    261c:	090c0000 	.word	0x090c0000
    2620:	09180000 	.word	0x09180000
    2624:	00010000 	.word	0x00010000
    2628:	00000051 	.word	0x00000051
    262c:	00000000 	.word	0x00000000
    2630:	00091200 	.word	0x00091200
    2634:	00091800 	.word	0x00091800
    2638:	53000100 	.word	0x53000100
    263c:	00000918 	.word	0x00000918
    2640:	0000091c 	.word	0x0000091c
    2644:	00510001 	.word	0x00510001
    2648:	00000000 	.word	0x00000000
    264c:	22000000 	.word	0x22000000
    2650:	2a000009 	.word	0x2a000009
    2654:	01000009 	.word	0x01000009
    2658:	092c5300 	.word	0x092c5300
    265c:	09300000 	.word	0x09300000
    2660:	00010000 	.word	0x00010000
    2664:	00000053 	.word	0x00000053
    2668:	00000000 	.word	0x00000000
    266c:	00093000 	.word	0x00093000
    2670:	00093c00 	.word	0x00093c00
    2674:	51000100 	.word	0x51000100
	...
    2680:	00000936 	.word	0x00000936
    2684:	0000093c 	.word	0x0000093c
    2688:	3c530001 	.word	0x3c530001
    268c:	40000009 	.word	0x40000009
    2690:	01000009 	.word	0x01000009
    2694:	00005100 	.word	0x00005100
    2698:	00000000 	.word	0x00000000
    269c:	09460000 	.word	0x09460000
    26a0:	094e0000 	.word	0x094e0000
    26a4:	00010000 	.word	0x00010000
    26a8:	00095053 	.word	0x00095053
    26ac:	00095400 	.word	0x00095400
    26b0:	53000100 	.word	0x53000100
	...
    26bc:	00000954 	.word	0x00000954
    26c0:	00000960 	.word	0x00000960
    26c4:	00510001 	.word	0x00510001
    26c8:	00000000 	.word	0x00000000
    26cc:	5a000000 	.word	0x5a000000
    26d0:	60000009 	.word	0x60000009
    26d4:	01000009 	.word	0x01000009
    26d8:	09605300 	.word	0x09605300
    26dc:	09640000 	.word	0x09640000
    26e0:	00010000 	.word	0x00010000
    26e4:	00000051 	.word	0x00000051
    26e8:	00000000 	.word	0x00000000
    26ec:	00096a00 	.word	0x00096a00
    26f0:	00097200 	.word	0x00097200
    26f4:	53000100 	.word	0x53000100
    26f8:	00000974 	.word	0x00000974
    26fc:	00000978 	.word	0x00000978
    2700:	00530001 	.word	0x00530001
    2704:	00000000 	.word	0x00000000
    2708:	78000000 	.word	0x78000000
    270c:	84000009 	.word	0x84000009
    2710:	01000009 	.word	0x01000009
    2714:	00005100 	.word	0x00005100
    2718:	00000000 	.word	0x00000000
    271c:	097e0000 	.word	0x097e0000
    2720:	09840000 	.word	0x09840000
    2724:	00010000 	.word	0x00010000
    2728:	00098453 	.word	0x00098453
    272c:	00098800 	.word	0x00098800
    2730:	51000100 	.word	0x51000100
	...
    273c:	0000098e 	.word	0x0000098e
    2740:	00000996 	.word	0x00000996
    2744:	98530001 	.word	0x98530001
    2748:	9c000009 	.word	0x9c000009
    274c:	01000009 	.word	0x01000009
    2750:	00005300 	.word	0x00005300
    2754:	00000000 	.word	0x00000000
    2758:	099c0000 	.word	0x099c0000
    275c:	09a80000 	.word	0x09a80000
    2760:	00010000 	.word	0x00010000
    2764:	00000051 	.word	0x00000051
    2768:	00000000 	.word	0x00000000
    276c:	0009a200 	.word	0x0009a200
    2770:	0009a800 	.word	0x0009a800
    2774:	53000100 	.word	0x53000100
    2778:	000009a8 	.word	0x000009a8
    277c:	000009ac 	.word	0x000009ac
    2780:	00510001 	.word	0x00510001
    2784:	00000000 	.word	0x00000000
    2788:	b0000000 	.word	0xb0000000
    278c:	b6000009 	.word	0xb6000009
    2790:	01000009 	.word	0x01000009
    2794:	09b85300 	.word	0x09b85300
    2798:	09bc0000 	.word	0x09bc0000
    279c:	00010000 	.word	0x00010000
    27a0:	00000053 	.word	0x00000053
    27a4:	00000000 	.word	0x00000000
    27a8:	0009bc00 	.word	0x0009bc00
    27ac:	0009c800 	.word	0x0009c800
    27b0:	51000100 	.word	0x51000100
	...
    27bc:	000009c2 	.word	0x000009c2
    27c0:	000009c8 	.word	0x000009c8
    27c4:	c8530001 	.word	0xc8530001
    27c8:	cc000009 	.word	0xcc000009
    27cc:	01000009 	.word	0x01000009
    27d0:	00005100 	.word	0x00005100
    27d4:	00000000 	.word	0x00000000
    27d8:	09d00000 	.word	0x09d00000
    27dc:	09d60000 	.word	0x09d60000
    27e0:	00010000 	.word	0x00010000
    27e4:	0009d853 	.word	0x0009d853
    27e8:	0009dc00 	.word	0x0009dc00
    27ec:	53000100 	.word	0x53000100
	...
    27f8:	000009dc 	.word	0x000009dc
    27fc:	000009e8 	.word	0x000009e8
    2800:	00510001 	.word	0x00510001
    2804:	00000000 	.word	0x00000000
    2808:	e2000000 	.word	0xe2000000
    280c:	e8000009 	.word	0xe8000009
    2810:	01000009 	.word	0x01000009
    2814:	09e85300 	.word	0x09e85300
    2818:	09ec0000 	.word	0x09ec0000
    281c:	00010000 	.word	0x00010000
    2820:	00000051 	.word	0x00000051
    2824:	00000000 	.word	0x00000000
    2828:	0009ec00 	.word	0x0009ec00
    282c:	0009f800 	.word	0x0009f800
    2830:	51000100 	.word	0x51000100
	...
    283c:	000009f2 	.word	0x000009f2
    2840:	000009f8 	.word	0x000009f8
    2844:	f8530001 	.word	0xf8530001
    2848:	fc000009 	.word	0xfc000009
    284c:	01000009 	.word	0x01000009
    2850:	00005100 	.word	0x00005100
    2854:	00000000 	.word	0x00000000
    2858:	0a020000 	.word	0x0a020000
    285c:	0a0a0000 	.word	0x0a0a0000
    2860:	00010000 	.word	0x00010000
    2864:	000a0c53 	.word	0x000a0c53
    2868:	000a1000 	.word	0x000a1000
    286c:	53000100 	.word	0x53000100
	...
    2878:	00000a16 	.word	0x00000a16
    287c:	00000a1e 	.word	0x00000a1e
    2880:	20530001 	.word	0x20530001
    2884:	2400000a 	.word	0x2400000a
    2888:	0100000a 	.word	0x0100000a
    288c:	00005300 	.word	0x00005300
    2890:	00000000 	.word	0x00000000
    2894:	0a2a0000 	.word	0x0a2a0000
    2898:	0a320000 	.word	0x0a320000
    289c:	00010000 	.word	0x00010000
    28a0:	000a3453 	.word	0x000a3453
    28a4:	000a3800 	.word	0x000a3800
    28a8:	53000100 	.word	0x53000100
	...
    28b4:	00000a3e 	.word	0x00000a3e
    28b8:	00000a46 	.word	0x00000a46
    28bc:	48530001 	.word	0x48530001
    28c0:	4c00000a 	.word	0x4c00000a
    28c4:	0100000a 	.word	0x0100000a
    28c8:	00005300 	.word	0x00005300
    28cc:	00000000 	.word	0x00000000
    28d0:	0a520000 	.word	0x0a520000
    28d4:	0a5a0000 	.word	0x0a5a0000
    28d8:	00010000 	.word	0x00010000
    28dc:	000a5c53 	.word	0x000a5c53
    28e0:	000a6000 	.word	0x000a6000
    28e4:	53000100 	.word	0x53000100
	...
    28f0:	00000a60 	.word	0x00000a60
    28f4:	00000a66 	.word	0x00000a66
    28f8:	00520001 	.word	0x00520001
    28fc:	00000000 	.word	0x00000000
    2900:	80000000 	.word	0x80000000
    2904:	8600000a 	.word	0x8600000a
    2908:	0100000a 	.word	0x0100000a
    290c:	00005200 	.word	0x00005200
    2910:	00000000 	.word	0x00000000
    2914:	0aa00000 	.word	0x0aa00000
    2918:	0aaa0000 	.word	0x0aaa0000
    291c:	00010000 	.word	0x00010000
    2920:	000aaa5d 	.word	0x000aaa5d
    2924:	000b0800 	.word	0x000b0800
    2928:	7d000200 	.word	0x7d000200
    292c:	00000008 	.word	0x00000008
    2930:	00000000 	.word	0x00000000
    2934:	000aa000 	.word	0x000aa000
    2938:	000aa800 	.word	0x000aa800
    293c:	50000100 	.word	0x50000100
    2940:	00000ac2 	.word	0x00000ac2
    2944:	00000b08 	.word	0x00000b08
    2948:	047d0002 	.word	0x047d0002
	...
    2954:	00000aa0 	.word	0x00000aa0
    2958:	00000acc 	.word	0x00000acc
    295c:	e2510001 	.word	0xe2510001
    2960:	ee00000a 	.word	0xee00000a
    2964:	0100000a 	.word	0x0100000a
    2968:	00005100 	.word	0x00005100
    296c:	00000000 	.word	0x00000000
    2970:	0aa00000 	.word	0x0aa00000
    2974:	0aa80000 	.word	0x0aa80000
    2978:	00010000 	.word	0x00010000
    297c:	000aa852 	.word	0x000aa852
    2980:	000b0800 	.word	0x000b0800
    2984:	5c000100 	.word	0x5c000100
	...
    2990:	00000b5c 	.word	0x00000b5c
    2994:	00000b6e 	.word	0x00000b6e
    2998:	00510001 	.word	0x00510001
    299c:	00000000 	.word	0x00000000
    29a0:	74000000 	.word	0x74000000
    29a4:	8600000b 	.word	0x8600000b
    29a8:	0100000b 	.word	0x0100000b
    29ac:	00005100 	.word	0x00005100
    29b0:	00000000 	.word	0x00000000
    29b4:	0b8c0000 	.word	0x0b8c0000
    29b8:	0b9e0000 	.word	0x0b9e0000
    29bc:	00010000 	.word	0x00010000
    29c0:	00000051 	.word	0x00000051
    29c4:	00000000 	.word	0x00000000
    29c8:	000ba400 	.word	0x000ba400
    29cc:	000bb600 	.word	0x000bb600
    29d0:	51000100 	.word	0x51000100
	...
    29dc:	00000bd8 	.word	0x00000bd8
    29e0:	00000bea 	.word	0x00000bea
    29e4:	00510001 	.word	0x00510001
    29e8:	00000000 	.word	0x00000000
    29ec:	0c000000 	.word	0x0c000000
    29f0:	1e00000c 	.word	0x1e00000c
    29f4:	0100000c 	.word	0x0100000c
    29f8:	00005100 	.word	0x00005100
    29fc:	00000000 	.word	0x00000000
    2a00:	0c400000 	.word	0x0c400000
    2a04:	0c4c0000 	.word	0x0c4c0000
    2a08:	00010000 	.word	0x00010000
    2a0c:	00000051 	.word	0x00000051
    2a10:	00000000 	.word	0x00000000
    2a14:	000c5000 	.word	0x000c5000
    2a18:	000c5200 	.word	0x000c5200
    2a1c:	50000100 	.word	0x50000100
	...
    2a28:	00000c58 	.word	0x00000c58
    2a2c:	00000c5a 	.word	0x00000c5a
    2a30:	00500001 	.word	0x00500001
    2a34:	00000000 	.word	0x00000000
    2a38:	60000000 	.word	0x60000000
    2a3c:	6200000c 	.word	0x6200000c
    2a40:	0100000c 	.word	0x0100000c
    2a44:	00005000 	.word	0x00005000
    2a48:	00000000 	.word	0x00000000
    2a4c:	0c680000 	.word	0x0c680000
    2a50:	0c6c0000 	.word	0x0c6c0000
    2a54:	00010000 	.word	0x00010000
    2a58:	00000050 	.word	0x00000050
    2a5c:	00000000 	.word	0x00000000
    2a60:	000c7000 	.word	0x000c7000
    2a64:	000c7200 	.word	0x000c7200
    2a68:	50000100 	.word	0x50000100
	...
    2a74:	00000c78 	.word	0x00000c78
    2a78:	00000c7a 	.word	0x00000c7a
    2a7c:	00500001 	.word	0x00500001
    2a80:	00000000 	.word	0x00000000
    2a84:	80000000 	.word	0x80000000
    2a88:	8a00000c 	.word	0x8a00000c
    2a8c:	0100000c 	.word	0x0100000c
    2a90:	00005000 	.word	0x00005000
    2a94:	00000000 	.word	0x00000000
    2a98:	0c8c0000 	.word	0x0c8c0000
    2a9c:	0c900000 	.word	0x0c900000
    2aa0:	00010000 	.word	0x00010000
    2aa4:	00000051 	.word	0x00000051
    2aa8:	00000000 	.word	0x00000000
    2aac:	000c9800 	.word	0x000c9800
    2ab0:	000ca400 	.word	0x000ca400
    2ab4:	50000100 	.word	0x50000100
	...
    2ac0:	00000cb0 	.word	0x00000cb0
    2ac4:	00000cb4 	.word	0x00000cb4
    2ac8:	00510001 	.word	0x00510001
    2acc:	00000000 	.word	0x00000000
    2ad0:	bc000000 	.word	0xbc000000
    2ad4:	be00000c 	.word	0xbe00000c
    2ad8:	0100000c 	.word	0x0100000c
    2adc:	0cbe5d00 	.word	0x0cbe5d00
    2ae0:	0cc20000 	.word	0x0cc20000
    2ae4:	00020000 	.word	0x00020000
    2ae8:	0cc2047d 	.word	0x0cc2047d
    2aec:	0d880000 	.word	0x0d880000
    2af0:	00020000 	.word	0x00020000
    2af4:	0000107d 	.word	0x0000107d
    2af8:	00000000 	.word	0x00000000
    2afc:	0cbc0000 	.word	0x0cbc0000
    2b00:	0cc40000 	.word	0x0cc40000
    2b04:	00010000 	.word	0x00010000
    2b08:	000cc650 	.word	0x000cc650
    2b0c:	000d8800 	.word	0x000d8800
    2b10:	7d000200 	.word	0x7d000200
    2b14:	00000004 	.word	0x00000004
    2b18:	00000000 	.word	0x00000000
    2b1c:	00002000 	.word	0x00002000
    2b20:	00003200 	.word	0x00003200
    2b24:	51000100 	.word	0x51000100
	...
    2b30:	00000074 	.word	0x00000074
    2b34:	00000082 	.word	0x00000082
    2b38:	825d0001 	.word	0x825d0001
    2b3c:	b2000000 	.word	0xb2000000
    2b40:	02000000 	.word	0x02000000
    2b44:	00087d00 	.word	0x00087d00
    2b48:	00000000 	.word	0x00000000
    2b4c:	74000000 	.word	0x74000000
    2b50:	8c000000 	.word	0x8c000000
    2b54:	01000000 	.word	0x01000000
    2b58:	00005000 	.word	0x00005000
    2b5c:	00000000 	.word	0x00000000
    2b60:	00740000 	.word	0x00740000
    2b64:	00760000 	.word	0x00760000
    2b68:	00010000 	.word	0x00010000
    2b6c:	00007651 	.word	0x00007651
    2b70:	00008000 	.word	0x00008000
    2b74:	53000100 	.word	0x53000100
	...
    2b80:	00000090 	.word	0x00000090
    2b84:	00000092 	.word	0x00000092
    2b88:	9a500001 	.word	0x9a500001
    2b8c:	9c000000 	.word	0x9c000000
    2b90:	01000000 	.word	0x01000000
    2b94:	009e5000 	.word	0x009e5000
    2b98:	00b20000 	.word	0x00b20000
    2b9c:	00010000 	.word	0x00010000
    2ba0:	00000050 	.word	0x00000050
    2ba4:	00000000 	.word	0x00000000
    2ba8:	0000e400 	.word	0x0000e400
    2bac:	0000f600 	.word	0x0000f600
    2bb0:	51000100 	.word	0x51000100
	...
    2bbc:	00000118 	.word	0x00000118
    2bc0:	0000012a 	.word	0x0000012a
    2bc4:	00510001 	.word	0x00510001
    2bc8:	00000000 	.word	0x00000000
    2bcc:	4c000000 	.word	0x4c000000
    2bd0:	4e000001 	.word	0x4e000001
    2bd4:	01000001 	.word	0x01000001
    2bd8:	00005100 	.word	0x00005100
    2bdc:	00000000 	.word	0x00000000
    2be0:	01540000 	.word	0x01540000
    2be4:	01560000 	.word	0x01560000
    2be8:	00010000 	.word	0x00010000
    2bec:	00000050 	.word	0x00000050
    2bf0:	00000000 	.word	0x00000000
    2bf4:	0001e400 	.word	0x0001e400
    2bf8:	0001f600 	.word	0x0001f600
    2bfc:	51000100 	.word	0x51000100
	...
    2c08:	00000218 	.word	0x00000218
    2c0c:	00000222 	.word	0x00000222
    2c10:	00500001 	.word	0x00500001
    2c14:	00000000 	.word	0x00000000
    2c18:	24000000 	.word	0x24000000
    2c1c:	28000002 	.word	0x28000002
    2c20:	01000002 	.word	0x01000002
    2c24:	00005100 	.word	0x00005100
    2c28:	00000000 	.word	0x00000000
    2c2c:	02300000 	.word	0x02300000
    2c30:	026c0000 	.word	0x026c0000
    2c34:	00010000 	.word	0x00010000
    2c38:	00000050 	.word	0x00000050
    2c3c:	00000000 	.word	0x00000000
    2c40:	00023000 	.word	0x00023000
    2c44:	00023200 	.word	0x00023200
    2c48:	51000100 	.word	0x51000100
    2c4c:	00000232 	.word	0x00000232
    2c50:	0000023c 	.word	0x0000023c
    2c54:	3c530001 	.word	0x3c530001
    2c58:	7a000002 	.word	0x7a000002
    2c5c:	01000002 	.word	0x01000002
    2c60:	00005100 	.word	0x00005100
    2c64:	00000000 	.word	0x00000000
    2c68:	02400000 	.word	0x02400000
    2c6c:	025a0000 	.word	0x025a0000
    2c70:	00010000 	.word	0x00010000
    2c74:	00025a52 	.word	0x00025a52
    2c78:	00027a00 	.word	0x00027a00
    2c7c:	5c000100 	.word	0x5c000100
	...
    2c88:	00000236 	.word	0x00000236
    2c8c:	0000025a 	.word	0x0000025a
    2c90:	005c0001 	.word	0x005c0001
    2c94:	00000000 	.word	0x00000000
    2c98:	7c000000 	.word	0x7c000000
    2c9c:	7e000002 	.word	0x7e000002
    2ca0:	01000002 	.word	0x01000002
    2ca4:	00005100 	.word	0x00005100
    2ca8:	00000000 	.word	0x00000000
    2cac:	028c0000 	.word	0x028c0000
    2cb0:	02a00000 	.word	0x02a00000
    2cb4:	00010000 	.word	0x00010000
    2cb8:	0002a05d 	.word	0x0002a05d
    2cbc:	0002cc00 	.word	0x0002cc00
    2cc0:	7d000200 	.word	0x7d000200
    2cc4:	0002cc10 	.word	0x0002cc10
    2cc8:	00032800 	.word	0x00032800
    2ccc:	7d000200 	.word	0x7d000200
    2cd0:	00000030 	.word	0x00000030
    2cd4:	00000000 	.word	0x00000000
    2cd8:	00028c00 	.word	0x00028c00
    2cdc:	00028e00 	.word	0x00028e00
    2ce0:	50000100 	.word	0x50000100
    2ce4:	000002d4 	.word	0x000002d4
    2ce8:	00000328 	.word	0x00000328
    2cec:	047d0002 	.word	0x047d0002
	...
    2cf8:	0000028c 	.word	0x0000028c
    2cfc:	000002a6 	.word	0x000002a6
    2d00:	a6510001 	.word	0xa6510001
    2d04:	28000002 	.word	0x28000002
    2d08:	01000003 	.word	0x01000003
    2d0c:	00005600 	.word	0x00005600
    2d10:	00000000 	.word	0x00000000
    2d14:	02940000 	.word	0x02940000
    2d18:	029a0000 	.word	0x029a0000
    2d1c:	00010000 	.word	0x00010000
    2d20:	0002aa53 	.word	0x0002aa53
    2d24:	0002c200 	.word	0x0002c200
    2d28:	52000100 	.word	0x52000100
    2d2c:	000002c6 	.word	0x000002c6
    2d30:	000002ce 	.word	0x000002ce
    2d34:	00530001 	.word	0x00530001
    2d38:	00000000 	.word	0x00000000
    2d3c:	e6000000 	.word	0xe6000000
    2d40:	ee000002 	.word	0xee000002
    2d44:	01000002 	.word	0x01000002
    2d48:	00005300 	.word	0x00005300
    2d4c:	00000000 	.word	0x00000000
    2d50:	03280000 	.word	0x03280000
    2d54:	032a0000 	.word	0x032a0000
    2d58:	00010000 	.word	0x00010000
    2d5c:	00032a5d 	.word	0x00032a5d
    2d60:	00032e00 	.word	0x00032e00
    2d64:	7d000200 	.word	0x7d000200
    2d68:	00032e04 	.word	0x00032e04
    2d6c:	0003bc00 	.word	0x0003bc00
    2d70:	7d000200 	.word	0x7d000200
    2d74:	00000010 	.word	0x00000010
    2d78:	00000000 	.word	0x00000000
    2d7c:	00032800 	.word	0x00032800
    2d80:	00033000 	.word	0x00033000
    2d84:	50000100 	.word	0x50000100
    2d88:	00000332 	.word	0x00000332
    2d8c:	000003bc 	.word	0x000003bc
    2d90:	047d0002 	.word	0x047d0002
	...
    2da0:	0000000a 	.word	0x0000000a
    2da4:	0a5d0001 	.word	0x0a5d0001
    2da8:	54000000 	.word	0x54000000
    2dac:	02000000 	.word	0x02000000
    2db0:	00087d00 	.word	0x00087d00
    2db4:	00000000 	.word	0x00000000
    2db8:	26000000 	.word	0x26000000
    2dbc:	38000000 	.word	0x38000000
    2dc0:	01000000 	.word	0x01000000
    2dc4:	00005300 	.word	0x00005300
	...
    2dd0:	00040000 	.word	0x00040000
    2dd4:	00010000 	.word	0x00010000
    2dd8:	0000045d 	.word	0x0000045d
    2ddc:	00001000 	.word	0x00001000
    2de0:	7d000200 	.word	0x7d000200
    2de4:	00001004 	.word	0x00001004
    2de8:	00002800 	.word	0x00002800
    2dec:	7d000200 	.word	0x7d000200
    2df0:	00000008 	.word	0x00000008
	...
    2dfc:	00000c00 	.word	0x00000c00
    2e00:	50000100 	.word	0x50000100
    2e04:	0000000c 	.word	0x0000000c
    2e08:	0000001c 	.word	0x0000001c
    2e0c:	00510001 	.word	0x00510001
	...
    2e18:	0c000000 	.word	0x0c000000
    2e1c:	01000000 	.word	0x01000000
    2e20:	000c5000 	.word	0x000c5000
    2e24:	00300000 	.word	0x00300000
    2e28:	00010000 	.word	0x00010000
    2e2c:	00000054 	.word	0x00000054
	...
    2e38:	00000400 	.word	0x00000400
    2e3c:	5d000100 	.word	0x5d000100
    2e40:	00000004 	.word	0x00000004
    2e44:	00000048 	.word	0x00000048
    2e48:	107d0002 	.word	0x107d0002
	...
    2e54:	00000048 	.word	0x00000048
    2e58:	0000004c 	.word	0x0000004c
    2e5c:	4c5d0001 	.word	0x4c5d0001
    2e60:	c8000000 	.word	0xc8000000
    2e64:	02000000 	.word	0x02000000
    2e68:	00107d00 	.word	0x00107d00
	...
    2e74:	08000000 	.word	0x08000000
    2e78:	01000000 	.word	0x01000000
    2e7c:	00085d00 	.word	0x00085d00
    2e80:	00d00000 	.word	0x00d00000
    2e84:	00020000 	.word	0x00020000
    2e88:	0000087d 	.word	0x0000087d
	...
    2e94:	00180000 	.word	0x00180000
    2e98:	00010000 	.word	0x00010000
    2e9c:	00001850 	.word	0x00001850
    2ea0:	00002000 	.word	0x00002000
    2ea4:	54000100 	.word	0x54000100
    2ea8:	00000020 	.word	0x00000020
    2eac:	00000038 	.word	0x00000038
    2eb0:	38500001 	.word	0x38500001
    2eb4:	d0000000 	.word	0xd0000000
    2eb8:	01000000 	.word	0x01000000
    2ebc:	00005400 	.word	0x00005400
	...
    2ec8:	002c0000 	.word	0x002c0000
    2ecc:	00010000 	.word	0x00010000
    2ed0:	0000a451 	.word	0x0000a451
    2ed4:	0000b000 	.word	0x0000b000
    2ed8:	51000100 	.word	0x51000100
    2edc:	000000c4 	.word	0x000000c4
    2ee0:	000000d0 	.word	0x000000d0
    2ee4:	00510001 	.word	0x00510001
	...
    2ef0:	38000000 	.word	0x38000000
    2ef4:	01000000 	.word	0x01000000
    2ef8:	00385200 	.word	0x00385200
    2efc:	00600000 	.word	0x00600000
    2f00:	00010000 	.word	0x00010000
    2f04:	0000605c 	.word	0x0000605c
    2f08:	00009000 	.word	0x00009000
    2f0c:	52000100 	.word	0x52000100
    2f10:	000000a0 	.word	0x000000a0
    2f14:	000000d0 	.word	0x000000d0
    2f18:	00520001 	.word	0x00520001
    2f1c:	00000000 	.word	0x00000000
    2f20:	0c000000 	.word	0x0c000000
    2f24:	30000000 	.word	0x30000000
    2f28:	01000000 	.word	0x01000000
    2f2c:	00a45c00 	.word	0x00a45c00
    2f30:	00d00000 	.word	0x00d00000
    2f34:	00010000 	.word	0x00010000
    2f38:	0000005c 	.word	0x0000005c
    2f3c:	00000000 	.word	0x00000000
    2f40:	00002800 	.word	0x00002800
    2f44:	00002c00 	.word	0x00002c00
    2f48:	53000100 	.word	0x53000100
    2f4c:	0000002c 	.word	0x0000002c
    2f50:	000000b0 	.word	0x000000b0
    2f54:	c4510001 	.word	0xc4510001
    2f58:	d0000000 	.word	0xd0000000
    2f5c:	01000000 	.word	0x01000000
    2f60:	00005100 	.word	0x00005100
    2f64:	00000000 	.word	0x00000000
    2f68:	00340000 	.word	0x00340000
    2f6c:	005c0000 	.word	0x005c0000
    2f70:	00010000 	.word	0x00010000
    2f74:	00007053 	.word	0x00007053
    2f78:	00007400 	.word	0x00007400
    2f7c:	50000100 	.word	0x50000100
    2f80:	00000074 	.word	0x00000074
    2f84:	00000084 	.word	0x00000084
    2f88:	84530001 	.word	0x84530001
    2f8c:	c8000000 	.word	0xc8000000
    2f90:	01000000 	.word	0x01000000
    2f94:	00005000 	.word	0x00005000
	...
    2fa0:	00080000 	.word	0x00080000
    2fa4:	00010000 	.word	0x00010000
    2fa8:	0000085d 	.word	0x0000085d
    2fac:	00009c00 	.word	0x00009c00
    2fb0:	7d000200 	.word	0x7d000200
    2fb4:	00000014 	.word	0x00000014
	...
    2fc0:	00002000 	.word	0x00002000
    2fc4:	50000100 	.word	0x50000100
    2fc8:	00000020 	.word	0x00000020
    2fcc:	0000009c 	.word	0x0000009c
    2fd0:	00550001 	.word	0x00550001
	...
    2fdc:	3c000000 	.word	0x3c000000
    2fe0:	01000000 	.word	0x01000000
    2fe4:	003c5100 	.word	0x003c5100
    2fe8:	009c0000 	.word	0x009c0000
    2fec:	00010000 	.word	0x00010000
    2ff0:	00000058 	.word	0x00000058
	...
    2ffc:	00003c00 	.word	0x00003c00
    3000:	52000100 	.word	0x52000100
    3004:	0000003c 	.word	0x0000003c
    3008:	0000009c 	.word	0x0000009c
    300c:	00560001 	.word	0x00560001
	...
    3018:	3c000000 	.word	0x3c000000
    301c:	01000000 	.word	0x01000000
    3020:	003c5300 	.word	0x003c5300
    3024:	009c0000 	.word	0x009c0000
    3028:	00010000 	.word	0x00010000
    302c:	00000057 	.word	0x00000057
	...
    3038:	00000400 	.word	0x00000400
    303c:	5d000100 	.word	0x5d000100
    3040:	00000004 	.word	0x00000004
    3044:	00000010 	.word	0x00000010
    3048:	247d0002 	.word	0x247d0002
    304c:	00000010 	.word	0x00000010
    3050:	0000010c 	.word	0x0000010c
    3054:	307d0002 	.word	0x307d0002
	...
    3064:	00000024 	.word	0x00000024
    3068:	24500001 	.word	0x24500001
    306c:	c0000000 	.word	0xc0000000
    3070:	02000000 	.word	0x02000000
    3074:	c0047d00 	.word	0xc0047d00
    3078:	d4000000 	.word	0xd4000000
    307c:	02000000 	.word	0x02000000
    3080:	d4709100 	.word	0xd4709100
    3084:	e8000000 	.word	0xe8000000
    3088:	02000000 	.word	0x02000000
    308c:	e8047d00 	.word	0xe8047d00
    3090:	f4000000 	.word	0xf4000000
    3094:	02000000 	.word	0x02000000
    3098:	f4709100 	.word	0xf4709100
    309c:	0c000000 	.word	0x0c000000
    30a0:	02000001 	.word	0x02000001
    30a4:	00047d00 	.word	0x00047d00
	...
    30b0:	24000000 	.word	0x24000000
    30b4:	01000000 	.word	0x01000000
    30b8:	00245100 	.word	0x00245100
    30bc:	010c0000 	.word	0x010c0000
    30c0:	00010000 	.word	0x00010000
    30c4:	00000057 	.word	0x00000057
    30c8:	00000000 	.word	0x00000000
    30cc:	00004400 	.word	0x00004400
    30d0:	0000c000 	.word	0x0000c000
    30d4:	5c000100 	.word	0x5c000100
    30d8:	000000d4 	.word	0x000000d4
    30dc:	000000dc 	.word	0x000000dc
    30e0:	f85c0001 	.word	0xf85c0001
    30e4:	04000000 	.word	0x04000000
    30e8:	01000001 	.word	0x01000001
    30ec:	00005c00 	.word	0x00005c00
    30f0:	00000000 	.word	0x00000000
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	1a011901 	bne	46438 <__Stack_Size+0x46038>
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	ffffffff 	undefined instruction 0xffffffff
	...
  20:	0000011e 	andeq	r0, r0, lr, lsl r1
  24:	00000120 	andeq	r0, r0, r0, lsr #2
  28:	00000126 	andeq	r0, r0, r6, lsr #2
  2c:	0000014a 	andeq	r0, r0, sl, asr #2
  30:	00000122 	andeq	r0, r0, r2, lsr #2
  34:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  40:	0000011e 	andeq	r0, r0, lr, lsl r1
  44:	00000120 	andeq	r0, r0, r0, lsr #2
  48:	00000130 	andeq	r0, r0, r0, lsr r1
  4c:	0000014a 	andeq	r0, r0, sl, asr #2
  50:	00000122 	andeq	r0, r0, r2, lsr #2
  54:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  60:	0000014a 	andeq	r0, r0, sl, asr #2
  64:	0000015e 	andeq	r0, r0, lr, asr r1
  68:	00000188 	andeq	r0, r0, r8, lsl #3
  6c:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  78:	0000014a 	andeq	r0, r0, sl, asr #2
  7c:	0000015e 	andeq	r0, r0, lr, asr r1
  80:	00000188 	andeq	r0, r0, r8, lsl #3
  84:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  90:	0000015e 	andeq	r0, r0, lr, asr r1
  94:	00000182 	andeq	r0, r0, r2, lsl #3
  98:	00000186 	andeq	r0, r0, r6, lsl #3
  9c:	00000188 	andeq	r0, r0, r8, lsl #3
	...
  a8:	0000015e 	andeq	r0, r0, lr, asr r1
  ac:	00000160 	andeq	r0, r0, r0, ror #2
  b0:	00000186 	andeq	r0, r0, r6, lsl #3
  b4:	00000188 	andeq	r0, r0, r8, lsl #3
  b8:	0000016a 	andeq	r0, r0, sl, ror #2
  bc:	00000182 	andeq	r0, r0, r2, lsl #3
	...
  c8:	00000078 	andeq	r0, r0, r8, ror r0
  cc:	0000007a 	andeq	r0, r0, sl, ror r0
  d0:	0000007c 	andeq	r0, r0, ip, ror r0
  d4:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  e0:	00000078 	andeq	r0, r0, r8, ror r0
  e4:	0000007a 	andeq	r0, r0, sl, ror r0
  e8:	0000007c 	andeq	r0, r0, ip, ror r0
  ec:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  f8:	0000030e 	andeq	r0, r0, lr, lsl #6
  fc:	00000310 	andeq	r0, r0, r0, lsl r3
 100:	00000320 	andeq	r0, r0, r0, lsr #6
 104:	0000034a 	andeq	r0, r0, sl, asr #6
 108:	00000312 	andeq	r0, r0, r2, lsl r3
 10c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 118:	0000030e 	andeq	r0, r0, lr, lsl #6
 11c:	00000310 	andeq	r0, r0, r0, lsl r3
 120:	00000320 	andeq	r0, r0, r0, lsr #6
 124:	0000034a 	andeq	r0, r0, sl, asr #6
 128:	00000312 	andeq	r0, r0, r2, lsl r3
 12c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 138:	0000034a 	andeq	r0, r0, sl, asr #6
 13c:	0000034c 	andeq	r0, r0, ip, asr #6
 140:	0000034e 	andeq	r0, r0, lr, asr #6
 144:	00000360 	andeq	r0, r0, r0, ror #6
	...
 150:	00000364 	andeq	r0, r0, r4, ror #6
 154:	00000366 	andeq	r0, r0, r6, ror #6
 158:	00000376 	andeq	r0, r0, r6, ror r3
 15c:	000003a6 	andeq	r0, r0, r6, lsr #7
 160:	0000036a 	andeq	r0, r0, sl, ror #6
 164:	00000372 	andeq	r0, r0, r2, ror r3
	...
 170:	00000364 	andeq	r0, r0, r4, ror #6
 174:	00000366 	andeq	r0, r0, r6, ror #6
 178:	00000376 	andeq	r0, r0, r6, ror r3
 17c:	000003a6 	andeq	r0, r0, r6, lsr #7
 180:	0000036a 	andeq	r0, r0, sl, ror #6
 184:	00000372 	andeq	r0, r0, r2, ror r3
	...
 190:	000003a6 	andeq	r0, r0, r6, lsr #7
 194:	000003a8 	andeq	r0, r0, r8, lsr #7
 198:	000003aa 	andeq	r0, r0, sl, lsr #7
 19c:	000003c2 	andeq	r0, r0, r2, asr #7
	...
 1a8:	00000404 	andeq	r0, r0, r4, lsl #8
 1ac:	00000406 	andeq	r0, r0, r6, lsl #8
 1b0:	00000408 	andeq	r0, r0, r8, lsl #8
 1b4:	0000041a 	andeq	r0, r0, sl, lsl r4
	...
 1c0:	00000454 	andeq	r0, r0, r4, asr r4
 1c4:	00000456 	andeq	r0, r0, r6, asr r4
 1c8:	00000458 	andeq	r0, r0, r8, asr r4
 1cc:	0000046e 	andeq	r0, r0, lr, ror #8
	...
 1d8:	000004c6 	andeq	r0, r0, r6, asr #9
 1dc:	000004c8 	andeq	r0, r0, r8, asr #9
 1e0:	000004cc 	andeq	r0, r0, ip, asr #9
 1e4:	000004de 	ldrdeq	r0, [r0], -lr
	...
 1f0:	00000566 	andeq	r0, r0, r6, ror #10
 1f4:	00000568 	andeq	r0, r0, r8, ror #10
 1f8:	0000056c 	andeq	r0, r0, ip, ror #10
 1fc:	00000582 	andeq	r0, r0, r2, lsl #11
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	00000024 	andeq	r0, r0, r4, lsr #32
 210:	00000070 	andeq	r0, r0, r0, ror r0
 214:	0000010c 	andeq	r0, r0, ip, lsl #2
 218:	00000044 	andeq	r0, r0, r4, asr #32
 21c:	00000058 	andeq	r0, r0, r8, asr r0
	...
 228:	ffffffff 	undefined instruction 0xffffffff
	...
