###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID vlsipool-k05)
#  Generated on:      Tue Jul  1 17:32:00 2025
#  Design:            PE
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir /n/badwater/z/hyunwon/Documents/TSMC_Prowess/tsmc28/module/pe/apr/reports
###############################################################

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.026  | -0.026  |  0.107  |  0.092  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |
|          All Paths:|  2260   |  1544   |   41    |   784   |
+--------------------+---------+---------+---------+---------+

Density: 74.768%
       (98.810% with Fillers)
------------------------------------------------------------------
