
*** Running vivado
    with args -log music.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source music.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source music.tcl -notrace
Command: synth_design -top music -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20380 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 330.289 ; gain = 100.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'music' [D:/DigitalDesign/buzz_test/buzz_test.srcs/sources_1/new/music.v:23]
	Parameter ms300 bound to: 15000000 - type: integer 
	Parameter ms400 bound to: 5000000 - type: integer 
	Parameter ms900 bound to: 45000000 - type: integer 
	Parameter ms600 bound to: 15000000 - type: integer 
	Parameter ms350 bound to: 4375000 - type: integer 
	Parameter ms1000 bound to: 12500000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pitch' [D:/DigitalDesign/buzz_test/buzz_test.srcs/sources_1/new/pitch.v:23]
INFO: [Synth 8-256] done synthesizing module 'pitch' (1#1) [D:/DigitalDesign/buzz_test/buzz_test.srcs/sources_1/new/pitch.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/DigitalDesign/buzz_test/buzz_test.srcs/sources_1/new/music.v:58]
INFO: [Synth 8-256] done synthesizing module 'music' (2#1) [D:/DigitalDesign/buzz_test/buzz_test.srcs/sources_1/new/music.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 383.004 ; gain = 153.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 383.004 ; gain = 153.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DigitalDesign/buzz_test/buzz_test.srcs/constrs_1/new/buzz_test_cons.xdc]
Finished Parsing XDC File [D:/DigitalDesign/buzz_test/buzz_test.srcs/constrs_1/new/buzz_test_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DigitalDesign/buzz_test/buzz_test.srcs/constrs_1/new/buzz_test_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/music_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/music_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 730.691 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 730.691 ; gain = 500.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 730.691 ; gain = 500.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 730.691 ; gain = 500.773
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/DigitalDesign/buzz_test/buzz_test.srcs/sources_1/new/pitch.v:34]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'music'
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000000 | 00000000000000000000000000000000
                 iSTATE0 |                          0000001 | 00000000000000000000000000000001
                 iSTATE1 |                          0000010 | 00000000000000000000000000000010
                 iSTATE2 |                          0000011 | 00000000000000000000000000000011
                 iSTATE3 |                          0000100 | 00000000000000000000000000000100
                 iSTATE4 |                          0000101 | 00000000000000000000000000000101
                 iSTATE5 |                          0000110 | 00000000000000000000000000000110
                 iSTATE6 |                          0000111 | 00000000000000000000000000000111
                 iSTATE7 |                          0001000 | 00000000000000000000000000001000
                 iSTATE8 |                          0001001 | 00000000000000000000000000001001
                 iSTATE9 |                          0001010 | 00000000000000000000000000001010
                iSTATE10 |                          0001011 | 00000000000000000000000000001011
                iSTATE11 |                          0001100 | 00000000000000000000000000001100
                iSTATE12 |                          0001101 | 00000000000000000000000000001101
                iSTATE13 |                          0001110 | 00000000000000000000000000001110
                iSTATE14 |                          0001111 | 00000000000000000000000000001111
                iSTATE15 |                          0010000 | 00000000000000000000000000010000
                iSTATE16 |                          0010001 | 00000000000000000000000000010001
                iSTATE17 |                          0010010 | 00000000000000000000000000010010
                iSTATE18 |                          0010011 | 00000000000000000000000000010011
                iSTATE19 |                          0010100 | 00000000000000000000000000010100
                iSTATE20 |                          0010101 | 00000000000000000000000000010101
                iSTATE21 |                          0010110 | 00000000000000000000000000010110
                iSTATE22 |                          0010111 | 00000000000000000000000000010111
                iSTATE23 |                          0011000 | 00000000000000000000000000011000
                iSTATE24 |                          0011001 | 00000000000000000000000000011001
                iSTATE25 |                          0011010 | 00000000000000000000000000011010
                iSTATE26 |                          0011011 | 00000000000000000000000000011011
                iSTATE27 |                          0011100 | 00000000000000000000000000011100
                iSTATE28 |                          0011101 | 00000000000000000000000000011101
                iSTATE29 |                          0011110 | 00000000000000000000000000011110
                iSTATE30 |                          0011111 | 00000000000000000000000000011111
                iSTATE31 |                          0100000 | 00000000000000000000000000100000
                iSTATE32 |                          0100001 | 00000000000000000000000000100001
                iSTATE33 |                          0100010 | 00000000000000000000000000100010
                iSTATE34 |                          0100011 | 00000000000000000000000000100011
                iSTATE35 |                          0100100 | 00000000000000000000000000100100
                iSTATE36 |                          0100101 | 00000000000000000000000000100101
                iSTATE37 |                          0100110 | 00000000000000000000000000100110
                iSTATE38 |                          0100111 | 00000000000000000000000000100111
                iSTATE39 |                          0101000 | 00000000000000000000000000101000
                iSTATE40 |                          0101001 | 00000000000000000000000000101001
                iSTATE41 |                          0101010 | 00000000000000000000000000101010
                iSTATE42 |                          0101011 | 00000000000000000000000000101011
                iSTATE43 |                          0101100 | 00000000000000000000000000101100
                iSTATE44 |                          0101101 | 00000000000000000000000000101101
                iSTATE45 |                          0101110 | 00000000000000000000000000101110
                iSTATE46 |                          0101111 | 00000000000000000000000000101111
                iSTATE47 |                          0110000 | 00000000000000000000000000110000
                iSTATE48 |                          0110001 | 00000000000000000000000000110001
                iSTATE49 |                          0110010 | 00000000000000000000000000110010
                iSTATE50 |                          0110011 | 00000000000000000000000000110011
                iSTATE51 |                          0110100 | 00000000000000000000000000110100
                iSTATE52 |                          0110101 | 00000000000000000000000000110101
                iSTATE53 |                          0110110 | 00000000000000000000000000110110
                iSTATE54 |                          0110111 | 00000000000000000000000000110111
                iSTATE55 |                          0111000 | 00000000000000000000000000111000
                iSTATE56 |                          0111001 | 00000000000000000000000000111001
                iSTATE57 |                          0111010 | 00000000000000000000000000111010
                iSTATE58 |                          0111011 | 00000000000000000000000000111011
                iSTATE59 |                          0111100 | 00000000000000000000000000111100
                iSTATE60 |                          0111101 | 00000000000000000000000000111101
                iSTATE61 |                          0111110 | 00000000000000000000000000111110
                iSTATE62 |                          0111111 | 00000000000000000000000000111111
                iSTATE63 |                          1000000 | 00000000000000000000000001000000
                iSTATE64 |                          1000001 | 00000000000000000000000001000001
                iSTATE65 |                          1000010 | 00000000000000000000000001000010
                iSTATE66 |                          1000011 | 00000000000000000000000001000011
                iSTATE67 |                          1000100 | 00000000000000000000000001000100
                iSTATE68 |                          1000101 | 00000000000000000000000001000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'music'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 730.691 ; gain = 500.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |pitch         |          13|      3762|
|2     |music__GC0    |           1|      3402|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  70 Input     32 Bit        Muxes := 1     
	  70 Input      7 Bit        Muxes := 1     
	  70 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module music 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  70 Input     32 Bit        Muxes := 1     
	  70 Input      7 Bit        Muxes := 1     
	  70 Input      1 Bit        Muxes := 4     
Module pitch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/DigitalDesign/buzz_test/buzz_test.srcs/sources_1/new/pitch.v:34]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 730.691 ; gain = 500.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |pitch         |           1|        66|
|2     |music__GC0    |           1|       664|
|3     |pitch__1      |           1|        71|
|4     |pitch__2      |           1|        72|
|5     |pitch__3      |           1|        71|
|6     |pitch__4      |           1|        72|
|7     |pitch__5      |           1|        68|
|8     |pitch__6      |           1|        67|
|9     |pitch__7      |           1|        69|
|10    |pitch__8      |           1|        67|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 732.555 ; gain = 502.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 732.555 ; gain = 502.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |pitch         |           1|        66|
|2     |music__GC0    |           1|       664|
|3     |pitch__1      |           1|        71|
|4     |pitch__2      |           1|        72|
|5     |pitch__3      |           1|        71|
|6     |pitch__4      |           1|        72|
|7     |pitch__5      |           1|        68|
|8     |pitch__6      |           1|        67|
|9     |pitch__7      |           1|        69|
|10    |pitch__8      |           1|        67|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 754.355 ; gain = 524.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 754.355 ; gain = 524.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 754.355 ; gain = 524.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 754.355 ; gain = 524.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 754.355 ; gain = 524.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 754.355 ; gain = 524.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 754.355 ; gain = 524.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    80|
|3     |LUT1   |    27|
|4     |LUT2   |   149|
|5     |LUT3   |    22|
|6     |LUT4   |    10|
|7     |LUT5   |    21|
|8     |LUT6   |   109|
|9     |MUXF7  |     9|
|10    |MUXF8  |     3|
|11    |FDRE   |   229|
|12    |IBUF   |     2|
|13    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   663|
|2     |  Ah3    |pitch   |    47|
|3     |  Cfa    |pitch_0 |    54|
|4     |  Cla    |pitch_1 |    51|
|5     |  Cre    |pitch_2 |    48|
|6     |  Cti    |pitch_3 |    52|
|7     |  Hdo    |pitch_4 |    53|
|8     |  Hmi    |pitch_5 |    53|
|9     |  Hre    |pitch_6 |    54|
|10    |  Sre    |pitch_7 |    49|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 754.355 ; gain = 524.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 754.355 ; gain = 176.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 754.355 ; gain = 524.438
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 754.355 ; gain = 529.047
INFO: [Common 17-1381] The checkpoint 'D:/DigitalDesign/buzz_test/buzz_test.runs/synth_1/music.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file music_utilization_synth.rpt -pb music_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 754.355 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 24 06:38:39 2020...
