0.7
2020.1
May 27 2020
20:09:33
C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/new/VGA_patterns.v,1671279290,verilog,,C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/new/VGA_patterns_TB.v,,VGA_patterns,,,../../../../VGAHexEditorGit.srcs/sources_1/bd/design_1/ipshared/8b3d,,,,,
C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/new/VGA_patterns_TB.v,1671284069,verilog,,,,VGA_patterns_TB,,,../../../../VGAHexEditorGit.srcs/sources_1/bd/design_1/ipshared/8b3d,,,,,
C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/new/VGA_timings.v,1669826228,verilog,,C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/new/VGA_timings_TB.v,,VGA_timings,,,../../../../VGAHexEditorGit.srcs/sources_1/bd/design_1/ipshared/8b3d,,,,,
C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/new/VGA_timings_TB.v,1671283709,verilog,,,,VGA_timings_TB,,,../../../../VGAHexEditorGit.srcs/sources_1/bd/design_1/ipshared/8b3d,,,,,
C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/new/num_capture_4bit.v,1671279290,verilog,,C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/new/num_capture_4bit_TB.v,,num_capture_4bit,,,../../../../VGAHexEditorGit.srcs/sources_1/bd/design_1/ipshared/8b3d,,,,,
C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/new/num_capture_4bit_TB.v,1671282900,verilog,,,,num_capture_4bit_TB,,,../../../../VGAHexEditorGit.srcs/sources_1/bd/design_1/ipshared/8b3d,,,,,
