#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xdb7130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe05a10 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xdb5460 .functor NOT 1, L_0xe2ffc0, C4<0>, C4<0>, C4<0>;
L_0xdd0a50 .functor XOR 8, L_0xe2fb50, L_0xe2fd10, C4<00000000>, C4<00000000>;
L_0xe06e30 .functor XOR 8, L_0xdd0a50, L_0xe2fe50, C4<00000000>, C4<00000000>;
v0xe2d760_0 .net *"_ivl_10", 7 0, L_0xe2fe50;  1 drivers
v0xe2d860_0 .net *"_ivl_12", 7 0, L_0xe06e30;  1 drivers
v0xe2d940_0 .net *"_ivl_2", 7 0, L_0xe2fab0;  1 drivers
v0xe2da00_0 .net *"_ivl_4", 7 0, L_0xe2fb50;  1 drivers
v0xe2dae0_0 .net *"_ivl_6", 7 0, L_0xe2fd10;  1 drivers
v0xe2dc10_0 .net *"_ivl_8", 7 0, L_0xdd0a50;  1 drivers
v0xe2dcf0_0 .net "areset", 0 0, L_0xdb5870;  1 drivers
v0xe2dd90_0 .var "clk", 0 0;
v0xe2de30_0 .net "predict_history_dut", 6 0, v0xe2cb40_0;  1 drivers
v0xe2df80_0 .net "predict_history_ref", 6 0, L_0xe2f920;  1 drivers
v0xe2e020_0 .net "predict_pc", 6 0, L_0xe2ebb0;  1 drivers
v0xe2e0c0_0 .net "predict_taken_dut", 0 0, v0xe2cd30_0;  1 drivers
v0xe2e160_0 .net "predict_taken_ref", 0 0, L_0xe2f760;  1 drivers
v0xe2e200_0 .net "predict_valid", 0 0, v0xe29db0_0;  1 drivers
v0xe2e2a0_0 .var/2u "stats1", 223 0;
v0xe2e340_0 .var/2u "strobe", 0 0;
v0xe2e400_0 .net "tb_match", 0 0, L_0xe2ffc0;  1 drivers
v0xe2e5b0_0 .net "tb_mismatch", 0 0, L_0xdb5460;  1 drivers
v0xe2e650_0 .net "train_history", 6 0, L_0xe2f160;  1 drivers
v0xe2e710_0 .net "train_mispredicted", 0 0, L_0xe2f000;  1 drivers
v0xe2e7b0_0 .net "train_pc", 6 0, L_0xe2f2f0;  1 drivers
v0xe2e870_0 .net "train_taken", 0 0, L_0xe2ede0;  1 drivers
v0xe2e910_0 .net "train_valid", 0 0, v0xe2a730_0;  1 drivers
v0xe2e9b0_0 .net "wavedrom_enable", 0 0, v0xe2a800_0;  1 drivers
v0xe2ea50_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xe2a8a0_0;  1 drivers
v0xe2eaf0_0 .net "wavedrom_title", 511 0, v0xe2a980_0;  1 drivers
L_0xe2fab0 .concat [ 7 1 0 0], L_0xe2f920, L_0xe2f760;
L_0xe2fb50 .concat [ 7 1 0 0], L_0xe2f920, L_0xe2f760;
L_0xe2fd10 .concat [ 7 1 0 0], v0xe2cb40_0, v0xe2cd30_0;
L_0xe2fe50 .concat [ 7 1 0 0], L_0xe2f920, L_0xe2f760;
L_0xe2ffc0 .cmp/eeq 8, L_0xe2fab0, L_0xe06e30;
S_0xdb47e0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xe05a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xdb91a0 .param/l "LNT" 0 3 22, C4<01>;
P_0xdb91e0 .param/l "LT" 0 3 22, C4<10>;
P_0xdb9220 .param/l "SNT" 0 3 22, C4<00>;
P_0xdb9260 .param/l "ST" 0 3 22, C4<11>;
P_0xdb92a0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xdb5d50 .functor XOR 7, v0xe27f50_0, L_0xe2ebb0, C4<0000000>, C4<0000000>;
L_0xde1ce0 .functor XOR 7, L_0xe2f160, L_0xe2f2f0, C4<0000000>, C4<0000000>;
v0xdf4810_0 .net *"_ivl_11", 0 0, L_0xe2f670;  1 drivers
L_0x7efe6c81e1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xdf4ae0_0 .net *"_ivl_12", 0 0, L_0x7efe6c81e1c8;  1 drivers
L_0x7efe6c81e210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xdb54d0_0 .net *"_ivl_16", 6 0, L_0x7efe6c81e210;  1 drivers
v0xdb5710_0 .net *"_ivl_4", 1 0, L_0xe2f480;  1 drivers
v0xdb58e0_0 .net *"_ivl_6", 8 0, L_0xe2f580;  1 drivers
L_0x7efe6c81e180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xdb5e40_0 .net *"_ivl_9", 1 0, L_0x7efe6c81e180;  1 drivers
v0xe27c30_0 .net "areset", 0 0, L_0xdb5870;  alias, 1 drivers
v0xe27cf0_0 .net "clk", 0 0, v0xe2dd90_0;  1 drivers
v0xe27db0 .array "pht", 0 127, 1 0;
v0xe27e70_0 .net "predict_history", 6 0, L_0xe2f920;  alias, 1 drivers
v0xe27f50_0 .var "predict_history_r", 6 0;
v0xe28030_0 .net "predict_index", 6 0, L_0xdb5d50;  1 drivers
v0xe28110_0 .net "predict_pc", 6 0, L_0xe2ebb0;  alias, 1 drivers
v0xe281f0_0 .net "predict_taken", 0 0, L_0xe2f760;  alias, 1 drivers
v0xe282b0_0 .net "predict_valid", 0 0, v0xe29db0_0;  alias, 1 drivers
v0xe28370_0 .net "train_history", 6 0, L_0xe2f160;  alias, 1 drivers
v0xe28450_0 .net "train_index", 6 0, L_0xde1ce0;  1 drivers
v0xe28530_0 .net "train_mispredicted", 0 0, L_0xe2f000;  alias, 1 drivers
v0xe285f0_0 .net "train_pc", 6 0, L_0xe2f2f0;  alias, 1 drivers
v0xe286d0_0 .net "train_taken", 0 0, L_0xe2ede0;  alias, 1 drivers
v0xe28790_0 .net "train_valid", 0 0, v0xe2a730_0;  alias, 1 drivers
E_0xdc76d0 .event posedge, v0xe27c30_0, v0xe27cf0_0;
L_0xe2f480 .array/port v0xe27db0, L_0xe2f580;
L_0xe2f580 .concat [ 7 2 0 0], L_0xdb5d50, L_0x7efe6c81e180;
L_0xe2f670 .part L_0xe2f480, 1, 1;
L_0xe2f760 .functor MUXZ 1, L_0x7efe6c81e1c8, L_0xe2f670, v0xe29db0_0, C4<>;
L_0xe2f920 .functor MUXZ 7, L_0x7efe6c81e210, v0xe27f50_0, v0xe29db0_0, C4<>;
S_0xde1010 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0xdb47e0;
 .timescale -12 -12;
v0xdf43f0_0 .var/i "i", 31 0;
S_0xe289b0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xe05a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xe28b60 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xdb5870 .functor BUFZ 1, v0xe29e80_0, C4<0>, C4<0>, C4<0>;
L_0x7efe6c81e0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe29640_0 .net *"_ivl_10", 0 0, L_0x7efe6c81e0a8;  1 drivers
L_0x7efe6c81e0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe29720_0 .net *"_ivl_14", 6 0, L_0x7efe6c81e0f0;  1 drivers
L_0x7efe6c81e138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe29800_0 .net *"_ivl_18", 6 0, L_0x7efe6c81e138;  1 drivers
L_0x7efe6c81e018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe298c0_0 .net *"_ivl_2", 6 0, L_0x7efe6c81e018;  1 drivers
L_0x7efe6c81e060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe299a0_0 .net *"_ivl_6", 0 0, L_0x7efe6c81e060;  1 drivers
v0xe29ad0_0 .net "areset", 0 0, L_0xdb5870;  alias, 1 drivers
v0xe29b70_0 .net "clk", 0 0, v0xe2dd90_0;  alias, 1 drivers
v0xe29c40_0 .net "predict_pc", 6 0, L_0xe2ebb0;  alias, 1 drivers
v0xe29d10_0 .var "predict_pc_r", 6 0;
v0xe29db0_0 .var "predict_valid", 0 0;
v0xe29e80_0 .var "reset", 0 0;
v0xe29f20_0 .net "tb_match", 0 0, L_0xe2ffc0;  alias, 1 drivers
v0xe29fe0_0 .net "train_history", 6 0, L_0xe2f160;  alias, 1 drivers
v0xe2a0d0_0 .var "train_history_r", 6 0;
v0xe2a190_0 .net "train_mispredicted", 0 0, L_0xe2f000;  alias, 1 drivers
v0xe2a260_0 .var "train_mispredicted_r", 0 0;
v0xe2a300_0 .net "train_pc", 6 0, L_0xe2f2f0;  alias, 1 drivers
v0xe2a500_0 .var "train_pc_r", 6 0;
v0xe2a5c0_0 .net "train_taken", 0 0, L_0xe2ede0;  alias, 1 drivers
v0xe2a690_0 .var "train_taken_r", 0 0;
v0xe2a730_0 .var "train_valid", 0 0;
v0xe2a800_0 .var "wavedrom_enable", 0 0;
v0xe2a8a0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xe2a980_0 .var "wavedrom_title", 511 0;
E_0xdc6b70/0 .event negedge, v0xe27cf0_0;
E_0xdc6b70/1 .event posedge, v0xe27cf0_0;
E_0xdc6b70 .event/or E_0xdc6b70/0, E_0xdc6b70/1;
L_0xe2ebb0 .functor MUXZ 7, L_0x7efe6c81e018, v0xe29d10_0, v0xe29db0_0, C4<>;
L_0xe2ede0 .functor MUXZ 1, L_0x7efe6c81e060, v0xe2a690_0, v0xe2a730_0, C4<>;
L_0xe2f000 .functor MUXZ 1, L_0x7efe6c81e0a8, v0xe2a260_0, v0xe2a730_0, C4<>;
L_0xe2f160 .functor MUXZ 7, L_0x7efe6c81e0f0, v0xe2a0d0_0, v0xe2a730_0, C4<>;
L_0xe2f2f0 .functor MUXZ 7, L_0x7efe6c81e138, v0xe2a500_0, v0xe2a730_0, C4<>;
S_0xe28c20 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xe289b0;
 .timescale -12 -12;
v0xe28e80_0 .var/2u "arfail", 0 0;
v0xe28f60_0 .var "async", 0 0;
v0xe29020_0 .var/2u "datafail", 0 0;
v0xe290c0_0 .var/2u "srfail", 0 0;
E_0xdc6920 .event posedge, v0xe27cf0_0;
E_0xda79f0 .event negedge, v0xe27cf0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xdc6920;
    %wait E_0xdc6920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe29e80_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdc6920;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xda79f0;
    %load/vec4 v0xe29f20_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe29020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe29e80_0, 0;
    %wait E_0xdc6920;
    %load/vec4 v0xe29f20_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe28e80_0, 0, 1;
    %wait E_0xdc6920;
    %load/vec4 v0xe29f20_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe290c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe29e80_0, 0;
    %load/vec4 v0xe290c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xe28e80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xe28f60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xe29020_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xe28f60_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xe29180 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xe289b0;
 .timescale -12 -12;
v0xe29380_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe29460 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xe289b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe2ac00 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xe05a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0xe2b660_0 .var "GHR", 6 0;
v0xe2b760 .array "PHT", 0 127, 1 0;
v0xe2c820_0 .net "areset", 0 0, L_0xdb5870;  alias, 1 drivers
v0xe2c940_0 .net "clk", 0 0, v0xe2dd90_0;  alias, 1 drivers
v0xe2ca30_0 .var/i "i", 31 0;
v0xe2cb40_0 .var "predict_history", 6 0;
v0xe2cc20_0 .net "predict_pc", 6 0, L_0xe2ebb0;  alias, 1 drivers
v0xe2cd30_0 .var "predict_taken", 0 0;
v0xe2cdf0_0 .net "predict_valid", 0 0, v0xe29db0_0;  alias, 1 drivers
v0xe2ce90_0 .net "train_history", 6 0, L_0xe2f160;  alias, 1 drivers
v0xe2cfa0_0 .net "train_mispredicted", 0 0, L_0xe2f000;  alias, 1 drivers
v0xe2d090_0 .net "train_pc", 6 0, L_0xe2f2f0;  alias, 1 drivers
v0xe2d1a0_0 .net "train_taken", 0 0, L_0xe2ede0;  alias, 1 drivers
v0xe2d290_0 .net "train_valid", 0 0, v0xe2a730_0;  alias, 1 drivers
E_0xe0d890/0 .event anyedge, v0xe27c30_0, v0xe282b0_0, v0xe2b660_0, v0xe28110_0;
v0xe2b760_0 .array/port v0xe2b760, 0;
v0xe2b760_1 .array/port v0xe2b760, 1;
v0xe2b760_2 .array/port v0xe2b760, 2;
v0xe2b760_3 .array/port v0xe2b760, 3;
E_0xe0d890/1 .event anyedge, v0xe2b760_0, v0xe2b760_1, v0xe2b760_2, v0xe2b760_3;
v0xe2b760_4 .array/port v0xe2b760, 4;
v0xe2b760_5 .array/port v0xe2b760, 5;
v0xe2b760_6 .array/port v0xe2b760, 6;
v0xe2b760_7 .array/port v0xe2b760, 7;
E_0xe0d890/2 .event anyedge, v0xe2b760_4, v0xe2b760_5, v0xe2b760_6, v0xe2b760_7;
v0xe2b760_8 .array/port v0xe2b760, 8;
v0xe2b760_9 .array/port v0xe2b760, 9;
v0xe2b760_10 .array/port v0xe2b760, 10;
v0xe2b760_11 .array/port v0xe2b760, 11;
E_0xe0d890/3 .event anyedge, v0xe2b760_8, v0xe2b760_9, v0xe2b760_10, v0xe2b760_11;
v0xe2b760_12 .array/port v0xe2b760, 12;
v0xe2b760_13 .array/port v0xe2b760, 13;
v0xe2b760_14 .array/port v0xe2b760, 14;
v0xe2b760_15 .array/port v0xe2b760, 15;
E_0xe0d890/4 .event anyedge, v0xe2b760_12, v0xe2b760_13, v0xe2b760_14, v0xe2b760_15;
v0xe2b760_16 .array/port v0xe2b760, 16;
v0xe2b760_17 .array/port v0xe2b760, 17;
v0xe2b760_18 .array/port v0xe2b760, 18;
v0xe2b760_19 .array/port v0xe2b760, 19;
E_0xe0d890/5 .event anyedge, v0xe2b760_16, v0xe2b760_17, v0xe2b760_18, v0xe2b760_19;
v0xe2b760_20 .array/port v0xe2b760, 20;
v0xe2b760_21 .array/port v0xe2b760, 21;
v0xe2b760_22 .array/port v0xe2b760, 22;
v0xe2b760_23 .array/port v0xe2b760, 23;
E_0xe0d890/6 .event anyedge, v0xe2b760_20, v0xe2b760_21, v0xe2b760_22, v0xe2b760_23;
v0xe2b760_24 .array/port v0xe2b760, 24;
v0xe2b760_25 .array/port v0xe2b760, 25;
v0xe2b760_26 .array/port v0xe2b760, 26;
v0xe2b760_27 .array/port v0xe2b760, 27;
E_0xe0d890/7 .event anyedge, v0xe2b760_24, v0xe2b760_25, v0xe2b760_26, v0xe2b760_27;
v0xe2b760_28 .array/port v0xe2b760, 28;
v0xe2b760_29 .array/port v0xe2b760, 29;
v0xe2b760_30 .array/port v0xe2b760, 30;
v0xe2b760_31 .array/port v0xe2b760, 31;
E_0xe0d890/8 .event anyedge, v0xe2b760_28, v0xe2b760_29, v0xe2b760_30, v0xe2b760_31;
v0xe2b760_32 .array/port v0xe2b760, 32;
v0xe2b760_33 .array/port v0xe2b760, 33;
v0xe2b760_34 .array/port v0xe2b760, 34;
v0xe2b760_35 .array/port v0xe2b760, 35;
E_0xe0d890/9 .event anyedge, v0xe2b760_32, v0xe2b760_33, v0xe2b760_34, v0xe2b760_35;
v0xe2b760_36 .array/port v0xe2b760, 36;
v0xe2b760_37 .array/port v0xe2b760, 37;
v0xe2b760_38 .array/port v0xe2b760, 38;
v0xe2b760_39 .array/port v0xe2b760, 39;
E_0xe0d890/10 .event anyedge, v0xe2b760_36, v0xe2b760_37, v0xe2b760_38, v0xe2b760_39;
v0xe2b760_40 .array/port v0xe2b760, 40;
v0xe2b760_41 .array/port v0xe2b760, 41;
v0xe2b760_42 .array/port v0xe2b760, 42;
v0xe2b760_43 .array/port v0xe2b760, 43;
E_0xe0d890/11 .event anyedge, v0xe2b760_40, v0xe2b760_41, v0xe2b760_42, v0xe2b760_43;
v0xe2b760_44 .array/port v0xe2b760, 44;
v0xe2b760_45 .array/port v0xe2b760, 45;
v0xe2b760_46 .array/port v0xe2b760, 46;
v0xe2b760_47 .array/port v0xe2b760, 47;
E_0xe0d890/12 .event anyedge, v0xe2b760_44, v0xe2b760_45, v0xe2b760_46, v0xe2b760_47;
v0xe2b760_48 .array/port v0xe2b760, 48;
v0xe2b760_49 .array/port v0xe2b760, 49;
v0xe2b760_50 .array/port v0xe2b760, 50;
v0xe2b760_51 .array/port v0xe2b760, 51;
E_0xe0d890/13 .event anyedge, v0xe2b760_48, v0xe2b760_49, v0xe2b760_50, v0xe2b760_51;
v0xe2b760_52 .array/port v0xe2b760, 52;
v0xe2b760_53 .array/port v0xe2b760, 53;
v0xe2b760_54 .array/port v0xe2b760, 54;
v0xe2b760_55 .array/port v0xe2b760, 55;
E_0xe0d890/14 .event anyedge, v0xe2b760_52, v0xe2b760_53, v0xe2b760_54, v0xe2b760_55;
v0xe2b760_56 .array/port v0xe2b760, 56;
v0xe2b760_57 .array/port v0xe2b760, 57;
v0xe2b760_58 .array/port v0xe2b760, 58;
v0xe2b760_59 .array/port v0xe2b760, 59;
E_0xe0d890/15 .event anyedge, v0xe2b760_56, v0xe2b760_57, v0xe2b760_58, v0xe2b760_59;
v0xe2b760_60 .array/port v0xe2b760, 60;
v0xe2b760_61 .array/port v0xe2b760, 61;
v0xe2b760_62 .array/port v0xe2b760, 62;
v0xe2b760_63 .array/port v0xe2b760, 63;
E_0xe0d890/16 .event anyedge, v0xe2b760_60, v0xe2b760_61, v0xe2b760_62, v0xe2b760_63;
v0xe2b760_64 .array/port v0xe2b760, 64;
v0xe2b760_65 .array/port v0xe2b760, 65;
v0xe2b760_66 .array/port v0xe2b760, 66;
v0xe2b760_67 .array/port v0xe2b760, 67;
E_0xe0d890/17 .event anyedge, v0xe2b760_64, v0xe2b760_65, v0xe2b760_66, v0xe2b760_67;
v0xe2b760_68 .array/port v0xe2b760, 68;
v0xe2b760_69 .array/port v0xe2b760, 69;
v0xe2b760_70 .array/port v0xe2b760, 70;
v0xe2b760_71 .array/port v0xe2b760, 71;
E_0xe0d890/18 .event anyedge, v0xe2b760_68, v0xe2b760_69, v0xe2b760_70, v0xe2b760_71;
v0xe2b760_72 .array/port v0xe2b760, 72;
v0xe2b760_73 .array/port v0xe2b760, 73;
v0xe2b760_74 .array/port v0xe2b760, 74;
v0xe2b760_75 .array/port v0xe2b760, 75;
E_0xe0d890/19 .event anyedge, v0xe2b760_72, v0xe2b760_73, v0xe2b760_74, v0xe2b760_75;
v0xe2b760_76 .array/port v0xe2b760, 76;
v0xe2b760_77 .array/port v0xe2b760, 77;
v0xe2b760_78 .array/port v0xe2b760, 78;
v0xe2b760_79 .array/port v0xe2b760, 79;
E_0xe0d890/20 .event anyedge, v0xe2b760_76, v0xe2b760_77, v0xe2b760_78, v0xe2b760_79;
v0xe2b760_80 .array/port v0xe2b760, 80;
v0xe2b760_81 .array/port v0xe2b760, 81;
v0xe2b760_82 .array/port v0xe2b760, 82;
v0xe2b760_83 .array/port v0xe2b760, 83;
E_0xe0d890/21 .event anyedge, v0xe2b760_80, v0xe2b760_81, v0xe2b760_82, v0xe2b760_83;
v0xe2b760_84 .array/port v0xe2b760, 84;
v0xe2b760_85 .array/port v0xe2b760, 85;
v0xe2b760_86 .array/port v0xe2b760, 86;
v0xe2b760_87 .array/port v0xe2b760, 87;
E_0xe0d890/22 .event anyedge, v0xe2b760_84, v0xe2b760_85, v0xe2b760_86, v0xe2b760_87;
v0xe2b760_88 .array/port v0xe2b760, 88;
v0xe2b760_89 .array/port v0xe2b760, 89;
v0xe2b760_90 .array/port v0xe2b760, 90;
v0xe2b760_91 .array/port v0xe2b760, 91;
E_0xe0d890/23 .event anyedge, v0xe2b760_88, v0xe2b760_89, v0xe2b760_90, v0xe2b760_91;
v0xe2b760_92 .array/port v0xe2b760, 92;
v0xe2b760_93 .array/port v0xe2b760, 93;
v0xe2b760_94 .array/port v0xe2b760, 94;
v0xe2b760_95 .array/port v0xe2b760, 95;
E_0xe0d890/24 .event anyedge, v0xe2b760_92, v0xe2b760_93, v0xe2b760_94, v0xe2b760_95;
v0xe2b760_96 .array/port v0xe2b760, 96;
v0xe2b760_97 .array/port v0xe2b760, 97;
v0xe2b760_98 .array/port v0xe2b760, 98;
v0xe2b760_99 .array/port v0xe2b760, 99;
E_0xe0d890/25 .event anyedge, v0xe2b760_96, v0xe2b760_97, v0xe2b760_98, v0xe2b760_99;
v0xe2b760_100 .array/port v0xe2b760, 100;
v0xe2b760_101 .array/port v0xe2b760, 101;
v0xe2b760_102 .array/port v0xe2b760, 102;
v0xe2b760_103 .array/port v0xe2b760, 103;
E_0xe0d890/26 .event anyedge, v0xe2b760_100, v0xe2b760_101, v0xe2b760_102, v0xe2b760_103;
v0xe2b760_104 .array/port v0xe2b760, 104;
v0xe2b760_105 .array/port v0xe2b760, 105;
v0xe2b760_106 .array/port v0xe2b760, 106;
v0xe2b760_107 .array/port v0xe2b760, 107;
E_0xe0d890/27 .event anyedge, v0xe2b760_104, v0xe2b760_105, v0xe2b760_106, v0xe2b760_107;
v0xe2b760_108 .array/port v0xe2b760, 108;
v0xe2b760_109 .array/port v0xe2b760, 109;
v0xe2b760_110 .array/port v0xe2b760, 110;
v0xe2b760_111 .array/port v0xe2b760, 111;
E_0xe0d890/28 .event anyedge, v0xe2b760_108, v0xe2b760_109, v0xe2b760_110, v0xe2b760_111;
v0xe2b760_112 .array/port v0xe2b760, 112;
v0xe2b760_113 .array/port v0xe2b760, 113;
v0xe2b760_114 .array/port v0xe2b760, 114;
v0xe2b760_115 .array/port v0xe2b760, 115;
E_0xe0d890/29 .event anyedge, v0xe2b760_112, v0xe2b760_113, v0xe2b760_114, v0xe2b760_115;
v0xe2b760_116 .array/port v0xe2b760, 116;
v0xe2b760_117 .array/port v0xe2b760, 117;
v0xe2b760_118 .array/port v0xe2b760, 118;
v0xe2b760_119 .array/port v0xe2b760, 119;
E_0xe0d890/30 .event anyedge, v0xe2b760_116, v0xe2b760_117, v0xe2b760_118, v0xe2b760_119;
v0xe2b760_120 .array/port v0xe2b760, 120;
v0xe2b760_121 .array/port v0xe2b760, 121;
v0xe2b760_122 .array/port v0xe2b760, 122;
v0xe2b760_123 .array/port v0xe2b760, 123;
E_0xe0d890/31 .event anyedge, v0xe2b760_120, v0xe2b760_121, v0xe2b760_122, v0xe2b760_123;
v0xe2b760_124 .array/port v0xe2b760, 124;
v0xe2b760_125 .array/port v0xe2b760, 125;
v0xe2b760_126 .array/port v0xe2b760, 126;
v0xe2b760_127 .array/port v0xe2b760, 127;
E_0xe0d890/32 .event anyedge, v0xe2b760_124, v0xe2b760_125, v0xe2b760_126, v0xe2b760_127;
E_0xe0d890 .event/or E_0xe0d890/0, E_0xe0d890/1, E_0xe0d890/2, E_0xe0d890/3, E_0xe0d890/4, E_0xe0d890/5, E_0xe0d890/6, E_0xe0d890/7, E_0xe0d890/8, E_0xe0d890/9, E_0xe0d890/10, E_0xe0d890/11, E_0xe0d890/12, E_0xe0d890/13, E_0xe0d890/14, E_0xe0d890/15, E_0xe0d890/16, E_0xe0d890/17, E_0xe0d890/18, E_0xe0d890/19, E_0xe0d890/20, E_0xe0d890/21, E_0xe0d890/22, E_0xe0d890/23, E_0xe0d890/24, E_0xe0d890/25, E_0xe0d890/26, E_0xe0d890/27, E_0xe0d890/28, E_0xe0d890/29, E_0xe0d890/30, E_0xe0d890/31, E_0xe0d890/32;
S_0xe2b360 .scope begin, "$unm_blk_5" "$unm_blk_5" 4 33, 4 33 0, S_0xe2ac00;
 .timescale 0 0;
v0xe2b560_0 .var/i "index", 31 0;
S_0xe2d540 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xe05a10;
 .timescale -12 -12;
E_0xe0db80 .event anyedge, v0xe2e340_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe2e340_0;
    %nor/r;
    %assign/vec4 v0xe2e340_0, 0;
    %wait E_0xe0db80;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe289b0;
T_4 ;
    %wait E_0xdc6920;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe29e80_0, 0;
    %wait E_0xdc6920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe29e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe29db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe2a260_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xe2a0d0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xe2a500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe2a690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe2a730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe29db0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xe29d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe28f60_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xe28c20;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe29460;
    %join;
    %wait E_0xdc6920;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe29e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe29db0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xe29d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe29db0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe2a0d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xe2a500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe2a690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe2a730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe2a260_0, 0;
    %wait E_0xda79f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe29e80_0, 0;
    %wait E_0xdc6920;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe2a730_0, 0;
    %wait E_0xdc6920;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xe2a0d0_0, 0;
    %wait E_0xdc6920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe2a730_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdc6920;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe2a0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe2a690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe2a730_0, 0;
    %wait E_0xdc6920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe2a730_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdc6920;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe29460;
    %join;
    %wait E_0xdc6920;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe29e80_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xe29d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe29db0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe2a0d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xe2a500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe2a690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe2a730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe2a260_0, 0;
    %wait E_0xda79f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe29e80_0, 0;
    %wait E_0xdc6920;
    %wait E_0xdc6920;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe2a730_0, 0;
    %wait E_0xdc6920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe2a730_0, 0;
    %wait E_0xdc6920;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe2a730_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xe2a0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe2a690_0, 0;
    %wait E_0xdc6920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe2a730_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdc6920;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe2a0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe2a690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe2a730_0, 0;
    %wait E_0xdc6920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe2a730_0, 0;
    %wait E_0xdc6920;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe2a730_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xe2a0d0_0, 0;
    %wait E_0xdc6920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe2a730_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdc6920;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe29460;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdc6b70;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xe2a730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe2a690_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xe2a500_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xe29d10_0, 0;
    %assign/vec4 v0xe29db0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xe2a0d0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xe2a260_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xdb47e0;
T_5 ;
    %wait E_0xdc76d0;
    %load/vec4 v0xe27c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xde1010;
    %jmp t_0;
    .scope S_0xde1010;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdf43f0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xdf43f0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xdf43f0_0;
    %store/vec4a v0xe27db0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xdf43f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xdf43f0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xdb47e0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xe27f50_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xe282b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xe27f50_0;
    %load/vec4 v0xe281f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xe27f50_0, 0;
T_5.5 ;
    %load/vec4 v0xe28790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xe28450_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe27db0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xe286d0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xe28450_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe27db0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xe28450_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe27db0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xe28450_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe27db0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xe286d0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xe28450_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe27db0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xe28450_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe27db0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xe28530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xe28370_0;
    %load/vec4 v0xe286d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xe27f50_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xe2ac00;
T_6 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xe2b660_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe2ca30_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0xe2ca30_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xe2ca30_0;
    %store/vec4a v0xe2b760, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0xe2ca30_0;
    %addi 1, 0, 32;
    %store/vec4 v0xe2ca30_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .thread T_6;
    .scope S_0xe2ac00;
T_7 ;
    %wait E_0xdc76d0;
    %load/vec4 v0xe2c820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe2b660_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe2ca30_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0xe2ca30_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0xe2ca30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe2b760, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0xe2ca30_0;
    %addi 1, 0, 32;
    %store/vec4 v0xe2ca30_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xe2d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %fork t_3, S_0xe2b360;
    %jmp t_2;
    .scope S_0xe2b360;
t_3 ;
    %load/vec4 v0xe2d090_0;
    %pad/u 32;
    %load/vec4 v0xe2ce90_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0xe2b560_0, 0, 32;
    %load/vec4 v0xe2d1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %ix/getv/s 4, v0xe2b560_0;
    %load/vec4a v0xe2b760, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_7.9, 5;
    %ix/getv/s 4, v0xe2b560_0;
    %load/vec4a v0xe2b760, 4;
    %addi 1, 0, 2;
    %ix/getv/s 3, v0xe2b560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe2b760, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %ix/getv/s 4, v0xe2b560_0;
    %load/vec4a v0xe2b760, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.11, 5;
    %ix/getv/s 4, v0xe2b560_0;
    %load/vec4a v0xe2b760, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0xe2b560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe2b760, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0xe2cfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0xe2ce90_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xe2d1a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xe2b660_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0xe2b660_0;
    %parti/s 5, 1, 2;
    %load/vec4 v0xe2d1a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xe2b660_0, 0;
T_7.14 ;
    %end;
    .scope S_0xe2ac00;
t_2 %join;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0xe2cdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0xe2d290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.19, 9;
    %load/vec4 v0xe2cfa0_0;
    %and;
T_7.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %load/vec4 v0xe2ce90_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xe2d1a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xe2b660_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0xe2b660_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xe2cd30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xe2b660_0, 0;
T_7.18 ;
T_7.15 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xe2ac00;
T_8 ;
    %wait E_0xe0d890;
    %load/vec4 v0xe2c820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe2cd30_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xe2cb40_0, 0, 7;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xe2cdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0xe2b660_0;
    %store/vec4 v0xe2cb40_0, 0, 7;
    %load/vec4 v0xe2cc20_0;
    %load/vec4 v0xe2b660_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe2b760, 4;
    %cmpi/u 2, 0, 2;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v0xe2cd30_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe2cd30_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xe2cb40_0, 0, 7;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xe05a10;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe2dd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe2e340_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xe05a10;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xe2dd90_0;
    %inv;
    %store/vec4 v0xe2dd90_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xe05a10;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe29b70_0, v0xe2e5b0_0, v0xe2dd90_0, v0xe2dcf0_0, v0xe2e200_0, v0xe2e020_0, v0xe2e910_0, v0xe2e870_0, v0xe2e710_0, v0xe2e650_0, v0xe2e7b0_0, v0xe2e160_0, v0xe2e0c0_0, v0xe2df80_0, v0xe2de30_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xe05a10;
T_12 ;
    %load/vec4 v0xe2e2a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xe2e2a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe2e2a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0xe2e2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xe2e2a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe2e2a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0xe2e2a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe2e2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe2e2a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe2e2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xe05a10;
T_13 ;
    %wait E_0xdc6b70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe2e2a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2e2a0_0, 4, 32;
    %load/vec4 v0xe2e400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xe2e2a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2e2a0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe2e2a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2e2a0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xe2e160_0;
    %load/vec4 v0xe2e160_0;
    %load/vec4 v0xe2e0c0_0;
    %xor;
    %load/vec4 v0xe2e160_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xe2e2a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2e2a0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xe2e2a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2e2a0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0xe2df80_0;
    %load/vec4 v0xe2df80_0;
    %load/vec4 v0xe2de30_0;
    %xor;
    %load/vec4 v0xe2df80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0xe2e2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2e2a0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0xe2e2a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2e2a0_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/gshare/iter4/response3/top_module.sv";
