[{"DBLP title": "Evaluating the Hardware Performance Counters of an Xtensa Virtual Prototype.", "DBLP authors": ["Adebayo Omotosho", "Sirine IIahi", "Ernesto Cristopher Villegas Castillo", "Christian Hammer", "Christian Sauer"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10138942", "OA papers": [{"PaperId": "https://openalex.org/W4379115510", "PaperTitle": "Evaluating the Hardware Performance Counters of an Xtensa Virtual Prototype", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Central Lancashire": 1.0, "University of Passau": 2.0, "Cadence Design Systems (Germany)": 2.0}, "Authors": ["Adebayo Omotosho", "Sirine IIahi", "Ernesto Cristopher Villegas Castillo", "Christian Hammer", "Christian Sauer"]}]}, {"DBLP title": "Optimizing Packet Classification on FPGA.", "DBLP authors": ["Michal Kekely", "Jan Korenek"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139668", "OA papers": [{"PaperId": "https://openalex.org/W4379115554", "PaperTitle": "Optimizing Packet Classification on FPGA", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Michal Kekely", "Jan Ko\u0159enek"]}]}, {"DBLP title": "Active Wire Fences for Multitenant FPGAs.", "DBLP authors": ["Ognjen Glamocanin", "Andela Kostic", "Stasa Kostic", "Mirjana Stojilovic"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10138941", "OA papers": [{"PaperId": "https://openalex.org/W4379115547", "PaperTitle": "Active Wire Fences for Multitenant FPGAs", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0}, "Authors": ["Ognjen Glamo\u010danin", "A. Kostic", "Svetlana Kostic", "Mirjana Stojilovi\u0107"]}]}, {"DBLP title": "Collecting diagnostic information through dichotomic search from Logic BIST of failing in-field automotive SoCs with delay faults.", "DBLP authors": ["Paolo Bernardi", "Gabriele Filipponi", "Matteo Sonza Reorda", "Davide Appello", "Claudia Bertani", "Vincenzo Tancorre"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139670", "OA papers": [{"PaperId": "https://openalex.org/W4379115541", "PaperTitle": "Collecting diagnostic information through dichotomic search from Logic BIST of failing in-field automotive SoCs with delay faults", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 3.0, "STMicroelectronics (Italy)": 3.0}, "Authors": ["Paolo Bernardi", "Gabriele Filipponi", "M. Sonza Reorda", "D. Appello", "Claudia Bertani", "V. Tancorre"]}]}, {"DBLP title": "Data-Driven Test Generation for Black-Box Systems From Learned Decision Tree Models.", "DBLP authors": ["Swantje Plambeck", "G\u00f6rschwin Fey"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139633", "OA papers": [{"PaperId": "https://openalex.org/W4379115513", "PaperTitle": "Data-Driven Test Generation for Black-Box Systems From Learned Decision Tree Models", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universit\u00e4t Hamburg": 1.0, "Hamburg University of Technology": 1.0}, "Authors": ["Swantje Plambeck", "G\u00f6rschwin Fey"]}]}, {"DBLP title": "Reducing Output Response Aliasing Using Boolean Optimization Techniques.", "DBLP authors": ["Robert H\u00fclle", "Petr Fiser", "Jan Schmidt"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139408", "OA papers": [{"PaperId": "https://openalex.org/W4379115517", "PaperTitle": "Reducing Output Response Aliasing Using Boolean Optimization Techniques", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Czech Technical University in Prague": 3.0}, "Authors": ["Robert H\u00fclle", "Petr Fi\u0161er", "Jan Schmidt"]}]}, {"DBLP title": "Split-Et-Impera: A Framework for the Design of Distributed Deep Learning Applications.", "DBLP authors": ["Luigi Capogrosso", "Federico Cunico", "Michele Lora", "Marco Cristani", "Franco Fummi", "Davide Quaglia"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139711", "OA papers": [{"PaperId": "https://openalex.org/W4379115509", "PaperTitle": "Split-Et-Impera: A Framework for the Design of Distributed Deep Learning Applications", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Verona": 6.0}, "Authors": ["Luigi Capogrosso", "Federico Cunico", "Michele Lora", "Marco Cristani", "Franco Fummi", "Davide Quaglia"]}]}, {"DBLP title": "Prediction of Inference Energy on CNN Accelerators Supporting Approximate Circuits.", "DBLP authors": ["Michal Pinos", "Vojtech Mrazek", "Luk\u00e1s Sekanina"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139724", "OA papers": [{"PaperId": "https://openalex.org/W4379115525", "PaperTitle": "Prediction of Inference Energy on CNN Accelerators Supporting Approximate Circuits", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brno University of Technology": 3.0}, "Authors": ["Michal Pi\u0148os", "Vojt\u011bch Mr\u00e1zek", "Luk\u00e1\u0161 Sekanina"]}]}, {"DBLP title": "NeuroPIM: Felxible Neural Accelerator for Processing-in-Memory Architectures.", "DBLP authors": ["Ali Monavari Bidgoli", "Sepideh Fattahi", "Seyyed Hossein Seyyedaghaei Rezaei", "Mehdi Modarressi", "Masoud Daneshtalab"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139567", "OA papers": [{"PaperId": "https://openalex.org/W4379115511", "PaperTitle": "NeuroPIM: Felxible Neural Accelerator for Processing-in-Memory Architectures", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Tehran": 3.5, "Institute for Research in Fundamental Sciences": 0.5, "Tallinn University of Technology": 1.0}, "Authors": ["A. M. Moniri Bidgoli", "Sepideh Fattahi", "Seyyed Hossein Seyyedaghaei Rezaei", "Mehdi Modarressi", "Masoud Daneshtalab"]}]}, {"DBLP title": "Hardware Acceleration of FHEW.", "DBLP authors": ["Jonas Bertels", "Michiel Van Beirendonck", "Furkan Turan", "Ingrid Verbauwhede"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139347", "OA papers": [{"PaperId": "https://openalex.org/W4379115530", "PaperTitle": "Hardware Acceleration of FHEW", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"KU Leuven": 4.0}, "Authors": ["Jonas Bertels", "Michiel Van Beirendonck", "Furkan Turan", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Supporting analog design for reliability by efficient provision of reliability information to designers.", "DBLP authors": ["Fabio A. Velarde Gonzalez", "Lukas Hahne", "Katrin Ortstein", "Andr\u00e9 Lange", "Sonja Crocoll"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139428", "OA papers": [{"PaperId": "https://openalex.org/W4379115506", "PaperTitle": "Supporting analog design for reliability by efficient provision of reliability information to designers", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS": 4.0, "X-Fab (Germany)": 1.0}, "Authors": ["Fabio A. Velarde Gonzalez", "Lukas Hahne", "Katrin Ortstein", "Andr\u00e9 Lange", "Sonja Crocoll"]}]}, {"DBLP title": "Characterization of Interconnect Fault Effects in SRAM-based FPGAs.", "DBLP authors": ["Christian Fibich", "Martin Horauer", "Roman Obermaisser"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139343", "OA papers": [{"PaperId": "https://openalex.org/W4379115515", "PaperTitle": "Characterization of Interconnect Fault Effects in SRAM-based FPGAs", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Applied Sciences Technikum Wien": 2.0, "University of Siegen": 1.0}, "Authors": ["Christian Fibich", "Martin Horauer", "Roman Obermaisser"]}]}, {"DBLP title": "LUTIC: A CRAM-based Architecture for Power Failure Resilient In-Memory Computing.", "DBLP authors": ["Khakim Akhunov", "Kasim Sinan Yildirim"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139576", "OA papers": [{"PaperId": "https://openalex.org/W4379115490", "PaperTitle": "LUTIC: A CRAM-based Architecture for Power Failure Resilient In-Memory Computing", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Trento": 2.0}, "Authors": ["Khakim Akhunov", "Kas\u0131m Sinan Y\u0131ld\u0131r\u0131m"]}]}, {"DBLP title": "Efficient Binary Decision Diagram Manipulation by Reducing the Number of Intermediate Nodes.", "DBLP authors": ["Rune Krauss", "Mehran Goli", "Rolf Drechsler"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139373", "OA papers": [{"PaperId": "https://openalex.org/W4379115526", "PaperTitle": "Efficient Binary Decision Diagram Manipulation by Reducing the Number of Intermediate Nodes", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Rune Krauss", "Mehran Goli", "Rolf Drechsler"]}]}, {"DBLP title": "High-Throughput Approximate Multiplication Models in PyTorch.", "DBLP authors": ["Elias Trommer", "Bernd Waschneck", "Akash Kumar"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139366", "OA papers": [{"PaperId": "https://openalex.org/W4379115500", "PaperTitle": "High-Throughput Approximate Multiplication Models in PyTorch", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Infineon Technologies (Germany)": 1.5, "TU Dresden": 1.5}, "Authors": ["Elias Trommer", "Bernd Waschneck", "Akash Kumar"]}]}, {"DBLP title": "A Low-cost Residue-based Scheme for Error-resiliency of RNN Accelerators.", "DBLP authors": ["Nooshin Nosrati", "Zainalabedin Navabi"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139388", "OA papers": [{"PaperId": "https://openalex.org/W4379115540", "PaperTitle": "A Low-cost Residue-based Scheme for Error-resiliency of RNN Accelerators", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Tehran": 2.0}, "Authors": ["Nooshin Nosrati", "Zainalabedin Navabi"]}]}, {"DBLP title": "HermesBDD: A Multi-Core and Multi-Platform Binary Decision Diagram Package.", "DBLP authors": ["Luigi Capogrosso", "Luca Geretti", "Marco Cristani", "Franco Fummi", "Tiziano Villa"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139480", "OA papers": [{"PaperId": "https://openalex.org/W4379115521", "PaperTitle": "HermesBDD: A Multi-Core and Multi-Platform Binary Decision Diagram Package", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Verona": 5.0}, "Authors": ["Luigi Capogrosso", "Luca Geretti", "Marco Cristani", "Franco Fummi", "Tiziano Villa"]}]}, {"DBLP title": "Structured Design and Evaluation of a Resistor-Based PUF Robust Against PVT-Variations.", "DBLP authors": ["Carl Riehm", "Christoph Frisch", "Florin Burcea", "Matthias Hiller", "Michael Pehl", "Ralf Brederlow"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139352", "OA papers": [{"PaperId": "https://openalex.org/W4379115519", "PaperTitle": "Structured Design and Evaluation of a Resistor-Based PUF Robust Against PVT-Variations", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Munich": 5.0, "Fraunhofer Institute for Applied and Integrated Security": 1.0}, "Authors": ["Carl Riehm", "Christoph Frisch", "Florin Burcea", "Matthias Hiller", "Michael Pehl", "Ralf Brederlow"]}]}, {"DBLP title": "Counterfeit Chip Detection using Scattering Parameter Analysis.", "DBLP authors": ["Maryam Saadat-Safa", "Tahoura Mosavirik", "Shahin Tajik"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139623", "OA papers": [{"PaperId": "https://openalex.org/W4379115529", "PaperTitle": "Counterfeit Chip Detection using Scattering Parameter Analysis", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Worcester Polytechnic Institute": 3.0}, "Authors": ["Maryam Saadat Safa", "Tahoura Mosavirik", "Shahin Tajik"]}]}, {"DBLP title": "Quality Assessment of Logic Locking Mechanisms using Pseudo-Boolean Optimization Techniques.", "DBLP authors": ["Marcel Merten", "Muhammad Hassan", "Rolf Drechsler"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139590", "OA papers": [{"PaperId": "https://openalex.org/W4379115493", "PaperTitle": "Quality Assessment of Logic Locking Mechanisms using Pseudo-Boolean Optimization Techniques", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bremen": 2.0, "German Research Centre for Artificial Intelligence": 1.0}, "Authors": ["Marcel Merten", "Muhammad Hassan", "Rolf Drechsler"]}]}, {"DBLP title": "A Digital Delay Model Supporting Large Adversarial Delay Variations.", "DBLP authors": ["Daniel \u00d6hlinger", "Ulrich Schmid"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139680", "OA papers": [{"PaperId": "https://openalex.org/W4379115487", "PaperTitle": "A Digital Delay Model Supporting Large Adversarial Delay Variations", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"TU Wien": 2.0}, "Authors": ["Daniel \u00d6hlinger", "Ulrich Schmid"]}]}, {"DBLP title": "A Lightweight Intrusion Detection System against IoT Memory Corruption Attacks.", "DBLP authors": ["Mohamed El Bouazzati", "Russell Tessier", "Philippe A. Tanguy", "Guy Gogniat"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139718", "OA papers": [{"PaperId": "https://openalex.org/W4379115512", "PaperTitle": "A Lightweight Intrusion Detection System against IoT Memory Corruption Attacks", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Universit\u00e9 de Bretagne Occidentale": 3.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Mohamed El Bouazzati", "Russell Tessier", "Philippe A. Tanguy", "Guy Gogniat"]}]}, {"DBLP title": "APPRAISER: DNN Fault Resilience Analysis Employing Approximation Errors.", "DBLP authors": ["Mahdi Taheri", "Mohammad Hasan Ahmadilivani", "Maksim Jenihhin", "Masoud Daneshtalab", "Jaan Raik"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139468", "OA papers": [{"PaperId": "https://openalex.org/W4379115502", "PaperTitle": "APPRAISER: DNN Fault Resilience Analysis Employing Approximation Errors", "Year": 2023, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Tallinn University of Technology": 5.0}, "Authors": ["Mahdi Taheri", "Mohammad Hasan Ahmadilivani", "Maksim Jenihhin", "Masoud Daneshtalab", "Jaan Raik"]}]}, {"DBLP title": "A Configurable Mixed-Precision Convolution Processing Unit Generator in Chisel.", "DBLP authors": ["Jure Vreca", "Anton Biasizzo"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139758", "OA papers": [{"PaperId": "https://openalex.org/W4379115495", "PaperTitle": "A Configurable Mixed-Precision Convolution Processing Unit Generator in Chisel", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Jo\u017eef Stefan Institute": 2.0}, "Authors": ["Jure Vre\u010da", "Anton Biasizzo"]}]}, {"DBLP title": "Open Automation Framework for Complex Parametric Electrical Simulations.", "DBLP authors": ["Sergio Vinagrero Gutierrez", "Pietro Inglese", "Giorgio Di Natale", "Elena Ioana Vatajelu"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139409", "OA papers": [{"PaperId": "https://openalex.org/W4379115520", "PaperTitle": "Open Automation Framework for Complex Parametric Electrical Simulations", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 4.0}, "Authors": ["Sergio Vinagrero Guti\u00e9rrez", "Pietro Inglese", "Beno\u00eet Miramond", "Ioana Vatajelu"]}]}, {"DBLP title": "A Low-Cost Combinational Approximate Multiplier.", "DBLP authors": ["Zahra Hojati", "Zainalabedin Navabi"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139501", "OA papers": [{"PaperId": "https://openalex.org/W4379115492", "PaperTitle": "A Low-Cost Combinational Approximate Multiplier", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Tehran": 2.0}, "Authors": ["Zahra Tavassoli Hojati", "Zainalabedin Navabi"]}]}, {"DBLP title": "Bits, Flips and RISCs.", "DBLP authors": ["Nicolas Gerlin", "Endri Kaja", "Fabian Vargas", "Li Lu", "Anselm Breitenreiter", "Junchao Chen", "Markus Ulbricht", "Maribel Gomez", "Ares Tahiraga", "Sebastian Prebeck", "Eyck Jentzsch", "Milos Krstic", "Wolfgang Ecker"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139331", "OA papers": [{"PaperId": "https://openalex.org/W4379113698", "PaperTitle": "Bits, Flips and RISCs", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Infineon Technologies (Germany)": 5.0, "Innovations for High Performance Microelectronics": 5.5, "University of Potsdam": 0.5}, "Authors": ["Nicolas Gerlin", "Endri Kaja", "F. Vargas", "Li Lu", "Anselm Breitenreiter", "Junchao Chen", "Markus Ulbricht", "Maribel Gomez", "Ares Tahiraga", "Sebastian Prebeck", "Eyck Jentzsch", "Milo\u0161 Krsti\u0107", "Wolfgang Ecker"]}]}, {"DBLP title": "Standalone Area Optimized ASIC Tag Powered and Programmable by Light for Identification of Novel Drug Candidates.", "DBLP authors": ["Dominic Korner", "Andreas Kramer", "Klaus Hofmann", "Felix Hausch"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139720", "OA papers": [{"PaperId": "https://openalex.org/W4379115498", "PaperTitle": "Standalone Area Optimized ASIC Tag Powered and Programmable by Light for Identification of Novel Drug Candidates", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Darmstadt": 4.0}, "Authors": ["Dominic Korner", "Andreas Kr\u00e4mer", "Klaus Hofmann", "Felix Hausch"]}]}, {"DBLP title": "MODEE-LID: Multiobjective Design of Energy-Efficient Hardware Accelerators for Levodopa-Induced Dyskinesia Classifiers.", "DBLP authors": ["Martin Hurta", "Vojtech Mrazek", "Michaela Drahosova", "Luk\u00e1s Sekanina"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139399", "OA papers": [{"PaperId": "https://openalex.org/W4379115518", "PaperTitle": "MODEE-LID: Multiobjective Design of Energy-Efficient Hardware Accelerators for Levodopa-Induced Dyskinesia Classifiers", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brno University of Technology": 4.0}, "Authors": ["Martin Hurta", "Vojt\u011bch Mr\u00e1zek", "Michaela Draho\u0161ov\u00e1", "Luk\u00e1\u0161 Sekanina"]}]}, {"DBLP title": "Verifying Bio-Electronic Systems.", "DBLP authors": ["Joseline Heuer", "Rene Krenz-Baath", "Roman Obermaisser"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139574", "OA papers": [{"PaperId": "https://openalex.org/W4379115516", "PaperTitle": "Verifying Bio-Electronic Systems", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hamm-Lippstadt University of Applied Sciences": 2.0, "University of Siegen": 1.0}, "Authors": ["Joseline Heuer", "Ren\u00e9 Krenz-B\u00e5\u00e5th", "Roman Obermaisser"]}]}, {"DBLP title": "A Reliability-aware Environment for Design Exploration for GPU Devices.", "DBLP authors": ["Robert Limas Sierra", "Juan-David Guerrero-Balaguera", "Josie E. Rodriguez Condia", "Matteo Sonza Reorda"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139643", "OA papers": [{"PaperId": "https://openalex.org/W4379115496", "PaperTitle": "A Reliability-aware Environment for Design Exploration for GPU Devices", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Robert Limas Sierra", "Juan-David Guerrero-Balaguera", "Josie E. Rodriguez Condia", "M. Sonza Reorda"]}]}, {"DBLP title": "A Comprehensive Analysis of Transient Errors on Systolic Arrays.", "DBLP authors": ["Eleonora Vacca", "Sarah Azimi", "Luca Sterpone"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139763", "OA papers": [{"PaperId": "https://openalex.org/W4379115489", "PaperTitle": "A Comprehensive Analysis of Transient Errors on Systolic Arrays", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Eleonora Vacca", "Sarah Azimi", "Luca Sterpone"]}]}, {"DBLP title": "Resilience-Performance Tradeoff Analysis of a Deep Neural Network Accelerator.", "DBLP authors": ["Salvatore Pappalardo", "Annachiara Ruospo", "Ian O'Connor", "Bastien Deveautour", "Ernesto S\u00e1nchez", "Alberto Bosio"], "year": 2023, "doi": "https://doi.org/10.1109/DDECS57882.2023.10139704", "OA papers": [{"PaperId": "https://openalex.org/W4379115523", "PaperTitle": "Resilience-Performance Tradeoff Analysis of a Deep Neural Network Accelerator", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institut National des Sciences Appliqu\u00e9es de Lyon": 0.8, "\u00c9cole d'Ing\u00e9nieurs en Chimie et Sciences du Num\u00e9rique": 0.8, "Institut des Nanotechnologies de Lyon": 0.8, "Universit\u00e9 Claude Bernard Lyon 1": 0.8, "Centre National de la Recherche Scientifique": 0.8, "Polytechnic University of Turin": 2.0}, "Authors": ["Salvatore Eugenio Pappalardo", "Annachiara Ruospo", "Ian O\u2019Connor", "M. Sabarimalai Manikandan", "Ernesto S\u00e1nchez", "Alberto Bosio"]}]}]