{"index": 46, "svad": "This property verifies that whenever the opcode field signal `opc_of` equals the octal value 46 (6'o46), the write BRU signal `wBRU` must be asserted high (equal to 1).\n\nThe verification is triggered on every positive edge of the global clock signal `gclk`. At each of these clock edges, if `opc_of` is 6'o46, then `wBRU` is expected to be 1 in the same clock cycle.\n\nThe property is asynchronously disabled and does not check this condition when the global reset signal `grst` is asserted high (equal to 1).", "reference_sva": "property p_wBRU_assignment_logic;\n    @(posedge gclk) disable iff (grst == 1)\n        opc_of == 6'o46 |-> wBRU == 1;\nendproperty\nassert_p_wBRU_assignment_logic: assert property (p_wBRU_assignment_logic) else $error(\"Assertion failed: When opc_of is 6'o46, wBRU should be 1\");", "generated_sva": "property p_opc_wBRU;\n    @(posedge gclk) disable iff (grst)\n    (opc_of == 6'o46) |-> (wBRU == 1);\nendproperty\n\nassert property (p_opc_wBRU);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_wBRU_assignment_logic\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `o46`, `opc_of`, `wBRU`\n\n* **Clocks & Resets:**\n    * Primary Clock: `gclk` (posedge)\n    * Reset Signal: `grst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `opc_of == 6'o46`\n    * Response condition: `wBRU == 1`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `opc_of == 6'o46`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `wBRU == 1`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (grst == 1)`\n    * Property is disabled when reset `grst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge gclk) opc_of == 6'o46 |-> wBRU == 1`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_wBRU_assignment_logic;\n    @(posedge gclk) disable iff (grst == 1)\n        opc_of == 6'o46 |-> wBRU == 1;\nendproperty\nassert_p_wBRU_assignment_logic: assert property (p_wBRU_assignment_logic) else $error(\"Assertion failed: When opc_of is 6'o46, wBRU should be 1\");\n```\n\n**Summary:**\nProperty `p_wBRU_assignment_logic` uses overlapping implication synchronized to `gclk`.", "error_message": null, "generation_time": 3.925171375274658, "verification_time": 0.014130115509033203, "from_cache": false}