KEY,PORT,BUNDLE,LANE,NUMOFBITS,CAPTURENAME (originalName=sequence_merged_CMEM_pcie_8b_com_bcast_prbs7_dnelb_Gen1__class.csv)
class_edc_g3,pcie,-,-,1,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__1
class_edc_g3,pcie,-,-,1,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__2
class_edc_g3,pcie,-,-,1,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__2
class_edc_g3,pcie,-,-,1,crireset_l___tap_obs_cfg__3
class_edc_g3,pcie,-,-,1,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__4
class_edc_g3,pcie,-,-,1,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__4
class_edc_g3,pcie,-,-,1,reserved___tap_obs_cfg__4
class_edc_g3,pcie,-,-,1,phy2pmc_sbpwr_stable_h___tap_obs_cfg__5
class_edc_g3,pcie,-,-,1,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__5
class_edc_g3,pcie,-,-,1,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__5
class_edc_g3,pcie,-,-,1,reserved___tap_obs_cfg__5
class_edc_g3,pcie,-,-,21,cfg_cmn_dfx_cl_dfx_status_reg0_b20_b0___CMN_DFX_cl_dfx_status_reg_0__1
class_edc_g3,pcie,-,-,1,cfg_cmn_dfx_cl_dfx_status_reg0_b21_b21___CMN_DFX_cl_dfx_status_reg_0__1
class_edc_g3,pcie,-,-,10,cfg_cmn_dfx_cl_dfx_status_reg0_b31_b22___CMN_DFX_cl_dfx_status_reg_0__1
class_edc_g3,pcie,-,-,1,od_soc_pll1ok_h___tap_obs_cfg__6
class_edc_g3,pcie,-,-,1,pll1_lock___tap_obs_cfg__6
class_edc_g3,pcie,-,-,1,phy2pmc_sbpwr_stable_h___tap_obs_cfg__6
class_edc_g3,pcie,-,-,1,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__6
class_edc_g3,pcie,-,-,1,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__6
class_edc_g3,pcie,-,-,1,reserved___tap_obs_cfg__6
class_edc_g3,pcie,-,-,1,od_soc_pll2ok_h___tap_obs_cfg__7
class_edc_g3,pcie,-,-,1,pll2_lock___tap_obs_cfg__7
class_edc_g3,pcie,-,-,1,phy2pmc_sbpwr_stable_h___tap_obs_cfg__7
class_edc_g3,pcie,-,-,1,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__7
class_edc_g3,pcie,-,-,1,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__7
class_edc_g3,pcie,-,-,1,reserved___tap_obs_cfg__7
class_edc_g3,pcie,-,-,1,od_soc_pll1ok_h___tap_obs_cfg__8
class_edc_g3,pcie,-,-,1,od_soc_pll2ok_h___tap_obs_cfg__8
class_edc_g3,pcie,-,-,1,pll1_lock___tap_obs_cfg__8
class_edc_g3,pcie,-,-,1,pll2_lock___tap_obs_cfg__8
class_edc_g3,pcie,-,-,1,first_comp_done_pll___tap_obs_cfg__8
class_edc_g3,pcie,-,-,1,phy2pmc_sbpwr_stable_h___tap_obs_cfg__8
class_edc_g3,pcie,-,-,1,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__8
class_edc_g3,pcie,-,-,1,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__8
class_edc_g3,pcie,-,-,1,reserved___tap_obs_cfg__8
class_edc_g3,pcie,-,L0,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__1
class_edc_g3,pcie,-,L0,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b7_b4___PMD_LANE_DSP_RO_DSP_RO_REG_19__1
class_edc_g3,pcie,-,L0,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__1
class_edc_g3,pcie,-,L0,20,cfg_pmd_lane_dsp_ro_rx_seq_ro_b31_b12___PMD_LANE_DSP_RO_DSP_RO_REG_19__1
class_edc_g3,pcie,-,L3,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__1
class_edc_g3,pcie,-,L3,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b7_b4___PMD_LANE_DSP_RO_DSP_RO_REG_19__1
class_edc_g3,pcie,-,L3,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__1
class_edc_g3,pcie,-,L3,20,cfg_pmd_lane_dsp_ro_rx_seq_ro_b31_b12___PMD_LANE_DSP_RO_DSP_RO_REG_19__1
class_edc_g3,pcie,-,L2,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__1
class_edc_g3,pcie,-,L2,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b7_b4___PMD_LANE_DSP_RO_DSP_RO_REG_19__1
class_edc_g3,pcie,-,L2,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__1
class_edc_g3,pcie,-,L2,20,cfg_pmd_lane_dsp_ro_rx_seq_ro_b31_b12___PMD_LANE_DSP_RO_DSP_RO_REG_19__1
class_edc_g3,pcie,-,L1,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__1
class_edc_g3,pcie,-,L1,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b7_b4___PMD_LANE_DSP_RO_DSP_RO_REG_19__1
class_edc_g3,pcie,-,L1,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__1
class_edc_g3,pcie,-,L1,20,cfg_pmd_lane_dsp_ro_rx_seq_ro_b31_b12___PMD_LANE_DSP_RO_DSP_RO_REG_19__1
class_edc_g3,pcie,-,L0,5,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__1
class_edc_g3,pcie,-,L0,9,cfg_pcs_dfx_status1_b13_b5___PCS_pcs_dword60__1
class_edc_g3,pcie,-,L0,1,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__1
class_edc_g3,pcie,-,L0,17,cfg_pcs_dfx_status1_b31_b15___PCS_pcs_dword60__1
class_edc_g3,pcie,-,L3,5,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__1
class_edc_g3,pcie,-,L3,9,cfg_pcs_dfx_status1_b13_b5___PCS_pcs_dword60__1
class_edc_g3,pcie,-,L3,1,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__1
class_edc_g3,pcie,-,L3,17,cfg_pcs_dfx_status1_b31_b15___PCS_pcs_dword60__1
class_edc_g3,pcie,-,L2,5,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__1
class_edc_g3,pcie,-,L2,9,cfg_pcs_dfx_status1_b13_b5___PCS_pcs_dword60__1
class_edc_g3,pcie,-,L2,1,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__1
class_edc_g3,pcie,-,L2,17,cfg_pcs_dfx_status1_b31_b15___PCS_pcs_dword60__1
class_edc_g3,pcie,-,L1,5,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__1
class_edc_g3,pcie,-,L1,9,cfg_pcs_dfx_status1_b13_b5___PCS_pcs_dword60__1
class_edc_g3,pcie,-,L1,1,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__1
class_edc_g3,pcie,-,L1,17,cfg_pcs_dfx_status1_b31_b15___PCS_pcs_dword60__1
class_edc_g3,pcie,-,L0,5,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__2
class_edc_g3,pcie,-,L0,9,cfg_pcs_dfx_status1_b13_b5___PCS_pcs_dword60__2
class_edc_g3,pcie,-,L0,1,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__2
class_edc_g3,pcie,-,L0,17,cfg_pcs_dfx_status1_b31_b15___PCS_pcs_dword60__2
class_edc_g3,pcie,-,L1,5,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__2
class_edc_g3,pcie,-,L1,9,cfg_pcs_dfx_status1_b13_b5___PCS_pcs_dword60__2
class_edc_g3,pcie,-,L1,1,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__2
class_edc_g3,pcie,-,L1,17,cfg_pcs_dfx_status1_b31_b15___PCS_pcs_dword60__2
class_edc_g3,pcie,-,L2,5,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__2
class_edc_g3,pcie,-,L2,9,cfg_pcs_dfx_status1_b13_b5___PCS_pcs_dword60__2
class_edc_g3,pcie,-,L2,1,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__2
class_edc_g3,pcie,-,L2,17,cfg_pcs_dfx_status1_b31_b15___PCS_pcs_dword60__2
class_edc_g3,pcie,-,L3,5,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__2
class_edc_g3,pcie,-,L3,9,cfg_pcs_dfx_status1_b13_b5___PCS_pcs_dword60__2
class_edc_g3,pcie,-,L3,1,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__2
class_edc_g3,pcie,-,L3,17,cfg_pcs_dfx_status1_b31_b15___PCS_pcs_dword60__2
class_edc_g3,pcie,-,L0,5,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__3
class_edc_g3,pcie,-,L0,9,cfg_pcs_dfx_status1_b13_b5___PCS_pcs_dword60__3
class_edc_g3,pcie,-,L0,1,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__3
class_edc_g3,pcie,-,L0,17,cfg_pcs_dfx_status1_b31_b15___PCS_pcs_dword60__3
class_edc_g3,pcie,-,L3,5,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__3
class_edc_g3,pcie,-,L3,9,cfg_pcs_dfx_status1_b13_b5___PCS_pcs_dword60__3
class_edc_g3,pcie,-,L3,1,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__3
class_edc_g3,pcie,-,L3,17,cfg_pcs_dfx_status1_b31_b15___PCS_pcs_dword60__3
class_edc_g3,pcie,-,L2,5,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__3
class_edc_g3,pcie,-,L2,9,cfg_pcs_dfx_status1_b13_b5___PCS_pcs_dword60__3
class_edc_g3,pcie,-,L2,1,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__3
class_edc_g3,pcie,-,L2,17,cfg_pcs_dfx_status1_b31_b15___PCS_pcs_dword60__3
class_edc_g3,pcie,-,L1,5,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__3
class_edc_g3,pcie,-,L1,9,cfg_pcs_dfx_status1_b13_b5___PCS_pcs_dword60__3
class_edc_g3,pcie,-,L1,1,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__3
class_edc_g3,pcie,-,L1,17,cfg_pcs_dfx_status1_b31_b15___PCS_pcs_dword60__3
class_edc_g3,pcie,-,L0,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__2
class_edc_g3,pcie,-,L0,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b7_b4___PMD_LANE_DSP_RO_DSP_RO_REG_19__2
class_edc_g3,pcie,-,L0,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__2
class_edc_g3,pcie,-,L0,20,cfg_pmd_lane_dsp_ro_rx_seq_ro_b31_b12___PMD_LANE_DSP_RO_DSP_RO_REG_19__2
class_edc_g3,pcie,-,L3,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__2
class_edc_g3,pcie,-,L3,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b7_b4___PMD_LANE_DSP_RO_DSP_RO_REG_19__2
class_edc_g3,pcie,-,L3,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__2
class_edc_g3,pcie,-,L3,20,cfg_pmd_lane_dsp_ro_rx_seq_ro_b31_b12___PMD_LANE_DSP_RO_DSP_RO_REG_19__2
class_edc_g3,pcie,-,L2,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__2
class_edc_g3,pcie,-,L2,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b7_b4___PMD_LANE_DSP_RO_DSP_RO_REG_19__2
class_edc_g3,pcie,-,L2,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__2
class_edc_g3,pcie,-,L2,20,cfg_pmd_lane_dsp_ro_rx_seq_ro_b31_b12___PMD_LANE_DSP_RO_DSP_RO_REG_19__2
class_edc_g3,pcie,-,L1,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__2
class_edc_g3,pcie,-,L1,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b7_b4___PMD_LANE_DSP_RO_DSP_RO_REG_19__2
class_edc_g3,pcie,-,L1,4,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__2
class_edc_g3,pcie,-,L1,20,cfg_pmd_lane_dsp_ro_rx_seq_ro_b31_b12___PMD_LANE_DSP_RO_DSP_RO_REG_19__2
class_edc_g3,pcie,-,L0,24,cfg_pcs_dfx_cri_errcnt___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L0,1,cfg_pcs_dfx_cri_lcetrainactive___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L0,1,cfg_pcs_dfx_cri_lcetraindone___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L0,1,cfg_pcs_dfx_cri_patgenactive___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L0,1,cfg_pcs_dfx_cri_patchkactive___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L0,1,cfg_pcs_dfx_cri_patbufallfail___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L0,1,cfg_pcs_reserved___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L0,1,cfg_pcs_dfx_cri_lcemgnerr___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L0,1,cfg_pcs_dfx_cri_lcerxtraincntdone___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L0,1,cfg_pcs_rx_init_done_rcvd___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L0,1,cfg_pcs_tx_init_done_rcvd___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L0,1,cfg_pcs_rx_powerchange_complete___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L0,1,cfg_pcs_tx_powerchange_complete___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L0,1,cfg_pcs_rxstandbystatus___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L0,11,cfg_pcs_reserved___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L0,8,cfg_pcs_dfx_cri_errcnt_31_24___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L0,8,cfg_pcs_i_cri_indx41_1___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L1,24,cfg_pcs_dfx_cri_errcnt___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L1,1,cfg_pcs_dfx_cri_lcetrainactive___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L1,1,cfg_pcs_dfx_cri_lcetraindone___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L1,1,cfg_pcs_dfx_cri_patgenactive___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L1,1,cfg_pcs_dfx_cri_patchkactive___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L1,1,cfg_pcs_dfx_cri_patbufallfail___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L1,1,cfg_pcs_reserved___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L1,1,cfg_pcs_dfx_cri_lcemgnerr___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L1,1,cfg_pcs_dfx_cri_lcerxtraincntdone___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L1,1,cfg_pcs_rx_init_done_rcvd___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L1,1,cfg_pcs_tx_init_done_rcvd___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L1,1,cfg_pcs_rx_powerchange_complete___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L1,1,cfg_pcs_tx_powerchange_complete___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L1,1,cfg_pcs_rxstandbystatus___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L1,11,cfg_pcs_reserved___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L1,8,cfg_pcs_dfx_cri_errcnt_31_24___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L1,8,cfg_pcs_i_cri_indx41_1___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L2,24,cfg_pcs_dfx_cri_errcnt___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L2,1,cfg_pcs_dfx_cri_lcetrainactive___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L2,1,cfg_pcs_dfx_cri_lcetraindone___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L2,1,cfg_pcs_dfx_cri_patgenactive___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L2,1,cfg_pcs_dfx_cri_patchkactive___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L2,1,cfg_pcs_dfx_cri_patbufallfail___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L2,1,cfg_pcs_reserved___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L2,1,cfg_pcs_dfx_cri_lcemgnerr___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L2,1,cfg_pcs_dfx_cri_lcerxtraincntdone___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L2,1,cfg_pcs_rx_init_done_rcvd___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L2,1,cfg_pcs_tx_init_done_rcvd___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L2,1,cfg_pcs_rx_powerchange_complete___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L2,1,cfg_pcs_tx_powerchange_complete___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L2,1,cfg_pcs_rxstandbystatus___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L2,11,cfg_pcs_reserved___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L2,8,cfg_pcs_dfx_cri_errcnt_31_24___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L2,8,cfg_pcs_i_cri_indx41_1___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L3,24,cfg_pcs_dfx_cri_errcnt___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L3,1,cfg_pcs_dfx_cri_lcetrainactive___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L3,1,cfg_pcs_dfx_cri_lcetraindone___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L3,1,cfg_pcs_dfx_cri_patgenactive___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L3,1,cfg_pcs_dfx_cri_patchkactive___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L3,1,cfg_pcs_dfx_cri_patbufallfail___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L3,1,cfg_pcs_reserved___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L3,1,cfg_pcs_dfx_cri_lcemgnerr___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L3,1,cfg_pcs_dfx_cri_lcerxtraincntdone___PCS_pcs_dword34__1
class_edc_g3,pcie,-,L3,1,cfg_pcs_rx_init_done_rcvd___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L3,1,cfg_pcs_tx_init_done_rcvd___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L3,1,cfg_pcs_rx_powerchange_complete___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L3,1,cfg_pcs_tx_powerchange_complete___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L3,1,cfg_pcs_rxstandbystatus___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L3,11,cfg_pcs_reserved___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L3,8,cfg_pcs_dfx_cri_errcnt_31_24___PCS_pcs_dword46__1
class_edc_g3,pcie,-,L3,8,cfg_pcs_i_cri_indx41_1___PCS_pcs_dword46__1
