{
    "BENCHMARKS": {
        "diffeq1": {
            "design":"RTL_Benchmark/Verilog/VTR_design/diffeq1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "diffeq2": {
            "design":"RTL_Benchmark/Verilog/VTR_design/diffeq2/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "HCLK"
            }
        },
        "fast_fourier_transform": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/fast_fourier_transform/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "fpu": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/fpu/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "hardware_divider": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/hardware_divider/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "i_clk"
            }
        },
        "vga_lcd": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/vga_lcd/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i",
                "Clock2": "clk_p_i"
            }
        },
        "mem_ctl": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/mem_ctl/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "mc_clk_i"
            }
        },
        "usb2_0": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/usb2_0/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ethernet_mac": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/ethernet_mac/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i",
                "Clock2": "mtx_clk_pad_i",
                "Clock3": "mrx_clk_pad_i"
            }
        },
        "oc54x": {
            "design":"RTL_Benchmark/Verilog/Cores/oc54x/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "rs_decoder": {
            "design":"RTL_Benchmark/Verilog/Cores/rs_decoder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "tv80s": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/tv80s/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cavlc": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/cavlc/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sha1": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/sha1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "sha256": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/sha256/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "perf_opt": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/des/rtl/verilog/perf_opt/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "spi": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/spi/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "wb_dma": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/wb_dma/rtl/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "iir": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs//iir/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "jpeg_qnr": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs//jpeg_qnr/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "stereovision1": {
            "design":"RTL_Benchmark/Verilog/VTR_design/stereovision1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "tm3_clk_v0"
            }
        },
        "sdcard_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/sdcard_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "gpio_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/gpio_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "sim_debug_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/sim_debug_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "gtkwave_savefile_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/gtkwave_savefile_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "non_interactive_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/non_interactive_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "doc_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/doc_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "uart_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/uart_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "timer_uptime_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/timer_uptime_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_uart_combined_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/i2c_uart_combined_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_sdcard_combined_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/i2c_sdcard_combined_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_gpio_ip_combined_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/i2c_gpio_ip_combined_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_gpio_uart_combined_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/i2c_gpio_uart_combined_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "axi_lite_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/axi_lite_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "uart_gpio_combined_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/uart_gpio_combined_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "axilite_noctrl_combined_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/axilite_noctrl_combined_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "uart_fifo_depth32_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_gpio_uart_axilite_combined_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/i2c_gpio_uart_axilite_combined_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "axilite_timer_uptime_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/axilite_timer_uptime_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "gpio_non_interactive_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/gpio_non_interactive_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "simulation_debug_and_gtkwave_savefile_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/simulation_debug_and_gtkwave_savefile_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_uart_doc_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/i2c_uart_doc_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "uart_with_baudrate_9600": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/uart_with_baudrate_9600/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "adder_FFs": {
            "design":"RTL_Benchmark/Verilog/ql_design/adder_FFs/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "adder_columns": {
            "design":"RTL_Benchmark/Verilog/ql_design/adder_columns/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "adder_max": {
            "design":"RTL_Benchmark/Verilog/ql_design/adder_max/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "bin2seven": {
            "design":"RTL_Benchmark/Verilog/ql_design/bin2seven/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_100MHz"
            }
        },
        "cf_fft_256_8": {
            "design":"RTL_Benchmark/Verilog/ql_design/cf_fft_256_8/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "conv2d": {
            "design":"RTL_Benchmark/Verilog/ql_design/conv2d/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "conv2d_no_ksa": {
            "design":"RTL_Benchmark/Verilog/ql_design/conv2d_no_ksa/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "e_sdio_host_controller": {
            "design":"RTL_Benchmark/Verilog/ql_design/e_sdio_host_controller/rtl/config.tcl",
           "CLOCK_DATA": {
            "Clock1": "sys_clk",
            "Clock2": "sd_bclkx2"
            }
        },
        "io_max": {
            "design":"RTL_Benchmark/Verilog/ql_design/io_max/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "IR_Remote": {
            "design":"RTL_Benchmark/Verilog/ql_design/IR_Remote/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "Clock_i"
            }
        },
        "osc_alu": {
            "design":"RTL_Benchmark/Verilog/ql_design/osc_alu/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "rgb2ycrcb": {
            "design":"RTL_Benchmark/Verilog/ql_design/rgb2ycrcb/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "rs_decoder_1": {
            "design":"RTL_Benchmark/Verilog/ql_design/rs_decoder_1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sdio_client_top": {
            "design":"RTL_Benchmark/Verilog/ql_design/sdio_client_top/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sdclk"
            }
        },
        "stereovision0": {
            "design":"RTL_Benchmark/Verilog/ql_design/stereovision0/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "tm3_clk_v0"
            }
        },
        "top_120_13": {
            "design":"RTL_Benchmark/Verilog/ql_design/top_120_13/rtl/config.tcl",
           "CLOCK_DATA": {
            "Clock1": "clk1",
            "Clock2": "clk2",
            "Clock3": "clk3"
            }
        },
        "unsigned_mult_50": {
            "design":"RTL_Benchmark/Verilog/ql_design/unsigned_mult_50/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "VexRiscv": {
            "design":"RTL_Benchmark/Verilog/ql_design/VexRiscv/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "ycrcb2rgb": {
            "design":"RTL_Benchmark/Verilog/ql_design/ycrcb2rgb/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "aes": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/aes/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "dma": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/dma/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "HCLK"
            }
        },
        "mc": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/mc/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "mc_clk_i"
            }
        },
        "sdc_controller": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/sdc_controller/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i",
                "Clock2": "sd_clk_i_pad"
            }
        },
        "audio": {
            "design":"RTL_Benchmark/VHDL/opencores/audio/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "CLOCK_IN"
            }
        },
        "apbtoaes128": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/apbtoaes128/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "PCLK"
            }
        },
        "binary_to_bcd": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/binary_to_bcd/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_0",
                "Clock2": "clk_1"
            }
        },
        "cf_cordic": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/cf_cordic/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "cf_fft": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/cf_fft/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "cf_fp_mul": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/cf_fp_mul/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "verilog_cordic_core": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/verilog_cordic_core/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cordic_atan_iq": {
            "design":"RTL_Benchmark/SVerilog/OpenCores_designs/cordic_atan_iq/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "polar2rect": {
            "design":"RTL_Benchmark/VHDL/opencores/cordic/rtl/polar2rect/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "mdct": {
            "design":"RTL_Benchmark/VHDL/opencores/mdct/rtl/MDCT.VHD",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ecg": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/ecg/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fixed-point-sqrt": {
            "design":"RTL_Benchmark/VHDL/opencores/fixed-point-sqrt/rtl/src/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fpga-median": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/fpga-median/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gng": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/gng/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gnextrapolator": {
            "design":"RTL_Benchmark/VHDL/opencores/gnextrapolator/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "huffmandecoder": {
            "design":"RTL_Benchmark/VHDL/opencores/huffmandecoder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "modbus": {
            "design":"RTL_Benchmark/VHDL/opencores/modbus/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "numbert_sort_device": {
            "design":"RTL_Benchmark/SVerilog/OpenCores_designs/numbert_sort_device/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "adder_tree": {
            "design":"RTL_Benchmark/SVerilog/OpenCores_designs/adder_tree/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "isqrt_dbd": {
            "design":"RTL_Benchmark/SVerilog/OpenCores_designs/isqrt_dbd/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "signed_integer_divider": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/signed_integer_divider/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "i_clk"
            }
        },
        "tanhapprox": {
            "design":"RTL_Benchmark/VHDL/opencores/tanhapprox/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "trigonometric_functions_in_double_fpu": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/trigonometric_functions_in_double_fpu/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "b12": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b12/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b14": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b14/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b15": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b15/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b17": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b17/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b18": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b18/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b19": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b19/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "FPGA-FAST": {
            "design":"RTL_Benchmark/VHDL/FPGA-FAST/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "pipelined_dct": {
            "design":"RTL_Benchmark/VHDL/opencores/pipelined_dct/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "CLK"
            }
        },
        "sdc_controller_VHDL": {
            "design":"RTL_Benchmark/VHDL/opencores/sdc_controller/rtl/sdc_controller_VHDL/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sd_clk"
            }
        }
    }
}
