#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Oct  4 18:30:35 2023
# Process ID: 11740
# Current directory: D:/projects/COMP3601_group
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34736 D:\projects\COMP3601_group\COMP3601_group.xpr
# Log file: D:/projects/COMP3601_group/vivado.log
# Journal file: D:/projects/COMP3601_group\vivado.jou
# Running On: Ziyao-DESKTOP, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 16, Host memory: 68469 MB
#-----------------------------------------------------------
start_gui
open_project D:/projects/COMP3601_group/COMP3601_group.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1621.379 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ws_testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ws_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_11 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_11 -L xilinx_vip -prj ws_testbench_vlog.prj"
"xvhdl --incr --relax -prj ws_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/COMP3601_group/COMP3601_group.srcs/sim_1/new/test_ws.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ws_module'
ERROR: [VRFC 10-3202] cannot read from 'out' object 'ws' ; use 'buffer' or 'inout' [D:/projects/COMP3601_group/COMP3601_group.srcs/sim_1/new/test_ws.vhd:43]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/projects/COMP3601_group/COMP3601_group.srcs/sim_1/new/test_ws.vhd:33]
INFO: [VRFC 10-3107] analyzing entity 'ws_testbench'
ERROR: [VRFC 10-3782] unit 'ws_testbench' ignored due to previous errors [D:/projects/COMP3601_group/COMP3601_group.srcs/sim_1/new/test_ws.vhd:53]
INFO: [VRFC 10-3070] VHDL file 'D:/projects/COMP3601_group/COMP3601_group.srcs/sim_1/new/test_ws.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1621.379 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/projects/COMP3601_group/COMP3601_group.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 11
[Wed Oct  4 18:33:34 2023] Launched synth_1...
Run output will be captured here: D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/projects/COMP3601_group/COMP3601_group.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -jobs 11
[Wed Oct  4 18:34:21 2023] Launched synth_1...
Run output will be captured here: D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/runme.log
[Wed Oct  4 18:34:21 2023] Launched impl_1...
Run output will be captured here: D:/projects/COMP3601_group/COMP3601_group.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ws_testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ws_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_11 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_11 -L xilinx_vip -prj ws_testbench_vlog.prj"
"xvhdl --incr --relax -prj ws_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/COMP3601_group/COMP3601_group.srcs/sim_1/new/test_ws.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ws_module'
ERROR: [VRFC 10-3202] cannot read from 'out' object 'ws' ; use 'buffer' or 'inout' [D:/projects/COMP3601_group/COMP3601_group.srcs/sim_1/new/test_ws.vhd:43]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/projects/COMP3601_group/COMP3601_group.srcs/sim_1/new/test_ws.vhd:33]
INFO: [VRFC 10-3107] analyzing entity 'ws_testbench'
ERROR: [VRFC 10-3782] unit 'ws_testbench' ignored due to previous errors [D:/projects/COMP3601_group/COMP3601_group.srcs/sim_1/new/test_ws.vhd:53]
INFO: [VRFC 10-3070] VHDL file 'D:/projects/COMP3601_group/COMP3601_group.srcs/sim_1/new/test_ws.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/projects/COMP3601_group/COMP3601_group.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 11
[Wed Oct  4 18:39:58 2023] Launched synth_1...
Run output will be captured here: D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/runme.log
launch_runs impl_1 -jobs 11
[Wed Oct  4 18:40:43 2023] Launched impl_1...
Run output will be captured here: D:/projects/COMP3601_group/COMP3601_group.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ws_testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ws_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_11 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_11 -L xilinx_vip -prj ws_testbench_vlog.prj"
"xvhdl --incr --relax -prj ws_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/COMP3601_group/COMP3601_group.srcs/sim_1/new/test_ws.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ws_module'
INFO: [VRFC 10-3107] analyzing entity 'ws_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ws_testbench_behav xil_defaultlib.ws_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ws_testbench_behav xil_defaultlib.ws_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ws_module [ws_module_default]
Compiling architecture sim of entity xil_defaultlib.ws_testbench
Built simulation snapshot ws_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ws_testbench_behav -key {Behavioral:sim_1:Functional:ws_testbench} -tclbatch {ws_testbench.tcl} -protoinst "protoinst_files/bd_6f02.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6f02.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_6f02.protoinst for the following reason(s):
There are no instances of module "bd_6f02" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source ws_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ws_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1621.379 ; gain = 0.000
run 1000 us
Failure: End of simulation
Time: 1300 ns  Iteration: 0  Process: /ws_testbench/end_of_sim  File: D:/projects/COMP3601_group/COMP3601_group.srcs/sim_1/new/test_ws.vhd
$finish called at time : 1300 ns : File "D:/projects/COMP3601_group/COMP3601_group.srcs/sim_1/new/test_ws.vhd" Line 89
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/projects/COMP3601_group/COMP3601_group.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/projects/COMP3601_group/COMP3601_group.runs/synth_1

launch_runs synth_1 -jobs 11
[Wed Oct  4 18:45:17 2023] Launched synth_1...
Run output will be captured here: D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/runme.log
launch_runs impl_1 -jobs 11
[Wed Oct  4 18:46:02 2023] Launched impl_1...
Run output will be captured here: D:/projects/COMP3601_group/COMP3601_group.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ws_testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ws_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_11 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_11 -L xilinx_vip -prj ws_testbench_vlog.prj"
"xvhdl --incr --relax -prj ws_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/COMP3601_group/COMP3601_group.srcs/sim_1/new/test_ws.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ws_module'
INFO: [VRFC 10-3107] analyzing entity 'ws_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ws_testbench_behav xil_defaultlib.ws_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ws_testbench_behav xil_defaultlib.ws_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ws_module [ws_module_default]
Compiling architecture sim of entity xil_defaultlib.ws_testbench
Built simulation snapshot ws_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ws_testbench_behav -key {Behavioral:sim_1:Functional:ws_testbench} -tclbatch {ws_testbench.tcl} -protoinst "protoinst_files/bd_6f02.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6f02.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_6f02.protoinst for the following reason(s):
There are no instances of module "bd_6f02" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source ws_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ws_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2156.809 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/projects/COMP3601_group/COMP3601_group.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/projects/COMP3601_group/COMP3601_group.runs/synth_1

launch_runs synth_1 -jobs 11
[Wed Oct  4 18:58:35 2023] Launched synth_1...
Run output will be captured here: D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/runme.log
update_compile_order -fileset sim_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/projects/COMP3601_group/COMP3601_group.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/projects/COMP3601_group/COMP3601_group.runs/synth_1

launch_runs synth_1 -jobs 11
[Wed Oct  4 18:59:14 2023] Launched synth_1...
Run output will be captured here: D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/runme.log
launch_runs impl_1 -jobs 11
[Wed Oct  4 19:00:37 2023] Launched impl_1...
Run output will be captured here: D:/projects/COMP3601_group/COMP3601_group.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ws_testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ws_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_11 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_11 -L xilinx_vip -prj ws_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ws_testbench_behav xil_defaultlib.ws_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ws_testbench_behav xil_defaultlib.ws_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ws_module [ws_module_default]
Compiling architecture sim of entity xil_defaultlib.ws_testbench
Built simulation snapshot ws_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ws_testbench_behav -key {Behavioral:sim_1:Functional:ws_testbench} -tclbatch {ws_testbench.tcl} -protoinst "protoinst_files/bd_6f02.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6f02.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_6f02.protoinst for the following reason(s):
There are no instances of module "bd_6f02" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source ws_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ws_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 2156.809 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/projects/COMP3601_group/COMP3601_group.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/projects/COMP3601_group/COMP3601_group.runs/synth_1

launch_runs synth_1 -jobs 11
[Wed Oct  4 19:05:45 2023] Launched synth_1...
Run output will be captured here: D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 11
[Wed Oct  4 19:05:51 2023] Launched synth_1...
Run output will be captured here: D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/runme.log
launch_runs impl_1 -jobs 11
[Wed Oct  4 19:06:32 2023] Launched impl_1...
Run output will be captured here: D:/projects/COMP3601_group/COMP3601_group.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ws_testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ws_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_11 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_11 -L xilinx_vip -prj ws_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ws_testbench_behav xil_defaultlib.ws_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ws_testbench_behav xil_defaultlib.ws_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ws_testbench_behav -key {Behavioral:sim_1:Functional:ws_testbench} -tclbatch {ws_testbench.tcl} -protoinst "protoinst_files/bd_6f02.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6f02.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_6f02.protoinst for the following reason(s):
There are no instances of module "bd_6f02" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source ws_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ws_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 2156.809 ; gain = 0.000
set_property top test_ws [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/projects/COMP3601_group/COMP3601_group.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/projects/COMP3601_group/COMP3601_group.runs/synth_1

launch_runs synth_1 -jobs 11
[Wed Oct  4 19:11:00 2023] Launched synth_1...
Run output will be captured here: D:/projects/COMP3601_group/COMP3601_group.runs/synth_1/runme.log
launch_runs impl_1 -jobs 11
[Wed Oct  4 19:11:58 2023] Launched impl_1...
Run output will be captured here: D:/projects/COMP3601_group/COMP3601_group.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_ws'
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/projects/COMP3601_group/COMP3601_group.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 19:14:11 2023...
