INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Documents/VHDL/lab1/d1z3/d1z3.sim/sim_1/impl/timing/xsim/d1z3_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d1z3
INFO: [VRFC 10-311] analyzing module glbl
