# progetto-reti-logiche-2021
The project of the university course "Reti logiche". </br>
The aim of the project was to implement a simplified version of this algorithm in vhdl:

https://en.wikipedia.org/wiki/Histogram_equalization

More details are explained in the documentation.

