Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Sep 15 09:13:40 2023
| Host         : stefano-Victus-by-HP-Laptop-16-e0xxx running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file top_nexys7_control_sets_placed.rpt
| Design       : top_nexys7
| Device       : xc7a50ti
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   399 |
|    Minimum number of control sets                        |   399 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   169 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   399 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |   281 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |    91 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |            2977 |         1498 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            2131 |          592 |
| Yes          | No                    | Yes                    |            3151 |         1396 |
| Yes          | Yes                   | No                     |              82 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |                                                                             Enable Signal                                                                            |                                                Set/Reset Signal                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clkgen/clk_sys                  |                                                                                                                                                                      |                                                                                                                |                2 |              2 |         1.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_d42_out                                                                                         | clkgen/pll_1                                                                                                   |                1 |              3 |         3.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_spi/u_spi_host/state_q                                                                                                                            | clkgen/pll_1                                                                                                   |                1 |              4 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/FSM_onehot_state[3]_i_1_n_0                                                                                    | clkgen/pll_0                                                                                                   |                2 |              4 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[trigger_match][0]_1[0]                                                                                  | clkgen/pll_0                                                                                                   |                3 |              4 |         1.33 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/single_step_halt_if_q_reg[0]                                                          | clkgen/pll_0                                                                                                   |                1 |              4 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/E[0]                                                                                                                     | clkgen/pll_0                                                                                                   |                4 |              4 |         1.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_0[0]                                                    | clkgen/pll_1                                                                                                   |                1 |              5 |         5.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_0[0]                                                    | clkgen/pll_1                                                                                                   |                2 |              5 |         2.50 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/FSM_sequential_state_q_reg[0]_1                                                                             |                                                                                                                |                1 |              5 |         5.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[trigger_match][0]_0[0]                                                                                  | clkgen/pll_0                                                                                                   |                3 |              5 |         1.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[last_op]_0[0]                                                                                           | clkgen/pll_0                                                                                                   |                1 |              5 |         5.00 |
|  u_soc/g_dm_top.u_dm_top/dap/tck | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_q[1]_i_1__0_n_0                                                                                 | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/trst                                                     |                1 |              5 |         5.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[rf_we]_0[0]                                                                                             | clkgen/pll_0                                                                                                   |                2 |              5 |         2.50 |
|  u_soc/g_dm_top.u_dm_top/dap/tck | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/E[0]                                                                                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/trst                                                     |                1 |              5 |         5.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/E[0]                                                                                                | clkgen/pll_0                                                                                                   |                2 |              6 |         3.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/cnt_q[5]_i_1__8_n_0                                                                                            | clkgen/pll_0                                                                                                   |                2 |              6 |         3.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/q_o_reg_2[0]                                                                          | clkgen/pll_0                                                                                                   |                2 |              7 |         3.50 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/E[0]                                                                                  |                                                                                                                |                3 |              7 |         2.33 |
|  u_soc/g_dm_top.u_dm_top/dap/tck | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/E[0]                                                                                                           | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/trst                                                     |                3 |              7 |         2.33 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.storage                                                               |                                                                                                                |                3 |              7 |         2.33 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_13[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_4[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_12[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_11[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_10[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_1[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_0[0]                                                                      |                                                                                                                |                5 |              8 |         1.60 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_5[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_4[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_3[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_2[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_1[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_0[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]                                                                                                    |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_8[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_7[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_6[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_5[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_4[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_3[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_2[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_11[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_8[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_5[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_4[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_3[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_2[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_17[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_16[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_15[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_14[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_13[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_12[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_2[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_10[0]                                                                     |                                                                                                                |                5 |              8 |         1.60 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_1[0]                                                                      |                                                                                                                |                4 |              8 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_0[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_9[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_8[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_7[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_6[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_5[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_6[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_3[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_10[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_6[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_5[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_4[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_3[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_2[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_16[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_15[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_14[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_13[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_12[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_11[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_7[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_1[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_0[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_9[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_8[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_7[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_6[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_5[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_4[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_3[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_2[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_15[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_16[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_0[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_9[0]                                                                      |                                                                                                                |                5 |              8 |         1.60 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_8[0]                                                                      |                                                                                                                |                4 |              8 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_7[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_6[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_5[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_4[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_3[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_2[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_18[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_17[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_1[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_15[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_14[0]                                                                     |                                                                                                                |                4 |              8 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_13[0]                                                                     |                                                                                                                |                4 |              8 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_12[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_11[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_10[0]                                                                     |                                                                                                                |                4 |              8 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_1[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_0[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_9[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_8[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_8[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_17[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_16[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_15[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_14[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_13[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_12[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_11[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_10[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_1[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_0[0]                                                                      |                                                                                                                |                4 |              8 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_9[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_18[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_7[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_6[0]                                                                      |                                                                                                                |                4 |              8 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_18[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_19[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_5[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_2[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_4[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_3[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_24[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_23[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_7[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_16[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_15[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_14[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_13[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_12[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_11[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_10[0]                                                                     |                                                                                                                |                4 |              8 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_1[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_0[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_9[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_8[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_22[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_6[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_5[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_4[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_3[0]                                                                      |                                                                                                                |                5 |              8 |         1.60 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_23[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_22[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_21[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_20[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_2[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_19[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_12[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_6[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_5[0]                                                                      |                                                                                                                |                4 |              8 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_4[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_3[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_2[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_18[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_17[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_16[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_15[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_14[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_13[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_7[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_11[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_10[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_9[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_1[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_0[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_9[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_6[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_7[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_17[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_8[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_3[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_21[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_20[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_20[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_2[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_19[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_18[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_17[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_16[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_15[0]                                                                     |                                                                                                                |                6 |              8 |         1.33 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_14[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_7[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_4[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_5[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_13[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_12[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_11[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_10[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_1[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_0[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_9[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_8[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_8[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]                                                                                                    |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_0[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_1[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_10[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_11[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_12[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_2[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_3[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_4[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_5[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_6[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_7[0]                                                                      |                                                                                                                |                5 |              8 |         1.60 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o[7]_i_1__0_n_0                                                                    | clkgen/pll_1                                                                                                   |                4 |              8 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_9[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_0[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_1[0]                                                                      |                                                                                                                |                4 |              8 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_10[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_11[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_12[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_13[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_14[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_15[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_16[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_17[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[2]_1[7]                                                                                        | clkgen/pll_1                                                                                                   |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[sys_en]_0                                                                                               | clkgen/pll_0                                                                                                   |                5 |              8 |         1.60 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o6_out                                                                                                        | clkgen/pll_0                                                                                                   |                6 |              8 |         1.33 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/E[0]                                                                                                        | clkgen/pll_1                                                                                                   |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/tx_current_byte_q                                                                                                                            | clkgen/pll_1                                                                                                   |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_4_0[0]                                                      | clkgen/pll_1                                                                                                   |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[2]_1[0]                                                                                        | clkgen/pll_1                                                                                                   |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[2]_1[1]                                                                                        | clkgen/pll_1                                                                                                   |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[2]_1[2]                                                                                        | clkgen/pll_1                                                                                                   |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[2]_1[3]                                                                                        | clkgen/pll_1                                                                                                   |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[2]_1[4]                                                                                        | clkgen/pll_1                                                                                                   |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[2]_1[5]                                                                                        | clkgen/pll_1                                                                                                   |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[2]_1[6]                                                                                        | clkgen/pll_1                                                                                                   |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_13[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[3]_1[0]                                                                                        | clkgen/pll_1                                                                                                   |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[3]_1[1]                                                                                        | clkgen/pll_1                                                                                                   |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[3]_1[2]                                                                                        | clkgen/pll_1                                                                                                   |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[3]_1[3]                                                                                        | clkgen/pll_1                                                                                                   |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[3]_1[4]                                                                                        | clkgen/pll_1                                                                                                   |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[3]_1[5]                                                                                        | clkgen/pll_1                                                                                                   |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[3]_1[6]                                                                                        | clkgen/pll_1                                                                                                   |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[3]_1[7]                                                                                        | clkgen/pll_1                                                                                                   |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/rx_current_byte_q                                                                                                                            | clkgen/pll_1                                                                                                   |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_14[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o[7]_i_1__0_n_0                                                                     | clkgen/pll_1                                                                                                   |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_3[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_12[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_13[0]                                                                     |                                                                                                                |                4 |              8 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_14[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_15[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_16[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_17[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_18[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_19[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_2[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_20[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_21[0]                                                                     |                                                                                                                |                4 |              8 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_22[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_19[0]                                                                     |                                                                                                                |                4 |              8 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_4[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_5[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_6[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_7[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_8[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_9[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_0[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_1[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_10[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_11[0]                                                                     |                                                                                                                |                4 |              8 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_12[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_27[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_9[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_8[0]                                                                      |                                                                                                                |                5 |              8 |         1.60 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_7[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_6[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_5[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_4[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_3[0]                                                                      |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_29[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_28[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_10[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_26[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_25[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_24[0]                                                                     |                                                                                                                |                1 |              8 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_23[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_22[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_21[0]                                                                     |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_20[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_2[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_18[0]                                                                     |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_11[0]                                                                     |                                                                                                                |                4 |              8 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_0[0]                                                                      |                                                                                                                |                2 |              8 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_1[0]                                                                      |                                                                                                                |                3 |              8 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_7[0]                                                                     | clkgen/pll_1                                                                                                   |                4 |              9 |         2.25 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_6[0]                                                                     | clkgen/pll_1                                                                                                   |                3 |             10 |         3.33 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr_valid]_0                                                       | clkgen/pll_0                                                                                                   |                8 |             12 |         1.50 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/gen_normal_fifo.under_rst_reg                                                                               | clkgen/pll_1                                                                                                   |                7 |             12 |         1.71 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o[7]_i_1_n_0                                                                       | clkgen/pll_1                                                                                                   |                4 |             12 |         3.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_1_n_0 | clkgen/pll_0                                                                                                   |                6 |             14 |         2.33 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[7]_4[1]                                                                                        | clkgen/pll_1                                                                                                   |                4 |             15 |         3.75 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[7]_4[0]                                                                                        | clkgen/pll_1                                                                                                   |                5 |             16 |         3.20 |
|  u_soc/g_dm_top.u_dm_top/dap/tck |                                                                                                                                                                      | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/trst                                                     |                7 |             19 |         2.71 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_9[0]                                                                     | clkgen/pll_1                                                                                                   |               11 |             22 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.storage                                                               | u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_1 |                9 |             25 |         2.78 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/lsu_we_q_reg[0]                                                                                             | clkgen/pll_0                                                                                                   |               15 |             25 |         1.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/E[0]                                                                                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_2 |                8 |             25 |         3.12 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_8[0]                                                                     | clkgen/pll_1                                                                                                   |                7 |             30 |         4.29 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/ex_wb_pipe_o_reg[csr_addr][2][0]                                                      | clkgen/pll_0                                                                                                   |               14 |             31 |         2.21 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/is_tbljmp_ptr_q_reg_11[0]                                                             | clkgen/pll_0                                                                                                   |               18 |             31 |         1.72 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_addr][3]_1                                                                                          | clkgen/pll_0                                                                                                   |               19 |             31 |         1.63 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][6]_0[0]                                                                         | clkgen/pll_0                                                                                                   |                8 |             31 |         3.88 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_21[0]                                                                                      | clkgen/pll_0                                                                                                   |               18 |             32 |         1.78 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_19[0]                                                                                      | clkgen/pll_0                                                                                                   |               14 |             32 |         2.29 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_30[0]                                                                                      | clkgen/pll_0                                                                                                   |               22 |             32 |         1.45 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_3[0]                                                                                       | clkgen/pll_0                                                                                                   |               12 |             32 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_2[0]                                                                                       | clkgen/pll_0                                                                                                   |               16 |             32 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/FSM_sequential_state_q_reg[1][0]                                                                          | clkgen/pll_1                                                                                                   |               12 |             32 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_20[0]                                                                                      | clkgen/pll_0                                                                                                   |               14 |             32 |         2.29 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_23[0]                                                                                      | clkgen/pll_0                                                                                                   |               20 |             32 |         1.60 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_29[0]                                                                                      | clkgen/pll_0                                                                                                   |               19 |             32 |         1.68 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_28[0]                                                                                      | clkgen/pll_0                                                                                                   |               14 |             32 |         2.29 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_27[0]                                                                                      | clkgen/pll_0                                                                                                   |               14 |             32 |         2.29 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_26[0]                                                                                      | clkgen/pll_0                                                                                                   |               16 |             32 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_25[0]                                                                                      | clkgen/pll_0                                                                                                   |               11 |             32 |         2.91 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_22[0]                                                                                      | clkgen/pll_0                                                                                                   |               17 |             32 |         1.88 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_24[0]                                                                                      | clkgen/pll_0                                                                                                   |               17 |             32 |         1.88 |
|  u_soc/g_dm_top.u_dm_top/dap/tck | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/dtmcs_d                                                                                                        | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/trst                                                     |                6 |             32 |         5.33 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_11[0]                                                                                      | clkgen/pll_0                                                                                                   |               11 |             32 |         2.91 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_10[0]                                                                                      | clkgen/pll_0                                                                                                   |               14 |             32 |         2.29 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_1[0]                                                                                       | clkgen/pll_0                                                                                                   |               16 |             32 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_0[0]                                                                                       | clkgen/pll_0                                                                                                   |               14 |             32 |         2.29 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/wr_en_i                                                                                                                  | clkgen/pll_0                                                                                                   |               27 |             32 |         1.19 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/tdata2_we13_out                                                                                                          | clkgen/pll_0                                                                                                   |               13 |             32 |         2.46 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[csr_addr][3]_0                                                                                          | clkgen/pll_0                                                                                                   |               19 |             32 |         1.68 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/remainder_en                                                                                                   | clkgen/pll_0                                                                                                   |                8 |             32 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_18[0]                                                                                      | clkgen/pll_0                                                                                                   |               15 |             32 |         2.13 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/E[0]                                                                                                  | clkgen/pll_0                                                                                                   |               14 |             32 |         2.29 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_12[0]                                                                                      | clkgen/pll_0                                                                                                   |               19 |             32 |         1.68 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_13[0]                                                                                      | clkgen/pll_0                                                                                                   |               14 |             32 |         2.29 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_14[0]                                                                                      | clkgen/pll_0                                                                                                   |               12 |             32 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_15[0]                                                                                      | clkgen/pll_0                                                                                                   |               16 |             32 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_16[0]                                                                                      | clkgen/pll_0                                                                                                   |               15 |             32 |         2.13 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_17[0]                                                                                      | clkgen/pll_0                                                                                                   |               14 |             32 |         2.29 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep_1[1]                                                                        | clkgen/pll_1                                                                                                   |               12 |             32 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][3]_0[0]                                                                         | clkgen/pll_0                                                                                                   |               17 |             32 |         1.88 |
|  clkgen/clk_sys                  | resp_q_reg[1][bus_resp][rdata][31]_i_8_n_0                                                                                                                           |                                                                                                                |               17 |             32 |         1.88 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr_meta][hint]_40[0]                                                                                 | clkgen/pll_0                                                                                                   |               13 |             32 |         2.46 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr_meta][hint]_41[0]                                                                                 | clkgen/pll_0                                                                                                   |               14 |             32 |         2.29 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/device_req[4]_129                                                                                                       | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/sbaddr_q_reg[0]                                       |               10 |             32 |         3.20 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep[0]                                                                          | clkgen/pll_1                                                                                                   |               11 |             32 |         2.91 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep_0[0]                                                                        | clkgen/pll_1                                                                                                   |                9 |             32 |         3.56 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep_1[0]                                                                        | clkgen/pll_1                                                                                                   |               16 |             32 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_4[0]                                                                                       | clkgen/pll_0                                                                                                   |               10 |             32 |         3.20 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0[0]                                                                       | clkgen/pll_1                                                                                                   |               11 |             32 |         2.91 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_0[0]                                                                     | clkgen/pll_1                                                                                                   |                9 |             32 |         3.56 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_1[0]                                                                     | clkgen/pll_1                                                                                                   |                7 |             32 |         4.57 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_2[0]                                                                     | clkgen/pll_1                                                                                                   |               10 |             32 |         3.20 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_3[0]                                                                     | clkgen/pll_1                                                                                                   |                7 |             32 |         4.57 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_4[0]                                                                     | clkgen/pll_1                                                                                                   |                8 |             32 |         4.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_5[0]                                                                     | clkgen/pll_1                                                                                                   |                7 |             32 |         4.57 |
|  clkgen/clk_sys                  | sbdata_q_reg[31]_i_12_n_0                                                                                                                                            |                                                                                                                |               17 |             32 |         1.88 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_31[0]                                                                                      | clkgen/pll_0                                                                                                   |               16 |             32 |         2.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[rf_we]_1[0]                                                                                             | clkgen/pll_0                                                                                                   |               25 |             32 |         1.28 |
|  u_soc/g_dm_top.u_dm_top/dap/tck | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/FSM_sequential_state_q_reg[2][0]                                                      | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/trst                                                     |               12 |             32 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/q_o_reg_27[1]                                                                                                            | clkgen/pll_0                                                                                                   |               15 |             32 |         2.13 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/q_o_reg_27[0]                                                                                                            | clkgen/pll_0                                                                                                   |                7 |             32 |         4.57 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mcountinhibit_q_reg[0]_0[1]                                                                                              | clkgen/pll_0                                                                                                   |               17 |             32 |         1.88 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mcountinhibit_q_reg[0]_0[0]                                                                                              | clkgen/pll_0                                                                                                   |               14 |             32 |         2.29 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_9[0]                                                                                       | clkgen/pll_0                                                                                                   |               12 |             32 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_8[0]                                                                                       | clkgen/pll_0                                                                                                   |               12 |             32 |         2.67 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_5[0]                                                                                       | clkgen/pll_0                                                                                                   |               13 |             32 |         2.46 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_7[0]                                                                                       | clkgen/pll_0                                                                                                   |               19 |             32 |         1.68 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/ex_wb_pipe_o_reg[rf_waddr][1]_6[0]                                                                                       | clkgen/pll_0                                                                                                   |               19 |             32 |         1.68 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/fetch_enable_q_reg_0[0]                                                                               | clkgen/pll_0                                                                                                   |               21 |             34 |         1.62 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q[2][bus_resp][rdata][31]_i_1_n_0                                                | clkgen/pll_0                                                                                                   |               22 |             35 |         1.59 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/mulh_state_next                                                                                               | clkgen/pll_0                                                                                                   |               17 |             35 |         2.06 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q[0][bus_resp][rdata][31]_i_1_n_0                                                | clkgen/pll_0                                                                                                   |               20 |             35 |         1.75 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q[1][bus_resp][rdata][31]_i_1_n_0                                                | clkgen/pll_0                                                                                                   |               19 |             35 |         1.84 |
|  u_soc/g_dm_top.u_dm_top/dap/tck | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dtmcs_1[0]                                                                                               | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_jtag_tap/trst                                                     |                9 |             41 |         4.56 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[csr_en]_3[0]                                                                                            | clkgen/pll_0                                                                                                   |               24 |             46 |         1.92 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/g_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_0[0]                                                    |                                                                                                                |                6 |             48 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[div_en]_1                                                                                               | clkgen/pll_0                                                                                                   |               28 |             48 |         1.71 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/p_13_in                                                                                                                  | clkgen/pll_0                                                                                                   |               30 |             51 |         1.70 |
|  u_soc/g_dm_top.u_dm_top/dap/tck | u_ucup_top/u_soc/g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_q[1]_i_1__0_n_0                                                                                 |                                                                                                                |                7 |             56 |         8.00 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/dmcontrol_q_reg[hartsello][16][0]                                                                           | clkgen/pll_1                                                                                                   |               31 |             64 |         2.06 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][4]_0[0]                                                                         | clkgen/pll_0                                                                                                   |               23 |             64 |         2.78 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][25]_0[0]                                                                        | clkgen/pll_0                                                                                                   |               43 |             64 |         1.49 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q[31]_i_1_n_0                                                                                          | clkgen/pll_0                                                                                                   |               20 |             64 |         3.20 |
|  clkgen/clk_sys                  | u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o                                                                          | clkgen/pll_0                                                                                                   |               31 |             70 |         2.26 |
|  clkgen/clk_sys                  |                                                                                                                                                                      | clkgen/pll_1                                                                                                   |              111 |            278 |         2.50 |
|  clkgen/clk_sys                  |                                                                                                                                                                      | clkgen/pll_0                                                                                                   |             1380 |           2680 |         1.94 |
+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


