#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f4e130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f5edb0 .scope module, "tb" "tb" 3 104;
 .timescale -12 -12;
L_0x1f4c2f0 .functor NOT 1, L_0x1fa86d0, C4<0>, C4<0>, C4<0>;
L_0x1f4c550 .functor XOR 1, L_0x1fa8380, L_0x1fa8420, C4<0>, C4<0>;
L_0x1f4cc90 .functor XOR 1, L_0x1f4c550, L_0x1fa8560, C4<0>, C4<0>;
v0x1f97180_0 .net *"_ivl_10", 0 0, L_0x1fa8560;  1 drivers
v0x1f97280_0 .net *"_ivl_12", 0 0, L_0x1f4cc90;  1 drivers
v0x1f97360_0 .net *"_ivl_2", 0 0, L_0x1fa82e0;  1 drivers
v0x1f97420_0 .net *"_ivl_4", 0 0, L_0x1fa8380;  1 drivers
v0x1f97500_0 .net *"_ivl_6", 0 0, L_0x1fa8420;  1 drivers
v0x1f97630_0 .net *"_ivl_8", 0 0, L_0x1f4c550;  1 drivers
v0x1f97710_0 .var "clk", 0 0;
v0x1f977b0_0 .net "j", 0 0, v0x1f95df0_0;  1 drivers
v0x1f97850_0 .net "k", 0 0, v0x1f95ef0_0;  1 drivers
v0x1f97980_0 .net "out_dut", 0 0, v0x1f96ba0_0;  1 drivers
v0x1f97a20_0 .net "out_ref", 0 0, L_0x1fa8150;  1 drivers
v0x1f97ac0_0 .net "reset", 0 0, v0x1f95fc0_0;  1 drivers
v0x1f97b60_0 .var/2u "stats1", 159 0;
v0x1f97c00_0 .var/2u "strobe", 0 0;
v0x1f97cc0_0 .net "tb_match", 0 0, L_0x1fa86d0;  1 drivers
v0x1f97d60_0 .net "tb_mismatch", 0 0, L_0x1f4c2f0;  1 drivers
v0x1f97e00_0 .net "wavedrom_enable", 0 0, v0x1f96150_0;  1 drivers
v0x1f97ea0_0 .net "wavedrom_title", 511 0, v0x1f961f0_0;  1 drivers
L_0x1fa82e0 .concat [ 1 0 0 0], L_0x1fa8150;
L_0x1fa8380 .concat [ 1 0 0 0], L_0x1fa8150;
L_0x1fa8420 .concat [ 1 0 0 0], v0x1f96ba0_0;
L_0x1fa8560 .concat [ 1 0 0 0], L_0x1fa8150;
L_0x1fa86d0 .cmp/eeq 1, L_0x1fa82e0, L_0x1f4cc90;
S_0x1f5ef40 .scope module, "good1" "reference_module" 3 147, 3 4 0, S_0x1f5edb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x1f718c0 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x1f71900 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
v0x1f4fbb0_0 .net *"_ivl_0", 31 0, L_0x1f97fa0;  1 drivers
L_0x7fcbff227018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f4c120_0 .net *"_ivl_3", 30 0, L_0x7fcbff227018;  1 drivers
L_0x7fcbff227060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f4c360_0 .net/2u *"_ivl_4", 31 0, L_0x7fcbff227060;  1 drivers
v0x1f4c620_0 .net "clk", 0 0, v0x1f97710_0;  1 drivers
v0x1f4cde0_0 .net "j", 0 0, v0x1f95df0_0;  alias, 1 drivers
v0x1f4d2a0_0 .net "k", 0 0, v0x1f95ef0_0;  alias, 1 drivers
v0x1f50650_0 .var "next", 0 0;
v0x1f94940_0 .net "out", 0 0, L_0x1fa8150;  alias, 1 drivers
v0x1f94a00_0 .net "reset", 0 0, v0x1f95fc0_0;  alias, 1 drivers
v0x1f94b50_0 .var "state", 0 0;
E_0x1f5cac0 .event posedge, v0x1f4c620_0;
E_0x1f5c870 .event anyedge, v0x1f94b50_0, v0x1f4cde0_0, v0x1f4d2a0_0;
L_0x1f97fa0 .concat [ 1 31 0 0], v0x1f94b50_0, L_0x7fcbff227018;
L_0x1fa8150 .cmp/eq 32, L_0x1f97fa0, L_0x7fcbff227060;
S_0x1f94cb0 .scope module, "stim1" "stimulus_gen" 3 141, 3 33 0, S_0x1f5edb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "j";
    .port_info 2 /OUTPUT 1 "k";
    .port_info 3 /OUTPUT 1 "reset";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /INPUT 1 "tb_match";
v0x1f95c30_0 .net "clk", 0 0, v0x1f97710_0;  alias, 1 drivers
v0x1f95d20_0 .var "d", 23 0;
v0x1f95df0_0 .var "j", 0 0;
v0x1f95ef0_0 .var "k", 0 0;
v0x1f95fc0_0 .var "reset", 0 0;
v0x1f960b0_0 .net "tb_match", 0 0, L_0x1fa86d0;  alias, 1 drivers
v0x1f96150_0 .var "wavedrom_enable", 0 0;
v0x1f961f0_0 .var "wavedrom_title", 511 0;
E_0x1f439f0/0 .event negedge, v0x1f4c620_0;
E_0x1f439f0/1 .event posedge, v0x1f4c620_0;
E_0x1f439f0 .event/or E_0x1f439f0/0, E_0x1f439f0/1;
S_0x1f94f70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 91, 3 91 0, S_0x1f94cb0;
 .timescale -12 -12;
v0x1f95170_0 .var/2s "i", 31 0;
S_0x1f95270 .scope task, "reset_test" "reset_test" 3 42, 3 42 0, S_0x1f94cb0;
 .timescale -12 -12;
v0x1f95490_0 .var/2u "arfail", 0 0;
v0x1f95570_0 .var "async", 0 0;
v0x1f95630_0 .var/2u "datafail", 0 0;
v0x1f956d0_0 .var/2u "srfail", 0 0;
E_0x1f76a30 .event negedge, v0x1f4c620_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1f5cac0;
    %wait E_0x1f5cac0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f95fc0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f5cac0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1f76a30;
    %load/vec4 v0x1f960b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f95630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f95fc0_0, 0;
    %wait E_0x1f5cac0;
    %load/vec4 v0x1f960b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f95490_0, 0, 1;
    %wait E_0x1f5cac0;
    %load/vec4 v0x1f960b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f956d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f95fc0_0, 0;
    %load/vec4 v0x1f956d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 56 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1f95490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1f95570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1f95630_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1f95570_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 58 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1f95790 .scope task, "wavedrom_start" "wavedrom_start" 3 69, 3 69 0, S_0x1f94cb0;
 .timescale -12 -12;
v0x1f95970_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f95a50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 72, 3 72 0, S_0x1f94cb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f96370 .scope module, "top_module1" "top_module" 3 154, 4 1 0, S_0x1f5edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x1f96580 .param/l "OFF" 1 4 10, C4<00>;
P_0x1f965c0 .param/l "ON" 1 4 11, C4<01>;
v0x1f967f0_0 .net "clk", 0 0, v0x1f97710_0;  alias, 1 drivers
v0x1f96900_0 .net "j", 0 0, v0x1f95df0_0;  alias, 1 drivers
v0x1f96a10_0 .net "k", 0 0, v0x1f95ef0_0;  alias, 1 drivers
v0x1f96b00_0 .var "next_state", 1 0;
v0x1f96ba0_0 .var "out", 0 0;
v0x1f96cb0_0 .net "reset", 0 0, v0x1f95fc0_0;  alias, 1 drivers
v0x1f96da0_0 .var "state", 1 0;
E_0x1f5cfe0 .event anyedge, v0x1f96da0_0, v0x1f4cde0_0, v0x1f4d2a0_0;
S_0x1f96f20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 163, 3 163 0, S_0x1f5edb0;
 .timescale -12 -12;
E_0x1f97100 .event anyedge, v0x1f97c00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f97c00_0;
    %nor/r;
    %assign/vec4 v0x1f97c00_0, 0;
    %wait E_0x1f97100;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f94cb0;
T_4 ;
    %pushi/vec4 1387519, 0, 24;
    %store/vec4 v0x1f95d20_0, 0, 24;
    %end;
    .thread T_4, $init;
    .scope S_0x1f94cb0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f95fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f95df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f95ef0_0, 0;
    %wait E_0x1f5cac0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f95fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f95df0_0, 0;
    %wait E_0x1f5cac0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f95df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x1f95570_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1f95270;
    %join;
    %fork t_1, S_0x1f94f70;
    %jmp t_0;
    .scope S_0x1f94f70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f95170_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1f95170_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1f5cac0;
    %load/vec4 v0x1f95d20_0;
    %pushi/vec4 22, 0, 34;
    %load/vec4 v0x1f95170_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %pad/s 34;
    %sub;
    %part/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1f95df0_0, 0;
    %assign/vec4 v0x1f95ef0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f95170_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f95170_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1f94cb0;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f95a50;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f439f0;
    %vpi_func 3 95 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1f95ef0_0, 0;
    %assign/vec4 v0x1f95df0_0, 0;
    %vpi_func 3 96 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1f95fc0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 99 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f5ef40;
T_6 ;
Ewait_0 .event/or E_0x1f5c870, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1f94b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x1f4cde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.3, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.4, 8;
T_6.3 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.4, 8;
 ; End of false expr.
    %blend;
T_6.4;
    %pad/s 1;
    %store/vec4 v0x1f50650_0, 0, 1;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x1f4d2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.6, 8;
T_6.5 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.6, 8;
 ; End of false expr.
    %blend;
T_6.6;
    %pad/s 1;
    %store/vec4 v0x1f50650_0, 0, 1;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1f5ef40;
T_7 ;
    %wait E_0x1f5cac0;
    %load/vec4 v0x1f94a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f94b50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1f50650_0;
    %assign/vec4 v0x1f94b50_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1f96370;
T_8 ;
    %wait E_0x1f5cac0;
    %load/vec4 v0x1f96cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1f96da0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1f96b00_0;
    %assign/vec4 v0x1f96da0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1f96370;
T_9 ;
    %wait E_0x1f5cfe0;
    %load/vec4 v0x1f96da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1f96b00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f96ba0_0, 0, 1;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x1f96900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1f96b00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f96ba0_0, 0, 1;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1f96b00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f96ba0_0, 0, 1;
T_9.5 ;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x1f96a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1f96b00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f96ba0_0, 0, 1;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1f96b00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f96ba0_0, 0, 1;
T_9.7 ;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1f5edb0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f97710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f97c00_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x1f5edb0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f97710_0;
    %inv;
    %store/vec4 v0x1f97710_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1f5edb0;
T_12 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f95c30_0, v0x1f97d60_0, v0x1f97710_0, v0x1f977b0_0, v0x1f97850_0, v0x1f97ac0_0, v0x1f97a20_0, v0x1f97980_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1f5edb0;
T_13 ;
    %load/vec4 v0x1f97b60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x1f97b60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f97b60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 172 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_13.1 ;
    %load/vec4 v0x1f97b60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f97b60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 175 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 176 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f97b60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f97b60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 177 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x1f5edb0;
T_14 ;
    %wait E_0x1f439f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f97b60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f97b60_0, 4, 32;
    %load/vec4 v0x1f97cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1f97b60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 188 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f97b60_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f97b60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f97b60_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x1f97a20_0;
    %load/vec4 v0x1f97a20_0;
    %load/vec4 v0x1f97980_0;
    %xor;
    %load/vec4 v0x1f97a20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x1f97b60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 192 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f97b60_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x1f97b60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f97b60_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm2s/fsm2s_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/fsm2s/iter0/response36/top_module.sv";
