Date: Wed, 19 Mar 2003 17:01:06 +0000
From: Dave Jones <>
Subject: Re: L2 cache detection in Celeron 2GHz (P4 based)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2003/3/19/136

On Wed, Mar 19, 2003 at 05:53:13PM +0100, Paul Rolland wrote:
 > >  > You can also add that the L1 detection doesn't seem to be correct
 > >  > either : 
 > >  > 0K Instruction cache, and 8K data cache for L1... This is not much
 > >  > for instruction, it seems it should be 12K...
 > > 
 > > That should be fixed in recent 2.4s (and not-so-recent 2.5s).
 > > What version are you seeing this problem on?
 > 
 > Quite a recent one : 2.4.20.
Fixed as of 2.4.21pre1. The fix went in on 2nd December, and pre1 was
tagged as of the 10th December.
		Dave
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/