INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 3/lab_1_graded/lab_1_graded.srcs/sources_1/new/switch_to_LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_to_LED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 3/lab_1_graded/lab_1_graded.srcs/sim_1/new/test_switch_to_LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_to_LED_simulation
