# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "C:/Users/USER/Downloads/HW4_109700006" \
"../../../../project_1.srcs/sources_1/imports/HW4_109700006/ALU_1bit.v" \
"../../../../project_1.srcs/sources_1/imports/HW4_109700006/Full_adder.v" \
"../../../../project_1.srcs/sources_1/imports/HW4_109700006/Zero_Filled.v" \
"../../../../project_1.srcs/sim_1/imports/HW4_109700006/TestBench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
