716 11.5 0.4 1:11.18
716 11.1 0.4 1:11.25
716 5.6 0.4 1:11.33
716 16.7 0.4 1:11.42
716 11.1 0.4 1:11.50
716 5.3 0.4 1:11.59
716 5.3 0.4 1:11.66
716 22.2 0.4 1:11.77
716 15.8 0.4 1:11.86
716 5.6 0.4 1:11.93
716 5.6 0.4 1:12.01
716 26.3 0.4 1:12.13
716 5.0 0.4 1:12.21
716 5.6 0.4 1:12.28
716 5.6 0.4 1:12.36
716 5.3 0.4 1:12.45
KiB 1526716 avail Mem
716 5.3 0.4 1:12.60
716 17.6 0.4 1:12.69
716 22.2 0.4 1:12.80
716 0.0 0.4 1:12.90
716 15.8 0.4 1:12.99
716 5.3 0.4 1:13.08
716 5.3 0.4 1:13.17
716 5.6 0.4 1:13.24
716 11.1 0.4 1:13.33
KiB used, 362716 buff/cache
716 5.3 0.4 1:13.47
716 14.3 0.4 1:13.57
716 3.4 0.4 1:13.66
716 16.7 0.4 1:13.74
716 5.3 0.4 1:13.81
716 11.8 0.4 1:13.88
716 5.3 0.4 1:13.97
716 22.2 0.4 1:14.07
716 10.0 0.4 1:14.15
716 11.1 0.4 1:14.23
716 5.0 0.4 1:14.31
716 10.5 0.4 1:14.40
716 16.7 0.4 1:14.49
716 21.1 0.4 1:14.59
716 5.0 0.4 1:14.66
716 5.0 0.4 1:14.74
716 15.8 0.4 1:14.83
716 5.3 0.4 1:14.92
716 5.6 0.4 1:15.00
716 5.0 0.4 1:15.09
716 5.6 0.4 1:15.17
716 5.9 0.4 1:15.24
716 10.5 0.4 1:15.31
716 10.5 0.4 1:15.39
716 5.3 0.4 1:15.45
716 15.0 0.4 1:15.55
716 5.6 0.4 1:15.62
716 5.6 0.4 1:15.70
716 5.9 0.4 1:15.78
716 10.0 0.4 1:15.87
716 5.3 0.4 1:15.96
716 11.1 0.4 1:16.02
716 22.2 0.4 1:16.14
716 11.1 0.4 1:16.23
716 5.6 0.4 1:16.31
716 5.0 0.4 1:16.39
716 0.0 0.4 1:16.46
716 11.1 0.4 1:16.55
716 4.5 0.4 1:16.63
716 11.8 0.4 1:16.70
716 16.7 0.4 1:16.78
716 5.0 0.4 1:16.87
716 5.0 0.4 1:16.94
716 15.8 0.4 1:17.03
716 5.6 0.4 1:17.11
716 10.5 0.4 1:17.19
716 5.6 0.4 1:17.26
716 16.7 0.4 1:17.36
716 11.1 0.4 1:17.44
KiB 1531716 avail Mem
716 0.0 0.4 1:17.49
716 0.0 0.4 1:17.49
716 0.0 0.4 1:17.49
716 0.0 0.4 1:17.49
