5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd race2.4.vcd -o race2.4.cdd -v race2.4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" race2.4.v 1 37 1
2 1 14 20006 3 3d 5002 0 0 1 34 2 $u1
2 2 21 20006 3 3d 5002 0 0 1 34 2 $u2
1 x 3 30005 1 0 0 0 1 33 2
1 a 4 30005 1 0 0 0 1 33 2
1 b 4 30008 1 0 0 0 1 33 2
1 c 4 83000b 1 0 0 0 1 33 2
1 d 4 83000e 1 0 0 0 1 33 2
1 e 4 30011 1 0 0 0 1 33 2
1 f 4 30014 1 0 0 0 1 33 2
4 1 7 1 0
4 2 7 2 0
7 3 7 7
3 1 main.$u1 "main.$u1" race2.4.v 0 18 1
2 3 15 40004 1 0 1008 0 0 32 96 1 0 0 0 0 0 0 0
2 4 15 30004 5 2c 900a 3 0 32 34 aa aa aa aa aa aa aa aa
2 5 16 70007 1 1 4 0 0 x
2 6 16 30003 0 1 400 0 0 c
2 7 16 30007 2 37 6 5 6
2 8 17 80008 1 1 4 0 0 x
2 9 17 70007 1 1b 1008 8 0 1 34 1002
2 10 17 30003 0 1 400 0 0 d
2 11 17 30008 2 37 a 9 10
4 11 0 0 0
4 7 0 11 11
4 4 11 7 0
3 1 main.$u2 "main.$u2" race2.4.v 0 25 1
2 12 22 40004 1 0 1008 0 0 32 96 1 0 0 0 0 0 0 0
2 13 22 30004 5 2c 900a 12 0 32 34 aa aa aa aa aa aa aa aa
2 14 23 80008 1 1 4 0 0 x
2 15 23 30003 0 1 400 0 0 e
2 16 23 30008 2 38 6 14 15
2 17 24 90009 1 1 4 0 0 x
2 18 24 80008 1 1b 1008 17 0 1 34 1002
2 19 24 30003 0 1 400 0 0 f
2 20 24 30009 2 38 a 18 19
4 20 0 0 0
4 16 0 20 20
4 13 11 16 0
3 1 main.$u3 "main.$u3" race2.4.v 0 35 1
