0.7
2020.2
Oct 13 2023
20:21:30
/home/fluctlights/Escritorio/PERTE/TFM/SImulaciones/FInal/Vivado/RTL_Files/axis2fifo.v,1756470596,verilog,,/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog/bit_reverse_accel_hls_deadlock_idx0_monitor.v,,axis2fifo,,,../../../../tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog,,,,,
/home/fluctlights/Escritorio/PERTE/TFM/SImulaciones/FInal/Vivado/RTL_Files/fifo2axis.v,1756472702,verilog,,/home/fluctlights/Escritorio/PERTE/TFM/SImulaciones/FInal/Vivado/RTL_Files/axis2fifo.v,,fifo2axis,,,../../../../tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog,,,,,
/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1756465546,verilog,,/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.srcs/sim_1/new/tb_pipeline_blockdesign.v,,design_1_wrapper,,,../../../../tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog,,,,,
/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog/bit_reverse_accel.v,1755372119,verilog,,/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.ip_user_files/bd/design_1/ip/design_1_bit_reverse_accel_0_0/sim/design_1_bit_reverse_accel_0_0.v,/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog/bit_reverse_accel_hls_deadlock_kernel_monitor_top.vh,bit_reverse_accel,,,../../../../tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog,,,,,
/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog/bit_reverse_accel_hls_deadlock_idx0_monitor.v,1755372119,verilog,,/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog/bit_reverse_accel_regslice_both.v,,bit_reverse_accel_hls_deadlock_idx0_monitor,,,../../../../tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog,,,,,
/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog/bit_reverse_accel_hls_deadlock_kernel_monitor_top.vh,1755372119,verilog,,,,,,,,,,,,
/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog/bit_reverse_accel_regslice_both.v,1755372119,verilog,,/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog/bit_reverse_accel.v,,bit_reverse_accel_regslice_both;bit_reverse_accel_regslice_both_w1,,,../../../../tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog,,,,,
/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.ip_user_files/bd/design_1/ip/design_1_axis2fifo_0_0/sim/design_1_axis2fifo_0_0.v,1756470609,verilog,,/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.ip_user_files/bd/design_1/sim/design_1.v,,design_1_axis2fifo_0_0,,,../../../../tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog,,,,,
/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.ip_user_files/bd/design_1/ip/design_1_bit_reverse_accel_0_0/sim/design_1_bit_reverse_accel_0_0.v,1755372119,verilog,,/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.ip_user_files/bd/design_1/ip/design_1_fifo2axis_0_0/sim/design_1_fifo2axis_0_0.v,,design_1_bit_reverse_accel_0_0,,,../../../../tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog,,,,,
/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.ip_user_files/bd/design_1/ip/design_1_fifo2axis_0_0/sim/design_1_fifo2axis_0_0.v,1756472046,verilog,,/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.ip_user_files/bd/design_1/ip/design_1_axis2fifo_0_0/sim/design_1_axis2fifo_0_0.v,,design_1_fifo2axis_0_0,,,../../../../tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog,,,,,
/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.ip_user_files/bd/design_1/sim/design_1.v,1756470608,verilog,,/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,../../../../tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog,,,,,
/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.srcs/sim_1/new/tb_pipeline_blockdesign.v,1756469556,verilog,,,,tb_pipeline_blockdesign,,,../../../../tfm_freertos.gen/sources_1/bd/design_1/ipshared/f352/hdl/verilog,,,,,
