{
  "columns":
  ["", "ALUTs", "FFs", "RAMs", "DSPs", "Details"]
  , "debug_enabled":"true"
  , "type":"module"
  , "total_percent":
  [81.1024, 53.0929, 33.0892, 45.3307, 33.0357]
  , "total":
  [58175, 72513, 233, 37]
  , "name":"Kernel System"
  , "max_resources":
  [109572, 219144, 514, 112]
  , "children":
  [
    {
      "name":"Board interface"
      , "type":"resource"
      , "data":
      [2160, 1908, 20, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"Platform interface logic."
        }
      ]
    }
    , {
      "name":"Global interconnect"
      , "type":"resource"
      , "data":
      [858, 4406, 10, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"Global interconnect for 10 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect."
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Global Memory Interconnect"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"
            }
          ]
        }
      ]
    }
    , {
      "name":"gemm_nn9W"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [37.5241, 23.6575, 16.0041, 25.8755, 13.3929]
      , "total_kernel_resources":
      [25922, 35072, 133, 15]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1574, 1505, 0, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'Cn' (gemm1.cl:28)"
          , "type":"resource"
          , "data":
          [73, 110, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                , "line":28
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 16 and depth 18"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'i' (gemm1.cl:22)"
          , "type":"resource"
          , "data":
          [7, 36, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                , "line":22
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 and depth 1"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (gemm1.cl:22)"
          , "type":"resource"
          , "data":
          [7, 36, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                , "line":22
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 and depth 1"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'k' (gemm1.cl:22)"
          , "type":"resource"
          , "data":
          [40, 31, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                , "line":22
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 and depth 18"
            }
          ]
        }
        , {
          "name":"gemm_nn9W.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 2, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [5, 2, 0, 0]
                }
              ]
            }
          ]
        }
        , {
          "name":"gemm_nn9W.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [326, 468, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [326, 468, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [20, 45, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"gemm1.cl:26"
                  , "type":"resource"
                  , "data":
                  [15, 43, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":26
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:41"
                  , "type":"resource"
                  , "data":
                  [5, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":41
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [165, 71, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"gemm1.cl:25"
                  , "type":"resource"
                  , "data":
                  [426, 96, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":25
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Divide"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [426, 96, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:26"
                  , "type":"resource"
                  , "data":
                  [44, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":26
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [11, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:28"
                  , "type":"resource"
                  , "data":
                  [66, 0, 0, 2]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":28
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [66, 0, 0, 2]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:30"
                  , "type":"resource"
                  , "data":
                  [66, 0, 0, 2]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":30
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [66, 0, 0, 2]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"gemm_nn9W.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [271, 535, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [271, 535, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [117, 370, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"gemm1.cl:25"
                  , "type":"resource"
                  , "data":
                  [25, 101, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":25
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:26"
                  , "type":"resource"
                  , "data":
                  [18, 16, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":26
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:27"
                  , "type":"resource"
                  , "data":
                  [12.6667, 40.6667, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":27
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:28"
                  , "type":"resource"
                  , "data":
                  [25, 101, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":28
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:30"
                  , "type":"resource"
                  , "data":
                  [25, 101, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":30
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:41"
                  , "type":"resource"
                  , "data":
                  [9, 8, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":41
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:42"
                  , "type":"resource"
                  , "data":
                  [2.33333, 2.33333, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":42
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [324, 108, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [141, 5, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [140, 4, 0, 0]
                    }
                    , {
                      "name":"Or"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"gemm1.cl:27"
                  , "type":"resource"
                  , "data":
                  [40.3333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":27
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [7.33333, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:28"
                  , "type":"resource"
                  , "data":
                  [527, 2034, 13, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":28
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [494, 2034, 13, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:33"
                  , "type":"resource"
                  , "data":
                  [66, 0, 0, 2]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":33
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [66, 0, 0, 2]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:42"
                  , "type":"resource"
                  , "data":
                  [3.66667, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":42
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3.66667, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"gemm_nn9W.B3"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1799, 2627, 6, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1799, 2627, 6, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [691, 787, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [21, 31, 0, 0]
                }
                , {
                  "name":"gemm1.cl:26"
                  , "type":"resource"
                  , "data":
                  [67, 82, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":26
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:27"
                  , "type":"resource"
                  , "data":
                  [30.6667, 34, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":27
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:28"
                  , "type":"resource"
                  , "data":
                  [222.5, 224, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":28
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:29"
                  , "type":"resource"
                  , "data":
                  [102.333, 130, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":29
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:30"
                  , "type":"resource"
                  , "data":
                  [41, 31, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":30
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:33"
                  , "type":"resource"
                  , "data":
                  [97, 97, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":33
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:39"
                  , "type":"resource"
                  , "data":
                  [73.5, 110, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":39
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:40"
                  , "type":"resource"
                  , "data":
                  [20.6667, 31, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":40
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:42"
                  , "type":"resource"
                  , "data":
                  [15.3333, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":42
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [755, 314, 1, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"gemm1.cl:24"
                  , "type":"resource"
                  , "data":
                  [426, 96, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":24
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Divide"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [426, 96, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:26"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":26
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:27"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":27
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:29"
                  , "type":"resource"
                  , "data":
                  [108, 3, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":29
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"And"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [2.33333, 1, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":6
                      , "data":
                      [72.6667, 2, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:30"
                  , "type":"resource"
                  , "data":
                  [973, 2485, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":30
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"'__acl__convert_HalfToFP' Function Call"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [42, 60, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"64-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [65, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [833, 2425, 16, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:31"
                  , "type":"resource"
                  , "data":
                  [973, 2485, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":31
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"'__acl__convert_HalfToFP' Function Call"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [42, 60, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"64-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [65, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [833, 2425, 16, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:32"
                  , "type":"resource"
                  , "data":
                  [973, 2485, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":32
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"'__acl__convert_HalfToFP' Function Call"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [42, 60, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"64-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [65, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [833, 2425, 16, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:33"
                  , "type":"resource"
                  , "data":
                  [973, 2485, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":33
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"'__acl__convert_HalfToFP' Function Call"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [42, 60, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"64-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [65, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [833, 2425, 16, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:34"
                  , "type":"resource"
                  , "data":
                  [973, 2485, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":34
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"'__acl__convert_HalfToFP' Function Call"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [42, 60, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"64-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [65, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [833, 2425, 16, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:35"
                  , "type":"resource"
                  , "data":
                  [973, 2485, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":35
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"'__acl__convert_HalfToFP' Function Call"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [42, 60, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"64-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [65, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [833, 2425, 16, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:36"
                  , "type":"resource"
                  , "data":
                  [822, 720, 0, 3]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":36
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Floating-point Multiply"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [822, 720, 0, 3]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:37"
                  , "type":"resource"
                  , "data":
                  [822, 720, 0, 3]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":37
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Floating-point Multiply"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [822, 720, 0, 3]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:38"
                  , "type":"resource"
                  , "data":
                  [822, 720, 0, 3]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":38
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Floating-point Multiply"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [822, 720, 0, 3]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:39"
                  , "type":"resource"
                  , "data":
                  [1023, 757, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":39
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"'__acl__convert_FPtoHalf' Function Call"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [14, 20, 0, 0]
                    }
                    , {
                      "name":"'__acl__convert_HalfToFP' Function Call"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [14, 20, 0, 0]
                    }
                    , {
                      "name":"Floating-point Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [995, 717, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:39 > gemm1.cl:3"
                  , "type":"resource"
                  , "data":
                  [7960, 5736, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":39
                      }
                      , {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":3
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Floating-point Add"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [7960, 5736, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:40"
                  , "type":"resource"
                  , "data":
                  [2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":40
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"And"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [0.666667, 0, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1.33333, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"gemm_nn9W.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"gemm1.cl:28"
                  , "type":"resource"
                  , "data":
                  [13, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":28
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [13, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:41"
                  , "type":"resource"
                  , "data":
                  [399, 2200, 17, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":41
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [399, 2200, 17, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced write-ack LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"gemm_nn9W.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [25, 19, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"gemm1.cl:41"
                  , "type":"resource"
                  , "data":
                  [25, 19, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":41
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"gemm_nn9W.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [3, 8, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [3, 8, 0, 0]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"gemm_nnfW"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [38.0898, 26.6811, 14.2039, 13.6187, 19.6429]
      , "total_kernel_resources":
      [29235, 31127, 70, 22]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1574, 1505, 0, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'Cn' (gemm1.cl:58)"
          , "type":"resource"
          , "data":
          [73, 110, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                , "line":58
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 16 and depth 18 (depth was increased by a factor of 18 due to a loop initiation interval of 18.)"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'i' (gemm1.cl:52)"
          , "type":"resource"
          , "data":
          [7, 36, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                , "line":52
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 and depth 1"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (gemm1.cl:52)"
          , "type":"resource"
          , "data":
          [7, 36, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                , "line":52
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 and depth 1"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'k' (gemm1.cl:52)"
          , "type":"resource"
          , "data":
          [40, 31, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                , "line":52
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 and depth 18 (depth was increased by a factor of 18 due to a loop initiation interval of 18.)"
            }
          ]
        }
        , {
          "name":"gemm_nnfW.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 2, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [5, 2, 0, 0]
                }
              ]
            }
          ]
        }
        , {
          "name":"gemm_nnfW.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [163, 240, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [163, 240, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [20, 45, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"gemm1.cl:56"
                  , "type":"resource"
                  , "data":
                  [15, 43, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":56
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:65"
                  , "type":"resource"
                  , "data":
                  [5, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":65
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [164, 68, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [79, 1, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"gemm1.cl:56"
                  , "type":"resource"
                  , "data":
                  [44, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":56
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [11, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:59"
                  , "type":"resource"
                  , "data":
                  [66, 0, 0, 2]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":59
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [66, 0, 0, 2]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:60"
                  , "type":"resource"
                  , "data":
                  [66, 0, 0, 2]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":60
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [66, 0, 0, 2]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"gemm_nnfW.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [255, 503, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [255, 503, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [100, 305, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [8, 36, 0, 0]
                }
                , {
                  "name":"gemm1.cl:56"
                  , "type":"resource"
                  , "data":
                  [18, 16, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":56
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:57"
                  , "type":"resource"
                  , "data":
                  [12.6667, 40.6667, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":57
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:59"
                  , "type":"resource"
                  , "data":
                  [25, 101, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":59
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:60"
                  , "type":"resource"
                  , "data":
                  [25, 101, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":60
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:65"
                  , "type":"resource"
                  , "data":
                  [9, 8, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":65
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:66"
                  , "type":"resource"
                  , "data":
                  [2.33333, 2.33333, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":66
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [324, 108, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [141, 5, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [140, 4, 0, 0]
                    }
                    , {
                      "name":"Or"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"gemm1.cl:57"
                  , "type":"resource"
                  , "data":
                  [40.3333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":57
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [7.33333, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:59"
                  , "type":"resource"
                  , "data":
                  [527, 2034, 13, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":59
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [494, 2034, 13, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:61"
                  , "type":"resource"
                  , "data":
                  [66, 0, 0, 2]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":61
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [66, 0, 0, 2]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:66"
                  , "type":"resource"
                  , "data":
                  [3.66667, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":66
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3.66667, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"gemm_nnfW.B3"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1835, 2620, 13, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1835, 2620, 13, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [529, 577, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [21, 31, 0, 0]
                }
                , {
                  "name":"gemm1.cl:56"
                  , "type":"resource"
                  , "data":
                  [42, 62, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":56
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:57"
                  , "type":"resource"
                  , "data":
                  [30.6667, 34, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":57
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:59"
                  , "type":"resource"
                  , "data":
                  [264.5, 261, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":59
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:60"
                  , "type":"resource"
                  , "data":
                  [41, 31, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":60
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:61"
                  , "type":"resource"
                  , "data":
                  [41, 31, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":61
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:63"
                  , "type":"resource"
                  , "data":
                  [73.5, 110, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":63
                      }
                    ]
                  ]
                }
                , {
                  "name":"gemm1.cl:66"
                  , "type":"resource"
                  , "data":
                  [15.3333, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":66
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [495, 250, 1, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [44, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"gemm1.cl:56"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":56
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:57"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":57
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:59"
                  , "type":"resource"
                  , "data":
                  [103, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":59
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [70, 2, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:60"
                  , "type":"resource"
                  , "data":
                  [811, 2534, 13, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":60
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"'__acl__convert_HalfToFP' Function Call"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [224, 320, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [554, 2214, 13, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:61"
                  , "type":"resource"
                  , "data":
                  [811, 2534, 13, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":61
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"'__acl__convert_HalfToFP' Function Call"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [224, 320, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [554, 2214, 13, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:62"
                  , "type":"resource"
                  , "data":
                  [4384, 3840, 0, 16]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":62
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Floating-point Multiply"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [4384, 3840, 0, 16]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:63"
                  , "type":"resource"
                  , "data":
                  [1023, 757, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":63
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"'__acl__convert_FPtoHalf' Function Call"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [14, 20, 0, 0]
                    }
                    , {
                      "name":"'__acl__convert_HalfToFP' Function Call"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [14, 20, 0, 0]
                    }
                    , {
                      "name":"Floating-point Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [995, 717, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:63 > gemm1.cl:9"
                  , "type":"resource"
                  , "data":
                  [14925, 10755, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":63
                      }
                      , {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Floating-point Add"
                      , "type":"resource"
                      , "count":15
                      , "data":
                      [14925, 10755, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"gemm_nnfW.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"gemm1.cl:59"
                  , "type":"resource"
                  , "data":
                  [13, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":59
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [13, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"gemm1.cl:65"
                  , "type":"resource"
                  , "data":
                  [399, 2200, 17, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":65
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [399, 2200, 17, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced write-ack LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"gemm_nnfW.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [25, 19, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"gemm1.cl:65"
                  , "type":"resource"
                  , "data":
                  [25, 19, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl"
                        , "line":65
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"gemm_nnfW.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [3, 8, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [3, 8, 0, 0]
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
