{"vcs1":{"timestamp_begin":1685171498.001095026, "rt":0.68, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685171497.528700119}
{"VCS_COMP_START_TIME": 1685171497.528700119}
{"VCS_COMP_END_TIME": 1685171499.904350518}
{"VCS_USER_OPTIONS": "BIST_Checkboard_tb.v BIST_SRAM_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
