# LearningSystemVerilog
A collection of small projects and exercises developed in SystemVerilog, focusing on building skills in digital design, simulation, and verification.
