// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "03/06/2019 13:40:33"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pract_3_spi (
	CLK,
	reset_n,
	I2C_SCLK,
	I2C_SDAT,
	G_SENSOR_CS_N,
	G_SENSOR_INT,
	btn_1,
	LEDS,
	dip_sw);
input 	CLK;
input 	reset_n;
output 	I2C_SCLK;
output 	I2C_SDAT;
output 	G_SENSOR_CS_N;
input 	G_SENSOR_INT;
input 	btn_1;
output 	[7:0] LEDS;
input 	[3:0] dip_sw;

// Design Ports Information
// I2C_SCLK	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_SENSOR_CS_N	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_SENSOR_INT	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_1	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDS[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDS[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDS[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDS[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDS[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDS[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDS[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDS[7]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SDAT	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dip_sw[3]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dip_sw[1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dip_sw[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dip_sw[2]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pract_3_spi_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \G_SENSOR_INT~input_o ;
wire \btn_1~input_o ;
wire \I2C_SDAT~output_o ;
wire \I2C_SCLK~output_o ;
wire \G_SENSOR_CS_N~output_o ;
wire \LEDS[0]~output_o ;
wire \LEDS[1]~output_o ;
wire \LEDS[2]~output_o ;
wire \LEDS[3]~output_o ;
wire \LEDS[4]~output_o ;
wire \LEDS[5]~output_o ;
wire \LEDS[6]~output_o ;
wire \LEDS[7]~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~33_combout ;
wire \reset_n~input_o ;
wire \accel_rw_inst1|state.INIT~feeder_combout ;
wire \accel_rw_inst1|state.INIT~q ;
wire \accel_rw_inst1|Selector2~1_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|busy~2_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|busy~q ;
wire \accel_rw_inst1|Selector2~2_combout ;
wire \accel_rw_inst1|Selector5~0_combout ;
wire \accel_rw_inst1|state.RD_ST~q ;
wire \accel_rw_inst1|Selector6~0_combout ;
wire \accel_rw_inst1|state.RX~q ;
wire \accel_rw_inst1|Selector3~0_combout ;
wire \accel_rw_inst1|Selector3~1_combout ;
wire \accel_rw_inst1|state.IDLE~q ;
wire \accel_rw_inst1|busy_out~0_combout ;
wire \accel_rw_inst1|busy_out~q ;
wire \Selector33~0_combout ;
wire \state.READING~q ;
wire \tx_data_buffer[1]~2_combout ;
wire \delay[0]~16_combout ;
wire \delay[15]~48_combout ;
wire \delay[0]~17 ;
wire \delay[1]~18_combout ;
wire \delay[1]~19 ;
wire \delay[2]~20_combout ;
wire \delay[2]~21 ;
wire \delay[3]~22_combout ;
wire \delay[3]~23 ;
wire \delay[4]~24_combout ;
wire \delay[4]~25 ;
wire \delay[5]~26_combout ;
wire \delay[5]~27 ;
wire \delay[6]~28_combout ;
wire \delay[6]~29 ;
wire \delay[7]~30_combout ;
wire \delay[7]~31 ;
wire \delay[8]~32_combout ;
wire \delay[8]~33 ;
wire \delay[9]~34_combout ;
wire \delay[9]~35 ;
wire \delay[10]~36_combout ;
wire \delay[10]~37 ;
wire \delay[11]~38_combout ;
wire \delay[11]~39 ;
wire \delay[12]~40_combout ;
wire \delay[12]~41 ;
wire \delay[13]~42_combout ;
wire \delay[13]~43 ;
wire \delay[14]~44_combout ;
wire \delay[14]~45 ;
wire \delay[15]~46_combout ;
wire \Selector27~1_combout ;
wire \Selector27~2_combout ;
wire \next_wr_buffer~q ;
wire \init_accel_inst1|Selector1~0_combout ;
wire \init_accel_inst1|state.IDLE~q ;
wire \init_accel_inst1|state.WR_THRESH_ACT~feeder_combout ;
wire \init_accel_inst1|state.WR_THRESH_ACT~q ;
wire \init_accel_inst1|state.WR_THRESH_INACT~feeder_combout ;
wire \init_accel_inst1|state.WR_THRESH_INACT~q ;
wire \init_accel_inst1|state.WR_TIME_INACT~q ;
wire \init_accel_inst1|state.WR_ACT_INACT_CTL~feeder_combout ;
wire \init_accel_inst1|state.WR_ACT_INACT_CTL~q ;
wire \init_accel_inst1|state.WR_THRESH_FF~feeder_combout ;
wire \init_accel_inst1|state.WR_THRESH_FF~q ;
wire \init_accel_inst1|state.WR_TIME_FF~feeder_combout ;
wire \init_accel_inst1|state.WR_TIME_FF~q ;
wire \init_accel_inst1|state.WR_BW_RATE~feeder_combout ;
wire \init_accel_inst1|state.WR_BW_RATE~q ;
wire \init_accel_inst1|state.WR_INT_ENABLE~q ;
wire \init_accel_inst1|state.WR_INT_MAP~q ;
wire \init_accel_inst1|state.WR_THRESH_TAP~feeder_combout ;
wire \init_accel_inst1|state.WR_THRESH_TAP~q ;
wire \init_accel_inst1|state.WR_DUR~q ;
wire \init_accel_inst1|state.WR_TAP_AXES~q ;
wire \init_accel_inst1|state.WR_LATENT~q ;
wire \init_accel_inst1|state.WR_WINDOW~feeder_combout ;
wire \init_accel_inst1|state.WR_WINDOW~q ;
wire \init_accel_inst1|state.WR_POWER_CONTROL~feeder_combout ;
wire \init_accel_inst1|state.WR_POWER_CONTROL~q ;
wire \init_accel_inst1|Selector17~0_combout ;
wire \init_accel_inst1|busy_buffer~q ;
wire \Selector26~0_combout ;
wire \init_done~q ;
wire \Selector28~2_combout ;
wire \Selector28~0_combout ;
wire \Selector28~1_combout ;
wire \Selector32~0_combout ;
wire \state.RD_PARAMS_SEND~q ;
wire \Selector31~1_combout ;
wire \Selector31~2_combout ;
wire \Selector31~3_combout ;
wire \state.WRITING~q ;
wire \Selector29~0_combout ;
wire \Selector29~1_combout ;
wire \state.IDLE~q ;
wire \Selector27~0_combout ;
wire \Selector30~0_combout ;
wire \state.WR_PARAMS_SEND~q ;
wire \read_accel_n~0_combout ;
wire \write_accel_n~q ;
wire \read_accel_n~q ;
wire \accel_rw_inst1|Selector2~3_combout ;
wire \accel_rw_inst1|Selector4~0_combout ;
wire \accel_rw_inst1|Selector4~1_combout ;
wire \accel_rw_inst1|state.WR_ST~q ;
wire \accel_rw_inst1|Selector7~1_combout ;
wire \accel_rw_inst1|Selector7~2_combout ;
wire \accel_rw_inst1|Selector7~3_combout ;
wire \accel_rw_inst1|state.TX~q ;
wire \accel_rw_inst1|Selector2~0_combout ;
wire \accel_rw_inst1|Selector1~0_combout ;
wire \accel_rw_inst1|enable~q ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~33 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~34_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~17_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~35 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~36_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~16_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~37 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~38_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~15_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~39 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~40_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~14_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~41 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~42_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~13_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~43 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~44_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~12_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~45 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~46_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~11_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~47 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~48_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~10_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~49 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~50_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~9_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~2_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~51 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~52_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~8_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~53 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~54_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~7_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~55 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~56_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~6_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~57 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~58_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~5_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~1_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~59 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~60_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~4_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~61 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~62_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~3_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2]~feeder_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~3_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~1 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~2_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~32_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~3 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~4_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~1_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~5 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~6_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~31_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~7 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~8_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~30_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~9 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~10_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~29_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~11 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~12_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~28_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~13 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~14_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~27_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~15 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~16_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~26_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~17 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~18_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~25_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~19 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~20_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~24_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~21 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~22_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~23_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~23 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~24_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~22_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~25 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~26_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~21_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~27 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~28_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~20_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~29 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~30_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~19_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~31 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Add4~32_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count~18_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~5_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~8_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~7_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~6_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~6_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~7 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~8_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~9 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~10_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~11 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~12_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~13 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~14_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~15 ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5]~17_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|busy~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|busy~1_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|state~feeder_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|state~q ;
wire \accel_rw_inst1|Selector0~0_combout ;
wire \accel_rw_inst1|rw_buffer~q ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|assert_data~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1_combout ;
wire \I2C_SDAT~input_o ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~3_combout ;
wire \init_accel_inst1|Selector19~0_combout ;
wire \Selector22~0_combout ;
wire \tx_data_buffer[1]~3_combout ;
wire \tx_data_buffer[1]~4_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~4_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1]~5_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~6_combout ;
wire \init_accel_inst1|WideOr0~0_combout ;
wire \init_accel_inst1|Selector18~0_combout ;
wire \Selector20~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~7_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~8_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~9_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~10_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~11_combout ;
wire \dip_sw[0]~input_o ;
wire \dip_sw[1]~input_o ;
wire \dip_sw[2]~input_o ;
wire \dip_sw[3]~input_o ;
wire \Selector15~0_combout ;
wire \init_accel_inst1|WideOr2~1_combout ;
wire \init_accel_inst1|WideOr5~0_combout ;
wire \init_accel_inst1|WideOr5~combout ;
wire \Selector15~1_combout ;
wire \cmd_buffer[5]~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~9_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ;
wire \init_accel_inst1|WideOr4~0_combout ;
wire \init_accel_inst1|WideOr4~combout ;
wire \Selector14~6_combout ;
wire \WideOr1~combout ;
wire \Selector14~4_combout ;
wire \Selector14~5_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~8_combout ;
wire \init_accel_inst1|WideOr3~0_combout ;
wire \init_accel_inst1|WideOr3~combout ;
wire \Selector13~7_combout ;
wire \Selector13~5_combout ;
wire \Selector13~6_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~7_combout ;
wire \init_accel_inst1|WideOr2~0_combout ;
wire \init_accel_inst1|WideOr2~combout ;
wire \Selector12~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~6_combout ;
wire \Selector10~3_combout ;
wire \Selector10~7_combout ;
wire \Selector11~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~5_combout ;
wire \init_accel_inst1|WideOr1~combout ;
wire \Selector10~6_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~4_combout ;
wire \Selector9~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~3_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~1_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|process_0~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|sdio~1_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|sdio~2_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|sdio~3_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|sdio~4_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|sdio~reg0_q ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|sdio~5_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|sdio~en_q ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|ss_n~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|Equal2~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|ss_n~1_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|sclk~1_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|sclk~2_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|sclk~3_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|sclk~q ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~feeder_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~1_combout ;
wire \Selector7~0_combout ;
wire \Selector0~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[1]~feeder_combout ;
wire \Selector6~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[2]~feeder_combout ;
wire \Selector5~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[3]~feeder_combout ;
wire \Selector4~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[4]~feeder_combout ;
wire \Selector3~0_combout ;
wire \Selector2~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~feeder_combout ;
wire \Selector1~0_combout ;
wire \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[7]~feeder_combout ;
wire \Selector0~1_combout ;
wire [7:0] \init_accel_inst1|cmd_buffer ;
wire [7:0] \init_accel_inst1|rx_buffer ;
wire [31:0] \accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio ;
wire [5:0] \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles ;
wire [7:0] \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer ;
wire [15:0] delay;
wire [7:0] tx_data_buffer;
wire [0:0] \accel_rw_inst1|spi_3_wire_master_inst1|ss_n ;
wire [7:0] cmd_buffer;
wire [31:0] \accel_rw_inst1|spi_3_wire_master_inst1|count ;
wire [7:0] leds_buffer;
wire [7:0] \accel_rw_inst1|spi_3_wire_master_inst1|rx_data ;
wire [7:0] \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \I2C_SDAT~output (
	.i(\accel_rw_inst1|spi_3_wire_master_inst1|sdio~reg0_q ),
	.oe(\accel_rw_inst1|spi_3_wire_master_inst1|sdio~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \I2C_SCLK~output (
	.i(\accel_rw_inst1|spi_3_wire_master_inst1|sclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \G_SENSOR_CS_N~output (
	.i(!\accel_rw_inst1|spi_3_wire_master_inst1|ss_n [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G_SENSOR_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \G_SENSOR_CS_N~output .bus_hold = "false";
defparam \G_SENSOR_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \LEDS[0]~output (
	.i(leds_buffer[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDS[0]~output .bus_hold = "false";
defparam \LEDS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \LEDS[1]~output (
	.i(leds_buffer[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDS[1]~output .bus_hold = "false";
defparam \LEDS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \LEDS[2]~output (
	.i(leds_buffer[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDS[2]~output .bus_hold = "false";
defparam \LEDS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \LEDS[3]~output (
	.i(leds_buffer[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDS[3]~output .bus_hold = "false";
defparam \LEDS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \LEDS[4]~output (
	.i(leds_buffer[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDS[4]~output .bus_hold = "false";
defparam \LEDS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \LEDS[5]~output (
	.i(leds_buffer[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDS[5]~output .bus_hold = "false";
defparam \LEDS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \LEDS[6]~output (
	.i(leds_buffer[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDS[6]~output .bus_hold = "false";
defparam \LEDS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \LEDS[7]~output (
	.i(leds_buffer[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDS[7]~output .bus_hold = "false";
defparam \LEDS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~0 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~0_combout  = \accel_rw_inst1|spi_3_wire_master_inst1|count [0] $ (GND)
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~1  = CARRY(!\accel_rw_inst1|spi_3_wire_master_inst1|count [0])

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~0_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~1 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~0 .lut_mask = 16'hAA55;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~33 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~33_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~0_combout  & !\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~33_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~33 .lut_mask = 16'h000F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N24
cycloneive_lcell_comb \accel_rw_inst1|state.INIT~feeder (
// Equation(s):
// \accel_rw_inst1|state.INIT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|state.INIT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|state.INIT~feeder .lut_mask = 16'hFFFF;
defparam \accel_rw_inst1|state.INIT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N25
dffeas \accel_rw_inst1|state.INIT (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|state.INIT~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|state.INIT .is_wysiwyg = "true";
defparam \accel_rw_inst1|state.INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N8
cycloneive_lcell_comb \accel_rw_inst1|Selector2~1 (
// Equation(s):
// \accel_rw_inst1|Selector2~1_combout  = (!\accel_rw_inst1|state.RD_ST~q  & !\accel_rw_inst1|state.WR_ST~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|state.RD_ST~q ),
	.datad(\accel_rw_inst1|state.WR_ST~q ),
	.cin(gnd),
	.combout(\accel_rw_inst1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|Selector2~1 .lut_mask = 16'h000F;
defparam \accel_rw_inst1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|busy~2 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|busy~2_combout  = !\accel_rw_inst1|spi_3_wire_master_inst1|busy~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|busy~1_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|busy~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|busy~2 .lut_mask = 16'h00FF;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|busy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N25
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|busy (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|busy~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|busy .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N18
cycloneive_lcell_comb \accel_rw_inst1|Selector2~2 (
// Equation(s):
// \accel_rw_inst1|Selector2~2_combout  = (\accel_rw_inst1|state.INIT~q  & ((\accel_rw_inst1|spi_3_wire_master_inst1|busy~q  & ((\accel_rw_inst1|Selector2~0_combout ))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|busy~q  & 
// (\accel_rw_inst1|Selector2~1_combout ))))

	.dataa(\accel_rw_inst1|Selector2~1_combout ),
	.datab(\accel_rw_inst1|state.INIT~q ),
	.datac(\accel_rw_inst1|Selector2~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|busy~q ),
	.cin(gnd),
	.combout(\accel_rw_inst1|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|Selector2~2 .lut_mask = 16'hC088;
defparam \accel_rw_inst1|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N26
cycloneive_lcell_comb \accel_rw_inst1|Selector5~0 (
// Equation(s):
// \accel_rw_inst1|Selector5~0_combout  = (\accel_rw_inst1|Selector2~3_combout  & (!\write_accel_n~q )) # (!\accel_rw_inst1|Selector2~3_combout  & (((\accel_rw_inst1|state.RD_ST~q  & \accel_rw_inst1|Selector2~2_combout ))))

	.dataa(\accel_rw_inst1|Selector2~3_combout ),
	.datab(\write_accel_n~q ),
	.datac(\accel_rw_inst1|state.RD_ST~q ),
	.datad(\accel_rw_inst1|Selector2~2_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|Selector5~0 .lut_mask = 16'h7222;
defparam \accel_rw_inst1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N27
dffeas \accel_rw_inst1|state.RD_ST (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|state.RD_ST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|state.RD_ST .is_wysiwyg = "true";
defparam \accel_rw_inst1|state.RD_ST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N10
cycloneive_lcell_comb \accel_rw_inst1|Selector6~0 (
// Equation(s):
// \accel_rw_inst1|Selector6~0_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|busy~q  & ((\accel_rw_inst1|state.RD_ST~q ) # (\accel_rw_inst1|state.RX~q )))

	.dataa(\accel_rw_inst1|state.RD_ST~q ),
	.datab(gnd),
	.datac(\accel_rw_inst1|state.RX~q ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|busy~q ),
	.cin(gnd),
	.combout(\accel_rw_inst1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|Selector6~0 .lut_mask = 16'h00FA;
defparam \accel_rw_inst1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N11
dffeas \accel_rw_inst1|state.RX (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|state.RX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|state.RX .is_wysiwyg = "true";
defparam \accel_rw_inst1|state.RX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N0
cycloneive_lcell_comb \accel_rw_inst1|Selector3~0 (
// Equation(s):
// \accel_rw_inst1|Selector3~0_combout  = ((\accel_rw_inst1|spi_3_wire_master_inst1|busy~q  & ((\accel_rw_inst1|state.RX~q ) # (\accel_rw_inst1|state.TX~q )))) # (!\accel_rw_inst1|state.INIT~q )

	.dataa(\accel_rw_inst1|state.RX~q ),
	.datab(\accel_rw_inst1|state.INIT~q ),
	.datac(\accel_rw_inst1|state.TX~q ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|busy~q ),
	.cin(gnd),
	.combout(\accel_rw_inst1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|Selector3~0 .lut_mask = 16'hFB33;
defparam \accel_rw_inst1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N6
cycloneive_lcell_comb \accel_rw_inst1|Selector3~1 (
// Equation(s):
// \accel_rw_inst1|Selector3~1_combout  = (!\accel_rw_inst1|Selector2~3_combout  & ((\accel_rw_inst1|Selector3~0_combout ) # ((\accel_rw_inst1|state.IDLE~q  & \accel_rw_inst1|Selector2~2_combout ))))

	.dataa(\accel_rw_inst1|Selector2~3_combout ),
	.datab(\accel_rw_inst1|Selector3~0_combout ),
	.datac(\accel_rw_inst1|state.IDLE~q ),
	.datad(\accel_rw_inst1|Selector2~2_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|Selector3~1 .lut_mask = 16'h5444;
defparam \accel_rw_inst1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N7
dffeas \accel_rw_inst1|state.IDLE (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|state.IDLE .is_wysiwyg = "true";
defparam \accel_rw_inst1|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N16
cycloneive_lcell_comb \accel_rw_inst1|busy_out~0 (
// Equation(s):
// \accel_rw_inst1|busy_out~0_combout  = (\accel_rw_inst1|state.INIT~q  & !\accel_rw_inst1|state.IDLE~q )

	.dataa(\accel_rw_inst1|state.INIT~q ),
	.datab(gnd),
	.datac(\accel_rw_inst1|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|busy_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|busy_out~0 .lut_mask = 16'h0A0A;
defparam \accel_rw_inst1|busy_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N17
dffeas \accel_rw_inst1|busy_out (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|busy_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|busy_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|busy_out .is_wysiwyg = "true";
defparam \accel_rw_inst1|busy_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N16
cycloneive_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (\state.READING~q ) # (\state.RD_PARAMS_SEND~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.READING~q ),
	.datad(\state.RD_PARAMS_SEND~q ),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'hFFF0;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N17
dffeas \state.READING (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector33~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(!\accel_rw_inst1|busy_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.READING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.READING .is_wysiwyg = "true";
defparam \state.READING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N8
cycloneive_lcell_comb \tx_data_buffer[1]~2 (
// Equation(s):
// \tx_data_buffer[1]~2_combout  = (!\state.READING~q  & !\state.WRITING~q )

	.dataa(gnd),
	.datab(\state.READING~q ),
	.datac(gnd),
	.datad(\state.WRITING~q ),
	.cin(gnd),
	.combout(\tx_data_buffer[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data_buffer[1]~2 .lut_mask = 16'h0033;
defparam \tx_data_buffer[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N0
cycloneive_lcell_comb \delay[0]~16 (
// Equation(s):
// \delay[0]~16_combout  = delay[0] $ (VCC)
// \delay[0]~17  = CARRY(delay[0])

	.dataa(gnd),
	.datab(delay[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\delay[0]~16_combout ),
	.cout(\delay[0]~17 ));
// synopsys translate_off
defparam \delay[0]~16 .lut_mask = 16'h33CC;
defparam \delay[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N22
cycloneive_lcell_comb \delay[15]~48 (
// Equation(s):
// \delay[15]~48_combout  = (\reset_n~input_o  & (\state.IDLE~q  & \init_done~q ))

	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\state.IDLE~q ),
	.datad(\init_done~q ),
	.cin(gnd),
	.combout(\delay[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \delay[15]~48 .lut_mask = 16'hC000;
defparam \delay[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N1
dffeas \delay[0] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\delay[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(delay[15]),
	.sload(gnd),
	.ena(\delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[0]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[0] .is_wysiwyg = "true";
defparam \delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N2
cycloneive_lcell_comb \delay[1]~18 (
// Equation(s):
// \delay[1]~18_combout  = (delay[1] & (!\delay[0]~17 )) # (!delay[1] & ((\delay[0]~17 ) # (GND)))
// \delay[1]~19  = CARRY((!\delay[0]~17 ) # (!delay[1]))

	.dataa(gnd),
	.datab(delay[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay[0]~17 ),
	.combout(\delay[1]~18_combout ),
	.cout(\delay[1]~19 ));
// synopsys translate_off
defparam \delay[1]~18 .lut_mask = 16'h3C3F;
defparam \delay[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N3
dffeas \delay[1] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\delay[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(delay[15]),
	.sload(gnd),
	.ena(\delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[1]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[1] .is_wysiwyg = "true";
defparam \delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N4
cycloneive_lcell_comb \delay[2]~20 (
// Equation(s):
// \delay[2]~20_combout  = (delay[2] & (\delay[1]~19  $ (GND))) # (!delay[2] & (!\delay[1]~19  & VCC))
// \delay[2]~21  = CARRY((delay[2] & !\delay[1]~19 ))

	.dataa(gnd),
	.datab(delay[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay[1]~19 ),
	.combout(\delay[2]~20_combout ),
	.cout(\delay[2]~21 ));
// synopsys translate_off
defparam \delay[2]~20 .lut_mask = 16'hC30C;
defparam \delay[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N5
dffeas \delay[2] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\delay[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(delay[15]),
	.sload(gnd),
	.ena(\delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[2]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[2] .is_wysiwyg = "true";
defparam \delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N6
cycloneive_lcell_comb \delay[3]~22 (
// Equation(s):
// \delay[3]~22_combout  = (delay[3] & (!\delay[2]~21 )) # (!delay[3] & ((\delay[2]~21 ) # (GND)))
// \delay[3]~23  = CARRY((!\delay[2]~21 ) # (!delay[3]))

	.dataa(delay[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay[2]~21 ),
	.combout(\delay[3]~22_combout ),
	.cout(\delay[3]~23 ));
// synopsys translate_off
defparam \delay[3]~22 .lut_mask = 16'h5A5F;
defparam \delay[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N7
dffeas \delay[3] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\delay[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(delay[15]),
	.sload(gnd),
	.ena(\delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[3]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[3] .is_wysiwyg = "true";
defparam \delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N8
cycloneive_lcell_comb \delay[4]~24 (
// Equation(s):
// \delay[4]~24_combout  = (delay[4] & (\delay[3]~23  $ (GND))) # (!delay[4] & (!\delay[3]~23  & VCC))
// \delay[4]~25  = CARRY((delay[4] & !\delay[3]~23 ))

	.dataa(gnd),
	.datab(delay[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay[3]~23 ),
	.combout(\delay[4]~24_combout ),
	.cout(\delay[4]~25 ));
// synopsys translate_off
defparam \delay[4]~24 .lut_mask = 16'hC30C;
defparam \delay[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N9
dffeas \delay[4] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\delay[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(delay[15]),
	.sload(gnd),
	.ena(\delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[4]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[4] .is_wysiwyg = "true";
defparam \delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N10
cycloneive_lcell_comb \delay[5]~26 (
// Equation(s):
// \delay[5]~26_combout  = (delay[5] & (!\delay[4]~25 )) # (!delay[5] & ((\delay[4]~25 ) # (GND)))
// \delay[5]~27  = CARRY((!\delay[4]~25 ) # (!delay[5]))

	.dataa(delay[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay[4]~25 ),
	.combout(\delay[5]~26_combout ),
	.cout(\delay[5]~27 ));
// synopsys translate_off
defparam \delay[5]~26 .lut_mask = 16'h5A5F;
defparam \delay[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N11
dffeas \delay[5] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\delay[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(delay[15]),
	.sload(gnd),
	.ena(\delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[5]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[5] .is_wysiwyg = "true";
defparam \delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N12
cycloneive_lcell_comb \delay[6]~28 (
// Equation(s):
// \delay[6]~28_combout  = (delay[6] & (\delay[5]~27  $ (GND))) # (!delay[6] & (!\delay[5]~27  & VCC))
// \delay[6]~29  = CARRY((delay[6] & !\delay[5]~27 ))

	.dataa(delay[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay[5]~27 ),
	.combout(\delay[6]~28_combout ),
	.cout(\delay[6]~29 ));
// synopsys translate_off
defparam \delay[6]~28 .lut_mask = 16'hA50A;
defparam \delay[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N13
dffeas \delay[6] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\delay[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(delay[15]),
	.sload(gnd),
	.ena(\delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[6]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[6] .is_wysiwyg = "true";
defparam \delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N14
cycloneive_lcell_comb \delay[7]~30 (
// Equation(s):
// \delay[7]~30_combout  = (delay[7] & (!\delay[6]~29 )) # (!delay[7] & ((\delay[6]~29 ) # (GND)))
// \delay[7]~31  = CARRY((!\delay[6]~29 ) # (!delay[7]))

	.dataa(gnd),
	.datab(delay[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay[6]~29 ),
	.combout(\delay[7]~30_combout ),
	.cout(\delay[7]~31 ));
// synopsys translate_off
defparam \delay[7]~30 .lut_mask = 16'h3C3F;
defparam \delay[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N15
dffeas \delay[7] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\delay[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(delay[15]),
	.sload(gnd),
	.ena(\delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[7]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[7] .is_wysiwyg = "true";
defparam \delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N16
cycloneive_lcell_comb \delay[8]~32 (
// Equation(s):
// \delay[8]~32_combout  = (delay[8] & (\delay[7]~31  $ (GND))) # (!delay[8] & (!\delay[7]~31  & VCC))
// \delay[8]~33  = CARRY((delay[8] & !\delay[7]~31 ))

	.dataa(gnd),
	.datab(delay[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay[7]~31 ),
	.combout(\delay[8]~32_combout ),
	.cout(\delay[8]~33 ));
// synopsys translate_off
defparam \delay[8]~32 .lut_mask = 16'hC30C;
defparam \delay[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N17
dffeas \delay[8] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\delay[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(delay[15]),
	.sload(gnd),
	.ena(\delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[8]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[8] .is_wysiwyg = "true";
defparam \delay[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N18
cycloneive_lcell_comb \delay[9]~34 (
// Equation(s):
// \delay[9]~34_combout  = (delay[9] & (!\delay[8]~33 )) # (!delay[9] & ((\delay[8]~33 ) # (GND)))
// \delay[9]~35  = CARRY((!\delay[8]~33 ) # (!delay[9]))

	.dataa(gnd),
	.datab(delay[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay[8]~33 ),
	.combout(\delay[9]~34_combout ),
	.cout(\delay[9]~35 ));
// synopsys translate_off
defparam \delay[9]~34 .lut_mask = 16'h3C3F;
defparam \delay[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N19
dffeas \delay[9] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\delay[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(delay[15]),
	.sload(gnd),
	.ena(\delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[9]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[9] .is_wysiwyg = "true";
defparam \delay[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N20
cycloneive_lcell_comb \delay[10]~36 (
// Equation(s):
// \delay[10]~36_combout  = (delay[10] & (\delay[9]~35  $ (GND))) # (!delay[10] & (!\delay[9]~35  & VCC))
// \delay[10]~37  = CARRY((delay[10] & !\delay[9]~35 ))

	.dataa(gnd),
	.datab(delay[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay[9]~35 ),
	.combout(\delay[10]~36_combout ),
	.cout(\delay[10]~37 ));
// synopsys translate_off
defparam \delay[10]~36 .lut_mask = 16'hC30C;
defparam \delay[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N21
dffeas \delay[10] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\delay[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(delay[15]),
	.sload(gnd),
	.ena(\delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[10]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[10] .is_wysiwyg = "true";
defparam \delay[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N22
cycloneive_lcell_comb \delay[11]~38 (
// Equation(s):
// \delay[11]~38_combout  = (delay[11] & (!\delay[10]~37 )) # (!delay[11] & ((\delay[10]~37 ) # (GND)))
// \delay[11]~39  = CARRY((!\delay[10]~37 ) # (!delay[11]))

	.dataa(delay[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay[10]~37 ),
	.combout(\delay[11]~38_combout ),
	.cout(\delay[11]~39 ));
// synopsys translate_off
defparam \delay[11]~38 .lut_mask = 16'h5A5F;
defparam \delay[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N23
dffeas \delay[11] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\delay[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(delay[15]),
	.sload(gnd),
	.ena(\delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[11]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[11] .is_wysiwyg = "true";
defparam \delay[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N24
cycloneive_lcell_comb \delay[12]~40 (
// Equation(s):
// \delay[12]~40_combout  = (delay[12] & (\delay[11]~39  $ (GND))) # (!delay[12] & (!\delay[11]~39  & VCC))
// \delay[12]~41  = CARRY((delay[12] & !\delay[11]~39 ))

	.dataa(gnd),
	.datab(delay[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay[11]~39 ),
	.combout(\delay[12]~40_combout ),
	.cout(\delay[12]~41 ));
// synopsys translate_off
defparam \delay[12]~40 .lut_mask = 16'hC30C;
defparam \delay[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N25
dffeas \delay[12] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\delay[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(delay[15]),
	.sload(gnd),
	.ena(\delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[12]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[12] .is_wysiwyg = "true";
defparam \delay[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N26
cycloneive_lcell_comb \delay[13]~42 (
// Equation(s):
// \delay[13]~42_combout  = (delay[13] & (!\delay[12]~41 )) # (!delay[13] & ((\delay[12]~41 ) # (GND)))
// \delay[13]~43  = CARRY((!\delay[12]~41 ) # (!delay[13]))

	.dataa(delay[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay[12]~41 ),
	.combout(\delay[13]~42_combout ),
	.cout(\delay[13]~43 ));
// synopsys translate_off
defparam \delay[13]~42 .lut_mask = 16'h5A5F;
defparam \delay[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N27
dffeas \delay[13] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\delay[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(delay[15]),
	.sload(gnd),
	.ena(\delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[13]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[13] .is_wysiwyg = "true";
defparam \delay[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N28
cycloneive_lcell_comb \delay[14]~44 (
// Equation(s):
// \delay[14]~44_combout  = (delay[14] & (\delay[13]~43  $ (GND))) # (!delay[14] & (!\delay[13]~43  & VCC))
// \delay[14]~45  = CARRY((delay[14] & !\delay[13]~43 ))

	.dataa(gnd),
	.datab(delay[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay[13]~43 ),
	.combout(\delay[14]~44_combout ),
	.cout(\delay[14]~45 ));
// synopsys translate_off
defparam \delay[14]~44 .lut_mask = 16'hC30C;
defparam \delay[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N29
dffeas \delay[14] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\delay[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(delay[15]),
	.sload(gnd),
	.ena(\delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[14]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[14] .is_wysiwyg = "true";
defparam \delay[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N30
cycloneive_lcell_comb \delay[15]~46 (
// Equation(s):
// \delay[15]~46_combout  = delay[15] $ (\delay[14]~45 )

	.dataa(delay[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\delay[14]~45 ),
	.combout(\delay[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \delay[15]~46 .lut_mask = 16'h5A5A;
defparam \delay[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y19_N31
dffeas \delay[15] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\delay[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(delay[15]),
	.sload(gnd),
	.ena(\delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[15]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[15] .is_wysiwyg = "true";
defparam \delay[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N24
cycloneive_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ((\state.RD_PARAMS_SEND~q ) # ((\state.IDLE~q  & !delay[15]))) # (!\tx_data_buffer[1]~2_combout )

	.dataa(\tx_data_buffer[1]~2_combout ),
	.datab(\state.IDLE~q ),
	.datac(delay[15]),
	.datad(\state.RD_PARAMS_SEND~q ),
	.cin(gnd),
	.combout(\Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~1 .lut_mask = 16'hFF5D;
defparam \Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N8
cycloneive_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = (\init_done~q  & (((\next_wr_buffer~q  & \Selector27~1_combout )))) # (!\init_done~q  & ((\state.IDLE~q ) # ((\next_wr_buffer~q  & \Selector27~1_combout ))))

	.dataa(\init_done~q ),
	.datab(\state.IDLE~q ),
	.datac(\next_wr_buffer~q ),
	.datad(\Selector27~1_combout ),
	.cin(gnd),
	.combout(\Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~2 .lut_mask = 16'hF444;
defparam \Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N9
dffeas next_wr_buffer(
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector27~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_wr_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam next_wr_buffer.is_wysiwyg = "true";
defparam next_wr_buffer.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N26
cycloneive_lcell_comb \init_accel_inst1|Selector1~0 (
// Equation(s):
// \init_accel_inst1|Selector1~0_combout  = ((\next_wr_buffer~q  & (\init_accel_inst1|state.WR_POWER_CONTROL~q )) # (!\next_wr_buffer~q  & ((\init_accel_inst1|state.IDLE~q )))) # (!\accel_rw_inst1|state.INIT~q )

	.dataa(\init_accel_inst1|state.WR_POWER_CONTROL~q ),
	.datab(\next_wr_buffer~q ),
	.datac(\init_accel_inst1|state.IDLE~q ),
	.datad(\accel_rw_inst1|state.INIT~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|Selector1~0 .lut_mask = 16'hB8FF;
defparam \init_accel_inst1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N27
dffeas \init_accel_inst1|state.IDLE (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|state.IDLE .is_wysiwyg = "true";
defparam \init_accel_inst1|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N18
cycloneive_lcell_comb \init_accel_inst1|state.WR_THRESH_ACT~feeder (
// Equation(s):
// \init_accel_inst1|state.WR_THRESH_ACT~feeder_combout  = \init_accel_inst1|state.IDLE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_accel_inst1|state.IDLE~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|state.WR_THRESH_ACT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|state.WR_THRESH_ACT~feeder .lut_mask = 16'hFF00;
defparam \init_accel_inst1|state.WR_THRESH_ACT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N19
dffeas \init_accel_inst1|state.WR_THRESH_ACT (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|state.WR_THRESH_ACT~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|state.WR_THRESH_ACT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|state.WR_THRESH_ACT .is_wysiwyg = "true";
defparam \init_accel_inst1|state.WR_THRESH_ACT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N0
cycloneive_lcell_comb \init_accel_inst1|state.WR_THRESH_INACT~feeder (
// Equation(s):
// \init_accel_inst1|state.WR_THRESH_INACT~feeder_combout  = \init_accel_inst1|state.WR_THRESH_ACT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_accel_inst1|state.WR_THRESH_ACT~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|state.WR_THRESH_INACT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|state.WR_THRESH_INACT~feeder .lut_mask = 16'hFF00;
defparam \init_accel_inst1|state.WR_THRESH_INACT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N1
dffeas \init_accel_inst1|state.WR_THRESH_INACT (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|state.WR_THRESH_INACT~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|state.WR_THRESH_INACT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|state.WR_THRESH_INACT .is_wysiwyg = "true";
defparam \init_accel_inst1|state.WR_THRESH_INACT .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N21
dffeas \init_accel_inst1|state.WR_TIME_INACT (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_accel_inst1|state.WR_THRESH_INACT~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|state.WR_TIME_INACT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|state.WR_TIME_INACT .is_wysiwyg = "true";
defparam \init_accel_inst1|state.WR_TIME_INACT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N16
cycloneive_lcell_comb \init_accel_inst1|state.WR_ACT_INACT_CTL~feeder (
// Equation(s):
// \init_accel_inst1|state.WR_ACT_INACT_CTL~feeder_combout  = \init_accel_inst1|state.WR_TIME_INACT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_accel_inst1|state.WR_TIME_INACT~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|state.WR_ACT_INACT_CTL~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|state.WR_ACT_INACT_CTL~feeder .lut_mask = 16'hFF00;
defparam \init_accel_inst1|state.WR_ACT_INACT_CTL~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N17
dffeas \init_accel_inst1|state.WR_ACT_INACT_CTL (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|state.WR_ACT_INACT_CTL~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|state.WR_ACT_INACT_CTL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|state.WR_ACT_INACT_CTL .is_wysiwyg = "true";
defparam \init_accel_inst1|state.WR_ACT_INACT_CTL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N14
cycloneive_lcell_comb \init_accel_inst1|state.WR_THRESH_FF~feeder (
// Equation(s):
// \init_accel_inst1|state.WR_THRESH_FF~feeder_combout  = \init_accel_inst1|state.WR_ACT_INACT_CTL~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_accel_inst1|state.WR_ACT_INACT_CTL~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|state.WR_THRESH_FF~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|state.WR_THRESH_FF~feeder .lut_mask = 16'hFF00;
defparam \init_accel_inst1|state.WR_THRESH_FF~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N15
dffeas \init_accel_inst1|state.WR_THRESH_FF (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|state.WR_THRESH_FF~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|state.WR_THRESH_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|state.WR_THRESH_FF .is_wysiwyg = "true";
defparam \init_accel_inst1|state.WR_THRESH_FF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N2
cycloneive_lcell_comb \init_accel_inst1|state.WR_TIME_FF~feeder (
// Equation(s):
// \init_accel_inst1|state.WR_TIME_FF~feeder_combout  = \init_accel_inst1|state.WR_THRESH_FF~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_accel_inst1|state.WR_THRESH_FF~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|state.WR_TIME_FF~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|state.WR_TIME_FF~feeder .lut_mask = 16'hFF00;
defparam \init_accel_inst1|state.WR_TIME_FF~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N3
dffeas \init_accel_inst1|state.WR_TIME_FF (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|state.WR_TIME_FF~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|state.WR_TIME_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|state.WR_TIME_FF .is_wysiwyg = "true";
defparam \init_accel_inst1|state.WR_TIME_FF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N12
cycloneive_lcell_comb \init_accel_inst1|state.WR_BW_RATE~feeder (
// Equation(s):
// \init_accel_inst1|state.WR_BW_RATE~feeder_combout  = \init_accel_inst1|state.WR_TIME_FF~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_accel_inst1|state.WR_TIME_FF~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|state.WR_BW_RATE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|state.WR_BW_RATE~feeder .lut_mask = 16'hFF00;
defparam \init_accel_inst1|state.WR_BW_RATE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N13
dffeas \init_accel_inst1|state.WR_BW_RATE (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|state.WR_BW_RATE~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|state.WR_BW_RATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|state.WR_BW_RATE .is_wysiwyg = "true";
defparam \init_accel_inst1|state.WR_BW_RATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N23
dffeas \init_accel_inst1|state.WR_INT_ENABLE (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_accel_inst1|state.WR_BW_RATE~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|state.WR_INT_ENABLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|state.WR_INT_ENABLE .is_wysiwyg = "true";
defparam \init_accel_inst1|state.WR_INT_ENABLE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N1
dffeas \init_accel_inst1|state.WR_INT_MAP (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_accel_inst1|state.WR_INT_ENABLE~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|state.WR_INT_MAP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|state.WR_INT_MAP .is_wysiwyg = "true";
defparam \init_accel_inst1|state.WR_INT_MAP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N30
cycloneive_lcell_comb \init_accel_inst1|state.WR_THRESH_TAP~feeder (
// Equation(s):
// \init_accel_inst1|state.WR_THRESH_TAP~feeder_combout  = \init_accel_inst1|state.WR_INT_MAP~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_accel_inst1|state.WR_INT_MAP~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|state.WR_THRESH_TAP~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|state.WR_THRESH_TAP~feeder .lut_mask = 16'hFF00;
defparam \init_accel_inst1|state.WR_THRESH_TAP~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N31
dffeas \init_accel_inst1|state.WR_THRESH_TAP (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|state.WR_THRESH_TAP~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|state.WR_THRESH_TAP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|state.WR_THRESH_TAP .is_wysiwyg = "true";
defparam \init_accel_inst1|state.WR_THRESH_TAP .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N9
dffeas \init_accel_inst1|state.WR_DUR (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_accel_inst1|state.WR_THRESH_TAP~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|state.WR_DUR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|state.WR_DUR .is_wysiwyg = "true";
defparam \init_accel_inst1|state.WR_DUR .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N11
dffeas \init_accel_inst1|state.WR_TAP_AXES (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_accel_inst1|state.WR_DUR~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|state.WR_TAP_AXES~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|state.WR_TAP_AXES .is_wysiwyg = "true";
defparam \init_accel_inst1|state.WR_TAP_AXES .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N7
dffeas \init_accel_inst1|state.WR_LATENT (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_accel_inst1|state.WR_TAP_AXES~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|state.WR_LATENT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|state.WR_LATENT .is_wysiwyg = "true";
defparam \init_accel_inst1|state.WR_LATENT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N24
cycloneive_lcell_comb \init_accel_inst1|state.WR_WINDOW~feeder (
// Equation(s):
// \init_accel_inst1|state.WR_WINDOW~feeder_combout  = \init_accel_inst1|state.WR_LATENT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_accel_inst1|state.WR_LATENT~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|state.WR_WINDOW~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|state.WR_WINDOW~feeder .lut_mask = 16'hFF00;
defparam \init_accel_inst1|state.WR_WINDOW~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N25
dffeas \init_accel_inst1|state.WR_WINDOW (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|state.WR_WINDOW~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|state.WR_WINDOW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|state.WR_WINDOW .is_wysiwyg = "true";
defparam \init_accel_inst1|state.WR_WINDOW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N26
cycloneive_lcell_comb \init_accel_inst1|state.WR_POWER_CONTROL~feeder (
// Equation(s):
// \init_accel_inst1|state.WR_POWER_CONTROL~feeder_combout  = \init_accel_inst1|state.WR_WINDOW~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_accel_inst1|state.WR_WINDOW~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|state.WR_POWER_CONTROL~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|state.WR_POWER_CONTROL~feeder .lut_mask = 16'hFF00;
defparam \init_accel_inst1|state.WR_POWER_CONTROL~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N27
dffeas \init_accel_inst1|state.WR_POWER_CONTROL (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|state.WR_POWER_CONTROL~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|state.WR_POWER_CONTROL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|state.WR_POWER_CONTROL .is_wysiwyg = "true";
defparam \init_accel_inst1|state.WR_POWER_CONTROL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N20
cycloneive_lcell_comb \init_accel_inst1|Selector17~0 (
// Equation(s):
// \init_accel_inst1|Selector17~0_combout  = (\init_accel_inst1|state.IDLE~q  & (((\next_wr_buffer~q )))) # (!\init_accel_inst1|state.IDLE~q  & (!\init_accel_inst1|state.WR_POWER_CONTROL~q  & ((\accel_rw_inst1|state.INIT~q ))))

	.dataa(\init_accel_inst1|state.WR_POWER_CONTROL~q ),
	.datab(\next_wr_buffer~q ),
	.datac(\init_accel_inst1|state.IDLE~q ),
	.datad(\accel_rw_inst1|state.INIT~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|Selector17~0 .lut_mask = 16'hC5C0;
defparam \init_accel_inst1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N21
dffeas \init_accel_inst1|busy_buffer (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|busy_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|busy_buffer .is_wysiwyg = "true";
defparam \init_accel_inst1|busy_buffer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N12
cycloneive_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (\state.WRITING~q  & (((\init_done~q )) # (!\init_accel_inst1|busy_buffer~q ))) # (!\state.WRITING~q  & (((\init_done~q  & \accel_rw_inst1|state.INIT~q ))))

	.dataa(\init_accel_inst1|busy_buffer~q ),
	.datab(\state.WRITING~q ),
	.datac(\init_done~q ),
	.datad(\accel_rw_inst1|state.INIT~q ),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'hF4C4;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N13
dffeas init_done(
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam init_done.is_wysiwyg = "true";
defparam init_done.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N14
cycloneive_lcell_comb \Selector28~2 (
// Equation(s):
// \Selector28~2_combout  = (\state.IDLE~q  & ((delay[15]) # (!\init_done~q )))

	.dataa(\init_done~q ),
	.datab(delay[15]),
	.datac(\state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~2 .lut_mask = 16'hD0D0;
defparam \Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N28
cycloneive_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (!\state.RD_PARAMS_SEND~q  & (\accel_rw_inst1|busy_out~q  & !\state.WR_PARAMS_SEND~q ))

	.dataa(gnd),
	.datab(\state.RD_PARAMS_SEND~q ),
	.datac(\accel_rw_inst1|busy_out~q ),
	.datad(\state.WR_PARAMS_SEND~q ),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'h0030;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N18
cycloneive_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = (\accel_rw_inst1|state.INIT~q  & ((\Selector28~0_combout ) # ((!\accel_rw_inst1|busy_out~q  & \tx_data_buffer[1]~2_combout ))))

	.dataa(\accel_rw_inst1|state.INIT~q ),
	.datab(\accel_rw_inst1|busy_out~q ),
	.datac(\tx_data_buffer[1]~2_combout ),
	.datad(\Selector28~0_combout ),
	.cin(gnd),
	.combout(\Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~1 .lut_mask = 16'hAA20;
defparam \Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N22
cycloneive_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\Selector28~2_combout  & (\init_done~q )) # (!\Selector28~2_combout  & (((\state.RD_PARAMS_SEND~q  & \Selector28~1_combout ))))

	.dataa(\init_done~q ),
	.datab(\Selector28~2_combout ),
	.datac(\state.RD_PARAMS_SEND~q ),
	.datad(\Selector28~1_combout ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'hB888;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N23
dffeas \state.RD_PARAMS_SEND (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector32~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.RD_PARAMS_SEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.RD_PARAMS_SEND .is_wysiwyg = "true";
defparam \state.RD_PARAMS_SEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N0
cycloneive_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = (\state.IDLE~q  & (((!delay[15] & \init_done~q )))) # (!\state.IDLE~q  & (\accel_rw_inst1|busy_out~q ))

	.dataa(\accel_rw_inst1|busy_out~q ),
	.datab(\state.IDLE~q ),
	.datac(delay[15]),
	.datad(\init_done~q ),
	.cin(gnd),
	.combout(\Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~1 .lut_mask = 16'h2E22;
defparam \Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N4
cycloneive_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = (\accel_rw_inst1|state.INIT~q  & (\Selector31~1_combout  & \state.WRITING~q ))

	.dataa(\accel_rw_inst1|state.INIT~q ),
	.datab(gnd),
	.datac(\Selector31~1_combout ),
	.datad(\state.WRITING~q ),
	.cin(gnd),
	.combout(\Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~2 .lut_mask = 16'hA000;
defparam \Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N2
cycloneive_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = (\accel_rw_inst1|busy_out~q  & (!\state.RD_PARAMS_SEND~q  & ((\Selector31~2_combout ) # (\state.WR_PARAMS_SEND~q )))) # (!\accel_rw_inst1|busy_out~q  & (((\Selector31~2_combout ))))

	.dataa(\accel_rw_inst1|busy_out~q ),
	.datab(\state.RD_PARAMS_SEND~q ),
	.datac(\Selector31~2_combout ),
	.datad(\state.WR_PARAMS_SEND~q ),
	.cin(gnd),
	.combout(\Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~3 .lut_mask = 16'h7270;
defparam \Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N3
dffeas \state.WRITING (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector31~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.WRITING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.WRITING .is_wysiwyg = "true";
defparam \state.WRITING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N14
cycloneive_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ((!\accel_rw_inst1|busy_out~q  & ((\state.WRITING~q ) # (\state.READING~q )))) # (!\accel_rw_inst1|state.INIT~q )

	.dataa(\state.WRITING~q ),
	.datab(\state.READING~q ),
	.datac(\accel_rw_inst1|state.INIT~q ),
	.datad(\accel_rw_inst1|busy_out~q ),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'h0FEF;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N4
cycloneive_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = (!\Selector28~2_combout  & ((\Selector29~0_combout ) # ((\state.IDLE~q  & \Selector28~1_combout ))))

	.dataa(\Selector29~0_combout ),
	.datab(\Selector28~2_combout ),
	.datac(\state.IDLE~q ),
	.datad(\Selector28~1_combout ),
	.cin(gnd),
	.combout(\Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~1 .lut_mask = 16'h3222;
defparam \Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N5
dffeas \state.IDLE (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector29~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.IDLE .is_wysiwyg = "true";
defparam \state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N30
cycloneive_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\state.IDLE~q  & !\init_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.IDLE~q ),
	.datad(\init_done~q ),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'h00F0;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N10
cycloneive_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (\Selector27~0_combout ) # ((!\Selector28~2_combout  & (\state.WR_PARAMS_SEND~q  & \Selector28~1_combout )))

	.dataa(\Selector27~0_combout ),
	.datab(\Selector28~2_combout ),
	.datac(\state.WR_PARAMS_SEND~q ),
	.datad(\Selector28~1_combout ),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'hBAAA;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N11
dffeas \state.WR_PARAMS_SEND (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector30~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.WR_PARAMS_SEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.WR_PARAMS_SEND .is_wysiwyg = "true";
defparam \state.WR_PARAMS_SEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N12
cycloneive_lcell_comb \read_accel_n~0 (
// Equation(s):
// \read_accel_n~0_combout  = (!\state.IDLE~q  & \reset_n~input_o )

	.dataa(gnd),
	.datab(\state.IDLE~q ),
	.datac(gnd),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\read_accel_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \read_accel_n~0 .lut_mask = 16'h3300;
defparam \read_accel_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N13
dffeas write_accel_n(
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.WR_PARAMS_SEND~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\read_accel_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write_accel_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam write_accel_n.is_wysiwyg = "true";
defparam write_accel_n.power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y18_N31
dffeas read_accel_n(
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.RD_PARAMS_SEND~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\read_accel_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read_accel_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam read_accel_n.is_wysiwyg = "true";
defparam read_accel_n.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N30
cycloneive_lcell_comb \accel_rw_inst1|Selector2~3 (
// Equation(s):
// \accel_rw_inst1|Selector2~3_combout  = (\accel_rw_inst1|state.IDLE~q  & ((\write_accel_n~q ) # (\read_accel_n~q )))

	.dataa(gnd),
	.datab(\write_accel_n~q ),
	.datac(\read_accel_n~q ),
	.datad(\accel_rw_inst1|state.IDLE~q ),
	.cin(gnd),
	.combout(\accel_rw_inst1|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|Selector2~3 .lut_mask = 16'hFC00;
defparam \accel_rw_inst1|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N20
cycloneive_lcell_comb \accel_rw_inst1|Selector4~0 (
// Equation(s):
// \accel_rw_inst1|Selector4~0_combout  = (\write_accel_n~q  & \accel_rw_inst1|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\write_accel_n~q ),
	.datad(\accel_rw_inst1|state.IDLE~q ),
	.cin(gnd),
	.combout(\accel_rw_inst1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|Selector4~0 .lut_mask = 16'hF000;
defparam \accel_rw_inst1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N28
cycloneive_lcell_comb \accel_rw_inst1|Selector4~1 (
// Equation(s):
// \accel_rw_inst1|Selector4~1_combout  = (\accel_rw_inst1|Selector4~0_combout ) # ((!\accel_rw_inst1|Selector2~3_combout  & (\accel_rw_inst1|state.WR_ST~q  & \accel_rw_inst1|Selector2~2_combout )))

	.dataa(\accel_rw_inst1|Selector2~3_combout ),
	.datab(\accel_rw_inst1|Selector4~0_combout ),
	.datac(\accel_rw_inst1|state.WR_ST~q ),
	.datad(\accel_rw_inst1|Selector2~2_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|Selector4~1 .lut_mask = 16'hDCCC;
defparam \accel_rw_inst1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N29
dffeas \accel_rw_inst1|state.WR_ST (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|state.WR_ST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|state.WR_ST .is_wysiwyg = "true";
defparam \accel_rw_inst1|state.WR_ST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N16
cycloneive_lcell_comb \accel_rw_inst1|Selector7~1 (
// Equation(s):
// \accel_rw_inst1|Selector7~1_combout  = (\accel_rw_inst1|state.IDLE~q  & (!\read_accel_n~q  & (!\write_accel_n~q ))) # (!\accel_rw_inst1|state.IDLE~q  & (((!\accel_rw_inst1|spi_3_wire_master_inst1|busy~q ))))

	.dataa(\accel_rw_inst1|state.IDLE~q ),
	.datab(\read_accel_n~q ),
	.datac(\write_accel_n~q ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|busy~q ),
	.cin(gnd),
	.combout(\accel_rw_inst1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|Selector7~1 .lut_mask = 16'h0257;
defparam \accel_rw_inst1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N2
cycloneive_lcell_comb \accel_rw_inst1|Selector7~2 (
// Equation(s):
// \accel_rw_inst1|Selector7~2_combout  = (\accel_rw_inst1|state.INIT~q  & (\accel_rw_inst1|state.TX~q  & \accel_rw_inst1|Selector7~1_combout ))

	.dataa(gnd),
	.datab(\accel_rw_inst1|state.INIT~q ),
	.datac(\accel_rw_inst1|state.TX~q ),
	.datad(\accel_rw_inst1|Selector7~1_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|Selector7~2 .lut_mask = 16'hC000;
defparam \accel_rw_inst1|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N4
cycloneive_lcell_comb \accel_rw_inst1|Selector7~3 (
// Equation(s):
// \accel_rw_inst1|Selector7~3_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|busy~q  & (((\accel_rw_inst1|Selector7~2_combout )))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|busy~q  & (!\accel_rw_inst1|state.RD_ST~q  & ((\accel_rw_inst1|state.WR_ST~q 
// ) # (\accel_rw_inst1|Selector7~2_combout ))))

	.dataa(\accel_rw_inst1|state.WR_ST~q ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|busy~q ),
	.datac(\accel_rw_inst1|state.RD_ST~q ),
	.datad(\accel_rw_inst1|Selector7~2_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|Selector7~3 .lut_mask = 16'hCF02;
defparam \accel_rw_inst1|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N5
dffeas \accel_rw_inst1|state.TX (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|state.TX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|state.TX .is_wysiwyg = "true";
defparam \accel_rw_inst1|state.TX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N14
cycloneive_lcell_comb \accel_rw_inst1|Selector2~0 (
// Equation(s):
// \accel_rw_inst1|Selector2~0_combout  = (!\accel_rw_inst1|state.TX~q  & !\accel_rw_inst1|state.RX~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|state.TX~q ),
	.datad(\accel_rw_inst1|state.RX~q ),
	.cin(gnd),
	.combout(\accel_rw_inst1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|Selector2~0 .lut_mask = 16'h000F;
defparam \accel_rw_inst1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N6
cycloneive_lcell_comb \accel_rw_inst1|Selector1~0 (
// Equation(s):
// \accel_rw_inst1|Selector1~0_combout  = (\accel_rw_inst1|Selector2~0_combout  & (!\accel_rw_inst1|Selector2~1_combout  & ((\accel_rw_inst1|spi_3_wire_master_inst1|busy~q )))) # (!\accel_rw_inst1|Selector2~0_combout  & ((\accel_rw_inst1|enable~q ) # 
// ((!\accel_rw_inst1|Selector2~1_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|busy~q ))))

	.dataa(\accel_rw_inst1|Selector2~0_combout ),
	.datab(\accel_rw_inst1|Selector2~1_combout ),
	.datac(\accel_rw_inst1|enable~q ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|busy~q ),
	.cin(gnd),
	.combout(\accel_rw_inst1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|Selector1~0 .lut_mask = 16'h7350;
defparam \accel_rw_inst1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N7
dffeas \accel_rw_inst1|enable (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|enable .is_wysiwyg = "true";
defparam \accel_rw_inst1|enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N0
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout  = (\reset_n~input_o  & ((\accel_rw_inst1|spi_3_wire_master_inst1|state~q ) # (\accel_rw_inst1|enable~q )))

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\accel_rw_inst1|enable~q ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2 .lut_mask = 16'hAAA0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N31
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[0] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~32 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~32_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [16] & (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~31  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [16] & 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~31  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~33  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|count [16] & !\accel_rw_inst1|spi_3_wire_master_inst1|Add4~31 ))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~31 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~32_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~33 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~32 .lut_mask = 16'hC30C;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~34 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~34_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [17] & (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~33 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [17] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|Add4~33 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~35  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~33 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [17]))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~33 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~34_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~35 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~34 .lut_mask = 16'h3C3F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N14
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~17 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~17_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~34_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~17_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~17 .lut_mask = 16'h0F00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N15
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[17] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~36 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~36_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [18] & (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~35  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [18] & 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~35  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~37  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|count [18] & !\accel_rw_inst1|spi_3_wire_master_inst1|Add4~35 ))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~35 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~36_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~37 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~36 .lut_mask = 16'hA50A;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~16 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~16_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~36_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~16_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~16 .lut_mask = 16'h0F00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N17
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[18] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~38 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~38_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [19] & (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~37 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [19] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|Add4~37 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~39  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~37 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [19]))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~37 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~38_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~39 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~38 .lut_mask = 16'h5A5F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~15 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~15_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~38_combout )

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~15_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~15 .lut_mask = 16'h3030;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N21
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[19] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~40 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~40_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [20] & (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~39  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [20] & 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~39  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~41  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|count [20] & !\accel_rw_inst1|spi_3_wire_master_inst1|Add4~39 ))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~39 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~40_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~41 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~40 .lut_mask = 16'hC30C;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~14 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~14_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~40_combout )

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~14_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~14 .lut_mask = 16'h3030;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N11
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[20] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~42 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~42_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [21] & (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~41 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [21] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|Add4~41 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~43  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~41 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [21]))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~41 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~42_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~43 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~42 .lut_mask = 16'h5A5F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~13 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~13_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~42_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~13_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~13 .lut_mask = 16'h0F00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N23
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[21] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~44 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~44_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [22] & (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~43  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [22] & 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~43  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~45  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|count [22] & !\accel_rw_inst1|spi_3_wire_master_inst1|Add4~43 ))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~43 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~44_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~45 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~44 .lut_mask = 16'hC30C;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~12 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~12_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~44_combout )

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~12_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~12 .lut_mask = 16'h3030;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N19
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[22] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~46 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~46_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [23] & (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~45 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [23] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|Add4~45 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~47  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~45 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [23]))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~45 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~46_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~47 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~46 .lut_mask = 16'h5A5F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~11 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~11_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~46_combout )

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~11 .lut_mask = 16'h3030;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N9
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[23] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~48 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~48_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [24] & (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~47  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [24] & 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~47  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~49  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|count [24] & !\accel_rw_inst1|spi_3_wire_master_inst1|Add4~47 ))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~47 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~48_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~49 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~48 .lut_mask = 16'hC30C;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~10 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~10_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~48_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~10 .lut_mask = 16'h0F00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N31
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[24] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~50 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~50_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [25] & (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~49 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [25] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|Add4~49 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~51  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~49 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [25]))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~49 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~50_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~51 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~50 .lut_mask = 16'h3C3F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~9 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~9_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~50_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~9 .lut_mask = 16'h0F00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N29
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[25] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~2 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~2_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count [24] & (!\accel_rw_inst1|spi_3_wire_master_inst1|count [22] & (!\accel_rw_inst1|spi_3_wire_master_inst1|count [23] & 
// !\accel_rw_inst1|spi_3_wire_master_inst1|count [25])))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [24]),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [22]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count [23]),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|count [25]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~2 .lut_mask = 16'h0001;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~52 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~52_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [26] & (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~51  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [26] & 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~51  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~53  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|count [26] & !\accel_rw_inst1|spi_3_wire_master_inst1|Add4~51 ))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~51 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~52_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~53 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~52 .lut_mask = 16'hA50A;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~8 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~8_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~52_combout )

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~8 .lut_mask = 16'h3030;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N13
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[26] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~54 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~54_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [27] & (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~53 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [27] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|Add4~53 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~55  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~53 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [27]))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~53 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~54_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~55 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~54 .lut_mask = 16'h5A5F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~7 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~7_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~54_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~7 .lut_mask = 16'h0F00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N27
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[27] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~56 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~56_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [28] & (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~55  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [28] & 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~55  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~57  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|count [28] & !\accel_rw_inst1|spi_3_wire_master_inst1|Add4~55 ))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~55 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~56_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~57 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~56 .lut_mask = 16'hA50A;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~6 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~6_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~56_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~6 .lut_mask = 16'h0F00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N1
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[28] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~58 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~58_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [29] & (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~57 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [29] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|Add4~57 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~59  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~57 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [29]))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~57 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~58_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~59 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~58 .lut_mask = 16'h3C3F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~5 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~5_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout  & (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~58_combout ))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~58_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~5 .lut_mask = 16'h3000;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N23
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[29] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~1 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~1_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count [29] & (!\accel_rw_inst1|spi_3_wire_master_inst1|count [28] & (!\accel_rw_inst1|spi_3_wire_master_inst1|count [27] & 
// !\accel_rw_inst1|spi_3_wire_master_inst1|count [26])))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [29]),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [28]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count [27]),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|count [26]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~1 .lut_mask = 16'h0001;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~60 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~60_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [30] & (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~59  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [30] & 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~59  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~61  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|count [30] & !\accel_rw_inst1|spi_3_wire_master_inst1|Add4~59 ))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~59 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~60_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~61 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~60 .lut_mask = 16'hC30C;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~4 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~4_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~60_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~60_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~4 .lut_mask = 16'h0F00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N7
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[30] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~62 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~62_combout  = \accel_rw_inst1|spi_3_wire_master_inst1|count [31] $ (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~61 )

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~61 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~62_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~62 .lut_mask = 16'hC3C3;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~3 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~3_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~62_combout )

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~3 .lut_mask = 16'hCFCF;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N5
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[31] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2]~feeder (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2]~feeder .lut_mask = 16'hFFFF;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N4
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout  = (\reset_n~input_o  & (!\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \accel_rw_inst1|enable~q ))

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\accel_rw_inst1|enable~q ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0 .lut_mask = 16'h0A00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N17
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~0 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~0_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count [30] & ((\accel_rw_inst1|spi_3_wire_master_inst1|count [2] & (\accel_rw_inst1|spi_3_wire_master_inst1|count [31] & 
// \accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2])) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [2] & (!\accel_rw_inst1|spi_3_wire_master_inst1|count [31] & !\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2]))))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [30]),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [2]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count [31]),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~0 .lut_mask = 16'h4001;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N18
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~3 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~3_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count [21] & (!\accel_rw_inst1|spi_3_wire_master_inst1|count [18] & (!\accel_rw_inst1|spi_3_wire_master_inst1|count [20] & 
// !\accel_rw_inst1|spi_3_wire_master_inst1|count [19])))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [21]),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [18]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count [20]),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|count [19]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~3 .lut_mask = 16'h0001;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~2_combout  & (\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~1_combout  & (\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~0_combout  & 
// \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~3_combout )))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~2_combout ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~1_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~3_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4 .lut_mask = 16'h8000;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count [0] & (\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout ))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [0]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10 .lut_mask = 16'h3000;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~2 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~2_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [1] & (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~1 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [1] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|Add4~1 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~3  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~1 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [1]))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~1 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~2_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~3 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~2 .lut_mask = 16'h3C3F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~32 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~32_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~2_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~32_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~32 .lut_mask = 16'h0F00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N17
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[1] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~4 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~4_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [2] & (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~3  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [2] & 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~3  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~5  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|count [2] & !\accel_rw_inst1|spi_3_wire_master_inst1|Add4~3 ))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~3 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~4_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~5 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~4 .lut_mask = 16'hA50A;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~1 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~1_combout  = ((!\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~4_combout )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|state~q )

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~1 .lut_mask = 16'h7575;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N3
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[2] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~6 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~6_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [3] & (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~5 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [3] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|Add4~5 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~7  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~5 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [3]))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~5 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~6_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~7 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~6 .lut_mask = 16'h3C3F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N22
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~31 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~31_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~6_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~31_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~31 .lut_mask = 16'h0F00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N23
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[3] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~8 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~8_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [4] & (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~7  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [4] & 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~7  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~9  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|count [4] & !\accel_rw_inst1|spi_3_wire_master_inst1|Add4~7 ))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~7 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~8_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~9 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~8 .lut_mask = 16'hA50A;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~30 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~30_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~8_combout )

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~30_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~30 .lut_mask = 16'h3030;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N25
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[4] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~10 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~10_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [5] & (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~9 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [5] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|Add4~9 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~11  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~9 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [5]))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~9 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~10_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~11 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~10 .lut_mask = 16'h3C3F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~29 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~29_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~10_combout )

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~29_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~29 .lut_mask = 16'h3030;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N7
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[5] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~12 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~12_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [6] & (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~11  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [6] & 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~11  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~13  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|count [6] & !\accel_rw_inst1|spi_3_wire_master_inst1|Add4~11 ))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~11 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~12_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~13 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~12 .lut_mask = 16'hC30C;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~28 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~28_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~12_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~28_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~28 .lut_mask = 16'h0F00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N19
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[6] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~14 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~14_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [7] & (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~13 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [7] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|Add4~13 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~15  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~13 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [7]))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~13 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~14_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~15 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~14 .lut_mask = 16'h3C3F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~27 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~27_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~14_combout )

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datac(gnd),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~14_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~27_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~27 .lut_mask = 16'h3300;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N29
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[7] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~16 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~16_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [8] & (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~15  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [8] & 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~15  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~17  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|count [8] & !\accel_rw_inst1|spi_3_wire_master_inst1|Add4~15 ))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~15 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~16_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~17 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~16 .lut_mask = 16'hC30C;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~26 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~26_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~16_combout )

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~26_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~26 .lut_mask = 16'h3030;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N11
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[8] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~18 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~18_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [9] & (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~17 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [9] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|Add4~17 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~19  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~17 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [9]))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~17 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~18_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~19 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~18 .lut_mask = 16'h5A5F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N12
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~25 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~25_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~18_combout )

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~25_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~25 .lut_mask = 16'h3030;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N13
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[9] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~20 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~20_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [10] & (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~19  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [10] & 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~19  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~21  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|count [10] & !\accel_rw_inst1|spi_3_wire_master_inst1|Add4~19 ))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~19 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~20_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~21 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~20 .lut_mask = 16'hA50A;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~24 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~24_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~20_combout  & !\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~20_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~24_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~24 .lut_mask = 16'h00F0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N7
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[10] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~22 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~22_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [11] & (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~21 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [11] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|Add4~21 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~23  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~21 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [11]))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~21 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~22_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~23 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~22 .lut_mask = 16'h3C3F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~23 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~23_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~22_combout  & !\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~22_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~23_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~23 .lut_mask = 16'h00F0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N9
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[11] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~24 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~24_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [12] & (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~23  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [12] & 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~23  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~25  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|count [12] & !\accel_rw_inst1|spi_3_wire_master_inst1|Add4~23 ))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~23 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~24_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~25 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~24 .lut_mask = 16'hA50A;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~22 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~22_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~24_combout  & !\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~24_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~22_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~22 .lut_mask = 16'h00F0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N19
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[12] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~26 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~26_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [13] & (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~25 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [13] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|Add4~25 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~27  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~25 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [13]))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~25 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~26_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~27 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~26 .lut_mask = 16'h5A5F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~21 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~21_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~26_combout  & !\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~26_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~21_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~21 .lut_mask = 16'h00F0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N5
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[13] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~28 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~28_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [14] & (\accel_rw_inst1|spi_3_wire_master_inst1|Add4~27  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [14] & 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~27  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~29  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|count [14] & !\accel_rw_inst1|spi_3_wire_master_inst1|Add4~27 ))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~27 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~28_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~29 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~28 .lut_mask = 16'hC30C;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~20 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~20_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~28_combout )

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~20_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~20 .lut_mask = 16'h3030;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N1
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[14] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Add4~30 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~30_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|count [15] & (!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~29 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [15] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|Add4~29 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|Add4~31  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|Add4~29 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|count [15]))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~29 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~30_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~31 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~30 .lut_mask = 16'h5A5F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~19 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~19_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~30_combout )

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~19_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~19 .lut_mask = 16'h3030;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N3
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[15] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count~18 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count~18_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Add4~32_combout )

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Add4~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count~18_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~18 .lut_mask = 16'h3030;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N9
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|count[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|count~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[16] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~5 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~5_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count [16] & (!\accel_rw_inst1|spi_3_wire_master_inst1|count [15] & (!\accel_rw_inst1|spi_3_wire_master_inst1|count [17] & 
// !\accel_rw_inst1|spi_3_wire_master_inst1|count [14])))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [16]),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [15]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count [17]),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|count [14]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~5 .lut_mask = 16'h0001;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N30
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~8 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~8_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count [5] & (!\accel_rw_inst1|spi_3_wire_master_inst1|count [4] & (!\accel_rw_inst1|spi_3_wire_master_inst1|count [3] & 
// !\accel_rw_inst1|spi_3_wire_master_inst1|count [1])))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [5]),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [4]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count [3]),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|count [1]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~8 .lut_mask = 16'h0001;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~7 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~7_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count [9] & (!\accel_rw_inst1|spi_3_wire_master_inst1|count [6] & (!\accel_rw_inst1|spi_3_wire_master_inst1|count [7] & 
// !\accel_rw_inst1|spi_3_wire_master_inst1|count [8])))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [9]),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [6]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count [7]),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|count [8]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~7 .lut_mask = 16'h0001;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~6 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~6_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|count [10] & (!\accel_rw_inst1|spi_3_wire_master_inst1|count [13] & (!\accel_rw_inst1|spi_3_wire_master_inst1|count [11] & 
// !\accel_rw_inst1|spi_3_wire_master_inst1|count [12])))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|count [10]),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [13]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|count [11]),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|count [12]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~6 .lut_mask = 16'h0001;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~5_combout  & (\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~8_combout  & (\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~7_combout  & 
// \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~6_combout )))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~5_combout ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~8_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~7_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~6_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9 .lut_mask = 16'h8000;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout  = ((!\accel_rw_inst1|spi_3_wire_master_inst1|count [0] & (\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout ))) # 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|state~q )

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [0]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0 .lut_mask = 16'h7555;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N8
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~6 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~6_combout  = \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0] $ (VCC)
// \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~7  = CARRY(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0])

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~6_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~7 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~6 .lut_mask = 16'h33CC;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~0 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~0_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (!\accel_rw_inst1|spi_3_wire_master_inst1|count [0] & (\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout  & 
// \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout )))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count [0]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~0 .lut_mask = 16'h2000;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N30
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16_combout  = (\reset_n~input_o  & ((\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~0_combout ) # ((!\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \accel_rw_inst1|enable~q ))))

	.dataa(\reset_n~input_o ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~0_combout ),
	.datad(\accel_rw_inst1|enable~q ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16 .lut_mask = 16'hA2A0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N9
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N10
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~8 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~8_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1] & (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~7 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~7 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~9  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~7 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1]))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~7 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~8_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~9 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~8 .lut_mask = 16'h5A5F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y18_N11
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N12
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~10 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~10_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2] & (\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~9  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles 
// [2] & (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~9  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~11  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2] & !\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~9 ))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~9 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~10_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~11 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~10 .lut_mask = 16'hA50A;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y18_N13
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N14
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~12 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~12_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3] & (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~11 )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3] & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~11 ) # (GND)))
// \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~13  = CARRY((!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~11 ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3]))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~11 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~12_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~13 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~12 .lut_mask = 16'h3C3F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y18_N15
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N16
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~14 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~14_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4] & (\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~13  $ (GND))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles 
// [4] & (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~13  & VCC))
// \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~15  = CARRY((\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4] & !\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~13 ))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~13 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~14_combout ),
	.cout(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~15 ));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~14 .lut_mask = 16'hC30C;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y18_N17
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5]~17 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5]~17_combout  = \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~15  $ (\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.cin(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~15 ),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5]~17 .lut_mask = 16'h0FF0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y18_N19
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N2
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|sclk~0 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2] & (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4] & (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3] & 
// !\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1])))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2]),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3]),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sclk~0 .lut_mask = 16'h0001;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N24
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|busy~0 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|busy~0_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (((!\accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5])) # 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0])))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|busy~0 .lut_mask = 16'h7F00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|busy~1 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|busy~1_combout  = ((\accel_rw_inst1|spi_3_wire_master_inst1|busy~0_combout ) # ((!\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \accel_rw_inst1|enable~q ))) # 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout )

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|count[29]~0_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|busy~0_combout ),
	.datad(\accel_rw_inst1|enable~q ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|busy~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|busy~1 .lut_mask = 16'hF7F3;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|busy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|state~feeder (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|state~feeder_combout  = \accel_rw_inst1|spi_3_wire_master_inst1|busy~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|busy~1_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|state~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|state~feeder .lut_mask = 16'hFF00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|state~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N13
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|state (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|state~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|state .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N26
cycloneive_lcell_comb \accel_rw_inst1|Selector0~0 (
// Equation(s):
// \accel_rw_inst1|Selector0~0_combout  = (\accel_rw_inst1|state.WR_ST~q ) # ((\accel_rw_inst1|rw_buffer~q  & ((\accel_rw_inst1|state.IDLE~q ) # (!\accel_rw_inst1|Selector2~0_combout ))))

	.dataa(\accel_rw_inst1|Selector2~0_combout ),
	.datab(\accel_rw_inst1|state.WR_ST~q ),
	.datac(\accel_rw_inst1|rw_buffer~q ),
	.datad(\accel_rw_inst1|state.IDLE~q ),
	.cin(gnd),
	.combout(\accel_rw_inst1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|Selector0~0 .lut_mask = 16'hFCDC;
defparam \accel_rw_inst1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N27
dffeas \accel_rw_inst1|rw_buffer (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|rw_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|rw_buffer .is_wysiwyg = "true";
defparam \accel_rw_inst1|rw_buffer .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N7
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel_rw_inst1|rw_buffer~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2] & (((\accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout  & !\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0])) # 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2] & (\accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout  & (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0] & 
// !\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5])))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2]),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0 .lut_mask = 16'h20F2;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|assert_data~0 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|assert_data~0_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q  & ((!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16_combout ))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q  
// & (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16_combout ))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|assert_data~0 .lut_mask = 16'h0AF0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|assert_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N23
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|assert_data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|assert_data .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|assert_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N28
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~0 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~0_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1] & (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3] & (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0] & 
// !\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2])))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1]),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~0 .lut_mask = 16'h0001;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout  = ((\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]) # ((!\accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~0_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4]))) # 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2])

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2]),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1 .lut_mask = 16'hDFDD;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N22
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1_combout  = ((\accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q  & ((!\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q  & 
// ((\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0_combout )))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout )

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1 .lut_mask = 16'h5BFF;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N20
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q  & (\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0_combout  & (!\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q  & 
// \accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout )))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2 .lut_mask = 16'h0400;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N24
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~3 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~3_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1_combout  & ((\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [0]) # ((\I2C_SDAT~input_o  & 
// \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2_combout )))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1_combout  & (\I2C_SDAT~input_o  & ((\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2_combout ))))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1_combout ),
	.datab(\I2C_SDAT~input_o ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [0]),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~3 .lut_mask = 16'hECA0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N25
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[0] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N4
cycloneive_lcell_comb \init_accel_inst1|Selector19~0 (
// Equation(s):
// \init_accel_inst1|Selector19~0_combout  = (\init_accel_inst1|state.WR_BW_RATE~q ) # ((\init_accel_inst1|rx_buffer [1] & ((\init_accel_inst1|state.IDLE~q ) # (!\accel_rw_inst1|state.INIT~q ))))

	.dataa(\init_accel_inst1|state.IDLE~q ),
	.datab(\init_accel_inst1|state.WR_BW_RATE~q ),
	.datac(\init_accel_inst1|rx_buffer [1]),
	.datad(\accel_rw_inst1|state.INIT~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|Selector19~0 .lut_mask = 16'hECFC;
defparam \init_accel_inst1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N5
dffeas \init_accel_inst1|rx_buffer[1] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|rx_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|rx_buffer[1] .is_wysiwyg = "true";
defparam \init_accel_inst1|rx_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N0
cycloneive_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\init_accel_inst1|rx_buffer [1] & \state.WR_PARAMS_SEND~q )

	.dataa(gnd),
	.datab(\init_accel_inst1|rx_buffer [1]),
	.datac(\state.WR_PARAMS_SEND~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'hC0C0;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N18
cycloneive_lcell_comb \tx_data_buffer[1]~3 (
// Equation(s):
// \tx_data_buffer[1]~3_combout  = (\reset_n~input_o  & (((\init_done~q  & delay[15])) # (!\state.IDLE~q )))

	.dataa(\init_done~q ),
	.datab(\reset_n~input_o ),
	.datac(delay[15]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\tx_data_buffer[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data_buffer[1]~3 .lut_mask = 16'h80CC;
defparam \tx_data_buffer[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N6
cycloneive_lcell_comb \tx_data_buffer[1]~4 (
// Equation(s):
// \tx_data_buffer[1]~4_combout  = (!\state.READING~q  & (!\state.RD_PARAMS_SEND~q  & (!\state.WRITING~q  & \tx_data_buffer[1]~3_combout )))

	.dataa(\state.READING~q ),
	.datab(\state.RD_PARAMS_SEND~q ),
	.datac(\state.WRITING~q ),
	.datad(\tx_data_buffer[1]~3_combout ),
	.cin(gnd),
	.combout(\tx_data_buffer[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data_buffer[1]~4 .lut_mask = 16'h0100;
defparam \tx_data_buffer[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N1
dffeas \tx_data_buffer[1] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_data_buffer[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_data_buffer[1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data_buffer[1] .is_wysiwyg = "true";
defparam \tx_data_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N6
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~4 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~4_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [0])) # (!\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & ((tx_data_buffer[1])))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [0]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(tx_data_buffer[1]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~4 .lut_mask = 16'hCFC0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N24
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1]~5 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1]~5_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16_combout  & ((!\accel_rw_inst1|spi_3_wire_master_inst1|state~q ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1_combout )))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~16_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1]~5 .lut_mask = 16'h3F00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N7
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N16
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~6 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~6_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [1]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~6 .lut_mask = 16'hF000;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N17
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[2] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N2
cycloneive_lcell_comb \init_accel_inst1|WideOr0~0 (
// Equation(s):
// \init_accel_inst1|WideOr0~0_combout  = (!\init_accel_inst1|state.IDLE~q  & \accel_rw_inst1|state.INIT~q )

	.dataa(\init_accel_inst1|state.IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel_rw_inst1|state.INIT~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|WideOr0~0 .lut_mask = 16'h5500;
defparam \init_accel_inst1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N28
cycloneive_lcell_comb \init_accel_inst1|Selector18~0 (
// Equation(s):
// \init_accel_inst1|Selector18~0_combout  = (\init_accel_inst1|state.WR_BW_RATE~q ) # ((\init_accel_inst1|state.WR_POWER_CONTROL~q ) # ((!\init_accel_inst1|WideOr0~0_combout  & \init_accel_inst1|rx_buffer [3])))

	.dataa(\init_accel_inst1|WideOr0~0_combout ),
	.datab(\init_accel_inst1|state.WR_BW_RATE~q ),
	.datac(\init_accel_inst1|rx_buffer [3]),
	.datad(\init_accel_inst1|state.WR_POWER_CONTROL~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|Selector18~0 .lut_mask = 16'hFFDC;
defparam \init_accel_inst1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N29
dffeas \init_accel_inst1|rx_buffer[3] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|rx_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|rx_buffer[3] .is_wysiwyg = "true";
defparam \init_accel_inst1|rx_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N6
cycloneive_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\state.WR_PARAMS_SEND~q  & \init_accel_inst1|rx_buffer [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.WR_PARAMS_SEND~q ),
	.datad(\init_accel_inst1|rx_buffer [3]),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'hF000;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N7
dffeas \tx_data_buffer[3] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_data_buffer[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_data_buffer[3]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data_buffer[3] .is_wysiwyg = "true";
defparam \tx_data_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N20
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~7 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~7_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [2])) # (!\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & ((tx_data_buffer[3])))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [2]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(tx_data_buffer[3]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~7 .lut_mask = 16'hCFC0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N21
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[3] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N10
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~8 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~8_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [3]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~8 .lut_mask = 16'hF000;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N11
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[4] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N26
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~9 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~9_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [4]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~9 .lut_mask = 16'hF000;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N27
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[5] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N2
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~10 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~10_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [5] & \accel_rw_inst1|spi_3_wire_master_inst1|state~q )

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [5]),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~10 .lut_mask = 16'hA0A0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N3
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~11 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~11_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [6]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~11 .lut_mask = 16'hF000;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N13
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[7] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \dip_sw[0]~input (
	.i(dip_sw[0]),
	.ibar(gnd),
	.o(\dip_sw[0]~input_o ));
// synopsys translate_off
defparam \dip_sw[0]~input .bus_hold = "false";
defparam \dip_sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneive_io_ibuf \dip_sw[1]~input (
	.i(dip_sw[1]),
	.ibar(gnd),
	.o(\dip_sw[1]~input_o ));
// synopsys translate_off
defparam \dip_sw[1]~input .bus_hold = "false";
defparam \dip_sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N8
cycloneive_io_ibuf \dip_sw[2]~input (
	.i(dip_sw[2]),
	.ibar(gnd),
	.o(\dip_sw[2]~input_o ));
// synopsys translate_off
defparam \dip_sw[2]~input .bus_hold = "false";
defparam \dip_sw[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N15
cycloneive_io_ibuf \dip_sw[3]~input (
	.i(dip_sw[3]),
	.ibar(gnd),
	.o(\dip_sw[3]~input_o ));
// synopsys translate_off
defparam \dip_sw[3]~input .bus_hold = "false";
defparam \dip_sw[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N18
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\dip_sw[2]~input_o  & (!\dip_sw[3]~input_o  & ((!\dip_sw[1]~input_o ) # (!\dip_sw[0]~input_o ))))

	.dataa(\dip_sw[0]~input_o ),
	.datab(\dip_sw[1]~input_o ),
	.datac(\dip_sw[2]~input_o ),
	.datad(\dip_sw[3]~input_o ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'h0070;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N0
cycloneive_lcell_comb \init_accel_inst1|WideOr2~1 (
// Equation(s):
// \init_accel_inst1|WideOr2~1_combout  = (!\init_accel_inst1|state.WR_THRESH_TAP~q  & (!\init_accel_inst1|state.WR_POWER_CONTROL~q  & (!\init_accel_inst1|state.WR_INT_MAP~q  & !\init_accel_inst1|state.WR_TIME_FF~q )))

	.dataa(\init_accel_inst1|state.WR_THRESH_TAP~q ),
	.datab(\init_accel_inst1|state.WR_POWER_CONTROL~q ),
	.datac(\init_accel_inst1|state.WR_INT_MAP~q ),
	.datad(\init_accel_inst1|state.WR_TIME_FF~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|WideOr2~1 .lut_mask = 16'h0001;
defparam \init_accel_inst1|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N8
cycloneive_lcell_comb \init_accel_inst1|WideOr5~0 (
// Equation(s):
// \init_accel_inst1|WideOr5~0_combout  = (\init_accel_inst1|state.WR_THRESH_INACT~q ) # ((\init_accel_inst1|state.WR_ACT_INACT_CTL~q ) # ((\init_accel_inst1|state.WR_DUR~q ) # (\init_accel_inst1|state.WR_WINDOW~q )))

	.dataa(\init_accel_inst1|state.WR_THRESH_INACT~q ),
	.datab(\init_accel_inst1|state.WR_ACT_INACT_CTL~q ),
	.datac(\init_accel_inst1|state.WR_DUR~q ),
	.datad(\init_accel_inst1|state.WR_WINDOW~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|WideOr5~0 .lut_mask = 16'hFFFE;
defparam \init_accel_inst1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N28
cycloneive_lcell_comb \init_accel_inst1|WideOr5 (
// Equation(s):
// \init_accel_inst1|WideOr5~combout  = (\init_accel_inst1|WideOr5~0_combout ) # (!\init_accel_inst1|WideOr2~1_combout )

	.dataa(gnd),
	.datab(\init_accel_inst1|WideOr2~1_combout ),
	.datac(\init_accel_inst1|WideOr5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\init_accel_inst1|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|WideOr5 .lut_mask = 16'hF3F3;
defparam \init_accel_inst1|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N29
dffeas \init_accel_inst1|cmd_buffer[0] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|WideOr5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|cmd_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|cmd_buffer[0] .is_wysiwyg = "true";
defparam \init_accel_inst1|cmd_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneive_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (\Selector15~0_combout  & ((\state.RD_PARAMS_SEND~q ) # ((\state.WR_PARAMS_SEND~q  & \init_accel_inst1|cmd_buffer [0])))) # (!\Selector15~0_combout  & (\state.WR_PARAMS_SEND~q  & ((\init_accel_inst1|cmd_buffer [0]))))

	.dataa(\Selector15~0_combout ),
	.datab(\state.WR_PARAMS_SEND~q ),
	.datac(\state.RD_PARAMS_SEND~q ),
	.datad(\init_accel_inst1|cmd_buffer [0]),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'hECA0;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
cycloneive_lcell_comb \cmd_buffer[5]~0 (
// Equation(s):
// \cmd_buffer[5]~0_combout  = (\reset_n~input_o  & (!\state.IDLE~q  & (!\state.WRITING~q  & !\state.READING~q )))

	.dataa(\reset_n~input_o ),
	.datab(\state.IDLE~q ),
	.datac(\state.WRITING~q ),
	.datad(\state.READING~q ),
	.cin(gnd),
	.combout(\cmd_buffer[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_buffer[5]~0 .lut_mask = 16'h0002;
defparam \cmd_buffer[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N23
dffeas \cmd_buffer[0] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmd_buffer[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cmd_buffer[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cmd_buffer[0] .is_wysiwyg = "true";
defparam \cmd_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~9 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~9_combout  = (cmd_buffer[0] & !\accel_rw_inst1|spi_3_wire_master_inst1|state~q )

	.dataa(cmd_buffer[0]),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~9 .lut_mask = 16'h0A0A;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2] & (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5] & (\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q  & 
// !\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4])))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2]),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0 .lut_mask = 16'h0020;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout ) # ((\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0_combout  & 
// (\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~0_combout  & \reset_n~input_o )))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0_combout ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~0_combout ),
	.datac(\reset_n~input_o ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2 .lut_mask = 16'hFF80;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N13
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[0] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N20
cycloneive_lcell_comb \init_accel_inst1|WideOr4~0 (
// Equation(s):
// \init_accel_inst1|WideOr4~0_combout  = (\init_accel_inst1|state.WR_LATENT~q ) # ((\init_accel_inst1|state.WR_TAP_AXES~q ) # ((\init_accel_inst1|state.WR_TIME_INACT~q ) # (\init_accel_inst1|state.WR_WINDOW~q )))

	.dataa(\init_accel_inst1|state.WR_LATENT~q ),
	.datab(\init_accel_inst1|state.WR_TAP_AXES~q ),
	.datac(\init_accel_inst1|state.WR_TIME_INACT~q ),
	.datad(\init_accel_inst1|state.WR_WINDOW~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|WideOr4~0 .lut_mask = 16'hFFFE;
defparam \init_accel_inst1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N18
cycloneive_lcell_comb \init_accel_inst1|WideOr4 (
// Equation(s):
// \init_accel_inst1|WideOr4~combout  = (\init_accel_inst1|state.WR_INT_ENABLE~q ) # ((\init_accel_inst1|state.WR_ACT_INACT_CTL~q ) # ((\init_accel_inst1|WideOr4~0_combout ) # (\init_accel_inst1|state.WR_INT_MAP~q )))

	.dataa(\init_accel_inst1|state.WR_INT_ENABLE~q ),
	.datab(\init_accel_inst1|state.WR_ACT_INACT_CTL~q ),
	.datac(\init_accel_inst1|WideOr4~0_combout ),
	.datad(\init_accel_inst1|state.WR_INT_MAP~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|WideOr4 .lut_mask = 16'hFFFE;
defparam \init_accel_inst1|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N19
dffeas \init_accel_inst1|cmd_buffer[1] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|WideOr4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|cmd_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|cmd_buffer[1] .is_wysiwyg = "true";
defparam \init_accel_inst1|cmd_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N14
cycloneive_lcell_comb \Selector14~6 (
// Equation(s):
// \Selector14~6_combout  = (!\dip_sw[3]~input_o  & (\dip_sw[0]~input_o  $ (\dip_sw[2]~input_o )))

	.dataa(\dip_sw[0]~input_o ),
	.datab(gnd),
	.datac(\dip_sw[2]~input_o ),
	.datad(\dip_sw[3]~input_o ),
	.cin(gnd),
	.combout(\Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~6 .lut_mask = 16'h005A;
defparam \Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N0
cycloneive_lcell_comb WideOr1(
// Equation(s):
// \WideOr1~combout  = (\state.READING~q ) # ((\state.IDLE~q ) # (\state.WRITING~q ))

	.dataa(gnd),
	.datab(\state.READING~q ),
	.datac(\state.IDLE~q ),
	.datad(\state.WRITING~q ),
	.cin(gnd),
	.combout(\WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam WideOr1.lut_mask = 16'hFFFC;
defparam WideOr1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N10
cycloneive_lcell_comb \Selector14~4 (
// Equation(s):
// \Selector14~4_combout  = (cmd_buffer[1] & ((\WideOr1~combout ) # ((\Selector14~6_combout  & \state.RD_PARAMS_SEND~q )))) # (!cmd_buffer[1] & (\Selector14~6_combout  & ((\state.RD_PARAMS_SEND~q ))))

	.dataa(cmd_buffer[1]),
	.datab(\Selector14~6_combout ),
	.datac(\WideOr1~combout ),
	.datad(\state.RD_PARAMS_SEND~q ),
	.cin(gnd),
	.combout(\Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~4 .lut_mask = 16'hECA0;
defparam \Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N26
cycloneive_lcell_comb \Selector14~5 (
// Equation(s):
// \Selector14~5_combout  = (\Selector14~4_combout ) # ((\init_accel_inst1|cmd_buffer [1] & \state.WR_PARAMS_SEND~q ))

	.dataa(gnd),
	.datab(\init_accel_inst1|cmd_buffer [1]),
	.datac(\state.WR_PARAMS_SEND~q ),
	.datad(\Selector14~4_combout ),
	.cin(gnd),
	.combout(\Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~5 .lut_mask = 16'hFFC0;
defparam \Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N27
dffeas \cmd_buffer[1] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector14~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cmd_buffer[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cmd_buffer[1] .is_wysiwyg = "true";
defparam \cmd_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~8 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~8_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [0])) # (!\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & ((cmd_buffer[1])))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [0]),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(cmd_buffer[1]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~8 .lut_mask = 16'hAFA0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N3
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[1] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N10
cycloneive_lcell_comb \init_accel_inst1|WideOr3~0 (
// Equation(s):
// \init_accel_inst1|WideOr3~0_combout  = (\init_accel_inst1|state.WR_LATENT~q ) # ((\init_accel_inst1|state.WR_WINDOW~q ) # ((\init_accel_inst1|state.WR_TAP_AXES~q ) # (\init_accel_inst1|state.WR_THRESH_FF~q )))

	.dataa(\init_accel_inst1|state.WR_LATENT~q ),
	.datab(\init_accel_inst1|state.WR_WINDOW~q ),
	.datac(\init_accel_inst1|state.WR_TAP_AXES~q ),
	.datad(\init_accel_inst1|state.WR_THRESH_FF~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|WideOr3~0 .lut_mask = 16'hFFFE;
defparam \init_accel_inst1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N4
cycloneive_lcell_comb \init_accel_inst1|WideOr3 (
// Equation(s):
// \init_accel_inst1|WideOr3~combout  = (\init_accel_inst1|WideOr0~0_combout  & (!\init_accel_inst1|state.WR_TIME_FF~q  & (!\init_accel_inst1|state.WR_DUR~q  & !\init_accel_inst1|WideOr3~0_combout )))

	.dataa(\init_accel_inst1|WideOr0~0_combout ),
	.datab(\init_accel_inst1|state.WR_TIME_FF~q ),
	.datac(\init_accel_inst1|state.WR_DUR~q ),
	.datad(\init_accel_inst1|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\init_accel_inst1|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|WideOr3 .lut_mask = 16'h0002;
defparam \init_accel_inst1|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N5
dffeas \init_accel_inst1|cmd_buffer[2] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|WideOr3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|cmd_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|cmd_buffer[2] .is_wysiwyg = "true";
defparam \init_accel_inst1|cmd_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N16
cycloneive_lcell_comb \Selector13~7 (
// Equation(s):
// \Selector13~7_combout  = (!\dip_sw[3]~input_o  & (\dip_sw[1]~input_o  $ (((\dip_sw[0]~input_o  & \dip_sw[2]~input_o )))))

	.dataa(\dip_sw[0]~input_o ),
	.datab(\dip_sw[1]~input_o ),
	.datac(\dip_sw[2]~input_o ),
	.datad(\dip_sw[3]~input_o ),
	.cin(gnd),
	.combout(\Selector13~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~7 .lut_mask = 16'h006C;
defparam \Selector13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N24
cycloneive_lcell_comb \Selector13~5 (
// Equation(s):
// \Selector13~5_combout  = (\state.RD_PARAMS_SEND~q  & ((\Selector13~7_combout ) # ((cmd_buffer[2] & \WideOr1~combout )))) # (!\state.RD_PARAMS_SEND~q  & (((cmd_buffer[2] & \WideOr1~combout ))))

	.dataa(\state.RD_PARAMS_SEND~q ),
	.datab(\Selector13~7_combout ),
	.datac(cmd_buffer[2]),
	.datad(\WideOr1~combout ),
	.cin(gnd),
	.combout(\Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~5 .lut_mask = 16'hF888;
defparam \Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N22
cycloneive_lcell_comb \Selector13~6 (
// Equation(s):
// \Selector13~6_combout  = (\Selector13~5_combout ) # ((\init_accel_inst1|cmd_buffer [2] & \state.WR_PARAMS_SEND~q ))

	.dataa(\init_accel_inst1|cmd_buffer [2]),
	.datab(gnd),
	.datac(\state.WR_PARAMS_SEND~q ),
	.datad(\Selector13~5_combout ),
	.cin(gnd),
	.combout(\Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~6 .lut_mask = 16'hFFA0;
defparam \Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N23
dffeas \cmd_buffer[2] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector13~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cmd_buffer[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cmd_buffer[2] .is_wysiwyg = "true";
defparam \cmd_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~7 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~7_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [1])) # (!\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & ((cmd_buffer[2])))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [1]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(cmd_buffer[2]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~7 .lut_mask = 16'hCFC0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N11
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[2] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N22
cycloneive_lcell_comb \init_accel_inst1|WideOr2~0 (
// Equation(s):
// \init_accel_inst1|WideOr2~0_combout  = (\init_accel_inst1|state.WR_BW_RATE~q ) # ((\init_accel_inst1|state.WR_TAP_AXES~q ) # ((\init_accel_inst1|state.WR_INT_ENABLE~q ) # (\init_accel_inst1|state.WR_THRESH_FF~q )))

	.dataa(\init_accel_inst1|state.WR_BW_RATE~q ),
	.datab(\init_accel_inst1|state.WR_TAP_AXES~q ),
	.datac(\init_accel_inst1|state.WR_INT_ENABLE~q ),
	.datad(\init_accel_inst1|state.WR_THRESH_FF~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|WideOr2~0 .lut_mask = 16'hFFFE;
defparam \init_accel_inst1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N8
cycloneive_lcell_comb \init_accel_inst1|WideOr2 (
// Equation(s):
// \init_accel_inst1|WideOr2~combout  = (\init_accel_inst1|WideOr2~0_combout ) # (!\init_accel_inst1|WideOr2~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\init_accel_inst1|WideOr2~1_combout ),
	.datad(\init_accel_inst1|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\init_accel_inst1|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|WideOr2 .lut_mask = 16'hFF0F;
defparam \init_accel_inst1|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N9
dffeas \init_accel_inst1|cmd_buffer[3] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|WideOr2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|cmd_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|cmd_buffer[3] .is_wysiwyg = "true";
defparam \init_accel_inst1|cmd_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\state.WR_PARAMS_SEND~q  & \init_accel_inst1|cmd_buffer [3])

	.dataa(gnd),
	.datab(\state.WR_PARAMS_SEND~q ),
	.datac(gnd),
	.datad(\init_accel_inst1|cmd_buffer [3]),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hCC00;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N1
dffeas \cmd_buffer[3] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmd_buffer[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cmd_buffer[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cmd_buffer[3] .is_wysiwyg = "true";
defparam \cmd_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~6 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~6_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [2])) # (!\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & ((cmd_buffer[3])))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [2]),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(cmd_buffer[3]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~6 .lut_mask = 16'hAFA0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N27
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[3] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y18_N3
dffeas \init_accel_inst1|cmd_buffer[4] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_accel_inst1|state.WR_THRESH_TAP~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|cmd_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|cmd_buffer[4] .is_wysiwyg = "true";
defparam \init_accel_inst1|cmd_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N30
cycloneive_lcell_comb \Selector10~3 (
// Equation(s):
// \Selector10~3_combout  = (\dip_sw[0]~input_o  & ((!\dip_sw[2]~input_o ) # (!\dip_sw[1]~input_o ))) # (!\dip_sw[0]~input_o  & ((\dip_sw[1]~input_o ) # (\dip_sw[2]~input_o )))

	.dataa(\dip_sw[0]~input_o ),
	.datab(\dip_sw[1]~input_o ),
	.datac(\dip_sw[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~3 .lut_mask = 16'h7E7E;
defparam \Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N12
cycloneive_lcell_comb \Selector10~7 (
// Equation(s):
// \Selector10~7_combout  = (\Selector10~3_combout  & (\state.RD_PARAMS_SEND~q  & !\dip_sw[3]~input_o ))

	.dataa(\Selector10~3_combout ),
	.datab(gnd),
	.datac(\state.RD_PARAMS_SEND~q ),
	.datad(\dip_sw[3]~input_o ),
	.cin(gnd),
	.combout(\Selector10~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~7 .lut_mask = 16'h00A0;
defparam \Selector10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\Selector10~7_combout ) # ((\init_accel_inst1|cmd_buffer [4] & \state.WR_PARAMS_SEND~q ))

	.dataa(\init_accel_inst1|cmd_buffer [4]),
	.datab(\state.WR_PARAMS_SEND~q ),
	.datac(gnd),
	.datad(\Selector10~7_combout ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hFF88;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N17
dffeas \cmd_buffer[4] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmd_buffer[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cmd_buffer[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cmd_buffer[4] .is_wysiwyg = "true";
defparam \cmd_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~5 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~5_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [3])) # (!\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & ((cmd_buffer[4])))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [3]),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(cmd_buffer[4]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~5 .lut_mask = 16'hAFA0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N31
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[4] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N6
cycloneive_lcell_comb \init_accel_inst1|WideOr1 (
// Equation(s):
// \init_accel_inst1|WideOr1~combout  = (!\init_accel_inst1|state.IDLE~q  & (\accel_rw_inst1|state.INIT~q  & !\init_accel_inst1|state.WR_THRESH_TAP~q ))

	.dataa(gnd),
	.datab(\init_accel_inst1|state.IDLE~q ),
	.datac(\accel_rw_inst1|state.INIT~q ),
	.datad(\init_accel_inst1|state.WR_THRESH_TAP~q ),
	.cin(gnd),
	.combout(\init_accel_inst1|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \init_accel_inst1|WideOr1 .lut_mask = 16'h0030;
defparam \init_accel_inst1|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N7
dffeas \init_accel_inst1|cmd_buffer[5] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\init_accel_inst1|WideOr1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_accel_inst1|cmd_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \init_accel_inst1|cmd_buffer[5] .is_wysiwyg = "true";
defparam \init_accel_inst1|cmd_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneive_lcell_comb \Selector10~6 (
// Equation(s):
// \Selector10~6_combout  = (\Selector10~7_combout ) # ((\state.WR_PARAMS_SEND~q  & \init_accel_inst1|cmd_buffer [5]))

	.dataa(gnd),
	.datab(\state.WR_PARAMS_SEND~q ),
	.datac(\init_accel_inst1|cmd_buffer [5]),
	.datad(\Selector10~7_combout ),
	.cin(gnd),
	.combout(\Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~6 .lut_mask = 16'hFFC0;
defparam \Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N5
dffeas \cmd_buffer[5] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector10~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmd_buffer[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cmd_buffer[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cmd_buffer[5] .is_wysiwyg = "true";
defparam \cmd_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~4 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~4_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [4])) # (!\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & ((cmd_buffer[5])))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [4]),
	.datab(cmd_buffer[5]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~4 .lut_mask = 16'hACAC;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N9
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[5] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N20
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\WideOr1~combout  & cmd_buffer[6])

	.dataa(gnd),
	.datab(\WideOr1~combout ),
	.datac(cmd_buffer[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hC0C0;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N21
dffeas \cmd_buffer[6] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cmd_buffer[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cmd_buffer[6] .is_wysiwyg = "true";
defparam \cmd_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~3 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~3_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [5])) # (!\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & ((cmd_buffer[6])))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [5]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(cmd_buffer[6]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~3 .lut_mask = 16'hCFC0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N21
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[6] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~1 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~1_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [6])) # (!\accel_rw_inst1|spi_3_wire_master_inst1|state~q  & 
// ((!\accel_rw_inst1|rw_buffer~q )))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [6]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\accel_rw_inst1|rw_buffer~q ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~1 .lut_mask = 16'hC0CF;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N25
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|process_0~0 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|process_0~0_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q  & \accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q )

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|process_0~0 .lut_mask = 16'hA0A0;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N6
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|sdio~1 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|sdio~1_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout  & ((\accel_rw_inst1|spi_3_wire_master_inst1|process_0~0_combout  & (\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [7])) # 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|process_0~0_combout  & ((\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [7]))))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout  & (((\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [7]))))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [7]),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [7]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|process_0~0_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|sdio~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sdio~1 .lut_mask = 16'hACCC;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sdio~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N30
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|sdio~2 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|sdio~2_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0_combout ) # ((\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0] & (\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5] & 
// \accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout )))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|sdio~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sdio~2 .lut_mask = 16'hFF80;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sdio~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N16
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|sdio~3 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|sdio~3_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|sdio~2_combout ) # ((\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q  & \accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|sdio~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|sdio~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sdio~3 .lut_mask = 16'hF8F8;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sdio~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N14
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|sdio~4 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|sdio~4_combout  = ((\accel_rw_inst1|spi_3_wire_master_inst1|sdio~3_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|state~q )

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|sdio~3_combout ),
	.datac(gnd),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|sdio~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sdio~4 .lut_mask = 16'hDD55;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sdio~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N7
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|sdio~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|sdio~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|sdio~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|sdio~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sdio~reg0 .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sdio~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N0
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|sdio~5 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|sdio~5_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|busy~0_combout  & (((\accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout )) # 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q )))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|busy~0_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|sdio~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sdio~5 .lut_mask = 16'hF700;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sdio~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N1
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|sdio~en (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|sdio~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|sdio~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|sdio~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sdio~en .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sdio~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N4
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|ss_n~0 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|ss_n~0_combout  = ((!\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2] & !\accel_rw_inst1|spi_3_wire_master_inst1|ss_n [0])) # (!\accel_rw_inst1|spi_3_wire_master_inst1|state~q )

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2]),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|ss_n [0]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|ss_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|ss_n~0 .lut_mask = 16'h555F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|ss_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|Equal2~0 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|Equal2~0_combout  = ((!\accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5])) # (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0])

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal2~0 .lut_mask = 16'h7F7F;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N2
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|ss_n~1 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|ss_n~1_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|ss_n~0_combout  & ((\accel_rw_inst1|spi_3_wire_master_inst1|Equal2~0_combout ) # (!\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout )))

	.dataa(gnd),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|ss_n~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|ss_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|ss_n~1 .lut_mask = 16'h0F03;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|ss_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N3
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|ss_n[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|ss_n~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|ss_n [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|ss_n[0] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|ss_n[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|sclk~1 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|sclk~1_combout  = ((!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0] & \accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout )) # (!\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5])

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|sclk~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sclk~1 .lut_mask = 16'h50FF;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sclk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|sclk~2 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|sclk~2_combout  = (\reset_n~input_o  & (\accel_rw_inst1|spi_3_wire_master_inst1|ss_n [0] & (\accel_rw_inst1|spi_3_wire_master_inst1|sclk~1_combout  & \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~0_combout )))

	.dataa(\reset_n~input_o ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|ss_n [0]),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|sclk~1_combout ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~0_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|sclk~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sclk~2 .lut_mask = 16'h8000;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sclk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|sclk~3 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|sclk~3_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|sclk~q  & (((!\accel_rw_inst1|spi_3_wire_master_inst1|sclk~2_combout  & !\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout )) # 
// (!\accel_rw_inst1|spi_3_wire_master_inst1|state~q ))) # (!\accel_rw_inst1|spi_3_wire_master_inst1|sclk~q  & ((\accel_rw_inst1|spi_3_wire_master_inst1|sclk~2_combout ) # ((\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout ))))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|sclk~2_combout ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|sclk~q ),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|sclk~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sclk~3 .lut_mask = 16'h3F7A;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sclk~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N29
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|sclk (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|sclk~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sclk .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|sclk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N8
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~feeder (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~feeder_combout  = \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [0]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~feeder .lut_mask = 16'hFF00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N4
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~1 (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~1_combout  = (!\accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q  & (\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~0_combout  & !\accel_rw_inst1|spi_3_wire_master_inst1|Equal2~0_combout ))

	.dataa(\accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q ),
	.datab(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~0_combout ),
	.datac(gnd),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~1 .lut_mask = 16'h0044;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N9
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N22
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (!\accel_rw_inst1|busy_out~q  & (\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [0] & \state.READING~q ))

	.dataa(gnd),
	.datab(\accel_rw_inst1|busy_out~q ),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [0]),
	.datad(\state.READING~q ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h3000;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N26
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\state.READING~q  & (!\accel_rw_inst1|busy_out~q )) # (!\state.READING~q  & ((!\accel_rw_inst1|state.INIT~q )))

	.dataa(gnd),
	.datab(\accel_rw_inst1|busy_out~q ),
	.datac(\accel_rw_inst1|state.INIT~q ),
	.datad(\state.READING~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h330F;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N23
dffeas \leds_buffer[0] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(leds_buffer[0]),
	.prn(vcc));
// synopsys translate_off
defparam \leds_buffer[0] .is_wysiwyg = "true";
defparam \leds_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N18
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[1]~feeder (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[1]~feeder_combout  = \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [1]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[1]~feeder .lut_mask = 16'hFF00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N19
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[1] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N20
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [1] & \state.READING~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [1]),
	.datad(\state.READING~q ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hF000;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N21
dffeas \leds_buffer[1] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\accel_rw_inst1|busy_out~q ),
	.sload(gnd),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(leds_buffer[1]),
	.prn(vcc));
// synopsys translate_off
defparam \leds_buffer[1] .is_wysiwyg = "true";
defparam \leds_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N14
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[2]~feeder (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[2]~feeder_combout  = \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [2]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[2]~feeder .lut_mask = 16'hFF00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N15
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[2] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N10
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [2] & \state.READING~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [2]),
	.datad(\state.READING~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hF000;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N11
dffeas \leds_buffer[2] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\accel_rw_inst1|busy_out~q ),
	.sload(gnd),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(leds_buffer[2]),
	.prn(vcc));
// synopsys translate_off
defparam \leds_buffer[2] .is_wysiwyg = "true";
defparam \leds_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N22
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[3]~feeder (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[3]~feeder_combout  = \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [3]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[3]~feeder .lut_mask = 16'hFF00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N23
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[3] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N28
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [3] & \state.READING~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [3]),
	.datad(\state.READING~q ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hF000;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N29
dffeas \leds_buffer[3] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\accel_rw_inst1|busy_out~q ),
	.sload(gnd),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(leds_buffer[3]),
	.prn(vcc));
// synopsys translate_off
defparam \leds_buffer[3] .is_wysiwyg = "true";
defparam \leds_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N30
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[4]~feeder (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[4]~feeder_combout  = \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [4]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[4]~feeder .lut_mask = 16'hFF00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N31
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[4] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N2
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [4] & \state.READING~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [4]),
	.datad(\state.READING~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hF000;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N3
dffeas \leds_buffer[4] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\accel_rw_inst1|busy_out~q ),
	.sload(gnd),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(leds_buffer[4]),
	.prn(vcc));
// synopsys translate_off
defparam \leds_buffer[4] .is_wysiwyg = "true";
defparam \leds_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N5
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [5]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[5] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N12
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\state.READING~q  & \accel_rw_inst1|spi_3_wire_master_inst1|rx_data [5])

	.dataa(gnd),
	.datab(\state.READING~q ),
	.datac(gnd),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [5]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hCC00;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N13
dffeas \leds_buffer[5] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\accel_rw_inst1|busy_out~q ),
	.sload(gnd),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(leds_buffer[5]),
	.prn(vcc));
// synopsys translate_off
defparam \leds_buffer[5] .is_wysiwyg = "true";
defparam \leds_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N0
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~feeder (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~feeder_combout  = \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [6]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~feeder .lut_mask = 16'hFF00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N1
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N30
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\state.READING~q  & \accel_rw_inst1|spi_3_wire_master_inst1|rx_data [6])

	.dataa(gnd),
	.datab(\state.READING~q ),
	.datac(gnd),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [6]),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hCC00;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N31
dffeas \leds_buffer[6] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\accel_rw_inst1|busy_out~q ),
	.sload(gnd),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(leds_buffer[6]),
	.prn(vcc));
// synopsys translate_off
defparam \leds_buffer[6] .is_wysiwyg = "true";
defparam \leds_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N28
cycloneive_lcell_comb \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[7]~feeder (
// Equation(s):
// \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[7]~feeder_combout  = \accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [7]),
	.cin(gnd),
	.combout(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[7]~feeder .lut_mask = 16'hFF00;
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N29
dffeas \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[7] .is_wysiwyg = "true";
defparam \accel_rw_inst1|spi_3_wire_master_inst1|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N24
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [7] & \state.READING~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel_rw_inst1|spi_3_wire_master_inst1|rx_data [7]),
	.datad(\state.READING~q ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hF000;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N25
dffeas \leds_buffer[7] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\accel_rw_inst1|busy_out~q ),
	.sload(gnd),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(leds_buffer[7]),
	.prn(vcc));
// synopsys translate_off
defparam \leds_buffer[7] .is_wysiwyg = "true";
defparam \leds_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \G_SENSOR_INT~input (
	.i(G_SENSOR_INT),
	.ibar(gnd),
	.o(\G_SENSOR_INT~input_o ));
// synopsys translate_off
defparam \G_SENSOR_INT~input .bus_hold = "false";
defparam \G_SENSOR_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \btn_1~input (
	.i(btn_1),
	.ibar(gnd),
	.o(\btn_1~input_o ));
// synopsys translate_off
defparam \btn_1~input .bus_hold = "false";
defparam \btn_1~input .simulate_z_as = "z";
// synopsys translate_on

assign I2C_SCLK = \I2C_SCLK~output_o ;

assign G_SENSOR_CS_N = \G_SENSOR_CS_N~output_o ;

assign LEDS[0] = \LEDS[0]~output_o ;

assign LEDS[1] = \LEDS[1]~output_o ;

assign LEDS[2] = \LEDS[2]~output_o ;

assign LEDS[3] = \LEDS[3]~output_o ;

assign LEDS[4] = \LEDS[4]~output_o ;

assign LEDS[5] = \LEDS[5]~output_o ;

assign LEDS[6] = \LEDS[6]~output_o ;

assign LEDS[7] = \LEDS[7]~output_o ;

assign I2C_SDAT = \I2C_SDAT~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
