# UART_RX

### Design rules

Reset rb_i for each block is active low

clk_i is 50Mhz

Always follow names of inputs and outputs of blocks from blockdiagram

### Checklist

- [ ] Top Entity (UART RX) 

- [ ] Top Entity testbench

- [x] D flip flop (dff)

- [x] D flip flop test bench

- [x] Divide by four (div4)

- [x] Divide by four testbench

- [ ] Parity Generator(pargen)

- [ ] Parity Generator testbench

- [ ] Shift register

- [ ] Shift register testbench

- [ ] Sample timing and start bit FSM

- [ ] Sample timing and start bit FSM testbench

- [ ] 8 bit compare

- [ ] 8 bit compare testbench

- [ ] ROM

- [ ] ROM testbench

- [ ] 1 bit compare

- [ ] 1 bit compare testbench

