<!-- Creator     : groff version 1.22.2 -->
<!-- CreationDate: Sat Nov 12 02:04:05 2016 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title>LIBPFM</title>

</head>
<body>

<h1 align="center">LIBPFM</h1>

<a href="#NAME">NAME</a><br>
<a href="#SYNOPSIS">SYNOPSIS</a><br>
<a href="#DESCRIPTION">DESCRIPTION</a><br>
<a href="#MODIFIERS">MODIFIERS</a><br>
<a href="#OFFCORE_RESPONSE events">OFFCORE_RESPONSE events</a><br>
<a href="#SEE ALSO">SEE ALSO</a><br>
<a href="#AUTHORS">AUTHORS</a><br>

<hr>


<h2>NAME
<a name="NAME"></a>
</h2>



<p style="margin-left:11%; margin-top: 1em">libpfm_intel_snb
- support for Intel Sandy Bridge core PMU</p>

<h2>SYNOPSIS
<a name="SYNOPSIS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em"><b>#include
&lt;perfmon/pfmlib.h&gt;</b></p>

<p style="margin-left:11%; margin-top: 1em"><b>PMU name:
snb <br>
PMU desc: Intel Sandy Bridge <br>
PMU name: snb_ep <br>
PMU desc: Intel Sandy Bridge EP</b></p>

<h2>DESCRIPTION
<a name="DESCRIPTION"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">The library
supports the Intel Sandy Bridge core PMU. It should be noted
that this PMU model only covers each core&rsquo;s PMU and
not the socket level PMU. For that refer to the Sandy Bridge
uncore PMU support.</p>

<p style="margin-left:11%; margin-top: 1em">On Sandy
Bridge, the number of generic counters depends on the
Hyperthreading (HT) mode. When HT is on, then only 4 generic
counters are available. When HT is off, then 8 generic
counters are available. The <b>pfm_get_pmu_info()</b>
function returns the maximum number of generic counters in
<b>num_cntrs.</b></p>

<h2>MODIFIERS
<a name="MODIFIERS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">The following
modifiers are supported on Intel Sandy Bridge
processors:</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p><b>u</b></p></td>
<td width="4%"></td>
<td width="78%">


<p>Measure at user level which includes privilege levels 1,
2, 3. This corresponds to <b>PFM_PLM3</b>. This is a boolean
modifier.</p> </td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p><b>k</b></p></td>
<td width="4%"></td>
<td width="78%">


<p>Measure at kernel level which includes privilege level
0. This corresponds to <b>PFM_PLM0</b>. This is a boolean
modifier.</p> </td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p><b>i</b></p></td>
<td width="4%"></td>
<td width="78%">


<p>Invert the meaning of the event. The counter will now
count cycles in which the event is <b>not</b> occurring.
This is a boolean modifier</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p><b>e</b></p></td>
<td width="4%"></td>
<td width="78%">


<p>Enable edge detection, i.e., count only when there is a
state transition from no occurrence of the event to at least
one occurrence. This modifier must be combined with a
counter mask modifier (m) with a value greater or equal to
one. This is a boolean modifier.</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p><b>c</b></p></td>
<td width="4%"></td>
<td width="78%">


<p>Set the counter mask value. The mask acts as a
threshold. The counter will count the number of cycles in
which the number of occurrences of the event is greater or
equal to the threshold. This is an integer modifier with
values in the range [0:255].</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p><b>t</b></p></td>
<td width="4%"></td>
<td width="78%">


<p>Measure on both threads at the same time assuming
hyper-threading is enabled. This is a boolean modifier.</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p><b>ldlat</b></p></td>
<td width="4%"></td>
<td width="78%">


<p>Pass a latency threshold to the
MEM_TRANS_RETIRED:LATENCY_ABOVE_THRESHOLD event. This is an
integer attribute that must be in the range [3:65535]. It is
required for this event. Note that the event must be used
with precise sampling (PEBS).</p></td></tr>
</table>

<h2>OFFCORE_RESPONSE events
<a name="OFFCORE_RESPONSE events"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">Intel Sandy
Bridge provides two offcore_response events, like Intel
Westmere. They are called OFFCORE_RESPONSE_0 and
OFFCORE_RESPONSE_1.</p>

<p style="margin-left:11%; margin-top: 1em">Those events
need special treatment in the performance monitoring
infrastructure because each event uses an extra register to
store some settings. Thus, in case multiple offcore_response
events are monitored simultaneously, the kernel needs to
manage the sharing of that extra register.</p>

<p style="margin-left:11%; margin-top: 1em">The
offcore_response events are exposed as a normal events by
the library. The extra settings are exposed as regular
umasks. The library takes care of encoding the events
according to the underlying kernel interface.</p>

<p style="margin-left:11%; margin-top: 1em">On Intel Sandy
Bridge, the umasks are divided into three categories:
request, supplier and snoop. The user must provide at least
one umask for each category. The categories are shown in the
umask descriptions.</p>

<p style="margin-left:11%; margin-top: 1em">There is also
the special response umask called <b>ANY_RESPONSE</b>. When
this umask is used then it overrides any supplier and snoop
umasks. In other words, users can specify either
<b>ANY_RESPONSE OR</b> any combinations of supplier +
snoops.</p>

<p style="margin-left:11%; margin-top: 1em">In case no
supplier or snoop is specified, the library defaults to
using <b>ANY_RESPONSE</b>.</p>

<p style="margin-left:11%; margin-top: 1em">For instance,
the following are valid event selections: <b><br>
OFFCORE_RESPONSE_0:DMND_DATA_RD:ANY_RESPONSE <br>
OFFCORE_RESPONSE_0:ANY_REQUEST <br>
OFFCORE_RESPONSE_0:ANY_RFO:LLC_HITM:SNOOP_ANY</b></p>

<p style="margin-left:11%; margin-top: 1em">But the
following are illegal: <b><br>
OFFCORE_RESPONSE_0:ANY_RFO:LLC_HITM:ANY_RESPONSE <br>

OFFCORE_RESPONSE_0:ANY_RFO:LLC_HITM:SNOOP_ANY:ANY_RESPONSE</b></p>

<h2>SEE ALSO
<a name="SEE ALSO"></a>
</h2>



<p style="margin-left:11%; margin-top: 1em">libpfm_snb_unc(3)</p>

<h2>AUTHORS
<a name="AUTHORS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">Stephane
Eranian &lt;eranian@gmail.com&gt;</p>
<hr>
</body>
</html>
