
module tb_paralell_register ();

reg mclk;
reg reset;
reg [3:0] use_dw;
reg [7:0] data_in;

wire [119:0] bus_out;

paralell_register (mclk, reset, bus_out, data_in, use_dw, wr);

endmodule
