Running: D:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/OneDrive - stu.hit.edu.cn/codes/verilog/PipeLine/PipeLineTest_isim_beh.exe -prj E:/OneDrive - stu.hit.edu.cn/codes/verilog/PipeLine/PipeLineTest_beh.prj work.PipeLineTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/OneDrive - stu.hit.edu.cn/codes/verilog/PipeLine/RegFiles.v" into library work
Analyzing Verilog file "E:/OneDrive - stu.hit.edu.cn/codes/verilog/PipeLine/DataMem.v" into library work
Analyzing Verilog file "E:/OneDrive - stu.hit.edu.cn/codes/verilog/PipeLine/CodeMem.v" into library work
Analyzing Verilog file "E:/OneDrive - stu.hit.edu.cn/codes/verilog/PipeLine/ALU.v" into library work
Analyzing Verilog file "E:/OneDrive - stu.hit.edu.cn/codes/verilog/PipeLine/WB.v" into library work
Analyzing Verilog file "E:/OneDrive - stu.hit.edu.cn/codes/verilog/PipeLine/MEM.v" into library work
Analyzing Verilog file "E:/OneDrive - stu.hit.edu.cn/codes/verilog/PipeLine/IF.v" into library work
Analyzing Verilog file "E:/OneDrive - stu.hit.edu.cn/codes/verilog/PipeLine/ID.v" into library work
Analyzing Verilog file "E:/OneDrive - stu.hit.edu.cn/codes/verilog/PipeLine/EX.v" into library work
Analyzing Verilog file "E:/OneDrive - stu.hit.edu.cn/codes/verilog/PipeLine/PipeLine.v" into library work
Analyzing Verilog file "E:/OneDrive - stu.hit.edu.cn/codes/verilog/PipeLine/PipeLineTest.v" into library work
Analyzing Verilog file "D:/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module CodeMem
Compiling module IF
Compiling module RegFiles
Compiling module ID
Compiling module Alu
Compiling module EX
Compiling module DataMem
Compiling module MEM
Compiling module WB
Compiling module PipeLine
Compiling module PipeLineTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable E:/OneDrive - stu.hit.edu.cn/codes/verilog/PipeLine/PipeLineTest_isim_beh.exe
Fuse Memory Usage: 30296 KB
Fuse CPU Usage: 905 ms
