# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:08 on Jun 02,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 16:34:08 on Jun 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:08 on Jun 02,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./clock_divider_tb.sv ./line_drawer.sv 
# -- Compiling module DE1_SoC
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module clock_divider_tb
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_divider_tb
# End time: 16:34:11 on Jun 02,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:11 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 16:34:11 on Jun 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:11 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 16:34:12 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:12 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 16:34:12 on Jun 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:13 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 16:34:13 on Jun 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:13 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 16:34:14 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:14 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 16:34:14 on Jun 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 16:34:15 on Jun 02,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_divider
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_arm.sv(29): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(30): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ERROR: Invalid input file name RAM_arm_x.. Expecting file with .hex extension (with Intel-hex data format) or .mif extension (with Altera-mif data format).
# ** Warning: (vsim-7) Failed to open readmem file "" in read mode.
# Invalid argument. (errno = EINVAL)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals/altsyncram_component/m_default/altsyncram_inst
# ERROR: Invalid input file name RAM_arm_y.. Expecting file with .hex extension (with Intel-hex data format) or .mif extension (with Altera-mif data format).
# ** Warning: (vsim-7) Failed to open readmem file "" in read mode.
# Invalid argument. (errno = EINVAL)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals/altsyncram_component/m_default/altsyncram_inst
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:25 on Jun 02,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 16:38:26 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:26 on Jun 02,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./clock_divider_tb.sv ./line_drawer.sv 
# -- Compiling module DE1_SoC
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module clock_divider_tb
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_divider_tb
# End time: 16:38:28 on Jun 02,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:28 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 16:38:28 on Jun 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:28 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 16:38:29 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:29 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 16:38:30 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:30 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 16:38:30 on Jun 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:30 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# ** Error: (vlog-13069) ./RAM_arm_y.v(40): near "module": syntax error, unexpected module.
# ** Error: ./RAM_arm_y.v(1): (vlog-13205) Syntax error found in the scope following 'm'. Is there a missing '::'?
# End time: 16:38:31 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 13
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./RAM_arm_y.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:49 on Jun 02,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 16:39:50 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:50 on Jun 02,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./clock_divider_tb.sv ./line_drawer.sv 
# -- Compiling module DE1_SoC
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module clock_divider_tb
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_divider_tb
# End time: 16:39:51 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:51 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 16:39:53 on Jun 02,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:53 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 16:39:53 on Jun 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:53 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 16:39:54 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:54 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 16:39:55 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:55 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 16:39:56 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:56 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 16:39:57 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:39:58 on Jun 02,2024, Elapsed time: 0:05:43
# Errors: 5, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 16:39:58 on Jun 02,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_divider
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_arm.sv(29): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(30): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:36 on Jun 02,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 16:41:36 on Jun 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:37 on Jun 02,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./clock_divider_tb.sv ./line_drawer.sv 
# -- Compiling module DE1_SoC
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module clock_divider_tb
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_divider_tb
# End time: 16:41:38 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:38 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 16:41:40 on Jun 02,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:40 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 16:41:41 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:41 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 16:41:41 on Jun 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:41 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 16:41:42 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:42 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 16:41:43 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:43 on Jun 02,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 16:41:43 on Jun 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:41:45 on Jun 02,2024, Elapsed time: 0:01:47
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 16:41:45 on Jun 02,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_divider
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_arm.sv(29): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(30): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:33 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:09:34 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:34 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# End time: 20:09:35 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:35 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 20:09:36 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:37 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 20:09:37 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:37 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 20:09:38 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:38 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 20:09:39 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:39 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 20:09:39 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:39 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 20:09:40 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:09:42 on Jun 03,2024, Elapsed time: 27:27:57
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 20:09:43 on Jun 03,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_divider
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3043) ./clock_arm_tb.sv(23): Unresolved reference to 'repeats'.
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb File: ./clock_arm_tb.sv
# ** Warning: (vsim-3015) ./clock_arm.sv(47): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(48): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 19
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:05 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:10:06 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:06 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# End time: 20:10:07 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:07 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 20:10:08 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:09 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 20:10:09 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:09 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 20:10:10 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:10 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 20:10:11 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:11 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 20:10:11 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:11 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 20:10:12 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 20:09:43 on Jun 03,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_divider
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_arm.sv(47): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(48): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# ** Warning: (vsim-3839) ./clock_arm_tb.sv(25): Variable '/clock_arm_tb/one_second', driven via a port connection, is multiply driven. See ./clock_arm_tb.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb File: ./clock_arm_tb.sv
# ** Warning: (vsim-3839) ./clock_arm_tb.sv(24): Variable '/clock_arm_tb/one_second', driven via a port connection, is multiply driven. See ./clock_arm_tb.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb File: ./clock_arm_tb.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_arm_tb.sv(28)
#    Time: 369 ps  Iteration: 1  Instance: /clock_arm_tb
# Break in Module clock_arm_tb at ./clock_arm_tb.sv line 28
add wave -position end  sim:/clock_arm_tb/dut/x_f
add wave -position end  sim:/clock_arm_tb/dut/y_f
add wave -position end  sim:/clock_arm_tb/dut/x_t
add wave -position end  sim:/clock_arm_tb/dut/y_t
add wave -position end  sim:/clock_arm_tb/dut/counter
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/EE371/Labs/Lab6/NewProject/clock_arm_tb_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:50 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:16:50 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:50 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# End time: 20:16:52 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:52 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 20:16:54 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:54 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 20:16:55 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:55 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 20:16:55 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:55 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 20:16:56 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:56 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 20:16:57 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:57 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 20:16:57 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:17:00 on Jun 03,2024, Elapsed time: 0:07:17
# Errors: 1, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 20:17:00 on Jun 03,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_divider
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_arm.sv(47): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(48): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# ** Warning: (vsim-3839) ./clock_arm_tb.sv(25): Variable '/clock_arm_tb/one_second', driven via a port connection, is multiply driven. See ./clock_arm_tb.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb File: ./clock_arm_tb.sv
# ** Warning: (vsim-3839) ./clock_arm_tb.sv(24): Variable '/clock_arm_tb/one_second', driven via a port connection, is multiply driven. See ./clock_arm_tb.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb File: ./clock_arm_tb.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_arm_tb.sv(28)
#    Time: 369 ps  Iteration: 1  Instance: /clock_arm_tb
# Break in Module clock_arm_tb at ./clock_arm_tb.sv line 28
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:52 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:17:52 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:52 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# End time: 20:17:54 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:54 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 20:17:57 on Jun 03,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:57 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 20:17:57 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:57 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 20:17:58 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:58 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 20:17:59 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:59 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 20:17:59 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:00 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 20:18:00 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:18:06 on Jun 03,2024, Elapsed time: 0:01:06
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 20:18:06 on Jun 03,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_divider
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_arm.sv(47): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(48): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# ** Warning: (vsim-3839) ./clock_arm_tb.sv(26): Variable '/clock_arm_tb/one_second', driven via a port connection, is multiply driven. See ./clock_arm_tb.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb File: ./clock_arm_tb.sv
# ** Warning: (vsim-3839) ./clock_arm_tb.sv(25): Variable '/clock_arm_tb/one_second', driven via a port connection, is multiply driven. See ./clock_arm_tb.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb File: ./clock_arm_tb.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_arm_tb.sv(29)
#    Time: 371 ps  Iteration: 1  Instance: /clock_arm_tb
# Break in Module clock_arm_tb at ./clock_arm_tb.sv line 29
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:06 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:19:06 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:06 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# End time: 20:19:08 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:08 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 20:19:10 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:10 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 20:19:11 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:11 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 20:19:12 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:12 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 20:19:12 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:12 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 20:19:13 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:13 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 20:19:14 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:19:19 on Jun 03,2024, Elapsed time: 0:01:13
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 20:19:19 on Jun 03,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_arm.sv(47): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(48): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_arm_tb.sv(27)
#    Time: 371 ps  Iteration: 1  Instance: /clock_arm_tb
# Break in Module clock_arm_tb at ./clock_arm_tb.sv line 27
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:55 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:19:56 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:56 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# End time: 20:19:58 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:58 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 20:19:59 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:00 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 20:20:00 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:00 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 20:20:01 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:01 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 20:20:02 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:02 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 20:20:02 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:03 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 20:20:03 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:20:06 on Jun 03,2024, Elapsed time: 0:00:47
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 20:20:06 on Jun 03,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_arm.sv(47): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(48): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_arm_tb.sv(27)
#    Time: 371 ps  Iteration: 1  Instance: /clock_arm_tb
# Break in Module clock_arm_tb at ./clock_arm_tb.sv line 27
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:03 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:21:04 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:04 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# End time: 20:21:05 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:05 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 20:21:07 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:07 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 20:21:08 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:08 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 20:21:08 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:08 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 20:21:09 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:09 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 20:21:10 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:10 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 20:21:11 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:21:14 on Jun 03,2024, Elapsed time: 0:01:08
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 20:21:14 on Jun 03,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_arm.sv(47): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(48): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_arm_tb.sv(27)
#    Time: 18550 ps  Iteration: 1  Instance: /clock_arm_tb
# Break in Module clock_arm_tb at ./clock_arm_tb.sv line 27
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:33 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:23:33 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:33 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# End time: 20:23:35 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:35 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 20:23:36 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:37 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 20:23:37 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:37 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 20:23:38 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:38 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 20:23:39 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:39 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 20:23:40 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:40 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 20:23:41 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:23:46 on Jun 03,2024, Elapsed time: 0:02:32
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 20:23:46 on Jun 03,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_arm.sv(47): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(48): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_arm_tb.sv(31)
#    Time: 18550 ps  Iteration: 1  Instance: /clock_arm_tb
# Break in Module clock_arm_tb at ./clock_arm_tb.sv line 31
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:01 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:25:02 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:02 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# End time: 20:25:03 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:03 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 20:25:06 on Jun 03,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:06 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 20:25:07 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:07 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 20:25:07 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:07 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 20:25:09 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:09 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 20:25:10 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:10 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 20:25:10 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:25:17 on Jun 03,2024, Elapsed time: 0:01:31
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 20:25:17 on Jun 03,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_arm.sv(47): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(48): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_arm_tb.sv(32)
#    Time: 18850 ps  Iteration: 1  Instance: /clock_arm_tb
# Break in Module clock_arm_tb at ./clock_arm_tb.sv line 32
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/EE371/Labs/Lab6/NewProject/clock_arm_tb_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:15 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:26:15 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:15 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# End time: 20:26:17 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:17 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 20:26:19 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:19 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 20:26:20 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:20 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 20:26:22 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:22 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 20:26:23 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 20:26:24 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:24 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 20:26:25 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:26:30 on Jun 03,2024, Elapsed time: 0:01:13
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 20:26:30 on Jun 03,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_arm.sv(47): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(48): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_arm_tb.sv(28)
#    Time: 18550 ps  Iteration: 1  Instance: /clock_arm_tb
# Break in Module clock_arm_tb at ./clock_arm_tb.sv line 28
add wave -position end  sim:/clock_arm_tb/dut/fifteen
add wave -position end  sim:/clock_arm_tb/dut/thirty
add wave -position end  sim:/clock_arm_tb/dut/fortyfive
add wave -position end  sim:/clock_arm_tb/dut/timer
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/EE371/Labs/Lab6/NewProject/clock_arm_tb_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:06 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:27:07 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:07 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# End time: 20:27:08 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:08 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 20:27:10 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:10 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 20:27:11 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:11 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 20:27:12 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:12 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 20:27:13 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:13 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 20:27:14 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:14 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 20:27:16 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 20:27:18 on Jun 03,2024, Elapsed time: 0:00:48
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 20:27:18 on Jun 03,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_arm.sv(47): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(48): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_arm_tb.sv(28)
#    Time: 18550 ps  Iteration: 1  Instance: /clock_arm_tb
# Break in Module clock_arm_tb at ./clock_arm_tb.sv line 28
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:53 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:27:54 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:54 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# End time: 20:27:56 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:56 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 20:27:58 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:58 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 20:27:59 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:59 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 20:27:59 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:59 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 20:28:01 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:01 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 20:28:02 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:02 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 20:28:03 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:28:08 on Jun 03,2024, Elapsed time: 0:00:50
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 20:28:08 on Jun 03,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_arm.sv(47): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(48): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_arm_tb.sv(28)
#    Time: 18550 ps  Iteration: 1  Instance: /clock_arm_tb
# Break in Module clock_arm_tb at ./clock_arm_tb.sv line 28
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:42 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:30:42 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:42 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# End time: 20:30:44 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:44 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 20:30:46 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:46 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 20:30:47 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:47 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 20:30:48 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:48 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 20:30:49 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:49 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 20:30:50 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:50 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 20:30:50 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:30:56 on Jun 03,2024, Elapsed time: 0:02:48
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 20:30:56 on Jun 03,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_arm.sv(47): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(48): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_arm_tb.sv(28)
#    Time: 18550 ps  Iteration: 1  Instance: /clock_arm_tb
# Break in Module clock_arm_tb at ./clock_arm_tb.sv line 28
add wave -position end  sim:/clock_arm_tb/dut/start_clk
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/EE371/Labs/Lab6/NewProject/clock_arm_tb_wave.do
run -all
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:55 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:32:56 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:56 on Jun 03,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# End time: 20:32:58 on Jun 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:58 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 20:33:01 on Jun 03,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:01 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 20:33:02 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:02 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 20:33:03 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:03 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 20:33:03 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:04 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 20:33:04 on Jun 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:04 on Jun 03,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 20:33:05 on Jun 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:33:07 on Jun 03,2024, Elapsed time: 0:02:11
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_arm_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 20:33:07 on Jun 03,2024
# Loading sv_std.std
# Loading work.clock_arm_tb
# Loading work.clock_arm
# Loading work.RAM_arm_x
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_arm_y
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_arm.sv(47): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_x.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/x_vals File: ./RAM_arm_x.v
# ** Warning: (vsim-3015) ./clock_arm.sv(48): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_arm_y.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_arm_tb/dut/y_vals File: ./RAM_arm_y.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_arm_tb.sv(28)
#    Time: 18550 ps  Iteration: 1  Instance: /clock_arm_tb
# Break in Module clock_arm_tb at ./clock_arm_tb.sv line 28
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:39 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:12:40 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:40 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 12:12:42 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:42 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 12:12:43 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:44 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 12:12:44 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:44 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 12:12:45 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:45 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 12:12:45 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:46 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 12:12:46 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:46 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 12:12:47 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:12:50 on Jun 04,2024, Elapsed time: 15:39:43
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 12:12:50 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# ** Error: Cannot open macro file: clock_body_tb_wave.do
# Error in macro ./runlab.do line 24
# Cannot open macro file: clock_body_tb_wave.do
#     while executing
# "do clock_body_tb_wave.do"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:23 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:13:23 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:23 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 12:13:25 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:25 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 12:13:27 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:27 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 12:13:27 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:27 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 12:13:28 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:28 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 12:13:28 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:29 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 12:13:29 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:29 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 12:13:30 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:13:33 on Jun 04,2024, Elapsed time: 0:00:43
# Errors: 3, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 12:13:33 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'clock_body_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 19
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:16 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:14:17 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:17 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 12:14:18 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:18 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 12:14:21 on Jun 04,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:21 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 12:14:22 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:22 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 12:14:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:22 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 12:14:23 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:23 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 12:14:23 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:23 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 12:14:24 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 12:13:33 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-8378) ./clock_body_tb.sv(5): Port size (11) does not match connection size (1) for implicit .name connection port 'x'. The port definition is at: ./clock_body.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut File: ./clock_body.sv
# ** Error: (vsim-8378) ./clock_body_tb.sv(5): Port size (11) does not match connection size (1) for implicit .name connection port 'y'. The port definition is at: ./clock_body.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut File: ./clock_body.sv
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 19
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/EE371/Labs/Lab6/NewProject/clock_arm_tb_wave.do
# could not find wave window
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:54 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:14:55 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:55 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 12:14:56 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:56 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 12:14:58 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:58 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 12:14:58 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:58 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 12:14:59 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:59 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 12:14:59 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:00 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 12:15:00 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:00 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 12:15:01 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 12:13:33 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Error: Cannot open macro file: clock_body_tb_wave.do
# Error in macro ./runlab.do line 24
# Cannot open macro file: clock_body_tb_wave.do
#     while executing
# "do clock_body_tb_wave.do"
add wave -position end  sim:/clock_body_tb/dut/clk
add wave -position end  sim:/clock_body_tb/dut/reset
add wave -position end  sim:/clock_body_tb/dut/x
add wave -position end  sim:/clock_body_tb/dut/y
add wave -position end  sim:/clock_body_tb/dut/clk_done
add wave -position end  sim:/clock_body_tb/dut/counter
add wave -position end  sim:/clock_body_tb/dut/done
add wave -position end  sim:/clock_body_tb/dut/done_l
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/EE371/Labs/Lab6/NewProject/clock_body_tb_wave.do
run -all
# ** Note: $stop    : ./clock_body_tb.sv(18)
#    Time: 150 ps  Iteration: 1  Instance: /clock_body_tb
# Break in Module clock_body_tb at ./clock_body_tb.sv line 18
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:05 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:17:05 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:05 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 12:17:07 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:07 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 12:17:08 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:08 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 12:17:09 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:09 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 12:17:10 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:10 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 12:17:10 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:11 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 12:17:11 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:11 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 12:17:12 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:17:15 on Jun 04,2024, Elapsed time: 0:03:42
# Errors: 6, Warnings: 15
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 12:17:15 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_body_tb.sv(18)
#    Time: 150 ps  Iteration: 1  Instance: /clock_body_tb
# Break in Module clock_body_tb at ./clock_body_tb.sv line 18
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:04 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:18:05 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:05 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 12:18:06 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:06 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 12:18:09 on Jun 04,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:09 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 12:18:10 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:10 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 12:18:11 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:11 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 12:18:11 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:11 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 12:18:12 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:12 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 12:18:13 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:18:16 on Jun 04,2024, Elapsed time: 0:01:01
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 12:18:16 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_body_tb.sv(19)
#    Time: 250 ps  Iteration: 1  Instance: /clock_body_tb
# Break in Module clock_body_tb at ./clock_body_tb.sv line 19
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:42 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:18:43 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:43 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 12:18:44 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:44 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 12:18:46 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:51 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 12:18:52 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:52 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 12:18:53 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:53 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 12:18:53 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:53 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 12:18:54 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:54 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 12:18:55 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:18:57 on Jun 04,2024, Elapsed time: 0:00:41
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 12:18:57 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/clock_body_tb/dut/start
add wave -position end  sim:/clock_body_tb/dut/x0
add wave -position end  sim:/clock_body_tb/dut/y0
add wave -position end  sim:/clock_body_tb/dut/x1
add wave -position end  sim:/clock_body_tb/dut/y1
add wave -position end  sim:/clock_body_tb/dut/x_l
add wave -position end  sim:/clock_body_tb/dut/y_l
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/EE371/Labs/Lab6/NewProject/clock_body_tb_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:18 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:21:19 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:19 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 12:21:20 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:20 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 12:21:22 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:22 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 12:21:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:22 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 12:21:23 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:23 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 12:21:24 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:24 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 12:21:24 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:24 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 12:21:25 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:21:27 on Jun 04,2024, Elapsed time: 0:02:30
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 12:21:27 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/EE371/Labs/Lab6/NewProject/clock_body_tb_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:50 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:28:51 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:51 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 12:28:52 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:52 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 12:28:54 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:54 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 12:28:54 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:54 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 12:28:55 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:55 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 12:28:56 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:56 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 12:28:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:57 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 12:28:57 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:28:59 on Jun 04,2024, Elapsed time: 0:07:32
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 12:28:59 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_body_tb.sv(19)
#    Time: 250 ps  Iteration: 1  Instance: /clock_body_tb
# Break in Module clock_body_tb at ./clock_body_tb.sv line 19
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:23 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:29:23 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:23 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 12:29:24 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:24 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 12:29:26 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:26 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 12:29:27 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:27 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 12:29:27 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:27 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 12:29:28 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:28 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 12:29:28 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:28 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 12:29:29 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:29:31 on Jun 04,2024, Elapsed time: 0:00:32
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 12:29:31 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(50): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_body_tb.sv(19)
#    Time: 250 ps  Iteration: 1  Instance: /clock_body_tb
# Break in Module clock_body_tb at ./clock_body_tb.sv line 19
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:42 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:30:43 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:43 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 12:30:44 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:44 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 12:30:45 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:46 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 12:30:46 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:46 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 12:30:47 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:47 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 12:30:48 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:48 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 12:30:49 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:49 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 12:30:50 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:30:52 on Jun 04,2024, Elapsed time: 0:01:21
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 12:30:52 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(56): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(56): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(56): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./clock_body_tb.sv(19)
#    Time: 250 ps  Iteration: 1  Instance: /clock_body_tb
# Break in Module clock_body_tb at ./clock_body_tb.sv line 19
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:27 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:31:27 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:28 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 12:31:29 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:29 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 12:31:31 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:31 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 12:31:31 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:31 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 12:31:32 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:32 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 12:31:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:33 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 12:31:33 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:33 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 12:31:34 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:31:36 on Jun 04,2024, Elapsed time: 0:00:44
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 12:31:36 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(56): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(56): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(56): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:01 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:33:02 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:02 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 12:33:03 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:03 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 12:33:05 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:05 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 12:33:05 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:06 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 12:33:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:07 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 12:33:07 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:07 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 12:33:08 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:08 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 12:33:09 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:33:11 on Jun 04,2024, Elapsed time: 0:01:35
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 12:33:11 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(56): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(56): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(56): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:30 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:38:36 on Jun 04,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:36 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 12:38:37 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:37 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 12:38:39 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:39 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 12:38:40 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:40 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 12:38:42 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:42 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 12:38:42 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:43 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 12:38:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:43 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 12:38:44 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:38:46 on Jun 04,2024, Elapsed time: 0:05:35
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 12:38:46 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(56): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(56): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(56): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:11 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:40:12 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:12 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# ** Error: ./clock_body.sv(27): (vlog-2730) Undefined variable: 'stat'.
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# End time: 12:40:14 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 1, Warnings: 1
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:30 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:40:33 on Jun 04,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:33 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 12:40:35 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:35 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 12:40:36 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:36 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 12:40:38 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:38 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 12:40:38 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:38 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 12:40:40 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:41 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 12:40:41 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:41 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 12:40:42 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:40:45 on Jun 04,2024, Elapsed time: 0:01:59
# Errors: 4, Warnings: 9
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 12:40:45 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(57): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(57): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(57): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:03 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 12:43:04 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:04 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 12:43:05 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:05 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 12:43:12 on Jun 04,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:12 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 12:43:13 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:13 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 12:43:15 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:15 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 12:43:16 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:16 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 12:43:17 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:17 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 12:43:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:43:19 on Jun 04,2024, Elapsed time: 0:02:34
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 12:43:19 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(58): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(58): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(58): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:19 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 18:25:20 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:20 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 18:25:22 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:22 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 18:25:25 on Jun 04,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:25 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 18:25:26 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:26 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 18:25:27 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:27 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 18:25:28 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:28 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 18:25:29 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:29 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 18:25:30 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:25:33 on Jun 04,2024, Elapsed time: 5:42:14
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 18:25:34 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(58): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(58): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(58): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:11 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 18:29:11 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:11 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 18:29:12 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:12 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 18:29:14 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:14 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 18:29:14 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:14 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 18:29:15 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:15 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 18:29:15 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:16 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 18:29:16 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:16 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 18:29:17 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:29:19 on Jun 04,2024, Elapsed time: 0:03:45
# Errors: 20, Warnings: 9
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 18:29:19 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(56): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(56): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(56): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:18 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 18:30:19 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:19 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 18:30:20 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:20 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 18:30:21 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:22 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 18:30:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:22 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 18:30:23 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:23 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 18:30:23 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:23 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 18:30:24 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:24 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 18:30:24 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:30:27 on Jun 04,2024, Elapsed time: 0:01:08
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 18:30:27 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(58): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(58): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(58): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:05 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 18:33:06 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:06 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# End time: 18:33:07 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:07 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 18:33:09 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:09 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 18:33:10 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:10 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 18:33:11 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:11 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 18:33:11 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:11 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 18:33:12 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:12 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 18:33:12 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:33:15 on Jun 04,2024, Elapsed time: 0:02:48
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work clock_body_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 18:33:15 on Jun 04,2024
# Loading sv_std.std
# Loading work.clock_body_tb
# Loading work.clock_body
# Loading work.RAM_x0
# Loading altera_mf_ver.altsyncram
# Loading work.RAM_y0
# Loading work.RAM_x1
# Loading work.RAM_y1
# Loading work.line_drawer
# Loading work.circle_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./clock_body.sv(12): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_0 File: ./RAM_x0.v
# ** Warning: (vsim-3015) ./clock_body.sv(13): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y0.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_0 File: ./RAM_y0.v
# ** Warning: (vsim-3015) ./clock_body.sv(14): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_x1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/x_1 File: ./RAM_x1.v
# ** Warning: (vsim-3015) ./clock_body.sv(15): [PCDPC] - Port size (9) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_y1.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/y_1 File: ./RAM_y1.v
# ** Warning: (vsim-3015) ./clock_body.sv(58): [PCDPC] - Port size (11) does not match connection size (32) for port 'x1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(58): [PCDPC] - Port size (11) does not match connection size (32) for port 'y1'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# ** Warning: (vsim-3015) ./clock_body.sv(58): [PCDPC] - Port size (11) does not match connection size (32) for port 'r'. The port definition is at: ./circle_drawer.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /clock_body_tb/dut/clock_circle File: ./circle_drawer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:30 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 18:58:31 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:31 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./displays_tb.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module displays_tb
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# 	displays_tb
# End time: 18:58:32 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:32 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 18:58:34 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:34 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 18:58:35 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:35 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 18:58:35 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:35 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 18:58:36 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:36 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 18:58:37 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:37 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 18:58:37 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:58:45 on Jun 04,2024, Elapsed time: 0:25:30
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work displays_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 18:58:45 on Jun 04,2024
# Loading sv_std.std
# Loading work.displays_tb
# ** Error: Cannot open macro file: displays_tb_wave.do
# Error in macro ./runlab.do line 24
# Cannot open macro file: displays_tb_wave.do
#     while executing
# "do displays_tb_wave.do"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:10 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 18:59:10 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:10 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./displays_tb.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module displays_tb
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# 	displays_tb
# End time: 18:59:11 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:11 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 18:59:13 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:13 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 18:59:14 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:14 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 18:59:14 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:14 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 18:59:15 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:15 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 18:59:15 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:16 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 18:59:16 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:59:18 on Jun 04,2024, Elapsed time: 0:00:33
# Errors: 3, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work displays_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 18:59:18 on Jun 04,2024
# Loading sv_std.std
# Loading work.displays_tb
# Loading work.displays
# Loading work.seg7
# ** Error: Cannot open macro file: displays_tb_wave.do
# Error in macro ./runlab.do line 24
# Cannot open macro file: displays_tb_wave.do
#     while executing
# "do displays_tb_wave.do"
add wave -position end  sim:/displays_tb/dut/clk
add wave -position end  sim:/displays_tb/dut/reset
add wave -position end  sim:/displays_tb/dut/one_second
add wave -position end  sim:/displays_tb/dut/H0
add wave -position end  sim:/displays_tb/dut/H1
add wave -position end  sim:/displays_tb/dut/H3
add wave -position end  sim:/displays_tb/dut/ps
add wave -position end  sim:/displays_tb/dut/ns
add wave -position end  sim:/displays_tb/dut/clk
add wave -position end  sim:/displays_tb/dut/reset
add wave -position end  sim:/displays_tb/dut/one_second
add wave -position end  sim:/displays_tb/dut/start_clk
add wave -position end  sim:/displays_tb/dut/fifteen
add wave -position end  sim:/displays_tb/dut/thirty
add wave -position end  sim:/displays_tb/dut/fortyfive
add wave -position end  sim:/displays_tb/dut/timer
add wave -position end  sim:/displays_tb/dut/H0
add wave -position end  sim:/displays_tb/dut/H1
add wave -position end  sim:/displays_tb/dut/H3
add wave -position end  sim:/displays_tb/dut/done_time
add wave -position end  sim:/displays_tb/dut/minutes
add wave -position end  sim:/displays_tb/dut/tens
add wave -position end  sim:/displays_tb/dut/ps
add wave -position end  sim:/displays_tb/dut/ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/EE371/Labs/Lab6/NewProject/displays_tb_wave.do
run -all
# ** Note: $stop    : ./displays_tb.sv(20)
#    Time: 12350 ps  Iteration: 1  Instance: /displays_tb
# Break in Module displays_tb at ./displays_tb.sv line 20
run -all
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:54 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 19:01:54 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:54 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./displays_tb.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module displays_tb
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# 	displays_tb
# End time: 19:01:56 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:56 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 19:01:57 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 19:01:58 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:58 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 19:01:59 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:59 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 19:01:59 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:59 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 19:02:00 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:00 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 19:02:01 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:02:03 on Jun 04,2024, Elapsed time: 0:02:45
# Errors: 3, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work displays_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 19:02:03 on Jun 04,2024
# Loading sv_std.std
# Loading work.displays_tb
# Loading work.displays
# Loading work.seg7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./displays_tb.sv(20)
#    Time: 12350 ps  Iteration: 1  Instance: /displays_tb
# Break in Module displays_tb at ./displays_tb.sv line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:45 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 19:03:46 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:46 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./displays_tb.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module displays_tb
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# 	displays_tb
# End time: 19:03:47 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:47 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 19:03:49 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:49 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 19:03:50 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:50 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 19:03:50 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:50 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 19:03:51 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:51 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 19:03:51 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:51 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 19:03:52 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:03:54 on Jun 04,2024, Elapsed time: 0:01:51
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work displays_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 19:03:54 on Jun 04,2024
# Loading sv_std.std
# Loading work.displays_tb
# Loading work.displays
# Loading work.seg7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./displays_tb.sv(20)
#    Time: 12350 ps  Iteration: 1  Instance: /displays_tb
# Break in Module displays_tb at ./displays_tb.sv line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:59 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 19:05:00 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:00 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./displays_tb.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module displays_tb
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# 	displays_tb
# End time: 19:05:01 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:01 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 19:05:02 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:02 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 19:05:03 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:03 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 19:05:04 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:04 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 19:05:04 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:04 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 19:05:05 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:05 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 19:05:06 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:05:08 on Jun 04,2024, Elapsed time: 0:01:14
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work displays_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 19:05:08 on Jun 04,2024
# Loading sv_std.std
# Loading work.displays_tb
# Loading work.displays
# Loading work.seg7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./displays_tb.sv(20)
#    Time: 12350 ps  Iteration: 1  Instance: /displays_tb
# Break in Module displays_tb at ./displays_tb.sv line 20
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:13 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 19:13:14 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:14 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./displays_tb.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module displays_tb
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# 	displays_tb
# End time: 19:13:16 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:16 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 19:13:19 on Jun 04,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:19 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 19:13:20 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:20 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 19:13:20 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:20 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 19:13:21 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:21 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 19:13:22 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:22 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 19:13:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:13:29 on Jun 04,2024, Elapsed time: 0:08:21
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work displays_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 19:13:29 on Jun 04,2024
# Loading sv_std.std
# Loading work.displays_tb
# Loading work.displays
# Loading work.seg7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./displays_tb.sv(30)
#    Time: 15850 ps  Iteration: 1  Instance: /displays_tb
# Break in Module displays_tb at ./displays_tb.sv line 30
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:29 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 19:14:29 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:29 on Jun 04,2024
# vlog -reportprogress 300 ./DE1_SoC.sv ./DFlipFlop.sv ./VGA_framebuffer.sv ./circle_drawer.sv ./clock_arm.sv ./clock_arm_tb.sv ./clock_body.sv ./clock_body_tb.sv ./clock_divider.sv ./displays.sv ./displays_tb.sv ./line_drawer.sv ./seg7.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DFlipFlop
# -- Compiling module VGA_framebuffer
# -- Compiling module circle_drawer
# -- Compiling module clock_arm
# -- Compiling module clock_arm_tb
# -- Compiling module clock_body
# -- Compiling module clock_body_tb
# -- Compiling module clock_divider
# -- Compiling module displays
# -- Compiling module displays_tb
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(58): (vlog-2182) 'x1_temp2' might be read before written in always_comb or always @* block.
# -- Compiling module seg7
# 
# Top level modules:
# 	DE1_SoC
# 	clock_arm_tb
# 	clock_body_tb
# 	displays_tb
# End time: 19:14:31 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:31 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x0.v 
# -- Compiling module RAM_x0
# 
# Top level modules:
# 	RAM_x0
# End time: 19:14:33 on Jun 04,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:33 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y0.v 
# -- Compiling module RAM_y0
# 
# Top level modules:
# 	RAM_y0
# End time: 19:14:34 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:34 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_x1.v 
# -- Compiling module RAM_x1
# 
# Top level modules:
# 	RAM_x1
# End time: 19:14:35 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:35 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_y1.v 
# -- Compiling module RAM_y1
# 
# Top level modules:
# 	RAM_y1
# End time: 19:14:35 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:35 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_y.v 
# -- Compiling module RAM_arm_y
# 
# Top level modules:
# 	RAM_arm_y
# End time: 19:14:36 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:36 on Jun 04,2024
# vlog -reportprogress 300 ./RAM_arm_x.v 
# -- Compiling module RAM_arm_x
# 
# Top level modules:
# 	RAM_arm_x
# End time: 19:14:37 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:14:39 on Jun 04,2024, Elapsed time: 0:01:10
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work displays_tb -Lf altera_mf_ver -Lf altera_lnsim_ver 
# Start time: 19:14:39 on Jun 04,2024
# Loading sv_std.std
# Loading work.displays_tb
# Loading work.displays
# Loading work.seg7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./displays_tb.sv(30)
#    Time: 3650 ps  Iteration: 1  Instance: /displays_tb
# Break in Module displays_tb at ./displays_tb.sv line 30
# End time: 21:12:34 on Jun 04,2024, Elapsed time: 1:57:55
# Errors: 0, Warnings: 0
