<?xml version="1.0" encoding="utf-8"?>
<RegisterDescription xmlns="http://www.genicam.org/GenApi/Version_1_1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.genicam.org/GenApi/Version_1_1 http://www.genicam.org/GenApi/GenApiSchema_Version_1_1.xsd" ModelName="Ez" VendorName="Ez" ToolTip="Ez" StandardNameSpace="None" SchemaMajorVersion="1" SchemaMinorVersion="1" SchemaSubMinorVersion="0" MajorVersion="1" MinorVersion="0" SubMinorVersion="0" ProductGuid="11111111-2222-3333-4444-555555555555" VersionGuid="AAAAAAAA-BBBB-CCCC-DDDD-EEEEEEEEEEEE">
    <Category Name="Root" NameSpace="Standard">
        <pFeature>ImageFormatControl</pFeature>
        <pFeature>AcquisitionControl</pFeature>
        <pFeature>TransportLayerControl</pFeature>
        <pFeature>FileAccessControl</pFeature>
        <pFeature>SystemControl</pFeature>
        <pFeature>PllControl</pFeature>
        <pFeature>SccbControl</pFeature>
        <pFeature>SpiControl</pFeature>
        <pFeature>GrpHld</pFeature>
        <pFeature>AecPk</pFeature>
        <pFeature>AnalogControl</pFeature>
        <pFeature>AdcSync</pFeature>
        <pFeature>Timging</pFeature>
        <pFeature>Pwm0</pFeature>
        <pFeature>Pwm1</pFeature>
        <pFeature>AecAgc</pFeature>
        <pFeature>OtpSc</pFeature>
        <pFeature>FSIN</pFeature>
        <pFeature>BlcControl</pFeature>
        <pFeature>BIST</pFeature>
        <pFeature>FrameControl0</pFeature>
        <pFeature>FrameControl1</pFeature>
        <pFeature>VFIFO</pFeature>
        <pFeature>DvpControl</pFeature>
        <pFeature>MipiControl</pFeature>
        <pFeature>FourWire</pFeature>
        <pFeature>FourWirePhy</pFeature>
        <pFeature>TxFourWire</pFeature>
        <pFeature>ISP</pFeature>
        <pFeature>RawbinLongChannel</pFeature>
        <pFeature>LENC</pFeature>
        <pFeature>AwbLongChannel</pFeature>
        <pFeature>DpcLongChannel</pFeature>
        <pFeature>WindowLongChannel</pFeature>
        <pFeature>UpScaleControl</pFeature>
        <pFeature>AverageControl</pFeature>
        <pFeature>RawBinShortChannel</pFeature>
        <pFeature>AwbShortChannel</pFeature>
        <pFeature>DpcShortChannel</pFeature>
        <pFeature>WindowShortChannel</pFeature>
    </Category>
    <Category Name="ImageFormatControl" NameSpace="Standard">
        <ToolTip>Image format control.</ToolTip>
        <Description>Image format control.</Description>
        <DisplayName>ImageFormatControl</DisplayName>
        <Visibility>Beginner</Visibility>
        <pFeature>Edition</pFeature>
        <pFeature>Width</pFeature>
        <pFeature>Height</pFeature>
        <pFeature>PixelFormat</pFeature>
    </Category>
    <Category Name="AcquisitionControl" NameSpace="Standard">
        <ToolTip>Acquisition control.</ToolTip>
        <Description>Acquisition control.</Description>
        <DisplayName>AcquisitionControl</DisplayName>
        <Visibility>Beginner</Visibility>
        <pFeature>TriggerMode</pFeature>
        <pFeature>AcquisitionMode</pFeature>
        <pFeature>AcquisitionFrameCount</pFeature>
        <pFeature>AcquisitionFlag</pFeature>
        <pFeature>AcquisitionStart</pFeature>
        <pFeature>AcquisitionStop</pFeature>
    </Category>
    <Category Name="TransportLayerControl" NameSpace="Standard">
        <ToolTip>Category that contains the transport Layer control features.</ToolTip>
        <Description>Category that contains the transport Layer control features.</Description>
        <DisplayName>TransportLayerControl</DisplayName>
        <Visibility>Beginner</Visibility>
        <pFeature>PayloadSize</pFeature>
        <pFeature>TLParamsLocked</pFeature>
    </Category>
    <Category Name="FileAccessControl">
        <ToolTip>Category that contains the File Access control features.</ToolTip>
        <Description>Category that contains the File Access control features.</Description>
        <DisplayName>File Access Control</DisplayName>
        <Visibility>Expert</Visibility>
        <ImposedAccessMode>RW</ImposedAccessMode>
        <pFeature>FileSelector</pFeature>
        <pFeature>FileOperationSelector</pFeature>
        <pFeature>FileOpenMode</pFeature>
        <pFeature>FileOperationExecute</pFeature>
        <pFeature>FileAccessBuffer</pFeature>
        <pFeature>FileAccessOffset</pFeature>
        <pFeature>FileAccessLength</pFeature>
        <pFeature>FileOperationStatus</pFeature>
        <pFeature>FileOperationResult</pFeature>
        <pFeature>FileSize</pFeature>
        <pFeature>DeviceModelName</pFeature>
    </Category>
    <Category Name="SystemControl" NameSpace="Custom">
        <DisplayName>SystemControl</DisplayName>
        <pFeature>StreamingCtrl</pFeature>
        <pFeature>SoftwareReset</pFeature>
        <pFeature>ScCmmnPadOen1</pFeature>
        <pFeature>ScCmmnPadOen2</pFeature>
        <pFeature>ScCmmn3</pFeature>
        <pFeature>ScCmmn4</pFeature>
        <pFeature>ScCmmn5</pFeature>
        <pFeature>ScCmmn7</pFeature>
        <pFeature>ScCmmn8</pFeature>
        <pFeature>ScCmmnChipIdA</pFeature>
        <pFeature>ScCmmnChipIdB</pFeature>
        <pFeature>ScCmmnChipSplitId</pFeature>
        <pFeature>ScCmmnChipId10</pFeature>
        <pFeature>ScCmmnChipId11</pFeature>
        <pFeature>ScCmmnMipi</pFeature>
        <pFeature>ScCmmn16</pFeature>
        <pFeature>ScCmmn17</pFeature>
        <pFeature>ScCmmn18</pFeature>
        <pFeature>ScCmmn19</pFeature>
        <pFeature>ScCmmn1A</pFeature>
        <pFeature>ScCmmn1B</pFeature>
        <pFeature>ScCmmn22</pFeature>
        <pFeature>ScCmmnBridgeIdH</pFeature>
        <pFeature>ScCmmnBridgeIdL</pFeature>
        <pFeature>ScCmmnLpCtrl0</pFeature>
        <pFeature>ScCmmnLpCtrl1</pFeature>
        <pFeature>ScCmmnLpCtrl2</pFeature>
        <pFeature>ScCmmnLpCtrl3</pFeature>
        <pFeature>ScCmmnLpCtrl4</pFeature>
        <pFeature>ScCmmnSccb35</pFeature>
        <pFeature>ScCmmnSccb36</pFeature>
        <pFeature>ScCmmnSccb37</pFeature>
        <pFeature>ScCmmnSccb38</pFeature>
        <pFeature>ScCmmn3D</pFeature>
        <pFeature>ScCmmn3E</pFeature>
    </Category>
    <Category Name="PllControl" NameSpace="Custom">
        <DisplayName>PllControl</DisplayName>
        <pFeature>PLL1Ctrl0</pFeature>
        <pFeature>PLLCtrl1</pFeature>
        <pFeature>PLL1Ctrl3</pFeature>
        <pFeature>PLL1Ctrl4</pFeature>
        <pFeature>PLL1Ctrl5</pFeature>
        <pFeature>PLL1Ctrl6</pFeature>
        <pFeature>PLL1Ctrl7</pFeature>
        <pFeature>PLL1Ctrl8</pFeature>
        <pFeature>PLL2Ctrl20</pFeature>
        <pFeature>PLL2Ctrl23</pFeature>
        <pFeature>PLL2Ctrl24</pFeature>
        <pFeature>PLL2Ctrl25</pFeature>
        <pFeature>PLL2Ctrl26</pFeature>
        <pFeature>PLL2Ctrl2A</pFeature>
        <pFeature>PLL2Ctrl2B</pFeature>
        <pFeature>PLL2Ctrl2E</pFeature>
    </Category>
    <Category Name="SccbControl" NameSpace="Custom">
        <DisplayName>SccbControl</DisplayName>
        <pFeature>SccbCtrl</pFeature>
        <pFeature>SccbOpt</pFeature>
    </Category>
    <Category Name="SpiControl" NameSpace="Custom">
        <DisplayName>SpiControl</DisplayName>
        <pFeature>Spi0</pFeature>
        <pFeature>Spi1</pFeature>
        <pFeature>Spi2</pFeature>
        <pFeature>Spi5</pFeature>
        <pFeature>Spi6</pFeature>
        <pFeature>Spi7</pFeature>
        <pFeature>Spi8</pFeature>
        <pFeature>Spi9</pFeature>
        <pFeature>SpiA</pFeature>
        <pFeature>SpiB</pFeature>
        <pFeature>OtpByte0</pFeature>
        <pFeature>OtpByte1</pFeature>
        <pFeature>OtpByte2</pFeature>
        <pFeature>OtpByte3</pFeature>
        <pFeature>OtpByte4</pFeature>
        <pFeature>OtpByte5</pFeature>
        <pFeature>OtpByte6</pFeature>
        <pFeature>OtpByte7</pFeature>
    </Category>
    <Category Name="GrpHld" NameSpace="Custom">
        <DisplayName>GrpHld</DisplayName>
        <pFeature>GroupAdr0</pFeature>
        <pFeature>GroupAdr1</pFeature>
        <pFeature>GroupAdr2</pFeature>
        <pFeature>GroupAdr3</pFeature>
        <pFeature>GroupAdr4</pFeature>
        <pFeature>GroupAdr5</pFeature>
        <pFeature>FsinGrp</pFeature>
        <pFeature>CombineLaunchCtrl</pFeature>
        <pFeature>GroupAccess</pFeature>
        <pFeature>Grp0Period</pFeature>
        <pFeature>Grp1Period</pFeature>
        <pFeature>Grp2Period</pFeature>
        <pFeature>Grp3Period</pFeature>
        <pFeature>GrpSwCtrl</pFeature>
        <pFeature>ContextSwGroupAccess</pFeature>
        <pFeature>GroupLen0</pFeature>
        <pFeature>GroupLen1</pFeature>
        <pFeature>GroupLen2</pFeature>
        <pFeature>GroupLen3</pFeature>
        <pFeature>GroupLen4</pFeature>
        <pFeature>GroupLen5</pFeature>
        <pFeature>EmbLineNum</pFeature>
        <pFeature>PaddingData</pFeature>
        <pFeature>EmbLIneCtrl18</pFeature>
        <pFeature>TagData</pFeature>
        <pFeature>GrpAct</pFeature>
        <pFeature>FrameCntGrp0</pFeature>
        <pFeature>FrameCntGrp1</pFeature>
        <pFeature>FrameCntGrp2</pFeature>
        <pFeature>FrameCntGrp3</pFeature>
        <pFeature>SramTest0</pFeature>
        <pFeature>SramTest1</pFeature>
        <pFeature>GainLaunchCtrl</pFeature>
        <pFeature>GroupAdr6</pFeature>
        <pFeature>GroupAdr7</pFeature>
        <pFeature>GroupAdr8</pFeature>
        <pFeature>GroupAdr9</pFeature>
        <pFeature>GroupLen6</pFeature>
        <pFeature>GroupLen7</pFeature>
        <pFeature>GroupLen8</pFeature>
        <pFeature>GroupLen9</pFeature>
        <pFeature>TcGrpMaskFrms</pFeature>
        <pFeature>GroupAdr10</pFeature>
        <pFeature>GroupAdr11</pFeature>
        <pFeature>GroupAdr12</pFeature>
        <pFeature>GroupAdr13</pFeature>
        <pFeature>GroupAdr14</pFeature>
        <pFeature>GroupAdr15</pFeature>
        <pFeature>Grp10Period</pFeature>
        <pFeature>Grp11Period</pFeature>
        <pFeature>Grp12Period</pFeature>
        <pFeature>Grp13Period</pFeature>
        <pFeature>Grp14Period</pFeature>
        <pFeature>Grp15Period</pFeature>
        <pFeature>GroupLen10</pFeature>
        <pFeature>GroupLen11</pFeature>
        <pFeature>GroupLen12</pFeature>
        <pFeature>GroupLen13</pFeature>
        <pFeature>GroupLen14</pFeature>
        <pFeature>GroupLen15</pFeature>
    </Category>
    <Category Name="AecPk" NameSpace="Custom">
        <DisplayName>AecPk</DisplayName>
        <pFeature>AecPkLCtrl0</pFeature>
        <pFeature>AecPkLCtrl1</pFeature>
        <pFeature>AecPkLCtrl2</pFeature>
        <pFeature>AecPkLCtrl3</pFeature>
        <pFeature>AecPkLCtrl4</pFeature>
        <pFeature>AecPkLCtrl6</pFeature>
        <pFeature>AecPkLCtrl7</pFeature>
        <pFeature>AecPkLCtrl8</pFeature>
        <pFeature>AecPkLCtrl9</pFeature>
        <pFeature>AecPkLCtrlE</pFeature>
        <pFeature>AecPkLCtrlF</pFeature>
        <pFeature>AecPkLCtrl10</pFeature>
        <pFeature>AecPkLCtrl11</pFeature>
        <pFeature>AecPkSCtrl0</pFeature>
        <pFeature>AecPkSCtrl1</pFeature>
        <pFeature>AecPkSCtrl2</pFeature>
        <pFeature>AecPkSCtrl3</pFeature>
        <pFeature>AecPkSCtrl4</pFeature>
        <pFeature>AecPkSCtrl6</pFeature>
        <pFeature>AecPkSCtrl7</pFeature>
        <pFeature>AecPkSCtrl8</pFeature>
        <pFeature>AecPkSCtrl9</pFeature>
    </Category>
    <Category Name="AnalogControl" NameSpace="Custom">
        <DisplayName>AnalogControl</DisplayName>
        <pFeature>AnaCtrl0</pFeature>
        <pFeature>AnaCtrl1</pFeature>
        <pFeature>AnaCtrl2</pFeature>
        <pFeature>AnaCtrl3</pFeature>
        <pFeature>AnaCtrl4</pFeature>
        <pFeature>AnaCtrl5</pFeature>
        <pFeature>AnaCtrl6</pFeature>
        <pFeature>AnaCtrl7</pFeature>
        <pFeature>AnaCtrl8</pFeature>
        <pFeature>AnaCtrl9</pFeature>
        <pFeature>AnaCtrlA</pFeature>
        <pFeature>AnaCtrlF</pFeature>
        <pFeature>AnaCtrl11</pFeature>
        <pFeature>AnaCtrl12</pFeature>
        <pFeature>BridgeCtrl31</pFeature>
        <pFeature>AnaCtrl32</pFeature>
        <pFeature>AnaCtrl33</pFeature>
        <pFeature>AnaCtrl34</pFeature>
        <pFeature>AnaCtrl35</pFeature>
        <pFeature>AnaCtrl36</pFeature>
        <pFeature>AnaCtrl37</pFeature>
        <pFeature>AnaCtrl60</pFeature>
        <pFeature>AnaCtrl61</pFeature>
        <pFeature>AnaCtrl62</pFeature>
    </Category>
    <Category Name="AdcSync" NameSpace="Custom">
        <DisplayName>AdcSync</DisplayName>
        <pFeature>Async0</pFeature>
        <pFeature>Async1</pFeature>
        <pFeature>Async2</pFeature>
        <pFeature>Async3</pFeature>
        <pFeature>Async4</pFeature>
        <pFeature>Async5</pFeature>
        <pFeature>Async6</pFeature>
        <pFeature>Async7</pFeature>
        <pFeature>Async8</pFeature>
        <pFeature>Async9</pFeature>
        <pFeature>AsyncA</pFeature>
        <pFeature>AsyncB</pFeature>
        <pFeature>AsyncC</pFeature>
        <pFeature>AsyncE</pFeature>
        <pFeature>AsyncF</pFeature>
        <pFeature>Async16</pFeature>
        <pFeature>Async17</pFeature>
        <pFeature>Async21</pFeature>
        <pFeature>Async22</pFeature>
        <pFeature>Async28</pFeature>
        <pFeature>Async37</pFeature>
    </Category>
    <Category Name="Timging" NameSpace="Custom">
        <DisplayName>Timging</DisplayName>
        <pFeature>TimgingCtrl0</pFeature>
        <pFeature>TimgingCtrl1</pFeature>
        <pFeature>TimgingCtrl2</pFeature>
        <pFeature>TimgingCtrl3</pFeature>
        <pFeature>TimgingCtrl4</pFeature>
        <pFeature>TimgingCtrl5</pFeature>
        <pFeature>TimgingCtrl6</pFeature>
        <pFeature>TimgingCtrl9</pFeature>
        <pFeature>TimgingCtrlA</pFeature>
        <pFeature>TimgingCtrlB</pFeature>
        <pFeature>TimgingCtrlC</pFeature>
        <pFeature>TimgingCtrlD</pFeature>
        <pFeature>TimgingCtrlE</pFeature>
        <pFeature>TimgingCtrlF</pFeature>
        <pFeature>TimgingCtrl10</pFeature>
        <pFeature>TimgingCtrl11</pFeature>
        <pFeature>TimgingCtrl12</pFeature>
        <pFeature>TimgingCtrl13</pFeature>
        <pFeature>TimgingCtrl20</pFeature>
        <pFeature>TimgingCtrl21</pFeature>
        <pFeature>TimgingCtrl22</pFeature>
        <pFeature>TimgingCtrl23</pFeature>
        <pFeature>TimgingCtrl24</pFeature>
        <pFeature>TimgingCtrl25</pFeature>
        <pFeature>TimgingCtrl26</pFeature>
        <pFeature>TimgingCtrl27</pFeature>
        <pFeature>TimgingCtrl28</pFeature>
        <pFeature>TimgingCtrl29</pFeature>
        <pFeature>TimgingCtrl2A</pFeature>
        <pFeature>TimgingCtrl2B</pFeature>
        <pFeature>TimgingCtrl2C</pFeature>
        <pFeature>TimgingCtrl2D</pFeature>
        <pFeature>TimgingCtrl2E</pFeature>
        <pFeature>TimgingCtrl2F</pFeature>
        <pFeature>TimgingCtrl30</pFeature>
        <pFeature>TimgingCtrl31</pFeature>
        <pFeature>TimgingCtrl32</pFeature>
        <pFeature>TimgingCtrl33</pFeature>
        <pFeature>TimgingCtrl34</pFeature>
        <pFeature>TimgingCtrl35</pFeature>
        <pFeature>TimgingCtrl36</pFeature>
        <pFeature>TimgingCtrl37</pFeature>
        <pFeature>TimgingCtrl51</pFeature>
        <pFeature>TimgingCtrl52</pFeature>
        <pFeature>TimgingCtrl53</pFeature>
        <pFeature>TimgingCtrl54</pFeature>
        <pFeature>TimgingCtrl55</pFeature>
        <pFeature>TimgingCtrl56</pFeature>
    </Category>
    <Category Name="Pwm0" NameSpace="Custom">
        <DisplayName>Pwm0</DisplayName>
        <pFeature>Pwm0Ctrl0</pFeature>
        <pFeature>Pwm0Ctrl1</pFeature>
        <pFeature>Pwm0CtrlD</pFeature>
        <pFeature>Pwm0CtrlE</pFeature>
        <pFeature>Pwm0CtrlF</pFeature>
        <pFeature>Pwm0Ctrl10</pFeature>
        <pFeature>Pwm0Ctrl11</pFeature>
        <pFeature>Pwm0Ctrl12</pFeature>
        <pFeature>Pwm0Ctrl13</pFeature>
        <pFeature>Pwm0Ctrl14</pFeature>
        <pFeature>Pwm0Ctrl15</pFeature>
        <pFeature>Pwm0Ctrl16</pFeature>
    </Category>
    <Category Name="Pwm1" NameSpace="Custom">
        <DisplayName>Pwm1</DisplayName>
        <pFeature>Pwm1Ctrl0</pFeature>
        <pFeature>Pwm1Ctrl1</pFeature>
        <pFeature>Pwm1CtrlD</pFeature>
        <pFeature>Pwm1CtrlE</pFeature>
        <pFeature>Pwm1CtrlF</pFeature>
        <pFeature>Pwm1Ctrl10</pFeature>
        <pFeature>Pwm1Ctrl11</pFeature>
        <pFeature>Pwm1Ctrl12</pFeature>
        <pFeature>Pwm1Ctrl13</pFeature>
        <pFeature>Pwm1Ctrl14</pFeature>
        <pFeature>Pwm1Ctrl15</pFeature>
        <pFeature>Pwm1Ctrl16</pFeature>
    </Category>
    <Category Name="AecAgc" NameSpace="Custom">
        <DisplayName>AecAgc</DisplayName>
        <pFeature>AecAgcLCtrl0</pFeature>
        <pFeature>AecAgcLCtrl1</pFeature>
        <pFeature>AecAgcLCtrl2</pFeature>
        <pFeature>AecAgcLCtrl3</pFeature>
        <pFeature>AecAgcLCtrl5</pFeature>
        <pFeature>AecAgcLCtrl6</pFeature>
        <pFeature>AecAgcLCtrl7</pFeature>
        <pFeature>AecAgcLCtrl8</pFeature>
        <pFeature>AecAgcLCtrl9</pFeature>
        <pFeature>AecAgcLCtrlA</pFeature>
        <pFeature>AecAgcLCtrlB</pFeature>
        <pFeature>AecAgcLCtrlD</pFeature>
        <pFeature>AecAgcLCtrlE</pFeature>
        <pFeature>AecAgcLCtrlF</pFeature>
        <pFeature>AecAgcLCtrl10</pFeature>
        <pFeature>AecAgcLCtrl11</pFeature>
        <pFeature>AecAgcLCtrl12</pFeature>
        <pFeature>AecAgcLCtrl13</pFeature>
        <pFeature>AecAgcLCtrl14</pFeature>
        <pFeature>AecAgcLCtrl15</pFeature>
        <pFeature>AecAgcLCtrl18</pFeature>
        <pFeature>AecAgcLCtrl19</pFeature>
        <pFeature>AecAgcLCtrl1B</pFeature>
        <pFeature>AecAgcLCtrl1E</pFeature>
        <pFeature>AecAgcLCtrl1F</pFeature>
        <pFeature>AverageL</pFeature>
        <pFeature>Max1FrameL15To8</pFeature>
        <pFeature>Max1FrameL7To0</pFeature>
        <pFeature>AecAgcSCtrl0</pFeature>
        <pFeature>AecAgcSCtrl1</pFeature>
        <pFeature>AecAgcSCtrl2</pFeature>
        <pFeature>AecAgcSCtrl3</pFeature>
        <pFeature>AecAgcSCtrl5</pFeature>
        <pFeature>AecAgcSCtrl6</pFeature>
        <pFeature>AecAgcSCtrl7</pFeature>
        <pFeature>AecAgcSCtrl8</pFeature>
        <pFeature>AecAgcSCtrl9</pFeature>
        <pFeature>AecAgcSCtrlA</pFeature>
        <pFeature>AecAgcSCtrlB</pFeature>
        <pFeature>AecAgcSCtrlD</pFeature>
        <pFeature>AecAgcSCtrlE</pFeature>
        <pFeature>AecAgcSCtrlF</pFeature>
        <pFeature>AecAgcSCtrl10</pFeature>
        <pFeature>AecAgcSCtrl11</pFeature>
        <pFeature>AecAgcSCtrl12</pFeature>
        <pFeature>AecAgcSCtrl14</pFeature>
        <pFeature>AecAgcSCtrl15</pFeature>
        <pFeature>AecAgcSCtrl18</pFeature>
        <pFeature>AecAgcSCtrl19</pFeature>
        <pFeature>AecAgcSCtrl1B</pFeature>
        <pFeature>AecAgcSCtrl1E</pFeature>
        <pFeature>AecAgcSCtrl1F</pFeature>
        <pFeature>AecAgcSCtrl52</pFeature>
        <pFeature>Max1FrameS15To8</pFeature>
        <pFeature>Max1FrameS7To0</pFeature>
    </Category>
    <Category Name="OtpSc" NameSpace="Custom">
        <DisplayName>OtpSc</DisplayName>
        <pFeature>PgmCtrl</pFeature>
        <pFeature>LoadCtrl</pFeature>
        <pFeature>PgmPulse</pFeature>
        <pFeature>LoadPulse</pFeature>
        <pFeature>ModeCtrl</pFeature>
        <pFeature>OtpScCtrl5</pFeature>
        <pFeature>SramTestSig</pFeature>
        <pFeature>Ps2Cs</pFeature>
        <pFeature>ErrAdrH</pFeature>
        <pFeature>ErrAdrL</pFeature>
        <pFeature>BaseAdrH</pFeature>
        <pFeature>BaseAdrL</pFeature>
    </Category>
    <Category Name="FSIN" NameSpace="Custom">
        <DisplayName>FSIN</DisplayName>
        <pFeature>FsinCtrl0</pFeature>
        <pFeature>FsinCtrl1</pFeature>
        <pFeature>FsinCtrl2</pFeature>
        <pFeature>FsinCtrl3</pFeature>
        <pFeature>FsinCtrl4</pFeature>
        <pFeature>FsinCtrl5</pFeature>
        <pFeature>FsinCtrl6</pFeature>
        <pFeature>FsinCtrl7</pFeature>
        <pFeature>FsinCtrl8</pFeature>
        <pFeature>FsinCtrl9</pFeature>
        <pFeature>FsinCtrlA</pFeature>
        <pFeature>FsinCtrlB</pFeature>
        <pFeature>FsinCtrlC</pFeature>
        <pFeature>FsinCtrlD</pFeature>
        <pFeature>FsinCtrlE</pFeature>
        <pFeature>FsinCtrl10</pFeature>
        <pFeature>FsinCtrl11</pFeature>
        <pFeature>FsinCtrl12</pFeature>
        <pFeature>FsinCtrl13</pFeature>
        <pFeature>FsinCtrl14</pFeature>
    </Category>
    <Category Name="BlcControl" NameSpace="Custom">
        <DisplayName>BlcControl</DisplayName>
        <pFeature>BlcCtrl0</pFeature>
        <pFeature>BlcCtrl1</pFeature>
        <pFeature>BlcCtrl2</pFeature>
        <pFeature>BlcCtrl3</pFeature>
        <pFeature>BlcCtrl4</pFeature>
        <pFeature>BlcCtrl5</pFeature>
        <pFeature>BlcCtrl6</pFeature>
        <pFeature>BlcCtrl7</pFeature>
        <pFeature>BlcCtrl8</pFeature>
        <pFeature>BlcCtrl9</pFeature>
        <pFeature>BlcCtrlA</pFeature>
        <pFeature>BlcCtrlB</pFeature>
        <pFeature>BlcCtrlC</pFeature>
        <pFeature>BlcCtrlD</pFeature>
        <pFeature>BlcCtrlE</pFeature>
        <pFeature>BlcCtrlF</pFeature>
        <pFeature>BlcCtrl10</pFeature>
        <pFeature>BlcCtrl11</pFeature>
        <pFeature>BlcCtrl12</pFeature>
        <pFeature>BlcCtrl13</pFeature>
        <pFeature>BlcCtrl14</pFeature>
        <pFeature>BlcCtrl15</pFeature>
        <pFeature>BlcCtrl16</pFeature>
        <pFeature>BlcCtrl17</pFeature>
        <pFeature>BlcCtrl20</pFeature>
        <pFeature>BlcCtrl21</pFeature>
        <pFeature>BlcCtrl22</pFeature>
        <pFeature>BlcCtrl23</pFeature>
        <pFeature>BlcCtrl24</pFeature>
        <pFeature>BlcCtrl25</pFeature>
        <pFeature>BlcCtrl26</pFeature>
        <pFeature>BlcCtrl27</pFeature>
        <pFeature>BlcCtrl28</pFeature>
        <pFeature>BlcCtrl29</pFeature>
        <pFeature>BlcCtrl2A</pFeature>
        <pFeature>BlcCtrl2B</pFeature>
        <pFeature>BlcCtrl2C</pFeature>
        <pFeature>BlcCtrl2D</pFeature>
        <pFeature>BlcCtrl2E</pFeature>
        <pFeature>BlcCtrl2F</pFeature>
        <pFeature>BlcCtrl30</pFeature>
        <pFeature>BlcCtrl31</pFeature>
        <pFeature>BlcCtrl32</pFeature>
        <pFeature>BlcCtrl33</pFeature>
        <pFeature>BlcCtrl34</pFeature>
        <pFeature>BlcCtrl35</pFeature>
        <pFeature>BlcCtrl36</pFeature>
        <pFeature>BlcCtrl37</pFeature>
        <pFeature>BlcCtrl38</pFeature>
        <pFeature>BlcCtrl39</pFeature>
        <pFeature>BlcCtrl3A</pFeature>
        <pFeature>BlcCtrl3B</pFeature>
        <pFeature>BlcCtrl3C</pFeature>
        <pFeature>BlcCtrl3D</pFeature>
        <pFeature>BlcCtrl3E</pFeature>
        <pFeature>BlcCtrl3F</pFeature>
        <pFeature>BlcCtrl40</pFeature>
        <pFeature>BlcCtrl41</pFeature>
        <pFeature>BlcOffset50</pFeature>
        <pFeature>BlcOffset51</pFeature>
        <pFeature>BlcOffset52</pFeature>
        <pFeature>BlcOffset53</pFeature>
        <pFeature>BlcOffset54</pFeature>
        <pFeature>BlcOffset55</pFeature>
        <pFeature>BlcOffset56</pFeature>
        <pFeature>BlcOffset57</pFeature>
        <pFeature>BlcOffset58</pFeature>
        <pFeature>BlcOffset59</pFeature>
        <pFeature>BlcOffset5A</pFeature>
        <pFeature>BlcOffset5B</pFeature>
        <pFeature>BlcOffset5C</pFeature>
        <pFeature>BlcOffset5D</pFeature>
        <pFeature>BlcOffset5E</pFeature>
        <pFeature>BlcOffset5F</pFeature>
        <pFeature>BlcZOffset60</pFeature>
        <pFeature>BlcZOffset61</pFeature>
        <pFeature>BlcZOffset62</pFeature>
        <pFeature>BlcZOffset63</pFeature>
        <pFeature>BlcZOffset64</pFeature>
        <pFeature>BlcZOffset65</pFeature>
        <pFeature>BlcZOffset66</pFeature>
        <pFeature>BlcZOffset67</pFeature>
        <pFeature>BlcZOffset68</pFeature>
        <pFeature>BlcZOffset69</pFeature>
        <pFeature>BlcZOffset6A</pFeature>
        <pFeature>BlcZOffset6B</pFeature>
        <pFeature>BlcZOffset6C</pFeature>
        <pFeature>BlcZOffset6D</pFeature>
        <pFeature>BlcZOffset6E</pFeature>
        <pFeature>BlcZOffset6F</pFeature>
    </Category>
    <Category Name="BIST" NameSpace="Custom">
        <DisplayName>BIST</DisplayName>
        <pFeature>BistCtrl0</pFeature>
        <pFeature>BistCtrl1</pFeature>
        <pFeature>BistCtrl2</pFeature>
        <pFeature>BistCtrl3</pFeature>
        <pFeature>BistCtrl4</pFeature>
        <pFeature>BistCtrl5</pFeature>
        <pFeature>BistCtrl6</pFeature>
        <pFeature>BistCtrl7</pFeature>
        <pFeature>BistCtrl8</pFeature>
        <pFeature>BistCtrl9</pFeature>
        <pFeature>BistCtrlA</pFeature>
        <pFeature>BistCtrlB</pFeature>
        <pFeature>BistCtrlC</pFeature>
        <pFeature>BistCtrl15</pFeature>
        <pFeature>BistCtrl16</pFeature>
        <pFeature>BistCtrl17</pFeature>
        <pFeature>BistCtrl18</pFeature>
        <pFeature>BistCtrl19</pFeature>
        <pFeature>BistCtrl1A</pFeature>
        <pFeature>BistCtrl1B</pFeature>
        <pFeature>BistCtrl1C</pFeature>
        <pFeature>BistCtrl1D</pFeature>
        <pFeature>BistCtrl1E</pFeature>
        <pFeature>BistCtrl1F</pFeature>
    </Category>
    <Category Name="FrameControl0" NameSpace="Custom">
        <DisplayName>FrameControl0</DisplayName>
        <pFeature>FrameCtrl0</pFeature>
        <pFeature>FrameOnNumber0</pFeature>
        <pFeature>FrameOffNumber0</pFeature>
    </Category>
    <Category Name="FrameControl1" NameSpace="Custom">
        <DisplayName>FrameControl1</DisplayName>
        <pFeature>FrameCtrl1</pFeature>
        <pFeature>FrameOnNumber1</pFeature>
        <pFeature>FrameOffNumber1</pFeature>
    </Category>
    <Category Name="VFIFO" NameSpace="Custom">
        <DisplayName>VFIFO</DisplayName>
        <pFeature>VFifoCtrl0</pFeature>
        <pFeature>VFifoCtrl1</pFeature>
        <pFeature>VFifoCtrl4</pFeature>
        <pFeature>VFifoCtrl5</pFeature>
    </Category>
    <Category Name="DvpControl" NameSpace="Custom">
        <DisplayName>DvpControl</DisplayName>
        <pFeature>ModeSelect</pFeature>
        <pFeature>VSyncOutSel</pFeature>
        <pFeature>PolarityCtrl</pFeature>
        <pFeature>BitTestOrder</pFeature>
        <pFeature>ReadCtrl</pFeature>
        <pFeature>DvpD</pFeature>
        <pFeature>DvpE</pFeature>
    </Category>
    <Category Name="MipiControl" NameSpace="Custom">
        <DisplayName>MipiControl</DisplayName>
        <pFeature>MipiCtrlE</pFeature>
        <pFeature>MipiCtrl13</pFeature>
    </Category>
    <Category Name="FourWire" NameSpace="Custom">
        <DisplayName>FourWire</DisplayName>
        <pFeature>FourWireCtrl1</pFeature>
        <pFeature>FourWireCtrl2</pFeature>
        <pFeature>FourWireCtrl3</pFeature>
        <pFeature>FourWireCtrl4</pFeature>
        <pFeature>FourWireCtrl5</pFeature>
        <pFeature>FourWireCtrl6</pFeature>
        <pFeature>FourWireCtrl7</pFeature>
        <pFeature>FourWireCtrl8</pFeature>
        <pFeature>FourWireCtrl9</pFeature>
        <pFeature>FourWireCtrl0A</pFeature>
        <pFeature>FourWireCtrl0B</pFeature>
        <pFeature>FourWireCtrl0C</pFeature>
        <pFeature>FourWireCtrl0D</pFeature>
        <pFeature>FourWireCtrl0E</pFeature>
        <pFeature>FourWireCtrl0F</pFeature>
        <pFeature>FourWireCtrl10</pFeature>
        <pFeature>FourWireCtrl11</pFeature>
        <pFeature>FourWireCtrl12</pFeature>
        <pFeature>FourWireCtrl13</pFeature>
        <pFeature>FourWireCtrl14</pFeature>
        <pFeature>FourWireCtrl15</pFeature>
        <pFeature>FourWireCtrl16</pFeature>
        <pFeature>FourWireCtrl17</pFeature>
        <pFeature>FourWireCtrl18</pFeature>
        <pFeature>FourWireCtrl19</pFeature>
        <pFeature>FourWireCtrl1A</pFeature>
        <pFeature>FourWireCtrl1B</pFeature>
        <pFeature>FourWireCtrl1C</pFeature>
        <pFeature>FourWireCtrl1D</pFeature>
        <pFeature>FourWireCtrl1E</pFeature>
        <pFeature>FourWireCtrl1F</pFeature>
        <pFeature>FourWireCtrl20</pFeature>
        <pFeature>FourWireCtrl21</pFeature>
        <pFeature>FourWireCtrl22</pFeature>
        <pFeature>FourWireCtrl23</pFeature>
        <pFeature>FourWireCtrl24</pFeature>
        <pFeature>FourWireCtrl25</pFeature>
        <pFeature>FourWireCtrl26</pFeature>
        <pFeature>FourWireCtrl27</pFeature>
        <pFeature>FourWireCtrl28</pFeature>
        <pFeature>FourWireCtrl29</pFeature>
        <pFeature>FourWireCtrl2A</pFeature>
        <pFeature>FourWireCtrl2B</pFeature>
        <pFeature>FourWireCtrl2C</pFeature>
        <pFeature>FourWireCtrl2D</pFeature>
        <pFeature>FourWireCtrl2E</pFeature>
        <pFeature>FourWireCtrl2F</pFeature>
        <pFeature>FourWireCtrl30</pFeature>
        <pFeature>FourWireCtrl31</pFeature>
        <pFeature>FourWireCtrl32</pFeature>
        <pFeature>FourWireCtrl33</pFeature>
        <pFeature>FourWireCtrl34</pFeature>
        <pFeature>FourWireCtrl35</pFeature>
        <pFeature>FourWireCtrl36</pFeature>
        <pFeature>FourWireCtrl37</pFeature>
        <pFeature>FourWireCtrl3D</pFeature>
        <pFeature>FourWireCtrl3E</pFeature>
        <pFeature>FourWireCtrl3F</pFeature>
        <pFeature>FourWireCtrl40</pFeature>
        <pFeature>FourWireCtrl41</pFeature>
        <pFeature>FourWireCtrl42</pFeature>
        <pFeature>FourWireCtrl43</pFeature>
        <pFeature>FourWireCtrl44</pFeature>
        <pFeature>FourWireCtrl45</pFeature>
        <pFeature>FourWireCtrl46</pFeature>
        <pFeature>FourWireCtrl47</pFeature>
        <pFeature>FourWireCtrl48</pFeature>
        <pFeature>FourWireCtrl49</pFeature>
        <pFeature>FourWireCtrl4F</pFeature>
        <pFeature>FourWireCtrl50</pFeature>
        <pFeature>FourWireCtrl51</pFeature>
        <pFeature>FourWireCtrl52</pFeature>
        <pFeature>FourWireCtrl53</pFeature>
        <pFeature>FourWireCtrl54</pFeature>
        <pFeature>FourWireCtrl55</pFeature>
        <pFeature>FourWireCtrl56</pFeature>
        <pFeature>FourWireCtrl57</pFeature>
        <pFeature>FourWireCtrl58</pFeature>
        <pFeature>FourWireCtrl59</pFeature>
        <pFeature>FourWireCtrl5A</pFeature>
        <pFeature>FourWireCtrl5B</pFeature>
        <pFeature>FourWireCtrl5C</pFeature>
        <pFeature>FourWireCtrl5D</pFeature>
        <pFeature>FourWireCtrl5E</pFeature>
        <pFeature>FourWireCtrl5F</pFeature>
        <pFeature>FourWireCtrl60</pFeature>
        <pFeature>FourWireCtrl61</pFeature>
        <pFeature>FourWireCtrl62</pFeature>
        <pFeature>FourWireCtrl6F</pFeature>
        <pFeature>FourWireCtrl70</pFeature>
        <pFeature>FourWireCtrl71</pFeature>
    </Category>
    <Category Name="FourWirePhy" NameSpace="Custom">
        <DisplayName>FourWirePhy</DisplayName>
        <pFeature>FourWirePhyCtrl0</pFeature>
        <pFeature>FourWirePhyCtrl1</pFeature>
        <pFeature>FourWirePhyCtrl2</pFeature>
        <pFeature>FourWirePhyCtrl3</pFeature>
        <pFeature>FourWirePhyCtrl4</pFeature>
        <pFeature>FourWirePhyCtrl5</pFeature>
        <pFeature>FourWirePhyCtrl6</pFeature>
        <pFeature>FourWirePhyCtrl7</pFeature>
        <pFeature>FourWirePhyCtrl8</pFeature>
        <pFeature>FourWirePhyCtrl9</pFeature>
        <pFeature>FourWirePhyCtrlA</pFeature>
        <pFeature>FourWirePhyCtrlB</pFeature>
        <pFeature>FourWirePhyCtrlC</pFeature>
        <pFeature>FourWirePhyCtrlD</pFeature>
        <pFeature>FourWirePhyCtrlE</pFeature>
        <pFeature>FourWirePhyCtrlF</pFeature>
        <pFeature>FourWirePhyCtrl10</pFeature>
        <pFeature>FourWirePhyCtrl11</pFeature>
        <pFeature>FourWirePhyCtrl12</pFeature>
        <pFeature>FourWirePhyCtrl13</pFeature>
        <pFeature>FourWirePhyCtrl14</pFeature>
        <pFeature>FourWirePhyCtrl15</pFeature>
        <pFeature>FourWirePhyCtrl16</pFeature>
        <pFeature>FourWirePhyCtrl17</pFeature>
    </Category>
    <Category Name="TxFourWire" NameSpace="Custom">
        <DisplayName>TxFourWire</DisplayName>
        <pFeature>TxFourWireCtrl0</pFeature>
        <pFeature>TxFourWireCtrl1</pFeature>
        <pFeature>TxFourWireCtrl2</pFeature>
        <pFeature>TxFourWireCtrl3</pFeature>
        <pFeature>TxFourWireCtrl4</pFeature>
        <pFeature>TxFourWireCtrl5</pFeature>
        <pFeature>TxFourWireCtrl6</pFeature>
        <pFeature>TxFourWireCtrl7</pFeature>
        <pFeature>TxFourWireCtrl8</pFeature>
        <pFeature>TxFourWireCtrl9</pFeature>
        <pFeature>TxFourWireCtrlA</pFeature>
        <pFeature>TxFourWireCtrlB</pFeature>
        <pFeature>TxFourWireCtrlC</pFeature>
        <pFeature>TxFourWireCtrlD</pFeature>
        <pFeature>TxFourWireCtrlE</pFeature>
        <pFeature>TxFourWireCtrlF</pFeature>
        <pFeature>TxFourWireCtrl10</pFeature>
        <pFeature>TxFourWireCtrl11</pFeature>
    </Category>
    <Category Name="ISP" NameSpace="Custom">
        <DisplayName>ISP</DisplayName>
        <pFeature>DelaySExpo</pFeature>
        <pFeature>IspCtrl1</pFeature>
        <pFeature>IspCtrl2</pFeature>
        <pFeature>KCoefH</pFeature>
        <pFeature>KCoefL</pFeature>
        <pFeature>AecScale</pFeature>
        <pFeature>MaxExpoL</pFeature>
        <pFeature>MaxExpoH</pFeature>
        <pFeature>IspCtrl12</pFeature>
        <pFeature>IspCtrl13</pFeature>
        <pFeature>Isp0</pFeature>
        <pFeature>Isp4</pFeature>
        <pFeature>Isp5</pFeature>
        <pFeature>Isp8</pFeature>
        <pFeature>Isp9</pFeature>
        <pFeature>IspC</pFeature>
        <pFeature>IspD</pFeature>
        <pFeature>IspE</pFeature>
        <pFeature>IspF</pFeature>
        <pFeature>Isp10</pFeature>
        <pFeature>Isp11</pFeature>
        <pFeature>Isp12</pFeature>
        <pFeature>Isp13</pFeature>
        <pFeature>Isp14</pFeature>
        <pFeature>Isp15</pFeature>
        <pFeature>Isp16</pFeature>
        <pFeature>Isp17</pFeature>
        <pFeature>Isp18</pFeature>
        <pFeature>Isp19</pFeature>
        <pFeature>Isp1A</pFeature>
        <pFeature>Isp1B</pFeature>
        <pFeature>Isp1C</pFeature>
        <pFeature>Isp1D</pFeature>
        <pFeature>Isp1E</pFeature>
        <pFeature>Isp1F</pFeature>
        <pFeature>Isp20</pFeature>
        <pFeature>Isp21</pFeature>
        <pFeature>Isp22</pFeature>
        <pFeature>Isp23</pFeature>
        <pFeature>Isp24</pFeature>
        <pFeature>Isp25</pFeature>
        <pFeature>Isp26</pFeature>
        <pFeature>Isp27</pFeature>
        <pFeature>Isp28</pFeature>
        <pFeature>Isp29</pFeature>
        <pFeature>Isp2A</pFeature>
        <pFeature>Isp2B</pFeature>
        <pFeature>Isp2C</pFeature>
        <pFeature>Isp2D</pFeature>
        <pFeature>Isp30</pFeature>
        <pFeature>Isp31</pFeature>
        <pFeature>Isp32</pFeature>
        <pFeature>Isp33</pFeature>
        <pFeature>Isp34</pFeature>
        <pFeature>Isp35</pFeature>
        <pFeature>Isp36</pFeature>
        <pFeature>Isp37</pFeature>
        <pFeature>Isp38</pFeature>
        <pFeature>Isp39</pFeature>
        <pFeature>Isp3A</pFeature>
        <pFeature>Isp3B</pFeature>
        <pFeature>Isp3C</pFeature>
        <pFeature>Isp3D</pFeature>
        <pFeature>Isp3E</pFeature>
        <pFeature>Isp3F</pFeature>
        <pFeature>Isp40</pFeature>
        <pFeature>Isp41</pFeature>
        <pFeature>Isp42</pFeature>
        <pFeature>Isp43</pFeature>
        <pFeature>Isp44</pFeature>
        <pFeature>Isp45</pFeature>
        <pFeature>Isp46</pFeature>
        <pFeature>Isp47</pFeature>
        <pFeature>Isp48</pFeature>
        <pFeature>Isp49</pFeature>
        <pFeature>Isp4A</pFeature>
        <pFeature>Isp4B</pFeature>
        <pFeature>Isp4C</pFeature>
        <pFeature>Isp4D</pFeature>
        <pFeature>Isp4E</pFeature>
        <pFeature>Isp4F</pFeature>
        <pFeature>Isp50</pFeature>
        <pFeature>Isp51</pFeature>
        <pFeature>Isp52</pFeature>
        <pFeature>Isp53</pFeature>
        <pFeature>Isp54</pFeature>
        <pFeature>Isp55</pFeature>
        <pFeature>Isp56</pFeature>
        <pFeature>Isp57</pFeature>
        <pFeature>Isp58</pFeature>
        <pFeature>Isp59</pFeature>
        <pFeature>Isp5A</pFeature>
        <pFeature>Isp5B</pFeature>
        <pFeature>Isp5C</pFeature>
        <pFeature>Isp5D</pFeature>
        <pFeature>Isp5E</pFeature>
        <pFeature>Isp5F</pFeature>
        <pFeature>Isp60</pFeature>
        <pFeature>Isp61</pFeature>
        <pFeature>Isp62</pFeature>
        <pFeature>Isp63</pFeature>
        <pFeature>Isp64</pFeature>
        <pFeature>Isp65</pFeature>
        <pFeature>Isp66</pFeature>
        <pFeature>Isp67</pFeature>
        <pFeature>Isp68</pFeature>
        <pFeature>Isp69</pFeature>
        <pFeature>Isp6A</pFeature>
        <pFeature>Isp6B</pFeature>
        <pFeature>Isp6C</pFeature>
        <pFeature>Isp6D</pFeature>
        <pFeature>Isp6E</pFeature>
        <pFeature>Isp6F</pFeature>
        <pFeature>Isp70</pFeature>
        <pFeature>Isp71</pFeature>
        <pFeature>Isp72</pFeature>
        <pFeature>Isp73</pFeature>
        <pFeature>Isp74</pFeature>
        <pFeature>Isp75</pFeature>
        <pFeature>Isp76</pFeature>
        <pFeature>Isp77</pFeature>
        <pFeature>Isp78</pFeature>
        <pFeature>Isp79</pFeature>
        <pFeature>Isp7A</pFeature>
        <pFeature>Isp7B</pFeature>
    </Category>
    <Category Name="RawbinLongChannel" NameSpace="Custom">
        <DisplayName>RawbinLongChannel</DisplayName>
        <pFeature>RawbinL0</pFeature>
        <pFeature>RawbinL1</pFeature>
        <pFeature>RawbinL2</pFeature>
        <pFeature>RawbinL3</pFeature>
        <pFeature>RawbinL4</pFeature>
        <pFeature>RawbinL5</pFeature>
        <pFeature>RawbinL6</pFeature>
        <pFeature>RawbinL7</pFeature>
        <pFeature>RawbinL8</pFeature>
        <pFeature>RawbinL9</pFeature>
        <pFeature>RawbinLA</pFeature>
        <pFeature>RawbinLB</pFeature>
    </Category>
    <Category Name="LENC" NameSpace="Custom">
        <DisplayName>LENC</DisplayName>
        <pFeature>Lenc9</pFeature>
        <pFeature>LencA</pFeature>
        <pFeature>LencB</pFeature>
        <pFeature>LencC</pFeature>
        <pFeature>LencD</pFeature>
    </Category>
    <Category Name="AwbLongChannel" NameSpace="Custom">
        <DisplayName>AwbLongChannel</DisplayName>
        <pFeature>AwbL0</pFeature>
        <pFeature>AwbL1</pFeature>
        <pFeature>AwbL2</pFeature>
        <pFeature>AwbL3</pFeature>
        <pFeature>AwbL4</pFeature>
        <pFeature>AwbL5</pFeature>
        <pFeature>AwbL6</pFeature>
        <pFeature>AwbL7</pFeature>
        <pFeature>AwbL8</pFeature>
        <pFeature>AwbL9</pFeature>
        <pFeature>AwbLA</pFeature>
        <pFeature>AwbLB</pFeature>
        <pFeature>AwbLC</pFeature>
        <pFeature>AwbLD</pFeature>
        <pFeature>AwbLE</pFeature>
        <pFeature>AwbLF</pFeature>
        <pFeature>AwbL10</pFeature>
        <pFeature>AwbL11</pFeature>
        <pFeature>AwbL12</pFeature>
        <pFeature>AwbL13</pFeature>
        <pFeature>AwbL14</pFeature>
        <pFeature>AwbL15</pFeature>
        <pFeature>AwbL16</pFeature>
        <pFeature>AwbL17</pFeature>
    </Category>
    <Category Name="DpcLongChannel" NameSpace="Custom">
        <DisplayName>DpcLongChannel</DisplayName>
        <pFeature>DpcL0</pFeature>
        <pFeature>DpcL1</pFeature>
        <pFeature>DpcL2</pFeature>
        <pFeature>DpcL3</pFeature>
        <pFeature>DpcL4</pFeature>
        <pFeature>DpcL5</pFeature>
        <pFeature>DpcL6</pFeature>
        <pFeature>DpcL7</pFeature>
        <pFeature>DpcL8</pFeature>
        <pFeature>DpcL9</pFeature>
        <pFeature>DpcLA</pFeature>
        <pFeature>DpcLB</pFeature>
        <pFeature>DpcLC</pFeature>
        <pFeature>DpcLD</pFeature>
        <pFeature>DpcLE</pFeature>
        <pFeature>DpcLF</pFeature>
        <pFeature>DpcL11</pFeature>
        <pFeature>DpcL12</pFeature>
        <pFeature>DpcL13</pFeature>
        <pFeature>DpcL14</pFeature>
        <pFeature>DpcL15</pFeature>
        <pFeature>DpcL16</pFeature>
        <pFeature>DpcL17</pFeature>
        <pFeature>DpcL18</pFeature>
    </Category>
    <Category Name="WindowLongChannel" NameSpace="Custom">
        <DisplayName>WindowLongChannel</DisplayName>
        <pFeature>WindowL0</pFeature>
        <pFeature>WindowL1</pFeature>
        <pFeature>WindowL2</pFeature>
        <pFeature>WindowL3</pFeature>
        <pFeature>WindowL4</pFeature>
        <pFeature>WindowL5</pFeature>
        <pFeature>WindowL6</pFeature>
        <pFeature>WindowL7</pFeature>
        <pFeature>WindowL8</pFeature>
    </Category>
    <Category Name="UpScaleControl" NameSpace="Custom">
        <DisplayName>UpScaleControl</DisplayName>
        <pFeature>UpScaleL0</pFeature>
        <pFeature>UpScaleL1</pFeature>
        <pFeature>UpScaleL2</pFeature>
        <pFeature>UpScaleL3</pFeature>
        <pFeature>UpScaleL4</pFeature>
        <pFeature>UpScaleL5</pFeature>
        <pFeature>UpScaleS0</pFeature>
        <pFeature>UpScaleS1</pFeature>
        <pFeature>UpScaleS2</pFeature>
        <pFeature>UpScaleS3</pFeature>
        <pFeature>UpScaleS4</pFeature>
        <pFeature>UpScaleS5</pFeature>
    </Category>
    <Category Name="AverageControl" NameSpace="Custom">
        <DisplayName>AverageControl</DisplayName>
        <pFeature>AvgL0</pFeature>
        <pFeature>AvgL1</pFeature>
        <pFeature>AvgL2</pFeature>
        <pFeature>AvgL3</pFeature>
        <pFeature>AvgL4</pFeature>
        <pFeature>AvgL5</pFeature>
        <pFeature>AvgL6</pFeature>
        <pFeature>AvgL7</pFeature>
        <pFeature>AvgL8</pFeature>
        <pFeature>AvgL9</pFeature>
        <pFeature>AvgLA</pFeature>
        <pFeature>AvgLB</pFeature>
        <pFeature>AvgLC</pFeature>
        <pFeature>AvgLD</pFeature>
        <pFeature>AvgLE</pFeature>
        <pFeature>AvgLF</pFeature>
        <pFeature>AvgL10</pFeature>
        <pFeature>AvgLReadout</pFeature>
    </Category>
    <Category Name="RawBinShortChannel" NameSpace="Custom">
        <DisplayName>RawBinShortChannel</DisplayName>
        <pFeature>AvgS0</pFeature>
        <pFeature>AvgS1</pFeature>
        <pFeature>AvgS2</pFeature>
        <pFeature>AvgS3</pFeature>
        <pFeature>AvgS4</pFeature>
        <pFeature>AvgS5</pFeature>
        <pFeature>AvgS6</pFeature>
        <pFeature>AvgS7</pFeature>
        <pFeature>AvgS8</pFeature>
        <pFeature>AvgS9</pFeature>
        <pFeature>AvgSA</pFeature>
        <pFeature>AvgSB</pFeature>
        <pFeature>AvgSC</pFeature>
        <pFeature>AvgSD</pFeature>
        <pFeature>AvgSE</pFeature>
        <pFeature>AvgSF</pFeature>
        <pFeature>AvgS10</pFeature>
        <pFeature>AvgSReadout</pFeature>
        <pFeature>RawBinS0</pFeature>
        <pFeature>RawBinS1</pFeature>
        <pFeature>RawBinS2</pFeature>
        <pFeature>RawBinS3</pFeature>
        <pFeature>RawBinS4</pFeature>
        <pFeature>RawBinS5</pFeature>
        <pFeature>RawBinS6</pFeature>
        <pFeature>RawBinS7</pFeature>
        <pFeature>RawBinS8</pFeature>
        <pFeature>RawBinS9</pFeature>
        <pFeature>RawBinSA</pFeature>
        <pFeature>RawBinSB</pFeature>
    </Category>
    <Category Name="AwbShortChannel" NameSpace="Custom">
        <DisplayName>AwbShortChannel</DisplayName>
        <pFeature>AwbS0</pFeature>
        <pFeature>AwbS1</pFeature>
        <pFeature>AwbS2</pFeature>
        <pFeature>AwbS3</pFeature>
        <pFeature>AwbS4</pFeature>
        <pFeature>AwbS5</pFeature>
        <pFeature>AwbS6</pFeature>
        <pFeature>AwbS7</pFeature>
        <pFeature>AwbS8</pFeature>
        <pFeature>AwbS9</pFeature>
        <pFeature>AwbSA</pFeature>
        <pFeature>AwbSB</pFeature>
        <pFeature>AwbSC</pFeature>
        <pFeature>AwbSD</pFeature>
        <pFeature>AwbSE</pFeature>
        <pFeature>AwbSF</pFeature>
        <pFeature>AwbS10</pFeature>
        <pFeature>AwbS11</pFeature>
        <pFeature>AwbS12</pFeature>
        <pFeature>AwbS13</pFeature>
        <pFeature>AwbS14</pFeature>
        <pFeature>AwbS15</pFeature>
        <pFeature>AwbS16</pFeature>
        <pFeature>AwbS17</pFeature>
    </Category>
    <Category Name="DpcShortChannel" NameSpace="Custom">
        <DisplayName>DpcShortChannel</DisplayName>
        <pFeature>DpcS0</pFeature>
        <pFeature>DpcS1</pFeature>
        <pFeature>DpcS2</pFeature>
        <pFeature>DpcS3</pFeature>
        <pFeature>DpcS4</pFeature>
        <pFeature>DpcS5</pFeature>
        <pFeature>DpcS6</pFeature>
        <pFeature>DpcS7</pFeature>
        <pFeature>DpcS8</pFeature>
        <pFeature>DpcS9</pFeature>
        <pFeature>DpcSA</pFeature>
        <pFeature>DpcSB</pFeature>
        <pFeature>DpcSC</pFeature>
        <pFeature>DpcSD</pFeature>
        <pFeature>DpcSE</pFeature>
        <pFeature>DpcSF</pFeature>
        <pFeature>DpcS11</pFeature>
        <pFeature>DpcS12</pFeature>
        <pFeature>DpcS13</pFeature>
        <pFeature>DpcS14</pFeature>
        <pFeature>DpcS15</pFeature>
        <pFeature>DpcS16</pFeature>
        <pFeature>DpcS17</pFeature>
        <pFeature>DpcS18</pFeature>
    </Category>
    <Category Name="WindowShortChannel" NameSpace="Custom">
        <DisplayName>WindowShortChannel</DisplayName>
        <pFeature>WindowS0</pFeature>
        <pFeature>WindowS1</pFeature>
        <pFeature>WindowS2</pFeature>
        <pFeature>WindowS3</pFeature>
        <pFeature>WindowS4</pFeature>
        <pFeature>WindowS5</pFeature>
        <pFeature>WindowS6</pFeature>
        <pFeature>WindowS7</pFeature>
        <pFeature>WindowS8</pFeature>
    </Category>
    <Group Comment="ImageFormatControl">
        <String Name="Edition">
            <DisplayName>Edition</DisplayName>
            <Visibility>Beginner</Visibility>
            <pValue>pEditionReg</pValue>
        </String>
        <StringReg Name="pEditionReg">
            <Address>0x30A00</Address>
            <Length>16</Length>
            <AccessMode>RO</AccessMode>
            <pPort>Device</pPort>
        </StringReg>
        <Integer Name="Width" NameSpace="Standard">
            <ToolTip>Image width.</ToolTip>
            <Description>Image width.</Description>
            <DisplayName>Width</DisplayName>
            <Visibility>Beginner</Visibility>
            <ImposedAccessMode>RO</ImposedAccessMode>
            <pValue>Width_Val</pValue>
        </Integer>
        <Integer Name="Height" NameSpace="Standard">
            <ToolTip>Image height.</ToolTip>
            <Description>Image height.</Description>
            <DisplayName>Height</DisplayName>
            <Visibility>Beginner</Visibility>
            <ImposedAccessMode>RO</ImposedAccessMode>
            <pValue>Height_Val</pValue>
        </Integer>
        <Enumeration Name="PixelFormat" NameSpace="Standard">
            <ToolTip>Format of the pixels provided by the device.</ToolTip>
            <Description>CommonFeature.Format of the pixels provided by the device.</Description>
            <DisplayName>PixelFormat</DisplayName>
            <Visibility>Beginner</Visibility>
            <ImposedAccessMode>RO</ImposedAccessMode>
            <EnumEntry Name="Mono8" NameSpace="Standard">
                <ToolTip>Mono8.</ToolTip>
                <Description>Mono8.</Description>
                <DisplayName>Mono8</DisplayName>
                <Value>0x01080001</Value>
            </EnumEntry>
            <EnumEntry Name="Mono10" NameSpace="Standard">
                <ToolTip>Mono10.</ToolTip>
                <Description>Mono10.</Description>
                <DisplayName>Mono10</DisplayName>
                <Value>0x01100003</Value>
            </EnumEntry>
            <EnumEntry Name="Mono10p" NameSpace="Standard">
                <ToolTip>Mono10p.</ToolTip>
                <Description>Mono10p.</Description>
                <DisplayName>Mono10P</DisplayName>
                <Value>0x010A0046</Value>
            </EnumEntry>
            <EnumEntry Name="Mono12" NameSpace="Standard">
                <ToolTip>Mono12.</ToolTip>
                <Description>Mono12.</Description>
                <DisplayName>Mono12</DisplayName>
                <Value>0x01100005</Value>
            </EnumEntry>
            <EnumEntry Name="Mono12p" NameSpace="Standard">
                <ToolTip>Mono12p.</ToolTip>
                <Description>Mono12p.</Description>
                <DisplayName>Mono12P</DisplayName>
                <Value>0x010C0047</Value>
            </EnumEntry>
            <EnumEntry Name="Mono14" NameSpace="Standard">
                <ToolTip>Mono14.</ToolTip>
                <Description>Mono14.</Description>
                <DisplayName>Mono14</DisplayName>
                <Value>0x01100025</Value>
            </EnumEntry>
            <EnumEntry Name="Mono14p" NameSpace="Standard">
                <ToolTip>Mono14p.</ToolTip>
                <Description>Mono14p.</Description>
                <DisplayName>Mono14P</DisplayName>
                <Value>0x010E0104</Value>
            </EnumEntry>
            <EnumEntry Name="Mono16" NameSpace="Standard">
                <ToolTip>Mono16.</ToolTip>
                <Description>Mono16.</Description>
                <DisplayName>Mono16</DisplayName>
                <Value>0x01100007</Value>
            </EnumEntry>
            <pValue>PixelFormat_Val</pValue>
        </Enumeration>
    </Group>
    <Group Comment="AcquisitionControl">
        <Integer Name="TriggerMode">
            <DisplayName>TriggerMode</DisplayName>
            <Visibility>Beginner</Visibility>
            <pValue>pTriggerModeReg</pValue>
            <Min>0</Min>
            <Max>1</Max>
        </Integer>
        <Integer Name="AcquisitionMode">
            <DisplayName>AcquisitionMode</DisplayName>
            <Visibility>Beginner</Visibility>
            <pValue>pAcquisitionModeReg</pValue>
            <Min>0</Min>
            <Max>3</Max>
        </Integer>
        <Integer Name="AcquisitionFrameCount">
            <DisplayName>AcquisitionFrameCount</DisplayName>
            <Visibility>Beginner</Visibility>
            <pValue>pAcquisitionFrameCountReg</pValue>
            <Min>0</Min>
            <Max>4294967295</Max>
        </Integer>
        <Command Name="AcquisitionFlag" NameSpace="Standard">
            <ToolTip>AcquisitionFlag</ToolTip>
            <Description>AcquisitionFlag</Description>
            <DisplayName>AcquisitionFlag</DisplayName>
            <Visibility>Beginner</Visibility>
            <pValue>pAcquisitionFlagReg</pValue>
            <CommandValue>1</CommandValue>
        </Command>
        <Command Name="AcquisitionStart" NameSpace="Standard">
            <ToolTip>Start Acquisition.</ToolTip>
            <Description>Start Acquisition.</Description>
            <DisplayName>Acquisition Start</DisplayName>
            <Visibility>Beginner</Visibility>
            <ImposedAccessMode>WO</ImposedAccessMode>
            <pValue>AcquisitionStart_Val</pValue>
            <CommandValue>1</CommandValue>
        </Command>
        <Command Name="AcquisitionStop" NameSpace="Standard">
            <ToolTip>Stop Acquisition.</ToolTip>
            <Description>Stop Acquisition.</Description>
            <DisplayName>Acquisition Stop</DisplayName>
            <Visibility>Beginner</Visibility>
            <ImposedAccessMode>WO</ImposedAccessMode>
            <pValue>AcquisitionStop_Val</pValue>
            <CommandValue>0</CommandValue>
        </Command>
    </Group>
    <Group Comment="TransportLayerControl">
        <Integer Name="PayloadSize" NameSpace="Standard">
            <ToolTip>Provides the number of bytes transferred for each image or chunk on the stream channel.</ToolTip>
            <Description>Provides the number of bytes transferred for each image or chunk on the stream channel. This includes any end-of-line, end-of-frame statistics or other stamp data. This is the total size of data payload for a data block.</Description>
            <DisplayName>Payload Size</DisplayName>
            <Visibility>Expert</Visibility>
            <ImposedAccessMode>RO</ImposedAccessMode>
            <pValue>PayloadSize_Val</pValue>
            <Unit>B</Unit>
        </Integer>
        <Integer Name="TLParamsLocked" NameSpace="Standard">
            <Visibility>Invisible</Visibility>
            <Value>0</Value>
        </Integer>
    </Group>
    <Enumeration Name="FileSelector" NameSpace="Standard">
        <ToolTip>Selects the target file in the device.</ToolTip>
        <Description>Selects the target file in the device.</Description>
        <DisplayName>File Selector</DisplayName>
        <Visibility>Expert</Visibility>
        <ImposedAccessMode>RW</ImposedAccessMode>
        <Streamable>Yes</Streamable>
        <EnumEntry Name="FPGA_Program" NameSpace="Custom">
            <ToolTip>FPGA_Program.</ToolTip>
            <Description>FPGA_Program.</Description>
            <DisplayName>FPGA_Program</DisplayName>
            <Value>0</Value>
        </EnumEntry>
        <EnumEntry Name="XML" NameSpace="Custom">
            <ToolTip>XML.</ToolTip>
            <Description>XML.</Description>
            <DisplayName>XML</DisplayName>
            <Value>1</Value>
        </EnumEntry>
        <EnumEntry Name="DPC" NameSpace="Custom">
            <ToolTip>DPC.</ToolTip>
            <Description>DPC.</Description>
            <DisplayName>DPC</DisplayName>
            <Value>2</Value>
        </EnumEntry>
        <pValue>FileSelector_Reg</pValue>
        <pSelected>FileOperationSelector</pSelected>
        <pSelected>FileOperationExecute</pSelected>
        <pSelected>FileOpenMode</pSelected>
        <pSelected>FileAccessOffset</pSelected>
        <pSelected>FileAccessLength</pSelected>
        <pSelected>FileOperationStatus</pSelected>
        <pSelected>FileOperationResult</pSelected>
        <pSelected>FileSize</pSelected>
    </Enumeration>
    <Enumeration Name="FileOperationSelector" NameSpace="Standard">
        <ToolTip>Selects the target operation for the selected file in the device. </ToolTip>
        <Description>Selects the target operation for the selected file in the device. </Description>
        <DisplayName>File Operation Selector</DisplayName>
        <Visibility>Expert</Visibility>
        <ImposedAccessMode>RW</ImposedAccessMode>
        <Streamable>Yes</Streamable>
        <EnumEntry Name="Open" NameSpace="Standard">
            <ToolTip>Opens the file selected by FileSelector in the device. </ToolTip>
            <Description>Opens the file selected by FileSelector in the device. </Description>
            <DisplayName>Open</DisplayName>
            <Value>0</Value>
        </EnumEntry>
        <EnumEntry Name="Close" NameSpace="Standard">
            <ToolTip>Closes the file selected by FileSelector in the device. </ToolTip>
            <Description>Closes the file selected by FileSelector in the device. </Description>
            <DisplayName>Close</DisplayName>
            <Value>1</Value>
        </EnumEntry>
        <EnumEntry Name="Read" NameSpace="Standard">
            <ToolTip>Reads the file selected by FileSelector in the device. </ToolTip>
            <Description>Reads the file selected by FileSelector in the device. </Description>
            <DisplayName>Read</DisplayName>
            <Value>2</Value>
        </EnumEntry>
        <EnumEntry Name="Write" NameSpace="Standard">
            <ToolTip>Writes the file selected by FileSelector in the device. </ToolTip>
            <Description>Writes the file selected by FileSelector in the device. </Description>
            <DisplayName>Write</DisplayName>
            <Value>3</Value>
        </EnumEntry>
        <EnumEntry Name="Delete" NameSpace="Standard">
            <ToolTip>Deletes the file selected by FileSelector in the device. </ToolTip>
            <Description>Deletes the file selected by FileSelector in the device. </Description>
            <DisplayName>Delete</DisplayName>
            <Value>4</Value>
        </EnumEntry>
        <pValue>FileOperationSelector_Reg</pValue>
    </Enumeration>
    <Enumeration Name="FileOpenMode" NameSpace="Standard">
        <ToolTip>Selects the access mode in which a file is opened in the device.</ToolTip>
        <Description>Selects the access mode in which a file is opened in the device.</Description>
        <DisplayName>File Open Mode</DisplayName>
        <Visibility>Expert</Visibility>
        <ImposedAccessMode>RW</ImposedAccessMode>
        <Streamable>Yes</Streamable>
        <EnumEntry Name="Read" NameSpace="Standard">
            <ToolTip>This mode selects read-only open mode.</ToolTip>
            <Description>This mode selects read-only open mode.</Description>
            <DisplayName>Read</DisplayName>
            <Value>0</Value>
        </EnumEntry>
        <EnumEntry Name="Write" NameSpace="Standard">
            <ToolTip>This mode selects write-only open mode.</ToolTip>
            <Description>This mode selects write-only open mode.</Description>
            <DisplayName>Write</DisplayName>
            <Value>1</Value>
        </EnumEntry>
        <EnumEntry Name="ReadWrite" NameSpace="Standard">
            <ToolTip>This mode selects read and write open mode.</ToolTip>
            <Description>This mode selects read and write open mode.</Description>
            <DisplayName>Read/Write</DisplayName>
            <Value>2</Value>
        </EnumEntry>
        <pValue>FileOpenMode_Reg</pValue>
    </Enumeration>
    <Command Name="FileOperationExecute" NameSpace="Standard">
        <ToolTip>Executes the operation selected by FileOperationSelector on the selected file.</ToolTip>
        <Description>Executes the operation selected by FileOperationSelector on the selected file.</Description>
        <DisplayName>File Operation Excute</DisplayName>
        <Visibility>Expert</Visibility>
        <ImposedAccessMode>RW</ImposedAccessMode>
        <pValue>FileOperationExecute_Reg</pValue>
        <CommandValue>1</CommandValue>
    </Command>
    <Integer Name="FileAccessOffset" NameSpace="Standard">
        <ToolTip>Represents the file access offset.</ToolTip>
        <Description>Represents the file access offset.</Description>
        <DisplayName>File Access Offset</DisplayName>
        <Visibility>Expert</Visibility>
        <ImposedAccessMode>RW</ImposedAccessMode>
        <pValue>FileAccessOffset_Reg</pValue>
    </Integer>
    <Integer Name="FileAccessLength" NameSpace="Standard">
        <ToolTip>Represents the file access length.</ToolTip>
        <Description>Represents the file access length.</Description>
        <DisplayName>File Access Length</DisplayName>
        <Visibility>Expert</Visibility>
        <ImposedAccessMode>RW</ImposedAccessMode>
        <pValue>FileAccessLength_Reg</pValue>
    </Integer>
    <Enumeration Name="FileOperationStatus" NameSpace="Standard">
        <ToolTip>Represents the file operation execution status.</ToolTip>
        <Description>Represents the file operation execution status.</Description>
        <DisplayName>File Operation Status</DisplayName>
        <Visibility>Expert</Visibility>
        <ImposedAccessMode>RW</ImposedAccessMode>
        <EnumEntry Name="Success" NameSpace="Standard">
            <ToolTip>File Operation was sucessful.</ToolTip>
            <Description>File Operation was sucessful.</Description>
            <DisplayName>Success</DisplayName>
            <Value>0</Value>
        </EnumEntry>
        <EnumEntry Name="Failure" NameSpace="Standard">
            <ToolTip>File Operation failed.</ToolTip>
            <Description>File Operation failed.</Description>
            <DisplayName>Failure</DisplayName>
            <Value>1</Value>
        </EnumEntry>
        <pValue>FileOperationStatus_Reg</pValue>
    </Enumeration>
    <Integer Name="FileOperationResult" NameSpace="Standard">
        <ToolTip>Represents the file operation result.</ToolTip>
        <Description>Represents the file operation result.</Description>
        <DisplayName>File Operation Result</DisplayName>
        <Visibility>Expert</Visibility>
        <ImposedAccessMode>RW</ImposedAccessMode>
        <pValue>FileOperationResult_Reg</pValue>
    </Integer>
    <Integer Name="FileSize" NameSpace="Standard">
        <ToolTip>Represents the size of the selected file in bytes.</ToolTip>
        <Description>Represents the size of the selected file in bytes.</Description>
        <DisplayName>File Size(B)</DisplayName>
        <Visibility>Expert</Visibility>
        <ImposedAccessMode>RO</ImposedAccessMode>
        <pValue>FileSize_Reg</pValue>
    </Integer>
    <String Name="DeviceModelName">
        <DisplayName>Device Model Name</DisplayName>
        <Visibility>Expert</Visibility>
        <pValue>pDeviceModelNameReg</pValue>
    </String>
    <StringReg Name="pDeviceModelNameReg">
        <Address>0x3A028</Address>
        <Length>32</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
    </StringReg>
    <Integer Name="StreamingCtrl">
        <DisplayName>StreamingCtrl</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pStreamingCtrlReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="SoftwareReset">
        <DisplayName>SoftwareReset</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pSoftwareResetReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnPadOen1">
        <DisplayName>ScCmmnPadOen1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnPadOen1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnPadOen2">
        <DisplayName>ScCmmnPadOen2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnPadOen2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmn3">
        <DisplayName>ScCmmn3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmn3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmn4">
        <DisplayName>ScCmmn4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmn4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmn5">
        <DisplayName>ScCmmn5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmn5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmn7">
        <DisplayName>ScCmmn7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmn7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmn8">
        <DisplayName>ScCmmn8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmn8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnChipIdA">
        <DisplayName>ScCmmnChipIdA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnChipIdAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnChipIdB">
        <DisplayName>ScCmmnChipIdB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnChipIdBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnChipSplitId">
        <DisplayName>ScCmmnChipSplitId</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnChipSplitIdReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnChipId10">
        <DisplayName>ScCmmnChipId10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnChipId10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnChipId11">
        <DisplayName>ScCmmnChipId11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnChipId11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnMipi">
        <DisplayName>ScCmmnMipi</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnMipiReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmn16">
        <DisplayName>ScCmmn16</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmn16Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmn17">
        <DisplayName>ScCmmn17</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmn17Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmn18">
        <DisplayName>ScCmmn18</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmn18Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmn19">
        <DisplayName>ScCmmn19</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmn19Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmn1A">
        <DisplayName>ScCmmn1A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmn1AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmn1B">
        <DisplayName>ScCmmn1B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmn1BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmn22">
        <DisplayName>ScCmmn22</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmn22Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnBridgeIdH">
        <DisplayName>ScCmmnBridgeIdH</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnBridgeIdHReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnBridgeIdL">
        <DisplayName>ScCmmnBridgeIdL</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnBridgeIdLReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnLpCtrl0">
        <DisplayName>ScCmmnLpCtrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnLpCtrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnLpCtrl1">
        <DisplayName>ScCmmnLpCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnLpCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnLpCtrl2">
        <DisplayName>ScCmmnLpCtrl2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnLpCtrl2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnLpCtrl3">
        <DisplayName>ScCmmnLpCtrl3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnLpCtrl3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnLpCtrl4">
        <DisplayName>ScCmmnLpCtrl4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnLpCtrl4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnSccb35">
        <DisplayName>ScCmmnSccb35</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnSccb35Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnSccb36">
        <DisplayName>ScCmmnSccb36</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnSccb36Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnSccb37">
        <DisplayName>ScCmmnSccb37</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnSccb37Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmnSccb38">
        <DisplayName>ScCmmnSccb38</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmnSccb38Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmn3D">
        <DisplayName>ScCmmn3D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmn3DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ScCmmn3E">
        <DisplayName>ScCmmn3E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pScCmmn3EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PLL1Ctrl0">
        <DisplayName>PLL1Ctrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPLL1Ctrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PLLCtrl1">
        <DisplayName>PLLCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPLLCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PLL1Ctrl3">
        <DisplayName>PLL1Ctrl3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPLL1Ctrl3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PLL1Ctrl4">
        <DisplayName>PLL1Ctrl4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPLL1Ctrl4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PLL1Ctrl5">
        <DisplayName>PLL1Ctrl5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPLL1Ctrl5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PLL1Ctrl6">
        <DisplayName>PLL1Ctrl6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPLL1Ctrl6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PLL1Ctrl7">
        <DisplayName>PLL1Ctrl7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPLL1Ctrl7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PLL1Ctrl8">
        <DisplayName>PLL1Ctrl8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPLL1Ctrl8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PLL2Ctrl20">
        <DisplayName>PLL2Ctrl20</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPLL2Ctrl20Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PLL2Ctrl23">
        <DisplayName>PLL2Ctrl23</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPLL2Ctrl23Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PLL2Ctrl24">
        <DisplayName>PLL2Ctrl24</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPLL2Ctrl24Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PLL2Ctrl25">
        <DisplayName>PLL2Ctrl25</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPLL2Ctrl25Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PLL2Ctrl26">
        <DisplayName>PLL2Ctrl26</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPLL2Ctrl26Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PLL2Ctrl2A">
        <DisplayName>PLL2Ctrl2A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPLL2Ctrl2AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PLL2Ctrl2B">
        <DisplayName>PLL2Ctrl2B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPLL2Ctrl2BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PLL2Ctrl2E">
        <DisplayName>PLL2Ctrl2E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPLL2Ctrl2EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="SccbCtrl">
        <DisplayName>SccbCtrl</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pSccbCtrlReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="SccbOpt">
        <DisplayName>SccbOpt</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pSccbOptReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Spi0">
        <DisplayName>Spi0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pSpi0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Spi1">
        <DisplayName>Spi1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pSpi1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Spi2">
        <DisplayName>Spi2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pSpi2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Spi5">
        <DisplayName>Spi5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pSpi5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Spi6">
        <DisplayName>Spi6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pSpi6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Spi7">
        <DisplayName>Spi7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pSpi7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Spi8">
        <DisplayName>Spi8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pSpi8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Spi9">
        <DisplayName>Spi9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pSpi9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="SpiA">
        <DisplayName>SpiA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pSpiAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="SpiB">
        <DisplayName>SpiB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pSpiBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="OtpByte0">
        <DisplayName>OtpByte0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pOtpByte0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="OtpByte1">
        <DisplayName>OtpByte1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pOtpByte1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="OtpByte2">
        <DisplayName>OtpByte2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pOtpByte2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="OtpByte3">
        <DisplayName>OtpByte3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pOtpByte3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="OtpByte4">
        <DisplayName>OtpByte4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pOtpByte4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="OtpByte5">
        <DisplayName>OtpByte5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pOtpByte5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="OtpByte6">
        <DisplayName>OtpByte6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pOtpByte6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="OtpByte7">
        <DisplayName>OtpByte7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pOtpByte7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAdr0">
        <DisplayName>GroupAdr0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAdr0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAdr1">
        <DisplayName>GroupAdr1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAdr1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAdr2">
        <DisplayName>GroupAdr2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAdr2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAdr3">
        <DisplayName>GroupAdr3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAdr3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAdr4">
        <DisplayName>GroupAdr4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAdr4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAdr5">
        <DisplayName>GroupAdr5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAdr5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinGrp">
        <DisplayName>FsinGrp</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinGrpReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="CombineLaunchCtrl">
        <DisplayName>CombineLaunchCtrl</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pCombineLaunchCtrlReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAccess">
        <DisplayName>GroupAccess</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAccessReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Grp0Period">
        <DisplayName>Grp0Period</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGrp0PeriodReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Grp1Period">
        <DisplayName>Grp1Period</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGrp1PeriodReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Grp2Period">
        <DisplayName>Grp2Period</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGrp2PeriodReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Grp3Period">
        <DisplayName>Grp3Period</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGrp3PeriodReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GrpSwCtrl">
        <DisplayName>GrpSwCtrl</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGrpSwCtrlReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ContextSwGroupAccess">
        <DisplayName>ContextSwGroupAccess</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pContextSwGroupAccessReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupLen0">
        <DisplayName>GroupLen0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupLen0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupLen1">
        <DisplayName>GroupLen1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupLen1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupLen2">
        <DisplayName>GroupLen2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupLen2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupLen3">
        <DisplayName>GroupLen3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupLen3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupLen4">
        <DisplayName>GroupLen4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupLen4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupLen5">
        <DisplayName>GroupLen5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupLen5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="EmbLineNum">
        <DisplayName>EmbLineNum</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pEmbLineNumReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PaddingData">
        <DisplayName>PaddingData</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPaddingDataReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="EmbLIneCtrl18">
        <DisplayName>EmbLIneCtrl18</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pEmbLIneCtrl18Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TagData">
        <DisplayName>TagData</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTagDataReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GrpAct">
        <DisplayName>GrpAct</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGrpActReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FrameCntGrp0">
        <DisplayName>FrameCntGrp0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFrameCntGrp0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FrameCntGrp1">
        <DisplayName>FrameCntGrp1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFrameCntGrp1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FrameCntGrp2">
        <DisplayName>FrameCntGrp2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFrameCntGrp2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FrameCntGrp3">
        <DisplayName>FrameCntGrp3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFrameCntGrp3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="SramTest0">
        <DisplayName>SramTest0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pSramTest0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="SramTest1">
        <DisplayName>SramTest1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pSramTest1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GainLaunchCtrl">
        <DisplayName>GainLaunchCtrl</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGainLaunchCtrlReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAdr6">
        <DisplayName>GroupAdr6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAdr6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAdr7">
        <DisplayName>GroupAdr7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAdr7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAdr8">
        <DisplayName>GroupAdr8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAdr8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAdr9">
        <DisplayName>GroupAdr9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAdr9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupLen6">
        <DisplayName>GroupLen6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupLen6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupLen7">
        <DisplayName>GroupLen7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupLen7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupLen8">
        <DisplayName>GroupLen8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupLen8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupLen9">
        <DisplayName>GroupLen9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupLen9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TcGrpMaskFrms">
        <DisplayName>TcGrpMaskFrms</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTcGrpMaskFrmsReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAdr10">
        <DisplayName>GroupAdr10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAdr10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAdr11">
        <DisplayName>GroupAdr11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAdr11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAdr12">
        <DisplayName>GroupAdr12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAdr12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAdr13">
        <DisplayName>GroupAdr13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAdr13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAdr14">
        <DisplayName>GroupAdr14</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAdr14Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupAdr15">
        <DisplayName>GroupAdr15</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupAdr15Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Grp10Period">
        <DisplayName>Grp10Period</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGrp10PeriodReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Grp11Period">
        <DisplayName>Grp11Period</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGrp11PeriodReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Grp12Period">
        <DisplayName>Grp12Period</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGrp12PeriodReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Grp13Period">
        <DisplayName>Grp13Period</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGrp13PeriodReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Grp14Period">
        <DisplayName>Grp14Period</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGrp14PeriodReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Grp15Period">
        <DisplayName>Grp15Period</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGrp15PeriodReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupLen10">
        <DisplayName>GroupLen10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupLen10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupLen11">
        <DisplayName>GroupLen11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupLen11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupLen12">
        <DisplayName>GroupLen12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupLen12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupLen13">
        <DisplayName>GroupLen13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupLen13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupLen14">
        <DisplayName>GroupLen14</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupLen14Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="GroupLen15">
        <DisplayName>GroupLen15</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pGroupLen15Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkLCtrl0">
        <DisplayName>AecPkLCtrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkLCtrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkLCtrl1">
        <DisplayName>AecPkLCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkLCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkLCtrl2">
        <DisplayName>AecPkLCtrl2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkLCtrl2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkLCtrl3">
        <DisplayName>AecPkLCtrl3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkLCtrl3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkLCtrl4">
        <DisplayName>AecPkLCtrl4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkLCtrl4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkLCtrl6">
        <DisplayName>AecPkLCtrl6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkLCtrl6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkLCtrl7">
        <DisplayName>AecPkLCtrl7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkLCtrl7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkLCtrl8">
        <DisplayName>AecPkLCtrl8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkLCtrl8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkLCtrl9">
        <DisplayName>AecPkLCtrl9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkLCtrl9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkLCtrlE">
        <DisplayName>AecPkLCtrlE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkLCtrlEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkLCtrlF">
        <DisplayName>AecPkLCtrlF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkLCtrlFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkLCtrl10">
        <DisplayName>AecPkLCtrl10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkLCtrl10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkLCtrl11">
        <DisplayName>AecPkLCtrl11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkLCtrl11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkSCtrl0">
        <DisplayName>AecPkSCtrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkSCtrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkSCtrl1">
        <DisplayName>AecPkSCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkSCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkSCtrl2">
        <DisplayName>AecPkSCtrl2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkSCtrl2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkSCtrl3">
        <DisplayName>AecPkSCtrl3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkSCtrl3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkSCtrl4">
        <DisplayName>AecPkSCtrl4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkSCtrl4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkSCtrl6">
        <DisplayName>AecPkSCtrl6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkSCtrl6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkSCtrl7">
        <DisplayName>AecPkSCtrl7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkSCtrl7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkSCtrl8">
        <DisplayName>AecPkSCtrl8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkSCtrl8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecPkSCtrl9">
        <DisplayName>AecPkSCtrl9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecPkSCtrl9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl0">
        <DisplayName>AnaCtrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl1">
        <DisplayName>AnaCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl2">
        <DisplayName>AnaCtrl2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl3">
        <DisplayName>AnaCtrl3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl4">
        <DisplayName>AnaCtrl4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl5">
        <DisplayName>AnaCtrl5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl6">
        <DisplayName>AnaCtrl6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl7">
        <DisplayName>AnaCtrl7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl8">
        <DisplayName>AnaCtrl8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl9">
        <DisplayName>AnaCtrl9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrlA">
        <DisplayName>AnaCtrlA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrlAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrlF">
        <DisplayName>AnaCtrlF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrlFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl11">
        <DisplayName>AnaCtrl11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl12">
        <DisplayName>AnaCtrl12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BridgeCtrl31">
        <DisplayName>BridgeCtrl31</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBridgeCtrl31Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl32">
        <DisplayName>AnaCtrl32</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl32Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl33">
        <DisplayName>AnaCtrl33</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl33Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl34">
        <DisplayName>AnaCtrl34</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl34Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl35">
        <DisplayName>AnaCtrl35</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl35Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl36">
        <DisplayName>AnaCtrl36</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl36Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl37">
        <DisplayName>AnaCtrl37</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl37Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl60">
        <DisplayName>AnaCtrl60</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl60Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl61">
        <DisplayName>AnaCtrl61</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl61Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AnaCtrl62">
        <DisplayName>AnaCtrl62</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAnaCtrl62Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Async0">
        <DisplayName>Async0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsync0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Async1">
        <DisplayName>Async1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsync1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Async2">
        <DisplayName>Async2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsync2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Async3">
        <DisplayName>Async3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsync3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Async4">
        <DisplayName>Async4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsync4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Async5">
        <DisplayName>Async5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsync5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Async6">
        <DisplayName>Async6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsync6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Async7">
        <DisplayName>Async7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsync7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Async8">
        <DisplayName>Async8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsync8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Async9">
        <DisplayName>Async9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsync9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AsyncA">
        <DisplayName>AsyncA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsyncAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AsyncB">
        <DisplayName>AsyncB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsyncBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AsyncC">
        <DisplayName>AsyncC</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsyncCReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AsyncE">
        <DisplayName>AsyncE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsyncEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AsyncF">
        <DisplayName>AsyncF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsyncFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Async16">
        <DisplayName>Async16</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsync16Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Async17">
        <DisplayName>Async17</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsync17Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Async21">
        <DisplayName>Async21</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsync21Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Async22">
        <DisplayName>Async22</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsync22Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Async28">
        <DisplayName>Async28</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsync28Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Async37">
        <DisplayName>Async37</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAsync37Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl0">
        <DisplayName>TimgingCtrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl1">
        <DisplayName>TimgingCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl2">
        <DisplayName>TimgingCtrl2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl3">
        <DisplayName>TimgingCtrl3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl4">
        <DisplayName>TimgingCtrl4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl5">
        <DisplayName>TimgingCtrl5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl6">
        <DisplayName>TimgingCtrl6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl9">
        <DisplayName>TimgingCtrl9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrlA">
        <DisplayName>TimgingCtrlA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrlAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrlB">
        <DisplayName>TimgingCtrlB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrlBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrlC">
        <DisplayName>TimgingCtrlC</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrlCReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrlD">
        <DisplayName>TimgingCtrlD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrlDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrlE">
        <DisplayName>TimgingCtrlE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrlEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrlF">
        <DisplayName>TimgingCtrlF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrlFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl10">
        <DisplayName>TimgingCtrl10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl11">
        <DisplayName>TimgingCtrl11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl12">
        <DisplayName>TimgingCtrl12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl13">
        <DisplayName>TimgingCtrl13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl20">
        <DisplayName>TimgingCtrl20</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl20Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl21">
        <DisplayName>TimgingCtrl21</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl21Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl22">
        <DisplayName>TimgingCtrl22</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl22Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl23">
        <DisplayName>TimgingCtrl23</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl23Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl24">
        <DisplayName>TimgingCtrl24</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl24Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl25">
        <DisplayName>TimgingCtrl25</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl25Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl26">
        <DisplayName>TimgingCtrl26</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl26Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl27">
        <DisplayName>TimgingCtrl27</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl27Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl28">
        <DisplayName>TimgingCtrl28</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl28Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl29">
        <DisplayName>TimgingCtrl29</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl29Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl2A">
        <DisplayName>TimgingCtrl2A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl2AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl2B">
        <DisplayName>TimgingCtrl2B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl2BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl2C">
        <DisplayName>TimgingCtrl2C</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl2CReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl2D">
        <DisplayName>TimgingCtrl2D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl2DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl2E">
        <DisplayName>TimgingCtrl2E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl2EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl2F">
        <DisplayName>TimgingCtrl2F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl2FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl30">
        <DisplayName>TimgingCtrl30</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl30Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl31">
        <DisplayName>TimgingCtrl31</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl31Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl32">
        <DisplayName>TimgingCtrl32</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl32Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl33">
        <DisplayName>TimgingCtrl33</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl33Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl34">
        <DisplayName>TimgingCtrl34</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl34Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl35">
        <DisplayName>TimgingCtrl35</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl35Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl36">
        <DisplayName>TimgingCtrl36</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl36Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl37">
        <DisplayName>TimgingCtrl37</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl37Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl51">
        <DisplayName>TimgingCtrl51</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl51Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl52">
        <DisplayName>TimgingCtrl52</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl52Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl53">
        <DisplayName>TimgingCtrl53</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl53Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl54">
        <DisplayName>TimgingCtrl54</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl54Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl55">
        <DisplayName>TimgingCtrl55</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl55Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TimgingCtrl56">
        <DisplayName>TimgingCtrl56</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTimgingCtrl56Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm0Ctrl0">
        <DisplayName>Pwm0Ctrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm0Ctrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm0Ctrl1">
        <DisplayName>Pwm0Ctrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm0Ctrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm0CtrlD">
        <DisplayName>Pwm0CtrlD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm0CtrlDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm0CtrlE">
        <DisplayName>Pwm0CtrlE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm0CtrlEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm0CtrlF">
        <DisplayName>Pwm0CtrlF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm0CtrlFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm0Ctrl10">
        <DisplayName>Pwm0Ctrl10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm0Ctrl10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm0Ctrl11">
        <DisplayName>Pwm0Ctrl11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm0Ctrl11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm0Ctrl12">
        <DisplayName>Pwm0Ctrl12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm0Ctrl12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm0Ctrl13">
        <DisplayName>Pwm0Ctrl13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm0Ctrl13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm0Ctrl14">
        <DisplayName>Pwm0Ctrl14</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm0Ctrl14Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm0Ctrl15">
        <DisplayName>Pwm0Ctrl15</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm0Ctrl15Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm0Ctrl16">
        <DisplayName>Pwm0Ctrl16</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm0Ctrl16Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm1Ctrl0">
        <DisplayName>Pwm1Ctrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm1Ctrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm1Ctrl1">
        <DisplayName>Pwm1Ctrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm1Ctrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm1CtrlD">
        <DisplayName>Pwm1CtrlD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm1CtrlDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm1CtrlE">
        <DisplayName>Pwm1CtrlE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm1CtrlEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm1CtrlF">
        <DisplayName>Pwm1CtrlF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm1CtrlFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm1Ctrl10">
        <DisplayName>Pwm1Ctrl10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm1Ctrl10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm1Ctrl11">
        <DisplayName>Pwm1Ctrl11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm1Ctrl11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm1Ctrl12">
        <DisplayName>Pwm1Ctrl12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm1Ctrl12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm1Ctrl13">
        <DisplayName>Pwm1Ctrl13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm1Ctrl13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm1Ctrl14">
        <DisplayName>Pwm1Ctrl14</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm1Ctrl14Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm1Ctrl15">
        <DisplayName>Pwm1Ctrl15</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm1Ctrl15Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Pwm1Ctrl16">
        <DisplayName>Pwm1Ctrl16</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPwm1Ctrl16Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl0">
        <DisplayName>AecAgcLCtrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl1">
        <DisplayName>AecAgcLCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl2">
        <DisplayName>AecAgcLCtrl2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl3">
        <DisplayName>AecAgcLCtrl3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl5">
        <DisplayName>AecAgcLCtrl5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl6">
        <DisplayName>AecAgcLCtrl6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl7">
        <DisplayName>AecAgcLCtrl7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl8">
        <DisplayName>AecAgcLCtrl8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl9">
        <DisplayName>AecAgcLCtrl9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrlA">
        <DisplayName>AecAgcLCtrlA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrlAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrlB">
        <DisplayName>AecAgcLCtrlB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrlBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrlD">
        <DisplayName>AecAgcLCtrlD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrlDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrlE">
        <DisplayName>AecAgcLCtrlE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrlEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrlF">
        <DisplayName>AecAgcLCtrlF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrlFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl10">
        <DisplayName>AecAgcLCtrl10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl11">
        <DisplayName>AecAgcLCtrl11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl12">
        <DisplayName>AecAgcLCtrl12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl13">
        <DisplayName>AecAgcLCtrl13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl14">
        <DisplayName>AecAgcLCtrl14</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl14Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl15">
        <DisplayName>AecAgcLCtrl15</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl15Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl18">
        <DisplayName>AecAgcLCtrl18</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl18Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl19">
        <DisplayName>AecAgcLCtrl19</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl19Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl1B">
        <DisplayName>AecAgcLCtrl1B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl1BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl1E">
        <DisplayName>AecAgcLCtrl1E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl1EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcLCtrl1F">
        <DisplayName>AecAgcLCtrl1F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcLCtrl1FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AverageL">
        <DisplayName>AverageL</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAverageLReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Max1FrameL15To8">
        <DisplayName>Max1FrameL15To8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pMax1FrameL15To8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Max1FrameL7To0">
        <DisplayName>Max1FrameL7To0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pMax1FrameL7To0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl0">
        <DisplayName>AecAgcSCtrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl1">
        <DisplayName>AecAgcSCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl2">
        <DisplayName>AecAgcSCtrl2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl3">
        <DisplayName>AecAgcSCtrl3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl5">
        <DisplayName>AecAgcSCtrl5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl6">
        <DisplayName>AecAgcSCtrl6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl7">
        <DisplayName>AecAgcSCtrl7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl8">
        <DisplayName>AecAgcSCtrl8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl9">
        <DisplayName>AecAgcSCtrl9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrlA">
        <DisplayName>AecAgcSCtrlA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrlAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrlB">
        <DisplayName>AecAgcSCtrlB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrlBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrlD">
        <DisplayName>AecAgcSCtrlD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrlDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrlE">
        <DisplayName>AecAgcSCtrlE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrlEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrlF">
        <DisplayName>AecAgcSCtrlF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrlFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl10">
        <DisplayName>AecAgcSCtrl10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl11">
        <DisplayName>AecAgcSCtrl11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl12">
        <DisplayName>AecAgcSCtrl12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl14">
        <DisplayName>AecAgcSCtrl14</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl14Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl15">
        <DisplayName>AecAgcSCtrl15</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl15Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl18">
        <DisplayName>AecAgcSCtrl18</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl18Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl19">
        <DisplayName>AecAgcSCtrl19</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl19Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl1B">
        <DisplayName>AecAgcSCtrl1B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl1BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl1E">
        <DisplayName>AecAgcSCtrl1E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl1EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl1F">
        <DisplayName>AecAgcSCtrl1F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl1FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecAgcSCtrl52">
        <DisplayName>AecAgcSCtrl52</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecAgcSCtrl52Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Max1FrameS15To8">
        <DisplayName>Max1FrameS15To8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pMax1FrameS15To8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Max1FrameS7To0">
        <DisplayName>Max1FrameS7To0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pMax1FrameS7To0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PgmCtrl">
        <DisplayName>PgmCtrl</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPgmCtrlReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="LoadCtrl">
        <DisplayName>LoadCtrl</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pLoadCtrlReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PgmPulse">
        <DisplayName>PgmPulse</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPgmPulseReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="LoadPulse">
        <DisplayName>LoadPulse</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pLoadPulseReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ModeCtrl">
        <DisplayName>ModeCtrl</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pModeCtrlReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="OtpScCtrl5">
        <DisplayName>OtpScCtrl5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pOtpScCtrl5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="SramTestSig">
        <DisplayName>SramTestSig</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pSramTestSigReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Ps2Cs">
        <DisplayName>Ps2Cs</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPs2CsReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ErrAdrH">
        <DisplayName>ErrAdrH</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pErrAdrHReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ErrAdrL">
        <DisplayName>ErrAdrL</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pErrAdrLReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BaseAdrH">
        <DisplayName>BaseAdrH</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBaseAdrHReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BaseAdrL">
        <DisplayName>BaseAdrL</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBaseAdrLReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrl0">
        <DisplayName>FsinCtrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrl1">
        <DisplayName>FsinCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrl2">
        <DisplayName>FsinCtrl2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrl2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrl3">
        <DisplayName>FsinCtrl3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrl3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrl4">
        <DisplayName>FsinCtrl4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrl4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrl5">
        <DisplayName>FsinCtrl5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrl5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrl6">
        <DisplayName>FsinCtrl6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrl6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrl7">
        <DisplayName>FsinCtrl7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrl7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrl8">
        <DisplayName>FsinCtrl8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrl8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrl9">
        <DisplayName>FsinCtrl9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrl9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrlA">
        <DisplayName>FsinCtrlA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrlAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrlB">
        <DisplayName>FsinCtrlB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrlBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrlC">
        <DisplayName>FsinCtrlC</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrlCReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrlD">
        <DisplayName>FsinCtrlD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrlDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrlE">
        <DisplayName>FsinCtrlE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrlEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrl10">
        <DisplayName>FsinCtrl10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrl10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrl11">
        <DisplayName>FsinCtrl11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrl11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrl12">
        <DisplayName>FsinCtrl12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrl12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrl13">
        <DisplayName>FsinCtrl13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrl13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FsinCtrl14">
        <DisplayName>FsinCtrl14</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFsinCtrl14Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl0">
        <DisplayName>BlcCtrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl1">
        <DisplayName>BlcCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl2">
        <DisplayName>BlcCtrl2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl3">
        <DisplayName>BlcCtrl3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl4">
        <DisplayName>BlcCtrl4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl5">
        <DisplayName>BlcCtrl5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl6">
        <DisplayName>BlcCtrl6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl7">
        <DisplayName>BlcCtrl7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl8">
        <DisplayName>BlcCtrl8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl9">
        <DisplayName>BlcCtrl9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrlA">
        <DisplayName>BlcCtrlA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrlAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrlB">
        <DisplayName>BlcCtrlB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrlBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrlC">
        <DisplayName>BlcCtrlC</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrlCReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrlD">
        <DisplayName>BlcCtrlD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrlDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrlE">
        <DisplayName>BlcCtrlE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrlEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrlF">
        <DisplayName>BlcCtrlF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrlFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl10">
        <DisplayName>BlcCtrl10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl11">
        <DisplayName>BlcCtrl11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl12">
        <DisplayName>BlcCtrl12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl13">
        <DisplayName>BlcCtrl13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl14">
        <DisplayName>BlcCtrl14</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl14Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl15">
        <DisplayName>BlcCtrl15</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl15Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl16">
        <DisplayName>BlcCtrl16</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl16Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl17">
        <DisplayName>BlcCtrl17</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl17Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl20">
        <DisplayName>BlcCtrl20</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl20Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl21">
        <DisplayName>BlcCtrl21</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl21Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl22">
        <DisplayName>BlcCtrl22</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl22Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl23">
        <DisplayName>BlcCtrl23</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl23Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl24">
        <DisplayName>BlcCtrl24</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl24Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl25">
        <DisplayName>BlcCtrl25</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl25Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl26">
        <DisplayName>BlcCtrl26</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl26Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl27">
        <DisplayName>BlcCtrl27</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl27Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl28">
        <DisplayName>BlcCtrl28</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl28Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl29">
        <DisplayName>BlcCtrl29</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl29Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl2A">
        <DisplayName>BlcCtrl2A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl2AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl2B">
        <DisplayName>BlcCtrl2B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl2BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl2C">
        <DisplayName>BlcCtrl2C</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl2CReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl2D">
        <DisplayName>BlcCtrl2D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl2DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl2E">
        <DisplayName>BlcCtrl2E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl2EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl2F">
        <DisplayName>BlcCtrl2F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl2FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl30">
        <DisplayName>BlcCtrl30</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl30Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl31">
        <DisplayName>BlcCtrl31</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl31Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl32">
        <DisplayName>BlcCtrl32</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl32Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl33">
        <DisplayName>BlcCtrl33</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl33Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl34">
        <DisplayName>BlcCtrl34</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl34Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl35">
        <DisplayName>BlcCtrl35</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl35Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl36">
        <DisplayName>BlcCtrl36</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl36Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl37">
        <DisplayName>BlcCtrl37</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl37Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl38">
        <DisplayName>BlcCtrl38</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl38Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl39">
        <DisplayName>BlcCtrl39</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl39Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl3A">
        <DisplayName>BlcCtrl3A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl3AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl3B">
        <DisplayName>BlcCtrl3B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl3BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl3C">
        <DisplayName>BlcCtrl3C</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl3CReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl3D">
        <DisplayName>BlcCtrl3D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl3DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl3E">
        <DisplayName>BlcCtrl3E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl3EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl3F">
        <DisplayName>BlcCtrl3F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl3FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl40">
        <DisplayName>BlcCtrl40</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl40Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcCtrl41">
        <DisplayName>BlcCtrl41</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcCtrl41Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcOffset50">
        <DisplayName>BlcOffset50</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcOffset50Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcOffset51">
        <DisplayName>BlcOffset51</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcOffset51Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcOffset52">
        <DisplayName>BlcOffset52</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcOffset52Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcOffset53">
        <DisplayName>BlcOffset53</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcOffset53Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcOffset54">
        <DisplayName>BlcOffset54</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcOffset54Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcOffset55">
        <DisplayName>BlcOffset55</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcOffset55Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcOffset56">
        <DisplayName>BlcOffset56</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcOffset56Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcOffset57">
        <DisplayName>BlcOffset57</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcOffset57Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcOffset58">
        <DisplayName>BlcOffset58</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcOffset58Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcOffset59">
        <DisplayName>BlcOffset59</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcOffset59Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcOffset5A">
        <DisplayName>BlcOffset5A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcOffset5AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcOffset5B">
        <DisplayName>BlcOffset5B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcOffset5BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcOffset5C">
        <DisplayName>BlcOffset5C</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcOffset5CReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcOffset5D">
        <DisplayName>BlcOffset5D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcOffset5DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcOffset5E">
        <DisplayName>BlcOffset5E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcOffset5EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcOffset5F">
        <DisplayName>BlcOffset5F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcOffset5FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcZOffset60">
        <DisplayName>BlcZOffset60</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcZOffset60Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcZOffset61">
        <DisplayName>BlcZOffset61</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcZOffset61Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcZOffset62">
        <DisplayName>BlcZOffset62</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcZOffset62Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcZOffset63">
        <DisplayName>BlcZOffset63</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcZOffset63Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcZOffset64">
        <DisplayName>BlcZOffset64</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcZOffset64Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcZOffset65">
        <DisplayName>BlcZOffset65</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcZOffset65Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcZOffset66">
        <DisplayName>BlcZOffset66</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcZOffset66Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcZOffset67">
        <DisplayName>BlcZOffset67</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcZOffset67Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcZOffset68">
        <DisplayName>BlcZOffset68</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcZOffset68Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcZOffset69">
        <DisplayName>BlcZOffset69</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcZOffset69Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcZOffset6A">
        <DisplayName>BlcZOffset6A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcZOffset6AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcZOffset6B">
        <DisplayName>BlcZOffset6B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcZOffset6BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcZOffset6C">
        <DisplayName>BlcZOffset6C</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcZOffset6CReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcZOffset6D">
        <DisplayName>BlcZOffset6D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcZOffset6DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcZOffset6E">
        <DisplayName>BlcZOffset6E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcZOffset6EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BlcZOffset6F">
        <DisplayName>BlcZOffset6F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBlcZOffset6FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl0">
        <DisplayName>BistCtrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl1">
        <DisplayName>BistCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl2">
        <DisplayName>BistCtrl2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl3">
        <DisplayName>BistCtrl3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl4">
        <DisplayName>BistCtrl4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl5">
        <DisplayName>BistCtrl5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl6">
        <DisplayName>BistCtrl6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl7">
        <DisplayName>BistCtrl7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl8">
        <DisplayName>BistCtrl8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl9">
        <DisplayName>BistCtrl9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrlA">
        <DisplayName>BistCtrlA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrlAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrlB">
        <DisplayName>BistCtrlB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrlBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrlC">
        <DisplayName>BistCtrlC</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrlCReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl15">
        <DisplayName>BistCtrl15</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl15Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl16">
        <DisplayName>BistCtrl16</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl16Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl17">
        <DisplayName>BistCtrl17</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl17Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl18">
        <DisplayName>BistCtrl18</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl18Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl19">
        <DisplayName>BistCtrl19</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl19Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl1A">
        <DisplayName>BistCtrl1A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl1AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl1B">
        <DisplayName>BistCtrl1B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl1BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl1C">
        <DisplayName>BistCtrl1C</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl1CReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl1D">
        <DisplayName>BistCtrl1D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl1DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl1E">
        <DisplayName>BistCtrl1E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl1EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BistCtrl1F">
        <DisplayName>BistCtrl1F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBistCtrl1FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FrameCtrl0">
        <DisplayName>FrameCtrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFrameCtrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FrameOnNumber0">
        <DisplayName>FrameOnNumber0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFrameOnNumber0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FrameOffNumber0">
        <DisplayName>FrameOffNumber0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFrameOffNumber0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FrameCtrl1">
        <DisplayName>FrameCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFrameCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FrameOnNumber1">
        <DisplayName>FrameOnNumber1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFrameOnNumber1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FrameOffNumber1">
        <DisplayName>FrameOffNumber1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFrameOffNumber1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="VFifoCtrl0">
        <DisplayName>VFifoCtrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pVFifoCtrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="VFifoCtrl1">
        <DisplayName>VFifoCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pVFifoCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="VFifoCtrl4">
        <DisplayName>VFifoCtrl4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pVFifoCtrl4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="VFifoCtrl5">
        <DisplayName>VFifoCtrl5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pVFifoCtrl5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ModeSelect">
        <DisplayName>ModeSelect</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pModeSelectReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="VSyncOutSel">
        <DisplayName>VSyncOutSel</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pVSyncOutSelReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="PolarityCtrl">
        <DisplayName>PolarityCtrl</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pPolarityCtrlReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="BitTestOrder">
        <DisplayName>BitTestOrder</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pBitTestOrderReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="ReadCtrl">
        <DisplayName>ReadCtrl</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pReadCtrlReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DvpD">
        <DisplayName>DvpD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDvpDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DvpE">
        <DisplayName>DvpE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDvpEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="MipiCtrlE">
        <DisplayName>MipiCtrlE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pMipiCtrlEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="MipiCtrl13">
        <DisplayName>MipiCtrl13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pMipiCtrl13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl1">
        <DisplayName>FourWireCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl2">
        <DisplayName>FourWireCtrl2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl3">
        <DisplayName>FourWireCtrl3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl4">
        <DisplayName>FourWireCtrl4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl5">
        <DisplayName>FourWireCtrl5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl6">
        <DisplayName>FourWireCtrl6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl7">
        <DisplayName>FourWireCtrl7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl8">
        <DisplayName>FourWireCtrl8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl9">
        <DisplayName>FourWireCtrl9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl0A">
        <DisplayName>FourWireCtrl0A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl0AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl0B">
        <DisplayName>FourWireCtrl0B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl0BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl0C">
        <DisplayName>FourWireCtrl0C</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl0CReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl0D">
        <DisplayName>FourWireCtrl0D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl0DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl0E">
        <DisplayName>FourWireCtrl0E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl0EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl0F">
        <DisplayName>FourWireCtrl0F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl0FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl10">
        <DisplayName>FourWireCtrl10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl11">
        <DisplayName>FourWireCtrl11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl12">
        <DisplayName>FourWireCtrl12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl13">
        <DisplayName>FourWireCtrl13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl14">
        <DisplayName>FourWireCtrl14</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl14Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl15">
        <DisplayName>FourWireCtrl15</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl15Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl16">
        <DisplayName>FourWireCtrl16</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl16Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl17">
        <DisplayName>FourWireCtrl17</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl17Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl18">
        <DisplayName>FourWireCtrl18</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl18Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl19">
        <DisplayName>FourWireCtrl19</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl19Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl1A">
        <DisplayName>FourWireCtrl1A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl1AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl1B">
        <DisplayName>FourWireCtrl1B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl1BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl1C">
        <DisplayName>FourWireCtrl1C</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl1CReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl1D">
        <DisplayName>FourWireCtrl1D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl1DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl1E">
        <DisplayName>FourWireCtrl1E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl1EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl1F">
        <DisplayName>FourWireCtrl1F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl1FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl20">
        <DisplayName>FourWireCtrl20</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl20Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl21">
        <DisplayName>FourWireCtrl21</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl21Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl22">
        <DisplayName>FourWireCtrl22</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl22Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl23">
        <DisplayName>FourWireCtrl23</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl23Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl24">
        <DisplayName>FourWireCtrl24</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl24Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl25">
        <DisplayName>FourWireCtrl25</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl25Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl26">
        <DisplayName>FourWireCtrl26</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl26Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl27">
        <DisplayName>FourWireCtrl27</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl27Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl28">
        <DisplayName>FourWireCtrl28</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl28Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl29">
        <DisplayName>FourWireCtrl29</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl29Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl2A">
        <DisplayName>FourWireCtrl2A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl2AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl2B">
        <DisplayName>FourWireCtrl2B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl2BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl2C">
        <DisplayName>FourWireCtrl2C</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl2CReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl2D">
        <DisplayName>FourWireCtrl2D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl2DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl2E">
        <DisplayName>FourWireCtrl2E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl2EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl2F">
        <DisplayName>FourWireCtrl2F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl2FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl30">
        <DisplayName>FourWireCtrl30</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl30Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl31">
        <DisplayName>FourWireCtrl31</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl31Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl32">
        <DisplayName>FourWireCtrl32</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl32Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl33">
        <DisplayName>FourWireCtrl33</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl33Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl34">
        <DisplayName>FourWireCtrl34</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl34Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl35">
        <DisplayName>FourWireCtrl35</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl35Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl36">
        <DisplayName>FourWireCtrl36</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl36Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl37">
        <DisplayName>FourWireCtrl37</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl37Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl3D">
        <DisplayName>FourWireCtrl3D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl3DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl3E">
        <DisplayName>FourWireCtrl3E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl3EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl3F">
        <DisplayName>FourWireCtrl3F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl3FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl40">
        <DisplayName>FourWireCtrl40</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl40Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl41">
        <DisplayName>FourWireCtrl41</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl41Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl42">
        <DisplayName>FourWireCtrl42</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl42Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl43">
        <DisplayName>FourWireCtrl43</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl43Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl44">
        <DisplayName>FourWireCtrl44</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl44Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl45">
        <DisplayName>FourWireCtrl45</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl45Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl46">
        <DisplayName>FourWireCtrl46</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl46Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl47">
        <DisplayName>FourWireCtrl47</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl47Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl48">
        <DisplayName>FourWireCtrl48</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl48Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl49">
        <DisplayName>FourWireCtrl49</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl49Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl4F">
        <DisplayName>FourWireCtrl4F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl4FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl50">
        <DisplayName>FourWireCtrl50</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl50Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl51">
        <DisplayName>FourWireCtrl51</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl51Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl52">
        <DisplayName>FourWireCtrl52</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl52Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl53">
        <DisplayName>FourWireCtrl53</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl53Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl54">
        <DisplayName>FourWireCtrl54</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl54Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl55">
        <DisplayName>FourWireCtrl55</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl55Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl56">
        <DisplayName>FourWireCtrl56</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl56Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl57">
        <DisplayName>FourWireCtrl57</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl57Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl58">
        <DisplayName>FourWireCtrl58</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl58Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl59">
        <DisplayName>FourWireCtrl59</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl59Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl5A">
        <DisplayName>FourWireCtrl5A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl5AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl5B">
        <DisplayName>FourWireCtrl5B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl5BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl5C">
        <DisplayName>FourWireCtrl5C</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl5CReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl5D">
        <DisplayName>FourWireCtrl5D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl5DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl5E">
        <DisplayName>FourWireCtrl5E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl5EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl5F">
        <DisplayName>FourWireCtrl5F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl5FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl60">
        <DisplayName>FourWireCtrl60</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl60Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl61">
        <DisplayName>FourWireCtrl61</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl61Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl62">
        <DisplayName>FourWireCtrl62</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl62Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl6F">
        <DisplayName>FourWireCtrl6F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl6FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl70">
        <DisplayName>FourWireCtrl70</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl70Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWireCtrl71">
        <DisplayName>FourWireCtrl71</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWireCtrl71Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl0">
        <DisplayName>FourWirePhyCtrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl1">
        <DisplayName>FourWirePhyCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl2">
        <DisplayName>FourWirePhyCtrl2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl3">
        <DisplayName>FourWirePhyCtrl3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl4">
        <DisplayName>FourWirePhyCtrl4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl5">
        <DisplayName>FourWirePhyCtrl5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl6">
        <DisplayName>FourWirePhyCtrl6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl7">
        <DisplayName>FourWirePhyCtrl7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl8">
        <DisplayName>FourWirePhyCtrl8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl9">
        <DisplayName>FourWirePhyCtrl9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrlA">
        <DisplayName>FourWirePhyCtrlA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrlAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrlB">
        <DisplayName>FourWirePhyCtrlB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrlBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrlC">
        <DisplayName>FourWirePhyCtrlC</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrlCReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrlD">
        <DisplayName>FourWirePhyCtrlD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrlDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrlE">
        <DisplayName>FourWirePhyCtrlE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrlEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrlF">
        <DisplayName>FourWirePhyCtrlF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrlFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl10">
        <DisplayName>FourWirePhyCtrl10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl11">
        <DisplayName>FourWirePhyCtrl11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl12">
        <DisplayName>FourWirePhyCtrl12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl13">
        <DisplayName>FourWirePhyCtrl13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl14">
        <DisplayName>FourWirePhyCtrl14</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl14Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl15">
        <DisplayName>FourWirePhyCtrl15</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl15Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl16">
        <DisplayName>FourWirePhyCtrl16</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl16Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="FourWirePhyCtrl17">
        <DisplayName>FourWirePhyCtrl17</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pFourWirePhyCtrl17Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrl0">
        <DisplayName>TxFourWireCtrl0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrl0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrl1">
        <DisplayName>TxFourWireCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrl2">
        <DisplayName>TxFourWireCtrl2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrl2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrl3">
        <DisplayName>TxFourWireCtrl3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrl3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrl4">
        <DisplayName>TxFourWireCtrl4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrl4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrl5">
        <DisplayName>TxFourWireCtrl5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrl5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrl6">
        <DisplayName>TxFourWireCtrl6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrl6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrl7">
        <DisplayName>TxFourWireCtrl7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrl7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrl8">
        <DisplayName>TxFourWireCtrl8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrl8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrl9">
        <DisplayName>TxFourWireCtrl9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrl9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrlA">
        <DisplayName>TxFourWireCtrlA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrlAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrlB">
        <DisplayName>TxFourWireCtrlB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrlBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrlC">
        <DisplayName>TxFourWireCtrlC</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrlCReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrlD">
        <DisplayName>TxFourWireCtrlD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrlDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrlE">
        <DisplayName>TxFourWireCtrlE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrlEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrlF">
        <DisplayName>TxFourWireCtrlF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrlFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrl10">
        <DisplayName>TxFourWireCtrl10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrl10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="TxFourWireCtrl11">
        <DisplayName>TxFourWireCtrl11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pTxFourWireCtrl11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DelaySExpo">
        <DisplayName>DelaySExpo</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDelaySExpoReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="IspCtrl1">
        <DisplayName>IspCtrl1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIspCtrl1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="IspCtrl2">
        <DisplayName>IspCtrl2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIspCtrl2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="KCoefH">
        <DisplayName>KCoefH</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pKCoefHReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="KCoefL">
        <DisplayName>KCoefL</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pKCoefLReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AecScale">
        <DisplayName>AecScale</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAecScaleReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="MaxExpoL">
        <DisplayName>MaxExpoL</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pMaxExpoLReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="MaxExpoH">
        <DisplayName>MaxExpoH</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pMaxExpoHReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="IspCtrl12">
        <DisplayName>IspCtrl12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIspCtrl12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="IspCtrl13">
        <DisplayName>IspCtrl13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIspCtrl13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp0">
        <DisplayName>Isp0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp4">
        <DisplayName>Isp4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp5">
        <DisplayName>Isp5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp8">
        <DisplayName>Isp8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp9">
        <DisplayName>Isp9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="IspC">
        <DisplayName>IspC</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIspCReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="IspD">
        <DisplayName>IspD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIspDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="IspE">
        <DisplayName>IspE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIspEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="IspF">
        <DisplayName>IspF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIspFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp10">
        <DisplayName>Isp10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp11">
        <DisplayName>Isp11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp12">
        <DisplayName>Isp12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp13">
        <DisplayName>Isp13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp14">
        <DisplayName>Isp14</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp14Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp15">
        <DisplayName>Isp15</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp15Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp16">
        <DisplayName>Isp16</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp16Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp17">
        <DisplayName>Isp17</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp17Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp18">
        <DisplayName>Isp18</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp18Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp19">
        <DisplayName>Isp19</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp19Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp1A">
        <DisplayName>Isp1A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp1AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp1B">
        <DisplayName>Isp1B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp1BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp1C">
        <DisplayName>Isp1C</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp1CReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp1D">
        <DisplayName>Isp1D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp1DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp1E">
        <DisplayName>Isp1E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp1EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp1F">
        <DisplayName>Isp1F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp1FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp20">
        <DisplayName>Isp20</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp20Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp21">
        <DisplayName>Isp21</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp21Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp22">
        <DisplayName>Isp22</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp22Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp23">
        <DisplayName>Isp23</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp23Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp24">
        <DisplayName>Isp24</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp24Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp25">
        <DisplayName>Isp25</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp25Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp26">
        <DisplayName>Isp26</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp26Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp27">
        <DisplayName>Isp27</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp27Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp28">
        <DisplayName>Isp28</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp28Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp29">
        <DisplayName>Isp29</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp29Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp2A">
        <DisplayName>Isp2A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp2AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp2B">
        <DisplayName>Isp2B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp2BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp2C">
        <DisplayName>Isp2C</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp2CReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp2D">
        <DisplayName>Isp2D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp2DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp30">
        <DisplayName>Isp30</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp30Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp31">
        <DisplayName>Isp31</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp31Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp32">
        <DisplayName>Isp32</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp32Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp33">
        <DisplayName>Isp33</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp33Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp34">
        <DisplayName>Isp34</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp34Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp35">
        <DisplayName>Isp35</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp35Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp36">
        <DisplayName>Isp36</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp36Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp37">
        <DisplayName>Isp37</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp37Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp38">
        <DisplayName>Isp38</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp38Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp39">
        <DisplayName>Isp39</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp39Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp3A">
        <DisplayName>Isp3A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp3AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp3B">
        <DisplayName>Isp3B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp3BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp3C">
        <DisplayName>Isp3C</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp3CReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp3D">
        <DisplayName>Isp3D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp3DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp3E">
        <DisplayName>Isp3E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp3EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp3F">
        <DisplayName>Isp3F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp3FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp40">
        <DisplayName>Isp40</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp40Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp41">
        <DisplayName>Isp41</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp41Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp42">
        <DisplayName>Isp42</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp42Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp43">
        <DisplayName>Isp43</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp43Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp44">
        <DisplayName>Isp44</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp44Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp45">
        <DisplayName>Isp45</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp45Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp46">
        <DisplayName>Isp46</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp46Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp47">
        <DisplayName>Isp47</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp47Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp48">
        <DisplayName>Isp48</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp48Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp49">
        <DisplayName>Isp49</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp49Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp4A">
        <DisplayName>Isp4A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp4AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp4B">
        <DisplayName>Isp4B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp4BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp4C">
        <DisplayName>Isp4C</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp4CReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp4D">
        <DisplayName>Isp4D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp4DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp4E">
        <DisplayName>Isp4E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp4EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp4F">
        <DisplayName>Isp4F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp4FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp50">
        <DisplayName>Isp50</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp50Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp51">
        <DisplayName>Isp51</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp51Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp52">
        <DisplayName>Isp52</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp52Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp53">
        <DisplayName>Isp53</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp53Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp54">
        <DisplayName>Isp54</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp54Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp55">
        <DisplayName>Isp55</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp55Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp56">
        <DisplayName>Isp56</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp56Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp57">
        <DisplayName>Isp57</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp57Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp58">
        <DisplayName>Isp58</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp58Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp59">
        <DisplayName>Isp59</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp59Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp5A">
        <DisplayName>Isp5A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp5AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp5B">
        <DisplayName>Isp5B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp5BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp5C">
        <DisplayName>Isp5C</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp5CReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp5D">
        <DisplayName>Isp5D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp5DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp5E">
        <DisplayName>Isp5E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp5EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp5F">
        <DisplayName>Isp5F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp5FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp60">
        <DisplayName>Isp60</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp60Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp61">
        <DisplayName>Isp61</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp61Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp62">
        <DisplayName>Isp62</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp62Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp63">
        <DisplayName>Isp63</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp63Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp64">
        <DisplayName>Isp64</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp64Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp65">
        <DisplayName>Isp65</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp65Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp66">
        <DisplayName>Isp66</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp66Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp67">
        <DisplayName>Isp67</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp67Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp68">
        <DisplayName>Isp68</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp68Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp69">
        <DisplayName>Isp69</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp69Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp6A">
        <DisplayName>Isp6A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp6AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp6B">
        <DisplayName>Isp6B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp6BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp6C">
        <DisplayName>Isp6C</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp6CReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp6D">
        <DisplayName>Isp6D</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp6DReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp6E">
        <DisplayName>Isp6E</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp6EReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp6F">
        <DisplayName>Isp6F</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp6FReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp70">
        <DisplayName>Isp70</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp70Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp71">
        <DisplayName>Isp71</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp71Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp72">
        <DisplayName>Isp72</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp72Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp73">
        <DisplayName>Isp73</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp73Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp74">
        <DisplayName>Isp74</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp74Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp75">
        <DisplayName>Isp75</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp75Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp76">
        <DisplayName>Isp76</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp76Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp77">
        <DisplayName>Isp77</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp77Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp78">
        <DisplayName>Isp78</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp78Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp79">
        <DisplayName>Isp79</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp79Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp7A">
        <DisplayName>Isp7A</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp7AReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Isp7B">
        <DisplayName>Isp7B</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pIsp7BReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawbinL0">
        <DisplayName>RawbinL0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawbinL0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawbinL1">
        <DisplayName>RawbinL1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawbinL1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawbinL2">
        <DisplayName>RawbinL2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawbinL2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawbinL3">
        <DisplayName>RawbinL3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawbinL3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawbinL4">
        <DisplayName>RawbinL4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawbinL4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawbinL5">
        <DisplayName>RawbinL5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawbinL5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawbinL6">
        <DisplayName>RawbinL6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawbinL6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawbinL7">
        <DisplayName>RawbinL7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawbinL7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawbinL8">
        <DisplayName>RawbinL8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawbinL8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawbinL9">
        <DisplayName>RawbinL9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawbinL9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawbinLA">
        <DisplayName>RawbinLA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawbinLAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawbinLB">
        <DisplayName>RawbinLB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawbinLBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="Lenc9">
        <DisplayName>Lenc9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pLenc9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="LencA">
        <DisplayName>LencA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pLencAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="LencB">
        <DisplayName>LencB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pLencBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="LencC">
        <DisplayName>LencC</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pLencCReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="LencD">
        <DisplayName>LencD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pLencDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL0">
        <DisplayName>AwbL0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL1">
        <DisplayName>AwbL1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL2">
        <DisplayName>AwbL2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL3">
        <DisplayName>AwbL3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL4">
        <DisplayName>AwbL4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL5">
        <DisplayName>AwbL5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL6">
        <DisplayName>AwbL6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL7">
        <DisplayName>AwbL7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL8">
        <DisplayName>AwbL8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL9">
        <DisplayName>AwbL9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbLA">
        <DisplayName>AwbLA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbLAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbLB">
        <DisplayName>AwbLB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbLBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbLC">
        <DisplayName>AwbLC</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbLCReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbLD">
        <DisplayName>AwbLD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbLDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbLE">
        <DisplayName>AwbLE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbLEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbLF">
        <DisplayName>AwbLF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbLFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL10">
        <DisplayName>AwbL10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL11">
        <DisplayName>AwbL11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL12">
        <DisplayName>AwbL12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL13">
        <DisplayName>AwbL13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL14">
        <DisplayName>AwbL14</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL14Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL15">
        <DisplayName>AwbL15</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL15Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL16">
        <DisplayName>AwbL16</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL16Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbL17">
        <DisplayName>AwbL17</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbL17Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL0">
        <DisplayName>DpcL0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL1">
        <DisplayName>DpcL1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL2">
        <DisplayName>DpcL2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL3">
        <DisplayName>DpcL3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL4">
        <DisplayName>DpcL4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL5">
        <DisplayName>DpcL5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL6">
        <DisplayName>DpcL6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL7">
        <DisplayName>DpcL7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL8">
        <DisplayName>DpcL8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL9">
        <DisplayName>DpcL9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcLA">
        <DisplayName>DpcLA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcLAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcLB">
        <DisplayName>DpcLB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcLBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcLC">
        <DisplayName>DpcLC</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcLCReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcLD">
        <DisplayName>DpcLD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcLDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcLE">
        <DisplayName>DpcLE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcLEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcLF">
        <DisplayName>DpcLF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcLFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL11">
        <DisplayName>DpcL11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL12">
        <DisplayName>DpcL12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL13">
        <DisplayName>DpcL13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL14">
        <DisplayName>DpcL14</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL14Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL15">
        <DisplayName>DpcL15</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL15Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL16">
        <DisplayName>DpcL16</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL16Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL17">
        <DisplayName>DpcL17</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL17Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcL18">
        <DisplayName>DpcL18</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcL18Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowL0">
        <DisplayName>WindowL0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowL0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowL1">
        <DisplayName>WindowL1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowL1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowL2">
        <DisplayName>WindowL2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowL2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowL3">
        <DisplayName>WindowL3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowL3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowL4">
        <DisplayName>WindowL4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowL4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowL5">
        <DisplayName>WindowL5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowL5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowL6">
        <DisplayName>WindowL6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowL6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowL7">
        <DisplayName>WindowL7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowL7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowL8">
        <DisplayName>WindowL8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowL8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="UpScaleL0">
        <DisplayName>UpScaleL0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pUpScaleL0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="UpScaleL1">
        <DisplayName>UpScaleL1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pUpScaleL1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="UpScaleL2">
        <DisplayName>UpScaleL2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pUpScaleL2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="UpScaleL3">
        <DisplayName>UpScaleL3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pUpScaleL3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="UpScaleL4">
        <DisplayName>UpScaleL4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pUpScaleL4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="UpScaleL5">
        <DisplayName>UpScaleL5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pUpScaleL5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="UpScaleS0">
        <DisplayName>UpScaleS0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pUpScaleS0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="UpScaleS1">
        <DisplayName>UpScaleS1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pUpScaleS1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="UpScaleS2">
        <DisplayName>UpScaleS2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pUpScaleS2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="UpScaleS3">
        <DisplayName>UpScaleS3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pUpScaleS3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="UpScaleS4">
        <DisplayName>UpScaleS4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pUpScaleS4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="UpScaleS5">
        <DisplayName>UpScaleS5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pUpScaleS5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgL0">
        <DisplayName>AvgL0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgL0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgL1">
        <DisplayName>AvgL1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgL1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgL2">
        <DisplayName>AvgL2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgL2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgL3">
        <DisplayName>AvgL3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgL3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgL4">
        <DisplayName>AvgL4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgL4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgL5">
        <DisplayName>AvgL5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgL5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgL6">
        <DisplayName>AvgL6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgL6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgL7">
        <DisplayName>AvgL7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgL7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgL8">
        <DisplayName>AvgL8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgL8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgL9">
        <DisplayName>AvgL9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgL9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgLA">
        <DisplayName>AvgLA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgLAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgLB">
        <DisplayName>AvgLB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgLBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgLC">
        <DisplayName>AvgLC</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgLCReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgLD">
        <DisplayName>AvgLD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgLDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgLE">
        <DisplayName>AvgLE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgLEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgLF">
        <DisplayName>AvgLF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgLFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgL10">
        <DisplayName>AvgL10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgL10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgLReadout">
        <DisplayName>AvgLReadout</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgLReadoutReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgS0">
        <DisplayName>AvgS0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgS0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgS1">
        <DisplayName>AvgS1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgS1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgS2">
        <DisplayName>AvgS2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgS2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgS3">
        <DisplayName>AvgS3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgS3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgS4">
        <DisplayName>AvgS4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgS4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgS5">
        <DisplayName>AvgS5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgS5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgS6">
        <DisplayName>AvgS6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgS6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgS7">
        <DisplayName>AvgS7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgS7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgS8">
        <DisplayName>AvgS8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgS8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgS9">
        <DisplayName>AvgS9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgS9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgSA">
        <DisplayName>AvgSA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgSAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgSB">
        <DisplayName>AvgSB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgSBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgSC">
        <DisplayName>AvgSC</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgSCReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgSD">
        <DisplayName>AvgSD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgSDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgSE">
        <DisplayName>AvgSE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgSEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgSF">
        <DisplayName>AvgSF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgSFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgS10">
        <DisplayName>AvgS10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgS10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AvgSReadout">
        <DisplayName>AvgSReadout</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAvgSReadoutReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawBinS0">
        <DisplayName>RawBinS0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawBinS0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawBinS1">
        <DisplayName>RawBinS1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawBinS1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawBinS2">
        <DisplayName>RawBinS2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawBinS2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawBinS3">
        <DisplayName>RawBinS3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawBinS3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawBinS4">
        <DisplayName>RawBinS4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawBinS4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawBinS5">
        <DisplayName>RawBinS5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawBinS5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawBinS6">
        <DisplayName>RawBinS6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawBinS6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawBinS7">
        <DisplayName>RawBinS7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawBinS7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawBinS8">
        <DisplayName>RawBinS8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawBinS8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawBinS9">
        <DisplayName>RawBinS9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawBinS9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawBinSA">
        <DisplayName>RawBinSA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawBinSAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="RawBinSB">
        <DisplayName>RawBinSB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pRawBinSBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS0">
        <DisplayName>AwbS0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS1">
        <DisplayName>AwbS1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS2">
        <DisplayName>AwbS2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS3">
        <DisplayName>AwbS3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS4">
        <DisplayName>AwbS4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS5">
        <DisplayName>AwbS5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS6">
        <DisplayName>AwbS6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS7">
        <DisplayName>AwbS7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS8">
        <DisplayName>AwbS8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS9">
        <DisplayName>AwbS9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbSA">
        <DisplayName>AwbSA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbSAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbSB">
        <DisplayName>AwbSB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbSBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbSC">
        <DisplayName>AwbSC</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbSCReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbSD">
        <DisplayName>AwbSD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbSDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbSE">
        <DisplayName>AwbSE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbSEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbSF">
        <DisplayName>AwbSF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbSFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS10">
        <DisplayName>AwbS10</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS10Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS11">
        <DisplayName>AwbS11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS12">
        <DisplayName>AwbS12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS13">
        <DisplayName>AwbS13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS14">
        <DisplayName>AwbS14</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS14Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS15">
        <DisplayName>AwbS15</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS15Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS16">
        <DisplayName>AwbS16</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS16Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="AwbS17">
        <DisplayName>AwbS17</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pAwbS17Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS0">
        <DisplayName>DpcS0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS1">
        <DisplayName>DpcS1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS2">
        <DisplayName>DpcS2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS3">
        <DisplayName>DpcS3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS4">
        <DisplayName>DpcS4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS5">
        <DisplayName>DpcS5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS6">
        <DisplayName>DpcS6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS7">
        <DisplayName>DpcS7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS8">
        <DisplayName>DpcS8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS9">
        <DisplayName>DpcS9</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS9Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcSA">
        <DisplayName>DpcSA</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcSAReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcSB">
        <DisplayName>DpcSB</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcSBReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcSC">
        <DisplayName>DpcSC</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcSCReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcSD">
        <DisplayName>DpcSD</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcSDReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcSE">
        <DisplayName>DpcSE</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcSEReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcSF">
        <DisplayName>DpcSF</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcSFReg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS11">
        <DisplayName>DpcS11</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS11Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS12">
        <DisplayName>DpcS12</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS12Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS13">
        <DisplayName>DpcS13</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS13Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS14">
        <DisplayName>DpcS14</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS14Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS15">
        <DisplayName>DpcS15</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS15Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS16">
        <DisplayName>DpcS16</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS16Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS17">
        <DisplayName>DpcS17</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS17Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="DpcS18">
        <DisplayName>DpcS18</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pDpcS18Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowS0">
        <DisplayName>WindowS0</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowS0Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowS1">
        <DisplayName>WindowS1</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowS1Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowS2">
        <DisplayName>WindowS2</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowS2Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowS3">
        <DisplayName>WindowS3</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowS3Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowS4">
        <DisplayName>WindowS4</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowS4Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowS5">
        <DisplayName>WindowS5</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowS5Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowS6">
        <DisplayName>WindowS6</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowS6Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowS7">
        <DisplayName>WindowS7</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowS7Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Integer Name="WindowS8">
        <DisplayName>WindowS8</DisplayName>
        <Visibility>Beginner</Visibility>
        <pValue>pWindowS8Reg</pValue>
        <Min>0</Min>
        <Max>255</Max>
    </Integer>
    <Group Comment="ImageFormatControl">
        <IntReg Name="Width_Val">
            <Visibility>Invisible</Visibility>
            <Address>0x30C04</Address>
            <Length>4</Length>
            <AccessMode>RO</AccessMode>
            <pPort>Device</pPort>
            <Sign>Unsigned</Sign>
            <Endianess>LittleEndian</Endianess>
        </IntReg>
        <IntReg Name="Height_Val">
            <Visibility>Invisible</Visibility>
            <Address>0x30C00</Address>
            <Length>4</Length>
            <AccessMode>RO</AccessMode>
            <pPort>Device</pPort>
            <Sign>Unsigned</Sign>
            <Endianess>LittleEndian</Endianess>
        </IntReg>
        <IntReg Name="PixelFormat_Val">
            <Visibility>Invisible</Visibility>
            <Address>0x30C08</Address>
            <Length>4</Length>
            <AccessMode>RO</AccessMode>
            <pPort>Device</pPort>
            <Sign>Unsigned</Sign>
            <Endianess>LittleEndian</Endianess>
        </IntReg>
    </Group>
    <Group Comment="AcquisitionControl">
        <IntReg Name="pTriggerModeReg">
            <Address>0x30DA0</Address>
            <Length>4</Length>
            <AccessMode>RW</AccessMode>
            <pPort>Device</pPort>
            <pInvalidator>RefreshDeviceStatus</pInvalidator>
            <Sign>Unsigned</Sign>
            <Endianess>LittleEndian</Endianess>
        </IntReg>
            <IntReg Name="pAcquisitionModeReg">
            <Address>0x30DA4</Address>
            <Length>4</Length>
            <AccessMode>RW</AccessMode>
            <pPort>Device</pPort>
            <pInvalidator>RefreshDeviceStatus</pInvalidator>
            <Sign>Unsigned</Sign>
            <Endianess>LittleEndian</Endianess>
        </IntReg>
        <IntReg Name="pAcquisitionFrameCountReg">
            <Address>0x30DA8</Address>
            <Length>4</Length>
            <AccessMode>RW</AccessMode>
            <pPort>Device</pPort>
            <pInvalidator>RefreshDeviceStatus</pInvalidator>
            <Sign>Unsigned</Sign>
            <Endianess>LittleEndian</Endianess>
        </IntReg>
            <IntReg Name="pAcquisitionFlagReg">
            <Visibility>Invisible</Visibility>
            <Address>0x30DAC</Address>
            <Length>4</Length>
            <AccessMode>RW</AccessMode>
            <pPort>Device</pPort>
            <Sign>Unsigned</Sign>
            <Endianess>LittleEndian</Endianess>
        </IntReg>
        <IntReg Name="AcquisitionStart_Val">
            <Visibility>Invisible</Visibility>
            <Address>0x30BC0</Address>
            <Length>4</Length>
            <AccessMode>WO</AccessMode>
            <pPort>Device</pPort>
            <Sign>Unsigned</Sign>
            <Endianess>LittleEndian</Endianess>
        </IntReg>
        <IntReg Name="AcquisitionStop_Val">
            <Visibility>Invisible</Visibility>
            <Address>0x30BC0</Address>
            <Length>4</Length>
            <AccessMode>WO</AccessMode>
            <pPort>Device</pPort>
            <Sign>Unsigned</Sign>
            <Endianess>LittleEndian</Endianess>
        </IntReg>
    </Group>
    <Group Comment="TransportLayerControl">
        <IntReg Name="PayloadSize_Val">
            <Visibility>Invisible</Visibility>
            <Address>0x30C40</Address>
            <Length>4</Length>
            <AccessMode>RO</AccessMode>
            <pPort>Device</pPort>
            <pInvalidator>PixelFormat_Val</pInvalidator>
            <pInvalidator>Width_Val</pInvalidator>
            <pInvalidator>Height_Val</pInvalidator>
            <Sign>Unsigned</Sign>
            <Endianess>LittleEndian</Endianess>
        </IntReg>
    </Group>
    <IntReg Name="FileSelector_Reg" NameSpace="Custom">
        <pAddress>FileSelector_RegAddr</pAddress>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="FileOperationSelector_Reg" NameSpace="Custom">
        <pAddress>FileOperationSelector_RegAddr</pAddress>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="FileOpenMode_Reg" NameSpace="Custom">
        <pAddress>FileOpenMode_RegAddr</pAddress>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="FileOperationExecute_Reg" NameSpace="Custom">
        <pAddress>FileOperationExecute_RegAddr</pAddress>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>FileSelector</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <Register Name="FileAccessBuffer" NameSpace="Standard">
        <ToolTip>Represents the file access buffer.</ToolTip>
        <Description>Represents the file access buffer.</Description>
        <DisplayName>File Access Buffer</DisplayName>
        <Visibility>Guru</Visibility>
        <pAddress>FileAccessBuffer_RegAddr</pAddress>
        <Length>1024</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
    </Register>
    <IntReg Name="FileAccessOffset_Reg" NameSpace="Custom">
                <pAddress>FileAccessOffset_RegAddr</pAddress>
                <Length>4</Length>
                <AccessMode>RW</AccessMode>
                <pPort>Device</pPort>
                <Sign>Unsigned</Sign>
                <Endianess>LittleEndian</Endianess>
            </IntReg>
            <IntReg Name="FileAccessLength_Reg" NameSpace="Custom">
                <pAddress>FileAccessLength_RegAddr</pAddress>
                <Length>4</Length>
                <AccessMode>RW</AccessMode>
                <pPort>Device</pPort>
                <Sign>Unsigned</Sign>
                <Endianess>LittleEndian</Endianess>
            </IntReg>
            <IntReg Name="FileOperationStatus_Reg" NameSpace="Custom">
                <pAddress>FileOperationStatus_RegAddr</pAddress>
                <Length>4</Length>
                <AccessMode>RO</AccessMode>
                <pPort>Device</pPort>
                <Sign>Unsigned</Sign>
                <Endianess>LittleEndian</Endianess>
            </IntReg>
            <IntReg Name="FileOperationResult_Reg" NameSpace="Custom">
                <pAddress>FileOperationResult_RegAddr</pAddress>
                <Length>4</Length>
                <AccessMode>RW</AccessMode>
                <pPort>Device</pPort>
                <pInvalidator>FileOperationExecute_Reg</pInvalidator>
                <Sign>Unsigned</Sign>
                <Endianess>LittleEndian</Endianess>
            </IntReg>
            <IntReg Name="FileSize_Reg" NameSpace="Custom">
                <pAddress>FileSize_RegAddr</pAddress>
                <Length>4</Length>
                <AccessMode>RO</AccessMode>
                <pPort>Device</pPort>
                <Sign>Unsigned</Sign>
                <Endianess>LittleEndian</Endianess>
            </IntReg>
    <IntReg Name="pStreamingCtrlReg">
        <Address>0x30100</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pSoftwareResetReg">
        <Address>0x30103</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnPadOen1Reg">
        <Address>0x33001</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnPadOen2Reg">
        <Address>0x33002</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmn3Reg">
        <Address>0x33003</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmn4Reg">
        <Address>0x33004</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmn5Reg">
        <Address>0x33005</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmn7Reg">
        <Address>0x33007</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmn8Reg">
        <Address>0x33008</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnChipIdAReg">
        <Address>0x3300a</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnChipIdBReg">
        <Address>0x3300b</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnChipSplitIdReg">
        <Address>0x3300c</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnChipId10Reg">
        <Address>0x33010</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnChipId11Reg">
        <Address>0x33011</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnMipiReg">
        <Address>0x33012</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmn16Reg">
        <Address>0x33016</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmn17Reg">
        <Address>0x33017</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmn18Reg">
        <Address>0x33018</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmn19Reg">
        <Address>0x33019</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmn1AReg">
        <Address>0x3301a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmn1BReg">
        <Address>0x3301b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmn22Reg">
        <Address>0x33022</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnBridgeIdHReg">
        <Address>0x3302a</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnBridgeIdLReg">
        <Address>0x3302b</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnLpCtrl0Reg">
        <Address>0x3302c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnLpCtrl1Reg">
        <Address>0x3302d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnLpCtrl2Reg">
        <Address>0x3302e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnLpCtrl3Reg">
        <Address>0x3302f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnLpCtrl4Reg">
        <Address>0x33030</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnSccb35Reg">
        <Address>0x33035</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnSccb36Reg">
        <Address>0x33036</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnSccb37Reg">
        <Address>0x33037</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmnSccb38Reg">
        <Address>0x33038</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmn3DReg">
        <Address>0x3303d</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pScCmmn3EReg">
        <Address>0x3303e</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPLL1Ctrl0Reg">
        <Address>0x30300</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPLLCtrl1Reg">
        <Address>0x30301</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPLL1Ctrl3Reg">
        <Address>0x30303</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPLL1Ctrl4Reg">
        <Address>0x30304</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPLL1Ctrl5Reg">
        <Address>0x30305</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPLL1Ctrl6Reg">
        <Address>0x30306</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPLL1Ctrl7Reg">
        <Address>0x30307</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPLL1Ctrl8Reg">
        <Address>0x30308</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPLL2Ctrl20Reg">
        <Address>0x30320</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPLL2Ctrl23Reg">
        <Address>0x30323</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPLL2Ctrl24Reg">
        <Address>0x30324</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPLL2Ctrl25Reg">
        <Address>0x30325</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPLL2Ctrl26Reg">
        <Address>0x30326</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPLL2Ctrl2AReg">
        <Address>0x3032a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPLL2Ctrl2BReg">
        <Address>0x3032b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPLL2Ctrl2EReg">
        <Address>0x3032e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pSccbCtrlReg">
        <Address>0x33100</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pSccbOptReg">
        <Address>0x33101</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pSpi0Reg">
        <Address>0x33200</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pSpi1Reg">
        <Address>0x33201</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pSpi2Reg">
        <Address>0x33202</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pSpi5Reg">
        <Address>0x33205</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pSpi6Reg">
        <Address>0x33206</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pSpi7Reg">
        <Address>0x33207</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pSpi8Reg">
        <Address>0x33208</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pSpi9Reg">
        <Address>0x33209</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pSpiAReg">
        <Address>0x3320a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pSpiBReg">
        <Address>0x3320b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pOtpByte0Reg">
        <Address>0x3320c</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pOtpByte1Reg">
        <Address>0x3320d</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pOtpByte2Reg">
        <Address>0x3320e</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pOtpByte3Reg">
        <Address>0x3320f</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pOtpByte4Reg">
        <Address>0x33210</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pOtpByte5Reg">
        <Address>0x33211</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pOtpByte6Reg">
        <Address>0x33212</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pOtpByte7Reg">
        <Address>0x33213</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAdr0Reg">
        <Address>0x33400</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAdr1Reg">
        <Address>0x33401</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAdr2Reg">
        <Address>0x33402</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAdr3Reg">
        <Address>0x33403</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAdr4Reg">
        <Address>0x33404</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAdr5Reg">
        <Address>0x33405</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinGrpReg">
        <Address>0x33406</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pCombineLaunchCtrlReg">
        <Address>0x33407</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAccessReg">
        <Address>0x33408</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGrp0PeriodReg">
        <Address>0x33409</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGrp1PeriodReg">
        <Address>0x3340a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGrp2PeriodReg">
        <Address>0x3340b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGrp3PeriodReg">
        <Address>0x3340c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGrpSwCtrlReg">
        <Address>0x3340d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pContextSwGroupAccessReg">
        <Address>0x3340e</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupLen0Reg">
        <Address>0x33410</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupLen1Reg">
        <Address>0x33411</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupLen2Reg">
        <Address>0x33412</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupLen3Reg">
        <Address>0x33413</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupLen4Reg">
        <Address>0x33414</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupLen5Reg">
        <Address>0x33415</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pEmbLineNumReg">
        <Address>0x33416</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPaddingDataReg">
        <Address>0x33417</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pEmbLIneCtrl18Reg">
        <Address>0x33418</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTagDataReg">
        <Address>0x33419</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGrpActReg">
        <Address>0x3341a</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFrameCntGrp0Reg">
        <Address>0x3341c</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFrameCntGrp1Reg">
        <Address>0x3341d</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFrameCntGrp2Reg">
        <Address>0x3341e</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFrameCntGrp3Reg">
        <Address>0x3341f</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pSramTest0Reg">
        <Address>0x33420</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pSramTest1Reg">
        <Address>0x33421</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGainLaunchCtrlReg">
        <Address>0x33422</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAdr6Reg">
        <Address>0x33423</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAdr7Reg">
        <Address>0x33424</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAdr8Reg">
        <Address>0x33425</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAdr9Reg">
        <Address>0x33426</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupLen6Reg">
        <Address>0x33427</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupLen7Reg">
        <Address>0x33428</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupLen8Reg">
        <Address>0x33429</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupLen9Reg">
        <Address>0x3342a</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTcGrpMaskFrmsReg">
        <Address>0x3342f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAdr10Reg">
        <Address>0x33430</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAdr11Reg">
        <Address>0x33431</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAdr12Reg">
        <Address>0x33432</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAdr13Reg">
        <Address>0x33433</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAdr14Reg">
        <Address>0x33434</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupAdr15Reg">
        <Address>0x33435</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGrp10PeriodReg">
        <Address>0x33439</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGrp11PeriodReg">
        <Address>0x3343a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGrp12PeriodReg">
        <Address>0x3343b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGrp13PeriodReg">
        <Address>0x3343c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGrp14PeriodReg">
        <Address>0x3343d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGrp15PeriodReg">
        <Address>0x3343e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupLen10Reg">
        <Address>0x33440</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupLen11Reg">
        <Address>0x33441</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupLen12Reg">
        <Address>0x33442</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupLen13Reg">
        <Address>0x33443</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupLen14Reg">
        <Address>0x33444</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pGroupLen15Reg">
        <Address>0x33445</Address>
        <Length>4</Length>
        <AccessMode>WO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkLCtrl0Reg">
        <Address>0x33500</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkLCtrl1Reg">
        <Address>0x33501</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkLCtrl2Reg">
        <Address>0x33502</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkLCtrl3Reg">
        <Address>0x33503</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkLCtrl4Reg">
        <Address>0x33504</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkLCtrl6Reg">
        <Address>0x33506</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkLCtrl7Reg">
        <Address>0x33507</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkLCtrl8Reg">
        <Address>0x33508</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkLCtrl9Reg">
        <Address>0x33509</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkLCtrlEReg">
        <Address>0x3350e</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkLCtrlFReg">
        <Address>0x3350f</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkLCtrl10Reg">
        <Address>0x33510</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkLCtrl11Reg">
        <Address>0x33511</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkSCtrl0Reg">
        <Address>0x33540</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkSCtrl1Reg">
        <Address>0x33541</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkSCtrl2Reg">
        <Address>0x33542</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkSCtrl3Reg">
        <Address>0x33543</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkSCtrl4Reg">
        <Address>0x33544</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkSCtrl6Reg">
        <Address>0x33546</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkSCtrl7Reg">
        <Address>0x33547</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkSCtrl8Reg">
        <Address>0x33548</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecPkSCtrl9Reg">
        <Address>0x33549</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl0Reg">
        <Address>0x33600</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl1Reg">
        <Address>0x33601</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl2Reg">
        <Address>0x33602</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl3Reg">
        <Address>0x33603</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl4Reg">
        <Address>0x33604</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl5Reg">
        <Address>0x33605</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl6Reg">
        <Address>0x33606</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl7Reg">
        <Address>0x33607</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl8Reg">
        <Address>0x33608</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl9Reg">
        <Address>0x33609</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrlAReg">
        <Address>0x3360a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrlFReg">
        <Address>0x3360f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl11Reg">
        <Address>0x33611</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl12Reg">
        <Address>0x33612</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBridgeCtrl31Reg">
        <Address>0x33631</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl32Reg">
        <Address>0x33632</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl33Reg">
        <Address>0x33633</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl34Reg">
        <Address>0x33634</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl35Reg">
        <Address>0x33635</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl36Reg">
        <Address>0x33636</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl37Reg">
        <Address>0x33637</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl60Reg">
        <Address>0x33660</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl61Reg">
        <Address>0x33661</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAnaCtrl62Reg">
        <Address>0x33662</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsync0Reg">
        <Address>0x33700</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsync1Reg">
        <Address>0x33701</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsync2Reg">
        <Address>0x33702</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsync3Reg">
        <Address>0x33703</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsync4Reg">
        <Address>0x33704</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsync5Reg">
        <Address>0x33705</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsync6Reg">
        <Address>0x33706</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsync7Reg">
        <Address>0x33707</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsync8Reg">
        <Address>0x33708</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsync9Reg">
        <Address>0x33709</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsyncAReg">
        <Address>0x3370a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsyncBReg">
        <Address>0x3370b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsyncCReg">
        <Address>0x3370c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsyncEReg">
        <Address>0x3370e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsyncFReg">
        <Address>0x3370f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsync16Reg">
        <Address>0x33716</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsync17Reg">
        <Address>0x33717</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsync21Reg">
        <Address>0x33721</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsync22Reg">
        <Address>0x33722</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsync28Reg">
        <Address>0x33728</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAsync37Reg">
        <Address>0x33737</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl0Reg">
        <Address>0x33800</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl1Reg">
        <Address>0x33801</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl2Reg">
        <Address>0x33802</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl3Reg">
        <Address>0x33803</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl4Reg">
        <Address>0x33804</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl5Reg">
        <Address>0x33805</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl6Reg">
        <Address>0x33806</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl9Reg">
        <Address>0x33809</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrlAReg">
        <Address>0x3380a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrlBReg">
        <Address>0x3380b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrlCReg">
        <Address>0x3380c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrlDReg">
        <Address>0x3380d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrlEReg">
        <Address>0x3380e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrlFReg">
        <Address>0x3380f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl10Reg">
        <Address>0x33810</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl11Reg">
        <Address>0x33811</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl12Reg">
        <Address>0x33812</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl13Reg">
        <Address>0x33813</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl20Reg">
        <Address>0x33820</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl21Reg">
        <Address>0x33821</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl22Reg">
        <Address>0x33822</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl23Reg">
        <Address>0x33823</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl24Reg">
        <Address>0x33824</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl25Reg">
        <Address>0x33825</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl26Reg">
        <Address>0x33826</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl27Reg">
        <Address>0x33827</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl28Reg">
        <Address>0x33828</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl29Reg">
        <Address>0x33829</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl2AReg">
        <Address>0x3382a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl2BReg">
        <Address>0x3382b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl2CReg">
        <Address>0x3382c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl2DReg">
        <Address>0x3382d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl2EReg">
        <Address>0x3382e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl2FReg">
        <Address>0x3382f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl30Reg">
        <Address>0x33830</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl31Reg">
        <Address>0x33831</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl32Reg">
        <Address>0x33832</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl33Reg">
        <Address>0x33833</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl34Reg">
        <Address>0x33834</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl35Reg">
        <Address>0x33835</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl36Reg">
        <Address>0x33836</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl37Reg">
        <Address>0x33837</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl51Reg">
        <Address>0x33851</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl52Reg">
        <Address>0x33852</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl53Reg">
        <Address>0x33853</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl54Reg">
        <Address>0x33854</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl55Reg">
        <Address>0x33855</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTimgingCtrl56Reg">
        <Address>0x33856</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm0Ctrl0Reg">
        <Address>0x33940</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm0Ctrl1Reg">
        <Address>0x33941</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm0CtrlDReg">
        <Address>0x3394d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm0CtrlEReg">
        <Address>0x3394e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm0CtrlFReg">
        <Address>0x3394f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm0Ctrl10Reg">
        <Address>0x33950</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm0Ctrl11Reg">
        <Address>0x33951</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm0Ctrl12Reg">
        <Address>0x33952</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm0Ctrl13Reg">
        <Address>0x33953</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm0Ctrl14Reg">
        <Address>0x33954</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm0Ctrl15Reg">
        <Address>0x33955</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm0Ctrl16Reg">
        <Address>0x33956</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm1Ctrl0Reg">
        <Address>0x33980</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm1Ctrl1Reg">
        <Address>0x33981</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm1CtrlDReg">
        <Address>0x3398d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm1CtrlEReg">
        <Address>0x3398e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm1CtrlFReg">
        <Address>0x3398f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm1Ctrl10Reg">
        <Address>0x33990</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm1Ctrl11Reg">
        <Address>0x33991</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm1Ctrl12Reg">
        <Address>0x33992</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm1Ctrl13Reg">
        <Address>0x33993</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm1Ctrl14Reg">
        <Address>0x33994</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm1Ctrl15Reg">
        <Address>0x33995</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPwm1Ctrl16Reg">
        <Address>0x33996</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl0Reg">
        <Address>0x33a00</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl1Reg">
        <Address>0x33a01</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl2Reg">
        <Address>0x33a02</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl3Reg">
        <Address>0x33a03</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl5Reg">
        <Address>0x33a05</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl6Reg">
        <Address>0x33a06</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl7Reg">
        <Address>0x33a07</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl8Reg">
        <Address>0x33a08</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl9Reg">
        <Address>0x33a09</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrlAReg">
        <Address>0x33a0a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrlBReg">
        <Address>0x33a0b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrlDReg">
        <Address>0x33a0d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrlEReg">
        <Address>0x33a0e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrlFReg">
        <Address>0x33a0f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl10Reg">
        <Address>0x33a10</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl11Reg">
        <Address>0x33a11</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl12Reg">
        <Address>0x33a12</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl13Reg">
        <Address>0x33a13</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl14Reg">
        <Address>0x33a14</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl15Reg">
        <Address>0x33a15</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl18Reg">
        <Address>0x33a18</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl19Reg">
        <Address>0x33a19</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl1BReg">
        <Address>0x33a1b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl1EReg">
        <Address>0x33a1e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcLCtrl1FReg">
        <Address>0x33a1f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAverageLReg">
        <Address>0x33a50</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pMax1FrameL15To8Reg">
        <Address>0x33a61</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pMax1FrameL7To0Reg">
        <Address>0x33a62</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl0Reg">
        <Address>0x33b00</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl1Reg">
        <Address>0x33b01</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl2Reg">
        <Address>0x33b02</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl3Reg">
        <Address>0x33b03</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl5Reg">
        <Address>0x33b05</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl6Reg">
        <Address>0x33b06</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl7Reg">
        <Address>0x33b07</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl8Reg">
        <Address>0x33b08</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl9Reg">
        <Address>0x33b09</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrlAReg">
        <Address>0x33b0a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrlBReg">
        <Address>0x33b0b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrlDReg">
        <Address>0x33b0d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrlEReg">
        <Address>0x33b0e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrlFReg">
        <Address>0x33b0f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl10Reg">
        <Address>0x33b10</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl11Reg">
        <Address>0x33b11</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl12Reg">
        <Address>0x33b12</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl14Reg">
        <Address>0x33b14</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl15Reg">
        <Address>0x33b15</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl18Reg">
        <Address>0x33b18</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl19Reg">
        <Address>0x33b19</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl1BReg">
        <Address>0x33b1b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl1EReg">
        <Address>0x33b1e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl1FReg">
        <Address>0x33b1f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecAgcSCtrl52Reg">
        <Address>0x33b52</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pMax1FrameS15To8Reg">
        <Address>0x33b61</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pMax1FrameS7To0Reg">
        <Address>0x33b62</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPgmCtrlReg">
        <Address>0x33d80</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pLoadCtrlReg">
        <Address>0x33d81</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPgmPulseReg">
        <Address>0x33d82</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pLoadPulseReg">
        <Address>0x33d83</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pModeCtrlReg">
        <Address>0x33d84</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pOtpScCtrl5Reg">
        <Address>0x33d85</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pSramTestSigReg">
        <Address>0x33d86</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPs2CsReg">
        <Address>0x33d87</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pErrAdrHReg">
        <Address>0x33d8e</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pErrAdrLReg">
        <Address>0x33d8f</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBaseAdrHReg">
        <Address>0x33d90</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBaseAdrLReg">
        <Address>0x33d91</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrl0Reg">
        <Address>0x33f00</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrl1Reg">
        <Address>0x33f01</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrl2Reg">
        <Address>0x33f02</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrl3Reg">
        <Address>0x33f03</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrl4Reg">
        <Address>0x33f04</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrl5Reg">
        <Address>0x33f05</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrl6Reg">
        <Address>0x33f06</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrl7Reg">
        <Address>0x33f07</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrl8Reg">
        <Address>0x33f08</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrl9Reg">
        <Address>0x33f09</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrlAReg">
        <Address>0x33f0a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrlBReg">
        <Address>0x33f0b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrlCReg">
        <Address>0x33f0c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrlDReg">
        <Address>0x33f0d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrlEReg">
        <Address>0x33f0e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrl10Reg">
        <Address>0x33f10</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrl11Reg">
        <Address>0x33f11</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrl12Reg">
        <Address>0x33f12</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrl13Reg">
        <Address>0x33f13</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFsinCtrl14Reg">
        <Address>0x33f14</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl0Reg">
        <Address>0x34000</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl1Reg">
        <Address>0x34001</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl2Reg">
        <Address>0x34002</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl3Reg">
        <Address>0x34003</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl4Reg">
        <Address>0x34004</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl5Reg">
        <Address>0x34005</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl6Reg">
        <Address>0x34006</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl7Reg">
        <Address>0x34007</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl8Reg">
        <Address>0x34008</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl9Reg">
        <Address>0x34009</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrlAReg">
        <Address>0x3400a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrlBReg">
        <Address>0x3400b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrlCReg">
        <Address>0x3400c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrlDReg">
        <Address>0x3400d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrlEReg">
        <Address>0x3400e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrlFReg">
        <Address>0x3400f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl10Reg">
        <Address>0x34010</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl11Reg">
        <Address>0x34011</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl12Reg">
        <Address>0x34012</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl13Reg">
        <Address>0x34013</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl14Reg">
        <Address>0x34014</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl15Reg">
        <Address>0x34015</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl16Reg">
        <Address>0x34016</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl17Reg">
        <Address>0x34017</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl20Reg">
        <Address>0x34020</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl21Reg">
        <Address>0x34021</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl22Reg">
        <Address>0x34022</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl23Reg">
        <Address>0x34023</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl24Reg">
        <Address>0x34024</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl25Reg">
        <Address>0x34025</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl26Reg">
        <Address>0x34026</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl27Reg">
        <Address>0x34027</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl28Reg">
        <Address>0x34028</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl29Reg">
        <Address>0x34029</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl2AReg">
        <Address>0x3402a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl2BReg">
        <Address>0x3402b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl2CReg">
        <Address>0x3402c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl2DReg">
        <Address>0x3402d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl2EReg">
        <Address>0x3402e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl2FReg">
        <Address>0x3402f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl30Reg">
        <Address>0x34030</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl31Reg">
        <Address>0x34031</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl32Reg">
        <Address>0x34032</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl33Reg">
        <Address>0x34033</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl34Reg">
        <Address>0x34034</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl35Reg">
        <Address>0x34035</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl36Reg">
        <Address>0x34036</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl37Reg">
        <Address>0x34037</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl38Reg">
        <Address>0x34038</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl39Reg">
        <Address>0x34039</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl3AReg">
        <Address>0x3403a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl3BReg">
        <Address>0x3403b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl3CReg">
        <Address>0x3403c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl3DReg">
        <Address>0x3403d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl3EReg">
        <Address>0x3403e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl3FReg">
        <Address>0x3403f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl40Reg">
        <Address>0x34040</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcCtrl41Reg">
        <Address>0x34041</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcOffset50Reg">
        <Address>0x34050</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcOffset51Reg">
        <Address>0x34051</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcOffset52Reg">
        <Address>0x34052</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcOffset53Reg">
        <Address>0x34053</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcOffset54Reg">
        <Address>0x34054</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcOffset55Reg">
        <Address>0x34055</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcOffset56Reg">
        <Address>0x34056</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcOffset57Reg">
        <Address>0x34057</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcOffset58Reg">
        <Address>0x34058</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcOffset59Reg">
        <Address>0x34059</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcOffset5AReg">
        <Address>0x3405a</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcOffset5BReg">
        <Address>0x3405b</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcOffset5CReg">
        <Address>0x3405c</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcOffset5DReg">
        <Address>0x3405d</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcOffset5EReg">
        <Address>0x3405e</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcOffset5FReg">
        <Address>0x3405f</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcZOffset60Reg">
        <Address>0x34060</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcZOffset61Reg">
        <Address>0x34061</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcZOffset62Reg">
        <Address>0x34062</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcZOffset63Reg">
        <Address>0x34063</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcZOffset64Reg">
        <Address>0x34064</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcZOffset65Reg">
        <Address>0x34065</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcZOffset66Reg">
        <Address>0x34066</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcZOffset67Reg">
        <Address>0x34067</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcZOffset68Reg">
        <Address>0x34068</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcZOffset69Reg">
        <Address>0x34069</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcZOffset6AReg">
        <Address>0x3406a</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcZOffset6BReg">
        <Address>0x3406b</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcZOffset6CReg">
        <Address>0x3406c</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcZOffset6DReg">
        <Address>0x3406d</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcZOffset6EReg">
        <Address>0x3406e</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBlcZOffset6FReg">
        <Address>0x3406f</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl0Reg">
        <Address>0x34200</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl1Reg">
        <Address>0x34201</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl2Reg">
        <Address>0x34202</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl3Reg">
        <Address>0x34203</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl4Reg">
        <Address>0x34204</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl5Reg">
        <Address>0x34205</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl6Reg">
        <Address>0x34206</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl7Reg">
        <Address>0x34207</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl8Reg">
        <Address>0x34208</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl9Reg">
        <Address>0x34209</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrlAReg">
        <Address>0x3420a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrlBReg">
        <Address>0x3420b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrlCReg">
        <Address>0x3420c</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl15Reg">
        <Address>0x34215</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl16Reg">
        <Address>0x34216</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl17Reg">
        <Address>0x34217</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl18Reg">
        <Address>0x34218</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl19Reg">
        <Address>0x34219</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl1AReg">
        <Address>0x3421a</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl1BReg">
        <Address>0x3421b</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl1CReg">
        <Address>0x3421c</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl1DReg">
        <Address>0x3421d</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl1EReg">
        <Address>0x3421e</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBistCtrl1FReg">
        <Address>0x3421f</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFrameCtrl0Reg">
        <Address>0x34400</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFrameOnNumber0Reg">
        <Address>0x34401</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFrameOffNumber0Reg">
        <Address>0x34402</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFrameCtrl1Reg">
        <Address>0x34480</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFrameOnNumber1Reg">
        <Address>0x34481</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFrameOffNumber1Reg">
        <Address>0x34482</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pVFifoCtrl0Reg">
        <Address>0x34600</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pVFifoCtrl1Reg">
        <Address>0x34601</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pVFifoCtrl4Reg">
        <Address>0x34604</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pVFifoCtrl5Reg">
        <Address>0x34605</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pModeSelectReg">
        <Address>0x34700</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pVSyncOutSelReg">
        <Address>0x34701</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pPolarityCtrlReg">
        <Address>0x34708</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pBitTestOrderReg">
        <Address>0x34709</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pReadCtrlReg">
        <Address>0x3470c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDvpDReg">
        <Address>0x3470d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDvpEReg">
        <Address>0x3470e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pMipiCtrlEReg">
        <Address>0x3480e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pMipiCtrl13Reg">
        <Address>0x34813</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl1Reg">
        <Address>0x34b01</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl2Reg">
        <Address>0x34b02</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl3Reg">
        <Address>0x34b03</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl4Reg">
        <Address>0x34b04</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl5Reg">
        <Address>0x34b05</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl6Reg">
        <Address>0x34b06</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl7Reg">
        <Address>0x34b07</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl8Reg">
        <Address>0x34b08</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl9Reg">
        <Address>0x34b09</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl0AReg">
        <Address>0x34b0a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl0BReg">
        <Address>0x34b0b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl0CReg">
        <Address>0x34b0c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl0DReg">
        <Address>0x34b0d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl0EReg">
        <Address>0x34b0e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl0FReg">
        <Address>0x34b0f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl10Reg">
        <Address>0x34b10</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl11Reg">
        <Address>0x34b11</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl12Reg">
        <Address>0x34b12</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl13Reg">
        <Address>0x34b13</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl14Reg">
        <Address>0x34b14</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl15Reg">
        <Address>0x34b15</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl16Reg">
        <Address>0x34b16</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl17Reg">
        <Address>0x34b17</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl18Reg">
        <Address>0x34b18</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl19Reg">
        <Address>0x34b19</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl1AReg">
        <Address>0x34b1a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl1BReg">
        <Address>0x34b1b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl1CReg">
        <Address>0x34b1c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl1DReg">
        <Address>0x34b1d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl1EReg">
        <Address>0x34b1e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl1FReg">
        <Address>0x34b1f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl20Reg">
        <Address>0x34b20</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl21Reg">
        <Address>0x34b21</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl22Reg">
        <Address>0x34b22</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl23Reg">
        <Address>0x34b23</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl24Reg">
        <Address>0x34b24</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl25Reg">
        <Address>0x34b25</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl26Reg">
        <Address>0x34b26</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl27Reg">
        <Address>0x34b27</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl28Reg">
        <Address>0x34b28</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl29Reg">
        <Address>0x34b29</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl2AReg">
        <Address>0x34b2a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl2BReg">
        <Address>0x34b2b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl2CReg">
        <Address>0x34b2c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl2DReg">
        <Address>0x34b2d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl2EReg">
        <Address>0x34b2e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl2FReg">
        <Address>0x34b2f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl30Reg">
        <Address>0x34b30</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl31Reg">
        <Address>0x34b31</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl32Reg">
        <Address>0x34b32</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl33Reg">
        <Address>0x34b33</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl34Reg">
        <Address>0x34b34</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl35Reg">
        <Address>0x34b35</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl36Reg">
        <Address>0x34b36</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl37Reg">
        <Address>0x34b37</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl3DReg">
        <Address>0x34b3d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl3EReg">
        <Address>0x34b3e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl3FReg">
        <Address>0x34b3f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl40Reg">
        <Address>0x34b40</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl41Reg">
        <Address>0x34b41</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl42Reg">
        <Address>0x34b42</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl43Reg">
        <Address>0x34b43</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl44Reg">
        <Address>0x34b44</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl45Reg">
        <Address>0x34b45</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl46Reg">
        <Address>0x34b46</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl47Reg">
        <Address>0x34b47</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl48Reg">
        <Address>0x34b48</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl49Reg">
        <Address>0x34b49</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl4FReg">
        <Address>0x34b4f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl50Reg">
        <Address>0x34b50</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl51Reg">
        <Address>0x34b51</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl52Reg">
        <Address>0x34b52</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl53Reg">
        <Address>0x34b53</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl54Reg">
        <Address>0x34b54</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl55Reg">
        <Address>0x34b55</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl56Reg">
        <Address>0x34b56</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl57Reg">
        <Address>0x34b57</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl58Reg">
        <Address>0x34b58</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl59Reg">
        <Address>0x34b59</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl5AReg">
        <Address>0x34b5a</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl5BReg">
        <Address>0x34b5b</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl5CReg">
        <Address>0x34b5c</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl5DReg">
        <Address>0x34b5d</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl5EReg">
        <Address>0x34b5e</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl5FReg">
        <Address>0x34b5f</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl60Reg">
        <Address>0x34b60</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl61Reg">
        <Address>0x34b61</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl62Reg">
        <Address>0x34b62</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl6FReg">
        <Address>0x34b6f</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl70Reg">
        <Address>0x34b70</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWireCtrl71Reg">
        <Address>0x34b71</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl0Reg">
        <Address>0x34b80</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl1Reg">
        <Address>0x34b81</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl2Reg">
        <Address>0x34b82</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl3Reg">
        <Address>0x34b83</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl4Reg">
        <Address>0x34b84</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl5Reg">
        <Address>0x34b85</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl6Reg">
        <Address>0x34b86</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl7Reg">
        <Address>0x34b87</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl8Reg">
        <Address>0x34b88</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl9Reg">
        <Address>0x34b89</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrlAReg">
        <Address>0x34b8a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrlBReg">
        <Address>0x34b8b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrlCReg">
        <Address>0x34b8c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrlDReg">
        <Address>0x34b8d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrlEReg">
        <Address>0x34b8e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrlFReg">
        <Address>0x34b8f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl10Reg">
        <Address>0x34b90</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl11Reg">
        <Address>0x34b91</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl12Reg">
        <Address>0x34b92</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl13Reg">
        <Address>0x34b93</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl14Reg">
        <Address>0x34b94</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl15Reg">
        <Address>0x34b95</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl16Reg">
        <Address>0x34b96</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pFourWirePhyCtrl17Reg">
        <Address>0x34b97</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrl0Reg">
        <Address>0x34d00</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrl1Reg">
        <Address>0x34d01</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrl2Reg">
        <Address>0x34d02</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrl3Reg">
        <Address>0x34d03</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrl4Reg">
        <Address>0x34d04</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrl5Reg">
        <Address>0x34d05</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrl6Reg">
        <Address>0x34d06</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrl7Reg">
        <Address>0x34d07</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrl8Reg">
        <Address>0x34d08</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrl9Reg">
        <Address>0x34d09</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrlAReg">
        <Address>0x34d0a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrlBReg">
        <Address>0x34d0b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrlCReg">
        <Address>0x34d0c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrlDReg">
        <Address>0x34d0d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrlEReg">
        <Address>0x34d0e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrlFReg">
        <Address>0x34d0f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrl10Reg">
        <Address>0x34d10</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pTxFourWireCtrl11Reg">
        <Address>0x34d11</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDelaySExpoReg">
        <Address>0x34f00</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIspCtrl1Reg">
        <Address>0x34f01</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIspCtrl2Reg">
        <Address>0x34f02</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pKCoefHReg">
        <Address>0x34f03</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pKCoefLReg">
        <Address>0x34f04</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAecScaleReg">
        <Address>0x34f0f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pMaxExpoLReg">
        <Address>0x34f10</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pMaxExpoHReg">
        <Address>0x34f11</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIspCtrl12Reg">
        <Address>0x34f12</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIspCtrl13Reg">
        <Address>0x34f13</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp0Reg">
        <Address>0x35000</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp4Reg">
        <Address>0x35004</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp5Reg">
        <Address>0x35005</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp8Reg">
        <Address>0x35008</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp9Reg">
        <Address>0x35009</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIspCReg">
        <Address>0x3500c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIspDReg">
        <Address>0x3500d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIspEReg">
        <Address>0x3500e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIspFReg">
        <Address>0x3500f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp10Reg">
        <Address>0x35010</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp11Reg">
        <Address>0x35011</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp12Reg">
        <Address>0x35012</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp13Reg">
        <Address>0x35013</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp14Reg">
        <Address>0x35014</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp15Reg">
        <Address>0x35015</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp16Reg">
        <Address>0x35016</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp17Reg">
        <Address>0x35017</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp18Reg">
        <Address>0x35018</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp19Reg">
        <Address>0x35019</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp1AReg">
        <Address>0x3501a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp1BReg">
        <Address>0x3501b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp1CReg">
        <Address>0x3501c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp1DReg">
        <Address>0x3501d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp1EReg">
        <Address>0x3501e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp1FReg">
        <Address>0x3501f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp20Reg">
        <Address>0x35020</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp21Reg">
        <Address>0x35021</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp22Reg">
        <Address>0x35022</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp23Reg">
        <Address>0x35023</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp24Reg">
        <Address>0x35024</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp25Reg">
        <Address>0x35025</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp26Reg">
        <Address>0x35026</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp27Reg">
        <Address>0x35027</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp28Reg">
        <Address>0x35028</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp29Reg">
        <Address>0x35029</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp2AReg">
        <Address>0x3502a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp2BReg">
        <Address>0x3502b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp2CReg">
        <Address>0x3502c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp2DReg">
        <Address>0x3502d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp30Reg">
        <Address>0x35030</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp31Reg">
        <Address>0x35031</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp32Reg">
        <Address>0x35032</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp33Reg">
        <Address>0x35033</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp34Reg">
        <Address>0x35034</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp35Reg">
        <Address>0x35035</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp36Reg">
        <Address>0x35036</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp37Reg">
        <Address>0x35037</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp38Reg">
        <Address>0x35038</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp39Reg">
        <Address>0x35039</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp3AReg">
        <Address>0x3503a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp3BReg">
        <Address>0x3503b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp3CReg">
        <Address>0x3503c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp3DReg">
        <Address>0x3503d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp3EReg">
        <Address>0x3503e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp3FReg">
        <Address>0x3503f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp40Reg">
        <Address>0x35040</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp41Reg">
        <Address>0x35041</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp42Reg">
        <Address>0x35042</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp43Reg">
        <Address>0x35043</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp44Reg">
        <Address>0x35044</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp45Reg">
        <Address>0x35045</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp46Reg">
        <Address>0x35046</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp47Reg">
        <Address>0x35047</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp48Reg">
        <Address>0x35048</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp49Reg">
        <Address>0x35049</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp4AReg">
        <Address>0x3504a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp4BReg">
        <Address>0x3504b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp4CReg">
        <Address>0x3504c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp4DReg">
        <Address>0x3504d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp4EReg">
        <Address>0x3504e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp4FReg">
        <Address>0x3504f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp50Reg">
        <Address>0x35050</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp51Reg">
        <Address>0x35051</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp52Reg">
        <Address>0x35052</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp53Reg">
        <Address>0x35053</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp54Reg">
        <Address>0x35054</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp55Reg">
        <Address>0x35055</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp56Reg">
        <Address>0x35056</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp57Reg">
        <Address>0x35057</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp58Reg">
        <Address>0x35058</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp59Reg">
        <Address>0x35059</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp5AReg">
        <Address>0x3505a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp5BReg">
        <Address>0x3505b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp5CReg">
        <Address>0x3505c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp5DReg">
        <Address>0x3505d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp5EReg">
        <Address>0x3505e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp5FReg">
        <Address>0x3505f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp60Reg">
        <Address>0x35060</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp61Reg">
        <Address>0x35061</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp62Reg">
        <Address>0x35062</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp63Reg">
        <Address>0x35063</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp64Reg">
        <Address>0x35064</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp65Reg">
        <Address>0x35065</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp66Reg">
        <Address>0x35066</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp67Reg">
        <Address>0x35067</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp68Reg">
        <Address>0x35068</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp69Reg">
        <Address>0x35069</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp6AReg">
        <Address>0x3506a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp6BReg">
        <Address>0x3506b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp6CReg">
        <Address>0x3506c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp6DReg">
        <Address>0x3506d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp6EReg">
        <Address>0x3506e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp6FReg">
        <Address>0x3506f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp70Reg">
        <Address>0x35070</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp71Reg">
        <Address>0x35071</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp72Reg">
        <Address>0x35072</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp73Reg">
        <Address>0x35073</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp74Reg">
        <Address>0x35074</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp75Reg">
        <Address>0x35075</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp76Reg">
        <Address>0x35076</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp77Reg">
        <Address>0x35077</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp78Reg">
        <Address>0x35078</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp79Reg">
        <Address>0x35079</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp7AReg">
        <Address>0x3507a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pIsp7BReg">
        <Address>0x3507b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawbinL0Reg">
        <Address>0x35100</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawbinL1Reg">
        <Address>0x35101</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawbinL2Reg">
        <Address>0x35102</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawbinL3Reg">
        <Address>0x35103</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawbinL4Reg">
        <Address>0x35104</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawbinL5Reg">
        <Address>0x35105</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawbinL6Reg">
        <Address>0x35106</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawbinL7Reg">
        <Address>0x35107</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawbinL8Reg">
        <Address>0x35108</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawbinL9Reg">
        <Address>0x35109</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawbinLAReg">
        <Address>0x3510a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawbinLBReg">
        <Address>0x3510b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pLenc9Reg">
        <Address>0x35189</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pLencAReg">
        <Address>0x3518a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pLencBReg">
        <Address>0x3518b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pLencCReg">
        <Address>0x3518c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pLencDReg">
        <Address>0x3518d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL0Reg">
        <Address>0x35200</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL1Reg">
        <Address>0x35201</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL2Reg">
        <Address>0x35202</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL3Reg">
        <Address>0x35203</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL4Reg">
        <Address>0x35204</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL5Reg">
        <Address>0x35205</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL6Reg">
        <Address>0x35206</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL7Reg">
        <Address>0x35207</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL8Reg">
        <Address>0x35208</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL9Reg">
        <Address>0x35209</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbLAReg">
        <Address>0x3520a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbLBReg">
        <Address>0x3520b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbLCReg">
        <Address>0x3520c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbLDReg">
        <Address>0x3520d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbLEReg">
        <Address>0x3520e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbLFReg">
        <Address>0x3520f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL10Reg">
        <Address>0x35210</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL11Reg">
        <Address>0x35211</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL12Reg">
        <Address>0x35212</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL13Reg">
        <Address>0x35213</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL14Reg">
        <Address>0x35214</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL15Reg">
        <Address>0x35215</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL16Reg">
        <Address>0x35216</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbL17Reg">
        <Address>0x35217</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL0Reg">
        <Address>0x35240</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL1Reg">
        <Address>0x35241</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL2Reg">
        <Address>0x35242</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL3Reg">
        <Address>0x35243</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL4Reg">
        <Address>0x35244</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL5Reg">
        <Address>0x35245</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL6Reg">
        <Address>0x35246</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL7Reg">
        <Address>0x35247</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL8Reg">
        <Address>0x35248</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL9Reg">
        <Address>0x35249</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcLAReg">
        <Address>0x3524a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcLBReg">
        <Address>0x3524b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcLCReg">
        <Address>0x3524c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcLDReg">
        <Address>0x3524d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcLEReg">
        <Address>0x3524e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcLFReg">
        <Address>0x3524f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL11Reg">
        <Address>0x35251</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL12Reg">
        <Address>0x35252</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL13Reg">
        <Address>0x35253</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL14Reg">
        <Address>0x35254</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL15Reg">
        <Address>0x35255</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL16Reg">
        <Address>0x35256</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL17Reg">
        <Address>0x35257</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcL18Reg">
        <Address>0x35258</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowL0Reg">
        <Address>0x35320</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowL1Reg">
        <Address>0x35321</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowL2Reg">
        <Address>0x35322</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowL3Reg">
        <Address>0x35323</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowL4Reg">
        <Address>0x35324</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowL5Reg">
        <Address>0x35325</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowL6Reg">
        <Address>0x35326</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowL7Reg">
        <Address>0x35327</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowL8Reg">
        <Address>0x35328</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pUpScaleL0Reg">
        <Address>0x35360</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pUpScaleL1Reg">
        <Address>0x35361</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pUpScaleL2Reg">
        <Address>0x35362</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pUpScaleL3Reg">
        <Address>0x35363</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pUpScaleL4Reg">
        <Address>0x35364</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pUpScaleL5Reg">
        <Address>0x35365</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pUpScaleS0Reg">
        <Address>0x35660</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pUpScaleS1Reg">
        <Address>0x35661</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pUpScaleS2Reg">
        <Address>0x35662</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pUpScaleS3Reg">
        <Address>0x35663</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pUpScaleS4Reg">
        <Address>0x35664</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pUpScaleS5Reg">
        <Address>0x35665</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgL0Reg">
        <Address>0x353a0</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgL1Reg">
        <Address>0x353a1</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgL2Reg">
        <Address>0x353a2</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgL3Reg">
        <Address>0x353a3</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgL4Reg">
        <Address>0x353a4</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgL5Reg">
        <Address>0x353a5</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgL6Reg">
        <Address>0x353a6</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgL7Reg">
        <Address>0x353a7</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgL8Reg">
        <Address>0x353a8</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgL9Reg">
        <Address>0x353a9</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgLAReg">
        <Address>0x353aa</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgLBReg">
        <Address>0x353ab</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgLCReg">
        <Address>0x353ac</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgLDReg">
        <Address>0x353ad</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgLEReg">
        <Address>0x353ae</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgLFReg">
        <Address>0x353af</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgL10Reg">
        <Address>0x353b0</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgLReadoutReg">
        <Address>0x353b3</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgS0Reg">
        <Address>0x356a0</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgS1Reg">
        <Address>0x356a1</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgS2Reg">
        <Address>0x356a2</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgS3Reg">
        <Address>0x356a3</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgS4Reg">
        <Address>0x356a4</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgS5Reg">
        <Address>0x356a5</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgS6Reg">
        <Address>0x356a6</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgS7Reg">
        <Address>0x356a7</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgS8Reg">
        <Address>0x356a8</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgS9Reg">
        <Address>0x356a9</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgSAReg">
        <Address>0x356aa</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgSBReg">
        <Address>0x356ab</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgSCReg">
        <Address>0x356ac</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgSDReg">
        <Address>0x356ad</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgSEReg">
        <Address>0x356ae</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgSFReg">
        <Address>0x356af</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgS10Reg">
        <Address>0x356b0</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAvgSReadoutReg">
        <Address>0x356b3</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawBinS0Reg">
        <Address>0x35400</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawBinS1Reg">
        <Address>0x35401</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawBinS2Reg">
        <Address>0x35402</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawBinS3Reg">
        <Address>0x35403</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawBinS4Reg">
        <Address>0x35404</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawBinS5Reg">
        <Address>0x35405</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawBinS6Reg">
        <Address>0x35406</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawBinS7Reg">
        <Address>0x35407</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawBinS8Reg">
        <Address>0x35408</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawBinS9Reg">
        <Address>0x35409</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawBinSAReg">
        <Address>0x3540a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pRawBinSBReg">
        <Address>0x3540b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS0Reg">
        <Address>0x35500</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS1Reg">
        <Address>0x35501</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS2Reg">
        <Address>0x35502</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS3Reg">
        <Address>0x35503</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS4Reg">
        <Address>0x35504</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS5Reg">
        <Address>0x35505</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS6Reg">
        <Address>0x35506</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS7Reg">
        <Address>0x35507</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS8Reg">
        <Address>0x35508</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS9Reg">
        <Address>0x35509</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbSAReg">
        <Address>0x3550a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbSBReg">
        <Address>0x3550b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbSCReg">
        <Address>0x3550c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbSDReg">
        <Address>0x3550d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbSEReg">
        <Address>0x3550e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbSFReg">
        <Address>0x3550f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS10Reg">
        <Address>0x35510</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS11Reg">
        <Address>0x35511</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS12Reg">
        <Address>0x35512</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS13Reg">
        <Address>0x35513</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS14Reg">
        <Address>0x35514</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS15Reg">
        <Address>0x35515</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS16Reg">
        <Address>0x35516</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pAwbS17Reg">
        <Address>0x35517</Address>
        <Length>4</Length>
        <AccessMode>RO</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS0Reg">
        <Address>0x35540</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS1Reg">
        <Address>0x35541</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS2Reg">
        <Address>0x35542</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS3Reg">
        <Address>0x35543</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS4Reg">
        <Address>0x35544</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS5Reg">
        <Address>0x35545</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS6Reg">
        <Address>0x35546</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS7Reg">
        <Address>0x35547</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS8Reg">
        <Address>0x35548</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS9Reg">
        <Address>0x35549</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcSAReg">
        <Address>0x3554a</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcSBReg">
        <Address>0x3554b</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcSCReg">
        <Address>0x3554c</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcSDReg">
        <Address>0x3554d</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcSEReg">
        <Address>0x3554e</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcSFReg">
        <Address>0x3554f</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS11Reg">
        <Address>0x35551</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS12Reg">
        <Address>0x35552</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS13Reg">
        <Address>0x35553</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS14Reg">
        <Address>0x35554</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS15Reg">
        <Address>0x35555</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS16Reg">
        <Address>0x35556</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS17Reg">
        <Address>0x35557</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pDpcS18Reg">
        <Address>0x35558</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowS0Reg">
        <Address>0x35620</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowS1Reg">
        <Address>0x35621</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowS2Reg">
        <Address>0x35622</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowS3Reg">
        <Address>0x35623</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowS4Reg">
        <Address>0x35624</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowS5Reg">
        <Address>0x35625</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowS6Reg">
        <Address>0x35626</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowS7Reg">
        <Address>0x35627</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <IntReg Name="pWindowS8Reg">
        <Address>0x35628</Address>
        <Length>4</Length>
        <AccessMode>RW</AccessMode>
        <pPort>Device</pPort>
        <pInvalidator>RefreshDeviceStatus</pInvalidator>
        <Sign>Unsigned</Sign>
        <Endianess>LittleEndian</Endianess>
    </IntReg>
    <Command Name="RefreshDeviceStatus">
        <DisplayName>Refresh Device Status</DisplayName>
        <Visibility>Beginner</Visibility>
        <ImposedAccessMode>WO</ImposedAccessMode>
        <Value>1</Value>
        <CommandValue>1</CommandValue>
    </Command>
    <Port Name="Device" NameSpace="Standard">
        <ToolTip>Access to GenCP device</ToolTip>
    </Port>
    <Integer Name="FileSelector_RegAddr">
            <Value>0x3A000</Value>
        </Integer>
        <Integer Name="FileOperationSelector_RegAddr">
            <Value>0x3A004</Value>
        </Integer>
        <Integer Name="FileOpenMode_RegAddr">
            <Value>0x3A008</Value>
        </Integer>
        <Integer Name="FileOperationExecute_RegAddr">
            <Value>0x3A00C</Value>
        </Integer>
        <Integer Name="FileAccessOffset_RegAddr">
            <Value>0x3A014</Value>
        </Integer>
        <Integer Name="FileAccessLength_RegAddr">
            <Value>0x3A018</Value>
        </Integer>
        <Integer Name="FileOperationStatus_RegAddr">
            <Value>0x3A01C</Value>
        </Integer>
        <Integer Name="FileOperationResult_RegAddr">
            <Value>0x3A020</Value>
        </Integer>
        <Integer Name="FileSize_RegAddr">
            <Value>0x3A024</Value>
        </Integer>
        <Integer Name="FileAccessBuffer_RegAddr">
            <Value>0x3E000</Value>
        </Integer>
</RegisterDescription>
