<rss version="2.0">
  <channel>
    <title>GitHub Systemverilog Languages Daily Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Daily Trending of Systemverilog Languages in GitHub</description>
    <pubDate>Thu, 25 Dec 2025 19:07:44 GMT</pubDate>
    <item>
      <title>verilator/verilator</title>
      <link>https://github.com/verilator/verilator</link>
      <description>Verilator open-source SystemVerilog simulator and lint system</description>
      <guid>https://github.com/verilator/verilator</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>3,255</stars>
      <forks>729</forks>
      <addStars>3</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1180685?s=40&amp;v=4</avatar>
          <name>wsnyder</name>
          <url>https://github.com/wsnyder</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/16000351?s=40&amp;v=4</avatar>
          <name>gezalore</name>
          <url>https://github.com/gezalore</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/26442738?s=40&amp;v=4</avatar>
          <name>RRozak</name>
          <url>https://github.com/RRozak</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6840496?s=40&amp;v=4</avatar>
          <name>toddstrader</name>
          <url>https://github.com/toddstrader</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9216518?s=40&amp;v=4</avatar>
          <name>kbieganski</name>
          <url>https://github.com/kbieganski</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>rsd-devel/rsd</title>
      <link>https://github.com/rsd-devel/rsd</link>
      <description>RSD: RISC-V Out-of-Order Superscalar Processor</description>
      <guid>https://github.com/rsd-devel/rsd</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,139</stars>
      <forks>112</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6016305?s=40&amp;v=4</avatar>
          <name>shioyadan</name>
          <url>https://github.com/shioyadan</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/29534103?s=40&amp;v=4</avatar>
          <name>reo-pon</name>
          <url>https://github.com/reo-pon</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/19609323?s=40&amp;v=4</avatar>
          <name>mmxsrup</name>
          <url>https://github.com/mmxsrup</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7815537?s=40&amp;v=4</avatar>
          <name>clkbug</name>
          <url>https://github.com/clkbug</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/21212?s=40&amp;v=4</avatar>
          <name>mithro</name>
          <url>https://github.com/mithro</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/caliptra-rtl</title>
      <link>https://github.com/chipsalliance/caliptra-rtl</link>
      <description>HW Design Collateral for Caliptra RoT IP</description>
      <guid>https://github.com/chipsalliance/caliptra-rtl</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>124</stars>
      <forks>70</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11879229?s=40&amp;v=4</avatar>
          <name>calebofearth</name>
          <url>https://github.com/calebofearth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/108370498?s=40&amp;v=4</avatar>
          <name>Nitsirks</name>
          <url>https://github.com/Nitsirks</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/102058313?s=40&amp;v=4</avatar>
          <name>mojtaba-bisheh</name>
          <url>https://github.com/mojtaba-bisheh</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/125604693?s=40&amp;v=4</avatar>
          <name>upadhyayulakiran</name>
          <url>https://github.com/upadhyayulakiran</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/107714838?s=40&amp;v=4</avatar>
          <name>anjpar</name>
          <url>https://github.com/anjpar</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>bespoke-silicon-group/basejump_stl</title>
      <link>https://github.com/bespoke-silicon-group/basejump_stl</link>
      <description>BaseJump STL: A Standard Template Library for SystemVerilog</description>
      <guid>https://github.com/bespoke-silicon-group/basejump_stl</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>628</stars>
      <forks>111</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/17460864?s=40&amp;v=4</avatar>
          <name>taylor-bsg</name>
          <url>https://github.com/taylor-bsg</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46542701?s=40&amp;v=4</avatar>
          <name>tommydcjung</name>
          <url>https://github.com/tommydcjung</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2322266?s=40&amp;v=4</avatar>
          <name>dpetrisko</name>
          <url>https://github.com/dpetrisko</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2791860?s=40&amp;v=4</avatar>
          <name>ShawnLess</name>
          <url>https://github.com/ShawnLess</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11407587?s=40&amp;v=4</avatar>
          <name>gaozihou</name>
          <url>https://github.com/gaozihou</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/ibex</title>
      <link>https://github.com/lowRISC/ibex</link>
      <description>Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.</description>
      <guid>https://github.com/lowRISC/ibex</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,712</stars>
      <forks>674</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/471032?s=40&amp;v=4</avatar>
          <name>GregAC</name>
          <url>https://github.com/GregAC</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1159506?s=40&amp;v=4</avatar>
          <name>Atokulus</name>
          <url>https://github.com/Atokulus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2758621?s=40&amp;v=4</avatar>
          <name>atraber</name>
          <url>https://github.com/atraber</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>OpenTitan: Open source silicon root of trust</description>
      <guid>https://github.com/lowRISC/opentitan</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>3,069</stars>
      <forks>928</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11466553?s=40&amp;v=4</avatar>
          <name>cindychip</name>
          <url>https://github.com/cindychip</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5633066?s=40&amp;v=4</avatar>
          <name>timothytrippel</name>
          <url>https://github.com/timothytrippel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/axi_mem_if</title>
      <link>https://github.com/pulp-platform/axi_mem_if</link>
      <description>Simple single-port AXI memory interface</description>
      <guid>https://github.com/pulp-platform/axi_mem_if</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>49</stars>
      <forks>28</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7882682?s=40&amp;v=4</avatar>
          <name>FrancescoConti</name>
          <url>https://github.com/FrancescoConti</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/342324?s=40&amp;v=4</avatar>
          <name>fabianschuiki</name>
          <url>https://github.com/fabianschuiki</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/525783?s=40&amp;v=4</avatar>
          <name>jrrk</name>
          <url>https://github.com/jrrk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>aws/aws-fpga</title>
      <link>https://github.com/aws/aws-fpga</link>
      <description>Official repository of the AWS EC2 FPGA Hardware and Software Development Kit</description>
      <guid>https://github.com/aws/aws-fpga</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,623</stars>
      <forks>534</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/23247657?s=40&amp;v=4</avatar>
          <name>kristopk</name>
          <url>https://github.com/kristopk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/23247716?s=40&amp;v=4</avatar>
          <name>deeppat</name>
          <url>https://github.com/deeppat</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/23534756?s=40&amp;v=4</avatar>
          <name>AWSGH</name>
          <url>https://github.com/AWSGH</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/174385813?s=40&amp;v=4</avatar>
          <name>mjthimm</name>
          <url>https://github.com/mjthimm</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/82236989?s=40&amp;v=4</avatar>
          <name>kyyalama2</name>
          <url>https://github.com/kyyalama2</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/common_cells</title>
      <link>https://github.com/pulp-platform/common_cells</link>
      <description>Common SystemVerilog components</description>
      <guid>https://github.com/pulp-platform/common_cells</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>691</stars>
      <forks>188</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6498078?s=40&amp;v=4</avatar>
          <name>niwis</name>
          <url>https://github.com/niwis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33124232?s=40&amp;v=4</avatar>
          <name>stmach</name>
          <url>https://github.com/stmach</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7882682?s=40&amp;v=4</avatar>
          <name>FrancescoConti</name>
          <url>https://github.com/FrancescoConti</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>