<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/pdmic0.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">pdmic0.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="pdmic0_8h__dep__incl.svg" width="1274" height="186"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="pdmic0_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab9069e55a9d121df60e8356a31c987ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#ab9069e55a9d121df60e8356a31c987ea">REG_PDMIC0_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C000U)</td></tr>
<tr class="memdesc:ab9069e55a9d121df60e8356a31c987ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) Control Register  <a href="#ab9069e55a9d121df60e8356a31c987ea">More...</a><br /></td></tr>
<tr class="separator:ab9069e55a9d121df60e8356a31c987ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205ee93fce5ce3cdf75d2b6105cc3b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#a205ee93fce5ce3cdf75d2b6105cc3b88">REG_PDMIC0_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C004U)</td></tr>
<tr class="memdesc:a205ee93fce5ce3cdf75d2b6105cc3b88"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) Mode Register  <a href="#a205ee93fce5ce3cdf75d2b6105cc3b88">More...</a><br /></td></tr>
<tr class="separator:a205ee93fce5ce3cdf75d2b6105cc3b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af07057b32d2b48a027d1d39f84fd07a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#af07057b32d2b48a027d1d39f84fd07a8">REG_PDMIC0_CDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C014U)</td></tr>
<tr class="memdesc:af07057b32d2b48a027d1d39f84fd07a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) Converted Data Register  <a href="#af07057b32d2b48a027d1d39f84fd07a8">More...</a><br /></td></tr>
<tr class="separator:af07057b32d2b48a027d1d39f84fd07a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e92ad21437945adde35bea66932a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#ab6e92ad21437945adde35bea66932a63">REG_PDMIC0_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002C018U)</td></tr>
<tr class="memdesc:ab6e92ad21437945adde35bea66932a63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) Interrupt Enable Register  <a href="#ab6e92ad21437945adde35bea66932a63">More...</a><br /></td></tr>
<tr class="separator:ab6e92ad21437945adde35bea66932a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9877fc237aedb3194471f2eb9d37cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#aa9877fc237aedb3194471f2eb9d37cd0">REG_PDMIC0_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002C01CU)</td></tr>
<tr class="memdesc:aa9877fc237aedb3194471f2eb9d37cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) Interrupt Disable Register  <a href="#aa9877fc237aedb3194471f2eb9d37cd0">More...</a><br /></td></tr>
<tr class="separator:aa9877fc237aedb3194471f2eb9d37cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6879c33952579c353434d28003d2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#a1d6879c33952579c353434d28003d2de">REG_PDMIC0_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C020U)</td></tr>
<tr class="memdesc:a1d6879c33952579c353434d28003d2de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) Interrupt Mask Register  <a href="#a1d6879c33952579c353434d28003d2de">More...</a><br /></td></tr>
<tr class="separator:a1d6879c33952579c353434d28003d2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e0b3ac7781e22a34aea69d5c22e27f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#a44e0b3ac7781e22a34aea69d5c22e27f">REG_PDMIC0_ISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C024U)</td></tr>
<tr class="memdesc:a44e0b3ac7781e22a34aea69d5c22e27f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) Interrupt Status Register  <a href="#a44e0b3ac7781e22a34aea69d5c22e27f">More...</a><br /></td></tr>
<tr class="separator:a44e0b3ac7781e22a34aea69d5c22e27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae35f64e65d86da124611fc42b0c92dc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#ae35f64e65d86da124611fc42b0c92dc8">REG_PDMIC0_DSPR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C058U)</td></tr>
<tr class="memdesc:ae35f64e65d86da124611fc42b0c92dc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) DSP Configuration Register 0  <a href="#ae35f64e65d86da124611fc42b0c92dc8">More...</a><br /></td></tr>
<tr class="separator:ae35f64e65d86da124611fc42b0c92dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96070438b5a3c29f0a01c4c2b6b79910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#a96070438b5a3c29f0a01c4c2b6b79910">REG_PDMIC0_DSPR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C05CU)</td></tr>
<tr class="memdesc:a96070438b5a3c29f0a01c4c2b6b79910"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) DSP Configuration Register 1  <a href="#a96070438b5a3c29f0a01c4c2b6b79910">More...</a><br /></td></tr>
<tr class="separator:a96070438b5a3c29f0a01c4c2b6b79910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1fe6c36147c01f310b4f9d81c563c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#aa1fe6c36147c01f310b4f9d81c563c9b">REG_PDMIC0_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C0E4U)</td></tr>
<tr class="memdesc:aa1fe6c36147c01f310b4f9d81c563c9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) Write Protection Mode Register  <a href="#aa1fe6c36147c01f310b4f9d81c563c9b">More...</a><br /></td></tr>
<tr class="separator:aa1fe6c36147c01f310b4f9d81c563c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c857db3cb12da5b4420d1edb255e300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#a8c857db3cb12da5b4420d1edb255e300">REG_PDMIC0_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C0E8U)</td></tr>
<tr class="memdesc:a8c857db3cb12da5b4420d1edb255e300"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) Write Protection Status Register  <a href="#a8c857db3cb12da5b4420d1edb255e300">More...</a><br /></td></tr>
<tr class="separator:a8c857db3cb12da5b4420d1edb255e300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32c1971e34b3286af055577eed4e69b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#ab32c1971e34b3286af055577eed4e69b">REG_PDMIC0_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C100U)</td></tr>
<tr class="memdesc:ab32c1971e34b3286af055577eed4e69b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) Receive Pointer Register  <a href="#ab32c1971e34b3286af055577eed4e69b">More...</a><br /></td></tr>
<tr class="separator:ab32c1971e34b3286af055577eed4e69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af44b60b6b5c8e01c7105696fed60db3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#af44b60b6b5c8e01c7105696fed60db3f">REG_PDMIC0_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C104U)</td></tr>
<tr class="memdesc:af44b60b6b5c8e01c7105696fed60db3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) Receive Counter Register  <a href="#af44b60b6b5c8e01c7105696fed60db3f">More...</a><br /></td></tr>
<tr class="separator:af44b60b6b5c8e01c7105696fed60db3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff79c16d5b82920832b7df0ec816c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#a7ff79c16d5b82920832b7df0ec816c77">REG_PDMIC0_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C110U)</td></tr>
<tr class="memdesc:a7ff79c16d5b82920832b7df0ec816c77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) Receive Next Pointer Register  <a href="#a7ff79c16d5b82920832b7df0ec816c77">More...</a><br /></td></tr>
<tr class="separator:a7ff79c16d5b82920832b7df0ec816c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e40680100a39d884711cb205b4bae6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#a5e40680100a39d884711cb205b4bae6c">REG_PDMIC0_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C114U)</td></tr>
<tr class="memdesc:a5e40680100a39d884711cb205b4bae6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) Receive Next Counter Register  <a href="#a5e40680100a39d884711cb205b4bae6c">More...</a><br /></td></tr>
<tr class="separator:a5e40680100a39d884711cb205b4bae6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4bff0b0d0772abc247c2abb36615262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#aa4bff0b0d0772abc247c2abb36615262">REG_PDMIC0_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002C120U)</td></tr>
<tr class="memdesc:aa4bff0b0d0772abc247c2abb36615262"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) Transfer Control Register  <a href="#aa4bff0b0d0772abc247c2abb36615262">More...</a><br /></td></tr>
<tr class="separator:aa4bff0b0d0772abc247c2abb36615262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac22799f188169f22e88ffa7c5e9ba403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pdmic0_8h.xhtml#ac22799f188169f22e88ffa7c5e9ba403">REG_PDMIC0_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C124U)</td></tr>
<tr class="memdesc:ac22799f188169f22e88ffa7c5e9ba403"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PDMIC0) Transfer Status Register  <a href="#ac22799f188169f22e88ffa7c5e9ba403">More...</a><br /></td></tr>
<tr class="separator:ac22799f188169f22e88ffa7c5e9ba403"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="af07057b32d2b48a027d1d39f84fd07a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af07057b32d2b48a027d1d39f84fd07a8">&sect;&nbsp;</a></span>REG_PDMIC0_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_CDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) Converted Data Register </p>

</div>
</div>
<a id="ab9069e55a9d121df60e8356a31c987ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9069e55a9d121df60e8356a31c987ea">&sect;&nbsp;</a></span>REG_PDMIC0_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) Control Register </p>

</div>
</div>
<a id="ae35f64e65d86da124611fc42b0c92dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae35f64e65d86da124611fc42b0c92dc8">&sect;&nbsp;</a></span>REG_PDMIC0_DSPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_DSPR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) DSP Configuration Register 0 </p>

</div>
</div>
<a id="a96070438b5a3c29f0a01c4c2b6b79910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96070438b5a3c29f0a01c4c2b6b79910">&sect;&nbsp;</a></span>REG_PDMIC0_DSPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_DSPR1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C05CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) DSP Configuration Register 1 </p>

</div>
</div>
<a id="aa9877fc237aedb3194471f2eb9d37cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9877fc237aedb3194471f2eb9d37cd0">&sect;&nbsp;</a></span>REG_PDMIC0_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002C01CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) Interrupt Disable Register </p>

</div>
</div>
<a id="ab6e92ad21437945adde35bea66932a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e92ad21437945adde35bea66932a63">&sect;&nbsp;</a></span>REG_PDMIC0_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002C018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) Interrupt Enable Register </p>

</div>
</div>
<a id="a1d6879c33952579c353434d28003d2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d6879c33952579c353434d28003d2de">&sect;&nbsp;</a></span>REG_PDMIC0_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) Interrupt Mask Register </p>

</div>
</div>
<a id="a44e0b3ac7781e22a34aea69d5c22e27f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e0b3ac7781e22a34aea69d5c22e27f">&sect;&nbsp;</a></span>REG_PDMIC0_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_ISR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) Interrupt Status Register </p>

</div>
</div>
<a id="a205ee93fce5ce3cdf75d2b6105cc3b88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a205ee93fce5ce3cdf75d2b6105cc3b88">&sect;&nbsp;</a></span>REG_PDMIC0_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) Mode Register </p>

</div>
</div>
<a id="aa4bff0b0d0772abc247c2abb36615262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4bff0b0d0772abc247c2abb36615262">&sect;&nbsp;</a></span>REG_PDMIC0_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002C120U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) Transfer Control Register </p>

</div>
</div>
<a id="ac22799f188169f22e88ffa7c5e9ba403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac22799f188169f22e88ffa7c5e9ba403">&sect;&nbsp;</a></span>REG_PDMIC0_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C124U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) Transfer Status Register </p>

</div>
</div>
<a id="af44b60b6b5c8e01c7105696fed60db3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af44b60b6b5c8e01c7105696fed60db3f">&sect;&nbsp;</a></span>REG_PDMIC0_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C104U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) Receive Counter Register </p>

</div>
</div>
<a id="a5e40680100a39d884711cb205b4bae6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e40680100a39d884711cb205b4bae6c">&sect;&nbsp;</a></span>REG_PDMIC0_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C114U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) Receive Next Counter Register </p>

</div>
</div>
<a id="a7ff79c16d5b82920832b7df0ec816c77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ff79c16d5b82920832b7df0ec816c77">&sect;&nbsp;</a></span>REG_PDMIC0_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C110U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) Receive Next Pointer Register </p>

</div>
</div>
<a id="ab32c1971e34b3286af055577eed4e69b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab32c1971e34b3286af055577eed4e69b">&sect;&nbsp;</a></span>REG_PDMIC0_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) Receive Pointer Register </p>

</div>
</div>
<a id="aa1fe6c36147c01f310b4f9d81c563c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1fe6c36147c01f310b4f9d81c563c9b">&sect;&nbsp;</a></span>REG_PDMIC0_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C0E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) Write Protection Mode Register </p>

</div>
</div>
<a id="a8c857db3cb12da5b4420d1edb255e300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c857db3cb12da5b4420d1edb255e300">&sect;&nbsp;</a></span>REG_PDMIC0_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PDMIC0_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C0E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PDMIC0) Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
