Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  2 16:27:30 2024
| Host         : eecs-digital-07 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 reader_main/uart_rec/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            reader_main/uart_rec/period_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.217ns (27.111%)  route 3.272ns (72.889%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=225, estimated)      1.612     5.120    reader_main/uart_rec/clk_100mhz_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  reader_main/uart_rec/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.419     5.539 f  reader_main/uart_rec/period_count_reg[3]/Q
                         net (fo=4, estimated)        1.016     6.555    reader_main/uart_rec/period_count[3]
    SLICE_X7Y82          LUT3 (Prop_lut3_I2_O)        0.324     6.879 r  reader_main/uart_rec/receive_data[7]_i_4/O
                         net (fo=2, estimated)        0.608     7.487    reader_main/uart_rec/receive_data[7]_i_4_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I2_O)        0.326     7.813 f  reader_main/uart_rec/receive_data[7]_i_1/O
                         net (fo=20, estimated)       0.865     8.678    reader_main/uart_rec/receive_data[7]_i_1_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I2_O)        0.148     8.826 r  reader_main/uart_rec/period_count[1]_i_1/O
                         net (fo=1, estimated)        0.783     9.609    reader_main/uart_rec/period_count[1]_i_1_n_0
    SLICE_X6Y82          FDRE                                         r  reader_main/uart_rec/period_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=225, estimated)      1.495    14.830    reader_main/uart_rec/clk_100mhz_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  reader_main/uart_rec/period_count_reg[1]/C
                         clock pessimism              0.266    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)       -0.263    14.797    reader_main/uart_rec/period_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  5.188    




