============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:18:58 pm
  Module:                 carry_select_adder_661010_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Path Delay Check
     Startpoint: (F) B[12]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    4500         -  
      Drv Adjust:+       0         0  
         Arrival:=    4500            
                                      
   Required Time:=    4500            
       Data Path:-    4498            
           Slack:=       2            

Exceptions/Constraints:
  max_delay             4500            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags     Arc     Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------
  B[12]                                                     -       -         F     (arrival)                      2  7.7  1000     0       0    (-,-) 
  CSA_BLOCKS[2].RCA_C1/F1A/g42/Y                            -       A->Y      R     sky130_fd_sc_hd__clkinv_1      2  9.0   221   277     277    (-,-) 
  CSA_BLOCKS[2].RCA_C1/F1A/g40__8428/Y                      -       B->Y      F     sky130_fd_sc_hd__nand2_1       1  5.8    82   105     382    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g2/COUT        -       A->COUT   F     sky130_fd_sc_hd__fah_1         2  7.7    99   370     752    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g59__6131/Y    -       B1->Y     R     sky130_fd_sc_hd__o21ai_0       1  3.8   299   102     854    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g57__8246/Y    -       B->Y      F     sky130_fd_sc_hd__nand2b_1      1  3.6    72   100     954    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[3].FA/g57__5115/COUT -       CI->COUT  F     sky130_fd_sc_hd__fah_1         1  5.8    73   268    1222    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[4].FA/g57__7482/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   388    1610    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[5].FA/g57__4733/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   396    2006    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[6].FA/g57__6161/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   396    2402    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[7].FA/g57__9315/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   396    2798    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[8].FA/g57__9945/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   396    3195    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[9].FA/g57__2883/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  8.9   113   421    3616    (-,-) 
  g552__6131/Y                                              -       A0->Y     R     sky130_fd_sc_hd__mux2i_4      11 44.7   406   366    3982    (-,-) 
  g540__6260/X                                              -       S->X      F     sky130_fd_sc_hd__mux2_2        1 51.3   158   516    4498    (-,-) 
  Cout                                                      -       -         F     (port)                         -    -     -     0    4498    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------

