POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,ADC,ADD,ADD,ADD,SUB,ADD,AND,ADD,OR,ADD,ADD,AND,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,TEST,ADD,ADD,ADC,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,OR,OR,ADD,DB,DB,OR,SBB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,OR,ADD,AND,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,JB,JB,ADD,ADD,ADC,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,INS,OUTS,MOVSXD,ADD,ADD,ADD,ADD,ADD,ADD,DB,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SHR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,INT,ADD,ADD,ADD,DB,DB,ADD,SUB,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,DB,ADD,JNP,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,JB,JNP,ADD,ADD,ADC,JNP,ADD,ADD,ADD,ADC,ADD,OUTS,ADC,DB,ADD,JNP,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,DB,ADD,JNP,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,POP,ADD,ADD,ADD,OR,ADD,ADD,ADD,OR,DB,ADD,JNP,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,DB,ADD,JNP,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,OUTS,ADD,ADD,ADD,ADC,JNP,ADD,ADD,ADD,ADD,DB,OUTS,DB,ADD,OR,DB,ADD,JNP,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,DB,ADD,JNP,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,OUTS,ADD,ADD,ADD,ADC,JNP,ADD,ADD,ADD,ADD,DB,OUTS,DB,ADD,OR,DB,ADD,JNP,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,DB,ADD,JNP,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,OUTS,ADD,ADD,ADD,ADC,JNP,ADD,ADD,ADD,ADD,DB,OUTS,DB,ADD,OR,DB,ADD,JNP,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,DB,ADD,JNP,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,MOV,MOV,ADD,SUB,ADD,JGE,ADD,ADD,ADD,JGE,ADD,ADD,JNP,ADD,ADD,ADC,JNP,ADD,ADD,JLE,ADD,OR,ADD,OR,DB,ADD,JNP,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,DB,ADD,JNP,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,OUTS,ADD,ADD,ADD,ADC,JNP,ADD,ADD,ADD,ADD,DB,OUTS,SBB,ADD,SUB,ADD,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,DB,ADD,JNP,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,OUTS,ADD,ADD,ADD,ADC,JNP,ADD,ADD,ADD,ADD,DB,OUTS,SBB,ADD,SUB,ADD,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,DB,ADD,JNP,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,OUTS,ADD,ADD,ADD,ADC,JNP,ADD,ADD,ADD,ADD,DB,OUTS,SBB,ADD,SUB,ADD,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,DB,ADD,JNP,ADD,ADD,SUB,ADD,OR,ADD,JGE,ADD,ADD,OUTS,ADD,ADD,ADD,ADC,JNP,ADD,ADD,ADD,ADD,DB,OUTS,SBB,ADD,SUB,ADD,XOR,TEST,ADD,ADD,ADD,ADD,ADD,DB,JGE,ADD,ADD,DB,JGE,ADD,ADD,DB,ADC,ADD,ADD,AND,ADD,ADD,AND,ADD,ADD,DB,ADC,ADD,ADD,SUB,ADD,OR,ADD,ADD,SUB,ADD,JGE,ADD,ADD,AND,ADD,JGE,ADD