

================================================================
== Vitis HLS Report for 'padv4_Pipeline_VITIS_LOOP_10_1'
================================================================
* Date:           Mon May  2 01:13:04 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.170 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    121|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     101|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     101|    184|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_102_p2   |         +|   0|  0|  71|          64|           1|
    |sizeNeeded_3_out     |         +|   0|  0|  39|          32|           1|
    |icmp_ln10_fu_118_p2  |      icmp|   0|  0|   9|           5|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 121|         102|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_phi_mux_phi_ln10_phi_fu_69_p4  |   9|          2|    1|          2|
    |i_fu_34                           |   9|          2|   64|        128|
    |phi_ln10_reg_65                   |   9|          2|    1|          2|
    |strLength_fu_30                   |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|  101|        202|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_34                  |  64|   0|   64|          0|
    |phi_ln10_reg_65          |   1|   0|    1|          0|
    |strLength_fu_30          |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 101|   0|  101|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_10_1|  return value|
|strLength_out            |  out|   32|      ap_vld|                   strLength_out|       pointer|
|strLength_out_ap_vld     |  out|    1|      ap_vld|                   strLength_out|       pointer|
|sizeNeeded_3_out         |  out|   32|      ap_vld|                sizeNeeded_3_out|       pointer|
|sizeNeeded_3_out_ap_vld  |  out|    1|      ap_vld|                sizeNeeded_3_out|       pointer|
|message5binary_address0  |  out|   12|   ap_memory|                  message5binary|         array|
|message5binary_ce0       |  out|    1|   ap_memory|                  message5binary|         array|
|message5binary_q0        |   in|    5|   ap_memory|                  message5binary|         array|
+-------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%strLength = alloca i32 1"   --->   Operation 5 'alloca' 'strLength' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i64 1, i64 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %strLength"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 5.17>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%phi_ln10 = phi i1 %icmp_ln10, void, i1 0, void %newFuncRoot" [ECE418FinalProject/fullCode.c:10]   --->   Operation 10 'phi' 'phi_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%strLength_1 = load i32 %strLength" [ECE418FinalProject/fullCode.c:202]   --->   Operation 11 'load' 'strLength_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.70ns)   --->   "%sizeNeeded = add i32 %strLength_1, i32 1" [ECE418FinalProject/fullCode.c:202]   --->   Operation 13 'add' 'sizeNeeded' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %phi_ln10, void, void %getStringLength.exit.preheader.exitStub" [ECE418FinalProject/fullCode.c:10]   --->   Operation 14 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_load = load i64 %i" [ECE418FinalProject/fullCode.c:14]   --->   Operation 15 'load' 'i_load' <Predicate = (!phi_ln10)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%message5binary_addr = getelementptr i5 %message5binary, i64 0, i64 %i_load" [ECE418FinalProject/fullCode.c:11]   --->   Operation 16 'getelementptr' 'message5binary_addr' <Predicate = (!phi_ln10)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%temp = load i12 %message5binary_addr" [ECE418FinalProject/fullCode.c:11]   --->   Operation 17 'load' 'temp' <Predicate = (!phi_ln10)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2617> <ROM>
ST_2 : Operation 18 [1/1] (3.56ns)   --->   "%add_ln14 = add i64 %i_load, i64 1" [ECE418FinalProject/fullCode.c:14]   --->   Operation 18 'add' 'add_ln14' <Predicate = (!phi_ln10)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln10 = store i64 %add_ln14, i64 %i" [ECE418FinalProject/fullCode.c:10]   --->   Operation 19 'store' 'store_ln10' <Predicate = (!phi_ln10)> <Delay = 1.61>
ST_2 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln10 = store i32 %sizeNeeded, i32 %strLength" [ECE418FinalProject/fullCode.c:10]   --->   Operation 20 'store' 'store_ln10' <Predicate = (!phi_ln10)> <Delay = 1.61>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln202 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %strLength_out, i32 %strLength_1" [ECE418FinalProject/fullCode.c:202]   --->   Operation 25 'write' 'write_ln202' <Predicate = (phi_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln202 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sizeNeeded_3_out, i32 %sizeNeeded" [ECE418FinalProject/fullCode.c:202]   --->   Operation 26 'write' 'write_ln202' <Predicate = (phi_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (phi_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.70>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [ECE418FinalProject/fullCode.c:11]   --->   Operation 21 'specloopname' 'specloopname_ln11' <Predicate = (!phi_ln10)> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (3.25ns)   --->   "%temp = load i12 %message5binary_addr" [ECE418FinalProject/fullCode.c:11]   --->   Operation 22 'load' 'temp' <Predicate = (!phi_ln10)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2617> <ROM>
ST_3 : Operation 23 [1/1] (1.44ns)   --->   "%icmp_ln10 = icmp_eq  i5 %temp, i5 0" [ECE418FinalProject/fullCode.c:10]   --->   Operation 23 'icmp' 'icmp_ln10' <Predicate = (!phi_ln10)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln10 = br void" [ECE418FinalProject/fullCode.c:10]   --->   Operation 24 'br' 'br_ln10' <Predicate = (!phi_ln10)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strLength_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sizeNeeded_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ message5binary]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
strLength           (alloca       ) [ 0110]
i                   (alloca       ) [ 0110]
store_ln0           (store        ) [ 0000]
store_ln0           (store        ) [ 0000]
br_ln0              (br           ) [ 0111]
phi_ln10            (phi          ) [ 0111]
strLength_1         (load         ) [ 0000]
specpipeline_ln0    (specpipeline ) [ 0000]
sizeNeeded          (add          ) [ 0000]
br_ln10             (br           ) [ 0000]
i_load              (load         ) [ 0000]
message5binary_addr (getelementptr) [ 0101]
add_ln14            (add          ) [ 0000]
store_ln10          (store        ) [ 0000]
store_ln10          (store        ) [ 0000]
specloopname_ln11   (specloopname ) [ 0000]
temp                (load         ) [ 0000]
icmp_ln10           (icmp         ) [ 0111]
br_ln10             (br           ) [ 0111]
write_ln202         (write        ) [ 0000]
write_ln202         (write        ) [ 0000]
ret_ln0             (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strLength_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strLength_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sizeNeeded_3_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sizeNeeded_3_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="message5binary">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message5binary"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="strLength_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="strLength/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="write_ln202_write_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln202/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="write_ln202_write_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="0" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="0"/>
<pin id="48" dir="0" index="2" bw="32" slack="0"/>
<pin id="49" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln202/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="message5binary_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="5" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="64" slack="0"/>
<pin id="56" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="message5binary_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="12" slack="0"/>
<pin id="61" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp/2 "/>
</bind>
</comp>

<comp id="65" class="1005" name="phi_ln10_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="1"/>
<pin id="67" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln10 (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="phi_ln10_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="1" slack="1"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln10/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln0_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="64" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="strLength_1_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="strLength_1/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sizeNeeded_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sizeNeeded/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_load_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="1"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln14_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln10_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="1"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln10_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="1"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln10_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="5" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="strLength_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="strLength "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="138" class="1005" name="message5binary_addr_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="1"/>
<pin id="140" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="message5binary_addr "/>
</bind>
</comp>

<comp id="143" class="1005" name="icmp_ln10_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="28" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="28" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="65" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="76"><net_src comp="69" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="87" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="95"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="91" pin="2"/><net_sink comp="45" pin=2"/></net>

<net id="101"><net_src comp="98" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="106"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="102" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="91" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="59" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="30" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="134"><net_src comp="34" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="137"><net_src comp="131" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="141"><net_src comp="52" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="146"><net_src comp="118" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="69" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strLength_out | {2 }
	Port: sizeNeeded_3_out | {2 }
	Port: message5binary | {}
 - Input state : 
	Port: padv4_Pipeline_VITIS_LOOP_10_1 : message5binary | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		sizeNeeded : 1
		br_ln10 : 1
		message5binary_addr : 1
		temp : 2
		add_ln14 : 1
		store_ln10 : 2
		store_ln10 : 2
		write_ln202 : 1
		write_ln202 : 2
	State 3
		icmp_ln10 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     sizeNeeded_fu_91    |    0    |    39   |
|          |     add_ln14_fu_102     |    0    |    71   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln10_fu_118    |    0    |    9    |
|----------|-------------------------|---------|---------|
|   write  | write_ln202_write_fu_38 |    0    |    0    |
|          | write_ln202_write_fu_45 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   119   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         i_reg_131         |   64   |
|     icmp_ln10_reg_143     |    1   |
|message5binary_addr_reg_138|   12   |
|      phi_ln10_reg_65      |    1   |
|     strLength_reg_124     |   32   |
+---------------------------+--------+
|           Total           |   110  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |  12  |   24   ||    9    |
|  phi_ln10_reg_65 |  p0  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||   3.22  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   119  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   110  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   110  |   137  |
+-----------+--------+--------+--------+
