// Seed: 2120170481
module module_0 (
    output logic id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    input reg id_5,
    output logic id_6,
    input id_7,
    output id_8,
    input id_9,
    output id_10,
    output id_11,
    input logic id_12,
    output reg id_13,
    output id_14,
    output id_15,
    input id_16,
    input id_17,
    input logic id_18,
    output id_19,
    output logic id_20,
    input id_21,
    input logic id_22,
    output id_23
);
  type_0 id_24 (
      .id_0(1'd0),
      .id_1(id_5),
      .id_2(1),
      .id_3(),
      .id_4(),
      .id_5(1),
      .id_6(id_10)
  );
  always @((1), posedge 1'b0 or posedge (id_4))
    if (1) id_13 <= id_5;
    else if (1) begin
      #1;
      id_13 = id_16;
    end
endmodule
