{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 29 12:36:30 2019 " "Info: Processing started: Sun Dec 29 12:36:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off overall -c overall --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off overall -c overall --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "inmain " "Info: Assuming node \"inmain\" is an undefined clock" {  } { { "overall.vhd" "" { Text "E:/overall/overall.vhd" 6 -1 0 } } { "d:/altera/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inmain" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "inmain register register count30:u3\|count\[0\] count30:u3\|count\[0\] 275.03 MHz Internal " "Info: Clock \"inmain\" Internal fmax is restricted to 275.03 MHz between source register \"count30:u3\|count\[0\]\" and destination register \"count30:u3\|count\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.844 ns + Longest register register " "Info: + Longest register to register delay is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count30:u3\|count\[0\] 1 REG LC_X1_Y16_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y16_N0; Fanout = 5; REG Node = 'count30:u3\|count\[0\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { count30:u3|count[0] } "NODE_NAME" } } { "../count30/count30.vhd" "" { Text "E:/count30/count30.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.442 ns) 0.960 ns count30:u3\|LessThan0~93 2 COMB LC_X1_Y16_N5 1 " "Info: 2: + IC(0.518 ns) + CELL(0.442 ns) = 0.960 ns; Loc. = LC_X1_Y16_N5; Fanout = 1; COMB Node = 'count30:u3\|LessThan0~93'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { count30:u3|count[0] count30:u3|LessThan0~93 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 1.256 ns count30:u3\|LessThan0~94 3 COMB LC_X1_Y16_N6 6 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 1.256 ns; Loc. = LC_X1_Y16_N6; Fanout = 6; COMB Node = 'count30:u3\|LessThan0~94'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { count30:u3|LessThan0~93 count30:u3|LessThan0~94 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(1.112 ns) 2.844 ns count30:u3\|count\[0\] 4 REG LC_X1_Y16_N0 5 " "Info: 4: + IC(0.476 ns) + CELL(1.112 ns) = 2.844 ns; Loc. = LC_X1_Y16_N0; Fanout = 5; REG Node = 'count30:u3\|count\[0\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { count30:u3|LessThan0~94 count30:u3|count[0] } "NODE_NAME" } } { "../count30/count30.vhd" "" { Text "E:/count30/count30.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 58.65 % ) " "Info: Total cell delay = 1.668 ns ( 58.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.176 ns ( 41.35 % ) " "Info: Total interconnect delay = 1.176 ns ( 41.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { count30:u3|count[0] count30:u3|LessThan0~93 count30:u3|LessThan0~94 count30:u3|count[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { count30:u3|count[0] {} count30:u3|LessThan0~93 {} count30:u3|LessThan0~94 {} count30:u3|count[0] {} } { 0.000ns 0.518ns 0.182ns 0.476ns } { 0.000ns 0.442ns 0.114ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inmain destination 2.954 ns + Shortest register " "Info: + Shortest clock path from clock \"inmain\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inmain 1 CLK PIN_29 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 6; CLK Node = 'inmain'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inmain } "NODE_NAME" } } { "overall.vhd" "" { Text "E:/overall/overall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns count30:u3\|count\[0\] 2 REG LC_X1_Y16_N0 5 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X1_Y16_N0; Fanout = 5; REG Node = 'count30:u3\|count\[0\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { inmain count30:u3|count[0] } "NODE_NAME" } } { "../count30/count30.vhd" "" { Text "E:/count30/count30.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inmain count30:u3|count[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inmain {} inmain~out0 {} count30:u3|count[0] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inmain source 2.954 ns - Longest register " "Info: - Longest clock path from clock \"inmain\" to source register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inmain 1 CLK PIN_29 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 6; CLK Node = 'inmain'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inmain } "NODE_NAME" } } { "overall.vhd" "" { Text "E:/overall/overall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns count30:u3\|count\[0\] 2 REG LC_X1_Y16_N0 5 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X1_Y16_N0; Fanout = 5; REG Node = 'count30:u3\|count\[0\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { inmain count30:u3|count[0] } "NODE_NAME" } } { "../count30/count30.vhd" "" { Text "E:/count30/count30.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inmain count30:u3|count[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inmain {} inmain~out0 {} count30:u3|count[0] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inmain count30:u3|count[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inmain {} inmain~out0 {} count30:u3|count[0] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../count30/count30.vhd" "" { Text "E:/count30/count30.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../count30/count30.vhd" "" { Text "E:/count30/count30.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { count30:u3|count[0] count30:u3|LessThan0~93 count30:u3|LessThan0~94 count30:u3|count[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { count30:u3|count[0] {} count30:u3|LessThan0~93 {} count30:u3|LessThan0~94 {} count30:u3|count[0] {} } { 0.000ns 0.518ns 0.182ns 0.476ns } { 0.000ns 0.442ns 0.114ns 1.112ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inmain count30:u3|count[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inmain {} inmain~out0 {} count30:u3|count[0] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { count30:u3|count[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { count30:u3|count[0] {} } {  } {  } "" } } { "../count30/count30.vhd" "" { Text "E:/count30/count30.vhd" 15 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "inmain cn\[0\] count30:u3\|count\[0\] 8.144 ns register " "Info: tco from clock \"inmain\" to destination pin \"cn\[0\]\" through register \"count30:u3\|count\[0\]\" is 8.144 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inmain source 2.954 ns + Longest register " "Info: + Longest clock path from clock \"inmain\" to source register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inmain 1 CLK PIN_29 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 6; CLK Node = 'inmain'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inmain } "NODE_NAME" } } { "overall.vhd" "" { Text "E:/overall/overall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns count30:u3\|count\[0\] 2 REG LC_X1_Y16_N0 5 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X1_Y16_N0; Fanout = 5; REG Node = 'count30:u3\|count\[0\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { inmain count30:u3|count[0] } "NODE_NAME" } } { "../count30/count30.vhd" "" { Text "E:/count30/count30.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inmain count30:u3|count[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inmain {} inmain~out0 {} count30:u3|count[0] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../count30/count30.vhd" "" { Text "E:/count30/count30.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.966 ns + Longest register pin " "Info: + Longest register to pin delay is 4.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count30:u3\|count\[0\] 1 REG LC_X1_Y16_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y16_N0; Fanout = 5; REG Node = 'count30:u3\|count\[0\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { count30:u3|count[0] } "NODE_NAME" } } { "../count30/count30.vhd" "" { Text "E:/count30/count30.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.858 ns) + CELL(2.108 ns) 4.966 ns cn\[0\] 2 PIN PIN_66 0 " "Info: 2: + IC(2.858 ns) + CELL(2.108 ns) = 4.966 ns; Loc. = PIN_66; Fanout = 0; PIN Node = 'cn\[0\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.966 ns" { count30:u3|count[0] cn[0] } "NODE_NAME" } } { "overall.vhd" "" { Text "E:/overall/overall.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 42.45 % ) " "Info: Total cell delay = 2.108 ns ( 42.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.858 ns ( 57.55 % ) " "Info: Total interconnect delay = 2.858 ns ( 57.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.966 ns" { count30:u3|count[0] cn[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "4.966 ns" { count30:u3|count[0] {} cn[0] {} } { 0.000ns 2.858ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { inmain count30:u3|count[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { inmain {} inmain~out0 {} count30:u3|count[0] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.966 ns" { count30:u3|count[0] cn[0] } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "4.966 ns" { count30:u3|count[0] {} cn[0] {} } { 0.000ns 2.858ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 29 12:36:30 2019 " "Info: Processing ended: Sun Dec 29 12:36:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
