Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 27 19:59:45 2025
| Host         : DESKTOP-MCR5VBE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_flash_timing_summary_routed.rpt -pb led_flash_timing_summary_routed.pb -rpx led_flash_timing_summary_routed.rpx -warn_on_violation
| Design       : led_flash
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   53          inf        0.000                      0                   53           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.455ns  (logic 3.693ns (67.705%)  route 1.762ns (32.295%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE                         0.000     0.000 r  led_reg/C
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  led_reg/Q
                         net (fo=2, routed)           1.762     2.141    led_OBUF
    N20                  OBUF (Prop_obuf_I_O)         3.314     5.455 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     5.455    led
    N20                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            cnt_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.117ns  (logic 1.547ns (37.561%)  route 2.571ns (62.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.553     2.995    Reset_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.105     3.100 f  cnt[24]_i_2/O
                         net (fo=26, routed)          1.017     4.117    cnt[24]_i_2_n_0
    SLICE_X0Y97          FDCE                                         f  cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            cnt_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.117ns  (logic 1.547ns (37.561%)  route 2.571ns (62.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.553     2.995    Reset_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.105     3.100 f  cnt[24]_i_2/O
                         net (fo=26, routed)          1.017     4.117    cnt[24]_i_2_n_0
    SLICE_X0Y97          FDCE                                         f  cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            cnt_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.117ns  (logic 1.547ns (37.561%)  route 2.571ns (62.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.553     2.995    Reset_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.105     3.100 f  cnt[24]_i_2/O
                         net (fo=26, routed)          1.017     4.117    cnt[24]_i_2_n_0
    SLICE_X0Y97          FDCE                                         f  cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            cnt_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.117ns  (logic 1.547ns (37.561%)  route 2.571ns (62.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.553     2.995    Reset_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.105     3.100 f  cnt[24]_i_2/O
                         net (fo=26, routed)          1.017     4.117    cnt[24]_i_2_n_0
    SLICE_X0Y97          FDCE                                         f  cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            led_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.117ns  (logic 1.547ns (37.561%)  route 2.571ns (62.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.553     2.995    Reset_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.105     3.100 f  cnt[24]_i_2/O
                         net (fo=26, routed)          1.017     4.117    cnt[24]_i_2_n_0
    SLICE_X0Y97          FDCE                                         f  led_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            cnt_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.009ns  (logic 1.547ns (38.577%)  route 2.462ns (61.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.553     2.995    Reset_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.105     3.100 f  cnt[24]_i_2/O
                         net (fo=26, routed)          0.909     4.009    cnt[24]_i_2_n_0
    SLICE_X0Y96          FDCE                                         f  cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            cnt_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.009ns  (logic 1.547ns (38.577%)  route 2.462ns (61.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.553     2.995    Reset_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.105     3.100 f  cnt[24]_i_2/O
                         net (fo=26, routed)          0.909     4.009    cnt[24]_i_2_n_0
    SLICE_X0Y96          FDCE                                         f  cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            cnt_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.009ns  (logic 1.547ns (38.577%)  route 2.462ns (61.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.553     2.995    Reset_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.105     3.100 f  cnt[24]_i_2/O
                         net (fo=26, routed)          0.909     4.009    cnt[24]_i_2_n_0
    SLICE_X0Y96          FDCE                                         f  cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            cnt_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.009ns  (logic 1.547ns (38.577%)  route 2.462ns (61.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.553     2.995    Reset_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.105     3.100 f  cnt[24]_i_2/O
                         net (fo=26, routed)          0.909     4.009    cnt[24]_i_2_n_0
    SLICE_X0Y96          FDCE                                         f  cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.186ns (43.566%)  route 0.241ns (56.434%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE                         0.000     0.000 r  led_reg/C
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led_reg/Q
                         net (fo=2, routed)           0.241     0.382    led_OBUF
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.045     0.427 r  led_i_1/O
                         net (fo=1, routed)           0.000     0.427    led_i_1_n_0
    SLICE_X0Y97          FDCE                                         r  led_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.360ns (62.101%)  route 0.220ns (37.899%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.060     0.201    cnt_reg_n_0_[11]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.312 r  cnt_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.159     0.472    data0[11]
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.108     0.580 r  cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     0.580    cnt[11]
    SLICE_X0Y94          FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.360ns (62.101%)  route 0.220ns (37.899%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE                         0.000     0.000 r  cnt_reg[15]/C
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.060     0.201    cnt_reg_n_0_[15]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.312 r  cnt_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.159     0.472    data0[15]
    SLICE_X0Y95          LUT2 (Prop_lut2_I1_O)        0.108     0.580 r  cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.580    cnt[15]
    SLICE_X0Y95          FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.360ns (62.101%)  route 0.220ns (37.899%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.060     0.201    cnt_reg_n_0_[19]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.312 r  cnt_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.159     0.472    data0[19]
    SLICE_X0Y96          LUT2 (Prop_lut2_I1_O)        0.108     0.580 r  cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     0.580    cnt[19]
    SLICE_X0Y96          FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.360ns (62.101%)  route 0.220ns (37.899%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE                         0.000     0.000 r  cnt_reg[7]/C
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.060     0.201    cnt_reg_n_0_[7]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.312 r  cnt_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.159     0.472    data0[7]
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.108     0.580 r  cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.580    cnt[7]
    SLICE_X0Y93          FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.360ns (61.734%)  route 0.223ns (38.266%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE                         0.000     0.000 r  cnt_reg[23]/C
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[23]/Q
                         net (fo=2, routed)           0.064     0.205    cnt_reg_n_0_[23]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.316 r  cnt_reg[24]_i_4/O[2]
                         net (fo=1, routed)           0.159     0.475    data0[23]
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.108     0.583 r  cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     0.583    cnt[23]
    SLICE_X0Y97          FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.393ns (57.797%)  route 0.287ns (42.203%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.060     0.201    cnt_reg_n_0_[11]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.345 r  cnt_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.226     0.572    data0[12]
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.108     0.680 r  cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.680    cnt[12]
    SLICE_X0Y94          FDCE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.393ns (57.797%)  route 0.287ns (42.203%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE                         0.000     0.000 r  cnt_reg[15]/C
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.060     0.201    cnt_reg_n_0_[15]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.345 r  cnt_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.226     0.572    data0[16]
    SLICE_X0Y95          LUT2 (Prop_lut2_I1_O)        0.108     0.680 r  cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     0.680    cnt[16]
    SLICE_X0Y95          FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.393ns (57.797%)  route 0.287ns (42.203%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.060     0.201    cnt_reg_n_0_[19]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.345 r  cnt_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.226     0.572    data0[20]
    SLICE_X0Y96          LUT2 (Prop_lut2_I1_O)        0.108     0.680 r  cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     0.680    cnt[20]
    SLICE_X0Y96          FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.393ns (57.797%)  route 0.287ns (42.203%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE                         0.000     0.000 r  cnt_reg[7]/C
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.060     0.201    cnt_reg_n_0_[7]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.345 r  cnt_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.226     0.572    data0[8]
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.108     0.680 r  cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.680    cnt[8]
    SLICE_X0Y93          FDCE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------





