Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 19:56:04 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (52)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (52)
--------------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.710        0.000                      0                 1507        0.074        0.000                      0                 1507       54.305        0.000                       0                   556  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.710        0.000                      0                 1503        0.074        0.000                      0                 1503       54.305        0.000                       0                   556  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.638        0.000                      0                    4        1.094        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.284ns  (logic 60.523ns (58.598%)  route 42.762ns (41.402%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=28 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=110, routed)         1.732     7.339    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  sm/ram_reg_i_144/O
                         net (fo=1, routed)           0.665     8.128    sm/ram_reg_i_144_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I0_O)        0.152     8.280 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           1.180     9.460    sm/ram_reg_i_124_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.326     9.786 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.964    10.750    L_reg/M_sm_ra1[0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.874 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.638    11.512    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=49, routed)          0.591    12.227    sm/M_alum_a[31]
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.124    12.351 r  sm/D_registers_q[7][31]_i_211/O
                         net (fo=1, routed)           0.000    12.351    alum/S[0]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.864 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.864    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.981 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.981    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.098 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.098    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.215    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.332 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.332    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  alum/D_registers_q_reg[7][31]_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.449    alum/D_registers_q_reg[7][31]_i_170_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.683    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.937 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.914    14.852    alum/temp_out0[31]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.219 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.219    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.769 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.769    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.883 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.883    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.997 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.997    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.111 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.225    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.453 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.453    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.567 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.567    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.724 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.080    17.804    alum/temp_out0[30]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.133 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.133    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.683 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.683    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.797    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.911    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.025    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.139 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.139    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.253    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.367    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.524 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.090    20.614    alum/temp_out0[29]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.943 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    20.943    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.493 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.493    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.607    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.721 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    21.721    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.835 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.835    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.949 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.949    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.063 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.063    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.177 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.177    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.291 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.291    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.448 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.041    23.489    alum/temp_out0[28]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.818 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    23.818    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.368 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.368    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.482 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.482    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.596 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.596    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.710 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.710    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.824 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.824    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.938 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.938    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.052 r  alum/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.052    alum/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.166 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.166    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.323 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.233    26.557    alum/temp_out0[27]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.886 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    26.886    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.418 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.532    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.646    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.760    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.874    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.988 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.988    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.102 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.102    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.259 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.030    29.289    alum/temp_out0[26]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    29.618 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    29.618    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.168 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.168    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.282 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.282    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.396 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.396    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.510 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.510    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.624 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.738 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.738    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.852 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.852    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.966 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.966    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.123 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.059    alum/temp_out0[25]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.388 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.388    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.938 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.938    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.052 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.052    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.280 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.280    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.394 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.394    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.508 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.053    34.946    alum/temp_out0[24]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.275 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.275    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.808 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.808    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.925 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.925    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.042 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.042    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.276 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.393 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.393    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.510 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.510    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.627 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.627    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.784 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.131    37.915    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.247 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.247    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.797 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.797    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.911 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.911    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.025 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.025    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.139 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.139    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.253 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.752 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.724    alum/temp_out0[22]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.053 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.053    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.586 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.938 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.055 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.055    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.172 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.172    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.289 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.406 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.406    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.563 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.889    43.452    alum/temp_out0[21]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.332    43.784 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.784    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.317 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.317    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.434 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.434    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.551 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.551    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.668 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.668    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.785 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.785    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.902 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    44.911    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.028 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.185 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.889    46.073    alum/temp_out0[20]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.405 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    46.405    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.955 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.955    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.069 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.183 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.183    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.297 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    47.297    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.411 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    47.411    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.525 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    47.525    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    47.648    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.762 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.762    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.919 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    48.926    alum/temp_out0[19]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.255 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    49.255    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.788 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.905 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.022 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.139 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.256 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.256    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.373 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.373    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.490 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.490    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.607 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.616    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.773 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.227    52.000    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.332 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.332    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.882 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.882    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.996 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.996    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.110 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.110    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.224 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.224    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.338 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.338    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.452 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.452    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.566 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.566    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.837 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.069    54.906    alum/temp_out0[17]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.235 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.235    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.785 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.785    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.899 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.899    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.127 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.127    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.241 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.241    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.355 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.355    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.469 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.740 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.922    57.661    alum/temp_out0[16]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.990 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.523 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.523    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.640 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.640    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.757 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.757    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.874 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.874    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.991 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.991    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.108 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.108    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.225 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.225    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.342 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.342    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.499 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.367    60.866    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    61.198 r  alum/D_registers_q[7][14]_i_60/O
                         net (fo=1, routed)           0.000    61.198    alum/D_registers_q[7][14]_i_60_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.748 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.748    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.862 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.976 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.976    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.090 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.090    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.204 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.204    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.318 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.318    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.432 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.432    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.546 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.546    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.703 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.113    63.817    alum/temp_out0[14]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.146 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    64.146    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.696 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.696    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.810 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.810    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.924 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.924    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.038 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.038    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.152 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.651 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.177    66.828    alum/temp_out0[13]
    SLICE_X49Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.613 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.613    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.727 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.727    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.841 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.841    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.955 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.955    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.069 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.069    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.183 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.183    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.297 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.297    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.411 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.411    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.568 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    69.520    alum/temp_out0[12]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.849 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.849    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.382 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.382    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.499 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.499    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.616 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.616    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.733 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.733    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.850 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.850    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.967 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.967    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.084 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.201 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.201    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.358 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.069    72.427    alum/temp_out0[11]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.759 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.759    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.292 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.292    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.409 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.409    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.526 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.526    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.643 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.760 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.760    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.877 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.877    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.994 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.994    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.111 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.111    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.268 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.031    75.299    alum/temp_out0[10]
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.087 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.771 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.771    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.885 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.042 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.904    77.946    alum/temp_out0[9]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.275 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.275    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.808 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.808    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.925 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.925    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.042 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.042    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.159 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.159    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.276 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.393 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.393    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.510 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.627 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.627    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.784 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.034    80.818    alum/temp_out0[8]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.606 r  alum/D_registers_q_reg[7][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][3]_i_161_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][3]_i_136_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  alum/D_registers_q_reg[7][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    81.834    alum/D_registers_q_reg[7][3]_i_111_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.948 r  alum/D_registers_q_reg[7][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    81.948    alum/D_registers_q_reg[7][3]_i_86_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.062 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.176 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.176    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.290 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.404 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.404    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.561 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.991    83.552    alum/temp_out0[7]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.881 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.881    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.431 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    84.431    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.545 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.545    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.659 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.773 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.773    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.887 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.887    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.001 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.115 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.115    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.229 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.229    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.386 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          1.204    86.590    alum/temp_out0[6]
    SLICE_X46Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.390 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    87.390    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.507 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.507    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.624 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.624    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.741 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    87.741    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.858 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.858    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.975 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.975    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.092 r  alum/D_registers_q_reg[7][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    88.092    alum/D_registers_q_reg[7][3]_i_26_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.209 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.209    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.366 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.032    89.398    alum/temp_out0[5]
    SLICE_X43Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.186 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    90.186    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.300 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.300    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.414 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.414    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.528 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.528    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.642 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    90.642    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.756 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.756    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.870 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    90.870    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.984 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.984    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.141 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.896    92.037    alum/temp_out0[4]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.366 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.366    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.899 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.899    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.016 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    93.016    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.133 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    93.133    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.250 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    93.250    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.367 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.367    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.484 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.601 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.601    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.718 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.875 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.005    94.880    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.332    95.212 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.762 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.990 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.990    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.104 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.104    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.218 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.218    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.332 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.446 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.446    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.560 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.717 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.099    97.816    alum/temp_out0[2]
    SLICE_X39Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.601 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.601    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.715 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.715    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.829 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.829    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.943 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.943    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.057 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.057    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.171 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.171    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.285 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.285    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.399 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.399    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.556 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.946   100.502    alum/temp_out0[1]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.329   100.831 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.831    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.381 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.381    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.495 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.495    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.609 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.609    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.723 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.723    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.837 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.951 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.951    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.065 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.065    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.179 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.179    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.336 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.653   102.990    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   103.319 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.319    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   103.531 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.491   104.022    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.321 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.181   105.502    sm/M_alum_out[0]
    SLICE_X28Y4          LUT3 (Prop_lut3_I1_O)        0.150   105.652 r  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.841   106.493    sm/D_states_q[1]_i_6_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I2_O)        0.326   106.819 r  sm/D_states_q[1]_i_2/O
                         net (fo=3, routed)           0.973   107.792    sm/D_states_q[1]_i_2_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I0_O)        0.124   107.916 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.519   108.436    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X15Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.298   116.262    
                         clock uncertainty           -0.035   116.227    
    SLICE_X15Y9          FDRE (Setup_fdre_C_D)       -0.081   116.146    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.146    
                         arrival time                        -108.436    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.106ns  (logic 60.523ns (58.700%)  route 42.583ns (41.300%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=28 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=110, routed)         1.732     7.339    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  sm/ram_reg_i_144/O
                         net (fo=1, routed)           0.665     8.128    sm/ram_reg_i_144_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I0_O)        0.152     8.280 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           1.180     9.460    sm/ram_reg_i_124_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.326     9.786 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.964    10.750    L_reg/M_sm_ra1[0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.874 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.638    11.512    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=49, routed)          0.591    12.227    sm/M_alum_a[31]
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.124    12.351 r  sm/D_registers_q[7][31]_i_211/O
                         net (fo=1, routed)           0.000    12.351    alum/S[0]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.864 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.864    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.981 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.981    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.098 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.098    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.215    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.332 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.332    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  alum/D_registers_q_reg[7][31]_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.449    alum/D_registers_q_reg[7][31]_i_170_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.683    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.937 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.914    14.852    alum/temp_out0[31]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.219 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.219    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.769 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.769    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.883 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.883    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.997 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.997    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.111 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.225    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.453 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.453    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.567 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.567    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.724 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.080    17.804    alum/temp_out0[30]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.133 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.133    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.683 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.683    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.797    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.911    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.025    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.139 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.139    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.253    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.367    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.524 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.090    20.614    alum/temp_out0[29]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.943 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    20.943    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.493 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.493    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.607    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.721 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    21.721    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.835 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.835    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.949 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.949    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.063 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.063    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.177 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.177    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.291 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.291    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.448 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.041    23.489    alum/temp_out0[28]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.818 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    23.818    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.368 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.368    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.482 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.482    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.596 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.596    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.710 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.710    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.824 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.824    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.938 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.938    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.052 r  alum/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.052    alum/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.166 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.166    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.323 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.233    26.557    alum/temp_out0[27]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.886 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    26.886    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.418 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.532    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.646    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.760    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.874    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.988 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.988    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.102 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.102    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.259 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.030    29.289    alum/temp_out0[26]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    29.618 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    29.618    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.168 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.168    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.282 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.282    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.396 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.396    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.510 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.510    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.624 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.738 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.738    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.852 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.852    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.966 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.966    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.123 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.059    alum/temp_out0[25]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.388 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.388    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.938 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.938    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.052 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.052    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.280 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.280    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.394 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.394    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.508 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.053    34.946    alum/temp_out0[24]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.275 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.275    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.808 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.808    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.925 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.925    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.042 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.042    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.276 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.393 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.393    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.510 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.510    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.627 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.627    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.784 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.131    37.915    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.247 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.247    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.797 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.797    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.911 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.911    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.025 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.025    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.139 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.139    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.253 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.752 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.724    alum/temp_out0[22]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.053 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.053    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.586 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.938 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.055 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.055    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.172 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.172    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.289 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.406 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.406    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.563 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.889    43.452    alum/temp_out0[21]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.332    43.784 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.784    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.317 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.317    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.434 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.434    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.551 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.551    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.668 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.668    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.785 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.785    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.902 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    44.911    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.028 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.185 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.889    46.073    alum/temp_out0[20]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.405 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    46.405    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.955 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.955    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.069 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.183 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.183    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.297 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    47.297    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.411 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    47.411    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.525 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    47.525    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    47.648    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.762 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.762    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.919 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    48.926    alum/temp_out0[19]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.255 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    49.255    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.788 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.905 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.022 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.139 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.256 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.256    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.373 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.373    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.490 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.490    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.607 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.616    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.773 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.227    52.000    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.332 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.332    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.882 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.882    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.996 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.996    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.110 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.110    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.224 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.224    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.338 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.338    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.452 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.452    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.566 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.566    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.837 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.069    54.906    alum/temp_out0[17]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.235 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.235    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.785 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.785    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.899 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.899    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.127 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.127    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.241 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.241    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.355 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.355    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.469 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.740 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.922    57.661    alum/temp_out0[16]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.990 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.523 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.523    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.640 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.640    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.757 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.757    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.874 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.874    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.991 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.991    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.108 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.108    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.225 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.225    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.342 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.342    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.499 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.367    60.866    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    61.198 r  alum/D_registers_q[7][14]_i_60/O
                         net (fo=1, routed)           0.000    61.198    alum/D_registers_q[7][14]_i_60_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.748 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.748    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.862 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.976 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.976    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.090 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.090    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.204 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.204    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.318 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.318    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.432 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.432    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.546 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.546    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.703 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.113    63.817    alum/temp_out0[14]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.146 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    64.146    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.696 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.696    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.810 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.810    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.924 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.924    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.038 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.038    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.152 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.651 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.177    66.828    alum/temp_out0[13]
    SLICE_X49Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.613 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.613    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.727 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.727    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.841 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.841    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.955 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.955    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.069 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.069    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.183 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.183    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.297 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.297    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.411 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.411    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.568 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    69.520    alum/temp_out0[12]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.849 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.849    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.382 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.382    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.499 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.499    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.616 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.616    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.733 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.733    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.850 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.850    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.967 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.967    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.084 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.201 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.201    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.358 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.069    72.427    alum/temp_out0[11]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.759 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.759    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.292 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.292    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.409 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.409    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.526 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.526    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.643 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.760 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.760    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.877 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.877    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.994 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.994    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.111 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.111    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.268 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.031    75.299    alum/temp_out0[10]
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.087 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.771 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.771    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.885 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.042 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.904    77.946    alum/temp_out0[9]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.275 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.275    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.808 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.808    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.925 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.925    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.042 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.042    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.159 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.159    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.276 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.393 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.393    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.510 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.627 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.627    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.784 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.034    80.818    alum/temp_out0[8]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.606 r  alum/D_registers_q_reg[7][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][3]_i_161_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][3]_i_136_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  alum/D_registers_q_reg[7][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    81.834    alum/D_registers_q_reg[7][3]_i_111_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.948 r  alum/D_registers_q_reg[7][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    81.948    alum/D_registers_q_reg[7][3]_i_86_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.062 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.176 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.176    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.290 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.404 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.404    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.561 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.991    83.552    alum/temp_out0[7]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.881 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.881    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.431 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    84.431    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.545 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.545    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.659 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.773 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.773    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.887 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.887    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.001 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.115 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.115    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.229 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.229    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.386 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          1.204    86.590    alum/temp_out0[6]
    SLICE_X46Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.390 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    87.390    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.507 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.507    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.624 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.624    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.741 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    87.741    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.858 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.858    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.975 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.975    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.092 r  alum/D_registers_q_reg[7][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    88.092    alum/D_registers_q_reg[7][3]_i_26_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.209 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.209    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.366 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.032    89.398    alum/temp_out0[5]
    SLICE_X43Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.186 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    90.186    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.300 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.300    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.414 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.414    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.528 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.528    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.642 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    90.642    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.756 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.756    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.870 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    90.870    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.984 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.984    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.141 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.896    92.037    alum/temp_out0[4]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.366 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.366    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.899 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.899    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.016 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    93.016    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.133 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    93.133    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.250 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    93.250    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.367 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.367    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.484 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.601 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.601    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.718 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.875 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.005    94.880    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.332    95.212 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.762 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.990 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.990    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.104 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.104    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.218 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.218    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.332 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.446 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.446    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.560 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.717 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.099    97.816    alum/temp_out0[2]
    SLICE_X39Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.601 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.601    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.715 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.715    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.829 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.829    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.943 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.943    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.057 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.057    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.171 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.171    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.285 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.285    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.399 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.399    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.556 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.946   100.502    alum/temp_out0[1]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.329   100.831 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.831    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.381 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.381    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.495 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.495    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.609 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.609    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.723 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.723    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.837 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.951 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.951    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.065 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.065    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.179 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.179    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.336 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.653   102.990    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   103.319 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.319    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   103.531 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.491   104.022    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.321 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.181   105.502    sm/M_alum_out[0]
    SLICE_X28Y4          LUT3 (Prop_lut3_I1_O)        0.150   105.652 r  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.841   106.493    sm/D_states_q[1]_i_6_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I2_O)        0.326   106.819 r  sm/D_states_q[1]_i_2/O
                         net (fo=3, routed)           0.935   107.754    sm/D_states_q[1]_i_2_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I0_O)        0.124   107.878 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.379   108.257    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X15Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.298   116.262    
                         clock uncertainty           -0.035   116.227    
    SLICE_X15Y9          FDRE (Setup_fdre_C_D)       -0.067   116.160    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.160    
                         arrival time                        -108.257    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             8.215ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.806ns  (logic 60.491ns (58.840%)  route 42.315ns (41.160%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=27 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=110, routed)         1.732     7.339    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  sm/ram_reg_i_144/O
                         net (fo=1, routed)           0.665     8.128    sm/ram_reg_i_144_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I0_O)        0.152     8.280 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           1.180     9.460    sm/ram_reg_i_124_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.326     9.786 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.964    10.750    L_reg/M_sm_ra1[0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.874 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.638    11.512    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=49, routed)          0.591    12.227    sm/M_alum_a[31]
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.124    12.351 r  sm/D_registers_q[7][31]_i_211/O
                         net (fo=1, routed)           0.000    12.351    alum/S[0]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.864 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.864    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.981 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.981    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.098 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.098    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.215    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.332 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.332    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  alum/D_registers_q_reg[7][31]_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.449    alum/D_registers_q_reg[7][31]_i_170_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.683    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.937 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.914    14.852    alum/temp_out0[31]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.219 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.219    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.769 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.769    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.883 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.883    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.997 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.997    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.111 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.225    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.453 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.453    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.567 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.567    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.724 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.080    17.804    alum/temp_out0[30]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.133 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.133    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.683 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.683    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.797    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.911    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.025    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.139 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.139    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.253    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.367    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.524 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.090    20.614    alum/temp_out0[29]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.943 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    20.943    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.493 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.493    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.607    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.721 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    21.721    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.835 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.835    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.949 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.949    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.063 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.063    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.177 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.177    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.291 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.291    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.448 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.041    23.489    alum/temp_out0[28]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.818 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    23.818    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.368 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.368    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.482 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.482    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.596 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.596    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.710 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.710    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.824 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.824    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.938 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.938    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.052 r  alum/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.052    alum/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.166 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.166    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.323 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.233    26.557    alum/temp_out0[27]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.886 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    26.886    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.418 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.532    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.646    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.760    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.874    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.988 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.988    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.102 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.102    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.259 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.030    29.289    alum/temp_out0[26]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    29.618 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    29.618    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.168 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.168    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.282 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.282    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.396 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.396    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.510 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.510    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.624 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.738 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.738    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.852 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.852    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.966 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.966    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.123 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.059    alum/temp_out0[25]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.388 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.388    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.938 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.938    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.052 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.052    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.280 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.280    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.394 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.394    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.508 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.053    34.946    alum/temp_out0[24]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.275 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.275    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.808 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.808    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.925 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.925    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.042 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.042    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.276 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.393 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.393    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.510 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.510    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.627 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.627    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.784 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.131    37.915    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.247 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.247    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.797 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.797    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.911 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.911    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.025 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.025    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.139 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.139    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.253 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.752 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.724    alum/temp_out0[22]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.053 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.053    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.586 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.938 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.055 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.055    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.172 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.172    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.289 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.406 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.406    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.563 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.889    43.452    alum/temp_out0[21]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.332    43.784 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.784    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.317 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.317    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.434 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.434    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.551 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.551    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.668 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.668    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.785 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.785    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.902 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    44.911    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.028 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.185 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.889    46.073    alum/temp_out0[20]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.405 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    46.405    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.955 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.955    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.069 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.183 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.183    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.297 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    47.297    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.411 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    47.411    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.525 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    47.525    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    47.648    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.762 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.762    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.919 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    48.926    alum/temp_out0[19]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.255 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    49.255    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.788 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.905 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.022 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.139 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.256 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.256    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.373 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.373    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.490 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.490    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.607 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.616    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.773 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.227    52.000    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.332 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.332    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.882 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.882    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.996 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.996    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.110 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.110    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.224 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.224    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.338 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.338    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.452 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.452    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.566 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.566    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.837 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.069    54.906    alum/temp_out0[17]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.235 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.235    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.785 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.785    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.899 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.899    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.127 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.127    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.241 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.241    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.355 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.355    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.469 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.740 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.922    57.661    alum/temp_out0[16]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.990 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.523 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.523    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.640 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.640    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.757 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.757    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.874 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.874    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.991 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.991    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.108 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.108    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.225 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.225    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.342 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.342    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.499 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.367    60.866    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    61.198 r  alum/D_registers_q[7][14]_i_60/O
                         net (fo=1, routed)           0.000    61.198    alum/D_registers_q[7][14]_i_60_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.748 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.748    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.862 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.976 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.976    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.090 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.090    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.204 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.204    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.318 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.318    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.432 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.432    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.546 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.546    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.703 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.113    63.817    alum/temp_out0[14]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.146 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    64.146    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.696 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.696    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.810 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.810    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.924 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.924    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.038 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.038    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.152 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.651 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.177    66.828    alum/temp_out0[13]
    SLICE_X49Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.613 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.613    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.727 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.727    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.841 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.841    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.955 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.955    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.069 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.069    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.183 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.183    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.297 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.297    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.411 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.411    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.568 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    69.520    alum/temp_out0[12]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.849 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.849    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.382 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.382    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.499 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.499    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.616 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.616    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.733 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.733    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.850 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.850    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.967 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.967    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.084 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.201 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.201    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.358 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.069    72.427    alum/temp_out0[11]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.759 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.759    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.292 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.292    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.409 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.409    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.526 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.526    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.643 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.760 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.760    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.877 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.877    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.994 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.994    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.111 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.111    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.268 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.031    75.299    alum/temp_out0[10]
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.087 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.771 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.771    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.885 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.042 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.904    77.946    alum/temp_out0[9]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.275 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.275    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.808 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.808    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.925 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.925    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.042 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.042    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.159 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.159    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.276 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.393 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.393    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.510 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.627 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.627    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.784 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.034    80.818    alum/temp_out0[8]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.606 r  alum/D_registers_q_reg[7][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][3]_i_161_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][3]_i_136_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  alum/D_registers_q_reg[7][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    81.834    alum/D_registers_q_reg[7][3]_i_111_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.948 r  alum/D_registers_q_reg[7][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    81.948    alum/D_registers_q_reg[7][3]_i_86_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.062 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.176 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.176    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.290 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.404 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.404    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.561 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.991    83.552    alum/temp_out0[7]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.881 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.881    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.431 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    84.431    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.545 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.545    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.659 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.773 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.773    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.887 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.887    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.001 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.115 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.115    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.229 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.229    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.386 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          1.204    86.590    alum/temp_out0[6]
    SLICE_X46Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.390 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    87.390    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.507 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.507    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.624 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.624    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.741 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    87.741    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.858 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.858    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.975 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.975    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.092 r  alum/D_registers_q_reg[7][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    88.092    alum/D_registers_q_reg[7][3]_i_26_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.209 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.209    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.366 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.032    89.398    alum/temp_out0[5]
    SLICE_X43Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.186 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    90.186    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.300 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.300    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.414 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.414    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.528 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.528    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.642 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    90.642    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.756 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.756    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.870 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    90.870    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.984 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.984    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.141 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.896    92.037    alum/temp_out0[4]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.366 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.366    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.899 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.899    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.016 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    93.016    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.133 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    93.133    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.250 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    93.250    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.367 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.367    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.484 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.601 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.601    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.718 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.875 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.005    94.880    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.332    95.212 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.762 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.990 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.990    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.104 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.104    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.218 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.218    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.332 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.446 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.446    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.560 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.717 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.099    97.816    alum/temp_out0[2]
    SLICE_X39Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.601 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.601    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.715 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.715    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.829 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.829    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.943 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.943    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.057 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.057    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.171 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.171    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.285 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.285    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.399 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.399    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.556 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.946   100.502    alum/temp_out0[1]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.329   100.831 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.831    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.381 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.381    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.495 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.495    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.609 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.609    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.723 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.723    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.837 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.951 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.951    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.065 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.065    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.179 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.179    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.336 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.653   102.990    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   103.319 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.319    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   103.531 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.491   104.022    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.321 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.457   105.777    sm/M_alum_out[0]
    SLICE_X15Y4          LUT4 (Prop_lut4_I0_O)        0.118   105.895 f  sm/D_states_q[3]_i_18/O
                         net (fo=1, routed)           0.840   106.736    sm/D_states_q[3]_i_18_n_0
    SLICE_X29Y4          LUT6 (Prop_lut6_I3_O)        0.326   107.062 r  sm/D_states_q[3]_i_4/O
                         net (fo=1, routed)           0.151   107.213    sm/D_states_q[3]_i_4_n_0
    SLICE_X29Y4          LUT6 (Prop_lut6_I3_O)        0.124   107.337 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.620   107.957    sm/D_states_d__0[3]
    SLICE_X14Y6          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.450   115.966    sm/clk_IBUF_BUFG
    SLICE_X14Y6          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.273   116.239    
                         clock uncertainty           -0.035   116.204    
    SLICE_X14Y6          FDSE (Setup_fdse_C_D)       -0.031   116.173    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.173    
                         arrival time                        -107.958    
  -------------------------------------------------------------------
                         slack                                  8.215    

Slack (MET) :             8.224ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.014ns  (logic 60.199ns (59.010%)  route 41.815ns (40.990%))
  Logic Levels:           321  (CARRY4=285 LUT2=1 LUT3=27 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=110, routed)         1.732     7.339    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  sm/ram_reg_i_144/O
                         net (fo=1, routed)           0.665     8.128    sm/ram_reg_i_144_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I0_O)        0.152     8.280 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           1.180     9.460    sm/ram_reg_i_124_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.326     9.786 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.964    10.750    L_reg/M_sm_ra1[0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.874 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.638    11.512    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=49, routed)          0.591    12.227    sm/M_alum_a[31]
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.124    12.351 r  sm/D_registers_q[7][31]_i_211/O
                         net (fo=1, routed)           0.000    12.351    alum/S[0]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.864 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.864    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.981 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.981    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.098 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.098    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.215    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.332 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.332    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  alum/D_registers_q_reg[7][31]_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.449    alum/D_registers_q_reg[7][31]_i_170_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.683    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.937 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.914    14.852    alum/temp_out0[31]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.219 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.219    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.769 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.769    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.883 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.883    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.997 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.997    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.111 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.225    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.453 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.453    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.567 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.567    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.724 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.080    17.804    alum/temp_out0[30]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.133 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.133    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.683 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.683    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.797    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.911    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.025    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.139 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.139    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.253    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.367    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.524 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.090    20.614    alum/temp_out0[29]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.943 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    20.943    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.493 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.493    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.607    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.721 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    21.721    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.835 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.835    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.949 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.949    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.063 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.063    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.177 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.177    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.291 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.291    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.448 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.041    23.489    alum/temp_out0[28]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.818 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    23.818    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.368 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.368    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.482 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.482    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.596 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.596    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.710 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.710    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.824 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.824    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.938 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.938    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.052 r  alum/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.052    alum/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.166 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.166    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.323 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.233    26.557    alum/temp_out0[27]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.886 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    26.886    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.418 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.532    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.646    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.760    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.874    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.988 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.988    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.102 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.102    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.259 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.030    29.289    alum/temp_out0[26]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    29.618 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    29.618    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.168 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.168    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.282 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.282    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.396 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.396    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.510 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.510    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.624 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.738 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.738    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.852 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.852    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.966 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.966    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.123 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.059    alum/temp_out0[25]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.388 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.388    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.938 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.938    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.052 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.052    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.280 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.280    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.394 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.394    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.508 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.053    34.946    alum/temp_out0[24]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.275 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.275    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.808 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.808    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.925 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.925    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.042 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.042    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.276 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.393 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.393    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.510 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.510    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.627 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.627    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.784 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.131    37.915    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.247 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.247    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.797 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.797    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.911 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.911    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.025 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.025    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.139 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.139    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.253 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.752 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.724    alum/temp_out0[22]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.053 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.053    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.586 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.938 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.055 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.055    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.172 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.172    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.289 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.406 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.406    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.563 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.889    43.452    alum/temp_out0[21]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.332    43.784 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.784    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.317 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.317    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.434 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.434    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.551 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.551    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.668 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.668    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.785 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.785    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.902 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    44.911    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.028 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.185 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.889    46.073    alum/temp_out0[20]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.405 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    46.405    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.955 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.955    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.069 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.183 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.183    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.297 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    47.297    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.411 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    47.411    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.525 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    47.525    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    47.648    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.762 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.762    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.919 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    48.926    alum/temp_out0[19]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.255 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    49.255    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.788 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.905 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.022 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.139 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.256 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.256    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.373 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.373    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.490 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.490    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.607 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.616    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.773 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.227    52.000    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.332 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.332    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.882 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.882    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.996 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.996    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.110 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.110    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.224 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.224    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.338 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.338    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.452 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.452    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.566 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.566    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.837 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.069    54.906    alum/temp_out0[17]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.235 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.235    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.785 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.785    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.899 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.899    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.127 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.127    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.241 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.241    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.355 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.355    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.469 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.740 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.922    57.661    alum/temp_out0[16]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.990 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.523 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.523    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.640 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.640    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.757 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.757    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.874 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.874    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.991 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.991    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.108 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.108    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.225 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.225    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.342 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.342    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.499 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.367    60.866    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    61.198 r  alum/D_registers_q[7][14]_i_60/O
                         net (fo=1, routed)           0.000    61.198    alum/D_registers_q[7][14]_i_60_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.748 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.748    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.862 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.976 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.976    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.090 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.090    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.204 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.204    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.318 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.318    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.432 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.432    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.546 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.546    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.703 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.113    63.817    alum/temp_out0[14]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.146 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    64.146    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.696 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.696    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.810 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.810    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.924 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.924    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.038 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.038    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.152 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.651 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.177    66.828    alum/temp_out0[13]
    SLICE_X49Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.613 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.613    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.727 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.727    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.841 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.841    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.955 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.955    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.069 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.069    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.183 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.183    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.297 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.297    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.411 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.411    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.568 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    69.520    alum/temp_out0[12]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.849 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.849    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.382 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.382    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.499 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.499    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.616 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.616    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.733 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.733    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.850 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.850    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.967 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.967    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.084 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.201 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.201    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.358 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.069    72.427    alum/temp_out0[11]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.759 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.759    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.292 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.292    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.409 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.409    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.526 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.526    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.643 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.760 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.760    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.877 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.877    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.994 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.994    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.111 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.111    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.268 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.031    75.299    alum/temp_out0[10]
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.087 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.771 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.771    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.885 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.042 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.904    77.946    alum/temp_out0[9]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.275 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.275    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.808 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.808    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.925 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.925    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.042 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.042    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.159 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.159    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.276 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.393 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.393    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.510 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.627 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.627    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.784 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.034    80.818    alum/temp_out0[8]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.606 r  alum/D_registers_q_reg[7][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][3]_i_161_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][3]_i_136_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  alum/D_registers_q_reg[7][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    81.834    alum/D_registers_q_reg[7][3]_i_111_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.948 r  alum/D_registers_q_reg[7][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    81.948    alum/D_registers_q_reg[7][3]_i_86_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.062 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.176 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.176    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.290 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.404 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.404    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.561 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.991    83.552    alum/temp_out0[7]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.881 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.881    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.431 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    84.431    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.545 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.545    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.659 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.773 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.773    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.887 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.887    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.001 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.115 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.115    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.229 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.229    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.386 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          1.204    86.590    alum/temp_out0[6]
    SLICE_X46Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.390 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    87.390    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.507 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.507    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.624 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.624    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.741 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    87.741    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.858 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.858    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.975 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.975    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.092 r  alum/D_registers_q_reg[7][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    88.092    alum/D_registers_q_reg[7][3]_i_26_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.209 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.209    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.366 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.032    89.398    alum/temp_out0[5]
    SLICE_X43Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.186 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    90.186    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.300 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.300    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.414 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.414    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.528 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.528    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.642 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    90.642    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.756 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.756    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.870 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    90.870    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.984 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.984    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.141 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.896    92.037    alum/temp_out0[4]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.366 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.366    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.899 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.899    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.016 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    93.016    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.133 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    93.133    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.250 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    93.250    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.367 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.367    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.484 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.601 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.601    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.718 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.875 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.005    94.880    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.332    95.212 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.762 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.990 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.990    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.104 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.104    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.218 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.218    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.332 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.446 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.446    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.560 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.717 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.099    97.816    alum/temp_out0[2]
    SLICE_X39Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.601 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.601    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.715 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.715    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.829 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.829    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.943 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.943    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.057 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.057    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.171 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.171    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.285 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.285    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.399 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.399    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.556 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.946   100.502    alum/temp_out0[1]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.329   100.831 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.831    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.381 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.381    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.495 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.495    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.609 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.609    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.723 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.723    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.837 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.951 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.951    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.065 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.065    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.179 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.179    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.336 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.653   102.990    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   103.319 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.319    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   103.531 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.491   104.022    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.321 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.155   105.476    sm/M_alum_out[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124   105.600 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.667   106.266    sm/brams/override_address[0]
    SLICE_X58Y4          LUT4 (Prop_lut4_I2_O)        0.152   106.418 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.747   107.165    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.496   116.011    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.199    
                         clock uncertainty           -0.035   116.164    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.390    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.390    
                         arrival time                        -107.166    
  -------------------------------------------------------------------
                         slack                                  8.224    

Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.811ns  (logic 60.523ns (58.868%)  route 42.289ns (41.132%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=28 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=110, routed)         1.732     7.339    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  sm/ram_reg_i_144/O
                         net (fo=1, routed)           0.665     8.128    sm/ram_reg_i_144_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I0_O)        0.152     8.280 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           1.180     9.460    sm/ram_reg_i_124_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.326     9.786 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.964    10.750    L_reg/M_sm_ra1[0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.874 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.638    11.512    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=49, routed)          0.591    12.227    sm/M_alum_a[31]
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.124    12.351 r  sm/D_registers_q[7][31]_i_211/O
                         net (fo=1, routed)           0.000    12.351    alum/S[0]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.864 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.864    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.981 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.981    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.098 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.098    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.215    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.332 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.332    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  alum/D_registers_q_reg[7][31]_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.449    alum/D_registers_q_reg[7][31]_i_170_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.683    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.937 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.914    14.852    alum/temp_out0[31]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.219 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.219    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.769 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.769    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.883 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.883    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.997 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.997    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.111 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.225    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.453 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.453    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.567 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.567    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.724 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.080    17.804    alum/temp_out0[30]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.133 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.133    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.683 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.683    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.797    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.911    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.025    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.139 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.139    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.253    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.367    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.524 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.090    20.614    alum/temp_out0[29]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.943 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    20.943    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.493 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.493    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.607    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.721 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    21.721    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.835 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.835    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.949 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.949    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.063 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.063    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.177 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.177    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.291 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.291    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.448 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.041    23.489    alum/temp_out0[28]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.818 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    23.818    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.368 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.368    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.482 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.482    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.596 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.596    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.710 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.710    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.824 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.824    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.938 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.938    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.052 r  alum/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.052    alum/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.166 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.166    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.323 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.233    26.557    alum/temp_out0[27]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.886 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    26.886    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.418 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.532    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.646    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.760    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.874    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.988 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.988    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.102 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.102    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.259 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.030    29.289    alum/temp_out0[26]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    29.618 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    29.618    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.168 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.168    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.282 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.282    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.396 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.396    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.510 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.510    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.624 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.738 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.738    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.852 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.852    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.966 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.966    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.123 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.059    alum/temp_out0[25]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.388 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.388    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.938 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.938    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.052 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.052    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.280 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.280    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.394 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.394    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.508 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.053    34.946    alum/temp_out0[24]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.275 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.275    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.808 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.808    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.925 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.925    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.042 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.042    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.276 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.393 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.393    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.510 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.510    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.627 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.627    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.784 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.131    37.915    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.247 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.247    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.797 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.797    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.911 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.911    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.025 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.025    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.139 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.139    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.253 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.752 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.724    alum/temp_out0[22]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.053 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.053    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.586 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.938 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.055 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.055    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.172 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.172    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.289 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.406 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.406    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.563 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.889    43.452    alum/temp_out0[21]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.332    43.784 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.784    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.317 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.317    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.434 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.434    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.551 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.551    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.668 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.668    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.785 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.785    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.902 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    44.911    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.028 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.185 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.889    46.073    alum/temp_out0[20]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.405 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    46.405    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.955 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.955    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.069 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.183 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.183    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.297 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    47.297    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.411 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    47.411    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.525 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    47.525    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    47.648    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.762 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.762    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.919 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    48.926    alum/temp_out0[19]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.255 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    49.255    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.788 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.905 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.022 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.139 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.256 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.256    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.373 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.373    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.490 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.490    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.607 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.616    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.773 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.227    52.000    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.332 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.332    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.882 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.882    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.996 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.996    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.110 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.110    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.224 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.224    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.338 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.338    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.452 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.452    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.566 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.566    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.837 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.069    54.906    alum/temp_out0[17]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.235 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.235    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.785 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.785    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.899 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.899    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.127 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.127    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.241 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.241    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.355 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.355    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.469 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.740 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.922    57.661    alum/temp_out0[16]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.990 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.523 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.523    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.640 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.640    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.757 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.757    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.874 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.874    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.991 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.991    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.108 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.108    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.225 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.225    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.342 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.342    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.499 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.367    60.866    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    61.198 r  alum/D_registers_q[7][14]_i_60/O
                         net (fo=1, routed)           0.000    61.198    alum/D_registers_q[7][14]_i_60_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.748 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.748    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.862 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.976 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.976    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.090 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.090    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.204 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.204    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.318 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.318    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.432 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.432    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.546 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.546    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.703 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.113    63.817    alum/temp_out0[14]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.146 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    64.146    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.696 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.696    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.810 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.810    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.924 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.924    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.038 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.038    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.152 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.651 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.177    66.828    alum/temp_out0[13]
    SLICE_X49Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.613 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.613    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.727 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.727    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.841 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.841    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.955 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.955    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.069 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.069    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.183 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.183    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.297 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.297    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.411 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.411    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.568 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    69.520    alum/temp_out0[12]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.849 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.849    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.382 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.382    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.499 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.499    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.616 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.616    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.733 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.733    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.850 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.850    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.967 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.967    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.084 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.201 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.201    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.358 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.069    72.427    alum/temp_out0[11]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.759 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.759    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.292 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.292    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.409 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.409    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.526 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.526    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.643 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.760 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.760    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.877 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.877    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.994 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.994    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.111 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.111    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.268 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.031    75.299    alum/temp_out0[10]
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.087 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.771 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.771    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.885 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.042 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.904    77.946    alum/temp_out0[9]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.275 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.275    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.808 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.808    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.925 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.925    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.042 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.042    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.159 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.159    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.276 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.393 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.393    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.510 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.627 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.627    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.784 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.034    80.818    alum/temp_out0[8]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.606 r  alum/D_registers_q_reg[7][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][3]_i_161_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][3]_i_136_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  alum/D_registers_q_reg[7][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    81.834    alum/D_registers_q_reg[7][3]_i_111_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.948 r  alum/D_registers_q_reg[7][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    81.948    alum/D_registers_q_reg[7][3]_i_86_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.062 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.176 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.176    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.290 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.404 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.404    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.561 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.991    83.552    alum/temp_out0[7]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.881 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.881    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.431 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    84.431    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.545 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.545    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.659 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.773 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.773    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.887 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.887    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.001 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.115 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.115    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.229 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.229    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.386 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          1.204    86.590    alum/temp_out0[6]
    SLICE_X46Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.390 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    87.390    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.507 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.507    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.624 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.624    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.741 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    87.741    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.858 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.858    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.975 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.975    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.092 r  alum/D_registers_q_reg[7][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    88.092    alum/D_registers_q_reg[7][3]_i_26_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.209 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.209    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.366 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.032    89.398    alum/temp_out0[5]
    SLICE_X43Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.186 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    90.186    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.300 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.300    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.414 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.414    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.528 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.528    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.642 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    90.642    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.756 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.756    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.870 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    90.870    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.984 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.984    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.141 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.896    92.037    alum/temp_out0[4]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.366 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.366    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.899 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.899    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.016 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    93.016    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.133 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    93.133    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.250 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    93.250    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.367 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.367    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.484 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.601 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.601    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.718 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.875 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.005    94.880    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.332    95.212 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.762 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.990 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.990    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.104 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.104    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.218 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.218    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.332 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.446 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.446    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.560 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.717 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.099    97.816    alum/temp_out0[2]
    SLICE_X39Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.601 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.601    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.715 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.715    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.829 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.829    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.943 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.943    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.057 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.057    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.171 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.171    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.285 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.285    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.399 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.399    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.556 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.946   100.502    alum/temp_out0[1]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.329   100.831 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.831    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.381 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.381    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.495 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.495    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.609 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.609    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.723 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.723    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.837 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.951 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.951    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.065 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.065    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.179 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.179    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.336 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.653   102.990    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   103.319 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.319    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   103.531 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.491   104.022    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.321 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.181   105.502    sm/M_alum_out[0]
    SLICE_X28Y4          LUT3 (Prop_lut3_I1_O)        0.150   105.652 r  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.841   106.493    sm/D_states_q[1]_i_6_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I2_O)        0.326   106.819 r  sm/D_states_q[1]_i_2/O
                         net (fo=3, routed)           1.020   107.839    sm/D_states_q[1]_i_2_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124   107.963 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.963    sm/D_states_d__0[1]
    SLICE_X15Y8          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.273   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X15Y8          FDRE (Setup_fdre_C_D)        0.029   116.232    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.232    
                         arrival time                        -107.963    
  -------------------------------------------------------------------
                         slack                                  8.269    

Slack (MET) :             8.525ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.921ns  (logic 60.171ns (59.037%)  route 41.750ns (40.963%))
  Logic Levels:           321  (CARRY4=285 LUT2=1 LUT3=27 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=110, routed)         1.732     7.339    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  sm/ram_reg_i_144/O
                         net (fo=1, routed)           0.665     8.128    sm/ram_reg_i_144_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I0_O)        0.152     8.280 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           1.180     9.460    sm/ram_reg_i_124_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.326     9.786 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.964    10.750    L_reg/M_sm_ra1[0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.874 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.638    11.512    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=49, routed)          0.591    12.227    sm/M_alum_a[31]
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.124    12.351 r  sm/D_registers_q[7][31]_i_211/O
                         net (fo=1, routed)           0.000    12.351    alum/S[0]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.864 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.864    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.981 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.981    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.098 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.098    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.215    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.332 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.332    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  alum/D_registers_q_reg[7][31]_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.449    alum/D_registers_q_reg[7][31]_i_170_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.683    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.937 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.914    14.852    alum/temp_out0[31]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.219 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.219    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.769 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.769    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.883 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.883    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.997 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.997    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.111 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.225    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.453 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.453    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.567 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.567    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.724 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.080    17.804    alum/temp_out0[30]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.133 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.133    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.683 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.683    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.797    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.911    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.025    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.139 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.139    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.253    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.367    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.524 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.090    20.614    alum/temp_out0[29]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.943 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    20.943    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.493 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.493    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.607    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.721 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    21.721    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.835 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.835    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.949 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.949    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.063 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.063    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.177 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.177    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.291 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.291    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.448 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.041    23.489    alum/temp_out0[28]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.818 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    23.818    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.368 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.368    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.482 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.482    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.596 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.596    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.710 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.710    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.824 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.824    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.938 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.938    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.052 r  alum/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.052    alum/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.166 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.166    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.323 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.233    26.557    alum/temp_out0[27]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.886 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    26.886    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.418 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.532    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.646    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.760    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.874    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.988 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.988    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.102 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.102    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.259 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.030    29.289    alum/temp_out0[26]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    29.618 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    29.618    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.168 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.168    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.282 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.282    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.396 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.396    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.510 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.510    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.624 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.738 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.738    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.852 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.852    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.966 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.966    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.123 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.059    alum/temp_out0[25]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.388 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.388    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.938 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.938    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.052 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.052    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.280 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.280    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.394 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.394    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.508 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.053    34.946    alum/temp_out0[24]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.275 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.275    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.808 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.808    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.925 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.925    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.042 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.042    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.276 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.393 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.393    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.510 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.510    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.627 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.627    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.784 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.131    37.915    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.247 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.247    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.797 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.797    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.911 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.911    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.025 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.025    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.139 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.139    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.253 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.752 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.724    alum/temp_out0[22]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.053 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.053    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.586 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.938 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.055 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.055    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.172 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.172    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.289 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.406 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.406    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.563 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.889    43.452    alum/temp_out0[21]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.332    43.784 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.784    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.317 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.317    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.434 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.434    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.551 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.551    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.668 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.668    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.785 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.785    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.902 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    44.911    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.028 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.185 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.889    46.073    alum/temp_out0[20]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.405 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    46.405    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.955 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.955    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.069 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.183 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.183    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.297 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    47.297    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.411 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    47.411    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.525 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    47.525    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    47.648    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.762 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.762    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.919 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    48.926    alum/temp_out0[19]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.255 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    49.255    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.788 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.905 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.022 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.139 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.256 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.256    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.373 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.373    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.490 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.490    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.607 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.616    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.773 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.227    52.000    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.332 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.332    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.882 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.882    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.996 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.996    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.110 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.110    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.224 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.224    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.338 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.338    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.452 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.452    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.566 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.566    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.837 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.069    54.906    alum/temp_out0[17]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.235 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.235    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.785 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.785    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.899 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.899    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.127 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.127    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.241 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.241    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.355 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.355    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.469 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.740 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.922    57.661    alum/temp_out0[16]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.990 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.523 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.523    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.640 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.640    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.757 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.757    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.874 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.874    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.991 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.991    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.108 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.108    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.225 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.225    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.342 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.342    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.499 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.367    60.866    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    61.198 r  alum/D_registers_q[7][14]_i_60/O
                         net (fo=1, routed)           0.000    61.198    alum/D_registers_q[7][14]_i_60_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.748 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.748    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.862 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.976 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.976    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.090 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.090    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.204 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.204    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.318 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.318    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.432 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.432    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.546 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.546    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.703 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.113    63.817    alum/temp_out0[14]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.146 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    64.146    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.696 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.696    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.810 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.810    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.924 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.924    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.038 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.038    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.152 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.651 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.177    66.828    alum/temp_out0[13]
    SLICE_X49Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.613 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.613    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.727 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.727    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.841 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.841    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.955 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.955    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.069 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.069    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.183 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.183    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.297 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.297    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.411 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.411    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.568 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    69.520    alum/temp_out0[12]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.849 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.849    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.382 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.382    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.499 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.499    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.616 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.616    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.733 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.733    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.850 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.850    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.967 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.967    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.084 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.201 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.201    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.358 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.069    72.427    alum/temp_out0[11]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.759 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.759    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.292 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.292    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.409 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.409    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.526 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.526    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.643 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.760 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.760    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.877 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.877    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.994 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.994    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.111 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.111    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.268 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.031    75.299    alum/temp_out0[10]
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.087 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.771 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.771    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.885 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.042 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.904    77.946    alum/temp_out0[9]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.275 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.275    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.808 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.808    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.925 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.925    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.042 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.042    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.159 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.159    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.276 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.393 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.393    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.510 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.627 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.627    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.784 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.034    80.818    alum/temp_out0[8]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.606 r  alum/D_registers_q_reg[7][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][3]_i_161_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][3]_i_136_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  alum/D_registers_q_reg[7][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    81.834    alum/D_registers_q_reg[7][3]_i_111_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.948 r  alum/D_registers_q_reg[7][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    81.948    alum/D_registers_q_reg[7][3]_i_86_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.062 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.176 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.176    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.290 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.404 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.404    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.561 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.991    83.552    alum/temp_out0[7]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.881 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.881    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.431 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    84.431    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.545 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.545    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.659 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.773 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.773    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.887 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.887    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.001 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.115 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.115    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.229 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.229    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.386 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          1.204    86.590    alum/temp_out0[6]
    SLICE_X46Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.390 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    87.390    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.507 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.507    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.624 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.624    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.741 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    87.741    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.858 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.858    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.975 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.975    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.092 r  alum/D_registers_q_reg[7][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    88.092    alum/D_registers_q_reg[7][3]_i_26_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.209 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.209    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.366 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.032    89.398    alum/temp_out0[5]
    SLICE_X43Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.186 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    90.186    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.300 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.300    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.414 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.414    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.528 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.528    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.642 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    90.642    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.756 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.756    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.870 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    90.870    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.984 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.984    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.141 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.896    92.037    alum/temp_out0[4]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.366 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.366    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.899 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.899    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.016 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    93.016    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.133 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    93.133    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.250 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    93.250    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.367 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.367    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.484 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.601 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.601    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.718 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.875 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.005    94.880    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.332    95.212 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.762 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.990 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.990    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.104 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.104    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.218 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.218    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.332 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.446 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.446    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.560 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.717 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.099    97.816    alum/temp_out0[2]
    SLICE_X39Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.601 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.601    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.715 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.715    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.829 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.829    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.943 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.943    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.057 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.057    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.171 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.171    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.285 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.285    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.399 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.399    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.556 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.946   100.502    alum/temp_out0[1]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.329   100.831 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.831    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.381 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.381    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.495 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.495    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.609 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.609    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.723 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.723    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.837 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.951 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.951    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.065 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.065    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.179 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.179    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.336 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.653   102.990    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   103.319 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.319    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   103.531 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.491   104.022    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.321 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.155   105.476    sm/M_alum_out[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124   105.600 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.667   106.266    sm/brams/override_address[0]
    SLICE_X58Y4          LUT4 (Prop_lut4_I0_O)        0.124   106.390 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.682   107.072    brams/bram1/ADDRARDADDR[0]
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.496   116.011    brams/bram1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.199    
                         clock uncertainty           -0.035   116.164    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.598    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.598    
                         arrival time                        -107.072    
  -------------------------------------------------------------------
                         slack                                  8.525    

Slack (MET) :             8.620ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.385ns  (logic 60.260ns (58.856%)  route 42.125ns (41.144%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=27 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=110, routed)         1.732     7.339    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  sm/ram_reg_i_144/O
                         net (fo=1, routed)           0.665     8.128    sm/ram_reg_i_144_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I0_O)        0.152     8.280 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           1.180     9.460    sm/ram_reg_i_124_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.326     9.786 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.964    10.750    L_reg/M_sm_ra1[0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.874 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.638    11.512    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=49, routed)          0.591    12.227    sm/M_alum_a[31]
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.124    12.351 r  sm/D_registers_q[7][31]_i_211/O
                         net (fo=1, routed)           0.000    12.351    alum/S[0]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.864 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.864    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.981 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.981    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.098 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.098    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.215    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.332 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.332    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  alum/D_registers_q_reg[7][31]_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.449    alum/D_registers_q_reg[7][31]_i_170_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.683    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.937 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.914    14.852    alum/temp_out0[31]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.219 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.219    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.769 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.769    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.883 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.883    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.997 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.997    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.111 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.225    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.453 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.453    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.567 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.567    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.724 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.080    17.804    alum/temp_out0[30]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.133 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.133    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.683 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.683    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.797    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.911    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.025    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.139 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.139    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.253    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.367    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.524 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.090    20.614    alum/temp_out0[29]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.943 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    20.943    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.493 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.493    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.607    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.721 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    21.721    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.835 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.835    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.949 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.949    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.063 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.063    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.177 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.177    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.291 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.291    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.448 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.041    23.489    alum/temp_out0[28]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.818 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    23.818    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.368 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.368    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.482 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.482    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.596 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.596    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.710 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.710    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.824 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.824    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.938 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.938    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.052 r  alum/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.052    alum/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.166 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.166    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.323 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.233    26.557    alum/temp_out0[27]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.886 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    26.886    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.418 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.532    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.646    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.760    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.874    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.988 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.988    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.102 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.102    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.259 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.030    29.289    alum/temp_out0[26]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    29.618 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    29.618    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.168 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.168    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.282 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.282    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.396 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.396    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.510 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.510    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.624 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.738 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.738    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.852 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.852    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.966 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.966    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.123 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.059    alum/temp_out0[25]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.388 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.388    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.938 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.938    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.052 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.052    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.280 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.280    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.394 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.394    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.508 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.053    34.946    alum/temp_out0[24]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.275 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.275    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.808 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.808    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.925 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.925    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.042 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.042    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.276 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.393 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.393    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.510 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.510    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.627 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.627    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.784 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.131    37.915    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.247 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.247    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.797 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.797    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.911 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.911    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.025 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.025    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.139 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.139    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.253 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.752 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.724    alum/temp_out0[22]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.053 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.053    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.586 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.938 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.055 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.055    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.172 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.172    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.289 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.406 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.406    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.563 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.889    43.452    alum/temp_out0[21]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.332    43.784 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.784    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.317 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.317    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.434 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.434    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.551 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.551    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.668 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.668    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.785 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.785    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.902 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    44.911    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.028 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.185 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.889    46.073    alum/temp_out0[20]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.405 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    46.405    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.955 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.955    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.069 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.183 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.183    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.297 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    47.297    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.411 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    47.411    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.525 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    47.525    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    47.648    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.762 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.762    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.919 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    48.926    alum/temp_out0[19]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.255 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    49.255    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.788 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.905 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.022 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.139 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.256 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.256    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.373 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.373    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.490 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.490    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.607 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.616    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.773 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.227    52.000    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.332 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.332    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.882 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.882    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.996 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.996    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.110 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.110    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.224 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.224    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.338 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.338    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.452 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.452    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.566 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.566    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.837 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.069    54.906    alum/temp_out0[17]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.235 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.235    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.785 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.785    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.899 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.899    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.127 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.127    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.241 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.241    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.355 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.355    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.469 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.740 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.922    57.661    alum/temp_out0[16]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.990 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.523 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.523    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.640 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.640    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.757 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.757    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.874 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.874    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.991 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.991    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.108 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.108    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.225 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.225    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.342 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.342    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.499 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.367    60.866    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    61.198 r  alum/D_registers_q[7][14]_i_60/O
                         net (fo=1, routed)           0.000    61.198    alum/D_registers_q[7][14]_i_60_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.748 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.748    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.862 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.976 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.976    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.090 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.090    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.204 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.204    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.318 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.318    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.432 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.432    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.546 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.546    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.703 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.113    63.817    alum/temp_out0[14]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.146 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    64.146    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.696 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.696    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.810 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.810    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.924 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.924    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.038 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.038    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.152 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.651 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.177    66.828    alum/temp_out0[13]
    SLICE_X49Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.613 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.613    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.727 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.727    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.841 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.841    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.955 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.955    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.069 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.069    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.183 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.183    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.297 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.297    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.411 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.411    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.568 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    69.520    alum/temp_out0[12]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.849 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.849    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.382 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.382    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.499 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.499    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.616 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.616    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.733 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.733    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.850 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.850    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.967 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.967    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.084 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.201 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.201    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.358 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.069    72.427    alum/temp_out0[11]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.759 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.759    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.292 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.292    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.409 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.409    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.526 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.526    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.643 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.760 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.760    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.877 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.877    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.994 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.994    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.111 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.111    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.268 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.031    75.299    alum/temp_out0[10]
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.087 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.771 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.771    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.885 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.042 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.904    77.946    alum/temp_out0[9]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.275 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.275    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.808 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.808    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.925 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.925    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.042 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.042    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.159 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.159    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.276 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.393 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.393    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.510 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.627 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.627    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.784 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.034    80.818    alum/temp_out0[8]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.606 r  alum/D_registers_q_reg[7][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][3]_i_161_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][3]_i_136_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  alum/D_registers_q_reg[7][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    81.834    alum/D_registers_q_reg[7][3]_i_111_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.948 r  alum/D_registers_q_reg[7][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    81.948    alum/D_registers_q_reg[7][3]_i_86_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.062 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.176 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.176    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.290 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.404 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.404    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.561 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.991    83.552    alum/temp_out0[7]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.881 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.881    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.431 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    84.431    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.545 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.545    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.659 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.773 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.773    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.887 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.887    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.001 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.115 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.115    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.229 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.229    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.386 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          1.204    86.590    alum/temp_out0[6]
    SLICE_X46Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.390 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    87.390    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.507 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.507    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.624 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.624    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.741 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    87.741    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.858 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.858    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.975 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.975    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.092 r  alum/D_registers_q_reg[7][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    88.092    alum/D_registers_q_reg[7][3]_i_26_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.209 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.209    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.366 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.032    89.398    alum/temp_out0[5]
    SLICE_X43Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.186 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    90.186    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.300 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.300    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.414 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.414    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.528 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.528    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.642 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    90.642    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.756 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.756    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.870 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    90.870    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.984 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.984    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.141 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.896    92.037    alum/temp_out0[4]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.366 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.366    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.899 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.899    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.016 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    93.016    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.133 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    93.133    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.250 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    93.250    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.367 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.367    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.484 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.601 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.601    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.718 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.875 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.005    94.880    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.332    95.212 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.762 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.990 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.990    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.104 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.104    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.218 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.218    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.332 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.446 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.446    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.560 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.717 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.099    97.816    alum/temp_out0[2]
    SLICE_X39Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.601 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.601    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.715 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.715    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.829 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.829    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.943 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.943    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.057 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.057    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.171 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.171    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.285 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.285    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.399 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.399    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.556 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.946   100.502    alum/temp_out0[1]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.329   100.831 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.831    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.381 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.381    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.495 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.495    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.609 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.609    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.723 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.723    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.837 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.951 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.951    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.065 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.065    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.179 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.179    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.336 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.653   102.990    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   103.319 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.586   103.905    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y6          LUT4 (Prop_lut4_I1_O)        0.150   104.055 f  sm/D_states_q[2]_i_32/O
                         net (fo=2, routed)           0.316   104.371    sm/D_states_q[2]_i_32_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.326   104.697 r  sm/D_states_q[2]_i_22/O
                         net (fo=1, routed)           0.491   105.188    sm/D_states_q[2]_i_22_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.124   105.312 r  sm/D_states_q[2]_i_10/O
                         net (fo=1, routed)           0.559   105.870    sm/D_states_q[2]_i_10_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124   105.994 r  sm/D_states_q[2]_i_4/O
                         net (fo=3, routed)           0.873   106.868    sm/D_states_q[2]_i_4_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I3_O)        0.124   106.992 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.544   107.536    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X15Y8          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.273   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X15Y8          FDRE (Setup_fdre_C_D)       -0.047   116.156    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.156    
                         arrival time                        -107.536    
  -------------------------------------------------------------------
                         slack                                  8.620    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.244ns  (logic 60.295ns (58.971%)  route 41.950ns (41.029%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=27 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=110, routed)         1.732     7.339    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  sm/ram_reg_i_144/O
                         net (fo=1, routed)           0.665     8.128    sm/ram_reg_i_144_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I0_O)        0.152     8.280 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           1.180     9.460    sm/ram_reg_i_124_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.326     9.786 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.964    10.750    L_reg/M_sm_ra1[0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.874 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.638    11.512    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=49, routed)          0.591    12.227    sm/M_alum_a[31]
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.124    12.351 r  sm/D_registers_q[7][31]_i_211/O
                         net (fo=1, routed)           0.000    12.351    alum/S[0]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.864 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.864    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.981 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.981    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.098 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.098    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.215    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.332 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.332    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  alum/D_registers_q_reg[7][31]_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.449    alum/D_registers_q_reg[7][31]_i_170_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.683    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.937 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.914    14.852    alum/temp_out0[31]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.219 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.219    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.769 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.769    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.883 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.883    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.997 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.997    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.111 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.225    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.453 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.453    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.567 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.567    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.724 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.080    17.804    alum/temp_out0[30]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.133 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.133    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.683 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.683    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.797    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.911    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.025    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.139 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.139    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.253    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.367    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.524 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.090    20.614    alum/temp_out0[29]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.943 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    20.943    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.493 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.493    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.607    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.721 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    21.721    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.835 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.835    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.949 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.949    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.063 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.063    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.177 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.177    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.291 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.291    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.448 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.041    23.489    alum/temp_out0[28]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.818 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    23.818    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.368 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.368    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.482 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.482    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.596 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.596    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.710 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.710    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.824 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.824    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.938 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.938    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.052 r  alum/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.052    alum/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.166 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.166    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.323 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.233    26.557    alum/temp_out0[27]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.886 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    26.886    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.418 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.532    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.646    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.760    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.874    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.988 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.988    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.102 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.102    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.259 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.030    29.289    alum/temp_out0[26]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    29.618 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    29.618    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.168 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.168    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.282 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.282    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.396 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.396    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.510 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.510    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.624 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.738 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.738    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.852 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.852    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.966 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.966    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.123 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.059    alum/temp_out0[25]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.388 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.388    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.938 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.938    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.052 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.052    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.280 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.280    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.394 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.394    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.508 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.053    34.946    alum/temp_out0[24]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.275 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.275    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.808 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.808    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.925 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.925    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.042 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.042    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.276 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.393 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.393    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.510 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.510    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.627 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.627    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.784 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.131    37.915    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.247 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.247    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.797 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.797    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.911 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.911    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.025 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.025    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.139 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.139    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.253 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.752 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.724    alum/temp_out0[22]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.053 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.053    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.586 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.938 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.055 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.055    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.172 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.172    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.289 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.406 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.406    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.563 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.889    43.452    alum/temp_out0[21]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.332    43.784 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.784    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.317 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.317    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.434 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.434    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.551 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.551    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.668 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.668    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.785 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.785    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.902 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    44.911    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.028 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.185 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.889    46.073    alum/temp_out0[20]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.405 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    46.405    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.955 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.955    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.069 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.183 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.183    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.297 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    47.297    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.411 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    47.411    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.525 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    47.525    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    47.648    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.762 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.762    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.919 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    48.926    alum/temp_out0[19]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.255 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    49.255    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.788 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.905 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.022 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.139 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.256 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.256    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.373 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.373    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.490 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.490    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.607 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.616    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.773 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.227    52.000    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.332 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.332    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.882 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.882    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.996 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.996    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.110 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.110    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.224 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.224    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.338 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.338    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.452 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.452    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.566 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.566    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.837 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.069    54.906    alum/temp_out0[17]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.235 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.235    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.785 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.785    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.899 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.899    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.127 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.127    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.241 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.241    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.355 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.355    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.469 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.740 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.922    57.661    alum/temp_out0[16]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.990 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.523 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.523    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.640 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.640    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.757 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.757    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.874 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.874    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.991 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.991    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.108 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.108    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.225 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.225    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.342 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.342    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.499 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.367    60.866    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    61.198 r  alum/D_registers_q[7][14]_i_60/O
                         net (fo=1, routed)           0.000    61.198    alum/D_registers_q[7][14]_i_60_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.748 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.748    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.862 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.976 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.976    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.090 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.090    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.204 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.204    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.318 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.318    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.432 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.432    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.546 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.546    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.703 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.113    63.817    alum/temp_out0[14]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.146 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    64.146    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.696 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.696    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.810 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.810    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.924 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.924    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.038 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.038    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.152 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.651 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.177    66.828    alum/temp_out0[13]
    SLICE_X49Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.613 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.613    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.727 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.727    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.841 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.841    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.955 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.955    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.069 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.069    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.183 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.183    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.297 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.297    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.411 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.411    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.568 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    69.520    alum/temp_out0[12]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.849 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.849    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.382 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.382    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.499 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.499    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.616 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.616    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.733 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.733    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.850 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.850    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.967 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.967    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.084 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.201 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.201    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.358 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.069    72.427    alum/temp_out0[11]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.759 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.759    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.292 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.292    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.409 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.409    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.526 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.526    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.643 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.760 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.760    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.877 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.877    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.994 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.994    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.111 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.111    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.268 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.031    75.299    alum/temp_out0[10]
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.087 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.771 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.771    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.885 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.042 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.904    77.946    alum/temp_out0[9]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.275 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.275    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.808 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.808    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.925 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.925    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.042 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.042    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.159 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.159    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.276 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.393 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.393    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.510 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.627 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.627    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.784 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.034    80.818    alum/temp_out0[8]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.606 r  alum/D_registers_q_reg[7][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][3]_i_161_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][3]_i_136_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  alum/D_registers_q_reg[7][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    81.834    alum/D_registers_q_reg[7][3]_i_111_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.948 r  alum/D_registers_q_reg[7][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    81.948    alum/D_registers_q_reg[7][3]_i_86_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.062 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.176 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.176    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.290 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.404 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.404    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.561 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.991    83.552    alum/temp_out0[7]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.881 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.881    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.431 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    84.431    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.545 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.545    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.659 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.773 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.773    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.887 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.887    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.001 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.115 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.115    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.229 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.229    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.386 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          1.204    86.590    alum/temp_out0[6]
    SLICE_X46Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.390 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    87.390    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.507 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.507    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.624 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.624    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.741 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    87.741    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.858 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.858    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.975 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.975    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.092 r  alum/D_registers_q_reg[7][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    88.092    alum/D_registers_q_reg[7][3]_i_26_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.209 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.209    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.366 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.032    89.398    alum/temp_out0[5]
    SLICE_X43Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.186 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    90.186    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.300 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.300    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.414 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.414    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.528 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.528    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.642 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    90.642    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.756 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.756    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.870 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    90.870    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.984 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.984    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.141 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.896    92.037    alum/temp_out0[4]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.366 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.366    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.899 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.899    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.016 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    93.016    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.133 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    93.133    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.250 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    93.250    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.367 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.367    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.484 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.601 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.601    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.718 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.875 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.005    94.880    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.332    95.212 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.762 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.990 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.990    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.104 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.104    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.218 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.218    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.332 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.446 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.446    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.560 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.717 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.099    97.816    alum/temp_out0[2]
    SLICE_X39Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.601 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.601    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.715 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.715    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.829 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.829    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.943 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.943    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.057 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.057    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.171 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.171    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.285 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.285    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.399 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.399    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.556 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.946   100.502    alum/temp_out0[1]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.329   100.831 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.831    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.381 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.381    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.495 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.495    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.609 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.609    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.723 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.723    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.837 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.951 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.951    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.065 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.065    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.179 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.179    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.336 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.653   102.990    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   103.319 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.319    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   103.531 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.491   104.022    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.321 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.308   105.629    sm/M_alum_out[0]
    SLICE_X14Y3          LUT6 (Prop_lut6_I5_O)        0.124   105.753 r  sm/D_states_q[0]_i_5/O
                         net (fo=1, routed)           0.452   106.205    sm/D_states_q[0]_i_5_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.124   106.329 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.428   106.757    sm/D_states_q[0]_i_2_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I1_O)        0.124   106.881 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.514   107.396    sm/D_states_d__0[0]
    SLICE_X14Y5          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.450   115.966    sm/clk_IBUF_BUFG
    SLICE_X14Y5          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.273   116.239    
                         clock uncertainty           -0.035   116.204    
    SLICE_X14Y5          FDSE (Setup_fdse_C_D)       -0.031   116.173    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.173    
                         arrival time                        -107.396    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.827ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.178ns  (logic 60.260ns (58.976%)  route 41.918ns (41.024%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=27 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=110, routed)         1.732     7.339    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  sm/ram_reg_i_144/O
                         net (fo=1, routed)           0.665     8.128    sm/ram_reg_i_144_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I0_O)        0.152     8.280 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           1.180     9.460    sm/ram_reg_i_124_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.326     9.786 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.964    10.750    L_reg/M_sm_ra1[0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.874 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.638    11.512    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=49, routed)          0.591    12.227    sm/M_alum_a[31]
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.124    12.351 r  sm/D_registers_q[7][31]_i_211/O
                         net (fo=1, routed)           0.000    12.351    alum/S[0]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.864 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.864    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.981 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.981    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.098 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.098    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.215    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.332 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.332    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  alum/D_registers_q_reg[7][31]_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.449    alum/D_registers_q_reg[7][31]_i_170_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.683    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.937 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.914    14.852    alum/temp_out0[31]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.219 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.219    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.769 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.769    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.883 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.883    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.997 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.997    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.111 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.225    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.453 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.453    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.567 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.567    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.724 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.080    17.804    alum/temp_out0[30]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.133 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.133    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.683 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.683    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.797    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.911    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.025    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.139 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.139    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.253    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.367    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.524 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.090    20.614    alum/temp_out0[29]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.943 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    20.943    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.493 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.493    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.607    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.721 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    21.721    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.835 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.835    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.949 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.949    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.063 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.063    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.177 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.177    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.291 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.291    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.448 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.041    23.489    alum/temp_out0[28]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.818 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    23.818    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.368 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.368    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.482 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.482    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.596 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.596    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.710 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.710    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.824 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.824    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.938 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.938    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.052 r  alum/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.052    alum/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.166 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.166    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.323 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.233    26.557    alum/temp_out0[27]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.886 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    26.886    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.418 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.532    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.646    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.760    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.874    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.988 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.988    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.102 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.102    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.259 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.030    29.289    alum/temp_out0[26]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    29.618 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    29.618    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.168 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.168    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.282 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.282    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.396 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.396    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.510 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.510    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.624 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.738 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.738    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.852 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.852    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.966 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.966    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.123 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.059    alum/temp_out0[25]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.388 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.388    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.938 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.938    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.052 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.052    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.280 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.280    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.394 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.394    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.508 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.053    34.946    alum/temp_out0[24]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.275 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.275    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.808 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.808    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.925 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.925    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.042 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.042    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.276 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.393 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.393    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.510 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.510    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.627 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.627    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.784 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.131    37.915    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.247 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.247    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.797 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.797    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.911 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.911    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.025 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.025    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.139 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.139    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.253 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.752 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.724    alum/temp_out0[22]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.053 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.053    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.586 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.938 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.055 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.055    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.172 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.172    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.289 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.406 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.406    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.563 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.889    43.452    alum/temp_out0[21]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.332    43.784 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.784    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.317 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.317    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.434 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.434    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.551 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.551    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.668 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.668    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.785 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.785    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.902 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    44.911    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.028 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.185 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.889    46.073    alum/temp_out0[20]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.405 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    46.405    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.955 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.955    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.069 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.183 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.183    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.297 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    47.297    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.411 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    47.411    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.525 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    47.525    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    47.648    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.762 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.762    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.919 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    48.926    alum/temp_out0[19]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.255 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    49.255    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.788 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.905 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.022 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.139 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.256 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.256    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.373 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.373    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.490 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.490    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.607 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.616    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.773 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.227    52.000    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.332 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.332    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.882 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.882    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.996 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.996    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.110 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.110    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.224 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.224    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.338 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.338    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.452 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.452    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.566 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.566    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.837 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.069    54.906    alum/temp_out0[17]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.235 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.235    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.785 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.785    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.899 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.899    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.127 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.127    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.241 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.241    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.355 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.355    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.469 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.740 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.922    57.661    alum/temp_out0[16]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.990 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.523 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.523    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.640 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.640    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.757 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.757    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.874 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.874    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.991 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.991    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.108 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.108    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.225 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.225    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.342 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.342    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.499 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.367    60.866    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    61.198 r  alum/D_registers_q[7][14]_i_60/O
                         net (fo=1, routed)           0.000    61.198    alum/D_registers_q[7][14]_i_60_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.748 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.748    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.862 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.976 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.976    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.090 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.090    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.204 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.204    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.318 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.318    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.432 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.432    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.546 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.546    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.703 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.113    63.817    alum/temp_out0[14]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.146 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    64.146    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.696 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.696    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.810 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.810    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.924 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.924    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.038 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.038    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.152 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.651 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.177    66.828    alum/temp_out0[13]
    SLICE_X49Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.613 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.613    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.727 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.727    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.841 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.841    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.955 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.955    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.069 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.069    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.183 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.183    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.297 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.297    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.411 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.411    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.568 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    69.520    alum/temp_out0[12]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.849 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.849    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.382 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.382    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.499 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.499    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.616 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.616    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.733 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.733    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.850 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.850    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.967 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.967    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.084 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.201 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.201    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.358 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.069    72.427    alum/temp_out0[11]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.759 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.759    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.292 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.292    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.409 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.409    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.526 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.526    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.643 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.760 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.760    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.877 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.877    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.994 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.994    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.111 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.111    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.268 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.031    75.299    alum/temp_out0[10]
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.087 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.771 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.771    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.885 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.042 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.904    77.946    alum/temp_out0[9]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.275 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.275    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.808 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.808    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.925 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.925    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.042 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.042    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.159 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.159    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.276 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.393 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.393    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.510 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.627 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.627    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.784 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.034    80.818    alum/temp_out0[8]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.606 r  alum/D_registers_q_reg[7][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][3]_i_161_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][3]_i_136_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  alum/D_registers_q_reg[7][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    81.834    alum/D_registers_q_reg[7][3]_i_111_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.948 r  alum/D_registers_q_reg[7][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    81.948    alum/D_registers_q_reg[7][3]_i_86_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.062 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.176 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.176    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.290 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.404 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.404    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.561 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.991    83.552    alum/temp_out0[7]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.881 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.881    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.431 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    84.431    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.545 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.545    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.659 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.773 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.773    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.887 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.887    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.001 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.115 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.115    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.229 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.229    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.386 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          1.204    86.590    alum/temp_out0[6]
    SLICE_X46Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.390 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    87.390    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.507 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.507    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.624 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.624    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.741 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    87.741    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.858 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.858    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.975 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.975    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.092 r  alum/D_registers_q_reg[7][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    88.092    alum/D_registers_q_reg[7][3]_i_26_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.209 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.209    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.366 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.032    89.398    alum/temp_out0[5]
    SLICE_X43Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.186 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    90.186    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.300 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.300    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.414 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.414    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.528 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.528    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.642 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    90.642    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.756 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.756    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.870 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    90.870    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.984 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.984    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.141 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.896    92.037    alum/temp_out0[4]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.366 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.366    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.899 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.899    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.016 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    93.016    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.133 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    93.133    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.250 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    93.250    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.367 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.367    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.484 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.601 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.601    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.718 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.875 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.005    94.880    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.332    95.212 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.762 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.990 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.990    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.104 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.104    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.218 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.218    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.332 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.446 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.446    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.560 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.717 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.099    97.816    alum/temp_out0[2]
    SLICE_X39Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.601 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.601    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.715 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.715    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.829 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.829    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.943 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.943    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.057 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.057    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.171 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.171    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.285 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.285    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.399 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.399    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.556 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.946   100.502    alum/temp_out0[1]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.329   100.831 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.831    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.381 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.381    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.495 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.495    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.609 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.609    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.723 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.723    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.837 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.951 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.951    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.065 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.065    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.179 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.179    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.336 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.653   102.990    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   103.319 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.586   103.905    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y6          LUT4 (Prop_lut4_I1_O)        0.150   104.055 f  sm/D_states_q[2]_i_32/O
                         net (fo=2, routed)           0.316   104.371    sm/D_states_q[2]_i_32_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.326   104.697 r  sm/D_states_q[2]_i_22/O
                         net (fo=1, routed)           0.491   105.188    sm/D_states_q[2]_i_22_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.124   105.312 r  sm/D_states_q[2]_i_10/O
                         net (fo=1, routed)           0.559   105.870    sm/D_states_q[2]_i_10_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124   105.994 r  sm/D_states_q[2]_i_4/O
                         net (fo=3, routed)           0.870   106.865    sm/D_states_q[2]_i_4_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I3_O)        0.124   106.989 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.340   107.329    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X15Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X15Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.273   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X15Y7          FDRE (Setup_fdre_C_D)       -0.047   116.156    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.156    
                         arrival time                        -107.329    
  -------------------------------------------------------------------
                         slack                                  8.827    

Slack (MET) :             9.263ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.818ns  (logic 60.295ns (59.219%)  route 41.523ns (40.781%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=27 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=110, routed)         1.732     7.339    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  sm/ram_reg_i_144/O
                         net (fo=1, routed)           0.665     8.128    sm/ram_reg_i_144_n_0
    SLICE_X31Y3          LUT3 (Prop_lut3_I0_O)        0.152     8.280 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           1.180     9.460    sm/ram_reg_i_124_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.326     9.786 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.964    10.750    L_reg/M_sm_ra1[0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.874 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.638    11.512    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.636 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=49, routed)          0.591    12.227    sm/M_alum_a[31]
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.124    12.351 r  sm/D_registers_q[7][31]_i_211/O
                         net (fo=1, routed)           0.000    12.351    alum/S[0]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.864 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.864    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.981 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.981    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.098 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.098    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.215    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.332 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.332    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.449 r  alum/D_registers_q_reg[7][31]_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.449    alum/D_registers_q_reg[7][31]_i_170_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.566 r  alum/D_registers_q_reg[7][31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_158_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.683    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.937 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.914    14.852    alum/temp_out0[31]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.219 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.219    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.769 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.769    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.883 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.883    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.997 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.997    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.111 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.225    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.339    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.453 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.453    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.567 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.567    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.724 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.080    17.804    alum/temp_out0[30]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.133 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.133    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.683 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.683    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.797    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.911    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.025    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.139 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.139    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.253    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.367    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.524 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.090    20.614    alum/temp_out0[29]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.943 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    20.943    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.493 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.493    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.607    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.721 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    21.721    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.835 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.835    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.949 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.949    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.063 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.063    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.177 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.177    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.291 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.291    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.448 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.041    23.489    alum/temp_out0[28]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    23.818 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    23.818    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.368 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.368    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.482 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.482    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.596 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.596    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.710 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.710    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.824 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.824    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.938 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.938    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.052 r  alum/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.052    alum/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.166 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.166    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.323 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.233    26.557    alum/temp_out0[27]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    26.886 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    26.886    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.418 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.532 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.532    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.646 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.646    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.760 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.760    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.874 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.874    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.988 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.988    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.102 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.102    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.259 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.030    29.289    alum/temp_out0[26]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    29.618 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    29.618    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.168 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.168    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.282 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.282    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.396 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.396    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.510 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.510    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.624 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.738 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.738    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.852 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.852    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.966 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.966    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.123 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.059    alum/temp_out0[25]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.388 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.388    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.938 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.938    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.052 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.052    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.280 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.280    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.394 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.394    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.508 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.053    34.946    alum/temp_out0[24]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.275 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.275    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.808 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.808    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.925 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.925    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.042 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.042    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.159 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.159    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.276 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.393 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.393    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.510 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.510    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.627 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.627    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.784 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.131    37.915    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.247 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.247    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.797 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.797    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.911 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.911    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.025 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.025    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.139 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.139    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.253 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.253    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.367 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.367    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.481 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.481    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.595 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.595    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.752 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.973    40.724    alum/temp_out0[22]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.053 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.053    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.586 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.586    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.703 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.703    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.820 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.938 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.055 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.055    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.172 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.172    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.289 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.406 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.406    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.563 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.889    43.452    alum/temp_out0[21]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.332    43.784 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.784    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.317 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.317    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.434 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.434    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.551 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.551    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.668 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.668    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.785 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.785    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.902 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    44.911    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.028 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.185 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.889    46.073    alum/temp_out0[20]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.405 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    46.405    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.955 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    46.955    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.069 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.183 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.183    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.297 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    47.297    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.411 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    47.411    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.525 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    47.525    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    47.648    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.762 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.762    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.919 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    48.926    alum/temp_out0[19]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.255 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    49.255    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.788 r  alum/D_registers_q_reg[7][18]_i_55/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/D_registers_q_reg[7][18]_i_55_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.905 r  alum/D_registers_q_reg[7][18]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_50_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.022 r  alum/D_registers_q_reg[7][18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_45_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.139 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.256 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.256    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.373 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.373    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.490 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.490    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.607 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.616    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.773 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.227    52.000    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    52.332 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.332    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.882 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.882    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.996 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.996    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.110 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.110    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.224 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.224    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.338 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.338    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.452 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.452    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.566 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.566    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.680    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.837 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.069    54.906    alum/temp_out0[17]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.235 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.235    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.785 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.785    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.899 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.899    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.127 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.127    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.241 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.241    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.355 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.355    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.469 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.469    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.583 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.583    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.740 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.922    57.661    alum/temp_out0[16]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.990 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.523 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.523    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.640 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.640    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.757 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.757    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.874 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.874    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.991 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.991    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.108 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.108    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.225 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.225    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.342 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.342    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.499 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.367    60.866    alum/temp_out0[15]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    61.198 r  alum/D_registers_q[7][14]_i_60/O
                         net (fo=1, routed)           0.000    61.198    alum/D_registers_q[7][14]_i_60_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.748 r  alum/D_registers_q_reg[7][14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    61.748    alum/D_registers_q_reg[7][14]_i_53_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.862 r  alum/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.862    alum/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.976 r  alum/D_registers_q_reg[7][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    61.976    alum/D_registers_q_reg[7][14]_i_43_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.090 r  alum/D_registers_q_reg[7][14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.090    alum/D_registers_q_reg[7][14]_i_38_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.204 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.204    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.318 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.318    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.432 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.432    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.546 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.546    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.703 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.113    63.817    alum/temp_out0[14]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.146 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    64.146    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.696 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.696    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.810 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.810    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.924 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.924    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.038 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.038    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.152 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.266    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.380    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.494    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.651 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.177    66.828    alum/temp_out0[13]
    SLICE_X49Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.613 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.613    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.727 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.727    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.841 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.841    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.955 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.955    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.069 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.069    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.183 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.183    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.297 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.297    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.411 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.411    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.568 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    69.520    alum/temp_out0[12]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.849 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.849    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.382 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.382    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.499 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.499    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.616 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.616    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.733 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.733    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.850 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.850    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.967 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.967    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.084 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.201 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.201    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.358 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.069    72.427    alum/temp_out0[11]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.759 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.759    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.292 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.292    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.409 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.409    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.526 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.526    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.643 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.643    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.760 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.760    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.877 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.877    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.994 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.994    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.111 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.111    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.268 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.031    75.299    alum/temp_out0[10]
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.087 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.771 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.771    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.885 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.042 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.904    77.946    alum/temp_out0[9]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.275 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.275    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.808 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.808    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.925 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.925    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.042 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.042    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.159 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.159    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.276 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.393 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.393    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.510 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.627 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.627    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.784 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.034    80.818    alum/temp_out0[8]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.606 r  alum/D_registers_q_reg[7][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][3]_i_161_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][3]_i_136_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  alum/D_registers_q_reg[7][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    81.834    alum/D_registers_q_reg[7][3]_i_111_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.948 r  alum/D_registers_q_reg[7][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    81.948    alum/D_registers_q_reg[7][3]_i_86_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.062 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.062    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.176 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.176    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.290 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.290    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.404 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.404    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.561 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.991    83.552    alum/temp_out0[7]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.881 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.881    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.431 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    84.431    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.545 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    84.545    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.659 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.659    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.773 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.773    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.887 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.887    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.001 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.115 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.115    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.229 r  alum/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    85.229    alum/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.386 r  alum/D_registers_q_reg[7][6]_i_19/CO[1]
                         net (fo=36, routed)          1.204    86.590    alum/temp_out0[6]
    SLICE_X46Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.390 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    87.390    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.507 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    87.507    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.624 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.624    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.741 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    87.741    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.858 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.858    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.975 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.975    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.092 r  alum/D_registers_q_reg[7][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    88.092    alum/D_registers_q_reg[7][3]_i_26_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.209 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.209    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.366 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.032    89.398    alum/temp_out0[5]
    SLICE_X43Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.186 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    90.186    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.300 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    90.300    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.414 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.414    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.528 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    90.528    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.642 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    90.642    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.756 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.756    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.870 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    90.870    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.984 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.984    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.141 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.896    92.037    alum/temp_out0[4]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.366 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.366    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.899 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.899    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.016 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    93.016    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.133 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    93.133    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.250 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    93.250    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.367 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.367    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.484 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.601 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.601    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.718 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.718    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.875 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.005    94.880    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.332    95.212 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.762 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.990 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.990    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.104 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.104    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.218 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.218    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.332 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.446 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.446    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.560 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.560    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.717 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.099    97.816    alum/temp_out0[2]
    SLICE_X39Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.601 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.601    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.715 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.715    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.829 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.829    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.943 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.943    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.057 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.057    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.171 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.171    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.285 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.285    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.399 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.399    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.556 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.946   100.502    alum/temp_out0[1]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.329   100.831 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.831    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.381 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.381    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.495 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.495    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.609 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.609    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.723 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.723    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.837 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.837    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.951 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.951    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.065 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.065    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.179 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.179    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.336 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.653   102.990    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   103.319 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.319    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   103.531 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.491   104.022    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.321 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.457   105.777    sm/M_alum_out[0]
    SLICE_X15Y4          LUT4 (Prop_lut4_I3_O)        0.124   105.901 r  sm/D_states_q[2]_i_8/O
                         net (fo=1, routed)           0.264   106.166    sm/D_states_q[2]_i_8_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I4_O)        0.124   106.290 r  sm/D_states_q[2]_i_2/O
                         net (fo=3, routed)           0.555   106.845    sm/D_states_q[2]_i_2_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I0_O)        0.124   106.969 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   106.969    sm/D_states_d__0[2]
    SLICE_X15Y7          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X15Y7          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.273   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X15Y7          FDRE (Setup_fdre_C_D)        0.029   116.232    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.232    
                         arrival time                        -106.969    
  -------------------------------------------------------------------
                         slack                                  9.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.656%)  route 0.278ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.927    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.656%)  route 0.278ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.927    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.656%)  route 0.278ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.927    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.656%)  route 0.278ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.927    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_game_tick_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.634%)  route 0.261ns (58.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.563     1.507    gamecounter/clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  gamecounter/D_ctr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  gamecounter/D_ctr_q_reg[20]/Q
                         net (fo=4, routed)           0.261     1.908    sm/M_gamecounter_value[0]
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.953 r  sm/D_game_tick_q_i_1/O
                         net (fo=1, routed)           0.000     1.953    sm/D_game_tick_q_i_1_n_0
    SLICE_X35Y7          FDRE                                         r  sm/D_game_tick_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.830     2.020    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDRE                                         r  sm/D_game_tick_q_reg/C
                         clock pessimism             -0.251     1.769    
    SLICE_X35Y7          FDRE (Hold_fdre_C_D)         0.092     1.861    sm/D_game_tick_q_reg
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.563     1.507    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.704    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X33Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.832     2.022    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.075     1.582    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.972%)  route 0.329ns (70.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.329     1.978    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.972%)  route 0.329ns (70.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.329     1.978    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.972%)  route 0.329ns (70.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.329     1.978    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.972%)  route 0.329ns (70.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.329     1.978    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y10   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y13   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X34Y11   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y15   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y15   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X36Y13   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X33Y17   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.638ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.996ns (19.704%)  route 4.059ns (80.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X14Y5          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDSE (Prop_fdse_C_Q)         0.518     5.671 r  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         2.771     8.443    sm/D_states_q_reg[7]_0[0]
    SLICE_X34Y1          LUT2 (Prop_lut2_I1_O)        0.150     8.593 f  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.484     9.077    sm/D_stage_q[3]_i_3_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I3_O)        0.328     9.405 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.803    10.208    fifo_reset_cond/AS[0]
    SLICE_X15Y0          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.451   115.967    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y0          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.273   116.240    
                         clock uncertainty           -0.035   116.205    
    SLICE_X15Y0          FDPE (Recov_fdpe_C_PRE)     -0.359   115.846    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.846    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                105.638    

Slack (MET) :             105.638ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.996ns (19.704%)  route 4.059ns (80.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X14Y5          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDSE (Prop_fdse_C_Q)         0.518     5.671 r  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         2.771     8.443    sm/D_states_q_reg[7]_0[0]
    SLICE_X34Y1          LUT2 (Prop_lut2_I1_O)        0.150     8.593 f  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.484     9.077    sm/D_stage_q[3]_i_3_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I3_O)        0.328     9.405 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.803    10.208    fifo_reset_cond/AS[0]
    SLICE_X15Y0          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.451   115.967    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y0          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.273   116.240    
                         clock uncertainty           -0.035   116.205    
    SLICE_X15Y0          FDPE (Recov_fdpe_C_PRE)     -0.359   115.846    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.846    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                105.638    

Slack (MET) :             105.638ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.996ns (19.704%)  route 4.059ns (80.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X14Y5          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDSE (Prop_fdse_C_Q)         0.518     5.671 r  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         2.771     8.443    sm/D_states_q_reg[7]_0[0]
    SLICE_X34Y1          LUT2 (Prop_lut2_I1_O)        0.150     8.593 f  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.484     9.077    sm/D_stage_q[3]_i_3_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I3_O)        0.328     9.405 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.803    10.208    fifo_reset_cond/AS[0]
    SLICE_X15Y0          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.451   115.967    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y0          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.273   116.240    
                         clock uncertainty           -0.035   116.205    
    SLICE_X15Y0          FDPE (Recov_fdpe_C_PRE)     -0.359   115.846    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.846    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                105.638    

Slack (MET) :             105.638ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.996ns (19.704%)  route 4.059ns (80.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X14Y5          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDSE (Prop_fdse_C_Q)         0.518     5.671 r  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         2.771     8.443    sm/D_states_q_reg[7]_0[0]
    SLICE_X34Y1          LUT2 (Prop_lut2_I1_O)        0.150     8.593 f  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.484     9.077    sm/D_stage_q[3]_i_3_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I3_O)        0.328     9.405 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.803    10.208    fifo_reset_cond/AS[0]
    SLICE_X15Y0          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.451   115.967    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y0          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.273   116.240    
                         clock uncertainty           -0.035   116.205    
    SLICE_X15Y0          FDPE (Recov_fdpe_C_PRE)     -0.359   115.846    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.846    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                105.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.907%)  route 0.853ns (82.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X29Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=146, routed)         0.510     2.158    sm/D_states_q_reg[7]_0[2]
    SLICE_X29Y0          LUT6 (Prop_lut6_I4_O)        0.045     2.203 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.342     2.545    fifo_reset_cond/AS[0]
    SLICE_X15Y0          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.837     2.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y0          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X15Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     1.452    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.907%)  route 0.853ns (82.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X29Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=146, routed)         0.510     2.158    sm/D_states_q_reg[7]_0[2]
    SLICE_X29Y0          LUT6 (Prop_lut6_I4_O)        0.045     2.203 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.342     2.545    fifo_reset_cond/AS[0]
    SLICE_X15Y0          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.837     2.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y0          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X15Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     1.452    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.907%)  route 0.853ns (82.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X29Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=146, routed)         0.510     2.158    sm/D_states_q_reg[7]_0[2]
    SLICE_X29Y0          LUT6 (Prop_lut6_I4_O)        0.045     2.203 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.342     2.545    fifo_reset_cond/AS[0]
    SLICE_X15Y0          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.837     2.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y0          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X15Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     1.452    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.907%)  route 0.853ns (82.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X29Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=146, routed)         0.510     2.158    sm/D_states_q_reg[7]_0[2]
    SLICE_X29Y0          LUT6 (Prop_lut6_I4_O)        0.045     2.203 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.342     2.545    fifo_reset_cond/AS[0]
    SLICE_X15Y0          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.837     2.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y0          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X15Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     1.452    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  1.094    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.902ns  (logic 11.177ns (30.287%)  route 25.725ns (69.713%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=3 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X46Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.875     7.541    L_reg/M_sm_pac[9]
    SLICE_X59Y18         LUT3 (Prop_lut3_I1_O)        0.124     7.665 r  L_reg/L_7ae27fea_remainder0_carry_i_21/O
                         net (fo=3, routed)           0.828     8.493    L_reg/L_7ae27fea_remainder0_carry_i_21_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.617 r  L_reg/L_7ae27fea_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.340     9.957    L_reg/L_7ae27fea_remainder0_carry__0_i_9_n_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.154    10.111 f  L_reg/L_7ae27fea_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.785    L_reg/L_7ae27fea_remainder0_carry_i_15_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.327    11.112 r  L_reg/L_7ae27fea_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.106    12.218    L_reg/L_7ae27fea_remainder0_carry_i_8_n_0
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.152    12.370 r  L_reg/L_7ae27fea_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.622    12.992    aseg_driver/decimal_renderer/DI[2]
    SLICE_X58Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.579 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.913 f  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.182    15.095    L_reg/L_7ae27fea_remainder0[5]
    SLICE_X60Y22         LUT3 (Prop_lut3_I2_O)        0.303    15.398 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.996    16.394    L_reg/i__carry__0_i_18_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.518 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           1.110    17.628    L_reg/i__carry_i_26__0_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.752 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.947    18.699    L_reg/i__carry_i_24__0_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I2_O)        0.146    18.845 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.956    19.802    L_reg/i__carry_i_19_n_0
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.328    20.130 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.451    20.580    L_reg/i__carry__0_i_11_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.124    20.704 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.969    21.674    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124    21.798 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    21.798    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.196 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.196    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.418 f  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.022    23.440    L_reg/L_7ae27fea_remainder0_inferred__1/i__carry__2[0]
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.299    23.739 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.279    24.018    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124    24.142 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.270    25.412    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.150    25.562 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.729    26.291    L_reg/i__carry_i_13_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.355    26.646 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.667    27.313    L_reg/i__carry_i_24_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I4_O)        0.124    27.437 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.685    28.122    L_reg/i__carry_i_13_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.146    28.268 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.539    28.807    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X63Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    29.518 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.518    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.632    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.945 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.807    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.306    31.113 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.930    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.054 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.609    32.664    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I1_O)        0.124    32.788 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.647    33.435    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124    33.559 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.834    34.393    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.150    34.543 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.707    38.250    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.800    42.050 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.050    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.755ns  (logic 10.919ns (29.708%)  route 25.836ns (70.292%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=3 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X46Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.875     7.541    L_reg/M_sm_pac[9]
    SLICE_X59Y18         LUT3 (Prop_lut3_I1_O)        0.124     7.665 r  L_reg/L_7ae27fea_remainder0_carry_i_21/O
                         net (fo=3, routed)           0.828     8.493    L_reg/L_7ae27fea_remainder0_carry_i_21_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.617 r  L_reg/L_7ae27fea_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.340     9.957    L_reg/L_7ae27fea_remainder0_carry__0_i_9_n_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.154    10.111 f  L_reg/L_7ae27fea_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.785    L_reg/L_7ae27fea_remainder0_carry_i_15_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.327    11.112 r  L_reg/L_7ae27fea_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.106    12.218    L_reg/L_7ae27fea_remainder0_carry_i_8_n_0
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.152    12.370 r  L_reg/L_7ae27fea_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.622    12.992    aseg_driver/decimal_renderer/DI[2]
    SLICE_X58Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.579 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.913 f  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.182    15.095    L_reg/L_7ae27fea_remainder0[5]
    SLICE_X60Y22         LUT3 (Prop_lut3_I2_O)        0.303    15.398 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.996    16.394    L_reg/i__carry__0_i_18_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.518 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           1.110    17.628    L_reg/i__carry_i_26__0_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.752 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.947    18.699    L_reg/i__carry_i_24__0_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I2_O)        0.146    18.845 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.956    19.802    L_reg/i__carry_i_19_n_0
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.328    20.130 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.451    20.580    L_reg/i__carry__0_i_11_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.124    20.704 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.969    21.674    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124    21.798 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    21.798    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.196 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.196    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.418 f  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.022    23.440    L_reg/L_7ae27fea_remainder0_inferred__1/i__carry__2[0]
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.299    23.739 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.279    24.018    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124    24.142 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.270    25.412    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.150    25.562 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.729    26.291    L_reg/i__carry_i_13_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.355    26.646 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.667    27.313    L_reg/i__carry_i_24_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I4_O)        0.124    27.437 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.685    28.122    L_reg/i__carry_i_13_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.146    28.268 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.539    28.807    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X63Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    29.518 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.518    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.632    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.945 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.807    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.306    31.113 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.930    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.054 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.609    32.664    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I1_O)        0.124    32.788 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.647    33.435    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124    33.559 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.834    34.393    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.124    34.517 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.817    38.334    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.903 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.903    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.101ns  (logic 11.351ns (31.441%)  route 24.751ns (68.559%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=3 LUT4=3 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.150     7.752    L_reg/M_sm_timer[7]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.148     7.900 f  L_reg/L_7ae27fea_remainder0_carry__0_i_11__1/O
                         net (fo=1, routed)           1.173     9.073    L_reg/L_7ae27fea_remainder0_carry__0_i_11__1_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.328     9.401 r  L_reg/L_7ae27fea_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.225    10.626    L_reg/L_7ae27fea_remainder0_carry__0_i_9__1_n_0
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.750 f  L_reg/L_7ae27fea_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.149    10.899    L_reg/L_7ae27fea_remainder0_carry_i_15__1_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.023 r  L_reg/L_7ae27fea_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.061    12.084    L_reg/L_7ae27fea_remainder0_carry_i_8__1_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.148    12.232 r  L_reg/L_7ae27fea_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.559    12.791    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.380 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.380    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.602 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.005    14.608    L_reg/L_7ae27fea_remainder0_3[4]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.327    14.935 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.962    15.897    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I4_O)        0.332    16.229 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.585    16.814    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I3_O)        0.150    16.964 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.798    17.762    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I4_O)        0.352    18.114 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.491    18.605    L_reg/i__carry_i_19__3_n_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.326    18.931 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.819    19.750    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X44Y26         LUT4 (Prop_lut4_I3_O)        0.124    19.874 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.667    20.541    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124    20.665 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.665    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.063 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.063    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 f  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.826    22.111    L_reg/L_7ae27fea_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X46Y27         LUT5 (Prop_lut5_I2_O)        0.299    22.410 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.591    23.001    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y26         LUT5 (Prop_lut5_I0_O)        0.124    23.125 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.379    24.504    L_reg/i__carry_i_14__1_0
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.124    24.628 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.452    25.080    L_reg/i__carry_i_25__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    25.204 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.158    26.362    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I3_O)        0.124    26.486 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.464    26.950    L_reg/i__carry_i_13__3_n_0
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.150    27.100 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.506    27.606    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.328    27.934 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.934    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.484 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.484    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.598 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.598    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.712 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.712    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.934 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.755    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.299    30.054 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.890    30.944    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    31.068 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.705    31.773    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I2_O)        0.124    31.897 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.308    32.205    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.329 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.021    33.350    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X51Y28         LUT4 (Prop_lut4_I1_O)        0.152    33.502 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.984    37.486    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.247 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.247    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.073ns  (logic 10.924ns (30.284%)  route 25.149ns (69.716%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=3 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X46Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.875     7.541    L_reg/M_sm_pac[9]
    SLICE_X59Y18         LUT3 (Prop_lut3_I1_O)        0.124     7.665 r  L_reg/L_7ae27fea_remainder0_carry_i_21/O
                         net (fo=3, routed)           0.828     8.493    L_reg/L_7ae27fea_remainder0_carry_i_21_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.617 r  L_reg/L_7ae27fea_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.340     9.957    L_reg/L_7ae27fea_remainder0_carry__0_i_9_n_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.154    10.111 f  L_reg/L_7ae27fea_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.785    L_reg/L_7ae27fea_remainder0_carry_i_15_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.327    11.112 r  L_reg/L_7ae27fea_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.106    12.218    L_reg/L_7ae27fea_remainder0_carry_i_8_n_0
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.152    12.370 r  L_reg/L_7ae27fea_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.622    12.992    aseg_driver/decimal_renderer/DI[2]
    SLICE_X58Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.579 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.913 f  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.182    15.095    L_reg/L_7ae27fea_remainder0[5]
    SLICE_X60Y22         LUT3 (Prop_lut3_I2_O)        0.303    15.398 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.996    16.394    L_reg/i__carry__0_i_18_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.518 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           1.110    17.628    L_reg/i__carry_i_26__0_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.752 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.947    18.699    L_reg/i__carry_i_24__0_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I2_O)        0.146    18.845 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.956    19.802    L_reg/i__carry_i_19_n_0
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.328    20.130 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.451    20.580    L_reg/i__carry__0_i_11_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.124    20.704 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.969    21.674    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124    21.798 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    21.798    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.196 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.196    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.418 f  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.022    23.440    L_reg/L_7ae27fea_remainder0_inferred__1/i__carry__2[0]
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.299    23.739 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.279    24.018    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124    24.142 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.270    25.412    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.150    25.562 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.729    26.291    L_reg/i__carry_i_13_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.355    26.646 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.667    27.313    L_reg/i__carry_i_24_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I4_O)        0.124    27.437 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.685    28.122    L_reg/i__carry_i_13_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.146    28.268 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.539    28.807    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X63Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    29.518 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.518    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.632    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.945 f  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.807    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.306    31.113 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.930    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.054 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.609    32.664    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I1_O)        0.124    32.788 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.647    33.435    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124    33.559 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.831    34.390    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I2_O)        0.124    34.514 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.133    37.648    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.221 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.221    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.041ns  (logic 11.347ns (31.484%)  route 24.694ns (68.516%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.150     7.752    L_reg/M_sm_timer[7]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.148     7.900 f  L_reg/L_7ae27fea_remainder0_carry__0_i_11__1/O
                         net (fo=1, routed)           1.173     9.073    L_reg/L_7ae27fea_remainder0_carry__0_i_11__1_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.328     9.401 r  L_reg/L_7ae27fea_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.225    10.626    L_reg/L_7ae27fea_remainder0_carry__0_i_9__1_n_0
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.750 f  L_reg/L_7ae27fea_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.149    10.899    L_reg/L_7ae27fea_remainder0_carry_i_15__1_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.023 r  L_reg/L_7ae27fea_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.061    12.084    L_reg/L_7ae27fea_remainder0_carry_i_8__1_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.148    12.232 r  L_reg/L_7ae27fea_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.559    12.791    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.380 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.380    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.602 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.005    14.608    L_reg/L_7ae27fea_remainder0_3[4]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.327    14.935 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.962    15.897    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I4_O)        0.332    16.229 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.585    16.814    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I3_O)        0.150    16.964 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.798    17.762    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I4_O)        0.352    18.114 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.491    18.605    L_reg/i__carry_i_19__3_n_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.326    18.931 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.819    19.750    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X44Y26         LUT4 (Prop_lut4_I3_O)        0.124    19.874 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.667    20.541    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124    20.665 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.665    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.063 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.063    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 f  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.826    22.111    L_reg/L_7ae27fea_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X46Y27         LUT5 (Prop_lut5_I2_O)        0.299    22.410 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.591    23.001    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y26         LUT5 (Prop_lut5_I0_O)        0.124    23.125 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.379    24.504    L_reg/i__carry_i_14__1_0
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.124    24.628 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.452    25.080    L_reg/i__carry_i_25__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    25.204 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.158    26.362    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I3_O)        0.124    26.486 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.464    26.950    L_reg/i__carry_i_13__3_n_0
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.150    27.100 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.506    27.606    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.328    27.934 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.934    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.484 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.484    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.598 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.598    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.712 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.712    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.934 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.755    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.299    30.054 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.890    30.944    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    31.068 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.692    31.760    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124    31.884 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.319    32.202    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I4_O)        0.124    32.326 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.975    33.301    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X51Y28         LUT4 (Prop_lut4_I1_O)        0.152    33.453 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.976    37.429    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.186 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.186    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.921ns  (logic 11.116ns (30.946%)  route 24.805ns (69.054%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X46Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.875     7.541    L_reg/M_sm_pac[9]
    SLICE_X59Y18         LUT3 (Prop_lut3_I1_O)        0.124     7.665 r  L_reg/L_7ae27fea_remainder0_carry_i_21/O
                         net (fo=3, routed)           0.828     8.493    L_reg/L_7ae27fea_remainder0_carry_i_21_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.617 r  L_reg/L_7ae27fea_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.340     9.957    L_reg/L_7ae27fea_remainder0_carry__0_i_9_n_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.154    10.111 f  L_reg/L_7ae27fea_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.785    L_reg/L_7ae27fea_remainder0_carry_i_15_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.327    11.112 r  L_reg/L_7ae27fea_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.106    12.218    L_reg/L_7ae27fea_remainder0_carry_i_8_n_0
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.152    12.370 r  L_reg/L_7ae27fea_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.622    12.992    aseg_driver/decimal_renderer/DI[2]
    SLICE_X58Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.579 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.913 f  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.182    15.095    L_reg/L_7ae27fea_remainder0[5]
    SLICE_X60Y22         LUT3 (Prop_lut3_I2_O)        0.303    15.398 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.996    16.394    L_reg/i__carry__0_i_18_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.518 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           1.110    17.628    L_reg/i__carry_i_26__0_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.752 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.947    18.699    L_reg/i__carry_i_24__0_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I2_O)        0.146    18.845 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.956    19.802    L_reg/i__carry_i_19_n_0
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.328    20.130 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.451    20.580    L_reg/i__carry__0_i_11_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.124    20.704 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.969    21.674    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124    21.798 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    21.798    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.196 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.196    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.418 f  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.022    23.440    L_reg/L_7ae27fea_remainder0_inferred__1/i__carry__2[0]
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.299    23.739 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.279    24.018    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124    24.142 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.270    25.412    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.150    25.562 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.729    26.291    L_reg/i__carry_i_13_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.355    26.646 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.667    27.313    L_reg/i__carry_i_24_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I4_O)        0.124    27.437 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.685    28.122    L_reg/i__carry_i_13_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.146    28.268 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.539    28.807    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X63Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    29.518 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.518    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.632    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.945 f  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.807    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.306    31.113 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.930    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.054 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.598    32.653    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y17         LUT3 (Prop_lut3_I1_O)        0.124    32.777 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.039    33.815    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124    33.939 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.954    34.893    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.153    35.046 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.286    37.332    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    41.068 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.068    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.902ns  (logic 10.889ns (30.331%)  route 25.012ns (69.669%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X46Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.875     7.541    L_reg/M_sm_pac[9]
    SLICE_X59Y18         LUT3 (Prop_lut3_I1_O)        0.124     7.665 r  L_reg/L_7ae27fea_remainder0_carry_i_21/O
                         net (fo=3, routed)           0.828     8.493    L_reg/L_7ae27fea_remainder0_carry_i_21_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.617 r  L_reg/L_7ae27fea_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.340     9.957    L_reg/L_7ae27fea_remainder0_carry__0_i_9_n_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.154    10.111 f  L_reg/L_7ae27fea_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.785    L_reg/L_7ae27fea_remainder0_carry_i_15_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.327    11.112 r  L_reg/L_7ae27fea_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.106    12.218    L_reg/L_7ae27fea_remainder0_carry_i_8_n_0
    SLICE_X59Y15         LUT2 (Prop_lut2_I0_O)        0.152    12.370 r  L_reg/L_7ae27fea_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.622    12.992    aseg_driver/decimal_renderer/DI[2]
    SLICE_X58Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.579 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.913 f  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.182    15.095    L_reg/L_7ae27fea_remainder0[5]
    SLICE_X60Y22         LUT3 (Prop_lut3_I2_O)        0.303    15.398 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.996    16.394    L_reg/i__carry__0_i_18_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.518 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           1.110    17.628    L_reg/i__carry_i_26__0_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.752 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.947    18.699    L_reg/i__carry_i_24__0_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I2_O)        0.146    18.845 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.956    19.802    L_reg/i__carry_i_19_n_0
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.328    20.130 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.451    20.580    L_reg/i__carry__0_i_11_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.124    20.704 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.969    21.674    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124    21.798 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    21.798    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.196 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.196    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.418 f  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.022    23.440    L_reg/L_7ae27fea_remainder0_inferred__1/i__carry__2[0]
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.299    23.739 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.279    24.018    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124    24.142 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.270    25.412    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.150    25.562 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.729    26.291    L_reg/i__carry_i_13_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.355    26.646 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.667    27.313    L_reg/i__carry_i_24_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I4_O)        0.124    27.437 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.685    28.122    L_reg/i__carry_i_13_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.146    28.268 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.539    28.807    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X63Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    29.518 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.518    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.632    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.945 f  aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.807    aseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.306    31.113 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.930    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.054 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.598    32.653    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y17         LUT3 (Prop_lut3_I1_O)        0.124    32.777 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.039    33.815    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124    33.939 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.954    34.893    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124    35.017 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.493    37.511    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    41.049 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.049    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.675ns  (logic 11.117ns (31.164%)  route 24.557ns (68.836%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.150     7.752    L_reg/M_sm_timer[7]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.148     7.900 f  L_reg/L_7ae27fea_remainder0_carry__0_i_11__1/O
                         net (fo=1, routed)           1.173     9.073    L_reg/L_7ae27fea_remainder0_carry__0_i_11__1_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.328     9.401 r  L_reg/L_7ae27fea_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.225    10.626    L_reg/L_7ae27fea_remainder0_carry__0_i_9__1_n_0
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.750 f  L_reg/L_7ae27fea_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.149    10.899    L_reg/L_7ae27fea_remainder0_carry_i_15__1_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.023 r  L_reg/L_7ae27fea_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.061    12.084    L_reg/L_7ae27fea_remainder0_carry_i_8__1_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.148    12.232 r  L_reg/L_7ae27fea_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.559    12.791    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.380 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.380    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.602 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.005    14.608    L_reg/L_7ae27fea_remainder0_3[4]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.327    14.935 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.962    15.897    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I4_O)        0.332    16.229 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.585    16.814    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I3_O)        0.150    16.964 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.798    17.762    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I4_O)        0.352    18.114 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.491    18.605    L_reg/i__carry_i_19__3_n_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.326    18.931 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.819    19.750    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X44Y26         LUT4 (Prop_lut4_I3_O)        0.124    19.874 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.667    20.541    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124    20.665 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.665    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.063 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.063    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 f  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.826    22.111    L_reg/L_7ae27fea_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X46Y27         LUT5 (Prop_lut5_I2_O)        0.299    22.410 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.591    23.001    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y26         LUT5 (Prop_lut5_I0_O)        0.124    23.125 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.379    24.504    L_reg/i__carry_i_14__1_0
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.124    24.628 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.452    25.080    L_reg/i__carry_i_25__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    25.204 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.158    26.362    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I3_O)        0.124    26.486 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.464    26.950    L_reg/i__carry_i_13__3_n_0
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.150    27.100 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.506    27.606    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.328    27.934 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.934    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.484 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.484    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.598 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.598    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.712 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.712    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.934 f  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.755    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.299    30.054 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.890    30.944    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    31.068 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.692    31.760    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124    31.884 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.318    32.201    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I3_O)        0.124    32.325 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.824    33.149    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X51Y28         LUT4 (Prop_lut4_I2_O)        0.124    33.273 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.991    37.264    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.820 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.820    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.672ns  (logic 11.115ns (31.159%)  route 24.557ns (68.841%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.150     7.752    L_reg/M_sm_timer[7]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.148     7.900 f  L_reg/L_7ae27fea_remainder0_carry__0_i_11__1/O
                         net (fo=1, routed)           1.173     9.073    L_reg/L_7ae27fea_remainder0_carry__0_i_11__1_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.328     9.401 r  L_reg/L_7ae27fea_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.225    10.626    L_reg/L_7ae27fea_remainder0_carry__0_i_9__1_n_0
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.750 f  L_reg/L_7ae27fea_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.149    10.899    L_reg/L_7ae27fea_remainder0_carry_i_15__1_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.023 r  L_reg/L_7ae27fea_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.061    12.084    L_reg/L_7ae27fea_remainder0_carry_i_8__1_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.148    12.232 r  L_reg/L_7ae27fea_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.559    12.791    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.380 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.380    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.602 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.005    14.608    L_reg/L_7ae27fea_remainder0_3[4]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.327    14.935 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.962    15.897    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I4_O)        0.332    16.229 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.585    16.814    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I3_O)        0.150    16.964 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.798    17.762    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I4_O)        0.352    18.114 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.491    18.605    L_reg/i__carry_i_19__3_n_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.326    18.931 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.819    19.750    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X44Y26         LUT4 (Prop_lut4_I3_O)        0.124    19.874 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.667    20.541    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124    20.665 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.665    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.063 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.063    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 f  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.826    22.111    L_reg/L_7ae27fea_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X46Y27         LUT5 (Prop_lut5_I2_O)        0.299    22.410 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.591    23.001    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y26         LUT5 (Prop_lut5_I0_O)        0.124    23.125 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.379    24.504    L_reg/i__carry_i_14__1_0
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.124    24.628 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.452    25.080    L_reg/i__carry_i_25__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    25.204 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.158    26.362    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I3_O)        0.124    26.486 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.464    26.950    L_reg/i__carry_i_13__3_n_0
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.150    27.100 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.506    27.606    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.328    27.934 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.934    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.484 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.484    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.598 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.598    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.712 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.712    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.934 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.755    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.299    30.054 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.890    30.944    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    31.068 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.705    31.773    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I2_O)        0.124    31.897 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.308    32.205    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.329 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.036    33.365    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124    33.489 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.776    37.265    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.818 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.818    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.580ns  (logic 11.106ns (31.215%)  route 24.474ns (68.785%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.150     7.752    L_reg/M_sm_timer[7]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.148     7.900 f  L_reg/L_7ae27fea_remainder0_carry__0_i_11__1/O
                         net (fo=1, routed)           1.173     9.073    L_reg/L_7ae27fea_remainder0_carry__0_i_11__1_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.328     9.401 r  L_reg/L_7ae27fea_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.225    10.626    L_reg/L_7ae27fea_remainder0_carry__0_i_9__1_n_0
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.750 f  L_reg/L_7ae27fea_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.149    10.899    L_reg/L_7ae27fea_remainder0_carry_i_15__1_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.023 r  L_reg/L_7ae27fea_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.061    12.084    L_reg/L_7ae27fea_remainder0_carry_i_8__1_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.148    12.232 r  L_reg/L_7ae27fea_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.559    12.791    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.380 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.380    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.602 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.005    14.608    L_reg/L_7ae27fea_remainder0_3[4]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.327    14.935 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.962    15.897    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I4_O)        0.332    16.229 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.585    16.814    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I3_O)        0.150    16.964 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.798    17.762    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I4_O)        0.352    18.114 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.491    18.605    L_reg/i__carry_i_19__3_n_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.326    18.931 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.819    19.750    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X44Y26         LUT4 (Prop_lut4_I3_O)        0.124    19.874 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.667    20.541    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124    20.665 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.665    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.063 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.063    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.285 f  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.826    22.111    L_reg/L_7ae27fea_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X46Y27         LUT5 (Prop_lut5_I2_O)        0.299    22.410 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.591    23.001    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y26         LUT5 (Prop_lut5_I0_O)        0.124    23.125 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.379    24.504    L_reg/i__carry_i_14__1_0
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.124    24.628 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.452    25.080    L_reg/i__carry_i_25__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    25.204 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.158    26.362    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I3_O)        0.124    26.486 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.464    26.950    L_reg/i__carry_i_13__3_n_0
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.150    27.100 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.506    27.606    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.328    27.934 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.934    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.484 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.484    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.598 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.598    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.712 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.712    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.934 r  timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.755    timerseg_driver/decimal_renderer/L_7ae27fea_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.299    30.054 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.890    30.944    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    31.068 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.692    31.760    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124    31.884 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.319    32.202    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I4_O)        0.124    32.326 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.975    33.301    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X51Y28         LUT4 (Prop_lut4_I2_O)        0.124    33.425 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.756    37.181    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.725 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.725    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.350ns (62.437%)  route 0.812ns (37.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X58Y4          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.812     2.491    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.699 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.699    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.454ns (64.793%)  route 0.790ns (35.207%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.591     1.535    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.237     1.935    bseg_driver/ctr/S[0]
    SLICE_X64Y16         LUT2 (Prop_lut2_I1_O)        0.045     1.980 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.553     2.534    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.779 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.779    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.456ns (64.730%)  route 0.793ns (35.270%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.591     1.535    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.241     1.939    bseg_driver/ctr/S[0]
    SLICE_X64Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.984 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.553     2.537    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.784 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.784    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.357ns (58.263%)  route 0.972ns (41.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.566     1.510    sm/clk_IBUF_BUFG
    SLICE_X15Y6          FDRE                                         r  sm/D_debug_dff_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sm/D_debug_dff_q_reg[3]/Q
                         net (fo=1, routed)           0.972     2.623    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     3.839 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.839    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.378ns (58.587%)  route 0.974ns (41.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  sm/D_debug_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sm/D_debug_dff_q_reg[0]/Q
                         net (fo=1, routed)           0.974     2.647    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.861 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.861    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.503ns (64.457%)  route 0.829ns (35.543%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.591     1.535    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.699 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.241     1.939    bseg_driver/ctr/S[0]
    SLICE_X64Y16         LUT2 (Prop_lut2_I1_O)        0.048     1.987 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.588     2.575    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.291     3.866 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.866    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.371ns (57.994%)  route 0.993ns (42.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  sm/D_debug_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sm/D_debug_dff_q_reg[1]/Q
                         net (fo=1, routed)           0.993     2.665    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.872 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.872    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.406ns (59.073%)  route 0.974ns (40.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y3          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.974     2.677    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.919 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.919    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.426ns (58.924%)  route 0.994ns (41.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  sm/D_debug_dff_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sm/D_debug_dff_q_reg[4]/Q
                         net (fo=1, routed)           0.994     2.667    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     3.929 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.929    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.485ns (61.593%)  route 0.926ns (38.407%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.591     1.535    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.699 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.237     1.935    bseg_driver/ctr/S[0]
    SLICE_X64Y16         LUT2 (Prop_lut2_I1_O)        0.048     1.983 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.689     2.672    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.273     3.945 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.945    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.001ns  (logic 1.643ns (32.849%)  route 3.358ns (67.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.492    reset_cond/butt_reset_IBUF
    SLICE_X36Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.616 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.385     5.001    reset_cond/M_reset_cond_in
    SLICE_X46Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.436     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.001ns  (logic 1.643ns (32.849%)  route 3.358ns (67.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.492    reset_cond/butt_reset_IBUF
    SLICE_X36Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.616 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.385     5.001    reset_cond/M_reset_cond_in
    SLICE_X46Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.436     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.475ns  (logic 1.643ns (36.715%)  route 2.832ns (63.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.492    reset_cond/butt_reset_IBUF
    SLICE_X36Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.616 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.858     4.475    reset_cond/M_reset_cond_in
    SLICE_X41Y16         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y16         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.462ns  (logic 1.643ns (36.816%)  route 2.820ns (63.184%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.492    reset_cond/butt_reset_IBUF
    SLICE_X36Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.616 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.846     4.462    reset_cond/M_reset_cond_in
    SLICE_X40Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.437     4.842    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.182ns  (logic 1.641ns (39.249%)  route 2.541ns (60.751%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.541     4.058    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.182 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.182    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X33Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.445     4.850    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_739955650[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 1.640ns (40.990%)  route 2.361ns (59.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.361     3.877    forLoop_idx_0_739955650[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.001 r  forLoop_idx_0_739955650[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.001    forLoop_idx_0_739955650[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_739955650[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.435     4.840    forLoop_idx_0_739955650[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_739955650[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1738378158[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.927ns  (logic 1.624ns (41.363%)  route 2.303ns (58.637%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.303     3.803    forLoop_idx_0_1738378158[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.927 r  forLoop_idx_0_1738378158[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.927    forLoop_idx_0_1738378158[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X34Y24         FDRE                                         r  forLoop_idx_0_1738378158[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.427     4.832    forLoop_idx_0_1738378158[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  forLoop_idx_0_1738378158[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1738378158[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.897ns  (logic 1.653ns (42.423%)  route 2.244ns (57.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.244     3.773    forLoop_idx_0_1738378158[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.897 r  forLoop_idx_0_1738378158[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.897    forLoop_idx_0_1738378158[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y21         FDRE                                         r  forLoop_idx_0_1738378158[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.433     4.838    forLoop_idx_0_1738378158[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  forLoop_idx_0_1738378158[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_739955650[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.726ns  (logic 1.639ns (43.974%)  route 2.088ns (56.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.088     3.602    forLoop_idx_0_739955650[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.726 r  forLoop_idx_0_739955650[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.726    forLoop_idx_0_739955650[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y16         FDRE                                         r  forLoop_idx_0_739955650[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.440     4.845    forLoop_idx_0_739955650[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  forLoop_idx_0_739955650[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1738378158[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.519ns  (logic 1.658ns (47.126%)  route 1.861ns (52.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.861     3.395    forLoop_idx_0_1738378158[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.519 r  forLoop_idx_0_1738378158[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.519    forLoop_idx_0_1738378158[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1738378158[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.435     4.840    forLoop_idx_0_1738378158[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1738378158[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1738378158[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.319ns (30.127%)  route 0.740ns (69.873%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.740     1.013    forLoop_idx_0_1738378158[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.058 r  forLoop_idx_0_1738378158[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.058    forLoop_idx_0_1738378158[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X14Y17         FDRE                                         r  forLoop_idx_0_1738378158[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.828     2.018    forLoop_idx_0_1738378158[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  forLoop_idx_0_1738378158[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1738378158[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.347ns (28.858%)  route 0.855ns (71.142%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.855     1.156    forLoop_idx_0_1738378158[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.201 r  forLoop_idx_0_1738378158[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.201    forLoop_idx_0_1738378158[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1738378158[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.821     2.011    forLoop_idx_0_1738378158[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1738378158[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_739955650[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.327ns (26.382%)  route 0.913ns (73.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.913     1.195    forLoop_idx_0_739955650[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.240 r  forLoop_idx_0_739955650[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.240    forLoop_idx_0_739955650[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y16         FDRE                                         r  forLoop_idx_0_739955650[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.826     2.016    forLoop_idx_0_739955650[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  forLoop_idx_0_739955650[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1738378158[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.313ns (23.712%)  route 1.007ns (76.288%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.007     1.274    forLoop_idx_0_1738378158[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.319 r  forLoop_idx_0_1738378158[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.319    forLoop_idx_0_1738378158[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X34Y24         FDRE                                         r  forLoop_idx_0_1738378158[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.815     2.005    forLoop_idx_0_1738378158[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  forLoop_idx_0_1738378158[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1738378158[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.341ns (25.845%)  route 0.980ns (74.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.980     1.276    forLoop_idx_0_1738378158[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.321 r  forLoop_idx_0_1738378158[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.321    forLoop_idx_0_1738378158[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y21         FDRE                                         r  forLoop_idx_0_1738378158[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.820     2.010    forLoop_idx_0_1738378158[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  forLoop_idx_0_1738378158[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_739955650[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.329ns (23.713%)  route 1.057ns (76.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.057     1.341    forLoop_idx_0_739955650[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.386 r  forLoop_idx_0_739955650[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.386    forLoop_idx_0_739955650[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_739955650[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.821     2.011    forLoop_idx_0_739955650[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_739955650[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.330ns (22.837%)  route 1.115ns (77.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.115     1.400    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.445 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.445    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X33Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.832     2.022    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.331ns (21.615%)  route 1.202ns (78.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.878     1.165    reset_cond/butt_reset_IBUF
    SLICE_X36Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.210 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.323     1.533    reset_cond/M_reset_cond_in
    SLICE_X40Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.331ns (21.485%)  route 1.211ns (78.515%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.878     1.165    reset_cond/butt_reset_IBUF
    SLICE_X36Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.210 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.332     1.542    reset_cond/M_reset_cond_in
    SLICE_X41Y16         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y16         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.853ns  (logic 0.331ns (17.883%)  route 1.521ns (82.117%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.878     1.165    reset_cond/butt_reset_IBUF
    SLICE_X36Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.210 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.643     1.853    reset_cond/M_reset_cond_in
    SLICE_X46Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.822     2.012    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





