// Seed: 4238915024
module module_0 (
    output tri id_0
);
  wire id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd63
) (
    input wire id_0
    , id_7,
    output uwire id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wire id_5
);
  parameter id_8 = 1;
  wire [1 : 1] id_9;
  module_0 modCall_1 (id_3);
  defparam id_8.id_8 = -1 >= id_8;
  assign id_3 = -1;
endmodule
