// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module QuantumMonteCarloU50_copysignf (
        ap_ready,
        x,
        ap_return
);


output   ap_ready;
input  [31:0] x;
output  [31:0] ap_return;

wire   [31:0] data_V_fu_14_p1;
wire   [30:0] trunc_ln368_fu_18_p1;
wire   [31:0] p_Result_s_fu_22_p3;

assign ap_ready = 1'b1;

assign ap_return = p_Result_s_fu_22_p3;

assign data_V_fu_14_p1 = x;

assign p_Result_s_fu_22_p3 = {{1'd1}, {trunc_ln368_fu_18_p1}};

assign trunc_ln368_fu_18_p1 = data_V_fu_14_p1[30:0];

endmodule //QuantumMonteCarloU50_copysignf
