<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4639" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4639{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4639{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4639{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4639{left:190px;bottom:998px;letter-spacing:-0.11px;}
#t5_4639{left:438px;bottom:998px;letter-spacing:-0.14px;}
#t6_4639{left:531px;bottom:998px;letter-spacing:-0.12px;}
#t7_4639{left:531px;bottom:976px;letter-spacing:-0.12px;word-spacing:-0.83px;}
#t8_4639{left:531px;bottom:959px;letter-spacing:-0.11px;}
#t9_4639{left:190px;bottom:935px;letter-spacing:-0.14px;}
#ta_4639{left:438px;bottom:935px;letter-spacing:-0.14px;}
#tb_4639{left:531px;bottom:935px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tc_4639{left:531px;bottom:914px;letter-spacing:-0.12px;word-spacing:-0.83px;}
#td_4639{left:531px;bottom:897px;letter-spacing:-0.11px;}
#te_4639{left:531px;bottom:880px;letter-spacing:-0.12px;}
#tf_4639{left:190px;bottom:855px;letter-spacing:-0.13px;}
#tg_4639{left:438px;bottom:855px;letter-spacing:-0.15px;}
#th_4639{left:531px;bottom:855px;letter-spacing:-0.12px;}
#ti_4639{left:531px;bottom:834px;letter-spacing:-0.12px;word-spacing:-0.83px;}
#tj_4639{left:531px;bottom:817px;letter-spacing:-0.11px;}
#tk_4639{left:531px;bottom:800px;letter-spacing:-0.12px;}
#tl_4639{left:190px;bottom:776px;letter-spacing:-0.13px;}
#tm_4639{left:438px;bottom:776px;letter-spacing:-0.15px;}
#tn_4639{left:531px;bottom:776px;letter-spacing:-0.12px;}
#to_4639{left:531px;bottom:755px;letter-spacing:-0.12px;word-spacing:-0.83px;}
#tp_4639{left:531px;bottom:738px;letter-spacing:-0.11px;}
#tq_4639{left:531px;bottom:721px;letter-spacing:-0.12px;}
#tr_4639{left:190px;bottom:697px;letter-spacing:-0.13px;}
#ts_4639{left:438px;bottom:697px;letter-spacing:-0.15px;}
#tt_4639{left:531px;bottom:697px;letter-spacing:-0.12px;}
#tu_4639{left:531px;bottom:675px;letter-spacing:-0.12px;word-spacing:-0.83px;}
#tv_4639{left:531px;bottom:658px;letter-spacing:-0.11px;}
#tw_4639{left:531px;bottom:642px;letter-spacing:-0.12px;}
#tx_4639{left:190px;bottom:617px;letter-spacing:-0.13px;}
#ty_4639{left:438px;bottom:617px;letter-spacing:-0.15px;}
#tz_4639{left:531px;bottom:617px;letter-spacing:-0.12px;}
#t10_4639{left:531px;bottom:596px;letter-spacing:-0.12px;word-spacing:-0.83px;}
#t11_4639{left:531px;bottom:579px;letter-spacing:-0.11px;}
#t12_4639{left:531px;bottom:562px;letter-spacing:-0.12px;}
#t13_4639{left:190px;bottom:538px;letter-spacing:-0.13px;}
#t14_4639{left:438px;bottom:538px;letter-spacing:-0.15px;}
#t15_4639{left:531px;bottom:538px;letter-spacing:-0.12px;}
#t16_4639{left:531px;bottom:516px;letter-spacing:-0.12px;word-spacing:-0.83px;}
#t17_4639{left:531px;bottom:499px;letter-spacing:-0.11px;}
#t18_4639{left:531px;bottom:483px;letter-spacing:-0.12px;}
#t19_4639{left:190px;bottom:458px;letter-spacing:-0.13px;}
#t1a_4639{left:438px;bottom:458px;letter-spacing:-0.15px;}
#t1b_4639{left:531px;bottom:458px;letter-spacing:-0.12px;}
#t1c_4639{left:531px;bottom:437px;letter-spacing:-0.12px;word-spacing:-0.83px;}
#t1d_4639{left:531px;bottom:420px;letter-spacing:-0.11px;}
#t1e_4639{left:531px;bottom:403px;letter-spacing:-0.11px;}
#t1f_4639{left:531px;bottom:386px;letter-spacing:-0.11px;word-spacing:-0.67px;}
#t1g_4639{left:531px;bottom:370px;letter-spacing:-0.13px;}
#t1h_4639{left:83px;bottom:345px;letter-spacing:-0.17px;}
#t1i_4639{left:143px;bottom:345px;letter-spacing:-0.17px;}
#t1j_4639{left:190px;bottom:345px;letter-spacing:-0.16px;}
#t1k_4639{left:438px;bottom:345px;letter-spacing:-0.15px;}
#t1l_4639{left:531px;bottom:345px;letter-spacing:-0.11px;}
#t1m_4639{left:531px;bottom:324px;letter-spacing:-0.11px;}
#t1n_4639{left:190px;bottom:299px;}
#t1o_4639{left:531px;bottom:299px;letter-spacing:-0.15px;}
#t1p_4639{left:190px;bottom:275px;}
#t1q_4639{left:531px;bottom:275px;letter-spacing:-0.15px;}
#t1r_4639{left:190px;bottom:250px;}
#t1s_4639{left:531px;bottom:250px;letter-spacing:-0.11px;}
#t1t_4639{left:190px;bottom:226px;}
#t1u_4639{left:531px;bottom:226px;letter-spacing:-0.15px;}
#t1v_4639{left:190px;bottom:202px;}
#t1w_4639{left:531px;bottom:202px;letter-spacing:-0.14px;}
#t1x_4639{left:190px;bottom:177px;}
#t1y_4639{left:531px;bottom:177px;letter-spacing:-0.16px;}
#t1z_4639{left:190px;bottom:153px;}
#t20_4639{left:531px;bottom:153px;letter-spacing:-0.15px;}
#t21_4639{left:190px;bottom:128px;}
#t22_4639{left:531px;bottom:128px;letter-spacing:-0.15px;}
#t23_4639{left:149px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t24_4639{left:239px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t25_4639{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t26_4639{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t27_4639{left:227px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t28_4639{left:460px;bottom:1046px;letter-spacing:-0.13px;}
#t29_4639{left:643px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2a_4639{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2b_4639{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4639{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4639{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4639{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4639{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4639{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4639" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4639Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4639" style="-webkit-user-select: none;"><object width="935" height="1210" data="4639/4639.svg" type="image/svg+xml" id="pdf4639" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4639" class="t s1_4639">Vol. 4 </span><span id="t2_4639" class="t s1_4639">2-117 </span>
<span id="t3_4639" class="t s2_4639">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4639" class="t s3_4639">7:0 </span><span id="t5_4639" class="t s3_4639">Package </span><span id="t6_4639" class="t s3_4639">Group 0 Core Count Threshold </span>
<span id="t7_4639" class="t s3_4639">Maximum number of active cores to operate under the </span>
<span id="t8_4639" class="t s3_4639">Group 0 Max Turbo Ratio limit. </span>
<span id="t9_4639" class="t s3_4639">15:8 </span><span id="ta_4639" class="t s3_4639">Package </span><span id="tb_4639" class="t s3_4639">Group 1 Core Count Threshold </span>
<span id="tc_4639" class="t s3_4639">Maximum number of active cores to operate under the </span>
<span id="td_4639" class="t s3_4639">Group 1 Max Turbo Ratio limit. Must be greater than </span>
<span id="te_4639" class="t s3_4639">the Group 0 Core Count. </span>
<span id="tf_4639" class="t s3_4639">23:16 </span><span id="tg_4639" class="t s3_4639">Package </span><span id="th_4639" class="t s3_4639">Group 2 Core Count Threshold </span>
<span id="ti_4639" class="t s3_4639">Maximum number of active cores to operate under the </span>
<span id="tj_4639" class="t s3_4639">Group 2 Max Turbo Ratio limit. Must be greater than </span>
<span id="tk_4639" class="t s3_4639">the Group 1 Core Count. </span>
<span id="tl_4639" class="t s3_4639">31:24 </span><span id="tm_4639" class="t s3_4639">Package </span><span id="tn_4639" class="t s3_4639">Group 3 Core Count Threshold </span>
<span id="to_4639" class="t s3_4639">Maximum number of active cores to operate under the </span>
<span id="tp_4639" class="t s3_4639">Group 3 Max Turbo Ratio limit. Must be greater than </span>
<span id="tq_4639" class="t s3_4639">the Group 2 Core Count. </span>
<span id="tr_4639" class="t s3_4639">39:32 </span><span id="ts_4639" class="t s3_4639">Package </span><span id="tt_4639" class="t s3_4639">Group 4 Core Count Threshold </span>
<span id="tu_4639" class="t s3_4639">Maximum number of active cores to operate under the </span>
<span id="tv_4639" class="t s3_4639">Group 4 Max Turbo Ratio limit. Must be greater than </span>
<span id="tw_4639" class="t s3_4639">the Group 3 Core Count. </span>
<span id="tx_4639" class="t s3_4639">47:40 </span><span id="ty_4639" class="t s3_4639">Package </span><span id="tz_4639" class="t s3_4639">Group 5 Core Count Threshold </span>
<span id="t10_4639" class="t s3_4639">Maximum number of active cores to operate under the </span>
<span id="t11_4639" class="t s3_4639">Group 5 Max Turbo Ratio limit. Must be greater than </span>
<span id="t12_4639" class="t s3_4639">the Group 4 Core Count. </span>
<span id="t13_4639" class="t s3_4639">55:48 </span><span id="t14_4639" class="t s3_4639">Package </span><span id="t15_4639" class="t s3_4639">Group 6 Core Count Threshold </span>
<span id="t16_4639" class="t s3_4639">Maximum number of active cores to operate under the </span>
<span id="t17_4639" class="t s3_4639">Group 6 Max Turbo Ratio limit. Must be greater than </span>
<span id="t18_4639" class="t s3_4639">the Group 5 Core Count. </span>
<span id="t19_4639" class="t s3_4639">63:56 </span><span id="t1a_4639" class="t s3_4639">Package </span><span id="t1b_4639" class="t s3_4639">Group 7 Core Count Threshold </span>
<span id="t1c_4639" class="t s3_4639">Maximum number of active cores to operate under the </span>
<span id="t1d_4639" class="t s3_4639">Group 7 Max Turbo Ratio limit. Must be greater than </span>
<span id="t1e_4639" class="t s3_4639">the Group 6 Core Count, and not less than the total </span>
<span id="t1f_4639" class="t s3_4639">number of processor cores in the package. E.g., specify </span>
<span id="t1g_4639" class="t s3_4639">255. </span>
<span id="t1h_4639" class="t s3_4639">1C8H </span><span id="t1i_4639" class="t s3_4639">456 </span><span id="t1j_4639" class="t s3_4639">MSR_LBR_SELECT </span><span id="t1k_4639" class="t s3_4639">Core </span><span id="t1l_4639" class="t s3_4639">Last Branch Record Filtering Select Register (R/W) </span>
<span id="t1m_4639" class="t s3_4639">See Section 18.9.2, “Filtering of Last Branch Records.” </span>
<span id="t1n_4639" class="t s3_4639">0 </span><span id="t1o_4639" class="t s3_4639">CPL_EQ_0 </span>
<span id="t1p_4639" class="t s3_4639">1 </span><span id="t1q_4639" class="t s3_4639">CPL_NEQ_0 </span>
<span id="t1r_4639" class="t s3_4639">2 </span><span id="t1s_4639" class="t s3_4639">JCC </span>
<span id="t1t_4639" class="t s3_4639">3 </span><span id="t1u_4639" class="t s3_4639">NEAR_REL_CALL </span>
<span id="t1v_4639" class="t s3_4639">4 </span><span id="t1w_4639" class="t s3_4639">NEAR_IND_CALL </span>
<span id="t1x_4639" class="t s3_4639">5 </span><span id="t1y_4639" class="t s3_4639">NEAR_RET </span>
<span id="t1z_4639" class="t s3_4639">6 </span><span id="t20_4639" class="t s3_4639">NEAR_IND_JMP </span>
<span id="t21_4639" class="t s3_4639">7 </span><span id="t22_4639" class="t s3_4639">NEAR_REL_JMP </span>
<span id="t23_4639" class="t s4_4639">Table 2-12. </span><span id="t24_4639" class="t s4_4639">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t25_4639" class="t s5_4639">Register </span>
<span id="t26_4639" class="t s5_4639">Address </span><span id="t27_4639" class="t s5_4639">Register Name / Bit Fields </span><span id="t28_4639" class="t s5_4639">Scope </span><span id="t29_4639" class="t s5_4639">Bit Description </span>
<span id="t2a_4639" class="t s5_4639">Hex </span><span id="t2b_4639" class="t s5_4639">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
