ModuleName FullAdder
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 59
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 128 ,Y1: 120 ,X2: 216 ,Y2: 120
Edge X1: 216 ,Y1: 88 ,X2: 216 ,Y2: 120
Edge X1: 216 ,Y1: 120 ,X2: 232 ,Y2: 120
Edge X1: 216 ,Y1: 88 ,X2: 232 ,Y2: 88
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 296 ,Y1: 80 ,X2: 312 ,Y2: 80
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 296 ,Y1: 128 ,X2: 320 ,Y2: 128
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 136 ,X2: 416 ,Y2: 136
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 296 ,Y1: 144 ,X2: 296 ,Y2: 176
Edge X1: 296 ,Y1: 144 ,X2: 320 ,Y2: 144
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 72 ,X2: 232 ,Y2: 72
Edge X1: 224 ,Y1: 72 ,X2: 224 ,Y2: 136
Edge X1: 208 ,Y1: 72 ,X2: 224 ,Y2: 72
Edge X1: 224 ,Y1: 136 ,X2: 232 ,Y2: 136
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 136 ,Y1: 64 ,X2: 144 ,Y2: 64
Edge X1: 136 ,Y1: 64 ,X2: 136 ,Y2: 168
Edge X1: 120 ,Y1: 64 ,X2: 136 ,Y2: 64
Edge X1: 136 ,Y1: 168 ,X2: 232 ,Y2: 168
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 128 ,Y1: 80 ,X2: 144 ,Y2: 80
Edge X1: 128 ,Y1: 80 ,X2: 128 ,Y2: 104
Edge X1: 120 ,Y1: 80 ,X2: 128 ,Y2: 80
Edge X1: 128 ,Y1: 104 ,X2: 184 ,Y2: 104
Edge X1: 184 ,Y1: 104 ,X2: 184 ,Y2: 184
Edge X1: 184 ,Y1: 184 ,X2: 232 ,Y2: 184
End
Branches
End
End
Ports
Port Left: 120 Top: 64 ,Orientation: 0
Portname: A ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 120 Top: 80 ,Orientation: 0
Portname: B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 128 Top: 120 ,Orientation: 0
Portname: C ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 312 Top: 80 ,Orientation: 0
Portname: S ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 416 Top: 136 ,Orientation: 0
Portname: Cout ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 144 Top: 56
Name: s0
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 232 Top: 64
Name: s1
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 232 Top: 112
Name: s2
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 320 Top: 120
Name: s3
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 232 Top: 160
Name: s4
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
