# Generated by Yosys 0.25+83 (git sha1 755b753e1, clang 15.0.7 -fPIC -Os)
autoidx 241
attribute \src "counter.sv:1.1-4.10"
module \gate.counter
  wire $abc$205$new_n18_
  wire $abc$205$new_n19_
  wire $abc$205$new_n21_
  wire $abc$205$new_n23_
  wire $abc$205$new_n25_
  wire $abc$205$new_n26_
  wire $abc$205$new_n28_
  wire $abc$205$new_n30_
  wire $abc$205$new_n31_
  wire $abc$205$new_n33_
  attribute \force_downto 1
  attribute \src "counter.sv:3.22-3.32|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 8 $auto$alumacc.cc:485:replace_alu$7.X
  attribute \force_downto 1
  attribute \src "counter.sv:3.22-3.32|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 8 $auto$alumacc.cc:485:replace_alu$7.Y
  attribute \src "counter.sv:1.22-1.25"
  wire input 1 \clk
  attribute \src "counter.sv:1.32-1.34"
  wire input 3 \en
  attribute \src "counter.sv:1.27-1.30"
  wire input 2 \rst
  attribute \src "counter.sv:1.53-1.58"
  wire width 8 output 4 \state
  cell $_NOT_ $abc$205$auto$blifparse.cc:386:parse_blif$206
    connect \A \state [1]
    connect \Y $abc$205$new_n18_
  end
  cell $_NAND_ $abc$205$auto$blifparse.cc:386:parse_blif$207
    connect \A \state [0]
    connect \B \en
    connect \Y $abc$205$new_n19_
  end
  cell $_XOR_ $abc$205$auto$blifparse.cc:386:parse_blif$208
    connect \A $abc$205$new_n19_
    connect \B $abc$205$new_n18_
    connect \Y $auto$alumacc.cc:485:replace_alu$7.Y [1]
  end
  cell $_OR_ $abc$205$auto$blifparse.cc:386:parse_blif$209
    connect \A $abc$205$new_n19_
    connect \B $abc$205$new_n18_
    connect \Y $abc$205$new_n21_
  end
  cell $_XNOR_ $abc$205$auto$blifparse.cc:386:parse_blif$210
    connect \A $abc$205$new_n21_
    connect \B \state [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$7.Y [2]
  end
  cell $_ANDNOT_ $abc$205$auto$blifparse.cc:386:parse_blif$211
    connect \A \state [2]
    connect \B $abc$205$new_n21_
    connect \Y $abc$205$new_n23_
  end
  cell $_XOR_ $abc$205$auto$blifparse.cc:386:parse_blif$212
    connect \A $abc$205$new_n23_
    connect \B \state [3]
    connect \Y $auto$alumacc.cc:485:replace_alu$7.Y [3]
  end
  cell $_NAND_ $abc$205$auto$blifparse.cc:386:parse_blif$213
    connect \A \state [3]
    connect \B \state [2]
    connect \Y $abc$205$new_n25_
  end
  cell $_OR_ $abc$205$auto$blifparse.cc:386:parse_blif$214
    connect \A $abc$205$new_n25_
    connect \B $abc$205$new_n21_
    connect \Y $abc$205$new_n26_
  end
  cell $_XNOR_ $abc$205$auto$blifparse.cc:386:parse_blif$215
    connect \A $abc$205$new_n26_
    connect \B \state [4]
    connect \Y $auto$alumacc.cc:485:replace_alu$7.Y [4]
  end
  cell $_ANDNOT_ $abc$205$auto$blifparse.cc:386:parse_blif$216
    connect \A \state [4]
    connect \B $abc$205$new_n26_
    connect \Y $abc$205$new_n28_
  end
  cell $_XOR_ $abc$205$auto$blifparse.cc:386:parse_blif$217
    connect \A $abc$205$new_n28_
    connect \B \state [5]
    connect \Y $auto$alumacc.cc:485:replace_alu$7.Y [5]
  end
  cell $_NAND_ $abc$205$auto$blifparse.cc:386:parse_blif$218
    connect \A \state [5]
    connect \B \state [4]
    connect \Y $abc$205$new_n30_
  end
  cell $_OR_ $abc$205$auto$blifparse.cc:386:parse_blif$219
    connect \A $abc$205$new_n30_
    connect \B $abc$205$new_n26_
    connect \Y $abc$205$new_n31_
  end
  cell $_XNOR_ $abc$205$auto$blifparse.cc:386:parse_blif$220
    connect \A $abc$205$new_n31_
    connect \B \state [6]
    connect \Y $auto$alumacc.cc:485:replace_alu$7.Y [6]
  end
  cell $_ANDNOT_ $abc$205$auto$blifparse.cc:386:parse_blif$221
    connect \A \state [6]
    connect \B $abc$205$new_n31_
    connect \Y $abc$205$new_n33_
  end
  cell $_XOR_ $abc$205$auto$blifparse.cc:386:parse_blif$222
    connect \A $abc$205$new_n33_
    connect \B \state [7]
    connect \Y $auto$alumacc.cc:485:replace_alu$7.Y [7]
  end
  cell $_XOR_ $abc$205$auto$blifparse.cc:386:parse_blif$223
    connect \A \state [0]
    connect \B \en
    connect \Y $auto$alumacc.cc:485:replace_alu$7.X [0]
  end
  attribute \src "counter.sv:2.2-3.33"
  cell $_SDFF_PP0_ $auto$ff.cc:266:slice$87
    connect \C \clk
    connect \D $auto$alumacc.cc:485:replace_alu$7.X [0]
    connect \Q \state [0]
    connect \R \rst
  end
  attribute \src "counter.sv:2.2-3.33"
  cell $_SDFF_PP0_ $auto$ff.cc:266:slice$88
    connect \C \clk
    connect \D $auto$alumacc.cc:485:replace_alu$7.Y [1]
    connect \Q \state [1]
    connect \R \rst
  end
  attribute \src "counter.sv:2.2-3.33"
  cell $_SDFF_PP0_ $auto$ff.cc:266:slice$89
    connect \C \clk
    connect \D $auto$alumacc.cc:485:replace_alu$7.Y [2]
    connect \Q \state [2]
    connect \R \rst
  end
  attribute \src "counter.sv:2.2-3.33"
  cell $_SDFF_PP0_ $auto$ff.cc:266:slice$90
    connect \C \clk
    connect \D $auto$alumacc.cc:485:replace_alu$7.Y [3]
    connect \Q \state [3]
    connect \R \rst
  end
  attribute \src "counter.sv:2.2-3.33"
  cell $_SDFF_PP0_ $auto$ff.cc:266:slice$91
    connect \C \clk
    connect \D $auto$alumacc.cc:485:replace_alu$7.Y [4]
    connect \Q \state [4]
    connect \R \rst
  end
  attribute \src "counter.sv:2.2-3.33"
  cell $_SDFF_PP0_ $auto$ff.cc:266:slice$92
    connect \C \clk
    connect \D $auto$alumacc.cc:485:replace_alu$7.Y [5]
    connect \Q \state [5]
    connect \R \rst
  end
  attribute \src "counter.sv:2.2-3.33"
  cell $_SDFF_PP0_ $auto$ff.cc:266:slice$93
    connect \C \clk
    connect \D $auto$alumacc.cc:485:replace_alu$7.Y [6]
    connect \Q \state [6]
    connect \R \rst
  end
  attribute \src "counter.sv:2.2-3.33"
  cell $_SDFF_PP0_ $auto$ff.cc:266:slice$94
    connect \C \clk
    connect \D $auto$alumacc.cc:485:replace_alu$7.Y [7]
    connect \Q \state [7]
    connect \R \rst
  end
  connect $auto$alumacc.cc:485:replace_alu$7.X [7:1] \state [7:1]
  connect $auto$alumacc.cc:485:replace_alu$7.Y [0] $auto$alumacc.cc:485:replace_alu$7.X [0]
end
attribute \src "counter.sv:1.1-4.10"
module \gold.counter
  attribute \src "counter.sv:2.2-3.33"
  wire width 8 $0\state[7:0]
  wire width 8 $add$counter.sv:3$2_Y
  attribute \src "counter.sv:1.22-1.25"
  wire input 1 \clk
  attribute \src "counter.sv:1.32-1.34"
  wire input 3 \en
  attribute \src "counter.sv:1.27-1.30"
  wire input 2 \rst
  attribute \src "counter.sv:1.53-1.58"
  wire width 8 output 4 \state
  attribute \src "counter.sv:3.22-3.32"
  cell $add $add$counter.sv:3$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \state
    connect \B \en
    connect \Y $add$counter.sv:3$2_Y
  end
  attribute \src "counter.sv:2.2-3.33"
  cell $dff $procdff$4
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\state[7:0]
    connect \Q \state
  end
  attribute \src "counter.sv:3.12-3.32"
  cell $mux $ternary$counter.sv:3$3
    parameter \WIDTH 8
    connect \A $add$counter.sv:3$2_Y
    connect \B 8'00000000
    connect \S \rst
    connect \Y $0\state[7:0]
  end
end
attribute \top 1
module \miter
  wire width 8 $auto$miter.cc:185:create_miter_equiv$224
  wire width 8 $auto$miter.cc:198:create_miter_equiv$233
  wire width 8 $auto$miter.cc:199:create_miter_equiv$234
  wire $auto$miter.cc:229:create_miter_equiv$238
  wire width 8 \gate_state
  wire width 8 \gold_state
  wire input 3 \in_clk
  wire input 2 \in_en
  wire input 1 \in_rst
  wire output 4 \trigger
  cell $eqx $auto$miter.cc:187:create_miter_equiv$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gold_state [0]
    connect \B 1'x
    connect \Y $auto$miter.cc:185:create_miter_equiv$224 [0]
  end
  cell $eqx $auto$miter.cc:187:create_miter_equiv$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gold_state [1]
    connect \B 1'x
    connect \Y $auto$miter.cc:185:create_miter_equiv$224 [1]
  end
  cell $eqx $auto$miter.cc:187:create_miter_equiv$227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gold_state [2]
    connect \B 1'x
    connect \Y $auto$miter.cc:185:create_miter_equiv$224 [2]
  end
  cell $eqx $auto$miter.cc:187:create_miter_equiv$228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gold_state [3]
    connect \B 1'x
    connect \Y $auto$miter.cc:185:create_miter_equiv$224 [3]
  end
  cell $eqx $auto$miter.cc:187:create_miter_equiv$229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gold_state [4]
    connect \B 1'x
    connect \Y $auto$miter.cc:185:create_miter_equiv$224 [4]
  end
  cell $eqx $auto$miter.cc:187:create_miter_equiv$230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gold_state [5]
    connect \B 1'x
    connect \Y $auto$miter.cc:185:create_miter_equiv$224 [5]
  end
  cell $eqx $auto$miter.cc:187:create_miter_equiv$231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gold_state [6]
    connect \B 1'x
    connect \Y $auto$miter.cc:185:create_miter_equiv$224 [6]
  end
  cell $eqx $auto$miter.cc:187:create_miter_equiv$232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gold_state [7]
    connect \B 1'x
    connect \Y $auto$miter.cc:185:create_miter_equiv$224 [7]
  end
  cell $or $auto$miter.cc:201:create_miter_equiv$235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \gold_state
    connect \B $auto$miter.cc:185:create_miter_equiv$224
    connect \Y $auto$miter.cc:198:create_miter_equiv$233
  end
  cell $or $auto$miter.cc:211:create_miter_equiv$236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \gate_state
    connect \B $auto$miter.cc:185:create_miter_equiv$224
    connect \Y $auto$miter.cc:199:create_miter_equiv$234
  end
  cell $eqx $auto$miter.cc:221:create_miter_equiv$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $auto$miter.cc:198:create_miter_equiv$233
    connect \B $auto$miter.cc:199:create_miter_equiv$234
    connect \Y $auto$miter.cc:229:create_miter_equiv$238
  end
  cell $assert $auto$miter.cc:274:create_miter_equiv$239
    connect \A $auto$miter.cc:229:create_miter_equiv$238
    connect \EN 1'1
  end
  cell $not $auto$miter.cc:282:create_miter_equiv$240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$miter.cc:229:create_miter_equiv$238
    connect \Y \trigger
  end
  cell \gate.counter \gate
    connect \clk \in_clk
    connect \en \in_en
    connect \rst \in_rst
    connect \state \gate_state
  end
  cell \gold.counter \gold
    connect \clk \in_clk
    connect \en \in_en
    connect \rst \in_rst
    connect \state \gold_state
  end
end
