
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000893                       # Number of seconds simulated
sim_ticks                                   892580000                       # Number of ticks simulated
final_tick                                  892580000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 139638                       # Simulator instruction rate (inst/s)
host_op_rate                                   270759                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55372671                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449300                       # Number of bytes of host memory used
host_seconds                                    16.12                       # Real time elapsed on the host
sim_insts                                     2250887                       # Number of instructions simulated
sim_ops                                       4364493                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    892580000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          98880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         680704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             779584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       194304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          194304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3036                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3036                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         110779986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         762625199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             873405185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    110779986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        110779986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      217688050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            217688050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      217688050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        110779986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        762625199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1091093235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000179043750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          190                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          190                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25347                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2952                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       12182                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4071                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12182                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4071                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 701696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   77952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  200640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  779648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               260544                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1218                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   909                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     892578000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12182                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4071                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    399.411086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   238.105743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.728965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          638     28.29%     28.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          485     21.51%     49.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          259     11.49%     61.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          138      6.12%     67.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           90      3.99%     71.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           76      3.37%     74.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           86      3.81%     78.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           50      2.22%     80.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          433     19.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2255                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.636842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.897501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.882925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            108     56.84%     56.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            41     21.58%     78.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            14      7.37%     85.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           10      5.26%     91.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.05%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      2.11%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      1.05%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      1.58%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      1.58%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      1.05%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           190                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.475865                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.918649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              144     75.79%     75.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.05%     76.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               41     21.58%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.53%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           190                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        96256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       605440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       200640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 107840193.596092224121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 678303345.358399271965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 224786573.752492755651                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10636                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4071                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     61311250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    342665750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21558491250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39657.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32217.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5295625.46                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    198402000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               403977000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   54820000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18095.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36845.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       786.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       224.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    873.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    291.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9201                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2630                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      54917.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 11859540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  6284520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                50344140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               12882960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         69454320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            110041920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1620960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       281080680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         7579200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          3167340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              554315580                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            621.026216                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            646931000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       841000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      29380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     10896250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     19738750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     215268750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    616455250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4333980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2273205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                27931680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3481740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         61464000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             85687530                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3461760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       228452010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        34629120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         29493720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              481279005                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            539.199853                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            695494250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4952500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    104326000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     90178500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     166133250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    500989750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    892580000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  216409                       # Number of BP lookups
system.cpu.branchPred.condPredicted            216409                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10723                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               106852                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   31457                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                415                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          106852                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              95282                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11570                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1804                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    892580000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      899246                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      165325                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           660                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           116                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    892580000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    892580000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      265502                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           548                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       892580000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1785161                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             314050                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2534519                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      216409                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             126739                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1371156                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22178                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  413                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3473                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          297                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          154                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    265065                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3183                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1700632                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.897639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.593931                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   954542     56.13%     56.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15295      0.90%     57.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61837      3.64%     60.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    38537      2.27%     62.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    48659      2.86%     65.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    37242      2.19%     67.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16570      0.97%     68.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30628      1.80%     70.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   497322     29.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1700632                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.121227                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.419771                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   298209                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                682474                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    679045                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 29815                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11089                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4821115                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11089                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   314164                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  289815                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5901                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    690465                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                389198                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4779188                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4551                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  42620                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 268740                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  89106                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             5457766                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10602176                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4745371                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3483155                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4959387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   498379                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                166                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            123                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    163686                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               909232                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              170700                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             52123                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19402                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4699242                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 297                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4590243                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             14276                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          335045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       548501                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            233                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1700632                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.699139                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.834123                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              690494     40.60%     40.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               96328      5.66%     46.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              153554      9.03%     55.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              117844      6.93%     62.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              147744      8.69%     70.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              128573      7.56%     78.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              105025      6.18%     84.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              119276      7.01%     91.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              141794      8.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1700632                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14083      7.42%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 14287      7.53%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.01%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     20      0.01%     14.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  4671      2.46%     17.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     17.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             74276     39.16%     56.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            46326     24.42%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1374      0.72%     81.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   896      0.47%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             33663     17.75%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               68      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8026      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1914589     41.71%     41.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12593      0.27%     42.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1929      0.04%     42.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566131     12.33%     54.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  654      0.01%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26668      0.58%     55.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1619      0.04%     55.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390072      8.50%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                676      0.01%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327405      7.13%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9989      0.22%     71.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266242      5.80%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               302699      6.59%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              125203      2.73%     86.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          594414     12.95%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41270      0.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4590243                       # Type of FU issued
system.cpu.iq.rate                           2.571333                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      189684                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.041323                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5699245                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2367110                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1962675                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5385833                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2667564                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2568473                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1997265                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2774636                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           141502                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        72551                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           96                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10282                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2573                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          6717                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11089                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  177567                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 40422                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4699539                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               549                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                909232                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               170700                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                174                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2384                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 36646                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             96                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5300                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7482                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                12782                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4562768                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                883433                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27475                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1048749                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   174490                       # Number of branches executed
system.cpu.iew.exec_stores                     165316                       # Number of stores executed
system.cpu.iew.exec_rate                     2.555942                       # Inst execution rate
system.cpu.iew.wb_sent                        4535215                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4531148                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2833996                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4532609                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.538229                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.625246                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          335137                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11014                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1649763                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.645527                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.240629                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       792852     48.06%     48.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       148077      8.98%     57.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        77806      4.72%     61.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        73964      4.48%     66.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        76954      4.66%     70.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        55870      3.39%     74.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        49954      3.03%     77.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        42266      2.56%     79.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       332020     20.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1649763                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2250887                       # Number of instructions committed
system.cpu.commit.committedOps                4364493                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997099                       # Number of memory references committed
system.cpu.commit.loads                        836681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     162871                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2562846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2401847                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4760      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1764123     40.42%     40.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.29%     40.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     40.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.91%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25786      0.59%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.93%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.50%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.23%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      6.10%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273083      6.26%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.74%     86.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.91%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4364493                       # Class of committed instruction
system.cpu.commit.bw_lim_events                332020                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6017373                       # The number of ROB reads
system.cpu.rob.rob_writes                     9450602                       # The number of ROB writes
system.cpu.timesIdled                             861                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           84529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2250887                       # Number of Instructions Simulated
system.cpu.committedOps                       4364493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.793092                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.793092                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.260887                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.260887                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4383720                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1677840                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3430935                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2526728                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    731830                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   948296                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1403716                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    892580000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.351189                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              791704                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10508                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.342977                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.351189                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1827146                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1827146                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    892580000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       712526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          712526                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       158628                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         158628                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       871154                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           871154                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       871154                       # number of overall hits
system.cpu.dcache.overall_hits::total          871154                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        35308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35308                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1793                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1793                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        37101                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37101                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        37101                       # number of overall misses
system.cpu.dcache.overall_misses::total         37101                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2082178000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2082178000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     99514491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     99514491                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2181692491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2181692491                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2181692491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2181692491                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       747834                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       747834                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       908255                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       908255                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       908255                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       908255                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.047214                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047214                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011177                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011177                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040849                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040849                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040849                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040849                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58971.847740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58971.847740                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55501.668154                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55501.668154                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58804.142503                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58804.142503                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58804.142503                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58804.142503                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48130                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          993                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               768                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.669271                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   141.857143                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3036                       # number of writebacks
system.cpu.dcache.writebacks::total              3036                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        26089                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26089                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          376                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          376                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        26465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26465                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26465                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9219                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1417                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        10636                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10636                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10636                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10636                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    583156000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    583156000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     86302991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     86302991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    669458991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    669458991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    669458991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    669458991                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008833                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008833                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011710                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011710                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011710                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011710                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63255.884586                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63255.884586                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60905.427664                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60905.427664                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62942.740786                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62942.740786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62942.740786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62942.740786                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10508                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    892580000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           497.616301                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               60604                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1035                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.554589                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   497.616301                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.971907                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.971907                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            531675                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           531675                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    892580000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       262931                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          262931                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       262931                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           262931                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       262931                       # number of overall hits
system.cpu.icache.overall_hits::total          262931                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2133                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2133                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2133                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2133                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2133                       # number of overall misses
system.cpu.icache.overall_misses::total          2133                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    141879999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    141879999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    141879999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    141879999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    141879999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    141879999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       265064                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       265064                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       265064                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       265064                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       265064                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       265064                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008047                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008047                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66516.642757                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66516.642757                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66516.642757                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66516.642757                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66516.642757                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66516.642757                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1203                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.150000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1035                       # number of writebacks
system.cpu.icache.writebacks::total              1035                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          585                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          585                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          585                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          585                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          585                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          585                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1548                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1548                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1548                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1548                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1548                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1548                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    110934999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    110934999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    110934999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    110934999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    110934999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    110934999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005840                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005840                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005840                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005840                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005840                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005840                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71663.436047                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71663.436047                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71663.436047                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71663.436047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71663.436047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71663.436047                       # average overall mshr miss latency
system.cpu.icache.replacements                   1035                       # number of replacements
system.membus.snoop_filter.tot_requests         23727                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        11545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    892580000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10714                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3036                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1035                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7472                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1469                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1469                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1548                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9167                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        31780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        31780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       165120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       165120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       875008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       875008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1040128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12184                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001231                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035067                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12169     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               12184                       # Request fanout histogram
system.membus.reqLayer2.occupancy            42433500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8224746                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy           55692997                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
