library verilog;
use verilog.vl_types.all;
entity BE is
    port(
        op              : in     vl_logic_vector(31 downto 26);
        addr            : in     vl_logic_vector(1 downto 0);
        Be              : out    vl_logic_vector(3 downto 0);
        U               : out    vl_logic
    );
end BE;
