{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494342225395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494342225395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 23:03:45 2017 " "Processing started: Tue May 09 23:03:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494342225395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494342225395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FrequencyCounter -c FrequencyCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off FrequencyCounter -c FrequencyCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494342225396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1494342225734 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FrequencyCounter.v(15) " "Verilog HDL information at FrequencyCounter.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "FrequencyCounter.v" "" { Text "C:/Users/Zero Weight/Documents/AA/exp5/FPGA/FrequencyCounter.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494342225789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FCore " "Found entity 1: FCore" {  } { { "FrequencyCounter.v" "" { Text "C:/Users/Zero Weight/Documents/AA/exp5/FPGA/FrequencyCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494342225792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494342225792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block " "Found entity 1: Block" {  } { { "Block.bdf" "" { Schematic "C:/Users/Zero Weight/Documents/AA/exp5/FPGA/Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494342225795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494342225795 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block " "Elaborating entity \"Block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494342225822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7448 7448:inst7448 " "Elaborating entity \"7448\" for hierarchy \"7448:inst7448\"" {  } { { "Block.bdf" "inst7448" { Schematic "C:/Users/Zero Weight/Documents/AA/exp5/FPGA/Block.bdf" { { 152 696 816 312 "inst7448" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494342225833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7448:inst7448 " "Elaborated megafunction instantiation \"7448:inst7448\"" {  } { { "Block.bdf" "" { Schematic "C:/Users/Zero Weight/Documents/AA/exp5/FPGA/Block.bdf" { { 152 696 816 312 "inst7448" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494342225834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FCore FCore:inst " "Elaborating entity \"FCore\" for hierarchy \"FCore:inst\"" {  } { { "Block.bdf" "inst" { Schematic "C:/Users/Zero Weight/Documents/AA/exp5/FPGA/Block.bdf" { { 152 336 480 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494342225836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst74138 " "Elaborating entity \"74138\" for hierarchy \"74138:inst74138\"" {  } { { "Block.bdf" "inst74138" { Schematic "C:/Users/Zero Weight/Documents/AA/exp5/FPGA/Block.bdf" { { 344 704 824 504 "inst74138" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494342225863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst74138 " "Elaborated megafunction instantiation \"74138:inst74138\"" {  } { { "Block.bdf" "" { Schematic "C:/Users/Zero Weight/Documents/AA/exp5/FPGA/Block.bdf" { { 344 704 824 504 "inst74138" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494342225864 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Zero Weight/Documents/AA/exp5/FPGA/output_files/FrequencyCounter.map.smsg " "Generated suppressed messages file C:/Users/Zero Weight/Documents/AA/exp5/FPGA/output_files/FrequencyCounter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1494342226384 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494342226520 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494342226520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494342226587 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494342226587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494342226587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494342226587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494342226664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 23:03:46 2017 " "Processing ended: Tue May 09 23:03:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494342226664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494342226664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494342226664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494342226664 ""}
