// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "04/05/2019 17:52:12"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton (
	resetn,
	ps2_clock,
	ps2_data,
	debug_data_in,
	debug_addr,
	leds,
	lcd_data,
	lcd_rw,
	lcd_en,
	lcd_rs,
	lcd_on,
	lcd_blon,
	seg1,
	seg2,
	seg3,
	seg4,
	seg5,
	seg6,
	seg7,
	seg8,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B,
	CLOCK_50,
	up,
	down,
	left,
	right);
input 	resetn;
output 	ps2_clock;
output 	ps2_data;
output 	[31:0] debug_data_in;
output 	[11:0] debug_addr;
output 	[7:0] leds;
output 	[7:0] lcd_data;
output 	lcd_rw;
output 	lcd_en;
output 	lcd_rs;
output 	lcd_on;
output 	lcd_blon;
output 	[6:0] seg1;
output 	[6:0] seg2;
output 	[6:0] seg3;
output 	[6:0] seg4;
output 	[6:0] seg5;
output 	[6:0] seg6;
output 	[6:0] seg7;
output 	[6:0] seg8;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
input 	CLOCK_50;
input 	up;
input 	down;
input 	left;
input 	right;

// Design Ports Information
// debug_data_in[0]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[1]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[2]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[3]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[4]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[5]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[6]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[7]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[8]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[10]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[11]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[12]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[13]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[14]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[15]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[16]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[17]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[18]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[19]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[20]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[21]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[22]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[23]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[24]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[25]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[26]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[27]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[28]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[29]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[30]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[31]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[0]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[1]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[3]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[4]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[6]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[7]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[8]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[9]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[11]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_rw	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_en	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_rs	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_on	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_blon	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps2_clock	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps2_data	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetn	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// up	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// down	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// right	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// left	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("skeleton_v.sdo");
// synopsys translate_on

wire \p1|altpll_component|_clk0 ;
wire \p1|altpll_component|_clk1 ;
wire \p1|altpll_component|pll~CLK3 ;
wire \p1|altpll_component|pll~CLK4 ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \mylcd|Add4~0_combout ;
wire \mylcd|delay[0]~18_combout ;
wire \resetn~input_o ;
wire \resetn~inputclkctrl_outclk ;
wire \mylcd|Add4~1 ;
wire \mylcd|Add4~2_combout ;
wire \mylcd|Add4~7 ;
wire \mylcd|Add4~8_combout ;
wire \mylcd|index[4]~7_combout ;
wire \mylcd|Add4~9 ;
wire \mylcd|Add4~10_combout ;
wire \mylcd|index[5]~8_combout ;
wire \mylcd|LessThan3~1_combout ;
wire \mylcd|index[1]~3_combout ;
wire \mylcd|Add4~3 ;
wire \mylcd|Add4~4_combout ;
wire \mylcd|index[2]~5_combout ;
wire \mylcd|Add4~5 ;
wire \mylcd|Add4~6_combout ;
wire \mylcd|index[3]~6_combout ;
wire \mylcd|LessThan3~0_combout ;
wire \mylcd|delay[17]~26_combout ;
wire \mylcd|delay[0]~19 ;
wire \mylcd|delay[1]~20_combout ;
wire \mylcd|delay[1]~21 ;
wire \mylcd|delay[2]~22_combout ;
wire \mylcd|delay[2]~23 ;
wire \mylcd|delay[3]~24_combout ;
wire \mylcd|delay[3]~25 ;
wire \mylcd|delay[4]~27_combout ;
wire \mylcd|delay[4]~28 ;
wire \mylcd|delay[5]~29_combout ;
wire \mylcd|delay[5]~30 ;
wire \mylcd|delay[6]~31_combout ;
wire \mylcd|delay[6]~32 ;
wire \mylcd|delay[7]~33_combout ;
wire \mylcd|delay[7]~34 ;
wire \mylcd|delay[8]~35_combout ;
wire \mylcd|LessThan4~1_combout ;
wire \mylcd|LessThan4~0_combout ;
wire \mylcd|LessThan4~2_combout ;
wire \mylcd|delay[8]~36 ;
wire \mylcd|delay[9]~37_combout ;
wire \mylcd|delay[9]~38 ;
wire \mylcd|delay[10]~39_combout ;
wire \mylcd|delay[10]~40 ;
wire \mylcd|delay[11]~41_combout ;
wire \mylcd|delay[11]~42 ;
wire \mylcd|delay[12]~43_combout ;
wire \mylcd|delay[12]~44 ;
wire \mylcd|delay[13]~45_combout ;
wire \mylcd|delay[13]~46 ;
wire \mylcd|delay[14]~47_combout ;
wire \mylcd|delay[14]~48 ;
wire \mylcd|delay[15]~49_combout ;
wire \mylcd|delay[15]~50 ;
wire \mylcd|delay[16]~51_combout ;
wire \mylcd|LessThan4~4_combout ;
wire \mylcd|LessThan4~3_combout ;
wire \mylcd|delay[16]~52 ;
wire \mylcd|delay[17]~53_combout ;
wire \mylcd|LessThan4~5_combout ;
wire \mylcd|Selector0~0_combout ;
wire \mylcd|cstart~q ;
wire \mylcd|prestart~q ;
wire \mylcd|mstart~1_combout ;
wire \mylcd|mstart~q ;
wire \mylcd|state2[1]~0_combout ;
wire \mylcd|Selector38~0_combout ;
wire \mylcd|Add5~10_combout ;
wire \mylcd|Add5~0_combout ;
wire \mylcd|Selector40~0_combout ;
wire \mylcd|Add5~1 ;
wire \mylcd|Add5~2_combout ;
wire \mylcd|Selector39~0_combout ;
wire \mylcd|Add5~3 ;
wire \mylcd|Add5~4_combout ;
wire \mylcd|Selector38~1_combout ;
wire \mylcd|Add5~5 ;
wire \mylcd|Add5~6_combout ;
wire \mylcd|Selector37~0_combout ;
wire \mylcd|Add5~7 ;
wire \mylcd|Add5~8_combout ;
wire \mylcd|Selector36~0_combout ;
wire \mylcd|Selector34~0_combout ;
wire \mylcd|mstart~0_combout ;
wire \mylcd|cdone~0_combout ;
wire \mylcd|cdone~q ;
wire \mylcd|Selector32~0_combout ;
wire \mylcd|Selector31~0_combout ;
wire \ps2_data~input_o ;
wire \myps2|PS2|ps2_data_reg~0_combout ;
wire \myps2|PS2|ps2_data_reg~q ;
wire \myps2|PS2|PS2_Data_In|data_shift_reg~1_combout ;
wire \ps2_clock~input_o ;
wire \myps2|PS2|ps2_clk_reg~0_combout ;
wire \myps2|PS2|ps2_clk_reg~q ;
wire \myps2|PS2|last_ps2_clk~0_combout ;
wire \myps2|PS2|last_ps2_clk~q ;
wire \myps2|PS2|PS2_Data_In|data_count~0_combout ;
wire \myps2|PS2|PS2_Data_In|data_count~3_combout ;
wire \myps2|PS2|PS2_Data_In|data_count[0]~2_combout ;
wire \myps2|PS2|PS2_Data_In|data_count~4_combout ;
wire \myps2|PS2|PS2_Data_In|data_count~1_combout ;
wire \myps2|PS2|PS2_Data_In|always1~0_combout ;
wire \myps2|PS2|PS2_Data_In|data_count~5_combout ;
wire \myps2|PS2|PS2_Data_In|always1~1_combout ;
wire \myps2|PS2|ps2_clk_posedge~combout ;
wire \myps2|PS2|PS2_Data_In|Selector3~0_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ;
wire \myps2|PS2|PS2_Data_In|Selector4~0_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ;
wire \myps2|PS2|PS2_Data_In|always5~0_combout ;
wire \myps2|PS2|PS2_Data_In|received_data_en~q ;
wire \myps2|PS2|Selector1~2_combout ;
wire \myps2|PS2|s_ps2_transceiver~9_combout ;
wire \myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ;
wire \myps2|PS2|Selector1~3_combout ;
wire \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ;
wire \myps2|PS2|PS2_Data_In|Selector2~0_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ;
wire \myps2|PS2|PS2_Data_In|Selector2~1_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ;
wire \myps2|PS2|PS2_Data_In|data_shift_reg[6]~0_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~5_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~6_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~7_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~8_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[4]~feeder_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[6]~1_combout ;
wire \myps2|last_data_received~8_combout ;
wire \myps2|last_data_received[2]~1_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[6]~feeder_combout ;
wire \myps2|last_data_received~6_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~0_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~2_combout ;
wire \myps2|last_data_received~2_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~3_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~4_combout ;
wire \myps2|last_data_received~4_combout ;
wire \mylcd|Equal0~0_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[3]~feeder_combout ;
wire \myps2|last_data_received~0_combout ;
wire \myps2|last_data_received~5_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[5]~feeder_combout ;
wire \myps2|last_data_received~7_combout ;
wire \myps2|last_data_received~3_combout ;
wire \mylcd|Equal0~1_combout ;
wire \mylcd|Equal0~2_combout ;
wire \mylcd|always0~0_combout ;
wire \mylcd|buf_changed_ack~0_combout ;
wire \mylcd|buf_changed_ack~q ;
wire \mylcd|buf_changed~0_combout ;
wire \mylcd|buf_changed~q ;
wire \mylcd|index~2_combout ;
wire \mylcd|index[0]~4_combout ;
wire \mylcd|Equal2~0_combout ;
wire \mylcd|Add2~0_combout ;
wire \mylcd|ptr[0]~3_combout ;
wire \mylcd|ptr[1]~1_combout ;
wire \mylcd|Add0~0_combout ;
wire \mylcd|ptr[2]~0_combout ;
wire \mylcd|Add0~1_combout ;
wire \mylcd|ptr[3]~2_combout ;
wire \mylcd|Decoder0~5_combout ;
wire \mylcd|line2~26_combout ;
wire \mylcd|printed_crlf~0_combout ;
wire \mylcd|printed_crlf~q ;
wire \mylcd|always1~0_combout ;
wire \mylcd|always1~1_combout ;
wire \mylcd|line2[1][7]~27_combout ;
wire \mylcd|line2[1][0]~q ;
wire \mylcd|Add2~1_combout ;
wire \mylcd|Decoder0~6_combout ;
wire \mylcd|line2~28_combout ;
wire \mylcd|line2[9][2]~29_combout ;
wire \mylcd|line2[9][0]~q ;
wire \mylcd|curbuf[0]~17_combout ;
wire \mylcd|line2~30_combout ;
wire \mylcd|line2[5][4]~31_combout ;
wire \mylcd|line2[5][0]~q ;
wire \mylcd|line2~24_combout ;
wire \mylcd|line2[13][4]~25_combout ;
wire \mylcd|line2[13][0]~q ;
wire \mylcd|curbuf[0]~18_combout ;
wire \mylcd|line2~10_combout ;
wire \mylcd|line2[15][2]~11_combout ;
wire \mylcd|line2[15][0]~q ;
wire \mylcd|line2~12_combout ;
wire \mylcd|line2[11][2]~13_combout ;
wire \mylcd|line2[11][0]~q ;
wire \mylcd|curbuf[0]~12_combout ;
wire \mylcd|line2~14_combout ;
wire \mylcd|line2[7][2]~15_combout ;
wire \mylcd|line2[7][0]~q ;
wire \mylcd|line2~8_combout ;
wire \mylcd|line2[3][7]~9_combout ;
wire \mylcd|line2[3][0]~q ;
wire \mylcd|curbuf[0]~13_combout ;
wire \mylcd|Decoder0~0_combout ;
wire \mylcd|Decoder0~10_combout ;
wire \mylcd|line2~22_combout ;
wire \mylcd|line2[6][0]~23_combout ;
wire \mylcd|line2[6][0]~q ;
wire \mylcd|Decoder0~7_combout ;
wire \mylcd|line2~16_combout ;
wire \mylcd|line2[2][2]~17_combout ;
wire \mylcd|line2[2][0]~q ;
wire \mylcd|Decoder0~9_combout ;
wire \mylcd|line2~20_combout ;
wire \mylcd|line2[10][7]~21_combout ;
wire \mylcd|line2[10][0]~q ;
wire \mylcd|Decoder0~8_combout ;
wire \mylcd|line2~18_combout ;
wire \mylcd|line2[14][0]~19_combout ;
wire \mylcd|line2[14][0]~q ;
wire \mylcd|curbuf[0]~14_combout ;
wire \mylcd|curbuf[0]~15_combout ;
wire \mylcd|curbuf[0]~16_combout ;
wire \mylcd|Decoder0~4_combout ;
wire \mylcd|line2~6_combout ;
wire \mylcd|line2[4][0]~7_combout ;
wire \mylcd|line2[4][0]~q ;
wire \mylcd|Decoder0~1_combout ;
wire \mylcd|line2~0_combout ;
wire \mylcd|line2[12][4]~1_combout ;
wire \mylcd|line2[12][0]~q ;
wire \mylcd|Decoder0~3_combout ;
wire \mylcd|line2~4_combout ;
wire \mylcd|line2[8][2]~5_combout ;
wire \mylcd|line2[8][0]~q ;
wire \mylcd|Decoder0~2_combout ;
wire \mylcd|line2~2_combout ;
wire \mylcd|line2[0][7]~3_combout ;
wire \mylcd|line2[0][0]~q ;
wire \mylcd|curbuf[0]~10_combout ;
wire \mylcd|curbuf[0]~11_combout ;
wire \mylcd|curbuf[0]~19_combout ;
wire \mylcd|Equal6~0_combout ;
wire \mylcd|lcd_data[4]~0_combout ;
wire \mylcd|lcd_data[4]~1_combout ;
wire \mylcd|lcd_data[4]~2_combout ;
wire \mylcd|LessThan2~0_combout ;
wire \mylcd|LessThan2~1_combout ;
wire \mylcd|Add1~0_combout ;
wire \mylcd|Add1~1_combout ;
wire \mylcd|line1[2][0]~q ;
wire \mylcd|line1[6][0]~feeder_combout ;
wire \mylcd|line1[6][0]~q ;
wire \mylcd|curbuf[0]~7_combout ;
wire \mylcd|line1[4][0]~q ;
wire \mylcd|line1[0][0]~q ;
wire \mylcd|curbuf[0]~8_combout ;
wire \mylcd|line1[3][0]~q ;
wire \mylcd|line1[7][0]~q ;
wire \mylcd|curbuf[0]~0_combout ;
wire \mylcd|line1[5][0]~q ;
wire \mylcd|line1[1][0]~q ;
wire \mylcd|curbuf[0]~1_combout ;
wire \mylcd|Add1~2_combout ;
wire \mylcd|line1[11][0]~q ;
wire \mylcd|line1[9][0]~feeder_combout ;
wire \mylcd|line1[9][0]~q ;
wire \mylcd|curbuf[0]~4_combout ;
wire \mylcd|line1[13][0]~q ;
wire \mylcd|line1[15][0]~q ;
wire \mylcd|curbuf[0]~5_combout ;
wire \mylcd|line1[8][0]~feeder_combout ;
wire \mylcd|line1[8][0]~q ;
wire \mylcd|line1[10][0]~q ;
wire \mylcd|curbuf[0]~2_combout ;
wire \mylcd|line1[12][0]~q ;
wire \mylcd|line1[14][0]~feeder_combout ;
wire \mylcd|line1[14][0]~q ;
wire \mylcd|curbuf[0]~3_combout ;
wire \mylcd|curbuf[0]~6_combout ;
wire \mylcd|curbuf[0]~9_combout ;
wire \mylcd|curbuf[0]~20_combout ;
wire \mylcd|curbuf[0]~21_combout ;
wire \mylcd|lcd_data[0]~3_combout ;
wire \mylcd|line2~47_combout ;
wire \mylcd|line2[5][1]~q ;
wire \mylcd|line2~44_combout ;
wire \mylcd|line2[13][1]~q ;
wire \mylcd|line2~45_combout ;
wire \mylcd|line2[1][1]~q ;
wire \mylcd|line2~46_combout ;
wire \mylcd|line2[9][1]~q ;
wire \mylcd|curbuf[1]~39_combout ;
wire \mylcd|curbuf[1]~40_combout ;
wire \mylcd|line2~40_combout ;
wire \mylcd|line2[2][1]~q ;
wire \mylcd|line2~43_combout ;
wire \mylcd|line2[6][1]~q ;
wire \mylcd|line2~41_combout ;
wire \mylcd|line2[14][1]~q ;
wire \mylcd|line2~42_combout ;
wire \mylcd|line2[10][1]~q ;
wire \mylcd|curbuf[1]~36_combout ;
wire \mylcd|curbuf[1]~37_combout ;
wire \mylcd|line2~38_combout ;
wire \mylcd|line2[11][1]~q ;
wire \mylcd|line2~37_combout ;
wire \mylcd|line2[15][1]~q ;
wire \mylcd|curbuf[1]~34_combout ;
wire \mylcd|line2~39_combout ;
wire \mylcd|line2[7][1]~q ;
wire \mylcd|line2~36_combout ;
wire \mylcd|line2[3][1]~q ;
wire \mylcd|curbuf[1]~35_combout ;
wire \mylcd|curbuf[1]~38_combout ;
wire \mylcd|line2~34_combout ;
wire \mylcd|line2[8][1]~q ;
wire \mylcd|line2~33_combout ;
wire \mylcd|line2[0][1]~q ;
wire \mylcd|curbuf[1]~32_combout ;
wire \mylcd|line2~35_combout ;
wire \mylcd|line2[4][1]~q ;
wire \mylcd|line2~32_combout ;
wire \mylcd|line2[12][1]~q ;
wire \mylcd|curbuf[1]~33_combout ;
wire \mylcd|curbuf[1]~41_combout ;
wire \mylcd|line1[8][1]~q ;
wire \mylcd|line1[12][1]~feeder_combout ;
wire \mylcd|line1[12][1]~q ;
wire \mylcd|curbuf[1]~29_combout ;
wire \mylcd|line1[4][1]~q ;
wire \mylcd|line1[0][1]~feeder_combout ;
wire \mylcd|line1[0][1]~q ;
wire \mylcd|curbuf[1]~30_combout ;
wire \mylcd|line1[5][1]~feeder_combout ;
wire \mylcd|line1[5][1]~q ;
wire \mylcd|line1[1][1]~q ;
wire \mylcd|line1[9][1]~q ;
wire \mylcd|line1[13][1]~q ;
wire \mylcd|curbuf[1]~22_combout ;
wire \mylcd|curbuf[1]~23_combout ;
wire \mylcd|line1[14][1]~feeder_combout ;
wire \mylcd|line1[14][1]~q ;
wire \mylcd|line1[10][1]~q ;
wire \mylcd|curbuf[1]~26_combout ;
wire \mylcd|line1[6][1]~q ;
wire \mylcd|line1[2][1]~feeder_combout ;
wire \mylcd|line1[2][1]~q ;
wire \mylcd|curbuf[1]~27_combout ;
wire \mylcd|line1[3][1]~feeder_combout ;
wire \mylcd|line1[3][1]~q ;
wire \mylcd|line1[7][1]~q ;
wire \mylcd|line1[15][1]~feeder_combout ;
wire \mylcd|line1[15][1]~q ;
wire \mylcd|line1[11][1]~q ;
wire \mylcd|curbuf[1]~24_combout ;
wire \mylcd|curbuf[1]~25_combout ;
wire \mylcd|curbuf[1]~28_combout ;
wire \mylcd|curbuf[1]~31_combout ;
wire \mylcd|curbuf[1]~42_combout ;
wire \mylcd|curbuf[1]~43_combout ;
wire \mylcd|line2~63_combout ;
wire \mylcd|line2[5][2]~q ;
wire \mylcd|line1[5][2]~feeder_combout ;
wire \mylcd|line1[5][2]~q ;
wire \mylcd|line2~60_combout ;
wire \mylcd|line2[13][2]~q ;
wire \mylcd|line1[13][2]~q ;
wire \mylcd|line2~55_combout ;
wire \mylcd|line2[7][2]~q ;
wire \mylcd|line1[7][2]~feeder_combout ;
wire \mylcd|line1[7][2]~q ;
wire \mylcd|line2~53_combout ;
wire \mylcd|line2[15][2]~q ;
wire \mylcd|line1[15][2]~q ;
wire \mylcd|curbuf[2]~44_combout ;
wire \mylcd|curbuf[2]~45_combout ;
wire \mylcd|line2~52_combout ;
wire \mylcd|line2[3][2]~q ;
wire \mylcd|line1[3][2]~feeder_combout ;
wire \mylcd|line1[3][2]~q ;
wire \mylcd|line2~61_combout ;
wire \mylcd|line2[1][2]~q ;
wire \mylcd|line1[1][2]~q ;
wire \mylcd|line2~62_combout ;
wire \mylcd|line2[9][2]~q ;
wire \mylcd|line1[9][2]~q ;
wire \mylcd|line2~54_combout ;
wire \mylcd|line2[11][2]~q ;
wire \mylcd|line1[11][2]~q ;
wire \mylcd|curbuf[2]~48_combout ;
wire \mylcd|curbuf[2]~49_combout ;
wire \mylcd|line2~58_combout ;
wire \mylcd|line2[10][2]~q ;
wire \mylcd|line1[10][2]~q ;
wire \mylcd|line2~50_combout ;
wire \mylcd|line2[8][2]~q ;
wire \mylcd|line1[8][2]~feeder_combout ;
wire \mylcd|line1[8][2]~q ;
wire \mylcd|curbuf[2]~46_combout ;
wire \mylcd|line2~49_combout ;
wire \mylcd|line2[0][2]~q ;
wire \mylcd|line1[0][2]~q ;
wire \mylcd|line2~56_combout ;
wire \mylcd|line2[2][2]~q ;
wire \mylcd|line1[2][2]~feeder_combout ;
wire \mylcd|line1[2][2]~q ;
wire \mylcd|curbuf[2]~47_combout ;
wire \mylcd|curbuf[2]~50_combout ;
wire \mylcd|line2~57_combout ;
wire \mylcd|line2[14][2]~q ;
wire \mylcd|line1[14][2]~q ;
wire \mylcd|line2~59_combout ;
wire \mylcd|line2[6][2]~q ;
wire \mylcd|line1[6][2]~feeder_combout ;
wire \mylcd|line1[6][2]~q ;
wire \mylcd|curbuf[2]~51_combout ;
wire \mylcd|line2~51_combout ;
wire \mylcd|line2[4][2]~q ;
wire \mylcd|line1[4][2]~q ;
wire \mylcd|line2~48_combout ;
wire \mylcd|line2[12][2]~q ;
wire \mylcd|line1[12][2]~q ;
wire \mylcd|curbuf[2]~52_combout ;
wire \mylcd|curbuf[2]~53_combout ;
wire \mylcd|curbuf[2]~61_combout ;
wire \mylcd|curbuf[2]~62_combout ;
wire \mylcd|curbuf[2]~56_combout ;
wire \mylcd|curbuf[2]~57_combout ;
wire \mylcd|curbuf[2]~58_combout ;
wire \mylcd|curbuf[2]~59_combout ;
wire \mylcd|curbuf[2]~60_combout ;
wire \mylcd|curbuf[2]~54_combout ;
wire \mylcd|curbuf[2]~55_combout ;
wire \mylcd|curbuf[2]~63_combout ;
wire \mylcd|curbuf[2]~64_combout ;
wire \mylcd|curbuf[2]~65_combout ;
wire \mylcd|line2~77_combout ;
wire \mylcd|line2[1][3]~q ;
wire \mylcd|line2~78_combout ;
wire \mylcd|line2[9][3]~q ;
wire \mylcd|curbuf[3]~83_combout ;
wire \mylcd|line2~76_combout ;
wire \mylcd|line2[13][3]~q ;
wire \mylcd|line2~79_combout ;
wire \mylcd|line2[5][3]~q ;
wire \mylcd|curbuf[3]~84_combout ;
wire \mylcd|line2~64_combout ;
wire \mylcd|line2[12][3]~q ;
wire \mylcd|line2~67_combout ;
wire \mylcd|line2[4][3]~q ;
wire \mylcd|line2~66_combout ;
wire \mylcd|line2[8][3]~q ;
wire \mylcd|line2~65_combout ;
wire \mylcd|line2[0][3]~q ;
wire \mylcd|curbuf[3]~76_combout ;
wire \mylcd|curbuf[3]~77_combout ;
wire \mylcd|line2~74_combout ;
wire \mylcd|line2[10][3]~q ;
wire \mylcd|line2~73_combout ;
wire \mylcd|line2[14][3]~q ;
wire \mylcd|curbuf[3]~80_combout ;
wire \mylcd|line2~72_combout ;
wire \mylcd|line2[2][3]~q ;
wire \mylcd|line2~75_combout ;
wire \mylcd|line2[6][3]~q ;
wire \mylcd|curbuf[3]~81_combout ;
wire \mylcd|line2~68_combout ;
wire \mylcd|line2[3][3]~q ;
wire \mylcd|line2~71_combout ;
wire \mylcd|line2[7][3]~q ;
wire \mylcd|line2~69_combout ;
wire \mylcd|line2[15][3]~q ;
wire \mylcd|line2~70_combout ;
wire \mylcd|line2[11][3]~q ;
wire \mylcd|curbuf[3]~78_combout ;
wire \mylcd|curbuf[3]~79_combout ;
wire \mylcd|curbuf[3]~82_combout ;
wire \mylcd|curbuf[3]~85_combout ;
wire \mylcd|line1[6][3]~feeder_combout ;
wire \mylcd|line1[6][3]~q ;
wire \mylcd|line1[2][3]~q ;
wire \mylcd|curbuf[3]~73_combout ;
wire \mylcd|line1[4][3]~q ;
wire \mylcd|line1[0][3]~feeder_combout ;
wire \mylcd|line1[0][3]~q ;
wire \mylcd|curbuf[3]~74_combout ;
wire \mylcd|line1[14][3]~feeder_combout ;
wire \mylcd|line1[14][3]~q ;
wire \mylcd|line1[8][3]~feeder_combout ;
wire \mylcd|line1[8][3]~q ;
wire \mylcd|line1[10][3]~q ;
wire \mylcd|curbuf[3]~68_combout ;
wire \mylcd|line1[12][3]~q ;
wire \mylcd|curbuf[3]~69_combout ;
wire \mylcd|line1[11][3]~q ;
wire \mylcd|line1[9][3]~feeder_combout ;
wire \mylcd|line1[9][3]~q ;
wire \mylcd|curbuf[3]~70_combout ;
wire \mylcd|line1[13][3]~q ;
wire \mylcd|line1[15][3]~q ;
wire \mylcd|curbuf[3]~71_combout ;
wire \mylcd|curbuf[3]~72_combout ;
wire \mylcd|line1[5][3]~feeder_combout ;
wire \mylcd|line1[5][3]~q ;
wire \mylcd|line1[7][3]~q ;
wire \mylcd|line1[3][3]~q ;
wire \mylcd|line1[1][3]~q ;
wire \mylcd|curbuf[3]~66_combout ;
wire \mylcd|curbuf[3]~67_combout ;
wire \mylcd|curbuf[3]~75_combout ;
wire \mylcd|curbuf[3]~86_combout ;
wire \mylcd|curbuf[3]~87_combout ;
wire \mylcd|line2~88_combout ;
wire \mylcd|line2[2][4]~q ;
wire \mylcd|line1[2][4]~feeder_combout ;
wire \mylcd|line1[2][4]~q ;
wire \mylcd|line2~91_combout ;
wire \mylcd|line2[6][4]~q ;
wire \mylcd|line1[6][4]~q ;
wire \mylcd|line2~90_combout ;
wire \mylcd|line2[10][4]~q ;
wire \mylcd|line1[10][4]~q ;
wire \mylcd|line2~89_combout ;
wire \mylcd|line2[14][4]~q ;
wire \mylcd|line1[14][4]~q ;
wire \mylcd|curbuf[4]~92_combout ;
wire \mylcd|curbuf[4]~93_combout ;
wire \mylcd|line2~84_combout ;
wire \mylcd|line2[3][4]~q ;
wire \mylcd|line1[3][4]~feeder_combout ;
wire \mylcd|line1[3][4]~q ;
wire \mylcd|line2~87_combout ;
wire \mylcd|line2[7][4]~q ;
wire \mylcd|line1[7][4]~q ;
wire \mylcd|line2~86_combout ;
wire \mylcd|line2[11][4]~q ;
wire \mylcd|line1[11][4]~q ;
wire \mylcd|line2~85_combout ;
wire \mylcd|line2[15][4]~q ;
wire \mylcd|line1[15][4]~q ;
wire \mylcd|curbuf[4]~90_combout ;
wire \mylcd|curbuf[4]~91_combout ;
wire \mylcd|curbuf[4]~94_combout ;
wire \mylcd|line2~81_combout ;
wire \mylcd|line2[0][4]~q ;
wire \mylcd|line1[0][4]~feeder_combout ;
wire \mylcd|line1[0][4]~q ;
wire \mylcd|line2~80_combout ;
wire \mylcd|line2[12][4]~q ;
wire \mylcd|line1[12][4]~feeder_combout ;
wire \mylcd|line1[12][4]~q ;
wire \mylcd|line2~82_combout ;
wire \mylcd|line2[8][4]~q ;
wire \mylcd|line1[8][4]~q ;
wire \mylcd|curbuf[4]~95_combout ;
wire \mylcd|line2~83_combout ;
wire \mylcd|line2[4][4]~q ;
wire \mylcd|line1[4][4]~q ;
wire \mylcd|curbuf[4]~96_combout ;
wire \mylcd|line2~95_combout ;
wire \mylcd|line2[5][4]~q ;
wire \mylcd|line1[5][4]~q ;
wire \mylcd|line2~94_combout ;
wire \mylcd|line2[9][4]~q ;
wire \mylcd|line1[9][4]~q ;
wire \mylcd|line2~92_combout ;
wire \mylcd|line2[13][4]~q ;
wire \mylcd|line1[13][4]~q ;
wire \mylcd|curbuf[4]~88_combout ;
wire \mylcd|line2~93_combout ;
wire \mylcd|line2[1][4]~q ;
wire \mylcd|line1[1][4]~q ;
wire \mylcd|curbuf[4]~89_combout ;
wire \mylcd|curbuf[4]~97_combout ;
wire \mylcd|curbuf[4]~100_combout ;
wire \mylcd|curbuf[4]~101_combout ;
wire \mylcd|curbuf[4]~102_combout ;
wire \mylcd|curbuf[4]~103_combout ;
wire \mylcd|curbuf[4]~104_combout ;
wire \mylcd|curbuf[4]~98_combout ;
wire \mylcd|curbuf[4]~99_combout ;
wire \mylcd|curbuf[4]~105_combout ;
wire \mylcd|curbuf[4]~106_combout ;
wire \mylcd|curbuf[4]~107_combout ;
wire \mylcd|curbuf[4]~108_combout ;
wire \mylcd|curbuf[4]~109_combout ;
wire \mylcd|Decoder0~17_combout ;
wire \mylcd|line2~110_combout ;
wire \mylcd|line2[7][5]~q ;
wire \mylcd|Decoder0~16_combout ;
wire \mylcd|line2~109_combout ;
wire \mylcd|line2[3][5]~q ;
wire \mylcd|curbuf[5]~127_combout ;
wire \mylcd|Decoder0~15_combout ;
wire \mylcd|line2~108_combout ;
wire \mylcd|line2[1][5]~q ;
wire \mylcd|Decoder0~18_combout ;
wire \mylcd|line2~111_combout ;
wire \mylcd|line2[5][5]~q ;
wire \mylcd|curbuf[5]~128_combout ;
wire \mylcd|line2~104_combout ;
wire \mylcd|line2[8][5]~q ;
wire \mylcd|line2~107_combout ;
wire \mylcd|line2[12][5]~q ;
wire \mylcd|line2~105_combout ;
wire \mylcd|line2[10][5]~q ;
wire \mylcd|line2~106_combout ;
wire \mylcd|line2[14][5]~q ;
wire \mylcd|curbuf[5]~124_combout ;
wire \mylcd|curbuf[5]~125_combout ;
wire \mylcd|line2~103_combout ;
wire \mylcd|line2[4][5]~q ;
wire \mylcd|line2~102_combout ;
wire \mylcd|line2[6][5]~q ;
wire \mylcd|line2~101_combout ;
wire \mylcd|line2[2][5]~q ;
wire \mylcd|curbuf[5]~122_combout ;
wire \mylcd|line2~100_combout ;
wire \mylcd|line2[0][5]~q ;
wire \mylcd|curbuf[5]~123_combout ;
wire \mylcd|curbuf[5]~126_combout ;
wire \mylcd|Decoder0~13_combout ;
wire \mylcd|line2~98_combout ;
wire \mylcd|line2[15][5]~q ;
wire \mylcd|Decoder0~12_combout ;
wire \mylcd|line2~97_combout ;
wire \mylcd|line2[11][5]~q ;
wire \mylcd|curbuf[5]~120_combout ;
wire \mylcd|Decoder0~11_combout ;
wire \mylcd|line2~96_combout ;
wire \mylcd|line2[9][5]~q ;
wire \mylcd|Decoder0~14_combout ;
wire \mylcd|line2~99_combout ;
wire \mylcd|line2[13][5]~q ;
wire \mylcd|curbuf[5]~121_combout ;
wire \mylcd|curbuf[5]~129_combout ;
wire \mylcd|line1[7][5]~feeder_combout ;
wire \mylcd|line1[7][5]~q ;
wire \mylcd|line1[15][5]~q ;
wire \mylcd|curbuf[5]~110_combout ;
wire \mylcd|line1[13][5]~q ;
wire \mylcd|line1[5][5]~q ;
wire \mylcd|curbuf[5]~111_combout ;
wire \mylcd|line1[14][5]~q ;
wire \mylcd|line1[12][5]~q ;
wire \mylcd|curbuf[5]~117_combout ;
wire \mylcd|line1[4][5]~q ;
wire \mylcd|line1[6][5]~feeder_combout ;
wire \mylcd|line1[6][5]~q ;
wire \mylcd|curbuf[5]~118_combout ;
wire \mylcd|line1[11][5]~q ;
wire \mylcd|line1[3][5]~feeder_combout ;
wire \mylcd|line1[3][5]~q ;
wire \mylcd|curbuf[5]~114_combout ;
wire \mylcd|line1[1][5]~q ;
wire \mylcd|line1[9][5]~feeder_combout ;
wire \mylcd|line1[9][5]~q ;
wire \mylcd|curbuf[5]~115_combout ;
wire \mylcd|line1[10][5]~q ;
wire \mylcd|line1[2][5]~q ;
wire \mylcd|curbuf[5]~112_combout ;
wire \mylcd|line1[0][5]~q ;
wire \mylcd|line1[8][5]~feeder_combout ;
wire \mylcd|line1[8][5]~q ;
wire \mylcd|curbuf[5]~113_combout ;
wire \mylcd|curbuf[5]~116_combout ;
wire \mylcd|curbuf[5]~119_combout ;
wire \mylcd|curbuf[5]~130_combout ;
wire \mylcd|curbuf[5]~131_combout ;
wire \mylcd|curbuf[0]~153_combout ;
wire \mylcd|line2~120_combout ;
wire \mylcd|line2[8][6]~q ;
wire \mylcd|line2~121_combout ;
wire \mylcd|line2[2][6]~q ;
wire \mylcd|line2~122_combout ;
wire \mylcd|line2[10][6]~q ;
wire \mylcd|curbuf[6]~146_combout ;
wire \mylcd|line2~123_combout ;
wire \mylcd|line2[0][6]~q ;
wire \mylcd|curbuf[6]~147_combout ;
wire \mylcd|line2~119_combout ;
wire \mylcd|line2[4][6]~q ;
wire \mylcd|line2~118_combout ;
wire \mylcd|line2[14][6]~q ;
wire \mylcd|line2~117_combout ;
wire \mylcd|line2[6][6]~q ;
wire \mylcd|curbuf[6]~144_combout ;
wire \mylcd|line2~116_combout ;
wire \mylcd|line2[12][6]~q ;
wire \mylcd|curbuf[6]~145_combout ;
wire \mylcd|curbuf[6]~148_combout ;
wire \mylcd|line2~125_combout ;
wire \mylcd|line2[7][6]~q ;
wire \mylcd|line2~126_combout ;
wire \mylcd|line2[15][6]~q ;
wire \mylcd|curbuf[6]~149_combout ;
wire \mylcd|line2~124_combout ;
wire \mylcd|line2[13][6]~q ;
wire \mylcd|line2~127_combout ;
wire \mylcd|line2[5][6]~q ;
wire \mylcd|curbuf[6]~150_combout ;
wire \mylcd|line2~113_combout ;
wire \mylcd|line2[3][6]~q ;
wire \mylcd|line2~114_combout ;
wire \mylcd|line2[11][6]~q ;
wire \mylcd|curbuf[6]~142_combout ;
wire \mylcd|line2~112_combout ;
wire \mylcd|line2[9][6]~q ;
wire \mylcd|line2~115_combout ;
wire \mylcd|line2[1][6]~q ;
wire \mylcd|curbuf[6]~143_combout ;
wire \mylcd|curbuf[6]~151_combout ;
wire \mylcd|line1[12][6]~feeder_combout ;
wire \mylcd|line1[12][6]~q ;
wire \mylcd|line1[14][6]~q ;
wire \mylcd|line1[10][6]~q ;
wire \mylcd|line1[8][6]~q ;
wire \mylcd|curbuf[6]~132_combout ;
wire \mylcd|curbuf[6]~133_combout ;
wire \mylcd|line1[3][6]~q ;
wire \mylcd|line1[1][6]~feeder_combout ;
wire \mylcd|line1[1][6]~q ;
wire \mylcd|curbuf[6]~134_combout ;
wire \mylcd|line1[5][6]~q ;
wire \mylcd|line1[7][6]~q ;
wire \mylcd|curbuf[6]~135_combout ;
wire \mylcd|line1[11][6]~q ;
wire \mylcd|line1[9][6]~q ;
wire \mylcd|curbuf[6]~136_combout ;
wire \mylcd|line1[13][6]~q ;
wire \mylcd|line1[15][6]~feeder_combout ;
wire \mylcd|line1[15][6]~q ;
wire \mylcd|curbuf[6]~137_combout ;
wire \mylcd|curbuf[6]~138_combout ;
wire \mylcd|line1[2][6]~q ;
wire \mylcd|line1[0][6]~feeder_combout ;
wire \mylcd|line1[0][6]~q ;
wire \mylcd|curbuf[6]~139_combout ;
wire \mylcd|line1[4][6]~q ;
wire \mylcd|line1[6][6]~q ;
wire \mylcd|curbuf[6]~140_combout ;
wire \mylcd|curbuf[6]~141_combout ;
wire \mylcd|curbuf[6]~152_combout ;
wire \mylcd|Equal6~1_combout ;
wire \mylcd|curbuf[6]~154_combout ;
wire \mylcd|lcd_en~0_combout ;
wire \mylcd|lcd_en~q ;
wire \mylcd|lcd_rs~q ;
wire \hex1|seven_seg_display[0]~9_combout ;
wire \hex1|seven_seg_display[1]~4_combout ;
wire \hex1|seven_seg_display[2]~5_combout ;
wire \hex1|seven_seg_display[3]~10_combout ;
wire \hex1|seven_seg_display[4]~6_combout ;
wire \hex1|seven_seg_display[5]~7_combout ;
wire \hex1|seven_seg_display[6]~8_combout ;
wire \hex2|seven_seg_display[0]~9_combout ;
wire \hex2|seven_seg_display[1]~4_combout ;
wire \hex2|seven_seg_display[2]~5_combout ;
wire \hex2|seven_seg_display[3]~10_combout ;
wire \hex2|seven_seg_display[4]~6_combout ;
wire \hex2|seven_seg_display[5]~7_combout ;
wire \hex2|seven_seg_display[6]~8_combout ;
wire \r0|Cont[0]~57_combout ;
wire \r0|Cont[1]~19_combout ;
wire \r0|Cont[1]~20 ;
wire \r0|Cont[2]~21_combout ;
wire \r0|Cont[2]~22 ;
wire \r0|Cont[3]~23_combout ;
wire \r0|Equal0~1_combout ;
wire \r0|Cont[3]~24 ;
wire \r0|Cont[4]~25_combout ;
wire \r0|Cont[4]~26 ;
wire \r0|Cont[5]~27_combout ;
wire \r0|Cont[5]~28 ;
wire \r0|Cont[6]~29_combout ;
wire \r0|Cont[6]~30 ;
wire \r0|Cont[7]~31_combout ;
wire \r0|Cont[7]~32 ;
wire \r0|Cont[8]~33_combout ;
wire \r0|Cont[8]~34 ;
wire \r0|Cont[9]~35_combout ;
wire \r0|Cont[9]~36 ;
wire \r0|Cont[10]~37_combout ;
wire \r0|Cont[10]~38 ;
wire \r0|Cont[11]~39_combout ;
wire \r0|Equal0~3_combout ;
wire \r0|Cont[11]~40 ;
wire \r0|Cont[12]~41_combout ;
wire \r0|Cont[12]~42 ;
wire \r0|Cont[13]~43_combout ;
wire \r0|Equal0~4_combout ;
wire \r0|Cont[13]~44 ;
wire \r0|Cont[14]~45_combout ;
wire \r0|Cont[14]~46 ;
wire \r0|Cont[15]~47_combout ;
wire \r0|Equal0~5_combout ;
wire \r0|Cont[15]~48 ;
wire \r0|Cont[16]~49_combout ;
wire \r0|Cont[16]~50 ;
wire \r0|Cont[17]~51_combout ;
wire \r0|Cont[17]~52 ;
wire \r0|Cont[18]~53_combout ;
wire \r0|Cont[18]~54 ;
wire \r0|Cont[19]~55_combout ;
wire \r0|Equal0~0_combout ;
wire \r0|Equal0~2_combout ;
wire \r0|Equal0~6_combout ;
wire \r0|oRESET~q ;
wire \p1|altpll_component|pll~FBOUT ;
wire \p1|altpll_component|_clk2 ;
wire \p1|altpll_component|_clk2~clkctrl_outclk ;
wire \vga_ins|LTM_ins|Add1~0_combout ;
wire \vga_ins|LTM_ins|Add1~1 ;
wire \vga_ins|LTM_ins|Add1~2_combout ;
wire \vga_ins|LTM_ins|Add1~3 ;
wire \vga_ins|LTM_ins|Add1~4_combout ;
wire \vga_ins|LTM_ins|Equal0~2_combout ;
wire \vga_ins|LTM_ins|Add1~5 ;
wire \vga_ins|LTM_ins|Add1~6_combout ;
wire \vga_ins|LTM_ins|Add1~7 ;
wire \vga_ins|LTM_ins|Add1~8_combout ;
wire \vga_ins|LTM_ins|Add1~9 ;
wire \vga_ins|LTM_ins|Add1~10_combout ;
wire \vga_ins|LTM_ins|Equal0~0_combout ;
wire \vga_ins|LTM_ins|h_cnt~0_combout ;
wire \vga_ins|LTM_ins|Add1~11 ;
wire \vga_ins|LTM_ins|Add1~12_combout ;
wire \vga_ins|LTM_ins|Add1~13 ;
wire \vga_ins|LTM_ins|Add1~14_combout ;
wire \vga_ins|LTM_ins|Add1~15 ;
wire \vga_ins|LTM_ins|Add1~16_combout ;
wire \vga_ins|LTM_ins|h_cnt~2_combout ;
wire \vga_ins|LTM_ins|Equal0~1_combout ;
wire \vga_ins|LTM_ins|Add1~17 ;
wire \vga_ins|LTM_ins|Add1~18_combout ;
wire \vga_ins|LTM_ins|h_cnt~1_combout ;
wire \vga_ins|LTM_ins|Add1~19 ;
wire \vga_ins|LTM_ins|Add1~20_combout ;
wire \vga_ins|LTM_ins|LessThan0~0_combout ;
wire \vga_ins|LTM_ins|LessThan0~1_combout ;
wire \vga_ins|LTM_ins|HS~q ;
wire \vga_ins|oHS~feeder_combout ;
wire \vga_ins|oHS~q ;
wire \vga_ins|LTM_ins|Add0~17 ;
wire \vga_ins|LTM_ins|Add0~18_combout ;
wire \vga_ins|LTM_ins|v_cnt~0_combout ;
wire \vga_ins|LTM_ins|Equal0~3_combout ;
wire \vga_ins|LTM_ins|Add0~0_combout ;
wire \vga_ins|LTM_ins|v_cnt~3_combout ;
wire \vga_ins|LTM_ins|Equal1~1_combout ;
wire \vga_ins|LTM_ins|Add0~1 ;
wire \vga_ins|LTM_ins|Add0~2_combout ;
wire \vga_ins|LTM_ins|Add0~3 ;
wire \vga_ins|LTM_ins|Add0~5 ;
wire \vga_ins|LTM_ins|Add0~6_combout ;
wire \vga_ins|LTM_ins|v_cnt~1_combout ;
wire \vga_ins|LTM_ins|Add0~7 ;
wire \vga_ins|LTM_ins|Add0~8_combout ;
wire \vga_ins|LTM_ins|Add0~9 ;
wire \vga_ins|LTM_ins|Add0~10_combout ;
wire \vga_ins|LTM_ins|Add0~11 ;
wire \vga_ins|LTM_ins|Add0~12_combout ;
wire \vga_ins|LTM_ins|Add0~13 ;
wire \vga_ins|LTM_ins|Add0~14_combout ;
wire \vga_ins|LTM_ins|Add0~15 ;
wire \vga_ins|LTM_ins|Add0~16_combout ;
wire \vga_ins|LTM_ins|LessThan5~0_combout ;
wire \vga_ins|LTM_ins|Equal1~0_combout ;
wire \vga_ins|LTM_ins|Add0~4_combout ;
wire \vga_ins|LTM_ins|v_cnt~2_combout ;
wire \vga_ins|LTM_ins|LessThan1~0_combout ;
wire \vga_ins|LTM_ins|VS~q ;
wire \vga_ins|oVS~feeder_combout ;
wire \vga_ins|oVS~q ;
wire \vga_ins|LTM_ins|LessThan5~1_combout ;
wire \vga_ins|LTM_ins|LessThan5~2_combout ;
wire \vga_ins|LTM_ins|cDEN~0_combout ;
wire \vga_ins|LTM_ins|cDEN~1_combout ;
wire \vga_ins|LTM_ins|cDEN~2_combout ;
wire \vga_ins|LTM_ins|cDEN~3_combout ;
wire \vga_ins|LTM_ins|blank_n~q ;
wire \vga_ins|oBLANK_n~feeder_combout ;
wire \vga_ins|oBLANK_n~q ;
wire \vga_ins|ADDR[0]~19_combout ;
wire \vga_ins|always0~0_combout ;
wire \vga_ins|ADDR[0]~20 ;
wire \vga_ins|ADDR[1]~21_combout ;
wire \vga_ins|ADDR[1]~22 ;
wire \vga_ins|ADDR[2]~23_combout ;
wire \vga_ins|ADDR[2]~24 ;
wire \vga_ins|ADDR[3]~25_combout ;
wire \vga_ins|ADDR[3]~26 ;
wire \vga_ins|ADDR[4]~27_combout ;
wire \vga_ins|ADDR[4]~28 ;
wire \vga_ins|ADDR[5]~29_combout ;
wire \vga_ins|ADDR[5]~30 ;
wire \vga_ins|ADDR[6]~31_combout ;
wire \vga_ins|ADDR[6]~32 ;
wire \vga_ins|ADDR[7]~33_combout ;
wire \vga_ins|ADDR[7]~34 ;
wire \vga_ins|ADDR[8]~35_combout ;
wire \vga_ins|ADDR[8]~36 ;
wire \vga_ins|ADDR[9]~37_combout ;
wire \vga_ins|ADDR[9]~38 ;
wire \vga_ins|ADDR[10]~39_combout ;
wire \vga_ins|ADDR[10]~40 ;
wire \vga_ins|ADDR[11]~41_combout ;
wire \vga_ins|ADDR[11]~42 ;
wire \vga_ins|ADDR[12]~43_combout ;
wire \vga_ins|ADDR[12]~44 ;
wire \vga_ins|ADDR[13]~45_combout ;
wire \vga_ins|ADDR[13]~46 ;
wire \vga_ins|ADDR[14]~47_combout ;
wire \vga_ins|ADDR[14]~48 ;
wire \vga_ins|ADDR[15]~49_combout ;
wire \vga_ins|ADDR[15]~50 ;
wire \vga_ins|ADDR[16]~51_combout ;
wire \vga_ins|ADDR[16]~52 ;
wire \vga_ins|ADDR[17]~53_combout ;
wire \vga_ins|ADDR[17]~54 ;
wire \vga_ins|ADDR[18]~55_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \vga_ins|temp~7_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \vga_ins|temp~8_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \vga_ins|temp~5_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \vga_ins|temp~4_combout ;
wire \vga_ins|temp~6_combout ;
wire \vga_ins|temp~9_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \vga_ins|temp~3_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder_combout ;
wire \vga_ins|temp~2_combout ;
wire \vga_ins|temp~10_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \left~input_o ;
wire \vga_ins|Add5~0_combout ;
wire \vga_ins|Add6~0_combout ;
wire \vga_ins|Add5~1 ;
wire \vga_ins|Add5~2_combout ;
wire \vga_ins|Add6~1 ;
wire \vga_ins|Add6~2_combout ;
wire \vga_ins|Add5~3 ;
wire \vga_ins|Add5~4_combout ;
wire \vga_ins|Add6~3 ;
wire \vga_ins|Add6~4_combout ;
wire \vga_ins|Add5~5 ;
wire \vga_ins|Add5~6_combout ;
wire \vga_ins|Add6~5 ;
wire \vga_ins|Add6~6_combout ;
wire \vga_ins|xcoordinate[3]~2_combout ;
wire \vga_ins|Add5~7 ;
wire \vga_ins|Add5~8_combout ;
wire \vga_ins|Add6~7 ;
wire \vga_ins|Add6~8_combout ;
wire \vga_ins|Add5~9 ;
wire \vga_ins|Add5~10_combout ;
wire \vga_ins|Add6~9 ;
wire \vga_ins|Add6~10_combout ;
wire \vga_ins|LessThan8~0_combout ;
wire \vga_ins|Add5~11 ;
wire \vga_ins|Add5~12_combout ;
wire \vga_ins|Add6~11 ;
wire \vga_ins|Add6~12_combout ;
wire \vga_ins|xcoordinate[6]~1_combout ;
wire \vga_ins|Add5~13 ;
wire \vga_ins|Add5~14_combout ;
wire \vga_ins|Add6~13 ;
wire \vga_ins|Add6~14_combout ;
wire \vga_ins|xcoordinate[7]~0_combout ;
wire \vga_ins|always1~30_combout ;
wire \vga_ins|Add5~15 ;
wire \vga_ins|Add5~16_combout ;
wire \vga_ins|Add6~15 ;
wire \vga_ins|Add6~16_combout ;
wire \vga_ins|Add5~17 ;
wire \vga_ins|Add5~18_combout ;
wire \vga_ins|Add6~17 ;
wire \vga_ins|Add6~18_combout ;
wire \right~input_o ;
wire \vga_ins|always1~31_combout ;
wire \vga_ins|counter[16]~100 ;
wire \vga_ins|counter[17]~101_combout ;
wire \vga_ins|counter[17]~102 ;
wire \vga_ins|counter[18]~103_combout ;
wire \vga_ins|counter[18]~104 ;
wire \vga_ins|counter[19]~105_combout ;
wire \vga_ins|counter[19]~106 ;
wire \vga_ins|counter[20]~107_combout ;
wire \vga_ins|counter[20]~108 ;
wire \vga_ins|counter[21]~109_combout ;
wire \vga_ins|counter[21]~110 ;
wire \vga_ins|counter[22]~111_combout ;
wire \vga_ins|counter[22]~112 ;
wire \vga_ins|counter[23]~113_combout ;
wire \vga_ins|counter[23]~114 ;
wire \vga_ins|counter[24]~115_combout ;
wire \vga_ins|counter[24]~116 ;
wire \vga_ins|counter[25]~117_combout ;
wire \vga_ins|counter[25]~118 ;
wire \vga_ins|counter[26]~119_combout ;
wire \vga_ins|counter[26]~120 ;
wire \vga_ins|counter[27]~121_combout ;
wire \vga_ins|counter[27]~122 ;
wire \vga_ins|counter[28]~123_combout ;
wire \vga_ins|LessThan9~7_combout ;
wire \vga_ins|LessThan9~8_combout ;
wire \vga_ins|LessThan9~9_combout ;
wire \vga_ins|always1~20_combout ;
wire \vga_ins|counter[28]~124 ;
wire \vga_ins|counter[29]~125_combout ;
wire \vga_ins|counter[29]~126 ;
wire \vga_ins|counter[30]~127_combout ;
wire \vga_ins|counter[30]~128 ;
wire \vga_ins|counter[31]~129_combout ;
wire \vga_ins|LessThan9~11_combout ;
wire \vga_ins|counter[31]~130 ;
wire \vga_ins|counter[32]~131_combout ;
wire \vga_ins|counter[32]~132 ;
wire \vga_ins|counter[33]~133_combout ;
wire \vga_ins|counter[33]~134 ;
wire \vga_ins|counter[34]~135_combout ;
wire \vga_ins|LessThan9~10_combout ;
wire \vga_ins|always1~21_combout ;
wire \vga_ins|counter[34]~136 ;
wire \vga_ins|counter[35]~137_combout ;
wire \vga_ins|counter[35]~138 ;
wire \vga_ins|counter[36]~139_combout ;
wire \vga_ins|counter[36]~140 ;
wire \vga_ins|counter[37]~141_combout ;
wire \vga_ins|LessThan9~6_combout ;
wire \vga_ins|counter[37]~142 ;
wire \vga_ins|counter[38]~143_combout ;
wire \vga_ins|counter[38]~144 ;
wire \vga_ins|counter[39]~145_combout ;
wire \vga_ins|counter[39]~146 ;
wire \vga_ins|counter[40]~147_combout ;
wire \vga_ins|LessThan7~4_combout ;
wire \vga_ins|LessThan9~14_combout ;
wire \vga_ins|counter[0]~193_combout ;
wire \vga_ins|counter~68_combout ;
wire \vga_ins|counter[1]~69_combout ;
wire \vga_ins|always1~22_combout ;
wire \vga_ins|LessThan9~15_combout ;
wire \vga_ins|LessThan9~16_combout ;
wire \vga_ins|LessThan9~12_combout ;
wire \vga_ins|LessThan9~13_combout ;
wire \vga_ins|LessThan9~17_combout ;
wire \vga_ins|always1~23_combout ;
wire \vga_ins|always1~24_combout ;
wire \vga_ins|counter[40]~148 ;
wire \vga_ins|counter[41]~149_combout ;
wire \vga_ins|counter[41]~150 ;
wire \vga_ins|counter[42]~151_combout ;
wire \vga_ins|counter[42]~152 ;
wire \vga_ins|counter[43]~153_combout ;
wire \vga_ins|counter[43]~154 ;
wire \vga_ins|counter[44]~155_combout ;
wire \vga_ins|counter[44]~156 ;
wire \vga_ins|counter[45]~157_combout ;
wire \vga_ins|counter[45]~158 ;
wire \vga_ins|counter[46]~159_combout ;
wire \vga_ins|LessThan9~4_combout ;
wire \vga_ins|LessThan9~5_combout ;
wire \vga_ins|always1~25_combout ;
wire \vga_ins|always1~26_combout ;
wire \vga_ins|counter[46]~160 ;
wire \vga_ins|counter[47]~161_combout ;
wire \vga_ins|counter[47]~162 ;
wire \vga_ins|counter[48]~163_combout ;
wire \vga_ins|counter[48]~164 ;
wire \vga_ins|counter[49]~165_combout ;
wire \vga_ins|counter[49]~166 ;
wire \vga_ins|counter[50]~167_combout ;
wire \vga_ins|counter[50]~168 ;
wire \vga_ins|counter[51]~169_combout ;
wire \vga_ins|counter[51]~170 ;
wire \vga_ins|counter[52]~171_combout ;
wire \vga_ins|counter[52]~172 ;
wire \vga_ins|counter[53]~173_combout ;
wire \vga_ins|counter[53]~174 ;
wire \vga_ins|counter[54]~175_combout ;
wire \vga_ins|counter[54]~176 ;
wire \vga_ins|counter[55]~177_combout ;
wire \vga_ins|counter[55]~178 ;
wire \vga_ins|counter[56]~179_combout ;
wire \vga_ins|counter[56]~180 ;
wire \vga_ins|counter[57]~181_combout ;
wire \vga_ins|counter[57]~182 ;
wire \vga_ins|counter[58]~183_combout ;
wire \vga_ins|counter[58]~184 ;
wire \vga_ins|counter[59]~185_combout ;
wire \vga_ins|counter[59]~186 ;
wire \vga_ins|counter[60]~187_combout ;
wire \vga_ins|counter[60]~188 ;
wire \vga_ins|counter[61]~189_combout ;
wire \vga_ins|counter[61]~190 ;
wire \vga_ins|counter[62]~191_combout ;
wire \vga_ins|LessThan9~1_combout ;
wire \vga_ins|LessThan9~3_combout ;
wire \vga_ins|LessThan9~0_combout ;
wire \vga_ins|LessThan7~6_combout ;
wire \vga_ins|LessThan9~2_combout ;
wire \vga_ins|always1~27_combout ;
wire \vga_ins|always1~28_combout ;
wire \vga_ins|always1~29_combout ;
wire \vga_ins|Add5~19 ;
wire \vga_ins|Add5~20_combout ;
wire \vga_ins|Add6~19 ;
wire \vga_ins|Add6~20_combout ;
wire \vga_ins|Add5~21 ;
wire \vga_ins|Add5~22_combout ;
wire \vga_ins|Add6~21 ;
wire \vga_ins|Add6~22_combout ;
wire \vga_ins|Add5~23 ;
wire \vga_ins|Add5~24_combout ;
wire \vga_ins|Add6~23 ;
wire \vga_ins|Add6~24_combout ;
wire \vga_ins|Add5~25 ;
wire \vga_ins|Add5~26_combout ;
wire \vga_ins|Add6~25 ;
wire \vga_ins|Add6~26_combout ;
wire \vga_ins|Add5~27 ;
wire \vga_ins|Add5~28_combout ;
wire \vga_ins|Add6~27 ;
wire \vga_ins|Add6~28_combout ;
wire \vga_ins|Add5~29 ;
wire \vga_ins|Add5~30_combout ;
wire \vga_ins|Add6~29 ;
wire \vga_ins|Add6~30_combout ;
wire \vga_ins|Add5~31 ;
wire \vga_ins|Add5~32_combout ;
wire \vga_ins|Add6~31 ;
wire \vga_ins|Add6~32_combout ;
wire \vga_ins|Add5~33 ;
wire \vga_ins|Add5~34_combout ;
wire \vga_ins|Add6~33 ;
wire \vga_ins|Add6~34_combout ;
wire \vga_ins|Add5~35 ;
wire \vga_ins|Add5~36_combout ;
wire \vga_ins|Add6~35 ;
wire \vga_ins|Add6~36_combout ;
wire \vga_ins|always1~1_combout ;
wire \vga_ins|always1~0_combout ;
wire \vga_ins|always1~2_combout ;
wire \vga_ins|always1~32_combout ;
wire \vga_ins|always1~10_combout ;
wire \vga_ins|always1~11_combout ;
wire \vga_ins|always1~39_combout ;
wire \vga_ins|always1~9_combout ;
wire \vga_ins|Add4~0_combout ;
wire \vga_ins|Add3~0_combout ;
wire \vga_ins|Add4~1 ;
wire \vga_ins|Add4~2_combout ;
wire \vga_ins|Add3~1 ;
wire \vga_ins|Add3~2_combout ;
wire \vga_ins|Add4~3 ;
wire \vga_ins|Add4~4_combout ;
wire \vga_ins|Add3~3 ;
wire \vga_ins|Add3~4_combout ;
wire \vga_ins|Add4~5 ;
wire \vga_ins|Add4~6_combout ;
wire \vga_ins|ycoordinate[3]~2_combout ;
wire \vga_ins|Add3~5 ;
wire \vga_ins|Add3~6_combout ;
wire \vga_ins|Add4~7 ;
wire \vga_ins|Add4~8_combout ;
wire \vga_ins|Add3~7 ;
wire \vga_ins|Add3~8_combout ;
wire \vga_ins|Add4~9 ;
wire \vga_ins|Add4~10_combout ;
wire \vga_ins|Add3~9 ;
wire \vga_ins|Add3~10_combout ;
wire \vga_ins|Add4~11 ;
wire \vga_ins|Add4~12_combout ;
wire \vga_ins|ycoordinate[6]~1_combout ;
wire \vga_ins|Add3~11 ;
wire \vga_ins|Add3~12_combout ;
wire \vga_ins|Add4~13 ;
wire \vga_ins|Add4~14_combout ;
wire \vga_ins|ycoordinate[7]~0_combout ;
wire \vga_ins|Add3~13 ;
wire \vga_ins|Add3~14_combout ;
wire \vga_ins|Add4~15 ;
wire \vga_ins|Add4~16_combout ;
wire \vga_ins|Add3~15 ;
wire \vga_ins|Add3~16_combout ;
wire \vga_ins|Add4~17 ;
wire \vga_ins|Add4~18_combout ;
wire \vga_ins|Add3~17 ;
wire \vga_ins|Add3~18_combout ;
wire \vga_ins|Add4~19 ;
wire \vga_ins|Add4~20_combout ;
wire \vga_ins|Add3~19 ;
wire \vga_ins|Add3~20_combout ;
wire \vga_ins|Add4~21 ;
wire \vga_ins|Add4~22_combout ;
wire \vga_ins|Add3~21 ;
wire \vga_ins|Add3~22_combout ;
wire \vga_ins|Add4~23 ;
wire \vga_ins|Add4~24_combout ;
wire \vga_ins|Add3~23 ;
wire \vga_ins|Add3~24_combout ;
wire \vga_ins|Add4~25 ;
wire \vga_ins|Add4~26_combout ;
wire \vga_ins|Add3~25 ;
wire \vga_ins|Add3~26_combout ;
wire \vga_ins|Add4~27 ;
wire \vga_ins|Add4~28_combout ;
wire \vga_ins|Add3~27 ;
wire \vga_ins|Add3~28_combout ;
wire \vga_ins|Add4~29 ;
wire \vga_ins|Add4~30_combout ;
wire \vga_ins|Add3~29 ;
wire \vga_ins|Add3~30_combout ;
wire \vga_ins|always1~13_combout ;
wire \vga_ins|Add4~31 ;
wire \vga_ins|Add4~32_combout ;
wire \vga_ins|Add3~31 ;
wire \vga_ins|Add3~32_combout ;
wire \vga_ins|Add4~33 ;
wire \vga_ins|Add4~34_combout ;
wire \vga_ins|Add3~33 ;
wire \vga_ins|Add3~34_combout ;
wire \vga_ins|always1~42_combout ;
wire \down~input_o ;
wire \vga_ins|always1~14_combout ;
wire \vga_ins|always1~15_combout ;
wire \vga_ins|always1~16_combout ;
wire \vga_ins|always1~17_combout ;
wire \vga_ins|counter~62_combout ;
wire \vga_ins|always1~44_combout ;
wire \vga_ins|always1~8_combout ;
wire \vga_ins|always1~45_combout ;
wire \vga_ins|always1~40_combout ;
wire \vga_ins|always1~41_combout ;
wire \vga_ins|always1~43_combout ;
wire \vga_ins|always1~46_combout ;
wire \vga_ins|always1~47_combout ;
wire \vga_ins|always1~48_combout ;
wire \vga_ins|always1~33_combout ;
wire \vga_ins|always1~35_combout ;
wire \vga_ins|always1~34_combout ;
wire \vga_ins|always1~36_combout ;
wire \vga_ins|always1~37_combout ;
wire \vga_ins|always1~38_combout ;
wire \vga_ins|always1~49_combout ;
wire \vga_ins|counter~66_combout ;
wire \vga_ins|counter~67_combout ;
wire \vga_ins|counter[1]~70 ;
wire \vga_ins|counter[2]~71_combout ;
wire \vga_ins|counter[2]~72 ;
wire \vga_ins|counter[3]~73_combout ;
wire \vga_ins|counter[3]~74 ;
wire \vga_ins|counter[4]~75_combout ;
wire \vga_ins|counter[4]~76 ;
wire \vga_ins|counter[5]~77_combout ;
wire \vga_ins|counter[5]~78 ;
wire \vga_ins|counter[6]~79_combout ;
wire \vga_ins|counter[6]~80 ;
wire \vga_ins|counter[7]~81_combout ;
wire \vga_ins|counter[7]~82 ;
wire \vga_ins|counter[8]~83_combout ;
wire \vga_ins|counter[8]~84 ;
wire \vga_ins|counter[9]~85_combout ;
wire \vga_ins|counter[9]~86 ;
wire \vga_ins|counter[10]~87_combout ;
wire \vga_ins|counter[10]~88 ;
wire \vga_ins|counter[11]~89_combout ;
wire \vga_ins|counter[11]~90 ;
wire \vga_ins|counter[12]~91_combout ;
wire \vga_ins|counter[12]~92 ;
wire \vga_ins|counter[13]~93_combout ;
wire \vga_ins|counter[13]~94 ;
wire \vga_ins|counter[14]~95_combout ;
wire \vga_ins|counter[14]~96 ;
wire \vga_ins|counter[15]~98 ;
wire \vga_ins|counter[16]~99_combout ;
wire \vga_ins|LessThan7~0_combout ;
wire \vga_ins|LessThan7~5_combout ;
wire \vga_ins|LessThan7~7_combout ;
wire \vga_ins|LessThan7~8_combout ;
wire \vga_ins|LessThan7~1_combout ;
wire \vga_ins|LessThan7~2_combout ;
wire \vga_ins|LessThan7~3_combout ;
wire \vga_ins|LessThan7~9_combout ;
wire \vga_ins|always1~18_combout ;
wire \vga_ins|always1~19_combout ;
wire \vga_ins|counter~63_combout ;
wire \vga_ins|counter~64_combout ;
wire \vga_ins|always1~51_combout ;
wire \vga_ins|always1~52_combout ;
wire \vga_ins|always1~53_combout ;
wire \vga_ins|always1~50_combout ;
wire \vga_ins|always1~54_combout ;
wire \vga_ins|counter~65_combout ;
wire \vga_ins|counter[15]~97_combout ;
wire \vga_ins|LessThan5~0_combout ;
wire \up~input_o ;
wire \vga_ins|LessThan4~1_combout ;
wire \vga_ins|LessThan4~0_combout ;
wire \vga_ins|LessThan4~2_combout ;
wire \vga_ins|LessThan4~3_combout ;
wire \vga_ins|LessThan4~4_combout ;
wire \vga_ins|LessThan4~5_combout ;
wire \vga_ins|always1~12_combout ;
wire \vga_ins|Add3~35 ;
wire \vga_ins|Add3~36_combout ;
wire \vga_ins|Add4~35 ;
wire \vga_ins|Add4~36_combout ;
wire \vga_ins|Add2~1 ;
wire \vga_ins|Add2~3 ;
wire \vga_ins|Add2~5 ;
wire \vga_ins|Add2~7 ;
wire \vga_ins|Add2~9 ;
wire \vga_ins|Add2~11 ;
wire \vga_ins|Add2~13 ;
wire \vga_ins|Add2~15 ;
wire \vga_ins|Add2~17 ;
wire \vga_ins|Add2~19 ;
wire \vga_ins|Add2~21 ;
wire \vga_ins|Add2~23 ;
wire \vga_ins|Add2~25 ;
wire \vga_ins|Add2~27 ;
wire \vga_ins|Add2~29 ;
wire \vga_ins|Add2~31 ;
wire \vga_ins|Add2~33 ;
wire \vga_ins|Add2~34_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~172_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~173_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~287_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~180_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~186_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~251_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~190_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~189_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~252_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~191_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~196_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~197_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~198_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~195_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~255_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~199_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~204_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~205_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~203_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~206_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~207_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~260_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~208_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~214_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~213_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~215_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~212_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~216_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~217_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~266_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~218_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~224_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~223_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~225_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~226_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~227_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~228_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~273_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~229_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~234_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~235_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~236_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~233_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~237_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~238_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~239_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~280_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~281_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~243_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~246_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~247_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~244_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~248_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~249_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~250_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~285_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~286_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ;
wire \vga_ins|LessThan2~1_cout ;
wire \vga_ins|LessThan2~3_cout ;
wire \vga_ins|LessThan2~5_cout ;
wire \vga_ins|LessThan2~7_cout ;
wire \vga_ins|LessThan2~9_cout ;
wire \vga_ins|LessThan2~11_cout ;
wire \vga_ins|LessThan2~13_cout ;
wire \vga_ins|LessThan2~15_cout ;
wire \vga_ins|LessThan2~17_cout ;
wire \vga_ins|LessThan2~19_cout ;
wire \vga_ins|LessThan2~21_cout ;
wire \vga_ins|LessThan2~23_cout ;
wire \vga_ins|LessThan2~25_cout ;
wire \vga_ins|LessThan2~27_cout ;
wire \vga_ins|LessThan2~29_cout ;
wire \vga_ins|LessThan2~31_cout ;
wire \vga_ins|LessThan2~33_cout ;
wire \vga_ins|LessThan2~35_cout ;
wire \vga_ins|LessThan2~36_combout ;
wire \vga_ins|Add2~32_combout ;
wire \vga_ins|Add2~30_combout ;
wire \vga_ins|Add2~28_combout ;
wire \vga_ins|Add2~26_combout ;
wire \vga_ins|Add2~24_combout ;
wire \vga_ins|Add2~22_combout ;
wire \vga_ins|Add2~20_combout ;
wire \vga_ins|Add2~18_combout ;
wire \vga_ins|Add2~16_combout ;
wire \vga_ins|Add2~14_combout ;
wire \vga_ins|Add2~12_combout ;
wire \vga_ins|Add2~10_combout ;
wire \vga_ins|Add2~8_combout ;
wire \vga_ins|Add2~6_combout ;
wire \vga_ins|Add2~4_combout ;
wire \vga_ins|Add2~2_combout ;
wire \vga_ins|Add2~0_combout ;
wire \vga_ins|LessThan3~1_cout ;
wire \vga_ins|LessThan3~3_cout ;
wire \vga_ins|LessThan3~5_cout ;
wire \vga_ins|LessThan3~7_cout ;
wire \vga_ins|LessThan3~9_cout ;
wire \vga_ins|LessThan3~11_cout ;
wire \vga_ins|LessThan3~13_cout ;
wire \vga_ins|LessThan3~15_cout ;
wire \vga_ins|LessThan3~17_cout ;
wire \vga_ins|LessThan3~19_cout ;
wire \vga_ins|LessThan3~21_cout ;
wire \vga_ins|LessThan3~23_cout ;
wire \vga_ins|LessThan3~25_cout ;
wire \vga_ins|LessThan3~27_cout ;
wire \vga_ins|LessThan3~29_cout ;
wire \vga_ins|LessThan3~31_cout ;
wire \vga_ins|LessThan3~33_cout ;
wire \vga_ins|LessThan3~35_cout ;
wire \vga_ins|LessThan3~36_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~206_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~207_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~208_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~209_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~210_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~211_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~212_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~242_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~243_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~244_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~245_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~14_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~380_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~214_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~381_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~215_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~217_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~216_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~218_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~220_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~219_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~221_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~246_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~386_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~12_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~337_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~222_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~223_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~382_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~383_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~224_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~227_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~226_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~12_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~228_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~229_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~384_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~338_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~230_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~231_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~339_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~232_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~340_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~234_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~235_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~14_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~236_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~233_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~12_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~385_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~341_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~237_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~238_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~345_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~346_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~239_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~342_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~343_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~240_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~241_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~344_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~247_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~248_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~349_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~251_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~252_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~254_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~253_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~255_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~256_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~387_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~14_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~350_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~351_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~257_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~12_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~352_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~258_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~259_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~347_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~249_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~250_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~348_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~354_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~260_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~353_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~261_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~262_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~355_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~265_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~264_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~266_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~263_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~267_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~388_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~268_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~356_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~14_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~357_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~358_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~269_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~12_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~359_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~270_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~271_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~360_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~272_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~273_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~361_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~362_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~274_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~276_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~277_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~278_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~275_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~389_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~363_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~279_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~280_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~14_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~281_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~364_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~12_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~282_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~365_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~283_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~366_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~284_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~373_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~295_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~367_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~285_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~368_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~288_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~287_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~289_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~286_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~390_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~369_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~290_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~291_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~14_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~292_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~370_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~12_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~371_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~372_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~293_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~294_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~296_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~297_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~298_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~300_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~301_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~391_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~302_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~374_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~303_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~16_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~304_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~14_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~305_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~375_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~12_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~306_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~376_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~307_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~310_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~309_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~20_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~392_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~311_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~308_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~377_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~312_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~16_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~378_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~313_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~14_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~314_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~12_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[203]~315_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~318_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~317_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~319_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~316_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~320_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~393_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~16_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~321_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~379_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~14_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[202]~322_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~325_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~324_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~326_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~323_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~327_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~394_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~16_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[201]~328_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~331_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~330_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~20_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~332_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~329_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~18_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[200]~333_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~335_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~334_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~20_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[199]~336_combout ;
wire \vga_ins|LessThan0~1_cout ;
wire \vga_ins|LessThan0~3_cout ;
wire \vga_ins|LessThan0~5_cout ;
wire \vga_ins|LessThan0~7_cout ;
wire \vga_ins|LessThan0~9_cout ;
wire \vga_ins|LessThan0~11_cout ;
wire \vga_ins|LessThan0~13_cout ;
wire \vga_ins|LessThan0~15_cout ;
wire \vga_ins|LessThan0~17_cout ;
wire \vga_ins|LessThan0~18_combout ;
wire \vga_ins|Add1~1 ;
wire \vga_ins|Add1~3 ;
wire \vga_ins|Add1~5 ;
wire \vga_ins|Add1~7 ;
wire \vga_ins|Add1~9 ;
wire \vga_ins|Add1~11 ;
wire \vga_ins|Add1~13 ;
wire \vga_ins|Add1~15 ;
wire \vga_ins|Add1~17 ;
wire \vga_ins|Add1~19 ;
wire \vga_ins|Add1~21 ;
wire \vga_ins|Add1~23 ;
wire \vga_ins|Add1~25 ;
wire \vga_ins|Add1~27 ;
wire \vga_ins|Add1~29 ;
wire \vga_ins|Add1~30_combout ;
wire \vga_ins|Add1~31 ;
wire \vga_ins|Add1~33 ;
wire \vga_ins|Add1~34_combout ;
wire \vga_ins|Add1~32_combout ;
wire \vga_ins|Add1~28_combout ;
wire \vga_ins|Add1~26_combout ;
wire \vga_ins|Add1~22_combout ;
wire \vga_ins|Add1~24_combout ;
wire \vga_ins|LessThan1~20_combout ;
wire \vga_ins|always1~3_combout ;
wire \vga_ins|Add1~20_combout ;
wire \vga_ins|Add1~16_combout ;
wire \vga_ins|Add1~18_combout ;
wire \vga_ins|always1~4_combout ;
wire \vga_ins|Add1~14_combout ;
wire \vga_ins|Add1~12_combout ;
wire \vga_ins|Add1~10_combout ;
wire \vga_ins|Add1~8_combout ;
wire \vga_ins|Add1~6_combout ;
wire \vga_ins|Add1~4_combout ;
wire \vga_ins|Add1~2_combout ;
wire \vga_ins|Add1~0_combout ;
wire \vga_ins|LessThan1~1_cout ;
wire \vga_ins|LessThan1~3_cout ;
wire \vga_ins|LessThan1~5_cout ;
wire \vga_ins|LessThan1~7_cout ;
wire \vga_ins|LessThan1~9_cout ;
wire \vga_ins|LessThan1~11_cout ;
wire \vga_ins|LessThan1~13_cout ;
wire \vga_ins|LessThan1~15_cout ;
wire \vga_ins|LessThan1~17_cout ;
wire \vga_ins|LessThan1~18_combout ;
wire \vga_ins|always1~5_combout ;
wire \vga_ins|always1~6_combout ;
wire \vga_ins|temp~11_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a297 ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \vga_ins|temp~12_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \vga_ins|temp~17_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \vga_ins|temp~14_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \vga_ins|temp~13_combout ;
wire \vga_ins|temp~15_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \vga_ins|temp~16_combout ;
wire \vga_ins|temp~18_combout ;
wire \vga_ins|temp~19_combout ;
wire \vga_ins|temp~20_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout ;
wire \vga_ins|temp~21_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \vga_ins|temp~23_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \vga_ins|temp~22_combout ;
wire \vga_ins|temp~24_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \vga_ins|temp~26_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \vga_ins|temp~25_combout ;
wire \vga_ins|temp~27_combout ;
wire \vga_ins|temp~28_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout ;
wire \vga_ins|temp~29_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \vga_ins|temp~34_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \vga_ins|temp~35_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \vga_ins|temp~32_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \vga_ins|temp~31_combout ;
wire \vga_ins|temp~33_combout ;
wire \vga_ins|temp~36_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout ;
wire \vga_ins|temp~30_combout ;
wire \vga_ins|temp~37_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a299 ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83_combout ;
wire \vga_ins|temp~38_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91_combout ;
wire \vga_ins|temp~54_combout ;
wire \vga_ins|temp~55_combout ;
wire \vga_ins|temp~56_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96_combout ;
wire \vga_ins|temp~57_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \vga_ins|temp~50_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \vga_ins|temp~51_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \vga_ins|temp~48_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \vga_ins|temp~47_combout ;
wire \vga_ins|temp~49_combout ;
wire \vga_ins|temp~52_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88_combout ;
wire \vga_ins|temp~46_combout ;
wire \vga_ins|temp~53_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout ;
wire \vga_ins|temp~42_combout ;
wire \vga_ins|temp~43_combout ;
wire \vga_ins|temp~39_combout ;
wire \vga_ins|LessThan1~21_combout ;
wire \vga_ins|always1~7_combout ;
wire \vga_ins|temp~44_combout ;
wire \vga_ins|temp~40_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout ;
wire \vga_ins|temp~41_combout ;
wire \vga_ins|temp~45_combout ;
wire \vga_ins|temp~58_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \vga_ins|temp~60_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \vga_ins|temp~61_combout ;
wire \vga_ins|temp~62_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \vga_ins|temp~64_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \vga_ins|temp~63_combout ;
wire \vga_ins|temp~65_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100_combout ;
wire \vga_ins|temp~59_combout ;
wire \vga_ins|temp~66_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~105_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~107_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~108_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~106_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~109_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~111_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~112_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~113_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a301 ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~114_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~115_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~116_combout ;
wire \vga_ins|temp~67_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~126_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~124_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~125_combout ;
wire \vga_ins|temp~81_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~127_combout ;
wire \vga_ins|temp~82_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~128_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~129_combout ;
wire \vga_ins|temp~83_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~119_combout ;
wire \vga_ins|temp~69_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~117_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~118_combout ;
wire \vga_ins|temp~70_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout ;
wire \vga_ins|temp~68_combout ;
wire \vga_ins|temp~100_combout ;
wire \vga_ins|temp~71_combout ;
wire \vga_ins|temp~72_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~120_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~121_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~122_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~123_combout ;
wire \vga_ins|temp~73_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \vga_ins|temp~77_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \vga_ins|temp~78_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \vga_ins|temp~74_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \vga_ins|temp~75_combout ;
wire \vga_ins|temp~76_combout ;
wire \vga_ins|temp~79_combout ;
wire \vga_ins|temp~80_combout ;
wire \vga_ins|temp~84_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \vga_ins|temp~93_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \vga_ins|temp~89_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \vga_ins|temp~90_combout ;
wire \vga_ins|temp~91_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \vga_ins|temp~92_combout ;
wire \vga_ins|temp~94_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~134_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~135_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~136_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~137_combout ;
wire \vga_ins|temp~88_combout ;
wire \vga_ins|temp~95_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a303 ;
wire \vga_ins|temp~85_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~132_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~133_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~130_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~131_combout ;
wire \vga_ins|temp~86_combout ;
wire \vga_ins|temp~87_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~140_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~139_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~138_combout ;
wire \vga_ins|temp~96_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~141_combout ;
wire \vga_ins|temp~97_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~142_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~143_combout ;
wire \vga_ins|temp~98_combout ;
wire \vga_ins|temp~99_combout ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w ;
wire [7:0] \mylcd|lcd_data ;
wire [23:0] \vga_ins|bgr_data ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w ;
wire [17:0] \mylcd|delay ;
wire [19:0] \r0|Cont ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w ;
wire [5:0] \mylcd|index ;
wire [18:0] \vga_ins|ADDR ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w ;
wire [7:0] \myps2|last_data_received ;
wire [64:0] \vga_ins|counter ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w ;
wire [31:0] \mylcd|state1 ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w ;
wire [31:0] \mylcd|state2 ;
wire [7:0] \myps2|PS2|PS2_Data_In|received_data ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w ;
wire [3:0] \mylcd|ptr ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w ;
wire [4:0] \mylcd|count ;
wire [7:0] \myps2|PS2|PS2_Data_In|data_shift_reg ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w ;
wire [10:0] \vga_ins|LTM_ins|h_cnt ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w ;
wire [9:0] \vga_ins|LTM_ins|v_cnt ;
wire [18:0] \vga_ins|temp ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w ;
wire [5:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [18:0] \vga_ins|ycoordinate ;
wire [18:0] \vga_ins|xcoordinate ;
wire [3:0] \myps2|PS2|PS2_Data_In|data_count ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w ;

wire [4:0] \p1|altpll_component|pll_CLK_bus ;
wire [35:0] \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;

assign \p1|altpll_component|_clk0  = \p1|altpll_component|pll_CLK_bus [0];
assign \p1|altpll_component|_clk1  = \p1|altpll_component|pll_CLK_bus [1];
assign \p1|altpll_component|_clk2  = \p1|altpll_component|pll_CLK_bus [2];
assign \p1|altpll_component|pll~CLK3  = \p1|altpll_component|pll_CLK_bus [3];
assign \p1|altpll_component|pll~CLK4  = \p1|altpll_component|pll_CLK_bus [4];

assign \vga_ins|bgr_data [0] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vga_ins|bgr_data [1] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vga_ins|bgr_data [2] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vga_ins|bgr_data [3] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \vga_ins|bgr_data [4] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \vga_ins|bgr_data [5] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \vga_ins|bgr_data [6] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \vga_ins|bgr_data [7] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \vga_ins|bgr_data [8] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \vga_ins|bgr_data [9] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \vga_ins|bgr_data [10] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \vga_ins|bgr_data [11] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \vga_ins|bgr_data [12] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \vga_ins|bgr_data [13] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \vga_ins|bgr_data [14] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \vga_ins|bgr_data [15] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \vga_ins|bgr_data [16] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \vga_ins|bgr_data [17] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \vga_ins|bgr_data [18] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \vga_ins|bgr_data [19] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \vga_ins|bgr_data [20] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \vga_ins|bgr_data [21] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \vga_ins|bgr_data [22] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \vga_ins|bgr_data [23] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a297  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a299  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a301  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a303  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \debug_data_in[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[0]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[0]~output .bus_hold = "false";
defparam \debug_data_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \debug_data_in[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[1]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[1]~output .bus_hold = "false";
defparam \debug_data_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \debug_data_in[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[2]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[2]~output .bus_hold = "false";
defparam \debug_data_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \debug_data_in[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[3]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[3]~output .bus_hold = "false";
defparam \debug_data_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \debug_data_in[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[4]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[4]~output .bus_hold = "false";
defparam \debug_data_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \debug_data_in[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[5]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[5]~output .bus_hold = "false";
defparam \debug_data_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \debug_data_in[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[6]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[6]~output .bus_hold = "false";
defparam \debug_data_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \debug_data_in[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[7]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[7]~output .bus_hold = "false";
defparam \debug_data_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \debug_data_in[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[8]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[8]~output .bus_hold = "false";
defparam \debug_data_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \debug_data_in[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[9]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[9]~output .bus_hold = "false";
defparam \debug_data_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \debug_data_in[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[10]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[10]~output .bus_hold = "false";
defparam \debug_data_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \debug_data_in[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[11]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[11]~output .bus_hold = "false";
defparam \debug_data_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \debug_data_in[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[12]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[12]~output .bus_hold = "false";
defparam \debug_data_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \debug_data_in[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[13]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[13]~output .bus_hold = "false";
defparam \debug_data_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \debug_data_in[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[14]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[14]~output .bus_hold = "false";
defparam \debug_data_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \debug_data_in[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[15]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[15]~output .bus_hold = "false";
defparam \debug_data_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \debug_data_in[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[16]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[16]~output .bus_hold = "false";
defparam \debug_data_in[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \debug_data_in[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[17]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[17]~output .bus_hold = "false";
defparam \debug_data_in[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \debug_data_in[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[18]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[18]~output .bus_hold = "false";
defparam \debug_data_in[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \debug_data_in[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[19]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[19]~output .bus_hold = "false";
defparam \debug_data_in[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \debug_data_in[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[20]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[20]~output .bus_hold = "false";
defparam \debug_data_in[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \debug_data_in[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[21]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[21]~output .bus_hold = "false";
defparam \debug_data_in[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \debug_data_in[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[22]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[22]~output .bus_hold = "false";
defparam \debug_data_in[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \debug_data_in[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[23]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[23]~output .bus_hold = "false";
defparam \debug_data_in[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \debug_data_in[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[24]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[24]~output .bus_hold = "false";
defparam \debug_data_in[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \debug_data_in[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[25]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[25]~output .bus_hold = "false";
defparam \debug_data_in[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \debug_data_in[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[26]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[26]~output .bus_hold = "false";
defparam \debug_data_in[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \debug_data_in[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[27]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[27]~output .bus_hold = "false";
defparam \debug_data_in[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \debug_data_in[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[28]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[28]~output .bus_hold = "false";
defparam \debug_data_in[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \debug_data_in[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[29]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[29]~output .bus_hold = "false";
defparam \debug_data_in[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \debug_data_in[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[30]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[30]~output .bus_hold = "false";
defparam \debug_data_in[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \debug_data_in[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[31]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[31]~output .bus_hold = "false";
defparam \debug_data_in[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \debug_addr[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[0]),
	.obar());
// synopsys translate_off
defparam \debug_addr[0]~output .bus_hold = "false";
defparam \debug_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \debug_addr[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[1]),
	.obar());
// synopsys translate_off
defparam \debug_addr[1]~output .bus_hold = "false";
defparam \debug_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \debug_addr[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[2]),
	.obar());
// synopsys translate_off
defparam \debug_addr[2]~output .bus_hold = "false";
defparam \debug_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \debug_addr[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[3]),
	.obar());
// synopsys translate_off
defparam \debug_addr[3]~output .bus_hold = "false";
defparam \debug_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \debug_addr[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[4]),
	.obar());
// synopsys translate_off
defparam \debug_addr[4]~output .bus_hold = "false";
defparam \debug_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \debug_addr[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[5]),
	.obar());
// synopsys translate_off
defparam \debug_addr[5]~output .bus_hold = "false";
defparam \debug_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \debug_addr[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[6]),
	.obar());
// synopsys translate_off
defparam \debug_addr[6]~output .bus_hold = "false";
defparam \debug_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \debug_addr[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[7]),
	.obar());
// synopsys translate_off
defparam \debug_addr[7]~output .bus_hold = "false";
defparam \debug_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \debug_addr[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[8]),
	.obar());
// synopsys translate_off
defparam \debug_addr[8]~output .bus_hold = "false";
defparam \debug_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \debug_addr[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[9]),
	.obar());
// synopsys translate_off
defparam \debug_addr[9]~output .bus_hold = "false";
defparam \debug_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \debug_addr[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[10]),
	.obar());
// synopsys translate_off
defparam \debug_addr[10]~output .bus_hold = "false";
defparam \debug_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \debug_addr[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[11]),
	.obar());
// synopsys translate_off
defparam \debug_addr[11]~output .bus_hold = "false";
defparam \debug_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \leds[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[0]),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \leds[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[1]),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \leds[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[2]),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \leds[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[3]),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \leds[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[4]),
	.obar());
// synopsys translate_off
defparam \leds[4]~output .bus_hold = "false";
defparam \leds[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \leds[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[5]),
	.obar());
// synopsys translate_off
defparam \leds[5]~output .bus_hold = "false";
defparam \leds[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \leds[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[6]),
	.obar());
// synopsys translate_off
defparam \leds[6]~output .bus_hold = "false";
defparam \leds[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \leds[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[7]),
	.obar());
// synopsys translate_off
defparam \leds[7]~output .bus_hold = "false";
defparam \leds[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \lcd_data[0]~output (
	.i(\mylcd|lcd_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[0]),
	.obar());
// synopsys translate_off
defparam \lcd_data[0]~output .bus_hold = "false";
defparam \lcd_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \lcd_data[1]~output (
	.i(\mylcd|lcd_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[1]),
	.obar());
// synopsys translate_off
defparam \lcd_data[1]~output .bus_hold = "false";
defparam \lcd_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \lcd_data[2]~output (
	.i(\mylcd|lcd_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[2]),
	.obar());
// synopsys translate_off
defparam \lcd_data[2]~output .bus_hold = "false";
defparam \lcd_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \lcd_data[3]~output (
	.i(\mylcd|lcd_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[3]),
	.obar());
// synopsys translate_off
defparam \lcd_data[3]~output .bus_hold = "false";
defparam \lcd_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \lcd_data[4]~output (
	.i(\mylcd|lcd_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[4]),
	.obar());
// synopsys translate_off
defparam \lcd_data[4]~output .bus_hold = "false";
defparam \lcd_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \lcd_data[5]~output (
	.i(\mylcd|lcd_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[5]),
	.obar());
// synopsys translate_off
defparam \lcd_data[5]~output .bus_hold = "false";
defparam \lcd_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \lcd_data[6]~output (
	.i(\mylcd|lcd_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[6]),
	.obar());
// synopsys translate_off
defparam \lcd_data[6]~output .bus_hold = "false";
defparam \lcd_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \lcd_data[7]~output (
	.i(\mylcd|lcd_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[7]),
	.obar());
// synopsys translate_off
defparam \lcd_data[7]~output .bus_hold = "false";
defparam \lcd_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \lcd_rw~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_rw),
	.obar());
// synopsys translate_off
defparam \lcd_rw~output .bus_hold = "false";
defparam \lcd_rw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \lcd_en~output (
	.i(\mylcd|lcd_en~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_en),
	.obar());
// synopsys translate_off
defparam \lcd_en~output .bus_hold = "false";
defparam \lcd_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \lcd_rs~output (
	.i(\mylcd|lcd_rs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_rs),
	.obar());
// synopsys translate_off
defparam \lcd_rs~output .bus_hold = "false";
defparam \lcd_rs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \lcd_on~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_on),
	.obar());
// synopsys translate_off
defparam \lcd_on~output .bus_hold = "false";
defparam \lcd_on~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \lcd_blon~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_blon),
	.obar());
// synopsys translate_off
defparam \lcd_blon~output .bus_hold = "false";
defparam \lcd_blon~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \seg1[0]~output (
	.i(\hex1|seven_seg_display[0]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[0]),
	.obar());
// synopsys translate_off
defparam \seg1[0]~output .bus_hold = "false";
defparam \seg1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \seg1[1]~output (
	.i(\hex1|seven_seg_display[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[1]),
	.obar());
// synopsys translate_off
defparam \seg1[1]~output .bus_hold = "false";
defparam \seg1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \seg1[2]~output (
	.i(\hex1|seven_seg_display[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[2]),
	.obar());
// synopsys translate_off
defparam \seg1[2]~output .bus_hold = "false";
defparam \seg1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \seg1[3]~output (
	.i(\hex1|seven_seg_display[3]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[3]),
	.obar());
// synopsys translate_off
defparam \seg1[3]~output .bus_hold = "false";
defparam \seg1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \seg1[4]~output (
	.i(\hex1|seven_seg_display[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[4]),
	.obar());
// synopsys translate_off
defparam \seg1[4]~output .bus_hold = "false";
defparam \seg1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \seg1[5]~output (
	.i(\hex1|seven_seg_display[5]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[5]),
	.obar());
// synopsys translate_off
defparam \seg1[5]~output .bus_hold = "false";
defparam \seg1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \seg1[6]~output (
	.i(!\hex1|seven_seg_display[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[6]),
	.obar());
// synopsys translate_off
defparam \seg1[6]~output .bus_hold = "false";
defparam \seg1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \seg2[0]~output (
	.i(\hex2|seven_seg_display[0]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[0]),
	.obar());
// synopsys translate_off
defparam \seg2[0]~output .bus_hold = "false";
defparam \seg2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \seg2[1]~output (
	.i(\hex2|seven_seg_display[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[1]),
	.obar());
// synopsys translate_off
defparam \seg2[1]~output .bus_hold = "false";
defparam \seg2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \seg2[2]~output (
	.i(\hex2|seven_seg_display[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[2]),
	.obar());
// synopsys translate_off
defparam \seg2[2]~output .bus_hold = "false";
defparam \seg2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \seg2[3]~output (
	.i(\hex2|seven_seg_display[3]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[3]),
	.obar());
// synopsys translate_off
defparam \seg2[3]~output .bus_hold = "false";
defparam \seg2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \seg2[4]~output (
	.i(\hex2|seven_seg_display[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[4]),
	.obar());
// synopsys translate_off
defparam \seg2[4]~output .bus_hold = "false";
defparam \seg2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \seg2[5]~output (
	.i(\hex2|seven_seg_display[5]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[5]),
	.obar());
// synopsys translate_off
defparam \seg2[5]~output .bus_hold = "false";
defparam \seg2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \seg2[6]~output (
	.i(!\hex2|seven_seg_display[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[6]),
	.obar());
// synopsys translate_off
defparam \seg2[6]~output .bus_hold = "false";
defparam \seg2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \seg3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[0]),
	.obar());
// synopsys translate_off
defparam \seg3[0]~output .bus_hold = "false";
defparam \seg3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \seg3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[1]),
	.obar());
// synopsys translate_off
defparam \seg3[1]~output .bus_hold = "false";
defparam \seg3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \seg3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[2]),
	.obar());
// synopsys translate_off
defparam \seg3[2]~output .bus_hold = "false";
defparam \seg3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \seg3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[3]),
	.obar());
// synopsys translate_off
defparam \seg3[3]~output .bus_hold = "false";
defparam \seg3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \seg3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[4]),
	.obar());
// synopsys translate_off
defparam \seg3[4]~output .bus_hold = "false";
defparam \seg3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \seg3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[5]),
	.obar());
// synopsys translate_off
defparam \seg3[5]~output .bus_hold = "false";
defparam \seg3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \seg3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[6]),
	.obar());
// synopsys translate_off
defparam \seg3[6]~output .bus_hold = "false";
defparam \seg3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \seg4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[0]),
	.obar());
// synopsys translate_off
defparam \seg4[0]~output .bus_hold = "false";
defparam \seg4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \seg4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[1]),
	.obar());
// synopsys translate_off
defparam \seg4[1]~output .bus_hold = "false";
defparam \seg4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \seg4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[2]),
	.obar());
// synopsys translate_off
defparam \seg4[2]~output .bus_hold = "false";
defparam \seg4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \seg4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[3]),
	.obar());
// synopsys translate_off
defparam \seg4[3]~output .bus_hold = "false";
defparam \seg4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \seg4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[4]),
	.obar());
// synopsys translate_off
defparam \seg4[4]~output .bus_hold = "false";
defparam \seg4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \seg4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[5]),
	.obar());
// synopsys translate_off
defparam \seg4[5]~output .bus_hold = "false";
defparam \seg4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \seg4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[6]),
	.obar());
// synopsys translate_off
defparam \seg4[6]~output .bus_hold = "false";
defparam \seg4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \seg5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[0]),
	.obar());
// synopsys translate_off
defparam \seg5[0]~output .bus_hold = "false";
defparam \seg5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \seg5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[1]),
	.obar());
// synopsys translate_off
defparam \seg5[1]~output .bus_hold = "false";
defparam \seg5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \seg5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[2]),
	.obar());
// synopsys translate_off
defparam \seg5[2]~output .bus_hold = "false";
defparam \seg5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \seg5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[3]),
	.obar());
// synopsys translate_off
defparam \seg5[3]~output .bus_hold = "false";
defparam \seg5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \seg5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[4]),
	.obar());
// synopsys translate_off
defparam \seg5[4]~output .bus_hold = "false";
defparam \seg5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \seg5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[5]),
	.obar());
// synopsys translate_off
defparam \seg5[5]~output .bus_hold = "false";
defparam \seg5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \seg5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[6]),
	.obar());
// synopsys translate_off
defparam \seg5[6]~output .bus_hold = "false";
defparam \seg5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \seg6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[0]),
	.obar());
// synopsys translate_off
defparam \seg6[0]~output .bus_hold = "false";
defparam \seg6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \seg6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[1]),
	.obar());
// synopsys translate_off
defparam \seg6[1]~output .bus_hold = "false";
defparam \seg6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \seg6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[2]),
	.obar());
// synopsys translate_off
defparam \seg6[2]~output .bus_hold = "false";
defparam \seg6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \seg6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[3]),
	.obar());
// synopsys translate_off
defparam \seg6[3]~output .bus_hold = "false";
defparam \seg6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \seg6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[4]),
	.obar());
// synopsys translate_off
defparam \seg6[4]~output .bus_hold = "false";
defparam \seg6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \seg6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[5]),
	.obar());
// synopsys translate_off
defparam \seg6[5]~output .bus_hold = "false";
defparam \seg6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \seg6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[6]),
	.obar());
// synopsys translate_off
defparam \seg6[6]~output .bus_hold = "false";
defparam \seg6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \seg7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[0]),
	.obar());
// synopsys translate_off
defparam \seg7[0]~output .bus_hold = "false";
defparam \seg7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \seg7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[1]),
	.obar());
// synopsys translate_off
defparam \seg7[1]~output .bus_hold = "false";
defparam \seg7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \seg7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[2]),
	.obar());
// synopsys translate_off
defparam \seg7[2]~output .bus_hold = "false";
defparam \seg7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \seg7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[3]),
	.obar());
// synopsys translate_off
defparam \seg7[3]~output .bus_hold = "false";
defparam \seg7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \seg7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[4]),
	.obar());
// synopsys translate_off
defparam \seg7[4]~output .bus_hold = "false";
defparam \seg7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \seg7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[5]),
	.obar());
// synopsys translate_off
defparam \seg7[5]~output .bus_hold = "false";
defparam \seg7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \seg7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[6]),
	.obar());
// synopsys translate_off
defparam \seg7[6]~output .bus_hold = "false";
defparam \seg7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \seg8[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[0]),
	.obar());
// synopsys translate_off
defparam \seg8[0]~output .bus_hold = "false";
defparam \seg8[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \seg8[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[1]),
	.obar());
// synopsys translate_off
defparam \seg8[1]~output .bus_hold = "false";
defparam \seg8[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \seg8[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[2]),
	.obar());
// synopsys translate_off
defparam \seg8[2]~output .bus_hold = "false";
defparam \seg8[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \seg8[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[3]),
	.obar());
// synopsys translate_off
defparam \seg8[3]~output .bus_hold = "false";
defparam \seg8[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \seg8[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[4]),
	.obar());
// synopsys translate_off
defparam \seg8[4]~output .bus_hold = "false";
defparam \seg8[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \seg8[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[5]),
	.obar());
// synopsys translate_off
defparam \seg8[5]~output .bus_hold = "false";
defparam \seg8[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \seg8[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[6]),
	.obar());
// synopsys translate_off
defparam \seg8[6]~output .bus_hold = "false";
defparam \seg8[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\vga_ins|oHS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\vga_ins|oVS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK~output (
	.i(\vga_ins|oBLANK_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\vga_ins|bgr_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\vga_ins|bgr_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\vga_ins|bgr_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\vga_ins|bgr_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\vga_ins|bgr_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\vga_ins|bgr_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\vga_ins|bgr_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\vga_ins|bgr_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\vga_ins|bgr_data [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\vga_ins|bgr_data [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\vga_ins|bgr_data [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\vga_ins|bgr_data [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\vga_ins|bgr_data [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\vga_ins|bgr_data [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\vga_ins|bgr_data [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\vga_ins|bgr_data [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\vga_ins|bgr_data [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\vga_ins|bgr_data [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\vga_ins|bgr_data [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\vga_ins|bgr_data [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\vga_ins|bgr_data [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\vga_ins|bgr_data [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\vga_ins|bgr_data [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\vga_ins|bgr_data [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \ps2_clock~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_clock),
	.obar());
// synopsys translate_off
defparam \ps2_clock~output .bus_hold = "false";
defparam \ps2_clock~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \ps2_data~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_data),
	.obar());
// synopsys translate_off
defparam \ps2_data~output .bus_hold = "false";
defparam \ps2_data~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N12
cycloneive_lcell_comb \mylcd|Add4~0 (
// Equation(s):
// \mylcd|Add4~0_combout  = \mylcd|index [0] $ (VCC)
// \mylcd|Add4~1  = CARRY(\mylcd|index [0])

	.dataa(\mylcd|index [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|Add4~0_combout ),
	.cout(\mylcd|Add4~1 ));
// synopsys translate_off
defparam \mylcd|Add4~0 .lut_mask = 16'h55AA;
defparam \mylcd|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N14
cycloneive_lcell_comb \mylcd|delay[0]~18 (
// Equation(s):
// \mylcd|delay[0]~18_combout  = \mylcd|delay [0] $ (VCC)
// \mylcd|delay[0]~19  = CARRY(\mylcd|delay [0])

	.dataa(gnd),
	.datab(\mylcd|delay [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|delay[0]~18_combout ),
	.cout(\mylcd|delay[0]~19 ));
// synopsys translate_off
defparam \mylcd|delay[0]~18 .lut_mask = 16'h33CC;
defparam \mylcd|delay[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \resetn~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\resetn~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetn~inputclkctrl_outclk ));
// synopsys translate_off
defparam \resetn~inputclkctrl .clock_type = "global clock";
defparam \resetn~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N14
cycloneive_lcell_comb \mylcd|Add4~2 (
// Equation(s):
// \mylcd|Add4~2_combout  = (\mylcd|index [1] & (!\mylcd|Add4~1 )) # (!\mylcd|index [1] & ((\mylcd|Add4~1 ) # (GND)))
// \mylcd|Add4~3  = CARRY((!\mylcd|Add4~1 ) # (!\mylcd|index [1]))

	.dataa(\mylcd|index [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~1 ),
	.combout(\mylcd|Add4~2_combout ),
	.cout(\mylcd|Add4~3 ));
// synopsys translate_off
defparam \mylcd|Add4~2 .lut_mask = 16'h5A5F;
defparam \mylcd|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N18
cycloneive_lcell_comb \mylcd|Add4~6 (
// Equation(s):
// \mylcd|Add4~6_combout  = (\mylcd|index [3] & (!\mylcd|Add4~5 )) # (!\mylcd|index [3] & ((\mylcd|Add4~5 ) # (GND)))
// \mylcd|Add4~7  = CARRY((!\mylcd|Add4~5 ) # (!\mylcd|index [3]))

	.dataa(\mylcd|index [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~5 ),
	.combout(\mylcd|Add4~6_combout ),
	.cout(\mylcd|Add4~7 ));
// synopsys translate_off
defparam \mylcd|Add4~6 .lut_mask = 16'h5A5F;
defparam \mylcd|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N20
cycloneive_lcell_comb \mylcd|Add4~8 (
// Equation(s):
// \mylcd|Add4~8_combout  = (\mylcd|index [4] & (\mylcd|Add4~7  $ (GND))) # (!\mylcd|index [4] & (!\mylcd|Add4~7  & VCC))
// \mylcd|Add4~9  = CARRY((\mylcd|index [4] & !\mylcd|Add4~7 ))

	.dataa(\mylcd|index [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~7 ),
	.combout(\mylcd|Add4~8_combout ),
	.cout(\mylcd|Add4~9 ));
// synopsys translate_off
defparam \mylcd|Add4~8 .lut_mask = 16'hA50A;
defparam \mylcd|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N10
cycloneive_lcell_comb \mylcd|index[4]~7 (
// Equation(s):
// \mylcd|index[4]~7_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~8_combout  & ((\mylcd|LessThan3~1_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [4]))))

	.dataa(\mylcd|Add4~8_combout ),
	.datab(\mylcd|index~2_combout ),
	.datac(\mylcd|index [4]),
	.datad(\mylcd|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\mylcd|index[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[4]~7 .lut_mask = 16'hB830;
defparam \mylcd|index[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N11
dffeas \mylcd|index[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[4]~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[4] .is_wysiwyg = "true";
defparam \mylcd|index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N22
cycloneive_lcell_comb \mylcd|Add4~10 (
// Equation(s):
// \mylcd|Add4~10_combout  = \mylcd|Add4~9  $ (\mylcd|index [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|index [5]),
	.cin(\mylcd|Add4~9 ),
	.combout(\mylcd|Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add4~10 .lut_mask = 16'h0FF0;
defparam \mylcd|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N24
cycloneive_lcell_comb \mylcd|index[5]~8 (
// Equation(s):
// \mylcd|index[5]~8_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~10_combout  & ((!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [5]))))

	.dataa(\mylcd|index~2_combout ),
	.datab(\mylcd|LessThan3~0_combout ),
	.datac(\mylcd|index [5]),
	.datad(\mylcd|Add4~10_combout ),
	.cin(gnd),
	.combout(\mylcd|index[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[5]~8 .lut_mask = 16'h7A50;
defparam \mylcd|index[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y49_N25
dffeas \mylcd|index[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[5]~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[5] .is_wysiwyg = "true";
defparam \mylcd|index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N18
cycloneive_lcell_comb \mylcd|LessThan3~1 (
// Equation(s):
// \mylcd|LessThan3~1_combout  = (!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|LessThan3~0_combout ),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan3~1 .lut_mask = 16'h0FFF;
defparam \mylcd|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N24
cycloneive_lcell_comb \mylcd|index[1]~3 (
// Equation(s):
// \mylcd|index[1]~3_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~2_combout  & ((\mylcd|LessThan3~1_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [1]))))

	.dataa(\mylcd|Add4~2_combout ),
	.datab(\mylcd|index~2_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\mylcd|index[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[1]~3 .lut_mask = 16'hB830;
defparam \mylcd|index[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N25
dffeas \mylcd|index[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[1]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[1] .is_wysiwyg = "true";
defparam \mylcd|index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N16
cycloneive_lcell_comb \mylcd|Add4~4 (
// Equation(s):
// \mylcd|Add4~4_combout  = (\mylcd|index [2] & (\mylcd|Add4~3  $ (GND))) # (!\mylcd|index [2] & (!\mylcd|Add4~3  & VCC))
// \mylcd|Add4~5  = CARRY((\mylcd|index [2] & !\mylcd|Add4~3 ))

	.dataa(gnd),
	.datab(\mylcd|index [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~3 ),
	.combout(\mylcd|Add4~4_combout ),
	.cout(\mylcd|Add4~5 ));
// synopsys translate_off
defparam \mylcd|Add4~4 .lut_mask = 16'hC30C;
defparam \mylcd|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N28
cycloneive_lcell_comb \mylcd|index[2]~5 (
// Equation(s):
// \mylcd|index[2]~5_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~4_combout  & ((\mylcd|LessThan3~1_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [2]))))

	.dataa(\mylcd|Add4~4_combout ),
	.datab(\mylcd|index~2_combout ),
	.datac(\mylcd|index [2]),
	.datad(\mylcd|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\mylcd|index[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[2]~5 .lut_mask = 16'hB830;
defparam \mylcd|index[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N29
dffeas \mylcd|index[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[2]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[2] .is_wysiwyg = "true";
defparam \mylcd|index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N30
cycloneive_lcell_comb \mylcd|index[3]~6 (
// Equation(s):
// \mylcd|index[3]~6_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~6_combout  & ((\mylcd|LessThan3~1_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [3]))))

	.dataa(\mylcd|Add4~6_combout ),
	.datab(\mylcd|index~2_combout ),
	.datac(\mylcd|index [3]),
	.datad(\mylcd|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\mylcd|index[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[3]~6 .lut_mask = 16'hB830;
defparam \mylcd|index[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N31
dffeas \mylcd|index[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[3]~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[3] .is_wysiwyg = "true";
defparam \mylcd|index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N6
cycloneive_lcell_comb \mylcd|LessThan3~0 (
// Equation(s):
// \mylcd|LessThan3~0_combout  = (\mylcd|index [3]) # ((\mylcd|index [4]) # ((\mylcd|index [2] & \mylcd|index [1])))

	.dataa(\mylcd|index [3]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [4]),
	.cin(gnd),
	.combout(\mylcd|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan3~0 .lut_mask = 16'hFFEA;
defparam \mylcd|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N30
cycloneive_lcell_comb \mylcd|delay[17]~26 (
// Equation(s):
// \mylcd|delay[17]~26_combout  = (\mylcd|state1 [1] & (!\mylcd|state1 [0] & ((!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout ))))

	.dataa(\mylcd|state1 [1]),
	.datab(\mylcd|state1 [0]),
	.datac(\mylcd|LessThan3~0_combout ),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|delay[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|delay[17]~26 .lut_mask = 16'h0222;
defparam \mylcd|delay[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y49_N15
dffeas \mylcd|delay[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[0]~18_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[0] .is_wysiwyg = "true";
defparam \mylcd|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N16
cycloneive_lcell_comb \mylcd|delay[1]~20 (
// Equation(s):
// \mylcd|delay[1]~20_combout  = (\mylcd|delay [1] & (!\mylcd|delay[0]~19 )) # (!\mylcd|delay [1] & ((\mylcd|delay[0]~19 ) # (GND)))
// \mylcd|delay[1]~21  = CARRY((!\mylcd|delay[0]~19 ) # (!\mylcd|delay [1]))

	.dataa(gnd),
	.datab(\mylcd|delay [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[0]~19 ),
	.combout(\mylcd|delay[1]~20_combout ),
	.cout(\mylcd|delay[1]~21 ));
// synopsys translate_off
defparam \mylcd|delay[1]~20 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y49_N17
dffeas \mylcd|delay[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[1]~20_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[1] .is_wysiwyg = "true";
defparam \mylcd|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N18
cycloneive_lcell_comb \mylcd|delay[2]~22 (
// Equation(s):
// \mylcd|delay[2]~22_combout  = (\mylcd|delay [2] & (\mylcd|delay[1]~21  $ (GND))) # (!\mylcd|delay [2] & (!\mylcd|delay[1]~21  & VCC))
// \mylcd|delay[2]~23  = CARRY((\mylcd|delay [2] & !\mylcd|delay[1]~21 ))

	.dataa(gnd),
	.datab(\mylcd|delay [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[1]~21 ),
	.combout(\mylcd|delay[2]~22_combout ),
	.cout(\mylcd|delay[2]~23 ));
// synopsys translate_off
defparam \mylcd|delay[2]~22 .lut_mask = 16'hC30C;
defparam \mylcd|delay[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y49_N19
dffeas \mylcd|delay[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[2]~22_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[2] .is_wysiwyg = "true";
defparam \mylcd|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N20
cycloneive_lcell_comb \mylcd|delay[3]~24 (
// Equation(s):
// \mylcd|delay[3]~24_combout  = (\mylcd|delay [3] & (!\mylcd|delay[2]~23 )) # (!\mylcd|delay [3] & ((\mylcd|delay[2]~23 ) # (GND)))
// \mylcd|delay[3]~25  = CARRY((!\mylcd|delay[2]~23 ) # (!\mylcd|delay [3]))

	.dataa(gnd),
	.datab(\mylcd|delay [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[2]~23 ),
	.combout(\mylcd|delay[3]~24_combout ),
	.cout(\mylcd|delay[3]~25 ));
// synopsys translate_off
defparam \mylcd|delay[3]~24 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y49_N21
dffeas \mylcd|delay[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[3]~24_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[3] .is_wysiwyg = "true";
defparam \mylcd|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N22
cycloneive_lcell_comb \mylcd|delay[4]~27 (
// Equation(s):
// \mylcd|delay[4]~27_combout  = (\mylcd|delay [4] & (\mylcd|delay[3]~25  $ (GND))) # (!\mylcd|delay [4] & (!\mylcd|delay[3]~25  & VCC))
// \mylcd|delay[4]~28  = CARRY((\mylcd|delay [4] & !\mylcd|delay[3]~25 ))

	.dataa(\mylcd|delay [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[3]~25 ),
	.combout(\mylcd|delay[4]~27_combout ),
	.cout(\mylcd|delay[4]~28 ));
// synopsys translate_off
defparam \mylcd|delay[4]~27 .lut_mask = 16'hA50A;
defparam \mylcd|delay[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y49_N23
dffeas \mylcd|delay[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[4]~27_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[4] .is_wysiwyg = "true";
defparam \mylcd|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N24
cycloneive_lcell_comb \mylcd|delay[5]~29 (
// Equation(s):
// \mylcd|delay[5]~29_combout  = (\mylcd|delay [5] & (!\mylcd|delay[4]~28 )) # (!\mylcd|delay [5] & ((\mylcd|delay[4]~28 ) # (GND)))
// \mylcd|delay[5]~30  = CARRY((!\mylcd|delay[4]~28 ) # (!\mylcd|delay [5]))

	.dataa(gnd),
	.datab(\mylcd|delay [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[4]~28 ),
	.combout(\mylcd|delay[5]~29_combout ),
	.cout(\mylcd|delay[5]~30 ));
// synopsys translate_off
defparam \mylcd|delay[5]~29 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y49_N25
dffeas \mylcd|delay[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[5]~29_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[5] .is_wysiwyg = "true";
defparam \mylcd|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N26
cycloneive_lcell_comb \mylcd|delay[6]~31 (
// Equation(s):
// \mylcd|delay[6]~31_combout  = (\mylcd|delay [6] & (\mylcd|delay[5]~30  $ (GND))) # (!\mylcd|delay [6] & (!\mylcd|delay[5]~30  & VCC))
// \mylcd|delay[6]~32  = CARRY((\mylcd|delay [6] & !\mylcd|delay[5]~30 ))

	.dataa(\mylcd|delay [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[5]~30 ),
	.combout(\mylcd|delay[6]~31_combout ),
	.cout(\mylcd|delay[6]~32 ));
// synopsys translate_off
defparam \mylcd|delay[6]~31 .lut_mask = 16'hA50A;
defparam \mylcd|delay[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y49_N27
dffeas \mylcd|delay[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[6]~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[6] .is_wysiwyg = "true";
defparam \mylcd|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N28
cycloneive_lcell_comb \mylcd|delay[7]~33 (
// Equation(s):
// \mylcd|delay[7]~33_combout  = (\mylcd|delay [7] & (!\mylcd|delay[6]~32 )) # (!\mylcd|delay [7] & ((\mylcd|delay[6]~32 ) # (GND)))
// \mylcd|delay[7]~34  = CARRY((!\mylcd|delay[6]~32 ) # (!\mylcd|delay [7]))

	.dataa(gnd),
	.datab(\mylcd|delay [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[6]~32 ),
	.combout(\mylcd|delay[7]~33_combout ),
	.cout(\mylcd|delay[7]~34 ));
// synopsys translate_off
defparam \mylcd|delay[7]~33 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y49_N29
dffeas \mylcd|delay[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[7]~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[7] .is_wysiwyg = "true";
defparam \mylcd|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N30
cycloneive_lcell_comb \mylcd|delay[8]~35 (
// Equation(s):
// \mylcd|delay[8]~35_combout  = (\mylcd|delay [8] & (\mylcd|delay[7]~34  $ (GND))) # (!\mylcd|delay [8] & (!\mylcd|delay[7]~34  & VCC))
// \mylcd|delay[8]~36  = CARRY((\mylcd|delay [8] & !\mylcd|delay[7]~34 ))

	.dataa(\mylcd|delay [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[7]~34 ),
	.combout(\mylcd|delay[8]~35_combout ),
	.cout(\mylcd|delay[8]~36 ));
// synopsys translate_off
defparam \mylcd|delay[8]~35 .lut_mask = 16'hA50A;
defparam \mylcd|delay[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y49_N31
dffeas \mylcd|delay[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[8]~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[8] .is_wysiwyg = "true";
defparam \mylcd|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N10
cycloneive_lcell_comb \mylcd|LessThan4~1 (
// Equation(s):
// \mylcd|LessThan4~1_combout  = (((!\mylcd|delay [5]) # (!\mylcd|delay [6])) # (!\mylcd|delay [7])) # (!\mylcd|delay [8])

	.dataa(\mylcd|delay [8]),
	.datab(\mylcd|delay [7]),
	.datac(\mylcd|delay [6]),
	.datad(\mylcd|delay [5]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~1 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N8
cycloneive_lcell_comb \mylcd|LessThan4~0 (
// Equation(s):
// \mylcd|LessThan4~0_combout  = (!\mylcd|delay [3]) # (!\mylcd|delay [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|delay [4]),
	.datad(\mylcd|delay [3]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~0 .lut_mask = 16'h0FFF;
defparam \mylcd|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N12
cycloneive_lcell_comb \mylcd|LessThan4~2 (
// Equation(s):
// \mylcd|LessThan4~2_combout  = (\mylcd|LessThan4~1_combout ) # (((\mylcd|LessThan4~0_combout ) # (!\mylcd|delay [1])) # (!\mylcd|delay [2]))

	.dataa(\mylcd|LessThan4~1_combout ),
	.datab(\mylcd|delay [2]),
	.datac(\mylcd|LessThan4~0_combout ),
	.datad(\mylcd|delay [1]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~2 .lut_mask = 16'hFBFF;
defparam \mylcd|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N0
cycloneive_lcell_comb \mylcd|delay[9]~37 (
// Equation(s):
// \mylcd|delay[9]~37_combout  = (\mylcd|delay [9] & (!\mylcd|delay[8]~36 )) # (!\mylcd|delay [9] & ((\mylcd|delay[8]~36 ) # (GND)))
// \mylcd|delay[9]~38  = CARRY((!\mylcd|delay[8]~36 ) # (!\mylcd|delay [9]))

	.dataa(gnd),
	.datab(\mylcd|delay [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[8]~36 ),
	.combout(\mylcd|delay[9]~37_combout ),
	.cout(\mylcd|delay[9]~38 ));
// synopsys translate_off
defparam \mylcd|delay[9]~37 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y48_N1
dffeas \mylcd|delay[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[9]~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[9] .is_wysiwyg = "true";
defparam \mylcd|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N2
cycloneive_lcell_comb \mylcd|delay[10]~39 (
// Equation(s):
// \mylcd|delay[10]~39_combout  = (\mylcd|delay [10] & (\mylcd|delay[9]~38  $ (GND))) # (!\mylcd|delay [10] & (!\mylcd|delay[9]~38  & VCC))
// \mylcd|delay[10]~40  = CARRY((\mylcd|delay [10] & !\mylcd|delay[9]~38 ))

	.dataa(gnd),
	.datab(\mylcd|delay [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[9]~38 ),
	.combout(\mylcd|delay[10]~39_combout ),
	.cout(\mylcd|delay[10]~40 ));
// synopsys translate_off
defparam \mylcd|delay[10]~39 .lut_mask = 16'hC30C;
defparam \mylcd|delay[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y48_N3
dffeas \mylcd|delay[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[10]~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[10] .is_wysiwyg = "true";
defparam \mylcd|delay[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N4
cycloneive_lcell_comb \mylcd|delay[11]~41 (
// Equation(s):
// \mylcd|delay[11]~41_combout  = (\mylcd|delay [11] & (!\mylcd|delay[10]~40 )) # (!\mylcd|delay [11] & ((\mylcd|delay[10]~40 ) # (GND)))
// \mylcd|delay[11]~42  = CARRY((!\mylcd|delay[10]~40 ) # (!\mylcd|delay [11]))

	.dataa(gnd),
	.datab(\mylcd|delay [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[10]~40 ),
	.combout(\mylcd|delay[11]~41_combout ),
	.cout(\mylcd|delay[11]~42 ));
// synopsys translate_off
defparam \mylcd|delay[11]~41 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y48_N5
dffeas \mylcd|delay[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[11]~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[11] .is_wysiwyg = "true";
defparam \mylcd|delay[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N6
cycloneive_lcell_comb \mylcd|delay[12]~43 (
// Equation(s):
// \mylcd|delay[12]~43_combout  = (\mylcd|delay [12] & (\mylcd|delay[11]~42  $ (GND))) # (!\mylcd|delay [12] & (!\mylcd|delay[11]~42  & VCC))
// \mylcd|delay[12]~44  = CARRY((\mylcd|delay [12] & !\mylcd|delay[11]~42 ))

	.dataa(\mylcd|delay [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[11]~42 ),
	.combout(\mylcd|delay[12]~43_combout ),
	.cout(\mylcd|delay[12]~44 ));
// synopsys translate_off
defparam \mylcd|delay[12]~43 .lut_mask = 16'hA50A;
defparam \mylcd|delay[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y48_N7
dffeas \mylcd|delay[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[12]~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[12] .is_wysiwyg = "true";
defparam \mylcd|delay[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N8
cycloneive_lcell_comb \mylcd|delay[13]~45 (
// Equation(s):
// \mylcd|delay[13]~45_combout  = (\mylcd|delay [13] & (!\mylcd|delay[12]~44 )) # (!\mylcd|delay [13] & ((\mylcd|delay[12]~44 ) # (GND)))
// \mylcd|delay[13]~46  = CARRY((!\mylcd|delay[12]~44 ) # (!\mylcd|delay [13]))

	.dataa(gnd),
	.datab(\mylcd|delay [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[12]~44 ),
	.combout(\mylcd|delay[13]~45_combout ),
	.cout(\mylcd|delay[13]~46 ));
// synopsys translate_off
defparam \mylcd|delay[13]~45 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y48_N9
dffeas \mylcd|delay[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[13]~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[13] .is_wysiwyg = "true";
defparam \mylcd|delay[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N10
cycloneive_lcell_comb \mylcd|delay[14]~47 (
// Equation(s):
// \mylcd|delay[14]~47_combout  = (\mylcd|delay [14] & (\mylcd|delay[13]~46  $ (GND))) # (!\mylcd|delay [14] & (!\mylcd|delay[13]~46  & VCC))
// \mylcd|delay[14]~48  = CARRY((\mylcd|delay [14] & !\mylcd|delay[13]~46 ))

	.dataa(\mylcd|delay [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[13]~46 ),
	.combout(\mylcd|delay[14]~47_combout ),
	.cout(\mylcd|delay[14]~48 ));
// synopsys translate_off
defparam \mylcd|delay[14]~47 .lut_mask = 16'hA50A;
defparam \mylcd|delay[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y48_N11
dffeas \mylcd|delay[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[14]~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[14] .is_wysiwyg = "true";
defparam \mylcd|delay[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N12
cycloneive_lcell_comb \mylcd|delay[15]~49 (
// Equation(s):
// \mylcd|delay[15]~49_combout  = (\mylcd|delay [15] & (!\mylcd|delay[14]~48 )) # (!\mylcd|delay [15] & ((\mylcd|delay[14]~48 ) # (GND)))
// \mylcd|delay[15]~50  = CARRY((!\mylcd|delay[14]~48 ) # (!\mylcd|delay [15]))

	.dataa(\mylcd|delay [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[14]~48 ),
	.combout(\mylcd|delay[15]~49_combout ),
	.cout(\mylcd|delay[15]~50 ));
// synopsys translate_off
defparam \mylcd|delay[15]~49 .lut_mask = 16'h5A5F;
defparam \mylcd|delay[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y48_N13
dffeas \mylcd|delay[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[15]~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[15] .is_wysiwyg = "true";
defparam \mylcd|delay[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N14
cycloneive_lcell_comb \mylcd|delay[16]~51 (
// Equation(s):
// \mylcd|delay[16]~51_combout  = (\mylcd|delay [16] & (\mylcd|delay[15]~50  $ (GND))) # (!\mylcd|delay [16] & (!\mylcd|delay[15]~50  & VCC))
// \mylcd|delay[16]~52  = CARRY((\mylcd|delay [16] & !\mylcd|delay[15]~50 ))

	.dataa(gnd),
	.datab(\mylcd|delay [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[15]~50 ),
	.combout(\mylcd|delay[16]~51_combout ),
	.cout(\mylcd|delay[16]~52 ));
// synopsys translate_off
defparam \mylcd|delay[16]~51 .lut_mask = 16'hC30C;
defparam \mylcd|delay[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y48_N15
dffeas \mylcd|delay[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[16]~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[16] .is_wysiwyg = "true";
defparam \mylcd|delay[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N28
cycloneive_lcell_comb \mylcd|LessThan4~4 (
// Equation(s):
// \mylcd|LessThan4~4_combout  = (((!\mylcd|delay [14]) # (!\mylcd|delay [13])) # (!\mylcd|delay [16])) # (!\mylcd|delay [15])

	.dataa(\mylcd|delay [15]),
	.datab(\mylcd|delay [16]),
	.datac(\mylcd|delay [13]),
	.datad(\mylcd|delay [14]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~4 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N26
cycloneive_lcell_comb \mylcd|LessThan4~3 (
// Equation(s):
// \mylcd|LessThan4~3_combout  = (((!\mylcd|delay [10]) # (!\mylcd|delay [11])) # (!\mylcd|delay [9])) # (!\mylcd|delay [12])

	.dataa(\mylcd|delay [12]),
	.datab(\mylcd|delay [9]),
	.datac(\mylcd|delay [11]),
	.datad(\mylcd|delay [10]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~3 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N16
cycloneive_lcell_comb \mylcd|delay[17]~53 (
// Equation(s):
// \mylcd|delay[17]~53_combout  = \mylcd|delay[16]~52  $ (\mylcd|delay [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|delay [17]),
	.cin(\mylcd|delay[16]~52 ),
	.combout(\mylcd|delay[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|delay[17]~53 .lut_mask = 16'h0FF0;
defparam \mylcd|delay[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y48_N17
dffeas \mylcd|delay[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[17]~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[17] .is_wysiwyg = "true";
defparam \mylcd|delay[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N22
cycloneive_lcell_comb \mylcd|LessThan4~5 (
// Equation(s):
// \mylcd|LessThan4~5_combout  = (!\mylcd|LessThan4~2_combout  & (!\mylcd|LessThan4~4_combout  & (!\mylcd|LessThan4~3_combout  & \mylcd|delay [17])))

	.dataa(\mylcd|LessThan4~2_combout ),
	.datab(\mylcd|LessThan4~4_combout ),
	.datac(\mylcd|LessThan4~3_combout ),
	.datad(\mylcd|delay [17]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~5 .lut_mask = 16'h0100;
defparam \mylcd|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N26
cycloneive_lcell_comb \mylcd|Selector0~0 (
// Equation(s):
// \mylcd|Selector0~0_combout  = (\mylcd|state1 [1] & (((\mylcd|cstart~q )))) # (!\mylcd|state1 [1] & (((\mylcd|cstart~q  & !\mylcd|cdone~q )) # (!\mylcd|state1 [0])))

	.dataa(\mylcd|state1 [1]),
	.datab(\mylcd|state1 [0]),
	.datac(\mylcd|cstart~q ),
	.datad(\mylcd|cdone~q ),
	.cin(gnd),
	.combout(\mylcd|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector0~0 .lut_mask = 16'hB1F1;
defparam \mylcd|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y49_N27
dffeas \mylcd|cstart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|cstart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|cstart .is_wysiwyg = "true";
defparam \mylcd|cstart .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y49_N1
dffeas \mylcd|prestart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|cstart~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|prestart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|prestart .is_wysiwyg = "true";
defparam \mylcd|prestart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N8
cycloneive_lcell_comb \mylcd|mstart~1 (
// Equation(s):
// \mylcd|mstart~1_combout  = (!\mylcd|mstart~0_combout  & ((\mylcd|mstart~q ) # ((\mylcd|cstart~q  & !\mylcd|prestart~q ))))

	.dataa(\mylcd|cstart~q ),
	.datab(\mylcd|mstart~0_combout ),
	.datac(\mylcd|mstart~q ),
	.datad(\mylcd|prestart~q ),
	.cin(gnd),
	.combout(\mylcd|mstart~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|mstart~1 .lut_mask = 16'h3032;
defparam \mylcd|mstart~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y49_N9
dffeas \mylcd|mstart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|mstart~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|mstart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|mstart .is_wysiwyg = "true";
defparam \mylcd|mstart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N4
cycloneive_lcell_comb \mylcd|state2[1]~0 (
// Equation(s):
// \mylcd|state2[1]~0_combout  = \mylcd|state2 [1] $ (((\mylcd|state2 [0] & \mylcd|mstart~q )))

	.dataa(gnd),
	.datab(\mylcd|state2 [0]),
	.datac(\mylcd|state2 [1]),
	.datad(\mylcd|mstart~q ),
	.cin(gnd),
	.combout(\mylcd|state2[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state2[1]~0 .lut_mask = 16'h3CF0;
defparam \mylcd|state2[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y49_N5
dffeas \mylcd|state2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|state2[1]~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2[1] .is_wysiwyg = "true";
defparam \mylcd|state2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N22
cycloneive_lcell_comb \mylcd|Selector38~0 (
// Equation(s):
// \mylcd|Selector38~0_combout  = ((!\mylcd|state2 [0] & \mylcd|count [4])) # (!\mylcd|state2 [1])

	.dataa(gnd),
	.datab(\mylcd|state2 [0]),
	.datac(\mylcd|state2 [1]),
	.datad(\mylcd|count [4]),
	.cin(gnd),
	.combout(\mylcd|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector38~0 .lut_mask = 16'h3F0F;
defparam \mylcd|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N28
cycloneive_lcell_comb \mylcd|Add5~10 (
// Equation(s):
// \mylcd|Add5~10_combout  = (!\mylcd|state2 [0] & (\mylcd|state2 [1] & !\mylcd|count [4]))

	.dataa(gnd),
	.datab(\mylcd|state2 [0]),
	.datac(\mylcd|state2 [1]),
	.datad(\mylcd|count [4]),
	.cin(gnd),
	.combout(\mylcd|Add5~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add5~10 .lut_mask = 16'h0030;
defparam \mylcd|Add5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N10
cycloneive_lcell_comb \mylcd|Add5~0 (
// Equation(s):
// \mylcd|Add5~0_combout  = \mylcd|count [0] $ (VCC)
// \mylcd|Add5~1  = CARRY(\mylcd|count [0])

	.dataa(\mylcd|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|Add5~0_combout ),
	.cout(\mylcd|Add5~1 ));
// synopsys translate_off
defparam \mylcd|Add5~0 .lut_mask = 16'h55AA;
defparam \mylcd|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N26
cycloneive_lcell_comb \mylcd|Selector40~0 (
// Equation(s):
// \mylcd|Selector40~0_combout  = (\mylcd|Selector38~0_combout  & ((\mylcd|count [0]) # ((\mylcd|Add5~10_combout  & \mylcd|Add5~0_combout )))) # (!\mylcd|Selector38~0_combout  & (\mylcd|Add5~10_combout  & ((\mylcd|Add5~0_combout ))))

	.dataa(\mylcd|Selector38~0_combout ),
	.datab(\mylcd|Add5~10_combout ),
	.datac(\mylcd|count [0]),
	.datad(\mylcd|Add5~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector40~0 .lut_mask = 16'hECA0;
defparam \mylcd|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y49_N27
dffeas \mylcd|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[0] .is_wysiwyg = "true";
defparam \mylcd|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N12
cycloneive_lcell_comb \mylcd|Add5~2 (
// Equation(s):
// \mylcd|Add5~2_combout  = (\mylcd|count [1] & (!\mylcd|Add5~1 )) # (!\mylcd|count [1] & ((\mylcd|Add5~1 ) # (GND)))
// \mylcd|Add5~3  = CARRY((!\mylcd|Add5~1 ) # (!\mylcd|count [1]))

	.dataa(gnd),
	.datab(\mylcd|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~1 ),
	.combout(\mylcd|Add5~2_combout ),
	.cout(\mylcd|Add5~3 ));
// synopsys translate_off
defparam \mylcd|Add5~2 .lut_mask = 16'h3C3F;
defparam \mylcd|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N8
cycloneive_lcell_comb \mylcd|Selector39~0 (
// Equation(s):
// \mylcd|Selector39~0_combout  = (\mylcd|Selector38~0_combout  & ((\mylcd|count [1]) # ((\mylcd|Add5~10_combout  & \mylcd|Add5~2_combout )))) # (!\mylcd|Selector38~0_combout  & (\mylcd|Add5~10_combout  & ((\mylcd|Add5~2_combout ))))

	.dataa(\mylcd|Selector38~0_combout ),
	.datab(\mylcd|Add5~10_combout ),
	.datac(\mylcd|count [1]),
	.datad(\mylcd|Add5~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector39~0 .lut_mask = 16'hECA0;
defparam \mylcd|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y49_N9
dffeas \mylcd|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[1] .is_wysiwyg = "true";
defparam \mylcd|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N14
cycloneive_lcell_comb \mylcd|Add5~4 (
// Equation(s):
// \mylcd|Add5~4_combout  = (\mylcd|count [2] & (\mylcd|Add5~3  $ (GND))) # (!\mylcd|count [2] & (!\mylcd|Add5~3  & VCC))
// \mylcd|Add5~5  = CARRY((\mylcd|count [2] & !\mylcd|Add5~3 ))

	.dataa(\mylcd|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~3 ),
	.combout(\mylcd|Add5~4_combout ),
	.cout(\mylcd|Add5~5 ));
// synopsys translate_off
defparam \mylcd|Add5~4 .lut_mask = 16'hA50A;
defparam \mylcd|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N30
cycloneive_lcell_comb \mylcd|Selector38~1 (
// Equation(s):
// \mylcd|Selector38~1_combout  = (\mylcd|Selector38~0_combout  & ((\mylcd|count [2]) # ((\mylcd|Add5~4_combout  & \mylcd|Add5~10_combout )))) # (!\mylcd|Selector38~0_combout  & (\mylcd|Add5~4_combout  & ((\mylcd|Add5~10_combout ))))

	.dataa(\mylcd|Selector38~0_combout ),
	.datab(\mylcd|Add5~4_combout ),
	.datac(\mylcd|count [2]),
	.datad(\mylcd|Add5~10_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector38~1 .lut_mask = 16'hECA0;
defparam \mylcd|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y49_N31
dffeas \mylcd|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector38~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[2] .is_wysiwyg = "true";
defparam \mylcd|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N16
cycloneive_lcell_comb \mylcd|Add5~6 (
// Equation(s):
// \mylcd|Add5~6_combout  = (\mylcd|count [3] & (!\mylcd|Add5~5 )) # (!\mylcd|count [3] & ((\mylcd|Add5~5 ) # (GND)))
// \mylcd|Add5~7  = CARRY((!\mylcd|Add5~5 ) # (!\mylcd|count [3]))

	.dataa(gnd),
	.datab(\mylcd|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~5 ),
	.combout(\mylcd|Add5~6_combout ),
	.cout(\mylcd|Add5~7 ));
// synopsys translate_off
defparam \mylcd|Add5~6 .lut_mask = 16'h3C3F;
defparam \mylcd|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N20
cycloneive_lcell_comb \mylcd|Selector37~0 (
// Equation(s):
// \mylcd|Selector37~0_combout  = (\mylcd|Selector38~0_combout  & ((\mylcd|count [3]) # ((\mylcd|Add5~10_combout  & \mylcd|Add5~6_combout )))) # (!\mylcd|Selector38~0_combout  & (\mylcd|Add5~10_combout  & ((\mylcd|Add5~6_combout ))))

	.dataa(\mylcd|Selector38~0_combout ),
	.datab(\mylcd|Add5~10_combout ),
	.datac(\mylcd|count [3]),
	.datad(\mylcd|Add5~6_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector37~0 .lut_mask = 16'hECA0;
defparam \mylcd|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y49_N21
dffeas \mylcd|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[3] .is_wysiwyg = "true";
defparam \mylcd|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N18
cycloneive_lcell_comb \mylcd|Add5~8 (
// Equation(s):
// \mylcd|Add5~8_combout  = \mylcd|Add5~7  $ (!\mylcd|count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|count [4]),
	.cin(\mylcd|Add5~7 ),
	.combout(\mylcd|Add5~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add5~8 .lut_mask = 16'hF00F;
defparam \mylcd|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N6
cycloneive_lcell_comb \mylcd|Selector36~0 (
// Equation(s):
// \mylcd|Selector36~0_combout  = (\mylcd|state2 [1] & (!\mylcd|state2 [0] & ((\mylcd|Add5~8_combout ) # (\mylcd|count [4])))) # (!\mylcd|state2 [1] & (((\mylcd|count [4]))))

	.dataa(\mylcd|Add5~8_combout ),
	.datab(\mylcd|state2 [1]),
	.datac(\mylcd|count [4]),
	.datad(\mylcd|state2 [0]),
	.cin(gnd),
	.combout(\mylcd|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector36~0 .lut_mask = 16'h30F8;
defparam \mylcd|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y49_N7
dffeas \mylcd|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[4] .is_wysiwyg = "true";
defparam \mylcd|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N2
cycloneive_lcell_comb \mylcd|Selector34~0 (
// Equation(s):
// \mylcd|Selector34~0_combout  = (!\mylcd|state2 [0] & ((\mylcd|count [4]) # (!\mylcd|state2 [1])))

	.dataa(gnd),
	.datab(\mylcd|state2 [1]),
	.datac(\mylcd|state2 [0]),
	.datad(\mylcd|count [4]),
	.cin(gnd),
	.combout(\mylcd|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector34~0 .lut_mask = 16'h0F03;
defparam \mylcd|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y49_N3
dffeas \mylcd|state2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2[0] .is_wysiwyg = "true";
defparam \mylcd|state2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N24
cycloneive_lcell_comb \mylcd|mstart~0 (
// Equation(s):
// \mylcd|mstart~0_combout  = (\mylcd|state2 [0] & (\mylcd|state2 [1] & \mylcd|mstart~q ))

	.dataa(gnd),
	.datab(\mylcd|state2 [0]),
	.datac(\mylcd|state2 [1]),
	.datad(\mylcd|mstart~q ),
	.cin(gnd),
	.combout(\mylcd|mstart~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|mstart~0 .lut_mask = 16'hC000;
defparam \mylcd|mstart~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N6
cycloneive_lcell_comb \mylcd|cdone~0 (
// Equation(s):
// \mylcd|cdone~0_combout  = (\mylcd|mstart~0_combout ) # ((\mylcd|cdone~q  & ((\mylcd|prestart~q ) # (!\mylcd|cstart~q ))))

	.dataa(\mylcd|cstart~q ),
	.datab(\mylcd|mstart~0_combout ),
	.datac(\mylcd|cdone~q ),
	.datad(\mylcd|prestart~q ),
	.cin(gnd),
	.combout(\mylcd|cdone~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|cdone~0 .lut_mask = 16'hFCDC;
defparam \mylcd|cdone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y49_N7
dffeas \mylcd|cdone (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|cdone~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|cdone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|cdone .is_wysiwyg = "true";
defparam \mylcd|cdone .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N28
cycloneive_lcell_comb \mylcd|Selector32~0 (
// Equation(s):
// \mylcd|Selector32~0_combout  = (\mylcd|state1 [1] & (\mylcd|LessThan4~5_combout  & (!\mylcd|state1 [0]))) # (!\mylcd|state1 [1] & (((!\mylcd|cdone~q ) # (!\mylcd|state1 [0]))))

	.dataa(\mylcd|state1 [1]),
	.datab(\mylcd|LessThan4~5_combout ),
	.datac(\mylcd|state1 [0]),
	.datad(\mylcd|cdone~q ),
	.cin(gnd),
	.combout(\mylcd|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector32~0 .lut_mask = 16'h0D5D;
defparam \mylcd|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y49_N29
dffeas \mylcd|state1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1[0] .is_wysiwyg = "true";
defparam \mylcd|state1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N10
cycloneive_lcell_comb \mylcd|Selector31~0 (
// Equation(s):
// \mylcd|Selector31~0_combout  = (\mylcd|state1 [0] & (!\mylcd|state1 [1] & \mylcd|cdone~q )) # (!\mylcd|state1 [0] & (\mylcd|state1 [1]))

	.dataa(gnd),
	.datab(\mylcd|state1 [0]),
	.datac(\mylcd|state1 [1]),
	.datad(\mylcd|cdone~q ),
	.cin(gnd),
	.combout(\mylcd|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector31~0 .lut_mask = 16'h3C30;
defparam \mylcd|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y49_N11
dffeas \mylcd|state1[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1[1] .is_wysiwyg = "true";
defparam \mylcd|state1[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \ps2_data~input (
	.i(ps2_data),
	.ibar(gnd),
	.o(\ps2_data~input_o ));
// synopsys translate_off
defparam \ps2_data~input .bus_hold = "false";
defparam \ps2_data~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N30
cycloneive_lcell_comb \myps2|PS2|ps2_data_reg~0 (
// Equation(s):
// \myps2|PS2|ps2_data_reg~0_combout  = (\ps2_data~input_o ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(\ps2_data~input_o ),
	.datac(\resetn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|ps2_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|ps2_data_reg~0 .lut_mask = 16'hCFCF;
defparam \myps2|PS2|ps2_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N31
dffeas \myps2|PS2|ps2_data_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|ps2_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|ps2_data_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|ps2_data_reg .is_wysiwyg = "true";
defparam \myps2|PS2|ps2_data_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N0
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_shift_reg~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_shift_reg~1_combout  = (\myps2|PS2|ps2_data_reg~q  & \resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|PS2|ps2_data_reg~q ),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg~1 .lut_mask = 16'hF000;
defparam \myps2|PS2|PS2_Data_In|data_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \ps2_clock~input (
	.i(ps2_clock),
	.ibar(gnd),
	.o(\ps2_clock~input_o ));
// synopsys translate_off
defparam \ps2_clock~input .bus_hold = "false";
defparam \ps2_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N18
cycloneive_lcell_comb \myps2|PS2|ps2_clk_reg~0 (
// Equation(s):
// \myps2|PS2|ps2_clk_reg~0_combout  = (\ps2_clock~input_o ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(\ps2_clock~input_o ),
	.datac(\resetn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|ps2_clk_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|ps2_clk_reg~0 .lut_mask = 16'hCFCF;
defparam \myps2|PS2|ps2_clk_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N19
dffeas \myps2|PS2|ps2_clk_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|ps2_clk_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|ps2_clk_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|ps2_clk_reg .is_wysiwyg = "true";
defparam \myps2|PS2|ps2_clk_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N28
cycloneive_lcell_comb \myps2|PS2|last_ps2_clk~0 (
// Equation(s):
// \myps2|PS2|last_ps2_clk~0_combout  = (\myps2|PS2|ps2_clk_reg~q ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|ps2_clk_reg~q ),
	.cin(gnd),
	.combout(\myps2|PS2|last_ps2_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|last_ps2_clk~0 .lut_mask = 16'hFF0F;
defparam \myps2|PS2|last_ps2_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N29
dffeas \myps2|PS2|last_ps2_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|last_ps2_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|last_ps2_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|last_ps2_clk .is_wysiwyg = "true";
defparam \myps2|PS2|last_ps2_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N28
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~0_combout  = (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & (\myps2|PS2|ps2_clk_reg~q  & (\resetn~input_o  & !\myps2|PS2|last_ps2_clk~q )))

	.dataa(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|last_ps2_clk~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~0 .lut_mask = 16'h0080;
defparam \myps2|PS2|PS2_Data_In|data_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N22
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~3 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~3_combout  = (!\myps2|PS2|PS2_Data_In|data_count [0] & \myps2|PS2|PS2_Data_In|data_count~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|PS2|PS2_Data_In|data_count [0]),
	.datad(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~3 .lut_mask = 16'h0F00;
defparam \myps2|PS2|PS2_Data_In|data_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N30
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count[0]~2 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count[0]~2_combout  = (((\myps2|PS2|ps2_clk_reg~q  & !\myps2|PS2|last_ps2_clk~q )) # (!\resetn~input_o )) # (!\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q )

	.dataa(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|last_ps2_clk~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[0]~2 .lut_mask = 16'h5FDF;
defparam \myps2|PS2|PS2_Data_In|data_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N23
dffeas \myps2|PS2|PS2_Data_In|data_count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[0] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N24
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~4 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~4_combout  = (\myps2|PS2|PS2_Data_In|data_count~0_combout  & (\myps2|PS2|PS2_Data_In|data_count [0] $ (\myps2|PS2|PS2_Data_In|data_count [1])))

	.dataa(\myps2|PS2|PS2_Data_In|data_count [0]),
	.datab(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|data_count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~4 .lut_mask = 16'h4848;
defparam \myps2|PS2|PS2_Data_In|data_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N25
dffeas \myps2|PS2|PS2_Data_In|data_count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[1] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N20
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~1_combout  = (\myps2|PS2|PS2_Data_In|data_count~0_combout  & (\myps2|PS2|PS2_Data_In|data_count [2] $ (((\myps2|PS2|PS2_Data_In|data_count [0] & \myps2|PS2|PS2_Data_In|data_count [1])))))

	.dataa(\myps2|PS2|PS2_Data_In|data_count [0]),
	.datab(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|data_count [2]),
	.datad(\myps2|PS2|PS2_Data_In|data_count [1]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~1 .lut_mask = 16'h48C0;
defparam \myps2|PS2|PS2_Data_In|data_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N21
dffeas \myps2|PS2|PS2_Data_In|data_count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[2] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N26
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|always1~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|always1~0_combout  = (\myps2|PS2|PS2_Data_In|data_count [2] & (\myps2|PS2|PS2_Data_In|data_count [0] & \myps2|PS2|PS2_Data_In|data_count [1]))

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|data_count [2]),
	.datac(\myps2|PS2|PS2_Data_In|data_count [0]),
	.datad(\myps2|PS2|PS2_Data_In|data_count [1]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|always1~0 .lut_mask = 16'hC000;
defparam \myps2|PS2|PS2_Data_In|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N4
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~5 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~5_combout  = (\myps2|PS2|PS2_Data_In|data_count~0_combout  & (\myps2|PS2|PS2_Data_In|always1~0_combout  $ (\myps2|PS2|PS2_Data_In|data_count [3])))

	.dataa(\myps2|PS2|PS2_Data_In|always1~0_combout ),
	.datab(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|data_count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~5 .lut_mask = 16'h4848;
defparam \myps2|PS2|PS2_Data_In|data_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N5
dffeas \myps2|PS2|PS2_Data_In|data_count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[3] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N14
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|always1~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|always1~1_combout  = (\myps2|PS2|PS2_Data_In|always1~0_combout  & (\myps2|PS2|ps2_clk_reg~q  & (!\myps2|PS2|PS2_Data_In|data_count [3] & !\myps2|PS2|last_ps2_clk~q )))

	.dataa(\myps2|PS2|PS2_Data_In|always1~0_combout ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(\myps2|PS2|PS2_Data_In|data_count [3]),
	.datad(\myps2|PS2|last_ps2_clk~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|always1~1 .lut_mask = 16'h0008;
defparam \myps2|PS2|PS2_Data_In|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N18
cycloneive_lcell_comb \myps2|PS2|ps2_clk_posedge (
// Equation(s):
// \myps2|PS2|ps2_clk_posedge~combout  = (\myps2|PS2|ps2_clk_reg~q  & !\myps2|PS2|last_ps2_clk~q )

	.dataa(gnd),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(gnd),
	.datad(\myps2|PS2|last_ps2_clk~q ),
	.cin(gnd),
	.combout(\myps2|PS2|ps2_clk_posedge~combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|ps2_clk_posedge .lut_mask = 16'h00CC;
defparam \myps2|PS2|ps2_clk_posedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N6
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|Selector3~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|Selector3~0_combout  = (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ((\myps2|PS2|PS2_Data_In|always1~1_combout ) # ((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q  & 
// !\myps2|PS2|ps2_clk_posedge~combout )))) # (!\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & (((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q  & !\myps2|PS2|ps2_clk_posedge~combout ))))

	.dataa(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datab(\myps2|PS2|PS2_Data_In|always1~1_combout ),
	.datac(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.datad(\myps2|PS2|ps2_clk_posedge~combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|Selector3~0 .lut_mask = 16'h88F8;
defparam \myps2|PS2|PS2_Data_In|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N7
dffeas \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N10
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|Selector4~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|Selector4~0_combout  = (\myps2|PS2|ps2_clk_reg~q  & ((\myps2|PS2|last_ps2_clk~q  & ((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ))) # (!\myps2|PS2|last_ps2_clk~q  & 
// (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q )))) # (!\myps2|PS2|ps2_clk_reg~q  & (((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ))))

	.dataa(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datad(\myps2|PS2|last_ps2_clk~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|Selector4~0 .lut_mask = 16'hF0B8;
defparam \myps2|PS2|PS2_Data_In|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N11
dffeas \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N0
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|always5~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|always5~0_combout  = (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q  & (\myps2|PS2|ps2_clk_reg~q  & !\myps2|PS2|last_ps2_clk~q ))

	.dataa(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(gnd),
	.datad(\myps2|PS2|last_ps2_clk~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|always5~0 .lut_mask = 16'h0088;
defparam \myps2|PS2|PS2_Data_In|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N1
dffeas \myps2|PS2|PS2_Data_In|received_data_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data_en .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N10
cycloneive_lcell_comb \myps2|PS2|Selector1~2 (
// Equation(s):
// \myps2|PS2|Selector1~2_combout  = (\myps2|PS2|ps2_clk_reg~q  & (!\myps2|PS2|ps2_data_reg~q  & !\myps2|PS2|last_ps2_clk~q ))

	.dataa(gnd),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(\myps2|PS2|ps2_data_reg~q ),
	.datad(\myps2|PS2|last_ps2_clk~q ),
	.cin(gnd),
	.combout(\myps2|PS2|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|Selector1~2 .lut_mask = 16'h000C;
defparam \myps2|PS2|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N12
cycloneive_lcell_comb \myps2|PS2|s_ps2_transceiver~9 (
// Equation(s):
// \myps2|PS2|s_ps2_transceiver~9_combout  = (\resetn~input_o  & ((\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & (!\myps2|PS2|PS2_Data_In|received_data_en~q )) # (!\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & ((\myps2|PS2|Selector1~2_combout 
// )))))

	.dataa(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datab(\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|Selector1~2_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|s_ps2_transceiver~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|s_ps2_transceiver~9 .lut_mask = 16'h7040;
defparam \myps2|PS2|s_ps2_transceiver~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N13
dffeas \myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|s_ps2_transceiver~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE .is_wysiwyg = "true";
defparam \myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N24
cycloneive_lcell_comb \myps2|PS2|Selector1~3 (
// Equation(s):
// \myps2|PS2|Selector1~3_combout  = (\myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q  & (!\myps2|PS2|PS2_Data_In|received_data_en~q  & (\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ))) # (!\myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q  & 
// ((\myps2|PS2|Selector1~2_combout ) # ((!\myps2|PS2|PS2_Data_In|received_data_en~q  & \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ))))

	.dataa(\myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ),
	.datab(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datac(\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datad(\myps2|PS2|Selector1~2_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|Selector1~3 .lut_mask = 16'h7530;
defparam \myps2|PS2|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N25
dffeas \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN .is_wysiwyg = "true";
defparam \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N16
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|Selector2~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|Selector2~0_combout  = (!\myps2|PS2|PS2_Data_In|received_data_en~q  & \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datad(\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|Selector2~0 .lut_mask = 16'h0F00;
defparam \myps2|PS2|PS2_Data_In|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N16
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|s_ps2_receiver~9 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout  = (\resetn~input_o  & (!\myps2|PS2|PS2_Data_In|always5~0_combout  & ((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ) # (\myps2|PS2|PS2_Data_In|Selector2~0_combout ))))

	.dataa(\resetn~input_o ),
	.datab(\myps2|PS2|PS2_Data_In|always5~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.datad(\myps2|PS2|PS2_Data_In|Selector2~0_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver~9 .lut_mask = 16'h2220;
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N17
dffeas \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N12
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|Selector2~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|Selector2~1_combout  = (\myps2|PS2|PS2_Data_In|Selector2~0_combout  & (((!\myps2|PS2|PS2_Data_In|always1~1_combout  & \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q )) # 
// (!\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ))) # (!\myps2|PS2|PS2_Data_In|Selector2~0_combout  & (!\myps2|PS2|PS2_Data_In|always1~1_combout  & (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q )))

	.dataa(\myps2|PS2|PS2_Data_In|Selector2~0_combout ),
	.datab(\myps2|PS2|PS2_Data_In|always1~1_combout ),
	.datac(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datad(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|Selector2~1 .lut_mask = 16'h30BA;
defparam \myps2|PS2|PS2_Data_In|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N13
dffeas \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N2
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_shift_reg[6]~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_shift_reg[6]~0_combout  = ((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & (\myps2|PS2|ps2_clk_reg~q  & !\myps2|PS2|last_ps2_clk~q ))) # (!\resetn~input_o )

	.dataa(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|last_ps2_clk~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_shift_reg[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[6]~0 .lut_mask = 16'h0F8F;
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N1
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[7] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N26
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~5 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~5_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [7])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|data_shift_reg [7]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~5 .lut_mask = 16'hCC00;
defparam \myps2|PS2|PS2_Data_In|received_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N27
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[6] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N4
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~6 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~6_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [6])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|data_shift_reg [6]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~6 .lut_mask = 16'hCC00;
defparam \myps2|PS2|PS2_Data_In|received_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N5
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[5] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N30
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~7 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~7_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [5])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|PS2_Data_In|data_shift_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~7 .lut_mask = 16'hC0C0;
defparam \myps2|PS2|PS2_Data_In|received_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N31
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[4] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N16
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~8 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~8_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [4])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|PS2_Data_In|data_shift_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~8 .lut_mask = 16'hC0C0;
defparam \myps2|PS2|PS2_Data_In|received_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N22
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[4]~feeder (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[4]~feeder_combout  = \myps2|PS2|PS2_Data_In|received_data~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data~8_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[4]~feeder .lut_mask = 16'hFF00;
defparam \myps2|PS2|PS2_Data_In|received_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N8
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[6]~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[6]~1_combout  = (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[6]~1 .lut_mask = 16'hFF0F;
defparam \myps2|PS2|PS2_Data_In|received_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N23
dffeas \myps2|PS2|PS2_Data_In|received_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[4] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N14
cycloneive_lcell_comb \myps2|last_data_received~8 (
// Equation(s):
// \myps2|last_data_received~8_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|received_data [4])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data [4]),
	.cin(gnd),
	.combout(\myps2|last_data_received~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~8 .lut_mask = 16'hCC00;
defparam \myps2|last_data_received~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N20
cycloneive_lcell_comb \myps2|last_data_received[2]~1 (
// Equation(s):
// \myps2|last_data_received[2]~1_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.cin(gnd),
	.combout(\myps2|last_data_received[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received[2]~1 .lut_mask = 16'hFF33;
defparam \myps2|last_data_received[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N15
dffeas \myps2|last_data_received[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[4] .is_wysiwyg = "true";
defparam \myps2|last_data_received[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N10
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[6]~feeder (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[6]~feeder_combout  = \myps2|PS2|PS2_Data_In|received_data~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data~6_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[6]~feeder .lut_mask = 16'hFF00;
defparam \myps2|PS2|PS2_Data_In|received_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N11
dffeas \myps2|PS2|PS2_Data_In|received_data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[6] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N26
cycloneive_lcell_comb \myps2|last_data_received~6 (
// Equation(s):
// \myps2|last_data_received~6_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|received_data [6])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|PS2_Data_In|received_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|last_data_received~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~6 .lut_mask = 16'hC0C0;
defparam \myps2|last_data_received~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N27
dffeas \myps2|last_data_received[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[6] .is_wysiwyg = "true";
defparam \myps2|last_data_received[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y46_N17
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[3] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N2
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~0_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [3])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|PS2_Data_In|data_shift_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~0 .lut_mask = 16'hC0C0;
defparam \myps2|PS2|PS2_Data_In|received_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N3
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[2] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N28
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~2 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~2_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [2])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|PS2_Data_In|data_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~2 .lut_mask = 16'hC0C0;
defparam \myps2|PS2|PS2_Data_In|received_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N19
dffeas \myps2|PS2|PS2_Data_In|received_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|PS2|PS2_Data_In|received_data~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|PS2|PS2_Data_In|received_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[2] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N2
cycloneive_lcell_comb \myps2|last_data_received~2 (
// Equation(s):
// \myps2|last_data_received~2_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|received_data [2])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|PS2_Data_In|received_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|last_data_received~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~2 .lut_mask = 16'hC0C0;
defparam \myps2|last_data_received~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N3
dffeas \myps2|last_data_received[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[2] .is_wysiwyg = "true";
defparam \myps2|last_data_received[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y46_N29
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[1] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N14
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~3 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~3_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [1])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|data_shift_reg [1]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~3 .lut_mask = 16'hCC00;
defparam \myps2|PS2|PS2_Data_In|received_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N15
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[0] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N6
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~4 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~4_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [0])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|data_shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~4 .lut_mask = 16'hCC00;
defparam \myps2|PS2|PS2_Data_In|received_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N7
dffeas \myps2|PS2|PS2_Data_In|received_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[0] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N6
cycloneive_lcell_comb \myps2|last_data_received~4 (
// Equation(s):
// \myps2|last_data_received~4_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|received_data [0])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data [0]),
	.cin(gnd),
	.combout(\myps2|last_data_received~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~4 .lut_mask = 16'hCC00;
defparam \myps2|last_data_received~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N7
dffeas \myps2|last_data_received[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[0] .is_wysiwyg = "true";
defparam \myps2|last_data_received[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N28
cycloneive_lcell_comb \mylcd|Equal0~0 (
// Equation(s):
// \mylcd|Equal0~0_combout  = (!\myps2|last_data_received [4] & (!\myps2|last_data_received [6] & (\myps2|last_data_received [2] & \myps2|last_data_received [0])))

	.dataa(\myps2|last_data_received [4]),
	.datab(\myps2|last_data_received [6]),
	.datac(\myps2|last_data_received [2]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~0 .lut_mask = 16'h1000;
defparam \mylcd|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N24
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[3]~feeder (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[3]~feeder_combout  = \myps2|PS2|PS2_Data_In|received_data~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data~0_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[3]~feeder .lut_mask = 16'hFF00;
defparam \myps2|PS2|PS2_Data_In|received_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N25
dffeas \myps2|PS2|PS2_Data_In|received_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[3] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N24
cycloneive_lcell_comb \myps2|last_data_received~0 (
// Equation(s):
// \myps2|last_data_received~0_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|received_data [3])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data [3]),
	.cin(gnd),
	.combout(\myps2|last_data_received~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~0 .lut_mask = 16'hCC00;
defparam \myps2|last_data_received~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N25
dffeas \myps2|last_data_received[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[3] .is_wysiwyg = "true";
defparam \myps2|last_data_received[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y46_N9
dffeas \myps2|PS2|PS2_Data_In|received_data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|PS2|PS2_Data_In|received_data~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|PS2|PS2_Data_In|received_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[7] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N0
cycloneive_lcell_comb \myps2|last_data_received~5 (
// Equation(s):
// \myps2|last_data_received~5_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|received_data [7])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data [7]),
	.cin(gnd),
	.combout(\myps2|last_data_received~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~5 .lut_mask = 16'hCC00;
defparam \myps2|last_data_received~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N1
dffeas \myps2|last_data_received[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[7] .is_wysiwyg = "true";
defparam \myps2|last_data_received[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N12
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[5]~feeder (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[5]~feeder_combout  = \myps2|PS2|PS2_Data_In|received_data~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data~7_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[5]~feeder .lut_mask = 16'hFF00;
defparam \myps2|PS2|PS2_Data_In|received_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N13
dffeas \myps2|PS2|PS2_Data_In|received_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[5] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N12
cycloneive_lcell_comb \myps2|last_data_received~7 (
// Equation(s):
// \myps2|last_data_received~7_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|received_data [5])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data [5]),
	.cin(gnd),
	.combout(\myps2|last_data_received~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~7 .lut_mask = 16'hCC00;
defparam \myps2|last_data_received~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N13
dffeas \myps2|last_data_received[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[5] .is_wysiwyg = "true";
defparam \myps2|last_data_received[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y46_N21
dffeas \myps2|PS2|PS2_Data_In|received_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|PS2|PS2_Data_In|received_data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|PS2|PS2_Data_In|received_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[1] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N4
cycloneive_lcell_comb \myps2|last_data_received~3 (
// Equation(s):
// \myps2|last_data_received~3_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|received_data [1])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|PS2_Data_In|received_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|last_data_received~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~3 .lut_mask = 16'hC0C0;
defparam \myps2|last_data_received~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N5
dffeas \myps2|last_data_received[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[1] .is_wysiwyg = "true";
defparam \myps2|last_data_received[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N6
cycloneive_lcell_comb \mylcd|Equal0~1 (
// Equation(s):
// \mylcd|Equal0~1_combout  = (\myps2|last_data_received [3] & (!\myps2|last_data_received [7] & (!\myps2|last_data_received [5] & !\myps2|last_data_received [1])))

	.dataa(\myps2|last_data_received [3]),
	.datab(\myps2|last_data_received [7]),
	.datac(\myps2|last_data_received [5]),
	.datad(\myps2|last_data_received [1]),
	.cin(gnd),
	.combout(\mylcd|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~1 .lut_mask = 16'h0002;
defparam \mylcd|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N8
cycloneive_lcell_comb \mylcd|Equal0~2 (
// Equation(s):
// \mylcd|Equal0~2_combout  = (\mylcd|Equal0~0_combout  & \mylcd|Equal0~1_combout )

	.dataa(\mylcd|Equal0~0_combout ),
	.datab(gnd),
	.datac(\mylcd|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~2 .lut_mask = 16'hA0A0;
defparam \mylcd|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N24
cycloneive_lcell_comb \mylcd|always0~0 (
// Equation(s):
// \mylcd|always0~0_combout  = (\myps2|last_data_received [7]) # ((!\myps2|last_data_received [5] & !\myps2|last_data_received [6]))

	.dataa(gnd),
	.datab(\myps2|last_data_received [7]),
	.datac(\myps2|last_data_received [5]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|always0~0 .lut_mask = 16'hCCCF;
defparam \mylcd|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N4
cycloneive_lcell_comb \mylcd|buf_changed_ack~0 (
// Equation(s):
// \mylcd|buf_changed_ack~0_combout  = (\mylcd|LessThan3~0_combout  & (\mylcd|index [5] & ((\mylcd|buf_changed~q ) # (\mylcd|buf_changed_ack~q ))))

	.dataa(\mylcd|buf_changed~q ),
	.datab(\mylcd|LessThan3~0_combout ),
	.datac(\mylcd|buf_changed_ack~q ),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|buf_changed_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|buf_changed_ack~0 .lut_mask = 16'hC800;
defparam \mylcd|buf_changed_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y49_N5
dffeas \mylcd|buf_changed_ack (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|buf_changed_ack~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|buf_changed_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|buf_changed_ack .is_wysiwyg = "true";
defparam \mylcd|buf_changed_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N24
cycloneive_lcell_comb \mylcd|buf_changed~0 (
// Equation(s):
// \mylcd|buf_changed~0_combout  = (\mylcd|Equal0~2_combout ) # (((\mylcd|buf_changed~q  & !\mylcd|buf_changed_ack~q )) # (!\mylcd|always0~0_combout ))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|always0~0_combout ),
	.datac(\mylcd|buf_changed~q ),
	.datad(\mylcd|buf_changed_ack~q ),
	.cin(gnd),
	.combout(\mylcd|buf_changed~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|buf_changed~0 .lut_mask = 16'hBBFB;
defparam \mylcd|buf_changed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y46_N25
dffeas \mylcd|buf_changed (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|buf_changed~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|buf_changed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|buf_changed .is_wysiwyg = "true";
defparam \mylcd|buf_changed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N12
cycloneive_lcell_comb \mylcd|index~2 (
// Equation(s):
// \mylcd|index~2_combout  = (\mylcd|LessThan3~1_combout  & (\mylcd|state1 [1] & (\mylcd|state1 [0]))) # (!\mylcd|LessThan3~1_combout  & (((\mylcd|buf_changed~q ))))

	.dataa(\mylcd|state1 [1]),
	.datab(\mylcd|state1 [0]),
	.datac(\mylcd|buf_changed~q ),
	.datad(\mylcd|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\mylcd|index~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index~2 .lut_mask = 16'h88F0;
defparam \mylcd|index~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N26
cycloneive_lcell_comb \mylcd|index[0]~4 (
// Equation(s):
// \mylcd|index[0]~4_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~0_combout  & ((\mylcd|LessThan3~1_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [0]))))

	.dataa(\mylcd|Add4~0_combout ),
	.datab(\mylcd|index~2_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\mylcd|index[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[0]~4 .lut_mask = 16'hB830;
defparam \mylcd|index[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N27
dffeas \mylcd|index[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[0]~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[0] .is_wysiwyg = "true";
defparam \mylcd|index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N4
cycloneive_lcell_comb \mylcd|Equal2~0 (
// Equation(s):
// \mylcd|Equal2~0_combout  = (!\mylcd|index [4] & (!\mylcd|index [2] & (!\mylcd|index [3] & !\mylcd|index [5])))

	.dataa(\mylcd|index [4]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [3]),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal2~0 .lut_mask = 16'h0001;
defparam \mylcd|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N26
cycloneive_lcell_comb \mylcd|Add2~0 (
// Equation(s):
// \mylcd|Add2~0_combout  = \mylcd|index [2] $ (\mylcd|index [1])

	.dataa(gnd),
	.datab(\mylcd|index [2]),
	.datac(gnd),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add2~0 .lut_mask = 16'h33CC;
defparam \mylcd|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N16
cycloneive_lcell_comb \mylcd|ptr[0]~3 (
// Equation(s):
// \mylcd|ptr[0]~3_combout  = (\mylcd|Equal0~0_combout  & (!\mylcd|Equal0~1_combout  & (\mylcd|ptr [0] $ (!\mylcd|always0~0_combout )))) # (!\mylcd|Equal0~0_combout  & ((\mylcd|ptr [0] $ (!\mylcd|always0~0_combout ))))

	.dataa(\mylcd|Equal0~0_combout ),
	.datab(\mylcd|Equal0~1_combout ),
	.datac(\mylcd|ptr [0]),
	.datad(\mylcd|always0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[0]~3 .lut_mask = 16'h7007;
defparam \mylcd|ptr[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y46_N17
dffeas \mylcd|ptr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|ptr[0]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[0] .is_wysiwyg = "true";
defparam \mylcd|ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N28
cycloneive_lcell_comb \mylcd|ptr[1]~1 (
// Equation(s):
// \mylcd|ptr[1]~1_combout  = (!\mylcd|Equal0~2_combout  & (\mylcd|ptr [1] $ (((\mylcd|ptr [0] & !\mylcd|always0~0_combout )))))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|ptr [0]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|always0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[1]~1 .lut_mask = 16'h5014;
defparam \mylcd|ptr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y46_N29
dffeas \mylcd|ptr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|ptr[1]~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[1] .is_wysiwyg = "true";
defparam \mylcd|ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N20
cycloneive_lcell_comb \mylcd|Add0~0 (
// Equation(s):
// \mylcd|Add0~0_combout  = \mylcd|ptr [2] $ (((\mylcd|ptr [0] & \mylcd|ptr [1])))

	.dataa(gnd),
	.datab(\mylcd|ptr [0]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add0~0 .lut_mask = 16'h3CF0;
defparam \mylcd|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N26
cycloneive_lcell_comb \mylcd|ptr[2]~0 (
// Equation(s):
// \mylcd|ptr[2]~0_combout  = (!\mylcd|Equal0~2_combout  & ((\mylcd|always0~0_combout  & (\mylcd|ptr [2])) # (!\mylcd|always0~0_combout  & ((\mylcd|Add0~0_combout )))))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|always0~0_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Add0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[2]~0 .lut_mask = 16'h5140;
defparam \mylcd|ptr[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y46_N27
dffeas \mylcd|ptr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|ptr[2]~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[2] .is_wysiwyg = "true";
defparam \mylcd|ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N30
cycloneive_lcell_comb \mylcd|Add0~1 (
// Equation(s):
// \mylcd|Add0~1_combout  = \mylcd|ptr [3] $ (((\mylcd|ptr [2] & (\mylcd|ptr [0] & \mylcd|ptr [1]))))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [0]),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add0~1 .lut_mask = 16'h78F0;
defparam \mylcd|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N22
cycloneive_lcell_comb \mylcd|ptr[3]~2 (
// Equation(s):
// \mylcd|ptr[3]~2_combout  = (!\mylcd|Equal0~2_combout  & ((\mylcd|always0~0_combout  & ((\mylcd|ptr [3]))) # (!\mylcd|always0~0_combout  & (\mylcd|Add0~1_combout ))))

	.dataa(\mylcd|Add0~1_combout ),
	.datab(\mylcd|always0~0_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[3]~2 .lut_mask = 16'h00E2;
defparam \mylcd|ptr[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y46_N23
dffeas \mylcd|ptr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|ptr[3]~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[3] .is_wysiwyg = "true";
defparam \mylcd|ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N6
cycloneive_lcell_comb \mylcd|Decoder0~5 (
// Equation(s):
// \mylcd|Decoder0~5_combout  = (!\mylcd|ptr [3] & (\mylcd|ptr [0] & (!\mylcd|Equal0~2_combout  & !\mylcd|always0~0_combout )))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [0]),
	.datac(\mylcd|Equal0~2_combout ),
	.datad(\mylcd|always0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~5 .lut_mask = 16'h0004;
defparam \mylcd|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N0
cycloneive_lcell_comb \mylcd|line2~26 (
// Equation(s):
// \mylcd|line2~26_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [0] & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~26_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~26 .lut_mask = 16'h0040;
defparam \mylcd|line2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N4
cycloneive_lcell_comb \mylcd|printed_crlf~0 (
// Equation(s):
// \mylcd|printed_crlf~0_combout  = (\mylcd|Equal0~0_combout  & ((\mylcd|Equal0~1_combout ) # ((\mylcd|printed_crlf~q  & \mylcd|always0~0_combout )))) # (!\mylcd|Equal0~0_combout  & (((\mylcd|printed_crlf~q  & \mylcd|always0~0_combout ))))

	.dataa(\mylcd|Equal0~0_combout ),
	.datab(\mylcd|Equal0~1_combout ),
	.datac(\mylcd|printed_crlf~q ),
	.datad(\mylcd|always0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|printed_crlf~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|printed_crlf~0 .lut_mask = 16'hF888;
defparam \mylcd|printed_crlf~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y46_N5
dffeas \mylcd|printed_crlf (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|printed_crlf~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|printed_crlf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|printed_crlf .is_wysiwyg = "true";
defparam \mylcd|printed_crlf .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N2
cycloneive_lcell_comb \mylcd|always1~0 (
// Equation(s):
// \mylcd|always1~0_combout  = (!\mylcd|ptr [2] & (!\mylcd|ptr [0] & (!\mylcd|ptr [3] & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [0]),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|always1~0 .lut_mask = 16'h0001;
defparam \mylcd|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N14
cycloneive_lcell_comb \mylcd|always1~1 (
// Equation(s):
// \mylcd|always1~1_combout  = (\mylcd|Equal0~2_combout ) # ((!\mylcd|printed_crlf~q  & (!\mylcd|always0~0_combout  & \mylcd|always1~0_combout )))

	.dataa(\mylcd|printed_crlf~q ),
	.datab(\mylcd|always0~0_combout ),
	.datac(\mylcd|Equal0~2_combout ),
	.datad(\mylcd|always1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|always1~1 .lut_mask = 16'hF1F0;
defparam \mylcd|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N28
cycloneive_lcell_comb \mylcd|line2[1][7]~27 (
// Equation(s):
// \mylcd|line2[1][7]~27_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2[1][7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[1][7]~27 .lut_mask = 16'hAAAE;
defparam \mylcd|line2[1][7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N1
dffeas \mylcd|line2[1][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~26_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][0] .is_wysiwyg = "true";
defparam \mylcd|line2[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N2
cycloneive_lcell_comb \mylcd|Add2~1 (
// Equation(s):
// \mylcd|Add2~1_combout  = \mylcd|index [3] $ (((\mylcd|index [1] & \mylcd|index [2])))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [2]),
	.datac(gnd),
	.datad(\mylcd|index [3]),
	.cin(gnd),
	.combout(\mylcd|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add2~1 .lut_mask = 16'h7788;
defparam \mylcd|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N0
cycloneive_lcell_comb \mylcd|Decoder0~6 (
// Equation(s):
// \mylcd|Decoder0~6_combout  = (\mylcd|ptr [3] & (\mylcd|ptr [0] & (!\mylcd|Equal0~2_combout  & !\mylcd|always0~0_combout )))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [0]),
	.datac(\mylcd|Equal0~2_combout ),
	.datad(\mylcd|always0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~6 .lut_mask = 16'h0008;
defparam \mylcd|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N30
cycloneive_lcell_comb \mylcd|line2~28 (
// Equation(s):
// \mylcd|line2~28_combout  = (\myps2|last_data_received [0] & (\mylcd|Decoder0~6_combout  & (!\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\myps2|last_data_received [0]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~28_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~28 .lut_mask = 16'h0008;
defparam \mylcd|line2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N14
cycloneive_lcell_comb \mylcd|line2[9][2]~29 (
// Equation(s):
// \mylcd|line2[9][2]~29_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|Decoder0~6_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~6_combout ),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2[9][2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[9][2]~29 .lut_mask = 16'hCCCE;
defparam \mylcd|line2[9][2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N31
dffeas \mylcd|line2[9][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~28_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][0] .is_wysiwyg = "true";
defparam \mylcd|line2[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N24
cycloneive_lcell_comb \mylcd|curbuf[0]~17 (
// Equation(s):
// \mylcd|curbuf[0]~17_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & (\mylcd|line2[1][0]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[9][0]~q )))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[1][0]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[9][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~17 .lut_mask = 16'hE5E0;
defparam \mylcd|curbuf[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N2
cycloneive_lcell_comb \mylcd|line2~30 (
// Equation(s):
// \mylcd|line2~30_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [0] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~30_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~30 .lut_mask = 16'h4000;
defparam \mylcd|line2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N22
cycloneive_lcell_comb \mylcd|line2[5][4]~31 (
// Equation(s):
// \mylcd|line2[5][4]~31_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2[5][4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[5][4]~31 .lut_mask = 16'hAEAA;
defparam \mylcd|line2[5][4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N3
dffeas \mylcd|line2[5][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~30_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][4]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][0] .is_wysiwyg = "true";
defparam \mylcd|line2[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N10
cycloneive_lcell_comb \mylcd|line2~24 (
// Equation(s):
// \mylcd|line2~24_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & (!\mylcd|ptr [1] & \myps2|last_data_received [0])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~24_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~24 .lut_mask = 16'h0800;
defparam \mylcd|line2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N12
cycloneive_lcell_comb \mylcd|line2[13][4]~25 (
// Equation(s):
// \mylcd|line2[13][4]~25_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|Decoder0~6_combout  & (!\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~6_combout ),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2[13][4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[13][4]~25 .lut_mask = 16'hCECC;
defparam \mylcd|line2[13][4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N11
dffeas \mylcd|line2[13][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~24_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][4]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][0] .is_wysiwyg = "true";
defparam \mylcd|line2[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N18
cycloneive_lcell_comb \mylcd|curbuf[0]~18 (
// Equation(s):
// \mylcd|curbuf[0]~18_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[0]~17_combout  & (\mylcd|line2[5][0]~q )) # (!\mylcd|curbuf[0]~17_combout  & ((\mylcd|line2[13][0]~q ))))) # (!\mylcd|Add2~0_combout  & (\mylcd|curbuf[0]~17_combout ))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|curbuf[0]~17_combout ),
	.datac(\mylcd|line2[5][0]~q ),
	.datad(\mylcd|line2[13][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~18 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N0
cycloneive_lcell_comb \mylcd|line2~10 (
// Equation(s):
// \mylcd|line2~10_combout  = (\mylcd|Decoder0~6_combout  & (\mylcd|ptr [2] & (\mylcd|ptr [1] & \myps2|last_data_received [0])))

	.dataa(\mylcd|Decoder0~6_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~10 .lut_mask = 16'h8000;
defparam \mylcd|line2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N6
cycloneive_lcell_comb \mylcd|line2[15][2]~11 (
// Equation(s):
// \mylcd|line2[15][2]~11_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|Decoder0~6_combout  & (\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~6_combout ),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2[15][2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[15][2]~11 .lut_mask = 16'hECCC;
defparam \mylcd|line2[15][2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N1
dffeas \mylcd|line2[15][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~10_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][0] .is_wysiwyg = "true";
defparam \mylcd|line2[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N16
cycloneive_lcell_comb \mylcd|line2~12 (
// Equation(s):
// \mylcd|line2~12_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & (\mylcd|ptr [1] & \myps2|last_data_received [0])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~12 .lut_mask = 16'h4000;
defparam \mylcd|line2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N8
cycloneive_lcell_comb \mylcd|line2[11][2]~13 (
// Equation(s):
// \mylcd|line2[11][2]~13_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|Decoder0~6_combout  & (\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~6_combout ),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2[11][2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[11][2]~13 .lut_mask = 16'hCCEC;
defparam \mylcd|line2[11][2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N17
dffeas \mylcd|line2[11][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~12_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][0] .is_wysiwyg = "true";
defparam \mylcd|line2[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N2
cycloneive_lcell_comb \mylcd|curbuf[0]~12 (
// Equation(s):
// \mylcd|curbuf[0]~12_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[15][0]~q ) # ((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|line2[11][0]~q  & !\mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[15][0]~q ),
	.datab(\mylcd|line2[11][0]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~12 .lut_mask = 16'hF0AC;
defparam \mylcd|curbuf[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N2
cycloneive_lcell_comb \mylcd|line2~14 (
// Equation(s):
// \mylcd|line2~14_combout  = (\mylcd|ptr [1] & (\mylcd|ptr [2] & (\myps2|last_data_received [0] & \mylcd|Decoder0~5_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~14 .lut_mask = 16'h8000;
defparam \mylcd|line2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N26
cycloneive_lcell_comb \mylcd|line2[7][2]~15 (
// Equation(s):
// \mylcd|line2[7][2]~15_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|ptr [1] & (\mylcd|ptr [2] & \mylcd|Decoder0~5_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[7][2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[7][2]~15 .lut_mask = 16'hF8F0;
defparam \mylcd|line2[7][2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N3
dffeas \mylcd|line2[7][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~14_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][0] .is_wysiwyg = "true";
defparam \mylcd|line2[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N28
cycloneive_lcell_comb \mylcd|line2~8 (
// Equation(s):
// \mylcd|line2~8_combout  = (\myps2|last_data_received [0] & (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\myps2|last_data_received [0]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~8 .lut_mask = 16'h0800;
defparam \mylcd|line2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y48_N0
cycloneive_lcell_comb \mylcd|line2[3][7]~9 (
// Equation(s):
// \mylcd|line2[3][7]~9_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[3][7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[3][7]~9 .lut_mask = 16'hFF20;
defparam \mylcd|line2[3][7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N29
dffeas \mylcd|line2[3][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][0] .is_wysiwyg = "true";
defparam \mylcd|line2[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N26
cycloneive_lcell_comb \mylcd|curbuf[0]~13 (
// Equation(s):
// \mylcd|curbuf[0]~13_combout  = (\mylcd|curbuf[0]~12_combout  & ((\mylcd|line2[7][0]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[0]~12_combout  & (((\mylcd|Add2~1_combout  & \mylcd|line2[3][0]~q ))))

	.dataa(\mylcd|curbuf[0]~12_combout ),
	.datab(\mylcd|line2[7][0]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[3][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~13 .lut_mask = 16'hDA8A;
defparam \mylcd|curbuf[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N18
cycloneive_lcell_comb \mylcd|Decoder0~0 (
// Equation(s):
// \mylcd|Decoder0~0_combout  = (!\mylcd|always0~0_combout  & (!\mylcd|ptr [0] & ((!\mylcd|Equal0~1_combout ) # (!\mylcd|Equal0~0_combout ))))

	.dataa(\mylcd|Equal0~0_combout ),
	.datab(\mylcd|always0~0_combout ),
	.datac(\mylcd|Equal0~1_combout ),
	.datad(\mylcd|ptr [0]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~0 .lut_mask = 16'h0013;
defparam \mylcd|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N14
cycloneive_lcell_comb \mylcd|Decoder0~10 (
// Equation(s):
// \mylcd|Decoder0~10_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~0_combout  & (\mylcd|ptr [1] & !\mylcd|ptr [3])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~0_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [3]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~10 .lut_mask = 16'h0080;
defparam \mylcd|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N0
cycloneive_lcell_comb \mylcd|line2~22 (
// Equation(s):
// \mylcd|line2~22_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~22 .lut_mask = 16'hF000;
defparam \mylcd|line2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N22
cycloneive_lcell_comb \mylcd|line2[6][0]~23 (
// Equation(s):
// \mylcd|line2[6][0]~23_combout  = (\mylcd|Decoder0~10_combout ) # (\mylcd|always1~1_combout )

	.dataa(\mylcd|Decoder0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[6][0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[6][0]~23 .lut_mask = 16'hFFAA;
defparam \mylcd|line2[6][0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y47_N1
dffeas \mylcd|line2[6][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~22_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][0] .is_wysiwyg = "true";
defparam \mylcd|line2[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N26
cycloneive_lcell_comb \mylcd|Decoder0~7 (
// Equation(s):
// \mylcd|Decoder0~7_combout  = (!\mylcd|ptr [3] & (!\mylcd|ptr [2] & (\mylcd|Decoder0~0_combout  & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~0_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~7 .lut_mask = 16'h1000;
defparam \mylcd|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N2
cycloneive_lcell_comb \mylcd|line2~16 (
// Equation(s):
// \mylcd|line2~16_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~7_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [0]),
	.datac(\mylcd|Decoder0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~16 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N16
cycloneive_lcell_comb \mylcd|line2[2][2]~17 (
// Equation(s):
// \mylcd|line2[2][2]~17_combout  = (\mylcd|Decoder0~7_combout ) # (\mylcd|always1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~7_combout ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[2][2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[2][2]~17 .lut_mask = 16'hFFF0;
defparam \mylcd|line2[2][2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N3
dffeas \mylcd|line2[2][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~16_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][0] .is_wysiwyg = "true";
defparam \mylcd|line2[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N10
cycloneive_lcell_comb \mylcd|Decoder0~9 (
// Equation(s):
// \mylcd|Decoder0~9_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~0_combout  & (\mylcd|ptr [3] & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~0_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~9 .lut_mask = 16'h4000;
defparam \mylcd|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N16
cycloneive_lcell_comb \mylcd|line2~20 (
// Equation(s):
// \mylcd|line2~20_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~9_combout )

	.dataa(\myps2|last_data_received [0]),
	.datab(gnd),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~20_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~20 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N28
cycloneive_lcell_comb \mylcd|line2[10][7]~21 (
// Equation(s):
// \mylcd|line2[10][7]~21_combout  = (\mylcd|Decoder0~9_combout ) # (\mylcd|always1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[10][7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[10][7]~21 .lut_mask = 16'hFFF0;
defparam \mylcd|line2[10][7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N17
dffeas \mylcd|line2[10][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~20_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][0] .is_wysiwyg = "true";
defparam \mylcd|line2[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N4
cycloneive_lcell_comb \mylcd|Decoder0~8 (
// Equation(s):
// \mylcd|Decoder0~8_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~0_combout  & (\mylcd|ptr [1] & \mylcd|ptr [3])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~0_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [3]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~8 .lut_mask = 16'h8000;
defparam \mylcd|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N28
cycloneive_lcell_comb \mylcd|line2~18 (
// Equation(s):
// \mylcd|line2~18_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~8_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [0]),
	.datac(\mylcd|Decoder0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~18 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N8
cycloneive_lcell_comb \mylcd|line2[14][0]~19 (
// Equation(s):
// \mylcd|line2[14][0]~19_combout  = (\mylcd|Decoder0~8_combout ) # (\mylcd|always1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~8_combout ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[14][0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[14][0]~19 .lut_mask = 16'hFFF0;
defparam \mylcd|line2[14][0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y47_N29
dffeas \mylcd|line2[14][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~18_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][0] .is_wysiwyg = "true";
defparam \mylcd|line2[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N0
cycloneive_lcell_comb \mylcd|curbuf[0]~14 (
// Equation(s):
// \mylcd|curbuf[0]~14_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout ) # (\mylcd|line2[14][0]~q )))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[10][0]~q  & (!\mylcd|Add2~1_combout )))

	.dataa(\mylcd|line2[10][0]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[14][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~14 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N28
cycloneive_lcell_comb \mylcd|curbuf[0]~15 (
// Equation(s):
// \mylcd|curbuf[0]~15_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[0]~14_combout  & (\mylcd|line2[6][0]~q )) # (!\mylcd|curbuf[0]~14_combout  & ((\mylcd|line2[2][0]~q ))))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[0]~14_combout ))))

	.dataa(\mylcd|line2[6][0]~q ),
	.datab(\mylcd|line2[2][0]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|curbuf[0]~14_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~15 .lut_mask = 16'hAFC0;
defparam \mylcd|curbuf[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N30
cycloneive_lcell_comb \mylcd|curbuf[0]~16 (
// Equation(s):
// \mylcd|curbuf[0]~16_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[0]~13_combout ) # ((\mylcd|index [1])))) # (!\mylcd|index [0] & (((!\mylcd|index [1] & \mylcd|curbuf[0]~15_combout ))))

	.dataa(\mylcd|curbuf[0]~13_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[0]~15_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~16 .lut_mask = 16'hCBC8;
defparam \mylcd|curbuf[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N18
cycloneive_lcell_comb \mylcd|Decoder0~4 (
// Equation(s):
// \mylcd|Decoder0~4_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~0_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [3])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~0_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [3]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~4 .lut_mask = 16'h0008;
defparam \mylcd|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N8
cycloneive_lcell_comb \mylcd|line2~6 (
// Equation(s):
// \mylcd|line2~6_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [0]),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~6 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N14
cycloneive_lcell_comb \mylcd|line2[4][0]~7 (
// Equation(s):
// \mylcd|line2[4][0]~7_combout  = (\mylcd|Decoder0~4_combout ) # (\mylcd|always1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[4][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[4][0]~7 .lut_mask = 16'hFFF0;
defparam \mylcd|line2[4][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N9
dffeas \mylcd|line2[4][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][0] .is_wysiwyg = "true";
defparam \mylcd|line2[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N12
cycloneive_lcell_comb \mylcd|Decoder0~1 (
// Equation(s):
// \mylcd|Decoder0~1_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~0_combout  & (\mylcd|ptr [3] & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~0_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~1 .lut_mask = 16'h0080;
defparam \mylcd|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N2
cycloneive_lcell_comb \mylcd|line2~0 (
// Equation(s):
// \mylcd|line2~0_combout  = (\mylcd|Decoder0~1_combout  & \myps2|last_data_received [0])

	.dataa(\mylcd|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~0 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N14
cycloneive_lcell_comb \mylcd|line2[12][4]~1 (
// Equation(s):
// \mylcd|line2[12][4]~1_combout  = (\mylcd|Decoder0~1_combout ) # (\mylcd|always1~1_combout )

	.dataa(\mylcd|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\mylcd|always1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2[12][4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[12][4]~1 .lut_mask = 16'hFAFA;
defparam \mylcd|line2[12][4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y45_N3
dffeas \mylcd|line2[12][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][0] .is_wysiwyg = "true";
defparam \mylcd|line2[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N24
cycloneive_lcell_comb \mylcd|Decoder0~3 (
// Equation(s):
// \mylcd|Decoder0~3_combout  = (\mylcd|ptr [3] & (!\mylcd|ptr [2] & (\mylcd|Decoder0~0_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~0_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~3 .lut_mask = 16'h0020;
defparam \mylcd|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N10
cycloneive_lcell_comb \mylcd|line2~4 (
// Equation(s):
// \mylcd|line2~4_combout  = (\mylcd|Decoder0~3_combout  & \myps2|last_data_received [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~3_combout ),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~4 .lut_mask = 16'hF000;
defparam \mylcd|line2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N14
cycloneive_lcell_comb \mylcd|line2[8][2]~5 (
// Equation(s):
// \mylcd|line2[8][2]~5_combout  = (\mylcd|always1~1_combout ) # (\mylcd|Decoder0~3_combout )

	.dataa(\mylcd|always1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[8][2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[8][2]~5 .lut_mask = 16'hFFAA;
defparam \mylcd|line2[8][2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y46_N11
dffeas \mylcd|line2[8][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][0] .is_wysiwyg = "true";
defparam \mylcd|line2[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N24
cycloneive_lcell_comb \mylcd|Decoder0~2 (
// Equation(s):
// \mylcd|Decoder0~2_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~0_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [3])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~0_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [3]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~2 .lut_mask = 16'h0004;
defparam \mylcd|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N0
cycloneive_lcell_comb \mylcd|line2~2 (
// Equation(s):
// \mylcd|line2~2_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~2_combout )

	.dataa(\myps2|last_data_received [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~2 .lut_mask = 16'hAA00;
defparam \mylcd|line2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N16
cycloneive_lcell_comb \mylcd|line2[0][7]~3 (
// Equation(s):
// \mylcd|line2[0][7]~3_combout  = (\mylcd|Decoder0~2_combout ) # (\mylcd|always1~1_combout )

	.dataa(gnd),
	.datab(\mylcd|Decoder0~2_combout ),
	.datac(gnd),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[0][7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[0][7]~3 .lut_mask = 16'hFFCC;
defparam \mylcd|line2[0][7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y46_N1
dffeas \mylcd|line2[0][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][0] .is_wysiwyg = "true";
defparam \mylcd|line2[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N28
cycloneive_lcell_comb \mylcd|curbuf[0]~10 (
// Equation(s):
// \mylcd|curbuf[0]~10_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout ) # (\mylcd|line2[0][0]~q )))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][0]~q  & (!\mylcd|Add2~0_combout )))

	.dataa(\mylcd|line2[8][0]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[0][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~10 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N6
cycloneive_lcell_comb \mylcd|curbuf[0]~11 (
// Equation(s):
// \mylcd|curbuf[0]~11_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[0]~10_combout  & (\mylcd|line2[4][0]~q )) # (!\mylcd|curbuf[0]~10_combout  & ((\mylcd|line2[12][0]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[0]~10_combout ))))

	.dataa(\mylcd|line2[4][0]~q ),
	.datab(\mylcd|line2[12][0]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|curbuf[0]~10_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~11 .lut_mask = 16'hAFC0;
defparam \mylcd|curbuf[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N0
cycloneive_lcell_comb \mylcd|curbuf[0]~19 (
// Equation(s):
// \mylcd|curbuf[0]~19_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[0]~16_combout  & (\mylcd|curbuf[0]~18_combout )) # (!\mylcd|curbuf[0]~16_combout  & ((\mylcd|curbuf[0]~11_combout ))))) # (!\mylcd|index [1] & (((\mylcd|curbuf[0]~16_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[0]~18_combout ),
	.datac(\mylcd|curbuf[0]~16_combout ),
	.datad(\mylcd|curbuf[0]~11_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~19 .lut_mask = 16'hDAD0;
defparam \mylcd|curbuf[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N2
cycloneive_lcell_comb \mylcd|Equal6~0 (
// Equation(s):
// \mylcd|Equal6~0_combout  = (!\mylcd|index [3] & (\mylcd|index [2] & (!\mylcd|index [1] & !\mylcd|index [5])))

	.dataa(\mylcd|index [3]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal6~0 .lut_mask = 16'h0004;
defparam \mylcd|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N2
cycloneive_lcell_comb \mylcd|lcd_data[4]~0 (
// Equation(s):
// \mylcd|lcd_data[4]~0_combout  = ((!\mylcd|index [1] & !\mylcd|index [0])) # (!\mylcd|Equal2~0_combout )

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|lcd_data[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[4]~0 .lut_mask = 16'h3737;
defparam \mylcd|lcd_data[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N12
cycloneive_lcell_comb \mylcd|lcd_data[4]~1 (
// Equation(s):
// \mylcd|lcd_data[4]~1_combout  = ((\mylcd|Equal6~0_combout  & (\mylcd|index [0] $ (!\mylcd|index [4])))) # (!\mylcd|lcd_data[4]~0_combout )

	.dataa(\mylcd|Equal6~0_combout ),
	.datab(\mylcd|lcd_data[4]~0_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [4]),
	.cin(gnd),
	.combout(\mylcd|lcd_data[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[4]~1 .lut_mask = 16'hB33B;
defparam \mylcd|lcd_data[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N16
cycloneive_lcell_comb \mylcd|lcd_data[4]~2 (
// Equation(s):
// \mylcd|lcd_data[4]~2_combout  = (!\mylcd|lcd_data[4]~1_combout  & ((\mylcd|index [0]) # ((\mylcd|index [1]) # (!\mylcd|Equal2~0_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|lcd_data[4]~1_combout ),
	.cin(gnd),
	.combout(\mylcd|lcd_data[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[4]~2 .lut_mask = 16'h00FB;
defparam \mylcd|lcd_data[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N8
cycloneive_lcell_comb \mylcd|LessThan2~0 (
// Equation(s):
// \mylcd|LessThan2~0_combout  = (!\mylcd|index [3] & (((!\mylcd|index [1] & !\mylcd|index [0])) # (!\mylcd|index [2])))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [3]),
	.datad(\mylcd|index [0]),
	.cin(gnd),
	.combout(\mylcd|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan2~0 .lut_mask = 16'h0307;
defparam \mylcd|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N0
cycloneive_lcell_comb \mylcd|LessThan2~1 (
// Equation(s):
// \mylcd|LessThan2~1_combout  = (!\mylcd|index [5] & ((\mylcd|LessThan2~0_combout ) # (!\mylcd|index [4])))

	.dataa(\mylcd|index [4]),
	.datab(gnd),
	.datac(\mylcd|LessThan2~0_combout ),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan2~1 .lut_mask = 16'h00F5;
defparam \mylcd|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N24
cycloneive_lcell_comb \mylcd|Add1~0 (
// Equation(s):
// \mylcd|Add1~0_combout  = \mylcd|index [0] $ (\mylcd|index [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~0 .lut_mask = 16'h0FF0;
defparam \mylcd|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N0
cycloneive_lcell_comb \mylcd|Add1~1 (
// Equation(s):
// \mylcd|Add1~1_combout  = \mylcd|index [2] $ (((\mylcd|index [0]) # (\mylcd|index [1])))

	.dataa(gnd),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~1 .lut_mask = 16'h333C;
defparam \mylcd|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y47_N5
dffeas \mylcd|line1[2][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][0]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][0] .is_wysiwyg = "true";
defparam \mylcd|line1[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N2
cycloneive_lcell_comb \mylcd|line1[6][0]~feeder (
// Equation(s):
// \mylcd|line1[6][0]~feeder_combout  = \mylcd|line2[6][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y47_N3
dffeas \mylcd|line1[6][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][0] .is_wysiwyg = "true";
defparam \mylcd|line1[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N4
cycloneive_lcell_comb \mylcd|curbuf[0]~7 (
// Equation(s):
// \mylcd|curbuf[0]~7_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout ) # ((\mylcd|line1[6][0]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~0_combout  & (\mylcd|line1[2][0]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[2][0]~q ),
	.datad(\mylcd|line1[6][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~7 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y47_N23
dffeas \mylcd|line1[4][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][0]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][0] .is_wysiwyg = "true";
defparam \mylcd|line1[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y47_N25
dffeas \mylcd|line1[0][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][0]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][0] .is_wysiwyg = "true";
defparam \mylcd|line1[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N22
cycloneive_lcell_comb \mylcd|curbuf[0]~8 (
// Equation(s):
// \mylcd|curbuf[0]~8_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[0]~7_combout  & (\mylcd|line1[4][0]~q )) # (!\mylcd|curbuf[0]~7_combout  & ((\mylcd|line1[0][0]~q ))))) # (!\mylcd|Add1~0_combout  & (\mylcd|curbuf[0]~7_combout ))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[0]~7_combout ),
	.datac(\mylcd|line1[4][0]~q ),
	.datad(\mylcd|line1[0][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~8 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y47_N13
dffeas \mylcd|line1[3][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][0]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][0] .is_wysiwyg = "true";
defparam \mylcd|line1[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y47_N11
dffeas \mylcd|line1[7][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][0]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][0] .is_wysiwyg = "true";
defparam \mylcd|line1[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N12
cycloneive_lcell_comb \mylcd|curbuf[0]~0 (
// Equation(s):
// \mylcd|curbuf[0]~0_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout ) # ((\mylcd|line1[7][0]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~0_combout  & (\mylcd|line1[3][0]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[3][0]~q ),
	.datad(\mylcd|line1[7][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~0 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y47_N15
dffeas \mylcd|line1[5][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][0]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][0] .is_wysiwyg = "true";
defparam \mylcd|line1[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y47_N9
dffeas \mylcd|line1[1][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][0]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][0] .is_wysiwyg = "true";
defparam \mylcd|line1[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N8
cycloneive_lcell_comb \mylcd|curbuf[0]~1 (
// Equation(s):
// \mylcd|curbuf[0]~1_combout  = (\mylcd|curbuf[0]~0_combout  & ((\mylcd|line1[5][0]~q ) # ((!\mylcd|Add1~0_combout )))) # (!\mylcd|curbuf[0]~0_combout  & (((\mylcd|line1[1][0]~q  & \mylcd|Add1~0_combout ))))

	.dataa(\mylcd|curbuf[0]~0_combout ),
	.datab(\mylcd|line1[5][0]~q ),
	.datac(\mylcd|line1[1][0]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~1 .lut_mask = 16'hD8AA;
defparam \mylcd|curbuf[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N0
cycloneive_lcell_comb \mylcd|Add1~2 (
// Equation(s):
// \mylcd|Add1~2_combout  = \mylcd|index [3] $ (((\mylcd|index [2] & ((\mylcd|index [1]) # (\mylcd|index [0])))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [3]),
	.cin(gnd),
	.combout(\mylcd|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~2 .lut_mask = 16'h37C8;
defparam \mylcd|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y47_N19
dffeas \mylcd|line1[11][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][0]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][0] .is_wysiwyg = "true";
defparam \mylcd|line1[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N16
cycloneive_lcell_comb \mylcd|line1[9][0]~feeder (
// Equation(s):
// \mylcd|line1[9][0]~feeder_combout  = \mylcd|line2[9][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y45_N17
dffeas \mylcd|line1[9][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][0] .is_wysiwyg = "true";
defparam \mylcd|line1[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N18
cycloneive_lcell_comb \mylcd|curbuf[0]~4 (
// Equation(s):
// \mylcd|curbuf[0]~4_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[9][0]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[11][0]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[11][0]~q ),
	.datad(\mylcd|line1[9][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~4 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y47_N21
dffeas \mylcd|line1[13][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][0]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][0] .is_wysiwyg = "true";
defparam \mylcd|line1[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y43_N9
dffeas \mylcd|line1[15][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][0]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][0] .is_wysiwyg = "true";
defparam \mylcd|line1[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N20
cycloneive_lcell_comb \mylcd|curbuf[0]~5 (
// Equation(s):
// \mylcd|curbuf[0]~5_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[0]~4_combout  & (\mylcd|line1[13][0]~q )) # (!\mylcd|curbuf[0]~4_combout  & ((\mylcd|line1[15][0]~q ))))) # (!\mylcd|Add1~1_combout  & (\mylcd|curbuf[0]~4_combout ))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[0]~4_combout ),
	.datac(\mylcd|line1[13][0]~q ),
	.datad(\mylcd|line1[15][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~5 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N8
cycloneive_lcell_comb \mylcd|line1[8][0]~feeder (
// Equation(s):
// \mylcd|line1[8][0]~feeder_combout  = \mylcd|line2[8][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y47_N9
dffeas \mylcd|line1[8][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][0] .is_wysiwyg = "true";
defparam \mylcd|line1[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y47_N19
dffeas \mylcd|line1[10][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][0]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][0] .is_wysiwyg = "true";
defparam \mylcd|line1[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N18
cycloneive_lcell_comb \mylcd|curbuf[0]~2 (
// Equation(s):
// \mylcd|curbuf[0]~2_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[8][0]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[10][0]~q )))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[8][0]~q ),
	.datac(\mylcd|line1[10][0]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~2 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y47_N17
dffeas \mylcd|line1[12][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][0]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][0] .is_wysiwyg = "true";
defparam \mylcd|line1[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N14
cycloneive_lcell_comb \mylcd|line1[14][0]~feeder (
// Equation(s):
// \mylcd|line1[14][0]~feeder_combout  = \mylcd|line2[14][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y47_N15
dffeas \mylcd|line1[14][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][0] .is_wysiwyg = "true";
defparam \mylcd|line1[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N16
cycloneive_lcell_comb \mylcd|curbuf[0]~3 (
// Equation(s):
// \mylcd|curbuf[0]~3_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[0]~2_combout  & (\mylcd|line1[12][0]~q )) # (!\mylcd|curbuf[0]~2_combout  & ((\mylcd|line1[14][0]~q ))))) # (!\mylcd|Add1~1_combout  & (\mylcd|curbuf[0]~2_combout ))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[0]~2_combout ),
	.datac(\mylcd|line1[12][0]~q ),
	.datad(\mylcd|line1[14][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~3 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N6
cycloneive_lcell_comb \mylcd|curbuf[0]~6 (
// Equation(s):
// \mylcd|curbuf[0]~6_combout  = (\mylcd|index [0] & (((\mylcd|Add1~2_combout ) # (\mylcd|curbuf[0]~3_combout )))) # (!\mylcd|index [0] & (\mylcd|curbuf[0]~5_combout  & (!\mylcd|Add1~2_combout )))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|curbuf[0]~5_combout ),
	.datac(\mylcd|Add1~2_combout ),
	.datad(\mylcd|curbuf[0]~3_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~6 .lut_mask = 16'hAEA4;
defparam \mylcd|curbuf[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N0
cycloneive_lcell_comb \mylcd|curbuf[0]~9 (
// Equation(s):
// \mylcd|curbuf[0]~9_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[0]~6_combout  & (\mylcd|curbuf[0]~8_combout )) # (!\mylcd|curbuf[0]~6_combout  & ((\mylcd|curbuf[0]~1_combout ))))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[0]~6_combout ))))

	.dataa(\mylcd|curbuf[0]~8_combout ),
	.datab(\mylcd|curbuf[0]~1_combout ),
	.datac(\mylcd|Add1~2_combout ),
	.datad(\mylcd|curbuf[0]~6_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~9 .lut_mask = 16'hAFC0;
defparam \mylcd|curbuf[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N6
cycloneive_lcell_comb \mylcd|curbuf[0]~20 (
// Equation(s):
// \mylcd|curbuf[0]~20_combout  = (\mylcd|lcd_data[4]~2_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[0]~9_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[0]~19_combout ))))

	.dataa(\mylcd|curbuf[0]~19_combout ),
	.datab(\mylcd|lcd_data[4]~2_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|curbuf[0]~9_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~20 .lut_mask = 16'hC808;
defparam \mylcd|curbuf[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N0
cycloneive_lcell_comb \mylcd|curbuf[0]~21 (
// Equation(s):
// \mylcd|curbuf[0]~21_combout  = (\mylcd|curbuf[0]~20_combout ) # ((!\mylcd|index [0] & (\mylcd|Equal2~0_combout  & \mylcd|index [1])))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[0]~20_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~21 .lut_mask = 16'hFF40;
defparam \mylcd|curbuf[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N14
cycloneive_lcell_comb \mylcd|lcd_data[0]~3 (
// Equation(s):
// \mylcd|lcd_data[0]~3_combout  = (!\mylcd|state1 [1] & (!\mylcd|state1 [0] & ((!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout ))))

	.dataa(\mylcd|state1 [1]),
	.datab(\mylcd|state1 [0]),
	.datac(\mylcd|LessThan3~0_combout ),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|lcd_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[0]~3 .lut_mask = 16'h0111;
defparam \mylcd|lcd_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N1
dffeas \mylcd|lcd_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[0]~21_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[0] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N14
cycloneive_lcell_comb \mylcd|line2~47 (
// Equation(s):
// \mylcd|line2~47_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~47_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~47 .lut_mask = 16'h4000;
defparam \mylcd|line2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N15
dffeas \mylcd|line2[5][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][4]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][1] .is_wysiwyg = "true";
defparam \mylcd|line2[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N30
cycloneive_lcell_comb \mylcd|line2~44 (
// Equation(s):
// \mylcd|line2~44_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & (!\mylcd|ptr [1] & \myps2|last_data_received [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [1]),
	.cin(gnd),
	.combout(\mylcd|line2~44_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~44 .lut_mask = 16'h0800;
defparam \mylcd|line2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N31
dffeas \mylcd|line2[13][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~44_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][4]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][1] .is_wysiwyg = "true";
defparam \mylcd|line2[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N12
cycloneive_lcell_comb \mylcd|line2~45 (
// Equation(s):
// \mylcd|line2~45_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~45_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~45 .lut_mask = 16'h0040;
defparam \mylcd|line2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N13
dffeas \mylcd|line2[1][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][1] .is_wysiwyg = "true";
defparam \mylcd|line2[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N18
cycloneive_lcell_comb \mylcd|line2~46 (
// Equation(s):
// \mylcd|line2~46_combout  = (\myps2|last_data_received [1] & (\mylcd|Decoder0~6_combout  & (!\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\myps2|last_data_received [1]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~46_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~46 .lut_mask = 16'h0008;
defparam \mylcd|line2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N19
dffeas \mylcd|line2[9][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~46_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][1] .is_wysiwyg = "true";
defparam \mylcd|line2[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N14
cycloneive_lcell_comb \mylcd|curbuf[1]~39 (
// Equation(s):
// \mylcd|curbuf[1]~39_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & (\mylcd|line2[1][1]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[9][1]~q )))))

	.dataa(\mylcd|line2[1][1]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[9][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~39 .lut_mask = 16'hE3E0;
defparam \mylcd|curbuf[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N0
cycloneive_lcell_comb \mylcd|curbuf[1]~40 (
// Equation(s):
// \mylcd|curbuf[1]~40_combout  = (\mylcd|curbuf[1]~39_combout  & ((\mylcd|line2[5][1]~q ) # ((!\mylcd|Add2~0_combout )))) # (!\mylcd|curbuf[1]~39_combout  & (((\mylcd|line2[13][1]~q  & \mylcd|Add2~0_combout ))))

	.dataa(\mylcd|line2[5][1]~q ),
	.datab(\mylcd|line2[13][1]~q ),
	.datac(\mylcd|curbuf[1]~39_combout ),
	.datad(\mylcd|Add2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~40 .lut_mask = 16'hACF0;
defparam \mylcd|curbuf[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N6
cycloneive_lcell_comb \mylcd|line2~40 (
// Equation(s):
// \mylcd|line2~40_combout  = (\mylcd|Decoder0~7_combout  & \myps2|last_data_received [1])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(\myps2|last_data_received [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~40_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~40 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N7
dffeas \mylcd|line2[2][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~40_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][1] .is_wysiwyg = "true";
defparam \mylcd|line2[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N26
cycloneive_lcell_comb \mylcd|line2~43 (
// Equation(s):
// \mylcd|line2~43_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~10_combout )

	.dataa(\myps2|last_data_received [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~43_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~43 .lut_mask = 16'hAA00;
defparam \mylcd|line2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y47_N27
dffeas \mylcd|line2[6][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][1] .is_wysiwyg = "true";
defparam \mylcd|line2[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N30
cycloneive_lcell_comb \mylcd|line2~41 (
// Equation(s):
// \mylcd|line2~41_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~8_combout )

	.dataa(\myps2|last_data_received [1]),
	.datab(gnd),
	.datac(\mylcd|Decoder0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~41_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~41 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y47_N31
dffeas \mylcd|line2[14][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][1] .is_wysiwyg = "true";
defparam \mylcd|line2[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N18
cycloneive_lcell_comb \mylcd|line2~42 (
// Equation(s):
// \mylcd|line2~42_combout  = (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [1])

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~42_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~42 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N19
dffeas \mylcd|line2[10][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~42_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][1] .is_wysiwyg = "true";
defparam \mylcd|line2[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N6
cycloneive_lcell_comb \mylcd|curbuf[1]~36 (
// Equation(s):
// \mylcd|curbuf[1]~36_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & (\mylcd|line2[14][1]~q )) # (!\mylcd|Add2~0_combout  & ((\mylcd|line2[10][1]~q )))))

	.dataa(\mylcd|line2[14][1]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[10][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~36 .lut_mask = 16'hE3E0;
defparam \mylcd|curbuf[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N2
cycloneive_lcell_comb \mylcd|curbuf[1]~37 (
// Equation(s):
// \mylcd|curbuf[1]~37_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[1]~36_combout  & ((\mylcd|line2[6][1]~q ))) # (!\mylcd|curbuf[1]~36_combout  & (\mylcd|line2[2][1]~q )))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[1]~36_combout ))))

	.dataa(\mylcd|line2[2][1]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[6][1]~q ),
	.datad(\mylcd|curbuf[1]~36_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~37 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N28
cycloneive_lcell_comb \mylcd|line2~38 (
// Equation(s):
// \mylcd|line2~38_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & (\mylcd|ptr [1] & \myps2|last_data_received [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [1]),
	.cin(gnd),
	.combout(\mylcd|line2~38_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~38 .lut_mask = 16'h4000;
defparam \mylcd|line2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N29
dffeas \mylcd|line2[11][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~38_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][1] .is_wysiwyg = "true";
defparam \mylcd|line2[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N20
cycloneive_lcell_comb \mylcd|line2~37 (
// Equation(s):
// \mylcd|line2~37_combout  = (\mylcd|ptr [1] & (\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & \myps2|last_data_received [1])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~6_combout ),
	.datad(\myps2|last_data_received [1]),
	.cin(gnd),
	.combout(\mylcd|line2~37_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~37 .lut_mask = 16'h8000;
defparam \mylcd|line2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N21
dffeas \mylcd|line2[15][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][1] .is_wysiwyg = "true";
defparam \mylcd|line2[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N10
cycloneive_lcell_comb \mylcd|curbuf[1]~34 (
// Equation(s):
// \mylcd|curbuf[1]~34_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout ) # (\mylcd|line2[15][1]~q )))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[11][1]~q  & (!\mylcd|Add2~1_combout )))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[11][1]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[15][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~34 .lut_mask = 16'hAEA4;
defparam \mylcd|curbuf[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N26
cycloneive_lcell_comb \mylcd|line2~39 (
// Equation(s):
// \mylcd|line2~39_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [1] & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~39_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~39 .lut_mask = 16'h8000;
defparam \mylcd|line2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y46_N27
dffeas \mylcd|line2[7][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][1] .is_wysiwyg = "true";
defparam \mylcd|line2[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N8
cycloneive_lcell_comb \mylcd|line2~36 (
// Equation(s):
// \mylcd|line2~36_combout  = (\myps2|last_data_received [1] & (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\myps2|last_data_received [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~36_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~36 .lut_mask = 16'h0800;
defparam \mylcd|line2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N9
dffeas \mylcd|line2[3][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~36_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][1] .is_wysiwyg = "true";
defparam \mylcd|line2[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N12
cycloneive_lcell_comb \mylcd|curbuf[1]~35 (
// Equation(s):
// \mylcd|curbuf[1]~35_combout  = (\mylcd|curbuf[1]~34_combout  & (((\mylcd|line2[7][1]~q )) # (!\mylcd|Add2~1_combout ))) # (!\mylcd|curbuf[1]~34_combout  & (\mylcd|Add2~1_combout  & ((\mylcd|line2[3][1]~q ))))

	.dataa(\mylcd|curbuf[1]~34_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[7][1]~q ),
	.datad(\mylcd|line2[3][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~35 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N14
cycloneive_lcell_comb \mylcd|curbuf[1]~38 (
// Equation(s):
// \mylcd|curbuf[1]~38_combout  = (\mylcd|index [1] & (((\mylcd|index [0])))) # (!\mylcd|index [1] & ((\mylcd|index [0] & ((\mylcd|curbuf[1]~35_combout ))) # (!\mylcd|index [0] & (\mylcd|curbuf[1]~37_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[1]~37_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[1]~35_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~38 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N8
cycloneive_lcell_comb \mylcd|line2~34 (
// Equation(s):
// \mylcd|line2~34_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~3_combout )

	.dataa(\myps2|last_data_received [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~34_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~34 .lut_mask = 16'hAA00;
defparam \mylcd|line2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y47_N9
dffeas \mylcd|line2[8][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~34_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][1] .is_wysiwyg = "true";
defparam \mylcd|line2[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N20
cycloneive_lcell_comb \mylcd|line2~33 (
// Equation(s):
// \mylcd|line2~33_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~2_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [1]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~33_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~33 .lut_mask = 16'hCC00;
defparam \mylcd|line2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y46_N21
dffeas \mylcd|line2[0][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][1] .is_wysiwyg = "true";
defparam \mylcd|line2[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N26
cycloneive_lcell_comb \mylcd|curbuf[1]~32 (
// Equation(s):
// \mylcd|curbuf[1]~32_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[0][1]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][1]~q ))))

	.dataa(\mylcd|line2[8][1]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[0][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~32 .lut_mask = 16'hF2C2;
defparam \mylcd|curbuf[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N20
cycloneive_lcell_comb \mylcd|line2~35 (
// Equation(s):
// \mylcd|line2~35_combout  = (\mylcd|Decoder0~4_combout  & \myps2|last_data_received [1])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~4_combout ),
	.datac(\myps2|last_data_received [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~35_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~35 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N21
dffeas \mylcd|line2[4][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][1] .is_wysiwyg = "true";
defparam \mylcd|line2[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N28
cycloneive_lcell_comb \mylcd|line2~32 (
// Equation(s):
// \mylcd|line2~32_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~1_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [1]),
	.datac(\mylcd|Decoder0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~32_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~32 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y45_N29
dffeas \mylcd|line2[12][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~32_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][1] .is_wysiwyg = "true";
defparam \mylcd|line2[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N12
cycloneive_lcell_comb \mylcd|curbuf[1]~33 (
// Equation(s):
// \mylcd|curbuf[1]~33_combout  = (\mylcd|curbuf[1]~32_combout  & (((\mylcd|line2[4][1]~q )) # (!\mylcd|Add2~0_combout ))) # (!\mylcd|curbuf[1]~32_combout  & (\mylcd|Add2~0_combout  & ((\mylcd|line2[12][1]~q ))))

	.dataa(\mylcd|curbuf[1]~32_combout ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[4][1]~q ),
	.datad(\mylcd|line2[12][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~33 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N18
cycloneive_lcell_comb \mylcd|curbuf[1]~41 (
// Equation(s):
// \mylcd|curbuf[1]~41_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[1]~38_combout  & (\mylcd|curbuf[1]~40_combout )) # (!\mylcd|curbuf[1]~38_combout  & ((\mylcd|curbuf[1]~33_combout ))))) # (!\mylcd|index [1] & (((\mylcd|curbuf[1]~38_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[1]~40_combout ),
	.datac(\mylcd|curbuf[1]~38_combout ),
	.datad(\mylcd|curbuf[1]~33_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~41 .lut_mask = 16'hDAD0;
defparam \mylcd|curbuf[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N29
dffeas \mylcd|line1[8][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][1]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][1] .is_wysiwyg = "true";
defparam \mylcd|line1[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N2
cycloneive_lcell_comb \mylcd|line1[12][1]~feeder (
// Equation(s):
// \mylcd|line1[12][1]~feeder_combout  = \mylcd|line2[12][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N3
dffeas \mylcd|line1[12][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][1] .is_wysiwyg = "true";
defparam \mylcd|line1[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N28
cycloneive_lcell_comb \mylcd|curbuf[1]~29 (
// Equation(s):
// \mylcd|curbuf[1]~29_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[12][1]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[8][1]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[8][1]~q ),
	.datad(\mylcd|line1[12][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~29 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N31
dffeas \mylcd|line1[4][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][1]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][1] .is_wysiwyg = "true";
defparam \mylcd|line1[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N24
cycloneive_lcell_comb \mylcd|line1[0][1]~feeder (
// Equation(s):
// \mylcd|line1[0][1]~feeder_combout  = \mylcd|line2[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N25
dffeas \mylcd|line1[0][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][1] .is_wysiwyg = "true";
defparam \mylcd|line1[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N30
cycloneive_lcell_comb \mylcd|curbuf[1]~30 (
// Equation(s):
// \mylcd|curbuf[1]~30_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[1]~29_combout  & (\mylcd|line1[4][1]~q )) # (!\mylcd|curbuf[1]~29_combout  & ((\mylcd|line1[0][1]~q ))))) # (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[1]~29_combout ))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|curbuf[1]~29_combout ),
	.datac(\mylcd|line1[4][1]~q ),
	.datad(\mylcd|line1[0][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~30 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N22
cycloneive_lcell_comb \mylcd|line1[5][1]~feeder (
// Equation(s):
// \mylcd|line1[5][1]~feeder_combout  = \mylcd|line2[5][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N23
dffeas \mylcd|line1[5][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][1] .is_wysiwyg = "true";
defparam \mylcd|line1[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y45_N9
dffeas \mylcd|line1[1][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][1]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][1] .is_wysiwyg = "true";
defparam \mylcd|line1[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y45_N21
dffeas \mylcd|line1[9][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][1]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][1] .is_wysiwyg = "true";
defparam \mylcd|line1[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y45_N11
dffeas \mylcd|line1[13][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][1]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][1] .is_wysiwyg = "true";
defparam \mylcd|line1[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N20
cycloneive_lcell_comb \mylcd|curbuf[1]~22 (
// Equation(s):
// \mylcd|curbuf[1]~22_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[13][1]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[9][1]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[9][1]~q ),
	.datad(\mylcd|line1[13][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~22 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N8
cycloneive_lcell_comb \mylcd|curbuf[1]~23 (
// Equation(s):
// \mylcd|curbuf[1]~23_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[1]~22_combout  & (\mylcd|line1[5][1]~q )) # (!\mylcd|curbuf[1]~22_combout  & ((\mylcd|line1[1][1]~q ))))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[1]~22_combout ))))

	.dataa(\mylcd|line1[5][1]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[1][1]~q ),
	.datad(\mylcd|curbuf[1]~22_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~23 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N4
cycloneive_lcell_comb \mylcd|line1[14][1]~feeder (
// Equation(s):
// \mylcd|line1[14][1]~feeder_combout  = \mylcd|line2[14][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y46_N5
dffeas \mylcd|line1[14][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][1] .is_wysiwyg = "true";
defparam \mylcd|line1[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y46_N17
dffeas \mylcd|line1[10][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][1]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][1] .is_wysiwyg = "true";
defparam \mylcd|line1[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N16
cycloneive_lcell_comb \mylcd|curbuf[1]~26 (
// Equation(s):
// \mylcd|curbuf[1]~26_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & (\mylcd|line1[14][1]~q )) # (!\mylcd|Add1~1_combout  & ((\mylcd|line1[10][1]~q )))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[14][1]~q ),
	.datac(\mylcd|line1[10][1]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~26 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y46_N29
dffeas \mylcd|line1[6][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][1]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][1] .is_wysiwyg = "true";
defparam \mylcd|line1[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N18
cycloneive_lcell_comb \mylcd|line1[2][1]~feeder (
// Equation(s):
// \mylcd|line1[2][1]~feeder_combout  = \mylcd|line2[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[2][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[2][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y46_N19
dffeas \mylcd|line1[2][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][1] .is_wysiwyg = "true";
defparam \mylcd|line1[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N28
cycloneive_lcell_comb \mylcd|curbuf[1]~27 (
// Equation(s):
// \mylcd|curbuf[1]~27_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[1]~26_combout  & (\mylcd|line1[6][1]~q )) # (!\mylcd|curbuf[1]~26_combout  & ((\mylcd|line1[2][1]~q ))))) # (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[1]~26_combout ))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|curbuf[1]~26_combout ),
	.datac(\mylcd|line1[6][1]~q ),
	.datad(\mylcd|line1[2][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~27 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N24
cycloneive_lcell_comb \mylcd|line1[3][1]~feeder (
// Equation(s):
// \mylcd|line1[3][1]~feeder_combout  = \mylcd|line2[3][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y46_N25
dffeas \mylcd|line1[3][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][1] .is_wysiwyg = "true";
defparam \mylcd|line1[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y46_N23
dffeas \mylcd|line1[7][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][1]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][1] .is_wysiwyg = "true";
defparam \mylcd|line1[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N8
cycloneive_lcell_comb \mylcd|line1[15][1]~feeder (
// Equation(s):
// \mylcd|line1[15][1]~feeder_combout  = \mylcd|line2[15][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y46_N9
dffeas \mylcd|line1[15][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][1] .is_wysiwyg = "true";
defparam \mylcd|line1[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y46_N21
dffeas \mylcd|line1[11][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][1]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][1] .is_wysiwyg = "true";
defparam \mylcd|line1[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N20
cycloneive_lcell_comb \mylcd|curbuf[1]~24 (
// Equation(s):
// \mylcd|curbuf[1]~24_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & (\mylcd|line1[15][1]~q )) # (!\mylcd|Add1~1_combout  & ((\mylcd|line1[11][1]~q )))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[15][1]~q ),
	.datac(\mylcd|line1[11][1]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~24 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N22
cycloneive_lcell_comb \mylcd|curbuf[1]~25 (
// Equation(s):
// \mylcd|curbuf[1]~25_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[1]~24_combout  & ((\mylcd|line1[7][1]~q ))) # (!\mylcd|curbuf[1]~24_combout  & (\mylcd|line1[3][1]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[1]~24_combout ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[3][1]~q ),
	.datac(\mylcd|line1[7][1]~q ),
	.datad(\mylcd|curbuf[1]~24_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~25 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N30
cycloneive_lcell_comb \mylcd|curbuf[1]~28 (
// Equation(s):
// \mylcd|curbuf[1]~28_combout  = (\mylcd|index [1] & (\mylcd|curbuf[1]~27_combout  & ((\mylcd|index [0])))) # (!\mylcd|index [1] & (((\mylcd|curbuf[1]~25_combout ) # (\mylcd|index [0]))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[1]~27_combout ),
	.datac(\mylcd|curbuf[1]~25_combout ),
	.datad(\mylcd|index [0]),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~28 .lut_mask = 16'hDD50;
defparam \mylcd|curbuf[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N16
cycloneive_lcell_comb \mylcd|curbuf[1]~31 (
// Equation(s):
// \mylcd|curbuf[1]~31_combout  = (\mylcd|curbuf[1]~28_combout  & ((\mylcd|curbuf[1]~30_combout ) # ((!\mylcd|Add1~0_combout )))) # (!\mylcd|curbuf[1]~28_combout  & (((\mylcd|curbuf[1]~23_combout  & \mylcd|Add1~0_combout ))))

	.dataa(\mylcd|curbuf[1]~30_combout ),
	.datab(\mylcd|curbuf[1]~23_combout ),
	.datac(\mylcd|curbuf[1]~28_combout ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~31 .lut_mask = 16'hACF0;
defparam \mylcd|curbuf[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N4
cycloneive_lcell_comb \mylcd|curbuf[1]~42 (
// Equation(s):
// \mylcd|curbuf[1]~42_combout  = (\mylcd|lcd_data[4]~2_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[1]~31_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[1]~41_combout ))))

	.dataa(\mylcd|LessThan2~1_combout ),
	.datab(\mylcd|curbuf[1]~41_combout ),
	.datac(\mylcd|lcd_data[4]~2_combout ),
	.datad(\mylcd|curbuf[1]~31_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~42 .lut_mask = 16'hE040;
defparam \mylcd|curbuf[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N26
cycloneive_lcell_comb \mylcd|curbuf[1]~43 (
// Equation(s):
// \mylcd|curbuf[1]~43_combout  = (\mylcd|curbuf[1]~42_combout ) # ((\mylcd|index [1] & (\mylcd|Equal2~0_combout  & \mylcd|index [0])))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[1]~42_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~43 .lut_mask = 16'hFF80;
defparam \mylcd|curbuf[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N27
dffeas \mylcd|lcd_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[1]~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[1] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N18
cycloneive_lcell_comb \mylcd|line2~63 (
// Equation(s):
// \mylcd|line2~63_combout  = (\myps2|last_data_received [2] & (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\myps2|last_data_received [2]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~63_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~63 .lut_mask = 16'h0800;
defparam \mylcd|line2~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N19
dffeas \mylcd|line2[5][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~63_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][4]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][2] .is_wysiwyg = "true";
defparam \mylcd|line2[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N26
cycloneive_lcell_comb \mylcd|line1[5][2]~feeder (
// Equation(s):
// \mylcd|line1[5][2]~feeder_combout  = \mylcd|line2[5][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N27
dffeas \mylcd|line1[5][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][2] .is_wysiwyg = "true";
defparam \mylcd|line1[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N2
cycloneive_lcell_comb \mylcd|line2~60 (
// Equation(s):
// \mylcd|line2~60_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~60_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~60 .lut_mask = 16'h0080;
defparam \mylcd|line2~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N3
dffeas \mylcd|line2[13][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~60_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][4]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][2] .is_wysiwyg = "true";
defparam \mylcd|line2[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y48_N13
dffeas \mylcd|line1[13][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][2]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][2] .is_wysiwyg = "true";
defparam \mylcd|line1[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N16
cycloneive_lcell_comb \mylcd|line2~55 (
// Equation(s):
// \mylcd|line2~55_combout  = (\mylcd|ptr [1] & (\mylcd|ptr [2] & (\myps2|last_data_received [2] & \mylcd|Decoder0~5_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [2]),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~55_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~55 .lut_mask = 16'h8000;
defparam \mylcd|line2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N17
dffeas \mylcd|line2[7][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~55_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][2] .is_wysiwyg = "true";
defparam \mylcd|line2[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N6
cycloneive_lcell_comb \mylcd|line1[7][2]~feeder (
// Equation(s):
// \mylcd|line1[7][2]~feeder_combout  = \mylcd|line2[7][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[7][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[7][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N7
dffeas \mylcd|line1[7][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][2] .is_wysiwyg = "true";
defparam \mylcd|line1[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N22
cycloneive_lcell_comb \mylcd|line2~53 (
// Equation(s):
// \mylcd|line2~53_combout  = (\mylcd|Decoder0~6_combout  & (\mylcd|ptr [2] & (\mylcd|ptr [1] & \myps2|last_data_received [2])))

	.dataa(\mylcd|Decoder0~6_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [2]),
	.cin(gnd),
	.combout(\mylcd|line2~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~53 .lut_mask = 16'h8000;
defparam \mylcd|line2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N23
dffeas \mylcd|line2[15][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][2] .is_wysiwyg = "true";
defparam \mylcd|line2[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y48_N25
dffeas \mylcd|line1[15][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][2]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][2] .is_wysiwyg = "true";
defparam \mylcd|line1[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N24
cycloneive_lcell_comb \mylcd|curbuf[2]~44 (
// Equation(s):
// \mylcd|curbuf[2]~44_combout  = (\mylcd|Add1~0_combout  & (((\mylcd|Add1~2_combout )))) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout  & (\mylcd|line1[7][2]~q )) # (!\mylcd|Add1~2_combout  & ((\mylcd|line1[15][2]~q )))))

	.dataa(\mylcd|line1[7][2]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[15][2]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~44 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N12
cycloneive_lcell_comb \mylcd|curbuf[2]~45 (
// Equation(s):
// \mylcd|curbuf[2]~45_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[2]~44_combout  & (\mylcd|line1[5][2]~q )) # (!\mylcd|curbuf[2]~44_combout  & ((\mylcd|line1[13][2]~q ))))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[2]~44_combout ))))

	.dataa(\mylcd|line1[5][2]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[13][2]~q ),
	.datad(\mylcd|curbuf[2]~44_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~45 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N12
cycloneive_lcell_comb \mylcd|line2~52 (
// Equation(s):
// \mylcd|line2~52_combout  = (\myps2|last_data_received [2] & (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\myps2|last_data_received [2]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~52_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~52 .lut_mask = 16'h0800;
defparam \mylcd|line2~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N13
dffeas \mylcd|line2[3][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~52_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][2] .is_wysiwyg = "true";
defparam \mylcd|line2[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N8
cycloneive_lcell_comb \mylcd|line1[3][2]~feeder (
// Equation(s):
// \mylcd|line1[3][2]~feeder_combout  = \mylcd|line2[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y48_N9
dffeas \mylcd|line1[3][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][2] .is_wysiwyg = "true";
defparam \mylcd|line1[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N8
cycloneive_lcell_comb \mylcd|line2~61 (
// Equation(s):
// \mylcd|line2~61_combout  = (\myps2|last_data_received [2] & (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\myps2|last_data_received [2]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~61_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~61 .lut_mask = 16'h0008;
defparam \mylcd|line2~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N9
dffeas \mylcd|line2[1][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~61_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][2] .is_wysiwyg = "true";
defparam \mylcd|line2[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y48_N15
dffeas \mylcd|line1[1][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][2]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][2] .is_wysiwyg = "true";
defparam \mylcd|line1[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N22
cycloneive_lcell_comb \mylcd|line2~62 (
// Equation(s):
// \mylcd|line2~62_combout  = (\myps2|last_data_received [2] & (\mylcd|Decoder0~6_combout  & (!\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\myps2|last_data_received [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~62_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~62 .lut_mask = 16'h0008;
defparam \mylcd|line2~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N23
dffeas \mylcd|line2[9][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~62_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][2] .is_wysiwyg = "true";
defparam \mylcd|line2[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y48_N27
dffeas \mylcd|line1[9][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][2]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][2] .is_wysiwyg = "true";
defparam \mylcd|line1[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N8
cycloneive_lcell_comb \mylcd|line2~54 (
// Equation(s):
// \mylcd|line2~54_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [2] & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~54_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~54 .lut_mask = 16'h4000;
defparam \mylcd|line2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N9
dffeas \mylcd|line2[11][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~54_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][2] .is_wysiwyg = "true";
defparam \mylcd|line2[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y48_N21
dffeas \mylcd|line1[11][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][2]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][2] .is_wysiwyg = "true";
defparam \mylcd|line1[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N20
cycloneive_lcell_comb \mylcd|curbuf[2]~48 (
// Equation(s):
// \mylcd|curbuf[2]~48_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[9][2]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[11][2]~q )))))

	.dataa(\mylcd|line1[9][2]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[11][2]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~48 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N14
cycloneive_lcell_comb \mylcd|curbuf[2]~49 (
// Equation(s):
// \mylcd|curbuf[2]~49_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[2]~48_combout  & ((\mylcd|line1[1][2]~q ))) # (!\mylcd|curbuf[2]~48_combout  & (\mylcd|line1[3][2]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[2]~48_combout ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[3][2]~q ),
	.datac(\mylcd|line1[1][2]~q ),
	.datad(\mylcd|curbuf[2]~48_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~49 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N28
cycloneive_lcell_comb \mylcd|line2~58 (
// Equation(s):
// \mylcd|line2~58_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~9_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [2]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~58_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~58 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N29
dffeas \mylcd|line2[10][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~58_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][2] .is_wysiwyg = "true";
defparam \mylcd|line2[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y48_N13
dffeas \mylcd|line1[10][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][2]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][2] .is_wysiwyg = "true";
defparam \mylcd|line1[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N8
cycloneive_lcell_comb \mylcd|line2~50 (
// Equation(s):
// \mylcd|line2~50_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [2]),
	.datac(\mylcd|Decoder0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~50_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~50 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y46_N9
dffeas \mylcd|line2[8][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~50_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][2] .is_wysiwyg = "true";
defparam \mylcd|line2[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N10
cycloneive_lcell_comb \mylcd|line1[8][2]~feeder (
// Equation(s):
// \mylcd|line1[8][2]~feeder_combout  = \mylcd|line2[8][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y48_N11
dffeas \mylcd|line1[8][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][2] .is_wysiwyg = "true";
defparam \mylcd|line1[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N12
cycloneive_lcell_comb \mylcd|curbuf[2]~46 (
// Equation(s):
// \mylcd|curbuf[2]~46_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[8][2]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[10][2]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[10][2]~q ),
	.datad(\mylcd|line1[8][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~46 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N22
cycloneive_lcell_comb \mylcd|line2~49 (
// Equation(s):
// \mylcd|line2~49_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [2]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~49_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~49 .lut_mask = 16'hF000;
defparam \mylcd|line2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y46_N23
dffeas \mylcd|line2[0][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][2] .is_wysiwyg = "true";
defparam \mylcd|line2[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y48_N7
dffeas \mylcd|line1[0][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][2]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][2] .is_wysiwyg = "true";
defparam \mylcd|line1[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N10
cycloneive_lcell_comb \mylcd|line2~56 (
// Equation(s):
// \mylcd|line2~56_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~7_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [2]),
	.datac(\mylcd|Decoder0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~56_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~56 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N11
dffeas \mylcd|line2[2][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~56_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][2] .is_wysiwyg = "true";
defparam \mylcd|line2[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N16
cycloneive_lcell_comb \mylcd|line1[2][2]~feeder (
// Equation(s):
// \mylcd|line1[2][2]~feeder_combout  = \mylcd|line2[2][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[2][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[2][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y48_N17
dffeas \mylcd|line1[2][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][2] .is_wysiwyg = "true";
defparam \mylcd|line1[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N6
cycloneive_lcell_comb \mylcd|curbuf[2]~47 (
// Equation(s):
// \mylcd|curbuf[2]~47_combout  = (\mylcd|curbuf[2]~46_combout  & (((\mylcd|line1[0][2]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[2]~46_combout  & (\mylcd|Add1~2_combout  & ((\mylcd|line1[2][2]~q ))))

	.dataa(\mylcd|curbuf[2]~46_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[0][2]~q ),
	.datad(\mylcd|line1[2][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~47 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N24
cycloneive_lcell_comb \mylcd|curbuf[2]~50 (
// Equation(s):
// \mylcd|curbuf[2]~50_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|index [0])))) # (!\mylcd|Add1~1_combout  & ((\mylcd|index [0] & ((\mylcd|curbuf[2]~47_combout ))) # (!\mylcd|index [0] & (\mylcd|curbuf[2]~49_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[2]~49_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[2]~47_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~50 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N16
cycloneive_lcell_comb \mylcd|line2~57 (
// Equation(s):
// \mylcd|line2~57_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~8_combout )

	.dataa(\myps2|last_data_received [2]),
	.datab(gnd),
	.datac(\mylcd|Decoder0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~57_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~57 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y47_N17
dffeas \mylcd|line2[14][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~57_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][2] .is_wysiwyg = "true";
defparam \mylcd|line2[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y47_N27
dffeas \mylcd|line1[14][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][2]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][2] .is_wysiwyg = "true";
defparam \mylcd|line1[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N4
cycloneive_lcell_comb \mylcd|line2~59 (
// Equation(s):
// \mylcd|line2~59_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~10_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [2]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~59_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~59 .lut_mask = 16'hCC00;
defparam \mylcd|line2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y47_N5
dffeas \mylcd|line2[6][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~59_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][2] .is_wysiwyg = "true";
defparam \mylcd|line2[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N12
cycloneive_lcell_comb \mylcd|line1[6][2]~feeder (
// Equation(s):
// \mylcd|line1[6][2]~feeder_combout  = \mylcd|line2[6][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y47_N13
dffeas \mylcd|line1[6][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][2] .is_wysiwyg = "true";
defparam \mylcd|line1[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N26
cycloneive_lcell_comb \mylcd|curbuf[2]~51 (
// Equation(s):
// \mylcd|curbuf[2]~51_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout ) # ((\mylcd|line1[6][2]~q )))) # (!\mylcd|Add1~2_combout  & (!\mylcd|Add1~0_combout  & (\mylcd|line1[14][2]~q )))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[14][2]~q ),
	.datad(\mylcd|line1[6][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~51 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N0
cycloneive_lcell_comb \mylcd|line2~51 (
// Equation(s):
// \mylcd|line2~51_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [2]),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~51_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~51 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N1
dffeas \mylcd|line2[4][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][2] .is_wysiwyg = "true";
defparam \mylcd|line2[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y47_N1
dffeas \mylcd|line1[4][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][2]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][2] .is_wysiwyg = "true";
defparam \mylcd|line1[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N22
cycloneive_lcell_comb \mylcd|line2~48 (
// Equation(s):
// \mylcd|line2~48_combout  = (\mylcd|Decoder0~1_combout  & \myps2|last_data_received [2])

	.dataa(\mylcd|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~48_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~48 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y45_N23
dffeas \mylcd|line2[12][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~48_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][2] .is_wysiwyg = "true";
defparam \mylcd|line2[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y47_N7
dffeas \mylcd|line1[12][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][2]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][2] .is_wysiwyg = "true";
defparam \mylcd|line1[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N0
cycloneive_lcell_comb \mylcd|curbuf[2]~52 (
// Equation(s):
// \mylcd|curbuf[2]~52_combout  = (\mylcd|curbuf[2]~51_combout  & (((\mylcd|line1[4][2]~q )) # (!\mylcd|Add1~0_combout ))) # (!\mylcd|curbuf[2]~51_combout  & (\mylcd|Add1~0_combout  & ((\mylcd|line1[12][2]~q ))))

	.dataa(\mylcd|curbuf[2]~51_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[4][2]~q ),
	.datad(\mylcd|line1[12][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~52 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N2
cycloneive_lcell_comb \mylcd|curbuf[2]~53 (
// Equation(s):
// \mylcd|curbuf[2]~53_combout  = (\mylcd|curbuf[2]~50_combout  & (((\mylcd|curbuf[2]~52_combout ) # (!\mylcd|Add1~1_combout )))) # (!\mylcd|curbuf[2]~50_combout  & (\mylcd|curbuf[2]~45_combout  & ((\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|curbuf[2]~45_combout ),
	.datab(\mylcd|curbuf[2]~50_combout ),
	.datac(\mylcd|curbuf[2]~52_combout ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~53 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N18
cycloneive_lcell_comb \mylcd|curbuf[2]~61 (
// Equation(s):
// \mylcd|curbuf[2]~61_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[1][2]~q ) # ((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & (((!\mylcd|Add2~0_combout  & \mylcd|line2[9][2]~q ))))

	.dataa(\mylcd|line2[1][2]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[9][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~61 .lut_mask = 16'hCBC8;
defparam \mylcd|curbuf[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N28
cycloneive_lcell_comb \mylcd|curbuf[2]~62 (
// Equation(s):
// \mylcd|curbuf[2]~62_combout  = (\mylcd|curbuf[2]~61_combout  & (((\mylcd|line2[5][2]~q ) # (!\mylcd|Add2~0_combout )))) # (!\mylcd|curbuf[2]~61_combout  & (\mylcd|line2[13][2]~q  & (\mylcd|Add2~0_combout )))

	.dataa(\mylcd|line2[13][2]~q ),
	.datab(\mylcd|curbuf[2]~61_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[5][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~62 .lut_mask = 16'hEC2C;
defparam \mylcd|curbuf[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N4
cycloneive_lcell_comb \mylcd|curbuf[2]~56 (
// Equation(s):
// \mylcd|curbuf[2]~56_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[15][2]~q ) # ((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|line2[11][2]~q  & !\mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[15][2]~q ),
	.datab(\mylcd|line2[11][2]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~56 .lut_mask = 16'hF0AC;
defparam \mylcd|curbuf[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N14
cycloneive_lcell_comb \mylcd|curbuf[2]~57 (
// Equation(s):
// \mylcd|curbuf[2]~57_combout  = (\mylcd|curbuf[2]~56_combout  & (((\mylcd|line2[7][2]~q ) # (!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[2]~56_combout  & (\mylcd|line2[3][2]~q  & ((\mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[3][2]~q ),
	.datab(\mylcd|line2[7][2]~q ),
	.datac(\mylcd|curbuf[2]~56_combout ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~57 .lut_mask = 16'hCAF0;
defparam \mylcd|curbuf[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N22
cycloneive_lcell_comb \mylcd|curbuf[2]~58 (
// Equation(s):
// \mylcd|curbuf[2]~58_combout  = (\mylcd|Add2~1_combout  & (\mylcd|Add2~0_combout )) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & ((\mylcd|line2[14][2]~q ))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[10][2]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[10][2]~q ),
	.datad(\mylcd|line2[14][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~58 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N2
cycloneive_lcell_comb \mylcd|curbuf[2]~59 (
// Equation(s):
// \mylcd|curbuf[2]~59_combout  = (\mylcd|curbuf[2]~58_combout  & ((\mylcd|line2[6][2]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[2]~58_combout  & (((\mylcd|line2[2][2]~q  & \mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[6][2]~q ),
	.datab(\mylcd|line2[2][2]~q ),
	.datac(\mylcd|curbuf[2]~58_combout ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~59 .lut_mask = 16'hACF0;
defparam \mylcd|curbuf[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N8
cycloneive_lcell_comb \mylcd|curbuf[2]~60 (
// Equation(s):
// \mylcd|curbuf[2]~60_combout  = (\mylcd|index [1] & (\mylcd|index [0])) # (!\mylcd|index [1] & ((\mylcd|index [0] & (\mylcd|curbuf[2]~57_combout )) # (!\mylcd|index [0] & ((\mylcd|curbuf[2]~59_combout )))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[2]~57_combout ),
	.datad(\mylcd|curbuf[2]~59_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~60 .lut_mask = 16'hD9C8;
defparam \mylcd|curbuf[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N10
cycloneive_lcell_comb \mylcd|curbuf[2]~54 (
// Equation(s):
// \mylcd|curbuf[2]~54_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[0][2]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][2]~q ))))

	.dataa(\mylcd|line2[8][2]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[0][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~54 .lut_mask = 16'hF2C2;
defparam \mylcd|curbuf[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N24
cycloneive_lcell_comb \mylcd|curbuf[2]~55 (
// Equation(s):
// \mylcd|curbuf[2]~55_combout  = (\mylcd|curbuf[2]~54_combout  & (((\mylcd|line2[4][2]~q )) # (!\mylcd|Add2~0_combout ))) # (!\mylcd|curbuf[2]~54_combout  & (\mylcd|Add2~0_combout  & (\mylcd|line2[12][2]~q )))

	.dataa(\mylcd|curbuf[2]~54_combout ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[12][2]~q ),
	.datad(\mylcd|line2[4][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~55 .lut_mask = 16'hEA62;
defparam \mylcd|curbuf[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N30
cycloneive_lcell_comb \mylcd|curbuf[2]~63 (
// Equation(s):
// \mylcd|curbuf[2]~63_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[2]~60_combout  & (\mylcd|curbuf[2]~62_combout )) # (!\mylcd|curbuf[2]~60_combout  & ((\mylcd|curbuf[2]~55_combout ))))) # (!\mylcd|index [1] & (((\mylcd|curbuf[2]~60_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[2]~62_combout ),
	.datac(\mylcd|curbuf[2]~60_combout ),
	.datad(\mylcd|curbuf[2]~55_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~63 .lut_mask = 16'hDAD0;
defparam \mylcd|curbuf[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N8
cycloneive_lcell_comb \mylcd|curbuf[2]~64 (
// Equation(s):
// \mylcd|curbuf[2]~64_combout  = (\mylcd|lcd_data[4]~2_combout  & ((\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[2]~53_combout )) # (!\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[2]~63_combout )))))

	.dataa(\mylcd|curbuf[2]~53_combout ),
	.datab(\mylcd|lcd_data[4]~2_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|curbuf[2]~63_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~64 .lut_mask = 16'h8C80;
defparam \mylcd|curbuf[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N28
cycloneive_lcell_comb \mylcd|curbuf[2]~65 (
// Equation(s):
// \mylcd|curbuf[2]~65_combout  = (\mylcd|curbuf[2]~64_combout ) # ((\mylcd|index [0] & \mylcd|Equal2~0_combout ))

	.dataa(\mylcd|index [0]),
	.datab(gnd),
	.datac(\mylcd|curbuf[2]~64_combout ),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~65 .lut_mask = 16'hFAF0;
defparam \mylcd|curbuf[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N29
dffeas \mylcd|lcd_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[2]~65_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[2] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N20
cycloneive_lcell_comb \mylcd|line2~77 (
// Equation(s):
// \mylcd|line2~77_combout  = (\myps2|last_data_received [3] & (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\myps2|last_data_received [3]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~77_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~77 .lut_mask = 16'h0008;
defparam \mylcd|line2~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N21
dffeas \mylcd|line2[1][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~77_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][3] .is_wysiwyg = "true";
defparam \mylcd|line2[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N26
cycloneive_lcell_comb \mylcd|line2~78 (
// Equation(s):
// \mylcd|line2~78_combout  = (\myps2|last_data_received [3] & (\mylcd|Decoder0~6_combout  & (!\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\myps2|last_data_received [3]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~78_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~78 .lut_mask = 16'h0008;
defparam \mylcd|line2~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N27
dffeas \mylcd|line2[9][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~78_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][3] .is_wysiwyg = "true";
defparam \mylcd|line2[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N0
cycloneive_lcell_comb \mylcd|curbuf[3]~83 (
// Equation(s):
// \mylcd|curbuf[3]~83_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[1][3]~q ) # ((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & (((!\mylcd|Add2~0_combout  & \mylcd|line2[9][3]~q ))))

	.dataa(\mylcd|line2[1][3]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[9][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~83 .lut_mask = 16'hCBC8;
defparam \mylcd|curbuf[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N22
cycloneive_lcell_comb \mylcd|line2~76 (
// Equation(s):
// \mylcd|line2~76_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & (!\mylcd|ptr [1] & \myps2|last_data_received [3])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\mylcd|line2~76_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~76 .lut_mask = 16'h0800;
defparam \mylcd|line2~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N23
dffeas \mylcd|line2[13][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~76_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][4]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][3] .is_wysiwyg = "true";
defparam \mylcd|line2[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N6
cycloneive_lcell_comb \mylcd|line2~79 (
// Equation(s):
// \mylcd|line2~79_combout  = (\myps2|last_data_received [3] & (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\myps2|last_data_received [3]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~79_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~79 .lut_mask = 16'h0800;
defparam \mylcd|line2~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N7
dffeas \mylcd|line2[5][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~79_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][4]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][3] .is_wysiwyg = "true";
defparam \mylcd|line2[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N26
cycloneive_lcell_comb \mylcd|curbuf[3]~84 (
// Equation(s):
// \mylcd|curbuf[3]~84_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[3]~83_combout  & ((\mylcd|line2[5][3]~q ))) # (!\mylcd|curbuf[3]~83_combout  & (\mylcd|line2[13][3]~q )))) # (!\mylcd|Add2~0_combout  & (\mylcd|curbuf[3]~83_combout ))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|curbuf[3]~83_combout ),
	.datac(\mylcd|line2[13][3]~q ),
	.datad(\mylcd|line2[5][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~84 .lut_mask = 16'hEC64;
defparam \mylcd|curbuf[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N0
cycloneive_lcell_comb \mylcd|line2~64 (
// Equation(s):
// \mylcd|line2~64_combout  = (\mylcd|Decoder0~1_combout  & \myps2|last_data_received [3])

	.dataa(\mylcd|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~64_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~64 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y45_N1
dffeas \mylcd|line2[12][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~64_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][3] .is_wysiwyg = "true";
defparam \mylcd|line2[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N4
cycloneive_lcell_comb \mylcd|line2~67 (
// Equation(s):
// \mylcd|line2~67_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [3]),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~67_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~67 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N5
dffeas \mylcd|line2[4][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~67_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][3] .is_wysiwyg = "true";
defparam \mylcd|line2[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N10
cycloneive_lcell_comb \mylcd|line2~66 (
// Equation(s):
// \mylcd|line2~66_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [3]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~66_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~66 .lut_mask = 16'hCC00;
defparam \mylcd|line2~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y47_N11
dffeas \mylcd|line2[8][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~66_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][3] .is_wysiwyg = "true";
defparam \mylcd|line2[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N2
cycloneive_lcell_comb \mylcd|line2~65 (
// Equation(s):
// \mylcd|line2~65_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [3]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~65_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~65 .lut_mask = 16'hF000;
defparam \mylcd|line2~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y46_N3
dffeas \mylcd|line2[0][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~65_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][3] .is_wysiwyg = "true";
defparam \mylcd|line2[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N28
cycloneive_lcell_comb \mylcd|curbuf[3]~76 (
// Equation(s):
// \mylcd|curbuf[3]~76_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout ) # (\mylcd|line2[0][3]~q )))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][3]~q  & (!\mylcd|Add2~0_combout )))

	.dataa(\mylcd|line2[8][3]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[0][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~76 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N14
cycloneive_lcell_comb \mylcd|curbuf[3]~77 (
// Equation(s):
// \mylcd|curbuf[3]~77_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[3]~76_combout  & ((\mylcd|line2[4][3]~q ))) # (!\mylcd|curbuf[3]~76_combout  & (\mylcd|line2[12][3]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[3]~76_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[12][3]~q ),
	.datac(\mylcd|line2[4][3]~q ),
	.datad(\mylcd|curbuf[3]~76_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~77 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N30
cycloneive_lcell_comb \mylcd|line2~74 (
// Equation(s):
// \mylcd|line2~74_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~9_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [3]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~74_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~74 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N31
dffeas \mylcd|line2[10][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~74_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][3] .is_wysiwyg = "true";
defparam \mylcd|line2[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N4
cycloneive_lcell_comb \mylcd|line2~73 (
// Equation(s):
// \mylcd|line2~73_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~8_combout )

	.dataa(\myps2|last_data_received [3]),
	.datab(gnd),
	.datac(\mylcd|Decoder0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~73_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~73 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y47_N5
dffeas \mylcd|line2[14][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~73_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][3] .is_wysiwyg = "true";
defparam \mylcd|line2[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N8
cycloneive_lcell_comb \mylcd|curbuf[3]~80 (
// Equation(s):
// \mylcd|curbuf[3]~80_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout ) # ((\mylcd|line2[14][3]~q )))) # (!\mylcd|Add2~0_combout  & (!\mylcd|Add2~1_combout  & (\mylcd|line2[10][3]~q )))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[10][3]~q ),
	.datad(\mylcd|line2[14][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~80 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N22
cycloneive_lcell_comb \mylcd|line2~72 (
// Equation(s):
// \mylcd|line2~72_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~7_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [3]),
	.datac(\mylcd|Decoder0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~72_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~72 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N23
dffeas \mylcd|line2[2][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~72_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][3] .is_wysiwyg = "true";
defparam \mylcd|line2[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N14
cycloneive_lcell_comb \mylcd|line2~75 (
// Equation(s):
// \mylcd|line2~75_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~10_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [3]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~75_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~75 .lut_mask = 16'hCC00;
defparam \mylcd|line2~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y47_N15
dffeas \mylcd|line2[6][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~75_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][3] .is_wysiwyg = "true";
defparam \mylcd|line2[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N18
cycloneive_lcell_comb \mylcd|curbuf[3]~81 (
// Equation(s):
// \mylcd|curbuf[3]~81_combout  = (\mylcd|curbuf[3]~80_combout  & (((\mylcd|line2[6][3]~q )) # (!\mylcd|Add2~1_combout ))) # (!\mylcd|curbuf[3]~80_combout  & (\mylcd|Add2~1_combout  & (\mylcd|line2[2][3]~q )))

	.dataa(\mylcd|curbuf[3]~80_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[2][3]~q ),
	.datad(\mylcd|line2[6][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~81 .lut_mask = 16'hEA62;
defparam \mylcd|curbuf[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N24
cycloneive_lcell_comb \mylcd|line2~68 (
// Equation(s):
// \mylcd|line2~68_combout  = (\myps2|last_data_received [3] & (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\myps2|last_data_received [3]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~68_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~68 .lut_mask = 16'h0800;
defparam \mylcd|line2~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N25
dffeas \mylcd|line2[3][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~68_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][3] .is_wysiwyg = "true";
defparam \mylcd|line2[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N4
cycloneive_lcell_comb \mylcd|line2~71 (
// Equation(s):
// \mylcd|line2~71_combout  = (\mylcd|ptr [1] & (\mylcd|ptr [2] & (\myps2|last_data_received [3] & \mylcd|Decoder0~5_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [3]),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~71_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~71 .lut_mask = 16'h8000;
defparam \mylcd|line2~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N5
dffeas \mylcd|line2[7][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~71_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][3] .is_wysiwyg = "true";
defparam \mylcd|line2[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N10
cycloneive_lcell_comb \mylcd|line2~69 (
// Equation(s):
// \mylcd|line2~69_combout  = (\mylcd|Decoder0~6_combout  & (\mylcd|ptr [2] & (\mylcd|ptr [1] & \myps2|last_data_received [3])))

	.dataa(\mylcd|Decoder0~6_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\mylcd|line2~69_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~69 .lut_mask = 16'h8000;
defparam \mylcd|line2~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N11
dffeas \mylcd|line2[15][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~69_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][3] .is_wysiwyg = "true";
defparam \mylcd|line2[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N12
cycloneive_lcell_comb \mylcd|line2~70 (
// Equation(s):
// \mylcd|line2~70_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & (\mylcd|ptr [1] & \myps2|last_data_received [3])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\mylcd|line2~70_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~70 .lut_mask = 16'h4000;
defparam \mylcd|line2~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N13
dffeas \mylcd|line2[11][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~70_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][3] .is_wysiwyg = "true";
defparam \mylcd|line2[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N28
cycloneive_lcell_comb \mylcd|curbuf[3]~78 (
// Equation(s):
// \mylcd|curbuf[3]~78_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout ) # ((\mylcd|line2[15][3]~q )))) # (!\mylcd|Add2~0_combout  & (!\mylcd|Add2~1_combout  & ((\mylcd|line2[11][3]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[15][3]~q ),
	.datad(\mylcd|line2[11][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~78 .lut_mask = 16'hB9A8;
defparam \mylcd|curbuf[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N14
cycloneive_lcell_comb \mylcd|curbuf[3]~79 (
// Equation(s):
// \mylcd|curbuf[3]~79_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[3]~78_combout  & ((\mylcd|line2[7][3]~q ))) # (!\mylcd|curbuf[3]~78_combout  & (\mylcd|line2[3][3]~q )))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[3]~78_combout ))))

	.dataa(\mylcd|line2[3][3]~q ),
	.datab(\mylcd|line2[7][3]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|curbuf[3]~78_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~79 .lut_mask = 16'hCFA0;
defparam \mylcd|curbuf[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N4
cycloneive_lcell_comb \mylcd|curbuf[3]~82 (
// Equation(s):
// \mylcd|curbuf[3]~82_combout  = (\mylcd|index [0] & (((\mylcd|curbuf[3]~79_combout ) # (\mylcd|index [1])))) # (!\mylcd|index [0] & (\mylcd|curbuf[3]~81_combout  & ((!\mylcd|index [1]))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|curbuf[3]~81_combout ),
	.datac(\mylcd|curbuf[3]~79_combout ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~82 .lut_mask = 16'hAAE4;
defparam \mylcd|curbuf[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N6
cycloneive_lcell_comb \mylcd|curbuf[3]~85 (
// Equation(s):
// \mylcd|curbuf[3]~85_combout  = (\mylcd|curbuf[3]~82_combout  & ((\mylcd|curbuf[3]~84_combout ) # ((!\mylcd|index [1])))) # (!\mylcd|curbuf[3]~82_combout  & (((\mylcd|curbuf[3]~77_combout  & \mylcd|index [1]))))

	.dataa(\mylcd|curbuf[3]~84_combout ),
	.datab(\mylcd|curbuf[3]~77_combout ),
	.datac(\mylcd|curbuf[3]~82_combout ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~85 .lut_mask = 16'hACF0;
defparam \mylcd|curbuf[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N30
cycloneive_lcell_comb \mylcd|line1[6][3]~feeder (
// Equation(s):
// \mylcd|line1[6][3]~feeder_combout  = \mylcd|line2[6][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N31
dffeas \mylcd|line1[6][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][3] .is_wysiwyg = "true";
defparam \mylcd|line1[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y45_N25
dffeas \mylcd|line1[2][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][3]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][3] .is_wysiwyg = "true";
defparam \mylcd|line1[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N24
cycloneive_lcell_comb \mylcd|curbuf[3]~73 (
// Equation(s):
// \mylcd|curbuf[3]~73_combout  = (\mylcd|Add1~0_combout  & (((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout  & (\mylcd|line1[6][3]~q )) # (!\mylcd|Add1~1_combout  & ((\mylcd|line1[2][3]~q )))))

	.dataa(\mylcd|line1[6][3]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[2][3]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~73 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N11
dffeas \mylcd|line1[4][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][3]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][3] .is_wysiwyg = "true";
defparam \mylcd|line1[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N20
cycloneive_lcell_comb \mylcd|line1[0][3]~feeder (
// Equation(s):
// \mylcd|line1[0][3]~feeder_combout  = \mylcd|line2[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N21
dffeas \mylcd|line1[0][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][3] .is_wysiwyg = "true";
defparam \mylcd|line1[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N10
cycloneive_lcell_comb \mylcd|curbuf[3]~74 (
// Equation(s):
// \mylcd|curbuf[3]~74_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[3]~73_combout  & (\mylcd|line1[4][3]~q )) # (!\mylcd|curbuf[3]~73_combout  & ((\mylcd|line1[0][3]~q ))))) # (!\mylcd|Add1~0_combout  & (\mylcd|curbuf[3]~73_combout ))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[3]~73_combout ),
	.datac(\mylcd|line1[4][3]~q ),
	.datad(\mylcd|line1[0][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~74 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N12
cycloneive_lcell_comb \mylcd|line1[14][3]~feeder (
// Equation(s):
// \mylcd|line1[14][3]~feeder_combout  = \mylcd|line2[14][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N13
dffeas \mylcd|line1[14][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][3] .is_wysiwyg = "true";
defparam \mylcd|line1[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N22
cycloneive_lcell_comb \mylcd|line1[8][3]~feeder (
// Equation(s):
// \mylcd|line1[8][3]~feeder_combout  = \mylcd|line2[8][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N23
dffeas \mylcd|line1[8][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][3] .is_wysiwyg = "true";
defparam \mylcd|line1[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y45_N17
dffeas \mylcd|line1[10][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][3]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][3] .is_wysiwyg = "true";
defparam \mylcd|line1[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N16
cycloneive_lcell_comb \mylcd|curbuf[3]~68 (
// Equation(s):
// \mylcd|curbuf[3]~68_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|line1[8][3]~q ) # ((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|line1[10][3]~q  & !\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|line1[8][3]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[10][3]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~68 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N3
dffeas \mylcd|line1[12][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][3]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][3] .is_wysiwyg = "true";
defparam \mylcd|line1[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N2
cycloneive_lcell_comb \mylcd|curbuf[3]~69 (
// Equation(s):
// \mylcd|curbuf[3]~69_combout  = (\mylcd|curbuf[3]~68_combout  & (((\mylcd|line1[12][3]~q ) # (!\mylcd|Add1~1_combout )))) # (!\mylcd|curbuf[3]~68_combout  & (\mylcd|line1[14][3]~q  & ((\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|line1[14][3]~q ),
	.datab(\mylcd|curbuf[3]~68_combout ),
	.datac(\mylcd|line1[12][3]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~69 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N21
dffeas \mylcd|line1[11][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][3]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][3] .is_wysiwyg = "true";
defparam \mylcd|line1[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N2
cycloneive_lcell_comb \mylcd|line1[9][3]~feeder (
// Equation(s):
// \mylcd|line1[9][3]~feeder_combout  = \mylcd|line2[9][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N3
dffeas \mylcd|line1[9][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][3] .is_wysiwyg = "true";
defparam \mylcd|line1[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N20
cycloneive_lcell_comb \mylcd|curbuf[3]~70 (
// Equation(s):
// \mylcd|curbuf[3]~70_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[9][3]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[11][3]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[11][3]~q ),
	.datad(\mylcd|line1[9][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~70 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N23
dffeas \mylcd|line1[13][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][3]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][3] .is_wysiwyg = "true";
defparam \mylcd|line1[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y45_N25
dffeas \mylcd|line1[15][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][3]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][3] .is_wysiwyg = "true";
defparam \mylcd|line1[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N22
cycloneive_lcell_comb \mylcd|curbuf[3]~71 (
// Equation(s):
// \mylcd|curbuf[3]~71_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[3]~70_combout  & (\mylcd|line1[13][3]~q )) # (!\mylcd|curbuf[3]~70_combout  & ((\mylcd|line1[15][3]~q ))))) # (!\mylcd|Add1~1_combout  & (\mylcd|curbuf[3]~70_combout ))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[3]~70_combout ),
	.datac(\mylcd|line1[13][3]~q ),
	.datad(\mylcd|line1[15][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~71 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N8
cycloneive_lcell_comb \mylcd|curbuf[3]~72 (
// Equation(s):
// \mylcd|curbuf[3]~72_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[3]~69_combout ) # ((\mylcd|Add1~2_combout )))) # (!\mylcd|index [0] & (((!\mylcd|Add1~2_combout  & \mylcd|curbuf[3]~71_combout ))))

	.dataa(\mylcd|curbuf[3]~69_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|Add1~2_combout ),
	.datad(\mylcd|curbuf[3]~71_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~72 .lut_mask = 16'hCBC8;
defparam \mylcd|curbuf[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N6
cycloneive_lcell_comb \mylcd|line1[5][3]~feeder (
// Equation(s):
// \mylcd|line1[5][3]~feeder_combout  = \mylcd|line2[5][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N7
dffeas \mylcd|line1[5][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][3] .is_wysiwyg = "true";
defparam \mylcd|line1[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y45_N17
dffeas \mylcd|line1[7][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][3]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][3] .is_wysiwyg = "true";
defparam \mylcd|line1[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y45_N13
dffeas \mylcd|line1[3][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][3]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][3] .is_wysiwyg = "true";
defparam \mylcd|line1[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y45_N19
dffeas \mylcd|line1[1][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][3]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][3] .is_wysiwyg = "true";
defparam \mylcd|line1[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N12
cycloneive_lcell_comb \mylcd|curbuf[3]~66 (
// Equation(s):
// \mylcd|curbuf[3]~66_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[1][3]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[3][3]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[3][3]~q ),
	.datad(\mylcd|line1[1][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~66 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N16
cycloneive_lcell_comb \mylcd|curbuf[3]~67 (
// Equation(s):
// \mylcd|curbuf[3]~67_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[3]~66_combout  & (\mylcd|line1[5][3]~q )) # (!\mylcd|curbuf[3]~66_combout  & ((\mylcd|line1[7][3]~q ))))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[3]~66_combout ))))

	.dataa(\mylcd|line1[5][3]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[7][3]~q ),
	.datad(\mylcd|curbuf[3]~66_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~67 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N10
cycloneive_lcell_comb \mylcd|curbuf[3]~75 (
// Equation(s):
// \mylcd|curbuf[3]~75_combout  = (\mylcd|curbuf[3]~72_combout  & ((\mylcd|curbuf[3]~74_combout ) # ((!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[3]~72_combout  & (((\mylcd|Add1~2_combout  & \mylcd|curbuf[3]~67_combout ))))

	.dataa(\mylcd|curbuf[3]~74_combout ),
	.datab(\mylcd|curbuf[3]~72_combout ),
	.datac(\mylcd|Add1~2_combout ),
	.datad(\mylcd|curbuf[3]~67_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~75 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N6
cycloneive_lcell_comb \mylcd|curbuf[3]~86 (
// Equation(s):
// \mylcd|curbuf[3]~86_combout  = ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[3]~75_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[3]~85_combout ))) # (!\mylcd|lcd_data[4]~2_combout )

	.dataa(\mylcd|curbuf[3]~85_combout ),
	.datab(\mylcd|curbuf[3]~75_combout ),
	.datac(\mylcd|lcd_data[4]~2_combout ),
	.datad(\mylcd|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~86 .lut_mask = 16'hCFAF;
defparam \mylcd|curbuf[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N14
cycloneive_lcell_comb \mylcd|curbuf[3]~87 (
// Equation(s):
// \mylcd|curbuf[3]~87_combout  = (\mylcd|curbuf[3]~86_combout  & (((\mylcd|Equal2~0_combout  & !\mylcd|index [1])) # (!\mylcd|lcd_data[4]~1_combout )))

	.dataa(\mylcd|lcd_data[4]~1_combout ),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[3]~86_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~87 .lut_mask = 16'h5D00;
defparam \mylcd|curbuf[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N15
dffeas \mylcd|lcd_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[3]~87_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[3] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N24
cycloneive_lcell_comb \mylcd|line2~88 (
// Equation(s):
// \mylcd|line2~88_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~7_combout )

	.dataa(\myps2|last_data_received [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~88_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~88 .lut_mask = 16'hAA00;
defparam \mylcd|line2~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y46_N25
dffeas \mylcd|line2[2][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~88_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][4] .is_wysiwyg = "true";
defparam \mylcd|line2[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N2
cycloneive_lcell_comb \mylcd|line1[2][4]~feeder (
// Equation(s):
// \mylcd|line1[2][4]~feeder_combout  = \mylcd|line2[2][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[2][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[2][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y46_N3
dffeas \mylcd|line1[2][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][4] .is_wysiwyg = "true";
defparam \mylcd|line1[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N16
cycloneive_lcell_comb \mylcd|line2~91 (
// Equation(s):
// \mylcd|line2~91_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [4]),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~91_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~91 .lut_mask = 16'hF000;
defparam \mylcd|line2~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y47_N17
dffeas \mylcd|line2[6][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~91_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][4] .is_wysiwyg = "true";
defparam \mylcd|line2[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y46_N9
dffeas \mylcd|line1[6][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][4]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][4] .is_wysiwyg = "true";
defparam \mylcd|line1[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N8
cycloneive_lcell_comb \mylcd|line2~90 (
// Equation(s):
// \mylcd|line2~90_combout  = (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [4])

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~90_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~90 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N9
dffeas \mylcd|line2[10][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~90_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][4] .is_wysiwyg = "true";
defparam \mylcd|line2[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y46_N23
dffeas \mylcd|line1[10][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][4]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][4] .is_wysiwyg = "true";
defparam \mylcd|line1[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N18
cycloneive_lcell_comb \mylcd|line2~89 (
// Equation(s):
// \mylcd|line2~89_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~8_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [4]),
	.datac(\mylcd|Decoder0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~89_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~89 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y47_N19
dffeas \mylcd|line2[14][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~89_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][4] .is_wysiwyg = "true";
defparam \mylcd|line2[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y46_N21
dffeas \mylcd|line1[14][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][4]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][4] .is_wysiwyg = "true";
defparam \mylcd|line1[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N22
cycloneive_lcell_comb \mylcd|curbuf[4]~92 (
// Equation(s):
// \mylcd|curbuf[4]~92_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[14][4]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[10][4]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[10][4]~q ),
	.datad(\mylcd|line1[14][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~92 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N8
cycloneive_lcell_comb \mylcd|curbuf[4]~93 (
// Equation(s):
// \mylcd|curbuf[4]~93_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[4]~92_combout  & ((\mylcd|line1[6][4]~q ))) # (!\mylcd|curbuf[4]~92_combout  & (\mylcd|line1[2][4]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[4]~92_combout ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[2][4]~q ),
	.datac(\mylcd|line1[6][4]~q ),
	.datad(\mylcd|curbuf[4]~92_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~93 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N20
cycloneive_lcell_comb \mylcd|line2~84 (
// Equation(s):
// \mylcd|line2~84_combout  = (\myps2|last_data_received [4] & (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\myps2|last_data_received [4]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~84_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~84 .lut_mask = 16'h0800;
defparam \mylcd|line2~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N21
dffeas \mylcd|line2[3][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~84_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][4] .is_wysiwyg = "true";
defparam \mylcd|line2[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N18
cycloneive_lcell_comb \mylcd|line1[3][4]~feeder (
// Equation(s):
// \mylcd|line1[3][4]~feeder_combout  = \mylcd|line2[3][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y46_N19
dffeas \mylcd|line1[3][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][4] .is_wysiwyg = "true";
defparam \mylcd|line1[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N24
cycloneive_lcell_comb \mylcd|line2~87 (
// Equation(s):
// \mylcd|line2~87_combout  = (\myps2|last_data_received [4] & (\mylcd|ptr [2] & (\mylcd|ptr [1] & \mylcd|Decoder0~5_combout )))

	.dataa(\myps2|last_data_received [4]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~87_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~87 .lut_mask = 16'h8000;
defparam \mylcd|line2~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N25
dffeas \mylcd|line2[7][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~87_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][4] .is_wysiwyg = "true";
defparam \mylcd|line2[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y46_N17
dffeas \mylcd|line1[7][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][4]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][4] .is_wysiwyg = "true";
defparam \mylcd|line1[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N0
cycloneive_lcell_comb \mylcd|line2~86 (
// Equation(s):
// \mylcd|line2~86_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & (\mylcd|ptr [1] & \myps2|last_data_received [4])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~86_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~86 .lut_mask = 16'h4000;
defparam \mylcd|line2~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N1
dffeas \mylcd|line2[11][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~86_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][4] .is_wysiwyg = "true";
defparam \mylcd|line2[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y46_N7
dffeas \mylcd|line1[11][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][4]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][4] .is_wysiwyg = "true";
defparam \mylcd|line1[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N30
cycloneive_lcell_comb \mylcd|line2~85 (
// Equation(s):
// \mylcd|line2~85_combout  = (\mylcd|Decoder0~6_combout  & (\mylcd|ptr [2] & (\mylcd|ptr [1] & \myps2|last_data_received [4])))

	.dataa(\mylcd|Decoder0~6_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~85_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~85 .lut_mask = 16'h8000;
defparam \mylcd|line2~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N31
dffeas \mylcd|line2[15][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~85_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][4] .is_wysiwyg = "true";
defparam \mylcd|line2[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y46_N13
dffeas \mylcd|line1[15][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][4]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][4] .is_wysiwyg = "true";
defparam \mylcd|line1[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N6
cycloneive_lcell_comb \mylcd|curbuf[4]~90 (
// Equation(s):
// \mylcd|curbuf[4]~90_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[15][4]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[11][4]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[11][4]~q ),
	.datad(\mylcd|line1[15][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~90 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N16
cycloneive_lcell_comb \mylcd|curbuf[4]~91 (
// Equation(s):
// \mylcd|curbuf[4]~91_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[4]~90_combout  & ((\mylcd|line1[7][4]~q ))) # (!\mylcd|curbuf[4]~90_combout  & (\mylcd|line1[3][4]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[4]~90_combout ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[3][4]~q ),
	.datac(\mylcd|line1[7][4]~q ),
	.datad(\mylcd|curbuf[4]~90_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~91 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N10
cycloneive_lcell_comb \mylcd|curbuf[4]~94 (
// Equation(s):
// \mylcd|curbuf[4]~94_combout  = (\mylcd|index [1] & (\mylcd|index [0] & (\mylcd|curbuf[4]~93_combout ))) # (!\mylcd|index [1] & ((\mylcd|index [0]) # ((\mylcd|curbuf[4]~91_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[4]~93_combout ),
	.datad(\mylcd|curbuf[4]~91_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~94 .lut_mask = 16'hD5C4;
defparam \mylcd|curbuf[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N12
cycloneive_lcell_comb \mylcd|line2~81 (
// Equation(s):
// \mylcd|line2~81_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [4]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~81_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~81 .lut_mask = 16'hF000;
defparam \mylcd|line2~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y46_N13
dffeas \mylcd|line2[0][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~81_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][4] .is_wysiwyg = "true";
defparam \mylcd|line2[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N12
cycloneive_lcell_comb \mylcd|line1[0][4]~feeder (
// Equation(s):
// \mylcd|line1[0][4]~feeder_combout  = \mylcd|line2[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y47_N13
dffeas \mylcd|line1[0][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][4] .is_wysiwyg = "true";
defparam \mylcd|line1[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N18
cycloneive_lcell_comb \mylcd|line2~80 (
// Equation(s):
// \mylcd|line2~80_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~1_combout )

	.dataa(\myps2|last_data_received [4]),
	.datab(gnd),
	.datac(\mylcd|Decoder0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~80_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~80 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y45_N19
dffeas \mylcd|line2[12][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~80_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][4] .is_wysiwyg = "true";
defparam \mylcd|line2[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N30
cycloneive_lcell_comb \mylcd|line1[12][4]~feeder (
// Equation(s):
// \mylcd|line1[12][4]~feeder_combout  = \mylcd|line2[12][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y47_N31
dffeas \mylcd|line1[12][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][4] .is_wysiwyg = "true";
defparam \mylcd|line1[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N20
cycloneive_lcell_comb \mylcd|line2~82 (
// Equation(s):
// \mylcd|line2~82_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [4]),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~82_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~82 .lut_mask = 16'hF000;
defparam \mylcd|line2~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y47_N21
dffeas \mylcd|line2[8][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~82_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][4] .is_wysiwyg = "true";
defparam \mylcd|line2[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y47_N17
dffeas \mylcd|line1[8][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][4]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][4] .is_wysiwyg = "true";
defparam \mylcd|line1[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N16
cycloneive_lcell_comb \mylcd|curbuf[4]~95 (
// Equation(s):
// \mylcd|curbuf[4]~95_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|line1[12][4]~q ) # ((\mylcd|Add1~2_combout )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|line1[8][4]~q  & !\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|line1[12][4]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[8][4]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~95 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N24
cycloneive_lcell_comb \mylcd|line2~83 (
// Equation(s):
// \mylcd|line2~83_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [4]),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~83_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~83 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N25
dffeas \mylcd|line2[4][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~83_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][4] .is_wysiwyg = "true";
defparam \mylcd|line2[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y47_N3
dffeas \mylcd|line1[4][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][4]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][4] .is_wysiwyg = "true";
defparam \mylcd|line1[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N2
cycloneive_lcell_comb \mylcd|curbuf[4]~96 (
// Equation(s):
// \mylcd|curbuf[4]~96_combout  = (\mylcd|curbuf[4]~95_combout  & (((\mylcd|line1[4][4]~q ) # (!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[4]~95_combout  & (\mylcd|line1[0][4]~q  & ((\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|line1[0][4]~q ),
	.datab(\mylcd|curbuf[4]~95_combout ),
	.datac(\mylcd|line1[4][4]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~96 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N10
cycloneive_lcell_comb \mylcd|line2~95 (
// Equation(s):
// \mylcd|line2~95_combout  = (\myps2|last_data_received [4] & (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\myps2|last_data_received [4]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~95_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~95 .lut_mask = 16'h0800;
defparam \mylcd|line2~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N11
dffeas \mylcd|line2[5][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~95_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][4]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][4] .is_wysiwyg = "true";
defparam \mylcd|line2[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y47_N27
dffeas \mylcd|line1[5][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][4]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][4] .is_wysiwyg = "true";
defparam \mylcd|line1[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N6
cycloneive_lcell_comb \mylcd|line2~94 (
// Equation(s):
// \mylcd|line2~94_combout  = (\myps2|last_data_received [4] & (\mylcd|Decoder0~6_combout  & (!\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\myps2|last_data_received [4]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~94_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~94 .lut_mask = 16'h0008;
defparam \mylcd|line2~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N7
dffeas \mylcd|line2[9][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~94_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][4] .is_wysiwyg = "true";
defparam \mylcd|line2[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y47_N1
dffeas \mylcd|line1[9][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][4]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][4] .is_wysiwyg = "true";
defparam \mylcd|line1[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N26
cycloneive_lcell_comb \mylcd|line2~92 (
// Equation(s):
// \mylcd|line2~92_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & (!\mylcd|ptr [1] & \myps2|last_data_received [4])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~92_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~92 .lut_mask = 16'h0800;
defparam \mylcd|line2~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N27
dffeas \mylcd|line2[13][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~92_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][4]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][4] .is_wysiwyg = "true";
defparam \mylcd|line2[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y47_N7
dffeas \mylcd|line1[13][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][4]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][4] .is_wysiwyg = "true";
defparam \mylcd|line1[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N0
cycloneive_lcell_comb \mylcd|curbuf[4]~88 (
// Equation(s):
// \mylcd|curbuf[4]~88_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[13][4]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[9][4]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[9][4]~q ),
	.datad(\mylcd|line1[13][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~88 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N16
cycloneive_lcell_comb \mylcd|line2~93 (
// Equation(s):
// \mylcd|line2~93_combout  = (\myps2|last_data_received [4] & (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\myps2|last_data_received [4]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~93_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~93 .lut_mask = 16'h0008;
defparam \mylcd|line2~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N17
dffeas \mylcd|line2[1][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~93_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][4] .is_wysiwyg = "true";
defparam \mylcd|line2[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y47_N5
dffeas \mylcd|line1[1][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][4]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][4] .is_wysiwyg = "true";
defparam \mylcd|line1[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N4
cycloneive_lcell_comb \mylcd|curbuf[4]~89 (
// Equation(s):
// \mylcd|curbuf[4]~89_combout  = (\mylcd|curbuf[4]~88_combout  & ((\mylcd|line1[5][4]~q ) # ((!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[4]~88_combout  & (((\mylcd|line1[1][4]~q  & \mylcd|Add1~2_combout ))))

	.dataa(\mylcd|line1[5][4]~q ),
	.datab(\mylcd|curbuf[4]~88_combout ),
	.datac(\mylcd|line1[1][4]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~89 .lut_mask = 16'hB8CC;
defparam \mylcd|curbuf[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N20
cycloneive_lcell_comb \mylcd|curbuf[4]~97 (
// Equation(s):
// \mylcd|curbuf[4]~97_combout  = (\mylcd|curbuf[4]~94_combout  & ((\mylcd|curbuf[4]~96_combout ) # ((!\mylcd|Add1~0_combout )))) # (!\mylcd|curbuf[4]~94_combout  & (((\mylcd|curbuf[4]~89_combout  & \mylcd|Add1~0_combout ))))

	.dataa(\mylcd|curbuf[4]~94_combout ),
	.datab(\mylcd|curbuf[4]~96_combout ),
	.datac(\mylcd|curbuf[4]~89_combout ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~97 .lut_mask = 16'hD8AA;
defparam \mylcd|curbuf[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N4
cycloneive_lcell_comb \mylcd|curbuf[4]~100 (
// Equation(s):
// \mylcd|curbuf[4]~100_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[15][4]~q ) # ((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|line2[11][4]~q  & !\mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[15][4]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[11][4]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~100 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N30
cycloneive_lcell_comb \mylcd|curbuf[4]~101 (
// Equation(s):
// \mylcd|curbuf[4]~101_combout  = (\mylcd|curbuf[4]~100_combout  & ((\mylcd|line2[7][4]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[4]~100_combout  & (((\mylcd|Add2~1_combout  & \mylcd|line2[3][4]~q ))))

	.dataa(\mylcd|line2[7][4]~q ),
	.datab(\mylcd|curbuf[4]~100_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[3][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~101 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N26
cycloneive_lcell_comb \mylcd|curbuf[4]~102 (
// Equation(s):
// \mylcd|curbuf[4]~102_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[14][4]~q ) # ((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((!\mylcd|Add2~1_combout  & \mylcd|line2[10][4]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[14][4]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[10][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~102 .lut_mask = 16'hADA8;
defparam \mylcd|curbuf[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N28
cycloneive_lcell_comb \mylcd|curbuf[4]~103 (
// Equation(s):
// \mylcd|curbuf[4]~103_combout  = (\mylcd|curbuf[4]~102_combout  & (((\mylcd|line2[6][4]~q ) # (!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[4]~102_combout  & (\mylcd|line2[2][4]~q  & (\mylcd|Add2~1_combout )))

	.dataa(\mylcd|curbuf[4]~102_combout ),
	.datab(\mylcd|line2[2][4]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[6][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~103 .lut_mask = 16'hEA4A;
defparam \mylcd|curbuf[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N14
cycloneive_lcell_comb \mylcd|curbuf[4]~104 (
// Equation(s):
// \mylcd|curbuf[4]~104_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[4]~101_combout ) # ((\mylcd|index [1])))) # (!\mylcd|index [0] & (((!\mylcd|index [1] & \mylcd|curbuf[4]~103_combout ))))

	.dataa(\mylcd|curbuf[4]~101_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[4]~103_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~104 .lut_mask = 16'hCBC8;
defparam \mylcd|curbuf[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N14
cycloneive_lcell_comb \mylcd|curbuf[4]~98 (
// Equation(s):
// \mylcd|curbuf[4]~98_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout ) # (\mylcd|line2[0][4]~q )))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][4]~q  & (!\mylcd|Add2~0_combout )))

	.dataa(\mylcd|line2[8][4]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[0][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~98 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N24
cycloneive_lcell_comb \mylcd|curbuf[4]~99 (
// Equation(s):
// \mylcd|curbuf[4]~99_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[4]~98_combout  & (\mylcd|line2[4][4]~q )) # (!\mylcd|curbuf[4]~98_combout  & ((\mylcd|line2[12][4]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[4]~98_combout ))))

	.dataa(\mylcd|line2[4][4]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|curbuf[4]~98_combout ),
	.datad(\mylcd|line2[12][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~99 .lut_mask = 16'hBCB0;
defparam \mylcd|curbuf[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N10
cycloneive_lcell_comb \mylcd|curbuf[4]~105 (
// Equation(s):
// \mylcd|curbuf[4]~105_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[1][4]~q ) # ((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & (((!\mylcd|Add2~0_combout  & \mylcd|line2[9][4]~q ))))

	.dataa(\mylcd|line2[1][4]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[9][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~105_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~105 .lut_mask = 16'hCBC8;
defparam \mylcd|curbuf[4]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N28
cycloneive_lcell_comb \mylcd|curbuf[4]~106 (
// Equation(s):
// \mylcd|curbuf[4]~106_combout  = (\mylcd|curbuf[4]~105_combout  & (((\mylcd|line2[5][4]~q ) # (!\mylcd|Add2~0_combout )))) # (!\mylcd|curbuf[4]~105_combout  & (\mylcd|line2[13][4]~q  & ((\mylcd|Add2~0_combout ))))

	.dataa(\mylcd|curbuf[4]~105_combout ),
	.datab(\mylcd|line2[13][4]~q ),
	.datac(\mylcd|line2[5][4]~q ),
	.datad(\mylcd|Add2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~106_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~106 .lut_mask = 16'hE4AA;
defparam \mylcd|curbuf[4]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N22
cycloneive_lcell_comb \mylcd|curbuf[4]~107 (
// Equation(s):
// \mylcd|curbuf[4]~107_combout  = (\mylcd|curbuf[4]~104_combout  & (((\mylcd|curbuf[4]~106_combout ) # (!\mylcd|index [1])))) # (!\mylcd|curbuf[4]~104_combout  & (\mylcd|curbuf[4]~99_combout  & (\mylcd|index [1])))

	.dataa(\mylcd|curbuf[4]~104_combout ),
	.datab(\mylcd|curbuf[4]~99_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[4]~106_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~107_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~107 .lut_mask = 16'hEA4A;
defparam \mylcd|curbuf[4]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N10
cycloneive_lcell_comb \mylcd|curbuf[4]~108 (
// Equation(s):
// \mylcd|curbuf[4]~108_combout  = (!\mylcd|lcd_data[4]~1_combout  & ((\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[4]~97_combout )) # (!\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[4]~107_combout )))))

	.dataa(\mylcd|lcd_data[4]~1_combout ),
	.datab(\mylcd|curbuf[4]~97_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|curbuf[4]~107_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~108_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~108 .lut_mask = 16'h4540;
defparam \mylcd|curbuf[4]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N24
cycloneive_lcell_comb \mylcd|curbuf[4]~109 (
// Equation(s):
// \mylcd|curbuf[4]~109_combout  = (\mylcd|curbuf[4]~108_combout ) # ((!\mylcd|index [0] & (\mylcd|Equal2~0_combout  & !\mylcd|index [1])))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[4]~108_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~109_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~109 .lut_mask = 16'hFF04;
defparam \mylcd|curbuf[4]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N25
dffeas \mylcd|lcd_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[4]~109_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[4] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y48_N6
cycloneive_lcell_comb \mylcd|Decoder0~17 (
// Equation(s):
// \mylcd|Decoder0~17_combout  = (\mylcd|Decoder0~5_combout  & (\mylcd|ptr [1] & \mylcd|ptr [2]))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~17 .lut_mask = 16'h8080;
defparam \mylcd|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y48_N4
cycloneive_lcell_comb \mylcd|line2~110 (
// Equation(s):
// \mylcd|line2~110_combout  = (\mylcd|Decoder0~17_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~17_combout  & (((\mylcd|line2[7][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\mylcd|Decoder0~17_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[7][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~110_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~110 .lut_mask = 16'h2272;
defparam \mylcd|line2~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y48_N5
dffeas \mylcd|line2[7][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~110_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][5] .is_wysiwyg = "true";
defparam \mylcd|line2[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N0
cycloneive_lcell_comb \mylcd|Decoder0~16 (
// Equation(s):
// \mylcd|Decoder0~16_combout  = (\mylcd|Decoder0~5_combout  & (\mylcd|ptr [1] & !\mylcd|ptr [2]))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~16 .lut_mask = 16'h0808;
defparam \mylcd|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N20
cycloneive_lcell_comb \mylcd|line2~109 (
// Equation(s):
// \mylcd|line2~109_combout  = (\mylcd|Decoder0~16_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~16_combout  & (((\mylcd|line2[3][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|Decoder0~16_combout ),
	.datac(\mylcd|line2[3][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~109_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~109 .lut_mask = 16'h4474;
defparam \mylcd|line2~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N21
dffeas \mylcd|line2[3][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~109_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][5] .is_wysiwyg = "true";
defparam \mylcd|line2[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N30
cycloneive_lcell_comb \mylcd|curbuf[5]~127 (
// Equation(s):
// \mylcd|curbuf[5]~127_combout  = (\mylcd|index [2] & (!\mylcd|line2[7][5]~q  & ((!\mylcd|index [1])))) # (!\mylcd|index [2] & (((\mylcd|index [1]) # (!\mylcd|line2[3][5]~q ))))

	.dataa(\mylcd|line2[7][5]~q ),
	.datab(\mylcd|line2[3][5]~q ),
	.datac(\mylcd|index [2]),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~127_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~127 .lut_mask = 16'h0F53;
defparam \mylcd|curbuf[5]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N18
cycloneive_lcell_comb \mylcd|Decoder0~15 (
// Equation(s):
// \mylcd|Decoder0~15_combout  = (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [2]))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\mylcd|ptr [1]),
	.datac(gnd),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~15 .lut_mask = 16'h0022;
defparam \mylcd|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N4
cycloneive_lcell_comb \mylcd|line2~108 (
// Equation(s):
// \mylcd|line2~108_combout  = (\mylcd|Decoder0~15_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~15_combout  & (((\mylcd|line2[1][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|Decoder0~15_combout ),
	.datac(\mylcd|line2[1][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~108_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~108 .lut_mask = 16'h4474;
defparam \mylcd|line2~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N5
dffeas \mylcd|line2[1][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~108_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][5] .is_wysiwyg = "true";
defparam \mylcd|line2[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y48_N24
cycloneive_lcell_comb \mylcd|Decoder0~18 (
// Equation(s):
// \mylcd|Decoder0~18_combout  = (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [1] & \mylcd|ptr [2]))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~18 .lut_mask = 16'h2020;
defparam \mylcd|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y48_N22
cycloneive_lcell_comb \mylcd|line2~111 (
// Equation(s):
// \mylcd|line2~111_combout  = (\mylcd|Decoder0~18_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~18_combout  & (((\mylcd|line2[5][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|Decoder0~18_combout ),
	.datac(\mylcd|line2[5][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~111_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~111 .lut_mask = 16'h4474;
defparam \mylcd|line2~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y48_N23
dffeas \mylcd|line2[5][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~111_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][5] .is_wysiwyg = "true";
defparam \mylcd|line2[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N16
cycloneive_lcell_comb \mylcd|curbuf[5]~128 (
// Equation(s):
// \mylcd|curbuf[5]~128_combout  = (\mylcd|curbuf[5]~127_combout  & (((!\mylcd|line2[5][5]~q ) # (!\mylcd|index [1])))) # (!\mylcd|curbuf[5]~127_combout  & (!\mylcd|line2[1][5]~q  & (\mylcd|index [1])))

	.dataa(\mylcd|curbuf[5]~127_combout ),
	.datab(\mylcd|line2[1][5]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[5][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~128_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~128 .lut_mask = 16'h1ABA;
defparam \mylcd|curbuf[5]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N12
cycloneive_lcell_comb \mylcd|line2~104 (
// Equation(s):
// \mylcd|line2~104_combout  = (\mylcd|Decoder0~3_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~3_combout  & (((\mylcd|line2[8][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\mylcd|Decoder0~3_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[8][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~104_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~104 .lut_mask = 16'h2272;
defparam \mylcd|line2~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y47_N13
dffeas \mylcd|line2[8][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~104_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][5] .is_wysiwyg = "true";
defparam \mylcd|line2[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N14
cycloneive_lcell_comb \mylcd|line2~107 (
// Equation(s):
// \mylcd|line2~107_combout  = (\mylcd|Decoder0~1_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~1_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[12][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[12][5]~q ),
	.datad(\mylcd|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~107_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~107 .lut_mask = 16'h3350;
defparam \mylcd|line2~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y46_N15
dffeas \mylcd|line2[12][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~107_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][5] .is_wysiwyg = "true";
defparam \mylcd|line2[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N30
cycloneive_lcell_comb \mylcd|line2~105 (
// Equation(s):
// \mylcd|line2~105_combout  = (\mylcd|Decoder0~9_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~9_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[10][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[10][5]~q ),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~105_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~105 .lut_mask = 16'h3350;
defparam \mylcd|line2~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y47_N31
dffeas \mylcd|line2[10][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~105_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][5] .is_wysiwyg = "true";
defparam \mylcd|line2[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N24
cycloneive_lcell_comb \mylcd|line2~106 (
// Equation(s):
// \mylcd|line2~106_combout  = (\mylcd|Decoder0~8_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~8_combout  & (((\mylcd|line2[14][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[14][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~106_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~106 .lut_mask = 16'h2272;
defparam \mylcd|line2~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y47_N25
dffeas \mylcd|line2[14][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~106_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][5] .is_wysiwyg = "true";
defparam \mylcd|line2[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N28
cycloneive_lcell_comb \mylcd|curbuf[5]~124 (
// Equation(s):
// \mylcd|curbuf[5]~124_combout  = (\mylcd|index [2] & (((!\mylcd|line2[14][5]~q  & !\mylcd|index [1])))) # (!\mylcd|index [2] & (((\mylcd|index [1])) # (!\mylcd|line2[10][5]~q )))

	.dataa(\mylcd|line2[10][5]~q ),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|line2[14][5]~q ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~124_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~124 .lut_mask = 16'h331D;
defparam \mylcd|curbuf[5]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N24
cycloneive_lcell_comb \mylcd|curbuf[5]~125 (
// Equation(s):
// \mylcd|curbuf[5]~125_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[5]~124_combout  & ((!\mylcd|line2[12][5]~q ))) # (!\mylcd|curbuf[5]~124_combout  & (!\mylcd|line2[8][5]~q )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[5]~124_combout ))))

	.dataa(\mylcd|line2[8][5]~q ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|line2[12][5]~q ),
	.datad(\mylcd|curbuf[5]~124_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~125_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~125 .lut_mask = 16'h3F44;
defparam \mylcd|curbuf[5]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N4
cycloneive_lcell_comb \mylcd|line2~103 (
// Equation(s):
// \mylcd|line2~103_combout  = (\mylcd|Decoder0~4_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~4_combout  & (((\mylcd|line2[4][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\mylcd|Decoder0~4_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[4][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~103_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~103 .lut_mask = 16'h2272;
defparam \mylcd|line2~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y46_N5
dffeas \mylcd|line2[4][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~103_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][5] .is_wysiwyg = "true";
defparam \mylcd|line2[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N2
cycloneive_lcell_comb \mylcd|line2~102 (
// Equation(s):
// \mylcd|line2~102_combout  = (\mylcd|Decoder0~10_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~10_combout  & (((\mylcd|line2[6][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\mylcd|Decoder0~10_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[6][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~102_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~102 .lut_mask = 16'h2272;
defparam \mylcd|line2~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y47_N3
dffeas \mylcd|line2[6][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~102_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][5] .is_wysiwyg = "true";
defparam \mylcd|line2[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N6
cycloneive_lcell_comb \mylcd|line2~101 (
// Equation(s):
// \mylcd|line2~101_combout  = (\mylcd|Decoder0~7_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~7_combout  & (((\mylcd|line2[2][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\mylcd|Decoder0~7_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[2][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~101_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~101 .lut_mask = 16'h2272;
defparam \mylcd|line2~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y46_N7
dffeas \mylcd|line2[2][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~101_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][5] .is_wysiwyg = "true";
defparam \mylcd|line2[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N8
cycloneive_lcell_comb \mylcd|curbuf[5]~122 (
// Equation(s):
// \mylcd|curbuf[5]~122_combout  = (\mylcd|index [2] & (!\mylcd|line2[6][5]~q  & ((!\mylcd|index [1])))) # (!\mylcd|index [2] & (((\mylcd|index [1]) # (!\mylcd|line2[2][5]~q ))))

	.dataa(\mylcd|line2[6][5]~q ),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|line2[2][5]~q ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~122 .lut_mask = 16'h3347;
defparam \mylcd|curbuf[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N12
cycloneive_lcell_comb \mylcd|line2~100 (
// Equation(s):
// \mylcd|line2~100_combout  = (\mylcd|Decoder0~2_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~2_combout  & (((\mylcd|line2[0][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\mylcd|Decoder0~2_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[0][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~100_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~100 .lut_mask = 16'h2272;
defparam \mylcd|line2~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y46_N13
dffeas \mylcd|line2[0][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~100_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][5] .is_wysiwyg = "true";
defparam \mylcd|line2[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N18
cycloneive_lcell_comb \mylcd|curbuf[5]~123 (
// Equation(s):
// \mylcd|curbuf[5]~123_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[5]~122_combout  & (!\mylcd|line2[4][5]~q )) # (!\mylcd|curbuf[5]~122_combout  & ((!\mylcd|line2[0][5]~q ))))) # (!\mylcd|index [1] & (((\mylcd|curbuf[5]~122_combout ))))

	.dataa(\mylcd|line2[4][5]~q ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|curbuf[5]~122_combout ),
	.datad(\mylcd|line2[0][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~123 .lut_mask = 16'h707C;
defparam \mylcd|curbuf[5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N4
cycloneive_lcell_comb \mylcd|curbuf[5]~126 (
// Equation(s):
// \mylcd|curbuf[5]~126_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|curbuf[5]~123_combout ) # (\mylcd|index [0])))) # (!\mylcd|Add2~1_combout  & (\mylcd|curbuf[5]~125_combout  & ((!\mylcd|index [0]))))

	.dataa(\mylcd|curbuf[5]~125_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|curbuf[5]~123_combout ),
	.datad(\mylcd|index [0]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~126_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~126 .lut_mask = 16'hCCE2;
defparam \mylcd|curbuf[5]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y48_N10
cycloneive_lcell_comb \mylcd|Decoder0~13 (
// Equation(s):
// \mylcd|Decoder0~13_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [1] & \mylcd|Decoder0~6_combout ))

	.dataa(gnd),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~13 .lut_mask = 16'hC000;
defparam \mylcd|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y48_N16
cycloneive_lcell_comb \mylcd|line2~98 (
// Equation(s):
// \mylcd|line2~98_combout  = (\mylcd|Decoder0~13_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~13_combout  & (((\mylcd|line2[15][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\mylcd|Decoder0~13_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[15][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~98_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~98 .lut_mask = 16'h2272;
defparam \mylcd|line2~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y48_N17
dffeas \mylcd|line2[15][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~98_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][5] .is_wysiwyg = "true";
defparam \mylcd|line2[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N28
cycloneive_lcell_comb \mylcd|Decoder0~12 (
// Equation(s):
// \mylcd|Decoder0~12_combout  = (\mylcd|Decoder0~6_combout  & (\mylcd|ptr [1] & !\mylcd|ptr [2]))

	.dataa(\mylcd|Decoder0~6_combout ),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~12 .lut_mask = 16'h0808;
defparam \mylcd|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N14
cycloneive_lcell_comb \mylcd|line2~97 (
// Equation(s):
// \mylcd|line2~97_combout  = (\mylcd|Decoder0~12_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~12_combout  & (((\mylcd|line2[11][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|Decoder0~12_combout ),
	.datac(\mylcd|line2[11][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~97_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~97 .lut_mask = 16'h4474;
defparam \mylcd|line2~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N15
dffeas \mylcd|line2[11][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~97_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][5] .is_wysiwyg = "true";
defparam \mylcd|line2[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N24
cycloneive_lcell_comb \mylcd|curbuf[5]~120 (
// Equation(s):
// \mylcd|curbuf[5]~120_combout  = (\mylcd|index [2] & (!\mylcd|line2[15][5]~q  & ((!\mylcd|index [1])))) # (!\mylcd|index [2] & (((\mylcd|index [1]) # (!\mylcd|line2[11][5]~q ))))

	.dataa(\mylcd|index [2]),
	.datab(\mylcd|line2[15][5]~q ),
	.datac(\mylcd|line2[11][5]~q ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~120 .lut_mask = 16'h5527;
defparam \mylcd|curbuf[5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N6
cycloneive_lcell_comb \mylcd|Decoder0~11 (
// Equation(s):
// \mylcd|Decoder0~11_combout  = (\mylcd|Decoder0~6_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [2]))

	.dataa(\mylcd|Decoder0~6_combout ),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~11 .lut_mask = 16'h0202;
defparam \mylcd|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N22
cycloneive_lcell_comb \mylcd|line2~96 (
// Equation(s):
// \mylcd|line2~96_combout  = (\mylcd|Decoder0~11_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~11_combout  & (((\mylcd|line2[9][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|Decoder0~11_combout ),
	.datac(\mylcd|line2[9][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~96_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~96 .lut_mask = 16'h4474;
defparam \mylcd|line2~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N23
dffeas \mylcd|line2[9][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~96_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][5] .is_wysiwyg = "true";
defparam \mylcd|line2[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y48_N12
cycloneive_lcell_comb \mylcd|Decoder0~14 (
// Equation(s):
// \mylcd|Decoder0~14_combout  = (\mylcd|ptr [2] & (!\mylcd|ptr [1] & \mylcd|Decoder0~6_combout ))

	.dataa(gnd),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~14 .lut_mask = 16'h0C00;
defparam \mylcd|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y48_N26
cycloneive_lcell_comb \mylcd|line2~99 (
// Equation(s):
// \mylcd|line2~99_combout  = (\mylcd|Decoder0~14_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~14_combout  & (((\mylcd|line2[13][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\mylcd|Decoder0~14_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[13][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~99_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~99 .lut_mask = 16'h2272;
defparam \mylcd|line2~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y48_N27
dffeas \mylcd|line2[13][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~99_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][5] .is_wysiwyg = "true";
defparam \mylcd|line2[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N8
cycloneive_lcell_comb \mylcd|curbuf[5]~121 (
// Equation(s):
// \mylcd|curbuf[5]~121_combout  = (\mylcd|curbuf[5]~120_combout  & (((!\mylcd|line2[13][5]~q ) # (!\mylcd|index [1])))) # (!\mylcd|curbuf[5]~120_combout  & (!\mylcd|line2[9][5]~q  & (\mylcd|index [1])))

	.dataa(\mylcd|curbuf[5]~120_combout ),
	.datab(\mylcd|line2[9][5]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[13][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~121 .lut_mask = 16'h1ABA;
defparam \mylcd|curbuf[5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N30
cycloneive_lcell_comb \mylcd|curbuf[5]~129 (
// Equation(s):
// \mylcd|curbuf[5]~129_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[5]~126_combout  & (\mylcd|curbuf[5]~128_combout )) # (!\mylcd|curbuf[5]~126_combout  & ((\mylcd|curbuf[5]~121_combout ))))) # (!\mylcd|index [0] & (((\mylcd|curbuf[5]~126_combout ))))

	.dataa(\mylcd|curbuf[5]~128_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[5]~126_combout ),
	.datad(\mylcd|curbuf[5]~121_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~129_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~129 .lut_mask = 16'hBCB0;
defparam \mylcd|curbuf[5]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N30
cycloneive_lcell_comb \mylcd|line1[7][5]~feeder (
// Equation(s):
// \mylcd|line1[7][5]~feeder_combout  = \mylcd|line2[7][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[7][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[7][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y48_N31
dffeas \mylcd|line1[7][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][5] .is_wysiwyg = "true";
defparam \mylcd|line1[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y48_N1
dffeas \mylcd|line1[15][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][5]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][5] .is_wysiwyg = "true";
defparam \mylcd|line1[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N0
cycloneive_lcell_comb \mylcd|curbuf[5]~110 (
// Equation(s):
// \mylcd|curbuf[5]~110_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~0_combout )) # (!\mylcd|line1[7][5]~q ))) # (!\mylcd|Add1~2_combout  & (((!\mylcd|line1[15][5]~q  & !\mylcd|Add1~0_combout ))))

	.dataa(\mylcd|line1[7][5]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[15][5]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~110_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~110 .lut_mask = 16'hCC47;
defparam \mylcd|curbuf[5]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y48_N29
dffeas \mylcd|line1[13][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][5]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][5] .is_wysiwyg = "true";
defparam \mylcd|line1[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y48_N19
dffeas \mylcd|line1[5][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][5]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][5] .is_wysiwyg = "true";
defparam \mylcd|line1[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N28
cycloneive_lcell_comb \mylcd|curbuf[5]~111 (
// Equation(s):
// \mylcd|curbuf[5]~111_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[5]~110_combout  & ((!\mylcd|line1[5][5]~q ))) # (!\mylcd|curbuf[5]~110_combout  & (!\mylcd|line1[13][5]~q )))) # (!\mylcd|Add1~0_combout  & (\mylcd|curbuf[5]~110_combout ))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[5]~110_combout ),
	.datac(\mylcd|line1[13][5]~q ),
	.datad(\mylcd|line1[5][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~111_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~111 .lut_mask = 16'h46CE;
defparam \mylcd|curbuf[5]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y46_N31
dffeas \mylcd|line1[14][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][5]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][5] .is_wysiwyg = "true";
defparam \mylcd|line1[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y46_N3
dffeas \mylcd|line1[12][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][5]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][5] .is_wysiwyg = "true";
defparam \mylcd|line1[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N30
cycloneive_lcell_comb \mylcd|curbuf[5]~117 (
// Equation(s):
// \mylcd|curbuf[5]~117_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout ) # ((!\mylcd|line1[12][5]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~2_combout  & (!\mylcd|line1[14][5]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[14][5]~q ),
	.datad(\mylcd|line1[12][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~117 .lut_mask = 16'h89AB;
defparam \mylcd|curbuf[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y46_N23
dffeas \mylcd|line1[4][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][5]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][5] .is_wysiwyg = "true";
defparam \mylcd|line1[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N20
cycloneive_lcell_comb \mylcd|line1[6][5]~feeder (
// Equation(s):
// \mylcd|line1[6][5]~feeder_combout  = \mylcd|line2[6][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y46_N21
dffeas \mylcd|line1[6][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][5] .is_wysiwyg = "true";
defparam \mylcd|line1[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N22
cycloneive_lcell_comb \mylcd|curbuf[5]~118 (
// Equation(s):
// \mylcd|curbuf[5]~118_combout  = (\mylcd|curbuf[5]~117_combout  & (((!\mylcd|line1[4][5]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[5]~117_combout  & (\mylcd|Add1~2_combout  & ((!\mylcd|line1[6][5]~q ))))

	.dataa(\mylcd|curbuf[5]~117_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[4][5]~q ),
	.datad(\mylcd|line1[6][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~118_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~118 .lut_mask = 16'h2A6E;
defparam \mylcd|curbuf[5]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N27
dffeas \mylcd|line1[11][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][5]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][5] .is_wysiwyg = "true";
defparam \mylcd|line1[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N2
cycloneive_lcell_comb \mylcd|line1[3][5]~feeder (
// Equation(s):
// \mylcd|line1[3][5]~feeder_combout  = \mylcd|line2[3][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N3
dffeas \mylcd|line1[3][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][5] .is_wysiwyg = "true";
defparam \mylcd|line1[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N26
cycloneive_lcell_comb \mylcd|curbuf[5]~114 (
// Equation(s):
// \mylcd|curbuf[5]~114_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout ) # ((!\mylcd|line1[3][5]~q )))) # (!\mylcd|Add1~2_combout  & (!\mylcd|Add1~0_combout  & (!\mylcd|line1[11][5]~q )))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[11][5]~q ),
	.datad(\mylcd|line1[3][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~114 .lut_mask = 16'h89AB;
defparam \mylcd|curbuf[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N11
dffeas \mylcd|line1[1][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][5]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][5] .is_wysiwyg = "true";
defparam \mylcd|line1[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N12
cycloneive_lcell_comb \mylcd|line1[9][5]~feeder (
// Equation(s):
// \mylcd|line1[9][5]~feeder_combout  = \mylcd|line2[9][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N13
dffeas \mylcd|line1[9][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][5] .is_wysiwyg = "true";
defparam \mylcd|line1[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N10
cycloneive_lcell_comb \mylcd|curbuf[5]~115 (
// Equation(s):
// \mylcd|curbuf[5]~115_combout  = (\mylcd|curbuf[5]~114_combout  & (((!\mylcd|line1[1][5]~q )) # (!\mylcd|Add1~0_combout ))) # (!\mylcd|curbuf[5]~114_combout  & (\mylcd|Add1~0_combout  & ((!\mylcd|line1[9][5]~q ))))

	.dataa(\mylcd|curbuf[5]~114_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[1][5]~q ),
	.datad(\mylcd|line1[9][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~115 .lut_mask = 16'h2A6E;
defparam \mylcd|curbuf[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y46_N1
dffeas \mylcd|line1[10][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][5]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][5] .is_wysiwyg = "true";
defparam \mylcd|line1[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y46_N17
dffeas \mylcd|line1[2][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][5]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][5] .is_wysiwyg = "true";
defparam \mylcd|line1[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N0
cycloneive_lcell_comb \mylcd|curbuf[5]~112 (
// Equation(s):
// \mylcd|curbuf[5]~112_combout  = (\mylcd|Add1~0_combout  & (\mylcd|Add1~2_combout )) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout  & ((!\mylcd|line1[2][5]~q ))) # (!\mylcd|Add1~2_combout  & (!\mylcd|line1[10][5]~q ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[10][5]~q ),
	.datad(\mylcd|line1[2][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~112 .lut_mask = 16'h89CD;
defparam \mylcd|curbuf[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y46_N11
dffeas \mylcd|line1[0][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][5]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][5] .is_wysiwyg = "true";
defparam \mylcd|line1[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N26
cycloneive_lcell_comb \mylcd|line1[8][5]~feeder (
// Equation(s):
// \mylcd|line1[8][5]~feeder_combout  = \mylcd|line2[8][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y46_N27
dffeas \mylcd|line1[8][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][5] .is_wysiwyg = "true";
defparam \mylcd|line1[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N10
cycloneive_lcell_comb \mylcd|curbuf[5]~113 (
// Equation(s):
// \mylcd|curbuf[5]~113_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[5]~112_combout  & (!\mylcd|line1[0][5]~q )) # (!\mylcd|curbuf[5]~112_combout  & ((!\mylcd|line1[8][5]~q ))))) # (!\mylcd|Add1~0_combout  & (\mylcd|curbuf[5]~112_combout ))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[5]~112_combout ),
	.datac(\mylcd|line1[0][5]~q ),
	.datad(\mylcd|line1[8][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~113 .lut_mask = 16'h4C6E;
defparam \mylcd|curbuf[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N18
cycloneive_lcell_comb \mylcd|curbuf[5]~116 (
// Equation(s):
// \mylcd|curbuf[5]~116_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|index [0])))) # (!\mylcd|Add1~1_combout  & ((\mylcd|index [0] & ((\mylcd|curbuf[5]~113_combout ))) # (!\mylcd|index [0] & (\mylcd|curbuf[5]~115_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[5]~115_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[5]~113_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~116 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N4
cycloneive_lcell_comb \mylcd|curbuf[5]~119 (
// Equation(s):
// \mylcd|curbuf[5]~119_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[5]~116_combout  & ((\mylcd|curbuf[5]~118_combout ))) # (!\mylcd|curbuf[5]~116_combout  & (\mylcd|curbuf[5]~111_combout )))) # (!\mylcd|Add1~1_combout  & 
// (((\mylcd|curbuf[5]~116_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[5]~111_combout ),
	.datac(\mylcd|curbuf[5]~118_combout ),
	.datad(\mylcd|curbuf[5]~116_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~119_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~119 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[5]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N20
cycloneive_lcell_comb \mylcd|curbuf[5]~130 (
// Equation(s):
// \mylcd|curbuf[5]~130_combout  = (!\mylcd|lcd_data[4]~1_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[5]~119_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[5]~129_combout ))))

	.dataa(\mylcd|lcd_data[4]~1_combout ),
	.datab(\mylcd|LessThan2~1_combout ),
	.datac(\mylcd|curbuf[5]~129_combout ),
	.datad(\mylcd|curbuf[5]~119_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~130_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~130 .lut_mask = 16'h5410;
defparam \mylcd|curbuf[5]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N18
cycloneive_lcell_comb \mylcd|curbuf[5]~131 (
// Equation(s):
// \mylcd|curbuf[5]~131_combout  = (\mylcd|curbuf[5]~130_combout ) # ((!\mylcd|index [1] & (!\mylcd|index [0] & \mylcd|Equal2~0_combout )))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[5]~130_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~131_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~131 .lut_mask = 16'hCDCC;
defparam \mylcd|curbuf[5]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N19
dffeas \mylcd|lcd_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[5]~131_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[5] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N30
cycloneive_lcell_comb \mylcd|curbuf[0]~153 (
// Equation(s):
// \mylcd|curbuf[0]~153_combout  = (\mylcd|lcd_data[4]~1_combout  & !\mylcd|Equal2~0_combout )

	.dataa(\mylcd|lcd_data[4]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~153_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~153 .lut_mask = 16'h00AA;
defparam \mylcd|curbuf[0]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N26
cycloneive_lcell_comb \mylcd|line2~120 (
// Equation(s):
// \mylcd|line2~120_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [6]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~120_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~120 .lut_mask = 16'hCC00;
defparam \mylcd|line2~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y47_N27
dffeas \mylcd|line2[8][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~120_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][6] .is_wysiwyg = "true";
defparam \mylcd|line2[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N28
cycloneive_lcell_comb \mylcd|line2~121 (
// Equation(s):
// \mylcd|line2~121_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~7_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [6]),
	.datac(\mylcd|Decoder0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~121_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~121 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N29
dffeas \mylcd|line2[2][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~121_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][6] .is_wysiwyg = "true";
defparam \mylcd|line2[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N10
cycloneive_lcell_comb \mylcd|line2~122 (
// Equation(s):
// \mylcd|line2~122_combout  = (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [6])

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~122_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~122 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N11
dffeas \mylcd|line2[10][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~122_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][6] .is_wysiwyg = "true";
defparam \mylcd|line2[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N4
cycloneive_lcell_comb \mylcd|curbuf[6]~146 (
// Equation(s):
// \mylcd|curbuf[6]~146_combout  = (\mylcd|index [1] & (((\mylcd|Add2~1_combout )))) # (!\mylcd|index [1] & ((\mylcd|Add2~1_combout  & (\mylcd|line2[2][6]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[10][6]~q )))))

	.dataa(\mylcd|line2[2][6]~q ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[10][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~146_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~146 .lut_mask = 16'hE3E0;
defparam \mylcd|curbuf[6]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N30
cycloneive_lcell_comb \mylcd|line2~123 (
// Equation(s):
// \mylcd|line2~123_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~2_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [6]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~123_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~123 .lut_mask = 16'hCC00;
defparam \mylcd|line2~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y46_N31
dffeas \mylcd|line2[0][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~123_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][6] .is_wysiwyg = "true";
defparam \mylcd|line2[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N22
cycloneive_lcell_comb \mylcd|curbuf[6]~147 (
// Equation(s):
// \mylcd|curbuf[6]~147_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[6]~146_combout  & ((\mylcd|line2[0][6]~q ))) # (!\mylcd|curbuf[6]~146_combout  & (\mylcd|line2[8][6]~q )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[6]~146_combout ))))

	.dataa(\mylcd|line2[8][6]~q ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|curbuf[6]~146_combout ),
	.datad(\mylcd|line2[0][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~147_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~147 .lut_mask = 16'hF838;
defparam \mylcd|curbuf[6]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N26
cycloneive_lcell_comb \mylcd|line2~119 (
// Equation(s):
// \mylcd|line2~119_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [6]),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~119_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~119 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N27
dffeas \mylcd|line2[4][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~119_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][6] .is_wysiwyg = "true";
defparam \mylcd|line2[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N20
cycloneive_lcell_comb \mylcd|line2~118 (
// Equation(s):
// \mylcd|line2~118_combout  = (\mylcd|Decoder0~8_combout  & \myps2|last_data_received [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~8_combout ),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~118_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~118 .lut_mask = 16'hF000;
defparam \mylcd|line2~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y47_N21
dffeas \mylcd|line2[14][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~118_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][6] .is_wysiwyg = "true";
defparam \mylcd|line2[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N10
cycloneive_lcell_comb \mylcd|line2~117 (
// Equation(s):
// \mylcd|line2~117_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~10_combout )

	.dataa(\myps2|last_data_received [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~117_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~117 .lut_mask = 16'hAA00;
defparam \mylcd|line2~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y47_N11
dffeas \mylcd|line2[6][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~117_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][6] .is_wysiwyg = "true";
defparam \mylcd|line2[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N30
cycloneive_lcell_comb \mylcd|curbuf[6]~144 (
// Equation(s):
// \mylcd|curbuf[6]~144_combout  = (\mylcd|index [1] & (((\mylcd|Add2~1_combout )))) # (!\mylcd|index [1] & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[6][6]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[14][6]~q ))))

	.dataa(\mylcd|line2[14][6]~q ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[6][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~144 .lut_mask = 16'hF2C2;
defparam \mylcd|curbuf[6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N4
cycloneive_lcell_comb \mylcd|line2~116 (
// Equation(s):
// \mylcd|line2~116_combout  = (\mylcd|Decoder0~1_combout  & \myps2|last_data_received [6])

	.dataa(\mylcd|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~116_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~116 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y45_N5
dffeas \mylcd|line2[12][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~116_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][6] .is_wysiwyg = "true";
defparam \mylcd|line2[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N0
cycloneive_lcell_comb \mylcd|curbuf[6]~145 (
// Equation(s):
// \mylcd|curbuf[6]~145_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[6]~144_combout  & (\mylcd|line2[4][6]~q )) # (!\mylcd|curbuf[6]~144_combout  & ((\mylcd|line2[12][6]~q ))))) # (!\mylcd|index [1] & (((\mylcd|curbuf[6]~144_combout ))))

	.dataa(\mylcd|line2[4][6]~q ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|curbuf[6]~144_combout ),
	.datad(\mylcd|line2[12][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~145_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~145 .lut_mask = 16'hBCB0;
defparam \mylcd|curbuf[6]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N10
cycloneive_lcell_comb \mylcd|curbuf[6]~148 (
// Equation(s):
// \mylcd|curbuf[6]~148_combout  = (\mylcd|index [0] & (((\mylcd|Add2~0_combout )))) # (!\mylcd|index [0] & ((\mylcd|Add2~0_combout  & ((\mylcd|curbuf[6]~145_combout ))) # (!\mylcd|Add2~0_combout  & (\mylcd|curbuf[6]~147_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|curbuf[6]~147_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|curbuf[6]~145_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~148_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~148 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[6]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N18
cycloneive_lcell_comb \mylcd|line2~125 (
// Equation(s):
// \mylcd|line2~125_combout  = (\myps2|last_data_received [6] & (\mylcd|ptr [2] & (\mylcd|ptr [1] & \mylcd|Decoder0~5_combout )))

	.dataa(\myps2|last_data_received [6]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~125_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~125 .lut_mask = 16'h8000;
defparam \mylcd|line2~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N19
dffeas \mylcd|line2[7][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~125_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][6] .is_wysiwyg = "true";
defparam \mylcd|line2[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N28
cycloneive_lcell_comb \mylcd|line2~126 (
// Equation(s):
// \mylcd|line2~126_combout  = (\mylcd|ptr [1] & (\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & \myps2|last_data_received [6])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~6_combout ),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~126_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~126 .lut_mask = 16'h8000;
defparam \mylcd|line2~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N29
dffeas \mylcd|line2[15][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~126_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][6] .is_wysiwyg = "true";
defparam \mylcd|line2[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N26
cycloneive_lcell_comb \mylcd|curbuf[6]~149 (
// Equation(s):
// \mylcd|curbuf[6]~149_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[7][6]~q ) # ((\mylcd|index [1])))) # (!\mylcd|Add2~1_combout  & (((\mylcd|line2[15][6]~q  & !\mylcd|index [1]))))

	.dataa(\mylcd|line2[7][6]~q ),
	.datab(\mylcd|line2[15][6]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~149_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~149 .lut_mask = 16'hF0AC;
defparam \mylcd|curbuf[6]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N6
cycloneive_lcell_comb \mylcd|line2~124 (
// Equation(s):
// \mylcd|line2~124_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & (!\mylcd|ptr [1] & \myps2|last_data_received [6])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~124_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~124 .lut_mask = 16'h0800;
defparam \mylcd|line2~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N7
dffeas \mylcd|line2[13][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~124_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][4]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][6] .is_wysiwyg = "true";
defparam \mylcd|line2[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N30
cycloneive_lcell_comb \mylcd|line2~127 (
// Equation(s):
// \mylcd|line2~127_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [6] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~127_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~127 .lut_mask = 16'h4000;
defparam \mylcd|line2~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N31
dffeas \mylcd|line2[5][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~127_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][4]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][6] .is_wysiwyg = "true";
defparam \mylcd|line2[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N12
cycloneive_lcell_comb \mylcd|curbuf[6]~150 (
// Equation(s):
// \mylcd|curbuf[6]~150_combout  = (\mylcd|curbuf[6]~149_combout  & (((\mylcd|line2[5][6]~q ) # (!\mylcd|index [1])))) # (!\mylcd|curbuf[6]~149_combout  & (\mylcd|line2[13][6]~q  & ((\mylcd|index [1]))))

	.dataa(\mylcd|curbuf[6]~149_combout ),
	.datab(\mylcd|line2[13][6]~q ),
	.datac(\mylcd|line2[5][6]~q ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~150_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~150 .lut_mask = 16'hE4AA;
defparam \mylcd|curbuf[6]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N0
cycloneive_lcell_comb \mylcd|line2~113 (
// Equation(s):
// \mylcd|line2~113_combout  = (\myps2|last_data_received [6] & (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\myps2|last_data_received [6]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~113_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~113 .lut_mask = 16'h0800;
defparam \mylcd|line2~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N1
dffeas \mylcd|line2[3][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~113_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][6] .is_wysiwyg = "true";
defparam \mylcd|line2[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N20
cycloneive_lcell_comb \mylcd|line2~114 (
// Equation(s):
// \mylcd|line2~114_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & (\mylcd|ptr [1] & \myps2|last_data_received [6])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~114_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~114 .lut_mask = 16'h4000;
defparam \mylcd|line2~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N21
dffeas \mylcd|line2[11][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~114_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][6] .is_wysiwyg = "true";
defparam \mylcd|line2[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N22
cycloneive_lcell_comb \mylcd|curbuf[6]~142 (
// Equation(s):
// \mylcd|curbuf[6]~142_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[3][6]~q ) # ((\mylcd|index [1])))) # (!\mylcd|Add2~1_combout  & (((\mylcd|line2[11][6]~q  & !\mylcd|index [1]))))

	.dataa(\mylcd|line2[3][6]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[11][6]~q ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~142_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~142 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[6]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N4
cycloneive_lcell_comb \mylcd|line2~112 (
// Equation(s):
// \mylcd|line2~112_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & (!\mylcd|ptr [1] & \myps2|last_data_received [6])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~112_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~112 .lut_mask = 16'h0400;
defparam \mylcd|line2~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N5
dffeas \mylcd|line2[9][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~112_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][6] .is_wysiwyg = "true";
defparam \mylcd|line2[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N4
cycloneive_lcell_comb \mylcd|line2~115 (
// Equation(s):
// \mylcd|line2~115_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [6] & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~115_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~115 .lut_mask = 16'h0040;
defparam \mylcd|line2~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N5
dffeas \mylcd|line2[1][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~115_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][6] .is_wysiwyg = "true";
defparam \mylcd|line2[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N8
cycloneive_lcell_comb \mylcd|curbuf[6]~143 (
// Equation(s):
// \mylcd|curbuf[6]~143_combout  = (\mylcd|curbuf[6]~142_combout  & (((\mylcd|line2[1][6]~q )) # (!\mylcd|index [1]))) # (!\mylcd|curbuf[6]~142_combout  & (\mylcd|index [1] & (\mylcd|line2[9][6]~q )))

	.dataa(\mylcd|curbuf[6]~142_combout ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|line2[9][6]~q ),
	.datad(\mylcd|line2[1][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~143_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~143 .lut_mask = 16'hEA62;
defparam \mylcd|curbuf[6]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N12
cycloneive_lcell_comb \mylcd|curbuf[6]~151 (
// Equation(s):
// \mylcd|curbuf[6]~151_combout  = (\mylcd|curbuf[6]~148_combout  & ((\mylcd|curbuf[6]~150_combout ) # ((!\mylcd|index [0])))) # (!\mylcd|curbuf[6]~148_combout  & (((\mylcd|index [0] & \mylcd|curbuf[6]~143_combout ))))

	.dataa(\mylcd|curbuf[6]~148_combout ),
	.datab(\mylcd|curbuf[6]~150_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[6]~143_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~151_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~151 .lut_mask = 16'hDA8A;
defparam \mylcd|curbuf[6]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N28
cycloneive_lcell_comb \mylcd|line1[12][6]~feeder (
// Equation(s):
// \mylcd|line1[12][6]~feeder_combout  = \mylcd|line2[12][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y47_N29
dffeas \mylcd|line1[12][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][6] .is_wysiwyg = "true";
defparam \mylcd|line1[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y47_N15
dffeas \mylcd|line1[14][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][6]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][6] .is_wysiwyg = "true";
defparam \mylcd|line1[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y47_N3
dffeas \mylcd|line1[10][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][6]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][6] .is_wysiwyg = "true";
defparam \mylcd|line1[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y47_N25
dffeas \mylcd|line1[8][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][6]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][6] .is_wysiwyg = "true";
defparam \mylcd|line1[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N2
cycloneive_lcell_comb \mylcd|curbuf[6]~132 (
// Equation(s):
// \mylcd|curbuf[6]~132_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[8][6]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[10][6]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[10][6]~q ),
	.datad(\mylcd|line1[8][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~132 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N14
cycloneive_lcell_comb \mylcd|curbuf[6]~133 (
// Equation(s):
// \mylcd|curbuf[6]~133_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~132_combout  & (\mylcd|line1[12][6]~q )) # (!\mylcd|curbuf[6]~132_combout  & ((\mylcd|line1[14][6]~q ))))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[6]~132_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[12][6]~q ),
	.datac(\mylcd|line1[14][6]~q ),
	.datad(\mylcd|curbuf[6]~132_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~133 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N21
dffeas \mylcd|line1[3][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][6]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][6] .is_wysiwyg = "true";
defparam \mylcd|line1[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N2
cycloneive_lcell_comb \mylcd|line1[1][6]~feeder (
// Equation(s):
// \mylcd|line1[1][6]~feeder_combout  = \mylcd|line2[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[1][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[1][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N3
dffeas \mylcd|line1[1][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][6] .is_wysiwyg = "true";
defparam \mylcd|line1[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N20
cycloneive_lcell_comb \mylcd|curbuf[6]~134 (
// Equation(s):
// \mylcd|curbuf[6]~134_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[1][6]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[3][6]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[3][6]~q ),
	.datad(\mylcd|line1[1][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~134 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N7
dffeas \mylcd|line1[5][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][6]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][6] .is_wysiwyg = "true";
defparam \mylcd|line1[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y45_N25
dffeas \mylcd|line1[7][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][6]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][6] .is_wysiwyg = "true";
defparam \mylcd|line1[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N6
cycloneive_lcell_comb \mylcd|curbuf[6]~135 (
// Equation(s):
// \mylcd|curbuf[6]~135_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~134_combout  & (\mylcd|line1[5][6]~q )) # (!\mylcd|curbuf[6]~134_combout  & ((\mylcd|line1[7][6]~q ))))) # (!\mylcd|Add1~1_combout  & (\mylcd|curbuf[6]~134_combout ))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[6]~134_combout ),
	.datac(\mylcd|line1[5][6]~q ),
	.datad(\mylcd|line1[7][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~135 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N29
dffeas \mylcd|line1[11][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][6]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][6] .is_wysiwyg = "true";
defparam \mylcd|line1[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y45_N19
dffeas \mylcd|line1[9][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][6]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][6] .is_wysiwyg = "true";
defparam \mylcd|line1[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N28
cycloneive_lcell_comb \mylcd|curbuf[6]~136 (
// Equation(s):
// \mylcd|curbuf[6]~136_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[9][6]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[11][6]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[11][6]~q ),
	.datad(\mylcd|line1[9][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~136 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N31
dffeas \mylcd|line1[13][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][6]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][6] .is_wysiwyg = "true";
defparam \mylcd|line1[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N0
cycloneive_lcell_comb \mylcd|line1[15][6]~feeder (
// Equation(s):
// \mylcd|line1[15][6]~feeder_combout  = \mylcd|line2[15][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N1
dffeas \mylcd|line1[15][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][6] .is_wysiwyg = "true";
defparam \mylcd|line1[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N30
cycloneive_lcell_comb \mylcd|curbuf[6]~137 (
// Equation(s):
// \mylcd|curbuf[6]~137_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~136_combout  & (\mylcd|line1[13][6]~q )) # (!\mylcd|curbuf[6]~136_combout  & ((\mylcd|line1[15][6]~q ))))) # (!\mylcd|Add1~1_combout  & (\mylcd|curbuf[6]~136_combout ))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[6]~136_combout ),
	.datac(\mylcd|line1[13][6]~q ),
	.datad(\mylcd|line1[15][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~137 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N16
cycloneive_lcell_comb \mylcd|curbuf[6]~138 (
// Equation(s):
// \mylcd|curbuf[6]~138_combout  = (\mylcd|index [0] & (((\mylcd|Add1~2_combout )))) # (!\mylcd|index [0] & ((\mylcd|Add1~2_combout  & (\mylcd|curbuf[6]~135_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|curbuf[6]~137_combout )))))

	.dataa(\mylcd|curbuf[6]~135_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[6]~137_combout ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~138 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y47_N19
dffeas \mylcd|line1[2][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][6]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][6] .is_wysiwyg = "true";
defparam \mylcd|line1[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N16
cycloneive_lcell_comb \mylcd|line1[0][6]~feeder (
// Equation(s):
// \mylcd|line1[0][6]~feeder_combout  = \mylcd|line2[0][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y47_N17
dffeas \mylcd|line1[0][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][6] .is_wysiwyg = "true";
defparam \mylcd|line1[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N18
cycloneive_lcell_comb \mylcd|curbuf[6]~139 (
// Equation(s):
// \mylcd|curbuf[6]~139_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[0][6]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[2][6]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[2][6]~q ),
	.datad(\mylcd|line1[0][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~139 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y47_N13
dffeas \mylcd|line1[4][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][6]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][6] .is_wysiwyg = "true";
defparam \mylcd|line1[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y47_N7
dffeas \mylcd|line1[6][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][6]~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][6] .is_wysiwyg = "true";
defparam \mylcd|line1[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N12
cycloneive_lcell_comb \mylcd|curbuf[6]~140 (
// Equation(s):
// \mylcd|curbuf[6]~140_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~139_combout  & (\mylcd|line1[4][6]~q )) # (!\mylcd|curbuf[6]~139_combout  & ((\mylcd|line1[6][6]~q ))))) # (!\mylcd|Add1~1_combout  & (\mylcd|curbuf[6]~139_combout ))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[6]~139_combout ),
	.datac(\mylcd|line1[4][6]~q ),
	.datad(\mylcd|line1[6][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~140_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~140 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[6]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N10
cycloneive_lcell_comb \mylcd|curbuf[6]~141 (
// Equation(s):
// \mylcd|curbuf[6]~141_combout  = (\mylcd|curbuf[6]~138_combout  & (((\mylcd|curbuf[6]~140_combout ) # (!\mylcd|index [0])))) # (!\mylcd|curbuf[6]~138_combout  & (\mylcd|curbuf[6]~133_combout  & (\mylcd|index [0])))

	.dataa(\mylcd|curbuf[6]~133_combout ),
	.datab(\mylcd|curbuf[6]~138_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[6]~140_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~141_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~141 .lut_mask = 16'hEC2C;
defparam \mylcd|curbuf[6]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N22
cycloneive_lcell_comb \mylcd|curbuf[6]~152 (
// Equation(s):
// \mylcd|curbuf[6]~152_combout  = (\mylcd|lcd_data[4]~2_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[6]~141_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[6]~151_combout ))))

	.dataa(\mylcd|curbuf[6]~151_combout ),
	.datab(\mylcd|LessThan2~1_combout ),
	.datac(\mylcd|lcd_data[4]~2_combout ),
	.datad(\mylcd|curbuf[6]~141_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~152_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~152 .lut_mask = 16'hE020;
defparam \mylcd|curbuf[6]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N22
cycloneive_lcell_comb \mylcd|Equal6~1 (
// Equation(s):
// \mylcd|Equal6~1_combout  = (!\mylcd|index [0] & !\mylcd|index [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [4]),
	.cin(gnd),
	.combout(\mylcd|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal6~1 .lut_mask = 16'h000F;
defparam \mylcd|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N4
cycloneive_lcell_comb \mylcd|curbuf[6]~154 (
// Equation(s):
// \mylcd|curbuf[6]~154_combout  = (\mylcd|curbuf[6]~152_combout ) # ((\mylcd|curbuf[0]~153_combout  & ((!\mylcd|Equal6~0_combout ) # (!\mylcd|Equal6~1_combout ))))

	.dataa(\mylcd|curbuf[0]~153_combout ),
	.datab(\mylcd|curbuf[6]~152_combout ),
	.datac(\mylcd|Equal6~1_combout ),
	.datad(\mylcd|Equal6~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~154_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~154 .lut_mask = 16'hCEEE;
defparam \mylcd|curbuf[6]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N5
dffeas \mylcd|lcd_data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[6]~154_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[6] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y47_N31
dffeas \mylcd|lcd_data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[0]~153_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[7] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N0
cycloneive_lcell_comb \mylcd|lcd_en~0 (
// Equation(s):
// \mylcd|lcd_en~0_combout  = (\mylcd|mstart~q  & ((\mylcd|state2 [0] & (!\mylcd|state2 [1])) # (!\mylcd|state2 [0] & ((\mylcd|lcd_en~q ))))) # (!\mylcd|mstart~q  & (((\mylcd|lcd_en~q ))))

	.dataa(\mylcd|mstart~q ),
	.datab(\mylcd|state2 [1]),
	.datac(\mylcd|lcd_en~q ),
	.datad(\mylcd|state2 [0]),
	.cin(gnd),
	.combout(\mylcd|lcd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_en~0 .lut_mask = 16'h72F0;
defparam \mylcd|lcd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y49_N1
dffeas \mylcd|lcd_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|lcd_en~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_en .is_wysiwyg = "true";
defparam \mylcd|lcd_en .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y47_N17
dffeas \mylcd|lcd_rs (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|lcd_data[4]~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_rs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_rs .is_wysiwyg = "true";
defparam \mylcd|lcd_rs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N22
cycloneive_lcell_comb \hex1|seven_seg_display[0]~9 (
// Equation(s):
// \hex1|seven_seg_display[0]~9_combout  = (\myps2|last_data_received [2] & (!\myps2|last_data_received [1] & (\myps2|last_data_received [0] $ (!\myps2|last_data_received [3])))) # (!\myps2|last_data_received [2] & (\myps2|last_data_received [0] & 
// (\myps2|last_data_received [1] $ (!\myps2|last_data_received [3]))))

	.dataa(\myps2|last_data_received [0]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [1]),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[0]~9 .lut_mask = 16'h2806;
defparam \hex1|seven_seg_display[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N0
cycloneive_lcell_comb \hex1|seven_seg_display[1]~4 (
// Equation(s):
// \hex1|seven_seg_display[1]~4_combout  = (\myps2|last_data_received [1] & ((\myps2|last_data_received [0] & ((\myps2|last_data_received [3]))) # (!\myps2|last_data_received [0] & (\myps2|last_data_received [2])))) # (!\myps2|last_data_received [1] & 
// (\myps2|last_data_received [2] & (\myps2|last_data_received [3] $ (\myps2|last_data_received [0]))))

	.dataa(\myps2|last_data_received [1]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [3]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[1]~4 .lut_mask = 16'hA4C8;
defparam \hex1|seven_seg_display[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N16
cycloneive_lcell_comb \hex1|seven_seg_display[2]~5 (
// Equation(s):
// \hex1|seven_seg_display[2]~5_combout  = (\myps2|last_data_received [2] & (\myps2|last_data_received [3] & ((\myps2|last_data_received [1]) # (!\myps2|last_data_received [0])))) # (!\myps2|last_data_received [2] & (!\myps2|last_data_received [0] & 
// (!\myps2|last_data_received [3] & \myps2|last_data_received [1])))

	.dataa(\myps2|last_data_received [0]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [3]),
	.datad(\myps2|last_data_received [1]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[2]~5 .lut_mask = 16'hC140;
defparam \hex1|seven_seg_display[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N10
cycloneive_lcell_comb \hex1|seven_seg_display[3]~10 (
// Equation(s):
// \hex1|seven_seg_display[3]~10_combout  = (\myps2|last_data_received [1] & ((\myps2|last_data_received [0] & (\myps2|last_data_received [2])) # (!\myps2|last_data_received [0] & (!\myps2|last_data_received [2] & \myps2|last_data_received [3])))) # 
// (!\myps2|last_data_received [1] & (!\myps2|last_data_received [3] & (\myps2|last_data_received [0] $ (\myps2|last_data_received [2]))))

	.dataa(\myps2|last_data_received [0]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [3]),
	.datad(\myps2|last_data_received [1]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[3]~10 .lut_mask = 16'h9806;
defparam \hex1|seven_seg_display[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N18
cycloneive_lcell_comb \hex1|seven_seg_display[4]~6 (
// Equation(s):
// \hex1|seven_seg_display[4]~6_combout  = (\myps2|last_data_received [1] & (((!\myps2|last_data_received [3] & \myps2|last_data_received [0])))) # (!\myps2|last_data_received [1] & ((\myps2|last_data_received [2] & (!\myps2|last_data_received [3])) # 
// (!\myps2|last_data_received [2] & ((\myps2|last_data_received [0])))))

	.dataa(\myps2|last_data_received [1]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [3]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[4]~6 .lut_mask = 16'h1F04;
defparam \hex1|seven_seg_display[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N4
cycloneive_lcell_comb \hex1|seven_seg_display[5]~7 (
// Equation(s):
// \hex1|seven_seg_display[5]~7_combout  = (\myps2|last_data_received [1] & (!\myps2|last_data_received [3] & ((\myps2|last_data_received [0]) # (!\myps2|last_data_received [2])))) # (!\myps2|last_data_received [1] & (\myps2|last_data_received [0] & 
// (\myps2|last_data_received [2] $ (!\myps2|last_data_received [3]))))

	.dataa(\myps2|last_data_received [1]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [3]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[5]~7 .lut_mask = 16'h4B02;
defparam \hex1|seven_seg_display[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N2
cycloneive_lcell_comb \hex1|seven_seg_display[6]~8 (
// Equation(s):
// \hex1|seven_seg_display[6]~8_combout  = (\myps2|last_data_received [0] & ((\myps2|last_data_received [3]) # (\myps2|last_data_received [2] $ (\myps2|last_data_received [1])))) # (!\myps2|last_data_received [0] & ((\myps2|last_data_received [1]) # 
// (\myps2|last_data_received [2] $ (\myps2|last_data_received [3]))))

	.dataa(\myps2|last_data_received [0]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [3]),
	.datad(\myps2|last_data_received [1]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[6]~8 .lut_mask = 16'hF7BC;
defparam \hex1|seven_seg_display[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N26
cycloneive_lcell_comb \hex2|seven_seg_display[0]~9 (
// Equation(s):
// \hex2|seven_seg_display[0]~9_combout  = (\myps2|last_data_received [7] & (\myps2|last_data_received [4] & (\myps2|last_data_received [5] $ (\myps2|last_data_received [6])))) # (!\myps2|last_data_received [7] & (!\myps2|last_data_received [5] & 
// (\myps2|last_data_received [4] $ (\myps2|last_data_received [6]))))

	.dataa(\myps2|last_data_received [4]),
	.datab(\myps2|last_data_received [7]),
	.datac(\myps2|last_data_received [5]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[0]~9 .lut_mask = 16'h0982;
defparam \hex2|seven_seg_display[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N14
cycloneive_lcell_comb \hex2|seven_seg_display[1]~4 (
// Equation(s):
// \hex2|seven_seg_display[1]~4_combout  = (\myps2|last_data_received [7] & ((\myps2|last_data_received [4] & (\myps2|last_data_received [5])) # (!\myps2|last_data_received [4] & ((\myps2|last_data_received [6]))))) # (!\myps2|last_data_received [7] & 
// (\myps2|last_data_received [6] & (\myps2|last_data_received [4] $ (\myps2|last_data_received [5]))))

	.dataa(\myps2|last_data_received [4]),
	.datab(\myps2|last_data_received [7]),
	.datac(\myps2|last_data_received [5]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[1]~4 .lut_mask = 16'hD680;
defparam \hex2|seven_seg_display[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N16
cycloneive_lcell_comb \hex2|seven_seg_display[2]~5 (
// Equation(s):
// \hex2|seven_seg_display[2]~5_combout  = (\myps2|last_data_received [7] & (\myps2|last_data_received [6] & ((\myps2|last_data_received [5]) # (!\myps2|last_data_received [4])))) # (!\myps2|last_data_received [7] & (!\myps2|last_data_received [4] & 
// (\myps2|last_data_received [5] & !\myps2|last_data_received [6])))

	.dataa(\myps2|last_data_received [4]),
	.datab(\myps2|last_data_received [7]),
	.datac(\myps2|last_data_received [5]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[2]~5 .lut_mask = 16'hC410;
defparam \hex2|seven_seg_display[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N12
cycloneive_lcell_comb \hex2|seven_seg_display[3]~10 (
// Equation(s):
// \hex2|seven_seg_display[3]~10_combout  = (\myps2|last_data_received [5] & ((\myps2|last_data_received [4] & ((\myps2|last_data_received [6]))) # (!\myps2|last_data_received [4] & (\myps2|last_data_received [7] & !\myps2|last_data_received [6])))) # 
// (!\myps2|last_data_received [5] & (!\myps2|last_data_received [7] & (\myps2|last_data_received [4] $ (\myps2|last_data_received [6]))))

	.dataa(\myps2|last_data_received [4]),
	.datab(\myps2|last_data_received [7]),
	.datac(\myps2|last_data_received [5]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[3]~10 .lut_mask = 16'hA142;
defparam \hex2|seven_seg_display[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N10
cycloneive_lcell_comb \hex2|seven_seg_display[4]~6 (
// Equation(s):
// \hex2|seven_seg_display[4]~6_combout  = (\myps2|last_data_received [5] & (\myps2|last_data_received [4] & (!\myps2|last_data_received [7]))) # (!\myps2|last_data_received [5] & ((\myps2|last_data_received [6] & ((!\myps2|last_data_received [7]))) # 
// (!\myps2|last_data_received [6] & (\myps2|last_data_received [4]))))

	.dataa(\myps2|last_data_received [4]),
	.datab(\myps2|last_data_received [7]),
	.datac(\myps2|last_data_received [5]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[4]~6 .lut_mask = 16'h232A;
defparam \hex2|seven_seg_display[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N20
cycloneive_lcell_comb \hex2|seven_seg_display[5]~7 (
// Equation(s):
// \hex2|seven_seg_display[5]~7_combout  = (\myps2|last_data_received [4] & (\myps2|last_data_received [7] $ (((\myps2|last_data_received [5]) # (!\myps2|last_data_received [6]))))) # (!\myps2|last_data_received [4] & (!\myps2|last_data_received [7] & 
// (\myps2|last_data_received [5] & !\myps2|last_data_received [6])))

	.dataa(\myps2|last_data_received [4]),
	.datab(\myps2|last_data_received [7]),
	.datac(\myps2|last_data_received [5]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[5]~7 .lut_mask = 16'h2832;
defparam \hex2|seven_seg_display[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N30
cycloneive_lcell_comb \hex2|seven_seg_display[6]~8 (
// Equation(s):
// \hex2|seven_seg_display[6]~8_combout  = (\myps2|last_data_received [4] & ((\myps2|last_data_received [7]) # (\myps2|last_data_received [5] $ (\myps2|last_data_received [6])))) # (!\myps2|last_data_received [4] & ((\myps2|last_data_received [5]) # 
// (\myps2|last_data_received [7] $ (\myps2|last_data_received [6]))))

	.dataa(\myps2|last_data_received [4]),
	.datab(\myps2|last_data_received [7]),
	.datac(\myps2|last_data_received [5]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[6]~8 .lut_mask = 16'hDBFC;
defparam \hex2|seven_seg_display[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N10
cycloneive_lcell_comb \r0|Cont[0]~57 (
// Equation(s):
// \r0|Cont[0]~57_combout  = (\r0|Equal0~6_combout ) # (!\r0|Cont [0])

	.dataa(gnd),
	.datab(\r0|Equal0~6_combout ),
	.datac(\r0|Cont [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\r0|Cont[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[0]~57 .lut_mask = 16'hCFCF;
defparam \r0|Cont[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y4_N11
dffeas \r0|Cont[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[0]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[0] .is_wysiwyg = "true";
defparam \r0|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N14
cycloneive_lcell_comb \r0|Cont[1]~19 (
// Equation(s):
// \r0|Cont[1]~19_combout  = (\r0|Cont [0] & (\r0|Cont [1] $ (VCC))) # (!\r0|Cont [0] & (\r0|Cont [1] & VCC))
// \r0|Cont[1]~20  = CARRY((\r0|Cont [0] & \r0|Cont [1]))

	.dataa(\r0|Cont [0]),
	.datab(\r0|Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\r0|Cont[1]~19_combout ),
	.cout(\r0|Cont[1]~20 ));
// synopsys translate_off
defparam \r0|Cont[1]~19 .lut_mask = 16'h6688;
defparam \r0|Cont[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y4_N15
dffeas \r0|Cont[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[1] .is_wysiwyg = "true";
defparam \r0|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N16
cycloneive_lcell_comb \r0|Cont[2]~21 (
// Equation(s):
// \r0|Cont[2]~21_combout  = (\r0|Cont [2] & (!\r0|Cont[1]~20 )) # (!\r0|Cont [2] & ((\r0|Cont[1]~20 ) # (GND)))
// \r0|Cont[2]~22  = CARRY((!\r0|Cont[1]~20 ) # (!\r0|Cont [2]))

	.dataa(gnd),
	.datab(\r0|Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[1]~20 ),
	.combout(\r0|Cont[2]~21_combout ),
	.cout(\r0|Cont[2]~22 ));
// synopsys translate_off
defparam \r0|Cont[2]~21 .lut_mask = 16'h3C3F;
defparam \r0|Cont[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y4_N17
dffeas \r0|Cont[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[2] .is_wysiwyg = "true";
defparam \r0|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N18
cycloneive_lcell_comb \r0|Cont[3]~23 (
// Equation(s):
// \r0|Cont[3]~23_combout  = (\r0|Cont [3] & (\r0|Cont[2]~22  $ (GND))) # (!\r0|Cont [3] & (!\r0|Cont[2]~22  & VCC))
// \r0|Cont[3]~24  = CARRY((\r0|Cont [3] & !\r0|Cont[2]~22 ))

	.dataa(gnd),
	.datab(\r0|Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[2]~22 ),
	.combout(\r0|Cont[3]~23_combout ),
	.cout(\r0|Cont[3]~24 ));
// synopsys translate_off
defparam \r0|Cont[3]~23 .lut_mask = 16'hC30C;
defparam \r0|Cont[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y4_N19
dffeas \r0|Cont[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[3] .is_wysiwyg = "true";
defparam \r0|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N12
cycloneive_lcell_comb \r0|Equal0~1 (
// Equation(s):
// \r0|Equal0~1_combout  = (\r0|Cont [0] & (\r0|Cont [3] & (\r0|Cont [1] & \r0|Cont [2])))

	.dataa(\r0|Cont [0]),
	.datab(\r0|Cont [3]),
	.datac(\r0|Cont [1]),
	.datad(\r0|Cont [2]),
	.cin(gnd),
	.combout(\r0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~1 .lut_mask = 16'h8000;
defparam \r0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N20
cycloneive_lcell_comb \r0|Cont[4]~25 (
// Equation(s):
// \r0|Cont[4]~25_combout  = (\r0|Cont [4] & (!\r0|Cont[3]~24 )) # (!\r0|Cont [4] & ((\r0|Cont[3]~24 ) # (GND)))
// \r0|Cont[4]~26  = CARRY((!\r0|Cont[3]~24 ) # (!\r0|Cont [4]))

	.dataa(gnd),
	.datab(\r0|Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[3]~24 ),
	.combout(\r0|Cont[4]~25_combout ),
	.cout(\r0|Cont[4]~26 ));
// synopsys translate_off
defparam \r0|Cont[4]~25 .lut_mask = 16'h3C3F;
defparam \r0|Cont[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y4_N21
dffeas \r0|Cont[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[4] .is_wysiwyg = "true";
defparam \r0|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N22
cycloneive_lcell_comb \r0|Cont[5]~27 (
// Equation(s):
// \r0|Cont[5]~27_combout  = (\r0|Cont [5] & (\r0|Cont[4]~26  $ (GND))) # (!\r0|Cont [5] & (!\r0|Cont[4]~26  & VCC))
// \r0|Cont[5]~28  = CARRY((\r0|Cont [5] & !\r0|Cont[4]~26 ))

	.dataa(\r0|Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[4]~26 ),
	.combout(\r0|Cont[5]~27_combout ),
	.cout(\r0|Cont[5]~28 ));
// synopsys translate_off
defparam \r0|Cont[5]~27 .lut_mask = 16'hA50A;
defparam \r0|Cont[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y4_N23
dffeas \r0|Cont[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[5] .is_wysiwyg = "true";
defparam \r0|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N24
cycloneive_lcell_comb \r0|Cont[6]~29 (
// Equation(s):
// \r0|Cont[6]~29_combout  = (\r0|Cont [6] & (!\r0|Cont[5]~28 )) # (!\r0|Cont [6] & ((\r0|Cont[5]~28 ) # (GND)))
// \r0|Cont[6]~30  = CARRY((!\r0|Cont[5]~28 ) # (!\r0|Cont [6]))

	.dataa(gnd),
	.datab(\r0|Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[5]~28 ),
	.combout(\r0|Cont[6]~29_combout ),
	.cout(\r0|Cont[6]~30 ));
// synopsys translate_off
defparam \r0|Cont[6]~29 .lut_mask = 16'h3C3F;
defparam \r0|Cont[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y4_N25
dffeas \r0|Cont[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[6] .is_wysiwyg = "true";
defparam \r0|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N26
cycloneive_lcell_comb \r0|Cont[7]~31 (
// Equation(s):
// \r0|Cont[7]~31_combout  = (\r0|Cont [7] & (\r0|Cont[6]~30  $ (GND))) # (!\r0|Cont [7] & (!\r0|Cont[6]~30  & VCC))
// \r0|Cont[7]~32  = CARRY((\r0|Cont [7] & !\r0|Cont[6]~30 ))

	.dataa(\r0|Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[6]~30 ),
	.combout(\r0|Cont[7]~31_combout ),
	.cout(\r0|Cont[7]~32 ));
// synopsys translate_off
defparam \r0|Cont[7]~31 .lut_mask = 16'hA50A;
defparam \r0|Cont[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y4_N27
dffeas \r0|Cont[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[7] .is_wysiwyg = "true";
defparam \r0|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N28
cycloneive_lcell_comb \r0|Cont[8]~33 (
// Equation(s):
// \r0|Cont[8]~33_combout  = (\r0|Cont [8] & (!\r0|Cont[7]~32 )) # (!\r0|Cont [8] & ((\r0|Cont[7]~32 ) # (GND)))
// \r0|Cont[8]~34  = CARRY((!\r0|Cont[7]~32 ) # (!\r0|Cont [8]))

	.dataa(gnd),
	.datab(\r0|Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[7]~32 ),
	.combout(\r0|Cont[8]~33_combout ),
	.cout(\r0|Cont[8]~34 ));
// synopsys translate_off
defparam \r0|Cont[8]~33 .lut_mask = 16'h3C3F;
defparam \r0|Cont[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y4_N29
dffeas \r0|Cont[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[8] .is_wysiwyg = "true";
defparam \r0|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N30
cycloneive_lcell_comb \r0|Cont[9]~35 (
// Equation(s):
// \r0|Cont[9]~35_combout  = (\r0|Cont [9] & (\r0|Cont[8]~34  $ (GND))) # (!\r0|Cont [9] & (!\r0|Cont[8]~34  & VCC))
// \r0|Cont[9]~36  = CARRY((\r0|Cont [9] & !\r0|Cont[8]~34 ))

	.dataa(\r0|Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[8]~34 ),
	.combout(\r0|Cont[9]~35_combout ),
	.cout(\r0|Cont[9]~36 ));
// synopsys translate_off
defparam \r0|Cont[9]~35 .lut_mask = 16'hA50A;
defparam \r0|Cont[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y4_N31
dffeas \r0|Cont[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[9] .is_wysiwyg = "true";
defparam \r0|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N0
cycloneive_lcell_comb \r0|Cont[10]~37 (
// Equation(s):
// \r0|Cont[10]~37_combout  = (\r0|Cont [10] & (!\r0|Cont[9]~36 )) # (!\r0|Cont [10] & ((\r0|Cont[9]~36 ) # (GND)))
// \r0|Cont[10]~38  = CARRY((!\r0|Cont[9]~36 ) # (!\r0|Cont [10]))

	.dataa(gnd),
	.datab(\r0|Cont [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[9]~36 ),
	.combout(\r0|Cont[10]~37_combout ),
	.cout(\r0|Cont[10]~38 ));
// synopsys translate_off
defparam \r0|Cont[10]~37 .lut_mask = 16'h3C3F;
defparam \r0|Cont[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y3_N1
dffeas \r0|Cont[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[10] .is_wysiwyg = "true";
defparam \r0|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N2
cycloneive_lcell_comb \r0|Cont[11]~39 (
// Equation(s):
// \r0|Cont[11]~39_combout  = (\r0|Cont [11] & (\r0|Cont[10]~38  $ (GND))) # (!\r0|Cont [11] & (!\r0|Cont[10]~38  & VCC))
// \r0|Cont[11]~40  = CARRY((\r0|Cont [11] & !\r0|Cont[10]~38 ))

	.dataa(gnd),
	.datab(\r0|Cont [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[10]~38 ),
	.combout(\r0|Cont[11]~39_combout ),
	.cout(\r0|Cont[11]~40 ));
// synopsys translate_off
defparam \r0|Cont[11]~39 .lut_mask = 16'hC30C;
defparam \r0|Cont[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y3_N3
dffeas \r0|Cont[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[11] .is_wysiwyg = "true";
defparam \r0|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N22
cycloneive_lcell_comb \r0|Equal0~3 (
// Equation(s):
// \r0|Equal0~3_combout  = (\r0|Cont [8] & (\r0|Cont [11] & (\r0|Cont [9] & \r0|Cont [10])))

	.dataa(\r0|Cont [8]),
	.datab(\r0|Cont [11]),
	.datac(\r0|Cont [9]),
	.datad(\r0|Cont [10]),
	.cin(gnd),
	.combout(\r0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~3 .lut_mask = 16'h8000;
defparam \r0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N4
cycloneive_lcell_comb \r0|Cont[12]~41 (
// Equation(s):
// \r0|Cont[12]~41_combout  = (\r0|Cont [12] & (!\r0|Cont[11]~40 )) # (!\r0|Cont [12] & ((\r0|Cont[11]~40 ) # (GND)))
// \r0|Cont[12]~42  = CARRY((!\r0|Cont[11]~40 ) # (!\r0|Cont [12]))

	.dataa(gnd),
	.datab(\r0|Cont [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[11]~40 ),
	.combout(\r0|Cont[12]~41_combout ),
	.cout(\r0|Cont[12]~42 ));
// synopsys translate_off
defparam \r0|Cont[12]~41 .lut_mask = 16'h3C3F;
defparam \r0|Cont[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y3_N5
dffeas \r0|Cont[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[12] .is_wysiwyg = "true";
defparam \r0|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N6
cycloneive_lcell_comb \r0|Cont[13]~43 (
// Equation(s):
// \r0|Cont[13]~43_combout  = (\r0|Cont [13] & (\r0|Cont[12]~42  $ (GND))) # (!\r0|Cont [13] & (!\r0|Cont[12]~42  & VCC))
// \r0|Cont[13]~44  = CARRY((\r0|Cont [13] & !\r0|Cont[12]~42 ))

	.dataa(\r0|Cont [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[12]~42 ),
	.combout(\r0|Cont[13]~43_combout ),
	.cout(\r0|Cont[13]~44 ));
// synopsys translate_off
defparam \r0|Cont[13]~43 .lut_mask = 16'hA50A;
defparam \r0|Cont[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y3_N7
dffeas \r0|Cont[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[13] .is_wysiwyg = "true";
defparam \r0|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N24
cycloneive_lcell_comb \r0|Equal0~4 (
// Equation(s):
// \r0|Equal0~4_combout  = (\r0|Cont [12] & \r0|Cont [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\r0|Cont [12]),
	.datad(\r0|Cont [13]),
	.cin(gnd),
	.combout(\r0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~4 .lut_mask = 16'hF000;
defparam \r0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N8
cycloneive_lcell_comb \r0|Cont[14]~45 (
// Equation(s):
// \r0|Cont[14]~45_combout  = (\r0|Cont [14] & (!\r0|Cont[13]~44 )) # (!\r0|Cont [14] & ((\r0|Cont[13]~44 ) # (GND)))
// \r0|Cont[14]~46  = CARRY((!\r0|Cont[13]~44 ) # (!\r0|Cont [14]))

	.dataa(gnd),
	.datab(\r0|Cont [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[13]~44 ),
	.combout(\r0|Cont[14]~45_combout ),
	.cout(\r0|Cont[14]~46 ));
// synopsys translate_off
defparam \r0|Cont[14]~45 .lut_mask = 16'h3C3F;
defparam \r0|Cont[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y3_N9
dffeas \r0|Cont[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[14] .is_wysiwyg = "true";
defparam \r0|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N10
cycloneive_lcell_comb \r0|Cont[15]~47 (
// Equation(s):
// \r0|Cont[15]~47_combout  = (\r0|Cont [15] & (\r0|Cont[14]~46  $ (GND))) # (!\r0|Cont [15] & (!\r0|Cont[14]~46  & VCC))
// \r0|Cont[15]~48  = CARRY((\r0|Cont [15] & !\r0|Cont[14]~46 ))

	.dataa(\r0|Cont [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[14]~46 ),
	.combout(\r0|Cont[15]~47_combout ),
	.cout(\r0|Cont[15]~48 ));
// synopsys translate_off
defparam \r0|Cont[15]~47 .lut_mask = 16'hA50A;
defparam \r0|Cont[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y3_N11
dffeas \r0|Cont[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[15] .is_wysiwyg = "true";
defparam \r0|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N26
cycloneive_lcell_comb \r0|Equal0~5 (
// Equation(s):
// \r0|Equal0~5_combout  = (\r0|Equal0~3_combout  & (\r0|Equal0~4_combout  & (\r0|Cont [14] & \r0|Cont [15])))

	.dataa(\r0|Equal0~3_combout ),
	.datab(\r0|Equal0~4_combout ),
	.datac(\r0|Cont [14]),
	.datad(\r0|Cont [15]),
	.cin(gnd),
	.combout(\r0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~5 .lut_mask = 16'h8000;
defparam \r0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N12
cycloneive_lcell_comb \r0|Cont[16]~49 (
// Equation(s):
// \r0|Cont[16]~49_combout  = (\r0|Cont [16] & (!\r0|Cont[15]~48 )) # (!\r0|Cont [16] & ((\r0|Cont[15]~48 ) # (GND)))
// \r0|Cont[16]~50  = CARRY((!\r0|Cont[15]~48 ) # (!\r0|Cont [16]))

	.dataa(\r0|Cont [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[15]~48 ),
	.combout(\r0|Cont[16]~49_combout ),
	.cout(\r0|Cont[16]~50 ));
// synopsys translate_off
defparam \r0|Cont[16]~49 .lut_mask = 16'h5A5F;
defparam \r0|Cont[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y3_N13
dffeas \r0|Cont[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[16] .is_wysiwyg = "true";
defparam \r0|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N14
cycloneive_lcell_comb \r0|Cont[17]~51 (
// Equation(s):
// \r0|Cont[17]~51_combout  = (\r0|Cont [17] & (\r0|Cont[16]~50  $ (GND))) # (!\r0|Cont [17] & (!\r0|Cont[16]~50  & VCC))
// \r0|Cont[17]~52  = CARRY((\r0|Cont [17] & !\r0|Cont[16]~50 ))

	.dataa(gnd),
	.datab(\r0|Cont [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[16]~50 ),
	.combout(\r0|Cont[17]~51_combout ),
	.cout(\r0|Cont[17]~52 ));
// synopsys translate_off
defparam \r0|Cont[17]~51 .lut_mask = 16'hC30C;
defparam \r0|Cont[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y3_N15
dffeas \r0|Cont[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[17]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[17] .is_wysiwyg = "true";
defparam \r0|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N16
cycloneive_lcell_comb \r0|Cont[18]~53 (
// Equation(s):
// \r0|Cont[18]~53_combout  = (\r0|Cont [18] & (!\r0|Cont[17]~52 )) # (!\r0|Cont [18] & ((\r0|Cont[17]~52 ) # (GND)))
// \r0|Cont[18]~54  = CARRY((!\r0|Cont[17]~52 ) # (!\r0|Cont [18]))

	.dataa(gnd),
	.datab(\r0|Cont [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[17]~52 ),
	.combout(\r0|Cont[18]~53_combout ),
	.cout(\r0|Cont[18]~54 ));
// synopsys translate_off
defparam \r0|Cont[18]~53 .lut_mask = 16'h3C3F;
defparam \r0|Cont[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y3_N17
dffeas \r0|Cont[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[18]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[18] .is_wysiwyg = "true";
defparam \r0|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N18
cycloneive_lcell_comb \r0|Cont[19]~55 (
// Equation(s):
// \r0|Cont[19]~55_combout  = \r0|Cont[18]~54  $ (!\r0|Cont [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r0|Cont [19]),
	.cin(\r0|Cont[18]~54 ),
	.combout(\r0|Cont[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[19]~55 .lut_mask = 16'hF00F;
defparam \r0|Cont[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y3_N19
dffeas \r0|Cont[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[19]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[19] .is_wysiwyg = "true";
defparam \r0|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N28
cycloneive_lcell_comb \r0|Equal0~0 (
// Equation(s):
// \r0|Equal0~0_combout  = (\r0|Cont [16] & (\r0|Cont [18] & (\r0|Cont [17] & \r0|Cont [19])))

	.dataa(\r0|Cont [16]),
	.datab(\r0|Cont [18]),
	.datac(\r0|Cont [17]),
	.datad(\r0|Cont [19]),
	.cin(gnd),
	.combout(\r0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~0 .lut_mask = 16'h8000;
defparam \r0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N6
cycloneive_lcell_comb \r0|Equal0~2 (
// Equation(s):
// \r0|Equal0~2_combout  = (\r0|Cont [5] & (\r0|Cont [6] & (\r0|Cont [7] & \r0|Cont [4])))

	.dataa(\r0|Cont [5]),
	.datab(\r0|Cont [6]),
	.datac(\r0|Cont [7]),
	.datad(\r0|Cont [4]),
	.cin(gnd),
	.combout(\r0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~2 .lut_mask = 16'h8000;
defparam \r0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N8
cycloneive_lcell_comb \r0|Equal0~6 (
// Equation(s):
// \r0|Equal0~6_combout  = (\r0|Equal0~1_combout  & (\r0|Equal0~5_combout  & (\r0|Equal0~0_combout  & \r0|Equal0~2_combout )))

	.dataa(\r0|Equal0~1_combout ),
	.datab(\r0|Equal0~5_combout ),
	.datac(\r0|Equal0~0_combout ),
	.datad(\r0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~6 .lut_mask = 16'h8000;
defparam \r0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y4_N1
dffeas \r0|oRESET (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r0|Equal0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|oRESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r0|oRESET .is_wysiwyg = "true";
defparam \r0|oRESET .power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \p1|altpll_component|pll (
	.areset(!\r0|oRESET~q ),
	.pfdena(vcc),
	.fbin(\p1|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\p1|altpll_component|pll~FBOUT ),
	.clk(\p1|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \p1|altpll_component|pll .auto_settings = "false";
defparam \p1|altpll_component|pll .bandwidth_type = "medium";
defparam \p1|altpll_component|pll .c0_high = 12;
defparam \p1|altpll_component|pll .c0_initial = 1;
defparam \p1|altpll_component|pll .c0_low = 12;
defparam \p1|altpll_component|pll .c0_mode = "even";
defparam \p1|altpll_component|pll .c0_ph = 0;
defparam \p1|altpll_component|pll .c1_high = 0;
defparam \p1|altpll_component|pll .c1_initial = 0;
defparam \p1|altpll_component|pll .c1_low = 0;
defparam \p1|altpll_component|pll .c1_mode = "bypass";
defparam \p1|altpll_component|pll .c1_ph = 0;
defparam \p1|altpll_component|pll .c1_use_casc_in = "off";
defparam \p1|altpll_component|pll .c2_high = 0;
defparam \p1|altpll_component|pll .c2_initial = 0;
defparam \p1|altpll_component|pll .c2_low = 0;
defparam \p1|altpll_component|pll .c2_mode = "bypass";
defparam \p1|altpll_component|pll .c2_ph = 0;
defparam \p1|altpll_component|pll .c2_use_casc_in = "off";
defparam \p1|altpll_component|pll .c3_high = 0;
defparam \p1|altpll_component|pll .c3_initial = 0;
defparam \p1|altpll_component|pll .c3_low = 0;
defparam \p1|altpll_component|pll .c3_mode = "bypass";
defparam \p1|altpll_component|pll .c3_ph = 0;
defparam \p1|altpll_component|pll .c3_use_casc_in = "off";
defparam \p1|altpll_component|pll .c4_high = 0;
defparam \p1|altpll_component|pll .c4_initial = 0;
defparam \p1|altpll_component|pll .c4_low = 0;
defparam \p1|altpll_component|pll .c4_mode = "bypass";
defparam \p1|altpll_component|pll .c4_ph = 0;
defparam \p1|altpll_component|pll .c4_use_casc_in = "off";
defparam \p1|altpll_component|pll .charge_pump_current_bits = 1;
defparam \p1|altpll_component|pll .clk0_counter = "unused";
defparam \p1|altpll_component|pll .clk0_divide_by = 0;
defparam \p1|altpll_component|pll .clk0_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk0_multiply_by = 0;
defparam \p1|altpll_component|pll .clk0_phase_shift = "0";
defparam \p1|altpll_component|pll .clk1_counter = "unused";
defparam \p1|altpll_component|pll .clk1_divide_by = 0;
defparam \p1|altpll_component|pll .clk1_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk1_multiply_by = 0;
defparam \p1|altpll_component|pll .clk1_phase_shift = "0";
defparam \p1|altpll_component|pll .clk2_counter = "c0";
defparam \p1|altpll_component|pll .clk2_divide_by = 2;
defparam \p1|altpll_component|pll .clk2_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk2_multiply_by = 1;
defparam \p1|altpll_component|pll .clk2_phase_shift = "0";
defparam \p1|altpll_component|pll .clk3_counter = "unused";
defparam \p1|altpll_component|pll .clk3_divide_by = 0;
defparam \p1|altpll_component|pll .clk3_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk3_multiply_by = 0;
defparam \p1|altpll_component|pll .clk3_phase_shift = "0";
defparam \p1|altpll_component|pll .clk4_counter = "unused";
defparam \p1|altpll_component|pll .clk4_divide_by = 0;
defparam \p1|altpll_component|pll .clk4_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk4_multiply_by = 0;
defparam \p1|altpll_component|pll .clk4_phase_shift = "0";
defparam \p1|altpll_component|pll .compensate_clock = "clock2";
defparam \p1|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \p1|altpll_component|pll .inclk1_input_frequency = 0;
defparam \p1|altpll_component|pll .loop_filter_c_bits = 0;
defparam \p1|altpll_component|pll .loop_filter_r_bits = 27;
defparam \p1|altpll_component|pll .m = 12;
defparam \p1|altpll_component|pll .m_initial = 1;
defparam \p1|altpll_component|pll .m_ph = 0;
defparam \p1|altpll_component|pll .n = 1;
defparam \p1|altpll_component|pll .operation_mode = "normal";
defparam \p1|altpll_component|pll .pfd_max = 200000;
defparam \p1|altpll_component|pll .pfd_min = 3076;
defparam \p1|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \p1|altpll_component|pll .simulation_type = "timing";
defparam \p1|altpll_component|pll .switch_over_type = "manual";
defparam \p1|altpll_component|pll .vco_center = 1538;
defparam \p1|altpll_component|pll .vco_divide_by = 0;
defparam \p1|altpll_component|pll .vco_frequency_control = "auto";
defparam \p1|altpll_component|pll .vco_max = 3333;
defparam \p1|altpll_component|pll .vco_min = 1538;
defparam \p1|altpll_component|pll .vco_multiply_by = 0;
defparam \p1|altpll_component|pll .vco_phase_shift_step = 208;
defparam \p1|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \p1|altpll_component|_clk2~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\p1|altpll_component|_clk2 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\p1|altpll_component|_clk2~clkctrl_outclk ));
// synopsys translate_off
defparam \p1|altpll_component|_clk2~clkctrl .clock_type = "global clock";
defparam \p1|altpll_component|_clk2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~0_combout  = \vga_ins|LTM_ins|h_cnt [0] $ (VCC)
// \vga_ins|LTM_ins|Add1~1  = CARRY(\vga_ins|LTM_ins|h_cnt [0])

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Add1~0_combout ),
	.cout(\vga_ins|LTM_ins|Add1~1 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~0 .lut_mask = 16'h33CC;
defparam \vga_ins|LTM_ins|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N9
dffeas \vga_ins|LTM_ins|h_cnt[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~2 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~2_combout  = (\vga_ins|LTM_ins|h_cnt [1] & (!\vga_ins|LTM_ins|Add1~1 )) # (!\vga_ins|LTM_ins|h_cnt [1] & ((\vga_ins|LTM_ins|Add1~1 ) # (GND)))
// \vga_ins|LTM_ins|Add1~3  = CARRY((!\vga_ins|LTM_ins|Add1~1 ) # (!\vga_ins|LTM_ins|h_cnt [1]))

	.dataa(\vga_ins|LTM_ins|h_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~1 ),
	.combout(\vga_ins|LTM_ins|Add1~2_combout ),
	.cout(\vga_ins|LTM_ins|Add1~3 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~2 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N11
dffeas \vga_ins|LTM_ins|h_cnt[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~4 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~4_combout  = (\vga_ins|LTM_ins|h_cnt [2] & (\vga_ins|LTM_ins|Add1~3  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [2] & (!\vga_ins|LTM_ins|Add1~3  & VCC))
// \vga_ins|LTM_ins|Add1~5  = CARRY((\vga_ins|LTM_ins|h_cnt [2] & !\vga_ins|LTM_ins|Add1~3 ))

	.dataa(\vga_ins|LTM_ins|h_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~3 ),
	.combout(\vga_ins|LTM_ins|Add1~4_combout ),
	.cout(\vga_ins|LTM_ins|Add1~5 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~4 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N13
dffeas \vga_ins|LTM_ins|h_cnt[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~2_combout  = (\vga_ins|LTM_ins|h_cnt [2] & (\vga_ins|LTM_ins|h_cnt [0] & \vga_ins|LTM_ins|h_cnt [1]))

	.dataa(\vga_ins|LTM_ins|h_cnt [2]),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|h_cnt [0]),
	.datad(\vga_ins|LTM_ins|h_cnt [1]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~2 .lut_mask = 16'hA000;
defparam \vga_ins|LTM_ins|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~6 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~6_combout  = (\vga_ins|LTM_ins|h_cnt [3] & (!\vga_ins|LTM_ins|Add1~5 )) # (!\vga_ins|LTM_ins|h_cnt [3] & ((\vga_ins|LTM_ins|Add1~5 ) # (GND)))
// \vga_ins|LTM_ins|Add1~7  = CARRY((!\vga_ins|LTM_ins|Add1~5 ) # (!\vga_ins|LTM_ins|h_cnt [3]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~5 ),
	.combout(\vga_ins|LTM_ins|Add1~6_combout ),
	.cout(\vga_ins|LTM_ins|Add1~7 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~6 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N15
dffeas \vga_ins|LTM_ins|h_cnt[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~8 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~8_combout  = (\vga_ins|LTM_ins|h_cnt [4] & (\vga_ins|LTM_ins|Add1~7  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [4] & (!\vga_ins|LTM_ins|Add1~7  & VCC))
// \vga_ins|LTM_ins|Add1~9  = CARRY((\vga_ins|LTM_ins|h_cnt [4] & !\vga_ins|LTM_ins|Add1~7 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~7 ),
	.combout(\vga_ins|LTM_ins|Add1~8_combout ),
	.cout(\vga_ins|LTM_ins|Add1~9 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~8 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N17
dffeas \vga_ins|LTM_ins|h_cnt[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~10 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~10_combout  = (\vga_ins|LTM_ins|h_cnt [5] & (!\vga_ins|LTM_ins|Add1~9 )) # (!\vga_ins|LTM_ins|h_cnt [5] & ((\vga_ins|LTM_ins|Add1~9 ) # (GND)))
// \vga_ins|LTM_ins|Add1~11  = CARRY((!\vga_ins|LTM_ins|Add1~9 ) # (!\vga_ins|LTM_ins|h_cnt [5]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~9 ),
	.combout(\vga_ins|LTM_ins|Add1~10_combout ),
	.cout(\vga_ins|LTM_ins|Add1~11 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~10 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~0_combout  = (!\vga_ins|LTM_ins|h_cnt [10] & (!\vga_ins|LTM_ins|h_cnt [7] & (!\vga_ins|LTM_ins|h_cnt [5] & !\vga_ins|LTM_ins|h_cnt [6])))

	.dataa(\vga_ins|LTM_ins|h_cnt [10]),
	.datab(\vga_ins|LTM_ins|h_cnt [7]),
	.datac(\vga_ins|LTM_ins|h_cnt [5]),
	.datad(\vga_ins|LTM_ins|h_cnt [6]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~0 .lut_mask = 16'h0001;
defparam \vga_ins|LTM_ins|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~0 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~0_combout  = (\vga_ins|LTM_ins|Add1~10_combout  & (((!\vga_ins|LTM_ins|Equal0~0_combout ) # (!\vga_ins|LTM_ins|Equal0~1_combout )) # (!\vga_ins|LTM_ins|Equal0~2_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datac(\vga_ins|LTM_ins|Add1~10_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~0 .lut_mask = 16'h70F0;
defparam \vga_ins|LTM_ins|h_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N1
dffeas \vga_ins|LTM_ins|h_cnt[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~12 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~12_combout  = (\vga_ins|LTM_ins|h_cnt [6] & (\vga_ins|LTM_ins|Add1~11  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [6] & (!\vga_ins|LTM_ins|Add1~11  & VCC))
// \vga_ins|LTM_ins|Add1~13  = CARRY((\vga_ins|LTM_ins|h_cnt [6] & !\vga_ins|LTM_ins|Add1~11 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~11 ),
	.combout(\vga_ins|LTM_ins|Add1~12_combout ),
	.cout(\vga_ins|LTM_ins|Add1~13 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~12 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N21
dffeas \vga_ins|LTM_ins|h_cnt[6] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~14 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~14_combout  = (\vga_ins|LTM_ins|h_cnt [7] & (!\vga_ins|LTM_ins|Add1~13 )) # (!\vga_ins|LTM_ins|h_cnt [7] & ((\vga_ins|LTM_ins|Add1~13 ) # (GND)))
// \vga_ins|LTM_ins|Add1~15  = CARRY((!\vga_ins|LTM_ins|Add1~13 ) # (!\vga_ins|LTM_ins|h_cnt [7]))

	.dataa(\vga_ins|LTM_ins|h_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~13 ),
	.combout(\vga_ins|LTM_ins|Add1~14_combout ),
	.cout(\vga_ins|LTM_ins|Add1~15 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~14 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N23
dffeas \vga_ins|LTM_ins|h_cnt[7] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~16 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~16_combout  = (\vga_ins|LTM_ins|h_cnt [8] & (\vga_ins|LTM_ins|Add1~15  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [8] & (!\vga_ins|LTM_ins|Add1~15  & VCC))
// \vga_ins|LTM_ins|Add1~17  = CARRY((\vga_ins|LTM_ins|h_cnt [8] & !\vga_ins|LTM_ins|Add1~15 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~15 ),
	.combout(\vga_ins|LTM_ins|Add1~16_combout ),
	.cout(\vga_ins|LTM_ins|Add1~17 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~16 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~2 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~2_combout  = (\vga_ins|LTM_ins|Add1~16_combout  & (((!\vga_ins|LTM_ins|Equal0~0_combout ) # (!\vga_ins|LTM_ins|Equal0~1_combout )) # (!\vga_ins|LTM_ins|Equal0~2_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datac(\vga_ins|LTM_ins|Add1~16_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~2 .lut_mask = 16'h70F0;
defparam \vga_ins|LTM_ins|h_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N5
dffeas \vga_ins|LTM_ins|h_cnt[8] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~1_combout  = (\vga_ins|LTM_ins|h_cnt [3] & (\vga_ins|LTM_ins|h_cnt [8] & (\vga_ins|LTM_ins|h_cnt [4] & \vga_ins|LTM_ins|h_cnt [9])))

	.dataa(\vga_ins|LTM_ins|h_cnt [3]),
	.datab(\vga_ins|LTM_ins|h_cnt [8]),
	.datac(\vga_ins|LTM_ins|h_cnt [4]),
	.datad(\vga_ins|LTM_ins|h_cnt [9]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~1 .lut_mask = 16'h8000;
defparam \vga_ins|LTM_ins|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~18 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~18_combout  = (\vga_ins|LTM_ins|h_cnt [9] & (!\vga_ins|LTM_ins|Add1~17 )) # (!\vga_ins|LTM_ins|h_cnt [9] & ((\vga_ins|LTM_ins|Add1~17 ) # (GND)))
// \vga_ins|LTM_ins|Add1~19  = CARRY((!\vga_ins|LTM_ins|Add1~17 ) # (!\vga_ins|LTM_ins|h_cnt [9]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~17 ),
	.combout(\vga_ins|LTM_ins|Add1~18_combout ),
	.cout(\vga_ins|LTM_ins|Add1~19 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~18 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~1 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~1_combout  = (\vga_ins|LTM_ins|Add1~18_combout  & (((!\vga_ins|LTM_ins|Equal0~0_combout ) # (!\vga_ins|LTM_ins|Equal0~1_combout )) # (!\vga_ins|LTM_ins|Equal0~2_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datac(\vga_ins|LTM_ins|Add1~18_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~1 .lut_mask = 16'h70F0;
defparam \vga_ins|LTM_ins|h_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N3
dffeas \vga_ins|LTM_ins|h_cnt[9] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~20 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~20_combout  = \vga_ins|LTM_ins|Add1~19  $ (!\vga_ins|LTM_ins|h_cnt [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|h_cnt [10]),
	.cin(\vga_ins|LTM_ins|Add1~19 ),
	.combout(\vga_ins|LTM_ins|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~20 .lut_mask = 16'hF00F;
defparam \vga_ins|LTM_ins|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N29
dffeas \vga_ins|LTM_ins|h_cnt[10] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~20_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[10] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan0~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~0_combout  = (!\vga_ins|LTM_ins|h_cnt [9] & (!\vga_ins|LTM_ins|h_cnt [8] & ((!\vga_ins|LTM_ins|h_cnt [6]) # (!\vga_ins|LTM_ins|h_cnt [5]))))

	.dataa(\vga_ins|LTM_ins|h_cnt [9]),
	.datab(\vga_ins|LTM_ins|h_cnt [8]),
	.datac(\vga_ins|LTM_ins|h_cnt [5]),
	.datad(\vga_ins|LTM_ins|h_cnt [6]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~0 .lut_mask = 16'h0111;
defparam \vga_ins|LTM_ins|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan0~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~1_combout  = (\vga_ins|LTM_ins|h_cnt [10]) # ((\vga_ins|LTM_ins|h_cnt [7]) # (!\vga_ins|LTM_ins|LessThan0~0_combout ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [10]),
	.datac(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.datad(\vga_ins|LTM_ins|h_cnt [7]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~1 .lut_mask = 16'hFFCF;
defparam \vga_ins|LTM_ins|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \vga_ins|LTM_ins|HS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|HS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \vga_ins|oHS~feeder (
// Equation(s):
// \vga_ins|oHS~feeder_combout  = \vga_ins|LTM_ins|HS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|HS~q ),
	.cin(gnd),
	.combout(\vga_ins|oHS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oHS~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|oHS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N29
dffeas \vga_ins|oHS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|oHS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oHS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oHS .is_wysiwyg = "true";
defparam \vga_ins|oHS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~16 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~16_combout  = (\vga_ins|LTM_ins|v_cnt [8] & (\vga_ins|LTM_ins|Add0~15  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [8] & (!\vga_ins|LTM_ins|Add0~15  & VCC))
// \vga_ins|LTM_ins|Add0~17  = CARRY((\vga_ins|LTM_ins|v_cnt [8] & !\vga_ins|LTM_ins|Add0~15 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~15 ),
	.combout(\vga_ins|LTM_ins|Add0~16_combout ),
	.cout(\vga_ins|LTM_ins|Add0~17 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~16 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~18 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~18_combout  = \vga_ins|LTM_ins|v_cnt [9] $ (\vga_ins|LTM_ins|Add0~17 )

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|LTM_ins|Add0~17 ),
	.combout(\vga_ins|LTM_ins|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~18 .lut_mask = 16'h3C3C;
defparam \vga_ins|LTM_ins|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~0 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~0_combout  = (\vga_ins|LTM_ins|Add0~18_combout  & ((!\vga_ins|LTM_ins|Equal1~1_combout ) # (!\vga_ins|LTM_ins|Equal1~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Add0~18_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~0 .lut_mask = 16'h50F0;
defparam \vga_ins|LTM_ins|v_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~3 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~3_combout  = (\vga_ins|LTM_ins|Equal0~2_combout  & (\vga_ins|LTM_ins|Equal0~1_combout  & \vga_ins|LTM_ins|Equal0~0_combout ))

	.dataa(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~3 .lut_mask = 16'h8800;
defparam \vga_ins|LTM_ins|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N9
dffeas \vga_ins|LTM_ins|v_cnt[9] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~0_combout  = \vga_ins|LTM_ins|v_cnt [0] $ (VCC)
// \vga_ins|LTM_ins|Add0~1  = CARRY(\vga_ins|LTM_ins|v_cnt [0])

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Add0~0_combout ),
	.cout(\vga_ins|LTM_ins|Add0~1 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_ins|LTM_ins|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~3 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~3_combout  = (\vga_ins|LTM_ins|Add0~0_combout  & ((!\vga_ins|LTM_ins|Equal1~1_combout ) # (!\vga_ins|LTM_ins|Equal1~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datab(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|Add0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~3 .lut_mask = 16'h7700;
defparam \vga_ins|LTM_ins|v_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N1
dffeas \vga_ins|LTM_ins|v_cnt[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal1~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~1_combout  = (\vga_ins|LTM_ins|v_cnt [3] & (\vga_ins|LTM_ins|v_cnt [2] & (\vga_ins|LTM_ins|v_cnt [9] & !\vga_ins|LTM_ins|v_cnt [0])))

	.dataa(\vga_ins|LTM_ins|v_cnt [3]),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(\vga_ins|LTM_ins|v_cnt [9]),
	.datad(\vga_ins|LTM_ins|v_cnt [0]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~1 .lut_mask = 16'h0080;
defparam \vga_ins|LTM_ins|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~2_combout  = (\vga_ins|LTM_ins|v_cnt [1] & (!\vga_ins|LTM_ins|Add0~1 )) # (!\vga_ins|LTM_ins|v_cnt [1] & ((\vga_ins|LTM_ins|Add0~1 ) # (GND)))
// \vga_ins|LTM_ins|Add0~3  = CARRY((!\vga_ins|LTM_ins|Add0~1 ) # (!\vga_ins|LTM_ins|v_cnt [1]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~1 ),
	.combout(\vga_ins|LTM_ins|Add0~2_combout ),
	.cout(\vga_ins|LTM_ins|Add0~3 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~2 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y33_N15
dffeas \vga_ins|LTM_ins|v_cnt[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~4 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~4_combout  = (\vga_ins|LTM_ins|v_cnt [2] & (\vga_ins|LTM_ins|Add0~3  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [2] & (!\vga_ins|LTM_ins|Add0~3  & VCC))
// \vga_ins|LTM_ins|Add0~5  = CARRY((\vga_ins|LTM_ins|v_cnt [2] & !\vga_ins|LTM_ins|Add0~3 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~3 ),
	.combout(\vga_ins|LTM_ins|Add0~4_combout ),
	.cout(\vga_ins|LTM_ins|Add0~5 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~6 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~6_combout  = (\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|Add0~5 )) # (!\vga_ins|LTM_ins|v_cnt [3] & ((\vga_ins|LTM_ins|Add0~5 ) # (GND)))
// \vga_ins|LTM_ins|Add0~7  = CARRY((!\vga_ins|LTM_ins|Add0~5 ) # (!\vga_ins|LTM_ins|v_cnt [3]))

	.dataa(\vga_ins|LTM_ins|v_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~5 ),
	.combout(\vga_ins|LTM_ins|Add0~6_combout ),
	.cout(\vga_ins|LTM_ins|Add0~7 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~6 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~1 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~1_combout  = (\vga_ins|LTM_ins|Add0~6_combout  & ((!\vga_ins|LTM_ins|Equal1~1_combout ) # (!\vga_ins|LTM_ins|Equal1~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datab(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|Add0~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~1 .lut_mask = 16'h7700;
defparam \vga_ins|LTM_ins|v_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N11
dffeas \vga_ins|LTM_ins|v_cnt[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~8 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~8_combout  = (\vga_ins|LTM_ins|v_cnt [4] & (\vga_ins|LTM_ins|Add0~7  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|Add0~7  & VCC))
// \vga_ins|LTM_ins|Add0~9  = CARRY((\vga_ins|LTM_ins|v_cnt [4] & !\vga_ins|LTM_ins|Add0~7 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~7 ),
	.combout(\vga_ins|LTM_ins|Add0~8_combout ),
	.cout(\vga_ins|LTM_ins|Add0~9 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~8 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y33_N21
dffeas \vga_ins|LTM_ins|v_cnt[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~10 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~10_combout  = (\vga_ins|LTM_ins|v_cnt [5] & (!\vga_ins|LTM_ins|Add0~9 )) # (!\vga_ins|LTM_ins|v_cnt [5] & ((\vga_ins|LTM_ins|Add0~9 ) # (GND)))
// \vga_ins|LTM_ins|Add0~11  = CARRY((!\vga_ins|LTM_ins|Add0~9 ) # (!\vga_ins|LTM_ins|v_cnt [5]))

	.dataa(\vga_ins|LTM_ins|v_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~9 ),
	.combout(\vga_ins|LTM_ins|Add0~10_combout ),
	.cout(\vga_ins|LTM_ins|Add0~11 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~10 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y33_N23
dffeas \vga_ins|LTM_ins|v_cnt[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~12 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~12_combout  = (\vga_ins|LTM_ins|v_cnt [6] & (\vga_ins|LTM_ins|Add0~11  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [6] & (!\vga_ins|LTM_ins|Add0~11  & VCC))
// \vga_ins|LTM_ins|Add0~13  = CARRY((\vga_ins|LTM_ins|v_cnt [6] & !\vga_ins|LTM_ins|Add0~11 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~11 ),
	.combout(\vga_ins|LTM_ins|Add0~12_combout ),
	.cout(\vga_ins|LTM_ins|Add0~13 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~12 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y33_N25
dffeas \vga_ins|LTM_ins|v_cnt[6] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~14 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~14_combout  = (\vga_ins|LTM_ins|v_cnt [7] & (!\vga_ins|LTM_ins|Add0~13 )) # (!\vga_ins|LTM_ins|v_cnt [7] & ((\vga_ins|LTM_ins|Add0~13 ) # (GND)))
// \vga_ins|LTM_ins|Add0~15  = CARRY((!\vga_ins|LTM_ins|Add0~13 ) # (!\vga_ins|LTM_ins|v_cnt [7]))

	.dataa(\vga_ins|LTM_ins|v_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~13 ),
	.combout(\vga_ins|LTM_ins|Add0~14_combout ),
	.cout(\vga_ins|LTM_ins|Add0~15 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~14 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \vga_ins|LTM_ins|v_cnt[7] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N29
dffeas \vga_ins|LTM_ins|v_cnt[8] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~0_combout  = (!\vga_ins|LTM_ins|v_cnt [8] & (!\vga_ins|LTM_ins|v_cnt [7] & !\vga_ins|LTM_ins|v_cnt [6]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [8]),
	.datac(\vga_ins|LTM_ins|v_cnt [7]),
	.datad(\vga_ins|LTM_ins|v_cnt [6]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~0 .lut_mask = 16'h0003;
defparam \vga_ins|LTM_ins|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~0_combout  = (\vga_ins|LTM_ins|LessThan5~0_combout  & (!\vga_ins|LTM_ins|v_cnt [1] & (!\vga_ins|LTM_ins|v_cnt [4] & !\vga_ins|LTM_ins|v_cnt [5])))

	.dataa(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.datab(\vga_ins|LTM_ins|v_cnt [1]),
	.datac(\vga_ins|LTM_ins|v_cnt [4]),
	.datad(\vga_ins|LTM_ins|v_cnt [5]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~0 .lut_mask = 16'h0002;
defparam \vga_ins|LTM_ins|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~2 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~2_combout  = (\vga_ins|LTM_ins|Add0~4_combout  & ((!\vga_ins|LTM_ins|Equal1~1_combout ) # (!\vga_ins|LTM_ins|Equal1~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datab(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|Add0~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~2 .lut_mask = 16'h7700;
defparam \vga_ins|LTM_ins|v_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N5
dffeas \vga_ins|LTM_ins|v_cnt[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan1~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan1~0_combout  = (\vga_ins|LTM_ins|v_cnt [2]) # ((\vga_ins|LTM_ins|v_cnt [3]) # ((\vga_ins|LTM_ins|v_cnt [9]) # (!\vga_ins|LTM_ins|Equal1~0_combout )))

	.dataa(\vga_ins|LTM_ins|v_cnt [2]),
	.datab(\vga_ins|LTM_ins|v_cnt [3]),
	.datac(\vga_ins|LTM_ins|v_cnt [9]),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan1~0 .lut_mask = 16'hFEFF;
defparam \vga_ins|LTM_ins|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N3
dffeas \vga_ins|LTM_ins|VS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|VS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \vga_ins|oVS~feeder (
// Equation(s):
// \vga_ins|oVS~feeder_combout  = \vga_ins|LTM_ins|VS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|VS~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|oVS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oVS~feeder .lut_mask = 16'hF0F0;
defparam \vga_ins|oVS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N23
dffeas \vga_ins|oVS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|oVS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oVS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oVS .is_wysiwyg = "true";
defparam \vga_ins|oVS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~1_combout  = (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|v_cnt [1] & !\vga_ins|LTM_ins|v_cnt [2])))

	.dataa(\vga_ins|LTM_ins|v_cnt [4]),
	.datab(\vga_ins|LTM_ins|v_cnt [3]),
	.datac(\vga_ins|LTM_ins|v_cnt [1]),
	.datad(\vga_ins|LTM_ins|v_cnt [2]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~1 .lut_mask = 16'h0001;
defparam \vga_ins|LTM_ins|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~2 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~2_combout  = (\vga_ins|LTM_ins|LessThan5~0_combout  & (!\vga_ins|LTM_ins|v_cnt [9] & ((\vga_ins|LTM_ins|LessThan5~1_combout ) # (!\vga_ins|LTM_ins|v_cnt [5]))))

	.dataa(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.datab(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.datac(\vga_ins|LTM_ins|v_cnt [9]),
	.datad(\vga_ins|LTM_ins|v_cnt [5]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~2 .lut_mask = 16'h080A;
defparam \vga_ins|LTM_ins|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~0 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~0_combout  = ((!\vga_ins|LTM_ins|v_cnt [2] & (!\vga_ins|LTM_ins|v_cnt [3] & \vga_ins|LTM_ins|Equal1~0_combout ))) # (!\vga_ins|LTM_ins|v_cnt [9])

	.dataa(\vga_ins|LTM_ins|v_cnt [2]),
	.datab(\vga_ins|LTM_ins|v_cnt [3]),
	.datac(\vga_ins|LTM_ins|v_cnt [9]),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~0 .lut_mask = 16'h1F0F;
defparam \vga_ins|LTM_ins|cDEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~1 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~1_combout  = (\vga_ins|LTM_ins|h_cnt [5]) # ((\vga_ins|LTM_ins|h_cnt [4]) # (\vga_ins|LTM_ins|h_cnt [6]))

	.dataa(\vga_ins|LTM_ins|h_cnt [5]),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|h_cnt [4]),
	.datad(\vga_ins|LTM_ins|h_cnt [6]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~1 .lut_mask = 16'hFFFA;
defparam \vga_ins|LTM_ins|cDEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~2 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~2_combout  = (\vga_ins|LTM_ins|h_cnt [9] & (((!\vga_ins|LTM_ins|h_cnt [7] & !\vga_ins|LTM_ins|cDEN~1_combout )) # (!\vga_ins|LTM_ins|h_cnt [8]))) # (!\vga_ins|LTM_ins|h_cnt [9] & ((\vga_ins|LTM_ins|h_cnt [8]) # 
// ((\vga_ins|LTM_ins|h_cnt [7] & \vga_ins|LTM_ins|cDEN~1_combout ))))

	.dataa(\vga_ins|LTM_ins|h_cnt [9]),
	.datab(\vga_ins|LTM_ins|h_cnt [7]),
	.datac(\vga_ins|LTM_ins|h_cnt [8]),
	.datad(\vga_ins|LTM_ins|cDEN~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~2 .lut_mask = 16'h5E7A;
defparam \vga_ins|LTM_ins|cDEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~3 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~3_combout  = (!\vga_ins|LTM_ins|LessThan5~2_combout  & (!\vga_ins|LTM_ins|h_cnt [10] & (\vga_ins|LTM_ins|cDEN~0_combout  & \vga_ins|LTM_ins|cDEN~2_combout )))

	.dataa(\vga_ins|LTM_ins|LessThan5~2_combout ),
	.datab(\vga_ins|LTM_ins|h_cnt [10]),
	.datac(\vga_ins|LTM_ins|cDEN~0_combout ),
	.datad(\vga_ins|LTM_ins|cDEN~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~3 .lut_mask = 16'h1000;
defparam \vga_ins|LTM_ins|cDEN~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N29
dffeas \vga_ins|LTM_ins|blank_n (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|cDEN~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|blank_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|blank_n .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|blank_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \vga_ins|oBLANK_n~feeder (
// Equation(s):
// \vga_ins|oBLANK_n~feeder_combout  = \vga_ins|LTM_ins|blank_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|blank_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|oBLANK_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oBLANK_n~feeder .lut_mask = 16'hF0F0;
defparam \vga_ins|oBLANK_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N9
dffeas \vga_ins|oBLANK_n (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|oBLANK_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oBLANK_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oBLANK_n .is_wysiwyg = "true";
defparam \vga_ins|oBLANK_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \vga_ins|ADDR[0]~19 (
// Equation(s):
// \vga_ins|ADDR[0]~19_combout  = (\vga_ins|LTM_ins|blank_n~q  & (\vga_ins|ADDR [0] $ (VCC))) # (!\vga_ins|LTM_ins|blank_n~q  & (\vga_ins|ADDR [0] & VCC))
// \vga_ins|ADDR[0]~20  = CARRY((\vga_ins|LTM_ins|blank_n~q  & \vga_ins|ADDR [0]))

	.dataa(\vga_ins|LTM_ins|blank_n~q ),
	.datab(\vga_ins|ADDR [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|ADDR[0]~19_combout ),
	.cout(\vga_ins|ADDR[0]~20 ));
// synopsys translate_off
defparam \vga_ins|ADDR[0]~19 .lut_mask = 16'h6688;
defparam \vga_ins|ADDR[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \vga_ins|always0~0 (
// Equation(s):
// \vga_ins|always0~0_combout  = (!\vga_ins|LTM_ins|VS~q  & !\vga_ins|LTM_ins|HS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|VS~q ),
	.datad(\vga_ins|LTM_ins|HS~q ),
	.cin(gnd),
	.combout(\vga_ins|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always0~0 .lut_mask = 16'h000F;
defparam \vga_ins|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N15
dffeas \vga_ins|ADDR[0] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[0]~19_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[0] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \vga_ins|ADDR[1]~21 (
// Equation(s):
// \vga_ins|ADDR[1]~21_combout  = (\vga_ins|ADDR [1] & (!\vga_ins|ADDR[0]~20 )) # (!\vga_ins|ADDR [1] & ((\vga_ins|ADDR[0]~20 ) # (GND)))
// \vga_ins|ADDR[1]~22  = CARRY((!\vga_ins|ADDR[0]~20 ) # (!\vga_ins|ADDR [1]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[0]~20 ),
	.combout(\vga_ins|ADDR[1]~21_combout ),
	.cout(\vga_ins|ADDR[1]~22 ));
// synopsys translate_off
defparam \vga_ins|ADDR[1]~21 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y37_N17
dffeas \vga_ins|ADDR[1] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[1]~21_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[1] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \vga_ins|ADDR[2]~23 (
// Equation(s):
// \vga_ins|ADDR[2]~23_combout  = (\vga_ins|ADDR [2] & (\vga_ins|ADDR[1]~22  $ (GND))) # (!\vga_ins|ADDR [2] & (!\vga_ins|ADDR[1]~22  & VCC))
// \vga_ins|ADDR[2]~24  = CARRY((\vga_ins|ADDR [2] & !\vga_ins|ADDR[1]~22 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[1]~22 ),
	.combout(\vga_ins|ADDR[2]~23_combout ),
	.cout(\vga_ins|ADDR[2]~24 ));
// synopsys translate_off
defparam \vga_ins|ADDR[2]~23 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y37_N19
dffeas \vga_ins|ADDR[2] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[2]~23_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[2] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \vga_ins|ADDR[3]~25 (
// Equation(s):
// \vga_ins|ADDR[3]~25_combout  = (\vga_ins|ADDR [3] & (!\vga_ins|ADDR[2]~24 )) # (!\vga_ins|ADDR [3] & ((\vga_ins|ADDR[2]~24 ) # (GND)))
// \vga_ins|ADDR[3]~26  = CARRY((!\vga_ins|ADDR[2]~24 ) # (!\vga_ins|ADDR [3]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[2]~24 ),
	.combout(\vga_ins|ADDR[3]~25_combout ),
	.cout(\vga_ins|ADDR[3]~26 ));
// synopsys translate_off
defparam \vga_ins|ADDR[3]~25 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y37_N21
dffeas \vga_ins|ADDR[3] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[3]~25_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[3] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \vga_ins|ADDR[4]~27 (
// Equation(s):
// \vga_ins|ADDR[4]~27_combout  = (\vga_ins|ADDR [4] & (\vga_ins|ADDR[3]~26  $ (GND))) # (!\vga_ins|ADDR [4] & (!\vga_ins|ADDR[3]~26  & VCC))
// \vga_ins|ADDR[4]~28  = CARRY((\vga_ins|ADDR [4] & !\vga_ins|ADDR[3]~26 ))

	.dataa(\vga_ins|ADDR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[3]~26 ),
	.combout(\vga_ins|ADDR[4]~27_combout ),
	.cout(\vga_ins|ADDR[4]~28 ));
// synopsys translate_off
defparam \vga_ins|ADDR[4]~27 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y37_N23
dffeas \vga_ins|ADDR[4] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[4]~27_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[4] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \vga_ins|ADDR[5]~29 (
// Equation(s):
// \vga_ins|ADDR[5]~29_combout  = (\vga_ins|ADDR [5] & (!\vga_ins|ADDR[4]~28 )) # (!\vga_ins|ADDR [5] & ((\vga_ins|ADDR[4]~28 ) # (GND)))
// \vga_ins|ADDR[5]~30  = CARRY((!\vga_ins|ADDR[4]~28 ) # (!\vga_ins|ADDR [5]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[4]~28 ),
	.combout(\vga_ins|ADDR[5]~29_combout ),
	.cout(\vga_ins|ADDR[5]~30 ));
// synopsys translate_off
defparam \vga_ins|ADDR[5]~29 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y37_N25
dffeas \vga_ins|ADDR[5] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[5]~29_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[5] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \vga_ins|ADDR[6]~31 (
// Equation(s):
// \vga_ins|ADDR[6]~31_combout  = (\vga_ins|ADDR [6] & (\vga_ins|ADDR[5]~30  $ (GND))) # (!\vga_ins|ADDR [6] & (!\vga_ins|ADDR[5]~30  & VCC))
// \vga_ins|ADDR[6]~32  = CARRY((\vga_ins|ADDR [6] & !\vga_ins|ADDR[5]~30 ))

	.dataa(\vga_ins|ADDR [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[5]~30 ),
	.combout(\vga_ins|ADDR[6]~31_combout ),
	.cout(\vga_ins|ADDR[6]~32 ));
// synopsys translate_off
defparam \vga_ins|ADDR[6]~31 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y37_N27
dffeas \vga_ins|ADDR[6] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[6]~31_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[6] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \vga_ins|ADDR[7]~33 (
// Equation(s):
// \vga_ins|ADDR[7]~33_combout  = (\vga_ins|ADDR [7] & (!\vga_ins|ADDR[6]~32 )) # (!\vga_ins|ADDR [7] & ((\vga_ins|ADDR[6]~32 ) # (GND)))
// \vga_ins|ADDR[7]~34  = CARRY((!\vga_ins|ADDR[6]~32 ) # (!\vga_ins|ADDR [7]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[6]~32 ),
	.combout(\vga_ins|ADDR[7]~33_combout ),
	.cout(\vga_ins|ADDR[7]~34 ));
// synopsys translate_off
defparam \vga_ins|ADDR[7]~33 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y37_N29
dffeas \vga_ins|ADDR[7] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[7]~33_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[7] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \vga_ins|ADDR[8]~35 (
// Equation(s):
// \vga_ins|ADDR[8]~35_combout  = (\vga_ins|ADDR [8] & (\vga_ins|ADDR[7]~34  $ (GND))) # (!\vga_ins|ADDR [8] & (!\vga_ins|ADDR[7]~34  & VCC))
// \vga_ins|ADDR[8]~36  = CARRY((\vga_ins|ADDR [8] & !\vga_ins|ADDR[7]~34 ))

	.dataa(\vga_ins|ADDR [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[7]~34 ),
	.combout(\vga_ins|ADDR[8]~35_combout ),
	.cout(\vga_ins|ADDR[8]~36 ));
// synopsys translate_off
defparam \vga_ins|ADDR[8]~35 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y37_N31
dffeas \vga_ins|ADDR[8] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[8]~35_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[8] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \vga_ins|ADDR[9]~37 (
// Equation(s):
// \vga_ins|ADDR[9]~37_combout  = (\vga_ins|ADDR [9] & (!\vga_ins|ADDR[8]~36 )) # (!\vga_ins|ADDR [9] & ((\vga_ins|ADDR[8]~36 ) # (GND)))
// \vga_ins|ADDR[9]~38  = CARRY((!\vga_ins|ADDR[8]~36 ) # (!\vga_ins|ADDR [9]))

	.dataa(\vga_ins|ADDR [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[8]~36 ),
	.combout(\vga_ins|ADDR[9]~37_combout ),
	.cout(\vga_ins|ADDR[9]~38 ));
// synopsys translate_off
defparam \vga_ins|ADDR[9]~37 .lut_mask = 16'h5A5F;
defparam \vga_ins|ADDR[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N1
dffeas \vga_ins|ADDR[9] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[9]~37_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[9] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \vga_ins|ADDR[10]~39 (
// Equation(s):
// \vga_ins|ADDR[10]~39_combout  = (\vga_ins|ADDR [10] & (\vga_ins|ADDR[9]~38  $ (GND))) # (!\vga_ins|ADDR [10] & (!\vga_ins|ADDR[9]~38  & VCC))
// \vga_ins|ADDR[10]~40  = CARRY((\vga_ins|ADDR [10] & !\vga_ins|ADDR[9]~38 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[9]~38 ),
	.combout(\vga_ins|ADDR[10]~39_combout ),
	.cout(\vga_ins|ADDR[10]~40 ));
// synopsys translate_off
defparam \vga_ins|ADDR[10]~39 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N3
dffeas \vga_ins|ADDR[10] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[10]~39_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[10] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \vga_ins|ADDR[11]~41 (
// Equation(s):
// \vga_ins|ADDR[11]~41_combout  = (\vga_ins|ADDR [11] & (!\vga_ins|ADDR[10]~40 )) # (!\vga_ins|ADDR [11] & ((\vga_ins|ADDR[10]~40 ) # (GND)))
// \vga_ins|ADDR[11]~42  = CARRY((!\vga_ins|ADDR[10]~40 ) # (!\vga_ins|ADDR [11]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[10]~40 ),
	.combout(\vga_ins|ADDR[11]~41_combout ),
	.cout(\vga_ins|ADDR[11]~42 ));
// synopsys translate_off
defparam \vga_ins|ADDR[11]~41 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N5
dffeas \vga_ins|ADDR[11] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[11]~41_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[11] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \vga_ins|ADDR[12]~43 (
// Equation(s):
// \vga_ins|ADDR[12]~43_combout  = (\vga_ins|ADDR [12] & (\vga_ins|ADDR[11]~42  $ (GND))) # (!\vga_ins|ADDR [12] & (!\vga_ins|ADDR[11]~42  & VCC))
// \vga_ins|ADDR[12]~44  = CARRY((\vga_ins|ADDR [12] & !\vga_ins|ADDR[11]~42 ))

	.dataa(\vga_ins|ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[11]~42 ),
	.combout(\vga_ins|ADDR[12]~43_combout ),
	.cout(\vga_ins|ADDR[12]~44 ));
// synopsys translate_off
defparam \vga_ins|ADDR[12]~43 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N7
dffeas \vga_ins|ADDR[12] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[12]~43_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[12] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \vga_ins|ADDR[13]~45 (
// Equation(s):
// \vga_ins|ADDR[13]~45_combout  = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR[12]~44 )) # (!\vga_ins|ADDR [13] & ((\vga_ins|ADDR[12]~44 ) # (GND)))
// \vga_ins|ADDR[13]~46  = CARRY((!\vga_ins|ADDR[12]~44 ) # (!\vga_ins|ADDR [13]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[12]~44 ),
	.combout(\vga_ins|ADDR[13]~45_combout ),
	.cout(\vga_ins|ADDR[13]~46 ));
// synopsys translate_off
defparam \vga_ins|ADDR[13]~45 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N9
dffeas \vga_ins|ADDR[13] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[13]~45_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[13] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \vga_ins|ADDR[14]~47 (
// Equation(s):
// \vga_ins|ADDR[14]~47_combout  = (\vga_ins|ADDR [14] & (\vga_ins|ADDR[13]~46  $ (GND))) # (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR[13]~46  & VCC))
// \vga_ins|ADDR[14]~48  = CARRY((\vga_ins|ADDR [14] & !\vga_ins|ADDR[13]~46 ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[13]~46 ),
	.combout(\vga_ins|ADDR[14]~47_combout ),
	.cout(\vga_ins|ADDR[14]~48 ));
// synopsys translate_off
defparam \vga_ins|ADDR[14]~47 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N11
dffeas \vga_ins|ADDR[14] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[14]~47_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[14] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \vga_ins|ADDR[15]~49 (
// Equation(s):
// \vga_ins|ADDR[15]~49_combout  = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR[14]~48 )) # (!\vga_ins|ADDR [15] & ((\vga_ins|ADDR[14]~48 ) # (GND)))
// \vga_ins|ADDR[15]~50  = CARRY((!\vga_ins|ADDR[14]~48 ) # (!\vga_ins|ADDR [15]))

	.dataa(\vga_ins|ADDR [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[14]~48 ),
	.combout(\vga_ins|ADDR[15]~49_combout ),
	.cout(\vga_ins|ADDR[15]~50 ));
// synopsys translate_off
defparam \vga_ins|ADDR[15]~49 .lut_mask = 16'h5A5F;
defparam \vga_ins|ADDR[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N13
dffeas \vga_ins|ADDR[15] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[15]~49_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[15] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \vga_ins|ADDR[16]~51 (
// Equation(s):
// \vga_ins|ADDR[16]~51_combout  = (\vga_ins|ADDR [16] & (\vga_ins|ADDR[15]~50  $ (GND))) # (!\vga_ins|ADDR [16] & (!\vga_ins|ADDR[15]~50  & VCC))
// \vga_ins|ADDR[16]~52  = CARRY((\vga_ins|ADDR [16] & !\vga_ins|ADDR[15]~50 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[15]~50 ),
	.combout(\vga_ins|ADDR[16]~51_combout ),
	.cout(\vga_ins|ADDR[16]~52 ));
// synopsys translate_off
defparam \vga_ins|ADDR[16]~51 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N15
dffeas \vga_ins|ADDR[16] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[16]~51_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[16] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \vga_ins|ADDR[17]~53 (
// Equation(s):
// \vga_ins|ADDR[17]~53_combout  = (\vga_ins|ADDR [17] & (!\vga_ins|ADDR[16]~52 )) # (!\vga_ins|ADDR [17] & ((\vga_ins|ADDR[16]~52 ) # (GND)))
// \vga_ins|ADDR[17]~54  = CARRY((!\vga_ins|ADDR[16]~52 ) # (!\vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[16]~52 ),
	.combout(\vga_ins|ADDR[17]~53_combout ),
	.cout(\vga_ins|ADDR[17]~54 ));
// synopsys translate_off
defparam \vga_ins|ADDR[17]~53 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N17
dffeas \vga_ins|ADDR[17] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[17]~53_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[17] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \vga_ins|ADDR[18]~55 (
// Equation(s):
// \vga_ins|ADDR[18]~55_combout  = \vga_ins|ADDR[17]~54  $ (!\vga_ins|ADDR [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|ADDR [18]),
	.cin(\vga_ins|ADDR[17]~54 ),
	.combout(\vga_ins|ADDR[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR[18]~55 .lut_mask = 16'hF00F;
defparam \vga_ins|ADDR[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N19
dffeas \vga_ins|ADDR[18] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[18]~55_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[18] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  = (\vga_ins|ADDR [16] & (!\vga_ins|ADDR [18] & \vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1 .lut_mask = 16'h0C00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  & !\vga_ins|ADDR 
// [13])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] .lut_mask = 16'h0080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  & !\vga_ins|ADDR 
// [13])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] .lut_mask = 16'h0040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X59_Y35_N19
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N25
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \vga_ins|temp~7 (
// Equation(s):
// \vga_ins|temp~7_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|temp~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~7 .lut_mask = 16'h00AC;
defparam \vga_ins|temp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  & \vga_ins|ADDR 
// [13])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] .lut_mask = 16'h8000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  & (\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] .lut_mask = 16'h0080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \vga_ins|temp~8 (
// Equation(s):
// \vga_ins|temp~8_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~8 .lut_mask = 16'h8C80;
defparam \vga_ins|temp~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N17
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  & (\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [15])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] .lut_mask = 16'h0040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  & \vga_ins|ADDR 
// [13])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] .lut_mask = 16'h2000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \vga_ins|temp~5 (
// Equation(s):
// \vga_ins|temp~5_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~5 .lut_mask = 16'hC808;
defparam \vga_ins|temp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  & !\vga_ins|ADDR 
// [13])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] .lut_mask = 16'h0020;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  & !\vga_ins|ADDR 
// [13])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] .lut_mask = 16'h0010;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \vga_ins|temp~4 (
// Equation(s):
// \vga_ins|temp~4_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~4 .lut_mask = 16'h2320;
defparam \vga_ins|temp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \vga_ins|temp~6 (
// Equation(s):
// \vga_ins|temp~6_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|temp~5_combout ) # (\vga_ins|temp~4_combout )))

	.dataa(\vga_ins|temp~5_combout ),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|temp~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~6 .lut_mask = 16'h0F0A;
defparam \vga_ins|temp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \vga_ins|temp~9 (
// Equation(s):
// \vga_ins|temp~9_combout  = (\vga_ins|temp~6_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|temp~7_combout ) # (\vga_ins|temp~8_combout ))))

	.dataa(\vga_ins|temp~7_combout ),
	.datab(\vga_ins|temp~8_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|temp~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~9 .lut_mask = 16'hFFE0;
defparam \vga_ins|temp~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  = (!\vga_ins|ADDR [16] & (!\vga_ins|ADDR [18] & \vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0 .lut_mask = 16'h0300;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  & (\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  & (!\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y66_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  & (!\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] .lut_mask = 16'h0004;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hE3E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  & (\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] .lut_mask = 16'h0040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hBC8C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N9
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  & (\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] .lut_mask = 16'h8000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  & (\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] .lut_mask = 16'h0080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  & (!\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] .lut_mask = 16'h0008;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  & (!\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] .lut_mask = 16'h0800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y69_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hF2C2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hAFC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N0
cycloneive_lcell_comb \vga_ins|temp~3 (
// Equation(s):
// \vga_ins|temp~3_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~3 .lut_mask = 16'h3202;
defparam \vga_ins|temp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder_combout  = \vga_ins|ADDR [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|ADDR [18]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N17
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N29
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \vga_ins|temp~2 (
// Equation(s):
// \vga_ins|temp~2_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4])

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|temp~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~2 .lut_mask = 16'h3030;
defparam \vga_ins|temp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \vga_ins|temp~10 (
// Equation(s):
// \vga_ins|temp~10_combout  = (\vga_ins|temp~2_combout  & ((\vga_ins|temp~3_combout ) # ((\vga_ins|temp~9_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\vga_ins|temp~9_combout ),
	.datab(\vga_ins|temp~3_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|temp~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~10 .lut_mask = 16'hEC00;
defparam \vga_ins|temp~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout  = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [16] & (!\vga_ins|ADDR [18] & !\vga_ins|ADDR [17])))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [16]),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0 .lut_mask = 16'h0002;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3] = (\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] .lut_mask = 16'h8800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h53000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034F90BE311A9B7E2000006C6292D1580000A1600006A2D250998000001FB656231F42CCB00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A490BC44A932664000003326326ED40000AD60000ADD931977000000999325488F42A9400000000000000000000000000000000000000000000000000000000000000000000000000000000000000002B6D0ADF4379AD88000000CB2E268000001002000000595E14C00000046D67B0BED435B5000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000003B2A4A69BFD65DA0000000E47AF6C000000F3C000000DBD7A9800000016F9A9F65949537000000000000000000000000000000000000000000000000000000000000000000000000000000000000000029554DCAB4852F98000000B6EEFE4000001E1F0000009FDFDB400000067D284B54ECAAA50000000000000000000000000000000000000000000000000000000000000000000000000000000000000000294AA4403E5D6D780000000EAB7E00000002D00000001F955800000007ADAE9F009954A500000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h000000000000000000000000002A8AABE8353BD6BF0000003D44B800000038070000000748AF0000003F5AF72B05F5555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E7761580143BA360000004513640000000A1400000009A32C8000001B1772A006B1AB9D0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000313550DE031F6BC800000067A160000000212100000001A97800000004F5BA301ED2AA2300000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A8557;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h8081D2186F8000001CBD000000006409800000002F4E4000007D9612E0407AAA5500000000000000000000000000000000000000000000000000000000000000000000000000000000000000002916A08B00733EC6600000239900000001200160000000227140000198D6338324455A2500000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F0EA9CDB01562556000011663C0000000C000C0000000759A200001AA91AA0B6CE5543D00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003BD2A9563A56F1D9F00007B5D2800000048408;
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout  = (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [16] & (!\vga_ins|ADDR [18] & !\vga_ins|ADDR [17])))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [16]),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0 .lut_mask = 16'h0001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout  = (\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0 .lut_mask = 16'h8800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h4000000152EB780003E6E3DA951AA552F5000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028F2A85316F9BD25C80004F9878000000D0DEC2C0000007867C80004EA2E67DA329553C500000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AB6BA9F66D14345B0002972D4F800000425A908000005CAD3AF000328B8A2D9BE555B55000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015EE28BD65BC9C26AC007FC75634000004652A880000095AB8EF800D590A4F69AF455D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'hEA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003156D257DA47EB140C0796FF8700000B269A59340000387FDA780C0A35D897EA925AA3000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0ABA835AB36E01F749C8963BD4000E5ACC09569C000AF71A44E5BBE01DB356B0555414000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005D24A6B74B8596BF30F3B74659840170526992A3A0086690BB73C33F5A687CAB5969AE8000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000E3C9BEFD9A8B047CBA1FFD0646341D056180F1A82E0B18982FFC174FA034546FDF4CF140000000000000000000000000000000000000000000000000000000000000000000000000000000000000000143D5B97C246966422EF5FF077E913F01747F8FA83F26DFB03FEBDD1099258B07A74AF1A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000067CB96395B533521DEF8FD0783880012D72D3AD2000470582FC7DEE12F32B6A71A54F9800000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000067CBAE1F7490C254B274F60638F000218DE1E4650003C7181BCB934A90C24BBE1D54F980000000000000000000000000000000000000000000000000000000000000000000000000000000000000000067CBA4642FBD1A99E8ADF400474F002805D2A805003CB8800BED45E6562B7D098954F980000000000000000000000000000000000000000000000000000000000000000000000000000000000000000067425DF1AA0A7559C979FE041002002CA55AA94D001002081FE7A4E6AB941563EE90BD80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000067CB9;
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout  = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1 .lut_mask = 16'h2200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h0000000000000000000000000000F8A60004B6FAB8BCAF904FD7D35628A575ABAD455AB2FAFC827D4F4555DB48002946C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A9560005670AAAA26781A9535554A93AAFFD57254AAAB2A56079B1555438A8002AA540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A9560004AFE2AAAFCF33D5142AAAB2DA8BF456C355554AAAF33CFD5151FD48002AA540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C12B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h8004EA7238D23D1BA32B9542A6557213AA5150AA7555762F12A553D5A800552240000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D5D50006AB7955554412AAAEEB3ADAAAAAD55556D535B5555208AAAAA7B558002AAAC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000029550005A4C7C6AA521D52AB6A0A8951352B22A5541A7D52AE12955AD8C9A8002AA4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E5400015D6FBEBA0D076E5FC88DAAAD452A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'hAD552C44FE9D282C555D79AEA0000A940000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017A80005796E5EEAAD1752801AD53AA22AD551556AD60052AAAD555E9DA6B800057A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AF5620AAEAAAB57FFE550AA5D2D2A9552A97FFAB555555415A95400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AC17572A5CAA445FA4EAD548AAD554AA94C93E8A954A953AB22D40000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000001F3E000000000000000000000000000000000000000000000000000000000000000000004A62A526AAAAEA76EEAB2AA2AAD55555755F9B95555559295194800000000000000000000000000000000000FE1FC00000000000000000000000000000000000000000000000000000000000000000002A94A6FD50AAA0B9B055C56AAED555AAEA8167435552AFD94B55000000000000000000000000000000000007DC0EF8000000000000000000000000000000000000000000000000000000000000000000123E91C6AD551D558755512AAAD555AAAABC6AAEAAAD58E25D5400000000000000000000000000000000001F0804;
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  
// & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hAAD8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3] = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] .lut_mask = 16'h2200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h7BD68982A19F3E5FFF80000011F09DEA43E20000007FFE9F3E6950645AF7A54F980000000000000000000000000000000000000000000000000000000000000000000000000000000000000000039A29C776F44326A0F9BB62C000000AA5D52AA954000000D0B767C15B308BDBB8E5165000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000107588537504552B67A1C404000003165572AA9AA000000808E179A522882BB2844B820000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002B6A9E5B3ADDC3B16F2FF80000000ACC94D2C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'hA6CD000000007FD3DA370EED7369E55B50000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A54040B8A952FA6A8BE9C00000015155552AAAA2A0000000E5F45497D2A5474082A9700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033650C05D512B7E3BBE748000000056AAAAD5555A800000004B9F771FB52AAE80C29B40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003369000155954EE1454A5F000000148DB521296C4A0000001E94A8A1DC8AEAA00025B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000336940010A4D59AF17C54C40000016051572AA281A0000008EA8FA3D66AA942000A5B4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000336AB8000A42ABE7814D5D800000A8AC76AD4AC5654000006EACA079F55494000755B4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000336A90004A62935BD0F5A4800000A8A7C552AC7D41400000496BC2F6B25194800255B40000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000003555B00047A6A23E18E5D46800009255F552AAEA924000058AE9C61F15596A80016AAB0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A2A800055A48A56DB4A95740017AD675552AA39AD5A000BAA54B6DA95496A800155140000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A94A0006F4EA6A87ADB6871FF6DD526D4924AD96AD5BFE395B6D7855554BD80024A54000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout 
//  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hB8CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3] = (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] .lut_mask = 16'h1100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFE54D2F718547555014000000000000000001EFFFC3C3C3FFF780013E19E00501E623200064651964E2660006AAAD49404AAAC000000000000000000000000000000000000A01155FAB0A3C9E19F73F33E61E4F143D7EAA2014000000000000000003EEFFA3FFC5FF77C00138B38788787295200005A4FD7832A00006955555414AAAB000000000000000000000000000000000000B052AA94F2D436873FAAD57E3C5B0AD3CA5552814000000000000000003EFFFD7FFEBFFF7C00194261F907E1922600001D9237554A80002AAAAAAA2AAAB5000000000000000000000000000000000000224DAAA3CAB0C31F7FE52D7FBE30C354F1554C9100000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00003EF987FFFFE01F7C000800C7F847F8C12400009D9C6AAB580000555555552A5AAA800000000000000000000000000000000000508255708E1CAB03FF9A167FF0354E1C43AA94428000000000000000003EFB97FFFFE85F7C0008018380007060440000264C9AAAA600002DAAD5552AA555400000000000000000000000000000000000506A55D6B03C1557DF9AD67EFAAA0F135AAA95828000000000000000003EF987FEC7E01F7C00092301000020300400000DAA95555800002A55556A5255A540000000000000000000000000000000000015550A95AB318D54B7B5AB7B4AAC63356A542AAA0000000000000000002EF9E6FFC7601F74000882007FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h801304000003AF059B7000002DAAAA92557455400000000000000000000000000000000000120300AC5A87665167CA94FBAA99B856894010120000000000000000002EFBF6E1D77FFF7400094600FFFFC018240000051A2A424000002D5555552ADA924000000000000000000000000000000000002A1D412AAAEA8EAAABF52BF5555C55555520AE150000000000000000002EFE1EE1C77FFF74000C04007FFF80088C00000019B62A00000055555AAA4484DA8000000000000000000000000000000000000D89436AABAB4AABA92291357554B5555530A46C0000000000000000002EFE9EFFFF619F7400048C006001800C48000000D7353500000055565AAA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h5B6D6A8000000000000000000000000000000000000941616AA5550947ABB9E77578A42AA95561A0A40000000000000000002EFE1EBFFD63FF740004C80040008004C800000073FBEC00000015534AAA24A35B40000000000000000000000000000000000014732AB952AA7E54A5F807A94A9F9552A55533AA0000000000000000002EFE1EFFFF67FF74000618001FFE00061800000010AAC000000015554A944CE8B68000000000000000000000000000000000000751577555B529255562D5AAA9252AAAABBAA2B80000000000000000002EFE5EE1C76C1F74000210003FFF00021000000033A6780000001555AAAA2B552480000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout  = (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0 .lut_mask = 16'h4400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h0000000000E187000000000664C1492604311807641E141C0069EEC001555540000000000000000000000000000000000000000000A7D126E3D2BF2EC9D557FAAAAAD537D6E1592279400000000000000000000000E9970000000004D0680210C142480715182BEFCA27FEA002AAAAA0000000000000000000000000000000000000000000C26AB417CD7F08B8AAA80555555437ACFA0B1590E0000000000000000007C000E1870003E00004E091640910A1480614E8F54AEED343E002AD5550000000000000000000000000000000000000000000F64AD705F4FB155556A8055AAAAA37CBE83AD49BD000000000000000000DE000E1FF000730000C8400E000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h8042CC0100656130F4FAE540054D5AA0000000000000000000000000000000000000000000A7A52945D5FF162AE2AAD555555237EAE8B5297D5000000000000000000F6000E1FF0006700009108C00C12109640422F657233B761C0005752AD000000000000000000000000000000000000000000691EBB217AFFF155774A2D14BBAAA37FD7A1375E25800000000000000000E6000E9970006F000098C4020004C422400184032EF1EDFDDA00AAA95680000000000000000000000000000000000000000036AABBBF0D73FD8AAAAAD2D555554FF3AC3F55556B000000000000000000CE000E1870007B00009C28694090105240249AE15A8B5564FC00A555550;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h0000000000000000000000000000000000000000012B154D2A0E716CAA2A532295554DA59C052CAA352000000000000000000DE000FFFF0007300009A1407210C840440370E9053309B7F8600555AA98000000000000000000000000000000000000000000E70EB6535F20B19558D6DAC6AA63413EB29B5C39C000000000000000000F6000BFFD00067000194914812061150602DE9C51196B17CA0009556AD4000000000000000000000000000000000000000000D55554B4DA0EBE5598B4C346AA9F5E164B4AAAAAC000000000000000000FE0007FFE0007F00012304803F0106292006D77136A97C6C100155A5D3400000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000006B55AA8C64EF2EAADB8AD476D55D3D998C556AB54000000000000000000EE0003FFC000770001229307FFF82101200298814F787F6BC000AAAD514000000000000000000000000000000000000000000B00E18B8ED5FF51413F2DBF2CA3BFCADD7565C034000000000000000000EE0003C3C00077000128061F003E12E32001DDA0770D50660000AACF52A000000000000000000000000000000000000000000A00C8A3CC643DCD557B61B7EAACEF098DF154C014000000000000000000EE0003C3C000770001368C780007880320006E240A45D58A0001554DAAA000000000000000000000000000000000000000000A02AAB8A863BD6CA9FADE5;
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3] = (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] .lut_mask = 16'h1100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h000000000001682BEAAA8950DB5A46D296B6D2A55555F545A00000000000000000002EFE1EE1D76D1F74000210003FFF0002100000001AAA7C00000015555AAA2CAA924000000000000000000000000000000000000215AAE954BACABAAAE92D555754D54AA5D56A900000000000000000002EFBF6E5C77C1F74000230003003000310000000006BD80000000AAAAAA855452A80000000000000000000000000000000000000AAAA9757546ADB155252AAB6958AAAAA5555400000000000000000003EF9E7E1C7FC1F7C0003600020010001B000000002DA300000000555555416AA8A00000000000000000000000000000000000000575AF3AABA22BB54B2D3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h52B75315555B56AA800000000000000000003EF867FFC7EC1F7C0003E0000FFC0001F00000000BE3A00000000AAAAAA854CAB5400000000000000000000000000000000000005546955AAE529D554528AAAA529556AA5AAA800000000000000000003EFA77FED7EC5F7C0001E0001FFE0001E00000000B5110000000055555522B55594000000000000000000000000000000000000004AA9655555552A942D0A5D2AAAAAAAA5548000000000000000000003EF867F0CFEC1F7C0001C0001FFE0000E0000000002AD000000002AAAAA82AA555C000000000000000000000000000000000000000956AAB24952AAD5AD4AD552A495555AA400000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00003EFFFD7FFEBFFF7C0001C00000000000E000000006352000000006AAAAA04AAAAA0000000000000000000000000000000000000000B3AAA90B4ACAAAAEDD5554D4B495555540000000000000000000003EEFFA5FFA5FF77C0000C0000FFC0000C0000000000DC000000002AAAA80555554800000000000000000000000000000000000000005555200040AAAAAD55554080012AAA800000000000000000000001FFFFC3FFC3FFFF80000C0000E1C0000C000000000954000000000AAAA8012AAAA000000000000000000000000000000000000000000A5480000015AAF3556A0000004A94000000000000000000000000FE0001FF80007F00000800007F8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000400000000055400000000055550035555580000000000000000000000000000000000000000095400000035554CAAAB0000004AA40000000000000000000000007C0001C380003E0000000000000000000000000002D00000000002AAA80155555000000000000000000000000000000000000000000000000000002AB355000000000000000000000000000000000000000001818000000000000000000000000000000001500000000000AAA0005555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF000000000000000000000000000000000A5000000000001E040;
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  
// & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hAAD8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] .lut_mask = 16'h4400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h3E000000000000000000000000000000000000000000000000000000000000000000038DB7D28955FD5E3952AAAABD2B555552A71AAFAAA552EB6D7000000000000000000003C00000000000007800C0078000000000000000000000000000000000000000000000000000000000000000000065F2FC955BFD405CA952AA46549552A54E84AFF6AA4FD369800000000000000000000810000000000001E0C0C001E0000000018DC2BC8000000001400000000000000000000000000000000000000000167A24131802AA78A91555152AAAAAA547955006320936AA0000000000000000000011880000000000078600C02878000000018DC2BC8000000000A000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000115492400BFDAADEE9D555552AAAAAA55ED56FF400924AA20000000000000000000003C000000000000E1D4000161C00000002A4972DC000000002A00000000000000000000000000000000000000000022B6820BFFF6D44AA8535552AAAA9554CADBFFF4105B5100000000000000000000024240000000000187E00C0A78600000000D99A45600000000150000000000000000000000000000000000000000002AAA0A37FFFAA72B55555D52AAAAAAB53957FFFB1405550000000000000000000002184000000000031990000402300000000B9C4172000000005500000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h000000005899BE3FFFCAEBAAAAAA2AD555555555D4FFFF1E6656800000000000000000000008100000000000670440C02219800180009C3C0E000140000350000000000000000000000000000000000000000000068A07FFFFEA754ADABAA8D55556D5AB55FFFFF81458000000000000000000000040020000000000CE910804482CC001000048CC4E4001400005A8000000000000000000000000000000000000000000021413FFFFFED2AAA55728D52AA9554A9BFFFFF20A1000000000000000000000007FFE000000000193408000034E60004020F402301A008000055400000000000000000000000000000000000000000004B089FF57FA5485755D55EA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hAAAAAA4A97FA2FE44B480000000000000000000000BFFD000000000129044408C0972000C0F17017EB168280000AA940000000000000000000000000000000000000000000054BFB27FB6F2AAAAAE8155555553DB7F937F4A8000000000000000000000000BFFD0000000003309810003101300441C1CC0EB7210B00009554A00000000000000000000000000000000000000000002F2BE4D3FACB36E75557FAAAA9CB34D7F2CBF53D000000000000000000000000FFFF0000000002780E12104A3490066592B6D388D746200155554000000000000000000000000000000000000000000039BF5AD3E54F2AD55557FAAAAAD53EA9FAD6BE6700000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hE2CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'h00AC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  = (\vga_ins|ADDR [16] & (!\vga_ins|ADDR [18] & !\vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2 .lut_mask = 16'h000C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3] = (\vga_ins|ADDR [14] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  & (!\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [15])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] .lut_mask = 16'h0800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  & (!\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [15])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y2_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'h4450;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  & (\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [15])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3] = (\vga_ins|ADDR [14] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  & (\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [15])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] .lut_mask = 16'h8000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hC840;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  & (\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [15])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] .lut_mask = 16'h0040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h000000000000000000000000000000E96A880721C8000000000000000000000000000000000000000004E1380055A5400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001DD5A9C0718B000000000000000000005C80000000000000000000746380656AEE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AAD5CE854D5000000000000000000001E000000000000000000002ACA81CEAD540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000086;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'hE58F05DE5000000000000000000003F000000000000000000002BEE83D6958400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005B693A500D310000000000000000000040000000000000000000002328029725B68000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B3AD585DBEE280000000000000000000400000000000000000000051DF6EDEAD734000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D155B649B92D00000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000002D27649B5AA2E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042CAD92484053000000000000000000004080000000000000000000328484926D49080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000314CBF323FA5B00000000000000000000C0C00000000000000000003697F12BD4CA300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B53553321329300000000000000000000C2C000000000000000000032C725332AB69;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009C6B2D389014800000000000000000000EDC000000000000000000004A42472D350C6000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000313AB9E09309C100000000000000000000528000000000000000000001643241F55721000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000246557D6F9A4940000000000000000000000800000000000000000000A4967DAFAA9AB0000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3] = (\vga_ins|ADDR [14] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  & (\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [15])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] .lut_mask = 16'h0080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B60000000000000000000000000000000000000000000000000000001B40000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AF0000000000000000000000000000000000000000000000000000002D4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036E8000000000000000000000000000000000000000000000000000005DB00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CD600000000000000000000000000000000000000000000000000001AEA000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000157400000000000000000000000000000000000000000000000000000BAA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000058EA0001FE40000000000000000000000000000000000000009FE00015D68000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DAC60002D1800000000000000000000000000000000000000062D00018D6C0000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000B5720003AE40000000000000000000000000000000000000009D700011AB4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E5A200087A00000000000000000000000000000000000000001784001149C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001953600130E00000000000000000000000000000000000000001C3A001B2AE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hE400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3] = (\vga_ins|ADDR [14] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  & (!\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [15])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] .lut_mask = 16'h0008;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'h24BA000B21000000000000000000000000000000000000000023340017490000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006A7FE000D62000000000000000000000000000000000000000011AC001FE9580000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000527F4003FE9000000000000000000000000000000000000000005FF000BC9280000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000527DA0065DE0000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'h0000000000000000001EE98012C9280000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C2BC20054080000000000000000000000000000000000000000040A8010D50C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A2BD2006C5400000000000000000000000000000000000000000A8D8012F5140000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000425D200FCE4000000000000000000000000000000000000000009CFC012E90800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000342ECA0042AE00000000000000000000000000000000000000001D508014DC0B000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000142222004B50000000000000000000000000000000000000000002B48011114A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001014D2034AB800000000000000000000000000000000000000000754B016CA020000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000070AD2A016AD8000000000000000000000000000000000000000006D5E0052D438000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005091380055900000000000000000000000000000000000000000026A800722C2800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000605D04010BD0000000000000000000000000000000000000000000F42008AA01800000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  & (!\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [15])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] .lut_mask = 16'h0004;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000058DBA7E3168BC000000000000000000010C0C200000000000000000000F45A30F956C4800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000714DA9BA0C30180000000000000001F7EF40BDF3E00000000000000006820C17656CA380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012A954B6A81AE0000000000000000000C23314C0000000000000000001D6055F4AAD52000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h000000000000000000000000000E8EA55DD2338680000030000000002854F331CA8500000000030000005A5312EEA95454000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010B2A1AD76416C8000000400000000CD5369E5B2B8C0000000090000000DA09BAF61554C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018A2A68D35428A0000001000000002C8B517FA2B44D0000000020000001450AB2C5955420000000000000000000000000000000000000000000000000000000000000000000000000000000000000000145A4A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h9B1845A58000001600000019239CA0114E71260000002A0000006D68963654AA8A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009AA4B25E34EE0A000000300000B39735ED3F2DEB3A5340000220000014CD4B0E9349564000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012A909619B4D8CE0000019800002925F5DBE1F6EBE9250000060000001CD6CB663A42552000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032D1086574148F08000006C000194744B9A7F9;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h6748B8A60000D80000043C4A0BA984225200000000000000000000000000000000000000000000000000000000000000000000000000000000000000002EA10BDF82E855A00000002000C0BD0D78280507AC2F41400108000001E285D07EF4255D00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003AA90A82672F299A0000025000B6CDFFE048C781FFECDB4002900000066D3D399054AD55000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036A90B231EA425820000021C0050DAC4000A140008D6C2800E9000000861095E3134AD;
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'h2320;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout )))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'h0F0C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hFEF0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'h3230;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  = (!\vga_ins|ADDR [16] & (\vga_ins|ADDR [18] & !\vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0 .lut_mask = 16'h0030;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & (\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] .lut_mask = 16'h0080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & (!\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] .lut_mask = 16'h0008;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y6_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hF5A0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & (\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .lut_mask = 16'h0040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & (\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & (!\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & (!\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] .lut_mask = 16'h0004;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hAAD8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'h5D08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ) # ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hF4F0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \left~input (
	.i(left),
	.ibar(gnd),
	.o(\left~input_o ));
// synopsys translate_off
defparam \left~input .bus_hold = "false";
defparam \left~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N14
cycloneive_lcell_comb \vga_ins|Add5~0 (
// Equation(s):
// \vga_ins|Add5~0_combout  = (\vga_ins|xcoordinate [0] & (\vga_ins|always1~32_combout  $ (VCC))) # (!\vga_ins|xcoordinate [0] & (\vga_ins|always1~32_combout  & VCC))
// \vga_ins|Add5~1  = CARRY((\vga_ins|xcoordinate [0] & \vga_ins|always1~32_combout ))

	.dataa(\vga_ins|xcoordinate [0]),
	.datab(\vga_ins|always1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Add5~0_combout ),
	.cout(\vga_ins|Add5~1 ));
// synopsys translate_off
defparam \vga_ins|Add5~0 .lut_mask = 16'h6688;
defparam \vga_ins|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N14
cycloneive_lcell_comb \vga_ins|Add6~0 (
// Equation(s):
// \vga_ins|Add6~0_combout  = (\vga_ins|always1~49_combout  & (\vga_ins|Add5~0_combout  & VCC)) # (!\vga_ins|always1~49_combout  & (\vga_ins|Add5~0_combout  $ (VCC)))
// \vga_ins|Add6~1  = CARRY((!\vga_ins|always1~49_combout  & \vga_ins|Add5~0_combout ))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Add6~0_combout ),
	.cout(\vga_ins|Add6~1 ));
// synopsys translate_off
defparam \vga_ins|Add6~0 .lut_mask = 16'h9944;
defparam \vga_ins|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N15
dffeas \vga_ins|xcoordinate[0] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[0] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N16
cycloneive_lcell_comb \vga_ins|Add5~2 (
// Equation(s):
// \vga_ins|Add5~2_combout  = (\vga_ins|xcoordinate [1] & (!\vga_ins|Add5~1 )) # (!\vga_ins|xcoordinate [1] & ((\vga_ins|Add5~1 ) # (GND)))
// \vga_ins|Add5~3  = CARRY((!\vga_ins|Add5~1 ) # (!\vga_ins|xcoordinate [1]))

	.dataa(\vga_ins|xcoordinate [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~1 ),
	.combout(\vga_ins|Add5~2_combout ),
	.cout(\vga_ins|Add5~3 ));
// synopsys translate_off
defparam \vga_ins|Add5~2 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N16
cycloneive_lcell_comb \vga_ins|Add6~2 (
// Equation(s):
// \vga_ins|Add6~2_combout  = (\vga_ins|always1~49_combout  & ((\vga_ins|Add5~2_combout  & (!\vga_ins|Add6~1 )) # (!\vga_ins|Add5~2_combout  & ((\vga_ins|Add6~1 ) # (GND))))) # (!\vga_ins|always1~49_combout  & ((\vga_ins|Add5~2_combout  & (\vga_ins|Add6~1  & 
// VCC)) # (!\vga_ins|Add5~2_combout  & (!\vga_ins|Add6~1 ))))
// \vga_ins|Add6~3  = CARRY((\vga_ins|always1~49_combout  & ((!\vga_ins|Add6~1 ) # (!\vga_ins|Add5~2_combout ))) # (!\vga_ins|always1~49_combout  & (!\vga_ins|Add5~2_combout  & !\vga_ins|Add6~1 )))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~1 ),
	.combout(\vga_ins|Add6~2_combout ),
	.cout(\vga_ins|Add6~3 ));
// synopsys translate_off
defparam \vga_ins|Add6~2 .lut_mask = 16'h692B;
defparam \vga_ins|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y41_N17
dffeas \vga_ins|xcoordinate[1] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[1] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N18
cycloneive_lcell_comb \vga_ins|Add5~4 (
// Equation(s):
// \vga_ins|Add5~4_combout  = (\vga_ins|xcoordinate [2] & (\vga_ins|Add5~3  $ (GND))) # (!\vga_ins|xcoordinate [2] & (!\vga_ins|Add5~3  & VCC))
// \vga_ins|Add5~5  = CARRY((\vga_ins|xcoordinate [2] & !\vga_ins|Add5~3 ))

	.dataa(gnd),
	.datab(\vga_ins|xcoordinate [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~3 ),
	.combout(\vga_ins|Add5~4_combout ),
	.cout(\vga_ins|Add5~5 ));
// synopsys translate_off
defparam \vga_ins|Add5~4 .lut_mask = 16'hC30C;
defparam \vga_ins|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N18
cycloneive_lcell_comb \vga_ins|Add6~4 (
// Equation(s):
// \vga_ins|Add6~4_combout  = ((\vga_ins|always1~49_combout  $ (\vga_ins|Add5~4_combout  $ (\vga_ins|Add6~3 )))) # (GND)
// \vga_ins|Add6~5  = CARRY((\vga_ins|always1~49_combout  & (\vga_ins|Add5~4_combout  & !\vga_ins|Add6~3 )) # (!\vga_ins|always1~49_combout  & ((\vga_ins|Add5~4_combout ) # (!\vga_ins|Add6~3 ))))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~3 ),
	.combout(\vga_ins|Add6~4_combout ),
	.cout(\vga_ins|Add6~5 ));
// synopsys translate_off
defparam \vga_ins|Add6~4 .lut_mask = 16'h964D;
defparam \vga_ins|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y41_N19
dffeas \vga_ins|xcoordinate[2] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[2] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N20
cycloneive_lcell_comb \vga_ins|Add5~6 (
// Equation(s):
// \vga_ins|Add5~6_combout  = (\vga_ins|xcoordinate [3] & ((\vga_ins|Add5~5 ) # (GND))) # (!\vga_ins|xcoordinate [3] & (!\vga_ins|Add5~5 ))
// \vga_ins|Add5~7  = CARRY((\vga_ins|xcoordinate [3]) # (!\vga_ins|Add5~5 ))

	.dataa(gnd),
	.datab(\vga_ins|xcoordinate [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~5 ),
	.combout(\vga_ins|Add5~6_combout ),
	.cout(\vga_ins|Add5~7 ));
// synopsys translate_off
defparam \vga_ins|Add5~6 .lut_mask = 16'hC3CF;
defparam \vga_ins|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N20
cycloneive_lcell_comb \vga_ins|Add6~6 (
// Equation(s):
// \vga_ins|Add6~6_combout  = (\vga_ins|always1~49_combout  & ((\vga_ins|Add5~6_combout  & (!\vga_ins|Add6~5 )) # (!\vga_ins|Add5~6_combout  & ((\vga_ins|Add6~5 ) # (GND))))) # (!\vga_ins|always1~49_combout  & ((\vga_ins|Add5~6_combout  & (\vga_ins|Add6~5  & 
// VCC)) # (!\vga_ins|Add5~6_combout  & (!\vga_ins|Add6~5 ))))
// \vga_ins|Add6~7  = CARRY((\vga_ins|always1~49_combout  & ((!\vga_ins|Add6~5 ) # (!\vga_ins|Add5~6_combout ))) # (!\vga_ins|always1~49_combout  & (!\vga_ins|Add5~6_combout  & !\vga_ins|Add6~5 )))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~5 ),
	.combout(\vga_ins|Add6~6_combout ),
	.cout(\vga_ins|Add6~7 ));
// synopsys translate_off
defparam \vga_ins|Add6~6 .lut_mask = 16'h692B;
defparam \vga_ins|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N4
cycloneive_lcell_comb \vga_ins|xcoordinate[3]~2 (
// Equation(s):
// \vga_ins|xcoordinate[3]~2_combout  = !\vga_ins|Add6~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Add6~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|xcoordinate[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|xcoordinate[3]~2 .lut_mask = 16'h00FF;
defparam \vga_ins|xcoordinate[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N5
dffeas \vga_ins|xcoordinate[3] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|xcoordinate[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[3] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N22
cycloneive_lcell_comb \vga_ins|Add5~8 (
// Equation(s):
// \vga_ins|Add5~8_combout  = (\vga_ins|xcoordinate [4] & (\vga_ins|Add5~7  $ (GND))) # (!\vga_ins|xcoordinate [4] & (!\vga_ins|Add5~7  & VCC))
// \vga_ins|Add5~9  = CARRY((\vga_ins|xcoordinate [4] & !\vga_ins|Add5~7 ))

	.dataa(gnd),
	.datab(\vga_ins|xcoordinate [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~7 ),
	.combout(\vga_ins|Add5~8_combout ),
	.cout(\vga_ins|Add5~9 ));
// synopsys translate_off
defparam \vga_ins|Add5~8 .lut_mask = 16'hC30C;
defparam \vga_ins|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N22
cycloneive_lcell_comb \vga_ins|Add6~8 (
// Equation(s):
// \vga_ins|Add6~8_combout  = ((\vga_ins|always1~49_combout  $ (\vga_ins|Add5~8_combout  $ (\vga_ins|Add6~7 )))) # (GND)
// \vga_ins|Add6~9  = CARRY((\vga_ins|always1~49_combout  & (\vga_ins|Add5~8_combout  & !\vga_ins|Add6~7 )) # (!\vga_ins|always1~49_combout  & ((\vga_ins|Add5~8_combout ) # (!\vga_ins|Add6~7 ))))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~7 ),
	.combout(\vga_ins|Add6~8_combout ),
	.cout(\vga_ins|Add6~9 ));
// synopsys translate_off
defparam \vga_ins|Add6~8 .lut_mask = 16'h964D;
defparam \vga_ins|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y41_N23
dffeas \vga_ins|xcoordinate[4] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add6~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[4] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N24
cycloneive_lcell_comb \vga_ins|Add5~10 (
// Equation(s):
// \vga_ins|Add5~10_combout  = (\vga_ins|xcoordinate [5] & (!\vga_ins|Add5~9 )) # (!\vga_ins|xcoordinate [5] & ((\vga_ins|Add5~9 ) # (GND)))
// \vga_ins|Add5~11  = CARRY((!\vga_ins|Add5~9 ) # (!\vga_ins|xcoordinate [5]))

	.dataa(\vga_ins|xcoordinate [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~9 ),
	.combout(\vga_ins|Add5~10_combout ),
	.cout(\vga_ins|Add5~11 ));
// synopsys translate_off
defparam \vga_ins|Add5~10 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N24
cycloneive_lcell_comb \vga_ins|Add6~10 (
// Equation(s):
// \vga_ins|Add6~10_combout  = (\vga_ins|always1~49_combout  & ((\vga_ins|Add5~10_combout  & (!\vga_ins|Add6~9 )) # (!\vga_ins|Add5~10_combout  & ((\vga_ins|Add6~9 ) # (GND))))) # (!\vga_ins|always1~49_combout  & ((\vga_ins|Add5~10_combout  & 
// (\vga_ins|Add6~9  & VCC)) # (!\vga_ins|Add5~10_combout  & (!\vga_ins|Add6~9 ))))
// \vga_ins|Add6~11  = CARRY((\vga_ins|always1~49_combout  & ((!\vga_ins|Add6~9 ) # (!\vga_ins|Add5~10_combout ))) # (!\vga_ins|always1~49_combout  & (!\vga_ins|Add5~10_combout  & !\vga_ins|Add6~9 )))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~9 ),
	.combout(\vga_ins|Add6~10_combout ),
	.cout(\vga_ins|Add6~11 ));
// synopsys translate_off
defparam \vga_ins|Add6~10 .lut_mask = 16'h692B;
defparam \vga_ins|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y41_N25
dffeas \vga_ins|xcoordinate[5] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add6~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[5] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \vga_ins|LessThan8~0 (
// Equation(s):
// \vga_ins|LessThan8~0_combout  = (!\vga_ins|xcoordinate [5] & ((\vga_ins|xcoordinate [3]) # ((!\vga_ins|xcoordinate [2]) # (!\vga_ins|xcoordinate [1]))))

	.dataa(\vga_ins|xcoordinate [3]),
	.datab(\vga_ins|xcoordinate [1]),
	.datac(\vga_ins|xcoordinate [5]),
	.datad(\vga_ins|xcoordinate [2]),
	.cin(gnd),
	.combout(\vga_ins|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan8~0 .lut_mask = 16'h0B0F;
defparam \vga_ins|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N26
cycloneive_lcell_comb \vga_ins|Add5~12 (
// Equation(s):
// \vga_ins|Add5~12_combout  = (\vga_ins|xcoordinate [6] & (!\vga_ins|Add5~11  & VCC)) # (!\vga_ins|xcoordinate [6] & (\vga_ins|Add5~11  $ (GND)))
// \vga_ins|Add5~13  = CARRY((!\vga_ins|xcoordinate [6] & !\vga_ins|Add5~11 ))

	.dataa(\vga_ins|xcoordinate [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~11 ),
	.combout(\vga_ins|Add5~12_combout ),
	.cout(\vga_ins|Add5~13 ));
// synopsys translate_off
defparam \vga_ins|Add5~12 .lut_mask = 16'h5A05;
defparam \vga_ins|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N26
cycloneive_lcell_comb \vga_ins|Add6~12 (
// Equation(s):
// \vga_ins|Add6~12_combout  = ((\vga_ins|Add5~12_combout  $ (\vga_ins|always1~49_combout  $ (\vga_ins|Add6~11 )))) # (GND)
// \vga_ins|Add6~13  = CARRY((\vga_ins|Add5~12_combout  & ((!\vga_ins|Add6~11 ) # (!\vga_ins|always1~49_combout ))) # (!\vga_ins|Add5~12_combout  & (!\vga_ins|always1~49_combout  & !\vga_ins|Add6~11 )))

	.dataa(\vga_ins|Add5~12_combout ),
	.datab(\vga_ins|always1~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~11 ),
	.combout(\vga_ins|Add6~12_combout ),
	.cout(\vga_ins|Add6~13 ));
// synopsys translate_off
defparam \vga_ins|Add6~12 .lut_mask = 16'h962B;
defparam \vga_ins|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N10
cycloneive_lcell_comb \vga_ins|xcoordinate[6]~1 (
// Equation(s):
// \vga_ins|xcoordinate[6]~1_combout  = !\vga_ins|Add6~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Add6~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|xcoordinate[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|xcoordinate[6]~1 .lut_mask = 16'h0F0F;
defparam \vga_ins|xcoordinate[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N11
dffeas \vga_ins|xcoordinate[6] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|xcoordinate[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[6] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N28
cycloneive_lcell_comb \vga_ins|Add5~14 (
// Equation(s):
// \vga_ins|Add5~14_combout  = (\vga_ins|xcoordinate [7] & ((\vga_ins|Add5~13 ) # (GND))) # (!\vga_ins|xcoordinate [7] & (!\vga_ins|Add5~13 ))
// \vga_ins|Add5~15  = CARRY((\vga_ins|xcoordinate [7]) # (!\vga_ins|Add5~13 ))

	.dataa(\vga_ins|xcoordinate [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~13 ),
	.combout(\vga_ins|Add5~14_combout ),
	.cout(\vga_ins|Add5~15 ));
// synopsys translate_off
defparam \vga_ins|Add5~14 .lut_mask = 16'hA5AF;
defparam \vga_ins|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N28
cycloneive_lcell_comb \vga_ins|Add6~14 (
// Equation(s):
// \vga_ins|Add6~14_combout  = (\vga_ins|always1~49_combout  & ((\vga_ins|Add5~14_combout  & (!\vga_ins|Add6~13 )) # (!\vga_ins|Add5~14_combout  & ((\vga_ins|Add6~13 ) # (GND))))) # (!\vga_ins|always1~49_combout  & ((\vga_ins|Add5~14_combout  & 
// (\vga_ins|Add6~13  & VCC)) # (!\vga_ins|Add5~14_combout  & (!\vga_ins|Add6~13 ))))
// \vga_ins|Add6~15  = CARRY((\vga_ins|always1~49_combout  & ((!\vga_ins|Add6~13 ) # (!\vga_ins|Add5~14_combout ))) # (!\vga_ins|always1~49_combout  & (!\vga_ins|Add5~14_combout  & !\vga_ins|Add6~13 )))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~13 ),
	.combout(\vga_ins|Add6~14_combout ),
	.cout(\vga_ins|Add6~15 ));
// synopsys translate_off
defparam \vga_ins|Add6~14 .lut_mask = 16'h692B;
defparam \vga_ins|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N0
cycloneive_lcell_comb \vga_ins|xcoordinate[7]~0 (
// Equation(s):
// \vga_ins|xcoordinate[7]~0_combout  = !\vga_ins|Add6~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Add6~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|xcoordinate[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|xcoordinate[7]~0 .lut_mask = 16'h00FF;
defparam \vga_ins|xcoordinate[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N1
dffeas \vga_ins|xcoordinate[7] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|xcoordinate[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[7] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \vga_ins|always1~30 (
// Equation(s):
// \vga_ins|always1~30_combout  = (\vga_ins|xcoordinate [7] & ((\vga_ins|xcoordinate [6]) # ((\vga_ins|LessThan8~0_combout  & !\vga_ins|xcoordinate [4]))))

	.dataa(\vga_ins|LessThan8~0_combout ),
	.datab(\vga_ins|xcoordinate [7]),
	.datac(\vga_ins|xcoordinate [6]),
	.datad(\vga_ins|xcoordinate [4]),
	.cin(gnd),
	.combout(\vga_ins|always1~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~30 .lut_mask = 16'hC0C8;
defparam \vga_ins|always1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N30
cycloneive_lcell_comb \vga_ins|Add5~16 (
// Equation(s):
// \vga_ins|Add5~16_combout  = (\vga_ins|xcoordinate [8] & (\vga_ins|Add5~15  $ (GND))) # (!\vga_ins|xcoordinate [8] & (!\vga_ins|Add5~15  & VCC))
// \vga_ins|Add5~17  = CARRY((\vga_ins|xcoordinate [8] & !\vga_ins|Add5~15 ))

	.dataa(\vga_ins|xcoordinate [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~15 ),
	.combout(\vga_ins|Add5~16_combout ),
	.cout(\vga_ins|Add5~17 ));
// synopsys translate_off
defparam \vga_ins|Add5~16 .lut_mask = 16'hA50A;
defparam \vga_ins|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N30
cycloneive_lcell_comb \vga_ins|Add6~16 (
// Equation(s):
// \vga_ins|Add6~16_combout  = ((\vga_ins|always1~49_combout  $ (\vga_ins|Add5~16_combout  $ (\vga_ins|Add6~15 )))) # (GND)
// \vga_ins|Add6~17  = CARRY((\vga_ins|always1~49_combout  & (\vga_ins|Add5~16_combout  & !\vga_ins|Add6~15 )) # (!\vga_ins|always1~49_combout  & ((\vga_ins|Add5~16_combout ) # (!\vga_ins|Add6~15 ))))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~15 ),
	.combout(\vga_ins|Add6~16_combout ),
	.cout(\vga_ins|Add6~17 ));
// synopsys translate_off
defparam \vga_ins|Add6~16 .lut_mask = 16'h964D;
defparam \vga_ins|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y41_N31
dffeas \vga_ins|xcoordinate[8] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add6~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[8] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N0
cycloneive_lcell_comb \vga_ins|Add5~18 (
// Equation(s):
// \vga_ins|Add5~18_combout  = (\vga_ins|xcoordinate [9] & (!\vga_ins|Add5~17 )) # (!\vga_ins|xcoordinate [9] & ((\vga_ins|Add5~17 ) # (GND)))
// \vga_ins|Add5~19  = CARRY((!\vga_ins|Add5~17 ) # (!\vga_ins|xcoordinate [9]))

	.dataa(\vga_ins|xcoordinate [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~17 ),
	.combout(\vga_ins|Add5~18_combout ),
	.cout(\vga_ins|Add5~19 ));
// synopsys translate_off
defparam \vga_ins|Add5~18 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N0
cycloneive_lcell_comb \vga_ins|Add6~18 (
// Equation(s):
// \vga_ins|Add6~18_combout  = (\vga_ins|always1~49_combout  & ((\vga_ins|Add5~18_combout  & (!\vga_ins|Add6~17 )) # (!\vga_ins|Add5~18_combout  & ((\vga_ins|Add6~17 ) # (GND))))) # (!\vga_ins|always1~49_combout  & ((\vga_ins|Add5~18_combout  & 
// (\vga_ins|Add6~17  & VCC)) # (!\vga_ins|Add5~18_combout  & (!\vga_ins|Add6~17 ))))
// \vga_ins|Add6~19  = CARRY((\vga_ins|always1~49_combout  & ((!\vga_ins|Add6~17 ) # (!\vga_ins|Add5~18_combout ))) # (!\vga_ins|always1~49_combout  & (!\vga_ins|Add5~18_combout  & !\vga_ins|Add6~17 )))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~17 ),
	.combout(\vga_ins|Add6~18_combout ),
	.cout(\vga_ins|Add6~19 ));
// synopsys translate_off
defparam \vga_ins|Add6~18 .lut_mask = 16'h692B;
defparam \vga_ins|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N1
dffeas \vga_ins|xcoordinate[9] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add6~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[9] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \right~input (
	.i(right),
	.ibar(gnd),
	.o(\right~input_o ));
// synopsys translate_off
defparam \right~input .bus_hold = "false";
defparam \right~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \vga_ins|always1~31 (
// Equation(s):
// \vga_ins|always1~31_combout  = (\right~input_o ) # ((\vga_ins|xcoordinate [9] & ((\vga_ins|xcoordinate [8]) # (!\vga_ins|always1~30_combout ))))

	.dataa(\vga_ins|always1~30_combout ),
	.datab(\vga_ins|xcoordinate [9]),
	.datac(\right~input_o ),
	.datad(\vga_ins|xcoordinate [8]),
	.cin(gnd),
	.combout(\vga_ins|always1~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~31 .lut_mask = 16'hFCF4;
defparam \vga_ins|always1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cycloneive_lcell_comb \vga_ins|counter[16]~99 (
// Equation(s):
// \vga_ins|counter[16]~99_combout  = (\vga_ins|counter[15]~98  & (((!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [16]))) # (!\vga_ins|counter[15]~98  & (((\vga_ins|counter [16] & \vga_ins|counter~65_combout )) # (GND)))
// \vga_ins|counter[16]~100  = CARRY(((!\vga_ins|counter[15]~98 ) # (!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [16]))

	.dataa(\vga_ins|counter [16]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[15]~98 ),
	.combout(\vga_ins|counter[16]~99_combout ),
	.cout(\vga_ins|counter[16]~100 ));
// synopsys translate_off
defparam \vga_ins|counter[16]~99 .lut_mask = 16'h787F;
defparam \vga_ins|counter[16]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneive_lcell_comb \vga_ins|counter[17]~101 (
// Equation(s):
// \vga_ins|counter[17]~101_combout  = (\vga_ins|counter[16]~100  & (\vga_ins|counter [17] & (\vga_ins|counter~65_combout  & VCC))) # (!\vga_ins|counter[16]~100  & ((((\vga_ins|counter [17] & \vga_ins|counter~65_combout )))))
// \vga_ins|counter[17]~102  = CARRY((\vga_ins|counter [17] & (\vga_ins|counter~65_combout  & !\vga_ins|counter[16]~100 )))

	.dataa(\vga_ins|counter [17]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[16]~100 ),
	.combout(\vga_ins|counter[17]~101_combout ),
	.cout(\vga_ins|counter[17]~102 ));
// synopsys translate_off
defparam \vga_ins|counter[17]~101 .lut_mask = 16'h8708;
defparam \vga_ins|counter[17]~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N3
dffeas \vga_ins|counter[17] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[17]~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[17] .is_wysiwyg = "true";
defparam \vga_ins|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneive_lcell_comb \vga_ins|counter[18]~103 (
// Equation(s):
// \vga_ins|counter[18]~103_combout  = (\vga_ins|counter[17]~102  & (((!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [18]))) # (!\vga_ins|counter[17]~102  & (((\vga_ins|counter [18] & \vga_ins|counter~65_combout )) # (GND)))
// \vga_ins|counter[18]~104  = CARRY(((!\vga_ins|counter[17]~102 ) # (!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [18]))

	.dataa(\vga_ins|counter [18]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[17]~102 ),
	.combout(\vga_ins|counter[18]~103_combout ),
	.cout(\vga_ins|counter[18]~104 ));
// synopsys translate_off
defparam \vga_ins|counter[18]~103 .lut_mask = 16'h787F;
defparam \vga_ins|counter[18]~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N5
dffeas \vga_ins|counter[18] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[18]~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[18] .is_wysiwyg = "true";
defparam \vga_ins|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneive_lcell_comb \vga_ins|counter[19]~105 (
// Equation(s):
// \vga_ins|counter[19]~105_combout  = (\vga_ins|counter[18]~104  & (\vga_ins|counter [19] & (\vga_ins|counter~65_combout  & VCC))) # (!\vga_ins|counter[18]~104  & ((((\vga_ins|counter [19] & \vga_ins|counter~65_combout )))))
// \vga_ins|counter[19]~106  = CARRY((\vga_ins|counter [19] & (\vga_ins|counter~65_combout  & !\vga_ins|counter[18]~104 )))

	.dataa(\vga_ins|counter [19]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[18]~104 ),
	.combout(\vga_ins|counter[19]~105_combout ),
	.cout(\vga_ins|counter[19]~106 ));
// synopsys translate_off
defparam \vga_ins|counter[19]~105 .lut_mask = 16'h8708;
defparam \vga_ins|counter[19]~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N7
dffeas \vga_ins|counter[19] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[19]~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[19] .is_wysiwyg = "true";
defparam \vga_ins|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneive_lcell_comb \vga_ins|counter[20]~107 (
// Equation(s):
// \vga_ins|counter[20]~107_combout  = (\vga_ins|counter[19]~106  & (((!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [20]))) # (!\vga_ins|counter[19]~106  & (((\vga_ins|counter [20] & \vga_ins|counter~65_combout )) # (GND)))
// \vga_ins|counter[20]~108  = CARRY(((!\vga_ins|counter[19]~106 ) # (!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [20]))

	.dataa(\vga_ins|counter [20]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[19]~106 ),
	.combout(\vga_ins|counter[20]~107_combout ),
	.cout(\vga_ins|counter[20]~108 ));
// synopsys translate_off
defparam \vga_ins|counter[20]~107 .lut_mask = 16'h787F;
defparam \vga_ins|counter[20]~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N9
dffeas \vga_ins|counter[20] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[20]~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[20] .is_wysiwyg = "true";
defparam \vga_ins|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneive_lcell_comb \vga_ins|counter[21]~109 (
// Equation(s):
// \vga_ins|counter[21]~109_combout  = (\vga_ins|counter[20]~108  & (\vga_ins|counter [21] & (\vga_ins|counter~65_combout  & VCC))) # (!\vga_ins|counter[20]~108  & ((((\vga_ins|counter [21] & \vga_ins|counter~65_combout )))))
// \vga_ins|counter[21]~110  = CARRY((\vga_ins|counter [21] & (\vga_ins|counter~65_combout  & !\vga_ins|counter[20]~108 )))

	.dataa(\vga_ins|counter [21]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[20]~108 ),
	.combout(\vga_ins|counter[21]~109_combout ),
	.cout(\vga_ins|counter[21]~110 ));
// synopsys translate_off
defparam \vga_ins|counter[21]~109 .lut_mask = 16'h8708;
defparam \vga_ins|counter[21]~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N11
dffeas \vga_ins|counter[21] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[21]~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[21] .is_wysiwyg = "true";
defparam \vga_ins|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneive_lcell_comb \vga_ins|counter[22]~111 (
// Equation(s):
// \vga_ins|counter[22]~111_combout  = (\vga_ins|counter[21]~110  & (((!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [22]))) # (!\vga_ins|counter[21]~110  & (((\vga_ins|counter [22] & \vga_ins|counter~65_combout )) # (GND)))
// \vga_ins|counter[22]~112  = CARRY(((!\vga_ins|counter[21]~110 ) # (!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [22]))

	.dataa(\vga_ins|counter [22]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[21]~110 ),
	.combout(\vga_ins|counter[22]~111_combout ),
	.cout(\vga_ins|counter[22]~112 ));
// synopsys translate_off
defparam \vga_ins|counter[22]~111 .lut_mask = 16'h787F;
defparam \vga_ins|counter[22]~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N13
dffeas \vga_ins|counter[22] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[22]~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[22] .is_wysiwyg = "true";
defparam \vga_ins|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneive_lcell_comb \vga_ins|counter[23]~113 (
// Equation(s):
// \vga_ins|counter[23]~113_combout  = (\vga_ins|counter[22]~112  & (\vga_ins|counter [23] & (\vga_ins|counter~65_combout  & VCC))) # (!\vga_ins|counter[22]~112  & ((((\vga_ins|counter [23] & \vga_ins|counter~65_combout )))))
// \vga_ins|counter[23]~114  = CARRY((\vga_ins|counter [23] & (\vga_ins|counter~65_combout  & !\vga_ins|counter[22]~112 )))

	.dataa(\vga_ins|counter [23]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[22]~112 ),
	.combout(\vga_ins|counter[23]~113_combout ),
	.cout(\vga_ins|counter[23]~114 ));
// synopsys translate_off
defparam \vga_ins|counter[23]~113 .lut_mask = 16'h8708;
defparam \vga_ins|counter[23]~113 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N15
dffeas \vga_ins|counter[23] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[23]~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[23] .is_wysiwyg = "true";
defparam \vga_ins|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneive_lcell_comb \vga_ins|counter[24]~115 (
// Equation(s):
// \vga_ins|counter[24]~115_combout  = (\vga_ins|counter[23]~114  & (((!\vga_ins|counter [24])) # (!\vga_ins|counter~65_combout ))) # (!\vga_ins|counter[23]~114  & (((\vga_ins|counter~65_combout  & \vga_ins|counter [24])) # (GND)))
// \vga_ins|counter[24]~116  = CARRY(((!\vga_ins|counter[23]~114 ) # (!\vga_ins|counter [24])) # (!\vga_ins|counter~65_combout ))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[23]~114 ),
	.combout(\vga_ins|counter[24]~115_combout ),
	.cout(\vga_ins|counter[24]~116 ));
// synopsys translate_off
defparam \vga_ins|counter[24]~115 .lut_mask = 16'h787F;
defparam \vga_ins|counter[24]~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N17
dffeas \vga_ins|counter[24] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[24]~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[24] .is_wysiwyg = "true";
defparam \vga_ins|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneive_lcell_comb \vga_ins|counter[25]~117 (
// Equation(s):
// \vga_ins|counter[25]~117_combout  = (\vga_ins|counter[24]~116  & (\vga_ins|counter~65_combout  & (\vga_ins|counter [25] & VCC))) # (!\vga_ins|counter[24]~116  & ((((\vga_ins|counter~65_combout  & \vga_ins|counter [25])))))
// \vga_ins|counter[25]~118  = CARRY((\vga_ins|counter~65_combout  & (\vga_ins|counter [25] & !\vga_ins|counter[24]~116 )))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[24]~116 ),
	.combout(\vga_ins|counter[25]~117_combout ),
	.cout(\vga_ins|counter[25]~118 ));
// synopsys translate_off
defparam \vga_ins|counter[25]~117 .lut_mask = 16'h8708;
defparam \vga_ins|counter[25]~117 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N19
dffeas \vga_ins|counter[25] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[25]~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[25] .is_wysiwyg = "true";
defparam \vga_ins|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneive_lcell_comb \vga_ins|counter[26]~119 (
// Equation(s):
// \vga_ins|counter[26]~119_combout  = (\vga_ins|counter[25]~118  & (((!\vga_ins|counter [26])) # (!\vga_ins|counter~65_combout ))) # (!\vga_ins|counter[25]~118  & (((\vga_ins|counter~65_combout  & \vga_ins|counter [26])) # (GND)))
// \vga_ins|counter[26]~120  = CARRY(((!\vga_ins|counter[25]~118 ) # (!\vga_ins|counter [26])) # (!\vga_ins|counter~65_combout ))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[25]~118 ),
	.combout(\vga_ins|counter[26]~119_combout ),
	.cout(\vga_ins|counter[26]~120 ));
// synopsys translate_off
defparam \vga_ins|counter[26]~119 .lut_mask = 16'h787F;
defparam \vga_ins|counter[26]~119 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N21
dffeas \vga_ins|counter[26] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[26]~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[26] .is_wysiwyg = "true";
defparam \vga_ins|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneive_lcell_comb \vga_ins|counter[27]~121 (
// Equation(s):
// \vga_ins|counter[27]~121_combout  = (\vga_ins|counter[26]~120  & (\vga_ins|counter~65_combout  & (\vga_ins|counter [27] & VCC))) # (!\vga_ins|counter[26]~120  & ((((\vga_ins|counter~65_combout  & \vga_ins|counter [27])))))
// \vga_ins|counter[27]~122  = CARRY((\vga_ins|counter~65_combout  & (\vga_ins|counter [27] & !\vga_ins|counter[26]~120 )))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[26]~120 ),
	.combout(\vga_ins|counter[27]~121_combout ),
	.cout(\vga_ins|counter[27]~122 ));
// synopsys translate_off
defparam \vga_ins|counter[27]~121 .lut_mask = 16'h8708;
defparam \vga_ins|counter[27]~121 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N23
dffeas \vga_ins|counter[27] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[27]~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[27] .is_wysiwyg = "true";
defparam \vga_ins|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneive_lcell_comb \vga_ins|counter[28]~123 (
// Equation(s):
// \vga_ins|counter[28]~123_combout  = (\vga_ins|counter[27]~122  & (((!\vga_ins|counter [28])) # (!\vga_ins|counter~65_combout ))) # (!\vga_ins|counter[27]~122  & (((\vga_ins|counter~65_combout  & \vga_ins|counter [28])) # (GND)))
// \vga_ins|counter[28]~124  = CARRY(((!\vga_ins|counter[27]~122 ) # (!\vga_ins|counter [28])) # (!\vga_ins|counter~65_combout ))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[27]~122 ),
	.combout(\vga_ins|counter[28]~123_combout ),
	.cout(\vga_ins|counter[28]~124 ));
// synopsys translate_off
defparam \vga_ins|counter[28]~123 .lut_mask = 16'h787F;
defparam \vga_ins|counter[28]~123 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N25
dffeas \vga_ins|counter[28] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[28]~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[28] .is_wysiwyg = "true";
defparam \vga_ins|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneive_lcell_comb \vga_ins|LessThan9~7 (
// Equation(s):
// \vga_ins|LessThan9~7_combout  = (!\vga_ins|counter [27] & (!\vga_ins|counter [28] & !\vga_ins|counter [26]))

	.dataa(\vga_ins|counter [27]),
	.datab(gnd),
	.datac(\vga_ins|counter [28]),
	.datad(\vga_ins|counter [26]),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~7 .lut_mask = 16'h0005;
defparam \vga_ins|LessThan9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \vga_ins|LessThan9~8 (
// Equation(s):
// \vga_ins|LessThan9~8_combout  = (!\vga_ins|counter [25] & (!\vga_ins|counter [24] & !\vga_ins|counter [23]))

	.dataa(\vga_ins|counter [25]),
	.datab(gnd),
	.datac(\vga_ins|counter [24]),
	.datad(\vga_ins|counter [23]),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~8 .lut_mask = 16'h0005;
defparam \vga_ins|LessThan9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \vga_ins|LessThan9~9 (
// Equation(s):
// \vga_ins|LessThan9~9_combout  = (!\vga_ins|counter [22] & (!\vga_ins|counter [20] & !\vga_ins|counter [21]))

	.dataa(\vga_ins|counter [22]),
	.datab(gnd),
	.datac(\vga_ins|counter [20]),
	.datad(\vga_ins|counter [21]),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~9 .lut_mask = 16'h0005;
defparam \vga_ins|LessThan9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N22
cycloneive_lcell_comb \vga_ins|always1~20 (
// Equation(s):
// \vga_ins|always1~20_combout  = (\vga_ins|always1~12_combout ) # ((\vga_ins|LessThan9~7_combout  & (\vga_ins|LessThan9~8_combout  & \vga_ins|LessThan9~9_combout )))

	.dataa(\vga_ins|LessThan9~7_combout ),
	.datab(\vga_ins|LessThan9~8_combout ),
	.datac(\vga_ins|LessThan9~9_combout ),
	.datad(\vga_ins|always1~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~20 .lut_mask = 16'hFF80;
defparam \vga_ins|always1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneive_lcell_comb \vga_ins|counter[29]~125 (
// Equation(s):
// \vga_ins|counter[29]~125_combout  = (\vga_ins|counter[28]~124  & (\vga_ins|counter~65_combout  & (\vga_ins|counter [29] & VCC))) # (!\vga_ins|counter[28]~124  & ((((\vga_ins|counter~65_combout  & \vga_ins|counter [29])))))
// \vga_ins|counter[29]~126  = CARRY((\vga_ins|counter~65_combout  & (\vga_ins|counter [29] & !\vga_ins|counter[28]~124 )))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[28]~124 ),
	.combout(\vga_ins|counter[29]~125_combout ),
	.cout(\vga_ins|counter[29]~126 ));
// synopsys translate_off
defparam \vga_ins|counter[29]~125 .lut_mask = 16'h8708;
defparam \vga_ins|counter[29]~125 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N27
dffeas \vga_ins|counter[29] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[29]~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[29] .is_wysiwyg = "true";
defparam \vga_ins|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneive_lcell_comb \vga_ins|counter[30]~127 (
// Equation(s):
// \vga_ins|counter[30]~127_combout  = (\vga_ins|counter[29]~126  & (((!\vga_ins|counter [30])) # (!\vga_ins|counter~65_combout ))) # (!\vga_ins|counter[29]~126  & (((\vga_ins|counter~65_combout  & \vga_ins|counter [30])) # (GND)))
// \vga_ins|counter[30]~128  = CARRY(((!\vga_ins|counter[29]~126 ) # (!\vga_ins|counter [30])) # (!\vga_ins|counter~65_combout ))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[29]~126 ),
	.combout(\vga_ins|counter[30]~127_combout ),
	.cout(\vga_ins|counter[30]~128 ));
// synopsys translate_off
defparam \vga_ins|counter[30]~127 .lut_mask = 16'h787F;
defparam \vga_ins|counter[30]~127 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N29
dffeas \vga_ins|counter[30] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[30]~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[30] .is_wysiwyg = "true";
defparam \vga_ins|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneive_lcell_comb \vga_ins|counter[31]~129 (
// Equation(s):
// \vga_ins|counter[31]~129_combout  = (\vga_ins|counter[30]~128  & (\vga_ins|counter~65_combout  & (\vga_ins|counter [31] & VCC))) # (!\vga_ins|counter[30]~128  & ((((\vga_ins|counter~65_combout  & \vga_ins|counter [31])))))
// \vga_ins|counter[31]~130  = CARRY((\vga_ins|counter~65_combout  & (\vga_ins|counter [31] & !\vga_ins|counter[30]~128 )))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[30]~128 ),
	.combout(\vga_ins|counter[31]~129_combout ),
	.cout(\vga_ins|counter[31]~130 ));
// synopsys translate_off
defparam \vga_ins|counter[31]~129 .lut_mask = 16'h8708;
defparam \vga_ins|counter[31]~129 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N31
dffeas \vga_ins|counter[31] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[31]~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[31] .is_wysiwyg = "true";
defparam \vga_ins|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \vga_ins|LessThan9~11 (
// Equation(s):
// \vga_ins|LessThan9~11_combout  = (!\vga_ins|counter [31] & (!\vga_ins|counter [30] & !\vga_ins|counter [29]))

	.dataa(gnd),
	.datab(\vga_ins|counter [31]),
	.datac(\vga_ins|counter [30]),
	.datad(\vga_ins|counter [29]),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~11 .lut_mask = 16'h0003;
defparam \vga_ins|LessThan9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N0
cycloneive_lcell_comb \vga_ins|counter[32]~131 (
// Equation(s):
// \vga_ins|counter[32]~131_combout  = (\vga_ins|counter[31]~130  & (((!\vga_ins|counter [32])) # (!\vga_ins|counter~65_combout ))) # (!\vga_ins|counter[31]~130  & (((\vga_ins|counter~65_combout  & \vga_ins|counter [32])) # (GND)))
// \vga_ins|counter[32]~132  = CARRY(((!\vga_ins|counter[31]~130 ) # (!\vga_ins|counter [32])) # (!\vga_ins|counter~65_combout ))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [32]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[31]~130 ),
	.combout(\vga_ins|counter[32]~131_combout ),
	.cout(\vga_ins|counter[32]~132 ));
// synopsys translate_off
defparam \vga_ins|counter[32]~131 .lut_mask = 16'h787F;
defparam \vga_ins|counter[32]~131 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N1
dffeas \vga_ins|counter[32] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[32]~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [32]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[32] .is_wysiwyg = "true";
defparam \vga_ins|counter[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N2
cycloneive_lcell_comb \vga_ins|counter[33]~133 (
// Equation(s):
// \vga_ins|counter[33]~133_combout  = (\vga_ins|counter[32]~132  & (\vga_ins|counter~65_combout  & (\vga_ins|counter [33] & VCC))) # (!\vga_ins|counter[32]~132  & ((((\vga_ins|counter~65_combout  & \vga_ins|counter [33])))))
// \vga_ins|counter[33]~134  = CARRY((\vga_ins|counter~65_combout  & (\vga_ins|counter [33] & !\vga_ins|counter[32]~132 )))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[32]~132 ),
	.combout(\vga_ins|counter[33]~133_combout ),
	.cout(\vga_ins|counter[33]~134 ));
// synopsys translate_off
defparam \vga_ins|counter[33]~133 .lut_mask = 16'h8708;
defparam \vga_ins|counter[33]~133 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N3
dffeas \vga_ins|counter[33] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[33]~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [33]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[33] .is_wysiwyg = "true";
defparam \vga_ins|counter[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N4
cycloneive_lcell_comb \vga_ins|counter[34]~135 (
// Equation(s):
// \vga_ins|counter[34]~135_combout  = (\vga_ins|counter[33]~134  & (((!\vga_ins|counter [34])) # (!\vga_ins|counter~65_combout ))) # (!\vga_ins|counter[33]~134  & (((\vga_ins|counter~65_combout  & \vga_ins|counter [34])) # (GND)))
// \vga_ins|counter[34]~136  = CARRY(((!\vga_ins|counter[33]~134 ) # (!\vga_ins|counter [34])) # (!\vga_ins|counter~65_combout ))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [34]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[33]~134 ),
	.combout(\vga_ins|counter[34]~135_combout ),
	.cout(\vga_ins|counter[34]~136 ));
// synopsys translate_off
defparam \vga_ins|counter[34]~135 .lut_mask = 16'h787F;
defparam \vga_ins|counter[34]~135 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N5
dffeas \vga_ins|counter[34] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[34]~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [34]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[34] .is_wysiwyg = "true";
defparam \vga_ins|counter[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \vga_ins|LessThan9~10 (
// Equation(s):
// \vga_ins|LessThan9~10_combout  = (!\vga_ins|counter [33] & (!\vga_ins|counter [34] & !\vga_ins|counter [32]))

	.dataa(gnd),
	.datab(\vga_ins|counter [33]),
	.datac(\vga_ins|counter [34]),
	.datad(\vga_ins|counter [32]),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~10 .lut_mask = 16'h0003;
defparam \vga_ins|LessThan9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \vga_ins|always1~21 (
// Equation(s):
// \vga_ins|always1~21_combout  = (\vga_ins|always1~20_combout  & ((\vga_ins|always1~12_combout ) # ((\vga_ins|LessThan9~11_combout  & \vga_ins|LessThan9~10_combout ))))

	.dataa(\vga_ins|always1~20_combout ),
	.datab(\vga_ins|LessThan9~11_combout ),
	.datac(\vga_ins|LessThan9~10_combout ),
	.datad(\vga_ins|always1~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~21 .lut_mask = 16'hAA80;
defparam \vga_ins|always1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N6
cycloneive_lcell_comb \vga_ins|counter[35]~137 (
// Equation(s):
// \vga_ins|counter[35]~137_combout  = (\vga_ins|counter[34]~136  & (\vga_ins|counter~65_combout  & (\vga_ins|counter [35] & VCC))) # (!\vga_ins|counter[34]~136  & ((((\vga_ins|counter~65_combout  & \vga_ins|counter [35])))))
// \vga_ins|counter[35]~138  = CARRY((\vga_ins|counter~65_combout  & (\vga_ins|counter [35] & !\vga_ins|counter[34]~136 )))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [35]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[34]~136 ),
	.combout(\vga_ins|counter[35]~137_combout ),
	.cout(\vga_ins|counter[35]~138 ));
// synopsys translate_off
defparam \vga_ins|counter[35]~137 .lut_mask = 16'h8708;
defparam \vga_ins|counter[35]~137 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N7
dffeas \vga_ins|counter[35] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[35]~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [35]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[35] .is_wysiwyg = "true";
defparam \vga_ins|counter[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N8
cycloneive_lcell_comb \vga_ins|counter[36]~139 (
// Equation(s):
// \vga_ins|counter[36]~139_combout  = (\vga_ins|counter[35]~138  & (((!\vga_ins|counter [36])) # (!\vga_ins|counter~65_combout ))) # (!\vga_ins|counter[35]~138  & (((\vga_ins|counter~65_combout  & \vga_ins|counter [36])) # (GND)))
// \vga_ins|counter[36]~140  = CARRY(((!\vga_ins|counter[35]~138 ) # (!\vga_ins|counter [36])) # (!\vga_ins|counter~65_combout ))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [36]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[35]~138 ),
	.combout(\vga_ins|counter[36]~139_combout ),
	.cout(\vga_ins|counter[36]~140 ));
// synopsys translate_off
defparam \vga_ins|counter[36]~139 .lut_mask = 16'h787F;
defparam \vga_ins|counter[36]~139 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N9
dffeas \vga_ins|counter[36] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[36]~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [36]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[36] .is_wysiwyg = "true";
defparam \vga_ins|counter[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneive_lcell_comb \vga_ins|counter[37]~141 (
// Equation(s):
// \vga_ins|counter[37]~141_combout  = (\vga_ins|counter[36]~140  & (\vga_ins|counter~65_combout  & (\vga_ins|counter [37] & VCC))) # (!\vga_ins|counter[36]~140  & ((((\vga_ins|counter~65_combout  & \vga_ins|counter [37])))))
// \vga_ins|counter[37]~142  = CARRY((\vga_ins|counter~65_combout  & (\vga_ins|counter [37] & !\vga_ins|counter[36]~140 )))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [37]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[36]~140 ),
	.combout(\vga_ins|counter[37]~141_combout ),
	.cout(\vga_ins|counter[37]~142 ));
// synopsys translate_off
defparam \vga_ins|counter[37]~141 .lut_mask = 16'h8708;
defparam \vga_ins|counter[37]~141 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N11
dffeas \vga_ins|counter[37] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[37]~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [37]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[37] .is_wysiwyg = "true";
defparam \vga_ins|counter[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneive_lcell_comb \vga_ins|LessThan9~6 (
// Equation(s):
// \vga_ins|LessThan9~6_combout  = (!\vga_ins|counter [37] & (!\vga_ins|counter [35] & !\vga_ins|counter [36]))

	.dataa(\vga_ins|counter [37]),
	.datab(gnd),
	.datac(\vga_ins|counter [35]),
	.datad(\vga_ins|counter [36]),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~6 .lut_mask = 16'h0005;
defparam \vga_ins|LessThan9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N12
cycloneive_lcell_comb \vga_ins|counter[38]~143 (
// Equation(s):
// \vga_ins|counter[38]~143_combout  = (\vga_ins|counter[37]~142  & (((!\vga_ins|counter [38])) # (!\vga_ins|counter~65_combout ))) # (!\vga_ins|counter[37]~142  & (((\vga_ins|counter~65_combout  & \vga_ins|counter [38])) # (GND)))
// \vga_ins|counter[38]~144  = CARRY(((!\vga_ins|counter[37]~142 ) # (!\vga_ins|counter [38])) # (!\vga_ins|counter~65_combout ))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [38]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[37]~142 ),
	.combout(\vga_ins|counter[38]~143_combout ),
	.cout(\vga_ins|counter[38]~144 ));
// synopsys translate_off
defparam \vga_ins|counter[38]~143 .lut_mask = 16'h787F;
defparam \vga_ins|counter[38]~143 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N13
dffeas \vga_ins|counter[38] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[38]~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [38]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[38] .is_wysiwyg = "true";
defparam \vga_ins|counter[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneive_lcell_comb \vga_ins|counter[39]~145 (
// Equation(s):
// \vga_ins|counter[39]~145_combout  = (\vga_ins|counter[38]~144  & (\vga_ins|counter~65_combout  & (\vga_ins|counter [39] & VCC))) # (!\vga_ins|counter[38]~144  & ((((\vga_ins|counter~65_combout  & \vga_ins|counter [39])))))
// \vga_ins|counter[39]~146  = CARRY((\vga_ins|counter~65_combout  & (\vga_ins|counter [39] & !\vga_ins|counter[38]~144 )))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [39]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[38]~144 ),
	.combout(\vga_ins|counter[39]~145_combout ),
	.cout(\vga_ins|counter[39]~146 ));
// synopsys translate_off
defparam \vga_ins|counter[39]~145 .lut_mask = 16'h8708;
defparam \vga_ins|counter[39]~145 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N15
dffeas \vga_ins|counter[39] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[39]~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [39]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[39] .is_wysiwyg = "true";
defparam \vga_ins|counter[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneive_lcell_comb \vga_ins|counter[40]~147 (
// Equation(s):
// \vga_ins|counter[40]~147_combout  = (\vga_ins|counter[39]~146  & (((!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [40]))) # (!\vga_ins|counter[39]~146  & (((\vga_ins|counter [40] & \vga_ins|counter~65_combout )) # (GND)))
// \vga_ins|counter[40]~148  = CARRY(((!\vga_ins|counter[39]~146 ) # (!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [40]))

	.dataa(\vga_ins|counter [40]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[39]~146 ),
	.combout(\vga_ins|counter[40]~147_combout ),
	.cout(\vga_ins|counter[40]~148 ));
// synopsys translate_off
defparam \vga_ins|counter[40]~147 .lut_mask = 16'h787F;
defparam \vga_ins|counter[40]~147 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N17
dffeas \vga_ins|counter[40] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[40]~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [40]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[40] .is_wysiwyg = "true";
defparam \vga_ins|counter[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \vga_ins|LessThan7~4 (
// Equation(s):
// \vga_ins|LessThan7~4_combout  = (!\vga_ins|counter [39] & (!\vga_ins|counter [40] & !\vga_ins|counter [38]))

	.dataa(\vga_ins|counter [39]),
	.datab(\vga_ins|counter [40]),
	.datac(gnd),
	.datad(\vga_ins|counter [38]),
	.cin(gnd),
	.combout(\vga_ins|LessThan7~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan7~4 .lut_mask = 16'h0011;
defparam \vga_ins|LessThan7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneive_lcell_comb \vga_ins|LessThan9~14 (
// Equation(s):
// \vga_ins|LessThan9~14_combout  = (\vga_ins|counter [9] & (\vga_ins|counter [6] & \vga_ins|counter [14]))

	.dataa(gnd),
	.datab(\vga_ins|counter [9]),
	.datac(\vga_ins|counter [6]),
	.datad(\vga_ins|counter [14]),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~14 .lut_mask = 16'hC000;
defparam \vga_ins|LessThan9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N6
cycloneive_lcell_comb \vga_ins|counter[0]~193 (
// Equation(s):
// \vga_ins|counter[0]~193_combout  = !\vga_ins|counter~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|counter~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|counter[0]~193_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|counter[0]~193 .lut_mask = 16'h0F0F;
defparam \vga_ins|counter[0]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N7
dffeas \vga_ins|counter[0] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[0]~193_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[0] .is_wysiwyg = "true";
defparam \vga_ins|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N8
cycloneive_lcell_comb \vga_ins|counter~68 (
// Equation(s):
// \vga_ins|counter~68_combout  = (\vga_ins|counter~65_combout  & \vga_ins|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|counter~65_combout ),
	.datad(\vga_ins|counter [0]),
	.cin(gnd),
	.combout(\vga_ins|counter~68_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|counter~68 .lut_mask = 16'hF000;
defparam \vga_ins|counter~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
cycloneive_lcell_comb \vga_ins|counter[1]~69 (
// Equation(s):
// \vga_ins|counter[1]~69_combout  = (\vga_ins|counter~67_combout  & (\vga_ins|counter~68_combout  $ (VCC))) # (!\vga_ins|counter~67_combout  & (\vga_ins|counter~68_combout  & VCC))
// \vga_ins|counter[1]~70  = CARRY((\vga_ins|counter~67_combout  & \vga_ins|counter~68_combout ))

	.dataa(\vga_ins|counter~67_combout ),
	.datab(\vga_ins|counter~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|counter[1]~69_combout ),
	.cout(\vga_ins|counter[1]~70 ));
// synopsys translate_off
defparam \vga_ins|counter[1]~69 .lut_mask = 16'h6688;
defparam \vga_ins|counter[1]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N3
dffeas \vga_ins|counter[1] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[1]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[1] .is_wysiwyg = "true";
defparam \vga_ins|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \vga_ins|always1~22 (
// Equation(s):
// \vga_ins|always1~22_combout  = (\vga_ins|LessThan9~14_combout  & ((\vga_ins|counter [1]) # (\vga_ins|counter [0])))

	.dataa(\vga_ins|LessThan9~14_combout ),
	.datab(gnd),
	.datac(\vga_ins|counter [1]),
	.datad(\vga_ins|counter [0]),
	.cin(gnd),
	.combout(\vga_ins|always1~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~22 .lut_mask = 16'hAAA0;
defparam \vga_ins|always1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
cycloneive_lcell_comb \vga_ins|LessThan9~15 (
// Equation(s):
// \vga_ins|LessThan9~15_combout  = (\vga_ins|counter [5]) # ((\vga_ins|counter [4]) # ((\vga_ins|counter [2]) # (\vga_ins|counter [3])))

	.dataa(\vga_ins|counter [5]),
	.datab(\vga_ins|counter [4]),
	.datac(\vga_ins|counter [2]),
	.datad(\vga_ins|counter [3]),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~15 .lut_mask = 16'hFFFE;
defparam \vga_ins|LessThan9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneive_lcell_comb \vga_ins|LessThan9~16 (
// Equation(s):
// \vga_ins|LessThan9~16_combout  = (\vga_ins|counter [13] & ((\vga_ins|counter [14]) # ((\vga_ins|LessThan9~14_combout  & \vga_ins|LessThan9~15_combout )))) # (!\vga_ins|counter [13] & (\vga_ins|LessThan9~14_combout  & ((\vga_ins|LessThan9~15_combout ))))

	.dataa(\vga_ins|counter [13]),
	.datab(\vga_ins|LessThan9~14_combout ),
	.datac(\vga_ins|counter [14]),
	.datad(\vga_ins|LessThan9~15_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~16 .lut_mask = 16'hECA0;
defparam \vga_ins|LessThan9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \vga_ins|LessThan9~12 (
// Equation(s):
// \vga_ins|LessThan9~12_combout  = (\vga_ins|counter [14] & ((\vga_ins|counter [10]) # ((\vga_ins|counter [12]) # (\vga_ins|counter [11]))))

	.dataa(\vga_ins|counter [14]),
	.datab(\vga_ins|counter [10]),
	.datac(\vga_ins|counter [12]),
	.datad(\vga_ins|counter [11]),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~12 .lut_mask = 16'hAAA8;
defparam \vga_ins|LessThan9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \vga_ins|LessThan9~13 (
// Equation(s):
// \vga_ins|LessThan9~13_combout  = (\vga_ins|counter [9] & (\vga_ins|counter [14] & ((\vga_ins|counter [8]) # (\vga_ins|counter [7]))))

	.dataa(\vga_ins|counter [8]),
	.datab(\vga_ins|counter [9]),
	.datac(\vga_ins|counter [7]),
	.datad(\vga_ins|counter [14]),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~13 .lut_mask = 16'hC800;
defparam \vga_ins|LessThan9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \vga_ins|LessThan9~17 (
// Equation(s):
// \vga_ins|LessThan9~17_combout  = (\vga_ins|LessThan9~16_combout ) # ((\vga_ins|LessThan9~12_combout ) # ((\vga_ins|counter [15]) # (\vga_ins|LessThan9~13_combout )))

	.dataa(\vga_ins|LessThan9~16_combout ),
	.datab(\vga_ins|LessThan9~12_combout ),
	.datac(\vga_ins|counter [15]),
	.datad(\vga_ins|LessThan9~13_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~17 .lut_mask = 16'hFFFE;
defparam \vga_ins|LessThan9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \vga_ins|always1~23 (
// Equation(s):
// \vga_ins|always1~23_combout  = (\vga_ins|LessThan7~4_combout  & (!\vga_ins|always1~22_combout  & !\vga_ins|LessThan9~17_combout ))

	.dataa(\vga_ins|LessThan7~4_combout ),
	.datab(gnd),
	.datac(\vga_ins|always1~22_combout ),
	.datad(\vga_ins|LessThan9~17_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~23 .lut_mask = 16'h000A;
defparam \vga_ins|always1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \vga_ins|always1~24 (
// Equation(s):
// \vga_ins|always1~24_combout  = (!\vga_ins|always1~12_combout  & (((\vga_ins|LessThan7~0_combout  & !\vga_ins|always1~23_combout )) # (!\vga_ins|LessThan9~6_combout )))

	.dataa(\vga_ins|LessThan9~6_combout ),
	.datab(\vga_ins|LessThan7~0_combout ),
	.datac(\vga_ins|always1~23_combout ),
	.datad(\vga_ins|always1~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~24 .lut_mask = 16'h005D;
defparam \vga_ins|always1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N18
cycloneive_lcell_comb \vga_ins|counter[41]~149 (
// Equation(s):
// \vga_ins|counter[41]~149_combout  = (\vga_ins|counter[40]~148  & (\vga_ins|counter [41] & (\vga_ins|counter~65_combout  & VCC))) # (!\vga_ins|counter[40]~148  & ((((\vga_ins|counter [41] & \vga_ins|counter~65_combout )))))
// \vga_ins|counter[41]~150  = CARRY((\vga_ins|counter [41] & (\vga_ins|counter~65_combout  & !\vga_ins|counter[40]~148 )))

	.dataa(\vga_ins|counter [41]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[40]~148 ),
	.combout(\vga_ins|counter[41]~149_combout ),
	.cout(\vga_ins|counter[41]~150 ));
// synopsys translate_off
defparam \vga_ins|counter[41]~149 .lut_mask = 16'h8708;
defparam \vga_ins|counter[41]~149 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N19
dffeas \vga_ins|counter[41] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[41]~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [41]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[41] .is_wysiwyg = "true";
defparam \vga_ins|counter[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
cycloneive_lcell_comb \vga_ins|counter[42]~151 (
// Equation(s):
// \vga_ins|counter[42]~151_combout  = (\vga_ins|counter[41]~150  & (((!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [42]))) # (!\vga_ins|counter[41]~150  & (((\vga_ins|counter [42] & \vga_ins|counter~65_combout )) # (GND)))
// \vga_ins|counter[42]~152  = CARRY(((!\vga_ins|counter[41]~150 ) # (!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [42]))

	.dataa(\vga_ins|counter [42]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[41]~150 ),
	.combout(\vga_ins|counter[42]~151_combout ),
	.cout(\vga_ins|counter[42]~152 ));
// synopsys translate_off
defparam \vga_ins|counter[42]~151 .lut_mask = 16'h787F;
defparam \vga_ins|counter[42]~151 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N21
dffeas \vga_ins|counter[42] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[42]~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [42]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[42] .is_wysiwyg = "true";
defparam \vga_ins|counter[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
cycloneive_lcell_comb \vga_ins|counter[43]~153 (
// Equation(s):
// \vga_ins|counter[43]~153_combout  = (\vga_ins|counter[42]~152  & (\vga_ins|counter [43] & (\vga_ins|counter~65_combout  & VCC))) # (!\vga_ins|counter[42]~152  & ((((\vga_ins|counter [43] & \vga_ins|counter~65_combout )))))
// \vga_ins|counter[43]~154  = CARRY((\vga_ins|counter [43] & (\vga_ins|counter~65_combout  & !\vga_ins|counter[42]~152 )))

	.dataa(\vga_ins|counter [43]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[42]~152 ),
	.combout(\vga_ins|counter[43]~153_combout ),
	.cout(\vga_ins|counter[43]~154 ));
// synopsys translate_off
defparam \vga_ins|counter[43]~153 .lut_mask = 16'h8708;
defparam \vga_ins|counter[43]~153 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N23
dffeas \vga_ins|counter[43] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[43]~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [43]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[43] .is_wysiwyg = "true";
defparam \vga_ins|counter[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneive_lcell_comb \vga_ins|counter[44]~155 (
// Equation(s):
// \vga_ins|counter[44]~155_combout  = (\vga_ins|counter[43]~154  & (((!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [44]))) # (!\vga_ins|counter[43]~154  & (((\vga_ins|counter [44] & \vga_ins|counter~65_combout )) # (GND)))
// \vga_ins|counter[44]~156  = CARRY(((!\vga_ins|counter[43]~154 ) # (!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [44]))

	.dataa(\vga_ins|counter [44]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[43]~154 ),
	.combout(\vga_ins|counter[44]~155_combout ),
	.cout(\vga_ins|counter[44]~156 ));
// synopsys translate_off
defparam \vga_ins|counter[44]~155 .lut_mask = 16'h787F;
defparam \vga_ins|counter[44]~155 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N25
dffeas \vga_ins|counter[44] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[44]~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [44]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[44] .is_wysiwyg = "true";
defparam \vga_ins|counter[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
cycloneive_lcell_comb \vga_ins|counter[45]~157 (
// Equation(s):
// \vga_ins|counter[45]~157_combout  = (\vga_ins|counter[44]~156  & (\vga_ins|counter [45] & (\vga_ins|counter~65_combout  & VCC))) # (!\vga_ins|counter[44]~156  & ((((\vga_ins|counter [45] & \vga_ins|counter~65_combout )))))
// \vga_ins|counter[45]~158  = CARRY((\vga_ins|counter [45] & (\vga_ins|counter~65_combout  & !\vga_ins|counter[44]~156 )))

	.dataa(\vga_ins|counter [45]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[44]~156 ),
	.combout(\vga_ins|counter[45]~157_combout ),
	.cout(\vga_ins|counter[45]~158 ));
// synopsys translate_off
defparam \vga_ins|counter[45]~157 .lut_mask = 16'h8708;
defparam \vga_ins|counter[45]~157 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N27
dffeas \vga_ins|counter[45] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[45]~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [45]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[45] .is_wysiwyg = "true";
defparam \vga_ins|counter[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneive_lcell_comb \vga_ins|counter[46]~159 (
// Equation(s):
// \vga_ins|counter[46]~159_combout  = (\vga_ins|counter[45]~158  & (((!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [46]))) # (!\vga_ins|counter[45]~158  & (((\vga_ins|counter [46] & \vga_ins|counter~65_combout )) # (GND)))
// \vga_ins|counter[46]~160  = CARRY(((!\vga_ins|counter[45]~158 ) # (!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [46]))

	.dataa(\vga_ins|counter [46]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[45]~158 ),
	.combout(\vga_ins|counter[46]~159_combout ),
	.cout(\vga_ins|counter[46]~160 ));
// synopsys translate_off
defparam \vga_ins|counter[46]~159 .lut_mask = 16'h787F;
defparam \vga_ins|counter[46]~159 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N29
dffeas \vga_ins|counter[46] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[46]~159_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [46]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[46] .is_wysiwyg = "true";
defparam \vga_ins|counter[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneive_lcell_comb \vga_ins|LessThan9~4 (
// Equation(s):
// \vga_ins|LessThan9~4_combout  = (!\vga_ins|counter [46] & (!\vga_ins|counter [44] & !\vga_ins|counter [45]))

	.dataa(\vga_ins|counter [46]),
	.datab(\vga_ins|counter [44]),
	.datac(\vga_ins|counter [45]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~4 .lut_mask = 16'h0101;
defparam \vga_ins|LessThan9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneive_lcell_comb \vga_ins|LessThan9~5 (
// Equation(s):
// \vga_ins|LessThan9~5_combout  = (!\vga_ins|counter [41] & (!\vga_ins|counter [42] & !\vga_ins|counter [43]))

	.dataa(gnd),
	.datab(\vga_ins|counter [41]),
	.datac(\vga_ins|counter [42]),
	.datad(\vga_ins|counter [43]),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~5 .lut_mask = 16'h0003;
defparam \vga_ins|LessThan9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneive_lcell_comb \vga_ins|always1~25 (
// Equation(s):
// \vga_ins|always1~25_combout  = (\vga_ins|LessThan9~4_combout  & (\vga_ins|LessThan9~5_combout  & \vga_ins|LessThan7~4_combout ))

	.dataa(gnd),
	.datab(\vga_ins|LessThan9~4_combout ),
	.datac(\vga_ins|LessThan9~5_combout ),
	.datad(\vga_ins|LessThan7~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~25 .lut_mask = 16'hC000;
defparam \vga_ins|always1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \vga_ins|always1~26 (
// Equation(s):
// \vga_ins|always1~26_combout  = (\vga_ins|always1~24_combout ) # ((!\vga_ins|always1~25_combout  & !\vga_ins|always1~12_combout ))

	.dataa(gnd),
	.datab(\vga_ins|always1~24_combout ),
	.datac(\vga_ins|always1~25_combout ),
	.datad(\vga_ins|always1~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~26 .lut_mask = 16'hCCCF;
defparam \vga_ins|always1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
cycloneive_lcell_comb \vga_ins|counter[47]~161 (
// Equation(s):
// \vga_ins|counter[47]~161_combout  = (\vga_ins|counter[46]~160  & (\vga_ins|counter [47] & (\vga_ins|counter~65_combout  & VCC))) # (!\vga_ins|counter[46]~160  & ((((\vga_ins|counter [47] & \vga_ins|counter~65_combout )))))
// \vga_ins|counter[47]~162  = CARRY((\vga_ins|counter [47] & (\vga_ins|counter~65_combout  & !\vga_ins|counter[46]~160 )))

	.dataa(\vga_ins|counter [47]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[46]~160 ),
	.combout(\vga_ins|counter[47]~161_combout ),
	.cout(\vga_ins|counter[47]~162 ));
// synopsys translate_off
defparam \vga_ins|counter[47]~161 .lut_mask = 16'h8708;
defparam \vga_ins|counter[47]~161 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N31
dffeas \vga_ins|counter[47] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[47]~161_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [47]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[47] .is_wysiwyg = "true";
defparam \vga_ins|counter[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \vga_ins|counter[48]~163 (
// Equation(s):
// \vga_ins|counter[48]~163_combout  = (\vga_ins|counter[47]~162  & (((!\vga_ins|counter [48])) # (!\vga_ins|counter~65_combout ))) # (!\vga_ins|counter[47]~162  & (((\vga_ins|counter~65_combout  & \vga_ins|counter [48])) # (GND)))
// \vga_ins|counter[48]~164  = CARRY(((!\vga_ins|counter[47]~162 ) # (!\vga_ins|counter [48])) # (!\vga_ins|counter~65_combout ))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [48]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[47]~162 ),
	.combout(\vga_ins|counter[48]~163_combout ),
	.cout(\vga_ins|counter[48]~164 ));
// synopsys translate_off
defparam \vga_ins|counter[48]~163 .lut_mask = 16'h787F;
defparam \vga_ins|counter[48]~163 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N1
dffeas \vga_ins|counter[48] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[48]~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [48]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[48] .is_wysiwyg = "true";
defparam \vga_ins|counter[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
cycloneive_lcell_comb \vga_ins|counter[49]~165 (
// Equation(s):
// \vga_ins|counter[49]~165_combout  = (\vga_ins|counter[48]~164  & (\vga_ins|counter~65_combout  & (\vga_ins|counter [49] & VCC))) # (!\vga_ins|counter[48]~164  & ((((\vga_ins|counter~65_combout  & \vga_ins|counter [49])))))
// \vga_ins|counter[49]~166  = CARRY((\vga_ins|counter~65_combout  & (\vga_ins|counter [49] & !\vga_ins|counter[48]~164 )))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [49]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[48]~164 ),
	.combout(\vga_ins|counter[49]~165_combout ),
	.cout(\vga_ins|counter[49]~166 ));
// synopsys translate_off
defparam \vga_ins|counter[49]~165 .lut_mask = 16'h8708;
defparam \vga_ins|counter[49]~165 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N3
dffeas \vga_ins|counter[49] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[49]~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [49]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[49] .is_wysiwyg = "true";
defparam \vga_ins|counter[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \vga_ins|counter[50]~167 (
// Equation(s):
// \vga_ins|counter[50]~167_combout  = (\vga_ins|counter[49]~166  & (((!\vga_ins|counter [50])) # (!\vga_ins|counter~65_combout ))) # (!\vga_ins|counter[49]~166  & (((\vga_ins|counter~65_combout  & \vga_ins|counter [50])) # (GND)))
// \vga_ins|counter[50]~168  = CARRY(((!\vga_ins|counter[49]~166 ) # (!\vga_ins|counter [50])) # (!\vga_ins|counter~65_combout ))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [50]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[49]~166 ),
	.combout(\vga_ins|counter[50]~167_combout ),
	.cout(\vga_ins|counter[50]~168 ));
// synopsys translate_off
defparam \vga_ins|counter[50]~167 .lut_mask = 16'h787F;
defparam \vga_ins|counter[50]~167 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N5
dffeas \vga_ins|counter[50] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[50]~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [50]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[50] .is_wysiwyg = "true";
defparam \vga_ins|counter[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneive_lcell_comb \vga_ins|counter[51]~169 (
// Equation(s):
// \vga_ins|counter[51]~169_combout  = (\vga_ins|counter[50]~168  & (\vga_ins|counter~65_combout  & (\vga_ins|counter [51] & VCC))) # (!\vga_ins|counter[50]~168  & ((((\vga_ins|counter~65_combout  & \vga_ins|counter [51])))))
// \vga_ins|counter[51]~170  = CARRY((\vga_ins|counter~65_combout  & (\vga_ins|counter [51] & !\vga_ins|counter[50]~168 )))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [51]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[50]~168 ),
	.combout(\vga_ins|counter[51]~169_combout ),
	.cout(\vga_ins|counter[51]~170 ));
// synopsys translate_off
defparam \vga_ins|counter[51]~169 .lut_mask = 16'h8708;
defparam \vga_ins|counter[51]~169 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N7
dffeas \vga_ins|counter[51] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[51]~169_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [51]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[51] .is_wysiwyg = "true";
defparam \vga_ins|counter[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneive_lcell_comb \vga_ins|counter[52]~171 (
// Equation(s):
// \vga_ins|counter[52]~171_combout  = (\vga_ins|counter[51]~170  & (((!\vga_ins|counter [52])) # (!\vga_ins|counter~65_combout ))) # (!\vga_ins|counter[51]~170  & (((\vga_ins|counter~65_combout  & \vga_ins|counter [52])) # (GND)))
// \vga_ins|counter[52]~172  = CARRY(((!\vga_ins|counter[51]~170 ) # (!\vga_ins|counter [52])) # (!\vga_ins|counter~65_combout ))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [52]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[51]~170 ),
	.combout(\vga_ins|counter[52]~171_combout ),
	.cout(\vga_ins|counter[52]~172 ));
// synopsys translate_off
defparam \vga_ins|counter[52]~171 .lut_mask = 16'h787F;
defparam \vga_ins|counter[52]~171 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N9
dffeas \vga_ins|counter[52] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[52]~171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [52]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[52] .is_wysiwyg = "true";
defparam \vga_ins|counter[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \vga_ins|counter[53]~173 (
// Equation(s):
// \vga_ins|counter[53]~173_combout  = (\vga_ins|counter[52]~172  & (\vga_ins|counter~65_combout  & (\vga_ins|counter [53] & VCC))) # (!\vga_ins|counter[52]~172  & ((((\vga_ins|counter~65_combout  & \vga_ins|counter [53])))))
// \vga_ins|counter[53]~174  = CARRY((\vga_ins|counter~65_combout  & (\vga_ins|counter [53] & !\vga_ins|counter[52]~172 )))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [53]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[52]~172 ),
	.combout(\vga_ins|counter[53]~173_combout ),
	.cout(\vga_ins|counter[53]~174 ));
// synopsys translate_off
defparam \vga_ins|counter[53]~173 .lut_mask = 16'h8708;
defparam \vga_ins|counter[53]~173 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N11
dffeas \vga_ins|counter[53] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[53]~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [53]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[53] .is_wysiwyg = "true";
defparam \vga_ins|counter[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \vga_ins|counter[54]~175 (
// Equation(s):
// \vga_ins|counter[54]~175_combout  = (\vga_ins|counter[53]~174  & (((!\vga_ins|counter [54])) # (!\vga_ins|counter~65_combout ))) # (!\vga_ins|counter[53]~174  & (((\vga_ins|counter~65_combout  & \vga_ins|counter [54])) # (GND)))
// \vga_ins|counter[54]~176  = CARRY(((!\vga_ins|counter[53]~174 ) # (!\vga_ins|counter [54])) # (!\vga_ins|counter~65_combout ))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [54]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[53]~174 ),
	.combout(\vga_ins|counter[54]~175_combout ),
	.cout(\vga_ins|counter[54]~176 ));
// synopsys translate_off
defparam \vga_ins|counter[54]~175 .lut_mask = 16'h787F;
defparam \vga_ins|counter[54]~175 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N13
dffeas \vga_ins|counter[54] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[54]~175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [54]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[54] .is_wysiwyg = "true";
defparam \vga_ins|counter[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \vga_ins|counter[55]~177 (
// Equation(s):
// \vga_ins|counter[55]~177_combout  = (\vga_ins|counter[54]~176  & (\vga_ins|counter [55] & (\vga_ins|counter~65_combout  & VCC))) # (!\vga_ins|counter[54]~176  & ((((\vga_ins|counter [55] & \vga_ins|counter~65_combout )))))
// \vga_ins|counter[55]~178  = CARRY((\vga_ins|counter [55] & (\vga_ins|counter~65_combout  & !\vga_ins|counter[54]~176 )))

	.dataa(\vga_ins|counter [55]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[54]~176 ),
	.combout(\vga_ins|counter[55]~177_combout ),
	.cout(\vga_ins|counter[55]~178 ));
// synopsys translate_off
defparam \vga_ins|counter[55]~177 .lut_mask = 16'h8708;
defparam \vga_ins|counter[55]~177 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N15
dffeas \vga_ins|counter[55] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[55]~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [55]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[55] .is_wysiwyg = "true";
defparam \vga_ins|counter[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \vga_ins|counter[56]~179 (
// Equation(s):
// \vga_ins|counter[56]~179_combout  = (\vga_ins|counter[55]~178  & (((!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [56]))) # (!\vga_ins|counter[55]~178  & (((\vga_ins|counter [56] & \vga_ins|counter~65_combout )) # (GND)))
// \vga_ins|counter[56]~180  = CARRY(((!\vga_ins|counter[55]~178 ) # (!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [56]))

	.dataa(\vga_ins|counter [56]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[55]~178 ),
	.combout(\vga_ins|counter[56]~179_combout ),
	.cout(\vga_ins|counter[56]~180 ));
// synopsys translate_off
defparam \vga_ins|counter[56]~179 .lut_mask = 16'h787F;
defparam \vga_ins|counter[56]~179 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N17
dffeas \vga_ins|counter[56] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[56]~179_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [56]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[56] .is_wysiwyg = "true";
defparam \vga_ins|counter[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \vga_ins|counter[57]~181 (
// Equation(s):
// \vga_ins|counter[57]~181_combout  = (\vga_ins|counter[56]~180  & (\vga_ins|counter [57] & (\vga_ins|counter~65_combout  & VCC))) # (!\vga_ins|counter[56]~180  & ((((\vga_ins|counter [57] & \vga_ins|counter~65_combout )))))
// \vga_ins|counter[57]~182  = CARRY((\vga_ins|counter [57] & (\vga_ins|counter~65_combout  & !\vga_ins|counter[56]~180 )))

	.dataa(\vga_ins|counter [57]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[56]~180 ),
	.combout(\vga_ins|counter[57]~181_combout ),
	.cout(\vga_ins|counter[57]~182 ));
// synopsys translate_off
defparam \vga_ins|counter[57]~181 .lut_mask = 16'h8708;
defparam \vga_ins|counter[57]~181 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N19
dffeas \vga_ins|counter[57] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[57]~181_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [57]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[57] .is_wysiwyg = "true";
defparam \vga_ins|counter[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \vga_ins|counter[58]~183 (
// Equation(s):
// \vga_ins|counter[58]~183_combout  = (\vga_ins|counter[57]~182  & (((!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [58]))) # (!\vga_ins|counter[57]~182  & (((\vga_ins|counter [58] & \vga_ins|counter~65_combout )) # (GND)))
// \vga_ins|counter[58]~184  = CARRY(((!\vga_ins|counter[57]~182 ) # (!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [58]))

	.dataa(\vga_ins|counter [58]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[57]~182 ),
	.combout(\vga_ins|counter[58]~183_combout ),
	.cout(\vga_ins|counter[58]~184 ));
// synopsys translate_off
defparam \vga_ins|counter[58]~183 .lut_mask = 16'h787F;
defparam \vga_ins|counter[58]~183 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N21
dffeas \vga_ins|counter[58] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[58]~183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [58]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[58] .is_wysiwyg = "true";
defparam \vga_ins|counter[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \vga_ins|counter[59]~185 (
// Equation(s):
// \vga_ins|counter[59]~185_combout  = (\vga_ins|counter[58]~184  & (\vga_ins|counter [59] & (\vga_ins|counter~65_combout  & VCC))) # (!\vga_ins|counter[58]~184  & ((((\vga_ins|counter [59] & \vga_ins|counter~65_combout )))))
// \vga_ins|counter[59]~186  = CARRY((\vga_ins|counter [59] & (\vga_ins|counter~65_combout  & !\vga_ins|counter[58]~184 )))

	.dataa(\vga_ins|counter [59]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[58]~184 ),
	.combout(\vga_ins|counter[59]~185_combout ),
	.cout(\vga_ins|counter[59]~186 ));
// synopsys translate_off
defparam \vga_ins|counter[59]~185 .lut_mask = 16'h8708;
defparam \vga_ins|counter[59]~185 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N23
dffeas \vga_ins|counter[59] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[59]~185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [59]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[59] .is_wysiwyg = "true";
defparam \vga_ins|counter[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \vga_ins|counter[60]~187 (
// Equation(s):
// \vga_ins|counter[60]~187_combout  = (\vga_ins|counter[59]~186  & (((!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [60]))) # (!\vga_ins|counter[59]~186  & (((\vga_ins|counter [60] & \vga_ins|counter~65_combout )) # (GND)))
// \vga_ins|counter[60]~188  = CARRY(((!\vga_ins|counter[59]~186 ) # (!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [60]))

	.dataa(\vga_ins|counter [60]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[59]~186 ),
	.combout(\vga_ins|counter[60]~187_combout ),
	.cout(\vga_ins|counter[60]~188 ));
// synopsys translate_off
defparam \vga_ins|counter[60]~187 .lut_mask = 16'h787F;
defparam \vga_ins|counter[60]~187 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N25
dffeas \vga_ins|counter[60] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[60]~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [60]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[60] .is_wysiwyg = "true";
defparam \vga_ins|counter[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneive_lcell_comb \vga_ins|counter[61]~189 (
// Equation(s):
// \vga_ins|counter[61]~189_combout  = (\vga_ins|counter[60]~188  & (\vga_ins|counter [61] & (\vga_ins|counter~65_combout  & VCC))) # (!\vga_ins|counter[60]~188  & ((((\vga_ins|counter [61] & \vga_ins|counter~65_combout )))))
// \vga_ins|counter[61]~190  = CARRY((\vga_ins|counter [61] & (\vga_ins|counter~65_combout  & !\vga_ins|counter[60]~188 )))

	.dataa(\vga_ins|counter [61]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[60]~188 ),
	.combout(\vga_ins|counter[61]~189_combout ),
	.cout(\vga_ins|counter[61]~190 ));
// synopsys translate_off
defparam \vga_ins|counter[61]~189 .lut_mask = 16'h8708;
defparam \vga_ins|counter[61]~189 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N27
dffeas \vga_ins|counter[61] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[61]~189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [61]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[61] .is_wysiwyg = "true";
defparam \vga_ins|counter[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneive_lcell_comb \vga_ins|counter[62]~191 (
// Equation(s):
// \vga_ins|counter[62]~191_combout  = \vga_ins|counter[61]~190 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|counter[61]~190 ),
	.combout(\vga_ins|counter[62]~191_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|counter[62]~191 .lut_mask = 16'hF0F0;
defparam \vga_ins|counter[62]~191 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y40_N29
dffeas \vga_ins|counter[62] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[62]~191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [62]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[62] .is_wysiwyg = "true";
defparam \vga_ins|counter[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \vga_ins|LessThan9~1 (
// Equation(s):
// \vga_ins|LessThan9~1_combout  = (!\vga_ins|counter [58] & (!\vga_ins|counter [56] & !\vga_ins|counter [57]))

	.dataa(gnd),
	.datab(\vga_ins|counter [58]),
	.datac(\vga_ins|counter [56]),
	.datad(\vga_ins|counter [57]),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~1 .lut_mask = 16'h0003;
defparam \vga_ins|LessThan9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneive_lcell_comb \vga_ins|LessThan9~3 (
// Equation(s):
// \vga_ins|LessThan9~3_combout  = (!\vga_ins|counter [48] & (!\vga_ins|counter [49] & !\vga_ins|counter [47]))

	.dataa(\vga_ins|counter [48]),
	.datab(gnd),
	.datac(\vga_ins|counter [49]),
	.datad(\vga_ins|counter [47]),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~3 .lut_mask = 16'h0005;
defparam \vga_ins|LessThan9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneive_lcell_comb \vga_ins|LessThan9~0 (
// Equation(s):
// \vga_ins|LessThan9~0_combout  = (!\vga_ins|counter [61] & (!\vga_ins|counter [59] & !\vga_ins|counter [60]))

	.dataa(\vga_ins|counter [61]),
	.datab(gnd),
	.datac(\vga_ins|counter [59]),
	.datad(\vga_ins|counter [60]),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~0 .lut_mask = 16'h0005;
defparam \vga_ins|LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \vga_ins|LessThan7~6 (
// Equation(s):
// \vga_ins|LessThan7~6_combout  = (!\vga_ins|counter [51] & (!\vga_ins|counter [50] & !\vga_ins|counter [52]))

	.dataa(gnd),
	.datab(\vga_ins|counter [51]),
	.datac(\vga_ins|counter [50]),
	.datad(\vga_ins|counter [52]),
	.cin(gnd),
	.combout(\vga_ins|LessThan7~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan7~6 .lut_mask = 16'h0003;
defparam \vga_ins|LessThan7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
cycloneive_lcell_comb \vga_ins|LessThan9~2 (
// Equation(s):
// \vga_ins|LessThan9~2_combout  = (!\vga_ins|counter [54] & (!\vga_ins|counter [55] & !\vga_ins|counter [53]))

	.dataa(\vga_ins|counter [54]),
	.datab(\vga_ins|counter [55]),
	.datac(gnd),
	.datad(\vga_ins|counter [53]),
	.cin(gnd),
	.combout(\vga_ins|LessThan9~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan9~2 .lut_mask = 16'h0011;
defparam \vga_ins|LessThan9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \vga_ins|always1~27 (
// Equation(s):
// \vga_ins|always1~27_combout  = (\vga_ins|LessThan9~0_combout  & (\vga_ins|LessThan7~6_combout  & \vga_ins|LessThan9~2_combout ))

	.dataa(gnd),
	.datab(\vga_ins|LessThan9~0_combout ),
	.datac(\vga_ins|LessThan7~6_combout ),
	.datad(\vga_ins|LessThan9~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~27 .lut_mask = 16'hC000;
defparam \vga_ins|always1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \vga_ins|always1~28 (
// Equation(s):
// \vga_ins|always1~28_combout  = (!\vga_ins|counter [62] & (\vga_ins|LessThan9~1_combout  & (\vga_ins|LessThan9~3_combout  & \vga_ins|always1~27_combout )))

	.dataa(\vga_ins|counter [62]),
	.datab(\vga_ins|LessThan9~1_combout ),
	.datac(\vga_ins|LessThan9~3_combout ),
	.datad(\vga_ins|always1~27_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~28 .lut_mask = 16'h4000;
defparam \vga_ins|always1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \vga_ins|always1~29 (
// Equation(s):
// \vga_ins|always1~29_combout  = ((\vga_ins|always1~26_combout ) # ((!\vga_ins|always1~12_combout  & !\vga_ins|always1~28_combout ))) # (!\vga_ins|always1~21_combout )

	.dataa(\vga_ins|always1~21_combout ),
	.datab(\vga_ins|always1~26_combout ),
	.datac(\vga_ins|always1~12_combout ),
	.datad(\vga_ins|always1~28_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~29 .lut_mask = 16'hDDDF;
defparam \vga_ins|always1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N2
cycloneive_lcell_comb \vga_ins|Add5~20 (
// Equation(s):
// \vga_ins|Add5~20_combout  = (\vga_ins|xcoordinate [10] & (\vga_ins|Add5~19  $ (GND))) # (!\vga_ins|xcoordinate [10] & (!\vga_ins|Add5~19  & VCC))
// \vga_ins|Add5~21  = CARRY((\vga_ins|xcoordinate [10] & !\vga_ins|Add5~19 ))

	.dataa(\vga_ins|xcoordinate [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~19 ),
	.combout(\vga_ins|Add5~20_combout ),
	.cout(\vga_ins|Add5~21 ));
// synopsys translate_off
defparam \vga_ins|Add5~20 .lut_mask = 16'hA50A;
defparam \vga_ins|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N2
cycloneive_lcell_comb \vga_ins|Add6~20 (
// Equation(s):
// \vga_ins|Add6~20_combout  = ((\vga_ins|always1~49_combout  $ (\vga_ins|Add5~20_combout  $ (\vga_ins|Add6~19 )))) # (GND)
// \vga_ins|Add6~21  = CARRY((\vga_ins|always1~49_combout  & (\vga_ins|Add5~20_combout  & !\vga_ins|Add6~19 )) # (!\vga_ins|always1~49_combout  & ((\vga_ins|Add5~20_combout ) # (!\vga_ins|Add6~19 ))))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~19 ),
	.combout(\vga_ins|Add6~20_combout ),
	.cout(\vga_ins|Add6~21 ));
// synopsys translate_off
defparam \vga_ins|Add6~20 .lut_mask = 16'h964D;
defparam \vga_ins|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N3
dffeas \vga_ins|xcoordinate[10] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add6~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[10] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N4
cycloneive_lcell_comb \vga_ins|Add5~22 (
// Equation(s):
// \vga_ins|Add5~22_combout  = (\vga_ins|xcoordinate [11] & (!\vga_ins|Add5~21 )) # (!\vga_ins|xcoordinate [11] & ((\vga_ins|Add5~21 ) # (GND)))
// \vga_ins|Add5~23  = CARRY((!\vga_ins|Add5~21 ) # (!\vga_ins|xcoordinate [11]))

	.dataa(gnd),
	.datab(\vga_ins|xcoordinate [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~21 ),
	.combout(\vga_ins|Add5~22_combout ),
	.cout(\vga_ins|Add5~23 ));
// synopsys translate_off
defparam \vga_ins|Add5~22 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N4
cycloneive_lcell_comb \vga_ins|Add6~22 (
// Equation(s):
// \vga_ins|Add6~22_combout  = (\vga_ins|always1~49_combout  & ((\vga_ins|Add5~22_combout  & (!\vga_ins|Add6~21 )) # (!\vga_ins|Add5~22_combout  & ((\vga_ins|Add6~21 ) # (GND))))) # (!\vga_ins|always1~49_combout  & ((\vga_ins|Add5~22_combout  & 
// (\vga_ins|Add6~21  & VCC)) # (!\vga_ins|Add5~22_combout  & (!\vga_ins|Add6~21 ))))
// \vga_ins|Add6~23  = CARRY((\vga_ins|always1~49_combout  & ((!\vga_ins|Add6~21 ) # (!\vga_ins|Add5~22_combout ))) # (!\vga_ins|always1~49_combout  & (!\vga_ins|Add5~22_combout  & !\vga_ins|Add6~21 )))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~21 ),
	.combout(\vga_ins|Add6~22_combout ),
	.cout(\vga_ins|Add6~23 ));
// synopsys translate_off
defparam \vga_ins|Add6~22 .lut_mask = 16'h692B;
defparam \vga_ins|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N5
dffeas \vga_ins|xcoordinate[11] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add6~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[11] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N6
cycloneive_lcell_comb \vga_ins|Add5~24 (
// Equation(s):
// \vga_ins|Add5~24_combout  = (\vga_ins|xcoordinate [12] & (\vga_ins|Add5~23  $ (GND))) # (!\vga_ins|xcoordinate [12] & (!\vga_ins|Add5~23  & VCC))
// \vga_ins|Add5~25  = CARRY((\vga_ins|xcoordinate [12] & !\vga_ins|Add5~23 ))

	.dataa(gnd),
	.datab(\vga_ins|xcoordinate [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~23 ),
	.combout(\vga_ins|Add5~24_combout ),
	.cout(\vga_ins|Add5~25 ));
// synopsys translate_off
defparam \vga_ins|Add5~24 .lut_mask = 16'hC30C;
defparam \vga_ins|Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N6
cycloneive_lcell_comb \vga_ins|Add6~24 (
// Equation(s):
// \vga_ins|Add6~24_combout  = ((\vga_ins|always1~49_combout  $ (\vga_ins|Add5~24_combout  $ (\vga_ins|Add6~23 )))) # (GND)
// \vga_ins|Add6~25  = CARRY((\vga_ins|always1~49_combout  & (\vga_ins|Add5~24_combout  & !\vga_ins|Add6~23 )) # (!\vga_ins|always1~49_combout  & ((\vga_ins|Add5~24_combout ) # (!\vga_ins|Add6~23 ))))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~23 ),
	.combout(\vga_ins|Add6~24_combout ),
	.cout(\vga_ins|Add6~25 ));
// synopsys translate_off
defparam \vga_ins|Add6~24 .lut_mask = 16'h964D;
defparam \vga_ins|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N7
dffeas \vga_ins|xcoordinate[12] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add6~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[12] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N8
cycloneive_lcell_comb \vga_ins|Add5~26 (
// Equation(s):
// \vga_ins|Add5~26_combout  = (\vga_ins|xcoordinate [13] & (!\vga_ins|Add5~25 )) # (!\vga_ins|xcoordinate [13] & ((\vga_ins|Add5~25 ) # (GND)))
// \vga_ins|Add5~27  = CARRY((!\vga_ins|Add5~25 ) # (!\vga_ins|xcoordinate [13]))

	.dataa(\vga_ins|xcoordinate [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~25 ),
	.combout(\vga_ins|Add5~26_combout ),
	.cout(\vga_ins|Add5~27 ));
// synopsys translate_off
defparam \vga_ins|Add5~26 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N8
cycloneive_lcell_comb \vga_ins|Add6~26 (
// Equation(s):
// \vga_ins|Add6~26_combout  = (\vga_ins|always1~49_combout  & ((\vga_ins|Add5~26_combout  & (!\vga_ins|Add6~25 )) # (!\vga_ins|Add5~26_combout  & ((\vga_ins|Add6~25 ) # (GND))))) # (!\vga_ins|always1~49_combout  & ((\vga_ins|Add5~26_combout  & 
// (\vga_ins|Add6~25  & VCC)) # (!\vga_ins|Add5~26_combout  & (!\vga_ins|Add6~25 ))))
// \vga_ins|Add6~27  = CARRY((\vga_ins|always1~49_combout  & ((!\vga_ins|Add6~25 ) # (!\vga_ins|Add5~26_combout ))) # (!\vga_ins|always1~49_combout  & (!\vga_ins|Add5~26_combout  & !\vga_ins|Add6~25 )))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~25 ),
	.combout(\vga_ins|Add6~26_combout ),
	.cout(\vga_ins|Add6~27 ));
// synopsys translate_off
defparam \vga_ins|Add6~26 .lut_mask = 16'h692B;
defparam \vga_ins|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N9
dffeas \vga_ins|xcoordinate[13] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add6~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[13] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N10
cycloneive_lcell_comb \vga_ins|Add5~28 (
// Equation(s):
// \vga_ins|Add5~28_combout  = (\vga_ins|xcoordinate [14] & (\vga_ins|Add5~27  $ (GND))) # (!\vga_ins|xcoordinate [14] & (!\vga_ins|Add5~27  & VCC))
// \vga_ins|Add5~29  = CARRY((\vga_ins|xcoordinate [14] & !\vga_ins|Add5~27 ))

	.dataa(\vga_ins|xcoordinate [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~27 ),
	.combout(\vga_ins|Add5~28_combout ),
	.cout(\vga_ins|Add5~29 ));
// synopsys translate_off
defparam \vga_ins|Add5~28 .lut_mask = 16'hA50A;
defparam \vga_ins|Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N10
cycloneive_lcell_comb \vga_ins|Add6~28 (
// Equation(s):
// \vga_ins|Add6~28_combout  = ((\vga_ins|always1~49_combout  $ (\vga_ins|Add5~28_combout  $ (\vga_ins|Add6~27 )))) # (GND)
// \vga_ins|Add6~29  = CARRY((\vga_ins|always1~49_combout  & (\vga_ins|Add5~28_combout  & !\vga_ins|Add6~27 )) # (!\vga_ins|always1~49_combout  & ((\vga_ins|Add5~28_combout ) # (!\vga_ins|Add6~27 ))))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~27 ),
	.combout(\vga_ins|Add6~28_combout ),
	.cout(\vga_ins|Add6~29 ));
// synopsys translate_off
defparam \vga_ins|Add6~28 .lut_mask = 16'h964D;
defparam \vga_ins|Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N11
dffeas \vga_ins|xcoordinate[14] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add6~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[14] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N12
cycloneive_lcell_comb \vga_ins|Add5~30 (
// Equation(s):
// \vga_ins|Add5~30_combout  = (\vga_ins|xcoordinate [15] & (!\vga_ins|Add5~29 )) # (!\vga_ins|xcoordinate [15] & ((\vga_ins|Add5~29 ) # (GND)))
// \vga_ins|Add5~31  = CARRY((!\vga_ins|Add5~29 ) # (!\vga_ins|xcoordinate [15]))

	.dataa(\vga_ins|xcoordinate [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~29 ),
	.combout(\vga_ins|Add5~30_combout ),
	.cout(\vga_ins|Add5~31 ));
// synopsys translate_off
defparam \vga_ins|Add5~30 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N12
cycloneive_lcell_comb \vga_ins|Add6~30 (
// Equation(s):
// \vga_ins|Add6~30_combout  = (\vga_ins|always1~49_combout  & ((\vga_ins|Add5~30_combout  & (!\vga_ins|Add6~29 )) # (!\vga_ins|Add5~30_combout  & ((\vga_ins|Add6~29 ) # (GND))))) # (!\vga_ins|always1~49_combout  & ((\vga_ins|Add5~30_combout  & 
// (\vga_ins|Add6~29  & VCC)) # (!\vga_ins|Add5~30_combout  & (!\vga_ins|Add6~29 ))))
// \vga_ins|Add6~31  = CARRY((\vga_ins|always1~49_combout  & ((!\vga_ins|Add6~29 ) # (!\vga_ins|Add5~30_combout ))) # (!\vga_ins|always1~49_combout  & (!\vga_ins|Add5~30_combout  & !\vga_ins|Add6~29 )))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~29 ),
	.combout(\vga_ins|Add6~30_combout ),
	.cout(\vga_ins|Add6~31 ));
// synopsys translate_off
defparam \vga_ins|Add6~30 .lut_mask = 16'h692B;
defparam \vga_ins|Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N13
dffeas \vga_ins|xcoordinate[15] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add6~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[15] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N14
cycloneive_lcell_comb \vga_ins|Add5~32 (
// Equation(s):
// \vga_ins|Add5~32_combout  = (\vga_ins|xcoordinate [16] & (\vga_ins|Add5~31  $ (GND))) # (!\vga_ins|xcoordinate [16] & (!\vga_ins|Add5~31  & VCC))
// \vga_ins|Add5~33  = CARRY((\vga_ins|xcoordinate [16] & !\vga_ins|Add5~31 ))

	.dataa(\vga_ins|xcoordinate [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~31 ),
	.combout(\vga_ins|Add5~32_combout ),
	.cout(\vga_ins|Add5~33 ));
// synopsys translate_off
defparam \vga_ins|Add5~32 .lut_mask = 16'hA50A;
defparam \vga_ins|Add5~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N14
cycloneive_lcell_comb \vga_ins|Add6~32 (
// Equation(s):
// \vga_ins|Add6~32_combout  = ((\vga_ins|always1~49_combout  $ (\vga_ins|Add5~32_combout  $ (\vga_ins|Add6~31 )))) # (GND)
// \vga_ins|Add6~33  = CARRY((\vga_ins|always1~49_combout  & (\vga_ins|Add5~32_combout  & !\vga_ins|Add6~31 )) # (!\vga_ins|always1~49_combout  & ((\vga_ins|Add5~32_combout ) # (!\vga_ins|Add6~31 ))))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~31 ),
	.combout(\vga_ins|Add6~32_combout ),
	.cout(\vga_ins|Add6~33 ));
// synopsys translate_off
defparam \vga_ins|Add6~32 .lut_mask = 16'h964D;
defparam \vga_ins|Add6~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N15
dffeas \vga_ins|xcoordinate[16] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add6~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[16] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N16
cycloneive_lcell_comb \vga_ins|Add5~34 (
// Equation(s):
// \vga_ins|Add5~34_combout  = (\vga_ins|xcoordinate [17] & (!\vga_ins|Add5~33 )) # (!\vga_ins|xcoordinate [17] & ((\vga_ins|Add5~33 ) # (GND)))
// \vga_ins|Add5~35  = CARRY((!\vga_ins|Add5~33 ) # (!\vga_ins|xcoordinate [17]))

	.dataa(\vga_ins|xcoordinate [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~33 ),
	.combout(\vga_ins|Add5~34_combout ),
	.cout(\vga_ins|Add5~35 ));
// synopsys translate_off
defparam \vga_ins|Add5~34 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add5~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N16
cycloneive_lcell_comb \vga_ins|Add6~34 (
// Equation(s):
// \vga_ins|Add6~34_combout  = (\vga_ins|always1~49_combout  & ((\vga_ins|Add5~34_combout  & (!\vga_ins|Add6~33 )) # (!\vga_ins|Add5~34_combout  & ((\vga_ins|Add6~33 ) # (GND))))) # (!\vga_ins|always1~49_combout  & ((\vga_ins|Add5~34_combout  & 
// (\vga_ins|Add6~33  & VCC)) # (!\vga_ins|Add5~34_combout  & (!\vga_ins|Add6~33 ))))
// \vga_ins|Add6~35  = CARRY((\vga_ins|always1~49_combout  & ((!\vga_ins|Add6~33 ) # (!\vga_ins|Add5~34_combout ))) # (!\vga_ins|always1~49_combout  & (!\vga_ins|Add5~34_combout  & !\vga_ins|Add6~33 )))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|Add5~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~33 ),
	.combout(\vga_ins|Add6~34_combout ),
	.cout(\vga_ins|Add6~35 ));
// synopsys translate_off
defparam \vga_ins|Add6~34 .lut_mask = 16'h692B;
defparam \vga_ins|Add6~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N17
dffeas \vga_ins|xcoordinate[17] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add6~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[17] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N18
cycloneive_lcell_comb \vga_ins|Add5~36 (
// Equation(s):
// \vga_ins|Add5~36_combout  = \vga_ins|Add5~35  $ (!\vga_ins|xcoordinate [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|xcoordinate [18]),
	.cin(\vga_ins|Add5~35 ),
	.combout(\vga_ins|Add5~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add5~36 .lut_mask = 16'hF00F;
defparam \vga_ins|Add5~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N18
cycloneive_lcell_comb \vga_ins|Add6~36 (
// Equation(s):
// \vga_ins|Add6~36_combout  = \vga_ins|always1~49_combout  $ (\vga_ins|Add6~35  $ (\vga_ins|Add5~36_combout ))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Add5~36_combout ),
	.cin(\vga_ins|Add6~35 ),
	.combout(\vga_ins|Add6~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add6~36 .lut_mask = 16'hA55A;
defparam \vga_ins|Add6~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N19
dffeas \vga_ins|xcoordinate[18] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add6~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|xcoordinate [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|xcoordinate[18] .is_wysiwyg = "true";
defparam \vga_ins|xcoordinate[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \vga_ins|always1~1 (
// Equation(s):
// \vga_ins|always1~1_combout  = (!\vga_ins|xcoordinate [15] & (!\vga_ins|xcoordinate [16] & (!\vga_ins|xcoordinate [17] & !\vga_ins|xcoordinate [14])))

	.dataa(\vga_ins|xcoordinate [15]),
	.datab(\vga_ins|xcoordinate [16]),
	.datac(\vga_ins|xcoordinate [17]),
	.datad(\vga_ins|xcoordinate [14]),
	.cin(gnd),
	.combout(\vga_ins|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~1 .lut_mask = 16'h0001;
defparam \vga_ins|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \vga_ins|always1~0 (
// Equation(s):
// \vga_ins|always1~0_combout  = (!\vga_ins|xcoordinate [10] & (!\vga_ins|xcoordinate [13] & (!\vga_ins|xcoordinate [11] & !\vga_ins|xcoordinate [12])))

	.dataa(\vga_ins|xcoordinate [10]),
	.datab(\vga_ins|xcoordinate [13]),
	.datac(\vga_ins|xcoordinate [11]),
	.datad(\vga_ins|xcoordinate [12]),
	.cin(gnd),
	.combout(\vga_ins|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~0 .lut_mask = 16'h0001;
defparam \vga_ins|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \vga_ins|always1~2 (
// Equation(s):
// \vga_ins|always1~2_combout  = (!\vga_ins|xcoordinate [18] & (\vga_ins|always1~1_combout  & \vga_ins|always1~0_combout ))

	.dataa(\vga_ins|xcoordinate [18]),
	.datab(\vga_ins|always1~1_combout ),
	.datac(\vga_ins|always1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~2 .lut_mask = 16'h4040;
defparam \vga_ins|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N0
cycloneive_lcell_comb \vga_ins|always1~32 (
// Equation(s):
// \vga_ins|always1~32_combout  = (!\vga_ins|always1~31_combout  & (\vga_ins|always1~29_combout  & (\vga_ins|always1~2_combout  & !\vga_ins|always1~19_combout )))

	.dataa(\vga_ins|always1~31_combout ),
	.datab(\vga_ins|always1~29_combout ),
	.datac(\vga_ins|always1~2_combout ),
	.datad(\vga_ins|always1~19_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~32 .lut_mask = 16'h0040;
defparam \vga_ins|always1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
cycloneive_lcell_comb \vga_ins|always1~10 (
// Equation(s):
// \vga_ins|always1~10_combout  = (\vga_ins|LessThan7~4_combout  & (\vga_ins|LessThan9~0_combout  & (\vga_ins|LessThan9~1_combout  & \vga_ins|LessThan9~2_combout )))

	.dataa(\vga_ins|LessThan7~4_combout ),
	.datab(\vga_ins|LessThan9~0_combout ),
	.datac(\vga_ins|LessThan9~1_combout ),
	.datad(\vga_ins|LessThan9~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~10 .lut_mask = 16'h8000;
defparam \vga_ins|always1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \vga_ins|always1~11 (
// Equation(s):
// \vga_ins|always1~11_combout  = (\vga_ins|LessThan9~3_combout  & (\vga_ins|LessThan9~6_combout  & (\vga_ins|LessThan9~5_combout  & \vga_ins|LessThan9~4_combout )))

	.dataa(\vga_ins|LessThan9~3_combout ),
	.datab(\vga_ins|LessThan9~6_combout ),
	.datac(\vga_ins|LessThan9~5_combout ),
	.datad(\vga_ins|LessThan9~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~11 .lut_mask = 16'h8000;
defparam \vga_ins|always1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \vga_ins|always1~39 (
// Equation(s):
// \vga_ins|always1~39_combout  = (\vga_ins|LessThan7~6_combout  & (\vga_ins|always1~10_combout  & \vga_ins|always1~11_combout ))

	.dataa(\vga_ins|LessThan7~6_combout ),
	.datab(\vga_ins|always1~10_combout ),
	.datac(\vga_ins|always1~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|always1~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~39 .lut_mask = 16'h8080;
defparam \vga_ins|always1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \vga_ins|always1~9 (
// Equation(s):
// \vga_ins|always1~9_combout  = (!\vga_ins|counter [3] & (!\vga_ins|counter [0] & (!\vga_ins|counter [1] & !\vga_ins|counter [2])))

	.dataa(\vga_ins|counter [3]),
	.datab(\vga_ins|counter [0]),
	.datac(\vga_ins|counter [1]),
	.datad(\vga_ins|counter [2]),
	.cin(gnd),
	.combout(\vga_ins|always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~9 .lut_mask = 16'h0001;
defparam \vga_ins|always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N14
cycloneive_lcell_comb \vga_ins|Add4~0 (
// Equation(s):
// \vga_ins|Add4~0_combout  = (\vga_ins|always1~19_combout  & (\vga_ins|Add3~0_combout  $ (VCC))) # (!\vga_ins|always1~19_combout  & (\vga_ins|Add3~0_combout  & VCC))
// \vga_ins|Add4~1  = CARRY((\vga_ins|always1~19_combout  & \vga_ins|Add3~0_combout ))

	.dataa(\vga_ins|always1~19_combout ),
	.datab(\vga_ins|Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Add4~0_combout ),
	.cout(\vga_ins|Add4~1 ));
// synopsys translate_off
defparam \vga_ins|Add4~0 .lut_mask = 16'h6688;
defparam \vga_ins|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N15
dffeas \vga_ins|ycoordinate[0] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[0] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N14
cycloneive_lcell_comb \vga_ins|Add3~0 (
// Equation(s):
// \vga_ins|Add3~0_combout  = (\vga_ins|ycoordinate [0] & (\vga_ins|always1~12_combout  $ (VCC))) # (!\vga_ins|ycoordinate [0] & (\vga_ins|always1~12_combout  & VCC))
// \vga_ins|Add3~1  = CARRY((\vga_ins|ycoordinate [0] & \vga_ins|always1~12_combout ))

	.dataa(\vga_ins|ycoordinate [0]),
	.datab(\vga_ins|always1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Add3~0_combout ),
	.cout(\vga_ins|Add3~1 ));
// synopsys translate_off
defparam \vga_ins|Add3~0 .lut_mask = 16'h6688;
defparam \vga_ins|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N16
cycloneive_lcell_comb \vga_ins|Add4~2 (
// Equation(s):
// \vga_ins|Add4~2_combout  = (\vga_ins|Add3~2_combout  & (!\vga_ins|Add4~1 )) # (!\vga_ins|Add3~2_combout  & ((\vga_ins|Add4~1 ) # (GND)))
// \vga_ins|Add4~3  = CARRY((!\vga_ins|Add4~1 ) # (!\vga_ins|Add3~2_combout ))

	.dataa(gnd),
	.datab(\vga_ins|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~1 ),
	.combout(\vga_ins|Add4~2_combout ),
	.cout(\vga_ins|Add4~3 ));
// synopsys translate_off
defparam \vga_ins|Add4~2 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y40_N17
dffeas \vga_ins|ycoordinate[1] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[1] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N16
cycloneive_lcell_comb \vga_ins|Add3~2 (
// Equation(s):
// \vga_ins|Add3~2_combout  = (\vga_ins|ycoordinate [1] & ((\vga_ins|always1~12_combout  & (\vga_ins|Add3~1  & VCC)) # (!\vga_ins|always1~12_combout  & (!\vga_ins|Add3~1 )))) # (!\vga_ins|ycoordinate [1] & ((\vga_ins|always1~12_combout  & (!\vga_ins|Add3~1 
// )) # (!\vga_ins|always1~12_combout  & ((\vga_ins|Add3~1 ) # (GND)))))
// \vga_ins|Add3~3  = CARRY((\vga_ins|ycoordinate [1] & (!\vga_ins|always1~12_combout  & !\vga_ins|Add3~1 )) # (!\vga_ins|ycoordinate [1] & ((!\vga_ins|Add3~1 ) # (!\vga_ins|always1~12_combout ))))

	.dataa(\vga_ins|ycoordinate [1]),
	.datab(\vga_ins|always1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~1 ),
	.combout(\vga_ins|Add3~2_combout ),
	.cout(\vga_ins|Add3~3 ));
// synopsys translate_off
defparam \vga_ins|Add3~2 .lut_mask = 16'h9617;
defparam \vga_ins|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N18
cycloneive_lcell_comb \vga_ins|Add4~4 (
// Equation(s):
// \vga_ins|Add4~4_combout  = (\vga_ins|Add3~4_combout  & (\vga_ins|Add4~3  $ (GND))) # (!\vga_ins|Add3~4_combout  & (!\vga_ins|Add4~3  & VCC))
// \vga_ins|Add4~5  = CARRY((\vga_ins|Add3~4_combout  & !\vga_ins|Add4~3 ))

	.dataa(gnd),
	.datab(\vga_ins|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~3 ),
	.combout(\vga_ins|Add4~4_combout ),
	.cout(\vga_ins|Add4~5 ));
// synopsys translate_off
defparam \vga_ins|Add4~4 .lut_mask = 16'hC30C;
defparam \vga_ins|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y40_N19
dffeas \vga_ins|ycoordinate[2] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[2] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N18
cycloneive_lcell_comb \vga_ins|Add3~4 (
// Equation(s):
// \vga_ins|Add3~4_combout  = ((\vga_ins|ycoordinate [2] $ (\vga_ins|always1~12_combout  $ (!\vga_ins|Add3~3 )))) # (GND)
// \vga_ins|Add3~5  = CARRY((\vga_ins|ycoordinate [2] & ((\vga_ins|always1~12_combout ) # (!\vga_ins|Add3~3 ))) # (!\vga_ins|ycoordinate [2] & (\vga_ins|always1~12_combout  & !\vga_ins|Add3~3 )))

	.dataa(\vga_ins|ycoordinate [2]),
	.datab(\vga_ins|always1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~3 ),
	.combout(\vga_ins|Add3~4_combout ),
	.cout(\vga_ins|Add3~5 ));
// synopsys translate_off
defparam \vga_ins|Add3~4 .lut_mask = 16'h698E;
defparam \vga_ins|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N20
cycloneive_lcell_comb \vga_ins|Add4~6 (
// Equation(s):
// \vga_ins|Add4~6_combout  = (\vga_ins|Add3~6_combout  & (!\vga_ins|Add4~5 )) # (!\vga_ins|Add3~6_combout  & ((\vga_ins|Add4~5 ) # (GND)))
// \vga_ins|Add4~7  = CARRY((!\vga_ins|Add4~5 ) # (!\vga_ins|Add3~6_combout ))

	.dataa(\vga_ins|Add3~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~5 ),
	.combout(\vga_ins|Add4~6_combout ),
	.cout(\vga_ins|Add4~7 ));
// synopsys translate_off
defparam \vga_ins|Add4~6 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N12
cycloneive_lcell_comb \vga_ins|ycoordinate[3]~2 (
// Equation(s):
// \vga_ins|ycoordinate[3]~2_combout  = !\vga_ins|Add4~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Add4~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|ycoordinate[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ycoordinate[3]~2 .lut_mask = 16'h00FF;
defparam \vga_ins|ycoordinate[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N13
dffeas \vga_ins|ycoordinate[3] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ycoordinate[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[3] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N20
cycloneive_lcell_comb \vga_ins|Add3~6 (
// Equation(s):
// \vga_ins|Add3~6_combout  = (\vga_ins|ycoordinate [3] & ((\vga_ins|always1~12_combout  & (!\vga_ins|Add3~5 )) # (!\vga_ins|always1~12_combout  & ((\vga_ins|Add3~5 ) # (GND))))) # (!\vga_ins|ycoordinate [3] & ((\vga_ins|always1~12_combout  & 
// (\vga_ins|Add3~5  & VCC)) # (!\vga_ins|always1~12_combout  & (!\vga_ins|Add3~5 ))))
// \vga_ins|Add3~7  = CARRY((\vga_ins|ycoordinate [3] & ((!\vga_ins|Add3~5 ) # (!\vga_ins|always1~12_combout ))) # (!\vga_ins|ycoordinate [3] & (!\vga_ins|always1~12_combout  & !\vga_ins|Add3~5 )))

	.dataa(\vga_ins|ycoordinate [3]),
	.datab(\vga_ins|always1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~5 ),
	.combout(\vga_ins|Add3~6_combout ),
	.cout(\vga_ins|Add3~7 ));
// synopsys translate_off
defparam \vga_ins|Add3~6 .lut_mask = 16'h692B;
defparam \vga_ins|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N22
cycloneive_lcell_comb \vga_ins|Add4~8 (
// Equation(s):
// \vga_ins|Add4~8_combout  = (\vga_ins|Add3~8_combout  & (\vga_ins|Add4~7  $ (GND))) # (!\vga_ins|Add3~8_combout  & (!\vga_ins|Add4~7  & VCC))
// \vga_ins|Add4~9  = CARRY((\vga_ins|Add3~8_combout  & !\vga_ins|Add4~7 ))

	.dataa(gnd),
	.datab(\vga_ins|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~7 ),
	.combout(\vga_ins|Add4~8_combout ),
	.cout(\vga_ins|Add4~9 ));
// synopsys translate_off
defparam \vga_ins|Add4~8 .lut_mask = 16'hC30C;
defparam \vga_ins|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y40_N23
dffeas \vga_ins|ycoordinate[4] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add4~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[4] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N22
cycloneive_lcell_comb \vga_ins|Add3~8 (
// Equation(s):
// \vga_ins|Add3~8_combout  = ((\vga_ins|ycoordinate [4] $ (\vga_ins|always1~12_combout  $ (!\vga_ins|Add3~7 )))) # (GND)
// \vga_ins|Add3~9  = CARRY((\vga_ins|ycoordinate [4] & ((\vga_ins|always1~12_combout ) # (!\vga_ins|Add3~7 ))) # (!\vga_ins|ycoordinate [4] & (\vga_ins|always1~12_combout  & !\vga_ins|Add3~7 )))

	.dataa(\vga_ins|ycoordinate [4]),
	.datab(\vga_ins|always1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~7 ),
	.combout(\vga_ins|Add3~8_combout ),
	.cout(\vga_ins|Add3~9 ));
// synopsys translate_off
defparam \vga_ins|Add3~8 .lut_mask = 16'h698E;
defparam \vga_ins|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N24
cycloneive_lcell_comb \vga_ins|Add4~10 (
// Equation(s):
// \vga_ins|Add4~10_combout  = (\vga_ins|Add3~10_combout  & (!\vga_ins|Add4~9 )) # (!\vga_ins|Add3~10_combout  & ((\vga_ins|Add4~9 ) # (GND)))
// \vga_ins|Add4~11  = CARRY((!\vga_ins|Add4~9 ) # (!\vga_ins|Add3~10_combout ))

	.dataa(\vga_ins|Add3~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~9 ),
	.combout(\vga_ins|Add4~10_combout ),
	.cout(\vga_ins|Add4~11 ));
// synopsys translate_off
defparam \vga_ins|Add4~10 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y40_N25
dffeas \vga_ins|ycoordinate[5] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add4~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[5] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N24
cycloneive_lcell_comb \vga_ins|Add3~10 (
// Equation(s):
// \vga_ins|Add3~10_combout  = (\vga_ins|ycoordinate [5] & ((\vga_ins|always1~12_combout  & (\vga_ins|Add3~9  & VCC)) # (!\vga_ins|always1~12_combout  & (!\vga_ins|Add3~9 )))) # (!\vga_ins|ycoordinate [5] & ((\vga_ins|always1~12_combout  & (!\vga_ins|Add3~9 
// )) # (!\vga_ins|always1~12_combout  & ((\vga_ins|Add3~9 ) # (GND)))))
// \vga_ins|Add3~11  = CARRY((\vga_ins|ycoordinate [5] & (!\vga_ins|always1~12_combout  & !\vga_ins|Add3~9 )) # (!\vga_ins|ycoordinate [5] & ((!\vga_ins|Add3~9 ) # (!\vga_ins|always1~12_combout ))))

	.dataa(\vga_ins|ycoordinate [5]),
	.datab(\vga_ins|always1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~9 ),
	.combout(\vga_ins|Add3~10_combout ),
	.cout(\vga_ins|Add3~11 ));
// synopsys translate_off
defparam \vga_ins|Add3~10 .lut_mask = 16'h9617;
defparam \vga_ins|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N26
cycloneive_lcell_comb \vga_ins|Add4~12 (
// Equation(s):
// \vga_ins|Add4~12_combout  = (\vga_ins|Add3~12_combout  & (\vga_ins|Add4~11  $ (GND))) # (!\vga_ins|Add3~12_combout  & (!\vga_ins|Add4~11  & VCC))
// \vga_ins|Add4~13  = CARRY((\vga_ins|Add3~12_combout  & !\vga_ins|Add4~11 ))

	.dataa(gnd),
	.datab(\vga_ins|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~11 ),
	.combout(\vga_ins|Add4~12_combout ),
	.cout(\vga_ins|Add4~13 ));
// synopsys translate_off
defparam \vga_ins|Add4~12 .lut_mask = 16'hC30C;
defparam \vga_ins|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N10
cycloneive_lcell_comb \vga_ins|ycoordinate[6]~1 (
// Equation(s):
// \vga_ins|ycoordinate[6]~1_combout  = !\vga_ins|Add4~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Add4~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|ycoordinate[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ycoordinate[6]~1 .lut_mask = 16'h0F0F;
defparam \vga_ins|ycoordinate[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N11
dffeas \vga_ins|ycoordinate[6] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ycoordinate[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[6] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N26
cycloneive_lcell_comb \vga_ins|Add3~12 (
// Equation(s):
// \vga_ins|Add3~12_combout  = ((\vga_ins|ycoordinate [6] $ (\vga_ins|always1~12_combout  $ (\vga_ins|Add3~11 )))) # (GND)
// \vga_ins|Add3~13  = CARRY((\vga_ins|ycoordinate [6] & (\vga_ins|always1~12_combout  & !\vga_ins|Add3~11 )) # (!\vga_ins|ycoordinate [6] & ((\vga_ins|always1~12_combout ) # (!\vga_ins|Add3~11 ))))

	.dataa(\vga_ins|ycoordinate [6]),
	.datab(\vga_ins|always1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~11 ),
	.combout(\vga_ins|Add3~12_combout ),
	.cout(\vga_ins|Add3~13 ));
// synopsys translate_off
defparam \vga_ins|Add3~12 .lut_mask = 16'h964D;
defparam \vga_ins|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N28
cycloneive_lcell_comb \vga_ins|Add4~14 (
// Equation(s):
// \vga_ins|Add4~14_combout  = (\vga_ins|Add3~14_combout  & (!\vga_ins|Add4~13 )) # (!\vga_ins|Add3~14_combout  & ((\vga_ins|Add4~13 ) # (GND)))
// \vga_ins|Add4~15  = CARRY((!\vga_ins|Add4~13 ) # (!\vga_ins|Add3~14_combout ))

	.dataa(gnd),
	.datab(\vga_ins|Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~13 ),
	.combout(\vga_ins|Add4~14_combout ),
	.cout(\vga_ins|Add4~15 ));
// synopsys translate_off
defparam \vga_ins|Add4~14 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N8
cycloneive_lcell_comb \vga_ins|ycoordinate[7]~0 (
// Equation(s):
// \vga_ins|ycoordinate[7]~0_combout  = !\vga_ins|Add4~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Add4~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|ycoordinate[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ycoordinate[7]~0 .lut_mask = 16'h00FF;
defparam \vga_ins|ycoordinate[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N9
dffeas \vga_ins|ycoordinate[7] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ycoordinate[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[7] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N28
cycloneive_lcell_comb \vga_ins|Add3~14 (
// Equation(s):
// \vga_ins|Add3~14_combout  = (\vga_ins|ycoordinate [7] & ((\vga_ins|always1~12_combout  & (!\vga_ins|Add3~13 )) # (!\vga_ins|always1~12_combout  & ((\vga_ins|Add3~13 ) # (GND))))) # (!\vga_ins|ycoordinate [7] & ((\vga_ins|always1~12_combout  & 
// (\vga_ins|Add3~13  & VCC)) # (!\vga_ins|always1~12_combout  & (!\vga_ins|Add3~13 ))))
// \vga_ins|Add3~15  = CARRY((\vga_ins|ycoordinate [7] & ((!\vga_ins|Add3~13 ) # (!\vga_ins|always1~12_combout ))) # (!\vga_ins|ycoordinate [7] & (!\vga_ins|always1~12_combout  & !\vga_ins|Add3~13 )))

	.dataa(\vga_ins|ycoordinate [7]),
	.datab(\vga_ins|always1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~13 ),
	.combout(\vga_ins|Add3~14_combout ),
	.cout(\vga_ins|Add3~15 ));
// synopsys translate_off
defparam \vga_ins|Add3~14 .lut_mask = 16'h692B;
defparam \vga_ins|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N30
cycloneive_lcell_comb \vga_ins|Add4~16 (
// Equation(s):
// \vga_ins|Add4~16_combout  = (\vga_ins|Add3~16_combout  & (\vga_ins|Add4~15  $ (GND))) # (!\vga_ins|Add3~16_combout  & (!\vga_ins|Add4~15  & VCC))
// \vga_ins|Add4~17  = CARRY((\vga_ins|Add3~16_combout  & !\vga_ins|Add4~15 ))

	.dataa(\vga_ins|Add3~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~15 ),
	.combout(\vga_ins|Add4~16_combout ),
	.cout(\vga_ins|Add4~17 ));
// synopsys translate_off
defparam \vga_ins|Add4~16 .lut_mask = 16'hA50A;
defparam \vga_ins|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y40_N31
dffeas \vga_ins|ycoordinate[8] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add4~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[8] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N30
cycloneive_lcell_comb \vga_ins|Add3~16 (
// Equation(s):
// \vga_ins|Add3~16_combout  = ((\vga_ins|ycoordinate [8] $ (\vga_ins|always1~12_combout  $ (!\vga_ins|Add3~15 )))) # (GND)
// \vga_ins|Add3~17  = CARRY((\vga_ins|ycoordinate [8] & ((\vga_ins|always1~12_combout ) # (!\vga_ins|Add3~15 ))) # (!\vga_ins|ycoordinate [8] & (\vga_ins|always1~12_combout  & !\vga_ins|Add3~15 )))

	.dataa(\vga_ins|ycoordinate [8]),
	.datab(\vga_ins|always1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~15 ),
	.combout(\vga_ins|Add3~16_combout ),
	.cout(\vga_ins|Add3~17 ));
// synopsys translate_off
defparam \vga_ins|Add3~16 .lut_mask = 16'h698E;
defparam \vga_ins|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N0
cycloneive_lcell_comb \vga_ins|Add4~18 (
// Equation(s):
// \vga_ins|Add4~18_combout  = (\vga_ins|Add3~18_combout  & (!\vga_ins|Add4~17 )) # (!\vga_ins|Add3~18_combout  & ((\vga_ins|Add4~17 ) # (GND)))
// \vga_ins|Add4~19  = CARRY((!\vga_ins|Add4~17 ) # (!\vga_ins|Add3~18_combout ))

	.dataa(gnd),
	.datab(\vga_ins|Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~17 ),
	.combout(\vga_ins|Add4~18_combout ),
	.cout(\vga_ins|Add4~19 ));
// synopsys translate_off
defparam \vga_ins|Add4~18 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y39_N1
dffeas \vga_ins|ycoordinate[9] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add4~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[9] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N0
cycloneive_lcell_comb \vga_ins|Add3~18 (
// Equation(s):
// \vga_ins|Add3~18_combout  = (\vga_ins|always1~12_combout  & ((\vga_ins|ycoordinate [9] & (\vga_ins|Add3~17  & VCC)) # (!\vga_ins|ycoordinate [9] & (!\vga_ins|Add3~17 )))) # (!\vga_ins|always1~12_combout  & ((\vga_ins|ycoordinate [9] & (!\vga_ins|Add3~17 
// )) # (!\vga_ins|ycoordinate [9] & ((\vga_ins|Add3~17 ) # (GND)))))
// \vga_ins|Add3~19  = CARRY((\vga_ins|always1~12_combout  & (!\vga_ins|ycoordinate [9] & !\vga_ins|Add3~17 )) # (!\vga_ins|always1~12_combout  & ((!\vga_ins|Add3~17 ) # (!\vga_ins|ycoordinate [9]))))

	.dataa(\vga_ins|always1~12_combout ),
	.datab(\vga_ins|ycoordinate [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~17 ),
	.combout(\vga_ins|Add3~18_combout ),
	.cout(\vga_ins|Add3~19 ));
// synopsys translate_off
defparam \vga_ins|Add3~18 .lut_mask = 16'h9617;
defparam \vga_ins|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N2
cycloneive_lcell_comb \vga_ins|Add4~20 (
// Equation(s):
// \vga_ins|Add4~20_combout  = (\vga_ins|Add3~20_combout  & (\vga_ins|Add4~19  $ (GND))) # (!\vga_ins|Add3~20_combout  & (!\vga_ins|Add4~19  & VCC))
// \vga_ins|Add4~21  = CARRY((\vga_ins|Add3~20_combout  & !\vga_ins|Add4~19 ))

	.dataa(\vga_ins|Add3~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~19 ),
	.combout(\vga_ins|Add4~20_combout ),
	.cout(\vga_ins|Add4~21 ));
// synopsys translate_off
defparam \vga_ins|Add4~20 .lut_mask = 16'hA50A;
defparam \vga_ins|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y39_N3
dffeas \vga_ins|ycoordinate[10] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add4~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[10] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N2
cycloneive_lcell_comb \vga_ins|Add3~20 (
// Equation(s):
// \vga_ins|Add3~20_combout  = ((\vga_ins|always1~12_combout  $ (\vga_ins|ycoordinate [10] $ (!\vga_ins|Add3~19 )))) # (GND)
// \vga_ins|Add3~21  = CARRY((\vga_ins|always1~12_combout  & ((\vga_ins|ycoordinate [10]) # (!\vga_ins|Add3~19 ))) # (!\vga_ins|always1~12_combout  & (\vga_ins|ycoordinate [10] & !\vga_ins|Add3~19 )))

	.dataa(\vga_ins|always1~12_combout ),
	.datab(\vga_ins|ycoordinate [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~19 ),
	.combout(\vga_ins|Add3~20_combout ),
	.cout(\vga_ins|Add3~21 ));
// synopsys translate_off
defparam \vga_ins|Add3~20 .lut_mask = 16'h698E;
defparam \vga_ins|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N4
cycloneive_lcell_comb \vga_ins|Add4~22 (
// Equation(s):
// \vga_ins|Add4~22_combout  = (\vga_ins|Add3~22_combout  & (!\vga_ins|Add4~21 )) # (!\vga_ins|Add3~22_combout  & ((\vga_ins|Add4~21 ) # (GND)))
// \vga_ins|Add4~23  = CARRY((!\vga_ins|Add4~21 ) # (!\vga_ins|Add3~22_combout ))

	.dataa(\vga_ins|Add3~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~21 ),
	.combout(\vga_ins|Add4~22_combout ),
	.cout(\vga_ins|Add4~23 ));
// synopsys translate_off
defparam \vga_ins|Add4~22 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y39_N5
dffeas \vga_ins|ycoordinate[11] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add4~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[11] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N4
cycloneive_lcell_comb \vga_ins|Add3~22 (
// Equation(s):
// \vga_ins|Add3~22_combout  = (\vga_ins|always1~12_combout  & ((\vga_ins|ycoordinate [11] & (\vga_ins|Add3~21  & VCC)) # (!\vga_ins|ycoordinate [11] & (!\vga_ins|Add3~21 )))) # (!\vga_ins|always1~12_combout  & ((\vga_ins|ycoordinate [11] & 
// (!\vga_ins|Add3~21 )) # (!\vga_ins|ycoordinate [11] & ((\vga_ins|Add3~21 ) # (GND)))))
// \vga_ins|Add3~23  = CARRY((\vga_ins|always1~12_combout  & (!\vga_ins|ycoordinate [11] & !\vga_ins|Add3~21 )) # (!\vga_ins|always1~12_combout  & ((!\vga_ins|Add3~21 ) # (!\vga_ins|ycoordinate [11]))))

	.dataa(\vga_ins|always1~12_combout ),
	.datab(\vga_ins|ycoordinate [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~21 ),
	.combout(\vga_ins|Add3~22_combout ),
	.cout(\vga_ins|Add3~23 ));
// synopsys translate_off
defparam \vga_ins|Add3~22 .lut_mask = 16'h9617;
defparam \vga_ins|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N6
cycloneive_lcell_comb \vga_ins|Add4~24 (
// Equation(s):
// \vga_ins|Add4~24_combout  = (\vga_ins|Add3~24_combout  & (\vga_ins|Add4~23  $ (GND))) # (!\vga_ins|Add3~24_combout  & (!\vga_ins|Add4~23  & VCC))
// \vga_ins|Add4~25  = CARRY((\vga_ins|Add3~24_combout  & !\vga_ins|Add4~23 ))

	.dataa(\vga_ins|Add3~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~23 ),
	.combout(\vga_ins|Add4~24_combout ),
	.cout(\vga_ins|Add4~25 ));
// synopsys translate_off
defparam \vga_ins|Add4~24 .lut_mask = 16'hA50A;
defparam \vga_ins|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y39_N7
dffeas \vga_ins|ycoordinate[12] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add4~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[12] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N6
cycloneive_lcell_comb \vga_ins|Add3~24 (
// Equation(s):
// \vga_ins|Add3~24_combout  = ((\vga_ins|always1~12_combout  $ (\vga_ins|ycoordinate [12] $ (!\vga_ins|Add3~23 )))) # (GND)
// \vga_ins|Add3~25  = CARRY((\vga_ins|always1~12_combout  & ((\vga_ins|ycoordinate [12]) # (!\vga_ins|Add3~23 ))) # (!\vga_ins|always1~12_combout  & (\vga_ins|ycoordinate [12] & !\vga_ins|Add3~23 )))

	.dataa(\vga_ins|always1~12_combout ),
	.datab(\vga_ins|ycoordinate [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~23 ),
	.combout(\vga_ins|Add3~24_combout ),
	.cout(\vga_ins|Add3~25 ));
// synopsys translate_off
defparam \vga_ins|Add3~24 .lut_mask = 16'h698E;
defparam \vga_ins|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N8
cycloneive_lcell_comb \vga_ins|Add4~26 (
// Equation(s):
// \vga_ins|Add4~26_combout  = (\vga_ins|Add3~26_combout  & (!\vga_ins|Add4~25 )) # (!\vga_ins|Add3~26_combout  & ((\vga_ins|Add4~25 ) # (GND)))
// \vga_ins|Add4~27  = CARRY((!\vga_ins|Add4~25 ) # (!\vga_ins|Add3~26_combout ))

	.dataa(gnd),
	.datab(\vga_ins|Add3~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~25 ),
	.combout(\vga_ins|Add4~26_combout ),
	.cout(\vga_ins|Add4~27 ));
// synopsys translate_off
defparam \vga_ins|Add4~26 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y39_N9
dffeas \vga_ins|ycoordinate[13] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add4~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[13] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N8
cycloneive_lcell_comb \vga_ins|Add3~26 (
// Equation(s):
// \vga_ins|Add3~26_combout  = (\vga_ins|always1~12_combout  & ((\vga_ins|ycoordinate [13] & (\vga_ins|Add3~25  & VCC)) # (!\vga_ins|ycoordinate [13] & (!\vga_ins|Add3~25 )))) # (!\vga_ins|always1~12_combout  & ((\vga_ins|ycoordinate [13] & 
// (!\vga_ins|Add3~25 )) # (!\vga_ins|ycoordinate [13] & ((\vga_ins|Add3~25 ) # (GND)))))
// \vga_ins|Add3~27  = CARRY((\vga_ins|always1~12_combout  & (!\vga_ins|ycoordinate [13] & !\vga_ins|Add3~25 )) # (!\vga_ins|always1~12_combout  & ((!\vga_ins|Add3~25 ) # (!\vga_ins|ycoordinate [13]))))

	.dataa(\vga_ins|always1~12_combout ),
	.datab(\vga_ins|ycoordinate [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~25 ),
	.combout(\vga_ins|Add3~26_combout ),
	.cout(\vga_ins|Add3~27 ));
// synopsys translate_off
defparam \vga_ins|Add3~26 .lut_mask = 16'h9617;
defparam \vga_ins|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N10
cycloneive_lcell_comb \vga_ins|Add4~28 (
// Equation(s):
// \vga_ins|Add4~28_combout  = (\vga_ins|Add3~28_combout  & (\vga_ins|Add4~27  $ (GND))) # (!\vga_ins|Add3~28_combout  & (!\vga_ins|Add4~27  & VCC))
// \vga_ins|Add4~29  = CARRY((\vga_ins|Add3~28_combout  & !\vga_ins|Add4~27 ))

	.dataa(gnd),
	.datab(\vga_ins|Add3~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~27 ),
	.combout(\vga_ins|Add4~28_combout ),
	.cout(\vga_ins|Add4~29 ));
// synopsys translate_off
defparam \vga_ins|Add4~28 .lut_mask = 16'hC30C;
defparam \vga_ins|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y39_N11
dffeas \vga_ins|ycoordinate[14] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add4~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[14] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N10
cycloneive_lcell_comb \vga_ins|Add3~28 (
// Equation(s):
// \vga_ins|Add3~28_combout  = ((\vga_ins|always1~12_combout  $ (\vga_ins|ycoordinate [14] $ (!\vga_ins|Add3~27 )))) # (GND)
// \vga_ins|Add3~29  = CARRY((\vga_ins|always1~12_combout  & ((\vga_ins|ycoordinate [14]) # (!\vga_ins|Add3~27 ))) # (!\vga_ins|always1~12_combout  & (\vga_ins|ycoordinate [14] & !\vga_ins|Add3~27 )))

	.dataa(\vga_ins|always1~12_combout ),
	.datab(\vga_ins|ycoordinate [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~27 ),
	.combout(\vga_ins|Add3~28_combout ),
	.cout(\vga_ins|Add3~29 ));
// synopsys translate_off
defparam \vga_ins|Add3~28 .lut_mask = 16'h698E;
defparam \vga_ins|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N12
cycloneive_lcell_comb \vga_ins|Add4~30 (
// Equation(s):
// \vga_ins|Add4~30_combout  = (\vga_ins|Add3~30_combout  & (!\vga_ins|Add4~29 )) # (!\vga_ins|Add3~30_combout  & ((\vga_ins|Add4~29 ) # (GND)))
// \vga_ins|Add4~31  = CARRY((!\vga_ins|Add4~29 ) # (!\vga_ins|Add3~30_combout ))

	.dataa(gnd),
	.datab(\vga_ins|Add3~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~29 ),
	.combout(\vga_ins|Add4~30_combout ),
	.cout(\vga_ins|Add4~31 ));
// synopsys translate_off
defparam \vga_ins|Add4~30 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y39_N13
dffeas \vga_ins|ycoordinate[15] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add4~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[15] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N12
cycloneive_lcell_comb \vga_ins|Add3~30 (
// Equation(s):
// \vga_ins|Add3~30_combout  = (\vga_ins|always1~12_combout  & ((\vga_ins|ycoordinate [15] & (\vga_ins|Add3~29  & VCC)) # (!\vga_ins|ycoordinate [15] & (!\vga_ins|Add3~29 )))) # (!\vga_ins|always1~12_combout  & ((\vga_ins|ycoordinate [15] & 
// (!\vga_ins|Add3~29 )) # (!\vga_ins|ycoordinate [15] & ((\vga_ins|Add3~29 ) # (GND)))))
// \vga_ins|Add3~31  = CARRY((\vga_ins|always1~12_combout  & (!\vga_ins|ycoordinate [15] & !\vga_ins|Add3~29 )) # (!\vga_ins|always1~12_combout  & ((!\vga_ins|Add3~29 ) # (!\vga_ins|ycoordinate [15]))))

	.dataa(\vga_ins|always1~12_combout ),
	.datab(\vga_ins|ycoordinate [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~29 ),
	.combout(\vga_ins|Add3~30_combout ),
	.cout(\vga_ins|Add3~31 ));
// synopsys translate_off
defparam \vga_ins|Add3~30 .lut_mask = 16'h9617;
defparam \vga_ins|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N28
cycloneive_lcell_comb \vga_ins|always1~13 (
// Equation(s):
// \vga_ins|always1~13_combout  = (!\vga_ins|Add3~28_combout  & (!\vga_ins|Add3~30_combout  & (!\vga_ins|Add3~26_combout  & !\vga_ins|Add3~24_combout )))

	.dataa(\vga_ins|Add3~28_combout ),
	.datab(\vga_ins|Add3~30_combout ),
	.datac(\vga_ins|Add3~26_combout ),
	.datad(\vga_ins|Add3~24_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~13 .lut_mask = 16'h0001;
defparam \vga_ins|always1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N14
cycloneive_lcell_comb \vga_ins|Add4~32 (
// Equation(s):
// \vga_ins|Add4~32_combout  = (\vga_ins|Add3~32_combout  & (\vga_ins|Add4~31  $ (GND))) # (!\vga_ins|Add3~32_combout  & (!\vga_ins|Add4~31  & VCC))
// \vga_ins|Add4~33  = CARRY((\vga_ins|Add3~32_combout  & !\vga_ins|Add4~31 ))

	.dataa(gnd),
	.datab(\vga_ins|Add3~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~31 ),
	.combout(\vga_ins|Add4~32_combout ),
	.cout(\vga_ins|Add4~33 ));
// synopsys translate_off
defparam \vga_ins|Add4~32 .lut_mask = 16'hC30C;
defparam \vga_ins|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y39_N15
dffeas \vga_ins|ycoordinate[16] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add4~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[16] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N14
cycloneive_lcell_comb \vga_ins|Add3~32 (
// Equation(s):
// \vga_ins|Add3~32_combout  = ((\vga_ins|always1~12_combout  $ (\vga_ins|ycoordinate [16] $ (!\vga_ins|Add3~31 )))) # (GND)
// \vga_ins|Add3~33  = CARRY((\vga_ins|always1~12_combout  & ((\vga_ins|ycoordinate [16]) # (!\vga_ins|Add3~31 ))) # (!\vga_ins|always1~12_combout  & (\vga_ins|ycoordinate [16] & !\vga_ins|Add3~31 )))

	.dataa(\vga_ins|always1~12_combout ),
	.datab(\vga_ins|ycoordinate [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~31 ),
	.combout(\vga_ins|Add3~32_combout ),
	.cout(\vga_ins|Add3~33 ));
// synopsys translate_off
defparam \vga_ins|Add3~32 .lut_mask = 16'h698E;
defparam \vga_ins|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N16
cycloneive_lcell_comb \vga_ins|Add4~34 (
// Equation(s):
// \vga_ins|Add4~34_combout  = (\vga_ins|Add3~34_combout  & (!\vga_ins|Add4~33 )) # (!\vga_ins|Add3~34_combout  & ((\vga_ins|Add4~33 ) # (GND)))
// \vga_ins|Add4~35  = CARRY((!\vga_ins|Add4~33 ) # (!\vga_ins|Add3~34_combout ))

	.dataa(gnd),
	.datab(\vga_ins|Add3~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~33 ),
	.combout(\vga_ins|Add4~34_combout ),
	.cout(\vga_ins|Add4~35 ));
// synopsys translate_off
defparam \vga_ins|Add4~34 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y39_N17
dffeas \vga_ins|ycoordinate[17] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add4~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[17] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N16
cycloneive_lcell_comb \vga_ins|Add3~34 (
// Equation(s):
// \vga_ins|Add3~34_combout  = (\vga_ins|always1~12_combout  & ((\vga_ins|ycoordinate [17] & (\vga_ins|Add3~33  & VCC)) # (!\vga_ins|ycoordinate [17] & (!\vga_ins|Add3~33 )))) # (!\vga_ins|always1~12_combout  & ((\vga_ins|ycoordinate [17] & 
// (!\vga_ins|Add3~33 )) # (!\vga_ins|ycoordinate [17] & ((\vga_ins|Add3~33 ) # (GND)))))
// \vga_ins|Add3~35  = CARRY((\vga_ins|always1~12_combout  & (!\vga_ins|ycoordinate [17] & !\vga_ins|Add3~33 )) # (!\vga_ins|always1~12_combout  & ((!\vga_ins|Add3~33 ) # (!\vga_ins|ycoordinate [17]))))

	.dataa(\vga_ins|always1~12_combout ),
	.datab(\vga_ins|ycoordinate [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add3~33 ),
	.combout(\vga_ins|Add3~34_combout ),
	.cout(\vga_ins|Add3~35 ));
// synopsys translate_off
defparam \vga_ins|Add3~34 .lut_mask = 16'h9617;
defparam \vga_ins|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N20
cycloneive_lcell_comb \vga_ins|always1~42 (
// Equation(s):
// \vga_ins|always1~42_combout  = (!\vga_ins|Add3~36_combout  & (\vga_ins|always1~13_combout  & (!\vga_ins|Add3~32_combout  & !\vga_ins|Add3~34_combout )))

	.dataa(\vga_ins|Add3~36_combout ),
	.datab(\vga_ins|always1~13_combout ),
	.datac(\vga_ins|Add3~32_combout ),
	.datad(\vga_ins|Add3~34_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~42 .lut_mask = 16'h0004;
defparam \vga_ins|always1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \down~input (
	.i(down),
	.ibar(gnd),
	.o(\down~input_o ));
// synopsys translate_off
defparam \down~input .bus_hold = "false";
defparam \down~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N0
cycloneive_lcell_comb \vga_ins|always1~14 (
// Equation(s):
// \vga_ins|always1~14_combout  = ((!\vga_ins|Add3~4_combout ) # (!\vga_ins|Add3~2_combout )) # (!\vga_ins|Add3~6_combout )

	.dataa(gnd),
	.datab(\vga_ins|Add3~6_combout ),
	.datac(\vga_ins|Add3~2_combout ),
	.datad(\vga_ins|Add3~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~14 .lut_mask = 16'h3FFF;
defparam \vga_ins|always1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N10
cycloneive_lcell_comb \vga_ins|always1~15 (
// Equation(s):
// \vga_ins|always1~15_combout  = (!\vga_ins|Add3~12_combout  & (((!\vga_ins|Add3~8_combout  & \vga_ins|always1~14_combout )) # (!\vga_ins|Add3~10_combout )))

	.dataa(\vga_ins|Add3~8_combout ),
	.datab(\vga_ins|always1~14_combout ),
	.datac(\vga_ins|Add3~12_combout ),
	.datad(\vga_ins|Add3~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~15 .lut_mask = 16'h040F;
defparam \vga_ins|always1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N4
cycloneive_lcell_comb \vga_ins|always1~16 (
// Equation(s):
// \vga_ins|always1~16_combout  = (!\down~input_o  & (((\vga_ins|always1~15_combout ) # (!\vga_ins|Add3~16_combout )) # (!\vga_ins|Add3~14_combout )))

	.dataa(\down~input_o ),
	.datab(\vga_ins|Add3~14_combout ),
	.datac(\vga_ins|Add3~16_combout ),
	.datad(\vga_ins|always1~15_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~16 .lut_mask = 16'h5515;
defparam \vga_ins|always1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N30
cycloneive_lcell_comb \vga_ins|always1~17 (
// Equation(s):
// \vga_ins|always1~17_combout  = (\vga_ins|always1~16_combout  & (!\vga_ins|Add3~20_combout  & (!\vga_ins|Add3~22_combout  & !\vga_ins|Add3~18_combout )))

	.dataa(\vga_ins|always1~16_combout ),
	.datab(\vga_ins|Add3~20_combout ),
	.datac(\vga_ins|Add3~22_combout ),
	.datad(\vga_ins|Add3~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~17 .lut_mask = 16'h0002;
defparam \vga_ins|always1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N22
cycloneive_lcell_comb \vga_ins|counter~62 (
// Equation(s):
// \vga_ins|counter~62_combout  = (\vga_ins|always1~12_combout ) # ((\vga_ins|always1~42_combout  & (\vga_ins|always1~17_combout  & \vga_ins|LessThan7~9_combout )))

	.dataa(\vga_ins|always1~12_combout ),
	.datab(\vga_ins|always1~42_combout ),
	.datac(\vga_ins|always1~17_combout ),
	.datad(\vga_ins|LessThan7~9_combout ),
	.cin(gnd),
	.combout(\vga_ins|counter~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|counter~62 .lut_mask = 16'hEAAA;
defparam \vga_ins|counter~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \vga_ins|always1~44 (
// Equation(s):
// \vga_ins|always1~44_combout  = (\vga_ins|counter~62_combout ) # ((!\vga_ins|counter [62] & (!\vga_ins|counter [4] & \vga_ins|always1~9_combout )))

	.dataa(\vga_ins|counter [62]),
	.datab(\vga_ins|counter [4]),
	.datac(\vga_ins|always1~9_combout ),
	.datad(\vga_ins|counter~62_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~44 .lut_mask = 16'hFF10;
defparam \vga_ins|always1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \vga_ins|always1~8 (
// Equation(s):
// \vga_ins|always1~8_combout  = (!\vga_ins|counter [13] & (!\vga_ins|counter [10] & (!\vga_ins|counter [12] & !\vga_ins|counter [11])))

	.dataa(\vga_ins|counter [13]),
	.datab(\vga_ins|counter [10]),
	.datac(\vga_ins|counter [12]),
	.datad(\vga_ins|counter [11]),
	.cin(gnd),
	.combout(\vga_ins|always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~8 .lut_mask = 16'h0001;
defparam \vga_ins|always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \vga_ins|always1~45 (
// Equation(s):
// \vga_ins|always1~45_combout  = (!\vga_ins|counter [7] & (!\vga_ins|counter [15] & (!\vga_ins|counter [8] & !\vga_ins|counter [5])))

	.dataa(\vga_ins|counter [7]),
	.datab(\vga_ins|counter [15]),
	.datac(\vga_ins|counter [8]),
	.datad(\vga_ins|counter [5]),
	.cin(gnd),
	.combout(\vga_ins|always1~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~45 .lut_mask = 16'h0001;
defparam \vga_ins|always1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \vga_ins|always1~40 (
// Equation(s):
// \vga_ins|always1~40_combout  = ((!\vga_ins|counter [8] & (!\vga_ins|counter [7] & !\vga_ins|counter [6]))) # (!\vga_ins|counter [9])

	.dataa(\vga_ins|counter [8]),
	.datab(\vga_ins|counter [9]),
	.datac(\vga_ins|counter [7]),
	.datad(\vga_ins|counter [6]),
	.cin(gnd),
	.combout(\vga_ins|always1~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~40 .lut_mask = 16'h3337;
defparam \vga_ins|always1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \vga_ins|always1~41 (
// Equation(s):
// \vga_ins|always1~41_combout  = (!\vga_ins|counter [15] & (((\vga_ins|always1~8_combout  & \vga_ins|always1~40_combout )) # (!\vga_ins|counter [14])))

	.dataa(\vga_ins|counter [14]),
	.datab(\vga_ins|always1~8_combout ),
	.datac(\vga_ins|counter [15]),
	.datad(\vga_ins|always1~40_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~41 .lut_mask = 16'h0D05;
defparam \vga_ins|always1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \vga_ins|always1~43 (
// Equation(s):
// \vga_ins|always1~43_combout  = (\vga_ins|counter [62] & (\vga_ins|counter~62_combout  & ((\vga_ins|always1~41_combout ) # (!\vga_ins|LessThan7~0_combout )))) # (!\vga_ins|counter [62] & ((\vga_ins|always1~41_combout ) # ((!\vga_ins|LessThan7~0_combout 
// ))))

	.dataa(\vga_ins|counter [62]),
	.datab(\vga_ins|always1~41_combout ),
	.datac(\vga_ins|LessThan7~0_combout ),
	.datad(\vga_ins|counter~62_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~43 .lut_mask = 16'hCF45;
defparam \vga_ins|always1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \vga_ins|always1~46 (
// Equation(s):
// \vga_ins|always1~46_combout  = (\vga_ins|always1~43_combout ) # ((\vga_ins|always1~44_combout  & (\vga_ins|always1~8_combout  & \vga_ins|always1~45_combout )))

	.dataa(\vga_ins|always1~44_combout ),
	.datab(\vga_ins|always1~8_combout ),
	.datac(\vga_ins|always1~45_combout ),
	.datad(\vga_ins|always1~43_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~46_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~46 .lut_mask = 16'hFF80;
defparam \vga_ins|always1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N2
cycloneive_lcell_comb \vga_ins|always1~47 (
// Equation(s):
// \vga_ins|always1~47_combout  = (\vga_ins|always1~21_combout  & ((\vga_ins|always1~12_combout ) # ((\vga_ins|always1~39_combout  & \vga_ins|always1~46_combout ))))

	.dataa(\vga_ins|always1~21_combout ),
	.datab(\vga_ins|always1~12_combout ),
	.datac(\vga_ins|always1~39_combout ),
	.datad(\vga_ins|always1~46_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~47_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~47 .lut_mask = 16'hA888;
defparam \vga_ins|always1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N28
cycloneive_lcell_comb \vga_ins|always1~48 (
// Equation(s):
// \vga_ins|always1~48_combout  = (\left~input_o ) # ((\vga_ins|always1~32_combout ) # ((\vga_ins|always1~19_combout ) # (\vga_ins|always1~47_combout )))

	.dataa(\left~input_o ),
	.datab(\vga_ins|always1~32_combout ),
	.datac(\vga_ins|always1~19_combout ),
	.datad(\vga_ins|always1~47_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~48_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~48 .lut_mask = 16'hFFFE;
defparam \vga_ins|always1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N8
cycloneive_lcell_comb \vga_ins|always1~33 (
// Equation(s):
// \vga_ins|always1~33_combout  = (!\vga_ins|Add5~22_combout  & (!\vga_ins|Add5~14_combout  & (!\vga_ins|Add5~16_combout  & !\vga_ins|Add5~18_combout )))

	.dataa(\vga_ins|Add5~22_combout ),
	.datab(\vga_ins|Add5~14_combout ),
	.datac(\vga_ins|Add5~16_combout ),
	.datad(\vga_ins|Add5~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~33 .lut_mask = 16'h0001;
defparam \vga_ins|always1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N12
cycloneive_lcell_comb \vga_ins|always1~35 (
// Equation(s):
// \vga_ins|always1~35_combout  = (!\vga_ins|Add5~12_combout  & (!\vga_ins|Add5~10_combout  & (!\vga_ins|Add5~8_combout  & !\vga_ins|Add5~6_combout )))

	.dataa(\vga_ins|Add5~12_combout ),
	.datab(\vga_ins|Add5~10_combout ),
	.datac(\vga_ins|Add5~8_combout ),
	.datad(\vga_ins|Add5~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~35 .lut_mask = 16'h0001;
defparam \vga_ins|always1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N10
cycloneive_lcell_comb \vga_ins|always1~34 (
// Equation(s):
// \vga_ins|always1~34_combout  = (!\vga_ins|Add5~4_combout  & !\vga_ins|Add5~2_combout )

	.dataa(gnd),
	.datab(\vga_ins|Add5~4_combout ),
	.datac(gnd),
	.datad(\vga_ins|Add5~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~34 .lut_mask = 16'h0033;
defparam \vga_ins|always1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N6
cycloneive_lcell_comb \vga_ins|always1~36 (
// Equation(s):
// \vga_ins|always1~36_combout  = (\vga_ins|always1~35_combout  & (!\vga_ins|Add5~20_combout  & (!\vga_ins|Add5~0_combout  & \vga_ins|always1~34_combout )))

	.dataa(\vga_ins|always1~35_combout ),
	.datab(\vga_ins|Add5~20_combout ),
	.datac(\vga_ins|Add5~0_combout ),
	.datad(\vga_ins|always1~34_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~36 .lut_mask = 16'h0200;
defparam \vga_ins|always1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N28
cycloneive_lcell_comb \vga_ins|always1~37 (
// Equation(s):
// \vga_ins|always1~37_combout  = (!\vga_ins|Add5~30_combout  & (!\vga_ins|Add5~26_combout  & (\vga_ins|always1~36_combout  & !\vga_ins|Add5~24_combout )))

	.dataa(\vga_ins|Add5~30_combout ),
	.datab(\vga_ins|Add5~26_combout ),
	.datac(\vga_ins|always1~36_combout ),
	.datad(\vga_ins|Add5~24_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~37 .lut_mask = 16'h0010;
defparam \vga_ins|always1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N22
cycloneive_lcell_comb \vga_ins|always1~38 (
// Equation(s):
// \vga_ins|always1~38_combout  = (\vga_ins|always1~33_combout  & (\vga_ins|always1~37_combout  & (!\vga_ins|Add5~32_combout  & !\vga_ins|Add5~28_combout )))

	.dataa(\vga_ins|always1~33_combout ),
	.datab(\vga_ins|always1~37_combout ),
	.datac(\vga_ins|Add5~32_combout ),
	.datad(\vga_ins|Add5~28_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~38 .lut_mask = 16'h0008;
defparam \vga_ins|always1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N30
cycloneive_lcell_comb \vga_ins|always1~49 (
// Equation(s):
// \vga_ins|always1~49_combout  = (\vga_ins|always1~48_combout ) # ((!\vga_ins|Add5~36_combout  & (\vga_ins|always1~38_combout  & !\vga_ins|Add5~34_combout )))

	.dataa(\vga_ins|always1~48_combout ),
	.datab(\vga_ins|Add5~36_combout ),
	.datac(\vga_ins|always1~38_combout ),
	.datad(\vga_ins|Add5~34_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~49_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~49 .lut_mask = 16'hAABA;
defparam \vga_ins|always1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \vga_ins|counter~66 (
// Equation(s):
// \vga_ins|counter~66_combout  = (\vga_ins|LessThan9~10_combout  & (\vga_ins|counter [1] & (\vga_ins|always1~39_combout  & !\vga_ins|counter [62])))

	.dataa(\vga_ins|LessThan9~10_combout ),
	.datab(\vga_ins|counter [1]),
	.datac(\vga_ins|always1~39_combout ),
	.datad(\vga_ins|counter [62]),
	.cin(gnd),
	.combout(\vga_ins|counter~66_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|counter~66 .lut_mask = 16'h0080;
defparam \vga_ins|counter~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N22
cycloneive_lcell_comb \vga_ins|counter~67 (
// Equation(s):
// \vga_ins|counter~67_combout  = (\vga_ins|always1~49_combout  & (!\vga_ins|always1~32_combout  & (\vga_ins|counter~66_combout  & !\vga_ins|counter~62_combout )))

	.dataa(\vga_ins|always1~49_combout ),
	.datab(\vga_ins|always1~32_combout ),
	.datac(\vga_ins|counter~66_combout ),
	.datad(\vga_ins|counter~62_combout ),
	.cin(gnd),
	.combout(\vga_ins|counter~67_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|counter~67 .lut_mask = 16'h0020;
defparam \vga_ins|counter~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \vga_ins|counter[2]~71 (
// Equation(s):
// \vga_ins|counter[2]~71_combout  = (\vga_ins|counter[1]~70  & (((!\vga_ins|counter [2])) # (!\vga_ins|counter~65_combout ))) # (!\vga_ins|counter[1]~70  & (((\vga_ins|counter~65_combout  & \vga_ins|counter [2])) # (GND)))
// \vga_ins|counter[2]~72  = CARRY(((!\vga_ins|counter[1]~70 ) # (!\vga_ins|counter [2])) # (!\vga_ins|counter~65_combout ))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[1]~70 ),
	.combout(\vga_ins|counter[2]~71_combout ),
	.cout(\vga_ins|counter[2]~72 ));
// synopsys translate_off
defparam \vga_ins|counter[2]~71 .lut_mask = 16'h787F;
defparam \vga_ins|counter[2]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y43_N5
dffeas \vga_ins|counter[2] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[2]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[2] .is_wysiwyg = "true";
defparam \vga_ins|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
cycloneive_lcell_comb \vga_ins|counter[3]~73 (
// Equation(s):
// \vga_ins|counter[3]~73_combout  = (\vga_ins|counter[2]~72  & (\vga_ins|counter~65_combout  & (\vga_ins|counter [3] & VCC))) # (!\vga_ins|counter[2]~72  & ((((\vga_ins|counter~65_combout  & \vga_ins|counter [3])))))
// \vga_ins|counter[3]~74  = CARRY((\vga_ins|counter~65_combout  & (\vga_ins|counter [3] & !\vga_ins|counter[2]~72 )))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[2]~72 ),
	.combout(\vga_ins|counter[3]~73_combout ),
	.cout(\vga_ins|counter[3]~74 ));
// synopsys translate_off
defparam \vga_ins|counter[3]~73 .lut_mask = 16'h8708;
defparam \vga_ins|counter[3]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y43_N7
dffeas \vga_ins|counter[3] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[3]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[3] .is_wysiwyg = "true";
defparam \vga_ins|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \vga_ins|counter[4]~75 (
// Equation(s):
// \vga_ins|counter[4]~75_combout  = (\vga_ins|counter[3]~74  & (((!\vga_ins|counter [4])) # (!\vga_ins|counter~65_combout ))) # (!\vga_ins|counter[3]~74  & (((\vga_ins|counter~65_combout  & \vga_ins|counter [4])) # (GND)))
// \vga_ins|counter[4]~76  = CARRY(((!\vga_ins|counter[3]~74 ) # (!\vga_ins|counter [4])) # (!\vga_ins|counter~65_combout ))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[3]~74 ),
	.combout(\vga_ins|counter[4]~75_combout ),
	.cout(\vga_ins|counter[4]~76 ));
// synopsys translate_off
defparam \vga_ins|counter[4]~75 .lut_mask = 16'h787F;
defparam \vga_ins|counter[4]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y43_N9
dffeas \vga_ins|counter[4] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[4]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[4] .is_wysiwyg = "true";
defparam \vga_ins|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \vga_ins|counter[5]~77 (
// Equation(s):
// \vga_ins|counter[5]~77_combout  = (\vga_ins|counter[4]~76  & (\vga_ins|counter~65_combout  & (\vga_ins|counter [5] & VCC))) # (!\vga_ins|counter[4]~76  & ((((\vga_ins|counter~65_combout  & \vga_ins|counter [5])))))
// \vga_ins|counter[5]~78  = CARRY((\vga_ins|counter~65_combout  & (\vga_ins|counter [5] & !\vga_ins|counter[4]~76 )))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[4]~76 ),
	.combout(\vga_ins|counter[5]~77_combout ),
	.cout(\vga_ins|counter[5]~78 ));
// synopsys translate_off
defparam \vga_ins|counter[5]~77 .lut_mask = 16'h8708;
defparam \vga_ins|counter[5]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y43_N11
dffeas \vga_ins|counter[5] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[5]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[5] .is_wysiwyg = "true";
defparam \vga_ins|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \vga_ins|counter[6]~79 (
// Equation(s):
// \vga_ins|counter[6]~79_combout  = (\vga_ins|counter[5]~78  & (((!\vga_ins|counter [6])) # (!\vga_ins|counter~65_combout ))) # (!\vga_ins|counter[5]~78  & (((\vga_ins|counter~65_combout  & \vga_ins|counter [6])) # (GND)))
// \vga_ins|counter[6]~80  = CARRY(((!\vga_ins|counter[5]~78 ) # (!\vga_ins|counter [6])) # (!\vga_ins|counter~65_combout ))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[5]~78 ),
	.combout(\vga_ins|counter[6]~79_combout ),
	.cout(\vga_ins|counter[6]~80 ));
// synopsys translate_off
defparam \vga_ins|counter[6]~79 .lut_mask = 16'h787F;
defparam \vga_ins|counter[6]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y43_N13
dffeas \vga_ins|counter[6] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[6]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[6] .is_wysiwyg = "true";
defparam \vga_ins|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
cycloneive_lcell_comb \vga_ins|counter[7]~81 (
// Equation(s):
// \vga_ins|counter[7]~81_combout  = (\vga_ins|counter[6]~80  & (\vga_ins|counter~65_combout  & (\vga_ins|counter [7] & VCC))) # (!\vga_ins|counter[6]~80  & ((((\vga_ins|counter~65_combout  & \vga_ins|counter [7])))))
// \vga_ins|counter[7]~82  = CARRY((\vga_ins|counter~65_combout  & (\vga_ins|counter [7] & !\vga_ins|counter[6]~80 )))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[6]~80 ),
	.combout(\vga_ins|counter[7]~81_combout ),
	.cout(\vga_ins|counter[7]~82 ));
// synopsys translate_off
defparam \vga_ins|counter[7]~81 .lut_mask = 16'h8708;
defparam \vga_ins|counter[7]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y43_N15
dffeas \vga_ins|counter[7] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[7]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[7] .is_wysiwyg = "true";
defparam \vga_ins|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \vga_ins|counter[8]~83 (
// Equation(s):
// \vga_ins|counter[8]~83_combout  = (\vga_ins|counter[7]~82  & (((!\vga_ins|counter [8])) # (!\vga_ins|counter~65_combout ))) # (!\vga_ins|counter[7]~82  & (((\vga_ins|counter~65_combout  & \vga_ins|counter [8])) # (GND)))
// \vga_ins|counter[8]~84  = CARRY(((!\vga_ins|counter[7]~82 ) # (!\vga_ins|counter [8])) # (!\vga_ins|counter~65_combout ))

	.dataa(\vga_ins|counter~65_combout ),
	.datab(\vga_ins|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[7]~82 ),
	.combout(\vga_ins|counter[8]~83_combout ),
	.cout(\vga_ins|counter[8]~84 ));
// synopsys translate_off
defparam \vga_ins|counter[8]~83 .lut_mask = 16'h787F;
defparam \vga_ins|counter[8]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y43_N17
dffeas \vga_ins|counter[8] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[8]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[8] .is_wysiwyg = "true";
defparam \vga_ins|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneive_lcell_comb \vga_ins|counter[9]~85 (
// Equation(s):
// \vga_ins|counter[9]~85_combout  = (\vga_ins|counter[8]~84  & (\vga_ins|counter [9] & (\vga_ins|counter~65_combout  & VCC))) # (!\vga_ins|counter[8]~84  & ((((\vga_ins|counter [9] & \vga_ins|counter~65_combout )))))
// \vga_ins|counter[9]~86  = CARRY((\vga_ins|counter [9] & (\vga_ins|counter~65_combout  & !\vga_ins|counter[8]~84 )))

	.dataa(\vga_ins|counter [9]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[8]~84 ),
	.combout(\vga_ins|counter[9]~85_combout ),
	.cout(\vga_ins|counter[9]~86 ));
// synopsys translate_off
defparam \vga_ins|counter[9]~85 .lut_mask = 16'h8708;
defparam \vga_ins|counter[9]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y43_N19
dffeas \vga_ins|counter[9] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[9]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[9] .is_wysiwyg = "true";
defparam \vga_ins|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
cycloneive_lcell_comb \vga_ins|counter[10]~87 (
// Equation(s):
// \vga_ins|counter[10]~87_combout  = (\vga_ins|counter[9]~86  & (((!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [10]))) # (!\vga_ins|counter[9]~86  & (((\vga_ins|counter [10] & \vga_ins|counter~65_combout )) # (GND)))
// \vga_ins|counter[10]~88  = CARRY(((!\vga_ins|counter[9]~86 ) # (!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [10]))

	.dataa(\vga_ins|counter [10]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[9]~86 ),
	.combout(\vga_ins|counter[10]~87_combout ),
	.cout(\vga_ins|counter[10]~88 ));
// synopsys translate_off
defparam \vga_ins|counter[10]~87 .lut_mask = 16'h787F;
defparam \vga_ins|counter[10]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y43_N21
dffeas \vga_ins|counter[10] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[10]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[10] .is_wysiwyg = "true";
defparam \vga_ins|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
cycloneive_lcell_comb \vga_ins|counter[11]~89 (
// Equation(s):
// \vga_ins|counter[11]~89_combout  = (\vga_ins|counter[10]~88  & (\vga_ins|counter [11] & (\vga_ins|counter~65_combout  & VCC))) # (!\vga_ins|counter[10]~88  & ((((\vga_ins|counter [11] & \vga_ins|counter~65_combout )))))
// \vga_ins|counter[11]~90  = CARRY((\vga_ins|counter [11] & (\vga_ins|counter~65_combout  & !\vga_ins|counter[10]~88 )))

	.dataa(\vga_ins|counter [11]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[10]~88 ),
	.combout(\vga_ins|counter[11]~89_combout ),
	.cout(\vga_ins|counter[11]~90 ));
// synopsys translate_off
defparam \vga_ins|counter[11]~89 .lut_mask = 16'h8708;
defparam \vga_ins|counter[11]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y43_N23
dffeas \vga_ins|counter[11] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[11]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[11] .is_wysiwyg = "true";
defparam \vga_ins|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \vga_ins|counter[12]~91 (
// Equation(s):
// \vga_ins|counter[12]~91_combout  = (\vga_ins|counter[11]~90  & (((!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [12]))) # (!\vga_ins|counter[11]~90  & (((\vga_ins|counter [12] & \vga_ins|counter~65_combout )) # (GND)))
// \vga_ins|counter[12]~92  = CARRY(((!\vga_ins|counter[11]~90 ) # (!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [12]))

	.dataa(\vga_ins|counter [12]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[11]~90 ),
	.combout(\vga_ins|counter[12]~91_combout ),
	.cout(\vga_ins|counter[12]~92 ));
// synopsys translate_off
defparam \vga_ins|counter[12]~91 .lut_mask = 16'h787F;
defparam \vga_ins|counter[12]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y43_N25
dffeas \vga_ins|counter[12] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[12]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[12] .is_wysiwyg = "true";
defparam \vga_ins|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \vga_ins|counter[13]~93 (
// Equation(s):
// \vga_ins|counter[13]~93_combout  = (\vga_ins|counter[12]~92  & (\vga_ins|counter [13] & (\vga_ins|counter~65_combout  & VCC))) # (!\vga_ins|counter[12]~92  & ((((\vga_ins|counter [13] & \vga_ins|counter~65_combout )))))
// \vga_ins|counter[13]~94  = CARRY((\vga_ins|counter [13] & (\vga_ins|counter~65_combout  & !\vga_ins|counter[12]~92 )))

	.dataa(\vga_ins|counter [13]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[12]~92 ),
	.combout(\vga_ins|counter[13]~93_combout ),
	.cout(\vga_ins|counter[13]~94 ));
// synopsys translate_off
defparam \vga_ins|counter[13]~93 .lut_mask = 16'h8708;
defparam \vga_ins|counter[13]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y43_N27
dffeas \vga_ins|counter[13] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[13]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[13] .is_wysiwyg = "true";
defparam \vga_ins|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \vga_ins|counter[14]~95 (
// Equation(s):
// \vga_ins|counter[14]~95_combout  = (\vga_ins|counter[13]~94  & (((!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [14]))) # (!\vga_ins|counter[13]~94  & (((\vga_ins|counter [14] & \vga_ins|counter~65_combout )) # (GND)))
// \vga_ins|counter[14]~96  = CARRY(((!\vga_ins|counter[13]~94 ) # (!\vga_ins|counter~65_combout )) # (!\vga_ins|counter [14]))

	.dataa(\vga_ins|counter [14]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[13]~94 ),
	.combout(\vga_ins|counter[14]~95_combout ),
	.cout(\vga_ins|counter[14]~96 ));
// synopsys translate_off
defparam \vga_ins|counter[14]~95 .lut_mask = 16'h787F;
defparam \vga_ins|counter[14]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y43_N29
dffeas \vga_ins|counter[14] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[14]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[14] .is_wysiwyg = "true";
defparam \vga_ins|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \vga_ins|counter[15]~97 (
// Equation(s):
// \vga_ins|counter[15]~97_combout  = (\vga_ins|counter[14]~96  & (\vga_ins|counter [15] & (\vga_ins|counter~65_combout  & VCC))) # (!\vga_ins|counter[14]~96  & ((((\vga_ins|counter [15] & \vga_ins|counter~65_combout )))))
// \vga_ins|counter[15]~98  = CARRY((\vga_ins|counter [15] & (\vga_ins|counter~65_combout  & !\vga_ins|counter[14]~96 )))

	.dataa(\vga_ins|counter [15]),
	.datab(\vga_ins|counter~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|counter[14]~96 ),
	.combout(\vga_ins|counter[15]~97_combout ),
	.cout(\vga_ins|counter[15]~98 ));
// synopsys translate_off
defparam \vga_ins|counter[15]~97 .lut_mask = 16'h8708;
defparam \vga_ins|counter[15]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N1
dffeas \vga_ins|counter[16] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[16]~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[16] .is_wysiwyg = "true";
defparam \vga_ins|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \vga_ins|LessThan7~0 (
// Equation(s):
// \vga_ins|LessThan7~0_combout  = (\vga_ins|counter [16] & (\vga_ins|counter [18] & (\vga_ins|counter [19] & \vga_ins|counter [17])))

	.dataa(\vga_ins|counter [16]),
	.datab(\vga_ins|counter [18]),
	.datac(\vga_ins|counter [19]),
	.datad(\vga_ins|counter [17]),
	.cin(gnd),
	.combout(\vga_ins|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan7~0 .lut_mask = 16'h8000;
defparam \vga_ins|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneive_lcell_comb \vga_ins|LessThan7~5 (
// Equation(s):
// \vga_ins|LessThan7~5_combout  = (\vga_ins|LessThan9~9_combout  & (\vga_ins|LessThan9~8_combout  & (!\vga_ins|counter [62] & \vga_ins|LessThan9~7_combout )))

	.dataa(\vga_ins|LessThan9~9_combout ),
	.datab(\vga_ins|LessThan9~8_combout ),
	.datac(\vga_ins|counter [62]),
	.datad(\vga_ins|LessThan9~7_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan7~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan7~5 .lut_mask = 16'h0800;
defparam \vga_ins|LessThan7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \vga_ins|LessThan7~7 (
// Equation(s):
// \vga_ins|LessThan7~7_combout  = (\vga_ins|LessThan7~6_combout  & (\vga_ins|LessThan9~10_combout  & \vga_ins|LessThan9~11_combout ))

	.dataa(\vga_ins|LessThan7~6_combout ),
	.datab(gnd),
	.datac(\vga_ins|LessThan9~10_combout ),
	.datad(\vga_ins|LessThan9~11_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan7~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan7~7 .lut_mask = 16'hA000;
defparam \vga_ins|LessThan7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \vga_ins|LessThan7~8 (
// Equation(s):
// \vga_ins|LessThan7~8_combout  = (\vga_ins|always1~11_combout  & (\vga_ins|always1~10_combout  & (\vga_ins|LessThan7~5_combout  & \vga_ins|LessThan7~7_combout )))

	.dataa(\vga_ins|always1~11_combout ),
	.datab(\vga_ins|always1~10_combout ),
	.datac(\vga_ins|LessThan7~5_combout ),
	.datad(\vga_ins|LessThan7~7_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan7~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan7~8 .lut_mask = 16'h8000;
defparam \vga_ins|LessThan7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \vga_ins|LessThan7~1 (
// Equation(s):
// \vga_ins|LessThan7~1_combout  = (!\vga_ins|counter [4] & (\vga_ins|always1~9_combout  & !\vga_ins|counter [5]))

	.dataa(gnd),
	.datab(\vga_ins|counter [4]),
	.datac(\vga_ins|always1~9_combout ),
	.datad(\vga_ins|counter [5]),
	.cin(gnd),
	.combout(\vga_ins|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan7~1 .lut_mask = 16'h0030;
defparam \vga_ins|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \vga_ins|LessThan7~2 (
// Equation(s):
// \vga_ins|LessThan7~2_combout  = (\vga_ins|counter [8]) # ((\vga_ins|counter [7]) # ((\vga_ins|counter [6] & !\vga_ins|LessThan7~1_combout )))

	.dataa(\vga_ins|counter [8]),
	.datab(\vga_ins|counter [6]),
	.datac(\vga_ins|counter [7]),
	.datad(\vga_ins|LessThan7~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan7~2 .lut_mask = 16'hFAFE;
defparam \vga_ins|LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \vga_ins|LessThan7~3 (
// Equation(s):
// \vga_ins|LessThan7~3_combout  = (\vga_ins|counter [14] & (((\vga_ins|counter [9] & \vga_ins|LessThan7~2_combout )) # (!\vga_ins|always1~8_combout )))

	.dataa(\vga_ins|counter [14]),
	.datab(\vga_ins|counter [9]),
	.datac(\vga_ins|always1~8_combout ),
	.datad(\vga_ins|LessThan7~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan7~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan7~3 .lut_mask = 16'h8A0A;
defparam \vga_ins|LessThan7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneive_lcell_comb \vga_ins|LessThan7~9 (
// Equation(s):
// \vga_ins|LessThan7~9_combout  = ((\vga_ins|LessThan7~0_combout  & ((\vga_ins|LessThan7~3_combout ) # (\vga_ins|counter [15])))) # (!\vga_ins|LessThan7~8_combout )

	.dataa(\vga_ins|LessThan7~0_combout ),
	.datab(\vga_ins|LessThan7~8_combout ),
	.datac(\vga_ins|LessThan7~3_combout ),
	.datad(\vga_ins|counter [15]),
	.cin(gnd),
	.combout(\vga_ins|LessThan7~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan7~9 .lut_mask = 16'hBBB3;
defparam \vga_ins|LessThan7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N24
cycloneive_lcell_comb \vga_ins|always1~18 (
// Equation(s):
// \vga_ins|always1~18_combout  = (\vga_ins|LessThan7~9_combout  & (!\vga_ins|Add3~32_combout  & (\vga_ins|always1~17_combout  & !\vga_ins|always1~12_combout )))

	.dataa(\vga_ins|LessThan7~9_combout ),
	.datab(\vga_ins|Add3~32_combout ),
	.datac(\vga_ins|always1~17_combout ),
	.datad(\vga_ins|always1~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~18 .lut_mask = 16'h0020;
defparam \vga_ins|always1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N26
cycloneive_lcell_comb \vga_ins|always1~19 (
// Equation(s):
// \vga_ins|always1~19_combout  = (\vga_ins|always1~18_combout  & (\vga_ins|always1~13_combout  & (!\vga_ins|Add3~36_combout  & !\vga_ins|Add3~34_combout )))

	.dataa(\vga_ins|always1~18_combout ),
	.datab(\vga_ins|always1~13_combout ),
	.datac(\vga_ins|Add3~36_combout ),
	.datad(\vga_ins|Add3~34_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~19 .lut_mask = 16'h0008;
defparam \vga_ins|always1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N24
cycloneive_lcell_comb \vga_ins|counter~63 (
// Equation(s):
// \vga_ins|counter~63_combout  = (\vga_ins|always1~39_combout  & (!\vga_ins|counter [62] & (\vga_ins|LessThan9~10_combout  & !\vga_ins|always1~32_combout )))

	.dataa(\vga_ins|always1~39_combout ),
	.datab(\vga_ins|counter [62]),
	.datac(\vga_ins|LessThan9~10_combout ),
	.datad(\vga_ins|always1~32_combout ),
	.cin(gnd),
	.combout(\vga_ins|counter~63_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|counter~63 .lut_mask = 16'h0020;
defparam \vga_ins|counter~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N26
cycloneive_lcell_comb \vga_ins|counter~64 (
// Equation(s):
// \vga_ins|counter~64_combout  = (\vga_ins|counter~63_combout  & !\vga_ins|counter~62_combout )

	.dataa(gnd),
	.datab(\vga_ins|counter~63_combout ),
	.datac(gnd),
	.datad(\vga_ins|counter~62_combout ),
	.cin(gnd),
	.combout(\vga_ins|counter~64_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|counter~64 .lut_mask = 16'h00CC;
defparam \vga_ins|counter~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N0
cycloneive_lcell_comb \vga_ins|always1~51 (
// Equation(s):
// \vga_ins|always1~51_combout  = (!\vga_ins|Add5~18_combout  & (!\vga_ins|Add5~16_combout  & !\vga_ins|Add5~14_combout ))

	.dataa(gnd),
	.datab(\vga_ins|Add5~18_combout ),
	.datac(\vga_ins|Add5~16_combout ),
	.datad(\vga_ins|Add5~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~51_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~51 .lut_mask = 16'h0003;
defparam \vga_ins|always1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N26
cycloneive_lcell_comb \vga_ins|always1~52 (
// Equation(s):
// \vga_ins|always1~52_combout  = (\vga_ins|always1~51_combout  & (!\vga_ins|Add5~22_combout  & !\vga_ins|Add5~24_combout ))

	.dataa(gnd),
	.datab(\vga_ins|always1~51_combout ),
	.datac(\vga_ins|Add5~22_combout ),
	.datad(\vga_ins|Add5~24_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~52_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~52 .lut_mask = 16'h000C;
defparam \vga_ins|always1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N20
cycloneive_lcell_comb \vga_ins|always1~53 (
// Equation(s):
// \vga_ins|always1~53_combout  = (\vga_ins|always1~52_combout  & (!\vga_ins|Add5~26_combout  & (\vga_ins|always1~36_combout  & !\vga_ins|Add5~34_combout )))

	.dataa(\vga_ins|always1~52_combout ),
	.datab(\vga_ins|Add5~26_combout ),
	.datac(\vga_ins|always1~36_combout ),
	.datad(\vga_ins|Add5~34_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~53_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~53 .lut_mask = 16'h0020;
defparam \vga_ins|always1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N24
cycloneive_lcell_comb \vga_ins|always1~50 (
// Equation(s):
// \vga_ins|always1~50_combout  = (!\vga_ins|Add5~30_combout  & (!\vga_ins|Add5~32_combout  & !\vga_ins|Add5~28_combout ))

	.dataa(\vga_ins|Add5~30_combout ),
	.datab(gnd),
	.datac(\vga_ins|Add5~32_combout ),
	.datad(\vga_ins|Add5~28_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~50_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~50 .lut_mask = 16'h0005;
defparam \vga_ins|always1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N30
cycloneive_lcell_comb \vga_ins|always1~54 (
// Equation(s):
// \vga_ins|always1~54_combout  = (\left~input_o ) # ((\vga_ins|always1~53_combout  & (\vga_ins|always1~50_combout  & !\vga_ins|Add5~36_combout )))

	.dataa(\left~input_o ),
	.datab(\vga_ins|always1~53_combout ),
	.datac(\vga_ins|always1~50_combout ),
	.datad(\vga_ins|Add5~36_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~54_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~54 .lut_mask = 16'hAAEA;
defparam \vga_ins|always1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N20
cycloneive_lcell_comb \vga_ins|counter~65 (
// Equation(s):
// \vga_ins|counter~65_combout  = (\vga_ins|counter~64_combout  & ((\vga_ins|always1~19_combout ) # ((\vga_ins|always1~54_combout ) # (\vga_ins|always1~47_combout ))))

	.dataa(\vga_ins|always1~19_combout ),
	.datab(\vga_ins|counter~64_combout ),
	.datac(\vga_ins|always1~54_combout ),
	.datad(\vga_ins|always1~47_combout ),
	.cin(gnd),
	.combout(\vga_ins|counter~65_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|counter~65 .lut_mask = 16'hCCC8;
defparam \vga_ins|counter~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N31
dffeas \vga_ins|counter[15] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|counter[15]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|counter[15] .is_wysiwyg = "true";
defparam \vga_ins|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \vga_ins|LessThan5~0 (
// Equation(s):
// \vga_ins|LessThan5~0_combout  = (\vga_ins|LessThan7~0_combout  & ((\vga_ins|counter [15]) # (\vga_ins|LessThan7~3_combout )))

	.dataa(gnd),
	.datab(\vga_ins|counter [15]),
	.datac(\vga_ins|LessThan7~3_combout ),
	.datad(\vga_ins|LessThan7~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan5~0 .lut_mask = 16'hFC00;
defparam \vga_ins|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \up~input (
	.i(up),
	.ibar(gnd),
	.o(\up~input_o ));
// synopsys translate_off
defparam \up~input .bus_hold = "false";
defparam \up~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \vga_ins|LessThan4~1 (
// Equation(s):
// \vga_ins|LessThan4~1_combout  = (\vga_ins|ycoordinate [5]) # (((\vga_ins|ycoordinate [4]) # (!\vga_ins|ycoordinate [6])) # (!\vga_ins|ycoordinate [7]))

	.dataa(\vga_ins|ycoordinate [5]),
	.datab(\vga_ins|ycoordinate [7]),
	.datac(\vga_ins|ycoordinate [6]),
	.datad(\vga_ins|ycoordinate [4]),
	.cin(gnd),
	.combout(\vga_ins|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan4~1 .lut_mask = 16'hFFBF;
defparam \vga_ins|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \vga_ins|LessThan4~0 (
// Equation(s):
// \vga_ins|LessThan4~0_combout  = ((\vga_ins|ycoordinate [1]) # ((\vga_ins|ycoordinate [0]) # (\vga_ins|ycoordinate [2]))) # (!\vga_ins|ycoordinate [3])

	.dataa(\vga_ins|ycoordinate [3]),
	.datab(\vga_ins|ycoordinate [1]),
	.datac(\vga_ins|ycoordinate [0]),
	.datad(\vga_ins|ycoordinate [2]),
	.cin(gnd),
	.combout(\vga_ins|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan4~0 .lut_mask = 16'hFFFD;
defparam \vga_ins|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \vga_ins|LessThan4~2 (
// Equation(s):
// \vga_ins|LessThan4~2_combout  = (\vga_ins|ycoordinate [10]) # ((\vga_ins|ycoordinate [9]) # ((\vga_ins|ycoordinate [11]) # (\vga_ins|ycoordinate [8])))

	.dataa(\vga_ins|ycoordinate [10]),
	.datab(\vga_ins|ycoordinate [9]),
	.datac(\vga_ins|ycoordinate [11]),
	.datad(\vga_ins|ycoordinate [8]),
	.cin(gnd),
	.combout(\vga_ins|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan4~2 .lut_mask = 16'hFFFE;
defparam \vga_ins|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N28
cycloneive_lcell_comb \vga_ins|LessThan4~3 (
// Equation(s):
// \vga_ins|LessThan4~3_combout  = (\vga_ins|ycoordinate [15]) # ((\vga_ins|ycoordinate [12]) # ((\vga_ins|ycoordinate [13]) # (\vga_ins|ycoordinate [14])))

	.dataa(\vga_ins|ycoordinate [15]),
	.datab(\vga_ins|ycoordinate [12]),
	.datac(\vga_ins|ycoordinate [13]),
	.datad(\vga_ins|ycoordinate [14]),
	.cin(gnd),
	.combout(\vga_ins|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan4~3 .lut_mask = 16'hFFFE;
defparam \vga_ins|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \vga_ins|LessThan4~4 (
// Equation(s):
// \vga_ins|LessThan4~4_combout  = (\vga_ins|LessThan4~1_combout ) # ((\vga_ins|LessThan4~0_combout ) # ((\vga_ins|LessThan4~2_combout ) # (\vga_ins|LessThan4~3_combout )))

	.dataa(\vga_ins|LessThan4~1_combout ),
	.datab(\vga_ins|LessThan4~0_combout ),
	.datac(\vga_ins|LessThan4~2_combout ),
	.datad(\vga_ins|LessThan4~3_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan4~4 .lut_mask = 16'hFFFE;
defparam \vga_ins|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N22
cycloneive_lcell_comb \vga_ins|LessThan4~5 (
// Equation(s):
// \vga_ins|LessThan4~5_combout  = (\vga_ins|LessThan4~4_combout ) # ((\vga_ins|ycoordinate [18]) # ((\vga_ins|ycoordinate [16]) # (\vga_ins|ycoordinate [17])))

	.dataa(\vga_ins|LessThan4~4_combout ),
	.datab(\vga_ins|ycoordinate [18]),
	.datac(\vga_ins|ycoordinate [16]),
	.datad(\vga_ins|ycoordinate [17]),
	.cin(gnd),
	.combout(\vga_ins|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan4~5 .lut_mask = 16'hFFFE;
defparam \vga_ins|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneive_lcell_comb \vga_ins|always1~12 (
// Equation(s):
// \vga_ins|always1~12_combout  = (!\up~input_o  & (\vga_ins|LessThan4~5_combout  & ((\vga_ins|LessThan5~0_combout ) # (!\vga_ins|LessThan7~8_combout ))))

	.dataa(\vga_ins|LessThan5~0_combout ),
	.datab(\vga_ins|LessThan7~8_combout ),
	.datac(\up~input_o ),
	.datad(\vga_ins|LessThan4~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~12 .lut_mask = 16'h0B00;
defparam \vga_ins|always1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N18
cycloneive_lcell_comb \vga_ins|Add3~36 (
// Equation(s):
// \vga_ins|Add3~36_combout  = \vga_ins|always1~12_combout  $ (\vga_ins|Add3~35  $ (!\vga_ins|ycoordinate [18]))

	.dataa(\vga_ins|always1~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|ycoordinate [18]),
	.cin(\vga_ins|Add3~35 ),
	.combout(\vga_ins|Add3~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add3~36 .lut_mask = 16'h5AA5;
defparam \vga_ins|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N18
cycloneive_lcell_comb \vga_ins|Add4~36 (
// Equation(s):
// \vga_ins|Add4~36_combout  = \vga_ins|Add4~35  $ (!\vga_ins|Add3~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Add3~36_combout ),
	.cin(\vga_ins|Add4~35 ),
	.combout(\vga_ins|Add4~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add4~36 .lut_mask = 16'hF00F;
defparam \vga_ins|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y39_N19
dffeas \vga_ins|ycoordinate[18] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add4~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ycoordinate [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ycoordinate[18] .is_wysiwyg = "true";
defparam \vga_ins|ycoordinate[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \vga_ins|Add2~0 (
// Equation(s):
// \vga_ins|Add2~0_combout  = (\vga_ins|ycoordinate [2] & (\vga_ins|ycoordinate [1] $ (VCC))) # (!\vga_ins|ycoordinate [2] & (\vga_ins|ycoordinate [1] & VCC))
// \vga_ins|Add2~1  = CARRY((\vga_ins|ycoordinate [2] & \vga_ins|ycoordinate [1]))

	.dataa(\vga_ins|ycoordinate [2]),
	.datab(\vga_ins|ycoordinate [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Add2~0_combout ),
	.cout(\vga_ins|Add2~1 ));
// synopsys translate_off
defparam \vga_ins|Add2~0 .lut_mask = 16'h6688;
defparam \vga_ins|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \vga_ins|Add2~2 (
// Equation(s):
// \vga_ins|Add2~2_combout  = (\vga_ins|ycoordinate [3] & ((\vga_ins|Add2~1 ) # (GND))) # (!\vga_ins|ycoordinate [3] & (!\vga_ins|Add2~1 ))
// \vga_ins|Add2~3  = CARRY((\vga_ins|ycoordinate [3]) # (!\vga_ins|Add2~1 ))

	.dataa(\vga_ins|ycoordinate [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~1 ),
	.combout(\vga_ins|Add2~2_combout ),
	.cout(\vga_ins|Add2~3 ));
// synopsys translate_off
defparam \vga_ins|Add2~2 .lut_mask = 16'hA5AF;
defparam \vga_ins|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \vga_ins|Add2~4 (
// Equation(s):
// \vga_ins|Add2~4_combout  = (\vga_ins|ycoordinate [4] & ((GND) # (!\vga_ins|Add2~3 ))) # (!\vga_ins|ycoordinate [4] & (\vga_ins|Add2~3  $ (GND)))
// \vga_ins|Add2~5  = CARRY((\vga_ins|ycoordinate [4]) # (!\vga_ins|Add2~3 ))

	.dataa(\vga_ins|ycoordinate [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~3 ),
	.combout(\vga_ins|Add2~4_combout ),
	.cout(\vga_ins|Add2~5 ));
// synopsys translate_off
defparam \vga_ins|Add2~4 .lut_mask = 16'h5AAF;
defparam \vga_ins|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \vga_ins|Add2~6 (
// Equation(s):
// \vga_ins|Add2~6_combout  = (\vga_ins|ycoordinate [5] & (\vga_ins|Add2~5  & VCC)) # (!\vga_ins|ycoordinate [5] & (!\vga_ins|Add2~5 ))
// \vga_ins|Add2~7  = CARRY((!\vga_ins|ycoordinate [5] & !\vga_ins|Add2~5 ))

	.dataa(\vga_ins|ycoordinate [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~5 ),
	.combout(\vga_ins|Add2~6_combout ),
	.cout(\vga_ins|Add2~7 ));
// synopsys translate_off
defparam \vga_ins|Add2~6 .lut_mask = 16'hA505;
defparam \vga_ins|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \vga_ins|Add2~8 (
// Equation(s):
// \vga_ins|Add2~8_combout  = (\vga_ins|ycoordinate [6] & (!\vga_ins|Add2~7  & VCC)) # (!\vga_ins|ycoordinate [6] & (\vga_ins|Add2~7  $ (GND)))
// \vga_ins|Add2~9  = CARRY((!\vga_ins|ycoordinate [6] & !\vga_ins|Add2~7 ))

	.dataa(\vga_ins|ycoordinate [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~7 ),
	.combout(\vga_ins|Add2~8_combout ),
	.cout(\vga_ins|Add2~9 ));
// synopsys translate_off
defparam \vga_ins|Add2~8 .lut_mask = 16'h5A05;
defparam \vga_ins|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \vga_ins|Add2~10 (
// Equation(s):
// \vga_ins|Add2~10_combout  = (\vga_ins|ycoordinate [7] & ((\vga_ins|Add2~9 ) # (GND))) # (!\vga_ins|ycoordinate [7] & (!\vga_ins|Add2~9 ))
// \vga_ins|Add2~11  = CARRY((\vga_ins|ycoordinate [7]) # (!\vga_ins|Add2~9 ))

	.dataa(gnd),
	.datab(\vga_ins|ycoordinate [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~9 ),
	.combout(\vga_ins|Add2~10_combout ),
	.cout(\vga_ins|Add2~11 ));
// synopsys translate_off
defparam \vga_ins|Add2~10 .lut_mask = 16'hC3CF;
defparam \vga_ins|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \vga_ins|Add2~12 (
// Equation(s):
// \vga_ins|Add2~12_combout  = (\vga_ins|ycoordinate [8] & (\vga_ins|Add2~11  $ (GND))) # (!\vga_ins|ycoordinate [8] & (!\vga_ins|Add2~11  & VCC))
// \vga_ins|Add2~13  = CARRY((\vga_ins|ycoordinate [8] & !\vga_ins|Add2~11 ))

	.dataa(gnd),
	.datab(\vga_ins|ycoordinate [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~11 ),
	.combout(\vga_ins|Add2~12_combout ),
	.cout(\vga_ins|Add2~13 ));
// synopsys translate_off
defparam \vga_ins|Add2~12 .lut_mask = 16'hC30C;
defparam \vga_ins|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \vga_ins|Add2~14 (
// Equation(s):
// \vga_ins|Add2~14_combout  = (\vga_ins|ycoordinate [9] & (!\vga_ins|Add2~13 )) # (!\vga_ins|ycoordinate [9] & ((\vga_ins|Add2~13 ) # (GND)))
// \vga_ins|Add2~15  = CARRY((!\vga_ins|Add2~13 ) # (!\vga_ins|ycoordinate [9]))

	.dataa(gnd),
	.datab(\vga_ins|ycoordinate [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~13 ),
	.combout(\vga_ins|Add2~14_combout ),
	.cout(\vga_ins|Add2~15 ));
// synopsys translate_off
defparam \vga_ins|Add2~14 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \vga_ins|Add2~16 (
// Equation(s):
// \vga_ins|Add2~16_combout  = (\vga_ins|ycoordinate [10] & (\vga_ins|Add2~15  $ (GND))) # (!\vga_ins|ycoordinate [10] & (!\vga_ins|Add2~15  & VCC))
// \vga_ins|Add2~17  = CARRY((\vga_ins|ycoordinate [10] & !\vga_ins|Add2~15 ))

	.dataa(\vga_ins|ycoordinate [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~15 ),
	.combout(\vga_ins|Add2~16_combout ),
	.cout(\vga_ins|Add2~17 ));
// synopsys translate_off
defparam \vga_ins|Add2~16 .lut_mask = 16'hA50A;
defparam \vga_ins|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \vga_ins|Add2~18 (
// Equation(s):
// \vga_ins|Add2~18_combout  = (\vga_ins|ycoordinate [11] & (!\vga_ins|Add2~17 )) # (!\vga_ins|ycoordinate [11] & ((\vga_ins|Add2~17 ) # (GND)))
// \vga_ins|Add2~19  = CARRY((!\vga_ins|Add2~17 ) # (!\vga_ins|ycoordinate [11]))

	.dataa(\vga_ins|ycoordinate [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~17 ),
	.combout(\vga_ins|Add2~18_combout ),
	.cout(\vga_ins|Add2~19 ));
// synopsys translate_off
defparam \vga_ins|Add2~18 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \vga_ins|Add2~20 (
// Equation(s):
// \vga_ins|Add2~20_combout  = (\vga_ins|ycoordinate [12] & (\vga_ins|Add2~19  $ (GND))) # (!\vga_ins|ycoordinate [12] & (!\vga_ins|Add2~19  & VCC))
// \vga_ins|Add2~21  = CARRY((\vga_ins|ycoordinate [12] & !\vga_ins|Add2~19 ))

	.dataa(\vga_ins|ycoordinate [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~19 ),
	.combout(\vga_ins|Add2~20_combout ),
	.cout(\vga_ins|Add2~21 ));
// synopsys translate_off
defparam \vga_ins|Add2~20 .lut_mask = 16'hA50A;
defparam \vga_ins|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \vga_ins|Add2~22 (
// Equation(s):
// \vga_ins|Add2~22_combout  = (\vga_ins|ycoordinate [13] & (!\vga_ins|Add2~21 )) # (!\vga_ins|ycoordinate [13] & ((\vga_ins|Add2~21 ) # (GND)))
// \vga_ins|Add2~23  = CARRY((!\vga_ins|Add2~21 ) # (!\vga_ins|ycoordinate [13]))

	.dataa(\vga_ins|ycoordinate [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~21 ),
	.combout(\vga_ins|Add2~22_combout ),
	.cout(\vga_ins|Add2~23 ));
// synopsys translate_off
defparam \vga_ins|Add2~22 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \vga_ins|Add2~24 (
// Equation(s):
// \vga_ins|Add2~24_combout  = (\vga_ins|ycoordinate [14] & (\vga_ins|Add2~23  $ (GND))) # (!\vga_ins|ycoordinate [14] & (!\vga_ins|Add2~23  & VCC))
// \vga_ins|Add2~25  = CARRY((\vga_ins|ycoordinate [14] & !\vga_ins|Add2~23 ))

	.dataa(gnd),
	.datab(\vga_ins|ycoordinate [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~23 ),
	.combout(\vga_ins|Add2~24_combout ),
	.cout(\vga_ins|Add2~25 ));
// synopsys translate_off
defparam \vga_ins|Add2~24 .lut_mask = 16'hC30C;
defparam \vga_ins|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \vga_ins|Add2~26 (
// Equation(s):
// \vga_ins|Add2~26_combout  = (\vga_ins|ycoordinate [15] & (!\vga_ins|Add2~25 )) # (!\vga_ins|ycoordinate [15] & ((\vga_ins|Add2~25 ) # (GND)))
// \vga_ins|Add2~27  = CARRY((!\vga_ins|Add2~25 ) # (!\vga_ins|ycoordinate [15]))

	.dataa(\vga_ins|ycoordinate [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~25 ),
	.combout(\vga_ins|Add2~26_combout ),
	.cout(\vga_ins|Add2~27 ));
// synopsys translate_off
defparam \vga_ins|Add2~26 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \vga_ins|Add2~28 (
// Equation(s):
// \vga_ins|Add2~28_combout  = (\vga_ins|ycoordinate [16] & (\vga_ins|Add2~27  $ (GND))) # (!\vga_ins|ycoordinate [16] & (!\vga_ins|Add2~27  & VCC))
// \vga_ins|Add2~29  = CARRY((\vga_ins|ycoordinate [16] & !\vga_ins|Add2~27 ))

	.dataa(\vga_ins|ycoordinate [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~27 ),
	.combout(\vga_ins|Add2~28_combout ),
	.cout(\vga_ins|Add2~29 ));
// synopsys translate_off
defparam \vga_ins|Add2~28 .lut_mask = 16'hA50A;
defparam \vga_ins|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \vga_ins|Add2~30 (
// Equation(s):
// \vga_ins|Add2~30_combout  = (\vga_ins|ycoordinate [17] & (!\vga_ins|Add2~29 )) # (!\vga_ins|ycoordinate [17] & ((\vga_ins|Add2~29 ) # (GND)))
// \vga_ins|Add2~31  = CARRY((!\vga_ins|Add2~29 ) # (!\vga_ins|ycoordinate [17]))

	.dataa(gnd),
	.datab(\vga_ins|ycoordinate [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~29 ),
	.combout(\vga_ins|Add2~30_combout ),
	.cout(\vga_ins|Add2~31 ));
// synopsys translate_off
defparam \vga_ins|Add2~30 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \vga_ins|Add2~32 (
// Equation(s):
// \vga_ins|Add2~32_combout  = (\vga_ins|ycoordinate [18] & (\vga_ins|Add2~31  $ (GND))) # (!\vga_ins|ycoordinate [18] & (!\vga_ins|Add2~31  & VCC))
// \vga_ins|Add2~33  = CARRY((\vga_ins|ycoordinate [18] & !\vga_ins|Add2~31 ))

	.dataa(\vga_ins|ycoordinate [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~31 ),
	.combout(\vga_ins|Add2~32_combout ),
	.cout(\vga_ins|Add2~33 ));
// synopsys translate_off
defparam \vga_ins|Add2~32 .lut_mask = 16'hA50A;
defparam \vga_ins|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \vga_ins|Add2~34 (
// Equation(s):
// \vga_ins|Add2~34_combout  = \vga_ins|Add2~33 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Add2~33 ),
	.combout(\vga_ins|Add2~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add2~34 .lut_mask = 16'hF0F0;
defparam \vga_ins|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout  = \vga_ins|ADDR [16] $ (VCC)
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1  = CARRY(\vga_ins|ADDR [16])

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 .lut_mask = 16'h33CC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout  = (\vga_ins|ADDR [17] & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1  & VCC)) # (!\vga_ins|ADDR [17] & 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3  = CARRY((!\vga_ins|ADDR [17] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 .lut_mask = 16'hC303;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout  = (\vga_ins|ADDR [18] & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3  $ (GND))) # (!\vga_ins|ADDR [18] & 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3  & VCC))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5  = CARRY((\vga_ins|ADDR [18] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 .lut_mask = 16'hC30C;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  = !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 .lut_mask = 16'h0F0F;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~172 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~172_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|ADDR [18]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~172_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~172 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~173 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~173_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~173_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~173 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176_combout  = (\vga_ins|ADDR [16] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176 .lut_mask = 16'hC0C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178_combout  = (\vga_ins|ADDR [15] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179_combout  = (\vga_ins|ADDR [15] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~172_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~173_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~172_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~173_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~287 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~287_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & 
// (\vga_ins|ADDR [17])) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout )))))

	.dataa(\vga_ins|ADDR [17]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~287_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~287 .lut_mask = 16'h88C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~180 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~180_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~180_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~180 .lut_mask = 16'h0C0C;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & 
// (\vga_ins|ADDR [16])) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout )))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datab(\vga_ins|ADDR [16]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288 .lut_mask = 16'hD080;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182_combout  = (\vga_ins|ADDR [15] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182 .lut_mask = 16'hC0C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~287_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~180_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~287_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~180_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~186 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~186_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~186_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~186 .lut_mask = 16'h00CC;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~251 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~251_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~251_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~251 .lut_mask = 16'hCE00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// ((\vga_ins|ADDR [15]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289 .lut_mask = 16'hCA00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188 .lut_mask = 16'h00CC;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290_combout  = (\vga_ins|ADDR [14] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~190 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~190_combout  = (\vga_ins|ADDR [13] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~190_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~190 .lut_mask = 16'h0C0C;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~189 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~189_combout  = (\vga_ins|ADDR [13] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~189_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~189 .lut_mask = 16'hC0C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~190_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~189_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~190_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~189_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .lut_mask = 16'hFFAA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// ((\vga_ins|ADDR [13]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291 .lut_mask = 16'hCA00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// ((\vga_ins|ADDR [13]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292 .lut_mask = 16'h00CA;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~186_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~251_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~186_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~251_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~252 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~252_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~252_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~252 .lut_mask = 16'hC0E0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~191 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~191_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~191_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~191 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & 
// ((\vga_ins|ADDR [14]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299 .lut_mask = 16'hE200;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194 .lut_mask = 16'h00CC;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291_combout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193 .lut_mask = 16'hF0A0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~196 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~196_combout  = (\vga_ins|ADDR [12] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [12]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~196_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~196 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~197 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~197_combout  = (\vga_ins|ADDR [12] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [12]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~197_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~197 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~196_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~197_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~196_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~197_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12 .lut_mask = 16'hFFCC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~198 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~198_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~198_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~198 .lut_mask = 16'h5500;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~195 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~195_combout  = (\vga_ins|ADDR [12] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [12]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~195_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~195 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~198_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~195_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~198_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~195_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [12])) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout )))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|ADDR [12]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293 .lut_mask = 16'hC480;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254 .lut_mask = 16'h00F2;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253 .lut_mask = 16'hF200;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~252_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~191_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~252_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~191_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~255 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~255_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~255_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~255 .lut_mask = 16'hBA00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~199 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~199_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~199_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~199 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256 .lut_mask = 16'hAE00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254_combout )))

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201 .lut_mask = 16'hF0C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~204 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~204_combout  = (\vga_ins|ADDR [11] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|ADDR [11]),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~204_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~204 .lut_mask = 16'hA0A0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~205 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~205_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|ADDR [11]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~205_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~205 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~204_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~205_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~204_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~205_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14 .lut_mask = 16'hFAFA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// ((\vga_ins|ADDR [11]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout ),
	.datac(\vga_ins|ADDR [11]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294 .lut_mask = 16'hE400;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~203 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~203_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [11]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~203_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~203 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~206 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~206_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~206_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~206 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~203_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~206_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~203_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~206_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~207 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~207_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~207_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~207 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~207_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~207_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257 .lut_mask = 16'hC0C8;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258 .lut_mask = 16'hCE00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259 .lut_mask = 16'h00CE;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~255_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~199_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~255_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~199_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~260 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~260_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~260_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~260 .lut_mask = 16'hF200;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~208 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~208_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~208_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~208 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209 .lut_mask = 16'h3300;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261 .lut_mask = 16'hDC00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211 .lut_mask = 16'h3300;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259_combout )))

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210 .lut_mask = 16'hFC00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~214 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~214_combout  = (\vga_ins|ADDR [10] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|ADDR [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~214_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~214 .lut_mask = 16'h00AA;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~213 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~213_combout  = (\vga_ins|ADDR [10] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|ADDR [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~213_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~213 .lut_mask = 16'hAA00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~214_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~213_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~214_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~213_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16 .lut_mask = 16'hFFAA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// ((\vga_ins|ADDR [10]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout ),
	.datac(\vga_ins|ADDR [10]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295 .lut_mask = 16'hE400;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~215 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~215_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~215_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~215 .lut_mask = 16'h5500;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~212 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~212_combout  = (\vga_ins|ADDR [10] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(\vga_ins|ADDR [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~212_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~212 .lut_mask = 16'hAA00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~215_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~212_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~215_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~212_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262 .lut_mask = 16'hA0E0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~216 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~216_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~216_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~216 .lut_mask = 16'h00CC;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~216_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~216_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~217 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~217_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~217_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~217 .lut_mask = 16'h3030;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~217_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~217_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263 .lut_mask = 16'hAA20;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264 .lut_mask = 16'hAA08;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265 .lut_mask = 16'h5504;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~260_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~208_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~260_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~208_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~266 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~266_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~266_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~266 .lut_mask = 16'hD0C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~218 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~218_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~218_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~218 .lut_mask = 16'h5050;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267 .lut_mask = 16'h8C88;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265_combout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220 .lut_mask = 16'hAAA0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222_combout  = (\vga_ins|ADDR [9] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [9]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222 .lut_mask = 16'hC0C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~224 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~224_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|ADDR [9]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~224_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~224 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~223 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~223_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|ADDR [9]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~223_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~223 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~224_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~223_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~224_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~223_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18 .lut_mask = 16'hFFAA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~225 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~225_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~225_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~225 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~225_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~225_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~226 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~226_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~226_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~226 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [9])) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout )))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [9]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296 .lut_mask = 16'h8A80;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~226_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~226_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14 .lut_mask = 16'hFFCC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268 .lut_mask = 16'hAA08;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269 .lut_mask = 16'hAA20;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~227 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~227_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~227_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~227 .lut_mask = 16'h0A0A;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~227_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~227_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~228 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~228_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~228_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~228 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~228_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~228_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270 .lut_mask = 16'hD0C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272 .lut_mask = 16'h0F02;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271 .lut_mask = 16'hF020;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~266_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~218_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~266_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~218_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~273 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~273_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~273_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~273 .lut_mask = 16'hC0E0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~229 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~229_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~229_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~229 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274 .lut_mask = 16'hD0C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272_combout )))

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231 .lut_mask = 16'hFC00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~234 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~234_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [8]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~234_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~234 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~235 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~235_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [8]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~235_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~235 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~234_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~235_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~234_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~235_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18 .lut_mask = 16'hFFAA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~236 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~236_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~236_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~236 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~233 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~233_combout  = (\vga_ins|ADDR [8] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [8]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~233_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~233 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~236_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~233_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~236_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~233_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~237 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~237_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~237_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~237 .lut_mask = 16'h00CC;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & 
// ((\vga_ins|ADDR [8]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|ADDR [8]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297 .lut_mask = 16'hE200;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~237_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~237_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~238 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~238_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~238_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~238 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275 .lut_mask = 16'hA0E0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~238_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~238_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276 .lut_mask = 16'hF040;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277 .lut_mask = 16'hF040;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~239 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~239_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~239_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~239 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~239_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~239_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278 .lut_mask = 16'h8C88;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279 .lut_mask = 16'h2322;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~273_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~229_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~273_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~229_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~280 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~280_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~280_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~280 .lut_mask = 16'hC0E0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240 .lut_mask = 16'h0A0A;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~281 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~281_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~281_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~281 .lut_mask = 16'hC0E0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~243 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~243_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~243_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~243 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279_combout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242 .lut_mask = 16'hF0A0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~246 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~246_combout  = (\vga_ins|ADDR [7] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~246_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~246 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245_combout  = (\vga_ins|ADDR [7] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~246_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~246_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & 
// ((\vga_ins|ADDR [7]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout ),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298 .lut_mask = 16'hE400;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~247 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~247_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~247_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~247 .lut_mask = 16'h5500;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~244 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~244_combout  = (\vga_ins|ADDR [7] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~244_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~244 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~247_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~244_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~247_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~244_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16 .lut_mask = 16'hFFAA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~248 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~248_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~248_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~248 .lut_mask = 16'h00CC;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~248_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~248_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14 .lut_mask = 16'hFCFC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282 .lut_mask = 16'hC4C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283 .lut_mask = 16'hCC08;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~249 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~249_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~249_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~249 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~249_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~249_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12 .lut_mask = 16'hFFCC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~250 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~250_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~250_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~250 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~250_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~250_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284 .lut_mask = 16'h8C88;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~285 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~285_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~285_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~285 .lut_mask = 16'hF020;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~286 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~286_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~286_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~286 .lut_mask = 16'h0F02;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1_cout  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~285_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~286_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~285_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~286_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 .lut_mask = 16'h00EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~243_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1_cout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~243_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1_cout ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3_cout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~281_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~281_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3_cout ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 .lut_mask = 16'h000E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~280_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5_cout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~280_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5_cout ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \vga_ins|LessThan2~1 (
// Equation(s):
// \vga_ins|LessThan2~1_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & !\vga_ins|ycoordinate [0]))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.datab(\vga_ins|ycoordinate [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ins|LessThan2~1_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~1 .lut_mask = 16'h0011;
defparam \vga_ins|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \vga_ins|LessThan2~3 (
// Equation(s):
// \vga_ins|LessThan2~3_cout  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|ycoordinate [1]) # (!\vga_ins|LessThan2~1_cout ))) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & (\vga_ins|ycoordinate [1] & !\vga_ins|LessThan2~1_cout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datab(\vga_ins|ycoordinate [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~1_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~3_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~3 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \vga_ins|LessThan2~5 (
// Equation(s):
// \vga_ins|LessThan2~5_cout  = CARRY((\vga_ins|ycoordinate [2] & (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & !\vga_ins|LessThan2~3_cout )) # (!\vga_ins|ycoordinate [2] & ((!\vga_ins|LessThan2~3_cout ) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ))))

	.dataa(\vga_ins|ycoordinate [2]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~3_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~5_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~5 .lut_mask = 16'h0017;
defparam \vga_ins|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \vga_ins|LessThan2~7 (
// Equation(s):
// \vga_ins|LessThan2~7_cout  = CARRY((\vga_ins|ycoordinate [3] & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & !\vga_ins|LessThan2~5_cout )) # (!\vga_ins|ycoordinate [3] & 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ) # (!\vga_ins|LessThan2~5_cout ))))

	.dataa(\vga_ins|ycoordinate [3]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~5_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~7_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~7 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \vga_ins|LessThan2~9 (
// Equation(s):
// \vga_ins|LessThan2~9_cout  = CARRY((\vga_ins|ycoordinate [4] & (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & !\vga_ins|LessThan2~7_cout )) # (!\vga_ins|ycoordinate [4] & ((!\vga_ins|LessThan2~7_cout ) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|ycoordinate [4]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~7_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~9_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~9 .lut_mask = 16'h0017;
defparam \vga_ins|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \vga_ins|LessThan2~11 (
// Equation(s):
// \vga_ins|LessThan2~11_cout  = CARRY((\vga_ins|ycoordinate [5] & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ) # (!\vga_ins|LessThan2~9_cout ))) # (!\vga_ins|ycoordinate [5] & 
// (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & !\vga_ins|LessThan2~9_cout )))

	.dataa(\vga_ins|ycoordinate [5]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~9_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~11_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~11 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \vga_ins|LessThan2~13 (
// Equation(s):
// \vga_ins|LessThan2~13_cout  = CARRY((\vga_ins|ycoordinate [6] & ((!\vga_ins|LessThan2~11_cout ) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))) # (!\vga_ins|ycoordinate [6] & 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & !\vga_ins|LessThan2~11_cout )))

	.dataa(\vga_ins|ycoordinate [6]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~11_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~13_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~13 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \vga_ins|LessThan2~15 (
// Equation(s):
// \vga_ins|LessThan2~15_cout  = CARRY((\vga_ins|ycoordinate [7] & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & !\vga_ins|LessThan2~13_cout )) # (!\vga_ins|ycoordinate [7] & 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ) # (!\vga_ins|LessThan2~13_cout ))))

	.dataa(\vga_ins|ycoordinate [7]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~13_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~15_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~15 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \vga_ins|LessThan2~17 (
// Equation(s):
// \vga_ins|LessThan2~17_cout  = CARRY((\vga_ins|ycoordinate [8] & (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & !\vga_ins|LessThan2~15_cout )) # (!\vga_ins|ycoordinate [8] & ((!\vga_ins|LessThan2~15_cout ) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ))))

	.dataa(\vga_ins|ycoordinate [8]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~15_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~17_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~17 .lut_mask = 16'h0017;
defparam \vga_ins|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \vga_ins|LessThan2~19 (
// Equation(s):
// \vga_ins|LessThan2~19_cout  = CARRY((\vga_ins|ycoordinate [9] & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ) # (!\vga_ins|LessThan2~17_cout ))) # (!\vga_ins|ycoordinate [9] & 
// (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & !\vga_ins|LessThan2~17_cout )))

	.dataa(\vga_ins|ycoordinate [9]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~17_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~19_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~19 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \vga_ins|LessThan2~21 (
// Equation(s):
// \vga_ins|LessThan2~21_cout  = CARRY((!\vga_ins|ycoordinate [10] & !\vga_ins|LessThan2~19_cout ))

	.dataa(\vga_ins|ycoordinate [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~19_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~21_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~21 .lut_mask = 16'h0005;
defparam \vga_ins|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \vga_ins|LessThan2~23 (
// Equation(s):
// \vga_ins|LessThan2~23_cout  = CARRY((\vga_ins|ycoordinate [11]) # (!\vga_ins|LessThan2~21_cout ))

	.dataa(\vga_ins|ycoordinate [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~21_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~23_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~23 .lut_mask = 16'h00AF;
defparam \vga_ins|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \vga_ins|LessThan2~25 (
// Equation(s):
// \vga_ins|LessThan2~25_cout  = CARRY((!\vga_ins|ycoordinate [12] & !\vga_ins|LessThan2~23_cout ))

	.dataa(gnd),
	.datab(\vga_ins|ycoordinate [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~23_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~25_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~25 .lut_mask = 16'h0003;
defparam \vga_ins|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \vga_ins|LessThan2~27 (
// Equation(s):
// \vga_ins|LessThan2~27_cout  = CARRY((\vga_ins|ycoordinate [13]) # (!\vga_ins|LessThan2~25_cout ))

	.dataa(\vga_ins|ycoordinate [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~25_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~27_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~27 .lut_mask = 16'h00AF;
defparam \vga_ins|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \vga_ins|LessThan2~29 (
// Equation(s):
// \vga_ins|LessThan2~29_cout  = CARRY((!\vga_ins|ycoordinate [14] & !\vga_ins|LessThan2~27_cout ))

	.dataa(\vga_ins|ycoordinate [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~27_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~29_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~29 .lut_mask = 16'h0005;
defparam \vga_ins|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \vga_ins|LessThan2~31 (
// Equation(s):
// \vga_ins|LessThan2~31_cout  = CARRY((\vga_ins|ycoordinate [15]) # (!\vga_ins|LessThan2~29_cout ))

	.dataa(\vga_ins|ycoordinate [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~29_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~31_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~31 .lut_mask = 16'h00AF;
defparam \vga_ins|LessThan2~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \vga_ins|LessThan2~33 (
// Equation(s):
// \vga_ins|LessThan2~33_cout  = CARRY((!\vga_ins|ycoordinate [16] & !\vga_ins|LessThan2~31_cout ))

	.dataa(gnd),
	.datab(\vga_ins|ycoordinate [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~31_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~33_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~33 .lut_mask = 16'h0003;
defparam \vga_ins|LessThan2~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \vga_ins|LessThan2~35 (
// Equation(s):
// \vga_ins|LessThan2~35_cout  = CARRY((\vga_ins|ycoordinate [17]) # (!\vga_ins|LessThan2~33_cout ))

	.dataa(gnd),
	.datab(\vga_ins|ycoordinate [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~33_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~35_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~35 .lut_mask = 16'h00CF;
defparam \vga_ins|LessThan2~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \vga_ins|LessThan2~36 (
// Equation(s):
// \vga_ins|LessThan2~36_combout  = (!\vga_ins|LessThan2~35_cout  & !\vga_ins|ycoordinate [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|ycoordinate [18]),
	.cin(\vga_ins|LessThan2~35_cout ),
	.combout(\vga_ins|LessThan2~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan2~36 .lut_mask = 16'h000F;
defparam \vga_ins|LessThan2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \vga_ins|LessThan3~1 (
// Equation(s):
// \vga_ins|LessThan3~1_cout  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & \vga_ins|ycoordinate [0]))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.datab(\vga_ins|ycoordinate [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ins|LessThan3~1_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~1 .lut_mask = 16'h0088;
defparam \vga_ins|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \vga_ins|LessThan3~3 (
// Equation(s):
// \vga_ins|LessThan3~3_cout  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & (\vga_ins|ycoordinate [1] & !\vga_ins|LessThan3~1_cout )) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|ycoordinate [1]) # (!\vga_ins|LessThan3~1_cout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datab(\vga_ins|ycoordinate [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~1_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~3_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~3 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \vga_ins|LessThan3~5 (
// Equation(s):
// \vga_ins|LessThan3~5_cout  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Add2~0_combout ) # (!\vga_ins|LessThan3~3_cout ))) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & (\vga_ins|Add2~0_combout  & !\vga_ins|LessThan3~3_cout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datab(\vga_ins|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~3_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~5_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~5 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \vga_ins|LessThan3~7 (
// Equation(s):
// \vga_ins|LessThan3~7_cout  = CARRY((\vga_ins|Add2~2_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & !\vga_ins|LessThan3~5_cout )) # (!\vga_ins|Add2~2_combout  & ((!\vga_ins|LessThan3~5_cout ) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Add2~2_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~5_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~7_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~7 .lut_mask = 16'h0017;
defparam \vga_ins|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \vga_ins|LessThan3~9 (
// Equation(s):
// \vga_ins|LessThan3~9_cout  = CARRY((\vga_ins|Add2~4_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ) # (!\vga_ins|LessThan3~7_cout ))) # (!\vga_ins|Add2~4_combout  & 
// (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & !\vga_ins|LessThan3~7_cout )))

	.dataa(\vga_ins|Add2~4_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~7_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~9_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~9 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \vga_ins|LessThan3~11 (
// Equation(s):
// \vga_ins|LessThan3~11_cout  = CARRY((\vga_ins|Add2~6_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & !\vga_ins|LessThan3~9_cout )) # (!\vga_ins|Add2~6_combout  & ((!\vga_ins|LessThan3~9_cout ) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Add2~6_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~9_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~11_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~11 .lut_mask = 16'h0017;
defparam \vga_ins|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \vga_ins|LessThan3~13 (
// Equation(s):
// \vga_ins|LessThan3~13_cout  = CARRY((\vga_ins|Add2~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ) # (!\vga_ins|LessThan3~11_cout ))) # (!\vga_ins|Add2~8_combout  & 
// (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & !\vga_ins|LessThan3~11_cout )))

	.dataa(\vga_ins|Add2~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~11_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~13_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~13 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \vga_ins|LessThan3~15 (
// Equation(s):
// \vga_ins|LessThan3~15_cout  = CARRY((\vga_ins|Add2~10_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & !\vga_ins|LessThan3~13_cout )) # (!\vga_ins|Add2~10_combout  & ((!\vga_ins|LessThan3~13_cout ) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Add2~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~13_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~15_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~15 .lut_mask = 16'h0017;
defparam \vga_ins|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \vga_ins|LessThan3~17 (
// Equation(s):
// \vga_ins|LessThan3~17_cout  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Add2~12_combout ) # (!\vga_ins|LessThan3~15_cout ))) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & (\vga_ins|Add2~12_combout  & !\vga_ins|LessThan3~15_cout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~15_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~17_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~17 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \vga_ins|LessThan3~19 (
// Equation(s):
// \vga_ins|LessThan3~19_cout  = CARRY((\vga_ins|Add2~14_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & !\vga_ins|LessThan3~17_cout )) # (!\vga_ins|Add2~14_combout  & ((!\vga_ins|LessThan3~17_cout ) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ))))

	.dataa(\vga_ins|Add2~14_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~17_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~19_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~19 .lut_mask = 16'h0017;
defparam \vga_ins|LessThan3~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \vga_ins|LessThan3~21 (
// Equation(s):
// \vga_ins|LessThan3~21_cout  = CARRY((\vga_ins|Add2~16_combout ) # (!\vga_ins|LessThan3~19_cout ))

	.dataa(gnd),
	.datab(\vga_ins|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~19_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~21_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~21 .lut_mask = 16'h00CF;
defparam \vga_ins|LessThan3~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \vga_ins|LessThan3~23 (
// Equation(s):
// \vga_ins|LessThan3~23_cout  = CARRY((!\vga_ins|Add2~18_combout  & !\vga_ins|LessThan3~21_cout ))

	.dataa(gnd),
	.datab(\vga_ins|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~21_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~23_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~23 .lut_mask = 16'h0003;
defparam \vga_ins|LessThan3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \vga_ins|LessThan3~25 (
// Equation(s):
// \vga_ins|LessThan3~25_cout  = CARRY((\vga_ins|Add2~20_combout ) # (!\vga_ins|LessThan3~23_cout ))

	.dataa(\vga_ins|Add2~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~23_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~25_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~25 .lut_mask = 16'h00AF;
defparam \vga_ins|LessThan3~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \vga_ins|LessThan3~27 (
// Equation(s):
// \vga_ins|LessThan3~27_cout  = CARRY((!\vga_ins|Add2~22_combout  & !\vga_ins|LessThan3~25_cout ))

	.dataa(\vga_ins|Add2~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~25_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~27_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~27 .lut_mask = 16'h0005;
defparam \vga_ins|LessThan3~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \vga_ins|LessThan3~29 (
// Equation(s):
// \vga_ins|LessThan3~29_cout  = CARRY((\vga_ins|Add2~24_combout ) # (!\vga_ins|LessThan3~27_cout ))

	.dataa(\vga_ins|Add2~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~27_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~29_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~29 .lut_mask = 16'h00AF;
defparam \vga_ins|LessThan3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \vga_ins|LessThan3~31 (
// Equation(s):
// \vga_ins|LessThan3~31_cout  = CARRY((!\vga_ins|Add2~26_combout  & !\vga_ins|LessThan3~29_cout ))

	.dataa(gnd),
	.datab(\vga_ins|Add2~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~29_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~31_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~31 .lut_mask = 16'h0003;
defparam \vga_ins|LessThan3~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \vga_ins|LessThan3~33 (
// Equation(s):
// \vga_ins|LessThan3~33_cout  = CARRY((\vga_ins|Add2~28_combout ) # (!\vga_ins|LessThan3~31_cout ))

	.dataa(gnd),
	.datab(\vga_ins|Add2~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~31_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~33_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~33 .lut_mask = 16'h00CF;
defparam \vga_ins|LessThan3~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \vga_ins|LessThan3~35 (
// Equation(s):
// \vga_ins|LessThan3~35_cout  = CARRY((!\vga_ins|Add2~30_combout  & !\vga_ins|LessThan3~33_cout ))

	.dataa(\vga_ins|Add2~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~33_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~35_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~35 .lut_mask = 16'h0005;
defparam \vga_ins|LessThan3~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \vga_ins|LessThan3~36 (
// Equation(s):
// \vga_ins|LessThan3~36_combout  = (\vga_ins|Add2~32_combout ) # (!\vga_ins|LessThan3~35_cout )

	.dataa(gnd),
	.datab(\vga_ins|Add2~32_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|LessThan3~35_cout ),
	.combout(\vga_ins|LessThan3~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan3~36 .lut_mask = 16'hCFCF;
defparam \vga_ins|LessThan3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout  = \vga_ins|ADDR [16] $ (VCC)
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~1  = CARRY(\vga_ins|ADDR [16])

	.dataa(\vga_ins|ADDR [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 .lut_mask = 16'h55AA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout  = (\vga_ins|ADDR [17] & (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~1  & VCC)) # (!\vga_ins|ADDR [17] & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~3  = CARRY((!\vga_ins|ADDR [17] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ))

	.dataa(\vga_ins|ADDR [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 .lut_mask = 16'hA505;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout  = (\vga_ins|ADDR [18] & (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~3  $ (GND))) # (!\vga_ins|ADDR [18] & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~3  & VCC))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~5  = CARRY((\vga_ins|ADDR [18] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 .lut_mask = 16'hC30C;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  = !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 .lut_mask = 16'h0F0F;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~206 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~206_combout  = (\vga_ins|ADDR [18] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~206_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~206 .lut_mask = 16'hCC00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~207 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~207_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~207_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~207 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~208 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~208_combout  = (\vga_ins|ADDR [17] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [17]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~208_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~208 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~209 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~209_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~209_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~209 .lut_mask = 16'h00AA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~210 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~210_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|ADDR [16]),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~210_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~210 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~211 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~211_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~211_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~211 .lut_mask = 16'h3300;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~213 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout  = (\vga_ins|ADDR [15] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~213 .lut_mask = 16'h0C0C;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~212 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~212_combout  = (\vga_ins|ADDR [15] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~212_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~212 .lut_mask = 16'hC0C0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~212_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~212_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~212_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~210_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~211_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~210_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~211_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~210_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~211_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~210_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~211_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~208_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~209_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~208_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~209_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~208_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~209_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~208_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~209_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~206_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~207_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~206_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~207_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~242 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~242_combout  = (\vga_ins|ADDR [11] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [11]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~242_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~242 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~243 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~243_combout  = (\vga_ins|ADDR [11] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [11]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~243_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~243 .lut_mask = 16'hC0C0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~244 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~244_combout  = (\vga_ins|ADDR [11] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [11]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~244_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~244 .lut_mask = 16'h0C0C;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~243_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~244_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~243_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~244_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16 .lut_mask = 16'hFFCC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~245 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~245_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~245_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~245 .lut_mask = 16'h5500;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~14 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~14_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~242_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~245_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~242_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~245_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~14 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~380 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~380_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & 
// (\vga_ins|ADDR [17])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout )))))

	.dataa(\vga_ins|ADDR [17]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~380_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~380 .lut_mask = 16'hB080;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~214 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~214_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~214_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~214 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~381 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~381_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & 
// ((\vga_ins|ADDR [16]))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ),
	.datab(\vga_ins|ADDR [16]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~381_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~381 .lut_mask = 16'hCA00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~215 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~215_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~215_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~215 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~217 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~217_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~217_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~217 .lut_mask = 16'h0A0A;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~216 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~216_combout  = (\vga_ins|ADDR [15] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~216_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~216 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~218 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~218_combout  = (\vga_ins|ADDR [14] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~218_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~218 .lut_mask = 16'hA0A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~220 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~220_combout  = (\vga_ins|ADDR [14] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~220_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~220 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~219 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~219_combout  = (\vga_ins|ADDR [14] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~219_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~219 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~220_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~219_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~220_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~219_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~221 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~221_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~221_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~221 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~218_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~221_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~218_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~221_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~218_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~221_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~217_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~216_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~217_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~216_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~217_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~216_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~217_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~216_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~381_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~215_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~381_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~215_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~381_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~215_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~381_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~215_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~380_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~214_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~380_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~214_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~246 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~246_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~14_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~14_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~246_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~246 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~386 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~386_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [11])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout )))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|ADDR [11]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~386_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~386 .lut_mask = 16'hC480;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~12 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~12_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~246_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~386_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~246_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~386_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~337 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~337_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~381_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~381_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~337_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~337 .lut_mask = 16'hC0C8;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~222 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~222_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~222_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~222 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~223 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~223_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~223_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~223 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~382 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~382_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [15])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout )))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~382_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~382 .lut_mask = 16'h88A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~383 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~383_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [14])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout )))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~383_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~383 .lut_mask = 16'hD080;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~224 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~224_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~224_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~224 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~227 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~227_combout  = (\vga_ins|ADDR [13] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~227_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~227 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~226 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~226_combout  = (\vga_ins|ADDR [13] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~226_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~226 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~12 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~12_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~227_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~226_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~227_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~226_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~228 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~228_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~228_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~228 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~225 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout  = (\vga_ins|ADDR [13] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(\vga_ins|ADDR [13]),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~225 .lut_mask = 16'hA0A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~228_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~228_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10 .lut_mask = 16'hFCFC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~229 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~229_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~229_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~229 .lut_mask = 16'h0C0C;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~384 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~384_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [13])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~12_combout )))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~384_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~384 .lut_mask = 16'hD080;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~229_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~384_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~229_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~384_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~229_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~384_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~383_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~224_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~383_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~224_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~383_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~224_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~383_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~224_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~223_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~382_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~223_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~382_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~223_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~382_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~223_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~382_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~337_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~222_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~337_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~222_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~338 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~338_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~382_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~382_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~338_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~338 .lut_mask = 16'hF400;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~230 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~230_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~230_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~230 .lut_mask = 16'h00AA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~231 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~231_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~231_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~231 .lut_mask = 16'h3300;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~339 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~339_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~383_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~383_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~339_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~339 .lut_mask = 16'hC4C0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~232 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~232_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~232_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~232 .lut_mask = 16'h00AA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~340 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~340_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~384_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~384_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~340_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~340 .lut_mask = 16'hCC40;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~234 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~234_combout  = (\vga_ins|ADDR [12] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|ADDR [12]),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~234_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~234 .lut_mask = 16'hA0A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~235 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~235_combout  = (\vga_ins|ADDR [12] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|ADDR [12]),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~235_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~235 .lut_mask = 16'h0A0A;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~14 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~14_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~234_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~235_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~234_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~235_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~14 .lut_mask = 16'hFFAA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~236 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~236_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~236_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~236 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~233 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~233_combout  = (\vga_ins|ADDR [12] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(\vga_ins|ADDR [12]),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~233_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~233 .lut_mask = 16'hA0A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~12 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~12_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~236_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~233_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~236_combout ),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~233_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~12 .lut_mask = 16'hFAFA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~385 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~385_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [12])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~14_combout )))))

	.dataa(\vga_ins|ADDR [12]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~385_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~385 .lut_mask = 16'h8C80;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~341 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~341_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~385_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~12_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~12_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~385_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~341_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~341 .lut_mask = 16'hF020;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~237 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~237_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~12_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~12_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~237_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~237 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~385_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~237_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~385_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~237_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10 .lut_mask = 16'hFFCC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~238 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~238_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~238_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~238 .lut_mask = 16'h00AA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~341_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~238_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~341_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~238_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~341_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~238_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~232_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~340_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~232_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~340_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~232_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~340_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~232_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~340_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~231_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~339_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~231_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~339_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~231_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~339_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~231_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~339_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~338_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~230_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~338_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~230_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~345 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~345_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~386_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~14_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~14_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~386_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~345_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~345 .lut_mask = 16'hF020;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~346 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~346_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~345_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~12_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~12_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~345_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~346_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~346 .lut_mask = 16'hF020;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~239 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~239_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~239_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~239 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~342 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~342_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~339_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~339_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~342_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~342 .lut_mask = 16'hCE00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~343 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~343_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~340_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~340_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~343_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~343 .lut_mask = 16'hCE00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~240 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~240_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~240_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~240 .lut_mask = 16'h00AA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~241 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~241_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~241_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~241 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~344 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~344_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~341_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~341_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~344_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~344 .lut_mask = 16'hAE00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~247 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~247_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~247_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~247 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~345_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~247_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~345_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~247_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10 .lut_mask = 16'hFFAA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~248 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~248_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~248_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~248 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~248_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~346_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~248_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~346_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~248_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~346_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~241_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~344_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~241_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~344_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~241_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~344_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~241_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~344_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~343_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~240_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~343_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~240_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~343_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~240_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~343_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~240_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~239_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~342_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~239_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~342_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~349 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~349_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~346_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~346_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~349_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~349 .lut_mask = 16'hB0A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~251 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~251_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~251_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~251 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~252 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~252_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [10])

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datac(\vga_ins|ADDR [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~252_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~252 .lut_mask = 16'hC0C0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~254 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~254_combout  = (\vga_ins|ADDR [10] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [10]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~254_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~254 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~253 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~253_combout  = (\vga_ins|ADDR [10] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [10]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~253_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~253 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~254_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~253_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~254_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~253_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18 .lut_mask = 16'hFFCC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~255 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~255_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~255_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~255 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~16 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~252_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~255_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~252_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~255_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~16 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~256 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~256_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~256_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~256 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~387 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~387_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [10])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout )))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datac(\vga_ins|ADDR [10]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~387_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~387 .lut_mask = 16'hA280;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~14 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~14_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~256_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~387_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~256_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~387_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~14 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~350 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~350_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~387_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~387_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~350_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~350 .lut_mask = 16'hD0C0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~351 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~351_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~350_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~14_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~14_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~350_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~351_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~351 .lut_mask = 16'hF040;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~257 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~257_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~257_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~257 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~12 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~12_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~257_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~350_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~257_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~350_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~352 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~352_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~351_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~12_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~351_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~12_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~352_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~352 .lut_mask = 16'hAE00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~258 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~258_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~258_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~258 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~258_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~351_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~258_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~351_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~259 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~259_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~259_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~259 .lut_mask = 16'h00AA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~352_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~259_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~352_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~259_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~352_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~259_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~349_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~251_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~349_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~251_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~349_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~251_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~349_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~251_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~347 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~347_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~343_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~343_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~347_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~347 .lut_mask = 16'h88C8;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~249 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~249_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~249_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~249 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~250 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~250_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~250_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~250 .lut_mask = 16'h5500;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~348 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~348_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~344_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~344_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~348_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~348 .lut_mask = 16'hDC00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~250_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~348_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~250_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~348_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~250_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~348_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~250_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~348_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~347_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~249_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~347_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~249_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~354 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~354_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~349_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~349_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~354_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~354 .lut_mask = 16'hCE00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~260 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~260_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~260_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~260 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~353 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~353_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~348_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~348_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~353_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~353 .lut_mask = 16'hD0C0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~261 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~261_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~261_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~261 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~262 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~262_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~262_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~262 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~355 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~355_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~352_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~352_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~355_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~355 .lut_mask = 16'hD0C0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~265 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~265_combout  = (\vga_ins|ADDR [9] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [9]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~265_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~265 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~264 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~264_combout  = (\vga_ins|ADDR [9] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [9]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~264_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~264 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~265_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~264_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~265_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~264_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~266 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~266_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~266_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~266 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~263 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~263_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [9])

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datac(\vga_ins|ADDR [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~263_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~263 .lut_mask = 16'hC0C0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~18 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~266_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~263_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~266_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~263_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~267 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~267_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~267_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~267 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~388 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~388_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [9])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout )))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datac(\vga_ins|ADDR [9]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~388_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~388 .lut_mask = 16'hA280;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~16 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~267_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~388_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~267_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~388_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~16 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~268 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~268_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~268_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~268 .lut_mask = 16'h3300;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~356 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~356_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~388_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~388_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~356_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~356 .lut_mask = 16'hCC08;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~14 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~14_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~268_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~356_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~268_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~356_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~14 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~357 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~357_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~356_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~356_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~357_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~357 .lut_mask = 16'hB0A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~358 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~358_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~357_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~14_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~14_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~357_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~358_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~358 .lut_mask = 16'hF040;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~269 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~269_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~269_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~269 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~12 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~12_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~269_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~357_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~269_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~357_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~359 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~359_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~358_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~12_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~358_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~359_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~359 .lut_mask = 16'h8C88;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~270 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~270_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~270_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~270 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~270_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~358_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~270_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~358_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10 .lut_mask = 16'hFFCC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~271 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~271_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~271_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~271 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~359_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~271_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~359_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~271_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~359_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~271_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~262_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~355_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~262_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~355_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~262_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~355_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~262_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~355_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~261_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~354_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~261_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~354_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~261_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~354_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~261_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~354_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~260_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~353_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~260_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~353_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~360 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~360_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~354_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~354_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~360_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~360 .lut_mask = 16'hC0E0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~272 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~272_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~272_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~272 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~273 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~273_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~273_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~273 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~361 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~361_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~355_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~355_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~361_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~361 .lut_mask = 16'hF200;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~362 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~362_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~359_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~359_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~362_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~362 .lut_mask = 16'hF020;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~274 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~274_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~274_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~274 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~276 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~276_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [8]),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~276_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~276 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~277 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~277_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [8]),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~277_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~277 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~276_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~277_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~276_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~277_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20 .lut_mask = 16'hFFCC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~278 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~278_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~278_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~278 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~275 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~275_combout  = (\vga_ins|ADDR [8] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [8]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~275_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~275 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~18 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~278_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~275_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~278_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~275_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~389 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~389_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [8])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout )))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|ADDR [8]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~389_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~389 .lut_mask = 16'hA280;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~363 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~363_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~389_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~389_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~363_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~363 .lut_mask = 16'hAA08;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~279 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~279_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~279_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~279 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~16 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~279_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~389_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~279_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~389_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~16 .lut_mask = 16'hFFCC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~280 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~280_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~280_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~280 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~14 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~14_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~363_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~280_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~363_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~280_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~14 .lut_mask = 16'hFCFC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~281 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~281_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~14_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~14_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~281_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~281 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~364 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~364_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~363_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~363_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~16_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~364_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~364 .lut_mask = 16'hDC00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~12 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~12_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~281_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~364_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~281_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~364_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~282 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~282_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~12_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~12_combout ),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~282_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~282 .lut_mask = 16'h0A0A;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~365 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~365_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~364_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~14_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~14_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~364_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~365_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~365 .lut_mask = 16'hF040;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~282_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~365_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~282_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~365_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10 .lut_mask = 16'hFFCC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~283 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~283_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~283_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~283 .lut_mask = 16'h00CC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~366 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~366_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~365_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~12_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~12_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~365_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~366_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~366 .lut_mask = 16'hCE00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~283_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~366_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~283_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~366_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~283_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~366_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~362_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~274_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~362_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~274_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~362_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~274_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~362_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~274_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~273_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~361_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~273_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~361_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~273_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~361_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~273_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~361_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~360_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~272_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~360_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~272_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~284 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~284_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~284_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~284 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~373 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~373_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~361_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~361_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~373_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~373 .lut_mask = 16'hD0C0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~295 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~295_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~295_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~295 .lut_mask = 16'h0C0C;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~367 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~367_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~362_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~362_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~367_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~367 .lut_mask = 16'hB0A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~285 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~285_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~285_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~285 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~368 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~368_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~366_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~366_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~368_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~368 .lut_mask = 16'hB0A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~288 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~288_combout  = (\vga_ins|ADDR [7] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~288_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~288 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~287 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~287_combout  = (\vga_ins|ADDR [7] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~287_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~287 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~20 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~288_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~287_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~288_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~287_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~20 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~289 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~289_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~289_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~289 .lut_mask = 16'h00CC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~286 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~286_combout  = (\vga_ins|ADDR [7] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~286_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~286 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~18 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~289_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~286_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~289_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~286_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~390 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~390_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [7])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout )))))

	.dataa(\vga_ins|ADDR [7]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~390_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~390 .lut_mask = 16'hA0C0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~369 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~369_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~390_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~390_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~369_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~369 .lut_mask = 16'hAA08;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~290 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~290_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~290_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~290 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~16 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~290_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~390_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~290_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~390_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~16 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~291 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~291_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~291_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~291 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~14 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~14_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~369_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~291_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~369_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~291_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~14 .lut_mask = 16'hFFCC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~292 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~292_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~14_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~14_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~292_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~292 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~370 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~370_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~369_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~16_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~369_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~370_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~370 .lut_mask = 16'hCC40;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~12 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~12_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~292_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~370_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~292_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~370_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~371 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~371_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~370_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~14_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~14_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~370_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~371_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~371 .lut_mask = 16'hF020;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~372 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~372_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~371_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~12_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~12_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~371_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~372_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~372 .lut_mask = 16'hC0E0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~293 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~293_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~12_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~293_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~293 .lut_mask = 16'h3300;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~371_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~293_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~371_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~293_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10 .lut_mask = 16'hFFCC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~294 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~294_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~294_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~294 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~372_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~294_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~372_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~294_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~372_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~294_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~285_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~368_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~285_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~368_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~285_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~368_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~285_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~368_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~367_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~284_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~367_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~284_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~367_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~284_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~367_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~284_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~373_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~295_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~373_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~295_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~296 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~296_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~284_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~367_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~284_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~367_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~296_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~296 .lut_mask = 16'hFBC8;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~297 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~297_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~285_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~368_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~285_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~368_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~297_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~297 .lut_mask = 16'hEEF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~298 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~298_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~294_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~372_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~294_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~372_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~298_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~298 .lut_mask = 16'hEEE2;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~300 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~300_combout  = (\vga_ins|ADDR [6] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(\vga_ins|ADDR [6]),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~300_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~300 .lut_mask = 16'hA0A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~301 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~301_combout  = (\vga_ins|ADDR [6] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(\vga_ins|ADDR [6]),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~301_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~301 .lut_mask = 16'h0A0A;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~20 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~300_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~301_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~300_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~301_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~20 .lut_mask = 16'hFCFC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~391 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~391_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [6])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout )))))

	.dataa(\vga_ins|ADDR [6]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~391_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~391 .lut_mask = 16'hB080;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~302 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~302_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~302_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~302 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~299 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout  = (\vga_ins|ADDR [6] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(\vga_ins|ADDR [6]),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~299 .lut_mask = 16'hA0A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~18 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~302_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~302_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~374 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~374_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~391_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~391_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~374_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~374 .lut_mask = 16'h8C88;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~303 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~303_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~303_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~303 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~16 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~16_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~391_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~303_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~391_combout ),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~303_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~16 .lut_mask = 16'hFAFA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~304 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~304_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~304_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~304 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~14 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~14_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~374_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~304_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~374_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~304_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~14 .lut_mask = 16'hFFAA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~305 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~305_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~14_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~305_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~305 .lut_mask = 16'h3300;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~375 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~375_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~374_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~16_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~374_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~16_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~375_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~375 .lut_mask = 16'hAE00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~12 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~12_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~305_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~375_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~305_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~375_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~306 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~306_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~12_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~306_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~306 .lut_mask = 16'h5500;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~376 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~376_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~375_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~14_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~14_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~375_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~376_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~376 .lut_mask = 16'hAA08;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~306_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~376_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~306_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~376_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~307 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~307_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~306_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~376_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~306_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~376_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~307_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~307 .lut_mask = 16'hEEE4;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~310 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~310_combout  = (\vga_ins|ADDR [5] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [5]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~310_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~310 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~309 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~309_combout  = (\vga_ins|ADDR [5] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [5]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~309_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~309 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~20 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~20_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~310_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~309_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~310_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~309_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~20 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~392 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~392_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [5])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~20_combout )))))

	.dataa(\vga_ins|ADDR [5]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~20_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~392_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~392 .lut_mask = 16'hA0C0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~311 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~311_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~20_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~311_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~311 .lut_mask = 16'h5500;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~308 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~308_combout  = (\vga_ins|ADDR [5] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [5]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~308_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~308 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~18 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~311_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~308_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~311_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~308_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~377 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~377_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~392_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~392_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~377_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~377 .lut_mask = 16'h8C88;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~312 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~312_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~312_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~312 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~16 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~16_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~312_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~392_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~312_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~392_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~16 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~378 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~378_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~377_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~16_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~377_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~378_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~378 .lut_mask = 16'hB0A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~313 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~313_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~16_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~313_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~313 .lut_mask = 16'h3300;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~14 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~14_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~313_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~377_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~313_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~377_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~14 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~314 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~314_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~14_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~314_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~314 .lut_mask = 16'h00AA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~12 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~12_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~314_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~378_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~314_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~378_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[203]~315 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[203]~315_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~378_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~314_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~12_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~378_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~314_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[203]~315_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[203]~315 .lut_mask = 16'hFDA8;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[203]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~318 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~318_combout  = (\vga_ins|ADDR [4] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(\vga_ins|ADDR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~318_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~318 .lut_mask = 16'h00AA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~317 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~317_combout  = (\vga_ins|ADDR [4] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(\vga_ins|ADDR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~317_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~317 .lut_mask = 16'hAA00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~20 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~318_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~317_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~318_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~317_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~20 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~319 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~319_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~319_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~319 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~316 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~316_combout  = (\vga_ins|ADDR [4] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(\vga_ins|ADDR [4]),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~316_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~316 .lut_mask = 16'hA0A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~18 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~319_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~316_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~319_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~316_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~320 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~320_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~320_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~320 .lut_mask = 16'h3300;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~393 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~393_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [4])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout )))))

	.dataa(\vga_ins|ADDR [4]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~393_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~393 .lut_mask = 16'h8C80;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~16 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~16_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~320_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~393_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~320_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~393_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~16 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~321 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~321_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~16_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~16_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~321_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~321 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~379 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~379_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~393_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~393_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~379_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~379 .lut_mask = 16'hAA08;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~14 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~14_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~321_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~379_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~321_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~379_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~14 .lut_mask = 16'hFFAA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[202]~322 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[202]~322_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~321_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~379_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~14_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~321_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~14_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~379_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[202]~322_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[202]~322 .lut_mask = 16'hFCB8;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[202]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~325 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~325_combout  = (\vga_ins|ADDR [3] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [3]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~325_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~325 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~324 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~324_combout  = (\vga_ins|ADDR [3] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [3]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~324_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~324 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~20 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~325_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~324_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~325_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~324_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~20 .lut_mask = 16'hFFCC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~326 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~326_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~326_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~326 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~323 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~323_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|ADDR [3])

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(\vga_ins|ADDR [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~323_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~323 .lut_mask = 16'hA0A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~18 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~326_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~323_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~326_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~323_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~327 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~327_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~327_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~327 .lut_mask = 16'h5500;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~394 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~394_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & 
// ((\vga_ins|ADDR [3]))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout ),
	.datac(\vga_ins|ADDR [3]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~394_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~394 .lut_mask = 16'hE400;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~16 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~16_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~327_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~394_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~327_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~394_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~16 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[201]~328 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[201]~328_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~327_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~394_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~16_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~16_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~327_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~394_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[201]~328_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[201]~328 .lut_mask = 16'hEEE4;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[201]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~331 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~331_combout  = (\vga_ins|ADDR [2] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [2]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~331_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~331 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~330 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~330_combout  = (\vga_ins|ADDR [2] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [2]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~330_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~330 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~20 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~20_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~331_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~330_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~331_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~330_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~20 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~332 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~332_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~20_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~20_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~332_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~332 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~329 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~329_combout  = (\vga_ins|ADDR [2] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [2]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~329_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~329 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~18 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~18_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~332_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~329_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~332_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~329_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~18 .lut_mask = 16'hFFCC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[200]~333 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[200]~333_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~332_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~329_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~18_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~332_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~18_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~329_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[200]~333_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[200]~333 .lut_mask = 16'hFAD8;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[200]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~335 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~335_combout  = (\vga_ins|ADDR [1] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [1]),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~335_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~335 .lut_mask = 16'h00CC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~334 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~334_combout  = (\vga_ins|ADDR [1] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [1]),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~334_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~334 .lut_mask = 16'hCC00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~20 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~20_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~335_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~334_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~335_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~334_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~20 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[199]~336 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[199]~336_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (\vga_ins|ADDR [1])) # 
// (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~20_combout )))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [1]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~20_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[199]~336_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[199]~336 .lut_mask = 16'hCCF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[199]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \vga_ins|LessThan0~1 (
// Equation(s):
// \vga_ins|LessThan0~1_cout  = CARRY((\vga_ins|ADDR [0] & !\vga_ins|xcoordinate [0]))

	.dataa(\vga_ins|ADDR [0]),
	.datab(\vga_ins|xcoordinate [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ins|LessThan0~1_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~1 .lut_mask = 16'h0022;
defparam \vga_ins|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \vga_ins|LessThan0~3 (
// Equation(s):
// \vga_ins|LessThan0~3_cout  = CARRY((\vga_ins|xcoordinate [1] & ((!\vga_ins|LessThan0~1_cout ) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[199]~336_combout ))) # (!\vga_ins|xcoordinate [1] & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[199]~336_combout  & !\vga_ins|LessThan0~1_cout )))

	.dataa(\vga_ins|xcoordinate [1]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[199]~336_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan0~1_cout ),
	.combout(),
	.cout(\vga_ins|LessThan0~3_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~3 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \vga_ins|LessThan0~5 (
// Equation(s):
// \vga_ins|LessThan0~5_cout  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[200]~333_combout  & ((!\vga_ins|LessThan0~3_cout ) # (!\vga_ins|xcoordinate [2]))) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[200]~333_combout  & 
// (!\vga_ins|xcoordinate [2] & !\vga_ins|LessThan0~3_cout )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[200]~333_combout ),
	.datab(\vga_ins|xcoordinate [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan0~3_cout ),
	.combout(),
	.cout(\vga_ins|LessThan0~5_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~5 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \vga_ins|LessThan0~7 (
// Equation(s):
// \vga_ins|LessThan0~7_cout  = CARRY((\vga_ins|xcoordinate [3] & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[201]~328_combout  & !\vga_ins|LessThan0~5_cout )) # (!\vga_ins|xcoordinate [3] & ((!\vga_ins|LessThan0~5_cout ) # 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[201]~328_combout ))))

	.dataa(\vga_ins|xcoordinate [3]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[201]~328_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan0~5_cout ),
	.combout(),
	.cout(\vga_ins|LessThan0~7_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~7 .lut_mask = 16'h0017;
defparam \vga_ins|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \vga_ins|LessThan0~9 (
// Equation(s):
// \vga_ins|LessThan0~9_cout  = CARRY((\vga_ins|xcoordinate [4] & (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[202]~322_combout  & !\vga_ins|LessThan0~7_cout )) # (!\vga_ins|xcoordinate [4] & 
// ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[202]~322_combout ) # (!\vga_ins|LessThan0~7_cout ))))

	.dataa(\vga_ins|xcoordinate [4]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[202]~322_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan0~7_cout ),
	.combout(),
	.cout(\vga_ins|LessThan0~9_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~9 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \vga_ins|LessThan0~11 (
// Equation(s):
// \vga_ins|LessThan0~11_cout  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[203]~315_combout  & (\vga_ins|xcoordinate [5] & !\vga_ins|LessThan0~9_cout )) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[203]~315_combout  & 
// ((\vga_ins|xcoordinate [5]) # (!\vga_ins|LessThan0~9_cout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[203]~315_combout ),
	.datab(\vga_ins|xcoordinate [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan0~9_cout ),
	.combout(),
	.cout(\vga_ins|LessThan0~11_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~11 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \vga_ins|LessThan0~13 (
// Equation(s):
// \vga_ins|LessThan0~13_cout  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~307_combout  & ((\vga_ins|xcoordinate [6]) # (!\vga_ins|LessThan0~11_cout ))) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~307_combout  & 
// (\vga_ins|xcoordinate [6] & !\vga_ins|LessThan0~11_cout )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~307_combout ),
	.datab(\vga_ins|xcoordinate [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan0~11_cout ),
	.combout(),
	.cout(\vga_ins|LessThan0~13_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~13 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \vga_ins|LessThan0~15 (
// Equation(s):
// \vga_ins|LessThan0~15_cout  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~298_combout  & (!\vga_ins|xcoordinate [7] & !\vga_ins|LessThan0~13_cout )) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~298_combout  & 
// ((!\vga_ins|LessThan0~13_cout ) # (!\vga_ins|xcoordinate [7]))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~298_combout ),
	.datab(\vga_ins|xcoordinate [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan0~13_cout ),
	.combout(),
	.cout(\vga_ins|LessThan0~15_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~15 .lut_mask = 16'h0017;
defparam \vga_ins|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \vga_ins|LessThan0~17 (
// Equation(s):
// \vga_ins|LessThan0~17_cout  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~297_combout  & ((!\vga_ins|LessThan0~15_cout ) # (!\vga_ins|xcoordinate [8]))) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~297_combout  & 
// (!\vga_ins|xcoordinate [8] & !\vga_ins|LessThan0~15_cout )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~297_combout ),
	.datab(\vga_ins|xcoordinate [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan0~15_cout ),
	.combout(),
	.cout(\vga_ins|LessThan0~17_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~17 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \vga_ins|LessThan0~18 (
// Equation(s):
// \vga_ins|LessThan0~18_combout  = (\vga_ins|xcoordinate [9] & (\vga_ins|LessThan0~17_cout  & \vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~296_combout )) # (!\vga_ins|xcoordinate [9] & ((\vga_ins|LessThan0~17_cout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~296_combout )))

	.dataa(\vga_ins|xcoordinate [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~296_combout ),
	.cin(\vga_ins|LessThan0~17_cout ),
	.combout(\vga_ins|LessThan0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan0~18 .lut_mask = 16'hF550;
defparam \vga_ins|LessThan0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N14
cycloneive_lcell_comb \vga_ins|Add1~0 (
// Equation(s):
// \vga_ins|Add1~0_combout  = (\vga_ins|xcoordinate [2] & (\vga_ins|xcoordinate [1] $ (VCC))) # (!\vga_ins|xcoordinate [2] & (\vga_ins|xcoordinate [1] & VCC))
// \vga_ins|Add1~1  = CARRY((\vga_ins|xcoordinate [2] & \vga_ins|xcoordinate [1]))

	.dataa(\vga_ins|xcoordinate [2]),
	.datab(\vga_ins|xcoordinate [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Add1~0_combout ),
	.cout(\vga_ins|Add1~1 ));
// synopsys translate_off
defparam \vga_ins|Add1~0 .lut_mask = 16'h6688;
defparam \vga_ins|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \vga_ins|Add1~2 (
// Equation(s):
// \vga_ins|Add1~2_combout  = (\vga_ins|xcoordinate [3] & ((\vga_ins|Add1~1 ) # (GND))) # (!\vga_ins|xcoordinate [3] & (!\vga_ins|Add1~1 ))
// \vga_ins|Add1~3  = CARRY((\vga_ins|xcoordinate [3]) # (!\vga_ins|Add1~1 ))

	.dataa(\vga_ins|xcoordinate [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~1 ),
	.combout(\vga_ins|Add1~2_combout ),
	.cout(\vga_ins|Add1~3 ));
// synopsys translate_off
defparam \vga_ins|Add1~2 .lut_mask = 16'hA5AF;
defparam \vga_ins|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \vga_ins|Add1~4 (
// Equation(s):
// \vga_ins|Add1~4_combout  = (\vga_ins|xcoordinate [4] & ((GND) # (!\vga_ins|Add1~3 ))) # (!\vga_ins|xcoordinate [4] & (\vga_ins|Add1~3  $ (GND)))
// \vga_ins|Add1~5  = CARRY((\vga_ins|xcoordinate [4]) # (!\vga_ins|Add1~3 ))

	.dataa(gnd),
	.datab(\vga_ins|xcoordinate [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~3 ),
	.combout(\vga_ins|Add1~4_combout ),
	.cout(\vga_ins|Add1~5 ));
// synopsys translate_off
defparam \vga_ins|Add1~4 .lut_mask = 16'h3CCF;
defparam \vga_ins|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \vga_ins|Add1~6 (
// Equation(s):
// \vga_ins|Add1~6_combout  = (\vga_ins|xcoordinate [5] & (\vga_ins|Add1~5  & VCC)) # (!\vga_ins|xcoordinate [5] & (!\vga_ins|Add1~5 ))
// \vga_ins|Add1~7  = CARRY((!\vga_ins|xcoordinate [5] & !\vga_ins|Add1~5 ))

	.dataa(\vga_ins|xcoordinate [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~5 ),
	.combout(\vga_ins|Add1~6_combout ),
	.cout(\vga_ins|Add1~7 ));
// synopsys translate_off
defparam \vga_ins|Add1~6 .lut_mask = 16'hA505;
defparam \vga_ins|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N22
cycloneive_lcell_comb \vga_ins|Add1~8 (
// Equation(s):
// \vga_ins|Add1~8_combout  = (\vga_ins|xcoordinate [6] & (!\vga_ins|Add1~7  & VCC)) # (!\vga_ins|xcoordinate [6] & (\vga_ins|Add1~7  $ (GND)))
// \vga_ins|Add1~9  = CARRY((!\vga_ins|xcoordinate [6] & !\vga_ins|Add1~7 ))

	.dataa(\vga_ins|xcoordinate [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~7 ),
	.combout(\vga_ins|Add1~8_combout ),
	.cout(\vga_ins|Add1~9 ));
// synopsys translate_off
defparam \vga_ins|Add1~8 .lut_mask = 16'h5A05;
defparam \vga_ins|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \vga_ins|Add1~10 (
// Equation(s):
// \vga_ins|Add1~10_combout  = (\vga_ins|xcoordinate [7] & ((\vga_ins|Add1~9 ) # (GND))) # (!\vga_ins|xcoordinate [7] & (!\vga_ins|Add1~9 ))
// \vga_ins|Add1~11  = CARRY((\vga_ins|xcoordinate [7]) # (!\vga_ins|Add1~9 ))

	.dataa(gnd),
	.datab(\vga_ins|xcoordinate [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~9 ),
	.combout(\vga_ins|Add1~10_combout ),
	.cout(\vga_ins|Add1~11 ));
// synopsys translate_off
defparam \vga_ins|Add1~10 .lut_mask = 16'hC3CF;
defparam \vga_ins|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \vga_ins|Add1~12 (
// Equation(s):
// \vga_ins|Add1~12_combout  = (\vga_ins|xcoordinate [8] & (\vga_ins|Add1~11  $ (GND))) # (!\vga_ins|xcoordinate [8] & (!\vga_ins|Add1~11  & VCC))
// \vga_ins|Add1~13  = CARRY((\vga_ins|xcoordinate [8] & !\vga_ins|Add1~11 ))

	.dataa(gnd),
	.datab(\vga_ins|xcoordinate [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~11 ),
	.combout(\vga_ins|Add1~12_combout ),
	.cout(\vga_ins|Add1~13 ));
// synopsys translate_off
defparam \vga_ins|Add1~12 .lut_mask = 16'hC30C;
defparam \vga_ins|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \vga_ins|Add1~14 (
// Equation(s):
// \vga_ins|Add1~14_combout  = (\vga_ins|xcoordinate [9] & (!\vga_ins|Add1~13 )) # (!\vga_ins|xcoordinate [9] & ((\vga_ins|Add1~13 ) # (GND)))
// \vga_ins|Add1~15  = CARRY((!\vga_ins|Add1~13 ) # (!\vga_ins|xcoordinate [9]))

	.dataa(gnd),
	.datab(\vga_ins|xcoordinate [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~13 ),
	.combout(\vga_ins|Add1~14_combout ),
	.cout(\vga_ins|Add1~15 ));
// synopsys translate_off
defparam \vga_ins|Add1~14 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \vga_ins|Add1~16 (
// Equation(s):
// \vga_ins|Add1~16_combout  = (\vga_ins|xcoordinate [10] & (\vga_ins|Add1~15  $ (GND))) # (!\vga_ins|xcoordinate [10] & (!\vga_ins|Add1~15  & VCC))
// \vga_ins|Add1~17  = CARRY((\vga_ins|xcoordinate [10] & !\vga_ins|Add1~15 ))

	.dataa(\vga_ins|xcoordinate [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~15 ),
	.combout(\vga_ins|Add1~16_combout ),
	.cout(\vga_ins|Add1~17 ));
// synopsys translate_off
defparam \vga_ins|Add1~16 .lut_mask = 16'hA50A;
defparam \vga_ins|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \vga_ins|Add1~18 (
// Equation(s):
// \vga_ins|Add1~18_combout  = (\vga_ins|xcoordinate [11] & (!\vga_ins|Add1~17 )) # (!\vga_ins|xcoordinate [11] & ((\vga_ins|Add1~17 ) # (GND)))
// \vga_ins|Add1~19  = CARRY((!\vga_ins|Add1~17 ) # (!\vga_ins|xcoordinate [11]))

	.dataa(\vga_ins|xcoordinate [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~17 ),
	.combout(\vga_ins|Add1~18_combout ),
	.cout(\vga_ins|Add1~19 ));
// synopsys translate_off
defparam \vga_ins|Add1~18 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N2
cycloneive_lcell_comb \vga_ins|Add1~20 (
// Equation(s):
// \vga_ins|Add1~20_combout  = (\vga_ins|xcoordinate [12] & (\vga_ins|Add1~19  $ (GND))) # (!\vga_ins|xcoordinate [12] & (!\vga_ins|Add1~19  & VCC))
// \vga_ins|Add1~21  = CARRY((\vga_ins|xcoordinate [12] & !\vga_ins|Add1~19 ))

	.dataa(\vga_ins|xcoordinate [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~19 ),
	.combout(\vga_ins|Add1~20_combout ),
	.cout(\vga_ins|Add1~21 ));
// synopsys translate_off
defparam \vga_ins|Add1~20 .lut_mask = 16'hA50A;
defparam \vga_ins|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \vga_ins|Add1~22 (
// Equation(s):
// \vga_ins|Add1~22_combout  = (\vga_ins|xcoordinate [13] & (!\vga_ins|Add1~21 )) # (!\vga_ins|xcoordinate [13] & ((\vga_ins|Add1~21 ) # (GND)))
// \vga_ins|Add1~23  = CARRY((!\vga_ins|Add1~21 ) # (!\vga_ins|xcoordinate [13]))

	.dataa(gnd),
	.datab(\vga_ins|xcoordinate [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~21 ),
	.combout(\vga_ins|Add1~22_combout ),
	.cout(\vga_ins|Add1~23 ));
// synopsys translate_off
defparam \vga_ins|Add1~22 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \vga_ins|Add1~24 (
// Equation(s):
// \vga_ins|Add1~24_combout  = (\vga_ins|xcoordinate [14] & (\vga_ins|Add1~23  $ (GND))) # (!\vga_ins|xcoordinate [14] & (!\vga_ins|Add1~23  & VCC))
// \vga_ins|Add1~25  = CARRY((\vga_ins|xcoordinate [14] & !\vga_ins|Add1~23 ))

	.dataa(gnd),
	.datab(\vga_ins|xcoordinate [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~23 ),
	.combout(\vga_ins|Add1~24_combout ),
	.cout(\vga_ins|Add1~25 ));
// synopsys translate_off
defparam \vga_ins|Add1~24 .lut_mask = 16'hC30C;
defparam \vga_ins|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \vga_ins|Add1~26 (
// Equation(s):
// \vga_ins|Add1~26_combout  = (\vga_ins|xcoordinate [15] & (!\vga_ins|Add1~25 )) # (!\vga_ins|xcoordinate [15] & ((\vga_ins|Add1~25 ) # (GND)))
// \vga_ins|Add1~27  = CARRY((!\vga_ins|Add1~25 ) # (!\vga_ins|xcoordinate [15]))

	.dataa(\vga_ins|xcoordinate [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~25 ),
	.combout(\vga_ins|Add1~26_combout ),
	.cout(\vga_ins|Add1~27 ));
// synopsys translate_off
defparam \vga_ins|Add1~26 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \vga_ins|Add1~28 (
// Equation(s):
// \vga_ins|Add1~28_combout  = (\vga_ins|xcoordinate [16] & (\vga_ins|Add1~27  $ (GND))) # (!\vga_ins|xcoordinate [16] & (!\vga_ins|Add1~27  & VCC))
// \vga_ins|Add1~29  = CARRY((\vga_ins|xcoordinate [16] & !\vga_ins|Add1~27 ))

	.dataa(gnd),
	.datab(\vga_ins|xcoordinate [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~27 ),
	.combout(\vga_ins|Add1~28_combout ),
	.cout(\vga_ins|Add1~29 ));
// synopsys translate_off
defparam \vga_ins|Add1~28 .lut_mask = 16'hC30C;
defparam \vga_ins|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \vga_ins|Add1~30 (
// Equation(s):
// \vga_ins|Add1~30_combout  = (\vga_ins|xcoordinate [17] & (!\vga_ins|Add1~29 )) # (!\vga_ins|xcoordinate [17] & ((\vga_ins|Add1~29 ) # (GND)))
// \vga_ins|Add1~31  = CARRY((!\vga_ins|Add1~29 ) # (!\vga_ins|xcoordinate [17]))

	.dataa(gnd),
	.datab(\vga_ins|xcoordinate [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~29 ),
	.combout(\vga_ins|Add1~30_combout ),
	.cout(\vga_ins|Add1~31 ));
// synopsys translate_off
defparam \vga_ins|Add1~30 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \vga_ins|Add1~32 (
// Equation(s):
// \vga_ins|Add1~32_combout  = (\vga_ins|xcoordinate [18] & (\vga_ins|Add1~31  $ (GND))) # (!\vga_ins|xcoordinate [18] & (!\vga_ins|Add1~31  & VCC))
// \vga_ins|Add1~33  = CARRY((\vga_ins|xcoordinate [18] & !\vga_ins|Add1~31 ))

	.dataa(\vga_ins|xcoordinate [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~31 ),
	.combout(\vga_ins|Add1~32_combout ),
	.cout(\vga_ins|Add1~33 ));
// synopsys translate_off
defparam \vga_ins|Add1~32 .lut_mask = 16'hA50A;
defparam \vga_ins|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \vga_ins|Add1~34 (
// Equation(s):
// \vga_ins|Add1~34_combout  = \vga_ins|Add1~33 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Add1~33 ),
	.combout(\vga_ins|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~34 .lut_mask = 16'hF0F0;
defparam \vga_ins|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \vga_ins|LessThan1~20 (
// Equation(s):
// \vga_ins|LessThan1~20_combout  = (\vga_ins|Add1~28_combout ) # ((\vga_ins|Add1~26_combout ) # ((\vga_ins|Add1~22_combout ) # (\vga_ins|Add1~24_combout )))

	.dataa(\vga_ins|Add1~28_combout ),
	.datab(\vga_ins|Add1~26_combout ),
	.datac(\vga_ins|Add1~22_combout ),
	.datad(\vga_ins|Add1~24_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan1~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan1~20 .lut_mask = 16'hFFFE;
defparam \vga_ins|LessThan1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \vga_ins|always1~3 (
// Equation(s):
// \vga_ins|always1~3_combout  = (\vga_ins|Add1~30_combout ) # ((\vga_ins|Add1~34_combout ) # ((\vga_ins|Add1~32_combout ) # (\vga_ins|LessThan1~20_combout )))

	.dataa(\vga_ins|Add1~30_combout ),
	.datab(\vga_ins|Add1~34_combout ),
	.datac(\vga_ins|Add1~32_combout ),
	.datad(\vga_ins|LessThan1~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~3 .lut_mask = 16'hFFFE;
defparam \vga_ins|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \vga_ins|always1~4 (
// Equation(s):
// \vga_ins|always1~4_combout  = (\vga_ins|always1~3_combout ) # ((\vga_ins|Add1~20_combout ) # ((\vga_ins|Add1~16_combout ) # (\vga_ins|Add1~18_combout )))

	.dataa(\vga_ins|always1~3_combout ),
	.datab(\vga_ins|Add1~20_combout ),
	.datac(\vga_ins|Add1~16_combout ),
	.datad(\vga_ins|Add1~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~4 .lut_mask = 16'hFFFE;
defparam \vga_ins|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \vga_ins|LessThan1~1 (
// Equation(s):
// \vga_ins|LessThan1~1_cout  = CARRY((!\vga_ins|ADDR [0] & \vga_ins|xcoordinate [0]))

	.dataa(\vga_ins|ADDR [0]),
	.datab(\vga_ins|xcoordinate [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ins|LessThan1~1_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~1 .lut_mask = 16'h0044;
defparam \vga_ins|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \vga_ins|LessThan1~3 (
// Equation(s):
// \vga_ins|LessThan1~3_cout  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[199]~336_combout  & ((\vga_ins|xcoordinate [1]) # (!\vga_ins|LessThan1~1_cout ))) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[199]~336_combout  & 
// (\vga_ins|xcoordinate [1] & !\vga_ins|LessThan1~1_cout )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[199]~336_combout ),
	.datab(\vga_ins|xcoordinate [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan1~1_cout ),
	.combout(),
	.cout(\vga_ins|LessThan1~3_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~3 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \vga_ins|LessThan1~5 (
// Equation(s):
// \vga_ins|LessThan1~5_cout  = CARRY((\vga_ins|Add1~0_combout  & ((!\vga_ins|LessThan1~3_cout ) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[200]~333_combout ))) # (!\vga_ins|Add1~0_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[200]~333_combout  & !\vga_ins|LessThan1~3_cout )))

	.dataa(\vga_ins|Add1~0_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[200]~333_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan1~3_cout ),
	.combout(),
	.cout(\vga_ins|LessThan1~5_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~5 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \vga_ins|LessThan1~7 (
// Equation(s):
// \vga_ins|LessThan1~7_cout  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[201]~328_combout  & ((!\vga_ins|LessThan1~5_cout ) # (!\vga_ins|Add1~2_combout ))) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[201]~328_combout  & 
// (!\vga_ins|Add1~2_combout  & !\vga_ins|LessThan1~5_cout )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[201]~328_combout ),
	.datab(\vga_ins|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan1~5_cout ),
	.combout(),
	.cout(\vga_ins|LessThan1~7_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~7 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \vga_ins|LessThan1~9 (
// Equation(s):
// \vga_ins|LessThan1~9_cout  = CARRY((\vga_ins|Add1~4_combout  & ((!\vga_ins|LessThan1~7_cout ) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[202]~322_combout ))) # (!\vga_ins|Add1~4_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[202]~322_combout  & !\vga_ins|LessThan1~7_cout )))

	.dataa(\vga_ins|Add1~4_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[202]~322_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan1~7_cout ),
	.combout(),
	.cout(\vga_ins|LessThan1~9_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~9 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \vga_ins|LessThan1~11 (
// Equation(s):
// \vga_ins|LessThan1~11_cout  = CARRY((\vga_ins|Add1~6_combout  & (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[203]~315_combout  & !\vga_ins|LessThan1~9_cout )) # (!\vga_ins|Add1~6_combout  & 
// ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[203]~315_combout ) # (!\vga_ins|LessThan1~9_cout ))))

	.dataa(\vga_ins|Add1~6_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[203]~315_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan1~9_cout ),
	.combout(),
	.cout(\vga_ins|LessThan1~11_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~11 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \vga_ins|LessThan1~13 (
// Equation(s):
// \vga_ins|LessThan1~13_cout  = CARRY((\vga_ins|Add1~8_combout  & ((!\vga_ins|LessThan1~11_cout ) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~307_combout ))) # (!\vga_ins|Add1~8_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~307_combout  & !\vga_ins|LessThan1~11_cout )))

	.dataa(\vga_ins|Add1~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~307_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan1~11_cout ),
	.combout(),
	.cout(\vga_ins|LessThan1~13_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~13 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \vga_ins|LessThan1~15 (
// Equation(s):
// \vga_ins|LessThan1~15_cout  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~298_combout  & ((!\vga_ins|LessThan1~13_cout ) # (!\vga_ins|Add1~10_combout ))) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~298_combout  & 
// (!\vga_ins|Add1~10_combout  & !\vga_ins|LessThan1~13_cout )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~298_combout ),
	.datab(\vga_ins|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan1~13_cout ),
	.combout(),
	.cout(\vga_ins|LessThan1~15_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~15 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \vga_ins|LessThan1~17 (
// Equation(s):
// \vga_ins|LessThan1~17_cout  = CARRY((\vga_ins|Add1~12_combout  & ((!\vga_ins|LessThan1~15_cout ) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~297_combout ))) # (!\vga_ins|Add1~12_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~297_combout  & !\vga_ins|LessThan1~15_cout )))

	.dataa(\vga_ins|Add1~12_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~297_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan1~15_cout ),
	.combout(),
	.cout(\vga_ins|LessThan1~17_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~17 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \vga_ins|LessThan1~18 (
// Equation(s):
// \vga_ins|LessThan1~18_combout  = (\vga_ins|Add1~14_combout  & ((\vga_ins|LessThan1~17_cout ) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~296_combout ))) # (!\vga_ins|Add1~14_combout  & (\vga_ins|LessThan1~17_cout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~296_combout ))

	.dataa(\vga_ins|Add1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~296_combout ),
	.cin(\vga_ins|LessThan1~17_cout ),
	.combout(\vga_ins|LessThan1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan1~18 .lut_mask = 16'hA0FA;
defparam \vga_ins|LessThan1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \vga_ins|always1~5 (
// Equation(s):
// \vga_ins|always1~5_combout  = (\vga_ins|LessThan0~18_combout  & (\vga_ins|always1~2_combout  & ((\vga_ins|always1~4_combout ) # (\vga_ins|LessThan1~18_combout ))))

	.dataa(\vga_ins|LessThan0~18_combout ),
	.datab(\vga_ins|always1~4_combout ),
	.datac(\vga_ins|LessThan1~18_combout ),
	.datad(\vga_ins|always1~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~5 .lut_mask = 16'hA800;
defparam \vga_ins|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \vga_ins|always1~6 (
// Equation(s):
// \vga_ins|always1~6_combout  = (\vga_ins|LessThan2~36_combout  & (\vga_ins|always1~5_combout  & ((\vga_ins|Add2~34_combout ) # (\vga_ins|LessThan3~36_combout ))))

	.dataa(\vga_ins|Add2~34_combout ),
	.datab(\vga_ins|LessThan2~36_combout ),
	.datac(\vga_ins|LessThan3~36_combout ),
	.datad(\vga_ins|always1~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~6 .lut_mask = 16'hC800;
defparam \vga_ins|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \vga_ins|temp~11 (
// Equation(s):
// \vga_ins|temp~11_combout  = (!\vga_ins|always1~6_combout  & ((\vga_ins|temp~10_combout ) # ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ))))

	.dataa(\vga_ins|temp~10_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.datad(\vga_ins|always1~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~11 .lut_mask = 16'h00BA;
defparam \vga_ins|temp~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N17
dffeas \vga_ins|temp[0] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|temp~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|temp[0] .is_wysiwyg = "true";
defparam \vga_ins|temp[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y6_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'h0C0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y8_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hC088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y8_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h0000000000000000000000000000011919CC01BBD0000000000000000000000000000000000000000002F76000E626200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DCC68306CF1800000000000000000001E0000000000000000000063CD83858CEC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007A72474269C000000000000000000007F800000000000000000000E59078939780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000156;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h72E546EEA000000000000000000002D0000000000000000000017D98A9D39AA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000571C620CF4F100000000000000000000338000000000000000000023CFCC118E38800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070E323BC453F0000000000000000000033800000000000000000003F288F6131C3800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000134DA4E4042C880000000000000000000120;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h000000000000000000044D0809C94CB20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036295699D69D900000000000000000000A14000000000000000000066E5AE65AA51B000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F4780A1D429F000000000000000000000C000000000000000000003E50AE04278BD000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009C6CCCF61DC6B0000000000000000000052800000000000000000003D1AE5BCCCDCE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001381AA3DB0A654000000000000000000003F000000000000000000000A89436F1468F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000346D9A1DEAB0E00000000000000000000CAD4C00000000000000000001C355EE066D8B00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021AB340D408B0C00000000000000000000E1800000000000000000000C7040AC0B35410000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000880000000000000000000000000000000000000000000000000000000440000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E600000000000000000000000000000000000000000000000000000019C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000109000000000000000000000000000000000000000000000000000000262000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011AA00000000000000000000000000000000000000000000000000001552000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000002CF2000000000000000000000000000000000000000000000000000013CD0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B9D4000021C000000000000000000000000000000000000000E100000AE7400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019B00001BF80000000000000000000000000000000000000007F2000036700000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h0000000000000000000000000000000034CC00005100000000000000000000000000000000000000002280000ECB800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022BC000DD1000000000000000000000000000000000000000022EC000F71000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000074B8001EEC40000000000000000000000000000000000000008DDE00074B8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hC088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y4_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'hB53E0015DE00000000000000000000000000000000000000001CEA001F2B4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B410001EA00000000000000000000000000000000000000000015E00020B600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000314DA00555E00000000000000000000000000000000000000001EAA8016EA300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000494FC004C7A0000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h000000000000000000178C800BEA480000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000098BC00514C00000000000000000000000000000000000000000CA2800F664000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007263400BF5A000000000000000000000000000000000000000016BF000F1938000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013474005F1A0000000000000000000000000000000000000000163E800B8B2000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010337C006EB20000000000000000000000000000000000000000135DC00F93020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000820CC0364B800000000000000000000000000000000000000000749B00CC1450000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C12B400E5D0000000000000000000000000000000000000000002E9C00F520E0000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000CE36802F9A0000000000000000000000000000000000000000001679015B1CC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004838880325C8000000000000000000000000000000000000000004E93004470480000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009F0C002F7C0000000000000000000000000000000000000000002FBC000C7E4000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000002C39932E1DDECC00000000000000000016211800000000000000000004DEEE1C32670F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004B2D580D6314C000000000000000017156A15AABA00000000000000000CB31AC06AD348000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004E6B777952CA8800000000000000000345122AB000000000000000000514D2A3BB359C800000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000103D8C65F5E89D0000002000000000384E21CB1C8700000000010000002C45EBE98C670600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A999FC8A4DFADC000002000000012E0F8B12347C5D200000000000000ED7EC944FE66500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000126A74574EDA2BB000000C00000001E07662119B81E00000000C00000375165CBA8B999200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DB332;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'hACC7DD6D000000080000006C5E3D0C1C2F1E8580000014000000A9AE68CD53332C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000259D72CA7CD74F9000001D800008D8AED9CFFCE6DD44C400003C00000274BACE94D3A669000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035DCB76874D96C100000148000024EE143073830A1DC9000001E0000020DA6CB87BB4EEB000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009EEB9EB53F44222000002400016F096645F3E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h899A4BDA000090000011108BF2B5E75D64000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E6BFF1DF61E2C600000E40007A9B02ACE121CD50365680009C00001851E1BFE3FF59E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000199EB9CAB4DFFEF6000003B00075B5059C20C20E682B6B80017000001BD7FECB54E75E660000000000000000000000000000000000000000000000000000000000000000000000000000000000000000119EBA1E6977A26A0000038C01CEB7800003F000007B5CE004E000001D917BA59E175E;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'h2230;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout )))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'h0F0C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hFFE0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y5_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h0000000000000000000000000000347F00017689987BF9EF32600733E590D292C669F33800933DE7F786665B80000F8B00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A4C70002F776676147CF78284DCE659761219A699CCCC707BCF881999BBAD00008C9C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E4C700018FEE7197BECFCC8C66659FE6592698EE69998CCCFCDF7A619DFC60000CC9C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AD19;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h00011A711D4F7DE767C7CCE18E9336DB329C61CCF999B9EFBCCE63D62000262D400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004CCC0001997B33333F0E4666D9F6AD99A619666559E6B9999C3B333337A660000CCC80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000153200010D95DE6634F3359FF106C73893324739982CFE6B33CB199CEA6C20001329000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003CCC0006FEEF619983FC68C01D5CA6677333;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h31994EAE00C54FF06661B9DED8000CC700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000086C0000CF273E67673331C013338B9E76199E66733200E33339999F3B3CC0000D84000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000186331F99D99D9EFFFECCC673B61B3399CCDFFFDE6666667E73386000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006718CF18CC6633FFFFE4331999E6663318FFFFF3198CC63CC63980000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h000000000000000000000000000003F000000000000000000000000000000000000000000000000000000000000000000001CEC67323999999D7C266198E661998E65998BAE66666713398D8E0000000000000000000000000000000000037FB0000000000000000000000000000000000000000000000000000000000000000000010519EF8C8667079EA334CA66719994CB31767839994C7DE6392000000000000000000000000000000000001DFFEE0000000000000000000000000000000000000000000000000000000000000000000291FC9CC67337CCF893333199926663333247CCF33398CE4FE6700000000000000000003C00000000000000F2F3D;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h78000001E3FF980006876DE3583CE1998600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B8DBB4C1250101F2800005BFE6000000F09E43C0000011FF68000053D0306920CB66C760000000000000000000000000000000000000000000000000000000000000000000000000000000000000000068A7582F5A893A320001EF7180800000A14CE14000006063BDC0001317A456BD0699459000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E19968EB2573E180800FE0B65800005CB3334E800006DB41EC004061F3A935C5A661;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'hD000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001652C6E626CF2C61BF4029B0674C0000C23D2F30C0000CB9836500BF618F3CD919D8D29A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D64B7F39ACF776FFD0B22EFF8C0009961BF39A64000C7FD51342FFDBBBCD673FB69AC400000000000000000000000000000000000000000000000000000000000000000000000000000000000000001CEEA8BE31F936FAC7D9C4880086402D130BF4322F0098400448E6F8D7DF07E31F475DCE000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000011F5193FF5980FA2282780205BCA40FBB583F16337C094F681007905137C066BFF26ABE200000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B75314F78BE7468868F483029CD93C061DF3FA301F22CE58304BC58458B9F473C872BB40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013519C7F39C4597B37CF4202F890000E5BE1F69C000267D010BCFB37A688E73F8C62B3000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000013519ABEFF8813E86B9D8802CFF2001A9E9256560013FCD0046E7585F2047FDF5662B20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001351759B97A469A088A988005E3000E63CCCCF19C0031E8004654441658D7A7669A2B200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011D135F076B893BF85EF94F01BFC001B9CCCCE76000FF603CA7DE87F72675B83EB22E60000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001351B;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hFC0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h78BEB5BA9DE151C8000000000C7151F2838C0000000004E2A1EE5FFB5F47B62B20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C71B7F1FAF356E4E2EDF9D8000005994CCCCCA668000006F7EDD1C9DAB3D7E3FB638E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A13AC41536EBEE1CE54040000000371C8ECCCE330000000080A9CE1D75DB2A08D721400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019D9A839C6758FDDFBE4180000000E19D2CCD;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h2C6180000000609F7EEFC6B98E70566E600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000039F23A496E37D77AA840B40000000CD33B333332CC0000000B608545BAFB19A497336700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012D52A0A2C8EE3F57E457600000002A676619999500000001BA89FABF1DCCD14152A46000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000119B2002AC326BE4F2736A000000129C9ECDCC4E5200000035B393C9F5930D5001364;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h6000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000139B1001D1CCCEBDCFD33E4000000D334CECCCB33C0000009F32FCEF5CCCE6E00236460000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001399280009CE2678F764D5400001986FEC1E0CF9A6600000AAC9BBC79998E60005664600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013D9E00059698E3DF1F396600000BEBC8373304E5A4000019A73E3EF1C65E6000166460000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000003E4D60004F61D1D7B6F43228000078CA0CDCCC54C7800005130BDB7AE661AC0001AC8E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000097640004D6C46BE8559AC0C00319CE8933332C5CE63000C0D66A85F598DAC000199260000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000873B0001F6D959FC03EE6CF03D9D3AD8D332CED72E6F03CD9DF00FE6665BE00007384000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h6200000000000000000000000000000000000000000000000000000000000000000000000000000000000000001396BB1ED09EF922000002404316E040002618000081DA3091D000001127DE42DE375872000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019D0BBFFBA95FDB2000002AA0F1F1A80002D2C0000563E3C11500000136FEA577FF74CE600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000638BB02FCB7E4BE00000197158B800000233000000074681A6000001B49FB4FD0374718000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000096EB93AD4D92FD00000006491A9800000261800000065624B80000003FD27CAD72759A400000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B305281E6DD7BB0000000DEB5D1800000280400000062EB5CC000000377AED9E05293360000000000000000000000000000000000000000000000000000000000000000000000000000000000000000191D1C3D47CBE694000000CD99820000001EDE000000104668C000000A59F4F8AF0E662600000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h000000000000000000000000001A646C144DBDCC6F0000002F37440000000E1C00000008BF3D0000003D8CEF6C8A0D999600000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E2EC08E2E9C7DDB0000006AF0880000007A178000000453D180000036EB8E5D1C40CD1E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000058C89240DA64EAB8000002A94800000001122000000004255800000755CDD680924CD68000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006ACCF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h4A83043747E00000F9A600000000E409800000003967800001F8BB083054BCCD580000000000000000000000000000000000000000000000000000000000000000000000000000000000000000186E6FFD018DF99C200000624E00000001A001600000001C998000010C66EC632FF99C86000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018E25BAA787A4E33D000030FAC800000010000200000004D7C300002F31C978E957699C60000000000000000000000000000000000000000000000000000000000000000000000000000000000000000086621CF16B1EFB85800067FF1C000000387F0;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hEC64;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h3C00000000000000000000000000000000000000000000000000000000000000000000672D5647330330F5CE61988CCC66619CEBC33033399AAD39800000000000000000000FF000000000000038EEDDC7000000000000000000000000000000000000000000000000000000000000000000000CE1EC4C67FCC67FB8CE673967399CC67F98CFFCCC8DE1CC000000000000000000001FF8000000000000E72EDDF9C0000000013D42A48000000001800000000000000000000000000000000000000000D3175604F800997A9CCC8C9CCCCCCCCE57A66007C81A9B32C00000000000000000003DBC00000000000399EEDD3670000000013D42A48000000000C000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h0000000000000000000000000000000000000010CC725453FF9BDC23B33B33333333318EE67FF08A938CC2000000000000000000003BDC000000000006634E1CF998000000039C72734000000000C0000000000000000000000000000000000000000001A65C655FFF58D866575333333333998EC6BFFEB98E996000000000000000000000742E00000000000981EEDDD86400000000813C7960000000019000000000000000000000000000000000000000000366545F7FFFE6366134CCCCCCCCCB319B19FFFFBA8A999000000000000000000000718E00000000001666EE1DA7DA00000000CDA9A42000000006600000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h0000000029C52BBFFFE9E7666666E61999999999E5FFFF7528E50000000000000000000000781E0000000000289D4EDDFA250000000048AA5D8001400002980000000000000000000000000000000000000000000E68BAFFFFEAA179C63666199998E63195FFFFD7459C0000000000000000000000FFFF000000000051FFEF3D77F28002000115203C4001000009480000000000000000000000000000000000000000000593F3FFFFFE32F98C4EA6194CCC66531FFFFFF3F2600000000000000000000000FFFF0000000000ACC7773ACBB14003804B90E5D7A4010000099800000000000000000000000000000000000000000001B3B1FCE7FECC73117333F3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h3333338CDFF9CFE373680000000000000000000000FFFF00000000015AFDC7FB3758A005E1D36EEC039007C0001331800000000000000000000000000000000000000000019CD7FCEFFEE5399999DBE666666729DFFDCFFACE600000000000000000000000DFFB00000000014DA66BF5CAB6A002E174BF2570E68D8000C66500000000000000000000000000000000000000000001A063FBC7FE2B3233333803333313351FF8F7F181600000000000000000000000BFFD000000000086D1EBF67D4D400646BD640EEF0929C000666660000000000000000000000000000000000000000001845FC637ECFF263333B0033333193FCDF318FE8860000000000000;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFF9AD4F41E6C66660380000000000000000016DFFC1C383FFB6800141A4E76BB9C954A0001F3963115D0E000733318C608CCC600000000000000000000000000000000000070E033FDFDB381F21FB003FE93E0736F6FF301C380000000000000000026D7FE1FF87FEB6400146C99FBD7E65EEA0003BF6E411A6F00000E66666626333280000000000000000000000000000000000070399989BA80BE87BF99267FFC5F40576466670380000000000000000026CFFF7FFEFFF3640012D527FB57F92BD200009BF3819A7380004CCCCCCC332CE600000000000000000000000000000000000092DF666D5BF1C9877F2331BFB824E3F6AD999ED240000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h000026DFFE9FF97FFB64000B764781F0789B5400008FF453339E0000199999994C6B334000000000000000000000000000000000003052CCF40D1FE703FFAB257FF039FE2C0BCCD28300000000000000000026DDEEBFFD77BB64000B6C800000004DF400003360A33330000035CC666632CE664000000000000000000000000000000000003519CC72869D1333DFF1E3FEF3322E5873CCE62B00000000000000000026DFFEFFFF7FFB64000BF9007FFF8026B400001A3319998800004C6666531461A980000000000000000000000000000000000034EC69CC67374CCC5FEB31FA8CCCBB398CE78CCB00000000000000000036DFFFFFFFFFFB6C000B5A00FFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hC015B40000004B29C430000035CCCCC3198EE64000000000000000000000000000000000000FA1FE3D43C2694CA7E619F94CA590F0AF1FE17C00000000000000000036DFFFFFEFFFFB6C000AF2007FFF8012D4000002B4CD2DA00000399999994C6BC380000000000000000000000000000000000018E33D9899DE81999BECCDF666605E66666F31C600000000000000000036DFFFFFFFFFFB6C0009B4002001000BE400000046831400000019998CCC61FAF30000000000000000000000000000000000000B7C3E19999046671B2A552639988666669F0FB400000000000000000036DF7FBFFDFFFB6C0005640000000009A800000091F93100000066649CCC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h7386330000000000000000000000000000000000001AFC9FF99EC3031F19BBFF667E3030CE667E4FD600000000000000000036DFFFDFFBFFFB6C000528001FFE0005280000004503E600000066658CCC28C3A38000000000000000000000000000000000000CCC987531D936CE239F3E319CDB266329864CCC00000000000000000036DFFFBFFDFFFB6C0004C8003FFF0004C800000006332C0000006666733865F0D700000000000000000000000000000000000004CF33F33333195CECCE18CCCEA6333333F33CC800000000000000000036DFBFFFFFFFFB6C0002D0003FFF0002D00000001D6D68000000066633324D794600000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h000000000002E79BE6664D36AAC525E338D55B299999F679D000000000000000000036DFFFFFEFFEFB6C0002D00010020002D00000002C33380000000666633249CDBC400000000000000000000000000000000000037398F0CC76298E662331999C65198CC7C6733000000000000000000036DFFFFBFFFFFB6C00029000000000025000000003CDA00000000CCCCCCC19AE8CC000000000000000000000000000000000000099998CCECD58D7733163333AC6ACCCCC66664000000000000000000026DFFEFFFF7FFB64000220000FFC0001100000001C0D78000000099999981ADB4D000000000000000000000000000000000000004EF471998AD5873F8E1C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h67386AC6666B9ACC8000000000000000000026DFFEFFFF7FFB64000320001FFE0001300000000042D00000000CCCCCCC1864E6400000000000000000000000000000000000004CDE73389DCE53337CCF33329CE667339CCC8000000000000000000026DDEEF7EF77BB64000160001FFE0001A00000000694B000000009999998318E698000000000000000000000000000000000000000998FCCC8CCCE98C1E0C6DCCCCCCCCC66600000000000000000000026DFFEBFFD7FFB640001400000000000A000000003723000000004CCCCC84CCE6D80000000000000000000000000000000000000007319998C73199CC618CE66338C666633800000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h000026CFFF5FFAFFF3640001C00000000000E000000001C66000000004CCCCC05333334000000000000000000000000000000000000000677665E879D46662F1999AE785599999800000000000000000000026D7FE6FF67FEB640000C00007F80000C0000000015EC000000000CCCCC019999AC0000000000000000000000000000000000000000B3331000C0666661999980C00233334000000000000000000000017DFFC3FFC3FFBE80000C00006180000C0000000010640000000013333007CCCCC4000000000000000000000000000000000000000006328000004D6712998C80000053180000000000000000000000007C0000FF00003E0000080000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h000040000000009980000000006666003999998000000000000000000000000000000000000000007318000000CCCE1CCCC0000006338000000000000000000000000000000C3000000000000000000000000000000000C600000000003333003999998000000000000000000000000000000000000000000000000000019AD6600000000000000000000000000000000000000000081000000000000000000000000000000000C600000000000CCC000E66660000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C6000000000001F000;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h0000000000FFFF00000000029D2ED5E9CF4FD000403B43E353C73BE0026666600000000000000000000000000000000000000000018996CE6BFE3F39CC4CCFFCCCCCE7379BE59CDAE4600000000000000000000000F7EF000000000137996BF73DF52001A2E1F10063E0AA2000CCCCC0000000000000000000000000000000000000000000BA7A9E09EB7F06646F4FF999999837B5E50E5797400000000000000000000000FFFF00000000051EFF97F9D76EA801A075993517FFE98003359990000000000000000000000000000000000000000002145BB32391FB133335900663333237E37133768A100000000000000000018000FFFF0003200005759F173B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hBBBB280751785B5DC8469D60018A63300000000000000000000000000000000000000000019BAC6765CFFB0D999199E666666437FCE9B98DF6600000000000000000030000FFFF00026000029FFCF7FAED7F9000E160AC7E47D668A006298C6000000000000000000000000000000000000000000421E7B197FBFB0CCF0C69E18C3CCC37F7FA6379E1080000000000000000064000F7EF0000C0000A72AF273B73CD5407B0F2C251813F2CA004CCA67000000000000000000000000000000000000000000539E7D9D977FCC99999B73B666666CFBBA6E7D9E728000000000000000004C000FFFF000180000A3759E7F9DEF6D405AC6099F2E56F582003199998;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000119D32D784E673A66667C1D999997399C97ED32E6200000000000000000018000BFFD000320000A6AF68BF7295D74060A24F0483F3FA6200999CCC00000000000000000000000000000000000000000009F8B8E76FFBF678CCCFEDFCCCC79BF7FDB9C747E400000000000000000030000DFFB000260000AF6AD7DEF97FBD402B11A3E0A5C626DC001998C640000000000000000000000000000000000000000008CCCCF9739FC6F333AA73957333D8DE7BA7CCCCC4000000000000000000000007FFE000000000549FF82D06A95E80076EB7CD7B0056D000672863800000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000006733187E5E641E6673E6D9F3999E099E9F86333980000000000000000006C0001FF800036000155F4E1C0E1D6BAA001FEB73CB8EC880000CCC6618000000000000000000000000000000000000000000701D0E3D94E3B7CC33E409F38CFB7BCA6F186E0380000000000000000006C0001C380003600015ED98F003C6B6CA00176B28C79F9AD8000CCE36720000000000000000000000000000000000000000007C09B8BDCC733CB33F0CCC3F334F338CEF46640F80000000000000000006C0001C38000360001495238DDC716B4A000295FF93C06FF000066754CC0000000000000000000000000000000000000000007019998D9E0BCED61F8618;
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hDC98;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hDDA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'h2320;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'h3230;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a297 ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a297 ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'hFC30;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y6_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'hCCB8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout  & 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40 .lut_mask = 16'h3B08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41 .lut_mask = 16'hAEAA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hF4A4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y62_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout 
// ))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hE6C4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y65_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hD9C8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hF588;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
cycloneive_lcell_comb \vga_ins|temp~12 (
// Equation(s):
// \vga_ins|temp~12_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~12 .lut_mask = 16'h5410;
defparam \vga_ins|temp~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
cycloneive_lcell_comb \vga_ins|temp~17 (
// Equation(s):
// \vga_ins|temp~17_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~17 .lut_mask = 16'h8A80;
defparam \vga_ins|temp~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N4
cycloneive_lcell_comb \vga_ins|temp~14 (
// Equation(s):
// \vga_ins|temp~14_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~14 .lut_mask = 16'hE020;
defparam \vga_ins|temp~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
cycloneive_lcell_comb \vga_ins|temp~13 (
// Equation(s):
// \vga_ins|temp~13_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~13 .lut_mask = 16'h5140;
defparam \vga_ins|temp~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
cycloneive_lcell_comb \vga_ins|temp~15 (
// Equation(s):
// \vga_ins|temp~15_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|temp~14_combout ) # (\vga_ins|temp~13_combout )))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|temp~14_combout ),
	.datad(\vga_ins|temp~13_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~15 .lut_mask = 16'h3330;
defparam \vga_ins|temp~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y69_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
cycloneive_lcell_comb \vga_ins|temp~16 (
// Equation(s):
// \vga_ins|temp~16_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~16 .lut_mask = 16'h5140;
defparam \vga_ins|temp~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
cycloneive_lcell_comb \vga_ins|temp~18 (
// Equation(s):
// \vga_ins|temp~18_combout  = (\vga_ins|temp~15_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|temp~17_combout ) # (\vga_ins|temp~16_combout ))))

	.dataa(\vga_ins|temp~17_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|temp~15_combout ),
	.datad(\vga_ins|temp~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~18 .lut_mask = 16'hFCF8;
defparam \vga_ins|temp~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
cycloneive_lcell_comb \vga_ins|temp~19 (
// Equation(s):
// \vga_ins|temp~19_combout  = (\vga_ins|temp~2_combout  & ((\vga_ins|temp~12_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & \vga_ins|temp~18_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|temp~2_combout ),
	.datac(\vga_ins|temp~12_combout ),
	.datad(\vga_ins|temp~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~19 .lut_mask = 16'hC8C0;
defparam \vga_ins|temp~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \vga_ins|temp~20 (
// Equation(s):
// \vga_ins|temp~20_combout  = (!\vga_ins|always1~6_combout  & ((\vga_ins|temp~19_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|temp~19_combout ),
	.datad(\vga_ins|always1~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~20 .lut_mask = 16'h00F2;
defparam \vga_ins|temp~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N3
dffeas \vga_ins|temp[1] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|temp~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|temp[1] .is_wysiwyg = "true";
defparam \vga_ins|temp[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y67_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44 .lut_mask = 16'hF0AC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y7_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y3_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42 .lut_mask = 16'hF2C2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \vga_ins|temp~21 (
// Equation(s):
// \vga_ins|temp~21_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~21 .lut_mask = 16'h3210;
defparam \vga_ins|temp~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N20
cycloneive_lcell_comb \vga_ins|temp~23 (
// Equation(s):
// \vga_ins|temp~23_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|temp~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~23 .lut_mask = 16'hC088;
defparam \vga_ins|temp~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N10
cycloneive_lcell_comb \vga_ins|temp~22 (
// Equation(s):
// \vga_ins|temp~22_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|temp~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~22 .lut_mask = 16'h00E2;
defparam \vga_ins|temp~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N6
cycloneive_lcell_comb \vga_ins|temp~24 (
// Equation(s):
// \vga_ins|temp~24_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|temp~23_combout ) # (\vga_ins|temp~22_combout )))

	.dataa(gnd),
	.datab(\vga_ins|temp~23_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|temp~22_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~24 .lut_mask = 16'h0F0C;
defparam \vga_ins|temp~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N18
cycloneive_lcell_comb \vga_ins|temp~26 (
// Equation(s):
// \vga_ins|temp~26_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|temp~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~26 .lut_mask = 16'hE200;
defparam \vga_ins|temp~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N16
cycloneive_lcell_comb \vga_ins|temp~25 (
// Equation(s):
// \vga_ins|temp~25_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|temp~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~25 .lut_mask = 16'h3022;
defparam \vga_ins|temp~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N4
cycloneive_lcell_comb \vga_ins|temp~27 (
// Equation(s):
// \vga_ins|temp~27_combout  = (\vga_ins|temp~24_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|temp~26_combout ) # (\vga_ins|temp~25_combout ))))

	.dataa(\vga_ins|temp~24_combout ),
	.datab(\vga_ins|temp~26_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|temp~25_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~27 .lut_mask = 16'hFAEA;
defparam \vga_ins|temp~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \vga_ins|temp~28 (
// Equation(s):
// \vga_ins|temp~28_combout  = (\vga_ins|temp~2_combout  & ((\vga_ins|temp~21_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & \vga_ins|temp~27_combout ))))

	.dataa(\vga_ins|temp~21_combout ),
	.datab(\vga_ins|temp~2_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|temp~27_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~28 .lut_mask = 16'hC888;
defparam \vga_ins|temp~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58 .lut_mask = 16'hCBC8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59 .lut_mask = 16'hAFC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60 .lut_mask = 16'hF5A0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout ))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61 .lut_mask = 16'h2E22;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'hD73D1AD9ACE791F4028000000A81FA03E054000000500BE279CD66562F3AE92EE800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000391A518DF993553C097EEFE80000048743C0F0B848000005FDDFA40F0AB267EC7296270000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007BF15054EF0503E6877C4804000010B4B83F0F4BC2000008048FB859F8283DCA8283F780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004785271BE1695A0ABF9E800000001F8AB52F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'hD47E000000005E7F5416A5A1F63928788000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000084E1E52E9F4099610684C0000001CAF0F4C3C3D0E0000000C85820A640BE1D29E3C840000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C74900DEBC945661DA7BC0000001F61C1E1E1E1BA0000000F796E19A8A4F1EC024B890000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C79900282E19A4503A8340000000F84318D73087C0000002B0570289663505002478;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h90000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C79D001783421D2765716000000B5087C3F0F843F400000183A9B92E10F072002C7890000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C7B08000FE9E3838063D6800000791340BFD0BE078000005AF1807071E1F8000477890000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C781000581F814B916F8F80000070AADB1E3650478000007C7CA274A07E46000287890000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000001502E00043E27929FA4BF1200001D83E03C0F05F06E0000123F497E52791F00001D02F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300E10005C53C1700BA07C47FFCF83A8CF0C3C05707CFFF88E817403A1F28E00021E070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FB040003500787FCA5D21E1FF796784FC0C0F487987BFE1E12E94FF87802B0000837C000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000008BEC000011A87A1ABFC1EA67C0F49D8BF003F06E03C0F895E0FF5617876200000DF440000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A83C0001F0C1E1F63F7527B8BC3C1D08E529E42E0F0F07792BBF1BE1E2C2E0000F05C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E83C000070161380AF3BFC3C1E1F927626191B927E1E0F0FF73D40761A0380000F05C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D278;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h000078087DB71FFE1E1FC1C06EEF01203D1D80F0FE1E1FFE3B0F8407C000079040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BCBC00037980F0F0E8063F1EC7E1E8785E1E8785E1F8BE1E1805C3C3C06790000F0F400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D0E000122A3D1E0F6F8F47FC3DEFF0B94C2743E1EF0FF8BC7DBC1E0F15120001C2F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000383C000405A11F9785F3AA3FE827A1E474C3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'hC1E17907FF1573E8787E25E908000F070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007DC0001E2FA01A0E0B2F8400CF0FA768E1E1B8783CC0087C3C1E1E017D0E8000EF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001898D0078787E3940004361F04218C3E1B08800A7878787806C446000000000000000000000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000001B243F86C2E16000021C0F0587F8783C5E104003A1D0D83F093600000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h0000000000000000000000000000E0C1C000000000000000000000000000000000000000000000000000000000000000000116C3E0C7878787C06E1E8789E1E1E0781E1780F878787AC1E09E200000000000000000000000000000000007012038000000000000000000000000000000000000000000000000000000000000000000382D8803C1E3F01098F1BC1E1A1E1E0F63C6C203E1E0F0046D1700000000000000000000000000000000001822D10600000000000000000000000000000000000000000000000000000000000000000030ED40A3E4F0BC2BC60F0B478F3878BC3C1CF70FC3C9F140AF87000000000000000000000000000000000060F52B;
// synopsys translate_on

// Location: M9K_X15_Y68_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h60000000C9E7B800066A6BBAE0BF11E047000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038B0594020D69F50C00001F78C600000060804180000018C7BE00000C1BF5EC100B783470000000000000000000000000000000000000000000000000000000000000000000000000000000000000000307E0D920ABD02CF40000601DA2800000893F24600000716E0120000BCD02F74126E1F8100000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F60F81BE0EAFE646C006C2675BC0000EC8B3C4DC0000D2B991D800D899BD5C1F60781;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'hBE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006C0197424E2CE507F4036D476080000E159E6E1C000041B8ADB00BF829ED1C80BAE00F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000001859F86AF853E2CAA5908A068780800F6E0FFC1DBC0040785014426954D1F287D587E68600000000000000000000000000000000000000000000000000000000000000000000000000000000000000001CD5691DF005F9B678818B4475C801F71F38453C3BE004EB08B460479B67C803EE27AACE000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000051D789F6486F8A9D2B7802063E4032335BFFE6B313009F181007B52E747D869BE452E2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F5D989FC9B1BA5427E0D830632102E00D4DEDEC01D029318306C1F90A976364FE646EBE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005DD3A98BC83F543320B3C0028BC80001F5A16BE00004F45000F341310EBF04F46752EE800000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h0000000000000000000000000005DD3847F997EB5DF671E48074F8A0017223F193E00147CB8049E39BEEB5FA67F8852EE8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005DD3F77FEC4B7850C86948004C7600E1CB40F4E1C01B8C8004A584C287B08DFFB9D2EE8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FDA17BF8C47D369CCDF5600120E027D03C0F03F901C12001ABECCE5B2F8847F7A16FE8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005DD35;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46 .lut_mask = 16'hFA44;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h830000000000000000000000000000000000000000000000000000000000000000000000000000000000000000305F10F1FCD95B62000006B66B01F50000092400002BE0359A18000001B6A6CFE3D23F830000000000000000000000000000000000000000000000000000000000000000000000000000000000000000393D102026DB22FA000003C007057C00000A1400000FA83804F0000017D136D901122F27000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020FF15BE47EA634A000000C01D010000000D2C000000246720C0000010B195F89F6A27C1000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000291E175E39E7C1E8000000ECA6468000000B3400000058994F80000004E1F9A71EBA1E250000000000000000000000000000000000000000000000000000000000000000000000000000000000000000292F5338FA43E770000000C283150000000C0C0000002B3056C0000003B9D097C732BC2500000000000000000000000000000000000000000000000000000000000000000000000000000000000000002107D02501A7BF38000000C0795A0000000E1C00000016878CC00000073F79602912782100000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000203E25B82E1B3E7E000000332A0000000022110000000011330000001F9F361907691E01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024FE0C9E0EF9E576000000247A4000000024090000000096890000001BADE5DC1E4C0FC9000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020DC389E038EA05B0000003844800000002001000000004886800000368118741E570EC10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000210C3F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'hD4834933D1E00000781580000000C000C00000004A07C00001E2E324B04AEF0E2100000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E9E1C2E508A5C5A200000ED8000000000C000C0000000006DC00001168694439D0E1F5900000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E41FA1063D67E8F60000383E8400000014000B000000081F0700001BC5F9AF08A17E09F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003881E23F41D7759598000779E4C00000059FFE;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47 .lut_mask = 16'hEC2C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h000000000040020000000009FDEFDEDFCF7FE4050023012ADFE728A00387878000000000000000000000000000000000000000000267B7D2E419805C303C1FFF0F0F06886209F2FBF99000000000000000000000004C32000000000BF7F96D2FFDF77402C3153D4B5B1FF5E000F0F0E0000000000000000000000000000000000000000003041B81C6270001E1E9F001E1E1E0083918F0760830000000000000000007C0004C020003E0000BFEFFFAD5D7EFF403C8F6BB4C7E2A37A0003A1E100000000000000000000000000000000000000000027E27F01C2F0410F0F8700783C3C2083D0E03F91F9000000000000000000E60004C020004D00013F59FFD2F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hBBFBF20760943377A9996E20061B83C0000000000000000000000000000000000000000007942360083F0404F8787807878780083F0411B10A7800000000000000000CE0004C0200059000179FFCFDEFED7FFA0090187469A742D380003E4F00000000000000000000000000000000000000000005E8615F203C0403C09D177A2E40F0080F013EA185E8000000000000000009A0004C720007300017FEEF2D2F7FCF7A04200E52CBDF57F2E008F0B8580000000000000000000000000000000000000000058EE1E73BF085C5879784C8787878E903F73BE1DC2800000000000000000B200040020006700017F7DFFAD5DFF7FA07A10F60FD0274848003E1E1E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h000000000000000000000000000000000000000000B98F081FF8DF01E1611EDE21E1E03EC7EE043C674000000000000000000E600060060004D00017EBF6FD2FE95D7A01C4830D0CF0C0EA000E1F0F100000000000000000000000000000000000000000009A4A7149C0801AFC3D1D2E2F0FD60040E4A394964000000000000000000CE0007FFE0005900027FFBDFEDFF7FFD902E80F9D5DB9C275C00C1E0F0400000000000000000000000000000000000000000083C3C3BDE37604F0FC080C0FC3C019B1EF70F0F04000000000000000000FE00000000007F0002F79FFFC0FFAF7FD00378F9FD97BB08A000783F83C00000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h0000000000A0F079B2E90BB61E083EDF041E1B7475D36783C18000000000000000000920002004000490002F7F7F80007F7BBD003E689FDCF1F154000F0F87E000000000000000000000000000000000000000000053CB1B81F41E5943F011E203F0A69E0BF06274F200000000000000000009200023C4000490002FEDFE0FFC1FBEFD000FFECFDFEB2060000F0AC87C0000000000000000000000000000000000000000006D2A5805FA3E788F08FDEFC03C479F17E807952D00000000000000000009200023C4000490002FFDF87DDF87EB7D0006F00FB8D198F0000785E0F00000000000000000000000000000000000000000004F0786839A2EC0BE10FFFF;
// synopsys translate_on

// Location: M9K_X104_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h000000000003A07801E148F617C2F0C3C0FA0BC1E1E00781F00000000000000000001930034C12C1CC980005E80040008005E800000038433000000018786C3C0B703F800000000000000000000000000000000000030F86143C1E57A1E5E0C1E1E17A9E0F0E187C300000000000000000001930034C12C1CC980005C8004FFC8004E80000000030F80000000F0F0F0C61D04F00000000000000000000000000000000000000878781C3D33C3F0B0F7C3C3F0730F0F07878400000000000000000001932134012C1CC98000490005FFE8002480000001270180000001E1E1E1C62E42EC000000000000000000000000000000000000041C1F1797D5F92F07E1F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h83D27CA78783E0F0800000000000000000001933934012C1CC9800041000300300020800000011B5800000000F0F0F0C60DF278000000000000000000000000000000000000043C570F0783E2F0F43F03C3D1F0783C3E8F0800000000000000000001933934912C9CC980002100020010002100000000F2A900000000E1E1E1A41E07E000000000000000000000000000000000000000E97A0C3C3C3C9B83FFF07E4F0F0F0F0787C000000000000000000001930036006C00C98000220002001000110000000007DE000000000F0F0F00F0F884000000000000000000000000000000000000001F0F879EC4F0783C3E0F0783C8D8787C3E00000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h0000193806300C601C98000220001FFE00011000000002A7A0000000030F0F005C3C3C4000000000000000000000000000000000000000071E1E17A82C1E1CEE1E1D057A1E1E1E0000000000000000000000193FFC3FFC3FFC9800012000080400012000000003010000000000F0F0C061E1E2C0000000000000000000000000000000000000002F0F0F000E01E1E1E1E1E01C003C3C3D000000000000000000000008200000000004100001200009E4000120000000000780000000003C3C005F0F0FC00000000000000000000000000000000000000001E0F8000004260B3E1B08000007C1E0000000000000000000000008200010080004100001400007F8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000A0000000001E00000000007878001E1E1E800000000000000000000000000000000000000001F0D00000003C3E1F0F00000006C3E0000000000000000000000007C00013C80003E00000C00000000000C0000000004F000000000043C3B021E1E180000000000000000000000000000000000000000000000000000385E870000000000000000000000000000000000000000017E80000000000400000000000800000000007000000000010F0000F878600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF000000000004000000000008000000000070000000000020000;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48 .lut_mask = 16'hFA0C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'hC180000000000000000000000000000000000000000000000000000000000000000001BF229E3B0D00F1F83A1B868BF078761707E3C03C361E513E6000000000000000000003C000000000000187FAD7F860000000000000000000000000000000000000000000000000000000000000000000ECDFC0E36803C9815C3E1F03783E1F0FA060F004F1C0FE4DC00000000000000000000FF00000000000061FFAD7FE1800000000D6214200000000000000000000000000000000000000000000000000008F28BFF617FF870403838393F0F0F0F048387FFA1BFF443D400000000000000000001DB80000000000087FFAD73F8400000000D621420000000000E000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h0000000000000000000000000000000000000009C1F1D1A4007805A4F0F8F4C3C3C3C9E807800962E3E0E4000000000000000000001BD8000000000011FF5A16FFE2000000009402754000000000E00000000000000000000000000000000000000000001C4750A000FC4761C4F0F0C3C3C1E1F08FC00142B89E0000000000000000000000342C000000000027FFFAD7FFF90000000083187D0000000001E0000000000000000000000000000000000000000002E1DF40000001F61D03C3C3F0F0F03E1BE0000020BEE1F000000000000000000000318C00000000004FFFFA17E7FC8000000089822B8000000000700000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h000000007A7407000038DE1E1E1E1E1E1E1E1E1EC70000380B878000000000000000000000381C00000000009F9D5AD7FA3E4000000040E81B0000800004180000000000000000000000000000000000000000000E4787000016CF05C1B1E3E1E1E0F93C1A000038789C00000000000000000000007FFE00000000013FFFF52B7FFF200440017C2052400140000E08000000000000000000000000000000000000000000044E000000058DA79343E3E1F0F2787C280000001C8000000000000000000000003FFC00000000027FC7FD2ECBFF90060043B4E344980080000E1C00000000000000000000000000000000000000000003F6580D1801C2E0D0F8F003;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'hC3C3C3D0E0063C0693F0000000000000000000000040020000000002FBFDCAD7F7DFD00221D1140EFC1802C0001C3C0000000000000000000000000000000000000000000353C40C1801EC438787C7F87878788DE0060C08F2B000000000000000000000007FFE0000000004FDBE7EDDFBB7C8020160F70D2AE484E000F87A2000000000000000000000000000000000000000000346900DC801A452170F0FFC3C3E02896004EC0258B0000000000000000000000060060000000005FEDFFD2E7F7DE800829A1E06EE1F394001878780000000000000000000000000000000000000000003020C3E081C005E1F0F8FFC3C3C1E800E0C1F0C1030000000000000;
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h431F40DD167058783C00000000000000000009200023C4000490002FFBE1FEFFE1F77D00054027B9F00640007C3C1D260E0F0E0000000000000000000000000000000000004F480C0385A0446080CFFC0041888168F00C04BC000000000000000000193FFC20043FFC98002FEFC787D878FFFD0003BCEFFE262CC0007078787826C3C38000000000000000000000000000000000005FF8783BC652211880F0C7C142211298F70787FC0000000000000000001938060000601C980027D79E07581E7BF9000001879C1782000070F0F0F03C1F07800000000000000000000000000000000000FFDE1E10C164901D0097FE402E0249A0C21E1EFFC0000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00001930037FFEC00C980017772805F8053B7A000001B45C3E0E000061E1E1E170743C4000000000000000000000000000000000007C30BC11B38682FC0073F3800FD05873620F470F8000000000000000001932336006CFCC9800176E447FFF889DFA00001872F43C3C000045F078783C0F878000000000000000000000000000000000000C783C4E8925F0F3802FFD0073C3E9247C8F078C0000000000000000001932334002CFCC980017FC82FFFFD04EBA00001EC3C1E1F000000E878783617AD1C00000000000000000000000000000000000301C17C3E2C4F83C00073C000F07C8D1F0F80F030000000000000000001932134012C00C980017DD018000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h602FBA000003FEB0FA40000040F0F0FC1E3EF8400000000000000000000000000000000000001401847607D7C7A801E00770FAF81B8C600A000000000000000000001930034012C00C980017F90100002026FA0000001E3FD220000041E1E1E17074E3400000000000000000000000000000000000070780C787999F87861C0E18787E667878C078380000000000000000001930034002C00C980013BA0080004017F200000044B37100000061E1E0F077486C0000000000000000000000000000000000001F0003B8797101E07A15EA0781E0278787E0003E0000000000000000001930C36006CE4C98000BF2009FFE4013F400000075308100000078790F0F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h03B87C0000000000000000000000000000000000001802C3A783F08B00F8440087883443F07870D0060000000000000000001930C37FFECC0C98000BF400BFFF400BF4000000433CFE0000000781F0F03D19F400000000000000000000000000000000000002E103F0F078BA3E5758C6BA1F174783C1F021F00000000000000000001930C36006C80C980009E40060018009E4000000047D100000000787A3C07B25FA00000000000000000000000000000000000002C0F32F2FCF01AC1C3E1F0F0D603C3C3D33C0D00000000000000000001930C34002C00C980005E80040008005E80000001B90C80000006786C3C2716696C0000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49 .lut_mask = 16'hDA8A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50 .lut_mask = 16'h00AC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54 .lut_mask = 16'h5410;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h56DA000087000000000000000000000000000000000000000038400016CA8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003755C00091600000000000000000000000000000000000000001A24000EABB000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004F5720072B20000000000000000000000000000000000000000135380138BC8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037516007B260000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h0000000000000000001937801A0BB000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009F91600443000000000000000000000000000000000000000000308801A07E400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006E186005BA600000000000000000000000000000000000000001976801861D800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E3C600680A000000000000000000000000000000000000000014058018F1F000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012E1CE00100800000000000000000000000000000000000000001402401EE1D2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000235FE6037DF8000000000000000000000000000000000000000007EFB019FEF1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000334FD602FDF0000000000000000000000000000000000000000003EFD01AFCB30000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000479F680161D0000000000000000000000000000000000000000002E1A005BE788000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004E0FAC0062B00000000000000000000000000000000000000000035180097C9C8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E7C5401ED100000000000000000000000000000000000000000022DE00A0F1E000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000006F07A08CC30A80000000000000000001DC0EE00000000000000000005430CC41783F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007B0ACA00070E48000000000000000173BD002F7BA000000000000000041D380014D43780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000049ECB52029E09800000000000000000296B35E5000000000000000000601E5012BC5E4800000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h0000000000000000000000000006FC6C462DFB5180000030000000002F8174EBA07D00000000030000006297ED188D87D80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000039F944F46AAA68000003C00000000EACAFA17D4C5D00000000F000000595558BC8A787A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011161E741DAB44D000000C00000003E00CF73BCC01F00000000C000002C8B5EE0B9E1E06000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FCF9;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'hA417B3EC4000001000000003C7E17C1FA1F8F0000000120000000DD3F20967C3C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E8F58E47FAB2ED000001000000BA82C3D90C26F0D077400005000000259357E89C6B85D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032C71D380FBBE1500000090000011AACD7B4CB7ACD5620000026000002A1F774052E38D300000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E8717CF68A81EFA000001A0000BD3EB7904C8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h27B5F2F4000160000017DE0445BCFA395E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000039EF14580E8F139E00000170009A8EFFEC6D2D8DFFDC57C003A0000016723C5D068A39E70000000000000000000000000000000000000000000000000000000000000000000000000000000000000000387F132EA85BCE8A0000076000F4FB3BFC49268FF737CBC001A80000045CF6855D323F870000000000000000000000000000000000000000000000000000000000000000000000000000000000000000347F11E62E13D2560000027401C44C80000A1400004C88E003100000029AF21D19F23F;
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51 .lut_mask = 16'h5140;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y5_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h0000000000000000000000000000014EB80801A04800000000000000000000000000000000000000000481600C075C200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001AFC0D3062580000000000000000000010000000000000000000006691832C0FD6000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017A0CE1C31C9000000000000000000001E0000000000000000000024E3061DC17E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002D4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h1ECF47C89000000000000000000003F00000000000000000000244F8BDDE0AD0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A203622813BA00000000000000000000000000000000000000000017760511B01B4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F59F204446DA00000000000000000000000000000000000000000016D888C13E6BC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004FC4CFD4D5E180000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h000000000000000000061EACAFCE8FC80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044E83AB5127DE80000000000000000000F3C00000000000000000005EFD22B5705A8800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007BD4608EFB1D40000000000000000000073800000000000000000000AE37DDC38AF78000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000064E3CC48B45CB000000000000000000007D800000000000000000003CF8B448CF1CB;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022BA13B707368000000000000000000000000000000000000000000052783B7207D3000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017387A001260180000000000000000000C5E0C0000000000000000000681920007873900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018E0F00170FF80000000000000000000005200000000000000000000007FC3A003C1E40000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006A0000000000000000000000000000000000000000000000000000001580000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A300000000000000000000000000000000000000000000000000000031C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037400000000000000000000000000000000000000000000000000000008B00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B7C00000000000000000000000000000000000000000000000000000FA2000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000023B00000000000000000000000000000000000000000000000000000037100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008DE6000021000000000000000000000000000000000000000021200019FC40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008FFE0001EE80000000000000000000000000000000000000005DA0001FFC40000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h0000000000000000000000000000000007D60000BE40000000000000000000000000000000000000009F400018F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000117960009AF00000000000000000000000000000000000000003D64001A5A2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B434001EB24000000000000000000000000000000000000000935E000B0BC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52 .lut_mask = 16'hA820;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout )))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53 .lut_mask = 16'h0F0C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55 .lut_mask = 16'hA820;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56 .lut_mask = 16'hFCEC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57 .lut_mask = 16'h3222;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62 .lut_mask = 16'hFF08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \vga_ins|temp~29 (
// Equation(s):
// \vga_ins|temp~29_combout  = (!\vga_ins|always1~6_combout  & ((\vga_ins|temp~28_combout ) # ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout ))))

	.dataa(\vga_ins|temp~28_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.datad(\vga_ins|always1~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~29 .lut_mask = 16'h00BA;
defparam \vga_ins|temp~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N21
dffeas \vga_ins|temp[2] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|temp~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|temp[2] .is_wysiwyg = "true";
defparam \vga_ins|temp[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
cycloneive_lcell_comb \vga_ins|temp~34 (
// Equation(s):
// \vga_ins|temp~34_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|temp~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~34 .lut_mask = 16'h0A0C;
defparam \vga_ins|temp~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y67_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
cycloneive_lcell_comb \vga_ins|temp~35 (
// Equation(s):
// \vga_ins|temp~35_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|temp~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~35 .lut_mask = 16'h88A0;
defparam \vga_ins|temp~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N30
cycloneive_lcell_comb \vga_ins|temp~32 (
// Equation(s):
// \vga_ins|temp~32_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~32 .lut_mask = 16'hA820;
defparam \vga_ins|temp~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N28
cycloneive_lcell_comb \vga_ins|temp~31 (
// Equation(s):
// \vga_ins|temp~31_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|temp~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~31 .lut_mask = 16'h0C0A;
defparam \vga_ins|temp~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N8
cycloneive_lcell_comb \vga_ins|temp~33 (
// Equation(s):
// \vga_ins|temp~33_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|temp~32_combout ) # (\vga_ins|temp~31_combout )))

	.dataa(\vga_ins|temp~32_combout ),
	.datab(\vga_ins|temp~31_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|temp~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~33 .lut_mask = 16'h0E0E;
defparam \vga_ins|temp~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N22
cycloneive_lcell_comb \vga_ins|temp~36 (
// Equation(s):
// \vga_ins|temp~36_combout  = (\vga_ins|temp~33_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|temp~34_combout ) # (\vga_ins|temp~35_combout ))))

	.dataa(\vga_ins|temp~34_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|temp~35_combout ),
	.datad(\vga_ins|temp~33_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~36 .lut_mask = 16'hFFC8;
defparam \vga_ins|temp~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65 .lut_mask = 16'hE3E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63 .lut_mask = 16'hE3E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \vga_ins|temp~30 (
// Equation(s):
// \vga_ins|temp~30_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~30 .lut_mask = 16'h3210;
defparam \vga_ins|temp~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \vga_ins|temp~37 (
// Equation(s):
// \vga_ins|temp~37_combout  = (\vga_ins|temp~2_combout  & ((\vga_ins|temp~30_combout ) # ((\vga_ins|temp~36_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\vga_ins|temp~36_combout ),
	.datab(\vga_ins|temp~30_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|temp~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~37 .lut_mask = 16'hEC00;
defparam \vga_ins|temp~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y4_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a299 ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout ))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a299 ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81 .lut_mask = 16'hF0CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79 .lut_mask = 16'hB9A8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout 
// ))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80 .lut_mask = 16'hE6C4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82 .lut_mask = 16'h7340;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h3F1FF77DEAFC207F43C000000000000000001ABFFC2C343FFD580038003FF817FF00070003BBD940119680007FC01DD8090FF2000000000000000000000000000000000000F0D9FDFFFDEFE3CD9F07F87E6CF1FDAFFFEFE6C3C000000000000000002AA00220044005540038087FFC8FFF884700012214C6403C00007B807F8027FC03800000000000000000000000000000000000F0F807FBF0DBE0F9BF0FF83E63C1F6C3F7F807C3C000000000000000002AA7F97FFE9FE554003C40FFFD0FFFC20F0000C4384617FC000000FF00FF002FD80000000000000000000000000000000000000206FE0E0B9C9E24FF33F7BFC15E4E741C1FF81000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00002AAFFC80013FF554001C01EFFC4FFDE10E000054017FC21C00007E01FE017F803FC00000000000000000000000000000000000F20A83EDCFFFE203FFB0C37FF011FFFCEDF05413C000000000000000002AAFDC9FF9387554001C03C7FFFFF8F04E00000F8D083FC0000004FF807F430FF80000000000000000000000000000000000000726FC027FFBD00F1FFFFFFE3C02F7FF900FF9380000000000000000002AADCCBFFD303554001D2783FFFFF0780E00000BFC21FE0000000FF807FC087F7E00000000000000000000000000000000000034036F811F95C803E7873D79F004EA7E207FB00B0000000000000000002AADECBFED3FF554001C0701FFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hE0390E000000F94F01B0000004FF00F76034FF8000000000000000000000000000000000003B5307B5D24F643BB7E001FB7F09BC92EF7812B70000000000000000002AAFFCBFFD3FF554001C4F01FFFFE03C0E000003FAC0A7C0000001FE01FE00FFB8800000000000000000000000000000000000010486FE8037DB807FFC0FFF8076FB807FD848200000000000000000002AAFFCBFFD3FF554001E0E00FFFFC01C9E0000007ECFAE0000007E01FF0067A5800000000000000000000000000000000000001F880747F904CFE006BFFF5801FCC807F828047E0000000000000000002AAFBC9FF931B554000E1E00FFFFC01E1C0000008AEE0F000000007DF00F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h7C003FC0000000000000000000000000000000000005C3C7C07DF000FB7938CF27F7C003FF8078F0E80000000000000000002AAF3C800133F554000E1C00FFFFC00E1C0000003EC9A000000007FC00FE4213F6C000000000000000000000000000000000000120FBE00F99BE03B70D2C3BF01F67FC01F7C1000000000000000000002AAF3C9FF937F554000F3C007FFF800F3C0000001ABE4E0000007807DC207ADA1000000000000000000000000000000000000003C00FBF20FF0313FC01E00FF2303FC03F6C00F00000000000000000002AAF7CBFFD3FF554000738007FFF8007380000000D751C0000001807FC027F8097C0000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'hFF80000000000000000000000000000000000000000000000000000000000000000001A45F9E20FF000D7FFE007F80007F801FFFAC003FC01E7E88600000000000000000000FF0000000000001FF1CCE3FE0000000000000000000000000000000000000000000000000000000000000000000EC5007DFE8003EFEF801FE0C801FE007DFDF0004FEF8020DC00000000000000000001818000000000007F81CCE07F800000000C980010000000001C0000000000000000000000000000000000000000020DDB40203FC7F7C043F803FFF00FF084FBF8FF0100B6FC100000000000000000000318C00000000000FE01CCE21FC00000000C980010000000000E000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h0000000000000000000000000000000000000019C2443AEBFFFB185F7007F003FC03FE0607FFF5D70890E60000000000000000000023C400000000001F815C0E107E000000012EE78A800000000300000000000000000000000000000000000000000003AD40CB5FFF83F3600FF00FFC03FC01FBF07FFEB4C0BF7000000000000000000000642600000000003E001CCE801F000000001D3633A00000000200000000000000000000000000000000000000000000E044AAFFFFFFC610FFC0BFFF00FFC218FFFFFFD54881E0000000000000000000006186000000000078001C0E000780000002EE6DD10000000007800000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000784963BFFFC7FE01FE017E1FE01FE01FF8FFFF70A487800000000000000000000048120000000000F0045CCE2203C00000018337CAC001000006E00000000000000000000000000000000000000000000E405AFFFFFD2D00BFB01FFE01FF403DEFFFFFD6809C0000000000000000000000C0030000000001E0911E1E4021E003800007DFA98001C0000FF0000000000000000000000000000000000000000000008117FFFFF978804F425FFE80FD805FE7FFFFFA20400000000000000000000000FFFF0000000003C0400E1C0300F001C028F31EFCE603C0000FE000000000000000000000000000000000000000000007B05DF8BFF93FC00DF88FFC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h03FC02FF27FFC7EE83780000000000000000000000BFFD000000000388044F3C001070000072ABF700D60580001FC000000000000000000000000000000000000000000007A033F7F7F9EC207F807FFF807F810DE7FBFBF30178000000000000000000000080010000000007808007380000780030DFC1F5231B860000DF8200000000000000000000000000000000000000000007B9FFFDC7F8082DE700FFFFC03DFD0407F8EFFFE77800000000000000000000009FF90000000007000007F8480438002175C3F915F8CC200007F800000000000000000000000000000000000000000007010DD1FBFC3821FF00FFFFC03FE1050FFFE2EC2038000000000000;
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h0000000000BFFD000000000F040043F004013C02BDC4E3F9108AD4A003F807E000000000000000000000000000000000000000000616C9AFABE01823E003DFFFF00FF90681E5FD645A180000000000000000000000BBDD000000000E100807F801401C0020E8C2B1E240818000FF00E0000000000000000000000000000000000000000007E777920FC8781FF216C001FE01FE0780FC027BB9F8000000000000000007C000B3FD0003E0000E00910F3D10201C0030283BFDA1440CC003C41FE0000000000000000000000000000000000000000005F73EF257C2780FF002F007FC03FC0791FA93DF3BE80000000000000000082000B3FD000630001E04000E1C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h80021E06100C08B8B8C69000001BFC0000000000000000000000000000000000000000000597A08ECBFCF80487F807F807F80007CFF4CE417E780000000000000000082000B3FD000630001C108C0EDC21090E034017ABB28CCB046007904F7800000000000000000000000000000000000000000415BEBBE7FFF8003FFC10020FFF0007FFF9F75F6A0800000000000000000C6000BB9D000410001C00002E1C40400E03889F99D4059EA08000FF4078000000000000000000000000000000000000000000F7E0DD584B479F806DA0017F807E79B486ADC1FBC000000000000000000C6000BFFD000410001C02008F3D00040E00C41CC1CFDD842DE003FE01F8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h000000000000000000000000000000000000000001F8A0F572E63F261FE0E8C5C1FE193F19D3EBC147E000000000000000000820009FF9000630001C204007F808404E04281CB3B38D6011E0001EF010000000000000000000000000000000000000000000AD5FF67EFE810E43FEEE0DDFF09C205FDF9BFEAD4000000000000000000820008001000630003C400403F001110F01830074268003E6800DE02FF80000000000000000000000000000000000000000003FC03F2DF0BE050F32812053FC281D43ED3F00FF0000000000000000000FE0007FFE0007F0003800487FFF800087001017344506826C0007ED183C00000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h0000000000E00FF9B80FE8C1FE43E1E1F09FE0C5AC0767FC01C000000000000000000AA000200400055000380901FFFFE0000700080373312E0AA800100FF8A0000000000000000000000000000000000000000000F01CAFFDB4FF17C18BFFFEF4A0EA3FCB7FFD0E03C000000000000000000AA0002C3400055000388007FFFFF8260700040837071A4318000FF1007E000000000000000000000000000000000000000000DC6DFB7B9BF597FF0713F23C3FFA6BF667A7ED8EC000000000000000000AA0002C340005500038001FF003FE000700010FD052283A400007F840FE000000000000000000000000000000000000000000F0BF810FD5EFBFFE7F03F0;
// synopsys translate_on

// Location: M9K_X37_Y2_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h000000000001C187FFE0B7F5923CE003DF127BFE01FFF820E00000000000000000002AAFFCB3FD3F3554000738007FFF8007380000002D7C80000000007F803E7081BEC0000000000000000000000000000000000000FF80EFFE01AF881BA001FE047D601FF9C07FC00000000000000000002AAFFCB7ED3E3554000778007FFF8007B80000001FC18C0000000FF00FF001FFB0000000000000000000000000000000000000007F807DC2BFFC92FF00803FD207FF00FF807F800000000000000000002AADECBFED3E35540007F0007FFF8003F80000000D00100000000FE01FE020FFF080000000000000000000000000000000000000401DF107FE447DF101E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h03EF8887F80BFF00800000000000000000002AAC6CBFED3E35540007F0003FFF0003F80000000FAEF8000000000FF00C7FA007C00000000000000000000000000000000000003FD48FF907FA00FF00003FC017F807FC08FF000000000000000000002AAE7CBEFD3E75540003F0003FFF0003F000000002C0300000000FE01FE003FF8C000000000000000000000000000000000000000E927FC03FC03778000007BB00FF00FF807C000000000000000000002AAFFC9FF93FF5540003E0003FFF0001F000000007800000000000FF00F8700FFF4000000000000000000000000000000000000001B007F803BF007FC200FF803F7007F803600000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00002AA7F94FF29FE5540003E0001FFE0001F000000007D800000000000FF0005FC03F4000000000000000000000000000000000000001FE01FC9017FC01FEFFE01FFA025FE01FE0000000000000000000002AA00240024005540001E00008040001E000000000F10000000000FF00C07E01FF00000000000000000000000000000000000000002700FE000E001FE001FE001C001FC03900000000000000000000001BBFFC3FFC3FFDD80001E0000A140001E000000001F800000000003FC0005FF00FC00000000000000000000000000000000000000001E010000003FE14C01FF000000201E0000000000000000000000008200010080004100001C00007F8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000E000000000E000000000007F80001FE01F800000000000000000000000000000000000000001F008000007FC01E00FF800000003E0000000000000000000000007C00014280003E00000C00000000000C000000000B8000000000003FC0021FE018000000000000000000000000000000000000000000000000000007FFF8000000000000000000000000000000000000000001008000000000040000000000080000000004700000000001F00000FF80600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF000000000004000000000008000000000F80000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69 .lut_mask = 16'hFA0C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70 .lut_mask = 16'hF588;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h0970652402C090F0038000001D3AF0C3F72E0000007003C240D0092983A41F8BE80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000053EFEA210460D102E428E0180000007F483F00BF8000000601C509D002C1882105FDF080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041CFE6A89F7A0A593A8993F8000011B081FFF043F2000007F26457269417BE4559FCE080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C7E0555E28044F7B7A2000000000065ACCD;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'hEB8000000000117B7BC88051EAA81F8F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038C0E0002FB0C689431520000000033F08FFC03F70000000010A30B458C37D0001C0C700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014C27A0EDFC06881D80D02000000085FF01E01FE84000000102C06E04580FEDC1790DE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017F86000BFA005AFBC559D000000082B2D8D7D35000000000E6A8F7D6823FF400187D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'hE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015F8200187E416E28068E8C000009408C3FFF0C41E400000C7C58051DA0FF8E00107DE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015F850000F48DC3C585FD2E0000005F96A4010AFC8000001D2FE868F0E00BE000287DE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015F82800056780B65E6070E00000F98A48EDC01063C00001C3819E9B4079F8000507DE0000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000029BEF800100D91461E018EB80001F0061FC0FF1803E000075C601E18A7EC000005DF7000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007EE280003FFC0016C07DC0C00017FE8C0FFC005FF8000040EF80DA001FFF000041FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000098EF8003E6803F849A0802E0081F69042BF50025FF8401D00416487F8059F0007DC64000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y10_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'hFB00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003140D79803FE34B80000021427481F400036D90000BE04B80B5000001F4B1FF0066EC9A3000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026FCD7D980051004000003B820E286800034C900005851C1037000000802280066EECFD900000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FD8D24A345219F40000017E09007800003003000007806E3F2000000FE6128B1492C6FF000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000002981FC80480A1210000000A4821D8000002A150000006E106B40000002121464804FE065000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033FFD0190C6184C80000009DC211C000003806000000E310E840000004C8418C2602FFF3000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038FB121A4A10E19400000033F90200000010C20000001027F30000000A61C21496127FC700000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h000000000000000000000000003801F9867CC233C6000000032144000000100200000008A13000000018F310CF9867E007000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038CE14382420182300000059AA88000000761B80000004456680000031020309070A0CC700000000000000000000000000000000000000000000000000000000000000000000000000000000000000002003FF100FBD682480000000008000000049248000000040008000004905AF7C023FF00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000002043FE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h0183603240800000076B8000000004084000000075B8000000408301B0600FF08100000000000000000000000000000000000000000000000000000000000000000000000000000000000000002821FF79A186BC46A0000097D5000000002001400000002EF20000015886586367BFE00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000003D400443BA3F5601700000383FC0000000000000000000FF07000003A01ABF1F7088008F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038885CFA3034076D30000257D4200000061002;
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h100000000AFA9000032DB80B0117CE0447000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038D822DE86DFB4125000022D9C800000050210280000004E6D100002910B7ED85ED006C700000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F5A1043CB998400500031E026380000028800500000071901E10002C0006674F08016BE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101D7A0457DBD12017C05ECAB4440000914B3FA2400008CB54CE80FA0122F6FA8817E6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h0200000000000000000000000000000000000000000000000000000000000000000000000000000000000000001969D87F081925168040274059140000137927D200000A2680B900805A2926043F8EE58600000000000000000000000000000000000000000000000000000000000000000000000000000000000000001EC7CA120797DE312538B02E50008008119FFFE20400400295034729331EFBF81214F8DE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014840782D0010C23DC17CC88033242C00B4210BE02D09330844CFA0EF10C2003D078084A000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000017B473808F8187D418998020581840D8EFC001FD86C08606810046460878607C40738B7A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D74F360CA324323424028102A669210AF5E1EFFC212519502050090B13893144193CBBE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005F47727427FDA2E0C9044203FFA400087A5E978400095FF0108824C3D56FF90B90B8BE800000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h0000000000000000000000000005F477D8086B888F6249F0803C87C00322E0C1517000F84F0043E491BC44758406FB8BE8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005F470E8001179821B11E0A0CDC00001FFD40FFFE00000ECC141E2361077E20005E38BE8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005F4FFC21459E1106A24815F00FF40201FFC0FFF0100BFC03FA049158223E68A10FFCBA8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005F47E;
// synopsys translate_on

// Location: M9K_X78_Y9_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h000000000000000000000000000088138002E76814F91E22FA77C00F7D880FFC006FFC00FA97D11E27C807B9F000720440000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A80B8003F7B01FF080861497FD03FD991AD6066FF00FF84A184043FE037AF0007405C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E80B8003EFF60875D1F43C43FE0C659601E01B698C1FF00F0BE2EB841BFDF0007005C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D007;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h8003D870827E2301005FC037EEE0F7FBC11DFB00FFE020311FF003C6F000780040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC838001F83C0FF01409FF013EF017F801E007FA01DF401FE40E03FC0F07E000700FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007D000002FE42C41FB0000FFFC261DF086FFD843FE190FFFC0003FE08F09FD000002E800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C020003F180806F00001EFFE92417E05FFC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h01FE0927FFDE80007F8000E3F0001006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000788000235DA005FE84DF87FF38F68094E1FE407BC73FF87FC01FE0016EB10000478000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000168FD0007F807BAFFFE40BFF0B5E303FE4097FFD7F807F8006FC5A000000000000000000000000000000000001FFE00000000000000000000000000000000000000000000000000000000000000000001FE02007FC01F61BFDF217F207FFF813FA03EBF63BE00FFC0103FE0000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h0000000000000000000000000000FFFFC0000000000000000000000000000000000000000000000000000000000000000001D6900F2F807FC01F6FFF0077E001FF003FF7FE007F807F3C021EE00000000000000000000000000000000007FFFFF80000000000000000000000000000000000000000000000000000000000000000003A2276FFC61DE0090E0F6C41FA1FE08FBC1E2401FE08FFDB901700000000000000000000000000000000001FFF3FFE00000000000000000000000000000000000000000000000000000000000000000008963CCDE00FFC171DFF04BF80C07F403FEE380FFC01ECCF180600000000000000000003C00000000000007FDE1E;
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67 .lut_mask = 16'hFA0C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68 .lut_mask = 16'hF588;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71 .lut_mask = 16'h5410;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000330EFFE80349CD00000000000000000008210400000000000000000004E4B004FFFC100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F081DFB819A900000000000000001F6FF213FD3E00000000000000002566077EA043F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF0AC2680200000000000000000036940A1B000000000000000000000590943FE00000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h000000000000000000000000000067EC9822309E8000001000000000107C15EA0FC200000000020000005C6311064DF9800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F921085310540000008000000303FF481E04BFF0300000004000000A8232842127F84000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D614AA2336E2E000000000000003C190C0C0C260F000000000000001D1DB31154A1FDC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100F6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h8F242823E00000150000004B46E0400081D8B48000000A0000017125193C5BFC2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C8E96F10736C7C000000000000113D198AC0D4662F02000000000000079DB3923DA404E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003440D2D9D727C420000018000000411108C9E4C422208000004400000109F93AE4D2C08B00000000000000000000000000000000000000000000000000000000000000000000000000000000000000002578DC3E4740022000000400001E2F409EDB36;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'hDE40B51E0000080000011001B89F0EC6A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002410D8A0F91AE4600000187000979804A8ABF54548067B40038E00000901D626C146C60900000000000000000000000000000000000000000000000000000000000000000000000000000000000000003808D65954CC3B540000068000F04FC090A6184240FC83C0024800001ABF0CCAA69ECC07000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037F8D63C6040278C000002400039B8FF0004C8003FC76700000000001C7100818F0ECF;
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'hB79600173C00000000000000000000000000000000000000000D3A001A6B6000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000159E0013C9000000000000000000000000000000000000000024F2001E7A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000415EA000C0B0000000000000000000000000000000000000000340C0015EA080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000395E20046160000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h0000000000000000001A188015EA700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A87E20061F400000000000000000000000000000000000000000BE18011F8540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000721FA008100000000000000000000000000000000000000000000200013E1380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D37FA0097100000000000000000000000000000000000000000023A4017FB2C00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100C2A00BD50000000000000000000000000000000000000000002AF40150D020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C37D2019208000000000000000000000000000000000000000004126012FB4F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034811A0016080000000000000000000000000000000000000000041A0016204B0000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000007CFB0403462800000000000000000000000000000000000000000518B01837CF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000059C050038948000000000000000000000000000000000000000004A4700280A680000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000029CBF40202A000000000000000000000000000000000000000000150100BF465000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72 .lut_mask = 16'h0E04;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000039B8180129D0000000000000000000000000000000000000000002E520020767800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E5C1AA04ECC800000000000000000001C000000000000000000002CDC81560E9E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017643B8824920000000000000000000061800000000000000000001249047609BE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003DC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h4129869670000000000000000000040800000000000000000003BA1864200EF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000094FF7C60E004000000000000000000007F800000000000000000000801C18FBFC040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EFF1DC44683000000000000000000007F80000000000000000000305888FE3FDC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001462CFB8812C4000000000000000000001E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h000000000000000000008D20477FF18A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006C87790061DC8000000000000000000008C4000000000000000000004EE18027B84D80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000082AEF10A9098000000000000000000008C400000000000000000000642543BFD50400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E4E033B5081D20000000000000000000080400000000000000000000A6042B7301CB;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'hC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003EB780C0B9A11000000000000000000000FFC000000000000000000002316740C073DF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000039B7E8E269AE090000000000000000000AA1D4000000000000000000049D6591C7FB660000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003BE00BDE4B070000000000000000000001AD60000000000000000000007C349EF401F50000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000340000000000000000000000000000000000000000000000000000000B000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC0000000000000000000000000000000000000000000000000000000FC0000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DA000000000000000000000000000000000000000000000000000000064000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034300000000000000000000000000000000000000000000000000000030B00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FA00000000000000000000000000000000000000000000000000000015C000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000006A0000000000000000000000000000000000000000000000000000158000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003DA000003E80000000000000000000000000000000000000005F0000017F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E046000080C000000000000000000000000000000000000000C00000188040000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h0000000000000000000000000000000023D20000CF80000000000000000000000000000000000000007CC00012F18000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C142000614C000000000000000000000000000000000000000CA180010A0E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F43A0000608000000000000000000000000000000000000000418800170BC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73 .lut_mask = 16'hC088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout )))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74 .lut_mask = 16'h3330;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76 .lut_mask = 16'hC088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75 .lut_mask = 16'h0C0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77 .lut_mask = 16'hEEEA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78 .lut_mask = 16'h3230;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83 .lut_mask = 16'hF0F8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \vga_ins|temp~38 (
// Equation(s):
// \vga_ins|temp~38_combout  = (!\vga_ins|always1~6_combout  & ((\vga_ins|temp~37_combout ) # ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83_combout ))))

	.dataa(\vga_ins|temp~37_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83_combout ),
	.datad(\vga_ins|always1~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~38 .lut_mask = 16'h00BA;
defparam \vga_ins|temp~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N23
dffeas \vga_ins|temp[3] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|temp~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|temp[3] .is_wysiwyg = "true";
defparam \vga_ins|temp[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004C0000000000000000000000000000000000000000000000000000000C800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000001800000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000302000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034280000000000000000000000000000000000000000000000000000050B00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003EE8000000000000000000000000000000000000000000000000000005FF000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000001FA60000000000000000000000000000000000000000000000000000197E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C2560001DF80000000000000000000000000000000000000007EE0001A80C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400003300000000000000000000000000000000000000000037000008000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000A3EC0003014000000000000000000000000000000000000000A030000FF1C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F6F400050000000000000000000000000000000000000000000028000BFB400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007CE000C6040000000000000000000000000000000000000008184001CF88000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h1548001A3E00000000000000000000000000000000000000001F160004AA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014420002FC00000000000000000000000000000000000000000FD000108A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000434860028870000000000000000000000000000000000000000384580186B080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000334AC0030800000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h0000000000000000000043000D6B300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B3EEC000DC0000000000000000000000000000000000000000000EC000DFF34000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000031E6C00230600000000000000000000000000000000000000001831400D9E3000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C0082FE00000000000000000000000000000000000000001FD0400D000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110034006DDC00000000000000000000000000000000000000000EED80090122000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000183EE4030600000000000000000000000000000000000000000000183009DF0700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008BF8C0186080000000000000000000000000000000000000000041860087F440000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000024C4DA025228000000000000000000000000000000000000000005129016C8C9000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000580860008C600000000000000000000000000000000000000000018C5005840680000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011FFF401001000000000000000000000000000000000000000000200200BFFE2000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93 .lut_mask = 16'h8C80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h0000000000000000000000000000014047BC06BA7800000000000000000000000000000000000000000797580B7880200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F1D12001FC5800000000000000000005E8000000000000000000028FE00922E3C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005BFFC87F6300000000000000000000120000000000000000000031BF84FFF68000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h118B438D800000000000000000000120000000000000000000004C70B46218D00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009C001D7CFFE7000000000000000000001E0000000000000000000039FBCF2E00044000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DE7F1D0DF86B800000000000000000001E000000000000000000007587EC3E3F9EC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E17340BE346800000000000000000001E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h000000000000000000058B1F40B0818000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000126FEB487A9C4000000000000000000003F0000000000000000000008E1784B5FDB20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028C01F6C466C1000000000000000000009E4000000000000000000020D988D3C00C5000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BEFFFAF4A5FA0000000000000000000080400000000000000000000F794FD7FFDF4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000213790F843ED1800000000000000000000EDC000000000000000000006B9F087C273AD00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011E816E1B9F7F8000000000000000000045288000000000000000000067FE761D80DE20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000617FBFD497701000000000000000000034030000000000000000000007FA4AFF7FA180000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000004EBFF6DABD7908000000000000000000030C300000000000000000000C27AF56DBFF7E8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F9105A20B0C900000000000000000056D4CADA8000000000000000002CD341168223F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C044DFED6AE38000000000000000000BF7FBD400000000000000000071D5ADFEC0004000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000040403FF4A88DB0000000000000000387F7D2FBF87000000000000000036C454BF700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000187BDFBC98D180000030000000219FF130C323FE710000000300000022C64F7EF7800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FAFFA29DEFF0000010000000036049EEDDE481B000000002000003FDEE517FD7E0200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030010;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h71DB8FC7800000040000005BC25EF8D7DE90F680000028000000F8FC66E382003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002D8E112A4093285000001D800003DFF39994CA6673FEF000006E0000028032419522006D00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003200D239208002B00000128000033FB1AA7BF795637F300000100000035000412512C0130000000000000000000000000000000000000000000000000000000000000000000000000000000000000000266252E034CBE0D0000007E00001FD6982EC0D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'hD065A7E00001F8000002C1F5CB01D2911900000000000000000000000000000000000000000000000000000000000000000000000000000000000000003EF25110DD04F87E000006B000979000545EDE8A80027A4003580000178FC82FC22297DF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000002802547C2A78576000000290001FA1C47857398788E17E000040000011B287950F8A180700000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C0254D8EFF841FC000003F8017CA2670014CA0039914FA00FF000001FE087FDC6CA18;
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94 .lut_mask = 16'h3120;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92 .lut_mask = 16'h0D08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91 .lut_mask = 16'hC840;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N28
cycloneive_lcell_comb \vga_ins|temp~54 (
// Equation(s):
// \vga_ins|temp~54_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~54_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~54 .lut_mask = 16'hF0D0;
defparam \vga_ins|temp~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N26
cycloneive_lcell_comb \vga_ins|temp~55 (
// Equation(s):
// \vga_ins|temp~55_combout  = (\vga_ins|temp~54_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94_combout ),
	.datad(\vga_ins|temp~54_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~55 .lut_mask = 16'hFE00;
defparam \vga_ins|temp~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N20
cycloneive_lcell_comb \vga_ins|temp~56 (
// Equation(s):
// \vga_ins|temp~56_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3])

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|temp~56_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~56 .lut_mask = 16'h0A0A;
defparam \vga_ins|temp~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00F1D68084FE6FC7FD4000000A432F3D1094000000AFF8FD9FC0405AE3C02109A8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FEA1FDB0628D3232C49101000000300BFFFFF403000000202248D3112C51836EE15FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002581107E00E2F5FF2AC1F7F8000007F006000003F8000007FBE0D53FEBD1C01F8200680000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300162749A9185A34E61800000007BE5A40D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'hEBF780000000619CB16862564B91A0030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000063E9A49BFF24059D0B7E80000000060FFFFFFC18000000005FB42F48093FF64967F180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F018E03203F1018E630800000001EBFC00001FF5A000000004319C6023F01301C603E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F3A9001C10EC516EC85C20000001FCF9DCDFC7CFE00000010E84DDA28DCA0E002773;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'hE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F3AF000C7641492C9C801400000210F7FFFFFBCB1000000A004E4D24A0FBEC003F73E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F3BF0001740019C79902D400001FFF04080408FFFE00000AD02678E6000BE0003F73E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F38600042807EA4201FF1400000DE84A01E01C85FC00000A3FE01095F80008001073E0000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000F3FF00052006EC06017FFD80001F802E03F009007E00006FFFA0180D800008001FF2D0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003811F0005EEDE08FD6B003B8003EF7A0200001417BFF000F71035AFC41EDDE8003E00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C130004873F3FFB5A3801E008150E77EFFDFB98280401E00716B7FFFFB84800320C0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h0500000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FCA540C33D646FC0000005E4F480AC00005EA0000D404BD9FC0000017D89BF30C0A9FFD00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE0540BA3844F16000000866B9881C00008060000E04655980000001A3C8871740A8FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FDE5073B94C9C300000018134F08800000F3C000004438A00E00000070E4CA7738286FF000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000280C90C1C32DFA100000000BDBE24000001C0E00000091F6D40000000216EC50E0C24005000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034263A4741FE80080000007FE5AB4000003A17000000B569FF80000004005FE0B897000B00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C003EDEE8B790AC000000F3F96400000002D000000009A7FFC000000D427B45DECF800F00000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h000000000000000000000000003FDDFE5410CF39C00000000323FC0000001C0E0000000FF53000000000E73DC20A9FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038DC17EE078809850000004451AC000000761B8000000D7288800000286404781DFA0EC7000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020A046FC04F059B38000002A74E0000000412080000001CB950000007366C7CC0FC800410000000000000000000000000000000000000000000000000000000000000000000000000000000000000000202002;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h6D80B2AE9C400000DE9B80000000940A00000000765FC000008E5D53406D800101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028400B12D1F8CFA0400000F07C00000000E001800000000B83C0000083FDC7E2D230008100000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C2010B3A069837D100003301FC0000002400080000000FE033000022FA065817342010F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015F7FCFE90EC0FD2600000A3EFA00000068FFC;
// synopsys translate_on

// Location: M9K_X104_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h580000017DF1400001926C0DC05FCFFBE80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000253FD8FD762792500000060023C000000101E02000000071001800000093791BAFC7FF2900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FDE01003042D48F900031C9B3A80000101002000000077364E100027C4AD08300201EFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008486EFFFD1FFB4A800389DF29400003034C00300000813EE4700054B7BE2FFFDD800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010300263D8DECAEF7F80401B8DFC0000127123F200000FEC7600807FBDD6DED7F190032200000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8BEA5A000D3F19CD297D3884348001AF8DEDFD60004F084F2FA52CE63F2C001697F47E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038B6EE3F2820E450474F37C4A08432814DDACC0053084140FB3CB8828983053F1DFBC70000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000001BA43BE03885879F270E7FF01E17420B211807217410BA1E03FFBC393CF8686701F5897E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BA49B2071824C13022037C01C17901850E1E0C00602720E80FB0110320C904301144976000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005643F245B008EEA8CC043F056CF0005F3FFFFF3E8003CD883F080CC759C4036890D09A800000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h0000000000000000000000000005643F880633B4C20D86D7E01F40600169D3F2E5E00180BE01FAD86C10CB7318047D09A8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005643F0C0FA1FE80FA306FC0228C70001EABF05E00038C5100FD8317C05FE17C0C3D09A80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000056CAEBC8457F7242AC54EB3411F30083903F02704033E20B25CA8D5093BFA884F5D4DE80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000056431;
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000008E0F000406C3FEE64033F5FFE804817FCFFCFFA04005FEEBF30099DFF8D808003C1C400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009FFF0005E7B00108F012FFF7FD020277FA17FB90100FFBFFD203C4000378E8003FFE400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009FFF0005FFF60C0A50C403FFFE000629CE1CE408001FFFF008C294081BFFE8003FFE400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008FFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h80067E700008C1E0F65FC0200DDFC738FEE40100FFFFC1E0C40003DFF8007FFEC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037F0006F978000FD2EFDE00014F7BF8200107FFBEA0001FFDD2FC0007A7F8003FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE00050FF6400008077BFFC0E0C2FB9FFE77D001C0FFF7F8040000BBFCE8001FC10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023FE0005D5AE00007A0D3CFFE944C01B7FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'hFE0088A7FFCFFC17800019EBE8001FF9000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FB00005D5E6000017BDF07FFA8005E74E1FF9F84057FF83FFFE00001BEBF800037E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010AC2FFFFB80002BFFFBFDFE0200101FFFF77FF500007FFFF90D4200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE60000137FF605FA64080DDFFFFFEC040993E83BFFF200009BFE0000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h000000000000000000000000000003F000000000000000000000000000000000000000000000000000000000000000000000212FEEEF80007FD683FE00081FFE00001FF05AFF80007FDDFD61000000000000000000000000000000000000373B000000000000000000000000000000000000000000000000000000000000000000003C221AFC39FDE0194A0003BFFA1FFF7000162603FFF70FD4111F000000000000000000000000000000000001DE1EE000000000000000000000000000000000000000000000000000000000000000000037FE3D67E00043FE9BFF04007F3F80003FF65FF00001F9AF1FF900000000000000000000000000000000000F2C0D;
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95 .lut_mask = 16'hEE50;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96 .lut_mask = 16'hF588;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N30
cycloneive_lcell_comb \vga_ins|temp~57 (
// Equation(s):
// \vga_ins|temp~57_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & ((\vga_ins|temp~55_combout ) # ((\vga_ins|temp~56_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96_combout ))))

	.dataa(\vga_ins|temp~55_combout ),
	.datab(\vga_ins|temp~56_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~57_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~57 .lut_mask = 16'h0E0A;
defparam \vga_ins|temp~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N2
cycloneive_lcell_comb \vga_ins|temp~50 (
// Equation(s):
// \vga_ins|temp~50_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~50_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~50 .lut_mask = 16'h5410;
defparam \vga_ins|temp~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N4
cycloneive_lcell_comb \vga_ins|temp~51 (
// Equation(s):
// \vga_ins|temp~51_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~51_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~51 .lut_mask = 16'hA820;
defparam \vga_ins|temp~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N30
cycloneive_lcell_comb \vga_ins|temp~48 (
// Equation(s):
// \vga_ins|temp~48_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~48_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~48 .lut_mask = 16'hA280;
defparam \vga_ins|temp~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N28
cycloneive_lcell_comb \vga_ins|temp~47 (
// Equation(s):
// \vga_ins|temp~47_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|temp~47_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~47 .lut_mask = 16'h4450;
defparam \vga_ins|temp~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N24
cycloneive_lcell_comb \vga_ins|temp~49 (
// Equation(s):
// \vga_ins|temp~49_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|temp~48_combout ) # (\vga_ins|temp~47_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\vga_ins|temp~48_combout ),
	.datad(\vga_ins|temp~47_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~49_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~49 .lut_mask = 16'h5550;
defparam \vga_ins|temp~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N14
cycloneive_lcell_comb \vga_ins|temp~52 (
// Equation(s):
// \vga_ins|temp~52_combout  = (\vga_ins|temp~49_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|temp~50_combout ) # (\vga_ins|temp~51_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|temp~50_combout ),
	.datac(\vga_ins|temp~51_combout ),
	.datad(\vga_ins|temp~49_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~52_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~52 .lut_mask = 16'hFFA8;
defparam \vga_ins|temp~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y67_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89 .lut_mask = 16'hCCB8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90 .lut_mask = 16'hACF0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87 .lut_mask = 16'hCCE2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88 .lut_mask = 16'hCAF0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N10
cycloneive_lcell_comb \vga_ins|temp~46 (
// Equation(s):
// \vga_ins|temp~46_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~46_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~46 .lut_mask = 16'h0E04;
defparam \vga_ins|temp~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N8
cycloneive_lcell_comb \vga_ins|temp~53 (
// Equation(s):
// \vga_ins|temp~53_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & ((\vga_ins|temp~46_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & \vga_ins|temp~52_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|temp~52_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|temp~46_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~53_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~53 .lut_mask = 16'hF080;
defparam \vga_ins|temp~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y5_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h0000000000021E7BFFE00208EDFDE003FFEDD41001FFF7DE10000000000000000000054A1421442412A00002D00010020002D0000000168080000000007FEFC002C01FC0000000000000000000000000000000000003FF00EC03FFFFA8045FFE00057FFFE009C03FF00000000000000000000549E421443C12A000029000000000025000000000BE4000000010000FFC7E006000000000000000000000000000000000000000FF80001FFEFC8244FFFFC01007DFFF00007FC000000000000000000005484421442412A0000220000FFC0001100000001AAFA800000000001FFC5F00610000000000000000000000000000000000000040100BFFFE241005FFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hF8020907FFFC0200800000000000000000000548443E442412A0000320001FFE000130000000026FE80000000FF0000C7FFFF800000000000000000000000000000000000000002F7FF00005D7FF00003FFEE80003FFFF000000000000000000000005484420442412A0000160001FFE0001A00000000048B00000000FFFE00003FFF7C0000000000000000000000000000000000000036DDCC0003FF7B80000077BFF0000FFFF900000000000000000000005484410482412A00001400000000000A000000002006000000000FFFF00000FF74000000000000000000000000000000000000001B00007FFFF00003DFF00003FFFF80003600000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000547F80FF01FE2A00001C00000000000E0000000057E0000000003F000007FFFC0C00000000000000000000000000000000000000000E7FC100001FFFEFFFFE000021FFFE0000000000000000000000005400000000002A00000C00007F80000C00000000104C000000000FFFF000001FFC00000000000000000000000000000000000000010FFFE000DE0001FFE0001EC001FFFC2000000000000000000000004400000000002200000C00005E80000C000000000A000000000003FFFC024000E800000000000000000000000000000000000000001E80000000019FFFFE40000000005E0000000000000000000000007C0000FF00003E0000080000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00004000000001FFC0000000008000003FFFE08000000000000000000000000000000000000000000FF0000007FC00000FF8000007FC0000000000000000000000000000000BD00000000000000000000000000000000000000000000003FFA01E0001000000000000000000000000000000000000000000000000000003FFFFF000000000000000000000000000000000000000000FF000000000000000000000000000000000B8000000000000000007FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h000000000021040000000002FDEFDDEFCF7FD006A2658615E69B0560000007E000000000000000000000000000000000000000000019C6835FFFBF3F7C802000000FBF37FFEE10586600000000000000000000000021040000000001F7F96B37FDF76004670CF9EEAD6B104000FFFF000000000000000000000000000000000000000000007B7E8383C07F400DF6C001FFFE00B784F1A05FB7A0000000000000000000000021040000000005FEFFF619D7EFE8047B9A46059118C8E003FFE000000000000000000000000000000000000000000001E83D731DC2FB400FF2F007F7FC00B7D1EE33AF05F0000000000000000007C00021FC0001C00005F59FF40B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hBBFBE806B0A8DF499C071EC007F408000000000000000000000000000000000000000000005BDF6D69FCFB44804FFFFFF80000B7CFE5BFBE7780000000000000000007C00021040001C000039FFCF4CBED7FF007FC0638581CADEF8000500F78000000000000000000000000000000000000000003B9DEEBD79BFB400002FFFBD00000B7F67AF5DEE770000000000000000003800021040003E0000BFEEF240B7FCF7405DDB2643581E19E0007004078000000000000000000000000000000000000000006B89FDE2A7F3F5F80926BF580007EBF3F951DFE4418000000000000000003800021040003E0000BF7DFF619DFF7F4005D10C1CFDFFEF5600C8001F8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000007FFE52FB6F326089FD52AFE001935DB6D29FFF800000000000000000007C0001FF80001C0000BEBF6FB37E95D74076C96B1B24D79D6E0001FFFCC0000000000000000000000000000000000000000005B97FF37DF9E20C00DF203EC00C11E7EFB3FFA7680000000000000000007C00000000001C0000BFFBDFDEFF7FFD4006333F6428019970002002F7C000000000000000000000000000000000000000000403FFFEE997E2D00CCF7F3CC002D1DA6DDFFFF008000000000000000000000000000000000000779FF82D07AF7F8005977B451068AE80007EEEFC000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000002100065CA46C7BFE438000709FF78DD94E9800210000000000000000000540001FF80002A000177F7E1C0E1F7BBA003743F3712E1A38001FF000A000000000000000000000000000000000000000000010348A399857E53FB3EFF4F3FF39F08667000B0200000000000000000005400013C80002A00017EDF8F003C7BEFA000280F7474A01A8000FFEEF8000000000000000000000000000000000000000000002AA04B9A77DEDFF0701E03C3FEDEFB96758155000000000000000000005400013C80002A00017FDE38DDC71EB7A000F5FDA500713000007FFBF0000000000000000000000000000000000000000000000007F099D1B7EEE3F83F0;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84 .lut_mask = 16'hFA44;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h3C00000000000000000000000000000000000000000000000000000000000000000001808069DBED00027901F9FEA0017FE7E02790003FF7E5804060000000000000000000000000000000000038E8C5C700000000000000000000000000000000000000000000000000000000000000000000FCD465C0BFFFFC5EFC0001FFFFE0000FDE8FFFFB00E98A4FC00000000000000000000000000000000000E7E8C5F9C000000001BEC01B0000000001C00000000000000000000000000000000000000000FFF2B61243FD007CFBFFC0400000FFF78F800FF0921B73FFC000000000000000000001800000000000039FE8C53E7000000001BEC01B00000000010000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000063FB6385FFF385E000FF7F003FFFC001E87BFFC871B7F180000000000000000000003C00000000000067F4804FF9800000000C1004A00000000000000000000000000000000000000000000000000000041FC7DDFFFFB9160046FFFFFFC0001EA77FFFEEF8FE080000000000000000000000420000000000009FFE8C5FFE40000000378C5D06000000000000000000000000000000000000000000000000000001F983FFFFFFF5600003FFFFFFF00001ABFFFFFFB067E00000000000000000000000180000000000017FFE805E7FA000000037391BA0000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h0000000015BE703FFFDF3E0001FF7E1FFFE0001F3EFFFF029F7A0000000000000000000000081000000000002F9D48C5FA3D000180004E0BC600010000010000000000000000000000000000000000000000000003EEEEFFFFF7AD00801FFFFFFE00413DFBFFFFDDDDF00000000000000000000000000000000000005FFFEC0D7FFE800180018D0C37000000000000000000000000000000000000000000000000000000033EFFFFFFF479A0003FBFFF7F00007FCBFFFFFFDF38000000000000000000000000000000000000BFC7F40ACBFF4005C01758097918034000000000000000000000000000000000000000000000000001ABC9F70FF0FEC0006FFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hFC0002DFC3FC3BE4FD600000000000000000000000000000000000017BFDC61BF7DFA004600C4CD9D2A185E0000000000000000000000000000000000000000000000000012FE3FBF7F1ED20007FFFFFFF80012DE3FBF7F1FD200000000000000000000000000000000000017DBE7A15FBB7A0000104021B87220720010002000000000000000000000000000000000000000000013FFBFFCFF00B2012FFFFFFFFC2013403FCFFF7FF2000000000000000000000001FF80000000000FEDFFB367F7DC005380B68F5186F2DE001F80000000000000000000000000000000000000000000001C8D92FFFFC2F2010FFFFFFFFC0013F0FFFFD26C4E0000000000000;
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h7E1DD7B62E643F800000000000000000000005400013C80002A00017FBCE76FB9CF77A000023DB641A0080007FFFE020010FF400000000000000000000000000000000000000F303F9B48B9DD39FDFFEBEF2EE740BE7F033C00000000000000000000540001FF80002A00017EF99FBD7E67FFA0001E684C8065C80007FFF800007FFFC000000000000000000000000000000000000100FFFFBFEC017A1BF80C07EE17A02DFF7FFFC000000000000000000000547F800001FE2A00013D727FB57F93BF20000E434421FEF00007F0000FF3FD020000000000000000000000000000000000000806601FD9BF647067F33F7BF90389BF66FE0198040000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h000005488400002012A0000B764781F0789B74000074217FFDE300000001FFFE01003F800000000000000000000000000000000000721A00023E5F3DFFFFC3F0FFFFEF3E9F100016138000000000000000000548841FF82012A0000B6C800000004DF400002FFFF7C008000004FFFF80010FFFC00000000000000000000000000000000000032103FDF77930035F80007EB00327BBEFF0213000000000000000000005488420442012A0000BF9007FFF8026B400000FFFDE001000000FFFF8200975EFC000000000000000000000000000000000003800907FFFF5EC003FB8C27B000DEBFFFF8040070000000000000000000548843E442012A0000BDA00FFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hC017B4000005910FF51000007A0000D77FE1000000000000000000000000000000000000000139F82A99C0FBFBAFE001FD7FB7C0E65107C7200000000000000000000549E421443FF2A0000BF2007FFF8012F4000006A5503C40000001FFFE0000FF5B4000000000000000000000000000000000000174F8817FF61F8003E3F1F0007E1BFF8047CBA0000000000000000000054A1421442112A00009B4002001000BE4000000593F4E0000007FFE10006FFFFFC000000000000000000000000000000000001FB8184007F45FE201344B2011FE8FF80006077E000000000000000000054A141FF82112A00005E40000000009E8000000DE8E3E0000007F80100F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h7FF7800000000000000000000000000000000000001DFEFFC0080F9BDF79F8CFE7FEF67C04007FDFEE000000000000000000054A1C00002112A00005E8001FFE0005E800000004E620000000780400FE7FE4090000000000000000000000000000000000001EFFFFE20807BDFDBF4924BFEFEF780411FFFFFE000000000000000000054E141FF823F2A00004C8003FFF0004C800000027C0F00000000007FFFE10841000000000000000000000000000000000000002C60360FFFF004023DFFEF000803FFFC1A018D0000000000000000000054A1421442412A00002D0003FFF0002D000000034DF300000001FF900027EF77800000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85 .lut_mask = 16'hDA8A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y13_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86 .lut_mask = 16'hFA0C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \vga_ins|temp~42 (
// Equation(s):
// \vga_ins|temp~42_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout  
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~42 .lut_mask = 16'hEC2C;
defparam \vga_ins|temp~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \vga_ins|temp~43 (
// Equation(s):
// \vga_ins|temp~43_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|temp~42_combout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|temp~42_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~43 .lut_mask = 16'h0E02;
defparam \vga_ins|temp~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \vga_ins|temp~39 (
// Equation(s):
// \vga_ins|temp~39_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3])

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|temp~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~39 .lut_mask = 16'h0033;
defparam \vga_ins|temp~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \vga_ins|LessThan1~21 (
// Equation(s):
// \vga_ins|LessThan1~21_combout  = (\vga_ins|LessThan1~18_combout ) # ((\vga_ins|Add1~16_combout ) # ((\vga_ins|Add1~20_combout ) # (\vga_ins|Add1~18_combout )))

	.dataa(\vga_ins|LessThan1~18_combout ),
	.datab(\vga_ins|Add1~16_combout ),
	.datac(\vga_ins|Add1~20_combout ),
	.datad(\vga_ins|Add1~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan1~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan1~21 .lut_mask = 16'hFFFE;
defparam \vga_ins|LessThan1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \vga_ins|always1~7 (
// Equation(s):
// \vga_ins|always1~7_combout  = (\vga_ins|LessThan0~18_combout  & (\vga_ins|LessThan2~36_combout  & ((\vga_ins|Add2~34_combout ) # (\vga_ins|LessThan3~36_combout ))))

	.dataa(\vga_ins|Add2~34_combout ),
	.datab(\vga_ins|LessThan3~36_combout ),
	.datac(\vga_ins|LessThan0~18_combout ),
	.datad(\vga_ins|LessThan2~36_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~7 .lut_mask = 16'hE000;
defparam \vga_ins|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \vga_ins|temp~44 (
// Equation(s):
// \vga_ins|temp~44_combout  = (\vga_ins|always1~2_combout  & (\vga_ins|always1~7_combout  & ((\vga_ins|always1~3_combout ) # (\vga_ins|LessThan1~21_combout ))))

	.dataa(\vga_ins|always1~3_combout ),
	.datab(\vga_ins|always1~2_combout ),
	.datac(\vga_ins|LessThan1~21_combout ),
	.datad(\vga_ins|always1~7_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~44 .lut_mask = 16'hC800;
defparam \vga_ins|temp~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \vga_ins|temp~40 (
// Equation(s):
// \vga_ins|temp~40_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.cin(gnd),
	.combout(\vga_ins|temp~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~40 .lut_mask = 16'h0A00;
defparam \vga_ins|temp~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \vga_ins|temp~41 (
// Equation(s):
// \vga_ins|temp~41_combout  = (\vga_ins|temp~40_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout ))))

	.dataa(\vga_ins|temp~40_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|temp~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~41 .lut_mask = 16'hA088;
defparam \vga_ins|temp~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \vga_ins|temp~45 (
// Equation(s):
// \vga_ins|temp~45_combout  = (\vga_ins|temp~44_combout ) # ((\vga_ins|temp~39_combout  & ((\vga_ins|temp~43_combout ) # (\vga_ins|temp~41_combout ))))

	.dataa(\vga_ins|temp~43_combout ),
	.datab(\vga_ins|temp~39_combout ),
	.datac(\vga_ins|temp~44_combout ),
	.datad(\vga_ins|temp~41_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~45 .lut_mask = 16'hFCF8;
defparam \vga_ins|temp~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \vga_ins|temp~58 (
// Equation(s):
// \vga_ins|temp~58_combout  = (\vga_ins|temp~45_combout ) # ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|temp~57_combout ) # (\vga_ins|temp~53_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|temp~57_combout ),
	.datac(\vga_ins|temp~53_combout ),
	.datad(\vga_ins|temp~45_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~58_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~58 .lut_mask = 16'hFF54;
defparam \vga_ins|temp~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N21
dffeas \vga_ins|temp[4] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|temp~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|temp[4] .is_wysiwyg = "true";
defparam \vga_ins|temp[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N28
cycloneive_lcell_comb \vga_ins|temp~60 (
// Equation(s):
// \vga_ins|temp~60_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|temp~60_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~60 .lut_mask = 16'h0A0C;
defparam \vga_ins|temp~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N6
cycloneive_lcell_comb \vga_ins|temp~61 (
// Equation(s):
// \vga_ins|temp~61_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|temp~61_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~61 .lut_mask = 16'hC088;
defparam \vga_ins|temp~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N0
cycloneive_lcell_comb \vga_ins|temp~62 (
// Equation(s):
// \vga_ins|temp~62_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|temp~60_combout ) # (\vga_ins|temp~61_combout )))

	.dataa(gnd),
	.datab(\vga_ins|temp~60_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|temp~61_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~62 .lut_mask = 16'h0F0C;
defparam \vga_ins|temp~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N4
cycloneive_lcell_comb \vga_ins|temp~64 (
// Equation(s):
// \vga_ins|temp~64_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~64_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~64 .lut_mask = 16'hB080;
defparam \vga_ins|temp~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y4_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N10
cycloneive_lcell_comb \vga_ins|temp~63 (
// Equation(s):
// \vga_ins|temp~63_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|temp~63_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~63 .lut_mask = 16'h2230;
defparam \vga_ins|temp~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N22
cycloneive_lcell_comb \vga_ins|temp~65 (
// Equation(s):
// \vga_ins|temp~65_combout  = (\vga_ins|temp~62_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|temp~64_combout ) # (\vga_ins|temp~63_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|temp~62_combout ),
	.datac(\vga_ins|temp~64_combout ),
	.datad(\vga_ins|temp~63_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~65_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~65 .lut_mask = 16'hEEEC;
defparam \vga_ins|temp~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97 .lut_mask = 16'hE3E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98 .lut_mask = 16'hD8AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99 .lut_mask = 16'hF0CA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \vga_ins|temp~59 (
// Equation(s):
// \vga_ins|temp~59_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~59_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~59 .lut_mask = 16'h3120;
defparam \vga_ins|temp~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \vga_ins|temp~66 (
// Equation(s):
// \vga_ins|temp~66_combout  = (\vga_ins|temp~2_combout  & ((\vga_ins|temp~59_combout ) # ((\vga_ins|temp~65_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\vga_ins|temp~65_combout ),
	.datab(\vga_ins|temp~59_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|temp~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~66_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~66 .lut_mask = 16'hEC00;
defparam \vga_ins|temp~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~105 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~105_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~105_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~105 .lut_mask = 16'h2320;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006400000000000000000000000000000000000000000000000000000009800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000160000000000000000000000000000000000000000000000000000001A00000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000103000000000000000000000000000000000000000000000000000000302000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014780000000000000000000000000000000000000000000000000000078A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE8000000000000000000000000000000000000000000000000000005FF000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000001FBC00000000000000000000000000000000000000000000000000000F7E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F7B60001FF00000000000000000000000000000000000000003FE0001B7BC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000077D00003BFC000000000000000000000000000000000000000FF700002FB80000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000D83C00036FC000000000000000000000000000000000000000FDB0000F064000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000882C000374C000000000000000000000000000000000000000CBB0000D24C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004C26000EE0C000000000000000000000000000000000000000C1DC00190C8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h0000000000000000000000000000017FBFD407BBE8000000000000000000000000000000000000000005F7780EFF7FA00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001063E5F0767B800000000000000000005280000000000000000000779B83E9F1820000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002418047BF1000000000000000000005E8000000000000000000023F78406090000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h018347D72000000000000000000005E8000000000000000000013AB8B06018D0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF677C1FE6000000000000000000004C8000000000000000000019FE0F39BFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002404C7A5FD6C800000000000000000004C800000000000000000004DAFE978C809000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002040D81E2E0800000000000000000000C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h000000000000000000041D1E06C081000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000052FFFE79FFFDF80000000000000000000BF400000000000000000003EFBFE79FFFB280000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000776FFC7FDE49D00000000000000000000DEC00000000000000000002E49EFF8FFDBB8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010E00C1CF2A44000000000000000000009E4000000000000000000010113CE0C01C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021BF9033DB610400000000000000000000FFC000000000000000000008A1B6F3027FED0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F7FFF35797AD00000000000000000000CF3CC00000000000000000003D7A7AB3FF7BD00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000011E978BC00000000000000000003FFF00000000000000000000F03A5E20000080000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~107 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~107_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~107_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~107 .lut_mask = 16'h8C80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~108 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~108_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~108_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~108 .lut_mask = 16'hC808;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h5DF2000DE600000000000000000000000000000000000000001BEC0013EEA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005C5A0009BD00000000000000000000000000000000000000002F6400168E80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005CEE00749F00000000000000000000000000000000000000003E4B801DEE8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003DC8C007EB20000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h000000000000000000135F800C6EF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000077E9C007DB00000000000000000000000000000000000000000036F800E7FB800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE9C00B70E00000000000000000000000000000000000000001C3B000E5FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CDE9C0097EE00000000000000000000000000000000000000001DFA400E5ECC00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF9C00D5CC00000000000000000000000000000000000000000CEAC00C7EFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000340640394980000000000000000000000000000000000000000064A700980F100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017402401D558000000000000000000000000000000000000000006AAE00D00BA0000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000027C03400DD180000000000000000000000000000000000000000062E801B00F900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000056806001AD280000000000000000000000000000000000000000052D6001801A800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000373BF00372B000000000000000000000000000000000000000000353B00BF7BB000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000004EFFFB7EEE79C90000000000000000000921240000000000000000000CE79DDEB7FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E6CD5FCB9ED80000000000000001765BE1F69BA00000000000000006DF74FEACD9C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00074664F8C000000000000000000272C0D19000000000000000000187C99CB80004000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000131FFF73FCB9FB0000002000000000383C1CCC0F47000000000100000037E74FF33FFE3E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001500127D3FAF370000003800000023604E4BF49C81A1000000060000007B3D7F2F920020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017D7FE5D8CAEAFD000001C0000000340BE8DEC5F40B00000000E000002FD5D4C6E9FFFFA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038F17;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h2237A1294000000A00000004BDBE7E0F9F6F4000000024000000A10163113A00300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000327F76D31CAC4FD000000B8000039BDF99B5EB667EF670000066000002FD8D4F32DBBF930000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300432690CB520500000040000000008AFFA17FD44000000000E000002802B442793080300000000000000000000000000000000000000000000000000000000000000000000000000000000000000003DFCBF3F7F8BEDF2000007E0000FEEB92662D1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h99275DFC0001F8000013EDF47FBF3F4EE60000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060CB1F09E173A1A0000034000756805FCEFFDCFE805AB8000B000001E973A1E43E348180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080CBFF802FC6F7C0000028000145FFFFCFF3DCFFFFE8A00004000001FB58FD007FB4406000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FCBCE7D6FB67B0000001F801F99BFF001F3E003FF667E00FF000001B79B7DAF9CB47;
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~106 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~106_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~106_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~106 .lut_mask = 16'h00B8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~109 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~109_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~108_combout )))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~107_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~106_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~107_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~108_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~106_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~109_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~109 .lut_mask = 16'hCFCA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~109_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~105_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~105_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~109_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110 .lut_mask = 16'hEFC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'hF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014BDB4ECFC6BE4000002A24CF41A80000FFE0000560BCD9010000011F58ECDCB6B410000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE0BDE20205FB16000002B2639B3940000F3E0000A73651935000001A37E81011EB4FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000106BF3387AFA5D6000000BF1FF8F800000F3C000007C3F63FC000001EE97D78733F5820000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000088011C18804E84800000058ACCBC000000E1C000000F4CD64C000000485C80460E2004400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EFE7A5ECFB6F4D8000000FBFAFBC000001A17000000F6D5F7C0000006CBDB7CDE979FDC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000424D0FE6288F3B8000000E407E600000002D000000019F80DC000000773C4519FC2010800000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h0000000000000000000000000006DDDE501C42F3F60000003322B80000001C0E0000000755330000001BF3D18A029EFFD800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000103DDFC27B5EDAE00000019BB2400000062118000000937620000001D6DEB790FFEF020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A005F80DE9ECDF0000005D20E0000000592680000001C12E8000003ECDA1E807E8015000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FAFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h6F83B6AE9EE000009BAF800000000408400000007D77400001DE5D5B707D9FFF7E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000160003FC1FCF816E000000FAA000000004000C00000001578000001D887CFE2FF0001A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000053BEFDC4BDFD77DC00003B9AFC00000034000A0000000F967700000EFBAFEFC86FDFF2800000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F77BCFEC0548C927800028DF0800000049002;
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h19F953E4D1FEFFFFFDC00000011620011A20000000EFFFFFDFE2C962A7E6300BE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005400347F96DCADF9887DF008000004FFFFFFFFFFC800000403EF8467ED4EDA7F8B00088000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D9E34569FD0FFBEFA49F7F8000011B48000004BF2000007FBE497DF7FC2FE5A8B1E6F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003803637A00D9C1EEFFE38000000080585AD2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h04800000000071FFDDE0E6C017B1B007000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001803A19E84EB6F7B2AFC80000001FDFFFFFFFFEFE00000004FD536BDB5C81E617006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011B63C0936B7749E4674940000001EFFC00001FFDE0000000A4B989E4BBBFF240F1B7000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013843003E150ACBF7AD7DF000000080872320184000000001EFAD7BF4D40A1F003087;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000118430016083E3F25ECFE9400000950F3FFFFF3CBE400000A7FCDE93F1F041200308700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001184200000B73DB237CFFB400001FFF9C08040EFFFE00000B7FCFB136FFF4000010870000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000118798005D77DED27EFFFB000000D6A2A01E01505BC0000037FEDF92DEFBFE8007F8700000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000003B4008004CFD96A7F6767FF80001F805E00000A807E00007FF9B9BF95FEFDE800600B20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002080280040521F7FF2B7DFBFFFFEFFEA00000055FFFFFFFF7FFB53FFBE12808004004100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009C0380048A00007F4071D10FC39FFCF7EFFDFBCFBFF0FC23E380BF8000144800700E4000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h4800000043EC500007924C4A80DFCFFBBF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013942343F47422FB700007ADFD6000000D0E1C2C000001AFED780003B7D00F8BF0B00A7000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000081ECF3EECFD42F50002FEFBFE800001A900254000007FF7DFD0002FD0AFCFDF3CFE04000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FDD7DE3BF76F6B03BC038DD76500000E0000001C00002DBAED700F7035BDBBF71EFEE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'hFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000109427F003B737FCFFC067FBD4A8000040A041208000054AF7F980FFCFF93B6003F10A420000000000000000000000000000000000000000000000000000000000000000000000000000000000000000112407C5EF9FFB6E6D39CF16F4740009FF8D2DFFE4000F8BDA3CE72D9DB7FFFDE8F809220000000000000000000000000000000000000000000000000000000000000000000000000000000000000000172B6FF3D2CF0266787FB7F46B0443C80042108006F088358BFB7F8799901C53F3FDBD3A000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000D744170877FF88B3F1FFFF0468F42F09BBC067643D0BC5883FFFE3F3647FF9843A00BA4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009B561E8FA32491B82A07FF0357293300293321002321BAB83FF815076249337C5E1AB76000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F403C329EF5FEAB87077D079FD0005F15BF6A3E8002DE782FB838755FEBDE530F00BF000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h0000000000000000000000000001F400720AC8765CEFDFEFE02FD7C000862CCD180000FAFD01FDFEFDCE9B84D413800BE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F40EFF27FD7F82E9B1EFE085EF7008208000410403BDE841FDE365D07FEFF93FFC0BE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F4017E917E1CDF7AE7CFFE41FF6027A7FFFFF87901BFE09EFCF9D7BECC1F225FA00BA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F403;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000E0F80040840111F7E7C07B837FFFEFBDEDEF7DFFFFB07780F9FBE20008408007C1C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF8007F820010170DC04D883FDFD7FFC0FFFAFEFF004C80EC380000106F8007FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF8005E00E080B8130004001F3E7B7DEDEFB69F3E00000032074041C01E8007FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007681;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h8007A10FFFFFE3F5FFFFC22C1020000001020D00FFFFEBF1FFFFFC2118004059000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F7F8006F90000000FE800FFFFEF6BF8100207FDBFFFFFE005FC00000027F8007FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000006F149BBFEFAEFFBFFFC200008600184000100FFF7FDD7DFF744A318000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003BFE0007DDC2000046F0090003DFF7FB7FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'hFFFFFEF0002403D8800010EFF8001FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000062A30FFFFFFFFF87FF9809000B1E000000067FF87FFFFFFFFC1141800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000382000007F9A98000FFDFF0280503FFFFC80065FFF800001070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FA72000101000EA0599D7FDDFFFFFEFFFE66C15C002020001BB7E0000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h000000000000000000000000000003F000000000000000000000000000000000000000000000000000000000000000000001F72FEF2D800040013E00FFDFFFFFFEFF8017600000006F3DFD3FE0000000000000000000000000000000000037FB0000000000000000000000000000000000000000000000000000000000000000000007DDFD07FBFFF0167B01104005E0008020379A03FFF7F82FEEE8000000000000000000000000000000000001DF3EE00000000000000000000000000000000000000000000000000000000000000000003805861A1BFFBFE8F2FF004000C000803FD3C7FFFFF61618680100000000000000000003C00000000000000F2E1D;
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101 .lut_mask = 16'hD9C8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h000000000040020000000002FDEFDDEFCF7FD007B27FA7F6F6F709E003FFF800000000000000000000000000000000000000000003E81F2EB027C29B60000000000FBE507D13FD3E85F0000000000000000000000040020000000001F7F96BF7FDF7600567B57DFF4FEBB1C0030000000000000000000000000000000000000000000000029D85FFF80782BDEDF6C001FFFFFF507C06EFE86E50000000000000000000000040020000000005FEFFF739D7EFE8056BFB5DB4157EC4A0000000000000000000000000000000000000000000000000006EC30CAA1D02BFFFF2F007F7FFFF502E154C30DD80000000000000000007C00040020001C00005F59FF61B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hBBFBE807B1B0FDD4DCC986E000100800000000000000000000000000000000000000000002180000380002BFFFFFFFFFFFFFFF50000710008200000000000000000007C00040020001C000039FFCF6DBED7FF007FD16B9EFDC64BBE000400FF8000000000000000000000000000000000000000006420004584402BFFF9EE77DDE7FFF50088688001098000000000000000003800040020003E0000BFEEF261B7FCF740555AE606101E1F6C008004058000000000000000000000000000000000000000006B900054540C1F27FFFDFFEFFFF81E0C0A8AA002418000000000000000003800040020003E0000BF7DFF739DFF7F400FD5DC1FEFFFBD5400F7FFE00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h000000000000000000000000000000000000000001FF5FE3182153060000A9E540001834A11671FEBFE0000000000000000007C00060060001C0000BEBF6FBF7E95D7403EE9DFFF9BFBD6FC00FE00020000000000000000000000000000000000000000000FFFFE0A1E03F04C00822C10400C83F01E141FFFFC0000000000000000007C0007FFE0001C0000BFFBDFDEFF7FFD401F937E3DF1FFE77C00DFFD000000000000000000000000000000000000000000000FFFF7CAEC57415000B21E134002209A85D4FFFFFC000000000000000000000000000000000000779FF82D07AF7F8005BE8E3B67C7D8C001801000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000001FFF7FC61110F3FE0460C1881FF3C27218FFBFFE80000000000000000007C0001FF80003E000177F7E1C0E1F7BBA003FEFEC6ED0C4B8000000002000000000000000000000000000000000000000000053FF2F8711A453BFB43FFE0BFF628362387D7FF200000000000000000007C0001FF80003E00017EDF8F003C7BEFA0016BFF7E8D57CB8001001100000000000000000000000000000000000000000000073F5DD81050879FF0893F2403FE78428307FEBF300000000000000000007C0001FF80003E00017FDE38DDC71EB7A000FFFFF62F9E5E000180000000000000000000000000000000000000000000000005F3FFE772908786E2063F1;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h000000000003DFF81FE0A80212121F3C0212000001FE07FEF000000000000000000017D0034002C00BE80002D00010020002D00000003AFF800000001F801000020016C0000000000000000000000000000000000003FF010802104077FFFFFFFFFB80801000203FF000000000000000000017D0034002C00BE80002900000000002500000001E7FE00000001FFFF00000000000000000000000000000000000000000000000FF8000029046FFFFFFFFFFFFD8800000007FC000000000000000000017D0034002C00BE8000220000FFC0001100000001BAFF80000001FFFE000020000000000000000000000000000000000000000004000010116AFFFFBFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFF58000000008000000000000000000017D0034002C00BE8000320001FFE0001300000000267E80000000FFFFFF0020000000000000000000000000000000000000000000000000EFFFBD7FF00003FFEF7FFFC0000000000000000000000000017D0034002C00BE8000160001FFE0001A00000000288100000000FFFFFFA7E000C000000000000000000000000000000000000000200003FFBFFF738000007BBFFFFFF0000100000000000000000000017D0036006C00BE80001400000000000A000000003C06000000000FFFFF87FF00C00000000000000000000000000000000000000000FFFFE7FFF0000000000003FFFFFFFFC000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h000017D806300C601BE80001C00000000000E000000005A060000000000000005FFFFF0000000000000000000000000000000000000001FFFFFFD01002000100000002025FFFFFE00000000000000000000017DFFC3FFC3FFBE80000C00007F80000C0000000039FC0000000030000000001FDC0000000000000000000000000000000000000001000040003FFFFFFFFFFFFF000080002000000000000000000000007C00000000003E00000C00007F80000C000000000E000000000003FFFC01BFFF0000000000000000000000000000000000000000001E810000000080000040000000205E0000000000000000000000007C0000FF00003E0000080000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00004000000001FFC000000000FFFF80000000800000000000000000000000000000000000000001FFF0000007FC00000FF8000007FFE000000000000000000000000000000FF000000000000000000000000000000000B700000000007C0000000001000000000000000000000000000000000000000000000000000003FFFFF000000000000000000000000000000000000000000FF000000000000000000000000000000000BF00000000001FFE200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  
// & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103 .lut_mask = 16'hCCB8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h011D8784253B9FFF3E00000000000000000007C0001FF80003E00017FBCE76FB9CF77A0003DFFBF1E5FE000000000220010FF40000000000000000000000000000000000005FBCFC074928581760FFFF813A068524380FCF7E00000000000000000017DFFC1FF83FFBE80017EF99FBD7E67FFA0003FFE9A79DE180000400000006FFFE0000000000000000000000000000000000005F0800050336982E407FFF811D0659302800043E00000000000000000017D8060000601BE80013D727FB57F93BF200006FF4641BFF80007FFFFF00000000000000000000000000000000000000000000FF2CFFF1A4613E4000B3F7C0009F218963FFED3FC0000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h000017D0037FFEC00BE8000B764781F0789B740000EFFFA0021100000001FFFF7EFFC0000000000000000000000000000000000000FC25800A00404200003CCF00001080801400690FC0000000000000000017D0036006C00BE8000B6C800000004DF400002FFFFFFFFC00007B000000010FFFC00000000000000000000000000000000000012100A310C0CFFC2077FB810FFCC0C21100212000000000000000000017D0034002C00BE8000BF9007FFF8026B400001FFFFFFFF8000071000020087EEFC000000000000000000000000000000000003C20F001020A07FFC07FFF84FFF814102001C00F00000000000000000017D0034002C00BE8000BDA00FFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hC017B4000007DBEEF7A000007BFFFF080000800000000000000000000000000000000000003EFDFDD67DB4877BA02041037FB84B6F9EEFEFDF00000000000000000017D0034002C00BE8000BF2007FFF8012F4000006D45FDC4000007600000000FFBF40000000000000000000000000000000000001FCFDC10040207FFC1FFE0FFF81000000EFCFE000000000000000000017D0034002C00BE80009B4002001000BE40000005DB36B0000007FFFEFFF004210000000000000000000000000000000000000007FFCFFFEF62FE00040008001FD1FFFFFDFFF8000000000000000000017D0036006C00BE80005E40000000009E80000007EE0BF0000000002100F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h6EF7FFC000000000000000000000000000000000001FFFFBE00200640086073818000980000077FFFE00000000000000000017D0037FFEC00BE80005E8001FFE0005E800000038FFA60000007FFFFF00000000000000000000000000000000000000000000003E000DFF9E50FFBF04083FFFC29FFFEE001F0000000000000000000017D0036006C00BE80004C8003FFF0004C800000004C0FE0000000007DFDE7E7EEDC00000000000000000000000000000000000013FFC9FDF1F04100000800002083FFFFE4FFF2000000000000000000017D0034002C00BE80002D0003FFF0002D000000039AAAC000000000000027EF76EC0000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h3C0000000000000000000000000000000000000000000000000000000000000000000020A1000000FFF484FBFFFE80007FFFF7C84FFFC000002140000000000000000000000FF000000000000038ECCDC700000000000000000000000000000000000000000000000000000000000000000000DC5448E0A80019A227FBFEEFFDDFF7F81162000001C48A0EC00000000000000000001818000000000000E7ECCDF9C000000000E602BE8000000001C00000000000000000000000000000000000000000FFF7F7F053FD008280407FFFFFFF000010400FF283FBDBFFC0000000000000000000318C0000000000039FECCD3E7000000000E602BE8000000001E000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h000000000000000000000000000000000000001FFDFF8DC8037B225480080FFC0000081107B006EC7FEFFE0000000000000000000023C40000000000067F4C0CFF9800000003C4760A0000000003E0000000000000000000000000000000000000000003FEFF7400003F99E030000000000201EE7F00000BBFDFF0000000000000000000006426000000000009FFECCDFFE4000000025BDC7F4000000003F0000000000000000000000000000000000000000001FFBB9580005FE6020000000000000019FE80006E767FE0000000000000000000006186000000000017FFEC0DE7FA00000002FF93EA8000000007F00000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h000000006FBEFFC0001FBF00000081E00000001F7E0000FFDF7D8000000000000000000000481200000000002F9D4CCDFA3D00018000CE6F9EC000000007F80000000000000000000000000000000000000000000DEFA00000036F62104000000002013DF00000017DEC0000000000000000000000C00300000000005FFFEE1D7FFE8001C0000FCFAB800180000FF800000000000000000000000000000000000000000007FFE400000CFFC0308000000002007FCC000009FFF80000000000000000000000BFFD0000000000BFC7F61ACBFF40064064FA0DCB980240000FFC00000000000000000000000000000000000000000007FFE201D008FED022000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h000002DFC402F011FFF00000000000000000000000400200000000017BFDC73BF7DFA005E0706EDDD2BA87E0001FFDC0000000000000000000000000000000000000000003CFEC07F009E8840000000000000045E403F80DFCF000000000000000000000007FFE00000000017DBE7B35FBB7A002E1C4831FE72B8FA001DFFFE0000000000000000000000000000000000000000003F1701DC408128098000000000240520408EC03A3F0000000000000000000000060060000000000FEDFFBF67F7DC007783F69FC6B6F0CC001FFFFE00000000000000000000000000000000000000000036EFCBFF80E128080000000000040500C0FFF4FDDB0000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104 .lut_mask = 16'hEA62;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~111 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~111_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110_combout  & (((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~111_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~111 .lut_mask = 16'hADA8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y3_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~112 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~112_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~112_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~112 .lut_mask = 16'hEE30;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~113 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~113_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~112_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~112_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~112_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~112_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~113_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~113 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~114 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~114_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a301 )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout )))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a301 ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~114_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~114 .lut_mask = 16'hCFC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~115 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~115_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~114_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~113_combout ))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~113_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~114_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~115_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~115 .lut_mask = 16'h3A0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~116 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~116_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~115_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~111_combout ))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~111_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~115_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~116_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~116 .lut_mask = 16'h2E22;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \vga_ins|temp~67 (
// Equation(s):
// \vga_ins|temp~67_combout  = (!\vga_ins|always1~6_combout  & ((\vga_ins|temp~66_combout ) # ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~116_combout ))))

	.dataa(\vga_ins|temp~66_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~116_combout ),
	.datad(\vga_ins|always1~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~67_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~67 .lut_mask = 16'h00BA;
defparam \vga_ins|temp~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N9
dffeas \vga_ins|temp[5] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|temp~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|temp[5] .is_wysiwyg = "true";
defparam \vga_ins|temp[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'hEA28001759000000000000000000000000000000000000000024BA000515C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003EAB000084300000000000000000000000000000000000000003084000355F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003EA08005D080000000000000000000000000000000000000000042E000415F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EA100004100000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h0000000000000000000208000215C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C00000320000000000000000000000000000000000000000000013000000D00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AC01000D4580000000000000000000000000000000000000000068A800200D400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E810001D100000000000000000000000000000000000000000022E000205E000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003CC480080100000000000000000000000000000000000000000120000068CF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023440800A23000000000000000000000000000000000000000000311400408B100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000027E140026290000000000000000000000000000000000000000002519000A1F90000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000043007C02AE900000000000000000000000000000000000000000025D500F8030800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000460C000111980000000000000000000000000000000000000000066230040C988000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005E37D8021FA00000000000000000000000000000000000000000017E100EFB1E800000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006800000000000000000000000000000000000000000000000000000005800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000200000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000020200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F9400000000000000000000000000000000000000000000000000000A7F000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000003F9A0000000000000000000000000000000000000000000000000000167F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B7880000008000000000000000000000000000000000000000400000047B4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFA000004F4000000000000000000000000000000000000000BC8000017FC0000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000FFC0000070800000000000000000000000000000000000000043800000FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017ED8000E70C000000000000000000000000000000000000000C39C0006DFA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FBC000030D80000000000000000000000000000000000000006C300000F7E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~126 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~126_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~126_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~126 .lut_mask = 16'hE040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~124 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~124_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~124_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~124 .lut_mask = 16'hA088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~125 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~125_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~125_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~125 .lut_mask = 16'h00B8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N2
cycloneive_lcell_comb \vga_ins|temp~81 (
// Equation(s):
// \vga_ins|temp~81_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~124_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~125_combout ) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~124_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~125_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~81_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~81 .lut_mask = 16'hCC8C;
defparam \vga_ins|temp~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000177BFA80045900000000000000000000000000000000000000000026880097F7BA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000073EEDF02BA6000000000000000000000C000000000000000000005975036DDF380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000175FED94041E0000000000000000000040800000000000000000001E08026DFEBE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000133;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'hFEBC805070000000000000000000052800000000000000000003A2C04F5FF32000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009041E08E059000000000000000000005E800000000000000000002681C41E0824000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000801D800395000000000000000000005E800000000000000000002A70007600400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001420018900915000000000000000000001E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000002A2402460010A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E6F6B42853D9800000000000000000004C8000000000000000000026F6850B5BDBF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000776BF37510C12000000000000000000004C80000000000000000000120C22AB3F5BB80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F7AFFFE5B0BA600000000000000000000120000000000000000000019F0329FFFD3B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'hC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC46BF7C80F68000000000000000000001E0000000000000000000005AC04FBF58872000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000269C00C830096400000000000000000000B34000000000000000000008240304C00E5A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000120004C322820000000000000000000000AD4000000000000000000000105130C800120000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000004CFFFBB07300D90000000000000000000AF3D40000000000000000000EC0338277FFEE80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000027EFFCD984D6700000000000000000029CB34E500000000000000000031AC866CFFDF90000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003BFFF999B85EF0000000000000000000DEB35CC0000000000000000002DE876267FFFF000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000008010189664828000002000000000004340C2B0C0000000000100000050699A460200400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010002D80345E0800000140000000360CFD73AFCC5A00000000A00000041E8B004D0002400000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FD7EB144E46A26000000C00000003E0CBE121F4C1F00000000C00000191581C8A35FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003EFFE4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'hFAE85EE6C00000170000007B4382C728D070BF8000003A0000005DDE05D7C9FFDF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300A5E4C84C8520000004800000644C4223F1108C8980000008000001204485C9E9403000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003400A240084D200000000380000024C95504082AA4C900000062000000002C840091400B00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003DF8AD176321E90200000660001FDE96A584C8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h695A56FE00019800001025E031BA2D47E700000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8AE4F43D072F0000000D000F2FB03008210403037D3C002C80000035382F1BC9D47FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0A8C7F58790000000041000FBA43B04A6D848370977C0021800000002786BF8C5C3F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A81E2504941C0000000800831118000528000622304004000000060A48291E15C0;
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~127 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~127_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~127_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~127 .lut_mask = 16'h2320;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N12
cycloneive_lcell_comb \vga_ins|temp~82 (
// Equation(s):
// \vga_ins|temp~82_combout  = (\vga_ins|temp~81_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~126_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~127_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~126_combout ),
	.datac(\vga_ins|temp~81_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~127_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~82_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~82 .lut_mask = 16'hF0E0;
defparam \vga_ins|temp~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040A929C8A08D18000004000002E040001408000081D000000800000E2C4144E535418000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001EE0A9ED2082A2A0000000120806F880001120000047D80412000000015150412DF54FDE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FDEAE404BB17A860000013F09EC700000040800000389EC3F2000001857A374809D5EFE000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000177FE830152F15980000006ECB2900000003300000002534FFC00000076B3C6A0305FFBA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000170180818440FBB000000004820480000020000000004810480000000377E0886040603A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E2003201A18C444000000000118000000040800000006000C0000000888C6160120011E00000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h000000000000000000000000001DDDCC2C00B5B4300000003F0144000000200100000008A43F000000030B6A400D0CFFEE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BFFC800000F725900000055BAC8000000040800000004C76E8000002693BE000004FFF600000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF040015170C8000007B7D000000001806000000002FB70000004C3A2A04082FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h9640046122200000615400000000E001800000000AA0800001112188009A50008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024000AA0053055800000022800000000800040000000011000000068022802440008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000195BCD59DBA40F7E900003FE3DC0000002800050000000EF1FF000025FBC097FEEACFEA60000000000000000000000000000000000000000000000000000000000000000000000000000000000000000108845007F23426F080002D40FE00000011FFE;
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h20000001FC0AD000043D90B13F80280440000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E001028C05086030000658454000000C05E80C000000A8869800030084280C502001C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E5FEEFFCE82F02F00001DF647A800001690025A000007789BEE00007D0BD07CFFDFFE9F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000830C00A4294313C0016089F800000DFFFFEC000005A441B000F230A509400C3000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019F0208308E82500800019240AA80000912EDD224000055409260000402905C4304103C6000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017D7CD85EF90E477A28032E873F480087F9F3FFF84004FF385D300516B89C2FDE86CFAFA00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000844800C2D1FF088038A448824BA00259FBDED7E6B001749844894700443FE2C0C024884000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000011341B0FEA014710C8600000385000D800C7F9C846C0028700000184C238A015FC340B2200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D7493C702800148B897402049430120024331D0002078A40100BA4744A8007038F44BBE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003343FE392EFC13177B4B82007020005FEFBF7DFA800123A01074B7B8360FDD271FD0B3000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h0000000000000000000000000003343FB9E057C2B280380800500F000096A4095A40003C02800407005350FA81E77D0B30000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003343193985E807F13C910208133800FE7FFFFF9FC007320410224F23F801E8672410B3000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000314A00003280812512A100D80C0002040000000810000C06C021522920405B000014A300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033430;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h000000000000000000000000000051F38000FF6BFCE1298CF07837FC7FFBCE9CF7FFCFFB0783CC6521CFFFBFE00043E380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400B8001DF700017878934C80002008805280440100004CB24787A0003BEE000440000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B80020FE1FFF52E0BFFFFFFF7F3FFFE1FFFE3FBFFFFFFF41D2BFBE1FC1000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000297E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h000059776E7EBC13F65FC0281820080401060500FFFFF20F5FFFFBE6E0003FA780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8001F8BC00000510210000509407FFFFF80240800000022800000F47E0007FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070010002D0C91401471884003F3FFDF79FFE7BEFFF3F00080638200804C210002000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000214307FAF7D0D37FFEE9BF7FF7FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'hFFFFF65FFFFBFC2FFFFFC70A1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000187C0003D7C2FFBEF7BDF07FF2800210000002000053FF83FFFFFFFFD2FBE0000F86000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004C080004006567FFF00201FFFFFFE00003FFF9A0000000000C800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A1FF7EF7FF6E1F81BDFFFDFFFFFFFFBF607E1FBFFFDFFFE14000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000001C0E00000000000000000000000000000000000000000000000000000000000000000000F725EF3F8000001E100180000000008020001E0000007F3DF97FC00000000000000000000000000000000000C8C4C0000000000000000000000000000000000000000000000000000000000000000000060013F806021FFFBFFEFFBFFFFFFF7FDFFD7FFE000807F0000800000000000000000000000000000000000601E0180000000000000000000000000000000000000000000000000000000000000000000F6D7F55FFFFBFEAFBFF0040000000803FF7D7FFFFFFEABFAFFE00000000000000000003C00000000000001003F0;
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h6406006CC101000800000000019D00C00E600000000004002020CD101809810B30000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003BEA0984684559DAB61009CC000004FF7FFFFFBFC800000CF4021B56E6A885887415F700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000067C1062940110043D0A600040000124B7FFFFFB402000008001942E0802200A51800F8800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018010082004C38A5001000000000040818C2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h040800000000020029470C801040200600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003EBE84164FFD372B6618100000001F1FFFFFFFFE7E000000020619B73B2FFC9A087FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000048182020940AFE44150E400000009403FFFFE00A000000009C2A089FD4000101060CE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FE8002200028E8282BA90000000860700001818000000005750505C5200110007FC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'hE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FEE000A767EF252207FE000000B597FFFFFFFAEF4000001FF811293DFFBFC001FFCE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FC800018A8C0608EB01000000003023EFFDF101000000002035C4180014000000FCE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005BF98001D5FD559CEDFF4400000D9A2840C08D063C000008BFEDCE6AAFEBE0006FFCE0000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000030C118001312687604E9800000000FFF5FFFFFFFFC0000000065C81B801220000420D200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007AF58001FEDDFF0254FFF43FFFEFFA2000000117FFFFFF0BEFCA903FFEDFE0007FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201380003CC0C000118A28E008619148140A04A2600401C414620000004F000042000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~128 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~128_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~128_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~128 .lut_mask = 16'hBA98;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~129 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~129_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~128_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~128_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~128_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~128_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~129_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~129 .lut_mask = 16'hAFC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N18
cycloneive_lcell_comb \vga_ins|temp~83 (
// Equation(s):
// \vga_ins|temp~83_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & ((\vga_ins|temp~82_combout ) # ((\vga_ins|temp~56_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~129_combout ))))

	.dataa(\vga_ins|temp~82_combout ),
	.datab(\vga_ins|temp~56_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~129_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~83_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~83 .lut_mask = 16'h0E0A;
defparam \vga_ins|temp~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h020000000000000000000000000000000000000000000000000000000000000000000000231820120008B30002015FFE8010003340000000062100000000000000000000000FF00000000000004007380080000000000000000000000000000000000000000000000000000000000000000000136FCB3F7FFFFCDDFFFFFFEFFDFFFFFFEECFFFFFFF34FDB2000000000000000000001FF800000000000100C7380020000000001882BD80000000000000000000000000000000000000000000000000005CDDB7E493FC00F9000000000000000027C00FF249FB6FFE800000000000000000003E7C000000000004060738C808000000001882BD8000000001E000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h0000000000000000000000000000000000000006004BBB6000C7BDFFFFFFFFFFFFFFFFEF784003B7748018000000000000000000003C3C0000000000081CA7F9060400000003021484000000000000000000000000000000000000000000000000000003EDFF327FFF7BE16010000000000201E9F7BFFF833FFFF0000000000000000000007BDE0000000000107E073827820000000002080EA000000003F0000000000000000000000000000000000000000001006F60FFFFA029EFE7FFFFFFFFF9FDE5017FFFC5BC8000000000000000000000007E7E0000000000219907F8582100000000040254E000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h000000006DF7ED7FFFEF7E00000000000000001FBDFFFFADFBFD800000000000000000000077EE00000000004762A73805D880000001B04460C001000007F8000000000000000000000000000000000000000000000003FFFFECD2FF6FFFFFFFFFFDBEC20DFFFFF000000000000000000000000000FFFF00000000008E0003F0880C4000400042C3D280008000000000000000000000000000000000000000000000000003FF0FFFFFFE7980100000000002007FDBFFFFFC3FF80000000000000000000000BFFD0000000001133883F1344E200380600604BA400100000FFC00000000000000000000000000000000000000000007E647FA57FE003FFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'hFFFFFD001FFA07F891F8000000000000000000000040020000000000250231E0C8A70001802022000C4A020000000000000000000000000000000000000000000000000007EFFFF7FFFFA96000000000000001A57FFFFBFFFDF800000000000000000000007FFE0000000002325991E235491007F08030007C09084001DFFD80000000000000000000000000000000000000000007EE8FEA33FFBF7C3FFFFFFFFFFF1FBF7FF317FC5DF800000000000000000000007FFE0000000002792E10C182B29002402401095100B3200000000000000000000000000000000000000000000000000760D27FFBEC2B6000000000000001B50DFFFF92C1B8000000000000;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h7E1FF7B8F7E7DFFF3FC000000000000000000280000C300001400003E5900140026AB00002FFDF7F6FFDA0007FFFFFDE06F008000000000000000000000000000000000000FF5C01F9B0DFE3ED7F00003F2DF1FEC367E00EBFC00000000000000000129FFC00003FF948000393200020012110000217DEDEE67100000000000007FFFF000000000000000000000000000000000000FFFFFFBFB33F58FF7FFF3FFF3FC6BF337F7FFFFFC00000000000000000129FFE00007FF94800092A4000A000942400000FFFFFEC10800000000000000000000000000000000000000000000000000000FDD8FFF0EC6FBE7DFF373FBFEFDF7D8DC3FFE6EFC0000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h0000129FFF7FFEFFF948000088807A078044A000009FFFFFFFFE00007FFE00000000000000000000000000000000000000000000007E2700384C7C2203FFB40B7FF0110F8C8700391F800000000000000000129DEF7FFEF7B94800009103800070220000000BFFFFFFF600007AFF7FFF7EF0000000000000000000000000000000000000000620000018DEC003BFA8057F7000DEC600002118000000000000000000129FFF7FFEFFF94800000201000020114000001AFFFFFFF800007EFFFFDF778E100000000000000000000000000000000000003C006000001B10002790027D000236000001800F000000000000000000129FFF7FFEFFF9480000A0000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00024000000297EFD2B000007AFFFFD77FD17FC0000000000000000000000000000000000004D50461A07B640417DFFEFA0049B78161882AC8000000000000000000129FFF7FEEFFF9480001040080004009200000006021200000000800000000FF3BC000000000000000000000000000000000003F8787FFFFFFF3FFFFFFFFFFFFF3FFFFFFF8787F000000000000000000129FFF7FFEFFF948000440005FFE800008000000800C0500000000000000001200000000000000000000000000000000000000178B25FFFEF7FFE080E041C041FFFFFFFFF9347A000000000000000000129F7F7FFEFFF948000088006001800440000000A04EC00000007FFCFFF0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h0040400000000000000000000000000000000000001FC343C0083074230138C720390B83040070B0FE000000000000000000129FFF7FFEFFF9480000C00040008000C00000003C170E0000007FFDFFFE6DE596C00000000000000000000000000000000000010186120860650248FBF7C41029800410186000000000000000000000129FFF7FFEFFF94800021000000000021000000002010E0000000007DFDE7E7EEDC000000000000000000000000000000000000100032020E0BEFFFFFFFFFFFFDF400001300020000000000000000000129FBF7FFEFFF948000000000000000000000000060094000000000000027EF76EC0000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h0000000000004187E01FFFFFFDFFFF3FFFEFFFFFFE01F82000000000000000000000129FFF7FEEFEF948000000002FFD00000000000004007400000000000000040016C000000000000000000000000000000000000040FFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFC000000000000000000000129FFF7BFEFFF9480000200030030001000000001EC1300000000000000000000000000000000000000000000000000000000000007FFDDFFFFEEFFFFFFFFFFDDFFFFFFFFF8000000000000000000000129FFF7FFEFFF9480001400020010000A000000001004000000010000000200000800000000000000000000000000000000000003DDDFBFFFEEBEFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFDF7DFFFFFFFFF00000000000000000000129FFF7FFEFFF9480000C00000000000C000000000080000000000000000000000000000000000000000000000000000000000007FEF7FFEFB7FD7FF00003FFEFFBFFFFFFFFF80000000000000000000129DEF77EEF7B94800008000000000004000000001F7E000000000000000000000000000000000000000000000000000000000000C6DDCFFFBFFF7380000073BFFFFFFFFFFEC00000000000000000000129FFF7FFEFFF948000080001FFE00004000000005FE00000000070000000000008000000000000000000000000000000000000001FFFFFE7FFF0000000000003FFFFFFFFFE00000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h0000129FFE3FFC7FF948000000000000000000000000005E6000000003FFFFF02000008000000000000000000000000000000000000001E6E7FC801000000000000002005FFFFFE000000000000000000000129FFC3FFC3FF948000000000000000000000000029A0000000003FFFFC07FFE0200000000000000000000000000000000000000001800010003E00000000001F000200006000000000000000000000003800000000001C0000000000210000000000000004000000000003FFFC03FFFFE8000000000000000000000000000000000000000001FF8000007F7FFFFFBF8000007FE0000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000200000000000000000000000000000000000000000000001FFF0000007FC00000FF8000007FFE00000000000000000000000000000042000000000000000000000000000000000B700000000007FFFA01FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000007FFE000000000462D1280630B00801109A38C2086C0E8003FFFFE000000000000000000000000000000000000000000604E7514BC85B641FFFFFFFFFF001BE80F402B94818000000000000000000000077EE0000000004C86690C0C20AC80318BB8410A0846A0000000000000000000000000000000000000000000000000006C1F2EC79F7FB3DEDF6C001FFFFFF3FFFE65DD3E0F800000000000000000000007FFE0000000000E10061E228914003144102B2C4C6014003FFFFF0000000000000000000000000000000000000000006038300D5E27F20000D0FF80000013F91EAC030700800000000000000000000007FFE00000000088A60E3F0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h4444C4010F5B208D427A892000000800000000000000000000000000000000000000000007C1BFEEDFFFFF27FFFFFFFFFFFFF93FFFFEDFFF61F800000000000000000000007FFE0000000009600303311280640003A0C1966089406007BFB00000000000000000000000000000000000000000000047A1B44F87FF20002000040100013FF87C8B617880000000000000000000000077EE00000000018D50D3F08C32A0008A00001CBA00014000000058000000000000000000000000000000000000000001FEFFFEFDFB82BFFFFFFFFFFFFFFF5177EFDFFFDFE000000000000000000000007FFE0000000001C8A611E22109200222C6FF310789222000800000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h000000000000000000000000000000000000000001BF7FFBB82F7B2000008B2440000137BD0777FFBF6000000000000000000000007FFE0000000001950970C0D6A28004934BFFF7EF9EA1200FFFFFCC000000000000000000000000000000000000000000256A06E51E61DFBFFADF3ED7FF7EE19E29D815A90000000000000000000000007FFE000000001109528000680422031ECBF8FC6F20004002000080000000000000000000000000000000000000000000FFFF7FF8D77E100009880C64000A1FBA47FFFFFFC0000000000000000000000000000000000012B6000120156A1200029BFB7DF57DD4001FEEF7DC00000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000000C10081BA5FDBC401FFBF3F7FE008F6BE97604020C0000000000000000002800000000001400002A0B063F18294500000B7F8E8D9F5840000000000000000000000000000000000000000000000000000F3EFFFFBD5473CFFBFBE1F7FFFCF32AAE7FFFDF3C000000000000000000280000C30000140000212610000214930001837FF79F7FD10001FFACFBE000000000000000000000000000000000000000000DF98227FD3E79600FF6E1DBFC01A79F2FF80067EC000000000000000000280000C3000014000036AC402200894B00000A7FAFF6F3AA00000000800000000000000000000000000000000000000000000FF3FFEF9FBC77FFE3FE001;
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~119 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~119_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~119_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~119 .lut_mask = 16'hF0CA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \vga_ins|temp~69 (
// Equation(s):
// \vga_ins|temp~69_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~119_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~119_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~119_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~119_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~69_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~69 .lut_mask = 16'hBBC0;
defparam \vga_ins|temp~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y7_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~117 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~117_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~117_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~117 .lut_mask = 16'hDC98;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~118 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~118_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~117_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~117_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~117_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~118_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~118 .lut_mask = 16'hBC8C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \vga_ins|temp~70 (
// Equation(s):
// \vga_ins|temp~70_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~118_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|temp~69_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|temp~69_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~118_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~70_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~70 .lut_mask = 16'h5410;
defparam \vga_ins|temp~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \vga_ins|temp~68 (
// Equation(s):
// \vga_ins|temp~68_combout  = (\vga_ins|temp~40_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout ),
	.datad(\vga_ins|temp~40_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~68_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~68 .lut_mask = 16'hE200;
defparam \vga_ins|temp~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \vga_ins|temp~100 (
// Equation(s):
// \vga_ins|temp~100_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & ((\vga_ins|temp~70_combout ) # (\vga_ins|temp~68_combout ))))

	.dataa(\vga_ins|temp~70_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|temp~68_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\vga_ins|temp~100_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~100 .lut_mask = 16'h0032;
defparam \vga_ins|temp~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \vga_ins|temp~71 (
// Equation(s):
// \vga_ins|temp~71_combout  = (\vga_ins|always1~3_combout ) # (\vga_ins|LessThan1~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|always1~3_combout ),
	.datad(\vga_ins|LessThan1~21_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~71_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~71 .lut_mask = 16'hFFF0;
defparam \vga_ins|temp~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \vga_ins|temp~72 (
// Equation(s):
// \vga_ins|temp~72_combout  = (\vga_ins|temp~100_combout ) # ((\vga_ins|always1~2_combout  & (\vga_ins|temp~71_combout  & \vga_ins|always1~7_combout )))

	.dataa(\vga_ins|temp~100_combout ),
	.datab(\vga_ins|always1~2_combout ),
	.datac(\vga_ins|temp~71_combout ),
	.datad(\vga_ins|always1~7_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~72_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~72 .lut_mask = 16'hEAAA;
defparam \vga_ins|temp~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y1_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~120 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~120_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~120_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~120 .lut_mask = 16'hD9C8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~121 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~121_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~120_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~120_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~120_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~120_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~121_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~121 .lut_mask = 16'hDDA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y67_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y66_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~122 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~122_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~122_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~122 .lut_mask = 16'hF2C2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~123 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~123_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~122_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~122_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~122_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~122_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~123_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~123 .lut_mask = 16'hBCB0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N22
cycloneive_lcell_comb \vga_ins|temp~73 (
// Equation(s):
// \vga_ins|temp~73_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~121_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~123_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~121_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~123_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~73_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~73 .lut_mask = 16'h2320;
defparam \vga_ins|temp~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N30
cycloneive_lcell_comb \vga_ins|temp~77 (
// Equation(s):
// \vga_ins|temp~77_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~77_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~77 .lut_mask = 16'h2320;
defparam \vga_ins|temp~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y68_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N24
cycloneive_lcell_comb \vga_ins|temp~78 (
// Equation(s):
// \vga_ins|temp~78_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~78_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~78 .lut_mask = 16'hC808;
defparam \vga_ins|temp~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N8
cycloneive_lcell_comb \vga_ins|temp~74 (
// Equation(s):
// \vga_ins|temp~74_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~74_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~74 .lut_mask = 16'h2320;
defparam \vga_ins|temp~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N2
cycloneive_lcell_comb \vga_ins|temp~75 (
// Equation(s):
// \vga_ins|temp~75_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~75_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~75 .lut_mask = 16'h8C80;
defparam \vga_ins|temp~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N12
cycloneive_lcell_comb \vga_ins|temp~76 (
// Equation(s):
// \vga_ins|temp~76_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|temp~74_combout ) # (\vga_ins|temp~75_combout )))

	.dataa(gnd),
	.datab(\vga_ins|temp~74_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|temp~75_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~76_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~76 .lut_mask = 16'h0F0C;
defparam \vga_ins|temp~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N18
cycloneive_lcell_comb \vga_ins|temp~79 (
// Equation(s):
// \vga_ins|temp~79_combout  = (\vga_ins|temp~76_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|temp~77_combout ) # (\vga_ins|temp~78_combout ))))

	.dataa(\vga_ins|temp~77_combout ),
	.datab(\vga_ins|temp~78_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|temp~76_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~79_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~79 .lut_mask = 16'hFFE0;
defparam \vga_ins|temp~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N20
cycloneive_lcell_comb \vga_ins|temp~80 (
// Equation(s):
// \vga_ins|temp~80_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & ((\vga_ins|temp~73_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & \vga_ins|temp~79_combout ))))

	.dataa(\vga_ins|temp~73_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|temp~79_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~80_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~80 .lut_mask = 16'hC888;
defparam \vga_ins|temp~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \vga_ins|temp~84 (
// Equation(s):
// \vga_ins|temp~84_combout  = (\vga_ins|temp~72_combout ) # ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|temp~83_combout ) # (\vga_ins|temp~80_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|temp~83_combout ),
	.datac(\vga_ins|temp~72_combout ),
	.datad(\vga_ins|temp~80_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~84_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~84 .lut_mask = 16'hF5F4;
defparam \vga_ins|temp~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \vga_ins|temp[6] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|temp~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|temp[6] .is_wysiwyg = "true";
defparam \vga_ins|temp[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y62_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \vga_ins|temp~93 (
// Equation(s):
// \vga_ins|temp~93_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|temp~93_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~93 .lut_mask = 16'hCA00;
defparam \vga_ins|temp~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \vga_ins|temp~89 (
// Equation(s):
// \vga_ins|temp~89_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~89_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~89 .lut_mask = 16'h5404;
defparam \vga_ins|temp~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N24
cycloneive_lcell_comb \vga_ins|temp~90 (
// Equation(s):
// \vga_ins|temp~90_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~90_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~90 .lut_mask = 16'hA280;
defparam \vga_ins|temp~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \vga_ins|temp~91 (
// Equation(s):
// \vga_ins|temp~91_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|temp~89_combout ) # (\vga_ins|temp~90_combout )))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|temp~89_combout ),
	.datad(\vga_ins|temp~90_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~91_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~91 .lut_mask = 16'h3330;
defparam \vga_ins|temp~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \vga_ins|temp~92 (
// Equation(s):
// \vga_ins|temp~92_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|temp~92_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~92 .lut_mask = 16'h5404;
defparam \vga_ins|temp~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \vga_ins|temp~94 (
// Equation(s):
// \vga_ins|temp~94_combout  = (\vga_ins|temp~91_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|temp~93_combout ) # (\vga_ins|temp~92_combout ))))

	.dataa(\vga_ins|temp~93_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|temp~91_combout ),
	.datad(\vga_ins|temp~92_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~94_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~94 .lut_mask = 16'hFCF8;
defparam \vga_ins|temp~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~134 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~134_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~134_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~134 .lut_mask = 16'hE5E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~135 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~135_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~134_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~134_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~134_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~134_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~135_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~135 .lut_mask = 16'hF588;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~136 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~136_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~136_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~136 .lut_mask = 16'hBA98;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~137 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~137_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~136_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~136_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~136_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~136_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~137_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~137 .lut_mask = 16'hF838;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \vga_ins|temp~88 (
// Equation(s):
// \vga_ins|temp~88_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~135_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~137_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~135_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~137_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~88_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~88 .lut_mask = 16'h2320;
defparam \vga_ins|temp~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \vga_ins|temp~95 (
// Equation(s):
// \vga_ins|temp~95_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & ((\vga_ins|temp~88_combout ) # ((\vga_ins|temp~94_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\vga_ins|temp~94_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|temp~88_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~95_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~95 .lut_mask = 16'hF080;
defparam \vga_ins|temp~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \vga_ins|temp~85 (
// Equation(s):
// \vga_ins|temp~85_combout  = (\vga_ins|temp~40_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a303 ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a303 ),
	.datad(\vga_ins|temp~40_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~85_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~85 .lut_mask = 16'hE200;
defparam \vga_ins|temp~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000002104000000000266D1692634B1100400619E14E69B0660000000000000000000000000000000000000000000000000041C06C203E05D20800000000000412681F010D80E08000000000000000000000025240000000000D86E9210C34AC0065F0EF9EEE72FDB4000000000000000000000000000000000000000000000000004FAF2EE6DC7FD7DEDF6C001FFFFFFA7F8EC5DD3D7E800000000000000000000002D040000000004E19164CB38B148065FB25206D0B8C4E003FBFFF0000000000000000000000000000000000000000007959FFCF1FF797FFFFFFFFFF7FFFFA7BFE3CFFE6A7800000000000000000000002DFC00000000048E60E1E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'hC446C806AEEB9B599E300B8007EBFFF00000000000000000000000000000000000000000022DB092C381F96000000000000001A7E070D0436C0000000000000000000000002D040000000001708F01E133896007BEA27878B4E64F800010400000000000000000000000000000000000000000000607A1A03FA3F96000401006008001A7F17F016178180000000000000000000000256400000000098D50F1E0CC72A405DF2E647CBBF6058008004078000000000000000000000000000000000000000007F67E1F657B823FFFFFFBF7FFFFFF1077A9BE3F9BF8000000000000000000000021040000000009CAA694CB210D24021B833EFDFEF7F2600F7FFFF8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000001801A28CF60FFFFFF1D3E3FFFFFC1BCC55600600000000000000000000000001FF80000000009B5497210DEE2C40355C3F54A76CC968000000010000000000000000000000000000000000000000000C52806BD1E1E02C00EE0C1DC00D01E1E2F580528C00000000000000000000000000000000000094956812069152400E6F195D89FE5870002000080000000000000000000000000000000000000000000BFFF7CCBB57C140009A9ED64000A0DABF4CFFFFF40000000000000000000000000000000000002B64802D0156A9000191FF7657AFF18001FFEF7FC00000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h0000000000FFFF7E4C16D0F7FFF7BF3F7BFFFBC2DA0C9FBFFF00000000000000000000000000000000000012A9B01C0E029452003E5DF719FEDB1C001FFFFF7E0000000000000000000000000000000000000000000C2C00793051A5400F91E27C00A9688337800D0C000000000000000000000000000000000000129260F003C16F32000E8BC72F8B30A800000120000000000000000000000000000000000000000000001E88017D48C706800F01E03C005838C4AFA0045E000000000000000000000000000000000000136AC382207094B2000F59BA30C619000000000000000000000000000000000000000000000000000000107FFEFB6CE17F7E0F03F0;
// synopsys translate_on

// Location: M9K_X104_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h3C000000000000000000000000000000000000000000000000000000000000000000067FDFAFFFFFFFFD43FFFDFFFFFFFFEFFFF0AFFFFFFFFD7EFF9800000000000000000000000000000000003803F00700000000000000000000000000000000000000000000000000000000000000000000000055000000025E00000110022000001E900000002A80000000000000000000000007E0000000000000E0C3F001C0000000005202BE8000000000000000000000000000000000000000000000000000DCD9BE0043FC00F8040000000000000807C00FF0801F67FFC00000000000000000000FF00000000000038603F0E870000000005202BE8000000001E000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h0000000000000000000000000000000000000019FFB63A0C03FFB9FFFFFFFFFFFFFFFFE77FF00E171B7FE6000000000000000000001FF80000000000061DE3F116180000000281704E0000000003E0000000000000000000000000000000000000000000130C0F5FFF043E9FFFFFFFFFFFFFFE13083FFEAC0C2000000000000000000000001FF80000000000087E03F0A784000000033815D0000000000000000000000000000000000000000000000000000000004CFE7FFFE00010100000000002020001FFFF9BCD8000000000000000000000001FF80000000000119903F05822000000037B81B66000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h000000006DF5727FFFCF3E00000000000000001F3CFFFF92ABFD80000000000000000000003FFC00000000002766E3F027D900018000760BF40000000006F80000000000000000000000000000000000000000000DBEE8FFFFEFEFFFEFFFFFFFFFFDFEFDFDFFFFC5DF6C00000000000000000000003FFC00000000004E9109E4C82C80018001CD0C5800010000077800000000000000000000000000000000000000000004A0FBFFFFFB875FFFFFFFFFFFFFFFA033FFFFF7C140000000000000000000000000000000000000937881E1374E4005C0131C096718034000000000000000000000000000000000000000000000000000005FF837FF000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h000000003FFB07FE80080000000000000000000000000000000000012D0674C8C8B72000200C04DDD28184E0000000000000000000000000000000000000000000000000048FFFF7F7FFA12000000000000001217FFBFBFFFC4800000000000000000000000000000000000132D990C2354920050104021F84220DE001DFFDE00000000000000000000000000000000000000000049FF7F5FFFFF93F7FFFFFFFFFFFBF27FFFFEBFBFE4800000000000000000000001FF80000000000792E1211CAB68001201B68F53E6F3B6001FFFFE000000000000000000000000000000000000000000499245003E3ED3F7FFFFFFFFFFFBF2DF1F002882648000000000000;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h3C1FBFA1CDB7DFFF8200000000000000000000000000000000000013E58E01501C6AB200002D2395FF69A0007FFFFDDE07FFFC0000000000000000000000000000000000001066F9FB3167BB9AFFFFFFFF567779E337E7D982000000000000000000000000000000000000139B1878A78629520001E9EDE99BBC80007BFFFFFE1800000000000000000000000000000000000000000008000732C956C17F00C03F20DAA4D3380004020000000000000000000007F800001FE00000116A21F9A7E1162200002BE4220400800000000000001020000000000000000000000000000000000000F2E8FFFDEDEF3F61FF33F7BFE9FF3DEDEFFFE5D3C0000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h000000088400002010000008884782407885A40000BBFEDFFFEF00007FFFFFFF7EFFFF80000000000000000000000000000000000001DF7FF1CDBBBD03FFFBF7FFF02F776CE3FFBEE00000000000000000000008A41FF82790000008908000000042440000203240000200000100000000000000000000000000000000000000000000000004A00022109E0000BFA8057F40001E4211000148000000000000000000000AB420442FD00000092100000000214400000FFFFFFFE800007FFFFFFF7EF46FC000000000000000000000000000000000000FDF1FBEFF9FCFFFE7BFFF7DFFFCFE7FDF7E3FFC000000000000000000000A943E542010000008A2007FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h8013440000050C000500000000000008003E000000000000000000000000000000000000000139F861427B200057E041F880413790A187C7200000000000000000000009E421443FF000000942007FFF801124000006B570884000000800000000FF5F4000000000000000000000000000000000003F77FABFFFEE7BFFFDFFFFEFFFF79DFFFF57FBBF000000000000000000000A142144211000000844002001000884000000D83B460000007FFFFFFF6FB7FFC0000000000000000000000000000000000000B81B00000AF01DFEEBB5DFEE03D00000260740000000000000000000000A541FF82F50000004840000000008480000005EA06F00000000020000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h0148000000000000000000000000000000000000001DFE7FC0083074230138CF20390B8304007F9FEE000000000000000000000ADC00002D10000004C80000000004C800000004A6280000007FF9FFFE7DED97C000000000000000000000000000000000001FDFFDFFF7FFCCFDF7B3337BEFCCFFFBFFEFFEFE000000000000000000000ED41FF82BF000000408001FFE00040800000027FE300000007FF820001185020000000000000000000000000000000000000406000000004650002081000298800000101808000000000000000000000A942144241000000210003FFF00021000000016A838000000000100027FFFFFC0000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h000000000001DEFFFFFFFFFBEFEEFF3FDDFDF7FFFFFFFFDEE0000000000000000000000A142D4424D0000002100010020002100000001EFFC40000001FFFEFFE7BBEE9000000000000000000000000000000000000010001E400005028000000000502801009E000200000000000000000000009E429543DD0000002100000000002100000000080D0000000000000000020A000000000000000000000000000000000000000FFFFFDDFFFBFEDFFFFFFFFEDFF7FFFFFFFFFC0000000000000000000000A54215425D0000002200000000001100000001AAF980000000FFFFFFC5FFFFF4000000000000000000000000000000000000002320400006000040000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h000001800008020000000000000000000000000BD43E5425D000000320000FFC0001300000000249800000000000000002A020000000000000000000000000000000000000007FEB7FFEFB7FD7FF00003FFEFFBFFFFFF7FF800000000000000000000009C42144259000000160001FFE0001A00000000175F00000000FFFFFFA7FFFFBC000000000000000000000000000000000000003922300040000C7FFFFF8400000000000100000000000000000000000084410482410000001400000000000A0000000020060000000000000000000090000000000000000000000000000000000000001FFFFFE6FFF0000000000003FFDFFFFFFE00000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000007F80FF01FE0000001C00000000000E0000000057E0000000003FFFFF05FFFFF00000000000000000000000000000000000000001918037FEFFFFFFFFFFFFFFDFFA00000000000000000000000000000000000000000000000C00000000000C00000000100C000000000000000000002000000000000000000000000000000000000000008000500000000000000000000280004000000000000000000000000000000000000000000C00000000000C000000000A000000000003FFFC01FFFFF800000000000000000000000000000000000000001F7E8000007F7FFFFFBF8000005FBE000000000000000000000000000000000000000000080000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00004000000000FFC000000000FFFF801FFFFF000000000000000000000000000000000000000000000800000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~132 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~132_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~132_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~132 .lut_mask = 16'hEE50;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~133 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~133_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~132_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~132_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~132_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~132_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~133_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~133 .lut_mask = 16'hCFA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y3_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~130 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~130_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~130_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~130 .lut_mask = 16'hF2C2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~131 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~131_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~130_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~130_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~130_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~130_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~131_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~131 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \vga_ins|temp~86 (
// Equation(s):
// \vga_ins|temp~86_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~131_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~133_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~133_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~131_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~86_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~86 .lut_mask = 16'h5410;
defparam \vga_ins|temp~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \vga_ins|temp~87 (
// Equation(s):
// \vga_ins|temp~87_combout  = (\vga_ins|always1~6_combout ) # ((\vga_ins|temp~39_combout  & ((\vga_ins|temp~85_combout ) # (\vga_ins|temp~86_combout ))))

	.dataa(\vga_ins|temp~39_combout ),
	.datab(\vga_ins|temp~85_combout ),
	.datac(\vga_ins|temp~86_combout ),
	.datad(\vga_ins|always1~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~87_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~87 .lut_mask = 16'hFFA8;
defparam \vga_ins|temp~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000340000000000000000000000000000000000000000000000000000000B000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EA00000000000000000000000000000000000000000000000000000015C0000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FB00000000000000000000000000000000000000000000000000000037C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BA8000000000000000000000000000000000000000000000000000005740000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00000000000000000000000000000000000000000000000000000F00000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000002026000000000000000000000000000000000000000000000000000019010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C85E0001FF80000000000000000000000000000000000000007FE0001E84C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008500003E0800000000000000000000000000000000000000041F000028400000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h000000000000000000000000000000009C0C00030040000000000000000000000000000000000000008030000E0E4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001081400050400000000000000000000000000000000000000000828000A04A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004816000DAD4000000000000000000000000000000000000000AD6C001A040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h0848001ABF00000000000000000000000000000000000000003F560004840000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000082200007600000000000000000000000000000000000000001B800011040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280600299700000000000000000000000000000000000000003A658018050000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004A80C007AA20000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000011578008054800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006805C000E300000000000000000000000000000000000000000031C000E805800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004400435600000000000000000000000000000000000000001AB0C00C80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000120440080FE00000000000000000000000000000000000000001FC04008812000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010C2C00109C00000000000000000000000000000000000000000E42000D0D2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024803C0316800000000000000000000000000000000000000000005A300F0049000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000342054039748000000000000000000000000000000000000000004BA700A810B0000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000802802530800000000000000000000000000000000000000000432D0150040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400830003830000000000000000000000000000000000000000003071007040080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018BBD401681000000000000000000000000000000000000000000205A00AF7C6000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~140 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~140_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~140_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~140 .lut_mask = 16'h88C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~139 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~139_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~139_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~139 .lut_mask = 16'h3022;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~138 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~138_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~138_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~138 .lut_mask = 16'hC088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N24
cycloneive_lcell_comb \vga_ins|temp~96 (
// Equation(s):
// \vga_ins|temp~96_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~139_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~138_combout ) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~139_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~138_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~96_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~96 .lut_mask = 16'hCC8C;
defparam \vga_ins|temp~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000004CF7FBAE8D319800000000000000000003CCF000000000000000000006632C5C77FBEF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023FEFAD38F7A100000000000000000035A4C96B800000000000000000297BC72D7DFF10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007BFFFDEF989E78000000000000000001FFFFFFE0000000000000000007DE467DEFFFFF800000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000133FEFBF068CD100000000000000003FBD17DA2F3F000000000000000022EC583FFDFF3E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016FFF9BF1CEA8000000030000000229FF0340B03FE51000000030000000055CE3D67FFDA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022C154122E801B0000000000000001FDAEE1DD6FE000000000000000360055120AA00340000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020012;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h2103E9210000001500000020B81AF9F7D607410000003A000000252560211200100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110092EE08E5A83000000000000124425B90C276908B200000100000030461C41DD2402200000000000000000000000000000000000000000000000000000000000000000000000000000000000000003785506820F0213000000380000064A2323213131149800000200000032003C10582A87B00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003EFFDE96748BE290000003A0000DFCB583A619;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h706B47EC00017000000251F44B9A5EFFDF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001AFFD7A9EDC7007E0000077000FEE9007C70038F8025DEC003B800001F8838EDE57AFFD600000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFD1AF5D786674000007F000FBB3007841E187803377C001F800001B9187AEBD6277FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFD25EF59F31F400000174017F82E70001200039D07FA00BB000001BE33E6BDE8277;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000079FFA407F6780000000000000000000000000000000000000000079BF8097FE780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000075EFF305B5080000000000000000000528000000000000000000042B6833FDEB80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000173FEF887A630000000000000000000000000000000000000000003197847DFF3E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003D7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'hEEFBC75CF0000000000000000000000000000000000000000003CEF8F7DDFAF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F6BB7F5CFFA6000000000000000000000000000000000000000000197BCE3FB75BC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DF7FFD35FD6D8000000000000000000000000000000000000000006DAFEB77FFBEC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BFFFFA13E99780000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000007A65F217FFFF4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002510138BBA68C0000000000000000000073800000000000000000000C5D774720209000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002005038C46D4800000000000000000000924000000000000000000004AD88D7028010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008100F0802478000000000000000000009240000000000000000000079D0443C0204;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038000FDE06430000000000000000000008C40000000000000000000031981EFC00070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000246C00C6C87068000000000000000000041E08000000000000000000050784D8C0058A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000154801E1C87201000000000000000000014CA0000000000000000000001384E1E004880000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~141 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~141_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~141_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~141 .lut_mask = 16'h3022;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N14
cycloneive_lcell_comb \vga_ins|temp~97 (
// Equation(s):
// \vga_ins|temp~97_combout  = (\vga_ins|temp~96_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~140_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~141_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~140_combout ),
	.datab(\vga_ins|temp~96_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~141_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~97_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~97 .lut_mask = 16'hCCC8;
defparam \vga_ins|temp~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h0C7B1103AFFEFFE7FC4000001D3EFFFFFF2E0000008FF9FFDFFD70B2378C10531000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040029B3909C00233E4CB004000002000000000010000008034C9F31000E427365000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000043C0302780410C440AEB640400000404000000080800000809B5D418842080790300F08000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000340263B80085A14BFF308000000000001802;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h000000000000433FF4A168400771900B00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E7EFE46BFFAB030F486D80000001F9FFFFFFFFE7E00000006F84BD30357FF589FFF9F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025767E033FF712189D5590000000163FFFFFFFFF1A000000026AAE46123BFF301F9BBF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000277D6001DEFE241416DA400000001E77EFFFFDFB9E0000000096DA0A091FDEE0018FB;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'hF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000257D1001D8981CD168C0014000000BF08000004370000000A000C5A2CE0040E0020FBF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000257C000000A001C426C007400000000B8000003000000000B800D908E0014000000FBF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000257F90005D5FFF80301FF3400000DF85240C09A87BC00000B3FE03007FFEBE8003FFBF0000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000001EBEF0005FEFFFD1F0AFFFF80001DEF97FFFFFE7DEE00007FFFD43E2FFFDFE8003DF4F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000181080004030200E969800F80001085FFFFFFFBE8400000FC0065A5C000300800000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041000043E80007F587801F03C04838810020470480F03E00786BF80005F080002080000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'hFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001EBFD20D9B58F670000006BE4BBE02C00003300000D01F759F580000139BC7B66C02F65E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000211FD20F7F4319160000022C6C71C1C00004080000E0E3AD8D5000001A2630BFBC02F02100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101D173890016400000019024040800000D2C000004080202E00000009A002473A2E020000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000001000116186C9EC50000000299282C00000152A000000D05265000000038CE5D861A200020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000160092D74B699848000000E0AA7F0000003A170000003E9541C00000048645B4BAD2401A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0013C6F8C0927C000000E0017E00000002D00000001FA009C000000F9240C7D8E2000E00000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h000000000000000000000000001EDDCA7C14AE78460000000B03FC0000002C0D0000000FF03400000018879D4A0F94FFDE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001DCFEFCE27BB67870000001FFBEC00000066198000000DF7FA0000003879B5791CFDFCEE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015FFFAE40DD453938000006EC4E0000000012000000001C8DD0000007272CAEC09C7FEEA00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F5FFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'hFEC1B2DE78C00000DEBF80000000B40B400000007F5FC00000C79ED360DFCFFEBE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001CDBFC0551F94FA1600000F43C00000000E001800000000F0BC00001A3FCA7E3B80FF6CE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007A423A064795081500000059100000003C000F00000002668000002A042A78089710158000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380004C0F80C9210000129F4C00000008000;
// synopsys translate_on

// Location: M9K_X104_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h40000000CBE5200002124C07C0C8000700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001EC01215C750A320000040590C0000009040824000000C26808000010142B8EA1300DE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F5FEFCDDAC2D48FD00035D9CA2800001C00000E00000714E6EB0002FC4AD0F6ECFFFEBF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E5DFCF7B7C3FFB7A8002D1DFFFC0000C5FFFFE8C0000DFFEE2D00057B7FF0FB7BCFE6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h9C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F5BFE7FDACBFACE7FC07E9FCC9C000053FD6FF280000E4CFE5F80FF9CD7F4D7FF9FF6BC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015C124A10683316CF29FDFE8408800180700200600040085FEFE53CCA33040214900EA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008C40070028F02210B65F37C4C0C40E88000420045C08C0C0FB3E9B421141C50038200C4000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000018328B7020000795F757FFF07E8A422B644FF589F510945F83FFFABBE8F8000103B45306000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008320308508208083A373FD07C0D12080313F2300412640F82FF3B17040C104204341316000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002328FA03AEFC682CD848FF07E8F0005F2EFFDD3A8003C5D83FC486CD058FDD7017C531000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h0000000000000000000000000002328F8A029F94862FC7E7E07FD0A003A4AFFDC9700142FF81F9F8FD184A7E50147C5310000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002328F242CADFEFDFA6887C022DCE007F57FFFABF801CED100F84597EFDFED4D093C53100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021A0EA68143F7ED29C5C7F3C11F300F9FFFFFFE7C033E20F2F8E8E52DFBF0A0595C16500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023282;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "player_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pgc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h000000000000000000000000000055E00004FF2BFEFE005DE7E01FFEFEFFEEDDFFDF9FFE01F9EE801FDFFF3FE80001EB80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000440000062F1FFFFE0058EB37FFFFFDF7F8C7FBEFFFFFFB35C6803FFFFC3D1800000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000040FE8040840000000000814403123008A040000000000840C05FC08000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D7E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h80065FF76E7F83E4F65FC028102030C301020500FFFFC9F07FFFFBFEF8007FAE8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800007063FFFFFCAF7FFFFFEBFFFFFDFFEFFFFFF5FFFFFFBD4FFFFFF1818000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004001000421CC800101E0040002800200000000100050000801E020004CE108002000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BFE0005DFBE7FAF3AFD36FFEFBFF7FB7FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'hFFFFFF7FFFDBFFD77FFFDBFFE8001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004C0004203C00410C4207BFE47FFFEFFFFFFDFFFF89FF78000800000D0018000C80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C20000000042FFFE00801030030200401FFFD00000000010D0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FA9BFF7EF6FFEF1F81BD7FDDFFFFFEFFBE607E3FFFDFDFFFFE77E0000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h000000000000000000000000000003300000000000000000000000000000000000000000000000000000000000000000000108D211C87FFFBFFE6DFF7FBFFFFFFFFFBFEF9FFFFFFF84E20280200000000000000000000000000000000000361B0000000000000000000000000000000000000000000000000000000000000000000000021BFC0400001F4D01800000000000602C3E0200080FF41000000000000000000000000000000000000001DCCEE0000000000000000000000000000000000000000000000000000000000000000000376EBF55FFFFBFE98FFF0040000000803FF867FFFFFFEABF5FFF00000000000000000000000000000000000F09E4;
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~142 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~142_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~142_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~142 .lut_mask = 16'hE5E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~143 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~143_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~142_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~142_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~142_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~142_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~143_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~143 .lut_mask = 16'hF588;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N4
cycloneive_lcell_comb \vga_ins|temp~98 (
// Equation(s):
// \vga_ins|temp~98_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & ((\vga_ins|temp~97_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~143_combout  & \vga_ins|temp~56_combout ))))

	.dataa(\vga_ins|temp~97_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~143_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|temp~56_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~98_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~98 .lut_mask = 16'h0E0A;
defparam \vga_ins|temp~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \vga_ins|temp~99 (
// Equation(s):
// \vga_ins|temp~99_combout  = (\vga_ins|temp~87_combout ) # ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|temp~95_combout ) # (\vga_ins|temp~98_combout ))))

	.dataa(\vga_ins|temp~95_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|temp~87_combout ),
	.datad(\vga_ins|temp~98_combout ),
	.cin(gnd),
	.combout(\vga_ins|temp~99_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|temp~99 .lut_mask = 16'hF3F2;
defparam \vga_ins|temp~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N27
dffeas \vga_ins|temp[7] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|temp~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|temp[7] .is_wysiwyg = "true";
defparam \vga_ins|temp[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y71_N0
cycloneive_ram_block \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\vga_ins|temp [7],\vga_ins|temp [6],\vga_ins|temp [5],\vga_ins|temp [4],\vga_ins|temp [3],\vga_ins|temp [2],\vga_ins|temp [1],\vga_ins|temp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "player_index.mif";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0001789F4000168FF30001E94F30001F91F7000218DF6000218BF30001F8EF7000208EF8000258CF2000298FF50002490FA000148DF90000A8CFA0001092F8000259BF100075BAF000097F4970007AF47A00045FB4400033FC3100039FB3600048F84600052F6510005CF75B00062F86100063F76200061F85F0005BF8590005;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h1F74F00046FA4400037FC3400032FD3000045FB4300064F6630007BF47B000CEFFCE00052192E000AB065F000B407650007B003C0009D0455000B30765000B60867000AC065F0008200420007402380007406390007505390007B023D00082004100051192E00000231700000221C00000221500000210F000002110000002212000002300000811845000B503620008900460003F1000000001D000004D141E0007900330007600310004518210000024000007940400001414140001919190001818180001010100001E1E1E0002C2C2C0003434340003636360003838380002020200008BB9FF00088C0F200053ABF10002593F30000B86F60000989F5000;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h118FF40001B90F4000208FF7000208CF8000198AF90000D8BF80000588F50000B89F5000289FF500049B0EF00040A8E4000B7F9B700098F79800080F67E00068FB6600055FA540004BF84900047F54400044F34200047F44600048F44700049F34800049F44700048F44600044F44200046F6440004CF94900055F95400067F9650007EF67E00099F499000B9F3B90000020100008900440008F014900094014C00094014D00092004B0008D00460006615360003021250003E21290004A1A2B000B80055000830045000511B2F00000221B00007221B000002214000002114000002E00000001E0F00000200D000801443000B50065000860043000430D0000;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0001B000000022000005114220007900360004419250000022090004141410001B1B1B0001212120001A1A1A0002525250002B2B2B000282828000AAD5D500096CBF200073B8FA00052A8F9000339EF60001B93F3000108CF00000D8AF10000A89F5000118CF70002496F40003CA3F20005FB5F600084C7F700084CAED0004080BF00099CCF4000EAFFEA000C9F7C9000B0FBB000093FB910007CF97C00067F56400051F24F00040F03E00039F03800034EF3200033EE3100036EF330003DF03B00044F14100052F45000068F6660007DF97C00092F890000AEFBAE000C5FFC5000D5EAD50008100410007C003D0007800390007600390007A003B0008300410;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0054182F00000251300000231A0000029000006D6D6D0002A2A2A0004A4A4A0000A0A0A0000909090000F0F0F0001717170003F3F3F00080AAD50008CC5F700086C4F500082C1F400076BDF60006BB9F80006DBBF80006CBBF400066B6F400074B9F30009ECEF300099CCCC0009FDFDF000E6FFE6000AEF9AB0008FF88C00070F46E00052F2510003CEF3A0002FEE2D00022EB1F0001FEB1B00026EB2200033EE3000040EF3C00056F25300072F4700008EF88C000ACF9AC000E4FFE4000FFFFFF0001D1D1D0001C12120006060600000C0C0C0000707070000606060000B0B0B00013131300044444400080808000055AAAA0000080800006699CC000000000;
// synopsys translate_on

endmodule
