dds_125m_q.vhd,vhdl,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/sim/dds_125m_q.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
