# FPGA-Stopwatch
Designed stopwatch in Verilog using behavioural logic. Broke it down to purely combinational logic and verified with testbenches. Mapped pins, uploaded to MAX10 FPGA device, tested correctness
