Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec  4 15:55:33 2024
| Host         : eecs-digital-34 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 phy_to_mac/data_length_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            phy_to_mac/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 3.173ns (49.218%)  route 3.274ns (50.782%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.545     5.053    phy_to_mac/CLK
    SLICE_X56Y71         FDRE                                         r  phy_to_mac/data_length_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.518     5.571 r  phy_to_mac/data_length_reg[0]/Q
                         net (fo=2, routed)           0.619     6.190    phy_to_mac/data_length_reg_n_0_[0]
    SLICE_X56Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.785 r  phy_to_mac/byte_count_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.785    phy_to_mac/byte_count_reg[0]_i_21_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.902 r  phy_to_mac/byte_count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.902    phy_to_mac/byte_count_reg[0]_i_16_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.019 r  phy_to_mac/byte_count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.019    phy_to_mac/byte_count_reg[0]_i_8_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.342 f  phy_to_mac/byte_count_reg[0]_i_4/O[1]
                         net (fo=1, routed)           0.951     8.293    phy_to_mac/state2[14]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.306     8.599 r  phy_to_mac/byte_count[0]_i_7/O
                         net (fo=1, routed)           0.000     8.599    phy_to_mac/byte_count[0]_i_7_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.131 r  phy_to_mac/byte_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.131    phy_to_mac/byte_count_reg[0]_i_3_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.359 r  phy_to_mac/byte_count_reg[0]_i_2/CO[2]
                         net (fo=5, routed)           0.676    10.035    phy_to_mac/byte_count_reg[0]_i_2_n_1
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.313    10.348 r  phy_to_mac/state[3]_i_3/O
                         net (fo=1, routed)           0.431    10.779    phy_to_mac/state[3]_i_3_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.903 r  phy_to_mac/state[3]_i_1/O
                         net (fo=4, routed)           0.597    11.500    phy_to_mac/state[3]_i_1_n_0
    SLICE_X55Y70         FDRE                                         r  phy_to_mac/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.431    14.760    phy_to_mac/CLK
    SLICE_X55Y70         FDRE                                         r  phy_to_mac/state_reg[1]/C
                         clock pessimism              0.257    15.017    
                         clock uncertainty           -0.035    14.981    
    SLICE_X55Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.776    phy_to_mac/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                  3.277    




