//
// Generated by Microsoft (R) HLSL Shader Compiler 10.1
//
//
// Buffer Definitions: 
//
// cbuffer _Globals
// {
//
//   float2 pp;                         // Offset:    0 Size:     8 [unused]
//   float frametime;                   // Offset:    8 Size:     4
//
// }
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- -------------- ------
// __s0                              sampler      NA          NA             s0      1 
// __V__pd80_hqbloom__texBLuma       texture  float4          2d            t12      1 
// __V__pd80_hqbloom__texBPrevAvgLuma    texture  float4          2d            t16      1 
// _Globals                          cbuffer      NA          NA            cb0      1 
//
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// SV_POSITION              0   xyzw        0      POS   float       
// TEXCOORD                 0   xy          1     NONE   float       
//
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// SV_TARGET                0   x           0   TARGET   float   x   
//
ps_5_0
dcl_globalFlags refactoringAllowed
dcl_constantbuffer CB0[1], immediateIndexed
dcl_sampler s0, mode_default
dcl_resource_texture2d (float,float,float,float) t12
dcl_resource_texture2d (float,float,float,float) t16
dcl_output o0.x
dcl_temps 1
div r0.x, l(1000.000000), cb0[0].z
max r0.x, r0.x, l(0.001000)
mul r0.x, r0.x, l(0.500000)
div r0.x, l(1.000000, 1.000000, 1.000000, 1.000000), r0.x
min r0.x, r0.x, l(1.000000)
sample_l_indexable(texture2d)(float,float,float,float) r0.y, l(0.500000, 0.500000, 0.000000, 0.000000), t12.yxzw, s0, l(8.000000)
exp r0.y, r0.y
sample_indexable(texture2d)(float,float,float,float) r0.z, l(0.500000, 0.500000, 0.000000, 0.000000), t16.yzxw, s0
add r0.y, -r0.z, r0.y
mad o0.x, r0.x, r0.y, r0.z
ret 
// Approximately 11 instruction slots used
