

================================================================
== Vitis HLS Report for 'RANSAC_PnP_Pipeline_50'
================================================================
* Date:           Sun Feb  5 16:59:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  5.636 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     3005|     3005|  0.180 ms|  0.180 ms|  3005|  3005|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     3003|     3003|         4|          1|          1|  3000|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|    2161|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      197|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|      197|    2270|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------+--------------------------+-----------+
    |            Instance            |          Module          | Expression|
    +--------------------------------+--------------------------+-----------+
    |mul_mul_15ns_16ns_31_4_1_U2896  |mul_mul_15ns_16ns_31_4_1  |    i0 * i1|
    +--------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |empty_4658_fu_204_p2   |         +|   0|  0|    16|          15|          15|
    |empty_4661_fu_119_p2   |         +|   0|  0|    19|          12|           1|
    |empty_fu_109_p2        |         +|   0|  0|    22|          15|          13|
    |p_cast219_fu_193_p2    |         +|   0|  0|    22|          15|          15|
    |tmp104_fu_198_p2       |         +|   0|  0|    16|          15|          13|
    |empty_4657_fu_187_p2   |         -|   0|  0|    22|          15|          15|
    |exitcond426_fu_125_p2  |      icmp|   0|  0|    12|          12|          12|
    |empty_4659_fu_213_p2   |       shl|   0|  0|   165|           4|          56|
    |pnp_iter_d0            |       shl|   0|  0|  1865|         448|         448|
    |ap_enable_pp0          |       xor|   0|  0|     2|           1|           2|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  2161|         552|         590|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_i17_i_load  |   9|          2|   12|         24|
    |loop_index_i17_i_fu_60                  |   9|          2|   12|         24|
    |pnp_iter_we0                            |   9|          2|   56|        112|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  45|         10|   82|        164|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg             |   1|   0|    1|          0|
    |empty_reg_268                                |  13|   0|   15|          2|
    |loop_index_i17_i_fu_60                       |  12|   0|   12|          0|
    |loop_index_i17_i_load_reg_258                |  12|   0|   12|          0|
    |loop_index_i17_i_load_reg_258_pp0_iter1_reg  |  12|   0|   12|          0|
    |p_cast214_reg_263                            |  12|   0|   15|          3|
    |empty_reg_268                                |  64|  32|   15|          2|
    |p_cast214_reg_263                            |  64|  32|   15|          3|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 197|  64|  104|         10|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_50|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_50|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_50|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_50|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_50|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_50|  return value|
|pnp_iter_address0  |  out|   13|   ap_memory|                pnp_iter|         array|
|pnp_iter_ce0       |  out|    1|   ap_memory|                pnp_iter|         array|
|pnp_iter_we0       |  out|   56|   ap_memory|                pnp_iter|         array|
|pnp_iter_d0        |  out|  448|   ap_memory|                pnp_iter|         array|
|tmpArray_address0  |  out|   19|   ap_memory|                tmpArray|         array|
|tmpArray_ce0       |  out|    1|   ap_memory|                tmpArray|         array|
|tmpArray_q0        |   in|    1|   ap_memory|                tmpArray|         array|
+-------------------+-----+-----+------------+------------------------+--------------+

