<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../../IPCores/BRAM_and_DSP/ipcore_dir/BRAM18x1k.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../../IPCores/BRAM_and_DSP/ipcore_dir/DSP_INPUT_C.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../../IPCores/BRAM_and_DSP/ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTROL_UNIT_S_INT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CONTROL_UNIT_S_INT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CONTROL_UNIT_S_INT.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CONTROL_UNIT_S_INT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTROL_UNIT_S_INT_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MATRIX_MUL_IP_CORE_S_INT_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MATRIX_MUL_IP_CORE_S_INT_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MATRIX_MUL_IP_CORE_S_INT_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MATRIX_MUL_IP_CORE_S_INT_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_MATRIX_MUL_IP_CORE_S_INT_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_MATRIX_MUL_IP_CORE_S_INT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_MATRIX_MUL_IP_CORE_S_INT_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_MATRIX_MUL_IP_CORE_S_INT_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1457539541" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1457539541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457546101" xil_pn:in_ck="-8660155119628569875" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1457546101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../SharedLibraries/BRAM_WRAPPER_V2.vhd"/>
      <outfile xil_pn:name="../../SharedLibraries/MATRIX_MUL_IP_CORE_LIBRARY.vhd"/>
      <outfile xil_pn:name="../../SharedLibraries/STANDARD_RAM.vhd"/>
      <outfile xil_pn:name="../../SharedLibraries/txt_util.vhd"/>
      <outfile xil_pn:name="CONTROL_UNIT_S_INT.vhd"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.vhd"/>
      <outfile xil_pn:name="TB_MATRIX_MUL_IP_CORE_S_INT.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1457539541" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1820415603081033865" xil_pn:start_ts="1457539541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457539541" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-9030533436979511685" xil_pn:start_ts="1457539541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457539541" xil_pn:in_ck="-7435023884228787765" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5261421036106786632" xil_pn:start_ts="1457539541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../IPCores/BRAM_and_DSP/ipcore_dir/BRAM18x1k.ngc"/>
      <outfile xil_pn:name="../../IPCores/BRAM_and_DSP/ipcore_dir/BRAM18x1k.vhd"/>
      <outfile xil_pn:name="../../IPCores/BRAM_and_DSP/ipcore_dir/DSP_INPUT_C.ngc"/>
      <outfile xil_pn:name="../../IPCores/BRAM_and_DSP/ipcore_dir/DSP_INPUT_C.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1457546109" xil_pn:in_ck="-4236859305642172888" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1457546109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../IPCores/BRAM_and_DSP/ipcore_dir/BRAM18x1k.vhd"/>
      <outfile xil_pn:name="../../IPCores/BRAM_and_DSP/ipcore_dir/DSP_INPUT_C.vhd"/>
      <outfile xil_pn:name="../../SharedLibraries/BRAM_WRAPPER_V2.vhd"/>
      <outfile xil_pn:name="../../SharedLibraries/MATRIX_MUL_IP_CORE_LIBRARY.vhd"/>
      <outfile xil_pn:name="../../SharedLibraries/STANDARD_RAM.vhd"/>
      <outfile xil_pn:name="../../SharedLibraries/txt_util.vhd"/>
      <outfile xil_pn:name="CONTROL_UNIT_S_INT.vhd"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.vhd"/>
      <outfile xil_pn:name="TB_MATRIX_MUL_IP_CORE_S_INT.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1457546120" xil_pn:in_ck="-4236859305642172888" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2571258339670799068" xil_pn:start_ts="1457546109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_MATRIX_MUL_IP_CORE_S_INT_beh.prj"/>
      <outfile xil_pn:name="TB_MATRIX_MUL_IP_CORE_S_INT_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1457617603" xil_pn:in_ck="6466749182533803130" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5242023865339960738" xil_pn:start_ts="1457617602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_MATRIX_MUL_IP_CORE_S_INT_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1457307198" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1457307198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457307198" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8554558457944199059" xil_pn:start_ts="1457307198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457307199" xil_pn:in_ck="-7435023884228787765" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5261421036106786632" xil_pn:start_ts="1457307198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../IPCores/BRAM_and_DSP/ipcore_dir/BRAM18x1k.ngc"/>
      <outfile xil_pn:name="../../IPCores/BRAM_and_DSP/ipcore_dir/BRAM18x1k.vhd"/>
      <outfile xil_pn:name="../../IPCores/BRAM_and_DSP/ipcore_dir/DSP_INPUT_C.ngc"/>
      <outfile xil_pn:name="../../IPCores/BRAM_and_DSP/ipcore_dir/DSP_INPUT_C.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457307199" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5264627297706743263" xil_pn:start_ts="1457307199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457307199" xil_pn:in_ck="5193108688590554729" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7782322491054787537" xil_pn:start_ts="1457307199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457307199" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5086900972622187758" xil_pn:start_ts="1457307199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457307246" xil_pn:in_ck="-4236859305642172888" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="2269583043512112937" xil_pn:start_ts="1457307199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.lso"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.ngc"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.ngr"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.prj"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.stx"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.syr"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_S_INT.xst"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_S_INT_stx_beh.prj"/>
      <outfile xil_pn:name="MATRIX_MUL_IP_CORE_S_INT_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
