Determining the location of the ModelSim executable...

Using: d:/intelfpga_lite/24.1std/questa_fse/win64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Quartus_Ejercicios -c Quartus_Ejercicios --vector_source="D:/Users/ASUS/Quartus_ejercicios/Contador1.vwf" --testbench_file="D:/Users/ASUS/Quartus_ejercicios/simulation/qsim/Contador1.vwf.vht"

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Mon Jul 14 22:04:10 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Quartus_Ejercicios -c Quartus_Ejercicios --vector_source=D:/Users/ASUS/Quartus_ejercicios/Contador1.vwf --testbench_file=D:/Users/ASUS/Quartus_ejercicios/simulation/qsim/Contador1.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

output pin "Q[10]" in vector source file when writing test bench files

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="D:/Users/ASUS/Quartus_ejercicios/simulation/qsim/" Quartus_Ejercicios -c Quartus_Ejercicios

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Mon Jul 14 22:04:11 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=D:/Users/ASUS/Quartus_ejercicios/simulation/qsim/ Quartus_Ejercicios -c Quartus_Ejercicios
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Quartus_Ejercicios.vho in folder "D:/Users/ASUS/Quartus_ejercicios/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4675 megabytes
    Info: Processing ended: Mon Jul 14 22:04:11 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Users/ASUS/Quartus_ejercicios/simulation/qsim/Quartus_Ejercicios.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

d:/intelfpga_lite/24.1std/questa_fse/win64//vsim -c -do Quartus_Ejercicios.do

Reading pref.tcl


# 2024.3


# do Quartus_Ejercicios.do

# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1

# Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 22:04:12 on Jul 14,2025

# vcom -work work Quartus_Ejercicios.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package fiftyfivenm_atom_pack

# -- Loading package fiftyfivenm_components

# -- Compiling entity hard_block

# -- Compiling architecture structure of hard_block

# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components

# -- Compiling entity Registro_Contador

# -- Compiling architecture structure of Registro_Contador

# End time: 22:04:12 on Jul 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024

# Start time: 22:04:13 on Jul 14,2025
# vcom -work work Contador1.vwf.vht 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity Registro_Contador_vhd_vec_tst

# -- Compiling architecture Registro_Contador_arch of Registro_Contador_vhd_vec_tst

# End time: 22:04:13 on Jul 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L fiftyfivenm -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Registro_Contador_vhd_vec_tst 
# Start time: 22:04:13 on Jul 14,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 win64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //

# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registro_contador_vhd_vec_tst(registro_contador_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.registro_contador(structure)#1
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#1
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)#1
# Loading fiftyfivenm.fiftyfivenm_clkctrl(vital_clkctrl)#1
# Loading fiftyfivenm.fiftyfivenm_ena_reg(behave)#1
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#2
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#3
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#4
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#5
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#6
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#7
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#8
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#9
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#10
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#11
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#12
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#13
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#14
# Loading altera.dffeas(vital_dffeas)#1
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#39
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#16
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#17
# Loading altera.dffeas(vital_dffeas)#2
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#18
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#19
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#20
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#21
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#22
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#23
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#24
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#25
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#26
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#27
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#28
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#29
# Loading altera.dffeas(vital_dffeas)#3
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#30
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#31
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#32
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#33
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#34
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#35
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#36
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#37
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#38
# Loading fiftyfivenm.fiftyfivenm_unvm(behavior)#1

# after#36

# End time: 22:04:15 on Jul 14,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Users/ASUS/Quartus_ejercicios/Contador1.vwf...

Reading D:/Users/ASUS/Quartus_ejercicios/simulation/qsim/Quartus_Ejercicios.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/Users/ASUS/Quartus_ejercicios/simulation/qsim/Quartus_Ejercicios_20250714220415.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.