
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 10)  (251 539)  (251 539)  routing T_5_33.span4_vert_35 <X> T_5_33.lc_trk_g1_3
 (6 10)  (252 539)  (252 539)  routing T_5_33.span4_vert_35 <X> T_5_33.lc_trk_g1_3
 (7 10)  (253 539)  (253 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_35 lc_trk_g1_3
 (8 10)  (254 539)  (254 539)  routing T_5_33.span4_vert_35 <X> T_5_33.lc_trk_g1_3


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (4 3)  (304 530)  (304 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (5 3)  (305 530)  (305 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_7 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g1_7 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (12 5)  (376 533)  (376 533)  routing T_7_33.lc_trk_g1_7 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (17 9)  (347 537)  (347 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (5 14)  (359 543)  (359 543)  routing T_7_33.span4_horz_r_7 <X> T_7_33.lc_trk_g1_7
 (7 14)  (361 543)  (361 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (362 542)  (362 542)  routing T_7_33.span4_horz_r_7 <X> T_7_33.lc_trk_g1_7


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (1 2)  (421 531)  (421 531)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_8
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (412 541)  (412 541)  routing T_8_33.span4_horz_r_4 <X> T_8_33.lc_trk_g1_4
 (5 13)  (413 541)  (413 541)  routing T_8_33.span4_horz_r_4 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (14 0)  (528 528)  (528 528)  routing T_10_33.span4_horz_l_12 <X> T_10_33.span4_vert_1
 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_horz_r_2 <X> T_10_33.span4_horz_l_14
 (11 12)  (525 540)  (525 540)  routing T_10_33.span4_vert_19 <X> T_10_33.span4_horz_l_15
 (12 12)  (526 540)  (526 540)  routing T_10_33.span4_vert_19 <X> T_10_33.span4_horz_l_15


IO_Tile_11_33

 (11 0)  (579 528)  (579 528)  routing T_11_33.span4_vert_1 <X> T_11_33.span4_horz_l_12
 (12 0)  (580 528)  (580 528)  routing T_11_33.span4_vert_1 <X> T_11_33.span4_horz_l_12
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 8)  (550 536)  (550 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 10)  (569 539)  (569 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (6 0)  (834 528)  (834 528)  routing T_16_33.span12_vert_17 <X> T_16_33.lc_trk_g0_1
 (7 0)  (835 528)  (835 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_17 lc_trk_g0_1
 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (8 1)  (836 529)  (836 529)  routing T_16_33.span12_vert_17 <X> T_16_33.lc_trk_g0_1
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (6 6)  (834 535)  (834 535)  routing T_16_33.span12_vert_15 <X> T_16_33.lc_trk_g0_7
 (7 6)  (835 535)  (835 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (12 5)  (908 533)  (908 533)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (13 13)  (909 541)  (909 541)  routing T_17_33.span4_vert_19 <X> T_17_33.span4_horz_r_3
 (14 13)  (910 541)  (910 541)  routing T_17_33.span4_vert_19 <X> T_17_33.span4_horz_r_3
 (5 14)  (891 543)  (891 543)  routing T_17_33.span4_vert_47 <X> T_17_33.lc_trk_g1_7
 (6 14)  (892 543)  (892 543)  routing T_17_33.span4_vert_47 <X> T_17_33.lc_trk_g1_7
 (7 14)  (893 543)  (893 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_47 lc_trk_g1_7
 (8 14)  (894 543)  (894 543)  routing T_17_33.span4_vert_47 <X> T_17_33.lc_trk_g1_7
 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6
 (8 15)  (894 542)  (894 542)  routing T_17_33.span4_vert_47 <X> T_17_33.lc_trk_g1_7


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (6 6)  (1000 535)  (1000 535)  routing T_19_33.span4_vert_15 <X> T_19_33.lc_trk_g0_7
 (7 6)  (1001 535)  (1001 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (1002 535)  (1002 535)  routing T_19_33.span4_vert_15 <X> T_19_33.lc_trk_g0_7
 (8 7)  (1002 534)  (1002 534)  routing T_19_33.span4_vert_15 <X> T_19_33.lc_trk_g0_7
 (13 10)  (1017 539)  (1017 539)  routing T_19_33.lc_trk_g0_7 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (12 11)  (1016 538)  (1016 538)  routing T_19_33.lc_trk_g0_7 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (4 2)  (1052 531)  (1052 531)  routing T_20_33.span12_vert_2 <X> T_20_33.lc_trk_g0_2
 (4 3)  (1052 530)  (1052 530)  routing T_20_33.span12_vert_2 <X> T_20_33.lc_trk_g0_2
 (5 3)  (1053 530)  (1053 530)  routing T_20_33.span12_vert_2 <X> T_20_33.lc_trk_g0_2
 (7 3)  (1055 530)  (1055 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_2 lc_trk_g0_2
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g0_2 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (5 6)  (1053 535)  (1053 535)  routing T_20_33.span4_horz_r_15 <X> T_20_33.lc_trk_g0_7
 (7 6)  (1055 535)  (1055 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (1056 535)  (1056 535)  routing T_20_33.span4_horz_r_15 <X> T_20_33.lc_trk_g0_7
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0

 (13 13)  (1287 541)  (1287 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3
 (14 13)  (1288 541)  (1288 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (13 1)  (1341 529)  (1341 529)  routing T_25_33.span4_vert_1 <X> T_25_33.span4_horz_r_0
 (14 1)  (1342 529)  (1342 529)  routing T_25_33.span4_vert_1 <X> T_25_33.span4_horz_r_0
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 10)  (1323 539)  (1323 539)  routing T_25_33.span12_vert_3 <X> T_25_33.lc_trk_g1_3
 (7 10)  (1325 539)  (1325 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_3 lc_trk_g1_3
 (8 10)  (1326 539)  (1326 539)  routing T_25_33.span12_vert_3 <X> T_25_33.lc_trk_g1_3
 (8 11)  (1326 538)  (1326 538)  routing T_25_33.span12_vert_3 <X> T_25_33.lc_trk_g1_3


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (5 10)  (1365 539)  (1365 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (7 10)  (1367 539)  (1367 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1368 539)  (1368 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1364 541)  (1364 541)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g1_4
 (5 13)  (1365 541)  (1365 541)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g1_4
 (7 13)  (1367 541)  (1367 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g0_4 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (6 5)  (1420 533)  (1420 533)  routing T_27_33.span12_vert_12 <X> T_27_33.lc_trk_g0_4
 (7 5)  (1421 533)  (1421 533)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_12 lc_trk_g0_4
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (6 4)  (1474 532)  (1474 532)  routing T_28_33.span12_vert_21 <X> T_28_33.lc_trk_g0_5
 (7 4)  (1475 532)  (1475 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_21 lc_trk_g0_5
 (8 5)  (1476 533)  (1476 533)  routing T_28_33.span12_vert_21 <X> T_28_33.lc_trk_g0_5
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g0_5 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (5 2)  (1527 531)  (1527 531)  routing T_29_33.span4_vert_27 <X> T_29_33.lc_trk_g0_3
 (6 2)  (1528 531)  (1528 531)  routing T_29_33.span4_vert_27 <X> T_29_33.lc_trk_g0_3
 (7 2)  (1529 531)  (1529 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (5 3)  (1527 530)  (1527 530)  routing T_29_33.span4_vert_18 <X> T_29_33.lc_trk_g0_2
 (6 3)  (1528 530)  (1528 530)  routing T_29_33.span4_vert_18 <X> T_29_33.lc_trk_g0_2
 (7 3)  (1529 530)  (1529 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (8 3)  (1530 530)  (1530 530)  routing T_29_33.span4_vert_27 <X> T_29_33.lc_trk_g0_3
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g0_2 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g0_3 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (4 8)  (1580 536)  (1580 536)  routing T_30_33.span12_vert_0 <X> T_30_33.lc_trk_g1_0
 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (4 9)  (1580 537)  (1580 537)  routing T_30_33.span12_vert_0 <X> T_30_33.lc_trk_g1_0
 (5 9)  (1581 537)  (1581 537)  routing T_30_33.span12_vert_0 <X> T_30_33.lc_trk_g1_0
 (7 9)  (1583 537)  (1583 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_0 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (6 0)  (1636 528)  (1636 528)  routing T_31_33.span4_vert_1 <X> T_31_33.lc_trk_g0_1
 (7 0)  (1637 528)  (1637 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (1638 528)  (1638 528)  routing T_31_33.span4_vert_1 <X> T_31_33.lc_trk_g0_1
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1636 540)  (1636 540)  routing T_31_33.span12_vert_21 <X> T_31_33.lc_trk_g1_5
 (7 12)  (1637 540)  (1637 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_21 lc_trk_g1_5
 (8 13)  (1638 541)  (1638 541)  routing T_31_33.span12_vert_21 <X> T_31_33.lc_trk_g1_5
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_17_32

 (9 15)  (883 527)  (883 527)  routing T_17_32.sp4_v_b_10 <X> T_17_32.sp4_v_t_47


RAM_Tile_25_32

 (19 1)  (1325 513)  (1325 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0
 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_h_r_0


LogicTile_5_31

 (11 14)  (245 510)  (245 510)  routing T_5_31.sp4_v_b_3 <X> T_5_31.sp4_v_t_46
 (13 14)  (247 510)  (247 510)  routing T_5_31.sp4_v_b_3 <X> T_5_31.sp4_v_t_46


LogicTile_11_31

 (3 0)  (549 496)  (549 496)  routing T_11_31.sp12_v_t_23 <X> T_11_31.sp12_v_b_0


LogicTile_15_31

 (3 1)  (765 497)  (765 497)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_v_b_0
 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_h_r_0
 (3 12)  (765 508)  (765 508)  routing T_15_31.sp12_v_b_1 <X> T_15_31.sp12_h_r_1
 (3 13)  (765 509)  (765 509)  routing T_15_31.sp12_v_b_1 <X> T_15_31.sp12_h_r_1


LogicTile_16_31

 (3 12)  (819 508)  (819 508)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1
 (3 13)  (819 509)  (819 509)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1


LogicTile_19_31

 (3 12)  (985 508)  (985 508)  routing T_19_31.sp12_v_b_1 <X> T_19_31.sp12_h_r_1
 (3 13)  (985 509)  (985 509)  routing T_19_31.sp12_v_b_1 <X> T_19_31.sp12_h_r_1


RAM_Tile_25_31

 (2 12)  (1308 508)  (1308 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_26_31

 (2 14)  (1350 510)  (1350 510)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_31

 (13 12)  (1469 508)  (1469 508)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_b_11
 (12 13)  (1468 509)  (1468 509)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_b_11
 (3 15)  (1459 511)  (1459 511)  routing T_28_31.sp12_h_l_22 <X> T_28_31.sp12_v_t_22


LogicTile_29_31

 (6 6)  (1516 502)  (1516 502)  routing T_29_31.sp4_h_l_47 <X> T_29_31.sp4_v_t_38


LogicTile_31_31

 (3 15)  (1621 511)  (1621 511)  routing T_31_31.sp12_h_l_22 <X> T_31_31.sp12_v_t_22


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (5 14)  (1731 510)  (1731 510)  routing T_33_31.span4_vert_b_7 <X> T_33_31.lc_trk_g1_7
 (7 14)  (1733 510)  (1733 510)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (8 15)  (1734 511)  (1734 511)  routing T_33_31.span4_vert_b_7 <X> T_33_31.lc_trk_g1_7


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 5)  (75 485)  (75 485)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_h_r_0


LogicTile_4_30

 (3 5)  (183 485)  (183 485)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_h_r_0


LogicTile_10_30

 (2 8)  (494 488)  (494 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (6 10)  (498 490)  (498 490)  routing T_10_30.sp4_v_b_3 <X> T_10_30.sp4_v_t_43
 (5 11)  (497 491)  (497 491)  routing T_10_30.sp4_v_b_3 <X> T_10_30.sp4_v_t_43


LogicTile_12_30

 (2 8)  (602 488)  (602 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_30

 (4 4)  (658 484)  (658 484)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_3
 (6 4)  (660 484)  (660 484)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_3
 (5 5)  (659 485)  (659 485)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_3


LogicTile_14_30

 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_l_23 <X> T_14_30.sp12_v_b_0


LogicTile_15_30

 (12 0)  (774 480)  (774 480)  routing T_15_30.sp4_v_b_2 <X> T_15_30.sp4_h_r_2
 (11 1)  (773 481)  (773 481)  routing T_15_30.sp4_v_b_2 <X> T_15_30.sp4_h_r_2
 (4 4)  (766 484)  (766 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (6 4)  (768 484)  (768 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (5 5)  (767 485)  (767 485)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3


LogicTile_17_30

 (4 10)  (878 490)  (878 490)  routing T_17_30.sp4_v_b_6 <X> T_17_30.sp4_v_t_43


LogicTile_19_30

 (12 3)  (994 483)  (994 483)  routing T_19_30.sp4_h_l_39 <X> T_19_30.sp4_v_t_39
 (6 8)  (988 488)  (988 488)  routing T_19_30.sp4_h_r_1 <X> T_19_30.sp4_v_b_6


LogicTile_20_30

 (19 13)  (1055 493)  (1055 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_30

 (3 0)  (1147 480)  (1147 480)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0
 (3 1)  (1147 481)  (1147 481)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0


LogicTile_24_30

 (3 0)  (1255 480)  (1255 480)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0
 (3 1)  (1255 481)  (1255 481)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0
 (4 10)  (1256 490)  (1256 490)  routing T_24_30.sp4_v_b_6 <X> T_24_30.sp4_v_t_43


LogicTile_29_30

 (12 5)  (1522 485)  (1522 485)  routing T_29_30.sp4_h_r_5 <X> T_29_30.sp4_v_b_5
 (9 11)  (1519 491)  (1519 491)  routing T_29_30.sp4_v_b_11 <X> T_29_30.sp4_v_t_42
 (10 11)  (1520 491)  (1520 491)  routing T_29_30.sp4_v_b_11 <X> T_29_30.sp4_v_t_42


LogicTile_32_30

 (3 2)  (1675 482)  (1675 482)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23
 (3 3)  (1675 483)  (1675 483)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 481)  (1743 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (0 3)  (1726 483)  (1726 483)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 488)  (1742 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_10_29

 (4 12)  (496 476)  (496 476)  routing T_10_29.sp4_v_t_36 <X> T_10_29.sp4_v_b_9
 (6 12)  (498 476)  (498 476)  routing T_10_29.sp4_v_t_36 <X> T_10_29.sp4_v_b_9


LogicTile_11_29

 (9 3)  (555 467)  (555 467)  routing T_11_29.sp4_v_b_5 <X> T_11_29.sp4_v_t_36
 (10 3)  (556 467)  (556 467)  routing T_11_29.sp4_v_b_5 <X> T_11_29.sp4_v_t_36


LogicTile_16_29

 (3 14)  (819 478)  (819 478)  routing T_16_29.sp12_v_b_1 <X> T_16_29.sp12_v_t_22


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0


LogicTile_24_29

 (19 6)  (1271 470)  (1271 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (3 3)  (1567 467)  (1567 467)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23


LogicTile_31_29

 (9 3)  (1627 467)  (1627 467)  routing T_31_29.sp4_v_b_1 <X> T_31_29.sp4_v_t_36


LogicTile_32_29

 (8 5)  (1680 469)  (1680 469)  routing T_32_29.sp4_h_r_4 <X> T_32_29.sp4_v_b_4


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 473)  (1726 473)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_16_28

 (3 6)  (819 454)  (819 454)  routing T_16_28.sp12_v_b_0 <X> T_16_28.sp12_v_t_23


LogicTile_17_28

 (9 15)  (883 463)  (883 463)  routing T_17_28.sp4_v_b_2 <X> T_17_28.sp4_v_t_47
 (10 15)  (884 463)  (884 463)  routing T_17_28.sp4_v_b_2 <X> T_17_28.sp4_v_t_47


LogicTile_21_28

 (3 4)  (1093 452)  (1093 452)  routing T_21_28.sp12_v_b_0 <X> T_21_28.sp12_h_r_0
 (3 5)  (1093 453)  (1093 453)  routing T_21_28.sp12_v_b_0 <X> T_21_28.sp12_h_r_0


RAM_Tile_25_28

 (2 0)  (1308 448)  (1308 448)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_28_28

 (11 12)  (1467 460)  (1467 460)  routing T_28_28.sp4_h_l_40 <X> T_28_28.sp4_v_b_11
 (13 12)  (1469 460)  (1469 460)  routing T_28_28.sp4_h_l_40 <X> T_28_28.sp4_v_b_11
 (12 13)  (1468 461)  (1468 461)  routing T_28_28.sp4_h_l_40 <X> T_28_28.sp4_v_b_11


LogicTile_29_28

 (5 8)  (1515 456)  (1515 456)  routing T_29_28.sp4_v_b_6 <X> T_29_28.sp4_h_r_6
 (6 9)  (1516 457)  (1516 457)  routing T_29_28.sp4_v_b_6 <X> T_29_28.sp4_h_r_6


LogicTile_32_28

 (3 0)  (1675 448)  (1675 448)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 1)  (1675 449)  (1675 449)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0

 (12 12)  (1738 460)  (1738 460)  routing T_33_28.span4_horz_43 <X> T_33_28.span4_vert_t_15


IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (5 6)  (12 438)  (12 438)  routing T_0_27.span4_horz_31 <X> T_0_27.lc_trk_g0_7
 (6 6)  (11 438)  (11 438)  routing T_0_27.span4_horz_31 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (9 439)  (9 439)  routing T_0_27.span4_horz_31 <X> T_0_27.lc_trk_g0_7
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (5 14)  (12 446)  (12 446)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g1_7
 (7 14)  (10 446)  (10 446)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit
 (8 15)  (9 447)  (9 447)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g1_7


LogicTile_2_27

 (9 10)  (81 442)  (81 442)  routing T_2_27.sp4_h_r_4 <X> T_2_27.sp4_h_l_42
 (10 10)  (82 442)  (82 442)  routing T_2_27.sp4_h_r_4 <X> T_2_27.sp4_h_l_42


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0


LogicTile_5_27

 (4 6)  (238 438)  (238 438)  routing T_5_27.sp4_h_r_3 <X> T_5_27.sp4_v_t_38
 (5 7)  (239 439)  (239 439)  routing T_5_27.sp4_h_r_3 <X> T_5_27.sp4_v_t_38


LogicTile_6_27

 (9 6)  (297 438)  (297 438)  routing T_6_27.sp4_v_b_4 <X> T_6_27.sp4_h_l_41
 (19 15)  (307 447)  (307 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_27

 (3 4)  (345 436)  (345 436)  routing T_7_27.sp12_v_t_23 <X> T_7_27.sp12_h_r_0


LogicTile_11_27

 (2 0)  (548 432)  (548 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_14_27

 (13 4)  (721 436)  (721 436)  routing T_14_27.sp4_h_l_40 <X> T_14_27.sp4_v_b_5
 (12 5)  (720 437)  (720 437)  routing T_14_27.sp4_h_l_40 <X> T_14_27.sp4_v_b_5


LogicTile_15_27

 (3 4)  (765 436)  (765 436)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0


LogicTile_16_27

 (3 3)  (819 435)  (819 435)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_l_23


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 1)  (1147 433)  (1147 433)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0


LogicTile_27_27

 (3 7)  (1405 439)  (1405 439)  routing T_27_27.sp12_h_l_23 <X> T_27_27.sp12_v_t_23


LogicTile_28_27

 (11 0)  (1467 432)  (1467 432)  routing T_28_27.sp4_v_t_46 <X> T_28_27.sp4_v_b_2
 (12 1)  (1468 433)  (1468 433)  routing T_28_27.sp4_v_t_46 <X> T_28_27.sp4_v_b_2


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_6_26

 (19 4)  (307 420)  (307 420)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_10_26

 (4 6)  (496 422)  (496 422)  routing T_10_26.sp4_v_b_3 <X> T_10_26.sp4_v_t_38


LogicTile_13_26

 (11 12)  (665 428)  (665 428)  routing T_13_26.sp4_v_t_38 <X> T_13_26.sp4_v_b_11
 (13 12)  (667 428)  (667 428)  routing T_13_26.sp4_v_t_38 <X> T_13_26.sp4_v_b_11


LogicTile_15_26

 (11 2)  (773 418)  (773 418)  routing T_15_26.sp4_v_b_6 <X> T_15_26.sp4_v_t_39
 (13 2)  (775 418)  (775 418)  routing T_15_26.sp4_v_b_6 <X> T_15_26.sp4_v_t_39
 (11 12)  (773 428)  (773 428)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_v_b_11
 (13 12)  (775 428)  (775 428)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_v_b_11


LogicTile_17_26

 (4 10)  (878 426)  (878 426)  routing T_17_26.sp4_v_b_10 <X> T_17_26.sp4_v_t_43
 (6 10)  (880 426)  (880 426)  routing T_17_26.sp4_v_b_10 <X> T_17_26.sp4_v_t_43


LogicTile_19_26

 (4 8)  (986 424)  (986 424)  routing T_19_26.sp4_v_t_43 <X> T_19_26.sp4_v_b_6


LogicTile_29_26

 (11 8)  (1521 424)  (1521 424)  routing T_29_26.sp4_v_t_40 <X> T_29_26.sp4_v_b_8
 (12 9)  (1522 425)  (1522 425)  routing T_29_26.sp4_v_t_40 <X> T_29_26.sp4_v_b_8
 (13 14)  (1523 430)  (1523 430)  routing T_29_26.sp4_v_b_11 <X> T_29_26.sp4_v_t_46


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 409)  (1 409)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_h_l_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25

 (3 1)  (495 401)  (495 401)  routing T_10_25.sp12_h_l_23 <X> T_10_25.sp12_v_b_0
 (19 3)  (511 403)  (511 403)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (11 4)  (503 404)  (503 404)  routing T_10_25.sp4_v_t_44 <X> T_10_25.sp4_v_b_5
 (13 4)  (505 404)  (505 404)  routing T_10_25.sp4_v_t_44 <X> T_10_25.sp4_v_b_5


LogicTile_11_25

 (11 6)  (557 406)  (557 406)  routing T_11_25.sp4_h_r_11 <X> T_11_25.sp4_v_t_40
 (13 6)  (559 406)  (559 406)  routing T_11_25.sp4_h_r_11 <X> T_11_25.sp4_v_t_40
 (12 7)  (558 407)  (558 407)  routing T_11_25.sp4_h_r_11 <X> T_11_25.sp4_v_t_40


LogicTile_12_25

 (2 8)  (602 408)  (602 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_25



LogicTile_14_25



LogicTile_15_25

 (4 4)  (766 404)  (766 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (6 4)  (768 404)  (768 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (5 5)  (767 405)  (767 405)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (11 15)  (773 415)  (773 415)  routing T_15_25.sp4_h_r_3 <X> T_15_25.sp4_h_l_46
 (13 15)  (775 415)  (775 415)  routing T_15_25.sp4_h_r_3 <X> T_15_25.sp4_h_l_46


LogicTile_16_25



LogicTile_17_25



LogicTile_18_25

 (25 0)  (953 400)  (953 400)  routing T_18_25.sp4_v_b_10 <X> T_18_25.lc_trk_g0_2
 (22 1)  (950 401)  (950 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (951 401)  (951 401)  routing T_18_25.sp4_v_b_10 <X> T_18_25.lc_trk_g0_2
 (25 1)  (953 401)  (953 401)  routing T_18_25.sp4_v_b_10 <X> T_18_25.lc_trk_g0_2
 (27 6)  (955 406)  (955 406)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 406)  (956 406)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 406)  (957 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 406)  (960 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (968 406)  (968 406)  LC_3 Logic Functioning bit
 (42 6)  (970 406)  (970 406)  LC_3 Logic Functioning bit
 (27 7)  (955 407)  (955 407)  routing T_18_25.lc_trk_g3_0 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 407)  (956 407)  routing T_18_25.lc_trk_g3_0 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 407)  (957 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 407)  (958 407)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 407)  (959 407)  routing T_18_25.lc_trk_g0_2 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (40 7)  (968 407)  (968 407)  LC_3 Logic Functioning bit
 (41 7)  (969 407)  (969 407)  LC_3 Logic Functioning bit
 (42 7)  (970 407)  (970 407)  LC_3 Logic Functioning bit
 (43 7)  (971 407)  (971 407)  LC_3 Logic Functioning bit
 (47 7)  (975 407)  (975 407)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 12)  (950 412)  (950 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (16 13)  (944 413)  (944 413)  routing T_18_25.sp12_v_b_8 <X> T_18_25.lc_trk_g3_0
 (17 13)  (945 413)  (945 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_19_25



LogicTile_20_25

 (8 13)  (1044 413)  (1044 413)  routing T_20_25.sp4_h_r_10 <X> T_20_25.sp4_v_b_10


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (8 14)  (1260 414)  (1260 414)  routing T_24_25.sp4_h_r_10 <X> T_24_25.sp4_h_l_47


RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25

 (25 4)  (1481 404)  (1481 404)  routing T_28_25.sp4_h_r_10 <X> T_28_25.lc_trk_g1_2
 (22 5)  (1478 405)  (1478 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1479 405)  (1479 405)  routing T_28_25.sp4_h_r_10 <X> T_28_25.lc_trk_g1_2
 (24 5)  (1480 405)  (1480 405)  routing T_28_25.sp4_h_r_10 <X> T_28_25.lc_trk_g1_2
 (25 10)  (1481 410)  (1481 410)  routing T_28_25.sp4_v_b_30 <X> T_28_25.lc_trk_g2_6
 (27 10)  (1483 410)  (1483 410)  routing T_28_25.lc_trk_g3_5 <X> T_28_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (1484 410)  (1484 410)  routing T_28_25.lc_trk_g3_5 <X> T_28_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 410)  (1485 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 410)  (1486 410)  routing T_28_25.lc_trk_g3_5 <X> T_28_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 410)  (1488 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1489 410)  (1489 410)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (1490 410)  (1490 410)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_5/in_3
 (38 10)  (1494 410)  (1494 410)  LC_5 Logic Functioning bit
 (40 10)  (1496 410)  (1496 410)  LC_5 Logic Functioning bit
 (41 10)  (1497 410)  (1497 410)  LC_5 Logic Functioning bit
 (42 10)  (1498 410)  (1498 410)  LC_5 Logic Functioning bit
 (22 11)  (1478 411)  (1478 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1479 411)  (1479 411)  routing T_28_25.sp4_v_b_30 <X> T_28_25.lc_trk_g2_6
 (26 11)  (1482 411)  (1482 411)  routing T_28_25.lc_trk_g1_2 <X> T_28_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (1483 411)  (1483 411)  routing T_28_25.lc_trk_g1_2 <X> T_28_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 411)  (1485 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1487 411)  (1487 411)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (1488 411)  (1488 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1489 411)  (1489 411)  routing T_28_25.lc_trk_g3_2 <X> T_28_25.input_2_5
 (34 11)  (1490 411)  (1490 411)  routing T_28_25.lc_trk_g3_2 <X> T_28_25.input_2_5
 (35 11)  (1491 411)  (1491 411)  routing T_28_25.lc_trk_g3_2 <X> T_28_25.input_2_5
 (40 11)  (1496 411)  (1496 411)  LC_5 Logic Functioning bit
 (41 11)  (1497 411)  (1497 411)  LC_5 Logic Functioning bit
 (42 11)  (1498 411)  (1498 411)  LC_5 Logic Functioning bit
 (43 11)  (1499 411)  (1499 411)  LC_5 Logic Functioning bit
 (53 11)  (1509 411)  (1509 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (22 12)  (1478 412)  (1478 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1479 412)  (1479 412)  routing T_28_25.sp12_v_b_11 <X> T_28_25.lc_trk_g3_3
 (25 12)  (1481 412)  (1481 412)  routing T_28_25.sp4_v_b_26 <X> T_28_25.lc_trk_g3_2
 (26 12)  (1482 412)  (1482 412)  routing T_28_25.lc_trk_g3_5 <X> T_28_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (1483 412)  (1483 412)  routing T_28_25.lc_trk_g1_2 <X> T_28_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 412)  (1485 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1487 412)  (1487 412)  routing T_28_25.lc_trk_g3_6 <X> T_28_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (1488 412)  (1488 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1489 412)  (1489 412)  routing T_28_25.lc_trk_g3_6 <X> T_28_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (1490 412)  (1490 412)  routing T_28_25.lc_trk_g3_6 <X> T_28_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (1491 412)  (1491 412)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.input_2_6
 (38 12)  (1494 412)  (1494 412)  LC_6 Logic Functioning bit
 (39 12)  (1495 412)  (1495 412)  LC_6 Logic Functioning bit
 (41 12)  (1497 412)  (1497 412)  LC_6 Logic Functioning bit
 (22 13)  (1478 413)  (1478 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1479 413)  (1479 413)  routing T_28_25.sp4_v_b_26 <X> T_28_25.lc_trk_g3_2
 (27 13)  (1483 413)  (1483 413)  routing T_28_25.lc_trk_g3_5 <X> T_28_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (1484 413)  (1484 413)  routing T_28_25.lc_trk_g3_5 <X> T_28_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 413)  (1485 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1486 413)  (1486 413)  routing T_28_25.lc_trk_g1_2 <X> T_28_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (1487 413)  (1487 413)  routing T_28_25.lc_trk_g3_6 <X> T_28_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (1488 413)  (1488 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1489 413)  (1489 413)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.input_2_6
 (35 13)  (1491 413)  (1491 413)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.input_2_6
 (38 13)  (1494 413)  (1494 413)  LC_6 Logic Functioning bit
 (39 13)  (1495 413)  (1495 413)  LC_6 Logic Functioning bit
 (46 13)  (1502 413)  (1502 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (8 14)  (1464 414)  (1464 414)  routing T_28_25.sp4_h_r_10 <X> T_28_25.sp4_h_l_47
 (17 14)  (1473 414)  (1473 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 15)  (1478 415)  (1478 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1479 415)  (1479 415)  routing T_28_25.sp4_v_b_46 <X> T_28_25.lc_trk_g3_6
 (24 15)  (1480 415)  (1480 415)  routing T_28_25.sp4_v_b_46 <X> T_28_25.lc_trk_g3_6


LogicTile_29_25



LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0


LogicTile_31_25

 (8 3)  (1626 403)  (1626 403)  routing T_31_25.sp4_h_l_36 <X> T_31_25.sp4_v_t_36


LogicTile_32_25

 (8 14)  (1680 414)  (1680 414)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_47
 (9 14)  (1681 414)  (1681 414)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_47
 (10 14)  (1682 414)  (1682 414)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_47


IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 396)  (6 396)  routing T_0_24.span4_vert_b_3 <X> T_0_24.span4_vert_t_15


LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24

 (3 4)  (291 388)  (291 388)  routing T_6_24.sp12_v_b_0 <X> T_6_24.sp12_h_r_0
 (3 5)  (291 389)  (291 389)  routing T_6_24.sp12_v_b_0 <X> T_6_24.sp12_h_r_0


LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24

 (7 13)  (445 397)  (445 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_10_24

 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (2 8)  (710 392)  (710 392)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (32 10)  (848 394)  (848 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 394)  (849 394)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 394)  (850 394)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (40 10)  (856 394)  (856 394)  LC_5 Logic Functioning bit
 (41 10)  (857 394)  (857 394)  LC_5 Logic Functioning bit
 (42 10)  (858 394)  (858 394)  LC_5 Logic Functioning bit
 (43 10)  (859 394)  (859 394)  LC_5 Logic Functioning bit
 (52 10)  (868 394)  (868 394)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (40 11)  (856 395)  (856 395)  LC_5 Logic Functioning bit
 (41 11)  (857 395)  (857 395)  LC_5 Logic Functioning bit
 (42 11)  (858 395)  (858 395)  LC_5 Logic Functioning bit
 (43 11)  (859 395)  (859 395)  LC_5 Logic Functioning bit
 (17 12)  (833 396)  (833 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (11 2)  (885 386)  (885 386)  routing T_17_24.sp4_h_l_44 <X> T_17_24.sp4_v_t_39
 (7 8)  (881 392)  (881 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24



LogicTile_20_24

 (7 13)  (1043 397)  (1043 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_24

 (7 8)  (1097 392)  (1097 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1097 394)  (1097 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1097 397)  (1097 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_22_24

 (7 10)  (1151 394)  (1151 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1151 397)  (1151 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1151 398)  (1151 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_23_24



LogicTile_24_24

 (3 6)  (1255 390)  (1255 390)  routing T_24_24.sp12_v_b_0 <X> T_24_24.sp12_v_t_23


RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0


LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0


RAM_Tile_8_23

 (19 15)  (415 383)  (415 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_11_23

 (4 12)  (550 380)  (550 380)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_9
 (6 12)  (552 380)  (552 380)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_9
 (5 13)  (551 381)  (551 381)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_9


LogicTile_14_23

 (9 1)  (717 369)  (717 369)  routing T_14_23.sp4_v_t_40 <X> T_14_23.sp4_v_b_1
 (10 1)  (718 369)  (718 369)  routing T_14_23.sp4_v_t_40 <X> T_14_23.sp4_v_b_1
 (22 4)  (730 372)  (730 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (729 373)  (729 373)  routing T_14_23.sp4_r_v_b_27 <X> T_14_23.lc_trk_g1_3
 (19 6)  (727 374)  (727 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (2 8)  (710 376)  (710 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 10)  (730 378)  (730 378)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (731 378)  (731 378)  routing T_14_23.sp12_v_t_12 <X> T_14_23.lc_trk_g2_7
 (26 10)  (734 378)  (734 378)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 378)  (735 378)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 378)  (737 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 378)  (739 378)  routing T_14_23.lc_trk_g2_4 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 378)  (740 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 378)  (741 378)  routing T_14_23.lc_trk_g2_4 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 378)  (743 378)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.input_2_5
 (37 10)  (745 378)  (745 378)  LC_5 Logic Functioning bit
 (38 10)  (746 378)  (746 378)  LC_5 Logic Functioning bit
 (41 10)  (749 378)  (749 378)  LC_5 Logic Functioning bit
 (52 10)  (760 378)  (760 378)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (722 379)  (722 379)  routing T_14_23.sp4_r_v_b_36 <X> T_14_23.lc_trk_g2_4
 (17 11)  (725 379)  (725 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (734 379)  (734 379)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 379)  (736 379)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 379)  (737 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 379)  (738 379)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 379)  (740 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (741 379)  (741 379)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.input_2_5
 (34 11)  (742 379)  (742 379)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.input_2_5
 (35 11)  (743 379)  (743 379)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.input_2_5
 (36 11)  (744 379)  (744 379)  LC_5 Logic Functioning bit
 (39 11)  (747 379)  (747 379)  LC_5 Logic Functioning bit
 (43 11)  (751 379)  (751 379)  LC_5 Logic Functioning bit
 (53 11)  (761 379)  (761 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (22 15)  (730 383)  (730 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 383)  (733 383)  routing T_14_23.sp4_r_v_b_46 <X> T_14_23.lc_trk_g3_6


LogicTile_15_23

 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (1 2)  (763 370)  (763 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 6)  (784 374)  (784 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (785 374)  (785 374)  routing T_15_23.sp12_h_r_23 <X> T_15_23.lc_trk_g1_7
 (21 7)  (783 375)  (783 375)  routing T_15_23.sp12_h_r_23 <X> T_15_23.lc_trk_g1_7
 (26 8)  (788 376)  (788 376)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (36 8)  (798 376)  (798 376)  LC_4 Logic Functioning bit
 (38 8)  (800 376)  (800 376)  LC_4 Logic Functioning bit
 (41 8)  (803 376)  (803 376)  LC_4 Logic Functioning bit
 (43 8)  (805 376)  (805 376)  LC_4 Logic Functioning bit
 (45 8)  (807 376)  (807 376)  LC_4 Logic Functioning bit
 (26 9)  (788 377)  (788 377)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 377)  (789 377)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 377)  (791 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (799 377)  (799 377)  LC_4 Logic Functioning bit
 (39 9)  (801 377)  (801 377)  LC_4 Logic Functioning bit
 (40 9)  (802 377)  (802 377)  LC_4 Logic Functioning bit
 (42 9)  (804 377)  (804 377)  LC_4 Logic Functioning bit
 (44 9)  (806 377)  (806 377)  LC_4 Logic Functioning bit
 (48 9)  (810 377)  (810 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (0 14)  (762 382)  (762 382)  routing T_15_23.glb_netwk_4 <X> T_15_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 382)  (763 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_23

 (4 4)  (878 372)  (878 372)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_b_3
 (6 4)  (880 372)  (880 372)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_b_3
 (5 5)  (879 373)  (879 373)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_b_3


LogicTile_22_23

 (3 0)  (1147 368)  (1147 368)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0
 (3 1)  (1147 369)  (1147 369)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0


LogicTile_28_23

 (6 10)  (1462 378)  (1462 378)  routing T_28_23.sp4_v_b_3 <X> T_28_23.sp4_v_t_43
 (5 11)  (1461 379)  (1461 379)  routing T_28_23.sp4_v_b_3 <X> T_28_23.sp4_v_t_43


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (17 5)  (0 357)  (0 357)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_4_22

 (3 5)  (183 357)  (183 357)  routing T_4_22.sp12_h_l_23 <X> T_4_22.sp12_h_r_0


RAM_Tile_8_22

 (2 0)  (398 352)  (398 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 12)  (398 364)  (398 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_11_22

 (12 8)  (558 360)  (558 360)  routing T_11_22.sp4_h_l_40 <X> T_11_22.sp4_h_r_8
 (13 9)  (559 361)  (559 361)  routing T_11_22.sp4_h_l_40 <X> T_11_22.sp4_h_r_8
 (13 12)  (559 364)  (559 364)  routing T_11_22.sp4_h_l_46 <X> T_11_22.sp4_v_b_11
 (12 13)  (558 365)  (558 365)  routing T_11_22.sp4_h_l_46 <X> T_11_22.sp4_v_b_11


LogicTile_13_22

 (22 3)  (676 355)  (676 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (679 355)  (679 355)  routing T_13_22.sp4_r_v_b_30 <X> T_13_22.lc_trk_g0_6
 (10 4)  (664 356)  (664 356)  routing T_13_22.sp4_v_t_46 <X> T_13_22.sp4_h_r_4
 (22 4)  (676 356)  (676 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 356)  (677 356)  routing T_13_22.sp12_h_l_16 <X> T_13_22.lc_trk_g1_3
 (21 5)  (675 357)  (675 357)  routing T_13_22.sp12_h_l_16 <X> T_13_22.lc_trk_g1_3
 (15 10)  (669 362)  (669 362)  routing T_13_22.sp4_h_l_16 <X> T_13_22.lc_trk_g2_5
 (16 10)  (670 362)  (670 362)  routing T_13_22.sp4_h_l_16 <X> T_13_22.lc_trk_g2_5
 (17 10)  (671 362)  (671 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (680 362)  (680 362)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 362)  (681 362)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 362)  (683 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 362)  (685 362)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (47 10)  (701 362)  (701 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (672 363)  (672 363)  routing T_13_22.sp4_h_l_16 <X> T_13_22.lc_trk_g2_5
 (28 11)  (682 363)  (682 363)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 363)  (683 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 363)  (684 363)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 363)  (685 363)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (40 11)  (694 363)  (694 363)  LC_5 Logic Functioning bit
 (42 11)  (696 363)  (696 363)  LC_5 Logic Functioning bit
 (12 12)  (666 364)  (666 364)  routing T_13_22.sp4_v_t_46 <X> T_13_22.sp4_h_r_11


LogicTile_14_22

 (26 0)  (734 352)  (734 352)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 352)  (735 352)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 352)  (736 352)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 352)  (737 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 352)  (738 352)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 352)  (740 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 352)  (741 352)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 352)  (742 352)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 352)  (743 352)  routing T_14_22.lc_trk_g0_4 <X> T_14_22.input_2_0
 (37 0)  (745 352)  (745 352)  LC_0 Logic Functioning bit
 (39 0)  (747 352)  (747 352)  LC_0 Logic Functioning bit
 (43 0)  (751 352)  (751 352)  LC_0 Logic Functioning bit
 (46 0)  (754 352)  (754 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (734 353)  (734 353)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 353)  (736 353)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 353)  (737 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 353)  (738 353)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 353)  (740 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (745 353)  (745 353)  LC_0 Logic Functioning bit
 (41 1)  (749 353)  (749 353)  LC_0 Logic Functioning bit
 (43 1)  (751 353)  (751 353)  LC_0 Logic Functioning bit
 (14 3)  (722 355)  (722 355)  routing T_14_22.sp12_h_r_20 <X> T_14_22.lc_trk_g0_4
 (16 3)  (724 355)  (724 355)  routing T_14_22.sp12_h_r_20 <X> T_14_22.lc_trk_g0_4
 (17 3)  (725 355)  (725 355)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 11)  (730 363)  (730 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 363)  (733 363)  routing T_14_22.sp4_r_v_b_38 <X> T_14_22.lc_trk_g2_6
 (14 12)  (722 364)  (722 364)  routing T_14_22.sp4_h_r_40 <X> T_14_22.lc_trk_g3_0
 (14 13)  (722 365)  (722 365)  routing T_14_22.sp4_h_r_40 <X> T_14_22.lc_trk_g3_0
 (15 13)  (723 365)  (723 365)  routing T_14_22.sp4_h_r_40 <X> T_14_22.lc_trk_g3_0
 (16 13)  (724 365)  (724 365)  routing T_14_22.sp4_h_r_40 <X> T_14_22.lc_trk_g3_0
 (17 13)  (725 365)  (725 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (25 14)  (733 366)  (733 366)  routing T_14_22.sp4_v_b_30 <X> T_14_22.lc_trk_g3_6
 (22 15)  (730 367)  (730 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (731 367)  (731 367)  routing T_14_22.sp4_v_b_30 <X> T_14_22.lc_trk_g3_6


LogicTile_15_22

 (11 0)  (773 352)  (773 352)  routing T_15_22.sp4_h_l_45 <X> T_15_22.sp4_v_b_2
 (13 0)  (775 352)  (775 352)  routing T_15_22.sp4_h_l_45 <X> T_15_22.sp4_v_b_2
 (12 1)  (774 353)  (774 353)  routing T_15_22.sp4_h_l_45 <X> T_15_22.sp4_v_b_2
 (15 2)  (777 354)  (777 354)  routing T_15_22.sp4_h_r_5 <X> T_15_22.lc_trk_g0_5
 (16 2)  (778 354)  (778 354)  routing T_15_22.sp4_h_r_5 <X> T_15_22.lc_trk_g0_5
 (17 2)  (779 354)  (779 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (10 3)  (772 355)  (772 355)  routing T_15_22.sp4_h_l_45 <X> T_15_22.sp4_v_t_36
 (15 3)  (777 355)  (777 355)  routing T_15_22.bot_op_4 <X> T_15_22.lc_trk_g0_4
 (17 3)  (779 355)  (779 355)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (780 355)  (780 355)  routing T_15_22.sp4_h_r_5 <X> T_15_22.lc_trk_g0_5
 (13 4)  (775 356)  (775 356)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_v_b_5
 (11 5)  (773 357)  (773 357)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_h_r_5
 (12 5)  (774 357)  (774 357)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_v_b_5
 (12 6)  (774 358)  (774 358)  routing T_15_22.sp4_v_t_46 <X> T_15_22.sp4_h_l_40
 (15 6)  (777 358)  (777 358)  routing T_15_22.sp4_h_r_5 <X> T_15_22.lc_trk_g1_5
 (16 6)  (778 358)  (778 358)  routing T_15_22.sp4_h_r_5 <X> T_15_22.lc_trk_g1_5
 (17 6)  (779 358)  (779 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (25 6)  (787 358)  (787 358)  routing T_15_22.sp12_h_l_5 <X> T_15_22.lc_trk_g1_6
 (26 6)  (788 358)  (788 358)  routing T_15_22.lc_trk_g0_5 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 358)  (790 358)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 358)  (791 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 358)  (792 358)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 358)  (795 358)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 358)  (796 358)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 358)  (797 358)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.input_2_3
 (36 6)  (798 358)  (798 358)  LC_3 Logic Functioning bit
 (37 6)  (799 358)  (799 358)  LC_3 Logic Functioning bit
 (39 6)  (801 358)  (801 358)  LC_3 Logic Functioning bit
 (43 6)  (805 358)  (805 358)  LC_3 Logic Functioning bit
 (46 6)  (808 358)  (808 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (809 358)  (809 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (11 7)  (773 359)  (773 359)  routing T_15_22.sp4_v_t_46 <X> T_15_22.sp4_h_l_40
 (13 7)  (775 359)  (775 359)  routing T_15_22.sp4_v_t_46 <X> T_15_22.sp4_h_l_40
 (18 7)  (780 359)  (780 359)  routing T_15_22.sp4_h_r_5 <X> T_15_22.lc_trk_g1_5
 (22 7)  (784 359)  (784 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (786 359)  (786 359)  routing T_15_22.sp12_h_l_5 <X> T_15_22.lc_trk_g1_6
 (25 7)  (787 359)  (787 359)  routing T_15_22.sp12_h_l_5 <X> T_15_22.lc_trk_g1_6
 (29 7)  (791 359)  (791 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 359)  (792 359)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 359)  (793 359)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 359)  (794 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (796 359)  (796 359)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.input_2_3
 (35 7)  (797 359)  (797 359)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.input_2_3
 (36 7)  (798 359)  (798 359)  LC_3 Logic Functioning bit
 (40 7)  (802 359)  (802 359)  LC_3 Logic Functioning bit
 (42 7)  (804 359)  (804 359)  LC_3 Logic Functioning bit
 (43 7)  (805 359)  (805 359)  LC_3 Logic Functioning bit
 (12 8)  (774 360)  (774 360)  routing T_15_22.sp4_v_b_8 <X> T_15_22.sp4_h_r_8
 (22 8)  (784 360)  (784 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (785 360)  (785 360)  routing T_15_22.sp12_v_b_19 <X> T_15_22.lc_trk_g2_3
 (11 9)  (773 361)  (773 361)  routing T_15_22.sp4_v_b_8 <X> T_15_22.sp4_h_r_8
 (21 9)  (783 361)  (783 361)  routing T_15_22.sp12_v_b_19 <X> T_15_22.lc_trk_g2_3
 (25 10)  (787 362)  (787 362)  routing T_15_22.sp4_v_b_38 <X> T_15_22.lc_trk_g2_6
 (31 10)  (793 362)  (793 362)  routing T_15_22.lc_trk_g0_4 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 362)  (794 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (797 362)  (797 362)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.input_2_5
 (40 10)  (802 362)  (802 362)  LC_5 Logic Functioning bit
 (41 10)  (803 362)  (803 362)  LC_5 Logic Functioning bit
 (43 10)  (805 362)  (805 362)  LC_5 Logic Functioning bit
 (22 11)  (784 363)  (784 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 363)  (785 363)  routing T_15_22.sp4_v_b_38 <X> T_15_22.lc_trk_g2_6
 (25 11)  (787 363)  (787 363)  routing T_15_22.sp4_v_b_38 <X> T_15_22.lc_trk_g2_6
 (26 11)  (788 363)  (788 363)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 363)  (790 363)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 363)  (791 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 363)  (794 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (796 363)  (796 363)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.input_2_5
 (35 11)  (797 363)  (797 363)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.input_2_5
 (40 11)  (802 363)  (802 363)  LC_5 Logic Functioning bit
 (41 11)  (803 363)  (803 363)  LC_5 Logic Functioning bit
 (42 11)  (804 363)  (804 363)  LC_5 Logic Functioning bit
 (21 12)  (783 364)  (783 364)  routing T_15_22.sp4_h_r_35 <X> T_15_22.lc_trk_g3_3
 (22 12)  (784 364)  (784 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 364)  (785 364)  routing T_15_22.sp4_h_r_35 <X> T_15_22.lc_trk_g3_3
 (24 12)  (786 364)  (786 364)  routing T_15_22.sp4_h_r_35 <X> T_15_22.lc_trk_g3_3
 (26 12)  (788 364)  (788 364)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 364)  (789 364)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 364)  (791 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 364)  (792 364)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 364)  (793 364)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 364)  (794 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 364)  (795 364)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 364)  (796 364)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 364)  (797 364)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.input_2_6
 (37 12)  (799 364)  (799 364)  LC_6 Logic Functioning bit
 (38 12)  (800 364)  (800 364)  LC_6 Logic Functioning bit
 (41 12)  (803 364)  (803 364)  LC_6 Logic Functioning bit
 (43 12)  (805 364)  (805 364)  LC_6 Logic Functioning bit
 (47 12)  (809 364)  (809 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (27 13)  (789 365)  (789 365)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 365)  (791 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 365)  (792 365)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 365)  (794 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 365)  (795 365)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.input_2_6
 (35 13)  (797 365)  (797 365)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.input_2_6
 (36 13)  (798 365)  (798 365)  LC_6 Logic Functioning bit
 (38 13)  (800 365)  (800 365)  LC_6 Logic Functioning bit
 (41 13)  (803 365)  (803 365)  LC_6 Logic Functioning bit
 (42 13)  (804 365)  (804 365)  LC_6 Logic Functioning bit
 (46 13)  (808 365)  (808 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 15)  (776 367)  (776 367)  routing T_15_22.sp4_h_l_17 <X> T_15_22.lc_trk_g3_4
 (15 15)  (777 367)  (777 367)  routing T_15_22.sp4_h_l_17 <X> T_15_22.lc_trk_g3_4
 (16 15)  (778 367)  (778 367)  routing T_15_22.sp4_h_l_17 <X> T_15_22.lc_trk_g3_4
 (17 15)  (779 367)  (779 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_16_22

 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 354)  (831 354)  routing T_16_22.lft_op_5 <X> T_16_22.lc_trk_g0_5
 (17 2)  (833 354)  (833 354)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 354)  (834 354)  routing T_16_22.lft_op_5 <X> T_16_22.lc_trk_g0_5
 (26 2)  (842 354)  (842 354)  routing T_16_22.lc_trk_g0_5 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 354)  (843 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 354)  (844 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 354)  (847 354)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 354)  (850 354)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 354)  (853 354)  LC_1 Logic Functioning bit
 (39 2)  (855 354)  (855 354)  LC_1 Logic Functioning bit
 (41 2)  (857 354)  (857 354)  LC_1 Logic Functioning bit
 (43 2)  (859 354)  (859 354)  LC_1 Logic Functioning bit
 (45 2)  (861 354)  (861 354)  LC_1 Logic Functioning bit
 (52 2)  (868 354)  (868 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 355)  (852 355)  LC_1 Logic Functioning bit
 (38 3)  (854 355)  (854 355)  LC_1 Logic Functioning bit
 (41 3)  (857 355)  (857 355)  LC_1 Logic Functioning bit
 (43 3)  (859 355)  (859 355)  LC_1 Logic Functioning bit
 (44 3)  (860 355)  (860 355)  LC_1 Logic Functioning bit
 (15 6)  (831 358)  (831 358)  routing T_16_22.sp4_h_r_21 <X> T_16_22.lc_trk_g1_5
 (16 6)  (832 358)  (832 358)  routing T_16_22.sp4_h_r_21 <X> T_16_22.lc_trk_g1_5
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (834 358)  (834 358)  routing T_16_22.sp4_h_r_21 <X> T_16_22.lc_trk_g1_5
 (18 7)  (834 359)  (834 359)  routing T_16_22.sp4_h_r_21 <X> T_16_22.lc_trk_g1_5
 (17 12)  (833 364)  (833 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 364)  (834 364)  routing T_16_22.wire_logic_cluster/lc_1/out <X> T_16_22.lc_trk_g3_1
 (0 14)  (816 366)  (816 366)  routing T_16_22.glb_netwk_4 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_22

 (17 3)  (891 355)  (891 355)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (875 358)  (875 358)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (29 6)  (903 358)  (903 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 358)  (904 358)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 358)  (906 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 358)  (907 358)  routing T_17_22.lc_trk_g2_0 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 358)  (910 358)  LC_3 Logic Functioning bit
 (37 6)  (911 358)  (911 358)  LC_3 Logic Functioning bit
 (38 6)  (912 358)  (912 358)  LC_3 Logic Functioning bit
 (39 6)  (913 358)  (913 358)  LC_3 Logic Functioning bit
 (41 6)  (915 358)  (915 358)  LC_3 Logic Functioning bit
 (43 6)  (917 358)  (917 358)  LC_3 Logic Functioning bit
 (1 7)  (875 359)  (875 359)  routing T_17_22.glb_netwk_4 <X> T_17_22.glb2local_0
 (36 7)  (910 359)  (910 359)  LC_3 Logic Functioning bit
 (37 7)  (911 359)  (911 359)  LC_3 Logic Functioning bit
 (38 7)  (912 359)  (912 359)  LC_3 Logic Functioning bit
 (39 7)  (913 359)  (913 359)  LC_3 Logic Functioning bit
 (41 7)  (915 359)  (915 359)  LC_3 Logic Functioning bit
 (43 7)  (917 359)  (917 359)  LC_3 Logic Functioning bit
 (14 8)  (888 360)  (888 360)  routing T_17_22.sp4_h_l_21 <X> T_17_22.lc_trk_g2_0
 (15 9)  (889 361)  (889 361)  routing T_17_22.sp4_h_l_21 <X> T_17_22.lc_trk_g2_0
 (16 9)  (890 361)  (890 361)  routing T_17_22.sp4_h_l_21 <X> T_17_22.lc_trk_g2_0
 (17 9)  (891 361)  (891 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (11 12)  (885 364)  (885 364)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_v_b_11
 (13 12)  (887 364)  (887 364)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_v_b_11
 (12 13)  (886 365)  (886 365)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_v_b_11
 (10 15)  (884 367)  (884 367)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_v_t_47


LogicTile_18_22

 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (929 356)  (929 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (949 356)  (949 356)  routing T_18_22.lft_op_3 <X> T_18_22.lc_trk_g1_3
 (22 4)  (950 356)  (950 356)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 356)  (952 356)  routing T_18_22.lft_op_3 <X> T_18_22.lc_trk_g1_3
 (0 5)  (928 357)  (928 357)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_7/cen
 (1 5)  (929 357)  (929 357)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_7/cen
 (8 9)  (936 361)  (936 361)  routing T_18_22.sp4_h_l_36 <X> T_18_22.sp4_v_b_7
 (9 9)  (937 361)  (937 361)  routing T_18_22.sp4_h_l_36 <X> T_18_22.sp4_v_b_7
 (10 9)  (938 361)  (938 361)  routing T_18_22.sp4_h_l_36 <X> T_18_22.sp4_v_b_7
 (13 12)  (941 364)  (941 364)  routing T_18_22.sp4_h_l_46 <X> T_18_22.sp4_v_b_11
 (26 12)  (954 364)  (954 364)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (36 12)  (964 364)  (964 364)  LC_6 Logic Functioning bit
 (38 12)  (966 364)  (966 364)  LC_6 Logic Functioning bit
 (41 12)  (969 364)  (969 364)  LC_6 Logic Functioning bit
 (43 12)  (971 364)  (971 364)  LC_6 Logic Functioning bit
 (45 12)  (973 364)  (973 364)  LC_6 Logic Functioning bit
 (47 12)  (975 364)  (975 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (12 13)  (940 365)  (940 365)  routing T_18_22.sp4_h_l_46 <X> T_18_22.sp4_v_b_11
 (27 13)  (955 365)  (955 365)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 365)  (956 365)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 365)  (957 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (965 365)  (965 365)  LC_6 Logic Functioning bit
 (39 13)  (967 365)  (967 365)  LC_6 Logic Functioning bit
 (40 13)  (968 365)  (968 365)  LC_6 Logic Functioning bit
 (42 13)  (970 365)  (970 365)  LC_6 Logic Functioning bit
 (44 13)  (972 365)  (972 365)  LC_6 Logic Functioning bit
 (0 14)  (928 366)  (928 366)  routing T_18_22.glb_netwk_4 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 366)  (929 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 366)  (945 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (946 367)  (946 367)  routing T_18_22.sp4_r_v_b_45 <X> T_18_22.lc_trk_g3_5


LogicTile_19_22

 (4 8)  (986 360)  (986 360)  routing T_19_22.sp4_v_t_43 <X> T_19_22.sp4_v_b_6


LogicTile_20_22

 (3 15)  (1039 367)  (1039 367)  routing T_20_22.sp12_h_l_22 <X> T_20_22.sp12_v_t_22


RAM_Tile_25_22

 (3 7)  (1309 359)  (1309 359)  routing T_25_22.sp12_h_l_23 <X> T_25_22.sp12_v_t_23


LogicTile_26_22

 (2 12)  (1350 364)  (1350 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_22

 (12 15)  (1522 367)  (1522 367)  routing T_29_22.sp4_h_l_46 <X> T_29_22.sp4_v_t_46


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


LogicTile_10_21

 (8 8)  (500 344)  (500 344)  routing T_10_21.sp4_v_b_1 <X> T_10_21.sp4_h_r_7
 (9 8)  (501 344)  (501 344)  routing T_10_21.sp4_v_b_1 <X> T_10_21.sp4_h_r_7
 (10 8)  (502 344)  (502 344)  routing T_10_21.sp4_v_b_1 <X> T_10_21.sp4_h_r_7
 (11 8)  (503 344)  (503 344)  routing T_10_21.sp4_v_t_40 <X> T_10_21.sp4_v_b_8
 (12 9)  (504 345)  (504 345)  routing T_10_21.sp4_v_t_40 <X> T_10_21.sp4_v_b_8


LogicTile_12_21

 (2 8)  (602 344)  (602 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_21

 (27 2)  (735 338)  (735 338)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 338)  (736 338)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (36 2)  (744 338)  (744 338)  LC_1 Logic Functioning bit
 (37 2)  (745 338)  (745 338)  LC_1 Logic Functioning bit
 (38 2)  (746 338)  (746 338)  LC_1 Logic Functioning bit
 (39 2)  (747 338)  (747 338)  LC_1 Logic Functioning bit
 (40 2)  (748 338)  (748 338)  LC_1 Logic Functioning bit
 (41 2)  (749 338)  (749 338)  LC_1 Logic Functioning bit
 (42 2)  (750 338)  (750 338)  LC_1 Logic Functioning bit
 (43 2)  (751 338)  (751 338)  LC_1 Logic Functioning bit
 (27 3)  (735 339)  (735 339)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 339)  (736 339)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 339)  (738 339)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (28 4)  (736 340)  (736 340)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 340)  (738 340)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 340)  (739 340)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 340)  (741 340)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 340)  (742 340)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 340)  (748 340)  LC_2 Logic Functioning bit
 (41 4)  (749 340)  (749 340)  LC_2 Logic Functioning bit
 (42 4)  (750 340)  (750 340)  LC_2 Logic Functioning bit
 (43 4)  (751 340)  (751 340)  LC_2 Logic Functioning bit
 (50 4)  (758 340)  (758 340)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (734 341)  (734 341)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 341)  (736 341)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 341)  (738 341)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 341)  (748 341)  LC_2 Logic Functioning bit
 (42 5)  (750 341)  (750 341)  LC_2 Logic Functioning bit
 (43 5)  (751 341)  (751 341)  LC_2 Logic Functioning bit
 (22 9)  (730 345)  (730 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (22 10)  (730 346)  (730 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (9 12)  (717 348)  (717 348)  routing T_14_21.sp4_h_l_42 <X> T_14_21.sp4_h_r_10
 (10 12)  (718 348)  (718 348)  routing T_14_21.sp4_h_l_42 <X> T_14_21.sp4_h_r_10
 (22 12)  (730 348)  (730 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 348)  (731 348)  routing T_14_21.sp4_v_t_30 <X> T_14_21.lc_trk_g3_3
 (24 12)  (732 348)  (732 348)  routing T_14_21.sp4_v_t_30 <X> T_14_21.lc_trk_g3_3
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (14 14)  (722 350)  (722 350)  routing T_14_21.rgt_op_4 <X> T_14_21.lc_trk_g3_4
 (15 15)  (723 351)  (723 351)  routing T_14_21.rgt_op_4 <X> T_14_21.lc_trk_g3_4
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_15_21

 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 4)  (766 340)  (766 340)  routing T_15_21.sp4_h_l_44 <X> T_15_21.sp4_v_b_3
 (6 4)  (768 340)  (768 340)  routing T_15_21.sp4_h_l_44 <X> T_15_21.sp4_v_b_3
 (25 4)  (787 340)  (787 340)  routing T_15_21.lft_op_2 <X> T_15_21.lc_trk_g1_2
 (5 5)  (767 341)  (767 341)  routing T_15_21.sp4_h_l_44 <X> T_15_21.sp4_v_b_3
 (15 5)  (777 341)  (777 341)  routing T_15_21.bot_op_0 <X> T_15_21.lc_trk_g1_0
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (784 341)  (784 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 341)  (786 341)  routing T_15_21.lft_op_2 <X> T_15_21.lc_trk_g1_2
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 344)  (795 344)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 344)  (796 344)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 344)  (798 344)  LC_4 Logic Functioning bit
 (37 8)  (799 344)  (799 344)  LC_4 Logic Functioning bit
 (38 8)  (800 344)  (800 344)  LC_4 Logic Functioning bit
 (39 8)  (801 344)  (801 344)  LC_4 Logic Functioning bit
 (45 8)  (807 344)  (807 344)  LC_4 Logic Functioning bit
 (36 9)  (798 345)  (798 345)  LC_4 Logic Functioning bit
 (37 9)  (799 345)  (799 345)  LC_4 Logic Functioning bit
 (38 9)  (800 345)  (800 345)  LC_4 Logic Functioning bit
 (39 9)  (801 345)  (801 345)  LC_4 Logic Functioning bit
 (44 9)  (806 345)  (806 345)  LC_4 Logic Functioning bit
 (46 9)  (808 345)  (808 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (810 345)  (810 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (814 345)  (814 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (25 10)  (787 346)  (787 346)  routing T_15_21.wire_logic_cluster/lc_6/out <X> T_15_21.lc_trk_g2_6
 (22 11)  (784 347)  (784 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (776 348)  (776 348)  routing T_15_21.sp4_v_t_21 <X> T_15_21.lc_trk_g3_0
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 348)  (789 348)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 348)  (796 348)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 348)  (799 348)  LC_6 Logic Functioning bit
 (39 12)  (801 348)  (801 348)  LC_6 Logic Functioning bit
 (41 12)  (803 348)  (803 348)  LC_6 Logic Functioning bit
 (43 12)  (805 348)  (805 348)  LC_6 Logic Functioning bit
 (45 12)  (807 348)  (807 348)  LC_6 Logic Functioning bit
 (52 12)  (814 348)  (814 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (776 349)  (776 349)  routing T_15_21.sp4_v_t_21 <X> T_15_21.lc_trk_g3_0
 (16 13)  (778 349)  (778 349)  routing T_15_21.sp4_v_t_21 <X> T_15_21.lc_trk_g3_0
 (17 13)  (779 349)  (779 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (26 13)  (788 349)  (788 349)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 349)  (790 349)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 349)  (792 349)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (37 13)  (799 349)  (799 349)  LC_6 Logic Functioning bit
 (39 13)  (801 349)  (801 349)  LC_6 Logic Functioning bit
 (40 13)  (802 349)  (802 349)  LC_6 Logic Functioning bit
 (42 13)  (804 349)  (804 349)  LC_6 Logic Functioning bit
 (44 13)  (806 349)  (806 349)  LC_6 Logic Functioning bit
 (0 14)  (762 350)  (762 350)  routing T_15_21.glb_netwk_4 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 350)  (763 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_21

 (17 0)  (833 336)  (833 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (834 337)  (834 337)  routing T_16_21.sp4_r_v_b_34 <X> T_16_21.lc_trk_g0_1
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (816 340)  (816 340)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (1 4)  (817 340)  (817 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 341)  (817 341)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_h_l_23 <X> T_16_21.sp12_h_r_0
 (14 6)  (830 342)  (830 342)  routing T_16_21.lft_op_4 <X> T_16_21.lc_trk_g1_4
 (15 7)  (831 343)  (831 343)  routing T_16_21.lft_op_4 <X> T_16_21.lc_trk_g1_4
 (17 7)  (833 343)  (833 343)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 9)  (838 345)  (838 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 345)  (839 345)  routing T_16_21.sp4_v_b_42 <X> T_16_21.lc_trk_g2_2
 (24 9)  (840 345)  (840 345)  routing T_16_21.sp4_v_b_42 <X> T_16_21.lc_trk_g2_2
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 348)  (847 348)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 348)  (850 348)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (41 12)  (857 348)  (857 348)  LC_6 Logic Functioning bit
 (43 12)  (859 348)  (859 348)  LC_6 Logic Functioning bit
 (45 12)  (861 348)  (861 348)  LC_6 Logic Functioning bit
 (48 12)  (864 348)  (864 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (52 12)  (868 348)  (868 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (41 13)  (857 349)  (857 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit
 (44 13)  (860 349)  (860 349)  LC_6 Logic Functioning bit
 (0 14)  (816 350)  (816 350)  routing T_16_21.glb_netwk_4 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 350)  (817 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_21

 (8 7)  (882 343)  (882 343)  routing T_17_21.sp4_v_b_1 <X> T_17_21.sp4_v_t_41
 (10 7)  (884 343)  (884 343)  routing T_17_21.sp4_v_b_1 <X> T_17_21.sp4_v_t_41


LogicTile_18_21

 (3 5)  (931 341)  (931 341)  routing T_18_21.sp12_h_l_23 <X> T_18_21.sp12_h_r_0
 (8 15)  (936 351)  (936 351)  routing T_18_21.sp4_h_l_47 <X> T_18_21.sp4_v_t_47


LogicTile_19_21

 (12 11)  (994 347)  (994 347)  routing T_19_21.sp4_h_l_45 <X> T_19_21.sp4_v_t_45


LogicTile_20_21

 (9 13)  (1045 349)  (1045 349)  routing T_20_21.sp4_v_t_47 <X> T_20_21.sp4_v_b_10


LogicTile_21_21

 (11 8)  (1101 344)  (1101 344)  routing T_21_21.sp4_h_r_3 <X> T_21_21.sp4_v_b_8


LogicTile_22_21

 (3 0)  (1147 336)  (1147 336)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_b_0
 (3 1)  (1147 337)  (1147 337)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_b_0
 (2 4)  (1146 340)  (1146 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 8)  (1163 344)  (1163 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (1163 351)  (1163 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_21

 (8 1)  (1206 337)  (1206 337)  routing T_23_21.sp4_h_r_1 <X> T_23_21.sp4_v_b_1


LogicTile_24_21

 (19 13)  (1271 349)  (1271 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_21

 (9 12)  (1315 348)  (1315 348)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_h_r_10
 (10 12)  (1316 348)  (1316 348)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_h_r_10


LogicTile_29_21

 (4 9)  (1514 345)  (1514 345)  routing T_29_21.sp4_h_l_47 <X> T_29_21.sp4_h_r_6
 (6 9)  (1516 345)  (1516 345)  routing T_29_21.sp4_h_l_47 <X> T_29_21.sp4_h_r_6


LogicTile_30_21

 (3 7)  (1567 343)  (1567 343)  routing T_30_21.sp12_h_l_23 <X> T_30_21.sp12_v_t_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (13 13)  (1739 349)  (1739 349)  routing T_33_21.span4_horz_43 <X> T_33_21.span4_vert_b_3
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (0 9)  (17 329)  (17 329)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (11 12)  (6 332)  (6 332)  routing T_0_20.span4_horz_19 <X> T_0_20.span4_vert_t_15
 (12 12)  (5 332)  (5 332)  routing T_0_20.span4_horz_19 <X> T_0_20.span4_vert_t_15
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_3_20

 (5 10)  (131 330)  (131 330)  routing T_3_20.sp4_h_r_3 <X> T_3_20.sp4_h_l_43
 (4 11)  (130 331)  (130 331)  routing T_3_20.sp4_h_r_3 <X> T_3_20.sp4_h_l_43


LogicTile_4_20

 (8 4)  (188 324)  (188 324)  routing T_4_20.sp4_h_l_41 <X> T_4_20.sp4_h_r_4
 (19 15)  (199 335)  (199 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_20

 (9 8)  (405 328)  (405 328)  routing T_8_20.sp4_h_l_41 <X> T_8_20.sp4_h_r_7
 (10 8)  (406 328)  (406 328)  routing T_8_20.sp4_h_l_41 <X> T_8_20.sp4_h_r_7


LogicTile_10_20

 (6 0)  (498 320)  (498 320)  routing T_10_20.sp4_h_r_7 <X> T_10_20.sp4_v_b_0
 (2 12)  (494 332)  (494 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_20

 (26 2)  (572 322)  (572 322)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (37 2)  (583 322)  (583 322)  LC_1 Logic Functioning bit
 (39 2)  (585 322)  (585 322)  LC_1 Logic Functioning bit
 (40 2)  (586 322)  (586 322)  LC_1 Logic Functioning bit
 (42 2)  (588 322)  (588 322)  LC_1 Logic Functioning bit
 (46 2)  (592 322)  (592 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (598 322)  (598 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (573 323)  (573 323)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 323)  (574 323)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 323)  (582 323)  LC_1 Logic Functioning bit
 (38 3)  (584 323)  (584 323)  LC_1 Logic Functioning bit
 (41 3)  (587 323)  (587 323)  LC_1 Logic Functioning bit
 (43 3)  (589 323)  (589 323)  LC_1 Logic Functioning bit
 (15 15)  (561 335)  (561 335)  routing T_11_20.sp4_v_t_33 <X> T_11_20.lc_trk_g3_4
 (16 15)  (562 335)  (562 335)  routing T_11_20.sp4_v_t_33 <X> T_11_20.lc_trk_g3_4
 (17 15)  (563 335)  (563 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_12_20

 (8 1)  (608 321)  (608 321)  routing T_12_20.sp4_h_l_42 <X> T_12_20.sp4_v_b_1
 (9 1)  (609 321)  (609 321)  routing T_12_20.sp4_h_l_42 <X> T_12_20.sp4_v_b_1
 (10 1)  (610 321)  (610 321)  routing T_12_20.sp4_h_l_42 <X> T_12_20.sp4_v_b_1
 (4 8)  (604 328)  (604 328)  routing T_12_20.sp4_v_t_43 <X> T_12_20.sp4_v_b_6
 (4 10)  (604 330)  (604 330)  routing T_12_20.sp4_v_b_10 <X> T_12_20.sp4_v_t_43
 (6 10)  (606 330)  (606 330)  routing T_12_20.sp4_v_b_10 <X> T_12_20.sp4_v_t_43


LogicTile_13_20

 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 320)  (672 320)  routing T_13_20.wire_logic_cluster/lc_1/out <X> T_13_20.lc_trk_g0_1
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (682 322)  (682 322)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 322)  (685 322)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (45 2)  (699 322)  (699 322)  LC_1 Logic Functioning bit
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 323)  (684 323)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 323)  (690 323)  LC_1 Logic Functioning bit
 (38 3)  (692 323)  (692 323)  LC_1 Logic Functioning bit
 (40 3)  (694 323)  (694 323)  LC_1 Logic Functioning bit
 (41 3)  (695 323)  (695 323)  LC_1 Logic Functioning bit
 (42 3)  (696 323)  (696 323)  LC_1 Logic Functioning bit
 (43 3)  (697 323)  (697 323)  LC_1 Logic Functioning bit
 (11 4)  (665 324)  (665 324)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (13 4)  (667 324)  (667 324)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (21 4)  (675 324)  (675 324)  routing T_13_20.wire_logic_cluster/lc_3/out <X> T_13_20.lc_trk_g1_3
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (12 5)  (666 325)  (666 325)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (26 6)  (680 326)  (680 326)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 326)  (682 326)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 326)  (684 326)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 326)  (688 326)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (38 6)  (692 326)  (692 326)  LC_3 Logic Functioning bit
 (39 6)  (693 326)  (693 326)  LC_3 Logic Functioning bit
 (40 6)  (694 326)  (694 326)  LC_3 Logic Functioning bit
 (42 6)  (696 326)  (696 326)  LC_3 Logic Functioning bit
 (45 6)  (699 326)  (699 326)  LC_3 Logic Functioning bit
 (27 7)  (681 327)  (681 327)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 327)  (682 327)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 327)  (685 327)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 327)  (686 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (38 7)  (692 327)  (692 327)  LC_3 Logic Functioning bit
 (39 7)  (693 327)  (693 327)  LC_3 Logic Functioning bit
 (51 7)  (705 327)  (705 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (679 328)  (679 328)  routing T_13_20.rgt_op_2 <X> T_13_20.lc_trk_g2_2
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 329)  (678 329)  routing T_13_20.rgt_op_2 <X> T_13_20.lc_trk_g2_2
 (25 10)  (679 330)  (679 330)  routing T_13_20.rgt_op_6 <X> T_13_20.lc_trk_g2_6
 (14 11)  (668 331)  (668 331)  routing T_13_20.sp4_r_v_b_36 <X> T_13_20.lc_trk_g2_4
 (17 11)  (671 331)  (671 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (676 331)  (676 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 331)  (678 331)  routing T_13_20.rgt_op_6 <X> T_13_20.lc_trk_g2_6
 (0 14)  (654 334)  (654 334)  routing T_13_20.glb_netwk_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (668 335)  (668 335)  routing T_13_20.sp4_r_v_b_44 <X> T_13_20.lc_trk_g3_4
 (17 15)  (671 335)  (671 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_14_20

 (21 0)  (729 320)  (729 320)  routing T_14_20.bnr_op_3 <X> T_14_20.lc_trk_g0_3
 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (15 1)  (723 321)  (723 321)  routing T_14_20.bot_op_0 <X> T_14_20.lc_trk_g0_0
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (729 321)  (729 321)  routing T_14_20.bnr_op_3 <X> T_14_20.lc_trk_g0_3
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (731 321)  (731 321)  routing T_14_20.sp4_h_r_2 <X> T_14_20.lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.sp4_h_r_2 <X> T_14_20.lc_trk_g0_2
 (25 1)  (733 321)  (733 321)  routing T_14_20.sp4_h_r_2 <X> T_14_20.lc_trk_g0_2
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (711 322)  (711 322)  routing T_14_20.sp12_h_r_0 <X> T_14_20.sp12_h_l_23
 (14 2)  (722 322)  (722 322)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g0_4
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 322)  (742 322)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (41 2)  (749 322)  (749 322)  LC_1 Logic Functioning bit
 (43 2)  (751 322)  (751 322)  LC_1 Logic Functioning bit
 (3 3)  (711 323)  (711 323)  routing T_14_20.sp12_h_r_0 <X> T_14_20.sp12_h_l_23
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (734 323)  (734 323)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 323)  (739 323)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (40 3)  (748 323)  (748 323)  LC_1 Logic Functioning bit
 (42 3)  (750 323)  (750 323)  LC_1 Logic Functioning bit
 (21 4)  (729 324)  (729 324)  routing T_14_20.lft_op_3 <X> T_14_20.lc_trk_g1_3
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 324)  (732 324)  routing T_14_20.lft_op_3 <X> T_14_20.lc_trk_g1_3
 (27 4)  (735 324)  (735 324)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 324)  (736 324)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (46 4)  (754 324)  (754 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (723 325)  (723 325)  routing T_14_20.bot_op_0 <X> T_14_20.lc_trk_g1_0
 (17 5)  (725 325)  (725 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 325)  (739 325)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 325)  (740 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 325)  (742 325)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.input_2_2
 (35 5)  (743 325)  (743 325)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.input_2_2
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (26 6)  (734 326)  (734 326)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 326)  (738 326)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (38 6)  (746 326)  (746 326)  LC_3 Logic Functioning bit
 (41 6)  (749 326)  (749 326)  LC_3 Logic Functioning bit
 (43 6)  (751 326)  (751 326)  LC_3 Logic Functioning bit
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 327)  (736 327)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 327)  (740 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 327)  (742 327)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.input_2_3
 (36 7)  (744 327)  (744 327)  LC_3 Logic Functioning bit
 (38 7)  (746 327)  (746 327)  LC_3 Logic Functioning bit
 (41 7)  (749 327)  (749 327)  LC_3 Logic Functioning bit
 (43 7)  (751 327)  (751 327)  LC_3 Logic Functioning bit
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 328)  (739 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 328)  (742 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (38 8)  (746 328)  (746 328)  LC_4 Logic Functioning bit
 (43 8)  (751 328)  (751 328)  LC_4 Logic Functioning bit
 (45 8)  (753 328)  (753 328)  LC_4 Logic Functioning bit
 (50 8)  (758 328)  (758 328)  Cascade bit: LH_LC04_inmux02_5

 (10 9)  (718 329)  (718 329)  routing T_14_20.sp4_h_r_2 <X> T_14_20.sp4_v_b_7
 (27 9)  (735 329)  (735 329)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 329)  (739 329)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (17 10)  (725 330)  (725 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 330)  (726 330)  routing T_14_20.wire_logic_cluster/lc_5/out <X> T_14_20.lc_trk_g2_5
 (26 10)  (734 330)  (734 330)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (39 10)  (747 330)  (747 330)  LC_5 Logic Functioning bit
 (40 10)  (748 330)  (748 330)  LC_5 Logic Functioning bit
 (42 10)  (750 330)  (750 330)  LC_5 Logic Functioning bit
 (27 11)  (735 331)  (735 331)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 331)  (736 331)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (733 332)  (733 332)  routing T_14_20.wire_logic_cluster/lc_2/out <X> T_14_20.lc_trk_g3_2
 (27 12)  (735 332)  (735 332)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 332)  (739 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 332)  (741 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 332)  (742 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (41 12)  (749 332)  (749 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (45 12)  (753 332)  (753 332)  LC_6 Logic Functioning bit
 (50 12)  (758 332)  (758 332)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (735 333)  (735 333)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 333)  (736 333)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 333)  (738 333)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 333)  (739 333)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (39 13)  (747 333)  (747 333)  LC_6 Logic Functioning bit
 (25 14)  (733 334)  (733 334)  routing T_14_20.wire_logic_cluster/lc_6/out <X> T_14_20.lc_trk_g3_6
 (15 15)  (723 335)  (723 335)  routing T_14_20.tnr_op_4 <X> T_14_20.lc_trk_g3_4
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (730 335)  (730 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_20

 (15 0)  (777 320)  (777 320)  routing T_15_20.lft_op_1 <X> T_15_20.lc_trk_g0_1
 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 320)  (780 320)  routing T_15_20.lft_op_1 <X> T_15_20.lc_trk_g0_1
 (25 0)  (787 320)  (787 320)  routing T_15_20.wire_logic_cluster/lc_2/out <X> T_15_20.lc_trk_g0_2
 (26 0)  (788 320)  (788 320)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 320)  (789 320)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 320)  (792 320)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (38 0)  (800 320)  (800 320)  LC_0 Logic Functioning bit
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (788 321)  (788 321)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 321)  (795 321)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.input_2_0
 (38 1)  (800 321)  (800 321)  LC_0 Logic Functioning bit
 (39 1)  (801 321)  (801 321)  LC_0 Logic Functioning bit
 (40 1)  (802 321)  (802 321)  LC_0 Logic Functioning bit
 (51 1)  (813 321)  (813 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 322)  (776 322)  routing T_15_20.lft_op_4 <X> T_15_20.lc_trk_g0_4
 (17 2)  (779 322)  (779 322)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (25 2)  (787 322)  (787 322)  routing T_15_20.lft_op_6 <X> T_15_20.lc_trk_g0_6
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (797 322)  (797 322)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.input_2_1
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (41 2)  (803 322)  (803 322)  LC_1 Logic Functioning bit
 (43 2)  (805 322)  (805 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (15 3)  (777 323)  (777 323)  routing T_15_20.lft_op_4 <X> T_15_20.lc_trk_g0_4
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (784 323)  (784 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 323)  (786 323)  routing T_15_20.lft_op_6 <X> T_15_20.lc_trk_g0_6
 (28 3)  (790 323)  (790 323)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 323)  (793 323)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 323)  (794 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (795 323)  (795 323)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.input_2_1
 (35 3)  (797 323)  (797 323)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.input_2_1
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (43 3)  (805 323)  (805 323)  LC_1 Logic Functioning bit
 (15 4)  (777 324)  (777 324)  routing T_15_20.sp4_v_b_17 <X> T_15_20.lc_trk_g1_1
 (16 4)  (778 324)  (778 324)  routing T_15_20.sp4_v_b_17 <X> T_15_20.lc_trk_g1_1
 (17 4)  (779 324)  (779 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 324)  (799 324)  LC_2 Logic Functioning bit
 (39 4)  (801 324)  (801 324)  LC_2 Logic Functioning bit
 (28 5)  (790 325)  (790 325)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 325)  (798 325)  LC_2 Logic Functioning bit
 (38 5)  (800 325)  (800 325)  LC_2 Logic Functioning bit
 (36 6)  (798 326)  (798 326)  LC_3 Logic Functioning bit
 (43 6)  (805 326)  (805 326)  LC_3 Logic Functioning bit
 (50 6)  (812 326)  (812 326)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (776 327)  (776 327)  routing T_15_20.top_op_4 <X> T_15_20.lc_trk_g1_4
 (15 7)  (777 327)  (777 327)  routing T_15_20.top_op_4 <X> T_15_20.lc_trk_g1_4
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (28 7)  (790 327)  (790 327)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (42 7)  (804 327)  (804 327)  LC_3 Logic Functioning bit
 (1 8)  (763 328)  (763 328)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (14 8)  (776 328)  (776 328)  routing T_15_20.bnl_op_0 <X> T_15_20.lc_trk_g2_0
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 328)  (780 328)  routing T_15_20.wire_logic_cluster/lc_1/out <X> T_15_20.lc_trk_g2_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 328)  (793 328)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 328)  (796 328)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 328)  (797 328)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.input_2_4
 (41 8)  (803 328)  (803 328)  LC_4 Logic Functioning bit
 (42 8)  (804 328)  (804 328)  LC_4 Logic Functioning bit
 (43 8)  (805 328)  (805 328)  LC_4 Logic Functioning bit
 (1 9)  (763 329)  (763 329)  routing T_15_20.glb_netwk_4 <X> T_15_20.glb2local_1
 (14 9)  (776 329)  (776 329)  routing T_15_20.bnl_op_0 <X> T_15_20.lc_trk_g2_0
 (17 9)  (779 329)  (779 329)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (28 9)  (790 329)  (790 329)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 329)  (794 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (797 329)  (797 329)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.input_2_4
 (43 9)  (805 329)  (805 329)  LC_4 Logic Functioning bit
 (19 10)  (781 330)  (781 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (784 330)  (784 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (788 330)  (788 330)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (37 10)  (799 330)  (799 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (41 10)  (803 330)  (803 330)  LC_5 Logic Functioning bit
 (42 10)  (804 330)  (804 330)  LC_5 Logic Functioning bit
 (43 10)  (805 330)  (805 330)  LC_5 Logic Functioning bit
 (50 10)  (812 330)  (812 330)  Cascade bit: LH_LC05_inmux02_5

 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (40 11)  (802 331)  (802 331)  LC_5 Logic Functioning bit
 (42 11)  (804 331)  (804 331)  LC_5 Logic Functioning bit
 (43 11)  (805 331)  (805 331)  LC_5 Logic Functioning bit
 (47 11)  (809 331)  (809 331)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (776 332)  (776 332)  routing T_15_20.bnl_op_0 <X> T_15_20.lc_trk_g3_0
 (26 12)  (788 332)  (788 332)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 332)  (789 332)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 332)  (792 332)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 332)  (795 332)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 332)  (796 332)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 332)  (797 332)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.input_2_6
 (36 12)  (798 332)  (798 332)  LC_6 Logic Functioning bit
 (14 13)  (776 333)  (776 333)  routing T_15_20.bnl_op_0 <X> T_15_20.lc_trk_g3_0
 (17 13)  (779 333)  (779 333)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 333)  (794 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (795 333)  (795 333)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.input_2_6
 (34 13)  (796 333)  (796 333)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.input_2_6
 (15 14)  (777 334)  (777 334)  routing T_15_20.rgt_op_5 <X> T_15_20.lc_trk_g3_5
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 334)  (780 334)  routing T_15_20.rgt_op_5 <X> T_15_20.lc_trk_g3_5


LogicTile_16_20

 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 4)  (843 324)  (843 324)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 324)  (844 324)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 324)  (846 324)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 324)  (849 324)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 324)  (850 324)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (45 4)  (861 324)  (861 324)  LC_2 Logic Functioning bit
 (27 5)  (843 325)  (843 325)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 325)  (844 325)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 325)  (847 325)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (38 5)  (854 325)  (854 325)  LC_2 Logic Functioning bit
 (39 5)  (855 325)  (855 325)  LC_2 Logic Functioning bit
 (41 5)  (857 325)  (857 325)  LC_2 Logic Functioning bit
 (43 5)  (859 325)  (859 325)  LC_2 Logic Functioning bit
 (14 6)  (830 326)  (830 326)  routing T_16_20.lft_op_4 <X> T_16_20.lc_trk_g1_4
 (21 6)  (837 326)  (837 326)  routing T_16_20.wire_logic_cluster/lc_7/out <X> T_16_20.lc_trk_g1_7
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (15 7)  (831 327)  (831 327)  routing T_16_20.lft_op_4 <X> T_16_20.lc_trk_g1_4
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 8)  (842 328)  (842 328)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (38 8)  (854 328)  (854 328)  LC_4 Logic Functioning bit
 (41 8)  (857 328)  (857 328)  LC_4 Logic Functioning bit
 (43 8)  (859 328)  (859 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (26 9)  (842 329)  (842 329)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 329)  (844 329)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (40 9)  (856 329)  (856 329)  LC_4 Logic Functioning bit
 (42 9)  (858 329)  (858 329)  LC_4 Logic Functioning bit
 (44 9)  (860 329)  (860 329)  LC_4 Logic Functioning bit
 (14 10)  (830 330)  (830 330)  routing T_16_20.wire_logic_cluster/lc_4/out <X> T_16_20.lc_trk_g2_4
 (31 10)  (847 330)  (847 330)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (39 10)  (855 330)  (855 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (46 10)  (862 330)  (862 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (824 331)  (824 331)  routing T_16_20.sp4_h_l_42 <X> T_16_20.sp4_v_t_42
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 331)  (841 331)  routing T_16_20.sp4_r_v_b_38 <X> T_16_20.lc_trk_g2_6
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (38 11)  (854 331)  (854 331)  LC_5 Logic Functioning bit
 (39 11)  (855 331)  (855 331)  LC_5 Logic Functioning bit
 (44 11)  (860 331)  (860 331)  LC_5 Logic Functioning bit
 (52 11)  (868 331)  (868 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 12)  (831 332)  (831 332)  routing T_16_20.sp4_v_t_28 <X> T_16_20.lc_trk_g3_1
 (16 12)  (832 332)  (832 332)  routing T_16_20.sp4_v_t_28 <X> T_16_20.lc_trk_g3_1
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (841 332)  (841 332)  routing T_16_20.wire_logic_cluster/lc_2/out <X> T_16_20.lc_trk_g3_2
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (816 334)  (816 334)  routing T_16_20.glb_netwk_4 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 334)  (830 334)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g3_4
 (22 14)  (838 334)  (838 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (843 334)  (843 334)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 334)  (846 334)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 334)  (847 334)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 334)  (849 334)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 334)  (851 334)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.input_2_7
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (41 14)  (857 334)  (857 334)  LC_7 Logic Functioning bit
 (42 14)  (858 334)  (858 334)  LC_7 Logic Functioning bit
 (45 14)  (861 334)  (861 334)  LC_7 Logic Functioning bit
 (47 14)  (863 334)  (863 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (830 335)  (830 335)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g3_4
 (15 15)  (831 335)  (831 335)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g3_4
 (16 15)  (832 335)  (832 335)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g3_4
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (837 335)  (837 335)  routing T_16_20.sp4_r_v_b_47 <X> T_16_20.lc_trk_g3_7
 (26 15)  (842 335)  (842 335)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 335)  (843 335)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 335)  (844 335)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 335)  (846 335)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 335)  (847 335)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 335)  (848 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (850 335)  (850 335)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.input_2_7
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (38 15)  (854 335)  (854 335)  LC_7 Logic Functioning bit
 (41 15)  (857 335)  (857 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit
 (44 15)  (860 335)  (860 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (31 2)  (905 322)  (905 322)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 322)  (908 322)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 322)  (914 322)  LC_1 Logic Functioning bit
 (41 2)  (915 322)  (915 322)  LC_1 Logic Functioning bit
 (42 2)  (916 322)  (916 322)  LC_1 Logic Functioning bit
 (43 2)  (917 322)  (917 322)  LC_1 Logic Functioning bit
 (40 3)  (914 323)  (914 323)  LC_1 Logic Functioning bit
 (41 3)  (915 323)  (915 323)  LC_1 Logic Functioning bit
 (42 3)  (916 323)  (916 323)  LC_1 Logic Functioning bit
 (43 3)  (917 323)  (917 323)  LC_1 Logic Functioning bit
 (51 3)  (925 323)  (925 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 6)  (889 326)  (889 326)  routing T_17_20.lft_op_5 <X> T_17_20.lc_trk_g1_5
 (17 6)  (891 326)  (891 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (892 326)  (892 326)  routing T_17_20.lft_op_5 <X> T_17_20.lc_trk_g1_5


LogicTile_18_20

 (0 0)  (928 320)  (928 320)  Negative Clock bit

 (14 0)  (942 320)  (942 320)  routing T_18_20.wire_logic_cluster/lc_0/out <X> T_18_20.lc_trk_g0_0
 (26 0)  (954 320)  (954 320)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 320)  (955 320)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 320)  (958 320)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 320)  (962 320)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 320)  (965 320)  LC_0 Logic Functioning bit
 (39 0)  (967 320)  (967 320)  LC_0 Logic Functioning bit
 (42 0)  (970 320)  (970 320)  LC_0 Logic Functioning bit
 (45 0)  (973 320)  (973 320)  LC_0 Logic Functioning bit
 (47 0)  (975 320)  (975 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (980 320)  (980 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (945 321)  (945 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (955 321)  (955 321)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 321)  (958 321)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 321)  (959 321)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 321)  (960 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (965 321)  (965 321)  LC_0 Logic Functioning bit
 (42 1)  (970 321)  (970 321)  LC_0 Logic Functioning bit
 (48 1)  (976 321)  (976 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 323)  (928 323)  routing T_18_20.lc_trk_g1_1 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 3)  (930 323)  (930 323)  routing T_18_20.lc_trk_g1_1 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (15 4)  (943 324)  (943 324)  routing T_18_20.sp4_v_b_17 <X> T_18_20.lc_trk_g1_1
 (16 4)  (944 324)  (944 324)  routing T_18_20.sp4_v_b_17 <X> T_18_20.lc_trk_g1_1
 (17 4)  (945 324)  (945 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (953 324)  (953 324)  routing T_18_20.sp4_v_b_10 <X> T_18_20.lc_trk_g1_2
 (22 5)  (950 325)  (950 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (951 325)  (951 325)  routing T_18_20.sp4_v_b_10 <X> T_18_20.lc_trk_g1_2
 (25 5)  (953 325)  (953 325)  routing T_18_20.sp4_v_b_10 <X> T_18_20.lc_trk_g1_2
 (15 6)  (943 326)  (943 326)  routing T_18_20.bot_op_5 <X> T_18_20.lc_trk_g1_5
 (17 6)  (945 326)  (945 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (952 327)  (952 327)  routing T_18_20.bot_op_6 <X> T_18_20.lc_trk_g1_6
 (0 14)  (928 334)  (928 334)  routing T_18_20.glb_netwk_4 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 334)  (929 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_20

 (3 0)  (1147 320)  (1147 320)  routing T_22_20.sp12_h_r_0 <X> T_22_20.sp12_v_b_0
 (3 1)  (1147 321)  (1147 321)  routing T_22_20.sp12_h_r_0 <X> T_22_20.sp12_v_b_0


LogicTile_23_20

 (5 5)  (1203 325)  (1203 325)  routing T_23_20.sp4_h_r_3 <X> T_23_20.sp4_v_b_3


LogicTile_24_20

 (19 15)  (1271 335)  (1271 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_20

 (3 15)  (1309 335)  (1309 335)  routing T_25_20.sp12_h_l_22 <X> T_25_20.sp12_v_t_22


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 328)  (1742 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_6_19

 (3 6)  (291 310)  (291 310)  routing T_6_19.sp12_h_r_0 <X> T_6_19.sp12_v_t_23
 (3 7)  (291 311)  (291 311)  routing T_6_19.sp12_h_r_0 <X> T_6_19.sp12_v_t_23


LogicTile_7_19

 (2 0)  (344 304)  (344 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0
 (3 5)  (345 309)  (345 309)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0


LogicTile_10_19

 (11 12)  (503 316)  (503 316)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11
 (13 12)  (505 316)  (505 316)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11
 (12 13)  (504 317)  (504 317)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11


LogicTile_11_19

 (14 0)  (560 304)  (560 304)  routing T_11_19.sp4_h_l_5 <X> T_11_19.lc_trk_g0_0
 (27 0)  (573 304)  (573 304)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 304)  (577 304)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (41 0)  (587 304)  (587 304)  LC_0 Logic Functioning bit
 (43 0)  (589 304)  (589 304)  LC_0 Logic Functioning bit
 (45 0)  (591 304)  (591 304)  LC_0 Logic Functioning bit
 (46 0)  (592 304)  (592 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (594 304)  (594 304)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (599 304)  (599 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (560 305)  (560 305)  routing T_11_19.sp4_h_l_5 <X> T_11_19.lc_trk_g0_0
 (15 1)  (561 305)  (561 305)  routing T_11_19.sp4_h_l_5 <X> T_11_19.lc_trk_g0_0
 (16 1)  (562 305)  (562 305)  routing T_11_19.sp4_h_l_5 <X> T_11_19.lc_trk_g0_0
 (17 1)  (563 305)  (563 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 305)  (576 305)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (40 1)  (586 305)  (586 305)  LC_0 Logic Functioning bit
 (42 1)  (588 305)  (588 305)  LC_0 Logic Functioning bit
 (48 1)  (594 305)  (594 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (52 1)  (598 305)  (598 305)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (561 306)  (561 306)  routing T_11_19.bot_op_5 <X> T_11_19.lc_trk_g0_5
 (17 2)  (563 306)  (563 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (3 4)  (549 308)  (549 308)  routing T_11_19.sp12_v_t_23 <X> T_11_19.sp12_h_r_0
 (25 4)  (571 308)  (571 308)  routing T_11_19.sp4_v_b_10 <X> T_11_19.lc_trk_g1_2
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (569 309)  (569 309)  routing T_11_19.sp4_v_b_10 <X> T_11_19.lc_trk_g1_2
 (25 5)  (571 309)  (571 309)  routing T_11_19.sp4_v_b_10 <X> T_11_19.lc_trk_g1_2
 (0 14)  (546 318)  (546 318)  routing T_11_19.glb_netwk_4 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 318)  (547 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_19

 (21 0)  (621 304)  (621 304)  routing T_12_19.sp4_v_b_11 <X> T_12_19.lc_trk_g0_3
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (623 304)  (623 304)  routing T_12_19.sp4_v_b_11 <X> T_12_19.lc_trk_g0_3
 (26 0)  (626 304)  (626 304)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 304)  (630 304)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 304)  (636 304)  LC_0 Logic Functioning bit
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (42 0)  (642 304)  (642 304)  LC_0 Logic Functioning bit
 (15 1)  (615 305)  (615 305)  routing T_12_19.sp4_v_t_5 <X> T_12_19.lc_trk_g0_0
 (16 1)  (616 305)  (616 305)  routing T_12_19.sp4_v_t_5 <X> T_12_19.lc_trk_g0_0
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (621 305)  (621 305)  routing T_12_19.sp4_v_b_11 <X> T_12_19.lc_trk_g0_3
 (27 1)  (627 305)  (627 305)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 305)  (630 305)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 305)  (633 305)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.input_2_0
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (621 306)  (621 306)  routing T_12_19.sp4_v_b_15 <X> T_12_19.lc_trk_g0_7
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (623 306)  (623 306)  routing T_12_19.sp4_v_b_15 <X> T_12_19.lc_trk_g0_7
 (27 2)  (627 306)  (627 306)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (41 2)  (641 306)  (641 306)  LC_1 Logic Functioning bit
 (45 2)  (645 306)  (645 306)  LC_1 Logic Functioning bit
 (47 2)  (647 306)  (647 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (650 306)  (650 306)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (621 307)  (621 307)  routing T_12_19.sp4_v_b_15 <X> T_12_19.lc_trk_g0_7
 (27 3)  (627 307)  (627 307)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (37 3)  (637 307)  (637 307)  LC_1 Logic Functioning bit
 (38 3)  (638 307)  (638 307)  LC_1 Logic Functioning bit
 (41 3)  (641 307)  (641 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (44 3)  (644 307)  (644 307)  LC_1 Logic Functioning bit
 (6 4)  (606 308)  (606 308)  routing T_12_19.sp4_h_r_10 <X> T_12_19.sp4_v_b_3
 (14 4)  (614 308)  (614 308)  routing T_12_19.lft_op_0 <X> T_12_19.lc_trk_g1_0
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 308)  (618 308)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g1_1
 (21 4)  (621 308)  (621 308)  routing T_12_19.sp4_v_b_11 <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (623 308)  (623 308)  routing T_12_19.sp4_v_b_11 <X> T_12_19.lc_trk_g1_3
 (26 4)  (626 308)  (626 308)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 308)  (631 308)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 308)  (633 308)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (41 4)  (641 308)  (641 308)  LC_2 Logic Functioning bit
 (43 4)  (643 308)  (643 308)  LC_2 Logic Functioning bit
 (15 5)  (615 309)  (615 309)  routing T_12_19.lft_op_0 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (621 309)  (621 309)  routing T_12_19.sp4_v_b_11 <X> T_12_19.lc_trk_g1_3
 (26 5)  (626 309)  (626 309)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 309)  (628 309)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 309)  (630 309)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.wire_logic_cluster/lc_5/out <X> T_12_19.lc_trk_g1_5
 (26 6)  (626 310)  (626 310)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 311)  (623 311)  routing T_12_19.sp4_v_b_22 <X> T_12_19.lc_trk_g1_6
 (24 7)  (624 311)  (624 311)  routing T_12_19.sp4_v_b_22 <X> T_12_19.lc_trk_g1_6
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 311)  (632 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 311)  (635 311)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.input_2_3
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (40 7)  (640 311)  (640 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (25 8)  (625 312)  (625 312)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g2_2
 (27 8)  (627 312)  (627 312)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (50 8)  (650 312)  (650 312)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 312)  (651 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (626 313)  (626 313)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 313)  (627 313)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (39 9)  (639 313)  (639 313)  LC_4 Logic Functioning bit
 (40 9)  (640 313)  (640 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (14 10)  (614 314)  (614 314)  routing T_12_19.bnl_op_4 <X> T_12_19.lc_trk_g2_4
 (16 10)  (616 314)  (616 314)  routing T_12_19.sp12_v_t_10 <X> T_12_19.lc_trk_g2_5
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (625 314)  (625 314)  routing T_12_19.wire_logic_cluster/lc_6/out <X> T_12_19.lc_trk_g2_6
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 314)  (633 314)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 314)  (635 314)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.input_2_5
 (37 10)  (637 314)  (637 314)  LC_5 Logic Functioning bit
 (39 10)  (639 314)  (639 314)  LC_5 Logic Functioning bit
 (40 10)  (640 314)  (640 314)  LC_5 Logic Functioning bit
 (42 10)  (642 314)  (642 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (14 11)  (614 315)  (614 315)  routing T_12_19.bnl_op_4 <X> T_12_19.lc_trk_g2_4
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (626 315)  (626 315)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 315)  (632 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (634 315)  (634 315)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.input_2_5
 (35 11)  (635 315)  (635 315)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.input_2_5
 (41 11)  (641 315)  (641 315)  LC_5 Logic Functioning bit
 (42 11)  (642 315)  (642 315)  LC_5 Logic Functioning bit
 (43 11)  (643 315)  (643 315)  LC_5 Logic Functioning bit
 (14 12)  (614 316)  (614 316)  routing T_12_19.bnl_op_0 <X> T_12_19.lc_trk_g3_0
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 316)  (631 316)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (14 13)  (614 317)  (614 317)  routing T_12_19.bnl_op_0 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (30 13)  (630 317)  (630 317)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (0 14)  (600 318)  (600 318)  routing T_12_19.glb_netwk_4 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 318)  (601 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 318)  (614 318)  routing T_12_19.bnl_op_4 <X> T_12_19.lc_trk_g3_4
 (28 14)  (628 318)  (628 318)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 318)  (630 318)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 318)  (633 318)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 318)  (634 318)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 318)  (637 318)  LC_7 Logic Functioning bit
 (39 14)  (639 318)  (639 318)  LC_7 Logic Functioning bit
 (40 14)  (640 318)  (640 318)  LC_7 Logic Functioning bit
 (41 14)  (641 318)  (641 318)  LC_7 Logic Functioning bit
 (42 14)  (642 318)  (642 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (50 14)  (650 318)  (650 318)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (614 319)  (614 319)  routing T_12_19.bnl_op_4 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (627 319)  (627 319)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (38 15)  (638 319)  (638 319)  LC_7 Logic Functioning bit
 (40 15)  (640 319)  (640 319)  LC_7 Logic Functioning bit
 (41 15)  (641 319)  (641 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit


LogicTile_13_19

 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 306)  (668 306)  routing T_13_19.sp12_h_l_3 <X> T_13_19.lc_trk_g0_4
 (14 3)  (668 307)  (668 307)  routing T_13_19.sp12_h_l_3 <X> T_13_19.lc_trk_g0_4
 (15 3)  (669 307)  (669 307)  routing T_13_19.sp12_h_l_3 <X> T_13_19.lc_trk_g0_4
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (5 4)  (659 308)  (659 308)  routing T_13_19.sp4_v_t_38 <X> T_13_19.sp4_h_r_3
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 308)  (689 308)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.input_2_2
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (39 4)  (693 308)  (693 308)  LC_2 Logic Functioning bit
 (40 4)  (694 308)  (694 308)  LC_2 Logic Functioning bit
 (45 4)  (699 308)  (699 308)  LC_2 Logic Functioning bit
 (26 5)  (680 309)  (680 309)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 309)  (686 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (41 5)  (695 309)  (695 309)  LC_2 Logic Functioning bit
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (677 312)  (677 312)  routing T_13_19.sp12_v_b_11 <X> T_13_19.lc_trk_g2_3
 (25 8)  (679 312)  (679 312)  routing T_13_19.sp4_h_r_42 <X> T_13_19.lc_trk_g2_2
 (10 9)  (664 313)  (664 313)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_v_b_7
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 313)  (677 313)  routing T_13_19.sp4_h_r_42 <X> T_13_19.lc_trk_g2_2
 (24 9)  (678 313)  (678 313)  routing T_13_19.sp4_h_r_42 <X> T_13_19.lc_trk_g2_2
 (25 9)  (679 313)  (679 313)  routing T_13_19.sp4_h_r_42 <X> T_13_19.lc_trk_g2_2
 (2 12)  (656 316)  (656 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (25 12)  (679 316)  (679 316)  routing T_13_19.wire_logic_cluster/lc_2/out <X> T_13_19.lc_trk_g3_2
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_19

 (31 0)  (739 304)  (739 304)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (45 0)  (753 304)  (753 304)  LC_0 Logic Functioning bit
 (46 0)  (754 304)  (754 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 305)  (731 305)  routing T_14_19.sp4_v_b_18 <X> T_14_19.lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.sp4_v_b_18 <X> T_14_19.lc_trk_g0_2
 (36 1)  (744 305)  (744 305)  LC_0 Logic Functioning bit
 (37 1)  (745 305)  (745 305)  LC_0 Logic Functioning bit
 (38 1)  (746 305)  (746 305)  LC_0 Logic Functioning bit
 (39 1)  (747 305)  (747 305)  LC_0 Logic Functioning bit
 (44 1)  (752 305)  (752 305)  LC_0 Logic Functioning bit
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (735 306)  (735 306)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 306)  (738 306)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (40 2)  (748 306)  (748 306)  LC_1 Logic Functioning bit
 (42 2)  (750 306)  (750 306)  LC_1 Logic Functioning bit
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (39 3)  (747 307)  (747 307)  LC_1 Logic Functioning bit
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (41 3)  (749 307)  (749 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (47 3)  (755 307)  (755 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (13 4)  (721 308)  (721 308)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_5
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (12 5)  (720 309)  (720 309)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_5
 (21 5)  (729 309)  (729 309)  routing T_14_19.sp4_r_v_b_27 <X> T_14_19.lc_trk_g1_3
 (15 6)  (723 310)  (723 310)  routing T_14_19.sp4_h_r_5 <X> T_14_19.lc_trk_g1_5
 (16 6)  (724 310)  (724 310)  routing T_14_19.sp4_h_r_5 <X> T_14_19.lc_trk_g1_5
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (726 311)  (726 311)  routing T_14_19.sp4_h_r_5 <X> T_14_19.lc_trk_g1_5
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 312)  (731 312)  routing T_14_19.sp4_v_t_30 <X> T_14_19.lc_trk_g2_3
 (24 8)  (732 312)  (732 312)  routing T_14_19.sp4_v_t_30 <X> T_14_19.lc_trk_g2_3
 (8 10)  (716 314)  (716 314)  routing T_14_19.sp4_v_t_36 <X> T_14_19.sp4_h_l_42
 (9 10)  (717 314)  (717 314)  routing T_14_19.sp4_v_t_36 <X> T_14_19.sp4_h_l_42
 (10 10)  (718 314)  (718 314)  routing T_14_19.sp4_v_t_36 <X> T_14_19.sp4_h_l_42
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 314)  (726 314)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g2_5
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (45 10)  (753 314)  (753 314)  LC_5 Logic Functioning bit
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (38 11)  (746 315)  (746 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (44 11)  (752 315)  (752 315)  LC_5 Logic Functioning bit
 (11 12)  (719 316)  (719 316)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_11
 (13 12)  (721 316)  (721 316)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_11
 (12 13)  (720 317)  (720 317)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_11
 (0 14)  (708 318)  (708 318)  routing T_14_19.glb_netwk_4 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 318)  (709 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (712 318)  (712 318)  routing T_14_19.sp4_h_r_9 <X> T_14_19.sp4_v_t_44
 (5 15)  (713 319)  (713 319)  routing T_14_19.sp4_h_r_9 <X> T_14_19.sp4_v_t_44


LogicTile_15_19

 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 304)  (786 304)  routing T_15_19.top_op_3 <X> T_15_19.lc_trk_g0_3
 (27 0)  (789 304)  (789 304)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 304)  (795 304)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (41 0)  (803 304)  (803 304)  LC_0 Logic Functioning bit
 (43 0)  (805 304)  (805 304)  LC_0 Logic Functioning bit
 (21 1)  (783 305)  (783 305)  routing T_15_19.top_op_3 <X> T_15_19.lc_trk_g0_3
 (41 1)  (803 305)  (803 305)  LC_0 Logic Functioning bit
 (43 1)  (805 305)  (805 305)  LC_0 Logic Functioning bit
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (788 306)  (788 306)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (41 2)  (803 306)  (803 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (45 2)  (807 306)  (807 306)  LC_1 Logic Functioning bit
 (50 2)  (812 306)  (812 306)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (788 307)  (788 307)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (14 4)  (776 308)  (776 308)  routing T_15_19.lft_op_0 <X> T_15_19.lc_trk_g1_0
 (15 4)  (777 308)  (777 308)  routing T_15_19.top_op_1 <X> T_15_19.lc_trk_g1_1
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (783 308)  (783 308)  routing T_15_19.wire_logic_cluster/lc_3/out <X> T_15_19.lc_trk_g1_3
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (15 5)  (777 309)  (777 309)  routing T_15_19.lft_op_0 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (780 309)  (780 309)  routing T_15_19.top_op_1 <X> T_15_19.lc_trk_g1_1
 (26 5)  (788 309)  (788 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 309)  (790 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 310)  (780 310)  routing T_15_19.wire_logic_cluster/lc_5/out <X> T_15_19.lc_trk_g1_5
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 310)  (792 310)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 310)  (799 310)  LC_3 Logic Functioning bit
 (38 6)  (800 310)  (800 310)  LC_3 Logic Functioning bit
 (39 6)  (801 310)  (801 310)  LC_3 Logic Functioning bit
 (40 6)  (802 310)  (802 310)  LC_3 Logic Functioning bit
 (41 6)  (803 310)  (803 310)  LC_3 Logic Functioning bit
 (42 6)  (804 310)  (804 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (45 6)  (807 310)  (807 310)  LC_3 Logic Functioning bit
 (50 6)  (812 310)  (812 310)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (784 311)  (784 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 311)  (786 311)  routing T_15_19.top_op_6 <X> T_15_19.lc_trk_g1_6
 (25 7)  (787 311)  (787 311)  routing T_15_19.top_op_6 <X> T_15_19.lc_trk_g1_6
 (26 7)  (788 311)  (788 311)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (38 7)  (800 311)  (800 311)  LC_3 Logic Functioning bit
 (39 7)  (801 311)  (801 311)  LC_3 Logic Functioning bit
 (40 7)  (802 311)  (802 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (2 8)  (764 312)  (764 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (776 312)  (776 312)  routing T_15_19.wire_logic_cluster/lc_0/out <X> T_15_19.lc_trk_g2_0
 (26 8)  (788 312)  (788 312)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 312)  (789 312)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 312)  (790 312)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 312)  (792 312)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (40 8)  (802 312)  (802 312)  LC_4 Logic Functioning bit
 (43 8)  (805 312)  (805 312)  LC_4 Logic Functioning bit
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (786 313)  (786 313)  routing T_15_19.tnr_op_2 <X> T_15_19.lc_trk_g2_2
 (27 9)  (789 313)  (789 313)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 313)  (792 313)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 313)  (793 313)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 313)  (794 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (796 313)  (796 313)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.input_2_4
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (41 9)  (803 313)  (803 313)  LC_4 Logic Functioning bit
 (43 9)  (805 313)  (805 313)  LC_4 Logic Functioning bit
 (14 10)  (776 314)  (776 314)  routing T_15_19.sp4_v_t_17 <X> T_15_19.lc_trk_g2_4
 (26 10)  (788 314)  (788 314)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (31 10)  (793 314)  (793 314)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 314)  (796 314)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 314)  (799 314)  LC_5 Logic Functioning bit
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (39 10)  (801 314)  (801 314)  LC_5 Logic Functioning bit
 (41 10)  (803 314)  (803 314)  LC_5 Logic Functioning bit
 (45 10)  (807 314)  (807 314)  LC_5 Logic Functioning bit
 (46 10)  (808 314)  (808 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (809 314)  (809 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (812 314)  (812 314)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (778 315)  (778 315)  routing T_15_19.sp4_v_t_17 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (27 11)  (789 315)  (789 315)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (38 11)  (800 315)  (800 315)  LC_5 Logic Functioning bit
 (39 11)  (801 315)  (801 315)  LC_5 Logic Functioning bit
 (40 11)  (802 315)  (802 315)  LC_5 Logic Functioning bit
 (14 12)  (776 316)  (776 316)  routing T_15_19.sp4_v_t_21 <X> T_15_19.lc_trk_g3_0
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 316)  (780 316)  routing T_15_19.wire_logic_cluster/lc_1/out <X> T_15_19.lc_trk_g3_1
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_h_r_27 <X> T_15_19.lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.sp4_h_r_27 <X> T_15_19.lc_trk_g3_3
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 316)  (795 316)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 316)  (796 316)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 316)  (799 316)  LC_6 Logic Functioning bit
 (39 12)  (801 316)  (801 316)  LC_6 Logic Functioning bit
 (40 12)  (802 316)  (802 316)  LC_6 Logic Functioning bit
 (42 12)  (804 316)  (804 316)  LC_6 Logic Functioning bit
 (14 13)  (776 317)  (776 317)  routing T_15_19.sp4_v_t_21 <X> T_15_19.lc_trk_g3_0
 (16 13)  (778 317)  (778 317)  routing T_15_19.sp4_v_t_21 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (783 317)  (783 317)  routing T_15_19.sp4_h_r_27 <X> T_15_19.lc_trk_g3_3
 (26 13)  (788 317)  (788 317)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 317)  (798 317)  LC_6 Logic Functioning bit
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (38 13)  (800 317)  (800 317)  LC_6 Logic Functioning bit
 (39 13)  (801 317)  (801 317)  LC_6 Logic Functioning bit
 (41 13)  (803 317)  (803 317)  LC_6 Logic Functioning bit
 (43 13)  (805 317)  (805 317)  LC_6 Logic Functioning bit
 (3 14)  (765 318)  (765 318)  routing T_15_19.sp12_v_b_1 <X> T_15_19.sp12_v_t_22
 (14 14)  (776 318)  (776 318)  routing T_15_19.sp4_v_t_17 <X> T_15_19.lc_trk_g3_4
 (25 14)  (787 318)  (787 318)  routing T_15_19.wire_logic_cluster/lc_6/out <X> T_15_19.lc_trk_g3_6
 (26 14)  (788 318)  (788 318)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 318)  (789 318)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 318)  (790 318)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 318)  (795 318)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (45 14)  (807 318)  (807 318)  LC_7 Logic Functioning bit
 (16 15)  (778 319)  (778 319)  routing T_15_19.sp4_v_t_17 <X> T_15_19.lc_trk_g3_4
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (789 319)  (789 319)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 319)  (790 319)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0


LogicTile_16_19

 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 305)  (840 305)  routing T_16_19.top_op_2 <X> T_16_19.lc_trk_g0_2
 (25 1)  (841 305)  (841 305)  routing T_16_19.top_op_2 <X> T_16_19.lc_trk_g0_2
 (27 2)  (843 306)  (843 306)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (39 2)  (855 306)  (855 306)  LC_1 Logic Functioning bit
 (40 2)  (856 306)  (856 306)  LC_1 Logic Functioning bit
 (42 2)  (858 306)  (858 306)  LC_1 Logic Functioning bit
 (28 3)  (844 307)  (844 307)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 307)  (847 307)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (40 3)  (856 307)  (856 307)  LC_1 Logic Functioning bit
 (42 3)  (858 307)  (858 307)  LC_1 Logic Functioning bit
 (15 4)  (831 308)  (831 308)  routing T_16_19.lft_op_1 <X> T_16_19.lc_trk_g1_1
 (17 4)  (833 308)  (833 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 308)  (834 308)  routing T_16_19.lft_op_1 <X> T_16_19.lc_trk_g1_1
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 310)  (844 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (38 6)  (854 310)  (854 310)  LC_3 Logic Functioning bit
 (41 6)  (857 310)  (857 310)  LC_3 Logic Functioning bit
 (10 7)  (826 311)  (826 311)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_v_t_41
 (28 7)  (844 311)  (844 311)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (849 311)  (849 311)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.input_2_3
 (34 7)  (850 311)  (850 311)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.input_2_3
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (15 8)  (831 312)  (831 312)  routing T_16_19.tnl_op_1 <X> T_16_19.lc_trk_g2_1
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (834 313)  (834 313)  routing T_16_19.tnl_op_1 <X> T_16_19.lc_trk_g2_1
 (14 12)  (830 316)  (830 316)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g3_0
 (16 12)  (832 316)  (832 316)  routing T_16_19.sp4_v_b_33 <X> T_16_19.lc_trk_g3_1
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (834 316)  (834 316)  routing T_16_19.sp4_v_b_33 <X> T_16_19.lc_trk_g3_1
 (14 13)  (830 317)  (830 317)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g3_0
 (15 13)  (831 317)  (831 317)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g3_0
 (16 13)  (832 317)  (832 317)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g3_0
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (834 317)  (834 317)  routing T_16_19.sp4_v_b_33 <X> T_16_19.lc_trk_g3_1


LogicTile_17_19

 (14 0)  (888 304)  (888 304)  routing T_17_19.wire_logic_cluster/lc_0/out <X> T_17_19.lc_trk_g0_0
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 304)  (904 304)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 304)  (905 304)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 304)  (907 304)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (37 0)  (911 304)  (911 304)  LC_0 Logic Functioning bit
 (38 0)  (912 304)  (912 304)  LC_0 Logic Functioning bit
 (39 0)  (913 304)  (913 304)  LC_0 Logic Functioning bit
 (44 0)  (918 304)  (918 304)  LC_0 Logic Functioning bit
 (17 1)  (891 305)  (891 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (30 1)  (904 305)  (904 305)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 305)  (905 305)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (908 305)  (908 305)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.input_2_0
 (40 1)  (914 305)  (914 305)  LC_0 Logic Functioning bit
 (41 1)  (915 305)  (915 305)  LC_0 Logic Functioning bit
 (42 1)  (916 305)  (916 305)  LC_0 Logic Functioning bit
 (43 1)  (917 305)  (917 305)  LC_0 Logic Functioning bit
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (891 306)  (891 306)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (892 306)  (892 306)  routing T_17_19.bnr_op_5 <X> T_17_19.lc_trk_g0_5
 (21 2)  (895 306)  (895 306)  routing T_17_19.wire_logic_cluster/lc_7/out <X> T_17_19.lc_trk_g0_7
 (22 2)  (896 306)  (896 306)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (901 306)  (901 306)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 306)  (904 306)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 306)  (910 306)  LC_1 Logic Functioning bit
 (37 2)  (911 306)  (911 306)  LC_1 Logic Functioning bit
 (38 2)  (912 306)  (912 306)  LC_1 Logic Functioning bit
 (39 2)  (913 306)  (913 306)  LC_1 Logic Functioning bit
 (44 2)  (918 306)  (918 306)  LC_1 Logic Functioning bit
 (18 3)  (892 307)  (892 307)  routing T_17_19.bnr_op_5 <X> T_17_19.lc_trk_g0_5
 (40 3)  (914 307)  (914 307)  LC_1 Logic Functioning bit
 (41 3)  (915 307)  (915 307)  LC_1 Logic Functioning bit
 (42 3)  (916 307)  (916 307)  LC_1 Logic Functioning bit
 (43 3)  (917 307)  (917 307)  LC_1 Logic Functioning bit
 (8 4)  (882 308)  (882 308)  routing T_17_19.sp4_v_b_4 <X> T_17_19.sp4_h_r_4
 (9 4)  (883 308)  (883 308)  routing T_17_19.sp4_v_b_4 <X> T_17_19.sp4_h_r_4
 (15 4)  (889 308)  (889 308)  routing T_17_19.top_op_1 <X> T_17_19.lc_trk_g1_1
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (895 308)  (895 308)  routing T_17_19.wire_logic_cluster/lc_3/out <X> T_17_19.lc_trk_g1_3
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (901 308)  (901 308)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 308)  (910 308)  LC_2 Logic Functioning bit
 (37 4)  (911 308)  (911 308)  LC_2 Logic Functioning bit
 (38 4)  (912 308)  (912 308)  LC_2 Logic Functioning bit
 (39 4)  (913 308)  (913 308)  LC_2 Logic Functioning bit
 (44 4)  (918 308)  (918 308)  LC_2 Logic Functioning bit
 (15 5)  (889 309)  (889 309)  routing T_17_19.bot_op_0 <X> T_17_19.lc_trk_g1_0
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (892 309)  (892 309)  routing T_17_19.top_op_1 <X> T_17_19.lc_trk_g1_1
 (40 5)  (914 309)  (914 309)  LC_2 Logic Functioning bit
 (41 5)  (915 309)  (915 309)  LC_2 Logic Functioning bit
 (42 5)  (916 309)  (916 309)  LC_2 Logic Functioning bit
 (43 5)  (917 309)  (917 309)  LC_2 Logic Functioning bit
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 310)  (892 310)  routing T_17_19.wire_logic_cluster/lc_5/out <X> T_17_19.lc_trk_g1_5
 (28 6)  (902 310)  (902 310)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 310)  (904 310)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (911 310)  (911 310)  LC_3 Logic Functioning bit
 (39 6)  (913 310)  (913 310)  LC_3 Logic Functioning bit
 (41 6)  (915 310)  (915 310)  LC_3 Logic Functioning bit
 (43 6)  (917 310)  (917 310)  LC_3 Logic Functioning bit
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (911 311)  (911 311)  LC_3 Logic Functioning bit
 (39 7)  (913 311)  (913 311)  LC_3 Logic Functioning bit
 (41 7)  (915 311)  (915 311)  LC_3 Logic Functioning bit
 (43 7)  (917 311)  (917 311)  LC_3 Logic Functioning bit
 (16 8)  (890 312)  (890 312)  routing T_17_19.sp4_v_t_12 <X> T_17_19.lc_trk_g2_1
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (892 312)  (892 312)  routing T_17_19.sp4_v_t_12 <X> T_17_19.lc_trk_g2_1
 (26 8)  (900 312)  (900 312)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 312)  (901 312)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 312)  (905 312)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (909 312)  (909 312)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.input_2_4
 (26 9)  (900 313)  (900 313)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 313)  (902 313)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 313)  (903 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 313)  (905 313)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 313)  (906 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (908 313)  (908 313)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.input_2_4
 (40 9)  (914 313)  (914 313)  LC_4 Logic Functioning bit
 (47 9)  (921 313)  (921 313)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (22 10)  (896 314)  (896 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (897 314)  (897 314)  routing T_17_19.sp4_v_b_47 <X> T_17_19.lc_trk_g2_7
 (24 10)  (898 314)  (898 314)  routing T_17_19.sp4_v_b_47 <X> T_17_19.lc_trk_g2_7
 (25 10)  (899 314)  (899 314)  routing T_17_19.wire_logic_cluster/lc_6/out <X> T_17_19.lc_trk_g2_6
 (27 10)  (901 314)  (901 314)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 314)  (902 314)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 314)  (907 314)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 314)  (908 314)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 314)  (909 314)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.input_2_5
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (43 10)  (917 314)  (917 314)  LC_5 Logic Functioning bit
 (45 10)  (919 314)  (919 314)  LC_5 Logic Functioning bit
 (22 11)  (896 315)  (896 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (902 315)  (902 315)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 315)  (906 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 316)  (892 316)  routing T_17_19.wire_logic_cluster/lc_1/out <X> T_17_19.lc_trk_g3_1
 (26 12)  (900 316)  (900 316)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 316)  (902 316)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 316)  (905 316)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (910 316)  (910 316)  LC_6 Logic Functioning bit
 (43 12)  (917 316)  (917 316)  LC_6 Logic Functioning bit
 (45 12)  (919 316)  (919 316)  LC_6 Logic Functioning bit
 (27 13)  (901 317)  (901 317)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 317)  (902 317)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 317)  (906 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (908 317)  (908 317)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.input_2_6
 (35 13)  (909 317)  (909 317)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.input_2_6
 (36 13)  (910 317)  (910 317)  LC_6 Logic Functioning bit
 (15 14)  (889 318)  (889 318)  routing T_17_19.tnl_op_5 <X> T_17_19.lc_trk_g3_5
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 318)  (905 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 318)  (907 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 318)  (908 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 318)  (909 318)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.input_2_7
 (36 14)  (910 318)  (910 318)  LC_7 Logic Functioning bit
 (38 14)  (912 318)  (912 318)  LC_7 Logic Functioning bit
 (43 14)  (917 318)  (917 318)  LC_7 Logic Functioning bit
 (45 14)  (919 318)  (919 318)  LC_7 Logic Functioning bit
 (10 15)  (884 319)  (884 319)  routing T_17_19.sp4_h_l_40 <X> T_17_19.sp4_v_t_47
 (18 15)  (892 319)  (892 319)  routing T_17_19.tnl_op_5 <X> T_17_19.lc_trk_g3_5
 (28 15)  (902 319)  (902 319)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 319)  (906 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7


LogicTile_18_19

 (0 0)  (928 304)  (928 304)  Negative Clock bit

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (3 2)  (931 306)  (931 306)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_h_l_23
 (22 2)  (950 306)  (950 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (928 307)  (928 307)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 3)  (930 307)  (930 307)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (3 3)  (931 307)  (931 307)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_h_l_23
 (21 3)  (949 307)  (949 307)  routing T_18_19.sp4_r_v_b_31 <X> T_18_19.lc_trk_g0_7
 (15 4)  (943 308)  (943 308)  routing T_18_19.sp4_h_l_4 <X> T_18_19.lc_trk_g1_1
 (16 4)  (944 308)  (944 308)  routing T_18_19.sp4_h_l_4 <X> T_18_19.lc_trk_g1_1
 (17 4)  (945 308)  (945 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (946 308)  (946 308)  routing T_18_19.sp4_h_l_4 <X> T_18_19.lc_trk_g1_1
 (18 5)  (946 309)  (946 309)  routing T_18_19.sp4_h_l_4 <X> T_18_19.lc_trk_g1_1
 (14 6)  (942 310)  (942 310)  routing T_18_19.wire_logic_cluster/lc_4/out <X> T_18_19.lc_trk_g1_4
 (22 6)  (950 310)  (950 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (951 310)  (951 310)  routing T_18_19.sp4_v_b_23 <X> T_18_19.lc_trk_g1_7
 (24 6)  (952 310)  (952 310)  routing T_18_19.sp4_v_b_23 <X> T_18_19.lc_trk_g1_7
 (26 6)  (954 310)  (954 310)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 310)  (955 310)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 310)  (956 310)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 310)  (958 310)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 310)  (959 310)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 310)  (962 310)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 310)  (965 310)  LC_3 Logic Functioning bit
 (39 6)  (967 310)  (967 310)  LC_3 Logic Functioning bit
 (17 7)  (945 311)  (945 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (954 311)  (954 311)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 311)  (955 311)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 311)  (956 311)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 311)  (959 311)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 311)  (964 311)  LC_3 Logic Functioning bit
 (38 7)  (966 311)  (966 311)  LC_3 Logic Functioning bit
 (41 7)  (969 311)  (969 311)  LC_3 Logic Functioning bit
 (43 7)  (971 311)  (971 311)  LC_3 Logic Functioning bit
 (26 8)  (954 312)  (954 312)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 312)  (958 312)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 312)  (959 312)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 312)  (962 312)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 312)  (964 312)  LC_4 Logic Functioning bit
 (37 8)  (965 312)  (965 312)  LC_4 Logic Functioning bit
 (38 8)  (966 312)  (966 312)  LC_4 Logic Functioning bit
 (39 8)  (967 312)  (967 312)  LC_4 Logic Functioning bit
 (40 8)  (968 312)  (968 312)  LC_4 Logic Functioning bit
 (42 8)  (970 312)  (970 312)  LC_4 Logic Functioning bit
 (43 8)  (971 312)  (971 312)  LC_4 Logic Functioning bit
 (45 8)  (973 312)  (973 312)  LC_4 Logic Functioning bit
 (47 8)  (975 312)  (975 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (978 312)  (978 312)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (980 312)  (980 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (955 313)  (955 313)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 313)  (956 313)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 313)  (958 313)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (37 9)  (965 313)  (965 313)  LC_4 Logic Functioning bit
 (38 9)  (966 313)  (966 313)  LC_4 Logic Functioning bit
 (39 9)  (967 313)  (967 313)  LC_4 Logic Functioning bit
 (40 9)  (968 313)  (968 313)  LC_4 Logic Functioning bit
 (42 9)  (970 313)  (970 313)  LC_4 Logic Functioning bit
 (26 10)  (954 314)  (954 314)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 314)  (955 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 314)  (956 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 314)  (958 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 314)  (959 314)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 314)  (962 314)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 314)  (963 314)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.input_2_5
 (45 10)  (973 314)  (973 314)  LC_5 Logic Functioning bit
 (26 11)  (954 315)  (954 315)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 315)  (957 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 315)  (959 315)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 315)  (960 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (961 315)  (961 315)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.input_2_5
 (34 11)  (962 315)  (962 315)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.input_2_5
 (35 11)  (963 315)  (963 315)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.input_2_5
 (39 11)  (967 315)  (967 315)  LC_5 Logic Functioning bit
 (26 12)  (954 316)  (954 316)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (959 316)  (959 316)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 316)  (964 316)  LC_6 Logic Functioning bit
 (38 12)  (966 316)  (966 316)  LC_6 Logic Functioning bit
 (45 12)  (973 316)  (973 316)  LC_6 Logic Functioning bit
 (27 13)  (955 317)  (955 317)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 317)  (956 317)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 317)  (959 317)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 317)  (965 317)  LC_6 Logic Functioning bit
 (39 13)  (967 317)  (967 317)  LC_6 Logic Functioning bit
 (17 14)  (945 318)  (945 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 318)  (946 318)  routing T_18_19.wire_logic_cluster/lc_5/out <X> T_18_19.lc_trk_g3_5
 (25 14)  (953 318)  (953 318)  routing T_18_19.wire_logic_cluster/lc_6/out <X> T_18_19.lc_trk_g3_6
 (22 15)  (950 319)  (950 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_19_19

 (8 9)  (990 313)  (990 313)  routing T_19_19.sp4_h_r_7 <X> T_19_19.sp4_v_b_7
 (3 13)  (985 317)  (985 317)  routing T_19_19.sp12_h_l_22 <X> T_19_19.sp12_h_r_1
 (3 14)  (985 318)  (985 318)  routing T_19_19.sp12_v_b_1 <X> T_19_19.sp12_v_t_22


LogicTile_20_19

 (2 4)  (1038 308)  (1038 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_22_19

 (3 0)  (1147 304)  (1147 304)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (3 1)  (1147 305)  (1147 305)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (19 10)  (1163 314)  (1163 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_25_19

 (2 14)  (1308 318)  (1308 318)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_r_22 sp4_h_r_23


LogicTile_26_19

 (3 2)  (1351 306)  (1351 306)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (3 3)  (1351 307)  (1351 307)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23


LogicTile_28_19

 (6 6)  (1462 310)  (1462 310)  routing T_28_19.sp4_h_l_47 <X> T_28_19.sp4_v_t_38


LogicTile_31_19

 (3 9)  (1621 313)  (1621 313)  routing T_31_19.sp12_h_l_22 <X> T_31_19.sp12_v_b_1


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 313)  (1743 313)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (0 9)  (17 297)  (17 297)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_4_18

 (8 4)  (188 292)  (188 292)  routing T_4_18.sp4_h_l_41 <X> T_4_18.sp4_h_r_4


RAM_Tile_8_18

 (9 8)  (405 296)  (405 296)  routing T_8_18.sp4_h_l_41 <X> T_8_18.sp4_h_r_7
 (10 8)  (406 296)  (406 296)  routing T_8_18.sp4_h_l_41 <X> T_8_18.sp4_h_r_7


LogicTile_10_18

 (15 1)  (507 289)  (507 289)  routing T_10_18.bot_op_0 <X> T_10_18.lc_trk_g0_0
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (518 290)  (518 290)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 290)  (525 290)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 290)  (526 290)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 290)  (529 290)  LC_1 Logic Functioning bit
 (39 2)  (531 290)  (531 290)  LC_1 Logic Functioning bit
 (45 2)  (537 290)  (537 290)  LC_1 Logic Functioning bit
 (28 3)  (520 291)  (520 291)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 291)  (528 291)  LC_1 Logic Functioning bit
 (37 3)  (529 291)  (529 291)  LC_1 Logic Functioning bit
 (38 3)  (530 291)  (530 291)  LC_1 Logic Functioning bit
 (39 3)  (531 291)  (531 291)  LC_1 Logic Functioning bit
 (41 3)  (533 291)  (533 291)  LC_1 Logic Functioning bit
 (43 3)  (535 291)  (535 291)  LC_1 Logic Functioning bit
 (44 3)  (536 291)  (536 291)  LC_1 Logic Functioning bit
 (53 3)  (545 291)  (545 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (497 292)  (497 292)  routing T_10_18.sp4_v_b_3 <X> T_10_18.sp4_h_r_3
 (28 4)  (520 292)  (520 292)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 292)  (522 292)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 292)  (525 292)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 292)  (529 292)  LC_2 Logic Functioning bit
 (39 4)  (531 292)  (531 292)  LC_2 Logic Functioning bit
 (45 4)  (537 292)  (537 292)  LC_2 Logic Functioning bit
 (47 4)  (539 292)  (539 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (6 5)  (498 293)  (498 293)  routing T_10_18.sp4_v_b_3 <X> T_10_18.sp4_h_r_3
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 293)  (523 293)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 293)  (528 293)  LC_2 Logic Functioning bit
 (37 5)  (529 293)  (529 293)  LC_2 Logic Functioning bit
 (38 5)  (530 293)  (530 293)  LC_2 Logic Functioning bit
 (39 5)  (531 293)  (531 293)  LC_2 Logic Functioning bit
 (40 5)  (532 293)  (532 293)  LC_2 Logic Functioning bit
 (42 5)  (534 293)  (534 293)  LC_2 Logic Functioning bit
 (51 5)  (543 293)  (543 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (19 6)  (511 294)  (511 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (15 10)  (507 298)  (507 298)  routing T_10_18.sp4_v_t_32 <X> T_10_18.lc_trk_g2_5
 (16 10)  (508 298)  (508 298)  routing T_10_18.sp4_v_t_32 <X> T_10_18.lc_trk_g2_5
 (17 10)  (509 298)  (509 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (19 10)  (511 298)  (511 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (3 12)  (495 300)  (495 300)  routing T_10_18.sp12_v_b_1 <X> T_10_18.sp12_h_r_1
 (17 12)  (509 300)  (509 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 300)  (510 300)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g3_1
 (25 12)  (517 300)  (517 300)  routing T_10_18.wire_logic_cluster/lc_2/out <X> T_10_18.lc_trk_g3_2
 (3 13)  (495 301)  (495 301)  routing T_10_18.sp12_v_b_1 <X> T_10_18.sp12_h_r_1
 (22 13)  (514 301)  (514 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (492 302)  (492 302)  routing T_10_18.glb_netwk_4 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_18

 (11 0)  (557 288)  (557 288)  routing T_11_18.sp4_v_t_46 <X> T_11_18.sp4_v_b_2
 (17 0)  (563 288)  (563 288)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (564 288)  (564 288)  routing T_11_18.bnr_op_1 <X> T_11_18.lc_trk_g0_1
 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (569 288)  (569 288)  routing T_11_18.sp4_v_b_19 <X> T_11_18.lc_trk_g0_3
 (24 0)  (570 288)  (570 288)  routing T_11_18.sp4_v_b_19 <X> T_11_18.lc_trk_g0_3
 (26 0)  (572 288)  (572 288)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 288)  (574 288)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 288)  (577 288)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 288)  (581 288)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_0
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (38 0)  (584 288)  (584 288)  LC_0 Logic Functioning bit
 (42 0)  (588 288)  (588 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (12 1)  (558 289)  (558 289)  routing T_11_18.sp4_v_t_46 <X> T_11_18.sp4_v_b_2
 (18 1)  (564 289)  (564 289)  routing T_11_18.bnr_op_1 <X> T_11_18.lc_trk_g0_1
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (579 289)  (579 289)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_0
 (35 1)  (581 289)  (581 289)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_0
 (42 1)  (588 289)  (588 289)  LC_0 Logic Functioning bit
 (43 1)  (589 289)  (589 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 290)  (560 290)  routing T_11_18.bnr_op_4 <X> T_11_18.lc_trk_g0_4
 (21 2)  (567 290)  (567 290)  routing T_11_18.bnr_op_7 <X> T_11_18.lc_trk_g0_7
 (22 2)  (568 290)  (568 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (572 290)  (572 290)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 290)  (577 290)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (43 2)  (589 290)  (589 290)  LC_1 Logic Functioning bit
 (50 2)  (596 290)  (596 290)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (560 291)  (560 291)  routing T_11_18.bnr_op_4 <X> T_11_18.lc_trk_g0_4
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (567 291)  (567 291)  routing T_11_18.bnr_op_7 <X> T_11_18.lc_trk_g0_7
 (27 3)  (573 291)  (573 291)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 291)  (582 291)  LC_1 Logic Functioning bit
 (43 3)  (589 291)  (589 291)  LC_1 Logic Functioning bit
 (0 4)  (546 292)  (546 292)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (1 4)  (547 292)  (547 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (561 292)  (561 292)  routing T_11_18.bot_op_1 <X> T_11_18.lc_trk_g1_1
 (17 4)  (563 292)  (563 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (573 292)  (573 292)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 292)  (577 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (37 4)  (583 292)  (583 292)  LC_2 Logic Functioning bit
 (39 4)  (585 292)  (585 292)  LC_2 Logic Functioning bit
 (40 4)  (586 292)  (586 292)  LC_2 Logic Functioning bit
 (42 4)  (588 292)  (588 292)  LC_2 Logic Functioning bit
 (43 4)  (589 292)  (589 292)  LC_2 Logic Functioning bit
 (50 4)  (596 292)  (596 292)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (547 293)  (547 293)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (14 5)  (560 293)  (560 293)  routing T_11_18.top_op_0 <X> T_11_18.lc_trk_g1_0
 (15 5)  (561 293)  (561 293)  routing T_11_18.top_op_0 <X> T_11_18.lc_trk_g1_0
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 293)  (570 293)  routing T_11_18.bot_op_2 <X> T_11_18.lc_trk_g1_2
 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 293)  (582 293)  LC_2 Logic Functioning bit
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (38 5)  (584 293)  (584 293)  LC_2 Logic Functioning bit
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (41 5)  (587 293)  (587 293)  LC_2 Logic Functioning bit
 (43 5)  (589 293)  (589 293)  LC_2 Logic Functioning bit
 (14 6)  (560 294)  (560 294)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g1_4
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (567 294)  (567 294)  routing T_11_18.bnr_op_7 <X> T_11_18.lc_trk_g1_7
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (573 294)  (573 294)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 294)  (574 294)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 294)  (576 294)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (41 6)  (587 294)  (587 294)  LC_3 Logic Functioning bit
 (45 6)  (591 294)  (591 294)  LC_3 Logic Functioning bit
 (50 6)  (596 294)  (596 294)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (563 295)  (563 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (567 295)  (567 295)  routing T_11_18.bnr_op_7 <X> T_11_18.lc_trk_g1_7
 (26 7)  (572 295)  (572 295)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 295)  (573 295)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (582 295)  (582 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (40 7)  (586 295)  (586 295)  LC_3 Logic Functioning bit
 (5 8)  (551 296)  (551 296)  routing T_11_18.sp4_v_b_6 <X> T_11_18.sp4_h_r_6
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (564 296)  (564 296)  routing T_11_18.bnl_op_1 <X> T_11_18.lc_trk_g2_1
 (27 8)  (573 296)  (573 296)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 296)  (574 296)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (581 296)  (581 296)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.input_2_4
 (37 8)  (583 296)  (583 296)  LC_4 Logic Functioning bit
 (38 8)  (584 296)  (584 296)  LC_4 Logic Functioning bit
 (39 8)  (585 296)  (585 296)  LC_4 Logic Functioning bit
 (41 8)  (587 296)  (587 296)  LC_4 Logic Functioning bit
 (45 8)  (591 296)  (591 296)  LC_4 Logic Functioning bit
 (46 8)  (592 296)  (592 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (597 296)  (597 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (6 9)  (552 297)  (552 297)  routing T_11_18.sp4_v_b_6 <X> T_11_18.sp4_h_r_6
 (14 9)  (560 297)  (560 297)  routing T_11_18.sp12_v_b_16 <X> T_11_18.lc_trk_g2_0
 (16 9)  (562 297)  (562 297)  routing T_11_18.sp12_v_b_16 <X> T_11_18.lc_trk_g2_0
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (564 297)  (564 297)  routing T_11_18.bnl_op_1 <X> T_11_18.lc_trk_g2_1
 (22 9)  (568 297)  (568 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (571 297)  (571 297)  routing T_11_18.sp4_r_v_b_34 <X> T_11_18.lc_trk_g2_2
 (27 9)  (573 297)  (573 297)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 297)  (574 297)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 297)  (576 297)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 297)  (577 297)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 297)  (578 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (580 297)  (580 297)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.input_2_4
 (37 9)  (583 297)  (583 297)  LC_4 Logic Functioning bit
 (39 9)  (585 297)  (585 297)  LC_4 Logic Functioning bit
 (48 9)  (594 297)  (594 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (597 297)  (597 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (598 297)  (598 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (26 10)  (572 298)  (572 298)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 298)  (577 298)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 298)  (580 298)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 298)  (582 298)  LC_5 Logic Functioning bit
 (38 10)  (584 298)  (584 298)  LC_5 Logic Functioning bit
 (14 11)  (560 299)  (560 299)  routing T_11_18.sp4_h_l_17 <X> T_11_18.lc_trk_g2_4
 (15 11)  (561 299)  (561 299)  routing T_11_18.sp4_h_l_17 <X> T_11_18.lc_trk_g2_4
 (16 11)  (562 299)  (562 299)  routing T_11_18.sp4_h_l_17 <X> T_11_18.lc_trk_g2_4
 (17 11)  (563 299)  (563 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (569 299)  (569 299)  routing T_11_18.sp4_v_b_46 <X> T_11_18.lc_trk_g2_6
 (24 11)  (570 299)  (570 299)  routing T_11_18.sp4_v_b_46 <X> T_11_18.lc_trk_g2_6
 (27 11)  (573 299)  (573 299)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 299)  (576 299)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 299)  (577 299)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (15 12)  (561 300)  (561 300)  routing T_11_18.sp4_v_t_28 <X> T_11_18.lc_trk_g3_1
 (16 12)  (562 300)  (562 300)  routing T_11_18.sp4_v_t_28 <X> T_11_18.lc_trk_g3_1
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (571 300)  (571 300)  routing T_11_18.wire_logic_cluster/lc_2/out <X> T_11_18.lc_trk_g3_2
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (582 300)  (582 300)  LC_6 Logic Functioning bit
 (43 12)  (589 300)  (589 300)  LC_6 Logic Functioning bit
 (50 12)  (596 300)  (596 300)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (582 301)  (582 301)  LC_6 Logic Functioning bit
 (37 13)  (583 301)  (583 301)  LC_6 Logic Functioning bit
 (38 13)  (584 301)  (584 301)  LC_6 Logic Functioning bit
 (41 13)  (587 301)  (587 301)  LC_6 Logic Functioning bit
 (42 13)  (588 301)  (588 301)  LC_6 Logic Functioning bit
 (43 13)  (589 301)  (589 301)  LC_6 Logic Functioning bit
 (15 14)  (561 302)  (561 302)  routing T_11_18.rgt_op_5 <X> T_11_18.lc_trk_g3_5
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 302)  (564 302)  routing T_11_18.rgt_op_5 <X> T_11_18.lc_trk_g3_5
 (21 14)  (567 302)  (567 302)  routing T_11_18.bnl_op_7 <X> T_11_18.lc_trk_g3_7
 (22 14)  (568 302)  (568 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (571 302)  (571 302)  routing T_11_18.wire_logic_cluster/lc_6/out <X> T_11_18.lc_trk_g3_6
 (26 14)  (572 302)  (572 302)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 302)  (576 302)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 302)  (577 302)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 302)  (579 302)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 302)  (580 302)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 302)  (582 302)  LC_7 Logic Functioning bit
 (38 14)  (584 302)  (584 302)  LC_7 Logic Functioning bit
 (41 14)  (587 302)  (587 302)  LC_7 Logic Functioning bit
 (43 14)  (589 302)  (589 302)  LC_7 Logic Functioning bit
 (51 14)  (597 302)  (597 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (567 303)  (567 303)  routing T_11_18.bnl_op_7 <X> T_11_18.lc_trk_g3_7
 (22 15)  (568 303)  (568 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (572 303)  (572 303)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 303)  (577 303)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 303)  (582 303)  LC_7 Logic Functioning bit
 (38 15)  (584 303)  (584 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (15 0)  (615 288)  (615 288)  routing T_12_18.bot_op_1 <X> T_12_18.lc_trk_g0_1
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (621 288)  (621 288)  routing T_12_18.bnr_op_3 <X> T_12_18.lc_trk_g0_3
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (626 288)  (626 288)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (43 0)  (643 288)  (643 288)  LC_0 Logic Functioning bit
 (3 1)  (603 289)  (603 289)  routing T_12_18.sp12_h_l_23 <X> T_12_18.sp12_v_b_0
 (15 1)  (615 289)  (615 289)  routing T_12_18.bot_op_0 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (621 289)  (621 289)  routing T_12_18.bnr_op_3 <X> T_12_18.lc_trk_g0_3
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 289)  (623 289)  routing T_12_18.sp4_v_b_18 <X> T_12_18.lc_trk_g0_2
 (24 1)  (624 289)  (624 289)  routing T_12_18.sp4_v_b_18 <X> T_12_18.lc_trk_g0_2
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.input_2_0
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (14 2)  (614 290)  (614 290)  routing T_12_18.lft_op_4 <X> T_12_18.lc_trk_g0_4
 (25 2)  (625 290)  (625 290)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g0_6
 (26 2)  (626 290)  (626 290)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (40 2)  (640 290)  (640 290)  LC_1 Logic Functioning bit
 (41 2)  (641 290)  (641 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (43 2)  (643 290)  (643 290)  LC_1 Logic Functioning bit
 (50 2)  (650 290)  (650 290)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (615 291)  (615 291)  routing T_12_18.lft_op_4 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 291)  (623 291)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g0_6
 (25 3)  (625 291)  (625 291)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g0_6
 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 291)  (627 291)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (39 3)  (639 291)  (639 291)  LC_1 Logic Functioning bit
 (40 3)  (640 291)  (640 291)  LC_1 Logic Functioning bit
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (51 3)  (651 291)  (651 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (13 4)  (613 292)  (613 292)  routing T_12_18.sp4_v_t_40 <X> T_12_18.sp4_v_b_5
 (26 4)  (626 292)  (626 292)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 292)  (633 292)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 292)  (635 292)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.input_2_2
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 293)  (630 293)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 293)  (632 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (634 293)  (634 293)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.input_2_2
 (35 5)  (635 293)  (635 293)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.input_2_2
 (37 5)  (637 293)  (637 293)  LC_2 Logic Functioning bit
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 294)  (624 294)  routing T_12_18.bot_op_7 <X> T_12_18.lc_trk_g1_7
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 294)  (630 294)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 294)  (633 294)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (640 294)  (640 294)  LC_3 Logic Functioning bit
 (42 6)  (642 294)  (642 294)  LC_3 Logic Functioning bit
 (53 6)  (653 294)  (653 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 295)  (623 295)  routing T_12_18.sp4_h_r_6 <X> T_12_18.lc_trk_g1_6
 (24 7)  (624 295)  (624 295)  routing T_12_18.sp4_h_r_6 <X> T_12_18.lc_trk_g1_6
 (25 7)  (625 295)  (625 295)  routing T_12_18.sp4_h_r_6 <X> T_12_18.lc_trk_g1_6
 (31 7)  (631 295)  (631 295)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (40 7)  (640 295)  (640 295)  LC_3 Logic Functioning bit
 (42 7)  (642 295)  (642 295)  LC_3 Logic Functioning bit
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (618 296)  (618 296)  routing T_12_18.bnl_op_1 <X> T_12_18.lc_trk_g2_1
 (25 8)  (625 296)  (625 296)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g2_2
 (28 8)  (628 296)  (628 296)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (51 8)  (651 296)  (651 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (605 297)  (605 297)  routing T_12_18.sp4_h_r_6 <X> T_12_18.sp4_v_b_6
 (8 9)  (608 297)  (608 297)  routing T_12_18.sp4_h_l_42 <X> T_12_18.sp4_v_b_7
 (9 9)  (609 297)  (609 297)  routing T_12_18.sp4_h_l_42 <X> T_12_18.sp4_v_b_7
 (14 9)  (614 297)  (614 297)  routing T_12_18.tnl_op_0 <X> T_12_18.lc_trk_g2_0
 (15 9)  (615 297)  (615 297)  routing T_12_18.tnl_op_0 <X> T_12_18.lc_trk_g2_0
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (618 297)  (618 297)  routing T_12_18.bnl_op_1 <X> T_12_18.lc_trk_g2_1
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (48 9)  (648 297)  (648 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (652 297)  (652 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 298)  (633 298)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (37 10)  (637 298)  (637 298)  LC_5 Logic Functioning bit
 (50 10)  (650 298)  (650 298)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 299)  (625 299)  routing T_12_18.sp4_r_v_b_38 <X> T_12_18.lc_trk_g2_6
 (31 11)  (631 299)  (631 299)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 300)  (623 300)  routing T_12_18.sp4_h_r_27 <X> T_12_18.lc_trk_g3_3
 (24 12)  (624 300)  (624 300)  routing T_12_18.sp4_h_r_27 <X> T_12_18.lc_trk_g3_3
 (26 12)  (626 300)  (626 300)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 300)  (627 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (41 12)  (641 300)  (641 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (12 13)  (612 301)  (612 301)  routing T_12_18.sp4_h_r_11 <X> T_12_18.sp4_v_b_11
 (14 13)  (614 301)  (614 301)  routing T_12_18.tnl_op_0 <X> T_12_18.lc_trk_g3_0
 (15 13)  (615 301)  (615 301)  routing T_12_18.tnl_op_0 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (621 301)  (621 301)  routing T_12_18.sp4_h_r_27 <X> T_12_18.lc_trk_g3_3
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (624 301)  (624 301)  routing T_12_18.tnr_op_2 <X> T_12_18.lc_trk_g3_2
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (15 14)  (615 302)  (615 302)  routing T_12_18.rgt_op_5 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 302)  (618 302)  routing T_12_18.rgt_op_5 <X> T_12_18.lc_trk_g3_5
 (25 14)  (625 302)  (625 302)  routing T_12_18.rgt_op_6 <X> T_12_18.lc_trk_g3_6
 (28 14)  (628 302)  (628 302)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (37 14)  (637 302)  (637 302)  LC_7 Logic Functioning bit
 (38 14)  (638 302)  (638 302)  LC_7 Logic Functioning bit
 (42 14)  (642 302)  (642 302)  LC_7 Logic Functioning bit
 (50 14)  (650 302)  (650 302)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (624 303)  (624 303)  routing T_12_18.rgt_op_6 <X> T_12_18.lc_trk_g3_6
 (31 15)  (631 303)  (631 303)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (37 15)  (637 303)  (637 303)  LC_7 Logic Functioning bit
 (38 15)  (638 303)  (638 303)  LC_7 Logic Functioning bit
 (42 15)  (642 303)  (642 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (6 1)  (660 289)  (660 289)  routing T_13_18.sp4_h_l_37 <X> T_13_18.sp4_h_r_0
 (14 1)  (668 289)  (668 289)  routing T_13_18.sp4_h_r_0 <X> T_13_18.lc_trk_g0_0
 (15 1)  (669 289)  (669 289)  routing T_13_18.sp4_h_r_0 <X> T_13_18.lc_trk_g0_0
 (16 1)  (670 289)  (670 289)  routing T_13_18.sp4_h_r_0 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.top_op_2 <X> T_13_18.lc_trk_g0_2
 (25 1)  (679 289)  (679 289)  routing T_13_18.top_op_2 <X> T_13_18.lc_trk_g0_2
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (687 289)  (687 289)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.input_2_0
 (34 1)  (688 289)  (688 289)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.input_2_0
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (50 2)  (704 290)  (704 290)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (669 291)  (669 291)  routing T_13_18.bot_op_4 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (50 4)  (704 292)  (704 292)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (707 292)  (707 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (38 5)  (692 293)  (692 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (10 6)  (664 294)  (664 294)  routing T_13_18.sp4_v_b_11 <X> T_13_18.sp4_h_l_41
 (15 6)  (669 294)  (669 294)  routing T_13_18.sp4_h_r_13 <X> T_13_18.lc_trk_g1_5
 (16 6)  (670 294)  (670 294)  routing T_13_18.sp4_h_r_13 <X> T_13_18.lc_trk_g1_5
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (672 294)  (672 294)  routing T_13_18.sp4_h_r_13 <X> T_13_18.lc_trk_g1_5
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (46 6)  (700 294)  (700 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (38 7)  (692 295)  (692 295)  LC_3 Logic Functioning bit
 (14 8)  (668 296)  (668 296)  routing T_13_18.bnl_op_0 <X> T_13_18.lc_trk_g2_0
 (15 8)  (669 296)  (669 296)  routing T_13_18.tnr_op_1 <X> T_13_18.lc_trk_g2_1
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 296)  (689 296)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.input_2_4
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (40 8)  (694 296)  (694 296)  LC_4 Logic Functioning bit
 (14 9)  (668 297)  (668 297)  routing T_13_18.bnl_op_0 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (688 297)  (688 297)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.input_2_4
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (14 10)  (668 298)  (668 298)  routing T_13_18.wire_logic_cluster/lc_4/out <X> T_13_18.lc_trk_g2_4
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (675 298)  (675 298)  routing T_13_18.rgt_op_7 <X> T_13_18.lc_trk_g2_7
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 298)  (678 298)  routing T_13_18.rgt_op_7 <X> T_13_18.lc_trk_g2_7
 (25 10)  (679 298)  (679 298)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g2_6
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (672 299)  (672 299)  routing T_13_18.sp4_r_v_b_37 <X> T_13_18.lc_trk_g2_5
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 299)  (677 299)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g2_6
 (25 11)  (679 299)  (679 299)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g2_6
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (14 12)  (668 300)  (668 300)  routing T_13_18.bnl_op_0 <X> T_13_18.lc_trk_g3_0
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (679 300)  (679 300)  routing T_13_18.sp4_v_t_23 <X> T_13_18.lc_trk_g3_2
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 300)  (682 300)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (14 13)  (668 301)  (668 301)  routing T_13_18.bnl_op_0 <X> T_13_18.lc_trk_g3_0
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (672 301)  (672 301)  routing T_13_18.sp4_r_v_b_41 <X> T_13_18.lc_trk_g3_1
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (677 301)  (677 301)  routing T_13_18.sp4_v_t_23 <X> T_13_18.lc_trk_g3_2
 (25 13)  (679 301)  (679 301)  routing T_13_18.sp4_v_t_23 <X> T_13_18.lc_trk_g3_2
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (687 301)  (687 301)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.input_2_6
 (34 13)  (688 301)  (688 301)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.input_2_6
 (38 13)  (692 301)  (692 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (678 302)  (678 302)  routing T_13_18.tnl_op_7 <X> T_13_18.lc_trk_g3_7
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 302)  (687 302)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (42 14)  (696 302)  (696 302)  LC_7 Logic Functioning bit
 (50 14)  (704 302)  (704 302)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (675 303)  (675 303)  routing T_13_18.tnl_op_7 <X> T_13_18.lc_trk_g3_7
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (43 15)  (697 303)  (697 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 291)  (731 291)  routing T_14_18.sp4_h_r_6 <X> T_14_18.lc_trk_g0_6
 (24 3)  (732 291)  (732 291)  routing T_14_18.sp4_h_r_6 <X> T_14_18.lc_trk_g0_6
 (25 3)  (733 291)  (733 291)  routing T_14_18.sp4_h_r_6 <X> T_14_18.lc_trk_g0_6
 (4 10)  (712 298)  (712 298)  routing T_14_18.sp4_h_r_6 <X> T_14_18.sp4_v_t_43
 (21 10)  (729 298)  (729 298)  routing T_14_18.wire_logic_cluster/lc_7/out <X> T_14_18.lc_trk_g2_7
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (5 11)  (713 299)  (713 299)  routing T_14_18.sp4_h_r_6 <X> T_14_18.sp4_v_t_43
 (14 12)  (722 300)  (722 300)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g3_0
 (21 12)  (729 300)  (729 300)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g3_3
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (731 300)  (731 300)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g3_3
 (14 13)  (722 301)  (722 301)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g3_0
 (15 13)  (723 301)  (723 301)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g3_0
 (16 13)  (724 301)  (724 301)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (729 301)  (729 301)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g3_3
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (735 302)  (735 302)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 302)  (736 302)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 302)  (739 302)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (743 302)  (743 302)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_7
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (41 14)  (749 302)  (749 302)  LC_7 Logic Functioning bit
 (42 14)  (750 302)  (750 302)  LC_7 Logic Functioning bit
 (43 14)  (751 302)  (751 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (46 14)  (754 302)  (754 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (759 302)  (759 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 303)  (741 303)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_7
 (35 15)  (743 303)  (743 303)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_7
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (40 15)  (748 303)  (748 303)  LC_7 Logic Functioning bit
 (42 15)  (750 303)  (750 303)  LC_7 Logic Functioning bit
 (48 15)  (756 303)  (756 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_18

 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 288)  (786 288)  routing T_15_18.top_op_3 <X> T_15_18.lc_trk_g0_3
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 288)  (793 288)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (38 0)  (800 288)  (800 288)  LC_0 Logic Functioning bit
 (45 0)  (807 288)  (807 288)  LC_0 Logic Functioning bit
 (21 1)  (783 289)  (783 289)  routing T_15_18.top_op_3 <X> T_15_18.lc_trk_g0_3
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (38 1)  (800 289)  (800 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 290)  (786 290)  routing T_15_18.top_op_7 <X> T_15_18.lc_trk_g0_7
 (21 3)  (783 291)  (783 291)  routing T_15_18.top_op_7 <X> T_15_18.lc_trk_g0_7
 (14 4)  (776 292)  (776 292)  routing T_15_18.wire_logic_cluster/lc_0/out <X> T_15_18.lc_trk_g1_0
 (17 5)  (779 293)  (779 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 6)  (783 294)  (783 294)  routing T_15_18.wire_logic_cluster/lc_7/out <X> T_15_18.lc_trk_g1_7
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 294)  (798 294)  LC_3 Logic Functioning bit
 (38 6)  (800 294)  (800 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (11 7)  (773 295)  (773 295)  routing T_15_18.sp4_h_r_5 <X> T_15_18.sp4_h_l_40
 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 295)  (799 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (53 7)  (815 295)  (815 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (777 296)  (777 296)  routing T_15_18.sp4_v_t_28 <X> T_15_18.lc_trk_g2_1
 (16 8)  (778 296)  (778 296)  routing T_15_18.sp4_v_t_28 <X> T_15_18.lc_trk_g2_1
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (27 12)  (789 300)  (789 300)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (40 12)  (802 300)  (802 300)  LC_6 Logic Functioning bit
 (42 12)  (804 300)  (804 300)  LC_6 Logic Functioning bit
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (40 13)  (802 301)  (802 301)  LC_6 Logic Functioning bit
 (42 13)  (804 301)  (804 301)  LC_6 Logic Functioning bit
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (43 14)  (805 302)  (805 302)  LC_7 Logic Functioning bit
 (45 14)  (807 302)  (807 302)  LC_7 Logic Functioning bit
 (28 15)  (790 303)  (790 303)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 303)  (794 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (796 303)  (796 303)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.input_2_7
 (37 15)  (799 303)  (799 303)  LC_7 Logic Functioning bit
 (42 15)  (804 303)  (804 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (821 290)  (821 290)  routing T_16_18.sp4_v_b_0 <X> T_16_18.sp4_h_l_37
 (15 4)  (831 292)  (831 292)  routing T_16_18.top_op_1 <X> T_16_18.lc_trk_g1_1
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 292)  (840 292)  routing T_16_18.top_op_3 <X> T_16_18.lc_trk_g1_3
 (3 5)  (819 293)  (819 293)  routing T_16_18.sp12_h_l_23 <X> T_16_18.sp12_h_r_0
 (18 5)  (834 293)  (834 293)  routing T_16_18.top_op_1 <X> T_16_18.lc_trk_g1_1
 (21 5)  (837 293)  (837 293)  routing T_16_18.top_op_3 <X> T_16_18.lc_trk_g1_3
 (14 6)  (830 294)  (830 294)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g1_4
 (25 6)  (841 294)  (841 294)  routing T_16_18.lft_op_6 <X> T_16_18.lc_trk_g1_6
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 295)  (840 295)  routing T_16_18.lft_op_6 <X> T_16_18.lc_trk_g1_6
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 296)  (846 296)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 296)  (853 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (39 8)  (855 296)  (855 296)  LC_4 Logic Functioning bit
 (40 8)  (856 296)  (856 296)  LC_4 Logic Functioning bit
 (42 8)  (858 296)  (858 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 297)  (846 297)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 297)  (848 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (850 297)  (850 297)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.input_2_4
 (35 9)  (851 297)  (851 297)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.input_2_4
 (36 9)  (852 297)  (852 297)  LC_4 Logic Functioning bit
 (38 9)  (854 297)  (854 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (48 9)  (864 297)  (864 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (0 14)  (816 302)  (816 302)  routing T_16_18.glb_netwk_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_18

 (26 0)  (900 288)  (900 288)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 288)  (901 288)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 288)  (907 288)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 288)  (909 288)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.input_2_0
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (38 0)  (912 288)  (912 288)  LC_0 Logic Functioning bit
 (43 0)  (917 288)  (917 288)  LC_0 Logic Functioning bit
 (45 0)  (919 288)  (919 288)  LC_0 Logic Functioning bit
 (28 1)  (902 289)  (902 289)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 289)  (904 289)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 289)  (905 289)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 289)  (906 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (907 289)  (907 289)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.input_2_0
 (34 1)  (908 289)  (908 289)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.input_2_0
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 5)  (896 293)  (896 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (898 293)  (898 293)  routing T_17_18.top_op_2 <X> T_17_18.lc_trk_g1_2
 (25 5)  (899 293)  (899 293)  routing T_17_18.top_op_2 <X> T_17_18.lc_trk_g1_2
 (21 8)  (895 296)  (895 296)  routing T_17_18.sp4_v_t_22 <X> T_17_18.lc_trk_g2_3
 (22 8)  (896 296)  (896 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 296)  (897 296)  routing T_17_18.sp4_v_t_22 <X> T_17_18.lc_trk_g2_3
 (9 9)  (883 297)  (883 297)  routing T_17_18.sp4_v_t_46 <X> T_17_18.sp4_v_b_7
 (10 9)  (884 297)  (884 297)  routing T_17_18.sp4_v_t_46 <X> T_17_18.sp4_v_b_7
 (21 9)  (895 297)  (895 297)  routing T_17_18.sp4_v_t_22 <X> T_17_18.lc_trk_g2_3
 (14 10)  (888 298)  (888 298)  routing T_17_18.sp4_v_b_36 <X> T_17_18.lc_trk_g2_4
 (14 11)  (888 299)  (888 299)  routing T_17_18.sp4_v_b_36 <X> T_17_18.lc_trk_g2_4
 (16 11)  (890 299)  (890 299)  routing T_17_18.sp4_v_b_36 <X> T_17_18.lc_trk_g2_4
 (17 11)  (891 299)  (891 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (15 14)  (889 302)  (889 302)  routing T_17_18.rgt_op_5 <X> T_17_18.lc_trk_g3_5
 (17 14)  (891 302)  (891 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 302)  (892 302)  routing T_17_18.rgt_op_5 <X> T_17_18.lc_trk_g3_5


LogicTile_18_18

 (26 0)  (954 288)  (954 288)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (31 0)  (959 288)  (959 288)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 288)  (961 288)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 288)  (965 288)  LC_0 Logic Functioning bit
 (39 0)  (967 288)  (967 288)  LC_0 Logic Functioning bit
 (40 0)  (968 288)  (968 288)  LC_0 Logic Functioning bit
 (41 0)  (969 288)  (969 288)  LC_0 Logic Functioning bit
 (42 0)  (970 288)  (970 288)  LC_0 Logic Functioning bit
 (43 0)  (971 288)  (971 288)  LC_0 Logic Functioning bit
 (45 0)  (973 288)  (973 288)  LC_0 Logic Functioning bit
 (29 1)  (957 289)  (957 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 289)  (959 289)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 289)  (964 289)  LC_0 Logic Functioning bit
 (38 1)  (966 289)  (966 289)  LC_0 Logic Functioning bit
 (40 1)  (968 289)  (968 289)  LC_0 Logic Functioning bit
 (41 1)  (969 289)  (969 289)  LC_0 Logic Functioning bit
 (42 1)  (970 289)  (970 289)  LC_0 Logic Functioning bit
 (43 1)  (971 289)  (971 289)  LC_0 Logic Functioning bit
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 3)  (944 291)  (944 291)  routing T_18_18.sp12_h_r_12 <X> T_18_18.lc_trk_g0_4
 (17 3)  (945 291)  (945 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (5 5)  (933 293)  (933 293)  routing T_18_18.sp4_h_r_3 <X> T_18_18.sp4_v_b_3
 (14 8)  (942 296)  (942 296)  routing T_18_18.wire_logic_cluster/lc_0/out <X> T_18_18.lc_trk_g2_0
 (9 9)  (937 297)  (937 297)  routing T_18_18.sp4_v_t_46 <X> T_18_18.sp4_v_b_7
 (10 9)  (938 297)  (938 297)  routing T_18_18.sp4_v_t_46 <X> T_18_18.sp4_v_b_7
 (17 9)  (945 297)  (945 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 298)  (951 298)  routing T_18_18.sp12_v_b_23 <X> T_18_18.lc_trk_g2_7
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 298)  (961 298)  routing T_18_18.lc_trk_g2_0 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 298)  (964 298)  LC_5 Logic Functioning bit
 (37 10)  (965 298)  (965 298)  LC_5 Logic Functioning bit
 (38 10)  (966 298)  (966 298)  LC_5 Logic Functioning bit
 (39 10)  (967 298)  (967 298)  LC_5 Logic Functioning bit
 (45 10)  (973 298)  (973 298)  LC_5 Logic Functioning bit
 (4 11)  (932 299)  (932 299)  routing T_18_18.sp4_h_r_10 <X> T_18_18.sp4_h_l_43
 (6 11)  (934 299)  (934 299)  routing T_18_18.sp4_h_r_10 <X> T_18_18.sp4_h_l_43
 (21 11)  (949 299)  (949 299)  routing T_18_18.sp12_v_b_23 <X> T_18_18.lc_trk_g2_7
 (36 11)  (964 299)  (964 299)  LC_5 Logic Functioning bit
 (37 11)  (965 299)  (965 299)  LC_5 Logic Functioning bit
 (38 11)  (966 299)  (966 299)  LC_5 Logic Functioning bit
 (39 11)  (967 299)  (967 299)  LC_5 Logic Functioning bit
 (46 11)  (974 299)  (974 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (8 13)  (936 301)  (936 301)  routing T_18_18.sp4_v_t_42 <X> T_18_18.sp4_v_b_10
 (10 13)  (938 301)  (938 301)  routing T_18_18.sp4_v_t_42 <X> T_18_18.sp4_v_b_10
 (0 14)  (928 302)  (928 302)  routing T_18_18.glb_netwk_4 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 302)  (929 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_18

 (22 1)  (1004 289)  (1004 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1005 289)  (1005 289)  routing T_19_18.sp12_h_l_17 <X> T_19_18.lc_trk_g0_2
 (25 1)  (1007 289)  (1007 289)  routing T_19_18.sp12_h_l_17 <X> T_19_18.lc_trk_g0_2
 (12 6)  (994 294)  (994 294)  routing T_19_18.sp4_v_b_5 <X> T_19_18.sp4_h_l_40
 (4 8)  (986 296)  (986 296)  routing T_19_18.sp4_v_t_43 <X> T_19_18.sp4_v_b_6
 (22 14)  (1004 302)  (1004 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (1009 302)  (1009 302)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 302)  (1010 302)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 302)  (1012 302)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 302)  (1019 302)  LC_7 Logic Functioning bit
 (39 14)  (1021 302)  (1021 302)  LC_7 Logic Functioning bit
 (21 15)  (1003 303)  (1003 303)  routing T_19_18.sp4_r_v_b_47 <X> T_19_18.lc_trk_g3_7
 (30 15)  (1012 303)  (1012 303)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 303)  (1013 303)  routing T_19_18.lc_trk_g0_2 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 303)  (1019 303)  LC_7 Logic Functioning bit
 (39 15)  (1021 303)  (1021 303)  LC_7 Logic Functioning bit
 (46 15)  (1028 303)  (1028 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (1030 303)  (1030 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_22_18

 (19 4)  (1163 292)  (1163 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (9 5)  (1153 293)  (1153 293)  routing T_22_18.sp4_v_t_45 <X> T_22_18.sp4_v_b_4
 (10 5)  (1154 293)  (1154 293)  routing T_22_18.sp4_v_t_45 <X> T_22_18.sp4_v_b_4
 (19 8)  (1163 296)  (1163 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_24_18

 (3 2)  (1255 290)  (1255 290)  routing T_24_18.sp12_v_t_23 <X> T_24_18.sp12_h_l_23


LogicTile_28_18

 (3 7)  (1459 295)  (1459 295)  routing T_28_18.sp12_h_l_23 <X> T_28_18.sp12_v_t_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (5 4)  (12 276)  (12 276)  routing T_0_17.span12_horz_5 <X> T_0_17.lc_trk_g0_5
 (7 4)  (10 276)  (10 276)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (9 276)  (9 276)  routing T_0_17.span12_horz_5 <X> T_0_17.lc_trk_g0_5
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (8 5)  (9 277)  (9 277)  routing T_0_17.span12_horz_5 <X> T_0_17.lc_trk_g0_5
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g0_5 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


RAM_Tile_8_17

 (3 0)  (399 272)  (399 272)  routing T_8_17.sp12_h_r_0 <X> T_8_17.sp12_v_b_0
 (3 1)  (399 273)  (399 273)  routing T_8_17.sp12_h_r_0 <X> T_8_17.sp12_v_b_0


LogicTile_9_17

 (17 3)  (455 275)  (455 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (439 278)  (439 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (439 279)  (439 279)  routing T_9_17.glb_netwk_4 <X> T_9_17.glb2local_0
 (17 10)  (455 282)  (455 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (456 283)  (456 283)  routing T_9_17.sp4_r_v_b_37 <X> T_9_17.lc_trk_g2_5
 (26 14)  (464 286)  (464 286)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (31 14)  (469 286)  (469 286)  routing T_9_17.lc_trk_g0_4 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 286)  (474 286)  LC_7 Logic Functioning bit
 (37 14)  (475 286)  (475 286)  LC_7 Logic Functioning bit
 (38 14)  (476 286)  (476 286)  LC_7 Logic Functioning bit
 (39 14)  (477 286)  (477 286)  LC_7 Logic Functioning bit
 (41 14)  (479 286)  (479 286)  LC_7 Logic Functioning bit
 (43 14)  (481 286)  (481 286)  LC_7 Logic Functioning bit
 (48 14)  (486 286)  (486 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (28 15)  (466 287)  (466 287)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 287)  (467 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 287)  (474 287)  LC_7 Logic Functioning bit
 (37 15)  (475 287)  (475 287)  LC_7 Logic Functioning bit
 (38 15)  (476 287)  (476 287)  LC_7 Logic Functioning bit
 (39 15)  (477 287)  (477 287)  LC_7 Logic Functioning bit
 (40 15)  (478 287)  (478 287)  LC_7 Logic Functioning bit
 (42 15)  (480 287)  (480 287)  LC_7 Logic Functioning bit


LogicTile_10_17

 (14 0)  (506 272)  (506 272)  routing T_10_17.sp4_h_r_8 <X> T_10_17.lc_trk_g0_0
 (22 0)  (514 272)  (514 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (515 272)  (515 272)  routing T_10_17.sp4_h_r_3 <X> T_10_17.lc_trk_g0_3
 (24 0)  (516 272)  (516 272)  routing T_10_17.sp4_h_r_3 <X> T_10_17.lc_trk_g0_3
 (25 0)  (517 272)  (517 272)  routing T_10_17.sp4_h_r_10 <X> T_10_17.lc_trk_g0_2
 (28 0)  (520 272)  (520 272)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 272)  (522 272)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 272)  (523 272)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (15 1)  (507 273)  (507 273)  routing T_10_17.sp4_h_r_8 <X> T_10_17.lc_trk_g0_0
 (16 1)  (508 273)  (508 273)  routing T_10_17.sp4_h_r_8 <X> T_10_17.lc_trk_g0_0
 (17 1)  (509 273)  (509 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (513 273)  (513 273)  routing T_10_17.sp4_h_r_3 <X> T_10_17.lc_trk_g0_3
 (22 1)  (514 273)  (514 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (515 273)  (515 273)  routing T_10_17.sp4_h_r_10 <X> T_10_17.lc_trk_g0_2
 (24 1)  (516 273)  (516 273)  routing T_10_17.sp4_h_r_10 <X> T_10_17.lc_trk_g0_2
 (26 1)  (518 273)  (518 273)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (507 274)  (507 274)  routing T_10_17.sp4_h_r_5 <X> T_10_17.lc_trk_g0_5
 (16 2)  (508 274)  (508 274)  routing T_10_17.sp4_h_r_5 <X> T_10_17.lc_trk_g0_5
 (17 2)  (509 274)  (509 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (519 274)  (519 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 274)  (520 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 274)  (523 274)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 274)  (526 274)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (41 2)  (533 274)  (533 274)  LC_1 Logic Functioning bit
 (43 2)  (535 274)  (535 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (46 2)  (538 274)  (538 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (542 274)  (542 274)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (543 274)  (543 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (545 274)  (545 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (18 3)  (510 275)  (510 275)  routing T_10_17.sp4_h_r_5 <X> T_10_17.lc_trk_g0_5
 (27 3)  (519 275)  (519 275)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 275)  (520 275)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 275)  (521 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 275)  (528 275)  LC_1 Logic Functioning bit
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (38 3)  (530 275)  (530 275)  LC_1 Logic Functioning bit
 (41 3)  (533 275)  (533 275)  LC_1 Logic Functioning bit
 (43 3)  (535 275)  (535 275)  LC_1 Logic Functioning bit
 (25 4)  (517 276)  (517 276)  routing T_10_17.bnr_op_2 <X> T_10_17.lc_trk_g1_2
 (28 4)  (520 276)  (520 276)  routing T_10_17.lc_trk_g2_1 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (14 5)  (506 277)  (506 277)  routing T_10_17.sp4_h_r_0 <X> T_10_17.lc_trk_g1_0
 (15 5)  (507 277)  (507 277)  routing T_10_17.sp4_h_r_0 <X> T_10_17.lc_trk_g1_0
 (16 5)  (508 277)  (508 277)  routing T_10_17.sp4_h_r_0 <X> T_10_17.lc_trk_g1_0
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (514 277)  (514 277)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (517 277)  (517 277)  routing T_10_17.bnr_op_2 <X> T_10_17.lc_trk_g1_2
 (26 5)  (518 277)  (518 277)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 277)  (523 277)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 277)  (529 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (17 6)  (509 278)  (509 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 278)  (510 278)  routing T_10_17.wire_logic_cluster/lc_5/out <X> T_10_17.lc_trk_g1_5
 (22 6)  (514 278)  (514 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (516 278)  (516 278)  routing T_10_17.bot_op_7 <X> T_10_17.lc_trk_g1_7
 (26 6)  (518 278)  (518 278)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 278)  (519 278)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 278)  (520 278)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 278)  (522 278)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 278)  (525 278)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 278)  (526 278)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 278)  (529 278)  LC_3 Logic Functioning bit
 (39 6)  (531 278)  (531 278)  LC_3 Logic Functioning bit
 (40 6)  (532 278)  (532 278)  LC_3 Logic Functioning bit
 (41 6)  (533 278)  (533 278)  LC_3 Logic Functioning bit
 (42 6)  (534 278)  (534 278)  LC_3 Logic Functioning bit
 (43 6)  (535 278)  (535 278)  LC_3 Logic Functioning bit
 (3 7)  (495 279)  (495 279)  routing T_10_17.sp12_h_l_23 <X> T_10_17.sp12_v_t_23
 (27 7)  (519 279)  (519 279)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 279)  (520 279)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 279)  (522 279)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 279)  (524 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (525 279)  (525 279)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.input_2_3
 (35 7)  (527 279)  (527 279)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.input_2_3
 (38 7)  (530 279)  (530 279)  LC_3 Logic Functioning bit
 (40 7)  (532 279)  (532 279)  LC_3 Logic Functioning bit
 (41 7)  (533 279)  (533 279)  LC_3 Logic Functioning bit
 (42 7)  (534 279)  (534 279)  LC_3 Logic Functioning bit
 (13 8)  (505 280)  (505 280)  routing T_10_17.sp4_v_t_45 <X> T_10_17.sp4_v_b_8
 (15 8)  (507 280)  (507 280)  routing T_10_17.rgt_op_1 <X> T_10_17.lc_trk_g2_1
 (17 8)  (509 280)  (509 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (510 280)  (510 280)  routing T_10_17.rgt_op_1 <X> T_10_17.lc_trk_g2_1
 (21 8)  (513 280)  (513 280)  routing T_10_17.rgt_op_3 <X> T_10_17.lc_trk_g2_3
 (22 8)  (514 280)  (514 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 280)  (516 280)  routing T_10_17.rgt_op_3 <X> T_10_17.lc_trk_g2_3
 (27 8)  (519 280)  (519 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 280)  (520 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 280)  (526 280)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (530 280)  (530 280)  LC_4 Logic Functioning bit
 (50 8)  (542 280)  (542 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (517 281)  (517 281)  routing T_10_17.sp4_r_v_b_34 <X> T_10_17.lc_trk_g2_2
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (38 9)  (530 281)  (530 281)  LC_4 Logic Functioning bit
 (39 9)  (531 281)  (531 281)  LC_4 Logic Functioning bit
 (40 9)  (532 281)  (532 281)  LC_4 Logic Functioning bit
 (15 10)  (507 282)  (507 282)  routing T_10_17.sp4_h_l_16 <X> T_10_17.lc_trk_g2_5
 (16 10)  (508 282)  (508 282)  routing T_10_17.sp4_h_l_16 <X> T_10_17.lc_trk_g2_5
 (17 10)  (509 282)  (509 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (517 282)  (517 282)  routing T_10_17.wire_logic_cluster/lc_6/out <X> T_10_17.lc_trk_g2_6
 (26 10)  (518 282)  (518 282)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 282)  (520 282)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 282)  (521 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (43 10)  (535 282)  (535 282)  LC_5 Logic Functioning bit
 (50 10)  (542 282)  (542 282)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (510 283)  (510 283)  routing T_10_17.sp4_h_l_16 <X> T_10_17.lc_trk_g2_5
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (521 283)  (521 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 283)  (522 283)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 283)  (523 283)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 283)  (528 283)  LC_5 Logic Functioning bit
 (37 11)  (529 283)  (529 283)  LC_5 Logic Functioning bit
 (39 11)  (531 283)  (531 283)  LC_5 Logic Functioning bit
 (43 11)  (535 283)  (535 283)  LC_5 Logic Functioning bit
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 284)  (510 284)  routing T_10_17.wire_logic_cluster/lc_1/out <X> T_10_17.lc_trk_g3_1
 (25 12)  (517 284)  (517 284)  routing T_10_17.wire_logic_cluster/lc_2/out <X> T_10_17.lc_trk_g3_2
 (26 12)  (518 284)  (518 284)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 284)  (520 284)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 284)  (525 284)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (41 12)  (533 284)  (533 284)  LC_6 Logic Functioning bit
 (43 12)  (535 284)  (535 284)  LC_6 Logic Functioning bit
 (45 12)  (537 284)  (537 284)  LC_6 Logic Functioning bit
 (47 12)  (539 284)  (539 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (542 284)  (542 284)  Cascade bit: LH_LC06_inmux02_5

 (10 13)  (502 285)  (502 285)  routing T_10_17.sp4_h_r_5 <X> T_10_17.sp4_v_b_10
 (14 13)  (506 285)  (506 285)  routing T_10_17.sp4_r_v_b_40 <X> T_10_17.lc_trk_g3_0
 (17 13)  (509 285)  (509 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (514 285)  (514 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 285)  (518 285)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 285)  (520 285)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 285)  (529 285)  LC_6 Logic Functioning bit
 (39 13)  (531 285)  (531 285)  LC_6 Logic Functioning bit
 (40 13)  (532 285)  (532 285)  LC_6 Logic Functioning bit
 (42 13)  (534 285)  (534 285)  LC_6 Logic Functioning bit
 (43 13)  (535 285)  (535 285)  LC_6 Logic Functioning bit
 (44 13)  (536 285)  (536 285)  LC_6 Logic Functioning bit
 (0 14)  (492 286)  (492 286)  routing T_10_17.glb_netwk_4 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (513 286)  (513 286)  routing T_10_17.wire_logic_cluster/lc_7/out <X> T_10_17.lc_trk_g3_7
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (518 286)  (518 286)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 286)  (519 286)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 286)  (521 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 286)  (522 286)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 286)  (523 286)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 286)  (525 286)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 286)  (526 286)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 286)  (529 286)  LC_7 Logic Functioning bit
 (38 14)  (530 286)  (530 286)  LC_7 Logic Functioning bit
 (39 14)  (531 286)  (531 286)  LC_7 Logic Functioning bit
 (45 14)  (537 286)  (537 286)  LC_7 Logic Functioning bit
 (51 14)  (543 286)  (543 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (507 287)  (507 287)  routing T_10_17.tnr_op_4 <X> T_10_17.lc_trk_g3_4
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (28 15)  (520 287)  (520 287)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 287)  (521 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 287)  (522 287)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 287)  (523 287)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 287)  (524 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (526 287)  (526 287)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.input_2_7
 (35 15)  (527 287)  (527 287)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.input_2_7
 (36 15)  (528 287)  (528 287)  LC_7 Logic Functioning bit
 (37 15)  (529 287)  (529 287)  LC_7 Logic Functioning bit
 (38 15)  (530 287)  (530 287)  LC_7 Logic Functioning bit
 (39 15)  (531 287)  (531 287)  LC_7 Logic Functioning bit
 (42 15)  (534 287)  (534 287)  LC_7 Logic Functioning bit
 (48 15)  (540 287)  (540 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_17

 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 272)  (570 272)  routing T_11_17.top_op_3 <X> T_11_17.lc_trk_g0_3
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 272)  (576 272)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (44 0)  (590 272)  (590 272)  LC_0 Logic Functioning bit
 (21 1)  (567 273)  (567 273)  routing T_11_17.top_op_3 <X> T_11_17.lc_trk_g0_3
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (570 273)  (570 273)  routing T_11_17.top_op_2 <X> T_11_17.lc_trk_g0_2
 (25 1)  (571 273)  (571 273)  routing T_11_17.top_op_2 <X> T_11_17.lc_trk_g0_2
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (39 1)  (585 273)  (585 273)  LC_0 Logic Functioning bit
 (50 1)  (596 273)  (596 273)  Carry_In_Mux bit 

 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (561 274)  (561 274)  routing T_11_17.sp4_h_r_5 <X> T_11_17.lc_trk_g0_5
 (16 2)  (562 274)  (562 274)  routing T_11_17.sp4_h_r_5 <X> T_11_17.lc_trk_g0_5
 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (570 274)  (570 274)  routing T_11_17.top_op_7 <X> T_11_17.lc_trk_g0_7
 (27 2)  (573 274)  (573 274)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 274)  (574 274)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (583 274)  (583 274)  LC_1 Logic Functioning bit
 (39 2)  (585 274)  (585 274)  LC_1 Logic Functioning bit
 (44 2)  (590 274)  (590 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (46 2)  (592 274)  (592 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (18 3)  (564 275)  (564 275)  routing T_11_17.sp4_h_r_5 <X> T_11_17.lc_trk_g0_5
 (21 3)  (567 275)  (567 275)  routing T_11_17.top_op_7 <X> T_11_17.lc_trk_g0_7
 (26 3)  (572 275)  (572 275)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 275)  (573 275)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (587 275)  (587 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (51 3)  (597 275)  (597 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (599 275)  (599 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (546 276)  (546 276)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (1 4)  (547 276)  (547 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (558 276)  (558 276)  routing T_11_17.sp4_v_t_40 <X> T_11_17.sp4_h_r_5
 (21 4)  (567 276)  (567 276)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g1_3
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (44 4)  (590 276)  (590 276)  LC_2 Logic Functioning bit
 (0 5)  (546 277)  (546 277)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (1 5)  (547 277)  (547 277)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (22 5)  (568 277)  (568 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 277)  (570 277)  routing T_11_17.top_op_2 <X> T_11_17.lc_trk_g1_2
 (25 5)  (571 277)  (571 277)  routing T_11_17.top_op_2 <X> T_11_17.lc_trk_g1_2
 (30 5)  (576 277)  (576 277)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (586 277)  (586 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (42 5)  (588 277)  (588 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (14 6)  (560 278)  (560 278)  routing T_11_17.sp4_h_l_1 <X> T_11_17.lc_trk_g1_4
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 278)  (564 278)  routing T_11_17.wire_logic_cluster/lc_5/out <X> T_11_17.lc_trk_g1_5
 (21 6)  (567 278)  (567 278)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g1_7
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (573 278)  (573 278)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (583 278)  (583 278)  LC_3 Logic Functioning bit
 (39 6)  (585 278)  (585 278)  LC_3 Logic Functioning bit
 (44 6)  (590 278)  (590 278)  LC_3 Logic Functioning bit
 (45 6)  (591 278)  (591 278)  LC_3 Logic Functioning bit
 (46 6)  (592 278)  (592 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (554 279)  (554 279)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_41
 (9 7)  (555 279)  (555 279)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_41
 (15 7)  (561 279)  (561 279)  routing T_11_17.sp4_h_l_1 <X> T_11_17.lc_trk_g1_4
 (16 7)  (562 279)  (562 279)  routing T_11_17.sp4_h_l_1 <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (572 279)  (572 279)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 279)  (573 279)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 279)  (576 279)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (41 7)  (587 279)  (587 279)  LC_3 Logic Functioning bit
 (43 7)  (589 279)  (589 279)  LC_3 Logic Functioning bit
 (53 7)  (599 279)  (599 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (573 280)  (573 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 280)  (574 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 280)  (576 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (583 280)  (583 280)  LC_4 Logic Functioning bit
 (39 8)  (585 280)  (585 280)  LC_4 Logic Functioning bit
 (44 8)  (590 280)  (590 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (26 9)  (572 281)  (572 281)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (587 281)  (587 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit
 (27 10)  (573 282)  (573 282)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (583 282)  (583 282)  LC_5 Logic Functioning bit
 (39 10)  (585 282)  (585 282)  LC_5 Logic Functioning bit
 (44 10)  (590 282)  (590 282)  LC_5 Logic Functioning bit
 (45 10)  (591 282)  (591 282)  LC_5 Logic Functioning bit
 (47 10)  (593 282)  (593 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (572 283)  (572 283)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 283)  (573 283)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (41 11)  (587 283)  (587 283)  LC_5 Logic Functioning bit
 (43 11)  (589 283)  (589 283)  LC_5 Logic Functioning bit
 (3 12)  (549 284)  (549 284)  routing T_11_17.sp12_v_t_22 <X> T_11_17.sp12_h_r_1
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 284)  (564 284)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g3_1
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (573 284)  (573 284)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (44 12)  (590 284)  (590 284)  LC_6 Logic Functioning bit
 (45 12)  (591 284)  (591 284)  LC_6 Logic Functioning bit
 (21 13)  (567 285)  (567 285)  routing T_11_17.sp4_r_v_b_43 <X> T_11_17.lc_trk_g3_3
 (26 13)  (572 285)  (572 285)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (41 13)  (587 285)  (587 285)  LC_6 Logic Functioning bit
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (46 13)  (592 285)  (592 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (560 286)  (560 286)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g3_4
 (27 14)  (573 286)  (573 286)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 286)  (576 286)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (583 286)  (583 286)  LC_7 Logic Functioning bit
 (39 14)  (585 286)  (585 286)  LC_7 Logic Functioning bit
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (572 287)  (572 287)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 287)  (573 287)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 287)  (576 287)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (41 15)  (587 287)  (587 287)  LC_7 Logic Functioning bit
 (43 15)  (589 287)  (589 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (14 0)  (614 272)  (614 272)  routing T_12_17.lft_op_0 <X> T_12_17.lc_trk_g0_0
 (21 0)  (621 272)  (621 272)  routing T_12_17.lft_op_3 <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 272)  (624 272)  routing T_12_17.lft_op_3 <X> T_12_17.lc_trk_g0_3
 (25 0)  (625 272)  (625 272)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g0_2
 (26 0)  (626 272)  (626 272)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 272)  (631 272)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (15 1)  (615 273)  (615 273)  routing T_12_17.lft_op_0 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (626 273)  (626 273)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 273)  (630 273)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (633 273)  (633 273)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.input_2_0
 (34 1)  (634 273)  (634 273)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.input_2_0
 (35 1)  (635 273)  (635 273)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.input_2_0
 (41 1)  (641 273)  (641 273)  LC_0 Logic Functioning bit
 (47 1)  (647 273)  (647 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (14 2)  (614 274)  (614 274)  routing T_12_17.lft_op_4 <X> T_12_17.lc_trk_g0_4
 (15 2)  (615 274)  (615 274)  routing T_12_17.lft_op_5 <X> T_12_17.lc_trk_g0_5
 (17 2)  (617 274)  (617 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 274)  (618 274)  routing T_12_17.lft_op_5 <X> T_12_17.lc_trk_g0_5
 (22 2)  (622 274)  (622 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (625 274)  (625 274)  routing T_12_17.lft_op_6 <X> T_12_17.lc_trk_g0_6
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (42 2)  (642 274)  (642 274)  LC_1 Logic Functioning bit
 (50 2)  (650 274)  (650 274)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (615 275)  (615 275)  routing T_12_17.lft_op_4 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.lft_op_6 <X> T_12_17.lc_trk_g0_6
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (47 3)  (647 275)  (647 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (50 4)  (650 276)  (650 276)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 277)  (627 277)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (12 6)  (612 278)  (612 278)  routing T_12_17.sp4_v_t_40 <X> T_12_17.sp4_h_l_40
 (21 6)  (621 278)  (621 278)  routing T_12_17.lft_op_7 <X> T_12_17.lc_trk_g1_7
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (624 278)  (624 278)  routing T_12_17.lft_op_7 <X> T_12_17.lc_trk_g1_7
 (25 6)  (625 278)  (625 278)  routing T_12_17.sp4_h_l_11 <X> T_12_17.lc_trk_g1_6
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 278)  (631 278)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (640 278)  (640 278)  LC_3 Logic Functioning bit
 (42 6)  (642 278)  (642 278)  LC_3 Logic Functioning bit
 (46 6)  (646 278)  (646 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (611 279)  (611 279)  routing T_12_17.sp4_v_t_40 <X> T_12_17.sp4_h_l_40
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 279)  (623 279)  routing T_12_17.sp4_h_l_11 <X> T_12_17.lc_trk_g1_6
 (24 7)  (624 279)  (624 279)  routing T_12_17.sp4_h_l_11 <X> T_12_17.lc_trk_g1_6
 (25 7)  (625 279)  (625 279)  routing T_12_17.sp4_h_l_11 <X> T_12_17.lc_trk_g1_6
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 279)  (640 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (15 8)  (615 280)  (615 280)  routing T_12_17.sp4_v_t_28 <X> T_12_17.lc_trk_g2_1
 (16 8)  (616 280)  (616 280)  routing T_12_17.sp4_v_t_28 <X> T_12_17.lc_trk_g2_1
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.tnr_op_3 <X> T_12_17.lc_trk_g2_3
 (26 8)  (626 280)  (626 280)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 280)  (630 280)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (46 8)  (646 280)  (646 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (650 280)  (650 280)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (626 281)  (626 281)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (53 9)  (653 281)  (653 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (615 282)  (615 282)  routing T_12_17.sp4_h_l_16 <X> T_12_17.lc_trk_g2_5
 (16 10)  (616 282)  (616 282)  routing T_12_17.sp4_h_l_16 <X> T_12_17.lc_trk_g2_5
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (623 282)  (623 282)  routing T_12_17.sp4_h_r_31 <X> T_12_17.lc_trk_g2_7
 (24 10)  (624 282)  (624 282)  routing T_12_17.sp4_h_r_31 <X> T_12_17.lc_trk_g2_7
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 282)  (635 282)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_5
 (36 10)  (636 282)  (636 282)  LC_5 Logic Functioning bit
 (38 10)  (638 282)  (638 282)  LC_5 Logic Functioning bit
 (43 10)  (643 282)  (643 282)  LC_5 Logic Functioning bit
 (14 11)  (614 283)  (614 283)  routing T_12_17.tnl_op_4 <X> T_12_17.lc_trk_g2_4
 (15 11)  (615 283)  (615 283)  routing T_12_17.tnl_op_4 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (618 283)  (618 283)  routing T_12_17.sp4_h_l_16 <X> T_12_17.lc_trk_g2_5
 (21 11)  (621 283)  (621 283)  routing T_12_17.sp4_h_r_31 <X> T_12_17.lc_trk_g2_7
 (28 11)  (628 283)  (628 283)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 283)  (631 283)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 283)  (632 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (633 283)  (633 283)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_5
 (35 11)  (635 283)  (635 283)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_5
 (39 11)  (639 283)  (639 283)  LC_5 Logic Functioning bit
 (1 12)  (601 284)  (601 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.tnl_op_3 <X> T_12_17.lc_trk_g3_3
 (31 12)  (631 284)  (631 284)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (37 12)  (637 284)  (637 284)  LC_6 Logic Functioning bit
 (38 12)  (638 284)  (638 284)  LC_6 Logic Functioning bit
 (39 12)  (639 284)  (639 284)  LC_6 Logic Functioning bit
 (42 12)  (642 284)  (642 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (50 12)  (650 284)  (650 284)  Cascade bit: LH_LC06_inmux02_5

 (1 13)  (601 285)  (601 285)  routing T_12_17.glb_netwk_4 <X> T_12_17.glb2local_3
 (21 13)  (621 285)  (621 285)  routing T_12_17.tnl_op_3 <X> T_12_17.lc_trk_g3_3
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 285)  (636 285)  LC_6 Logic Functioning bit
 (37 13)  (637 285)  (637 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (39 13)  (639 285)  (639 285)  LC_6 Logic Functioning bit
 (42 13)  (642 285)  (642 285)  LC_6 Logic Functioning bit
 (43 13)  (643 285)  (643 285)  LC_6 Logic Functioning bit
 (53 13)  (653 285)  (653 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (21 14)  (621 286)  (621 286)  routing T_12_17.sp4_v_t_18 <X> T_12_17.lc_trk_g3_7
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (623 286)  (623 286)  routing T_12_17.sp4_v_t_18 <X> T_12_17.lc_trk_g3_7
 (26 14)  (626 286)  (626 286)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 286)  (627 286)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 286)  (628 286)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (635 286)  (635 286)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.input_2_7
 (51 14)  (651 286)  (651 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 287)  (630 287)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 287)  (631 287)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 287)  (632 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (634 287)  (634 287)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.input_2_7
 (35 15)  (635 287)  (635 287)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.input_2_7
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit
 (53 15)  (653 287)  (653 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_17

 (21 0)  (675 272)  (675 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (21 1)  (675 273)  (675 273)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 273)  (678 273)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g0_2
 (25 1)  (679 273)  (679 273)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g0_2
 (30 1)  (684 273)  (684 273)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (41 1)  (695 273)  (695 273)  LC_0 Logic Functioning bit
 (43 1)  (697 273)  (697 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (50 2)  (704 274)  (704 274)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (668 275)  (668 275)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g0_4
 (15 3)  (669 275)  (669 275)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g0_4
 (16 3)  (670 275)  (670 275)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (672 275)  (672 275)  routing T_13_17.sp4_r_v_b_29 <X> T_13_17.lc_trk_g0_5
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (14 4)  (668 276)  (668 276)  routing T_13_17.lft_op_0 <X> T_13_17.lc_trk_g1_0
 (15 4)  (669 276)  (669 276)  routing T_13_17.lft_op_1 <X> T_13_17.lc_trk_g1_1
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 276)  (672 276)  routing T_13_17.lft_op_1 <X> T_13_17.lc_trk_g1_1
 (21 4)  (675 276)  (675 276)  routing T_13_17.lft_op_3 <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.lft_op_3 <X> T_13_17.lc_trk_g1_3
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (689 276)  (689 276)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.input_2_2
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (40 4)  (694 276)  (694 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (15 5)  (669 277)  (669 277)  routing T_13_17.lft_op_0 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (46 5)  (700 277)  (700 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (52 5)  (706 277)  (706 277)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (4 6)  (658 278)  (658 278)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_38
 (21 6)  (675 278)  (675 278)  routing T_13_17.lft_op_7 <X> T_13_17.lc_trk_g1_7
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 278)  (678 278)  routing T_13_17.lft_op_7 <X> T_13_17.lc_trk_g1_7
 (25 6)  (679 278)  (679 278)  routing T_13_17.sp12_h_l_5 <X> T_13_17.lc_trk_g1_6
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 278)  (684 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 278)  (689 278)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.input_2_3
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (5 7)  (659 279)  (659 279)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_38
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.sp12_h_l_5 <X> T_13_17.lc_trk_g1_6
 (25 7)  (679 279)  (679 279)  routing T_13_17.sp12_h_l_5 <X> T_13_17.lc_trk_g1_6
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (687 279)  (687 279)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.input_2_3
 (34 7)  (688 279)  (688 279)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.input_2_3
 (48 7)  (702 279)  (702 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (662 280)  (662 280)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_h_r_7
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 280)  (678 280)  routing T_13_17.tnl_op_3 <X> T_13_17.lc_trk_g2_3
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (42 8)  (696 280)  (696 280)  LC_4 Logic Functioning bit
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (662 281)  (662 281)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_v_b_7
 (9 9)  (663 281)  (663 281)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_v_b_7
 (21 9)  (675 281)  (675 281)  routing T_13_17.tnl_op_3 <X> T_13_17.lc_trk_g2_3
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (15 10)  (669 282)  (669 282)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g2_5
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (678 282)  (678 282)  routing T_13_17.tnl_op_7 <X> T_13_17.lc_trk_g2_7
 (25 10)  (679 282)  (679 282)  routing T_13_17.sp4_h_r_46 <X> T_13_17.lc_trk_g2_6
 (18 11)  (672 283)  (672 283)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g2_5
 (21 11)  (675 283)  (675 283)  routing T_13_17.tnl_op_7 <X> T_13_17.lc_trk_g2_7
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 283)  (677 283)  routing T_13_17.sp4_h_r_46 <X> T_13_17.lc_trk_g2_6
 (24 11)  (678 283)  (678 283)  routing T_13_17.sp4_h_r_46 <X> T_13_17.lc_trk_g2_6
 (25 11)  (679 283)  (679 283)  routing T_13_17.sp4_h_r_46 <X> T_13_17.lc_trk_g2_6
 (21 12)  (675 284)  (675 284)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g3_3
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (679 284)  (679 284)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g3_2
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 285)  (677 285)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g3_2
 (24 13)  (678 285)  (678 285)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g3_2
 (25 13)  (679 285)  (679 285)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g3_2
 (14 14)  (668 286)  (668 286)  routing T_13_17.sp4_h_r_36 <X> T_13_17.lc_trk_g3_4
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 286)  (688 286)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (15 15)  (669 287)  (669 287)  routing T_13_17.sp4_h_r_36 <X> T_13_17.lc_trk_g3_4
 (16 15)  (670 287)  (670 287)  routing T_13_17.sp4_h_r_36 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (687 287)  (687 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_7
 (34 15)  (688 287)  (688 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_7
 (35 15)  (689 287)  (689 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_7
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (3 0)  (711 272)  (711 272)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_v_b_0
 (15 0)  (723 272)  (723 272)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g0_1
 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 272)  (726 272)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g0_1
 (3 1)  (711 273)  (711 273)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_v_b_0
 (8 1)  (716 273)  (716 273)  routing T_14_17.sp4_h_l_42 <X> T_14_17.sp4_v_b_1
 (9 1)  (717 273)  (717 273)  routing T_14_17.sp4_h_l_42 <X> T_14_17.sp4_v_b_1
 (10 1)  (718 273)  (718 273)  routing T_14_17.sp4_h_l_42 <X> T_14_17.sp4_v_b_1
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (714 274)  (714 274)  routing T_14_17.sp4_h_l_42 <X> T_14_17.sp4_v_t_37
 (14 2)  (722 274)  (722 274)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (28 2)  (736 274)  (736 274)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (40 2)  (748 274)  (748 274)  LC_1 Logic Functioning bit
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (42 2)  (750 274)  (750 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (48 2)  (756 274)  (756 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (14 3)  (722 275)  (722 275)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (15 3)  (723 275)  (723 275)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 275)  (740 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 275)  (741 275)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.input_2_1
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (40 3)  (748 275)  (748 275)  LC_1 Logic Functioning bit
 (41 3)  (749 275)  (749 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (51 3)  (759 275)  (759 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 6)  (720 278)  (720 278)  routing T_14_17.sp4_v_t_46 <X> T_14_17.sp4_h_l_40
 (21 6)  (729 278)  (729 278)  routing T_14_17.lft_op_7 <X> T_14_17.lc_trk_g1_7
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 278)  (732 278)  routing T_14_17.lft_op_7 <X> T_14_17.lc_trk_g1_7
 (6 7)  (714 279)  (714 279)  routing T_14_17.sp4_h_r_3 <X> T_14_17.sp4_h_l_38
 (10 7)  (718 279)  (718 279)  routing T_14_17.sp4_h_l_46 <X> T_14_17.sp4_v_t_41
 (11 7)  (719 279)  (719 279)  routing T_14_17.sp4_v_t_46 <X> T_14_17.sp4_h_l_40
 (13 7)  (721 279)  (721 279)  routing T_14_17.sp4_v_t_46 <X> T_14_17.sp4_h_l_40
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 280)  (726 280)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g2_1
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.tnl_op_2 <X> T_14_17.lc_trk_g2_2
 (25 9)  (733 281)  (733 281)  routing T_14_17.tnl_op_2 <X> T_14_17.lc_trk_g2_2
 (16 10)  (724 282)  (724 282)  routing T_14_17.sp4_v_t_16 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (726 282)  (726 282)  routing T_14_17.sp4_v_t_16 <X> T_14_17.lc_trk_g2_5
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 282)  (741 282)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (28 11)  (736 283)  (736 283)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 283)  (738 283)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 284)  (736 284)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (40 12)  (748 284)  (748 284)  LC_6 Logic Functioning bit
 (42 12)  (750 284)  (750 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (50 12)  (758 284)  (758 284)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (760 284)  (760 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 285)  (732 285)  routing T_14_17.tnl_op_2 <X> T_14_17.lc_trk_g3_2
 (25 13)  (733 285)  (733 285)  routing T_14_17.tnl_op_2 <X> T_14_17.lc_trk_g3_2
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (40 13)  (748 285)  (748 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (51 13)  (759 285)  (759 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.tnl_op_7 <X> T_14_17.lc_trk_g3_7
 (25 14)  (733 286)  (733 286)  routing T_14_17.wire_logic_cluster/lc_6/out <X> T_14_17.lc_trk_g3_6
 (21 15)  (729 287)  (729 287)  routing T_14_17.tnl_op_7 <X> T_14_17.lc_trk_g3_7
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_17

 (21 2)  (783 274)  (783 274)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g0_7
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (786 274)  (786 274)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g0_7
 (21 3)  (783 275)  (783 275)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g0_7
 (14 4)  (776 276)  (776 276)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g1_0
 (8 5)  (770 277)  (770 277)  routing T_15_17.sp4_h_r_4 <X> T_15_17.sp4_v_b_4
 (14 5)  (776 277)  (776 277)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g1_0
 (15 5)  (777 277)  (777 277)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g1_0
 (16 5)  (778 277)  (778 277)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (8 6)  (770 278)  (770 278)  routing T_15_17.sp4_h_r_4 <X> T_15_17.sp4_h_l_41
 (8 7)  (770 279)  (770 279)  routing T_15_17.sp4_h_r_4 <X> T_15_17.sp4_v_t_41
 (9 7)  (771 279)  (771 279)  routing T_15_17.sp4_h_r_4 <X> T_15_17.sp4_v_t_41
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (37 8)  (799 280)  (799 280)  LC_4 Logic Functioning bit
 (38 8)  (800 280)  (800 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (40 8)  (802 280)  (802 280)  LC_4 Logic Functioning bit
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (30 9)  (792 281)  (792 281)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (38 9)  (800 281)  (800 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (40 9)  (802 281)  (802 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (2 12)  (764 284)  (764 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_16_17

 (2 8)  (818 280)  (818 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_17

 (0 0)  (874 272)  (874 272)  Negative Clock bit

 (27 0)  (901 272)  (901 272)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 272)  (909 272)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.input_2_0
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (39 0)  (913 272)  (913 272)  LC_0 Logic Functioning bit
 (43 0)  (917 272)  (917 272)  LC_0 Logic Functioning bit
 (45 0)  (919 272)  (919 272)  LC_0 Logic Functioning bit
 (27 1)  (901 273)  (901 273)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 273)  (902 273)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 273)  (904 273)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (908 273)  (908 273)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.input_2_0
 (38 1)  (912 273)  (912 273)  LC_0 Logic Functioning bit
 (39 1)  (913 273)  (913 273)  LC_0 Logic Functioning bit
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 275)  (874 275)  routing T_17_17.glb_netwk_1 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23
 (8 3)  (882 275)  (882 275)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_t_36
 (9 3)  (883 275)  (883 275)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_t_36
 (10 3)  (884 275)  (884 275)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_t_36
 (14 4)  (888 276)  (888 276)  routing T_17_17.wire_logic_cluster/lc_0/out <X> T_17_17.lc_trk_g1_0
 (25 4)  (899 276)  (899 276)  routing T_17_17.sp4_h_r_10 <X> T_17_17.lc_trk_g1_2
 (4 5)  (878 277)  (878 277)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_h_r_3
 (6 5)  (880 277)  (880 277)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_h_r_3
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (897 277)  (897 277)  routing T_17_17.sp4_h_r_10 <X> T_17_17.lc_trk_g1_2
 (24 5)  (898 277)  (898 277)  routing T_17_17.sp4_h_r_10 <X> T_17_17.lc_trk_g1_2
 (16 6)  (890 278)  (890 278)  routing T_17_17.sp12_h_r_13 <X> T_17_17.lc_trk_g1_5
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (4 7)  (878 279)  (878 279)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_h_l_38
 (6 7)  (880 279)  (880 279)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_h_l_38
 (3 8)  (877 280)  (877 280)  routing T_17_17.sp12_h_r_1 <X> T_17_17.sp12_v_b_1
 (3 9)  (877 281)  (877 281)  routing T_17_17.sp12_h_r_1 <X> T_17_17.sp12_v_b_1
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (8 13)  (882 285)  (882 285)  routing T_17_17.sp4_h_l_41 <X> T_17_17.sp4_v_b_10
 (9 13)  (883 285)  (883 285)  routing T_17_17.sp4_h_l_41 <X> T_17_17.sp4_v_b_10
 (10 13)  (884 285)  (884 285)  routing T_17_17.sp4_h_l_41 <X> T_17_17.sp4_v_b_10
 (12 13)  (886 285)  (886 285)  routing T_17_17.sp4_h_r_11 <X> T_17_17.sp4_v_b_11
 (18 13)  (892 285)  (892 285)  routing T_17_17.sp4_r_v_b_41 <X> T_17_17.lc_trk_g3_1
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_17

 (26 0)  (954 272)  (954 272)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 272)  (955 272)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 272)  (959 272)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 272)  (962 272)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 272)  (963 272)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.input_2_0
 (36 0)  (964 272)  (964 272)  LC_0 Logic Functioning bit
 (38 0)  (966 272)  (966 272)  LC_0 Logic Functioning bit
 (39 0)  (967 272)  (967 272)  LC_0 Logic Functioning bit
 (40 0)  (968 272)  (968 272)  LC_0 Logic Functioning bit
 (47 0)  (975 272)  (975 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (954 273)  (954 273)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 273)  (956 273)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 273)  (958 273)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 273)  (960 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (964 273)  (964 273)  LC_0 Logic Functioning bit
 (38 1)  (966 273)  (966 273)  LC_0 Logic Functioning bit
 (39 1)  (967 273)  (967 273)  LC_0 Logic Functioning bit
 (41 1)  (969 273)  (969 273)  LC_0 Logic Functioning bit
 (43 1)  (971 273)  (971 273)  LC_0 Logic Functioning bit
 (22 2)  (950 274)  (950 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (951 274)  (951 274)  routing T_18_17.sp4_v_b_23 <X> T_18_17.lc_trk_g0_7
 (24 2)  (952 274)  (952 274)  routing T_18_17.sp4_v_b_23 <X> T_18_17.lc_trk_g0_7
 (26 2)  (954 274)  (954 274)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 274)  (956 274)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 274)  (958 274)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 274)  (959 274)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (963 274)  (963 274)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.input_2_1
 (37 2)  (965 274)  (965 274)  LC_1 Logic Functioning bit
 (40 2)  (968 274)  (968 274)  LC_1 Logic Functioning bit
 (42 2)  (970 274)  (970 274)  LC_1 Logic Functioning bit
 (52 2)  (980 274)  (980 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (943 275)  (943 275)  routing T_18_17.sp4_v_t_9 <X> T_18_17.lc_trk_g0_4
 (16 3)  (944 275)  (944 275)  routing T_18_17.sp4_v_t_9 <X> T_18_17.lc_trk_g0_4
 (17 3)  (945 275)  (945 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (955 275)  (955 275)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 275)  (958 275)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 275)  (960 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (963 275)  (963 275)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.input_2_1
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (37 3)  (965 275)  (965 275)  LC_1 Logic Functioning bit
 (40 3)  (968 275)  (968 275)  LC_1 Logic Functioning bit
 (41 3)  (969 275)  (969 275)  LC_1 Logic Functioning bit
 (42 3)  (970 275)  (970 275)  LC_1 Logic Functioning bit
 (43 3)  (971 275)  (971 275)  LC_1 Logic Functioning bit
 (2 4)  (930 276)  (930 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 5)  (950 277)  (950 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 277)  (951 277)  routing T_18_17.sp4_v_b_18 <X> T_18_17.lc_trk_g1_2
 (24 5)  (952 277)  (952 277)  routing T_18_17.sp4_v_b_18 <X> T_18_17.lc_trk_g1_2
 (12 6)  (940 278)  (940 278)  routing T_18_17.sp4_v_t_40 <X> T_18_17.sp4_h_l_40
 (4 7)  (932 279)  (932 279)  routing T_18_17.sp4_h_r_7 <X> T_18_17.sp4_h_l_38
 (6 7)  (934 279)  (934 279)  routing T_18_17.sp4_h_r_7 <X> T_18_17.sp4_h_l_38
 (10 7)  (938 279)  (938 279)  routing T_18_17.sp4_h_l_46 <X> T_18_17.sp4_v_t_41
 (11 7)  (939 279)  (939 279)  routing T_18_17.sp4_v_t_40 <X> T_18_17.sp4_h_l_40
 (14 7)  (942 279)  (942 279)  routing T_18_17.sp12_h_r_20 <X> T_18_17.lc_trk_g1_4
 (16 7)  (944 279)  (944 279)  routing T_18_17.sp12_h_r_20 <X> T_18_17.lc_trk_g1_4
 (17 7)  (945 279)  (945 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (25 10)  (953 282)  (953 282)  routing T_18_17.rgt_op_6 <X> T_18_17.lc_trk_g2_6
 (22 11)  (950 283)  (950 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (952 283)  (952 283)  routing T_18_17.rgt_op_6 <X> T_18_17.lc_trk_g2_6
 (2 12)  (930 284)  (930 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_19_17

 (22 0)  (1004 272)  (1004 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1005 272)  (1005 272)  routing T_19_17.sp4_v_b_19 <X> T_19_17.lc_trk_g0_3
 (24 0)  (1006 272)  (1006 272)  routing T_19_17.sp4_v_b_19 <X> T_19_17.lc_trk_g0_3
 (28 0)  (1010 272)  (1010 272)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 272)  (1012 272)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 272)  (1013 272)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 272)  (1015 272)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 272)  (1016 272)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 272)  (1018 272)  LC_0 Logic Functioning bit
 (38 0)  (1020 272)  (1020 272)  LC_0 Logic Functioning bit
 (31 1)  (1013 273)  (1013 273)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 273)  (1018 273)  LC_0 Logic Functioning bit
 (38 1)  (1020 273)  (1020 273)  LC_0 Logic Functioning bit
 (48 1)  (1030 273)  (1030 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (9 6)  (991 278)  (991 278)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_h_l_41
 (10 6)  (992 278)  (992 278)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_h_l_41
 (15 10)  (997 282)  (997 282)  routing T_19_17.rgt_op_5 <X> T_19_17.lc_trk_g2_5
 (17 10)  (999 282)  (999 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1000 282)  (1000 282)  routing T_19_17.rgt_op_5 <X> T_19_17.lc_trk_g2_5
 (8 11)  (990 283)  (990 283)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_v_t_42
 (9 11)  (991 283)  (991 283)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_v_t_42
 (10 11)  (992 283)  (992 283)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_v_t_42
 (4 12)  (986 284)  (986 284)  routing T_19_17.sp4_h_l_44 <X> T_19_17.sp4_v_b_9
 (22 12)  (1004 284)  (1004 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 284)  (1005 284)  routing T_19_17.sp4_h_r_27 <X> T_19_17.lc_trk_g3_3
 (24 12)  (1006 284)  (1006 284)  routing T_19_17.sp4_h_r_27 <X> T_19_17.lc_trk_g3_3
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (41 12)  (1023 284)  (1023 284)  LC_6 Logic Functioning bit
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (5 13)  (987 285)  (987 285)  routing T_19_17.sp4_h_l_44 <X> T_19_17.sp4_v_b_9
 (21 13)  (1003 285)  (1003 285)  routing T_19_17.sp4_h_r_27 <X> T_19_17.lc_trk_g3_3
 (26 13)  (1008 285)  (1008 285)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 285)  (1009 285)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 285)  (1010 285)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 285)  (1011 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 285)  (1013 285)  routing T_19_17.lc_trk_g0_3 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (40 13)  (1022 285)  (1022 285)  LC_6 Logic Functioning bit
 (42 13)  (1024 285)  (1024 285)  LC_6 Logic Functioning bit
 (25 14)  (1007 286)  (1007 286)  routing T_19_17.rgt_op_6 <X> T_19_17.lc_trk_g3_6
 (22 15)  (1004 287)  (1004 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1006 287)  (1006 287)  routing T_19_17.rgt_op_6 <X> T_19_17.lc_trk_g3_6


LogicTile_20_17

 (31 0)  (1067 272)  (1067 272)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 272)  (1068 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 272)  (1069 272)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 272)  (1072 272)  LC_0 Logic Functioning bit
 (37 0)  (1073 272)  (1073 272)  LC_0 Logic Functioning bit
 (38 0)  (1074 272)  (1074 272)  LC_0 Logic Functioning bit
 (39 0)  (1075 272)  (1075 272)  LC_0 Logic Functioning bit
 (45 0)  (1081 272)  (1081 272)  LC_0 Logic Functioning bit
 (36 1)  (1072 273)  (1072 273)  LC_0 Logic Functioning bit
 (37 1)  (1073 273)  (1073 273)  LC_0 Logic Functioning bit
 (38 1)  (1074 273)  (1074 273)  LC_0 Logic Functioning bit
 (39 1)  (1075 273)  (1075 273)  LC_0 Logic Functioning bit
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (1050 276)  (1050 276)  routing T_20_17.wire_logic_cluster/lc_0/out <X> T_20_17.lc_trk_g1_0
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 276)  (1070 276)  routing T_20_17.lc_trk_g1_0 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 276)  (1072 276)  LC_2 Logic Functioning bit
 (37 4)  (1073 276)  (1073 276)  LC_2 Logic Functioning bit
 (38 4)  (1074 276)  (1074 276)  LC_2 Logic Functioning bit
 (39 4)  (1075 276)  (1075 276)  LC_2 Logic Functioning bit
 (45 4)  (1081 276)  (1081 276)  LC_2 Logic Functioning bit
 (17 5)  (1053 277)  (1053 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (1072 277)  (1072 277)  LC_2 Logic Functioning bit
 (37 5)  (1073 277)  (1073 277)  LC_2 Logic Functioning bit
 (38 5)  (1074 277)  (1074 277)  LC_2 Logic Functioning bit
 (39 5)  (1075 277)  (1075 277)  LC_2 Logic Functioning bit
 (16 10)  (1052 282)  (1052 282)  routing T_20_17.sp4_v_b_37 <X> T_20_17.lc_trk_g2_5
 (17 10)  (1053 282)  (1053 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1054 282)  (1054 282)  routing T_20_17.sp4_v_b_37 <X> T_20_17.lc_trk_g2_5
 (25 10)  (1061 282)  (1061 282)  routing T_20_17.wire_logic_cluster/lc_6/out <X> T_20_17.lc_trk_g2_6
 (31 10)  (1067 282)  (1067 282)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 282)  (1069 282)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 282)  (1072 282)  LC_5 Logic Functioning bit
 (37 10)  (1073 282)  (1073 282)  LC_5 Logic Functioning bit
 (38 10)  (1074 282)  (1074 282)  LC_5 Logic Functioning bit
 (39 10)  (1075 282)  (1075 282)  LC_5 Logic Functioning bit
 (45 10)  (1081 282)  (1081 282)  LC_5 Logic Functioning bit
 (18 11)  (1054 283)  (1054 283)  routing T_20_17.sp4_v_b_37 <X> T_20_17.lc_trk_g2_5
 (22 11)  (1058 283)  (1058 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (1067 283)  (1067 283)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 283)  (1072 283)  LC_5 Logic Functioning bit
 (37 11)  (1073 283)  (1073 283)  LC_5 Logic Functioning bit
 (38 11)  (1074 283)  (1074 283)  LC_5 Logic Functioning bit
 (39 11)  (1075 283)  (1075 283)  LC_5 Logic Functioning bit
 (25 12)  (1061 284)  (1061 284)  routing T_20_17.wire_logic_cluster/lc_2/out <X> T_20_17.lc_trk_g3_2
 (32 12)  (1068 284)  (1068 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 284)  (1069 284)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 284)  (1070 284)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 284)  (1072 284)  LC_6 Logic Functioning bit
 (37 12)  (1073 284)  (1073 284)  LC_6 Logic Functioning bit
 (38 12)  (1074 284)  (1074 284)  LC_6 Logic Functioning bit
 (39 12)  (1075 284)  (1075 284)  LC_6 Logic Functioning bit
 (45 12)  (1081 284)  (1081 284)  LC_6 Logic Functioning bit
 (22 13)  (1058 285)  (1058 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (1067 285)  (1067 285)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 285)  (1072 285)  LC_6 Logic Functioning bit
 (37 13)  (1073 285)  (1073 285)  LC_6 Logic Functioning bit
 (38 13)  (1074 285)  (1074 285)  LC_6 Logic Functioning bit
 (39 13)  (1075 285)  (1075 285)  LC_6 Logic Functioning bit
 (0 14)  (1036 286)  (1036 286)  routing T_20_17.glb_netwk_4 <X> T_20_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 286)  (1037 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_17

 (0 0)  (1090 272)  (1090 272)  Negative Clock bit

 (2 2)  (1092 274)  (1092 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (1116 274)  (1116 274)  routing T_21_17.lc_trk_g1_4 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 274)  (1117 274)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 274)  (1119 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 274)  (1120 274)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 274)  (1123 274)  routing T_21_17.lc_trk_g2_0 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 274)  (1126 274)  LC_1 Logic Functioning bit
 (38 2)  (1128 274)  (1128 274)  LC_1 Logic Functioning bit
 (45 2)  (1135 274)  (1135 274)  LC_1 Logic Functioning bit
 (0 3)  (1090 275)  (1090 275)  routing T_21_17.glb_netwk_1 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (27 3)  (1117 275)  (1117 275)  routing T_21_17.lc_trk_g1_4 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 275)  (1119 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 275)  (1120 275)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (1126 275)  (1126 275)  LC_1 Logic Functioning bit
 (37 3)  (1127 275)  (1127 275)  LC_1 Logic Functioning bit
 (38 3)  (1128 275)  (1128 275)  LC_1 Logic Functioning bit
 (39 3)  (1129 275)  (1129 275)  LC_1 Logic Functioning bit
 (40 3)  (1130 275)  (1130 275)  LC_1 Logic Functioning bit
 (42 3)  (1132 275)  (1132 275)  LC_1 Logic Functioning bit
 (51 3)  (1141 275)  (1141 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (1091 276)  (1091 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 277)  (1090 277)  routing T_21_17.glb_netwk_3 <X> T_21_17.wire_logic_cluster/lc_7/cen
 (21 6)  (1111 278)  (1111 278)  routing T_21_17.sp12_h_l_4 <X> T_21_17.lc_trk_g1_7
 (22 6)  (1112 278)  (1112 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1114 278)  (1114 278)  routing T_21_17.sp12_h_l_4 <X> T_21_17.lc_trk_g1_7
 (14 7)  (1104 279)  (1104 279)  routing T_21_17.sp4_r_v_b_28 <X> T_21_17.lc_trk_g1_4
 (17 7)  (1107 279)  (1107 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (1111 279)  (1111 279)  routing T_21_17.sp12_h_l_4 <X> T_21_17.lc_trk_g1_7
 (14 9)  (1104 281)  (1104 281)  routing T_21_17.sp4_r_v_b_32 <X> T_21_17.lc_trk_g2_0
 (17 9)  (1107 281)  (1107 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 10)  (1116 282)  (1116 282)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 282)  (1117 282)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 282)  (1119 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 282)  (1120 282)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 282)  (1122 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 282)  (1123 282)  routing T_21_17.lc_trk_g2_0 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 282)  (1126 282)  LC_5 Logic Functioning bit
 (37 10)  (1127 282)  (1127 282)  LC_5 Logic Functioning bit
 (38 10)  (1128 282)  (1128 282)  LC_5 Logic Functioning bit
 (39 10)  (1129 282)  (1129 282)  LC_5 Logic Functioning bit
 (41 10)  (1131 282)  (1131 282)  LC_5 Logic Functioning bit
 (43 10)  (1133 282)  (1133 282)  LC_5 Logic Functioning bit
 (45 10)  (1135 282)  (1135 282)  LC_5 Logic Functioning bit
 (27 11)  (1117 283)  (1117 283)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 283)  (1118 283)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 283)  (1119 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 283)  (1120 283)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (37 11)  (1127 283)  (1127 283)  LC_5 Logic Functioning bit
 (39 11)  (1129 283)  (1129 283)  LC_5 Logic Functioning bit
 (47 11)  (1137 283)  (1137 283)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (11 12)  (1101 284)  (1101 284)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_v_b_11
 (12 13)  (1102 285)  (1102 285)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_v_b_11
 (0 14)  (1090 286)  (1090 286)  routing T_21_17.glb_netwk_4 <X> T_21_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 286)  (1091 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (10 14)  (1100 286)  (1100 286)  routing T_21_17.sp4_v_b_5 <X> T_21_17.sp4_h_l_47
 (15 15)  (1105 287)  (1105 287)  routing T_21_17.sp4_v_t_33 <X> T_21_17.lc_trk_g3_4
 (16 15)  (1106 287)  (1106 287)  routing T_21_17.sp4_v_t_33 <X> T_21_17.lc_trk_g3_4
 (17 15)  (1107 287)  (1107 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_22_17

 (16 1)  (1160 273)  (1160 273)  routing T_22_17.sp12_h_r_8 <X> T_22_17.lc_trk_g0_0
 (17 1)  (1161 273)  (1161 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (0 2)  (1144 274)  (1144 274)  routing T_22_17.glb_netwk_7 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 274)  (1145 274)  routing T_22_17.glb_netwk_7 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 274)  (1146 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (19 2)  (1163 274)  (1163 274)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (26 2)  (1170 274)  (1170 274)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (1173 274)  (1173 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 274)  (1175 274)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 274)  (1176 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 274)  (1177 274)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 274)  (1180 274)  LC_1 Logic Functioning bit
 (37 2)  (1181 274)  (1181 274)  LC_1 Logic Functioning bit
 (38 2)  (1182 274)  (1182 274)  LC_1 Logic Functioning bit
 (39 2)  (1183 274)  (1183 274)  LC_1 Logic Functioning bit
 (41 2)  (1185 274)  (1185 274)  LC_1 Logic Functioning bit
 (43 2)  (1187 274)  (1187 274)  LC_1 Logic Functioning bit
 (45 2)  (1189 274)  (1189 274)  LC_1 Logic Functioning bit
 (47 2)  (1191 274)  (1191 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (1144 275)  (1144 275)  routing T_22_17.glb_netwk_7 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (26 3)  (1170 275)  (1170 275)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 275)  (1171 275)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 275)  (1172 275)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 275)  (1173 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (1181 275)  (1181 275)  LC_1 Logic Functioning bit
 (39 3)  (1183 275)  (1183 275)  LC_1 Logic Functioning bit
 (1 4)  (1145 276)  (1145 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1144 277)  (1144 277)  routing T_22_17.glb_netwk_3 <X> T_22_17.wire_logic_cluster/lc_7/cen
 (14 11)  (1158 283)  (1158 283)  routing T_22_17.sp12_v_b_20 <X> T_22_17.lc_trk_g2_4
 (16 11)  (1160 283)  (1160 283)  routing T_22_17.sp12_v_b_20 <X> T_22_17.lc_trk_g2_4
 (17 11)  (1161 283)  (1161 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (0 14)  (1144 286)  (1144 286)  routing T_22_17.glb_netwk_4 <X> T_22_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 286)  (1145 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (1166 287)  (1166 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1169 287)  (1169 287)  routing T_22_17.sp4_r_v_b_46 <X> T_22_17.lc_trk_g3_6


LogicTile_23_17

 (9 1)  (1207 273)  (1207 273)  routing T_23_17.sp4_v_t_36 <X> T_23_17.sp4_v_b_1
 (8 2)  (1206 274)  (1206 274)  routing T_23_17.sp4_h_r_1 <X> T_23_17.sp4_h_l_36


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (19 13)  (1271 285)  (1271 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (14 13)  (1740 285)  (1740 285)  routing T_33_17.span4_vert_t_15 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 2)  (0 258)  (0 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (5 6)  (12 262)  (12 262)  routing T_0_16.span4_horz_23 <X> T_0_16.lc_trk_g0_7
 (6 6)  (11 262)  (11 262)  routing T_0_16.span4_horz_23 <X> T_0_16.lc_trk_g0_7
 (7 6)  (10 262)  (10 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_23 lc_trk_g0_7
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_2_16

 (3 4)  (75 260)  (75 260)  routing T_2_16.sp12_v_b_0 <X> T_2_16.sp12_h_r_0
 (3 5)  (75 261)  (75 261)  routing T_2_16.sp12_v_b_0 <X> T_2_16.sp12_h_r_0


LogicTile_3_16

 (10 14)  (136 270)  (136 270)  routing T_3_16.sp4_v_b_5 <X> T_3_16.sp4_h_l_47


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0


RAM_Tile_8_16

 (2 4)  (398 260)  (398 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_h_l_23 <X> T_8_16.sp12_h_r_0


LogicTile_10_16

 (22 0)  (514 256)  (514 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (513 257)  (513 257)  routing T_10_16.sp4_r_v_b_32 <X> T_10_16.lc_trk_g0_3
 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (507 258)  (507 258)  routing T_10_16.sp4_v_b_21 <X> T_10_16.lc_trk_g0_5
 (16 2)  (508 258)  (508 258)  routing T_10_16.sp4_v_b_21 <X> T_10_16.lc_trk_g0_5
 (17 2)  (509 258)  (509 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (15 4)  (507 260)  (507 260)  routing T_10_16.top_op_1 <X> T_10_16.lc_trk_g1_1
 (17 4)  (509 260)  (509 260)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (513 260)  (513 260)  routing T_10_16.sp12_h_r_3 <X> T_10_16.lc_trk_g1_3
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (516 260)  (516 260)  routing T_10_16.sp12_h_r_3 <X> T_10_16.lc_trk_g1_3
 (26 4)  (518 260)  (518 260)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 260)  (519 260)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 260)  (520 260)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 260)  (525 260)  routing T_10_16.lc_trk_g2_1 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 260)  (528 260)  LC_2 Logic Functioning bit
 (38 4)  (530 260)  (530 260)  LC_2 Logic Functioning bit
 (41 4)  (533 260)  (533 260)  LC_2 Logic Functioning bit
 (43 4)  (535 260)  (535 260)  LC_2 Logic Functioning bit
 (45 4)  (537 260)  (537 260)  LC_2 Logic Functioning bit
 (18 5)  (510 261)  (510 261)  routing T_10_16.top_op_1 <X> T_10_16.lc_trk_g1_1
 (21 5)  (513 261)  (513 261)  routing T_10_16.sp12_h_r_3 <X> T_10_16.lc_trk_g1_3
 (26 5)  (518 261)  (518 261)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 261)  (519 261)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 261)  (520 261)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 261)  (522 261)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (37 5)  (529 261)  (529 261)  LC_2 Logic Functioning bit
 (39 5)  (531 261)  (531 261)  LC_2 Logic Functioning bit
 (41 5)  (533 261)  (533 261)  LC_2 Logic Functioning bit
 (43 5)  (535 261)  (535 261)  LC_2 Logic Functioning bit
 (22 6)  (514 262)  (514 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (515 262)  (515 262)  routing T_10_16.sp4_v_b_23 <X> T_10_16.lc_trk_g1_7
 (24 6)  (516 262)  (516 262)  routing T_10_16.sp4_v_b_23 <X> T_10_16.lc_trk_g1_7
 (27 6)  (519 262)  (519 262)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 262)  (525 262)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 262)  (526 262)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (530 262)  (530 262)  LC_3 Logic Functioning bit
 (41 6)  (533 262)  (533 262)  LC_3 Logic Functioning bit
 (43 6)  (535 262)  (535 262)  LC_3 Logic Functioning bit
 (45 6)  (537 262)  (537 262)  LC_3 Logic Functioning bit
 (52 6)  (544 262)  (544 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (518 263)  (518 263)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 263)  (520 263)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 263)  (523 263)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 263)  (524 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 263)  (527 263)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.input_2_3
 (38 7)  (530 263)  (530 263)  LC_3 Logic Functioning bit
 (40 7)  (532 263)  (532 263)  LC_3 Logic Functioning bit
 (42 7)  (534 263)  (534 263)  LC_3 Logic Functioning bit
 (15 8)  (507 264)  (507 264)  routing T_10_16.rgt_op_1 <X> T_10_16.lc_trk_g2_1
 (17 8)  (509 264)  (509 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (510 264)  (510 264)  routing T_10_16.rgt_op_1 <X> T_10_16.lc_trk_g2_1
 (21 8)  (513 264)  (513 264)  routing T_10_16.wire_logic_cluster/lc_3/out <X> T_10_16.lc_trk_g2_3
 (22 8)  (514 264)  (514 264)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (14 10)  (506 266)  (506 266)  routing T_10_16.rgt_op_4 <X> T_10_16.lc_trk_g2_4
 (31 10)  (523 266)  (523 266)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 266)  (525 266)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 266)  (528 266)  LC_5 Logic Functioning bit
 (37 10)  (529 266)  (529 266)  LC_5 Logic Functioning bit
 (38 10)  (530 266)  (530 266)  LC_5 Logic Functioning bit
 (39 10)  (531 266)  (531 266)  LC_5 Logic Functioning bit
 (15 11)  (507 267)  (507 267)  routing T_10_16.rgt_op_4 <X> T_10_16.lc_trk_g2_4
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 267)  (515 267)  routing T_10_16.sp4_v_b_46 <X> T_10_16.lc_trk_g2_6
 (24 11)  (516 267)  (516 267)  routing T_10_16.sp4_v_b_46 <X> T_10_16.lc_trk_g2_6
 (26 11)  (518 267)  (518 267)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (40 11)  (532 267)  (532 267)  LC_5 Logic Functioning bit
 (41 11)  (533 267)  (533 267)  LC_5 Logic Functioning bit
 (42 11)  (534 267)  (534 267)  LC_5 Logic Functioning bit
 (43 11)  (535 267)  (535 267)  LC_5 Logic Functioning bit
 (53 11)  (545 267)  (545 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (12 12)  (504 268)  (504 268)  routing T_10_16.sp4_v_t_46 <X> T_10_16.sp4_h_r_11
 (21 12)  (513 268)  (513 268)  routing T_10_16.rgt_op_3 <X> T_10_16.lc_trk_g3_3
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 268)  (516 268)  routing T_10_16.rgt_op_3 <X> T_10_16.lc_trk_g3_3
 (25 12)  (517 268)  (517 268)  routing T_10_16.wire_logic_cluster/lc_2/out <X> T_10_16.lc_trk_g3_2
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 268)  (528 268)  LC_6 Logic Functioning bit
 (38 12)  (530 268)  (530 268)  LC_6 Logic Functioning bit
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 269)  (518 269)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 269)  (519 269)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 269)  (523 269)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 269)  (529 269)  LC_6 Logic Functioning bit
 (39 13)  (531 269)  (531 269)  LC_6 Logic Functioning bit
 (46 13)  (538 269)  (538 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (492 270)  (492 270)  routing T_10_16.glb_netwk_4 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (514 270)  (514 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (515 270)  (515 270)  routing T_10_16.sp4_v_b_47 <X> T_10_16.lc_trk_g3_7
 (24 14)  (516 270)  (516 270)  routing T_10_16.sp4_v_b_47 <X> T_10_16.lc_trk_g3_7
 (26 14)  (518 270)  (518 270)  routing T_10_16.lc_trk_g0_5 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 270)  (520 270)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 270)  (521 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 270)  (522 270)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 270)  (523 270)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 270)  (526 270)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 270)  (528 270)  LC_7 Logic Functioning bit
 (38 14)  (530 270)  (530 270)  LC_7 Logic Functioning bit
 (41 14)  (533 270)  (533 270)  LC_7 Logic Functioning bit
 (43 14)  (535 270)  (535 270)  LC_7 Logic Functioning bit
 (29 15)  (521 271)  (521 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 271)  (522 271)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 271)  (523 271)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 271)  (529 271)  LC_7 Logic Functioning bit
 (39 15)  (531 271)  (531 271)  LC_7 Logic Functioning bit
 (41 15)  (533 271)  (533 271)  LC_7 Logic Functioning bit
 (43 15)  (535 271)  (535 271)  LC_7 Logic Functioning bit


LogicTile_11_16

 (3 0)  (549 256)  (549 256)  routing T_11_16.sp12_h_r_0 <X> T_11_16.sp12_v_b_0
 (3 1)  (549 257)  (549 257)  routing T_11_16.sp12_h_r_0 <X> T_11_16.sp12_v_b_0
 (8 1)  (554 257)  (554 257)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_v_b_1
 (9 1)  (555 257)  (555 257)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_v_b_1
 (10 1)  (556 257)  (556 257)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_v_b_1
 (14 1)  (560 257)  (560 257)  routing T_11_16.sp4_r_v_b_35 <X> T_11_16.lc_trk_g0_0
 (17 1)  (563 257)  (563 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (14 2)  (560 258)  (560 258)  routing T_11_16.sp12_h_l_3 <X> T_11_16.lc_trk_g0_4
 (22 2)  (568 258)  (568 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (569 258)  (569 258)  routing T_11_16.sp4_h_r_7 <X> T_11_16.lc_trk_g0_7
 (24 2)  (570 258)  (570 258)  routing T_11_16.sp4_h_r_7 <X> T_11_16.lc_trk_g0_7
 (28 2)  (574 258)  (574 258)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 258)  (579 258)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 258)  (582 258)  LC_1 Logic Functioning bit
 (38 2)  (584 258)  (584 258)  LC_1 Logic Functioning bit
 (14 3)  (560 259)  (560 259)  routing T_11_16.sp12_h_l_3 <X> T_11_16.lc_trk_g0_4
 (15 3)  (561 259)  (561 259)  routing T_11_16.sp12_h_l_3 <X> T_11_16.lc_trk_g0_4
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (567 259)  (567 259)  routing T_11_16.sp4_h_r_7 <X> T_11_16.lc_trk_g0_7
 (22 3)  (568 259)  (568 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (571 259)  (571 259)  routing T_11_16.sp4_r_v_b_30 <X> T_11_16.lc_trk_g0_6
 (31 3)  (577 259)  (577 259)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 259)  (582 259)  LC_1 Logic Functioning bit
 (38 3)  (584 259)  (584 259)  LC_1 Logic Functioning bit
 (15 4)  (561 260)  (561 260)  routing T_11_16.top_op_1 <X> T_11_16.lc_trk_g1_1
 (17 4)  (563 260)  (563 260)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (25 4)  (571 260)  (571 260)  routing T_11_16.lft_op_2 <X> T_11_16.lc_trk_g1_2
 (26 4)  (572 260)  (572 260)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 260)  (573 260)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 260)  (574 260)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 260)  (579 260)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 260)  (582 260)  LC_2 Logic Functioning bit
 (37 4)  (583 260)  (583 260)  LC_2 Logic Functioning bit
 (38 4)  (584 260)  (584 260)  LC_2 Logic Functioning bit
 (52 4)  (598 260)  (598 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (13 5)  (559 261)  (559 261)  routing T_11_16.sp4_v_t_37 <X> T_11_16.sp4_h_r_5
 (18 5)  (564 261)  (564 261)  routing T_11_16.top_op_1 <X> T_11_16.lc_trk_g1_1
 (22 5)  (568 261)  (568 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (570 261)  (570 261)  routing T_11_16.lft_op_2 <X> T_11_16.lc_trk_g1_2
 (26 5)  (572 261)  (572 261)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 261)  (576 261)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 261)  (578 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (583 261)  (583 261)  LC_2 Logic Functioning bit
 (39 5)  (585 261)  (585 261)  LC_2 Logic Functioning bit
 (26 6)  (572 262)  (572 262)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 262)  (573 262)  routing T_11_16.lc_trk_g1_1 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 262)  (577 262)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (38 6)  (584 262)  (584 262)  LC_3 Logic Functioning bit
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (15 8)  (561 264)  (561 264)  routing T_11_16.tnr_op_1 <X> T_11_16.lc_trk_g2_1
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (36 8)  (582 264)  (582 264)  LC_4 Logic Functioning bit
 (37 8)  (583 264)  (583 264)  LC_4 Logic Functioning bit
 (38 8)  (584 264)  (584 264)  LC_4 Logic Functioning bit
 (39 8)  (585 264)  (585 264)  LC_4 Logic Functioning bit
 (40 8)  (586 264)  (586 264)  LC_4 Logic Functioning bit
 (41 8)  (587 264)  (587 264)  LC_4 Logic Functioning bit
 (42 8)  (588 264)  (588 264)  LC_4 Logic Functioning bit
 (43 8)  (589 264)  (589 264)  LC_4 Logic Functioning bit
 (47 8)  (593 264)  (593 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (9 9)  (555 265)  (555 265)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_v_b_7
 (10 9)  (556 265)  (556 265)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_v_b_7
 (14 9)  (560 265)  (560 265)  routing T_11_16.sp4_r_v_b_32 <X> T_11_16.lc_trk_g2_0
 (17 9)  (563 265)  (563 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (568 265)  (568 265)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (570 265)  (570 265)  routing T_11_16.tnr_op_2 <X> T_11_16.lc_trk_g2_2
 (36 9)  (582 265)  (582 265)  LC_4 Logic Functioning bit
 (37 9)  (583 265)  (583 265)  LC_4 Logic Functioning bit
 (38 9)  (584 265)  (584 265)  LC_4 Logic Functioning bit
 (39 9)  (585 265)  (585 265)  LC_4 Logic Functioning bit
 (40 9)  (586 265)  (586 265)  LC_4 Logic Functioning bit
 (41 9)  (587 265)  (587 265)  LC_4 Logic Functioning bit
 (42 9)  (588 265)  (588 265)  LC_4 Logic Functioning bit
 (43 9)  (589 265)  (589 265)  LC_4 Logic Functioning bit
 (16 10)  (562 266)  (562 266)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g2_5
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 266)  (564 266)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g2_5
 (18 11)  (564 267)  (564 267)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g2_5
 (26 12)  (572 268)  (572 268)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 268)  (573 268)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 268)  (577 268)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (22 13)  (568 269)  (568 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 269)  (571 269)  routing T_11_16.sp4_r_v_b_42 <X> T_11_16.lc_trk_g3_2
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 269)  (576 269)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 269)  (577 269)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (40 13)  (586 269)  (586 269)  LC_6 Logic Functioning bit
 (42 13)  (588 269)  (588 269)  LC_6 Logic Functioning bit
 (48 13)  (594 269)  (594 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (21 14)  (567 270)  (567 270)  routing T_11_16.rgt_op_7 <X> T_11_16.lc_trk_g3_7
 (22 14)  (568 270)  (568 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (570 270)  (570 270)  routing T_11_16.rgt_op_7 <X> T_11_16.lc_trk_g3_7


LogicTile_12_16

 (14 0)  (614 256)  (614 256)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g0_0
 (17 0)  (617 256)  (617 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 256)  (618 256)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g0_1
 (21 0)  (621 256)  (621 256)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g0_3
 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 256)  (633 256)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (640 256)  (640 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (42 0)  (642 256)  (642 256)  LC_0 Logic Functioning bit
 (43 0)  (643 256)  (643 256)  LC_0 Logic Functioning bit
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (627 257)  (627 257)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 257)  (628 257)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 257)  (634 257)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.input_2_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (40 1)  (640 257)  (640 257)  LC_0 Logic Functioning bit
 (41 1)  (641 257)  (641 257)  LC_0 Logic Functioning bit
 (42 1)  (642 257)  (642 257)  LC_0 Logic Functioning bit
 (43 1)  (643 257)  (643 257)  LC_0 Logic Functioning bit
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 258)  (631 258)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 258)  (634 258)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (52 2)  (652 258)  (652 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (614 259)  (614 259)  routing T_12_16.top_op_4 <X> T_12_16.lc_trk_g0_4
 (15 3)  (615 259)  (615 259)  routing T_12_16.top_op_4 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (30 3)  (630 259)  (630 259)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 259)  (631 259)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 259)  (637 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (46 3)  (646 259)  (646 259)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (17 4)  (617 260)  (617 260)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 260)  (618 260)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g1_1
 (28 4)  (628 260)  (628 260)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (46 4)  (646 260)  (646 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (650 260)  (650 260)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (608 261)  (608 261)  routing T_12_16.sp4_v_t_36 <X> T_12_16.sp4_v_b_4
 (10 5)  (610 261)  (610 261)  routing T_12_16.sp4_v_t_36 <X> T_12_16.sp4_v_b_4
 (14 5)  (614 261)  (614 261)  routing T_12_16.top_op_0 <X> T_12_16.lc_trk_g1_0
 (15 5)  (615 261)  (615 261)  routing T_12_16.top_op_0 <X> T_12_16.lc_trk_g1_0
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (27 5)  (627 261)  (627 261)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 261)  (628 261)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (38 5)  (638 261)  (638 261)  LC_2 Logic Functioning bit
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (13 6)  (613 262)  (613 262)  routing T_12_16.sp4_h_r_5 <X> T_12_16.sp4_v_t_40
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.wire_logic_cluster/lc_5/out <X> T_12_16.lc_trk_g1_5
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 262)  (624 262)  routing T_12_16.top_op_7 <X> T_12_16.lc_trk_g1_7
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 262)  (631 262)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 262)  (635 262)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (41 6)  (641 262)  (641 262)  LC_3 Logic Functioning bit
 (43 6)  (643 262)  (643 262)  LC_3 Logic Functioning bit
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (12 7)  (612 263)  (612 263)  routing T_12_16.sp4_h_r_5 <X> T_12_16.sp4_v_t_40
 (21 7)  (621 263)  (621 263)  routing T_12_16.top_op_7 <X> T_12_16.lc_trk_g1_7
 (26 7)  (626 263)  (626 263)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 263)  (632 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (633 263)  (633 263)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_3
 (34 7)  (634 263)  (634 263)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_3
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (39 7)  (639 263)  (639 263)  LC_3 Logic Functioning bit
 (40 7)  (640 263)  (640 263)  LC_3 Logic Functioning bit
 (42 7)  (642 263)  (642 263)  LC_3 Logic Functioning bit
 (46 7)  (646 263)  (646 263)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (15 8)  (615 264)  (615 264)  routing T_12_16.tnl_op_1 <X> T_12_16.lc_trk_g2_1
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (621 264)  (621 264)  routing T_12_16.sp4_h_r_35 <X> T_12_16.lc_trk_g2_3
 (22 8)  (622 264)  (622 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 264)  (623 264)  routing T_12_16.sp4_h_r_35 <X> T_12_16.lc_trk_g2_3
 (24 8)  (624 264)  (624 264)  routing T_12_16.sp4_h_r_35 <X> T_12_16.lc_trk_g2_3
 (26 8)  (626 264)  (626 264)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (18 9)  (618 265)  (618 265)  routing T_12_16.tnl_op_1 <X> T_12_16.lc_trk_g2_1
 (26 9)  (626 265)  (626 265)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 265)  (627 265)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 265)  (628 265)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 265)  (632 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (633 265)  (633 265)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.input_2_4
 (34 9)  (634 265)  (634 265)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.input_2_4
 (35 9)  (635 265)  (635 265)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.input_2_4
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (38 9)  (638 265)  (638 265)  LC_4 Logic Functioning bit
 (41 9)  (641 265)  (641 265)  LC_4 Logic Functioning bit
 (43 9)  (643 265)  (643 265)  LC_4 Logic Functioning bit
 (14 10)  (614 266)  (614 266)  routing T_12_16.sp4_h_r_36 <X> T_12_16.lc_trk_g2_4
 (25 10)  (625 266)  (625 266)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g2_6
 (28 10)  (628 266)  (628 266)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 266)  (630 266)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 266)  (631 266)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 266)  (633 266)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (43 10)  (643 266)  (643 266)  LC_5 Logic Functioning bit
 (50 10)  (650 266)  (650 266)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (615 267)  (615 267)  routing T_12_16.sp4_h_r_36 <X> T_12_16.lc_trk_g2_4
 (16 11)  (616 267)  (616 267)  routing T_12_16.sp4_h_r_36 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (628 267)  (628 267)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 267)  (631 267)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (37 11)  (637 267)  (637 267)  LC_5 Logic Functioning bit
 (38 11)  (638 267)  (638 267)  LC_5 Logic Functioning bit
 (42 11)  (642 267)  (642 267)  LC_5 Logic Functioning bit
 (14 12)  (614 268)  (614 268)  routing T_12_16.rgt_op_0 <X> T_12_16.lc_trk_g3_0
 (16 12)  (616 268)  (616 268)  routing T_12_16.sp4_v_b_33 <X> T_12_16.lc_trk_g3_1
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (618 268)  (618 268)  routing T_12_16.sp4_v_b_33 <X> T_12_16.lc_trk_g3_1
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (624 268)  (624 268)  routing T_12_16.tnl_op_3 <X> T_12_16.lc_trk_g3_3
 (28 12)  (628 268)  (628 268)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (15 13)  (615 269)  (615 269)  routing T_12_16.rgt_op_0 <X> T_12_16.lc_trk_g3_0
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (618 269)  (618 269)  routing T_12_16.sp4_v_b_33 <X> T_12_16.lc_trk_g3_1
 (21 13)  (621 269)  (621 269)  routing T_12_16.tnl_op_3 <X> T_12_16.lc_trk_g3_3
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (626 269)  (626 269)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 269)  (627 269)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 269)  (628 269)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 269)  (630 269)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (37 13)  (637 269)  (637 269)  LC_6 Logic Functioning bit
 (39 13)  (639 269)  (639 269)  LC_6 Logic Functioning bit
 (53 13)  (653 269)  (653 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 270)  (614 270)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g3_4
 (22 14)  (622 270)  (622 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (627 270)  (627 270)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 270)  (628 270)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 270)  (631 270)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (38 14)  (638 270)  (638 270)  LC_7 Logic Functioning bit
 (42 14)  (642 270)  (642 270)  LC_7 Logic Functioning bit
 (50 14)  (650 270)  (650 270)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (614 271)  (614 271)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g3_4
 (16 15)  (616 271)  (616 271)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g3_4
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (621 271)  (621 271)  routing T_12_16.sp4_r_v_b_47 <X> T_12_16.lc_trk_g3_7
 (26 15)  (626 271)  (626 271)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 271)  (627 271)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (42 15)  (642 271)  (642 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (46 0)  (700 256)  (700 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (701 256)  (701 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (706 256)  (706 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (9 1)  (663 257)  (663 257)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_1
 (10 1)  (664 257)  (664 257)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_1
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (48 1)  (702 257)  (702 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (707 257)  (707 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (655 260)  (655 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (675 260)  (675 260)  routing T_13_16.sp4_v_b_11 <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (677 260)  (677 260)  routing T_13_16.sp4_v_b_11 <X> T_13_16.lc_trk_g1_3
 (0 5)  (654 261)  (654 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (1 5)  (655 261)  (655 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (21 5)  (675 261)  (675 261)  routing T_13_16.sp4_v_b_11 <X> T_13_16.lc_trk_g1_3
 (16 8)  (670 264)  (670 264)  routing T_13_16.sp4_v_b_33 <X> T_13_16.lc_trk_g2_1
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 264)  (672 264)  routing T_13_16.sp4_v_b_33 <X> T_13_16.lc_trk_g2_1
 (18 9)  (672 265)  (672 265)  routing T_13_16.sp4_v_b_33 <X> T_13_16.lc_trk_g2_1
 (5 12)  (659 268)  (659 268)  routing T_13_16.sp4_v_b_9 <X> T_13_16.sp4_h_r_9
 (11 12)  (665 268)  (665 268)  routing T_13_16.sp4_v_t_45 <X> T_13_16.sp4_v_b_11
 (6 13)  (660 269)  (660 269)  routing T_13_16.sp4_v_b_9 <X> T_13_16.sp4_h_r_9
 (12 13)  (666 269)  (666 269)  routing T_13_16.sp4_v_t_45 <X> T_13_16.sp4_v_b_11
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (678 269)  (678 269)  routing T_13_16.tnl_op_2 <X> T_13_16.lc_trk_g3_2
 (25 13)  (679 269)  (679 269)  routing T_13_16.tnl_op_2 <X> T_13_16.lc_trk_g3_2
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_16

 (15 0)  (723 256)  (723 256)  routing T_14_16.top_op_1 <X> T_14_16.lc_trk_g0_1
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 256)  (743 256)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_0
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (40 0)  (748 256)  (748 256)  LC_0 Logic Functioning bit
 (41 0)  (749 256)  (749 256)  LC_0 Logic Functioning bit
 (18 1)  (726 257)  (726 257)  routing T_14_16.top_op_1 <X> T_14_16.lc_trk_g0_1
 (26 1)  (734 257)  (734 257)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 257)  (736 257)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (743 257)  (743 257)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_0
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (40 1)  (748 257)  (748 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 258)  (722 258)  routing T_14_16.sp4_v_t_1 <X> T_14_16.lc_trk_g0_4
 (14 3)  (722 259)  (722 259)  routing T_14_16.sp4_v_t_1 <X> T_14_16.lc_trk_g0_4
 (16 3)  (724 259)  (724 259)  routing T_14_16.sp4_v_t_1 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 259)  (732 259)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g0_6
 (25 3)  (733 259)  (733 259)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g0_6
 (2 4)  (710 260)  (710 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (25 4)  (733 260)  (733 260)  routing T_14_16.bnr_op_2 <X> T_14_16.lc_trk_g1_2
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 260)  (735 260)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 260)  (741 260)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (22 5)  (730 261)  (730 261)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (733 261)  (733 261)  routing T_14_16.bnr_op_2 <X> T_14_16.lc_trk_g1_2
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (41 5)  (749 261)  (749 261)  LC_2 Logic Functioning bit
 (43 5)  (751 261)  (751 261)  LC_2 Logic Functioning bit
 (28 6)  (736 262)  (736 262)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 262)  (741 262)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 262)  (745 262)  LC_3 Logic Functioning bit
 (50 6)  (758 262)  (758 262)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (734 263)  (734 263)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 263)  (735 263)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 263)  (736 263)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (40 7)  (748 263)  (748 263)  LC_3 Logic Functioning bit
 (14 8)  (722 264)  (722 264)  routing T_14_16.sp4_h_r_40 <X> T_14_16.lc_trk_g2_0
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (43 8)  (751 264)  (751 264)  LC_4 Logic Functioning bit
 (50 8)  (758 264)  (758 264)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (722 265)  (722 265)  routing T_14_16.sp4_h_r_40 <X> T_14_16.lc_trk_g2_0
 (15 9)  (723 265)  (723 265)  routing T_14_16.sp4_h_r_40 <X> T_14_16.lc_trk_g2_0
 (16 9)  (724 265)  (724 265)  routing T_14_16.sp4_h_r_40 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.tnl_op_2 <X> T_14_16.lc_trk_g2_2
 (25 9)  (733 265)  (733 265)  routing T_14_16.tnl_op_2 <X> T_14_16.lc_trk_g2_2
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (43 9)  (751 265)  (751 265)  LC_4 Logic Functioning bit
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 266)  (726 266)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g2_5
 (26 10)  (734 266)  (734 266)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 266)  (735 266)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 266)  (741 266)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (40 10)  (748 266)  (748 266)  LC_5 Logic Functioning bit
 (41 10)  (749 266)  (749 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (45 10)  (753 266)  (753 266)  LC_5 Logic Functioning bit
 (50 10)  (758 266)  (758 266)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (759 266)  (759 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (28 11)  (736 267)  (736 267)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (40 11)  (748 267)  (748 267)  LC_5 Logic Functioning bit
 (41 11)  (749 267)  (749 267)  LC_5 Logic Functioning bit
 (42 11)  (750 267)  (750 267)  LC_5 Logic Functioning bit
 (46 11)  (754 267)  (754 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (755 267)  (755 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (756 267)  (756 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (759 267)  (759 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (760 267)  (760 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (3 12)  (711 268)  (711 268)  routing T_14_16.sp12_v_t_22 <X> T_14_16.sp12_h_r_1
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 268)  (732 268)  routing T_14_16.tnl_op_3 <X> T_14_16.lc_trk_g3_3
 (15 13)  (723 269)  (723 269)  routing T_14_16.sp4_v_t_29 <X> T_14_16.lc_trk_g3_0
 (16 13)  (724 269)  (724 269)  routing T_14_16.sp4_v_t_29 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (729 269)  (729 269)  routing T_14_16.tnl_op_3 <X> T_14_16.lc_trk_g3_3
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (731 269)  (731 269)  routing T_14_16.sp4_h_l_15 <X> T_14_16.lc_trk_g3_2
 (24 13)  (732 269)  (732 269)  routing T_14_16.sp4_h_l_15 <X> T_14_16.lc_trk_g3_2
 (25 13)  (733 269)  (733 269)  routing T_14_16.sp4_h_l_15 <X> T_14_16.lc_trk_g3_2
 (14 14)  (722 270)  (722 270)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (15 14)  (723 270)  (723 270)  routing T_14_16.sp4_v_t_32 <X> T_14_16.lc_trk_g3_5
 (16 14)  (724 270)  (724 270)  routing T_14_16.sp4_v_t_32 <X> T_14_16.lc_trk_g3_5
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (733 270)  (733 270)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g3_6
 (14 15)  (722 271)  (722 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (15 15)  (723 271)  (723 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (16 15)  (724 271)  (724 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (731 271)  (731 271)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g3_6
 (25 15)  (733 271)  (733 271)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g3_6


LogicTile_15_16

 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (37 0)  (799 256)  (799 256)  LC_0 Logic Functioning bit
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (41 0)  (803 256)  (803 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (46 0)  (808 256)  (808 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (790 257)  (790 257)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (38 1)  (800 257)  (800 257)  LC_0 Logic Functioning bit
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (40 1)  (802 257)  (802 257)  LC_0 Logic Functioning bit
 (41 1)  (803 257)  (803 257)  LC_0 Logic Functioning bit
 (42 1)  (804 257)  (804 257)  LC_0 Logic Functioning bit
 (43 1)  (805 257)  (805 257)  LC_0 Logic Functioning bit
 (45 1)  (807 257)  (807 257)  LC_0 Logic Functioning bit
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (776 259)  (776 259)  routing T_15_16.top_op_4 <X> T_15_16.lc_trk_g0_4
 (15 3)  (777 259)  (777 259)  routing T_15_16.top_op_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (14 4)  (776 260)  (776 260)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 8)  (783 264)  (783 264)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (785 264)  (785 264)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (24 8)  (786 264)  (786 264)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (14 9)  (776 265)  (776 265)  routing T_15_16.sp4_r_v_b_32 <X> T_15_16.lc_trk_g2_0
 (17 9)  (779 265)  (779 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (783 265)  (783 265)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (763 271)  (763 271)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r


LogicTile_16_16

 (17 0)  (833 256)  (833 256)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (834 256)  (834 256)  routing T_16_16.bnr_op_1 <X> T_16_16.lc_trk_g0_1
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (839 256)  (839 256)  routing T_16_16.sp4_h_r_3 <X> T_16_16.lc_trk_g0_3
 (24 0)  (840 256)  (840 256)  routing T_16_16.sp4_h_r_3 <X> T_16_16.lc_trk_g0_3
 (18 1)  (834 257)  (834 257)  routing T_16_16.bnr_op_1 <X> T_16_16.lc_trk_g0_1
 (21 1)  (837 257)  (837 257)  routing T_16_16.sp4_h_r_3 <X> T_16_16.lc_trk_g0_3
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (816 260)  (816 260)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (1 4)  (817 260)  (817 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (829 260)  (829 260)  routing T_16_16.sp4_h_l_40 <X> T_16_16.sp4_v_b_5
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 260)  (853 260)  LC_2 Logic Functioning bit
 (39 4)  (855 260)  (855 260)  LC_2 Logic Functioning bit
 (40 4)  (856 260)  (856 260)  LC_2 Logic Functioning bit
 (42 4)  (858 260)  (858 260)  LC_2 Logic Functioning bit
 (0 5)  (816 261)  (816 261)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (1 5)  (817 261)  (817 261)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (12 5)  (828 261)  (828 261)  routing T_16_16.sp4_h_l_40 <X> T_16_16.sp4_v_b_5
 (16 5)  (832 261)  (832 261)  routing T_16_16.sp12_h_r_8 <X> T_16_16.lc_trk_g1_0
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 261)  (843 261)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 261)  (847 261)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 261)  (848 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (849 261)  (849 261)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.input_2_2
 (35 5)  (851 261)  (851 261)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.input_2_2
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (39 5)  (855 261)  (855 261)  LC_2 Logic Functioning bit
 (40 5)  (856 261)  (856 261)  LC_2 Logic Functioning bit
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (839 262)  (839 262)  routing T_16_16.sp12_h_l_12 <X> T_16_16.lc_trk_g1_7
 (28 6)  (844 262)  (844 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (42 6)  (858 262)  (858 262)  LC_3 Logic Functioning bit
 (50 6)  (866 262)  (866 262)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (819 263)  (819 263)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_t_23
 (26 7)  (842 263)  (842 263)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (11 8)  (827 264)  (827 264)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_v_b_8
 (21 8)  (837 264)  (837 264)  routing T_16_16.sp12_v_t_0 <X> T_16_16.lc_trk_g2_3
 (22 8)  (838 264)  (838 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (840 264)  (840 264)  routing T_16_16.sp12_v_t_0 <X> T_16_16.lc_trk_g2_3
 (25 8)  (841 264)  (841 264)  routing T_16_16.sp4_h_r_34 <X> T_16_16.lc_trk_g2_2
 (26 8)  (842 264)  (842 264)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 264)  (843 264)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 264)  (849 264)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (42 8)  (858 264)  (858 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (45 8)  (861 264)  (861 264)  LC_4 Logic Functioning bit
 (47 8)  (863 264)  (863 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (866 264)  (866 264)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (831 265)  (831 265)  routing T_16_16.tnr_op_0 <X> T_16_16.lc_trk_g2_0
 (17 9)  (833 265)  (833 265)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (837 265)  (837 265)  routing T_16_16.sp12_v_t_0 <X> T_16_16.lc_trk_g2_3
 (22 9)  (838 265)  (838 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 265)  (839 265)  routing T_16_16.sp4_h_r_34 <X> T_16_16.lc_trk_g2_2
 (24 9)  (840 265)  (840 265)  routing T_16_16.sp4_h_r_34 <X> T_16_16.lc_trk_g2_2
 (26 9)  (842 265)  (842 265)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 265)  (847 265)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 265)  (852 265)  LC_4 Logic Functioning bit
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (42 9)  (858 265)  (858 265)  LC_4 Logic Functioning bit
 (43 9)  (859 265)  (859 265)  LC_4 Logic Functioning bit
 (14 10)  (830 266)  (830 266)  routing T_16_16.sp4_h_r_44 <X> T_16_16.lc_trk_g2_4
 (14 11)  (830 267)  (830 267)  routing T_16_16.sp4_h_r_44 <X> T_16_16.lc_trk_g2_4
 (15 11)  (831 267)  (831 267)  routing T_16_16.sp4_h_r_44 <X> T_16_16.lc_trk_g2_4
 (16 11)  (832 267)  (832 267)  routing T_16_16.sp4_h_r_44 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 12)  (837 268)  (837 268)  routing T_16_16.bnl_op_3 <X> T_16_16.lc_trk_g3_3
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (841 268)  (841 268)  routing T_16_16.sp4_h_r_34 <X> T_16_16.lc_trk_g3_2
 (21 13)  (837 269)  (837 269)  routing T_16_16.bnl_op_3 <X> T_16_16.lc_trk_g3_3
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 269)  (839 269)  routing T_16_16.sp4_h_r_34 <X> T_16_16.lc_trk_g3_2
 (24 13)  (840 269)  (840 269)  routing T_16_16.sp4_h_r_34 <X> T_16_16.lc_trk_g3_2
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_16

 (8 1)  (882 257)  (882 257)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_b_1
 (9 1)  (883 257)  (883 257)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_b_1
 (10 1)  (884 257)  (884 257)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_b_1
 (14 1)  (888 257)  (888 257)  routing T_17_16.sp12_h_r_16 <X> T_17_16.lc_trk_g0_0
 (16 1)  (890 257)  (890 257)  routing T_17_16.sp12_h_r_16 <X> T_17_16.lc_trk_g0_0
 (17 1)  (891 257)  (891 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (26 2)  (900 258)  (900 258)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 258)  (901 258)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 258)  (905 258)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 258)  (910 258)  LC_1 Logic Functioning bit
 (38 2)  (912 258)  (912 258)  LC_1 Logic Functioning bit
 (39 2)  (913 258)  (913 258)  LC_1 Logic Functioning bit
 (40 2)  (914 258)  (914 258)  LC_1 Logic Functioning bit
 (52 2)  (926 258)  (926 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (897 259)  (897 259)  routing T_17_16.sp4_v_b_22 <X> T_17_16.lc_trk_g0_6
 (24 3)  (898 259)  (898 259)  routing T_17_16.sp4_v_b_22 <X> T_17_16.lc_trk_g0_6
 (26 3)  (900 259)  (900 259)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 259)  (902 259)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 259)  (904 259)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 259)  (905 259)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 259)  (906 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (908 259)  (908 259)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.input_2_1
 (37 3)  (911 259)  (911 259)  LC_1 Logic Functioning bit
 (38 3)  (912 259)  (912 259)  LC_1 Logic Functioning bit
 (39 3)  (913 259)  (913 259)  LC_1 Logic Functioning bit
 (40 3)  (914 259)  (914 259)  LC_1 Logic Functioning bit
 (42 3)  (916 259)  (916 259)  LC_1 Logic Functioning bit
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (14 5)  (888 261)  (888 261)  routing T_17_16.sp12_h_r_16 <X> T_17_16.lc_trk_g1_0
 (16 5)  (890 261)  (890 261)  routing T_17_16.sp12_h_r_16 <X> T_17_16.lc_trk_g1_0
 (17 5)  (891 261)  (891 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (895 261)  (895 261)  routing T_17_16.sp4_r_v_b_27 <X> T_17_16.lc_trk_g1_3
 (21 10)  (895 266)  (895 266)  routing T_17_16.sp4_v_t_18 <X> T_17_16.lc_trk_g2_7
 (22 10)  (896 266)  (896 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (897 266)  (897 266)  routing T_17_16.sp4_v_t_18 <X> T_17_16.lc_trk_g2_7
 (21 14)  (895 270)  (895 270)  routing T_17_16.sp4_h_l_34 <X> T_17_16.lc_trk_g3_7
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (897 270)  (897 270)  routing T_17_16.sp4_h_l_34 <X> T_17_16.lc_trk_g3_7
 (24 14)  (898 270)  (898 270)  routing T_17_16.sp4_h_l_34 <X> T_17_16.lc_trk_g3_7
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 270)  (905 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 270)  (907 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 270)  (908 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (40 14)  (914 270)  (914 270)  LC_7 Logic Functioning bit
 (42 14)  (916 270)  (916 270)  LC_7 Logic Functioning bit
 (21 15)  (895 271)  (895 271)  routing T_17_16.sp4_h_l_34 <X> T_17_16.lc_trk_g3_7
 (31 15)  (905 271)  (905 271)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (40 15)  (914 271)  (914 271)  LC_7 Logic Functioning bit
 (42 15)  (916 271)  (916 271)  LC_7 Logic Functioning bit
 (46 15)  (920 271)  (920 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (922 271)  (922 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_16

 (3 0)  (931 256)  (931 256)  routing T_18_16.sp12_v_t_23 <X> T_18_16.sp12_v_b_0
 (16 0)  (944 256)  (944 256)  routing T_18_16.sp12_h_r_9 <X> T_18_16.lc_trk_g0_1
 (17 0)  (945 256)  (945 256)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (19 0)  (947 256)  (947 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (22 4)  (950 260)  (950 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (951 260)  (951 260)  routing T_18_16.sp12_h_l_16 <X> T_18_16.lc_trk_g1_3
 (8 5)  (936 261)  (936 261)  routing T_18_16.sp4_h_l_47 <X> T_18_16.sp4_v_b_4
 (9 5)  (937 261)  (937 261)  routing T_18_16.sp4_h_l_47 <X> T_18_16.sp4_v_b_4
 (10 5)  (938 261)  (938 261)  routing T_18_16.sp4_h_l_47 <X> T_18_16.sp4_v_b_4
 (21 5)  (949 261)  (949 261)  routing T_18_16.sp12_h_l_16 <X> T_18_16.lc_trk_g1_3
 (26 6)  (954 262)  (954 262)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (956 262)  (956 262)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 262)  (958 262)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 262)  (962 262)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 262)  (965 262)  LC_3 Logic Functioning bit
 (40 6)  (968 262)  (968 262)  LC_3 Logic Functioning bit
 (42 6)  (970 262)  (970 262)  LC_3 Logic Functioning bit
 (52 6)  (980 262)  (980 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (936 263)  (936 263)  routing T_18_16.sp4_h_r_4 <X> T_18_16.sp4_v_t_41
 (9 7)  (937 263)  (937 263)  routing T_18_16.sp4_h_r_4 <X> T_18_16.sp4_v_t_41
 (27 7)  (955 263)  (955 263)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 263)  (956 263)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 263)  (957 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 263)  (958 263)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 263)  (959 263)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 263)  (960 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (964 263)  (964 263)  LC_3 Logic Functioning bit
 (37 7)  (965 263)  (965 263)  LC_3 Logic Functioning bit
 (40 7)  (968 263)  (968 263)  LC_3 Logic Functioning bit
 (41 7)  (969 263)  (969 263)  LC_3 Logic Functioning bit
 (42 7)  (970 263)  (970 263)  LC_3 Logic Functioning bit
 (43 7)  (971 263)  (971 263)  LC_3 Logic Functioning bit
 (22 11)  (950 267)  (950 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 267)  (953 267)  routing T_18_16.sp4_r_v_b_38 <X> T_18_16.lc_trk_g2_6
 (8 13)  (936 269)  (936 269)  routing T_18_16.sp4_h_l_47 <X> T_18_16.sp4_v_b_10
 (9 13)  (937 269)  (937 269)  routing T_18_16.sp4_h_l_47 <X> T_18_16.sp4_v_b_10
 (10 15)  (938 271)  (938 271)  routing T_18_16.sp4_h_l_40 <X> T_18_16.sp4_v_t_47
 (17 15)  (945 271)  (945 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_19_16

 (0 0)  (982 256)  (982 256)  Negative Clock bit

 (8 1)  (990 257)  (990 257)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_b_1
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 259)  (982 259)  routing T_19_16.glb_netwk_1 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 4)  (983 260)  (983 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1004 260)  (1004 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1005 260)  (1005 260)  routing T_19_16.sp4_h_r_3 <X> T_19_16.lc_trk_g1_3
 (24 4)  (1006 260)  (1006 260)  routing T_19_16.sp4_h_r_3 <X> T_19_16.lc_trk_g1_3
 (0 5)  (982 261)  (982 261)  routing T_19_16.glb_netwk_3 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 261)  (1003 261)  routing T_19_16.sp4_h_r_3 <X> T_19_16.lc_trk_g1_3
 (22 5)  (1004 261)  (1004 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1005 261)  (1005 261)  routing T_19_16.sp4_v_b_18 <X> T_19_16.lc_trk_g1_2
 (24 5)  (1006 261)  (1006 261)  routing T_19_16.sp4_v_b_18 <X> T_19_16.lc_trk_g1_2
 (27 12)  (1009 268)  (1009 268)  routing T_19_16.lc_trk_g1_2 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 268)  (1011 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 268)  (1015 268)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 268)  (1016 268)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 268)  (1018 268)  LC_6 Logic Functioning bit
 (37 12)  (1019 268)  (1019 268)  LC_6 Logic Functioning bit
 (38 12)  (1020 268)  (1020 268)  LC_6 Logic Functioning bit
 (39 12)  (1021 268)  (1021 268)  LC_6 Logic Functioning bit
 (41 12)  (1023 268)  (1023 268)  LC_6 Logic Functioning bit
 (43 12)  (1025 268)  (1025 268)  LC_6 Logic Functioning bit
 (45 12)  (1027 268)  (1027 268)  LC_6 Logic Functioning bit
 (22 13)  (1004 269)  (1004 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1005 269)  (1005 269)  routing T_19_16.sp4_v_b_42 <X> T_19_16.lc_trk_g3_2
 (24 13)  (1006 269)  (1006 269)  routing T_19_16.sp4_v_b_42 <X> T_19_16.lc_trk_g3_2
 (26 13)  (1008 269)  (1008 269)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 269)  (1009 269)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 269)  (1011 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 269)  (1012 269)  routing T_19_16.lc_trk_g1_2 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 269)  (1013 269)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (1019 269)  (1019 269)  LC_6 Logic Functioning bit
 (39 13)  (1021 269)  (1021 269)  LC_6 Logic Functioning bit
 (51 13)  (1033 269)  (1033 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (982 270)  (982 270)  routing T_19_16.glb_netwk_4 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_16

 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_7 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_7 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (1040 258)  (1040 258)  routing T_20_16.sp4_h_r_0 <X> T_20_16.sp4_v_t_37
 (0 3)  (1036 259)  (1036 259)  routing T_20_16.glb_netwk_7 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (5 3)  (1041 259)  (1041 259)  routing T_20_16.sp4_h_r_0 <X> T_20_16.sp4_v_t_37
 (1 4)  (1037 260)  (1037 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1040 260)  (1040 260)  routing T_20_16.sp4_h_l_38 <X> T_20_16.sp4_v_b_3
 (0 5)  (1036 261)  (1036 261)  routing T_20_16.glb_netwk_3 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (5 5)  (1041 261)  (1041 261)  routing T_20_16.sp4_h_l_38 <X> T_20_16.sp4_v_b_3
 (26 8)  (1062 264)  (1062 264)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 264)  (1063 264)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 264)  (1064 264)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 264)  (1065 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 264)  (1068 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 264)  (1069 264)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 264)  (1070 264)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 264)  (1072 264)  LC_4 Logic Functioning bit
 (38 8)  (1074 264)  (1074 264)  LC_4 Logic Functioning bit
 (45 8)  (1081 264)  (1081 264)  LC_4 Logic Functioning bit
 (48 8)  (1084 264)  (1084 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (28 9)  (1064 265)  (1064 265)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 265)  (1065 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 265)  (1067 265)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 265)  (1072 265)  LC_4 Logic Functioning bit
 (37 9)  (1073 265)  (1073 265)  LC_4 Logic Functioning bit
 (38 9)  (1074 265)  (1074 265)  LC_4 Logic Functioning bit
 (39 9)  (1075 265)  (1075 265)  LC_4 Logic Functioning bit
 (40 9)  (1076 265)  (1076 265)  LC_4 Logic Functioning bit
 (42 9)  (1078 265)  (1078 265)  LC_4 Logic Functioning bit
 (14 11)  (1050 267)  (1050 267)  routing T_20_16.sp4_h_l_17 <X> T_20_16.lc_trk_g2_4
 (15 11)  (1051 267)  (1051 267)  routing T_20_16.sp4_h_l_17 <X> T_20_16.lc_trk_g2_4
 (16 11)  (1052 267)  (1052 267)  routing T_20_16.sp4_h_l_17 <X> T_20_16.lc_trk_g2_4
 (17 11)  (1053 267)  (1053 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (17 13)  (1053 269)  (1053 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1058 269)  (1058 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 269)  (1061 269)  routing T_20_16.sp4_r_v_b_42 <X> T_20_16.lc_trk_g3_2
 (0 14)  (1036 270)  (1036 270)  routing T_20_16.glb_netwk_4 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 270)  (1037 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_16

 (0 0)  (1090 256)  (1090 256)  Negative Clock bit

 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 259)  (1090 259)  routing T_21_16.glb_netwk_1 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (22 3)  (1112 259)  (1112 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1113 259)  (1113 259)  routing T_21_16.sp4_v_b_22 <X> T_21_16.lc_trk_g0_6
 (24 3)  (1114 259)  (1114 259)  routing T_21_16.sp4_v_b_22 <X> T_21_16.lc_trk_g0_6
 (1 4)  (1091 260)  (1091 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 261)  (1090 261)  routing T_21_16.glb_netwk_3 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (10 5)  (1100 261)  (1100 261)  routing T_21_16.sp4_h_r_11 <X> T_21_16.sp4_v_b_4
 (15 5)  (1105 261)  (1105 261)  routing T_21_16.sp4_v_t_5 <X> T_21_16.lc_trk_g1_0
 (16 5)  (1106 261)  (1106 261)  routing T_21_16.sp4_v_t_5 <X> T_21_16.lc_trk_g1_0
 (17 5)  (1107 261)  (1107 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (1112 261)  (1112 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1115 261)  (1115 261)  routing T_21_16.sp4_r_v_b_26 <X> T_21_16.lc_trk_g1_2
 (3 7)  (1093 263)  (1093 263)  routing T_21_16.sp12_h_l_23 <X> T_21_16.sp12_v_t_23
 (26 8)  (1116 264)  (1116 264)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 264)  (1117 264)  routing T_21_16.lc_trk_g1_0 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 264)  (1119 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 264)  (1122 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 264)  (1124 264)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 264)  (1126 264)  LC_4 Logic Functioning bit
 (37 8)  (1127 264)  (1127 264)  LC_4 Logic Functioning bit
 (38 8)  (1128 264)  (1128 264)  LC_4 Logic Functioning bit
 (39 8)  (1129 264)  (1129 264)  LC_4 Logic Functioning bit
 (41 8)  (1131 264)  (1131 264)  LC_4 Logic Functioning bit
 (43 8)  (1133 264)  (1133 264)  LC_4 Logic Functioning bit
 (45 8)  (1135 264)  (1135 264)  LC_4 Logic Functioning bit
 (26 9)  (1116 265)  (1116 265)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 265)  (1119 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 265)  (1121 265)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (1127 265)  (1127 265)  LC_4 Logic Functioning bit
 (39 9)  (1129 265)  (1129 265)  LC_4 Logic Functioning bit
 (48 9)  (1138 265)  (1138 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (0 14)  (1090 270)  (1090 270)  routing T_21_16.glb_netwk_4 <X> T_21_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 270)  (1091 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (1094 270)  (1094 270)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_t_44
 (6 14)  (1096 270)  (1096 270)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_t_44
 (5 15)  (1095 271)  (1095 271)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_t_44


LogicTile_22_16

 (0 2)  (1144 258)  (1144 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 258)  (1145 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 4)  (1163 260)  (1163 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (8 6)  (1152 262)  (1152 262)  routing T_22_16.sp4_v_t_47 <X> T_22_16.sp4_h_l_41
 (9 6)  (1153 262)  (1153 262)  routing T_22_16.sp4_v_t_47 <X> T_22_16.sp4_h_l_41
 (10 6)  (1154 262)  (1154 262)  routing T_22_16.sp4_v_t_47 <X> T_22_16.sp4_h_l_41
 (19 6)  (1163 262)  (1163 262)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (22 7)  (1166 263)  (1166 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1168 263)  (1168 263)  routing T_22_16.bot_op_6 <X> T_22_16.lc_trk_g1_6
 (4 8)  (1148 264)  (1148 264)  routing T_22_16.sp4_v_t_47 <X> T_22_16.sp4_v_b_6
 (6 8)  (1150 264)  (1150 264)  routing T_22_16.sp4_v_t_47 <X> T_22_16.sp4_v_b_6
 (31 8)  (1175 264)  (1175 264)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 264)  (1176 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 264)  (1178 264)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 264)  (1180 264)  LC_4 Logic Functioning bit
 (37 8)  (1181 264)  (1181 264)  LC_4 Logic Functioning bit
 (38 8)  (1182 264)  (1182 264)  LC_4 Logic Functioning bit
 (39 8)  (1183 264)  (1183 264)  LC_4 Logic Functioning bit
 (45 8)  (1189 264)  (1189 264)  LC_4 Logic Functioning bit
 (46 8)  (1190 264)  (1190 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (31 9)  (1175 265)  (1175 265)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 265)  (1180 265)  LC_4 Logic Functioning bit
 (37 9)  (1181 265)  (1181 265)  LC_4 Logic Functioning bit
 (38 9)  (1182 265)  (1182 265)  LC_4 Logic Functioning bit
 (39 9)  (1183 265)  (1183 265)  LC_4 Logic Functioning bit
 (0 14)  (1144 270)  (1144 270)  routing T_22_16.glb_netwk_4 <X> T_22_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 270)  (1145 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (19 15)  (1163 271)  (1163 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_16

 (8 2)  (1206 258)  (1206 258)  routing T_23_16.sp4_h_r_1 <X> T_23_16.sp4_h_l_36
 (5 6)  (1203 262)  (1203 262)  routing T_23_16.sp4_v_t_38 <X> T_23_16.sp4_h_l_38
 (6 7)  (1204 263)  (1204 263)  routing T_23_16.sp4_v_t_38 <X> T_23_16.sp4_h_l_38
 (11 14)  (1209 270)  (1209 270)  routing T_23_16.sp4_h_r_5 <X> T_23_16.sp4_v_t_46
 (13 14)  (1211 270)  (1211 270)  routing T_23_16.sp4_h_r_5 <X> T_23_16.sp4_v_t_46
 (12 15)  (1210 271)  (1210 271)  routing T_23_16.sp4_h_r_5 <X> T_23_16.sp4_v_t_46


LogicTile_24_16

 (2 0)  (1254 256)  (1254 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 13)  (1271 269)  (1271 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_16

 (11 15)  (1317 271)  (1317 271)  routing T_25_16.sp4_h_r_3 <X> T_25_16.sp4_h_l_46
 (13 15)  (1319 271)  (1319 271)  routing T_25_16.sp4_h_r_3 <X> T_25_16.sp4_h_l_46


LogicTile_26_16

 (2 12)  (1350 268)  (1350 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 15)  (1367 271)  (1367 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_29_16

 (11 4)  (1521 260)  (1521 260)  routing T_29_16.sp4_h_l_46 <X> T_29_16.sp4_v_b_5
 (13 4)  (1523 260)  (1523 260)  routing T_29_16.sp4_h_l_46 <X> T_29_16.sp4_v_b_5
 (12 5)  (1522 261)  (1522 261)  routing T_29_16.sp4_h_l_46 <X> T_29_16.sp4_v_b_5


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_v_t_23 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (17 5)  (1743 261)  (1743 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 263)  (1734 263)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_3_15

 (19 5)  (145 245)  (145 245)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_10_15

 (5 8)  (497 248)  (497 248)  routing T_10_15.sp4_v_t_43 <X> T_10_15.sp4_h_r_6


LogicTile_11_15

 (15 0)  (561 240)  (561 240)  routing T_11_15.top_op_1 <X> T_11_15.lc_trk_g0_1
 (17 0)  (563 240)  (563 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (572 240)  (572 240)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 240)  (580 240)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 240)  (582 240)  LC_0 Logic Functioning bit
 (37 0)  (583 240)  (583 240)  LC_0 Logic Functioning bit
 (38 0)  (584 240)  (584 240)  LC_0 Logic Functioning bit
 (39 0)  (585 240)  (585 240)  LC_0 Logic Functioning bit
 (41 0)  (587 240)  (587 240)  LC_0 Logic Functioning bit
 (43 0)  (589 240)  (589 240)  LC_0 Logic Functioning bit
 (45 0)  (591 240)  (591 240)  LC_0 Logic Functioning bit
 (47 0)  (593 240)  (593 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (564 241)  (564 241)  routing T_11_15.top_op_1 <X> T_11_15.lc_trk_g0_1
 (29 1)  (575 241)  (575 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (583 241)  (583 241)  LC_0 Logic Functioning bit
 (39 1)  (585 241)  (585 241)  LC_0 Logic Functioning bit
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 242)  (560 242)  routing T_11_15.sp4_v_t_1 <X> T_11_15.lc_trk_g0_4
 (14 3)  (560 243)  (560 243)  routing T_11_15.sp4_v_t_1 <X> T_11_15.lc_trk_g0_4
 (16 3)  (562 243)  (562 243)  routing T_11_15.sp4_v_t_1 <X> T_11_15.lc_trk_g0_4
 (17 3)  (563 243)  (563 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (14 4)  (560 244)  (560 244)  routing T_11_15.wire_logic_cluster/lc_0/out <X> T_11_15.lc_trk_g1_0
 (17 5)  (563 245)  (563 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 246)  (564 246)  routing T_11_15.wire_logic_cluster/lc_5/out <X> T_11_15.lc_trk_g1_5
 (21 10)  (567 250)  (567 250)  routing T_11_15.sp4_v_t_18 <X> T_11_15.lc_trk_g2_7
 (22 10)  (568 250)  (568 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (569 250)  (569 250)  routing T_11_15.sp4_v_t_18 <X> T_11_15.lc_trk_g2_7
 (27 10)  (573 250)  (573 250)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 250)  (574 250)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 250)  (576 250)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 250)  (577 250)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 250)  (580 250)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 250)  (581 250)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.input_2_5
 (36 10)  (582 250)  (582 250)  LC_5 Logic Functioning bit
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (43 10)  (589 250)  (589 250)  LC_5 Logic Functioning bit
 (45 10)  (591 250)  (591 250)  LC_5 Logic Functioning bit
 (29 11)  (575 251)  (575 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 251)  (576 251)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 251)  (578 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (579 251)  (579 251)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.input_2_5
 (35 11)  (581 251)  (581 251)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.input_2_5
 (36 11)  (582 251)  (582 251)  LC_5 Logic Functioning bit
 (38 11)  (584 251)  (584 251)  LC_5 Logic Functioning bit
 (46 11)  (592 251)  (592 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (0 14)  (546 254)  (546 254)  routing T_11_15.glb_netwk_4 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 254)  (547 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (567 254)  (567 254)  routing T_11_15.sp4_v_t_26 <X> T_11_15.lc_trk_g3_7
 (22 14)  (568 254)  (568 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 254)  (569 254)  routing T_11_15.sp4_v_t_26 <X> T_11_15.lc_trk_g3_7
 (21 15)  (567 255)  (567 255)  routing T_11_15.sp4_v_t_26 <X> T_11_15.lc_trk_g3_7


LogicTile_12_15

 (25 0)  (625 240)  (625 240)  routing T_12_15.sp12_h_r_2 <X> T_12_15.lc_trk_g0_2
 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 240)  (633 240)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (43 0)  (643 240)  (643 240)  LC_0 Logic Functioning bit
 (45 0)  (645 240)  (645 240)  LC_0 Logic Functioning bit
 (14 1)  (614 241)  (614 241)  routing T_12_15.sp12_h_r_16 <X> T_12_15.lc_trk_g0_0
 (16 1)  (616 241)  (616 241)  routing T_12_15.sp12_h_r_16 <X> T_12_15.lc_trk_g0_0
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (624 241)  (624 241)  routing T_12_15.sp12_h_r_2 <X> T_12_15.lc_trk_g0_2
 (25 1)  (625 241)  (625 241)  routing T_12_15.sp12_h_r_2 <X> T_12_15.lc_trk_g0_2
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (637 241)  (637 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (41 1)  (641 241)  (641 241)  LC_0 Logic Functioning bit
 (43 1)  (643 241)  (643 241)  LC_0 Logic Functioning bit
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (614 244)  (614 244)  routing T_12_15.wire_logic_cluster/lc_0/out <X> T_12_15.lc_trk_g1_0
 (15 4)  (615 244)  (615 244)  routing T_12_15.sp4_v_b_17 <X> T_12_15.lc_trk_g1_1
 (16 4)  (616 244)  (616 244)  routing T_12_15.sp4_v_b_17 <X> T_12_15.lc_trk_g1_1
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (621 244)  (621 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 244)  (626 244)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 244)  (628 244)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (43 4)  (643 244)  (643 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (628 245)  (628 245)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (37 5)  (637 245)  (637 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (43 5)  (643 245)  (643 245)  LC_2 Logic Functioning bit
 (14 6)  (614 246)  (614 246)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g1_4
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (43 6)  (643 246)  (643 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (47 6)  (647 246)  (647 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (628 247)  (628 247)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (38 7)  (638 247)  (638 247)  LC_3 Logic Functioning bit
 (15 8)  (615 248)  (615 248)  routing T_12_15.tnl_op_1 <X> T_12_15.lc_trk_g2_1
 (17 8)  (617 248)  (617 248)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (626 248)  (626 248)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 248)  (630 248)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 248)  (633 248)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (43 8)  (643 248)  (643 248)  LC_4 Logic Functioning bit
 (45 8)  (645 248)  (645 248)  LC_4 Logic Functioning bit
 (18 9)  (618 249)  (618 249)  routing T_12_15.tnl_op_1 <X> T_12_15.lc_trk_g2_1
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 249)  (623 249)  routing T_12_15.sp4_v_b_42 <X> T_12_15.lc_trk_g2_2
 (24 9)  (624 249)  (624 249)  routing T_12_15.sp4_v_b_42 <X> T_12_15.lc_trk_g2_2
 (26 9)  (626 249)  (626 249)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 249)  (628 249)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (53 9)  (653 249)  (653 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 250)  (628 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (37 10)  (637 250)  (637 250)  LC_5 Logic Functioning bit
 (38 10)  (638 250)  (638 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (43 10)  (643 250)  (643 250)  LC_5 Logic Functioning bit
 (45 10)  (645 250)  (645 250)  LC_5 Logic Functioning bit
 (47 10)  (647 250)  (647 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (8 11)  (608 251)  (608 251)  routing T_12_15.sp4_h_r_1 <X> T_12_15.sp4_v_t_42
 (9 11)  (609 251)  (609 251)  routing T_12_15.sp4_h_r_1 <X> T_12_15.sp4_v_t_42
 (10 11)  (610 251)  (610 251)  routing T_12_15.sp4_h_r_1 <X> T_12_15.sp4_v_t_42
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (623 251)  (623 251)  routing T_12_15.sp4_h_r_30 <X> T_12_15.lc_trk_g2_6
 (24 11)  (624 251)  (624 251)  routing T_12_15.sp4_h_r_30 <X> T_12_15.lc_trk_g2_6
 (25 11)  (625 251)  (625 251)  routing T_12_15.sp4_h_r_30 <X> T_12_15.lc_trk_g2_6
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 251)  (631 251)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (38 11)  (638 251)  (638 251)  LC_5 Logic Functioning bit
 (25 12)  (625 252)  (625 252)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g3_2
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 252)  (628 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (43 12)  (643 252)  (643 252)  LC_6 Logic Functioning bit
 (45 12)  (645 252)  (645 252)  LC_6 Logic Functioning bit
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (627 253)  (627 253)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (637 253)  (637 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (43 13)  (643 253)  (643 253)  LC_6 Logic Functioning bit
 (0 14)  (600 254)  (600 254)  routing T_12_15.glb_netwk_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (621 254)  (621 254)  routing T_12_15.sp12_v_b_7 <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (624 254)  (624 254)  routing T_12_15.sp12_v_b_7 <X> T_12_15.lc_trk_g3_7
 (25 14)  (625 254)  (625 254)  routing T_12_15.wire_logic_cluster/lc_6/out <X> T_12_15.lc_trk_g3_6
 (21 15)  (621 255)  (621 255)  routing T_12_15.sp12_v_b_7 <X> T_12_15.lc_trk_g3_7
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_15

 (14 1)  (668 241)  (668 241)  routing T_13_15.top_op_0 <X> T_13_15.lc_trk_g0_0
 (15 1)  (669 241)  (669 241)  routing T_13_15.top_op_0 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (46 2)  (700 242)  (700 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (43 3)  (697 243)  (697 243)  LC_1 Logic Functioning bit
 (14 4)  (668 244)  (668 244)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g1_0
 (25 4)  (679 244)  (679 244)  routing T_13_15.lft_op_2 <X> T_13_15.lc_trk_g1_2
 (28 4)  (682 244)  (682 244)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 244)  (687 244)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (15 5)  (669 245)  (669 245)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.lft_op_2 <X> T_13_15.lc_trk_g1_2
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (40 5)  (694 245)  (694 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (48 5)  (702 245)  (702 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (25 6)  (679 246)  (679 246)  routing T_13_15.lft_op_6 <X> T_13_15.lc_trk_g1_6
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 247)  (678 247)  routing T_13_15.lft_op_6 <X> T_13_15.lc_trk_g1_6
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (41 7)  (695 247)  (695 247)  LC_3 Logic Functioning bit
 (43 7)  (697 247)  (697 247)  LC_3 Logic Functioning bit
 (46 7)  (700 247)  (700 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 249)  (685 249)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (40 9)  (694 249)  (694 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (46 9)  (700 249)  (700 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (669 250)  (669 250)  routing T_13_15.tnr_op_5 <X> T_13_15.lc_trk_g2_5
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 12)  (679 252)  (679 252)  routing T_13_15.sp4_h_r_34 <X> T_13_15.lc_trk_g3_2
 (8 13)  (662 253)  (662 253)  routing T_13_15.sp4_v_t_42 <X> T_13_15.sp4_v_b_10
 (10 13)  (664 253)  (664 253)  routing T_13_15.sp4_v_t_42 <X> T_13_15.sp4_v_b_10
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (677 253)  (677 253)  routing T_13_15.sp4_h_r_34 <X> T_13_15.lc_trk_g3_2
 (24 13)  (678 253)  (678 253)  routing T_13_15.sp4_h_r_34 <X> T_13_15.lc_trk_g3_2
 (15 14)  (669 254)  (669 254)  routing T_13_15.tnr_op_5 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5


LogicTile_14_15

 (4 1)  (712 241)  (712 241)  routing T_14_15.sp4_v_t_42 <X> T_14_15.sp4_h_r_0
 (9 4)  (717 244)  (717 244)  routing T_14_15.sp4_v_t_41 <X> T_14_15.sp4_h_r_4
 (9 12)  (717 252)  (717 252)  routing T_14_15.sp4_v_t_47 <X> T_14_15.sp4_h_r_10


LogicTile_15_15

 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 240)  (786 240)  routing T_15_15.bot_op_3 <X> T_15_15.lc_trk_g0_3
 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 241)  (786 241)  routing T_15_15.bot_op_2 <X> T_15_15.lc_trk_g0_2
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 242)  (777 242)  routing T_15_15.bot_op_5 <X> T_15_15.lc_trk_g0_5
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 242)  (797 242)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.input_2_1
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (788 243)  (788 243)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 243)  (792 243)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 243)  (794 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (796 243)  (796 243)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.input_2_1
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (15 4)  (777 244)  (777 244)  routing T_15_15.bot_op_1 <X> T_15_15.lc_trk_g1_1
 (17 4)  (779 244)  (779 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (788 244)  (788 244)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 244)  (793 244)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (42 4)  (804 244)  (804 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (50 4)  (812 244)  (812 244)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (788 245)  (788 245)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 245)  (789 245)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (40 5)  (802 245)  (802 245)  LC_2 Logic Functioning bit
 (41 5)  (803 245)  (803 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (43 5)  (805 245)  (805 245)  LC_2 Logic Functioning bit
 (47 5)  (809 245)  (809 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (815 245)  (815 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (1 6)  (763 246)  (763 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (786 246)  (786 246)  routing T_15_15.bot_op_7 <X> T_15_15.lc_trk_g1_7
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 246)  (792 246)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (38 6)  (800 246)  (800 246)  LC_3 Logic Functioning bit
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (41 6)  (803 246)  (803 246)  LC_3 Logic Functioning bit
 (43 6)  (805 246)  (805 246)  LC_3 Logic Functioning bit
 (47 6)  (809 246)  (809 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (53 6)  (815 246)  (815 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (1 7)  (763 247)  (763 247)  routing T_15_15.glb_netwk_4 <X> T_15_15.glb2local_0
 (15 7)  (777 247)  (777 247)  routing T_15_15.bot_op_4 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 247)  (786 247)  routing T_15_15.bot_op_6 <X> T_15_15.lc_trk_g1_6
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (37 7)  (799 247)  (799 247)  LC_3 Logic Functioning bit
 (38 7)  (800 247)  (800 247)  LC_3 Logic Functioning bit
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (41 7)  (803 247)  (803 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (46 7)  (808 247)  (808 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (53 7)  (815 247)  (815 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 9)  (776 249)  (776 249)  routing T_15_15.tnl_op_0 <X> T_15_15.lc_trk_g2_0
 (15 9)  (777 249)  (777 249)  routing T_15_15.tnl_op_0 <X> T_15_15.lc_trk_g2_0
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (11 12)  (773 252)  (773 252)  routing T_15_15.sp4_h_r_6 <X> T_15_15.sp4_v_b_11
 (0 14)  (762 254)  (762 254)  routing T_15_15.glb_netwk_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_15

 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (839 240)  (839 240)  routing T_16_15.sp12_h_l_16 <X> T_16_15.lc_trk_g0_3
 (28 0)  (844 240)  (844 240)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 240)  (846 240)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 240)  (847 240)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 240)  (853 240)  LC_0 Logic Functioning bit
 (42 0)  (858 240)  (858 240)  LC_0 Logic Functioning bit
 (15 1)  (831 241)  (831 241)  routing T_16_15.sp4_v_t_5 <X> T_16_15.lc_trk_g0_0
 (16 1)  (832 241)  (832 241)  routing T_16_15.sp4_v_t_5 <X> T_16_15.lc_trk_g0_0
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (837 241)  (837 241)  routing T_16_15.sp12_h_l_16 <X> T_16_15.lc_trk_g0_3
 (26 1)  (842 241)  (842 241)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 241)  (843 241)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (849 241)  (849 241)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.input_2_0
 (35 1)  (851 241)  (851 241)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.input_2_0
 (36 1)  (852 241)  (852 241)  LC_0 Logic Functioning bit
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 242)  (849 242)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (26 3)  (842 243)  (842 243)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (41 3)  (857 243)  (857 243)  LC_1 Logic Functioning bit
 (43 3)  (859 243)  (859 243)  LC_1 Logic Functioning bit
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (839 247)  (839 247)  routing T_16_15.sp12_h_l_21 <X> T_16_15.lc_trk_g1_6
 (25 7)  (841 247)  (841 247)  routing T_16_15.sp12_h_l_21 <X> T_16_15.lc_trk_g1_6
 (25 8)  (841 248)  (841 248)  routing T_16_15.rgt_op_2 <X> T_16_15.lc_trk_g2_2
 (8 9)  (824 249)  (824 249)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_v_b_7
 (9 9)  (825 249)  (825 249)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_v_b_7
 (14 9)  (830 249)  (830 249)  routing T_16_15.sp4_h_r_24 <X> T_16_15.lc_trk_g2_0
 (15 9)  (831 249)  (831 249)  routing T_16_15.sp4_h_r_24 <X> T_16_15.lc_trk_g2_0
 (16 9)  (832 249)  (832 249)  routing T_16_15.sp4_h_r_24 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (838 249)  (838 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (840 249)  (840 249)  routing T_16_15.rgt_op_2 <X> T_16_15.lc_trk_g2_2
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (840 250)  (840 250)  routing T_16_15.tnr_op_7 <X> T_16_15.lc_trk_g2_7
 (21 12)  (837 252)  (837 252)  routing T_16_15.sp4_h_r_43 <X> T_16_15.lc_trk_g3_3
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 252)  (839 252)  routing T_16_15.sp4_h_r_43 <X> T_16_15.lc_trk_g3_3
 (24 12)  (840 252)  (840 252)  routing T_16_15.sp4_h_r_43 <X> T_16_15.lc_trk_g3_3
 (21 13)  (837 253)  (837 253)  routing T_16_15.sp4_h_r_43 <X> T_16_15.lc_trk_g3_3
 (14 14)  (830 254)  (830 254)  routing T_16_15.sp4_h_r_36 <X> T_16_15.lc_trk_g3_4
 (26 14)  (842 254)  (842 254)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 254)  (849 254)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (15 15)  (831 255)  (831 255)  routing T_16_15.sp4_h_r_36 <X> T_16_15.lc_trk_g3_4
 (16 15)  (832 255)  (832 255)  routing T_16_15.sp4_h_r_36 <X> T_16_15.lc_trk_g3_4
 (17 15)  (833 255)  (833 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (842 255)  (842 255)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 255)  (843 255)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (41 15)  (857 255)  (857 255)  LC_7 Logic Functioning bit
 (43 15)  (859 255)  (859 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (14 0)  (888 240)  (888 240)  routing T_17_15.lft_op_0 <X> T_17_15.lc_trk_g0_0
 (26 0)  (900 240)  (900 240)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 240)  (901 240)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 240)  (902 240)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 240)  (904 240)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 240)  (905 240)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 240)  (907 240)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 240)  (910 240)  LC_0 Logic Functioning bit
 (42 0)  (916 240)  (916 240)  LC_0 Logic Functioning bit
 (43 0)  (917 240)  (917 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (51 0)  (925 240)  (925 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (15 1)  (889 241)  (889 241)  routing T_17_15.lft_op_0 <X> T_17_15.lc_trk_g0_0
 (17 1)  (891 241)  (891 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (896 241)  (896 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (897 241)  (897 241)  routing T_17_15.sp12_h_l_17 <X> T_17_15.lc_trk_g0_2
 (25 1)  (899 241)  (899 241)  routing T_17_15.sp12_h_l_17 <X> T_17_15.lc_trk_g0_2
 (27 1)  (901 241)  (901 241)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 241)  (902 241)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 241)  (906 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (910 241)  (910 241)  LC_0 Logic Functioning bit
 (37 1)  (911 241)  (911 241)  LC_0 Logic Functioning bit
 (42 1)  (916 241)  (916 241)  LC_0 Logic Functioning bit
 (43 1)  (917 241)  (917 241)  LC_0 Logic Functioning bit
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (883 242)  (883 242)  routing T_17_15.sp4_h_r_10 <X> T_17_15.sp4_h_l_36
 (10 2)  (884 242)  (884 242)  routing T_17_15.sp4_h_r_10 <X> T_17_15.sp4_h_l_36
 (14 2)  (888 242)  (888 242)  routing T_17_15.sp4_v_t_1 <X> T_17_15.lc_trk_g0_4
 (28 2)  (902 242)  (902 242)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 242)  (903 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 242)  (905 242)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 242)  (907 242)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 242)  (908 242)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 242)  (914 242)  LC_1 Logic Functioning bit
 (42 2)  (916 242)  (916 242)  LC_1 Logic Functioning bit
 (14 3)  (888 243)  (888 243)  routing T_17_15.sp4_v_t_1 <X> T_17_15.lc_trk_g0_4
 (16 3)  (890 243)  (890 243)  routing T_17_15.sp4_v_t_1 <X> T_17_15.lc_trk_g0_4
 (17 3)  (891 243)  (891 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (30 3)  (904 243)  (904 243)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 243)  (905 243)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (40 3)  (914 243)  (914 243)  LC_1 Logic Functioning bit
 (42 3)  (916 243)  (916 243)  LC_1 Logic Functioning bit
 (46 3)  (920 243)  (920 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (922 243)  (922 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (26 4)  (900 244)  (900 244)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 244)  (901 244)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 244)  (902 244)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 244)  (904 244)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 244)  (905 244)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 244)  (907 244)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (38 4)  (912 244)  (912 244)  LC_2 Logic Functioning bit
 (39 4)  (913 244)  (913 244)  LC_2 Logic Functioning bit
 (40 4)  (914 244)  (914 244)  LC_2 Logic Functioning bit
 (41 4)  (915 244)  (915 244)  LC_2 Logic Functioning bit
 (50 4)  (924 244)  (924 244)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (875 245)  (875 245)  routing T_17_15.lc_trk_g0_2 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (39 5)  (913 245)  (913 245)  LC_2 Logic Functioning bit
 (40 5)  (914 245)  (914 245)  LC_2 Logic Functioning bit
 (41 5)  (915 245)  (915 245)  LC_2 Logic Functioning bit
 (9 7)  (883 247)  (883 247)  routing T_17_15.sp4_v_b_4 <X> T_17_15.sp4_v_t_41
 (25 8)  (899 248)  (899 248)  routing T_17_15.sp4_v_t_23 <X> T_17_15.lc_trk_g2_2
 (22 9)  (896 249)  (896 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (897 249)  (897 249)  routing T_17_15.sp4_v_t_23 <X> T_17_15.lc_trk_g2_2
 (25 9)  (899 249)  (899 249)  routing T_17_15.sp4_v_t_23 <X> T_17_15.lc_trk_g2_2
 (15 10)  (889 250)  (889 250)  routing T_17_15.sp4_h_l_24 <X> T_17_15.lc_trk_g2_5
 (16 10)  (890 250)  (890 250)  routing T_17_15.sp4_h_l_24 <X> T_17_15.lc_trk_g2_5
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (892 250)  (892 250)  routing T_17_15.sp4_h_l_24 <X> T_17_15.lc_trk_g2_5
 (12 12)  (886 252)  (886 252)  routing T_17_15.sp4_h_l_45 <X> T_17_15.sp4_h_r_11
 (10 13)  (884 253)  (884 253)  routing T_17_15.sp4_h_r_5 <X> T_17_15.sp4_v_b_10
 (13 13)  (887 253)  (887 253)  routing T_17_15.sp4_h_l_45 <X> T_17_15.sp4_h_r_11
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 254)  (889 254)  routing T_17_15.sp12_v_t_2 <X> T_17_15.lc_trk_g3_5
 (17 14)  (891 254)  (891 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (892 254)  (892 254)  routing T_17_15.sp12_v_t_2 <X> T_17_15.lc_trk_g3_5
 (21 14)  (895 254)  (895 254)  routing T_17_15.sp4_h_l_34 <X> T_17_15.lc_trk_g3_7
 (22 14)  (896 254)  (896 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (897 254)  (897 254)  routing T_17_15.sp4_h_l_34 <X> T_17_15.lc_trk_g3_7
 (24 14)  (898 254)  (898 254)  routing T_17_15.sp4_h_l_34 <X> T_17_15.lc_trk_g3_7
 (14 15)  (888 255)  (888 255)  routing T_17_15.sp4_r_v_b_44 <X> T_17_15.lc_trk_g3_4
 (17 15)  (891 255)  (891 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (892 255)  (892 255)  routing T_17_15.sp12_v_t_2 <X> T_17_15.lc_trk_g3_5
 (21 15)  (895 255)  (895 255)  routing T_17_15.sp4_h_l_34 <X> T_17_15.lc_trk_g3_7


LogicTile_18_15

 (15 0)  (943 240)  (943 240)  routing T_18_15.lft_op_1 <X> T_18_15.lc_trk_g0_1
 (17 0)  (945 240)  (945 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (946 240)  (946 240)  routing T_18_15.lft_op_1 <X> T_18_15.lc_trk_g0_1
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 242)  (958 242)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 242)  (962 242)  routing T_18_15.lc_trk_g1_1 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 242)  (963 242)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.input_2_1
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (40 2)  (968 242)  (968 242)  LC_1 Logic Functioning bit
 (42 2)  (970 242)  (970 242)  LC_1 Logic Functioning bit
 (22 3)  (950 243)  (950 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (951 243)  (951 243)  routing T_18_15.sp12_h_r_14 <X> T_18_15.lc_trk_g0_6
 (29 3)  (957 243)  (957 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 243)  (958 243)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 243)  (960 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (961 243)  (961 243)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.input_2_1
 (34 3)  (962 243)  (962 243)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.input_2_1
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (37 3)  (965 243)  (965 243)  LC_1 Logic Functioning bit
 (38 3)  (966 243)  (966 243)  LC_1 Logic Functioning bit
 (39 3)  (967 243)  (967 243)  LC_1 Logic Functioning bit
 (41 3)  (969 243)  (969 243)  LC_1 Logic Functioning bit
 (5 4)  (933 244)  (933 244)  routing T_18_15.sp4_h_l_37 <X> T_18_15.sp4_h_r_3
 (15 4)  (943 244)  (943 244)  routing T_18_15.sp4_v_b_17 <X> T_18_15.lc_trk_g1_1
 (16 4)  (944 244)  (944 244)  routing T_18_15.sp4_v_b_17 <X> T_18_15.lc_trk_g1_1
 (17 4)  (945 244)  (945 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (4 5)  (932 245)  (932 245)  routing T_18_15.sp4_h_l_37 <X> T_18_15.sp4_h_r_3
 (8 5)  (936 245)  (936 245)  routing T_18_15.sp4_h_l_47 <X> T_18_15.sp4_v_b_4
 (9 5)  (937 245)  (937 245)  routing T_18_15.sp4_h_l_47 <X> T_18_15.sp4_v_b_4
 (10 5)  (938 245)  (938 245)  routing T_18_15.sp4_h_l_47 <X> T_18_15.sp4_v_b_4
 (9 8)  (937 248)  (937 248)  routing T_18_15.sp4_h_l_41 <X> T_18_15.sp4_h_r_7
 (10 8)  (938 248)  (938 248)  routing T_18_15.sp4_h_l_41 <X> T_18_15.sp4_h_r_7
 (14 8)  (942 248)  (942 248)  routing T_18_15.rgt_op_0 <X> T_18_15.lc_trk_g2_0
 (26 8)  (954 248)  (954 248)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 248)  (959 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 248)  (961 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 248)  (962 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (15 9)  (943 249)  (943 249)  routing T_18_15.rgt_op_0 <X> T_18_15.lc_trk_g2_0
 (17 9)  (945 249)  (945 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (954 249)  (954 249)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 249)  (955 249)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 249)  (956 249)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 249)  (960 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (962 249)  (962 249)  routing T_18_15.lc_trk_g1_1 <X> T_18_15.input_2_4
 (37 9)  (965 249)  (965 249)  LC_4 Logic Functioning bit
 (22 10)  (950 250)  (950 250)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 250)  (952 250)  routing T_18_15.tnl_op_7 <X> T_18_15.lc_trk_g2_7
 (26 10)  (954 250)  (954 250)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 250)  (955 250)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 250)  (956 250)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 250)  (961 250)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (41 10)  (969 250)  (969 250)  LC_5 Logic Functioning bit
 (50 10)  (978 250)  (978 250)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (949 251)  (949 251)  routing T_18_15.tnl_op_7 <X> T_18_15.lc_trk_g2_7
 (26 11)  (954 251)  (954 251)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 251)  (956 251)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 251)  (957 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (38 11)  (966 251)  (966 251)  LC_5 Logic Functioning bit
 (41 11)  (969 251)  (969 251)  LC_5 Logic Functioning bit
 (3 12)  (931 252)  (931 252)  routing T_18_15.sp12_v_t_22 <X> T_18_15.sp12_h_r_1
 (17 12)  (945 252)  (945 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 252)  (946 252)  routing T_18_15.wire_logic_cluster/lc_1/out <X> T_18_15.lc_trk_g3_1
 (21 14)  (949 254)  (949 254)  routing T_18_15.sp12_v_b_7 <X> T_18_15.lc_trk_g3_7
 (22 14)  (950 254)  (950 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (952 254)  (952 254)  routing T_18_15.sp12_v_b_7 <X> T_18_15.lc_trk_g3_7
 (15 15)  (943 255)  (943 255)  routing T_18_15.sp4_v_t_33 <X> T_18_15.lc_trk_g3_4
 (16 15)  (944 255)  (944 255)  routing T_18_15.sp4_v_t_33 <X> T_18_15.lc_trk_g3_4
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (949 255)  (949 255)  routing T_18_15.sp12_v_b_7 <X> T_18_15.lc_trk_g3_7


LogicTile_19_15

 (0 0)  (982 240)  (982 240)  Negative Clock bit

 (26 0)  (1008 240)  (1008 240)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 240)  (1010 240)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 240)  (1012 240)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 240)  (1016 240)  routing T_19_15.lc_trk_g1_0 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 240)  (1018 240)  LC_0 Logic Functioning bit
 (38 0)  (1020 240)  (1020 240)  LC_0 Logic Functioning bit
 (45 0)  (1027 240)  (1027 240)  LC_0 Logic Functioning bit
 (4 1)  (986 241)  (986 241)  routing T_19_15.sp4_v_t_42 <X> T_19_15.sp4_h_r_0
 (29 1)  (1011 241)  (1011 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 241)  (1012 241)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (36 1)  (1018 241)  (1018 241)  LC_0 Logic Functioning bit
 (37 1)  (1019 241)  (1019 241)  LC_0 Logic Functioning bit
 (38 1)  (1020 241)  (1020 241)  LC_0 Logic Functioning bit
 (39 1)  (1021 241)  (1021 241)  LC_0 Logic Functioning bit
 (40 1)  (1022 241)  (1022 241)  LC_0 Logic Functioning bit
 (42 1)  (1024 241)  (1024 241)  LC_0 Logic Functioning bit
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (996 242)  (996 242)  routing T_19_15.sp4_v_t_1 <X> T_19_15.lc_trk_g0_4
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_1 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (14 3)  (996 243)  (996 243)  routing T_19_15.sp4_v_t_1 <X> T_19_15.lc_trk_g0_4
 (16 3)  (998 243)  (998 243)  routing T_19_15.sp4_v_t_1 <X> T_19_15.lc_trk_g0_4
 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (11 4)  (993 244)  (993 244)  routing T_19_15.sp4_h_r_0 <X> T_19_15.sp4_v_b_5
 (0 5)  (982 245)  (982 245)  routing T_19_15.glb_netwk_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (5 5)  (987 245)  (987 245)  routing T_19_15.sp4_h_r_3 <X> T_19_15.sp4_v_b_3
 (14 5)  (996 245)  (996 245)  routing T_19_15.sp4_h_r_0 <X> T_19_15.lc_trk_g1_0
 (15 5)  (997 245)  (997 245)  routing T_19_15.sp4_h_r_0 <X> T_19_15.lc_trk_g1_0
 (16 5)  (998 245)  (998 245)  routing T_19_15.sp4_h_r_0 <X> T_19_15.lc_trk_g1_0
 (17 5)  (999 245)  (999 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (6 9)  (988 249)  (988 249)  routing T_19_15.sp4_h_l_43 <X> T_19_15.sp4_h_r_6
 (21 10)  (1003 250)  (1003 250)  routing T_19_15.sp4_v_t_18 <X> T_19_15.lc_trk_g2_7
 (22 10)  (1004 250)  (1004 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1005 250)  (1005 250)  routing T_19_15.sp4_v_t_18 <X> T_19_15.lc_trk_g2_7
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_15

 (0 2)  (1036 242)  (1036 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 242)  (1037 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1037 244)  (1037 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1057 244)  (1057 244)  routing T_20_15.sp4_h_r_19 <X> T_20_15.lc_trk_g1_3
 (22 4)  (1058 244)  (1058 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1059 244)  (1059 244)  routing T_20_15.sp4_h_r_19 <X> T_20_15.lc_trk_g1_3
 (24 4)  (1060 244)  (1060 244)  routing T_20_15.sp4_h_r_19 <X> T_20_15.lc_trk_g1_3
 (0 5)  (1036 245)  (1036 245)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 245)  (1037 245)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_7/cen
 (21 5)  (1057 245)  (1057 245)  routing T_20_15.sp4_h_r_19 <X> T_20_15.lc_trk_g1_3
 (21 10)  (1057 250)  (1057 250)  routing T_20_15.sp4_h_r_39 <X> T_20_15.lc_trk_g2_7
 (22 10)  (1058 250)  (1058 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1059 250)  (1059 250)  routing T_20_15.sp4_h_r_39 <X> T_20_15.lc_trk_g2_7
 (24 10)  (1060 250)  (1060 250)  routing T_20_15.sp4_h_r_39 <X> T_20_15.lc_trk_g2_7
 (26 10)  (1062 250)  (1062 250)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 250)  (1063 250)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 250)  (1064 250)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 250)  (1065 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 250)  (1066 250)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 250)  (1068 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 250)  (1069 250)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 250)  (1070 250)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (45 10)  (1081 250)  (1081 250)  LC_5 Logic Functioning bit
 (26 11)  (1062 251)  (1062 251)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 251)  (1064 251)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 251)  (1065 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 251)  (1066 251)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 251)  (1067 251)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (1073 251)  (1073 251)  LC_5 Logic Functioning bit
 (39 11)  (1075 251)  (1075 251)  LC_5 Logic Functioning bit
 (46 11)  (1082 251)  (1082 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (1058 252)  (1058 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1059 252)  (1059 252)  routing T_20_15.sp4_h_r_27 <X> T_20_15.lc_trk_g3_3
 (24 12)  (1060 252)  (1060 252)  routing T_20_15.sp4_h_r_27 <X> T_20_15.lc_trk_g3_3
 (21 13)  (1057 253)  (1057 253)  routing T_20_15.sp4_h_r_27 <X> T_20_15.lc_trk_g3_3
 (0 14)  (1036 254)  (1036 254)  routing T_20_15.glb_netwk_4 <X> T_20_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 254)  (1037 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1058 254)  (1058 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1059 254)  (1059 254)  routing T_20_15.sp4_h_r_31 <X> T_20_15.lc_trk_g3_7
 (24 14)  (1060 254)  (1060 254)  routing T_20_15.sp4_h_r_31 <X> T_20_15.lc_trk_g3_7
 (19 15)  (1055 255)  (1055 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (1057 255)  (1057 255)  routing T_20_15.sp4_h_r_31 <X> T_20_15.lc_trk_g3_7


LogicTile_21_15

 (0 0)  (1090 240)  (1090 240)  Negative Clock bit

 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (1116 242)  (1116 242)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 242)  (1117 242)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 242)  (1118 242)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 242)  (1119 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 242)  (1121 242)  routing T_21_15.lc_trk_g0_4 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 242)  (1122 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 242)  (1126 242)  LC_1 Logic Functioning bit
 (38 2)  (1128 242)  (1128 242)  LC_1 Logic Functioning bit
 (45 2)  (1135 242)  (1135 242)  LC_1 Logic Functioning bit
 (0 3)  (1090 243)  (1090 243)  routing T_21_15.glb_netwk_1 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (14 3)  (1104 243)  (1104 243)  routing T_21_15.sp4_r_v_b_28 <X> T_21_15.lc_trk_g0_4
 (17 3)  (1107 243)  (1107 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (1118 243)  (1118 243)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 243)  (1119 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 243)  (1120 243)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (1126 243)  (1126 243)  LC_1 Logic Functioning bit
 (37 3)  (1127 243)  (1127 243)  LC_1 Logic Functioning bit
 (38 3)  (1128 243)  (1128 243)  LC_1 Logic Functioning bit
 (39 3)  (1129 243)  (1129 243)  LC_1 Logic Functioning bit
 (41 3)  (1131 243)  (1131 243)  LC_1 Logic Functioning bit
 (43 3)  (1133 243)  (1133 243)  LC_1 Logic Functioning bit
 (46 3)  (1136 243)  (1136 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (1091 244)  (1091 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (11 4)  (1101 244)  (1101 244)  routing T_21_15.sp4_h_l_46 <X> T_21_15.sp4_v_b_5
 (13 4)  (1103 244)  (1103 244)  routing T_21_15.sp4_h_l_46 <X> T_21_15.sp4_v_b_5
 (0 5)  (1090 245)  (1090 245)  routing T_21_15.glb_netwk_3 <X> T_21_15.wire_logic_cluster/lc_7/cen
 (12 5)  (1102 245)  (1102 245)  routing T_21_15.sp4_h_l_46 <X> T_21_15.sp4_v_b_5
 (12 6)  (1102 246)  (1102 246)  routing T_21_15.sp4_h_r_2 <X> T_21_15.sp4_h_l_40
 (13 7)  (1103 247)  (1103 247)  routing T_21_15.sp4_h_r_2 <X> T_21_15.sp4_h_l_40
 (6 8)  (1096 248)  (1096 248)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_b_6
 (16 10)  (1106 250)  (1106 250)  routing T_21_15.sp4_v_t_16 <X> T_21_15.lc_trk_g2_5
 (17 10)  (1107 250)  (1107 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1108 250)  (1108 250)  routing T_21_15.sp4_v_t_16 <X> T_21_15.lc_trk_g2_5
 (8 11)  (1098 251)  (1098 251)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_t_42
 (9 11)  (1099 251)  (1099 251)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_t_42
 (10 11)  (1100 251)  (1100 251)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_t_42
 (21 12)  (1111 252)  (1111 252)  routing T_21_15.sp4_v_t_22 <X> T_21_15.lc_trk_g3_3
 (22 12)  (1112 252)  (1112 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1113 252)  (1113 252)  routing T_21_15.sp4_v_t_22 <X> T_21_15.lc_trk_g3_3
 (21 13)  (1111 253)  (1111 253)  routing T_21_15.sp4_v_t_22 <X> T_21_15.lc_trk_g3_3
 (0 14)  (1090 254)  (1090 254)  routing T_21_15.glb_netwk_4 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 254)  (1091 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (1098 254)  (1098 254)  routing T_21_15.sp4_v_t_47 <X> T_21_15.sp4_h_l_47
 (9 14)  (1099 254)  (1099 254)  routing T_21_15.sp4_v_t_47 <X> T_21_15.sp4_h_l_47


LogicTile_22_15

 (8 1)  (1152 241)  (1152 241)  routing T_22_15.sp4_h_l_42 <X> T_22_15.sp4_v_b_1
 (9 1)  (1153 241)  (1153 241)  routing T_22_15.sp4_h_l_42 <X> T_22_15.sp4_v_b_1
 (10 1)  (1154 241)  (1154 241)  routing T_22_15.sp4_h_l_42 <X> T_22_15.sp4_v_b_1
 (0 2)  (1144 242)  (1144 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 242)  (1145 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 242)  (1146 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 242)  (1158 242)  routing T_22_15.sp12_h_l_3 <X> T_22_15.lc_trk_g0_4
 (14 3)  (1158 243)  (1158 243)  routing T_22_15.sp12_h_l_3 <X> T_22_15.lc_trk_g0_4
 (15 3)  (1159 243)  (1159 243)  routing T_22_15.sp12_h_l_3 <X> T_22_15.lc_trk_g0_4
 (17 3)  (1161 243)  (1161 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (13 8)  (1157 248)  (1157 248)  routing T_22_15.sp4_v_t_45 <X> T_22_15.sp4_v_b_8
 (22 10)  (1166 250)  (1166 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1167 250)  (1167 250)  routing T_22_15.sp12_v_b_23 <X> T_22_15.lc_trk_g2_7
 (21 11)  (1165 251)  (1165 251)  routing T_22_15.sp12_v_b_23 <X> T_22_15.lc_trk_g2_7
 (26 12)  (1170 252)  (1170 252)  routing T_22_15.lc_trk_g0_4 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (31 12)  (1175 252)  (1175 252)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 252)  (1177 252)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (1181 252)  (1181 252)  LC_6 Logic Functioning bit
 (39 12)  (1183 252)  (1183 252)  LC_6 Logic Functioning bit
 (41 12)  (1185 252)  (1185 252)  LC_6 Logic Functioning bit
 (43 12)  (1187 252)  (1187 252)  LC_6 Logic Functioning bit
 (45 12)  (1189 252)  (1189 252)  LC_6 Logic Functioning bit
 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (29 13)  (1173 253)  (1173 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 253)  (1175 253)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 253)  (1180 253)  LC_6 Logic Functioning bit
 (38 13)  (1182 253)  (1182 253)  LC_6 Logic Functioning bit
 (40 13)  (1184 253)  (1184 253)  LC_6 Logic Functioning bit
 (42 13)  (1186 253)  (1186 253)  LC_6 Logic Functioning bit
 (0 14)  (1144 254)  (1144 254)  routing T_22_15.glb_netwk_4 <X> T_22_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 254)  (1145 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_15

 (8 13)  (1260 253)  (1260 253)  routing T_24_15.sp4_h_l_47 <X> T_24_15.sp4_v_b_10
 (9 13)  (1261 253)  (1261 253)  routing T_24_15.sp4_h_l_47 <X> T_24_15.sp4_v_b_10


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 9)  (1567 249)  (1567 249)  routing T_30_15.sp12_h_l_22 <X> T_30_15.sp12_v_b_1


LogicTile_32_15

 (3 2)  (1675 242)  (1675 242)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23
 (3 3)  (1675 243)  (1675 243)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 241)  (1743 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_12_14

 (26 12)  (626 236)  (626 236)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 236)  (634 236)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 236)  (640 236)  LC_6 Logic Functioning bit
 (42 12)  (642 236)  (642 236)  LC_6 Logic Functioning bit
 (52 12)  (652 236)  (652 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (614 237)  (614 237)  routing T_12_14.sp4_r_v_b_40 <X> T_12_14.lc_trk_g3_0
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (626 237)  (626 237)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 237)  (627 237)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 237)  (628 237)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_13_14

 (4 13)  (658 237)  (658 237)  routing T_13_14.sp4_v_t_41 <X> T_13_14.sp4_h_r_9


LogicTile_14_14

 (5 0)  (713 224)  (713 224)  routing T_14_14.sp4_v_b_6 <X> T_14_14.sp4_h_r_0
 (12 0)  (720 224)  (720 224)  routing T_14_14.sp4_v_t_39 <X> T_14_14.sp4_h_r_2
 (4 1)  (712 225)  (712 225)  routing T_14_14.sp4_v_b_6 <X> T_14_14.sp4_h_r_0
 (6 1)  (714 225)  (714 225)  routing T_14_14.sp4_v_b_6 <X> T_14_14.sp4_h_r_0
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 230)  (736 230)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 230)  (742 230)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (48 6)  (756 230)  (756 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (26 7)  (734 231)  (734 231)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 231)  (739 231)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 231)  (740 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (741 231)  (741 231)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.input_2_3
 (34 7)  (742 231)  (742 231)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.input_2_3
 (40 7)  (748 231)  (748 231)  LC_3 Logic Functioning bit
 (25 8)  (733 232)  (733 232)  routing T_14_14.sp4_v_t_23 <X> T_14_14.lc_trk_g2_2
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (731 233)  (731 233)  routing T_14_14.sp4_v_t_23 <X> T_14_14.lc_trk_g2_2
 (25 9)  (733 233)  (733 233)  routing T_14_14.sp4_v_t_23 <X> T_14_14.lc_trk_g2_2
 (21 10)  (729 234)  (729 234)  routing T_14_14.sp4_v_t_26 <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (731 234)  (731 234)  routing T_14_14.sp4_v_t_26 <X> T_14_14.lc_trk_g2_7
 (21 11)  (729 235)  (729 235)  routing T_14_14.sp4_v_t_26 <X> T_14_14.lc_trk_g2_7
 (5 12)  (713 236)  (713 236)  routing T_14_14.sp4_v_t_44 <X> T_14_14.sp4_h_r_9
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (731 236)  (731 236)  routing T_14_14.sp12_v_b_19 <X> T_14_14.lc_trk_g3_3
 (15 13)  (723 237)  (723 237)  routing T_14_14.sp4_v_t_29 <X> T_14_14.lc_trk_g3_0
 (16 13)  (724 237)  (724 237)  routing T_14_14.sp4_v_t_29 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (729 237)  (729 237)  routing T_14_14.sp12_v_b_19 <X> T_14_14.lc_trk_g3_3


LogicTile_15_14

 (27 0)  (789 224)  (789 224)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 224)  (790 224)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (37 0)  (799 224)  (799 224)  LC_0 Logic Functioning bit
 (38 0)  (800 224)  (800 224)  LC_0 Logic Functioning bit
 (39 0)  (801 224)  (801 224)  LC_0 Logic Functioning bit
 (44 0)  (806 224)  (806 224)  LC_0 Logic Functioning bit
 (45 0)  (807 224)  (807 224)  LC_0 Logic Functioning bit
 (40 1)  (802 225)  (802 225)  LC_0 Logic Functioning bit
 (41 1)  (803 225)  (803 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (43 1)  (805 225)  (805 225)  LC_0 Logic Functioning bit
 (45 1)  (807 225)  (807 225)  LC_0 Logic Functioning bit
 (50 1)  (812 225)  (812 225)  Carry_In_Mux bit 

 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (789 226)  (789 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (39 2)  (801 226)  (801 226)  LC_1 Logic Functioning bit
 (44 2)  (806 226)  (806 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (0 3)  (762 227)  (762 227)  routing T_15_14.glb_netwk_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (40 3)  (802 227)  (802 227)  LC_1 Logic Functioning bit
 (41 3)  (803 227)  (803 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (43 3)  (805 227)  (805 227)  LC_1 Logic Functioning bit
 (45 3)  (807 227)  (807 227)  LC_1 Logic Functioning bit
 (21 4)  (783 228)  (783 228)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 228)  (787 228)  routing T_15_14.wire_logic_cluster/lc_2/out <X> T_15_14.lc_trk_g1_2
 (27 4)  (789 228)  (789 228)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (37 4)  (799 228)  (799 228)  LC_2 Logic Functioning bit
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (44 4)  (806 228)  (806 228)  LC_2 Logic Functioning bit
 (45 4)  (807 228)  (807 228)  LC_2 Logic Functioning bit
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 229)  (802 229)  LC_2 Logic Functioning bit
 (41 5)  (803 229)  (803 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (45 5)  (807 229)  (807 229)  LC_2 Logic Functioning bit
 (15 6)  (777 230)  (777 230)  routing T_15_14.sp4_h_r_13 <X> T_15_14.lc_trk_g1_5
 (16 6)  (778 230)  (778 230)  routing T_15_14.sp4_h_r_13 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (780 230)  (780 230)  routing T_15_14.sp4_h_r_13 <X> T_15_14.lc_trk_g1_5
 (21 6)  (783 230)  (783 230)  routing T_15_14.wire_logic_cluster/lc_7/out <X> T_15_14.lc_trk_g1_7
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 230)  (787 230)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g1_6
 (27 6)  (789 230)  (789 230)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (37 6)  (799 230)  (799 230)  LC_3 Logic Functioning bit
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (44 6)  (806 230)  (806 230)  LC_3 Logic Functioning bit
 (45 6)  (807 230)  (807 230)  LC_3 Logic Functioning bit
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 231)  (792 231)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 231)  (802 231)  LC_3 Logic Functioning bit
 (41 7)  (803 231)  (803 231)  LC_3 Logic Functioning bit
 (42 7)  (804 231)  (804 231)  LC_3 Logic Functioning bit
 (43 7)  (805 231)  (805 231)  LC_3 Logic Functioning bit
 (45 7)  (807 231)  (807 231)  LC_3 Logic Functioning bit
 (27 8)  (789 232)  (789 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 232)  (790 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 232)  (792 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (37 8)  (799 232)  (799 232)  LC_4 Logic Functioning bit
 (38 8)  (800 232)  (800 232)  LC_4 Logic Functioning bit
 (39 8)  (801 232)  (801 232)  LC_4 Logic Functioning bit
 (44 8)  (806 232)  (806 232)  LC_4 Logic Functioning bit
 (45 8)  (807 232)  (807 232)  LC_4 Logic Functioning bit
 (40 9)  (802 233)  (802 233)  LC_4 Logic Functioning bit
 (41 9)  (803 233)  (803 233)  LC_4 Logic Functioning bit
 (42 9)  (804 233)  (804 233)  LC_4 Logic Functioning bit
 (43 9)  (805 233)  (805 233)  LC_4 Logic Functioning bit
 (45 9)  (807 233)  (807 233)  LC_4 Logic Functioning bit
 (27 10)  (789 234)  (789 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 234)  (790 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 234)  (792 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (37 10)  (799 234)  (799 234)  LC_5 Logic Functioning bit
 (38 10)  (800 234)  (800 234)  LC_5 Logic Functioning bit
 (39 10)  (801 234)  (801 234)  LC_5 Logic Functioning bit
 (44 10)  (806 234)  (806 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (40 11)  (802 235)  (802 235)  LC_5 Logic Functioning bit
 (41 11)  (803 235)  (803 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (43 11)  (805 235)  (805 235)  LC_5 Logic Functioning bit
 (45 11)  (807 235)  (807 235)  LC_5 Logic Functioning bit
 (14 12)  (776 236)  (776 236)  routing T_15_14.wire_logic_cluster/lc_0/out <X> T_15_14.lc_trk_g3_0
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 236)  (780 236)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g3_1
 (27 12)  (789 236)  (789 236)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 236)  (798 236)  LC_6 Logic Functioning bit
 (37 12)  (799 236)  (799 236)  LC_6 Logic Functioning bit
 (38 12)  (800 236)  (800 236)  LC_6 Logic Functioning bit
 (39 12)  (801 236)  (801 236)  LC_6 Logic Functioning bit
 (44 12)  (806 236)  (806 236)  LC_6 Logic Functioning bit
 (45 12)  (807 236)  (807 236)  LC_6 Logic Functioning bit
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 237)  (792 237)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 237)  (802 237)  LC_6 Logic Functioning bit
 (41 13)  (803 237)  (803 237)  LC_6 Logic Functioning bit
 (42 13)  (804 237)  (804 237)  LC_6 Logic Functioning bit
 (43 13)  (805 237)  (805 237)  LC_6 Logic Functioning bit
 (45 13)  (807 237)  (807 237)  LC_6 Logic Functioning bit
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 238)  (776 238)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g3_4
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 238)  (780 238)  routing T_15_14.wire_logic_cluster/lc_5/out <X> T_15_14.lc_trk_g3_5
 (27 14)  (789 238)  (789 238)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 238)  (792 238)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (799 238)  (799 238)  LC_7 Logic Functioning bit
 (39 14)  (801 238)  (801 238)  LC_7 Logic Functioning bit
 (41 14)  (803 238)  (803 238)  LC_7 Logic Functioning bit
 (43 14)  (805 238)  (805 238)  LC_7 Logic Functioning bit
 (45 14)  (807 238)  (807 238)  LC_7 Logic Functioning bit
 (0 15)  (762 239)  (762 239)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 239)  (763 239)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 239)  (779 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 239)  (792 239)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 239)  (799 239)  LC_7 Logic Functioning bit
 (39 15)  (801 239)  (801 239)  LC_7 Logic Functioning bit
 (41 15)  (803 239)  (803 239)  LC_7 Logic Functioning bit
 (43 15)  (805 239)  (805 239)  LC_7 Logic Functioning bit
 (45 15)  (807 239)  (807 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (12 0)  (828 224)  (828 224)  routing T_16_14.sp4_v_t_39 <X> T_16_14.sp4_h_r_2
 (22 1)  (838 225)  (838 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (841 225)  (841 225)  routing T_16_14.sp4_r_v_b_33 <X> T_16_14.lc_trk_g0_2
 (27 4)  (843 228)  (843 228)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 228)  (844 228)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 228)  (846 228)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (40 4)  (856 228)  (856 228)  LC_2 Logic Functioning bit
 (41 4)  (857 228)  (857 228)  LC_2 Logic Functioning bit
 (42 4)  (858 228)  (858 228)  LC_2 Logic Functioning bit
 (43 4)  (859 228)  (859 228)  LC_2 Logic Functioning bit
 (22 5)  (838 229)  (838 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (839 229)  (839 229)  routing T_16_14.sp4_v_b_18 <X> T_16_14.lc_trk_g1_2
 (24 5)  (840 229)  (840 229)  routing T_16_14.sp4_v_b_18 <X> T_16_14.lc_trk_g1_2
 (26 5)  (842 229)  (842 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 229)  (844 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 229)  (848 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (849 229)  (849 229)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.input_2_2
 (34 5)  (850 229)  (850 229)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.input_2_2
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (39 5)  (855 229)  (855 229)  LC_2 Logic Functioning bit
 (40 5)  (856 229)  (856 229)  LC_2 Logic Functioning bit
 (41 5)  (857 229)  (857 229)  LC_2 Logic Functioning bit
 (42 5)  (858 229)  (858 229)  LC_2 Logic Functioning bit
 (15 8)  (831 232)  (831 232)  routing T_16_14.tnr_op_1 <X> T_16_14.lc_trk_g2_1
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 233)  (839 233)  routing T_16_14.sp4_h_l_15 <X> T_16_14.lc_trk_g2_2
 (24 9)  (840 233)  (840 233)  routing T_16_14.sp4_h_l_15 <X> T_16_14.lc_trk_g2_2
 (25 9)  (841 233)  (841 233)  routing T_16_14.sp4_h_l_15 <X> T_16_14.lc_trk_g2_2
 (16 10)  (832 234)  (832 234)  routing T_16_14.sp4_v_t_16 <X> T_16_14.lc_trk_g2_5
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (834 234)  (834 234)  routing T_16_14.sp4_v_t_16 <X> T_16_14.lc_trk_g2_5
 (26 10)  (842 234)  (842 234)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 234)  (844 234)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 234)  (845 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (38 10)  (854 234)  (854 234)  LC_5 Logic Functioning bit
 (14 11)  (830 235)  (830 235)  routing T_16_14.sp12_v_b_20 <X> T_16_14.lc_trk_g2_4
 (16 11)  (832 235)  (832 235)  routing T_16_14.sp12_v_b_20 <X> T_16_14.lc_trk_g2_4
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (838 235)  (838 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 235)  (841 235)  routing T_16_14.sp4_r_v_b_38 <X> T_16_14.lc_trk_g2_6
 (28 11)  (844 235)  (844 235)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 235)  (846 235)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 235)  (847 235)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 235)  (848 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (849 235)  (849 235)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.input_2_5
 (15 12)  (831 236)  (831 236)  routing T_16_14.sp4_h_r_33 <X> T_16_14.lc_trk_g3_1
 (16 12)  (832 236)  (832 236)  routing T_16_14.sp4_h_r_33 <X> T_16_14.lc_trk_g3_1
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (834 236)  (834 236)  routing T_16_14.sp4_h_r_33 <X> T_16_14.lc_trk_g3_1
 (26 12)  (842 236)  (842 236)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 236)  (844 236)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 236)  (846 236)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 236)  (856 236)  LC_6 Logic Functioning bit
 (41 12)  (857 236)  (857 236)  LC_6 Logic Functioning bit
 (42 12)  (858 236)  (858 236)  LC_6 Logic Functioning bit
 (43 12)  (859 236)  (859 236)  LC_6 Logic Functioning bit
 (28 13)  (844 237)  (844 237)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 237)  (848 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (849 237)  (849 237)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.input_2_6
 (35 13)  (851 237)  (851 237)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.input_2_6
 (40 13)  (856 237)  (856 237)  LC_6 Logic Functioning bit
 (41 13)  (857 237)  (857 237)  LC_6 Logic Functioning bit
 (42 13)  (858 237)  (858 237)  LC_6 Logic Functioning bit
 (14 14)  (830 238)  (830 238)  routing T_16_14.sp4_h_r_44 <X> T_16_14.lc_trk_g3_4
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (844 238)  (844 238)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 238)  (846 238)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 238)  (847 238)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 238)  (849 238)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 238)  (850 238)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 238)  (853 238)  LC_7 Logic Functioning bit
 (42 14)  (858 238)  (858 238)  LC_7 Logic Functioning bit
 (50 14)  (866 238)  (866 238)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (830 239)  (830 239)  routing T_16_14.sp4_h_r_44 <X> T_16_14.lc_trk_g3_4
 (15 15)  (831 239)  (831 239)  routing T_16_14.sp4_h_r_44 <X> T_16_14.lc_trk_g3_4
 (16 15)  (832 239)  (832 239)  routing T_16_14.sp4_h_r_44 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (842 239)  (842 239)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 239)  (843 239)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 239)  (846 239)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 239)  (852 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (15 0)  (889 224)  (889 224)  routing T_17_14.top_op_1 <X> T_17_14.lc_trk_g0_1
 (17 0)  (891 224)  (891 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (900 224)  (900 224)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 224)  (905 224)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 224)  (907 224)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 224)  (911 224)  LC_0 Logic Functioning bit
 (39 0)  (913 224)  (913 224)  LC_0 Logic Functioning bit
 (40 0)  (914 224)  (914 224)  LC_0 Logic Functioning bit
 (42 0)  (916 224)  (916 224)  LC_0 Logic Functioning bit
 (18 1)  (892 225)  (892 225)  routing T_17_14.top_op_1 <X> T_17_14.lc_trk_g0_1
 (28 1)  (902 225)  (902 225)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 225)  (906 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (907 225)  (907 225)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.input_2_0
 (35 1)  (909 225)  (909 225)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.input_2_0
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (40 1)  (914 225)  (914 225)  LC_0 Logic Functioning bit
 (14 2)  (888 226)  (888 226)  routing T_17_14.sp4_v_b_4 <X> T_17_14.lc_trk_g0_4
 (26 2)  (900 226)  (900 226)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 226)  (901 226)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 226)  (902 226)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 226)  (908 226)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 226)  (911 226)  LC_1 Logic Functioning bit
 (42 2)  (916 226)  (916 226)  LC_1 Logic Functioning bit
 (50 2)  (924 226)  (924 226)  Cascade bit: LH_LC01_inmux02_5

 (16 3)  (890 227)  (890 227)  routing T_17_14.sp4_v_b_4 <X> T_17_14.lc_trk_g0_4
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (900 227)  (900 227)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 227)  (901 227)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 227)  (902 227)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (911 227)  (911 227)  LC_1 Logic Functioning bit
 (15 4)  (889 228)  (889 228)  routing T_17_14.sp4_h_r_1 <X> T_17_14.lc_trk_g1_1
 (16 4)  (890 228)  (890 228)  routing T_17_14.sp4_h_r_1 <X> T_17_14.lc_trk_g1_1
 (17 4)  (891 228)  (891 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (892 229)  (892 229)  routing T_17_14.sp4_h_r_1 <X> T_17_14.lc_trk_g1_1
 (16 6)  (890 230)  (890 230)  routing T_17_14.sp4_v_b_13 <X> T_17_14.lc_trk_g1_5
 (17 6)  (891 230)  (891 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 230)  (892 230)  routing T_17_14.sp4_v_b_13 <X> T_17_14.lc_trk_g1_5
 (27 6)  (901 230)  (901 230)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 230)  (904 230)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 230)  (905 230)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 230)  (907 230)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 230)  (909 230)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.input_2_3
 (39 6)  (913 230)  (913 230)  LC_3 Logic Functioning bit
 (40 6)  (914 230)  (914 230)  LC_3 Logic Functioning bit
 (42 6)  (916 230)  (916 230)  LC_3 Logic Functioning bit
 (18 7)  (892 231)  (892 231)  routing T_17_14.sp4_v_b_13 <X> T_17_14.lc_trk_g1_5
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 231)  (906 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (907 231)  (907 231)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.input_2_3
 (35 7)  (909 231)  (909 231)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.input_2_3
 (36 7)  (910 231)  (910 231)  LC_3 Logic Functioning bit
 (38 7)  (912 231)  (912 231)  LC_3 Logic Functioning bit
 (41 7)  (915 231)  (915 231)  LC_3 Logic Functioning bit
 (43 7)  (917 231)  (917 231)  LC_3 Logic Functioning bit
 (26 8)  (900 232)  (900 232)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 232)  (901 232)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 232)  (902 232)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 232)  (904 232)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 232)  (908 232)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 232)  (911 232)  LC_4 Logic Functioning bit
 (42 8)  (916 232)  (916 232)  LC_4 Logic Functioning bit
 (50 8)  (924 232)  (924 232)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 233)  (899 233)  routing T_17_14.sp4_r_v_b_34 <X> T_17_14.lc_trk_g2_2
 (26 9)  (900 233)  (900 233)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 233)  (901 233)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 233)  (902 233)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 233)  (904 233)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 233)  (905 233)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 233)  (910 233)  LC_4 Logic Functioning bit
 (14 10)  (888 234)  (888 234)  routing T_17_14.sp4_h_r_44 <X> T_17_14.lc_trk_g2_4
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (895 234)  (895 234)  routing T_17_14.sp4_h_r_39 <X> T_17_14.lc_trk_g2_7
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (897 234)  (897 234)  routing T_17_14.sp4_h_r_39 <X> T_17_14.lc_trk_g2_7
 (24 10)  (898 234)  (898 234)  routing T_17_14.sp4_h_r_39 <X> T_17_14.lc_trk_g2_7
 (14 11)  (888 235)  (888 235)  routing T_17_14.sp4_h_r_44 <X> T_17_14.lc_trk_g2_4
 (15 11)  (889 235)  (889 235)  routing T_17_14.sp4_h_r_44 <X> T_17_14.lc_trk_g2_4
 (16 11)  (890 235)  (890 235)  routing T_17_14.sp4_h_r_44 <X> T_17_14.lc_trk_g2_4
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (892 235)  (892 235)  routing T_17_14.sp4_r_v_b_37 <X> T_17_14.lc_trk_g2_5
 (15 12)  (889 236)  (889 236)  routing T_17_14.tnl_op_1 <X> T_17_14.lc_trk_g3_1
 (17 12)  (891 236)  (891 236)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (899 236)  (899 236)  routing T_17_14.sp4_h_r_34 <X> T_17_14.lc_trk_g3_2
 (26 12)  (900 236)  (900 236)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 236)  (905 236)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 236)  (907 236)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 236)  (909 236)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.input_2_6
 (39 12)  (913 236)  (913 236)  LC_6 Logic Functioning bit
 (40 12)  (914 236)  (914 236)  LC_6 Logic Functioning bit
 (42 12)  (916 236)  (916 236)  LC_6 Logic Functioning bit
 (18 13)  (892 237)  (892 237)  routing T_17_14.tnl_op_1 <X> T_17_14.lc_trk_g3_1
 (22 13)  (896 237)  (896 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (897 237)  (897 237)  routing T_17_14.sp4_h_r_34 <X> T_17_14.lc_trk_g3_2
 (24 13)  (898 237)  (898 237)  routing T_17_14.sp4_h_r_34 <X> T_17_14.lc_trk_g3_2
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 237)  (905 237)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 237)  (906 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (907 237)  (907 237)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.input_2_6
 (37 13)  (911 237)  (911 237)  LC_6 Logic Functioning bit
 (39 13)  (913 237)  (913 237)  LC_6 Logic Functioning bit
 (40 13)  (914 237)  (914 237)  LC_6 Logic Functioning bit
 (42 13)  (916 237)  (916 237)  LC_6 Logic Functioning bit
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (898 238)  (898 238)  routing T_17_14.tnl_op_7 <X> T_17_14.lc_trk_g3_7
 (25 14)  (899 238)  (899 238)  routing T_17_14.sp4_v_b_38 <X> T_17_14.lc_trk_g3_6
 (21 15)  (895 239)  (895 239)  routing T_17_14.tnl_op_7 <X> T_17_14.lc_trk_g3_7
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 239)  (897 239)  routing T_17_14.sp4_v_b_38 <X> T_17_14.lc_trk_g3_6
 (25 15)  (899 239)  (899 239)  routing T_17_14.sp4_v_b_38 <X> T_17_14.lc_trk_g3_6


LogicTile_18_14

 (5 0)  (933 224)  (933 224)  routing T_18_14.sp4_h_l_44 <X> T_18_14.sp4_h_r_0
 (15 0)  (943 224)  (943 224)  routing T_18_14.sp4_h_r_9 <X> T_18_14.lc_trk_g0_1
 (16 0)  (944 224)  (944 224)  routing T_18_14.sp4_h_r_9 <X> T_18_14.lc_trk_g0_1
 (17 0)  (945 224)  (945 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (946 224)  (946 224)  routing T_18_14.sp4_h_r_9 <X> T_18_14.lc_trk_g0_1
 (4 1)  (932 225)  (932 225)  routing T_18_14.sp4_h_l_44 <X> T_18_14.sp4_h_r_0
 (14 1)  (942 225)  (942 225)  routing T_18_14.sp4_h_r_0 <X> T_18_14.lc_trk_g0_0
 (15 1)  (943 225)  (943 225)  routing T_18_14.sp4_h_r_0 <X> T_18_14.lc_trk_g0_0
 (16 1)  (944 225)  (944 225)  routing T_18_14.sp4_h_r_0 <X> T_18_14.lc_trk_g0_0
 (17 1)  (945 225)  (945 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (950 226)  (950 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (951 226)  (951 226)  routing T_18_14.sp4_h_r_7 <X> T_18_14.lc_trk_g0_7
 (24 2)  (952 226)  (952 226)  routing T_18_14.sp4_h_r_7 <X> T_18_14.lc_trk_g0_7
 (27 2)  (955 226)  (955 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 226)  (956 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 226)  (958 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 226)  (959 226)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 226)  (962 226)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (38 2)  (966 226)  (966 226)  LC_1 Logic Functioning bit
 (40 2)  (968 226)  (968 226)  LC_1 Logic Functioning bit
 (41 2)  (969 226)  (969 226)  LC_1 Logic Functioning bit
 (42 2)  (970 226)  (970 226)  LC_1 Logic Functioning bit
 (43 2)  (971 226)  (971 226)  LC_1 Logic Functioning bit
 (45 2)  (973 226)  (973 226)  LC_1 Logic Functioning bit
 (52 2)  (980 226)  (980 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (949 227)  (949 227)  routing T_18_14.sp4_h_r_7 <X> T_18_14.lc_trk_g0_7
 (27 3)  (955 227)  (955 227)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 227)  (956 227)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 227)  (960 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (40 3)  (968 227)  (968 227)  LC_1 Logic Functioning bit
 (41 3)  (969 227)  (969 227)  LC_1 Logic Functioning bit
 (42 3)  (970 227)  (970 227)  LC_1 Logic Functioning bit
 (43 3)  (971 227)  (971 227)  LC_1 Logic Functioning bit
 (0 4)  (928 228)  (928 228)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (943 228)  (943 228)  routing T_18_14.lft_op_1 <X> T_18_14.lc_trk_g1_1
 (17 4)  (945 228)  (945 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (946 228)  (946 228)  routing T_18_14.lft_op_1 <X> T_18_14.lc_trk_g1_1
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (14 6)  (942 230)  (942 230)  routing T_18_14.lft_op_4 <X> T_18_14.lc_trk_g1_4
 (15 6)  (943 230)  (943 230)  routing T_18_14.top_op_5 <X> T_18_14.lc_trk_g1_5
 (17 6)  (945 230)  (945 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (15 7)  (943 231)  (943 231)  routing T_18_14.lft_op_4 <X> T_18_14.lc_trk_g1_4
 (17 7)  (945 231)  (945 231)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (946 231)  (946 231)  routing T_18_14.top_op_5 <X> T_18_14.lc_trk_g1_5
 (22 9)  (950 233)  (950 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (951 233)  (951 233)  routing T_18_14.sp4_h_l_15 <X> T_18_14.lc_trk_g2_2
 (24 9)  (952 233)  (952 233)  routing T_18_14.sp4_h_l_15 <X> T_18_14.lc_trk_g2_2
 (25 9)  (953 233)  (953 233)  routing T_18_14.sp4_h_l_15 <X> T_18_14.lc_trk_g2_2
 (14 10)  (942 234)  (942 234)  routing T_18_14.sp4_v_t_17 <X> T_18_14.lc_trk_g2_4
 (21 10)  (949 234)  (949 234)  routing T_18_14.rgt_op_7 <X> T_18_14.lc_trk_g2_7
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 234)  (952 234)  routing T_18_14.rgt_op_7 <X> T_18_14.lc_trk_g2_7
 (26 10)  (954 234)  (954 234)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 234)  (959 234)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 234)  (961 234)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 234)  (963 234)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.input_2_5
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (42 10)  (970 234)  (970 234)  LC_5 Logic Functioning bit
 (43 10)  (971 234)  (971 234)  LC_5 Logic Functioning bit
 (45 10)  (973 234)  (973 234)  LC_5 Logic Functioning bit
 (47 10)  (975 234)  (975 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (16 11)  (944 235)  (944 235)  routing T_18_14.sp4_v_t_17 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (26 11)  (954 235)  (954 235)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 235)  (960 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (962 235)  (962 235)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.input_2_5
 (36 11)  (964 235)  (964 235)  LC_5 Logic Functioning bit
 (37 11)  (965 235)  (965 235)  LC_5 Logic Functioning bit
 (42 11)  (970 235)  (970 235)  LC_5 Logic Functioning bit
 (43 11)  (971 235)  (971 235)  LC_5 Logic Functioning bit
 (3 12)  (931 236)  (931 236)  routing T_18_14.sp12_v_t_22 <X> T_18_14.sp12_h_r_1
 (14 12)  (942 236)  (942 236)  routing T_18_14.bnl_op_0 <X> T_18_14.lc_trk_g3_0
 (26 12)  (954 236)  (954 236)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 236)  (959 236)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 236)  (961 236)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 236)  (964 236)  LC_6 Logic Functioning bit
 (37 12)  (965 236)  (965 236)  LC_6 Logic Functioning bit
 (42 12)  (970 236)  (970 236)  LC_6 Logic Functioning bit
 (43 12)  (971 236)  (971 236)  LC_6 Logic Functioning bit
 (45 12)  (973 236)  (973 236)  LC_6 Logic Functioning bit
 (52 12)  (980 236)  (980 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (6 13)  (934 237)  (934 237)  routing T_18_14.sp4_h_l_44 <X> T_18_14.sp4_h_r_9
 (14 13)  (942 237)  (942 237)  routing T_18_14.bnl_op_0 <X> T_18_14.lc_trk_g3_0
 (17 13)  (945 237)  (945 237)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (28 13)  (956 237)  (956 237)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 237)  (959 237)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 237)  (960 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (962 237)  (962 237)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.input_2_6
 (36 13)  (964 237)  (964 237)  LC_6 Logic Functioning bit
 (37 13)  (965 237)  (965 237)  LC_6 Logic Functioning bit
 (43 13)  (971 237)  (971 237)  LC_6 Logic Functioning bit
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 238)  (943 238)  routing T_18_14.rgt_op_5 <X> T_18_14.lc_trk_g3_5
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (946 238)  (946 238)  routing T_18_14.rgt_op_5 <X> T_18_14.lc_trk_g3_5
 (5 15)  (933 239)  (933 239)  routing T_18_14.sp4_h_l_44 <X> T_18_14.sp4_v_t_44


LogicTile_19_14

 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_7 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_7 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 226)  (1007 226)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_7 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 227)  (1004 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 227)  (1005 227)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (25 3)  (1007 227)  (1007 227)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 229)  (982 229)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (15 5)  (997 229)  (997 229)  routing T_19_14.sp4_v_t_5 <X> T_19_14.lc_trk_g1_0
 (16 5)  (998 229)  (998 229)  routing T_19_14.sp4_v_t_5 <X> T_19_14.lc_trk_g1_0
 (17 5)  (999 229)  (999 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (15 6)  (997 230)  (997 230)  routing T_19_14.sp4_h_r_21 <X> T_19_14.lc_trk_g1_5
 (16 6)  (998 230)  (998 230)  routing T_19_14.sp4_h_r_21 <X> T_19_14.lc_trk_g1_5
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1000 230)  (1000 230)  routing T_19_14.sp4_h_r_21 <X> T_19_14.lc_trk_g1_5
 (18 7)  (1000 231)  (1000 231)  routing T_19_14.sp4_h_r_21 <X> T_19_14.lc_trk_g1_5
 (16 8)  (998 232)  (998 232)  routing T_19_14.sp4_v_t_12 <X> T_19_14.lc_trk_g2_1
 (17 8)  (999 232)  (999 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1000 232)  (1000 232)  routing T_19_14.sp4_v_t_12 <X> T_19_14.lc_trk_g2_1
 (22 9)  (1004 233)  (1004 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 233)  (1005 233)  routing T_19_14.sp4_v_b_42 <X> T_19_14.lc_trk_g2_2
 (24 9)  (1006 233)  (1006 233)  routing T_19_14.sp4_v_b_42 <X> T_19_14.lc_trk_g2_2
 (28 10)  (1010 234)  (1010 234)  routing T_19_14.lc_trk_g2_2 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 234)  (1011 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 234)  (1013 234)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 234)  (1014 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 234)  (1016 234)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 234)  (1018 234)  LC_5 Logic Functioning bit
 (38 10)  (1020 234)  (1020 234)  LC_5 Logic Functioning bit
 (45 10)  (1027 234)  (1027 234)  LC_5 Logic Functioning bit
 (27 11)  (1009 235)  (1009 235)  routing T_19_14.lc_trk_g1_0 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 235)  (1011 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 235)  (1012 235)  routing T_19_14.lc_trk_g2_2 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (1018 235)  (1018 235)  LC_5 Logic Functioning bit
 (37 11)  (1019 235)  (1019 235)  LC_5 Logic Functioning bit
 (38 11)  (1020 235)  (1020 235)  LC_5 Logic Functioning bit
 (39 11)  (1021 235)  (1021 235)  LC_5 Logic Functioning bit
 (40 11)  (1022 235)  (1022 235)  LC_5 Logic Functioning bit
 (42 11)  (1024 235)  (1024 235)  LC_5 Logic Functioning bit
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (990 238)  (990 238)  routing T_19_14.sp4_v_t_41 <X> T_19_14.sp4_h_l_47
 (9 14)  (991 238)  (991 238)  routing T_19_14.sp4_v_t_41 <X> T_19_14.sp4_h_l_47
 (10 14)  (992 238)  (992 238)  routing T_19_14.sp4_v_t_41 <X> T_19_14.sp4_h_l_47
 (28 14)  (1010 238)  (1010 238)  routing T_19_14.lc_trk_g2_2 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 238)  (1011 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 238)  (1013 238)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 238)  (1014 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 238)  (1018 238)  LC_7 Logic Functioning bit
 (37 14)  (1019 238)  (1019 238)  LC_7 Logic Functioning bit
 (38 14)  (1020 238)  (1020 238)  LC_7 Logic Functioning bit
 (39 14)  (1021 238)  (1021 238)  LC_7 Logic Functioning bit
 (41 14)  (1023 238)  (1023 238)  LC_7 Logic Functioning bit
 (43 14)  (1025 238)  (1025 238)  LC_7 Logic Functioning bit
 (45 14)  (1027 238)  (1027 238)  LC_7 Logic Functioning bit
 (28 15)  (1010 239)  (1010 239)  routing T_19_14.lc_trk_g2_1 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 239)  (1011 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 239)  (1012 239)  routing T_19_14.lc_trk_g2_2 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 239)  (1013 239)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 239)  (1019 239)  LC_7 Logic Functioning bit
 (39 15)  (1021 239)  (1021 239)  LC_7 Logic Functioning bit


LogicTile_20_14

 (0 0)  (1036 224)  (1036 224)  Negative Clock bit

 (13 0)  (1049 224)  (1049 224)  routing T_20_14.sp4_h_l_39 <X> T_20_14.sp4_v_b_2
 (12 1)  (1048 225)  (1048 225)  routing T_20_14.sp4_h_l_39 <X> T_20_14.sp4_v_b_2
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.glb_netwk_1 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (27 4)  (1063 228)  (1063 228)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 228)  (1064 228)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 228)  (1065 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 228)  (1068 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 228)  (1069 228)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 228)  (1070 228)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 228)  (1072 228)  LC_2 Logic Functioning bit
 (37 4)  (1073 228)  (1073 228)  LC_2 Logic Functioning bit
 (38 4)  (1074 228)  (1074 228)  LC_2 Logic Functioning bit
 (39 4)  (1075 228)  (1075 228)  LC_2 Logic Functioning bit
 (41 4)  (1077 228)  (1077 228)  LC_2 Logic Functioning bit
 (43 4)  (1079 228)  (1079 228)  LC_2 Logic Functioning bit
 (45 4)  (1081 228)  (1081 228)  LC_2 Logic Functioning bit
 (0 5)  (1036 229)  (1036 229)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (26 5)  (1062 229)  (1062 229)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 229)  (1063 229)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 229)  (1064 229)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 229)  (1067 229)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 229)  (1073 229)  LC_2 Logic Functioning bit
 (39 5)  (1075 229)  (1075 229)  LC_2 Logic Functioning bit
 (47 5)  (1083 229)  (1083 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (22 12)  (1058 236)  (1058 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (1061 236)  (1061 236)  routing T_20_14.sp4_h_r_34 <X> T_20_14.lc_trk_g3_2
 (14 13)  (1050 237)  (1050 237)  routing T_20_14.sp4_r_v_b_40 <X> T_20_14.lc_trk_g3_0
 (17 13)  (1053 237)  (1053 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (1058 237)  (1058 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 237)  (1059 237)  routing T_20_14.sp4_h_r_34 <X> T_20_14.lc_trk_g3_2
 (24 13)  (1060 237)  (1060 237)  routing T_20_14.sp4_h_r_34 <X> T_20_14.lc_trk_g3_2
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.glb_netwk_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_14

 (26 0)  (1116 224)  (1116 224)  routing T_21_14.lc_trk_g0_6 <X> T_21_14.wire_logic_cluster/lc_0/in_0
 (31 0)  (1121 224)  (1121 224)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 224)  (1122 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 224)  (1126 224)  LC_0 Logic Functioning bit
 (38 0)  (1128 224)  (1128 224)  LC_0 Logic Functioning bit
 (39 0)  (1129 224)  (1129 224)  LC_0 Logic Functioning bit
 (43 0)  (1133 224)  (1133 224)  LC_0 Logic Functioning bit
 (45 0)  (1135 224)  (1135 224)  LC_0 Logic Functioning bit
 (26 1)  (1116 225)  (1116 225)  routing T_21_14.lc_trk_g0_6 <X> T_21_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 225)  (1119 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 225)  (1121 225)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 225)  (1122 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1123 225)  (1123 225)  routing T_21_14.lc_trk_g2_0 <X> T_21_14.input_2_0
 (37 1)  (1127 225)  (1127 225)  LC_0 Logic Functioning bit
 (38 1)  (1128 225)  (1128 225)  LC_0 Logic Functioning bit
 (39 1)  (1129 225)  (1129 225)  LC_0 Logic Functioning bit
 (42 1)  (1132 225)  (1132 225)  LC_0 Logic Functioning bit
 (53 1)  (1143 225)  (1143 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1090 226)  (1090 226)  routing T_21_14.glb_netwk_7 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 226)  (1091 226)  routing T_21_14.glb_netwk_7 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (1111 226)  (1111 226)  routing T_21_14.sp12_h_l_4 <X> T_21_14.lc_trk_g0_7
 (22 2)  (1112 226)  (1112 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1114 226)  (1114 226)  routing T_21_14.sp12_h_l_4 <X> T_21_14.lc_trk_g0_7
 (0 3)  (1090 227)  (1090 227)  routing T_21_14.glb_netwk_7 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (21 3)  (1111 227)  (1111 227)  routing T_21_14.sp12_h_l_4 <X> T_21_14.lc_trk_g0_7
 (22 3)  (1112 227)  (1112 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1115 227)  (1115 227)  routing T_21_14.sp4_r_v_b_30 <X> T_21_14.lc_trk_g0_6
 (1 4)  (1091 228)  (1091 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 229)  (1090 229)  routing T_21_14.glb_netwk_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (15 9)  (1105 233)  (1105 233)  routing T_21_14.sp4_v_t_29 <X> T_21_14.lc_trk_g2_0
 (16 9)  (1106 233)  (1106 233)  routing T_21_14.sp4_v_t_29 <X> T_21_14.lc_trk_g2_0
 (17 9)  (1107 233)  (1107 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (15 10)  (1105 234)  (1105 234)  routing T_21_14.sp4_h_r_45 <X> T_21_14.lc_trk_g2_5
 (16 10)  (1106 234)  (1106 234)  routing T_21_14.sp4_h_r_45 <X> T_21_14.lc_trk_g2_5
 (17 10)  (1107 234)  (1107 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1108 234)  (1108 234)  routing T_21_14.sp4_h_r_45 <X> T_21_14.lc_trk_g2_5
 (26 10)  (1116 234)  (1116 234)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (1118 234)  (1118 234)  routing T_21_14.lc_trk_g2_0 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 234)  (1119 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 234)  (1121 234)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 234)  (1122 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 234)  (1123 234)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 234)  (1126 234)  LC_5 Logic Functioning bit
 (38 10)  (1128 234)  (1128 234)  LC_5 Logic Functioning bit
 (45 10)  (1135 234)  (1135 234)  LC_5 Logic Functioning bit
 (18 11)  (1108 235)  (1108 235)  routing T_21_14.sp4_h_r_45 <X> T_21_14.lc_trk_g2_5
 (22 11)  (1112 235)  (1112 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1113 235)  (1113 235)  routing T_21_14.sp4_v_b_46 <X> T_21_14.lc_trk_g2_6
 (24 11)  (1114 235)  (1114 235)  routing T_21_14.sp4_v_b_46 <X> T_21_14.lc_trk_g2_6
 (28 11)  (1118 235)  (1118 235)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 235)  (1119 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 235)  (1121 235)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 235)  (1126 235)  LC_5 Logic Functioning bit
 (37 11)  (1127 235)  (1127 235)  LC_5 Logic Functioning bit
 (38 11)  (1128 235)  (1128 235)  LC_5 Logic Functioning bit
 (39 11)  (1129 235)  (1129 235)  LC_5 Logic Functioning bit
 (40 11)  (1130 235)  (1130 235)  LC_5 Logic Functioning bit
 (42 11)  (1132 235)  (1132 235)  LC_5 Logic Functioning bit
 (47 11)  (1137 235)  (1137 235)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (0 14)  (1090 238)  (1090 238)  routing T_21_14.glb_netwk_4 <X> T_21_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 238)  (1091 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_14

 (0 2)  (1144 226)  (1144 226)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 226)  (1145 226)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 226)  (1146 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 227)  (1144 227)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 4)  (1145 228)  (1145 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1144 229)  (1144 229)  routing T_22_14.glb_netwk_3 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (3 6)  (1147 230)  (1147 230)  routing T_22_14.sp12_h_r_0 <X> T_22_14.sp12_v_t_23
 (15 6)  (1159 230)  (1159 230)  routing T_22_14.sp4_v_b_21 <X> T_22_14.lc_trk_g1_5
 (16 6)  (1160 230)  (1160 230)  routing T_22_14.sp4_v_b_21 <X> T_22_14.lc_trk_g1_5
 (17 6)  (1161 230)  (1161 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (31 6)  (1175 230)  (1175 230)  routing T_22_14.lc_trk_g2_4 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 230)  (1176 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 230)  (1177 230)  routing T_22_14.lc_trk_g2_4 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 230)  (1180 230)  LC_3 Logic Functioning bit
 (38 6)  (1182 230)  (1182 230)  LC_3 Logic Functioning bit
 (39 6)  (1183 230)  (1183 230)  LC_3 Logic Functioning bit
 (43 6)  (1187 230)  (1187 230)  LC_3 Logic Functioning bit
 (45 6)  (1189 230)  (1189 230)  LC_3 Logic Functioning bit
 (3 7)  (1147 231)  (1147 231)  routing T_22_14.sp12_h_r_0 <X> T_22_14.sp12_v_t_23
 (28 7)  (1172 231)  (1172 231)  routing T_22_14.lc_trk_g2_1 <X> T_22_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 231)  (1173 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1176 231)  (1176 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1177 231)  (1177 231)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.input_2_3
 (34 7)  (1178 231)  (1178 231)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.input_2_3
 (35 7)  (1179 231)  (1179 231)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.input_2_3
 (37 7)  (1181 231)  (1181 231)  LC_3 Logic Functioning bit
 (38 7)  (1182 231)  (1182 231)  LC_3 Logic Functioning bit
 (39 7)  (1183 231)  (1183 231)  LC_3 Logic Functioning bit
 (42 7)  (1186 231)  (1186 231)  LC_3 Logic Functioning bit
 (48 7)  (1192 231)  (1192 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (1159 232)  (1159 232)  routing T_22_14.sp4_v_t_28 <X> T_22_14.lc_trk_g2_1
 (16 8)  (1160 232)  (1160 232)  routing T_22_14.sp4_v_t_28 <X> T_22_14.lc_trk_g2_1
 (17 8)  (1161 232)  (1161 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (1166 232)  (1166 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1167 232)  (1167 232)  routing T_22_14.sp12_v_b_19 <X> T_22_14.lc_trk_g2_3
 (21 9)  (1165 233)  (1165 233)  routing T_22_14.sp12_v_b_19 <X> T_22_14.lc_trk_g2_3
 (12 10)  (1156 234)  (1156 234)  routing T_22_14.sp4_v_t_39 <X> T_22_14.sp4_h_l_45
 (11 11)  (1155 235)  (1155 235)  routing T_22_14.sp4_v_t_39 <X> T_22_14.sp4_h_l_45
 (13 11)  (1157 235)  (1157 235)  routing T_22_14.sp4_v_t_39 <X> T_22_14.sp4_h_l_45
 (14 11)  (1158 235)  (1158 235)  routing T_22_14.sp4_r_v_b_36 <X> T_22_14.lc_trk_g2_4
 (17 11)  (1161 235)  (1161 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 12)  (1170 236)  (1170 236)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 236)  (1171 236)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 236)  (1172 236)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 236)  (1173 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 236)  (1176 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 236)  (1177 236)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 236)  (1180 236)  LC_6 Logic Functioning bit
 (37 12)  (1181 236)  (1181 236)  LC_6 Logic Functioning bit
 (38 12)  (1182 236)  (1182 236)  LC_6 Logic Functioning bit
 (39 12)  (1183 236)  (1183 236)  LC_6 Logic Functioning bit
 (41 12)  (1185 236)  (1185 236)  LC_6 Logic Functioning bit
 (43 12)  (1187 236)  (1187 236)  LC_6 Logic Functioning bit
 (45 12)  (1189 236)  (1189 236)  LC_6 Logic Functioning bit
 (22 13)  (1166 237)  (1166 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1169 237)  (1169 237)  routing T_22_14.sp4_r_v_b_42 <X> T_22_14.lc_trk_g3_2
 (27 13)  (1171 237)  (1171 237)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 237)  (1173 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 237)  (1174 237)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 237)  (1175 237)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (37 13)  (1181 237)  (1181 237)  LC_6 Logic Functioning bit
 (39 13)  (1183 237)  (1183 237)  LC_6 Logic Functioning bit
 (51 13)  (1195 237)  (1195 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (1144 238)  (1144 238)  routing T_22_14.glb_netwk_4 <X> T_22_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 238)  (1145 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (1152 238)  (1152 238)  routing T_22_14.sp4_v_t_41 <X> T_22_14.sp4_h_l_47
 (9 14)  (1153 238)  (1153 238)  routing T_22_14.sp4_v_t_41 <X> T_22_14.sp4_h_l_47
 (10 14)  (1154 238)  (1154 238)  routing T_22_14.sp4_v_t_41 <X> T_22_14.sp4_h_l_47


LogicTile_29_14

 (3 9)  (1513 233)  (1513 233)  routing T_29_14.sp12_h_l_22 <X> T_29_14.sp12_v_b_1


LogicTile_30_14

 (3 2)  (1567 226)  (1567 226)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 9)  (1567 233)  (1567 233)  routing T_30_14.sp12_h_l_22 <X> T_30_14.sp12_v_b_1


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_11_13

 (9 0)  (555 208)  (555 208)  routing T_11_13.sp4_v_t_36 <X> T_11_13.sp4_h_r_1
 (8 11)  (554 219)  (554 219)  routing T_11_13.sp4_h_r_7 <X> T_11_13.sp4_v_t_42
 (9 11)  (555 219)  (555 219)  routing T_11_13.sp4_h_r_7 <X> T_11_13.sp4_v_t_42


LogicTile_14_13

 (12 4)  (720 212)  (720 212)  routing T_14_13.sp4_v_t_40 <X> T_14_13.sp4_h_r_5


LogicTile_15_13

 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 210)  (777 210)  routing T_15_13.sp12_h_r_5 <X> T_15_13.lc_trk_g0_5
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (780 210)  (780 210)  routing T_15_13.sp12_h_r_5 <X> T_15_13.lc_trk_g0_5
 (18 3)  (780 211)  (780 211)  routing T_15_13.sp12_h_r_5 <X> T_15_13.lc_trk_g0_5
 (0 4)  (762 212)  (762 212)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 4)  (763 212)  (763 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (771 212)  (771 212)  routing T_15_13.sp4_h_l_36 <X> T_15_13.sp4_h_r_4
 (10 4)  (772 212)  (772 212)  routing T_15_13.sp4_h_l_36 <X> T_15_13.sp4_h_r_4
 (0 5)  (762 213)  (762 213)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 5)  (763 213)  (763 213)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (8 10)  (770 218)  (770 218)  routing T_15_13.sp4_h_r_7 <X> T_15_13.sp4_h_l_42
 (26 10)  (788 218)  (788 218)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 218)  (790 218)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 218)  (792 218)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 218)  (793 218)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 218)  (795 218)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 218)  (796 218)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (37 10)  (799 218)  (799 218)  LC_5 Logic Functioning bit
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (45 10)  (807 218)  (807 218)  LC_5 Logic Functioning bit
 (52 10)  (814 218)  (814 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 219)  (785 219)  routing T_15_13.sp4_v_b_46 <X> T_15_13.lc_trk_g2_6
 (24 11)  (786 219)  (786 219)  routing T_15_13.sp4_v_b_46 <X> T_15_13.lc_trk_g2_6
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 219)  (792 219)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 219)  (793 219)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 219)  (794 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (795 219)  (795 219)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.input_2_5
 (34 11)  (796 219)  (796 219)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.input_2_5
 (36 11)  (798 219)  (798 219)  LC_5 Logic Functioning bit
 (37 11)  (799 219)  (799 219)  LC_5 Logic Functioning bit
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (21 12)  (783 220)  (783 220)  routing T_15_13.sp4_v_t_22 <X> T_15_13.lc_trk_g3_3
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 220)  (785 220)  routing T_15_13.sp4_v_t_22 <X> T_15_13.lc_trk_g3_3
 (14 13)  (776 221)  (776 221)  routing T_15_13.sp4_r_v_b_40 <X> T_15_13.lc_trk_g3_0
 (17 13)  (779 221)  (779 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (783 221)  (783 221)  routing T_15_13.sp4_v_t_22 <X> T_15_13.lc_trk_g3_3
 (0 14)  (762 222)  (762 222)  routing T_15_13.glb_netwk_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (784 222)  (784 222)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 222)  (786 222)  routing T_15_13.tnr_op_7 <X> T_15_13.lc_trk_g3_7


LogicTile_16_13

 (22 1)  (838 209)  (838 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 209)  (840 209)  routing T_16_13.top_op_2 <X> T_16_13.lc_trk_g0_2
 (25 1)  (841 209)  (841 209)  routing T_16_13.top_op_2 <X> T_16_13.lc_trk_g0_2
 (26 2)  (842 210)  (842 210)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 210)  (847 210)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 210)  (850 210)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (41 2)  (857 210)  (857 210)  LC_1 Logic Functioning bit
 (28 3)  (844 211)  (844 211)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 211)  (846 211)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 211)  (848 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (850 211)  (850 211)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.input_2_1
 (41 3)  (857 211)  (857 211)  LC_1 Logic Functioning bit
 (43 3)  (859 211)  (859 211)  LC_1 Logic Functioning bit
 (14 4)  (830 212)  (830 212)  routing T_16_13.sp12_h_r_0 <X> T_16_13.lc_trk_g1_0
 (14 5)  (830 213)  (830 213)  routing T_16_13.sp12_h_r_0 <X> T_16_13.lc_trk_g1_0
 (15 5)  (831 213)  (831 213)  routing T_16_13.sp12_h_r_0 <X> T_16_13.lc_trk_g1_0
 (17 5)  (833 213)  (833 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (15 6)  (831 214)  (831 214)  routing T_16_13.top_op_5 <X> T_16_13.lc_trk_g1_5
 (17 6)  (833 214)  (833 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (834 215)  (834 215)  routing T_16_13.top_op_5 <X> T_16_13.lc_trk_g1_5
 (15 10)  (831 218)  (831 218)  routing T_16_13.sp4_v_t_32 <X> T_16_13.lc_trk_g2_5
 (16 10)  (832 218)  (832 218)  routing T_16_13.sp4_v_t_32 <X> T_16_13.lc_trk_g2_5
 (17 10)  (833 218)  (833 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5


LogicTile_17_13

 (26 0)  (900 208)  (900 208)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 208)  (907 208)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 208)  (908 208)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (41 0)  (915 208)  (915 208)  LC_0 Logic Functioning bit
 (43 0)  (917 208)  (917 208)  LC_0 Logic Functioning bit
 (26 1)  (900 209)  (900 209)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 209)  (901 209)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 209)  (902 209)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 209)  (905 209)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (40 1)  (914 209)  (914 209)  LC_0 Logic Functioning bit
 (42 1)  (916 209)  (916 209)  LC_0 Logic Functioning bit
 (13 9)  (887 217)  (887 217)  routing T_17_13.sp4_v_t_38 <X> T_17_13.sp4_h_r_8
 (3 12)  (877 220)  (877 220)  routing T_17_13.sp12_v_t_22 <X> T_17_13.sp12_h_r_1
 (22 13)  (896 221)  (896 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 221)  (897 221)  routing T_17_13.sp4_v_b_42 <X> T_17_13.lc_trk_g3_2
 (24 13)  (898 221)  (898 221)  routing T_17_13.sp4_v_b_42 <X> T_17_13.lc_trk_g3_2
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (895 223)  (895 223)  routing T_17_13.sp4_r_v_b_47 <X> T_17_13.lc_trk_g3_7


LogicTile_18_13

 (15 2)  (943 210)  (943 210)  routing T_18_13.sp4_h_r_21 <X> T_18_13.lc_trk_g0_5
 (16 2)  (944 210)  (944 210)  routing T_18_13.sp4_h_r_21 <X> T_18_13.lc_trk_g0_5
 (17 2)  (945 210)  (945 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (946 210)  (946 210)  routing T_18_13.sp4_h_r_21 <X> T_18_13.lc_trk_g0_5
 (18 3)  (946 211)  (946 211)  routing T_18_13.sp4_h_r_21 <X> T_18_13.lc_trk_g0_5
 (15 8)  (943 216)  (943 216)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g2_1
 (16 8)  (944 216)  (944 216)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g2_1
 (17 8)  (945 216)  (945 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (946 216)  (946 216)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g2_1
 (18 9)  (946 217)  (946 217)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g2_1
 (28 10)  (956 218)  (956 218)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 218)  (958 218)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 218)  (959 218)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 218)  (961 218)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 218)  (962 218)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 218)  (963 218)  routing T_18_13.lc_trk_g0_5 <X> T_18_13.input_2_5
 (22 11)  (950 219)  (950 219)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (952 219)  (952 219)  routing T_18_13.tnl_op_6 <X> T_18_13.lc_trk_g2_6
 (25 11)  (953 219)  (953 219)  routing T_18_13.tnl_op_6 <X> T_18_13.lc_trk_g2_6
 (28 11)  (956 219)  (956 219)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 219)  (957 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 219)  (958 219)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 219)  (960 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (964 219)  (964 219)  LC_5 Logic Functioning bit
 (38 11)  (966 219)  (966 219)  LC_5 Logic Functioning bit
 (41 11)  (969 219)  (969 219)  LC_5 Logic Functioning bit
 (11 12)  (939 220)  (939 220)  routing T_18_13.sp4_h_l_40 <X> T_18_13.sp4_v_b_11
 (13 12)  (941 220)  (941 220)  routing T_18_13.sp4_h_l_40 <X> T_18_13.sp4_v_b_11
 (12 13)  (940 221)  (940 221)  routing T_18_13.sp4_h_l_40 <X> T_18_13.sp4_v_b_11
 (15 14)  (943 222)  (943 222)  routing T_18_13.rgt_op_5 <X> T_18_13.lc_trk_g3_5
 (17 14)  (945 222)  (945 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (946 222)  (946 222)  routing T_18_13.rgt_op_5 <X> T_18_13.lc_trk_g3_5


LogicTile_19_13

 (0 0)  (982 208)  (982 208)  Negative Clock bit

 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_1 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 213)  (982 213)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (22 6)  (1004 214)  (1004 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1005 214)  (1005 214)  routing T_19_13.sp4_h_r_7 <X> T_19_13.lc_trk_g1_7
 (24 6)  (1006 214)  (1006 214)  routing T_19_13.sp4_h_r_7 <X> T_19_13.lc_trk_g1_7
 (21 7)  (1003 215)  (1003 215)  routing T_19_13.sp4_h_r_7 <X> T_19_13.lc_trk_g1_7
 (8 10)  (990 218)  (990 218)  routing T_19_13.sp4_h_r_7 <X> T_19_13.sp4_h_l_42
 (26 10)  (1008 218)  (1008 218)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 218)  (1009 218)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 218)  (1011 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 218)  (1012 218)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 218)  (1015 218)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 218)  (1016 218)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 218)  (1018 218)  LC_5 Logic Functioning bit
 (37 10)  (1019 218)  (1019 218)  LC_5 Logic Functioning bit
 (38 10)  (1020 218)  (1020 218)  LC_5 Logic Functioning bit
 (39 10)  (1021 218)  (1021 218)  LC_5 Logic Functioning bit
 (41 10)  (1023 218)  (1023 218)  LC_5 Logic Functioning bit
 (43 10)  (1025 218)  (1025 218)  LC_5 Logic Functioning bit
 (45 10)  (1027 218)  (1027 218)  LC_5 Logic Functioning bit
 (8 11)  (990 219)  (990 219)  routing T_19_13.sp4_h_r_7 <X> T_19_13.sp4_v_t_42
 (9 11)  (991 219)  (991 219)  routing T_19_13.sp4_h_r_7 <X> T_19_13.sp4_v_t_42
 (27 11)  (1009 219)  (1009 219)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 219)  (1010 219)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 219)  (1011 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 219)  (1012 219)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 219)  (1013 219)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (1019 219)  (1019 219)  LC_5 Logic Functioning bit
 (39 11)  (1021 219)  (1021 219)  LC_5 Logic Functioning bit
 (21 12)  (1003 220)  (1003 220)  routing T_19_13.sp4_v_t_14 <X> T_19_13.lc_trk_g3_3
 (22 12)  (1004 220)  (1004 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 220)  (1005 220)  routing T_19_13.sp4_v_t_14 <X> T_19_13.lc_trk_g3_3
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 222)  (996 222)  routing T_19_13.sp4_v_b_36 <X> T_19_13.lc_trk_g3_4
 (14 15)  (996 223)  (996 223)  routing T_19_13.sp4_v_b_36 <X> T_19_13.lc_trk_g3_4
 (16 15)  (998 223)  (998 223)  routing T_19_13.sp4_v_b_36 <X> T_19_13.lc_trk_g3_4
 (17 15)  (999 223)  (999 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_20_13

 (0 0)  (1036 208)  (1036 208)  Negative Clock bit

 (26 0)  (1062 208)  (1062 208)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 208)  (1063 208)  routing T_20_13.lc_trk_g1_2 <X> T_20_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 208)  (1065 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 208)  (1067 208)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 208)  (1068 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 208)  (1069 208)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 208)  (1070 208)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 208)  (1072 208)  LC_0 Logic Functioning bit
 (38 0)  (1074 208)  (1074 208)  LC_0 Logic Functioning bit
 (45 0)  (1081 208)  (1081 208)  LC_0 Logic Functioning bit
 (47 0)  (1083 208)  (1083 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (1064 209)  (1064 209)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 209)  (1065 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 209)  (1066 209)  routing T_20_13.lc_trk_g1_2 <X> T_20_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 209)  (1067 209)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 209)  (1072 209)  LC_0 Logic Functioning bit
 (37 1)  (1073 209)  (1073 209)  LC_0 Logic Functioning bit
 (38 1)  (1074 209)  (1074 209)  LC_0 Logic Functioning bit
 (39 1)  (1075 209)  (1075 209)  LC_0 Logic Functioning bit
 (40 1)  (1076 209)  (1076 209)  LC_0 Logic Functioning bit
 (42 1)  (1078 209)  (1078 209)  LC_0 Logic Functioning bit
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 211)  (1036 211)  routing T_20_13.glb_netwk_1 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 212)  (1037 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (25 4)  (1061 212)  (1061 212)  routing T_20_13.sp4_h_l_7 <X> T_20_13.lc_trk_g1_2
 (0 5)  (1036 213)  (1036 213)  routing T_20_13.glb_netwk_3 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (22 5)  (1058 213)  (1058 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1059 213)  (1059 213)  routing T_20_13.sp4_h_l_7 <X> T_20_13.lc_trk_g1_2
 (24 5)  (1060 213)  (1060 213)  routing T_20_13.sp4_h_l_7 <X> T_20_13.lc_trk_g1_2
 (25 5)  (1061 213)  (1061 213)  routing T_20_13.sp4_h_l_7 <X> T_20_13.lc_trk_g1_2
 (14 11)  (1050 219)  (1050 219)  routing T_20_13.sp4_h_l_17 <X> T_20_13.lc_trk_g2_4
 (15 11)  (1051 219)  (1051 219)  routing T_20_13.sp4_h_l_17 <X> T_20_13.lc_trk_g2_4
 (16 11)  (1052 219)  (1052 219)  routing T_20_13.sp4_h_l_17 <X> T_20_13.lc_trk_g2_4
 (17 11)  (1053 219)  (1053 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (0 14)  (1036 222)  (1036 222)  routing T_20_13.glb_netwk_4 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 222)  (1037 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (1058 223)  (1058 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1059 223)  (1059 223)  routing T_20_13.sp4_h_r_30 <X> T_20_13.lc_trk_g3_6
 (24 15)  (1060 223)  (1060 223)  routing T_20_13.sp4_h_r_30 <X> T_20_13.lc_trk_g3_6
 (25 15)  (1061 223)  (1061 223)  routing T_20_13.sp4_h_r_30 <X> T_20_13.lc_trk_g3_6


LogicTile_21_13

 (0 2)  (1090 210)  (1090 210)  routing T_21_13.glb_netwk_7 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 210)  (1091 210)  routing T_21_13.glb_netwk_7 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 211)  (1090 211)  routing T_21_13.glb_netwk_7 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (1 4)  (1091 212)  (1091 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 213)  (1090 213)  routing T_21_13.glb_netwk_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (13 6)  (1103 214)  (1103 214)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_v_t_40
 (15 6)  (1105 214)  (1105 214)  routing T_21_13.sp4_h_r_5 <X> T_21_13.lc_trk_g1_5
 (16 6)  (1106 214)  (1106 214)  routing T_21_13.sp4_h_r_5 <X> T_21_13.lc_trk_g1_5
 (17 6)  (1107 214)  (1107 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (12 7)  (1102 215)  (1102 215)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_v_t_40
 (18 7)  (1108 215)  (1108 215)  routing T_21_13.sp4_h_r_5 <X> T_21_13.lc_trk_g1_5
 (22 7)  (1112 215)  (1112 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (15 8)  (1105 216)  (1105 216)  routing T_21_13.sp4_v_t_28 <X> T_21_13.lc_trk_g2_1
 (16 8)  (1106 216)  (1106 216)  routing T_21_13.sp4_v_t_28 <X> T_21_13.lc_trk_g2_1
 (17 8)  (1107 216)  (1107 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (1116 216)  (1116 216)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 216)  (1118 216)  routing T_21_13.lc_trk_g2_1 <X> T_21_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 216)  (1119 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 216)  (1121 216)  routing T_21_13.lc_trk_g1_6 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 216)  (1122 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 216)  (1124 216)  routing T_21_13.lc_trk_g1_6 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 216)  (1126 216)  LC_4 Logic Functioning bit
 (38 8)  (1128 216)  (1128 216)  LC_4 Logic Functioning bit
 (45 8)  (1135 216)  (1135 216)  LC_4 Logic Functioning bit
 (51 8)  (1141 216)  (1141 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (1117 217)  (1117 217)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 217)  (1119 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 217)  (1121 217)  routing T_21_13.lc_trk_g1_6 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 217)  (1126 217)  LC_4 Logic Functioning bit
 (37 9)  (1127 217)  (1127 217)  LC_4 Logic Functioning bit
 (38 9)  (1128 217)  (1128 217)  LC_4 Logic Functioning bit
 (39 9)  (1129 217)  (1129 217)  LC_4 Logic Functioning bit
 (41 9)  (1131 217)  (1131 217)  LC_4 Logic Functioning bit
 (43 9)  (1133 217)  (1133 217)  LC_4 Logic Functioning bit
 (0 14)  (1090 222)  (1090 222)  routing T_21_13.glb_netwk_4 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 222)  (1091 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_13

 (2 0)  (1146 208)  (1146 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 0)  (1158 208)  (1158 208)  routing T_22_13.sp4_h_l_5 <X> T_22_13.lc_trk_g0_0
 (14 1)  (1158 209)  (1158 209)  routing T_22_13.sp4_h_l_5 <X> T_22_13.lc_trk_g0_0
 (15 1)  (1159 209)  (1159 209)  routing T_22_13.sp4_h_l_5 <X> T_22_13.lc_trk_g0_0
 (16 1)  (1160 209)  (1160 209)  routing T_22_13.sp4_h_l_5 <X> T_22_13.lc_trk_g0_0
 (17 1)  (1161 209)  (1161 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (0 2)  (1144 210)  (1144 210)  routing T_22_13.glb_netwk_7 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 210)  (1145 210)  routing T_22_13.glb_netwk_7 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 210)  (1146 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 211)  (1144 211)  routing T_22_13.glb_netwk_7 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (1 4)  (1145 212)  (1145 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1144 213)  (1144 213)  routing T_22_13.glb_netwk_3 <X> T_22_13.wire_logic_cluster/lc_7/cen
 (8 6)  (1152 214)  (1152 214)  routing T_22_13.sp4_v_t_41 <X> T_22_13.sp4_h_l_41
 (9 6)  (1153 214)  (1153 214)  routing T_22_13.sp4_v_t_41 <X> T_22_13.sp4_h_l_41
 (14 9)  (1158 217)  (1158 217)  routing T_22_13.sp12_v_b_16 <X> T_22_13.lc_trk_g2_0
 (16 9)  (1160 217)  (1160 217)  routing T_22_13.sp12_v_b_16 <X> T_22_13.lc_trk_g2_0
 (17 9)  (1161 217)  (1161 217)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (5 10)  (1149 218)  (1149 218)  routing T_22_13.sp4_v_t_43 <X> T_22_13.sp4_h_l_43
 (26 10)  (1170 218)  (1170 218)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (1173 218)  (1173 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 218)  (1176 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 218)  (1177 218)  routing T_22_13.lc_trk_g2_0 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 218)  (1180 218)  LC_5 Logic Functioning bit
 (37 10)  (1181 218)  (1181 218)  LC_5 Logic Functioning bit
 (38 10)  (1182 218)  (1182 218)  LC_5 Logic Functioning bit
 (39 10)  (1183 218)  (1183 218)  LC_5 Logic Functioning bit
 (41 10)  (1185 218)  (1185 218)  LC_5 Logic Functioning bit
 (43 10)  (1187 218)  (1187 218)  LC_5 Logic Functioning bit
 (45 10)  (1189 218)  (1189 218)  LC_5 Logic Functioning bit
 (48 10)  (1192 218)  (1192 218)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (6 11)  (1150 219)  (1150 219)  routing T_22_13.sp4_v_t_43 <X> T_22_13.sp4_h_l_43
 (27 11)  (1171 219)  (1171 219)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 219)  (1172 219)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 219)  (1173 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (1181 219)  (1181 219)  LC_5 Logic Functioning bit
 (39 11)  (1183 219)  (1183 219)  LC_5 Logic Functioning bit
 (0 14)  (1144 222)  (1144 222)  routing T_22_13.glb_netwk_4 <X> T_22_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 222)  (1145 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (1158 223)  (1158 223)  routing T_22_13.sp12_v_b_20 <X> T_22_13.lc_trk_g3_4
 (16 15)  (1160 223)  (1160 223)  routing T_22_13.sp12_v_b_20 <X> T_22_13.lc_trk_g3_4
 (17 15)  (1161 223)  (1161 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_23_13

 (8 10)  (1206 218)  (1206 218)  routing T_23_13.sp4_h_r_7 <X> T_23_13.sp4_h_l_42
 (8 11)  (1206 219)  (1206 219)  routing T_23_13.sp4_h_r_7 <X> T_23_13.sp4_v_t_42
 (9 11)  (1207 219)  (1207 219)  routing T_23_13.sp4_h_r_7 <X> T_23_13.sp4_v_t_42


LogicTile_24_13

 (2 4)  (1254 212)  (1254 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_13

 (3 9)  (1513 217)  (1513 217)  routing T_29_13.sp12_h_l_22 <X> T_29_13.sp12_v_b_1


LogicTile_30_13

 (3 2)  (1567 210)  (1567 210)  routing T_30_13.sp12_v_t_23 <X> T_30_13.sp12_h_l_23
 (19 3)  (1583 211)  (1583 211)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0
 (3 7)  (291 199)  (291 199)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_v_t_23


LogicTile_11_12

 (4 4)  (550 196)  (550 196)  routing T_11_12.sp4_v_t_42 <X> T_11_12.sp4_v_b_3
 (6 4)  (552 196)  (552 196)  routing T_11_12.sp4_v_t_42 <X> T_11_12.sp4_v_b_3


LogicTile_12_12

 (3 5)  (603 197)  (603 197)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_h_r_0


LogicTile_13_12

 (3 4)  (657 196)  (657 196)  routing T_13_12.sp12_v_t_23 <X> T_13_12.sp12_h_r_0


LogicTile_14_12

 (2 8)  (710 200)  (710 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_12

 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (837 194)  (837 194)  routing T_16_12.sp12_h_l_4 <X> T_16_12.lc_trk_g0_7
 (22 2)  (838 194)  (838 194)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (840 194)  (840 194)  routing T_16_12.sp12_h_l_4 <X> T_16_12.lc_trk_g0_7
 (27 2)  (843 194)  (843 194)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 194)  (844 194)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 194)  (850 194)  routing T_16_12.lc_trk_g1_1 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 194)  (851 194)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.input_2_1
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (40 2)  (856 194)  (856 194)  LC_1 Logic Functioning bit
 (41 2)  (857 194)  (857 194)  LC_1 Logic Functioning bit
 (42 2)  (858 194)  (858 194)  LC_1 Logic Functioning bit
 (43 2)  (859 194)  (859 194)  LC_1 Logic Functioning bit
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (52 2)  (868 194)  (868 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (837 195)  (837 195)  routing T_16_12.sp12_h_l_4 <X> T_16_12.lc_trk_g0_7
 (27 3)  (843 195)  (843 195)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 195)  (844 195)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 195)  (848 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (851 195)  (851 195)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.input_2_1
 (40 3)  (856 195)  (856 195)  LC_1 Logic Functioning bit
 (41 3)  (857 195)  (857 195)  LC_1 Logic Functioning bit
 (42 3)  (858 195)  (858 195)  LC_1 Logic Functioning bit
 (43 3)  (859 195)  (859 195)  LC_1 Logic Functioning bit
 (1 4)  (817 196)  (817 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (831 196)  (831 196)  routing T_16_12.top_op_1 <X> T_16_12.lc_trk_g1_1
 (17 4)  (833 196)  (833 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 196)  (839 196)  routing T_16_12.sp4_h_r_3 <X> T_16_12.lc_trk_g1_3
 (24 4)  (840 196)  (840 196)  routing T_16_12.sp4_h_r_3 <X> T_16_12.lc_trk_g1_3
 (0 5)  (816 197)  (816 197)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (1 5)  (817 197)  (817 197)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (4 5)  (820 197)  (820 197)  routing T_16_12.sp4_v_t_47 <X> T_16_12.sp4_h_r_3
 (18 5)  (834 197)  (834 197)  routing T_16_12.top_op_1 <X> T_16_12.lc_trk_g1_1
 (21 5)  (837 197)  (837 197)  routing T_16_12.sp4_h_r_3 <X> T_16_12.lc_trk_g1_3
 (3 7)  (819 199)  (819 199)  routing T_16_12.sp12_h_l_23 <X> T_16_12.sp12_v_t_23
 (15 12)  (831 204)  (831 204)  routing T_16_12.sp4_h_r_25 <X> T_16_12.lc_trk_g3_1
 (16 12)  (832 204)  (832 204)  routing T_16_12.sp4_h_r_25 <X> T_16_12.lc_trk_g3_1
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (15 13)  (831 205)  (831 205)  routing T_16_12.tnr_op_0 <X> T_16_12.lc_trk_g3_0
 (17 13)  (833 205)  (833 205)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (834 205)  (834 205)  routing T_16_12.sp4_h_r_25 <X> T_16_12.lc_trk_g3_1
 (0 14)  (816 206)  (816 206)  routing T_16_12.glb_netwk_4 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_12

 (4 1)  (878 193)  (878 193)  routing T_17_12.sp4_v_t_42 <X> T_17_12.sp4_h_r_0
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (36 12)  (910 204)  (910 204)  LC_6 Logic Functioning bit
 (38 12)  (912 204)  (912 204)  LC_6 Logic Functioning bit
 (41 12)  (915 204)  (915 204)  LC_6 Logic Functioning bit
 (43 12)  (917 204)  (917 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (52 12)  (926 204)  (926 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (892 205)  (892 205)  routing T_17_12.sp4_r_v_b_41 <X> T_17_12.lc_trk_g3_1
 (27 13)  (901 205)  (901 205)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 205)  (902 205)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 205)  (903 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (911 205)  (911 205)  LC_6 Logic Functioning bit
 (39 13)  (913 205)  (913 205)  LC_6 Logic Functioning bit
 (40 13)  (914 205)  (914 205)  LC_6 Logic Functioning bit
 (42 13)  (916 205)  (916 205)  LC_6 Logic Functioning bit
 (44 13)  (918 205)  (918 205)  LC_6 Logic Functioning bit
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 15)  (879 207)  (879 207)  routing T_17_12.sp4_h_l_44 <X> T_17_12.sp4_v_t_44


LogicTile_18_12

 (22 0)  (950 192)  (950 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (951 192)  (951 192)  routing T_18_12.sp12_h_r_11 <X> T_18_12.lc_trk_g0_3
 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (1 2)  (929 194)  (929 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (937 194)  (937 194)  routing T_18_12.sp4_h_r_10 <X> T_18_12.sp4_h_l_36
 (10 2)  (938 194)  (938 194)  routing T_18_12.sp4_h_r_10 <X> T_18_12.sp4_h_l_36
 (28 2)  (956 194)  (956 194)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 194)  (957 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 194)  (962 194)  routing T_18_12.lc_trk_g1_1 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 194)  (964 194)  LC_1 Logic Functioning bit
 (38 2)  (966 194)  (966 194)  LC_1 Logic Functioning bit
 (43 2)  (971 194)  (971 194)  LC_1 Logic Functioning bit
 (45 2)  (973 194)  (973 194)  LC_1 Logic Functioning bit
 (52 2)  (980 194)  (980 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (955 195)  (955 195)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 195)  (956 195)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 195)  (957 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 195)  (958 195)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 195)  (960 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (963 195)  (963 195)  routing T_18_12.lc_trk_g0_3 <X> T_18_12.input_2_1
 (39 3)  (967 195)  (967 195)  LC_1 Logic Functioning bit
 (0 4)  (928 196)  (928 196)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 4)  (929 196)  (929 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (937 196)  (937 196)  routing T_18_12.sp4_v_t_41 <X> T_18_12.sp4_h_r_4
 (15 4)  (943 196)  (943 196)  routing T_18_12.sp4_h_r_9 <X> T_18_12.lc_trk_g1_1
 (16 4)  (944 196)  (944 196)  routing T_18_12.sp4_h_r_9 <X> T_18_12.lc_trk_g1_1
 (17 4)  (945 196)  (945 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (946 196)  (946 196)  routing T_18_12.sp4_h_r_9 <X> T_18_12.lc_trk_g1_1
 (0 5)  (928 197)  (928 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 5)  (929 197)  (929 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (22 9)  (950 201)  (950 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (22 12)  (950 204)  (950 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 204)  (951 204)  routing T_18_12.sp4_h_r_27 <X> T_18_12.lc_trk_g3_3
 (24 12)  (952 204)  (952 204)  routing T_18_12.sp4_h_r_27 <X> T_18_12.lc_trk_g3_3
 (14 13)  (942 205)  (942 205)  routing T_18_12.tnl_op_0 <X> T_18_12.lc_trk_g3_0
 (15 13)  (943 205)  (943 205)  routing T_18_12.tnl_op_0 <X> T_18_12.lc_trk_g3_0
 (17 13)  (945 205)  (945 205)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (949 205)  (949 205)  routing T_18_12.sp4_h_r_27 <X> T_18_12.lc_trk_g3_3
 (0 14)  (928 206)  (928 206)  routing T_18_12.glb_netwk_4 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_12

 (22 1)  (1004 193)  (1004 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (983 196)  (983 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (997 196)  (997 196)  routing T_19_12.sp4_h_l_4 <X> T_19_12.lc_trk_g1_1
 (16 4)  (998 196)  (998 196)  routing T_19_12.sp4_h_l_4 <X> T_19_12.lc_trk_g1_1
 (17 4)  (999 196)  (999 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 196)  (1000 196)  routing T_19_12.sp4_h_l_4 <X> T_19_12.lc_trk_g1_1
 (1 5)  (983 197)  (983 197)  routing T_19_12.lc_trk_g0_2 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (18 5)  (1000 197)  (1000 197)  routing T_19_12.sp4_h_l_4 <X> T_19_12.lc_trk_g1_1
 (16 7)  (998 199)  (998 199)  routing T_19_12.sp12_h_r_12 <X> T_19_12.lc_trk_g1_4
 (17 7)  (999 199)  (999 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 8)  (1008 200)  (1008 200)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 200)  (1009 200)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 200)  (1011 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 200)  (1012 200)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 200)  (1013 200)  routing T_19_12.lc_trk_g2_5 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 200)  (1014 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 200)  (1015 200)  routing T_19_12.lc_trk_g2_5 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 200)  (1018 200)  LC_4 Logic Functioning bit
 (38 8)  (1020 200)  (1020 200)  LC_4 Logic Functioning bit
 (39 8)  (1021 200)  (1021 200)  LC_4 Logic Functioning bit
 (45 8)  (1027 200)  (1027 200)  LC_4 Logic Functioning bit
 (52 8)  (1034 200)  (1034 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (1009 201)  (1009 201)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 201)  (1010 201)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 201)  (1011 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 201)  (1014 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1016 201)  (1016 201)  routing T_19_12.lc_trk_g1_1 <X> T_19_12.input_2_4
 (36 9)  (1018 201)  (1018 201)  LC_4 Logic Functioning bit
 (37 9)  (1019 201)  (1019 201)  LC_4 Logic Functioning bit
 (38 9)  (1020 201)  (1020 201)  LC_4 Logic Functioning bit
 (39 9)  (1021 201)  (1021 201)  LC_4 Logic Functioning bit
 (15 10)  (997 202)  (997 202)  routing T_19_12.tnl_op_5 <X> T_19_12.lc_trk_g2_5
 (17 10)  (999 202)  (999 202)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (1000 203)  (1000 203)  routing T_19_12.tnl_op_5 <X> T_19_12.lc_trk_g2_5
 (0 14)  (982 206)  (982 206)  routing T_19_12.glb_netwk_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 206)  (997 206)  routing T_19_12.sp4_h_l_16 <X> T_19_12.lc_trk_g3_5
 (16 14)  (998 206)  (998 206)  routing T_19_12.sp4_h_l_16 <X> T_19_12.lc_trk_g3_5
 (17 14)  (999 206)  (999 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (1000 207)  (1000 207)  routing T_19_12.sp4_h_l_16 <X> T_19_12.lc_trk_g3_5


LogicTile_20_12

 (22 2)  (1058 194)  (1058 194)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1059 194)  (1059 194)  routing T_20_12.sp12_h_l_12 <X> T_20_12.lc_trk_g0_7
 (6 5)  (1042 197)  (1042 197)  routing T_20_12.sp4_h_l_38 <X> T_20_12.sp4_h_r_3
 (13 9)  (1049 201)  (1049 201)  routing T_20_12.sp4_v_t_38 <X> T_20_12.sp4_h_r_8
 (14 11)  (1050 203)  (1050 203)  routing T_20_12.sp4_h_l_17 <X> T_20_12.lc_trk_g2_4
 (15 11)  (1051 203)  (1051 203)  routing T_20_12.sp4_h_l_17 <X> T_20_12.lc_trk_g2_4
 (16 11)  (1052 203)  (1052 203)  routing T_20_12.sp4_h_l_17 <X> T_20_12.lc_trk_g2_4
 (17 11)  (1053 203)  (1053 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (15 14)  (1051 206)  (1051 206)  routing T_20_12.sp4_h_l_24 <X> T_20_12.lc_trk_g3_5
 (16 14)  (1052 206)  (1052 206)  routing T_20_12.sp4_h_l_24 <X> T_20_12.lc_trk_g3_5
 (17 14)  (1053 206)  (1053 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1054 206)  (1054 206)  routing T_20_12.sp4_h_l_24 <X> T_20_12.lc_trk_g3_5
 (26 14)  (1062 206)  (1062 206)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 206)  (1063 206)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 206)  (1064 206)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 206)  (1065 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 206)  (1066 206)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 206)  (1067 206)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 206)  (1068 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 206)  (1069 206)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 206)  (1071 206)  routing T_20_12.lc_trk_g0_7 <X> T_20_12.input_2_7
 (39 14)  (1075 206)  (1075 206)  LC_7 Logic Functioning bit
 (40 14)  (1076 206)  (1076 206)  LC_7 Logic Functioning bit
 (42 14)  (1078 206)  (1078 206)  LC_7 Logic Functioning bit
 (14 15)  (1050 207)  (1050 207)  routing T_20_12.sp4_r_v_b_44 <X> T_20_12.lc_trk_g3_4
 (17 15)  (1053 207)  (1053 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (1063 207)  (1063 207)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 207)  (1064 207)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 207)  (1065 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (1068 207)  (1068 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1071 207)  (1071 207)  routing T_20_12.lc_trk_g0_7 <X> T_20_12.input_2_7
 (37 15)  (1073 207)  (1073 207)  LC_7 Logic Functioning bit
 (39 15)  (1075 207)  (1075 207)  LC_7 Logic Functioning bit
 (40 15)  (1076 207)  (1076 207)  LC_7 Logic Functioning bit
 (42 15)  (1078 207)  (1078 207)  LC_7 Logic Functioning bit


LogicTile_21_12

 (10 0)  (1100 192)  (1100 192)  routing T_21_12.sp4_v_t_45 <X> T_21_12.sp4_h_r_1
 (15 2)  (1105 194)  (1105 194)  routing T_21_12.sp4_h_r_21 <X> T_21_12.lc_trk_g0_5
 (16 2)  (1106 194)  (1106 194)  routing T_21_12.sp4_h_r_21 <X> T_21_12.lc_trk_g0_5
 (17 2)  (1107 194)  (1107 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1108 194)  (1108 194)  routing T_21_12.sp4_h_r_21 <X> T_21_12.lc_trk_g0_5
 (18 3)  (1108 195)  (1108 195)  routing T_21_12.sp4_h_r_21 <X> T_21_12.lc_trk_g0_5
 (15 4)  (1105 196)  (1105 196)  routing T_21_12.sp4_h_r_1 <X> T_21_12.lc_trk_g1_1
 (16 4)  (1106 196)  (1106 196)  routing T_21_12.sp4_h_r_1 <X> T_21_12.lc_trk_g1_1
 (17 4)  (1107 196)  (1107 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (1108 197)  (1108 197)  routing T_21_12.sp4_h_r_1 <X> T_21_12.lc_trk_g1_1
 (12 6)  (1102 198)  (1102 198)  routing T_21_12.sp4_v_t_40 <X> T_21_12.sp4_h_l_40
 (21 6)  (1111 198)  (1111 198)  routing T_21_12.lft_op_7 <X> T_21_12.lc_trk_g1_7
 (22 6)  (1112 198)  (1112 198)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1114 198)  (1114 198)  routing T_21_12.lft_op_7 <X> T_21_12.lc_trk_g1_7
 (27 6)  (1117 198)  (1117 198)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 198)  (1119 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 198)  (1120 198)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 198)  (1122 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 198)  (1124 198)  routing T_21_12.lc_trk_g1_1 <X> T_21_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 198)  (1125 198)  routing T_21_12.lc_trk_g0_5 <X> T_21_12.input_2_3
 (11 7)  (1101 199)  (1101 199)  routing T_21_12.sp4_v_t_40 <X> T_21_12.sp4_h_l_40
 (27 7)  (1117 199)  (1117 199)  routing T_21_12.lc_trk_g3_0 <X> T_21_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 199)  (1118 199)  routing T_21_12.lc_trk_g3_0 <X> T_21_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 199)  (1119 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 199)  (1120 199)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 199)  (1122 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (1126 199)  (1126 199)  LC_3 Logic Functioning bit
 (38 7)  (1128 199)  (1128 199)  LC_3 Logic Functioning bit
 (41 7)  (1131 199)  (1131 199)  LC_3 Logic Functioning bit
 (15 13)  (1105 205)  (1105 205)  routing T_21_12.sp4_v_t_29 <X> T_21_12.lc_trk_g3_0
 (16 13)  (1106 205)  (1106 205)  routing T_21_12.sp4_v_t_29 <X> T_21_12.lc_trk_g3_0
 (17 13)  (1107 205)  (1107 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


LogicTile_22_12

 (21 0)  (1165 192)  (1165 192)  routing T_22_12.lft_op_3 <X> T_22_12.lc_trk_g0_3
 (22 0)  (1166 192)  (1166 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1168 192)  (1168 192)  routing T_22_12.lft_op_3 <X> T_22_12.lc_trk_g0_3
 (26 0)  (1170 192)  (1170 192)  routing T_22_12.lc_trk_g2_6 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 192)  (1173 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 192)  (1174 192)  routing T_22_12.lc_trk_g0_7 <X> T_22_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 192)  (1176 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 192)  (1180 192)  LC_0 Logic Functioning bit
 (37 0)  (1181 192)  (1181 192)  LC_0 Logic Functioning bit
 (38 0)  (1182 192)  (1182 192)  LC_0 Logic Functioning bit
 (39 0)  (1183 192)  (1183 192)  LC_0 Logic Functioning bit
 (45 0)  (1189 192)  (1189 192)  LC_0 Logic Functioning bit
 (47 0)  (1191 192)  (1191 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (1170 193)  (1170 193)  routing T_22_12.lc_trk_g2_6 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 193)  (1172 193)  routing T_22_12.lc_trk_g2_6 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 193)  (1173 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 193)  (1174 193)  routing T_22_12.lc_trk_g0_7 <X> T_22_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 193)  (1175 193)  routing T_22_12.lc_trk_g0_3 <X> T_22_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 193)  (1176 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1178 193)  (1178 193)  routing T_22_12.lc_trk_g1_3 <X> T_22_12.input_2_0
 (35 1)  (1179 193)  (1179 193)  routing T_22_12.lc_trk_g1_3 <X> T_22_12.input_2_0
 (36 1)  (1180 193)  (1180 193)  LC_0 Logic Functioning bit
 (37 1)  (1181 193)  (1181 193)  LC_0 Logic Functioning bit
 (39 1)  (1183 193)  (1183 193)  LC_0 Logic Functioning bit
 (0 2)  (1144 194)  (1144 194)  routing T_22_12.glb_netwk_6 <X> T_22_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 194)  (1145 194)  routing T_22_12.glb_netwk_6 <X> T_22_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 194)  (1146 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1166 194)  (1166 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1167 194)  (1167 194)  routing T_22_12.sp4_h_r_7 <X> T_22_12.lc_trk_g0_7
 (24 2)  (1168 194)  (1168 194)  routing T_22_12.sp4_h_r_7 <X> T_22_12.lc_trk_g0_7
 (21 3)  (1165 195)  (1165 195)  routing T_22_12.sp4_h_r_7 <X> T_22_12.lc_trk_g0_7
 (0 4)  (1144 196)  (1144 196)  routing T_22_12.lc_trk_g3_3 <X> T_22_12.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 196)  (1145 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1166 196)  (1166 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1167 196)  (1167 196)  routing T_22_12.sp12_h_l_16 <X> T_22_12.lc_trk_g1_3
 (0 5)  (1144 197)  (1144 197)  routing T_22_12.lc_trk_g3_3 <X> T_22_12.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 197)  (1145 197)  routing T_22_12.lc_trk_g3_3 <X> T_22_12.wire_logic_cluster/lc_7/cen
 (21 5)  (1165 197)  (1165 197)  routing T_22_12.sp12_h_l_16 <X> T_22_12.lc_trk_g1_3
 (19 6)  (1163 198)  (1163 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (9 8)  (1153 200)  (1153 200)  routing T_22_12.sp4_h_l_41 <X> T_22_12.sp4_h_r_7
 (10 8)  (1154 200)  (1154 200)  routing T_22_12.sp4_h_l_41 <X> T_22_12.sp4_h_r_7
 (22 11)  (1166 203)  (1166 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1167 203)  (1167 203)  routing T_22_12.sp4_v_b_46 <X> T_22_12.lc_trk_g2_6
 (24 11)  (1168 203)  (1168 203)  routing T_22_12.sp4_v_b_46 <X> T_22_12.lc_trk_g2_6
 (22 12)  (1166 204)  (1166 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1167 204)  (1167 204)  routing T_22_12.sp4_h_r_27 <X> T_22_12.lc_trk_g3_3
 (24 12)  (1168 204)  (1168 204)  routing T_22_12.sp4_h_r_27 <X> T_22_12.lc_trk_g3_3
 (8 13)  (1152 205)  (1152 205)  routing T_22_12.sp4_h_l_41 <X> T_22_12.sp4_v_b_10
 (9 13)  (1153 205)  (1153 205)  routing T_22_12.sp4_h_l_41 <X> T_22_12.sp4_v_b_10
 (10 13)  (1154 205)  (1154 205)  routing T_22_12.sp4_h_l_41 <X> T_22_12.sp4_v_b_10
 (21 13)  (1165 205)  (1165 205)  routing T_22_12.sp4_h_r_27 <X> T_22_12.lc_trk_g3_3
 (0 14)  (1144 206)  (1144 206)  routing T_22_12.glb_netwk_4 <X> T_22_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 206)  (1145 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (1149 206)  (1149 206)  routing T_22_12.sp4_v_t_44 <X> T_22_12.sp4_h_l_44
 (8 14)  (1152 206)  (1152 206)  routing T_22_12.sp4_v_t_41 <X> T_22_12.sp4_h_l_47
 (9 14)  (1153 206)  (1153 206)  routing T_22_12.sp4_v_t_41 <X> T_22_12.sp4_h_l_47
 (10 14)  (1154 206)  (1154 206)  routing T_22_12.sp4_v_t_41 <X> T_22_12.sp4_h_l_47
 (6 15)  (1150 207)  (1150 207)  routing T_22_12.sp4_v_t_44 <X> T_22_12.sp4_h_l_44


LogicTile_24_12

 (3 7)  (1255 199)  (1255 199)  routing T_24_12.sp12_h_l_23 <X> T_24_12.sp12_v_t_23


LogicTile_29_12

 (9 1)  (1519 193)  (1519 193)  routing T_29_12.sp4_v_t_40 <X> T_29_12.sp4_v_b_1
 (10 1)  (1520 193)  (1520 193)  routing T_29_12.sp4_v_t_40 <X> T_29_12.sp4_v_b_1


LogicTile_30_12

 (3 1)  (1567 193)  (1567 193)  routing T_30_12.sp12_h_l_23 <X> T_30_12.sp12_v_b_0


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 185)  (1 185)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_6_11

 (3 0)  (291 176)  (291 176)  routing T_6_11.sp12_h_r_0 <X> T_6_11.sp12_v_b_0
 (3 1)  (291 177)  (291 177)  routing T_6_11.sp12_h_r_0 <X> T_6_11.sp12_v_b_0


RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_10_11

 (3 5)  (495 181)  (495 181)  routing T_10_11.sp12_h_l_23 <X> T_10_11.sp12_h_r_0


LogicTile_14_11

 (2 4)  (710 180)  (710 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_17_11

 (6 2)  (880 178)  (880 178)  routing T_17_11.sp4_h_l_42 <X> T_17_11.sp4_v_t_37
 (9 7)  (883 183)  (883 183)  routing T_17_11.sp4_v_b_4 <X> T_17_11.sp4_v_t_41


LogicTile_18_11

 (3 2)  (931 178)  (931 178)  routing T_18_11.sp12_v_t_23 <X> T_18_11.sp12_h_l_23
 (2 8)  (930 184)  (930 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 12)  (931 188)  (931 188)  routing T_18_11.sp12_v_t_22 <X> T_18_11.sp12_h_r_1


LogicTile_21_11

 (5 15)  (1095 191)  (1095 191)  routing T_21_11.sp4_h_l_44 <X> T_21_11.sp4_v_t_44


LogicTile_22_11

 (0 2)  (1144 178)  (1144 178)  routing T_22_11.glb_netwk_6 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 178)  (1145 178)  routing T_22_11.glb_netwk_6 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 178)  (1146 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1166 178)  (1166 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1167 178)  (1167 178)  routing T_22_11.sp4_v_b_23 <X> T_22_11.lc_trk_g0_7
 (24 2)  (1168 178)  (1168 178)  routing T_22_11.sp4_v_b_23 <X> T_22_11.lc_trk_g0_7
 (8 5)  (1152 181)  (1152 181)  routing T_22_11.sp4_v_t_36 <X> T_22_11.sp4_v_b_4
 (10 5)  (1154 181)  (1154 181)  routing T_22_11.sp4_v_t_36 <X> T_22_11.sp4_v_b_4
 (31 8)  (1175 184)  (1175 184)  routing T_22_11.lc_trk_g0_7 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 184)  (1176 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 184)  (1180 184)  LC_4 Logic Functioning bit
 (37 8)  (1181 184)  (1181 184)  LC_4 Logic Functioning bit
 (38 8)  (1182 184)  (1182 184)  LC_4 Logic Functioning bit
 (39 8)  (1183 184)  (1183 184)  LC_4 Logic Functioning bit
 (45 8)  (1189 184)  (1189 184)  LC_4 Logic Functioning bit
 (31 9)  (1175 185)  (1175 185)  routing T_22_11.lc_trk_g0_7 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 185)  (1180 185)  LC_4 Logic Functioning bit
 (37 9)  (1181 185)  (1181 185)  LC_4 Logic Functioning bit
 (38 9)  (1182 185)  (1182 185)  LC_4 Logic Functioning bit
 (39 9)  (1183 185)  (1183 185)  LC_4 Logic Functioning bit
 (44 9)  (1188 185)  (1188 185)  LC_4 Logic Functioning bit
 (46 9)  (1190 185)  (1190 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (0 14)  (1144 190)  (1144 190)  routing T_22_11.glb_netwk_4 <X> T_22_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 190)  (1145 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_11

 (9 13)  (1261 189)  (1261 189)  routing T_24_11.sp4_v_t_47 <X> T_24_11.sp4_v_b_10


LogicTile_26_11

 (13 8)  (1361 184)  (1361 184)  routing T_26_11.sp4_h_l_45 <X> T_26_11.sp4_v_b_8
 (12 9)  (1360 185)  (1360 185)  routing T_26_11.sp4_h_l_45 <X> T_26_11.sp4_v_b_8


LogicTile_30_11

 (3 9)  (1567 185)  (1567 185)  routing T_30_11.sp12_h_l_22 <X> T_30_11.sp12_v_b_1


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_17_10

 (9 7)  (883 167)  (883 167)  routing T_17_10.sp4_v_b_4 <X> T_17_10.sp4_v_t_41


LogicTile_18_10

 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (1 2)  (929 162)  (929 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 12)  (959 172)  (959 172)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 172)  (960 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 172)  (961 172)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 172)  (962 172)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 172)  (964 172)  LC_6 Logic Functioning bit
 (37 12)  (965 172)  (965 172)  LC_6 Logic Functioning bit
 (38 12)  (966 172)  (966 172)  LC_6 Logic Functioning bit
 (39 12)  (967 172)  (967 172)  LC_6 Logic Functioning bit
 (45 12)  (973 172)  (973 172)  LC_6 Logic Functioning bit
 (47 12)  (975 172)  (975 172)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (31 13)  (959 173)  (959 173)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 173)  (964 173)  LC_6 Logic Functioning bit
 (37 13)  (965 173)  (965 173)  LC_6 Logic Functioning bit
 (38 13)  (966 173)  (966 173)  LC_6 Logic Functioning bit
 (39 13)  (967 173)  (967 173)  LC_6 Logic Functioning bit
 (44 13)  (972 173)  (972 173)  LC_6 Logic Functioning bit
 (0 14)  (928 174)  (928 174)  routing T_18_10.glb_netwk_4 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (950 175)  (950 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (951 175)  (951 175)  routing T_18_10.sp4_v_b_46 <X> T_18_10.lc_trk_g3_6
 (24 15)  (952 175)  (952 175)  routing T_18_10.sp4_v_b_46 <X> T_18_10.lc_trk_g3_6


LogicTile_28_10

 (3 1)  (1459 161)  (1459 161)  routing T_28_10.sp12_h_l_23 <X> T_28_10.sp12_v_b_0


LogicTile_30_10

 (5 4)  (1569 164)  (1569 164)  routing T_30_10.sp4_v_t_38 <X> T_30_10.sp4_h_r_3


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 162)  (1731 162)  routing T_33_10.span4_horz_27 <X> T_33_10.lc_trk_g0_3
 (6 2)  (1732 162)  (1732 162)  routing T_33_10.span4_horz_27 <X> T_33_10.lc_trk_g0_3
 (7 2)  (1733 162)  (1733 162)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (8 3)  (1734 163)  (1734 163)  routing T_33_10.span4_horz_27 <X> T_33_10.lc_trk_g0_3
 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g0_3 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 8)  (769 152)  (769 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (3 8)  (819 152)  (819 152)  routing T_16_9.sp12_v_t_22 <X> T_16_9.sp12_v_b_1
 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (3 12)  (931 156)  (931 156)  routing T_18_9.sp12_v_t_22 <X> T_18_9.sp12_h_r_1
 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (7 8)  (989 152)  (989 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 158)  (989 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (7 8)  (1043 152)  (1043 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1043 158)  (1043 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (7 8)  (1097 152)  (1097 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1097 157)  (1097 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1097 158)  (1097 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_22_9

 (0 2)  (1144 146)  (1144 146)  routing T_22_9.glb_netwk_6 <X> T_22_9.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 146)  (1145 146)  routing T_22_9.glb_netwk_6 <X> T_22_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 146)  (1146 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (7 10)  (1151 154)  (1151 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (1158 154)  (1158 154)  routing T_22_9.sp4_v_t_17 <X> T_22_9.lc_trk_g2_4
 (31 10)  (1175 154)  (1175 154)  routing T_22_9.lc_trk_g2_4 <X> T_22_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 154)  (1176 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 154)  (1177 154)  routing T_22_9.lc_trk_g2_4 <X> T_22_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 154)  (1180 154)  LC_5 Logic Functioning bit
 (37 10)  (1181 154)  (1181 154)  LC_5 Logic Functioning bit
 (38 10)  (1182 154)  (1182 154)  LC_5 Logic Functioning bit
 (39 10)  (1183 154)  (1183 154)  LC_5 Logic Functioning bit
 (45 10)  (1189 154)  (1189 154)  LC_5 Logic Functioning bit
 (51 10)  (1195 154)  (1195 154)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (16 11)  (1160 155)  (1160 155)  routing T_22_9.sp4_v_t_17 <X> T_22_9.lc_trk_g2_4
 (17 11)  (1161 155)  (1161 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (36 11)  (1180 155)  (1180 155)  LC_5 Logic Functioning bit
 (37 11)  (1181 155)  (1181 155)  LC_5 Logic Functioning bit
 (38 11)  (1182 155)  (1182 155)  LC_5 Logic Functioning bit
 (39 11)  (1183 155)  (1183 155)  LC_5 Logic Functioning bit
 (44 11)  (1188 155)  (1188 155)  LC_5 Logic Functioning bit
 (7 13)  (1151 157)  (1151 157)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (1144 158)  (1144 158)  routing T_22_9.glb_netwk_4 <X> T_22_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 158)  (1145 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (1151 158)  (1151 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (2 14)  (1512 158)  (1512 158)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_9



LogicTile_31_9

 (19 11)  (1637 155)  (1637 155)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_32_9

 (9 0)  (1681 144)  (1681 144)  routing T_32_9.sp4_h_l_47 <X> T_32_9.sp4_h_r_1
 (10 0)  (1682 144)  (1682 144)  routing T_32_9.sp4_h_l_47 <X> T_32_9.sp4_h_r_1


IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 145)  (1739 145)  routing T_33_9.span4_horz_1 <X> T_33_9.span4_vert_b_0
 (14 1)  (1740 145)  (1740 145)  routing T_33_9.span4_horz_1 <X> T_33_9.span4_vert_b_0
 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (7 15)  (295 143)  (295 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (6 8)  (552 136)  (552 136)  routing T_11_8.sp4_v_t_38 <X> T_11_8.sp4_v_b_6
 (5 9)  (551 137)  (551 137)  routing T_11_8.sp4_v_t_38 <X> T_11_8.sp4_v_b_6


LogicTile_12_8

 (3 0)  (603 128)  (603 128)  routing T_12_8.sp12_v_t_23 <X> T_12_8.sp12_v_b_0


LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8

 (3 4)  (931 132)  (931 132)  routing T_18_8.sp12_v_t_23 <X> T_18_8.sp12_h_r_0


LogicTile_19_8

 (9 15)  (991 143)  (991 143)  routing T_19_8.sp4_v_b_2 <X> T_19_8.sp4_v_t_47
 (10 15)  (992 143)  (992 143)  routing T_19_8.sp4_v_b_2 <X> T_19_8.sp4_v_t_47


LogicTile_20_8



LogicTile_21_8



LogicTile_22_8

 (8 13)  (1152 141)  (1152 141)  routing T_22_8.sp4_v_t_42 <X> T_22_8.sp4_v_b_10
 (10 13)  (1154 141)  (1154 141)  routing T_22_8.sp4_v_t_42 <X> T_22_8.sp4_v_b_10


LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8

 (2 8)  (1350 136)  (1350 136)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (5 0)  (1515 128)  (1515 128)  routing T_29_8.sp4_h_l_44 <X> T_29_8.sp4_h_r_0
 (4 1)  (1514 129)  (1514 129)  routing T_29_8.sp4_h_l_44 <X> T_29_8.sp4_h_r_0
 (4 9)  (1514 137)  (1514 137)  routing T_29_8.sp4_v_t_36 <X> T_29_8.sp4_h_r_6


LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 135)  (1739 135)  routing T_33_8.span4_horz_37 <X> T_33_8.span4_vert_b_2
 (13 13)  (1739 141)  (1739 141)  routing T_33_8.span4_horz_43 <X> T_33_8.span4_vert_b_3


IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_3_7

 (3 14)  (129 126)  (129 126)  routing T_3_7.sp12_h_r_1 <X> T_3_7.sp12_v_t_22
 (3 15)  (129 127)  (129 127)  routing T_3_7.sp12_h_r_1 <X> T_3_7.sp12_v_t_22


LogicTile_4_7

 (12 9)  (192 121)  (192 121)  routing T_4_7.sp4_h_r_8 <X> T_4_7.sp4_v_b_8


LogicTile_6_7

 (26 0)  (314 112)  (314 112)  routing T_6_7.lc_trk_g0_4 <X> T_6_7.wire_logic_cluster/lc_0/in_0
 (37 0)  (325 112)  (325 112)  LC_0 Logic Functioning bit
 (39 0)  (327 112)  (327 112)  LC_0 Logic Functioning bit
 (40 0)  (328 112)  (328 112)  LC_0 Logic Functioning bit
 (42 0)  (330 112)  (330 112)  LC_0 Logic Functioning bit
 (29 1)  (317 113)  (317 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (324 113)  (324 113)  LC_0 Logic Functioning bit
 (38 1)  (326 113)  (326 113)  LC_0 Logic Functioning bit
 (41 1)  (329 113)  (329 113)  LC_0 Logic Functioning bit
 (43 1)  (331 113)  (331 113)  LC_0 Logic Functioning bit
 (47 1)  (335 113)  (335 113)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (17 3)  (305 115)  (305 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (288 118)  (288 118)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0
 (1 6)  (289 118)  (289 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (289 119)  (289 119)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0


LogicTile_7_7

 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23


LogicTile_15_7

 (3 10)  (765 122)  (765 122)  routing T_15_7.sp12_h_r_1 <X> T_15_7.sp12_h_l_22
 (3 11)  (765 123)  (765 123)  routing T_15_7.sp12_h_r_1 <X> T_15_7.sp12_h_l_22
 (3 14)  (765 126)  (765 126)  routing T_15_7.sp12_h_r_1 <X> T_15_7.sp12_v_t_22
 (3 15)  (765 127)  (765 127)  routing T_15_7.sp12_h_r_1 <X> T_15_7.sp12_v_t_22


LogicTile_16_7

 (17 7)  (833 119)  (833 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 10)  (842 122)  (842 122)  routing T_16_7.lc_trk_g1_4 <X> T_16_7.wire_logic_cluster/lc_5/in_0
 (37 10)  (853 122)  (853 122)  LC_5 Logic Functioning bit
 (39 10)  (855 122)  (855 122)  LC_5 Logic Functioning bit
 (40 10)  (856 122)  (856 122)  LC_5 Logic Functioning bit
 (42 10)  (858 122)  (858 122)  LC_5 Logic Functioning bit
 (47 10)  (863 122)  (863 122)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (864 122)  (864 122)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (27 11)  (843 123)  (843 123)  routing T_16_7.lc_trk_g1_4 <X> T_16_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 123)  (845 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 123)  (852 123)  LC_5 Logic Functioning bit
 (38 11)  (854 123)  (854 123)  LC_5 Logic Functioning bit
 (41 11)  (857 123)  (857 123)  LC_5 Logic Functioning bit
 (43 11)  (859 123)  (859 123)  LC_5 Logic Functioning bit


LogicTile_17_7

 (9 7)  (883 119)  (883 119)  routing T_17_7.sp4_v_b_4 <X> T_17_7.sp4_v_t_41


LogicTile_18_7

 (3 4)  (931 116)  (931 116)  routing T_18_7.sp12_v_t_23 <X> T_18_7.sp12_h_r_0


LogicTile_19_7

 (3 15)  (985 127)  (985 127)  routing T_19_7.sp12_h_l_22 <X> T_19_7.sp12_v_t_22


LogicTile_24_7

 (4 8)  (1256 120)  (1256 120)  routing T_24_7.sp4_v_t_47 <X> T_24_7.sp4_v_b_6
 (6 8)  (1258 120)  (1258 120)  routing T_24_7.sp4_v_t_47 <X> T_24_7.sp4_v_b_6


LogicTile_26_7

 (2 8)  (1350 120)  (1350 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 12)  (1359 124)  (1359 124)  routing T_26_7.sp4_v_t_45 <X> T_26_7.sp4_v_b_11
 (12 13)  (1360 125)  (1360 125)  routing T_26_7.sp4_v_t_45 <X> T_26_7.sp4_v_b_11


LogicTile_29_7

 (4 4)  (1514 116)  (1514 116)  routing T_29_7.sp4_h_l_44 <X> T_29_7.sp4_v_b_3
 (6 4)  (1516 116)  (1516 116)  routing T_29_7.sp4_h_l_44 <X> T_29_7.sp4_v_b_3
 (5 5)  (1515 117)  (1515 117)  routing T_29_7.sp4_h_l_44 <X> T_29_7.sp4_v_b_3


LogicTile_30_7

 (19 5)  (1583 117)  (1583 117)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_12_6

 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_14_6

 (19 10)  (727 106)  (727 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (2 12)  (710 108)  (710 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_6

 (3 8)  (765 104)  (765 104)  routing T_15_6.sp12_v_t_22 <X> T_15_6.sp12_v_b_1


LogicTile_17_6

 (3 4)  (877 100)  (877 100)  routing T_17_6.sp12_v_t_23 <X> T_17_6.sp12_h_r_0
 (10 7)  (884 103)  (884 103)  routing T_17_6.sp4_h_l_46 <X> T_17_6.sp4_v_t_41


LogicTile_18_6

 (3 7)  (931 103)  (931 103)  routing T_18_6.sp12_h_l_23 <X> T_18_6.sp12_v_t_23


LogicTile_27_6

 (2 12)  (1404 108)  (1404 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_6

 (19 9)  (1529 105)  (1529 105)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_30_6

 (8 8)  (1572 104)  (1572 104)  routing T_30_6.sp4_h_l_46 <X> T_30_6.sp4_h_r_7
 (10 8)  (1574 104)  (1574 104)  routing T_30_6.sp4_h_l_46 <X> T_30_6.sp4_h_r_7


LogicTile_31_6

 (10 4)  (1628 100)  (1628 100)  routing T_31_6.sp4_v_t_46 <X> T_31_6.sp4_h_r_4


IO_Tile_33_6

 (5 0)  (1731 96)  (1731 96)  routing T_33_6.span4_horz_17 <X> T_33_6.lc_trk_g0_1
 (6 0)  (1732 96)  (1732 96)  routing T_33_6.span4_horz_17 <X> T_33_6.lc_trk_g0_1
 (7 0)  (1733 96)  (1733 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_17 lc_trk_g0_1
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 99)  (1739 99)  routing T_33_6.span4_horz_31 <X> T_33_6.span4_vert_b_1
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (4 4)  (1730 100)  (1730 100)  routing T_33_6.span4_vert_b_12 <X> T_33_6.lc_trk_g0_4
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g0_4 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (5 5)  (1731 101)  (1731 101)  routing T_33_6.span4_vert_b_12 <X> T_33_6.lc_trk_g0_4
 (7 5)  (1733 101)  (1733 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_4_5

 (3 5)  (183 85)  (183 85)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_h_r_0


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


RAM_Tile_8_5

 (3 0)  (399 80)  (399 80)  routing T_8_5.sp12_v_t_23 <X> T_8_5.sp12_v_b_0


LogicTile_16_5

 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_l_23 <X> T_16_5.sp12_v_t_23


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


LogicTile_18_5

 (3 7)  (931 87)  (931 87)  routing T_18_5.sp12_h_l_23 <X> T_18_5.sp12_v_t_23


LogicTile_29_5

 (19 9)  (1529 89)  (1529 89)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_30_5

 (19 6)  (1583 86)  (1583 86)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g0_6 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g0_6 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 86)  (1730 86)  routing T_33_5.span4_vert_b_14 <X> T_33_5.lc_trk_g0_6
 (5 6)  (1731 86)  (1731 86)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g0_7
 (7 6)  (1733 86)  (1733 86)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 86)  (1734 86)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g0_7
 (5 7)  (1731 87)  (1731 87)  routing T_33_5.span4_vert_b_14 <X> T_33_5.lc_trk_g0_6
 (7 7)  (1733 87)  (1733 87)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 72)  (1 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_2_4

 (3 7)  (75 71)  (75 71)  routing T_2_4.sp12_h_l_23 <X> T_2_4.sp12_v_t_23


LogicTile_6_4

 (3 0)  (291 64)  (291 64)  routing T_6_4.sp12_h_r_0 <X> T_6_4.sp12_v_b_0
 (3 1)  (291 65)  (291 65)  routing T_6_4.sp12_h_r_0 <X> T_6_4.sp12_v_b_0


RAM_Tile_8_4

 (3 5)  (399 69)  (399 69)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_h_r_0


LogicTile_11_4

 (3 4)  (549 68)  (549 68)  routing T_11_4.sp12_v_t_23 <X> T_11_4.sp12_h_r_0
 (4 8)  (550 72)  (550 72)  routing T_11_4.sp4_v_t_43 <X> T_11_4.sp4_v_b_6


LogicTile_16_4

 (2 8)  (818 72)  (818 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_4

 (2 4)  (876 68)  (876 68)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_18_4

 (3 2)  (931 66)  (931 66)  routing T_18_4.sp12_v_t_23 <X> T_18_4.sp12_h_l_23
 (3 4)  (931 68)  (931 68)  routing T_18_4.sp12_v_t_23 <X> T_18_4.sp12_h_r_0


LogicTile_19_4

 (11 2)  (993 66)  (993 66)  routing T_19_4.sp4_h_l_44 <X> T_19_4.sp4_v_t_39
 (3 4)  (985 68)  (985 68)  routing T_19_4.sp12_v_t_23 <X> T_19_4.sp12_h_r_0


LogicTile_20_4

 (8 1)  (1044 65)  (1044 65)  routing T_20_4.sp4_h_l_42 <X> T_20_4.sp4_v_b_1
 (9 1)  (1045 65)  (1045 65)  routing T_20_4.sp4_h_l_42 <X> T_20_4.sp4_v_b_1
 (10 1)  (1046 65)  (1046 65)  routing T_20_4.sp4_h_l_42 <X> T_20_4.sp4_v_b_1


LogicTile_22_4

 (4 8)  (1148 72)  (1148 72)  routing T_22_4.sp4_v_t_47 <X> T_22_4.sp4_v_b_6
 (6 8)  (1150 72)  (1150 72)  routing T_22_4.sp4_v_t_47 <X> T_22_4.sp4_v_b_6


LogicTile_26_4

 (2 8)  (1350 72)  (1350 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_4

 (4 4)  (1514 68)  (1514 68)  routing T_29_4.sp4_h_l_44 <X> T_29_4.sp4_v_b_3
 (6 4)  (1516 68)  (1516 68)  routing T_29_4.sp4_h_l_44 <X> T_29_4.sp4_v_b_3
 (5 5)  (1515 69)  (1515 69)  routing T_29_4.sp4_h_l_44 <X> T_29_4.sp4_v_b_3


LogicTile_30_4

 (12 4)  (1576 68)  (1576 68)  routing T_30_4.sp4_v_t_40 <X> T_30_4.sp4_h_r_5
 (19 11)  (1583 75)  (1583 75)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_31_4

 (3 5)  (1621 69)  (1621 69)  routing T_31_4.sp12_h_l_23 <X> T_31_4.sp12_h_r_0


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 66)  (1731 66)  routing T_33_4.span12_horz_3 <X> T_33_4.lc_trk_g0_3
 (7 2)  (1733 66)  (1733 66)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_3 lc_trk_g0_3
 (8 2)  (1734 66)  (1734 66)  routing T_33_4.span12_horz_3 <X> T_33_4.lc_trk_g0_3
 (8 3)  (1734 67)  (1734 67)  routing T_33_4.span12_horz_3 <X> T_33_4.lc_trk_g0_3
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_3 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 76)  (1731 76)  routing T_33_4.span4_horz_29 <X> T_33_4.lc_trk_g1_5
 (6 12)  (1732 76)  (1732 76)  routing T_33_4.span4_horz_29 <X> T_33_4.lc_trk_g1_5
 (7 12)  (1733 76)  (1733 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_29 lc_trk_g1_5
 (8 13)  (1734 77)  (1734 77)  routing T_33_4.span4_horz_29 <X> T_33_4.lc_trk_g1_5
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_4_3

 (13 8)  (193 56)  (193 56)  routing T_4_3.sp4_v_t_45 <X> T_4_3.sp4_v_b_8


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1


LogicTile_14_3

 (8 1)  (716 49)  (716 49)  routing T_14_3.sp4_v_t_47 <X> T_14_3.sp4_v_b_1
 (10 1)  (718 49)  (718 49)  routing T_14_3.sp4_v_t_47 <X> T_14_3.sp4_v_b_1


LogicTile_17_3

 (3 4)  (877 52)  (877 52)  routing T_17_3.sp12_v_t_23 <X> T_17_3.sp12_h_r_0
 (9 7)  (883 55)  (883 55)  routing T_17_3.sp4_v_b_8 <X> T_17_3.sp4_v_t_41
 (10 7)  (884 55)  (884 55)  routing T_17_3.sp4_v_b_8 <X> T_17_3.sp4_v_t_41


LogicTile_19_3

 (19 15)  (1001 63)  (1001 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_3

 (4 12)  (1148 60)  (1148 60)  routing T_22_3.sp4_h_l_38 <X> T_22_3.sp4_v_b_9
 (6 12)  (1150 60)  (1150 60)  routing T_22_3.sp4_h_l_38 <X> T_22_3.sp4_v_b_9
 (5 13)  (1149 61)  (1149 61)  routing T_22_3.sp4_h_l_38 <X> T_22_3.sp4_v_b_9


LogicTile_24_3

 (11 0)  (1263 48)  (1263 48)  routing T_24_3.sp4_v_t_43 <X> T_24_3.sp4_v_b_2
 (13 0)  (1265 48)  (1265 48)  routing T_24_3.sp4_v_t_43 <X> T_24_3.sp4_v_b_2


LogicTile_26_3

 (9 9)  (1357 57)  (1357 57)  routing T_26_3.sp4_v_t_46 <X> T_26_3.sp4_v_b_7
 (10 9)  (1358 57)  (1358 57)  routing T_26_3.sp4_v_t_46 <X> T_26_3.sp4_v_b_7


LogicTile_28_3

 (19 6)  (1475 54)  (1475 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_29_3

 (4 4)  (1514 52)  (1514 52)  routing T_29_3.sp4_v_t_38 <X> T_29_3.sp4_v_b_3
 (5 12)  (1515 60)  (1515 60)  routing T_29_3.sp4_v_t_44 <X> T_29_3.sp4_h_r_9


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_4 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g1_4 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 60)  (1730 60)  routing T_33_3.span4_horz_44 <X> T_33_3.lc_trk_g1_4
 (4 13)  (1730 61)  (1730 61)  routing T_33_3.span4_horz_44 <X> T_33_3.lc_trk_g1_4
 (5 13)  (1731 61)  (1731 61)  routing T_33_3.span4_horz_44 <X> T_33_3.lc_trk_g1_4
 (6 13)  (1732 61)  (1732 61)  routing T_33_3.span4_horz_44 <X> T_33_3.lc_trk_g1_4
 (7 13)  (1733 61)  (1733 61)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_44 lc_trk_g1_4
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_29_2

 (5 12)  (1515 44)  (1515 44)  routing T_29_2.sp4_v_t_44 <X> T_29_2.sp4_h_r_9


LogicTile_30_2

 (13 13)  (1577 45)  (1577 45)  routing T_30_2.sp4_v_t_43 <X> T_30_2.sp4_h_r_11


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (5 2)  (1731 34)  (1731 34)  routing T_33_2.span4_horz_35 <X> T_33_2.lc_trk_g0_3
 (6 2)  (1732 34)  (1732 34)  routing T_33_2.span4_horz_35 <X> T_33_2.lc_trk_g0_3
 (7 2)  (1733 34)  (1733 34)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_35 lc_trk_g0_3
 (8 2)  (1734 34)  (1734 34)  routing T_33_2.span4_horz_35 <X> T_33_2.lc_trk_g0_3
 (14 3)  (1740 35)  (1740 35)  routing T_33_2.span4_vert_t_13 <X> T_33_2.span4_vert_b_1
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (4 4)  (1730 36)  (1730 36)  routing T_33_2.span4_horz_44 <X> T_33_2.lc_trk_g0_4
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_4 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (4 5)  (1730 37)  (1730 37)  routing T_33_2.span4_horz_44 <X> T_33_2.lc_trk_g0_4
 (5 5)  (1731 37)  (1731 37)  routing T_33_2.span4_horz_44 <X> T_33_2.lc_trk_g0_4
 (6 5)  (1732 37)  (1732 37)  routing T_33_2.span4_horz_44 <X> T_33_2.lc_trk_g0_4
 (7 5)  (1733 37)  (1733 37)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_44 lc_trk_g0_4
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g0_3 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_30_1

 (12 12)  (1576 28)  (1576 28)  routing T_30_1.sp4_v_t_46 <X> T_30_1.sp4_h_r_11


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (5 2)  (1731 18)  (1731 18)  routing T_33_1.span4_horz_35 <X> T_33_1.lc_trk_g0_3
 (6 2)  (1732 18)  (1732 18)  routing T_33_1.span4_horz_35 <X> T_33_1.lc_trk_g0_3
 (7 2)  (1733 18)  (1733 18)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_35 lc_trk_g0_3
 (8 2)  (1734 18)  (1734 18)  routing T_33_1.span4_horz_35 <X> T_33_1.lc_trk_g0_3
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_5 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_5 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_3 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 28)  (1731 28)  routing T_33_1.span4_vert_b_5 <X> T_33_1.lc_trk_g1_5
 (7 12)  (1733 28)  (1733 28)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 29)  (1734 29)  routing T_33_1.span4_vert_b_5 <X> T_33_1.lc_trk_g1_5
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (4 8)  (196 7)  (196 7)  routing T_4_0.span4_vert_32 <X> T_4_0.lc_trk_g1_0
 (5 9)  (197 6)  (197 6)  routing T_4_0.span4_vert_32 <X> T_4_0.lc_trk_g1_0
 (6 9)  (198 6)  (198 6)  routing T_4_0.span4_vert_32 <X> T_4_0.lc_trk_g1_0
 (7 9)  (199 6)  (199 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_0 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (10 10)  (320 4)  (320 4)  routing T_6_0.lc_trk_g1_7 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (321 4)  (321 4)  routing T_6_0.lc_trk_g1_7 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_4 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (323 4)  (323 4)  routing T_6_0.lc_trk_g1_4 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (10 11)  (320 5)  (320 5)  routing T_6_0.lc_trk_g1_7 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (321 5)  (321 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (304 2)  (304 2)  routing T_6_0.span12_vert_20 <X> T_6_0.lc_trk_g1_4
 (6 13)  (306 2)  (306 2)  routing T_6_0.span12_vert_20 <X> T_6_0.lc_trk_g1_4
 (7 13)  (307 2)  (307 2)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_20 lc_trk_g1_4
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (5 14)  (305 0)  (305 0)  routing T_6_0.span12_vert_7 <X> T_6_0.lc_trk_g1_7
 (7 14)  (307 0)  (307 0)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_7 lc_trk_g1_7
 (8 14)  (308 0)  (308 0)  routing T_6_0.span12_vert_7 <X> T_6_0.lc_trk_g1_7
 (17 14)  (293 0)  (293 0)  IOB_1 IO Functioning bit
 (8 15)  (308 1)  (308 1)  routing T_6_0.span12_vert_7 <X> T_6_0.lc_trk_g1_7


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (6 1)  (414 14)  (414 14)  routing T_8_0.span12_vert_8 <X> T_8_0.lc_trk_g0_0
 (7 1)  (415 14)  (415 14)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_8 lc_trk_g0_0
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (563 12)  (563 12)  routing T_11_0.span4_vert_43 <X> T_11_0.lc_trk_g0_3
 (6 2)  (564 12)  (564 12)  routing T_11_0.span4_vert_43 <X> T_11_0.lc_trk_g0_3
 (7 2)  (565 12)  (565 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (566 12)  (566 12)  routing T_11_0.span4_vert_43 <X> T_11_0.lc_trk_g0_3
 (8 3)  (566 13)  (566 13)  routing T_11_0.span4_vert_43 <X> T_11_0.lc_trk_g0_3
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g0_3 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (635 11)  (635 11)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (4 8)  (616 7)  (616 7)  routing T_12_0.span4_horz_r_8 <X> T_12_0.lc_trk_g1_0
 (5 9)  (617 6)  (617 6)  routing T_12_0.span4_horz_r_8 <X> T_12_0.lc_trk_g1_0
 (7 9)  (619 6)  (619 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_0 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (6 14)  (618 0)  (618 0)  routing T_12_0.span12_vert_15 <X> T_12_0.lc_trk_g1_7
 (7 14)  (619 0)  (619 0)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_15 lc_trk_g1_7
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (12 0)  (742 15)  (742 15)  routing T_14_0.span4_vert_25 <X> T_14_0.span4_horz_l_12
 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (12 10)  (796 4)  (796 4)  routing T_15_0.lc_trk_g1_2 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (6 11)  (780 5)  (780 5)  routing T_15_0.span12_vert_10 <X> T_15_0.lc_trk_g1_2
 (7 11)  (781 5)  (781 5)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g1_2 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_1 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (6 8)  (834 7)  (834 7)  routing T_16_0.span12_vert_17 <X> T_16_0.lc_trk_g1_1
 (7 8)  (835 7)  (835 7)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_17 lc_trk_g1_1
 (8 9)  (836 6)  (836 6)  routing T_16_0.span12_vert_17 <X> T_16_0.lc_trk_g1_1
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (2 1)  (900 14)  (900 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_4 <X> T_20_0.fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g1_4 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (4 12)  (1052 3)  (1052 3)  routing T_20_0.span4_vert_36 <X> T_20_0.lc_trk_g1_4
 (5 13)  (1053 2)  (1053 2)  routing T_20_0.span4_vert_36 <X> T_20_0.lc_trk_g1_4
 (6 13)  (1054 2)  (1054 2)  routing T_20_0.span4_vert_36 <X> T_20_0.lc_trk_g1_4
 (7 13)  (1055 2)  (1055 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_36 lc_trk_g1_4


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (5 0)  (1161 15)  (1161 15)  routing T_22_0.span4_vert_33 <X> T_22_0.lc_trk_g0_1
 (6 0)  (1162 15)  (1162 15)  routing T_22_0.span4_vert_33 <X> T_22_0.lc_trk_g0_1
 (7 0)  (1163 15)  (1163 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_33 lc_trk_g0_1
 (8 0)  (1164 15)  (1164 15)  routing T_22_0.span4_vert_33 <X> T_22_0.lc_trk_g0_1
 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1179 2)  (1179 2)  routing T_22_0.span4_vert_43 <X> T_22_0.span4_horz_r_3
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (5 2)  (1269 12)  (1269 12)  routing T_24_0.span4_horz_r_11 <X> T_24_0.lc_trk_g0_3
 (7 2)  (1271 12)  (1271 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (1272 12)  (1272 12)  routing T_24_0.span4_horz_r_11 <X> T_24_0.lc_trk_g0_3
 (4 3)  (1268 13)  (1268 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (5 3)  (1269 13)  (1269 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (6 3)  (1270 13)  (1270 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (7 3)  (1271 13)  (1271 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_26 lc_trk_g0_2
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g0_2 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (12 11)  (1286 5)  (1286 5)  routing T_24_0.lc_trk_g0_3 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 11)  (1341 11)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 14)  (1323 0)  (1323 0)  routing T_25_0.span4_horz_r_7 <X> T_25_0.lc_trk_g1_7
 (7 14)  (1325 0)  (1325 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (1326 1)  (1326 1)  routing T_25_0.span4_horz_r_7 <X> T_25_0.lc_trk_g1_7


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (13 3)  (1383 13)  (1383 13)  routing T_26_0.span4_vert_31 <X> T_26_0.span4_horz_r_1
 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (12 4)  (1490 11)  (1490 11)  routing T_28_0.lc_trk_g1_1 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (5 8)  (1473 7)  (1473 7)  routing T_28_0.span4_horz_r_9 <X> T_28_0.lc_trk_g1_1
 (7 8)  (1475 7)  (1475 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1476 7)  (1476 7)  routing T_28_0.span4_horz_r_9 <X> T_28_0.lc_trk_g1_1
 (12 12)  (1490 3)  (1490 3)  routing T_28_0.span4_vert_43 <X> T_28_0.span4_horz_l_15


IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (5 2)  (1527 12)  (1527 12)  routing T_29_0.span4_vert_27 <X> T_29_0.lc_trk_g0_3
 (6 2)  (1528 12)  (1528 12)  routing T_29_0.span4_vert_27 <X> T_29_0.lc_trk_g0_3
 (7 2)  (1529 12)  (1529 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (1530 13)  (1530 13)  routing T_29_0.span4_vert_27 <X> T_29_0.lc_trk_g0_3
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (4 6)  (1526 8)  (1526 8)  routing T_29_0.span4_vert_38 <X> T_29_0.lc_trk_g0_6
 (5 7)  (1527 9)  (1527 9)  routing T_29_0.span4_vert_38 <X> T_29_0.lc_trk_g0_6
 (6 7)  (1528 9)  (1528 9)  routing T_29_0.span4_vert_38 <X> T_29_0.lc_trk_g0_6
 (7 7)  (1529 9)  (1529 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_38 lc_trk_g0_6
 (10 10)  (1542 4)  (1542 4)  routing T_29_0.lc_trk_g0_6 <X> T_29_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (10 11)  (1542 5)  (1542 5)  routing T_29_0.lc_trk_g0_6 <X> T_29_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1543 5)  (1543 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1544 5)  (1544 5)  routing T_29_0.lc_trk_g0_3 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (17 14)  (1515 0)  (1515 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


