# Wed Aug 12 10:36:25 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 130MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 221MB peak: 221MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 225MB peak: 225MB)


Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 229MB peak: 229MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 233MB peak: 233MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 234MB peak: 234MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 234MB peak: 234MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 234MB peak: 234MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 234MB peak: 234MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 234MB peak: 234MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 254MB peak: 254MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -2.64ns		 436 /       342
   2		0h:00m:03s		    -2.64ns		 443 /       342
   3		0h:00m:03s		    -2.64ns		 443 /       342
   4		0h:00m:03s		    -2.64ns		 444 /       342
   5		0h:00m:03s		    -2.64ns		 444 /       342

   6		0h:00m:04s		    -2.51ns		 453 /       342
   7		0h:00m:04s		    -2.13ns		 455 /       342

Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   8		0h:00m:04s		    -2.13ns		 455 /       344

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 254MB peak: 255MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 255MB peak: 255MB)


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 182MB peak: 256MB)

Writing Analyst data base C:\Users\gowin\Desktop\LESE\Gowin_DVI_RXTX_RefDesign\project\impl\gao\rev_1\synwork\gao_std_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 256MB peak: 256MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 257MB peak: 257MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 257MB peak: 257MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 253MB peak: 257MB)

@W: MT246 :"c:\users\gowin\desktop\lese\gowin_dvi_rxtx_refdesign\project\impl\gao\gw_gao_top.v":139:9:139:17|Blackbox GW_JTAG is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock gw_gao|rx0_pclk with period 4.33ns. Please declare a user-defined clock on port rx0_pclk.
@W: MT420 |Found inferred clock gw_gao|control0_inferred_clock[0] with period 5.81ns. Please declare a user-defined clock on net control0[0].


##### START OF TIMING REPORT #####[
# Timing report written on Wed Aug 12 10:36:34 2020
#


Top view:               gw_gao
Requested Frequency:    172.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.025

                                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                        Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------------------------
gw_gao|control0_inferred_clock[0]     172.1 MHz     146.3 MHz     5.811         6.836         -1.025     inferred     Autoconstr_clkgroup_1
gw_gao|rx0_pclk                       230.9 MHz     196.3 MHz     4.331         5.095         -0.764     inferred     Autoconstr_clkgroup_0
System                                372.2 MHz     316.4 MHz     2.687         3.161         -0.474     system       system_clkgroup      
===========================================================================================================================================





Clock Relationships
*******************

Clocks                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             System                             |  2.687       -0.474  |  No paths    -      |  No paths    -      |  No paths    -    
System                             gw_gao|control0_inferred_clock[0]  |  5.811       0.283   |  No paths    -      |  5.811       5.215  |  No paths    -    
gw_gao|rx0_pclk                    gw_gao|rx0_pclk                    |  4.331       -0.764  |  4.331       3.492  |  No paths    -      |  2.166       1.327
gw_gao|rx0_pclk                    gw_gao|control0_inferred_clock[0]  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
gw_gao|control0_inferred_clock[0]  System                             |  5.811       -0.411  |  No paths    -      |  No paths    -      |  No paths    -    
gw_gao|control0_inferred_clock[0]  gw_gao|rx0_pclk                    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
gw_gao|control0_inferred_clock[0]  gw_gao|control0_inferred_clock[0]  |  5.811       -1.025  |  5.811       4.972  |  No paths    -      |  2.905       0.961
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: gw_gao|control0_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                                 Arrival           
Instance                                   Reference                             Type      Pin     Net                              Time        Slack 
                                           Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------
u_icon_top.module_id_reg[1]                gw_gao|control0_inferred_clock[0]     DFFCE     Q       module_id_reg[1]                 0.243       -1.025
u_icon_top.module_id_reg[0]                gw_gao|control0_inferred_clock[0]     DFFCE     Q       module_id_reg[0]                 0.243       -1.004
u_icon_top.module_id_reg[2]                gw_gao|control0_inferred_clock[0]     DFFCE     Q       module_id_reg[2]                 0.243       -0.917
u_icon_top.module_id_reg[3]                gw_gao|control0_inferred_clock[0]     DFFCE     Q       module_id_reg[3]                 0.243       -0.826
u_la0_top.internal_register_select[15]     gw_gao|control0_inferred_clock[0]     DFFCE     Q       internal_register_select[15]     0.243       -0.567
u_la0_top.bit_count[3]                     gw_gao|control0_inferred_clock[0]     DFFCE     Q       bit_count[3]                     0.243       -0.548
u_la0_top.internal_register_select[14]     gw_gao|control0_inferred_clock[0]     DFFCE     Q       internal_register_select[14]     0.243       -0.546
u_la0_top.bit_count[2]                     gw_gao|control0_inferred_clock[0]     DFFCE     Q       bit_count[2]                     0.243       -0.527
u_la0_top.bit_count[1]                     gw_gao|control0_inferred_clock[0]     DFFCE     Q       bit_count[1]                     0.243       -0.482
u_la0_top.internal_register_select[9]      gw_gao|control0_inferred_clock[0]     DFFCE     Q       internal_register_select[9]      0.243       -0.476
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                      Required           
Instance                                     Reference                             Type      Pin     Net                                   Time         Slack 
                                             Clock                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------
u_la0_top.capture_windows_num[0]             gw_gao|control0_inferred_clock[0]     DFFC      D       capture_windows_nume_0[0]             5.750        -1.025
u_la0_top.capture_windows_num[1]             gw_gao|control0_inferred_clock[0]     DFFC      D       capture_windows_nume_0[1]             5.750        -1.025
u_la0_top.capture_windows_num[2]             gw_gao|control0_inferred_clock[0]     DFFC      D       capture_windows_nume_0[2]             5.750        -1.025
u_la0_top.internal_reg_trig_level_max[0]     gw_gao|control0_inferred_clock[0]     DFFC      D       internal_reg_trig_level_maxe_0[0]     5.750        -0.938
u_la0_top.internal_reg_trig_level_max[1]     gw_gao|control0_inferred_clock[0]     DFFC      D       internal_reg_trig_level_maxe_0[1]     5.750        -0.938
u_la0_top.internal_reg_trig_level_max[2]     gw_gao|control0_inferred_clock[0]     DFFC      D       internal_reg_trig_level_maxe_0[2]     5.750        -0.938
u_la0_top.internal_reg_trig_level_max[3]     gw_gao|control0_inferred_clock[0]     DFFC      D       internal_reg_trig_level_maxe_0[3]     5.750        -0.938
u_la0_top.u_ao_crc32.crc[0]                  gw_gao|control0_inferred_clock[0]     DFFPE     CE      un1_clr_1_i                           5.750        -0.637
u_la0_top.u_ao_crc32.crc[1]                  gw_gao|control0_inferred_clock[0]     DFFPE     CE      un1_clr_1_i                           5.750        -0.637
u_la0_top.u_ao_crc32.crc[2]                  gw_gao|control0_inferred_clock[0]     DFFPE     CE      un1_clr_1_i                           5.750        -0.637
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.811
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.750

    - Propagation time:                      6.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.025

    Number of logic level(s):                6
    Starting point:                          u_icon_top.module_id_reg[1] / Q
    Ending point:                            u_la0_top.capture_windows_num[0] / D
    The start point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.905 period=5.811) on pin CLK
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.905 period=5.811) on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                    Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
u_icon_top.module_id_reg[1]             DFFCE     Q        Out     0.243     0.243 r     -         
module_id_reg[1]                        Net       -        -       0.535     -           2         
u_icon_top._decfrac0                    LUT4      I1       In      -         0.778 r     -         
u_icon_top._decfrac0                    LUT4      F        Out     0.570     1.348 r     -         
control0[6]                             Net       -        -       0.596     -           18        
u_la0_top.control_RNI559U[6]            LUT2      I1       In      -         1.944 r     -         
u_la0_top.control_RNI559U[6]            LUT2      F        Out     0.570     2.514 r     -         
un1_control_3_1                         Net       -        -       0.535     -           3         
u_la0_top.m37                           LUT4      I3       In      -         3.049 r     -         
u_la0_top.m37                           LUT4      F        Out     0.371     3.420 f     -         
regsel_ld_en_0_sqmuxa                   Net       -        -       0.596     -           18        
u_la0_top.data_register_RNINRIG[46]     LUT2      I1       In      -         4.016 f     -         
u_la0_top.data_register_RNINRIG[46]     LUT2      F        Out     0.570     4.586 r     -         
intreg_ld_en_0_sqmuxa_1                 Net       -        -       0.535     -           10        
u_la0_top.m42                           LUT4      I0       In      -         5.121 r     -         
u_la0_top.m42                           LUT4      F        Out     0.549     5.670 r     -         
capture_windows_num_wr                  Net       -        -       0.535     -           3         
u_la0_top.capture_windows_nume[0]       LUT3      I1       In      -         6.205 r     -         
u_la0_top.capture_windows_nume[0]       LUT3      F        Out     0.570     6.775 r     -         
capture_windows_nume_0[0]               Net       -        -       0.000     -           1         
u_la0_top.capture_windows_num[0]        DFFC      D        In      -         6.775 r     -         
===================================================================================================
Total path delay (propagation time + setup) of 6.836 is 3.504(51.3%) logic and 3.332(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.811
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.750

    - Propagation time:                      6.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.025

    Number of logic level(s):                6
    Starting point:                          u_icon_top.module_id_reg[1] / Q
    Ending point:                            u_la0_top.capture_windows_num[1] / D
    The start point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.905 period=5.811) on pin CLK
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.905 period=5.811) on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                    Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
u_icon_top.module_id_reg[1]             DFFCE     Q        Out     0.243     0.243 r     -         
module_id_reg[1]                        Net       -        -       0.535     -           2         
u_icon_top._decfrac0                    LUT4      I1       In      -         0.778 r     -         
u_icon_top._decfrac0                    LUT4      F        Out     0.570     1.348 r     -         
control0[6]                             Net       -        -       0.596     -           18        
u_la0_top.control_RNI559U[6]            LUT2      I1       In      -         1.944 r     -         
u_la0_top.control_RNI559U[6]            LUT2      F        Out     0.570     2.514 r     -         
un1_control_3_1                         Net       -        -       0.535     -           3         
u_la0_top.m37                           LUT4      I3       In      -         3.049 r     -         
u_la0_top.m37                           LUT4      F        Out     0.371     3.420 f     -         
regsel_ld_en_0_sqmuxa                   Net       -        -       0.596     -           18        
u_la0_top.data_register_RNINRIG[46]     LUT2      I1       In      -         4.016 f     -         
u_la0_top.data_register_RNINRIG[46]     LUT2      F        Out     0.570     4.586 r     -         
intreg_ld_en_0_sqmuxa_1                 Net       -        -       0.535     -           10        
u_la0_top.m42                           LUT4      I0       In      -         5.121 r     -         
u_la0_top.m42                           LUT4      F        Out     0.549     5.670 r     -         
capture_windows_num_wr                  Net       -        -       0.535     -           3         
u_la0_top.capture_windows_nume[1]       LUT3      I1       In      -         6.205 r     -         
u_la0_top.capture_windows_nume[1]       LUT3      F        Out     0.570     6.775 r     -         
capture_windows_nume_0[1]               Net       -        -       0.000     -           1         
u_la0_top.capture_windows_num[1]        DFFC      D        In      -         6.775 r     -         
===================================================================================================
Total path delay (propagation time + setup) of 6.836 is 3.504(51.3%) logic and 3.332(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.811
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.750

    - Propagation time:                      6.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.025

    Number of logic level(s):                6
    Starting point:                          u_icon_top.module_id_reg[1] / Q
    Ending point:                            u_la0_top.capture_windows_num[2] / D
    The start point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.905 period=5.811) on pin CLK
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.905 period=5.811) on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                    Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
u_icon_top.module_id_reg[1]             DFFCE     Q        Out     0.243     0.243 r     -         
module_id_reg[1]                        Net       -        -       0.535     -           2         
u_icon_top._decfrac0                    LUT4      I1       In      -         0.778 r     -         
u_icon_top._decfrac0                    LUT4      F        Out     0.570     1.348 r     -         
control0[6]                             Net       -        -       0.596     -           18        
u_la0_top.control_RNI559U[6]            LUT2      I1       In      -         1.944 r     -         
u_la0_top.control_RNI559U[6]            LUT2      F        Out     0.570     2.514 r     -         
un1_control_3_1                         Net       -        -       0.535     -           3         
u_la0_top.m37                           LUT4      I3       In      -         3.049 r     -         
u_la0_top.m37                           LUT4      F        Out     0.371     3.420 f     -         
regsel_ld_en_0_sqmuxa                   Net       -        -       0.596     -           18        
u_la0_top.data_register_RNINRIG[46]     LUT2      I1       In      -         4.016 f     -         
u_la0_top.data_register_RNINRIG[46]     LUT2      F        Out     0.570     4.586 r     -         
intreg_ld_en_0_sqmuxa_1                 Net       -        -       0.535     -           10        
u_la0_top.m42                           LUT4      I0       In      -         5.121 r     -         
u_la0_top.m42                           LUT4      F        Out     0.549     5.670 r     -         
capture_windows_num_wr                  Net       -        -       0.535     -           3         
u_la0_top.capture_windows_nume[2]       LUT3      I1       In      -         6.205 r     -         
u_la0_top.capture_windows_nume[2]       LUT3      F        Out     0.570     6.775 r     -         
capture_windows_nume_0[2]               Net       -        -       0.000     -           1         
u_la0_top.capture_windows_num[2]        DFFC      D        In      -         6.775 r     -         
===================================================================================================
Total path delay (propagation time + setup) of 6.836 is 3.504(51.3%) logic and 3.332(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.811
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.750

    - Propagation time:                      6.754
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.004

    Number of logic level(s):                6
    Starting point:                          u_icon_top.module_id_reg[0] / Q
    Ending point:                            u_la0_top.capture_windows_num[0] / D
    The start point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.905 period=5.811) on pin CLK
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.905 period=5.811) on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                    Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
u_icon_top.module_id_reg[0]             DFFCE     Q        Out     0.243     0.243 r     -         
module_id_reg[0]                        Net       -        -       0.535     -           2         
u_icon_top._decfrac0                    LUT4      I0       In      -         0.778 r     -         
u_icon_top._decfrac0                    LUT4      F        Out     0.549     1.327 r     -         
control0[6]                             Net       -        -       0.596     -           18        
u_la0_top.control_RNI559U[6]            LUT2      I1       In      -         1.923 r     -         
u_la0_top.control_RNI559U[6]            LUT2      F        Out     0.570     2.493 r     -         
un1_control_3_1                         Net       -        -       0.535     -           3         
u_la0_top.m37                           LUT4      I3       In      -         3.028 r     -         
u_la0_top.m37                           LUT4      F        Out     0.371     3.399 f     -         
regsel_ld_en_0_sqmuxa                   Net       -        -       0.596     -           18        
u_la0_top.data_register_RNINRIG[46]     LUT2      I1       In      -         3.995 f     -         
u_la0_top.data_register_RNINRIG[46]     LUT2      F        Out     0.570     4.565 r     -         
intreg_ld_en_0_sqmuxa_1                 Net       -        -       0.535     -           10        
u_la0_top.m42                           LUT4      I0       In      -         5.100 r     -         
u_la0_top.m42                           LUT4      F        Out     0.549     5.649 r     -         
capture_windows_num_wr                  Net       -        -       0.535     -           3         
u_la0_top.capture_windows_nume[0]       LUT3      I1       In      -         6.184 r     -         
u_la0_top.capture_windows_nume[0]       LUT3      F        Out     0.570     6.754 r     -         
capture_windows_nume_0[0]               Net       -        -       0.000     -           1         
u_la0_top.capture_windows_num[0]        DFFC      D        In      -         6.754 r     -         
===================================================================================================
Total path delay (propagation time + setup) of 6.815 is 3.483(51.1%) logic and 3.332(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.811
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.750

    - Propagation time:                      6.754
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.004

    Number of logic level(s):                6
    Starting point:                          u_icon_top.module_id_reg[0] / Q
    Ending point:                            u_la0_top.capture_windows_num[1] / D
    The start point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.905 period=5.811) on pin CLK
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.905 period=5.811) on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                    Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
u_icon_top.module_id_reg[0]             DFFCE     Q        Out     0.243     0.243 r     -         
module_id_reg[0]                        Net       -        -       0.535     -           2         
u_icon_top._decfrac0                    LUT4      I0       In      -         0.778 r     -         
u_icon_top._decfrac0                    LUT4      F        Out     0.549     1.327 r     -         
control0[6]                             Net       -        -       0.596     -           18        
u_la0_top.control_RNI559U[6]            LUT2      I1       In      -         1.923 r     -         
u_la0_top.control_RNI559U[6]            LUT2      F        Out     0.570     2.493 r     -         
un1_control_3_1                         Net       -        -       0.535     -           3         
u_la0_top.m37                           LUT4      I3       In      -         3.028 r     -         
u_la0_top.m37                           LUT4      F        Out     0.371     3.399 f     -         
regsel_ld_en_0_sqmuxa                   Net       -        -       0.596     -           18        
u_la0_top.data_register_RNINRIG[46]     LUT2      I1       In      -         3.995 f     -         
u_la0_top.data_register_RNINRIG[46]     LUT2      F        Out     0.570     4.565 r     -         
intreg_ld_en_0_sqmuxa_1                 Net       -        -       0.535     -           10        
u_la0_top.m42                           LUT4      I0       In      -         5.100 r     -         
u_la0_top.m42                           LUT4      F        Out     0.549     5.649 r     -         
capture_windows_num_wr                  Net       -        -       0.535     -           3         
u_la0_top.capture_windows_nume[1]       LUT3      I1       In      -         6.184 r     -         
u_la0_top.capture_windows_nume[1]       LUT3      F        Out     0.570     6.754 r     -         
capture_windows_nume_0[1]               Net       -        -       0.000     -           1         
u_la0_top.capture_windows_num[1]        DFFC      D        In      -         6.754 r     -         
===================================================================================================
Total path delay (propagation time + setup) of 6.815 is 3.483(51.1%) logic and 3.332(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: gw_gao|rx0_pclk
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                  Arrival           
Instance                                       Reference           Type     Pin     Net                                  Time        Slack 
                                               Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------
u_la0_top.internal_reg_force_triger_syn[1]     gw_gao|rx0_pclk     DFFC     Q       internal_reg_force_triger_syn[1]     0.243       -0.764
u_la0_top.genblk1\.u_ao_match_0.match_sep      gw_gao|rx0_pclk     DFFC     Q       match                                0.243       -0.743
u_la0_top.u_ao_mem_ctrl.capture_length[0]      gw_gao|rx0_pclk     DFFC     Q       capture_length[0]                    0.243       -0.741
u_la0_top.capture_window_sel[1]                gw_gao|rx0_pclk     DFFC     Q       capture_window_sel[1]                0.243       -0.707
u_la0_top.u_ao_mem_ctrl.capture_length[1]      gw_gao|rx0_pclk     DFFC     Q       capture_length[1]                    0.243       -0.706
u_la0_top.capture_window_sel[0]                gw_gao|rx0_pclk     DFFC     Q       capture_window_sel[0]                0.243       -0.686
u_la0_top.u_ao_mem_ctrl.capture_length[2]      gw_gao|rx0_pclk     DFFC     Q       capture_length[2]                    0.243       -0.671
u_la0_top.triger_level_cnt[0]                  gw_gao|rx0_pclk     DFFC     Q       triger_level_cnt[0]                  0.243       -0.656
u_la0_top.u_ao_mem_ctrl.capture_length[3]      gw_gao|rx0_pclk     DFFP     Q       capture_length[3]                    0.243       -0.636
u_la0_top.u_ao_mem_ctrl.capture_length[4]      gw_gao|rx0_pclk     DFFC     Q       capture_length[4]                    0.243       -0.601
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                          Required           
Instance                                        Reference           Type      Pin     Net                         Time         Slack 
                                                Clock                                                                                
-------------------------------------------------------------------------------------------------------------------------------------
u_la0_top.u_ao_mem_ctrl.capture_mem_wr          gw_gao|rx0_pclk     DFFCE     CE      g0                          4.270        -0.764
u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en         gw_gao|rx0_pclk     DFFCE     CE      un1_capture_length_zero     4.270        -0.741
u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en         gw_gao|rx0_pclk     DFFCE     D       mem_addr_inc_en7            4.270        -0.100
u_la0_top.triger_level_cnt[1]                   gw_gao|rx0_pclk     DFFC      D       triger_level_cnt_4[1]       4.270        -0.039
u_la0_top.triger_level_cnt[3]                   gw_gao|rx0_pclk     DFFC      D       triger_level_cnt_4[3]       4.270        -0.039
u_la0_top.u_ao_mem_ctrl.capture_loop            gw_gao|rx0_pclk     DFFCE     CE      un1_mem_addr_inc_en6        4.270        -0.020
u_la0_top.u_ao_mem_ctrl.capture_mem_addr[0]     gw_gao|rx0_pclk     DFFCE     D       capture_mem_addr_lm[0]      4.270        -0.020
u_la0_top.u_ao_mem_ctrl.capture_mem_addr[1]     gw_gao|rx0_pclk     DFFCE     D       capture_mem_addr_lm[1]      4.270        -0.020
u_la0_top.u_ao_mem_ctrl.capture_mem_addr[2]     gw_gao|rx0_pclk     DFFCE     D       capture_mem_addr_lm[2]      4.270        -0.020
u_la0_top.u_ao_mem_ctrl.capture_mem_addr[3]     gw_gao|rx0_pclk     DFFCE     D       capture_mem_addr_lm[3]      4.270        -0.020
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.331
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.270

    - Propagation time:                      5.034
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.764

    Number of logic level(s):                5
    Starting point:                          u_la0_top.internal_reg_force_triger_syn[1] / Q
    Ending point:                            u_la0_top.u_ao_mem_ctrl.capture_mem_wr / CE
    The start point is clocked by            gw_gao|rx0_pclk [rising] (rise=0.000 fall=2.166 period=4.331) on pin CLK
    The end   point is clocked by            gw_gao|rx0_pclk [rising] (rise=0.000 fall=2.166 period=4.331) on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
u_la0_top.internal_reg_force_triger_syn[1]     DFFC      Q        Out     0.243     0.243 r     -         
internal_reg_force_triger_syn[1]               Net       -        -       0.535     -           1         
u_la0_top.un1_match_final_3                    LUT4      I1       In      -         0.778 r     -         
u_la0_top.un1_match_final_3                    LUT4      F        Out     0.570     1.348 r     -         
un1_match_final_3                              Net       -        -       0.401     -           1         
u_la0_top.match_final                          LUT4      I3       In      -         1.749 r     -         
u_la0_top.match_final                          LUT4      F        Out     0.371     2.120 f     -         
match_final                                    Net       -        -       0.535     -           5         
u_la0_top.triger_level_cnt_0_sqmuxa            LUT4      I0       In      -         2.655 f     -         
u_la0_top.triger_level_cnt_0_sqmuxa            LUT4      F        Out     0.549     3.204 r     -         
triger_level_cnt_0_sqmuxa                      Net       -        -       0.596     -           17        
u_la0_top.u_ao_mem_ctrl.g0_1                   LUT4      I3       In      -         3.800 r     -         
u_la0_top.u_ao_mem_ctrl.g0_1                   LUT4      F        Out     0.371     4.171 f     -         
g0_1                                           Net       -        -       0.401     -           1         
u_la0_top.u_ao_mem_ctrl.g0                     LUT4      I2       In      -         4.572 f     -         
u_la0_top.u_ao_mem_ctrl.g0                     LUT4      F        Out     0.462     5.034 r     -         
g0                                             Net       -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_mem_wr         DFFCE     CE       In      -         5.034 r     -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.095 is 2.627(51.6%) logic and 2.468(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.331
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.270

    - Propagation time:                      5.013
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.743

    Number of logic level(s):                5
    Starting point:                          u_la0_top.genblk1\.u_ao_match_0.match_sep / Q
    Ending point:                            u_la0_top.u_ao_mem_ctrl.capture_mem_wr / CE
    The start point is clocked by            gw_gao|rx0_pclk [rising] (rise=0.000 fall=2.166 period=4.331) on pin CLK
    The end   point is clocked by            gw_gao|rx0_pclk [rising] (rise=0.000 fall=2.166 period=4.331) on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                          Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
u_la0_top.genblk1\.u_ao_match_0.match_sep     DFFC      Q        Out     0.243     0.243 r     -         
match                                         Net       -        -       0.535     -           1         
u_la0_top.un1_match_final_3                   LUT4      I0       In      -         0.778 r     -         
u_la0_top.un1_match_final_3                   LUT4      F        Out     0.549     1.327 r     -         
un1_match_final_3                             Net       -        -       0.401     -           1         
u_la0_top.match_final                         LUT4      I3       In      -         1.728 r     -         
u_la0_top.match_final                         LUT4      F        Out     0.371     2.099 f     -         
match_final                                   Net       -        -       0.535     -           5         
u_la0_top.triger_level_cnt_0_sqmuxa           LUT4      I0       In      -         2.634 f     -         
u_la0_top.triger_level_cnt_0_sqmuxa           LUT4      F        Out     0.549     3.183 r     -         
triger_level_cnt_0_sqmuxa                     Net       -        -       0.596     -           17        
u_la0_top.u_ao_mem_ctrl.g0_1                  LUT4      I3       In      -         3.779 r     -         
u_la0_top.u_ao_mem_ctrl.g0_1                  LUT4      F        Out     0.371     4.150 f     -         
g0_1                                          Net       -        -       0.401     -           1         
u_la0_top.u_ao_mem_ctrl.g0                    LUT4      I2       In      -         4.551 f     -         
u_la0_top.u_ao_mem_ctrl.g0                    LUT4      F        Out     0.462     5.013 r     -         
g0                                            Net       -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_mem_wr        DFFCE     CE       In      -         5.013 r     -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.074 is 2.606(51.4%) logic and 2.468(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.331
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.270

    - Propagation time:                      5.011
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.741

    Number of logic level(s):                14
    Starting point:                          u_la0_top.u_ao_mem_ctrl.capture_length[0] / Q
    Ending point:                            u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en / CE
    The start point is clocked by            gw_gao|rx0_pclk [rising] (rise=0.000 fall=2.166 period=4.331) on pin CLK
    The end   point is clocked by            gw_gao|rx0_pclk [rising] (rise=0.000 fall=2.166 period=4.331) on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
u_la0_top.u_ao_mem_ctrl.capture_length[0]               DFFC          Q        Out     0.243     0.243 r     -         
capture_length[0]                                       Net           -        -       0.535     -           3         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_0_0     ALU           I0       In      -         0.778 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_0_0     ALU           COUT     Out     0.549     1.327 r     -         
capture_length_zero_cry_0                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_1_0     ALU           CIN      In      -         1.327 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_1_0     ALU           COUT     Out     0.035     1.362 r     -         
capture_length_zero_cry_1                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_2_0     ALU           CIN      In      -         1.362 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_2_0     ALU           COUT     Out     0.035     1.397 r     -         
capture_length_zero_cry_2                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_3_0     ALU           CIN      In      -         1.397 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_3_0     ALU           COUT     Out     0.035     1.432 r     -         
capture_length_zero_cry_3                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_4_0     ALU           CIN      In      -         1.432 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_4_0     ALU           COUT     Out     0.035     1.467 r     -         
capture_length_zero_cry_4                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_5_0     ALU           CIN      In      -         1.467 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_5_0     ALU           COUT     Out     0.035     1.502 r     -         
capture_length_zero_cry_5                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_6_0     ALU           CIN      In      -         1.502 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_6_0     ALU           COUT     Out     0.035     1.537 r     -         
capture_length_zero_cry_6                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_7_0     ALU           CIN      In      -         1.537 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_7_0     ALU           COUT     Out     0.035     1.572 r     -         
capture_length_zero_cry_7                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_8_0     ALU           CIN      In      -         1.572 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_8_0     ALU           COUT     Out     0.035     1.607 r     -         
capture_length_zero_cry_8                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_9_0     ALU           CIN      In      -         1.607 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_9_0     ALU           SUM      Out     0.470     2.077 f     -         
capture_length_zero[9]                                  Net           -        -       0.535     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_1_8         LUT4          I1       In      -         2.612 f     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_1_8         LUT4          F        Out     0.570     3.182 r     -         
capture_length_zero_1_8                                 Net           -        -       0.535     -           5         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero_0_0     LUT4          I0       In      -         3.717 r     -         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero_0_0     LUT4          F        Out     0.549     4.266 r     -         
un1_capture_length_zero_0_0                             Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero_0       MUX2_LUT5     I0       In      -         4.266 r     -         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero_0       MUX2_LUT5     O        Out     0.105     4.371 r     -         
un1_capture_length_zero_0                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero         MUX2_LUT6     I0       In      -         4.371 r     -         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero         MUX2_LUT6     O        Out     0.105     4.476 r     -         
un1_capture_length_zero                                 Net           -        -       0.535     -           1         
u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en                 DFFCE         CE       In      -         5.011 r     -         
=======================================================================================================================
Total path delay (propagation time + setup) of 5.072 is 2.932(57.8%) logic and 2.140(42.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.331
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.270

    - Propagation time:                      5.011
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.741

    Number of logic level(s):                14
    Starting point:                          u_la0_top.u_ao_mem_ctrl.capture_length[0] / Q
    Ending point:                            u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en / CE
    The start point is clocked by            gw_gao|rx0_pclk [rising] (rise=0.000 fall=2.166 period=4.331) on pin CLK
    The end   point is clocked by            gw_gao|rx0_pclk [rising] (rise=0.000 fall=2.166 period=4.331) on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
u_la0_top.u_ao_mem_ctrl.capture_length[0]               DFFC          Q        Out     0.243     0.243 r     -         
capture_length[0]                                       Net           -        -       0.535     -           3         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_0_0     ALU           I0       In      -         0.778 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_0_0     ALU           COUT     Out     0.549     1.327 r     -         
capture_length_zero_cry_0                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_1_0     ALU           CIN      In      -         1.327 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_1_0     ALU           COUT     Out     0.035     1.362 r     -         
capture_length_zero_cry_1                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_2_0     ALU           CIN      In      -         1.362 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_2_0     ALU           COUT     Out     0.035     1.397 r     -         
capture_length_zero_cry_2                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_3_0     ALU           CIN      In      -         1.397 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_3_0     ALU           COUT     Out     0.035     1.432 r     -         
capture_length_zero_cry_3                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_4_0     ALU           CIN      In      -         1.432 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_4_0     ALU           COUT     Out     0.035     1.467 r     -         
capture_length_zero_cry_4                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_5_0     ALU           CIN      In      -         1.467 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_5_0     ALU           COUT     Out     0.035     1.502 r     -         
capture_length_zero_cry_5                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_6_0     ALU           CIN      In      -         1.502 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_6_0     ALU           COUT     Out     0.035     1.537 r     -         
capture_length_zero_cry_6                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_7_0     ALU           CIN      In      -         1.537 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_7_0     ALU           COUT     Out     0.035     1.572 r     -         
capture_length_zero_cry_7                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_8_0     ALU           CIN      In      -         1.572 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_8_0     ALU           COUT     Out     0.035     1.607 r     -         
capture_length_zero_cry_8                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_9_0     ALU           CIN      In      -         1.607 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_9_0     ALU           SUM      Out     0.470     2.077 f     -         
capture_length_zero[9]                                  Net           -        -       0.535     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_1_8         LUT4          I1       In      -         2.612 f     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_1_8         LUT4          F        Out     0.570     3.182 r     -         
capture_length_zero_1_8                                 Net           -        -       0.535     -           5         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero_0_1     LUT4          I0       In      -         3.717 r     -         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero_0_1     LUT4          F        Out     0.549     4.266 r     -         
un1_capture_length_zero_0_1                             Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero_0       MUX2_LUT5     I1       In      -         4.266 r     -         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero_0       MUX2_LUT5     O        Out     0.105     4.371 r     -         
un1_capture_length_zero_0                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero         MUX2_LUT6     I0       In      -         4.371 r     -         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero         MUX2_LUT6     O        Out     0.105     4.476 r     -         
un1_capture_length_zero                                 Net           -        -       0.535     -           1         
u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en                 DFFCE         CE       In      -         5.011 r     -         
=======================================================================================================================
Total path delay (propagation time + setup) of 5.072 is 2.932(57.8%) logic and 2.140(42.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.331
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.270

    - Propagation time:                      5.011
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.741

    Number of logic level(s):                14
    Starting point:                          u_la0_top.u_ao_mem_ctrl.capture_length[0] / Q
    Ending point:                            u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en / CE
    The start point is clocked by            gw_gao|rx0_pclk [rising] (rise=0.000 fall=2.166 period=4.331) on pin CLK
    The end   point is clocked by            gw_gao|rx0_pclk [rising] (rise=0.000 fall=2.166 period=4.331) on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
u_la0_top.u_ao_mem_ctrl.capture_length[0]               DFFC          Q        Out     0.243     0.243 r     -         
capture_length[0]                                       Net           -        -       0.535     -           3         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_0_0     ALU           I0       In      -         0.778 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_0_0     ALU           COUT     Out     0.549     1.327 r     -         
capture_length_zero_cry_0                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_1_0     ALU           CIN      In      -         1.327 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_1_0     ALU           COUT     Out     0.035     1.362 r     -         
capture_length_zero_cry_1                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_2_0     ALU           CIN      In      -         1.362 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_2_0     ALU           COUT     Out     0.035     1.397 r     -         
capture_length_zero_cry_2                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_3_0     ALU           CIN      In      -         1.397 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_3_0     ALU           COUT     Out     0.035     1.432 r     -         
capture_length_zero_cry_3                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_4_0     ALU           CIN      In      -         1.432 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_4_0     ALU           COUT     Out     0.035     1.467 r     -         
capture_length_zero_cry_4                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_5_0     ALU           CIN      In      -         1.467 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_5_0     ALU           COUT     Out     0.035     1.502 r     -         
capture_length_zero_cry_5                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_6_0     ALU           CIN      In      -         1.502 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_6_0     ALU           COUT     Out     0.035     1.537 r     -         
capture_length_zero_cry_6                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_7_0     ALU           CIN      In      -         1.537 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_7_0     ALU           COUT     Out     0.035     1.572 r     -         
capture_length_zero_cry_7                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_8_0     ALU           CIN      In      -         1.572 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_8_0     ALU           COUT     Out     0.035     1.607 r     -         
capture_length_zero_cry_8                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_9_0     ALU           CIN      In      -         1.607 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_9_0     ALU           SUM      Out     0.470     2.077 f     -         
capture_length_zero[9]                                  Net           -        -       0.535     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_1_8         LUT4          I1       In      -         2.612 f     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_1_8         LUT4          F        Out     0.570     3.182 r     -         
capture_length_zero_1_8                                 Net           -        -       0.535     -           5         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero_1_1     LUT4          I0       In      -         3.717 r     -         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero_1_1     LUT4          F        Out     0.549     4.266 r     -         
un1_capture_length_zero_1_1                             Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero_1       MUX2_LUT5     I1       In      -         4.266 r     -         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero_1       MUX2_LUT5     O        Out     0.105     4.371 r     -         
un1_capture_length_zero_1                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero         MUX2_LUT6     I1       In      -         4.371 r     -         
u_la0_top.u_ao_mem_ctrl.un1_capture_length_zero         MUX2_LUT6     O        Out     0.105     4.476 r     -         
un1_capture_length_zero                                 Net           -        -       0.535     -           1         
u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en                 DFFCE         CE       In      -         5.011 r     -         
=======================================================================================================================
Total path delay (propagation time + setup) of 5.072 is 2.932(57.8%) logic and 2.140(42.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

              Starting                                                                    Arrival           
Instance      Reference     Type        Pin                       Net                     Time        Slack 
              Clock                                                                                         
------------------------------------------------------------------------------------------------------------
u_gw_jtag     System        GW_JTAG     update_dr_o               update_dr               0.000       -0.474
u_gw_jtag     System        GW_JTAG     shift_dr_capture_dr_o     shift_dr_capture_dr     0.000       0.372 
u_gw_jtag     System        GW_JTAG     test_logic_reset_o        gao_jtag_reset          0.000       4.131 
u_gw_jtag     System        GW_JTAG     enable_er1_o              enable_er1              0.000       5.215 
u_gw_jtag     System        GW_JTAG     tdi_o                     gao_jtag_tdi            0.000       5.215 
============================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                      Required           
Instance                                     Reference     Type        Pin           Net                                   Time         Slack 
                                             Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
u_gw_jtag                                    System        GW_JTAG     tdo_er1_i     tdo_er1                               2.687        -0.474
u_la0_top.capture_windows_num[0]             System        DFFC        D             capture_windows_nume_0[0]             5.750        0.283 
u_la0_top.capture_windows_num[1]             System        DFFC        D             capture_windows_nume_0[1]             5.750        0.283 
u_la0_top.capture_windows_num[2]             System        DFFC        D             capture_windows_nume_0[2]             5.750        0.283 
u_la0_top.internal_reg_trig_level_max[0]     System        DFFC        D             internal_reg_trig_level_maxe_0[0]     5.750        0.370 
u_la0_top.internal_reg_trig_level_max[1]     System        DFFC        D             internal_reg_trig_level_maxe_0[1]     5.750        0.370 
u_la0_top.internal_reg_trig_level_max[2]     System        DFFC        D             internal_reg_trig_level_maxe_0[2]     5.750        0.370 
u_la0_top.internal_reg_trig_level_max[3]     System        DFFC        D             internal_reg_trig_level_maxe_0[3]     5.750        0.370 
u_la0_top.data_out_shift_reg[0]              System        DFFCE       D             data_out_shift_reg_4[0]               5.750        0.372 
u_la0_top.data_out_shift_reg[1]              System        DFFCE       D             data_out_shift_reg_4[1]               5.750        0.372 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.687
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.687

    - Propagation time:                      3.161
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.474

    Number of logic level(s):                2
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_gw_jtag / tdo_er1_i
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                  Pin             Pin               Arrival     No. of    
Name                                Type        Name            Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
u_gw_jtag                           GW_JTAG     update_dr_o     Out     0.000     0.000 r     -         
update_dr                           Net         -               -       0.657     -           23        
u_la0_top.module_tdo_o_iv_mb_mb     LUT4        I1              In      -         0.657 r     -         
u_la0_top.module_tdo_o_iv_mb_mb     LUT4        F               Out     0.570     1.227 r     -         
control[7]                          Net         -               -       0.535     -           1         
u_icon_top.u_MUX16                  MUX16       I0              In      -         1.762 r     -         
u_icon_top.u_MUX16                  MUX16       O               Out     0.864     2.626 r     -         
tdo_o                               Net         -               -       0.535     -           1         
u_gw_jtag                           GW_JTAG     tdo_er1_i       In      -         3.161 r     -         
========================================================================================================
Total path delay (propagation time + setup) of 3.161 is 1.434(45.4%) logic and 1.727(54.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.811
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.750

    - Propagation time:                      5.467
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.283

    Number of logic level(s):                5
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.capture_windows_num[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.905 period=5.811) on pin CLK

Instance / Net                                      Pin             Pin               Arrival     No. of    
Name                                    Type        Name            Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
u_gw_jtag                               GW_JTAG     update_dr_o     Out     0.000     0.000 r     -         
update_dr                               Net         -               -       0.657     -           23        
u_la0_top.control_RNI559U[6]            LUT2        I0              In      -         0.657 r     -         
u_la0_top.control_RNI559U[6]            LUT2        F               Out     0.549     1.206 r     -         
un1_control_3_1                         Net         -               -       0.535     -           3         
u_la0_top.m37                           LUT4        I3              In      -         1.741 r     -         
u_la0_top.m37                           LUT4        F               Out     0.371     2.112 f     -         
regsel_ld_en_0_sqmuxa                   Net         -               -       0.596     -           18        
u_la0_top.data_register_RNINRIG[46]     LUT2        I1              In      -         2.708 f     -         
u_la0_top.data_register_RNINRIG[46]     LUT2        F               Out     0.570     3.278 r     -         
intreg_ld_en_0_sqmuxa_1                 Net         -               -       0.535     -           10        
u_la0_top.m42                           LUT4        I0              In      -         3.813 r     -         
u_la0_top.m42                           LUT4        F               Out     0.549     4.362 r     -         
capture_windows_num_wr                  Net         -               -       0.535     -           3         
u_la0_top.capture_windows_nume[0]       LUT3        I1              In      -         4.897 r     -         
u_la0_top.capture_windows_nume[0]       LUT3        F               Out     0.570     5.467 r     -         
capture_windows_nume_0[0]               Net         -               -       0.000     -           1         
u_la0_top.capture_windows_num[0]        DFFC        D               In      -         5.467 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 5.528 is 2.670(48.3%) logic and 2.858(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.811
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.750

    - Propagation time:                      5.467
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.283

    Number of logic level(s):                5
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.capture_windows_num[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.905 period=5.811) on pin CLK

Instance / Net                                      Pin             Pin               Arrival     No. of    
Name                                    Type        Name            Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
u_gw_jtag                               GW_JTAG     update_dr_o     Out     0.000     0.000 r     -         
update_dr                               Net         -               -       0.657     -           23        
u_la0_top.control_RNI559U[6]            LUT2        I0              In      -         0.657 r     -         
u_la0_top.control_RNI559U[6]            LUT2        F               Out     0.549     1.206 r     -         
un1_control_3_1                         Net         -               -       0.535     -           3         
u_la0_top.m37                           LUT4        I3              In      -         1.741 r     -         
u_la0_top.m37                           LUT4        F               Out     0.371     2.112 f     -         
regsel_ld_en_0_sqmuxa                   Net         -               -       0.596     -           18        
u_la0_top.data_register_RNINRIG[46]     LUT2        I1              In      -         2.708 f     -         
u_la0_top.data_register_RNINRIG[46]     LUT2        F               Out     0.570     3.278 r     -         
intreg_ld_en_0_sqmuxa_1                 Net         -               -       0.535     -           10        
u_la0_top.m42                           LUT4        I0              In      -         3.813 r     -         
u_la0_top.m42                           LUT4        F               Out     0.549     4.362 r     -         
capture_windows_num_wr                  Net         -               -       0.535     -           3         
u_la0_top.capture_windows_nume[1]       LUT3        I1              In      -         4.897 r     -         
u_la0_top.capture_windows_nume[1]       LUT3        F               Out     0.570     5.467 r     -         
capture_windows_nume_0[1]               Net         -               -       0.000     -           1         
u_la0_top.capture_windows_num[1]        DFFC        D               In      -         5.467 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 5.528 is 2.670(48.3%) logic and 2.858(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.811
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.750

    - Propagation time:                      5.467
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.283

    Number of logic level(s):                5
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.capture_windows_num[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.905 period=5.811) on pin CLK

Instance / Net                                      Pin             Pin               Arrival     No. of    
Name                                    Type        Name            Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
u_gw_jtag                               GW_JTAG     update_dr_o     Out     0.000     0.000 r     -         
update_dr                               Net         -               -       0.657     -           23        
u_la0_top.control_RNI559U[6]            LUT2        I0              In      -         0.657 r     -         
u_la0_top.control_RNI559U[6]            LUT2        F               Out     0.549     1.206 r     -         
un1_control_3_1                         Net         -               -       0.535     -           3         
u_la0_top.m37                           LUT4        I3              In      -         1.741 r     -         
u_la0_top.m37                           LUT4        F               Out     0.371     2.112 f     -         
regsel_ld_en_0_sqmuxa                   Net         -               -       0.596     -           18        
u_la0_top.data_register_RNINRIG[46]     LUT2        I1              In      -         2.708 f     -         
u_la0_top.data_register_RNINRIG[46]     LUT2        F               Out     0.570     3.278 r     -         
intreg_ld_en_0_sqmuxa_1                 Net         -               -       0.535     -           10        
u_la0_top.m42                           LUT4        I0              In      -         3.813 r     -         
u_la0_top.m42                           LUT4        F               Out     0.549     4.362 r     -         
capture_windows_num_wr                  Net         -               -       0.535     -           3         
u_la0_top.capture_windows_nume[2]       LUT3        I1              In      -         4.897 r     -         
u_la0_top.capture_windows_nume[2]       LUT3        F               Out     0.570     5.467 r     -         
capture_windows_nume_0[2]               Net         -               -       0.000     -           1         
u_la0_top.capture_windows_num[2]        DFFC        D               In      -         5.467 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 5.528 is 2.670(48.3%) logic and 2.858(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.811
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.750

    - Propagation time:                      5.380
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.370

    Number of logic level(s):                5
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.internal_reg_trig_level_max[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.905 period=5.811) on pin CLK

Instance / Net                                            Pin             Pin               Arrival     No. of    
Name                                          Type        Name            Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
u_gw_jtag                                     GW_JTAG     update_dr_o     Out     0.000     0.000 r     -         
update_dr                                     Net         -               -       0.657     -           23        
u_la0_top.control_RNI559U[6]                  LUT2        I0              In      -         0.657 r     -         
u_la0_top.control_RNI559U[6]                  LUT2        F               Out     0.549     1.206 r     -         
un1_control_3_1                               Net         -               -       0.535     -           3         
u_la0_top.m37                                 LUT4        I3              In      -         1.741 r     -         
u_la0_top.m37                                 LUT4        F               Out     0.371     2.112 f     -         
regsel_ld_en_0_sqmuxa                         Net         -               -       0.596     -           18        
u_la0_top.data_register_RNINRIG[46]           LUT2        I1              In      -         2.708 f     -         
u_la0_top.data_register_RNINRIG[46]           LUT2        F               Out     0.570     3.278 r     -         
intreg_ld_en_0_sqmuxa_1                       Net         -               -       0.535     -           10        
u_la0_top.m46                                 LUT4        I1              In      -         3.813 r     -         
u_la0_top.m46                                 LUT4        F               Out     0.570     4.383 r     -         
trig_level_max_reg_wr                         Net         -               -       0.535     -           4         
u_la0_top.internal_reg_trig_level_maxe[0]     LUT3        I2              In      -         4.918 r     -         
u_la0_top.internal_reg_trig_level_maxe[0]     LUT3        F               Out     0.462     5.380 r     -         
internal_reg_trig_level_maxe_0[0]             Net         -               -       0.000     -           1         
u_la0_top.internal_reg_trig_level_max[0]      DFFC        D               In      -         5.380 r     -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.441 is 2.583(47.5%) logic and 2.858(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 254MB peak: 257MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 254MB peak: 257MB)

---------------------------------------
Resource Usage Report for gw_gao 

Mapping to part: gw2a_18pbga484-8
Cell usage:
ALU             77 uses
DFF             27 uses
DFFC            49 uses
DFFCE           225 uses
DFFNC           4 uses
DFFNP           2 uses
DFFP            5 uses
DFFPE           32 uses
GSR             1 use
GW_JTAG         1 use
INV             3 uses
MUX2_LUT5       6 uses
MUX2_LUT6       2 uses
SDPB            7 uses
LUT2            51 uses
LUT3            103 uses
LUT4            244 uses
MUX16           1 use

I/O ports: 32
I/O primitives: 4
IBUF           3 uses
OBUF           1 use

I/O Register bits:                  0
Register bits not including I/Os:   344 of 15552 (2%)

RAM/ROM usage summary
Block Rams : 7 of 46 (15%)

Total load per clock:
   gw_gao|rx0_pclk: 1
   gw_gao|control0_inferred_clock[0]: 277

@S |Mapping Summary:
Total  LUTs: 406 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 80MB peak: 257MB)

Process took 0h:00m:09s realtime, 0h:00m:08s cputime
# Wed Aug 12 10:36:35 2020

###########################################################]
