#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 16 12:30:54 2019
# Process ID: 40133
# Current directory: /curr/dzonilakoni/research_helpers
# Command line: vivado
# Log file: /curr/dzonilakoni/research_helpers/vivado.log
# Journal file: /curr/dzonilakoni/research_helpers/vivado.jou
#-----------------------------------------------------------
start_gui
create_project merger_tree_P2_L64 /curr/dzonilakoni/research_helpers/merger_tree_P2_L64 -part xcvu9p-fsgd2104-2L-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 6599.293 ; gain = 75.988 ; free physical = 46459 ; free virtual = 48188
set_property board_part xilinx.com:vcu1525:part0:1.2 [current_project]
add_files -norecurse {/curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK_4.v /curr/dzonilakoni/research_helpers/verilog/MERGER_TREE_P2_L64.v /curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK.v /curr/dzonilakoni/research_helpers/verilog/CONTROL.v /curr/dzonilakoni/research_helpers/verilog/MERGER.v /curr/dzonilakoni/research_helpers/verilog/FIFO.v /curr/dzonilakoni/research_helpers/verilog/COUPLER.v /curr/dzonilakoni/research_helpers/verilog/MERGER_2.v}
add_files -fileset constrs_1 -norecurse /curr/dzonilakoni/constraints.xdc
update_compile_order -fileset sources_1
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
launch_runs impl_1 -jobs 28
[Thu May 16 12:34:36 2019] Launched synth_1...
Run output will be captured here: /curr/dzonilakoni/research_helpers/merger_tree_P2_L64/merger_tree_P2_L64.runs/synth_1/runme.log
[Thu May 16 12:34:36 2019] Launched impl_1...
Run output will be captured here: /curr/dzonilakoni/research_helpers/merger_tree_P2_L64/merger_tree_P2_L64.runs/impl_1/runme.log
CRITICAL WARNING: [Common 17-1649] The Vivado message database '/curr/dzonilakoni/research_helpers/merger_tree_P2_L64/merger_tree_P2_L64.runs/synth_1/vivado.pb' contains 25909 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 25910' and re-open the project.
close_project
create_project merger_tree_P4_L64 /curr/dzonilakoni/research_helpers/merger_tree_P4_L64 -part xcvu9p-fsgd2104-2L-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6806.730 ; gain = 0.000 ; free physical = 38211 ; free virtual = 40585
set_property board_part xilinx.com:vcu1525:part0:1.2 [current_project]
add_files -norecurse {/curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK_4.v /curr/dzonilakoni/research_helpers/verilog/MERGER_4.v /curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK.v /curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK_8.v /curr/dzonilakoni/research_helpers/verilog/CONTROL.v /curr/dzonilakoni/research_helpers/verilog/MERGER.v /curr/dzonilakoni/research_helpers/verilog/MERGER_TREE_P4_L64.v /curr/dzonilakoni/research_helpers/verilog/FIFO.v /curr/dzonilakoni/research_helpers/verilog/COUPLER.v /curr/dzonilakoni/research_helpers/verilog/MERGER_2.v}
add_files -fileset constrs_1 -norecurse /curr/dzonilakoni/constraints.xdc
update_compile_order -fileset sources_1
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
launch_runs impl_1 -jobs 28
[Thu May 16 15:25:43 2019] Launched synth_1...
Run output will be captured here: /curr/dzonilakoni/research_helpers/merger_tree_P4_L64/merger_tree_P4_L64.runs/synth_1/runme.log
[Thu May 16 15:25:43 2019] Launched impl_1...
Run output will be captured here: /curr/dzonilakoni/research_helpers/merger_tree_P4_L64/merger_tree_P4_L64.runs/impl_1/runme.log
CRITICAL WARNING: [Common 17-1649] The Vivado message database '/curr/dzonilakoni/research_helpers/merger_tree_P4_L64/merger_tree_P4_L64.runs/synth_1/vivado.pb' contains 26845 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 26846' and re-open the project.
close_project
create_project merger_tree_P8_L64 /curr/dzonilakoni/research_helpers/merger_tree_P8_L64 -part xcvu9p-fsgd2104-2L-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 6888.914 ; gain = 0.000 ; free physical = 37494 ; free virtual = 40376
set_property board_part xilinx.com:vcu1525:part0:1.2 [current_project]
add_files -norecurse {/curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK_4.v /curr/dzonilakoni/research_helpers/verilog/MERGER_4.v /curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK.v /curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK_8.v /curr/dzonilakoni/research_helpers/verilog/CONTROL.v /curr/dzonilakoni/research_helpers/verilog/MERGER.v /curr/dzonilakoni/research_helpers/verilog/MERGER_8.v /curr/dzonilakoni/research_helpers/verilog/FIFO.v /curr/dzonilakoni/research_helpers/verilog/MERGER_TREE_P8_L64.v /curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK_16.v /curr/dzonilakoni/research_helpers/verilog/COUPLER.v /curr/dzonilakoni/research_helpers/verilog/MERGER_2.v}
add_files -fileset constrs_1 -norecurse /curr/dzonilakoni/constraints.xdc
update_compile_order -fileset sources_1
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
launch_runs impl_1 -jobs 28
[Thu May 16 18:08:42 2019] Launched synth_1...
Run output will be captured here: /curr/dzonilakoni/research_helpers/merger_tree_P8_L64/merger_tree_P8_L64.runs/synth_1/runme.log
[Thu May 16 18:08:42 2019] Launched impl_1...
Run output will be captured here: /curr/dzonilakoni/research_helpers/merger_tree_P8_L64/merger_tree_P8_L64.runs/impl_1/runme.log
CRITICAL WARNING: [Common 17-1649] The Vivado message database '/curr/dzonilakoni/research_helpers/merger_tree_P8_L64/merger_tree_P8_L64.runs/synth_1/vivado.pb' contains 29456 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 29457' and re-open the project.
close_project
create_project merger_tree_P16_L16 /curr/dzonilakoni/research_helpers/merger_tree_P16_L16 -part xcvu9p-fsgd2104-2L-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 6912.922 ; gain = 0.000 ; free physical = 39116 ; free virtual = 42481
set_property board_part xilinx.com:vcu1525:part0:1.2 [current_project]
add_files -norecurse {/curr/dzonilakoni/research_helpers/verilog/MERGER_4.v /curr/dzonilakoni/research_helpers/verilog/MERGER.v /curr/dzonilakoni/research_helpers/verilog/MERGER_8.v /curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK_32.v /curr/dzonilakoni/research_helpers/verilog/MERGER_TREE_P16_L16.v /curr/dzonilakoni/research_helpers/verilog/FIFO.v /curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK_4.v /curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK.v /curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK_8.v /curr/dzonilakoni/research_helpers/verilog/CONTROL.v /curr/dzonilakoni/research_helpers/verilog/MERGER_16.v /curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK_16.v /curr/dzonilakoni/research_helpers/verilog/COUPLER.v /curr/dzonilakoni/research_helpers/verilog/MERGER_2.v}
add_files -fileset constrs_1 -norecurse /curr/dzonilakoni/constraints.xdc
update_compile_order -fileset sources_1
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
launch_runs impl_1 -jobs 28
[Thu May 16 19:19:16 2019] Launched synth_1...
Run output will be captured here: /curr/dzonilakoni/research_helpers/merger_tree_P16_L16/merger_tree_P16_L16.runs/synth_1/runme.log
[Thu May 16 19:19:16 2019] Launched impl_1...
Run output will be captured here: /curr/dzonilakoni/research_helpers/merger_tree_P16_L16/merger_tree_P16_L16.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-2L-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8400.000 ; gain = 62.289 ; free physical = 22570 ; free virtual = 25994
Restored from archive | CPU: 4.170000 secs | Memory: 78.387558 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8400.000 ; gain = 62.289 ; free physical = 22554 ; free virtual = 25978
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 8400.000 ; gain = 0.000 ; free physical = 22511 ; free virtual = 25937
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:52 ; elapsed = 00:02:10 . Memory (MB): peak = 8900.727 ; gain = 1987.805 ; free physical = 22109 ; free virtual = 25539
open_report: Time (s): cpu = 00:01:09 ; elapsed = 00:00:14 . Memory (MB): peak = 10132.660 ; gain = 0.000 ; free physical = 20005 ; free virtual = 23436
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_project
create_project merger_tree_P32_L4 /curr/dzonilakoni/research_helpers/merger_tree_P32_L4 -part xcvu9p-fsgd2104-2L-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 10954.609 ; gain = 0.000 ; free physical = 27273 ; free virtual = 28307
set_property board_part xilinx.com:vcu1525:part0:1.2 [current_project]
add_files -norecurse {/curr/dzonilakoni/research_helpers/verilog/MERGER_32.v /curr/dzonilakoni/research_helpers/verilog/CONTROL.v /curr/dzonilakoni/research_helpers/verilog/MERGER_8.v /curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK_32.v /curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK_64.v /curr/dzonilakoni/research_helpers/verilog/FIFO.v /curr/dzonilakoni/research_helpers/verilog/MERGER_TREE_P32_L4.v /curr/dzonilakoni/research_helpers/verilog/MERGER_16.v /curr/dzonilakoni/research_helpers/verilog/BITONIC_NETWORK_16.v /curr/dzonilakoni/research_helpers/verilog/COUPLER.v}
add_files -fileset constrs_1 -norecurse /curr/dzonilakoni/constraints.xdc
update_compile_order -fileset sources_1
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
launch_runs impl_1 -jobs 28
[Thu May 16 19:59:45 2019] Launched synth_1...
Run output will be captured here: /curr/dzonilakoni/research_helpers/merger_tree_P32_L4/merger_tree_P32_L4.runs/synth_1/runme.log
[Thu May 16 19:59:45 2019] Launched impl_1...
Run output will be captured here: /curr/dzonilakoni/research_helpers/merger_tree_P32_L4/merger_tree_P32_L4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 28
[Thu May 16 20:04:39 2019] Launched synth_1...
Run output will be captured here: /curr/dzonilakoni/research_helpers/merger_tree_P32_L4/merger_tree_P32_L4.runs/synth_1/runme.log
[Thu May 16 20:04:39 2019] Launched impl_1...
Run output will be captured here: /curr/dzonilakoni/research_helpers/merger_tree_P32_L4/merger_tree_P32_L4.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1900 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10954.609 ; gain = 0.000 ; free physical = 37363 ; free virtual = 39778
Restored from archive | CPU: 8.220000 secs | Memory: 117.305466 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 10954.609 ; gain = 0.000 ; free physical = 37363 ; free virtual = 39778
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 10954.609 ; gain = 0.000 ; free physical = 37386 ; free virtual = 39801
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:59 ; elapsed = 00:00:51 . Memory (MB): peak = 10969.605 ; gain = 14.996 ; free physical = 37140 ; free virtual = 39555
open_report: Time (s): cpu = 00:01:22 ; elapsed = 00:00:14 . Memory (MB): peak = 12259.863 ; gain = 1234.230 ; free physical = 35728 ; free virtual = 38149
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
launch_runs impl_1 -jobs 28
[Fri May 17 10:18:56 2019] Launched synth_1...
Run output will be captured here: /curr/dzonilakoni/research_helpers/merger_tree_P32_L4/merger_tree_P32_L4.runs/synth_1/runme.log
[Fri May 17 10:18:57 2019] Launched impl_1...
Run output will be captured here: /curr/dzonilakoni/research_helpers/merger_tree_P32_L4/merger_tree_P32_L4.runs/impl_1/runme.log
