// This list of physical registers was extracted by running:
// grep _PHYS linux-2.6.26.3/src/include/asm/arch/* | cut -d':' -f 2
#define REGS_DIGCTL_BASE_PHYS	0x8001C000
#define REGS_DRAM_BASE_PHYS	0x800E0000
#define REGS_DRI_BASE_PHYS	0x80074000
#define REGS_ECC8_BASE_PHYS	0x80008000
#define REGS_EMI_BASE_PHYS	0x80020000
#define REGS_GPMI_BASE_PHYS	0x8000C000
#define REGS_I2C_BASE_PHYS	0x80058000
#define REGS_IR_BASE_PHYS	0x80078000
#define REGS_ICOLL_BASE_PHYS	0x80000000
#define REGS_LCDIF_BASE_PHYS	0x80030000
#define REGS_LRADC_BASE_PHYS	0x80050000
#define REGS_OCOTP_BASE_PHYS	0x8002C000
#define REGS_PINCTRL_BASE_PHYS	0x80018000
#define REGS_POWER_BASE_PHYS	0x80044000
#define REGS_PWM_BASE_PHYS	0x80064000
#define REGS_SAIF1_BASE_PHYS	0x80042000
#define REGS_PXP_BASE_PHYS	0x8002A000
#define REGS_RTC_BASE_PHYS	0x8005C000
#define REGS_SAIF2_BASE_PHYS	0x80046000
#define REGS_SPDIF_BASE_PHYS	0x80054000
#define REGS_TIMROT_BASE_PHYS	0x80068000
#define REGS_SSP1_BASE_PHYS	0x80010000
#define REGS_SSP2_BASE_PHYS	0x80034000
#define REGS_SYDMA_BASE_PHYS	0x80026000
#define REGS_DCP_BASE_PHYS	0x80028000
#define REGS_TVENC_BASE_PHYS	0x80038000
#define REGS_UARTAPP1_BASE_PHYS	0x8006C000
#define REGS_UARTAPP2_BASE_PHYS	0x8006E000
#define REGS_UARTDBG_BASE_PHYS	0x80070000
#define REGS_USBCTRL_BASE_PHYS	0x80080000
#define REGS_USBPHY_BASE_PHYS	0x8007C000
#define REGS_APBH_BASE_PHYS	0x80004000
#define REGS_APBX_BASE_PHYS	0x80024000
#define REGS_AUDIOIN_BASE_PHYS	0x8004C000
#define REGS_AUDIOOUT_BASE_PHYS	0x80048000
#define REGS_BCH_BASE_PHYS	0x8000A000
#define REGS_CLKCTRL_BASE_PHYS	0x80040000

#define HW_GPMI_CTRL0	 0x8000C000
#define HW_GPMI_CTRL0_SET	 0x8000C004
#define HW_GPMI_CTRL0_CLR	 0x8000C008
#define HW_GPMI_CTRL0_TOG	 0x8000C00C
#define HW_GPMI_COMPARE	 0x8000C010
#define HW_GPMI_ECCCTRL	 0x8000C020
#define HW_GPMI_ECCCTRL_SET	 0x8000C024
#define HW_GPMI_ECCCTRL_CLR	 0x8000C028
#define HW_GPMI_ECCCTRL_TOG	 0x8000C02C
#define HW_GPMI_ECCCOUNT	 0x8000C030
#define HW_GPMI_PAYLOAD	 0x8000C040
#define HW_GPMI_AUXILIARY	 0x8000C050
#define HW_GPMI_CTRL1	 0x8000C060
#define HW_GPMI_CTRL1_SET	 0x8000C064
#define HW_GPMI_CTRL1_CLR	 0x8000C068
#define HW_GPMI_CTRL1_TOG	 0x8000C06C
#define HW_GPMI_TIMING0	 0x8000C070
#define HW_GPMI_TIMING1	 0x8000C080
#define HW_GPMI_TIMING2	 0x8000C090
#define HW_GPMI_DATA	 0x8000C0A0
#define HW_GPMI_STAT	 0x8000C0B0
#define HW_GPMI_DEBUG	 0x8000C0C0
#define HW_GPMI_VERSION	 0x8000C0D0
#define HW_GPMI_DEBUG2	 0x8000C0E0
#define HW_GPMI_DEBUG3	 0x8000C0F0


#define HW_EMI_CTRL	 0x80020000
#define HW_EMI_CTRL_SET	 0x80020004
#define HW_EMI_CTRL_CLR	 0x80020008
#define HW_EMI_CTRL_TOG	 0x8002000C
#define HW_EMI_DDR_TEST_MODE_CSR	 0x80020030
#define HW_EMI_DDR_TEST_MODE_CSR_SET	 0x80020034
#define HW_EMI_DDR_TEST_MODE_CSR_CLR	 0x80020038
#define HW_EMI_DDR_TEST_MODE_CSR_TOG	 0x8002003C
#define HW_EMI_DDR_TEST_MODE_STATUS0	 0x80020090
#define HW_EMI_DDR_TEST_MODE_STATUS1	 0x800200A0
#define HW_EMI_DDR_TEST_MODE_STATUS2	 0x800200B0
#define HW_EMI_DDR_TEST_MODE_STATUS3	 0x800200C0
#define HW_EMI_VERSION	 0x800200F0


#define HW_APBX_CTRL0	 0x80024000
#define HW_APBX_CTRL0_SET	 0x80024004
#define HW_APBX_CTRL0_CLR	 0x80024008
#define HW_APBX_CTRL0_TOG	 0x8002400C
#define HW_APBX_CTRL1	 0x80024010
#define HW_APBX_CTRL1_SET	 0x80024014
#define HW_APBX_CTRL1_CLR	 0x80024018
#define HW_APBX_CTRL1_TOG	 0x8002401C
#define HW_APBX_CTRL2	 0x80024020
#define HW_APBX_CTRL2_SET	 0x80024024
#define HW_APBX_CTRL2_CLR	 0x80024028
#define HW_APBX_CTRL2_TOG	 0x8002402C
#define HW_APBX_CHANNEL_CTRL	 0x80024030
#define HW_APBX_CHANNEL_CTRL_SET	 0x80024034
#define HW_APBX_CHANNEL_CTRL_CLR	 0x80024038
#define HW_APBX_CHANNEL_CTRL_TOG	 0x8002403C
#define HW_APBX_DEVSEL	 0x80024040
#define HW_APBX_CH0_CURCMDAR	 0x80024100
#define HW_APBX_CH0_NXTCMDAR	 0x80024110
#define HW_APBX_CH0_CMD	 0x80024120
#define HW_APBX_CH0_BAR	 0x80024130
#define HW_APBX_CH0_SEMA	 0x80024140
#define HW_APBX_CH0_DEBUG1	 0x80024150
#define HW_APBX_CH0_DEBUG2	 0x80024160
#define HW_APBX_CH1_CURCMDAR	 0x80024170
#define HW_APBX_CH1_NXTCMDAR	 0x80024180
#define HW_APBX_CH1_CMD	 0x80024190
#define HW_APBX_CH1_BAR	 0x800241A0
#define HW_APBX_CH1_SEMA	 0x800241B0
#define HW_APBX_CH1_DEBUG1	 0x800241C0
#define HW_APBX_CH1_DEBUG2	 0x800241D0
#define HW_APBX_CH2_CURCMDAR	 0x800241E0
#define HW_APBX_CH2_NXTCMDAR	 0x800241F0
#define HW_APBX_CH2_CMD	 0x80024200
#define HW_APBX_CH2_BAR	 0x80024210
#define HW_APBX_CH2_SEMA	 0x80024220
#define HW_APBX_CH2_DEBUG1	 0x80024230
#define HW_APBX_CH2_DEBUG2	 0x80024240
#define HW_APBX_CH3_CURCMDAR	 0x80024250
#define HW_APBX_CH3_NXTCMDAR	 0x80024260
#define HW_APBX_CH3_CMD	 0x80024270
#define HW_APBX_CH3_BAR	 0x80024280
#define HW_APBX_CH3_SEMA	 0x80024290
#define HW_APBX_CH3_DEBUG1	 0x800242A0
#define HW_APBX_CH3_DEBUG2	 0x800242B0
#define HW_APBX_CH4_CURCMDAR	 0x800242C0
#define HW_APBX_CH4_NXTCMDAR	 0x800242D0
#define HW_APBX_CH4_CMD	 0x800242E0
#define HW_APBX_CH4_BAR	 0x800242F0
#define HW_APBX_CH4_SEMA	 0x80024300
#define HW_APBX_CH4_DEBUG1	 0x80024310
#define HW_APBX_CH4_DEBUG2	 0x80024320
#define HW_APBX_CH5_CURCMDAR	 0x80024330
#define HW_APBX_CH5_NXTCMDAR	 0x80024340
#define HW_APBX_CH5_CMD	 0x80024350
#define HW_APBX_CH5_BAR	 0x80024360
#define HW_APBX_CH5_SEMA	 0x80024370
#define HW_APBX_CH5_DEBUG1	 0x80024380
#define HW_APBX_CH5_DEBUG2	 0x80024390
#define HW_APBX_CH6_CURCMDAR	 0x800243A0
#define HW_APBX_CH6_NXTCMDAR	 0x800243B0
#define HW_APBX_CH6_CMD	 0x800243C0
#define HW_APBX_CH6_BAR	 0x800243D0
#define HW_APBX_CH6_SEMA	 0x800243E0
#define HW_APBX_CH6_DEBUG1	 0x800243F0
#define HW_APBX_CH6_DEBUG2	 0x80024400
#define HW_APBX_CH7_CURCMDAR	 0x80024410
#define HW_APBX_CH7_NXTCMDAR	 0x80024420
#define HW_APBX_CH7_CMD	 0x80024430
#define HW_APBX_CH7_BAR	 0x80024440
#define HW_APBX_CH7_SEMA	 0x80024450
#define HW_APBX_CH7_DEBUG1	 0x80024460
#define HW_APBX_CH7_DEBUG2	 0x80024470
#define HW_APBX_CH8_CURCMDAR	 0x80024480
#define HW_APBX_CH8_NXTCMDAR	 0x80024490
#define HW_APBX_CH8_CMD	 0x800244A0
#define HW_APBX_CH8_BAR	 0x800244B0
#define HW_APBX_CH8_SEMA	 0x800244C0
#define HW_APBX_CH8_DEBUG1	 0x800244D0
#define HW_APBX_CH8_DEBUG2	 0x800244E0
#define HW_APBX_CH9_CURCMDAR	 0x800244F0
#define HW_APBX_CH9_NXTCMDAR	 0x80024500
#define HW_APBX_CH9_CMD	 0x80024510
#define HW_APBX_CH9_BAR	 0x80024520
#define HW_APBX_CH9_SEMA	 0x80024530
#define HW_APBX_CH9_DEBUG1	 0x80024540
#define HW_APBX_CH9_DEBUG2	 0x80024550
#define HW_APBX_CH10_CURCMDAR	 0x80024560
#define HW_APBX_CH10_NXTCMDAR	 0x80024570
#define HW_APBX_CH10_CMD	 0x80024580
#define HW_APBX_CH10_BAR	 0x80024590
#define HW_APBX_CH10_SEMA	 0x800245A0
#define HW_APBX_CH10_DEBUG1	 0x800245B0
#define HW_APBX_CH10_DEBUG2	 0x800245C0
#define HW_APBX_CH11_CURCMDAR	 0x800245D0
#define HW_APBX_CH11_NXTCMDAR	 0x800245E0
#define HW_APBX_CH11_CMD	 0x800245F0
#define HW_APBX_CH11_BAR	 0x80024600
#define HW_APBX_CH11_SEMA	 0x80024610
#define HW_APBX_CH11_DEBUG1	 0x80024620
#define HW_APBX_CH11_DEBUG2	 0x80024630
#define HW_APBX_CH12_CURCMDAR	 0x80024640
#define HW_APBX_CH12_NXTCMDAR	 0x80024650
#define HW_APBX_CH12_CMD	 0x80024660
#define HW_APBX_CH12_BAR	 0x80024670
#define HW_APBX_CH12_SEMA	 0x80024680
#define HW_APBX_CH12_DEBUG1	 0x80024690
#define HW_APBX_CH12_DEBUG2	 0x800246A0
#define HW_APBX_CH13_CURCMDAR	 0x800246B0
#define HW_APBX_CH13_NXTCMDAR	 0x800246C0
#define HW_APBX_CH13_CMD	 0x800246D0
#define HW_APBX_CH13_BAR	 0x800246E0
#define HW_APBX_CH13_SEMA	 0x800246F0
#define HW_APBX_CH13_DEBUG1	 0x80024700
#define HW_APBX_CH13_DEBUG2	 0x80024710
#define HW_APBX_CH14_CURCMDAR	 0x80024720
#define HW_APBX_CH14_NXTCMDAR	 0x80024730
#define HW_APBX_CH14_CMD	 0x80024740
#define HW_APBX_CH14_BAR	 0x80024750
#define HW_APBX_CH14_SEMA	 0x80024760
#define HW_APBX_CH14_DEBUG1	 0x80024770
#define HW_APBX_CH14_DEBUG2	 0x80024780
#define HW_APBX_CH15_CURCMDAR	 0x80024790
#define HW_APBX_CH15_NXTCMDAR	 0x800247A0
#define HW_APBX_CH15_CMD	 0x800247B0
#define HW_APBX_CH15_BAR	 0x800247C0
#define HW_APBX_CH15_SEMA	 0x800247D0
#define HW_APBX_CH15_DEBUG1	 0x800247E0
#define HW_APBX_CH15_DEBUG2	 0x800247F0
#define HW_APBX_VERSION	 0x80024800


#define HW_AUDIOOUT_CTRL	 0x80048000
#define HW_AUDIOOUT_CTRL_SET	 0x80048004
#define HW_AUDIOOUT_CTRL_CLR	 0x80048008
#define HW_AUDIOOUT_CTRL_TOG	 0x8004800C
#define HW_AUDIOOUT_STAT	 0x80048010
#define HW_AUDIOOUT_STAT_SET	 0x80048014
#define HW_AUDIOOUT_STAT_CLR	 0x80048018
#define HW_AUDIOOUT_STAT_TOG	 0x8004801C
#define HW_AUDIOOUT_DACSRR	 0x80048020
#define HW_AUDIOOUT_DACSRR_SET	 0x80048024
#define HW_AUDIOOUT_DACSRR_CLR	 0x80048028
#define HW_AUDIOOUT_DACSRR_TOG	 0x8004802C
#define HW_AUDIOOUT_DACVOLUME	 0x80048030
#define HW_AUDIOOUT_DACVOLUME_SET	 0x80048034
#define HW_AUDIOOUT_DACVOLUME_CLR	 0x80048038
#define HW_AUDIOOUT_DACVOLUME_TOG	 0x8004803C
#define HW_AUDIOOUT_DACDEBUG	 0x80048040
#define HW_AUDIOOUT_DACDEBUG_SET	 0x80048044
#define HW_AUDIOOUT_DACDEBUG_CLR	 0x80048048
#define HW_AUDIOOUT_DACDEBUG_TOG	 0x8004804C
#define HW_AUDIOOUT_HPVOL	 0x80048050
#define HW_AUDIOOUT_HPVOL_SET	 0x80048054
#define HW_AUDIOOUT_HPVOL_CLR	 0x80048058
#define HW_AUDIOOUT_HPVOL_TOG	 0x8004805C
#define HW_AUDIOOUT_RESERVED	 0x80048060
#define HW_AUDIOOUT_RESERVED_SET	 0x80048064
#define HW_AUDIOOUT_RESERVED_CLR	 0x80048068
#define HW_AUDIOOUT_RESERVED_TOG	 0x8004806C
#define HW_AUDIOOUT_PWRDN	 0x80048070
#define HW_AUDIOOUT_PWRDN_SET	 0x80048074
#define HW_AUDIOOUT_PWRDN_CLR	 0x80048078
#define HW_AUDIOOUT_PWRDN_TOG	 0x8004807C
#define HW_AUDIOOUT_REFCTRL	 0x80048080
#define HW_AUDIOOUT_REFCTRL_SET	 0x80048084
#define HW_AUDIOOUT_REFCTRL_CLR	 0x80048088
#define HW_AUDIOOUT_REFCTRL_TOG	 0x8004808C
#define HW_AUDIOOUT_ANACTRL	 0x80048090
#define HW_AUDIOOUT_ANACTRL_SET	 0x80048094
#define HW_AUDIOOUT_ANACTRL_CLR	 0x80048098
#define HW_AUDIOOUT_ANACTRL_TOG	 0x8004809C
#define HW_AUDIOOUT_TEST	 0x800480a0
#define HW_AUDIOOUT_TEST_SET	 0x800480a4
#define HW_AUDIOOUT_TEST_CLR	 0x800480a8
#define HW_AUDIOOUT_TEST_TOG	 0x800480aC
#define HW_AUDIOOUT_BISTCTRL	 0x800480b0
#define HW_AUDIOOUT_BISTCTRL_SET	 0x800480b4
#define HW_AUDIOOUT_BISTCTRL_CLR	 0x800480b8
#define HW_AUDIOOUT_BISTCTRL_TOG	 0x800480bC
#define HW_AUDIOOUT_BISTSTAT0	 0x800480c0
#define HW_AUDIOOUT_BISTSTAT0_SET	 0x800480c4
#define HW_AUDIOOUT_BISTSTAT0_CLR	 0x800480c8
#define HW_AUDIOOUT_BISTSTAT0_TOG	 0x800480cC
#define HW_AUDIOOUT_BISTSTAT1	 0x800480d0
#define HW_AUDIOOUT_BISTSTAT1_SET	 0x800480d4
#define HW_AUDIOOUT_BISTSTAT1_CLR	 0x800480d8
#define HW_AUDIOOUT_BISTSTAT1_TOG	 0x800480dC
#define HW_AUDIOOUT_ANACLKCTRL	 0x800480e0
#define HW_AUDIOOUT_ANACLKCTRL_SET	 0x800480e4
#define HW_AUDIOOUT_ANACLKCTRL_CLR	 0x800480e8
#define HW_AUDIOOUT_ANACLKCTRL_TOG	 0x800480eC
#define HW_AUDIOOUT_DATA	 0x800480f0
#define HW_AUDIOOUT_DATA_SET	 0x800480f4
#define HW_AUDIOOUT_DATA_CLR	 0x800480f8
#define HW_AUDIOOUT_DATA_TOG	 0x800480fC
#define HW_AUDIOOUT_SPEAKERCTRL	 0x80048100
#define HW_AUDIOOUT_SPEAKERCTRL_SET	 0x80048104
#define HW_AUDIOOUT_SPEAKERCTRL_CLR	 0x80048108
#define HW_AUDIOOUT_SPEAKERCTRL_TOG	 0x8004810C
#define HW_AUDIOOUT_VERSION	 0x80048200


#define HW_AUDIOIN_CTRL	 0x8004C000
#define HW_AUDIOIN_CTRL_SET	 0x8004C004
#define HW_AUDIOIN_CTRL_CLR	 0x8004C008
#define HW_AUDIOIN_CTRL_TOG	 0x8004C00C
#define HW_AUDIOIN_STAT	 0x8004C010
#define HW_AUDIOIN_STAT_SET	 0x8004C014
#define HW_AUDIOIN_STAT_CLR	 0x8004C018
#define HW_AUDIOIN_STAT_TOG	 0x8004C01C
#define HW_AUDIOIN_ADCSRR	 0x8004C020
#define HW_AUDIOIN_ADCSRR_SET	 0x8004C024
#define HW_AUDIOIN_ADCSRR_CLR	 0x8004C028
#define HW_AUDIOIN_ADCSRR_TOG	 0x8004C02C
#define HW_AUDIOIN_ADCVOLUME	 0x8004C030
#define HW_AUDIOIN_ADCVOLUME_SET	 0x8004C034
#define HW_AUDIOIN_ADCVOLUME_CLR	 0x8004C038
#define HW_AUDIOIN_ADCVOLUME_TOG	 0x8004C03C
#define HW_AUDIOIN_ADCDEBUG	 0x8004C040
#define HW_AUDIOIN_ADCDEBUG_SET	 0x8004C044
#define HW_AUDIOIN_ADCDEBUG_CLR	 0x8004C048
#define HW_AUDIOIN_ADCDEBUG_TOG	 0x8004C04C
#define HW_AUDIOIN_ADCVOL	 0x8004C050
#define HW_AUDIOIN_ADCVOL_SET	 0x8004C054
#define HW_AUDIOIN_ADCVOL_CLR	 0x8004C058
#define HW_AUDIOIN_ADCVOL_TOG	 0x8004C05C
#define HW_AUDIOIN_MICLINE	 0x8004C060
#define HW_AUDIOIN_MICLINE_SET	 0x8004C064
#define HW_AUDIOIN_MICLINE_CLR	 0x8004C068
#define HW_AUDIOIN_MICLINE_TOG	 0x8004C06C
#define HW_AUDIOIN_ANACLKCTRL	 0x8004C070
#define HW_AUDIOIN_ANACLKCTRL_SET	 0x8004C074
#define HW_AUDIOIN_ANACLKCTRL_CLR	 0x8004C078
#define HW_AUDIOIN_ANACLKCTRL_TOG	 0x8004C07C
#define HW_AUDIOIN_DATA	 0x8004C080
#define HW_AUDIOIN_DATA_SET	 0x8004C084
#define HW_AUDIOIN_DATA_CLR	 0x8004C088
#define HW_AUDIOIN_DATA_TOG	 0x8004C08C


#define HW_LRADC_CTRL0	 0x80050000
#define HW_LRADC_CTRL0_SET	 0x80050004
#define HW_LRADC_CTRL0_CLR	 0x80050008
#define HW_LRADC_CTRL0_TOG	 0x8005000C
#define HW_LRADC_CTRL1	 0x80050010
#define HW_LRADC_CTRL1_SET	 0x80050014
#define HW_LRADC_CTRL1_CLR	 0x80050018
#define HW_LRADC_CTRL1_TOG	 0x8005001C
#define HW_LRADC_CTRL2	 0x80050020
#define HW_LRADC_CTRL2_SET	 0x80050024
#define HW_LRADC_CTRL2_CLR	 0x80050028
#define HW_LRADC_CTRL2_TOG	 0x8005002C
#define HW_LRADC_CTRL3	 0x80050030
#define HW_LRADC_CTRL3_SET	 0x80050034
#define HW_LRADC_CTRL3_CLR	 0x80050038
#define HW_LRADC_CTRL3_TOG	 0x8005003C
#define HW_LRADC_STATUS	 0x80050040
#define HW_LRADC_STATUS_SET	 0x80050044
#define HW_LRADC_STATUS_CLR	 0x80050048
#define HW_LRADC_STATUS_TOG	 0x8005004C
#define HW_LRADC_CH0	 0x80050050
#define HW_LRADC_CH0_SET	 0x80050054
#define HW_LRADC_CH0_CLR	 0x80050058
#define HW_LRADC_CH0_TOG	 0x8005005C
#define HW_LRADC_CH1	 0x80050060
#define HW_LRADC_CH1_SET	 0x80050064
#define HW_LRADC_CH1_CLR	 0x80050068
#define HW_LRADC_CH1_TOG	 0x8005006C
#define HW_LRADC_CH2	 0x80050070
#define HW_LRADC_CH2_SET	 0x80050074
#define HW_LRADC_CH2_CLR	 0x80050078
#define HW_LRADC_CH2_TOG	 0x8005007C
#define HW_LRADC_CH3	 0x80050080
#define HW_LRADC_CH3_SET	 0x80050084
#define HW_LRADC_CH3_CLR	 0x80050088
#define HW_LRADC_CH3_TOG	 0x8005008C
#define HW_LRADC_CH4	 0x80050090
#define HW_LRADC_CH4_SET	 0x80050094
#define HW_LRADC_CH4_CLR	 0x80050098
#define HW_LRADC_CH4_TOG	 0x8005009C
#define HW_LRADC_CH5	 0x800500A0
#define HW_LRADC_CH5_SET	 0x800500A4
#define HW_LRADC_CH5_CLR	 0x800500A8
#define HW_LRADC_CH5_TOG	 0x800500AC
#define HW_LRADC_CH6	 0x800500B0
#define HW_LRADC_CH6_SET	 0x800500B4
#define HW_LRADC_CH6_CLR	 0x800500B8
#define HW_LRADC_CH6_TOG	 0x800500BC
#define HW_LRADC_CH7	 0x800500C0
#define HW_LRADC_CH7_SET	 0x800500C4
#define HW_LRADC_CH7_CLR	 0x800500C8
#define HW_LRADC_CH7_TOG	 0x800500CC
#define HW_LRADC_DELAY0	 0x800500D0
#define HW_LRADC_DELAY0_SET	 0x800500D4
#define HW_LRADC_DELAY0_CLR	 0x800500D8
#define HW_LRADC_DELAY0_TOG	 0x800500DC
#define HW_LRADC_DELAY1	 0x800500E0
#define HW_LRADC_DELAY1_SET	 0x800500E4
#define HW_LRADC_DELAY1_CLR	 0x800500E8
#define HW_LRADC_DELAY1_TOG	 0x800500EC
#define HW_LRADC_DELAY2	 0x800500F0
#define HW_LRADC_DELAY2_SET	 0x800500F4
#define HW_LRADC_DELAY2_CLR	 0x800500F8
#define HW_LRADC_DELAY2_TOG	 0x800500FC
#define HW_LRADC_DELAY3	 0x80050100
#define HW_LRADC_DELAY3_SET	 0x80050104
#define HW_LRADC_DELAY3_CLR	 0x80050108
#define HW_LRADC_DELAY3_TOG	 0x8005010C
#define HW_LRADC_DEBUG0	 0x80050110
#define HW_LRADC_DEBUG0_SET	 0x80050114
#define HW_LRADC_DEBUG0_CLR	 0x80050118
#define HW_LRADC_DEBUG0_TOG	 0x8005011C
#define HW_LRADC_DEBUG1	 0x80050120
#define HW_LRADC_DEBUG1_SET	 0x80050124
#define HW_LRADC_DEBUG1_CLR	 0x80050128
#define HW_LRADC_DEBUG1_TOG	 0x8005012C
#define HW_LRADC_CONVERSION	 0x80050130
#define HW_LRADC_CONVERSION_SET	 0x80050134
#define HW_LRADC_CONVERSION_CLR	 0x80050138
#define HW_LRADC_CONVERSION_TOG	 0x8005013C
#define HW_LRADC_CTRL4	 0x80050140
#define HW_LRADC_CTRL4_SET	 0x80050144
#define HW_LRADC_CTRL4_CLR	 0x80050148
#define HW_LRADC_CTRL4_TOG	 0x8005014C
#define HW_LRADC_VERSION	 0x80050150


#define HW_RTC_CTRL	 0x8005C000
#define HW_RTC_CTRL_SET	 0x8005C004
#define HW_RTC_CTRL_CLR	 0x8005C008
#define HW_RTC_CTRL_TOG	 0x8005C00C
#define HW_RTC_STAT	 0x8005C010
#define HW_RTC_STAT_SET	 0x8005C014
#define HW_RTC_STAT_CLR	 0x8005C018
#define HW_RTC_STAT_TOG	 0x8005C01C
#define HW_RTC_MILLISECONDS	 0x8005C020
#define HW_RTC_MILLISECONDS_SET	 0x8005C024
#define HW_RTC_MILLISECONDS_CLR	 0x8005C028
#define HW_RTC_MILLISECONDS_TOG	 0x8005C02C
#define HW_RTC_SECONDS	 0x8005C030
#define HW_RTC_SECONDS_SET	 0x8005C034
#define HW_RTC_SECONDS_CLR	 0x8005C038
#define HW_RTC_SECONDS_TOG	 0x8005C03C
#define HW_RTC_ALARM	 0x8005C040
#define HW_RTC_ALARM_SET	 0x8005C044
#define HW_RTC_ALARM_CLR	 0x8005C048
#define HW_RTC_ALARM_TOG	 0x8005C04C
#define HW_RTC_WATCHDOG	 0x8005C050
#define HW_RTC_WATCHDOG_SET	 0x8005C054
#define HW_RTC_WATCHDOG_CLR	 0x8005C058
#define HW_RTC_WATCHDOG_TOG	 0x8005C05C
#define HW_RTC_PERSISTENT0	 0x8005C060
#define HW_RTC_PERSISTENT0_SET	 0x8005C064
#define HW_RTC_PERSISTENT0_CLR	 0x8005C068
#define HW_RTC_PERSISTENT0_TOG	 0x8005C06C
#define HW_RTC_PERSISTENT1	 0x8005C070
#define HW_RTC_PERSISTENT1_SET	 0x8005C074
#define HW_RTC_PERSISTENT1_CLR	 0x8005C078
#define HW_RTC_PERSISTENT1_TOG	 0x8005C07C
#define HW_RTC_PERSISTENT2	 0x8005C080
#define HW_RTC_PERSISTENT2_SET	 0x8005C084
#define HW_RTC_PERSISTENT2_CLR	 0x8005C088
#define HW_RTC_PERSISTENT2_TOG	 0x8005C08C
#define HW_RTC_PERSISTENT3	 0x8005C090
#define HW_RTC_PERSISTENT3_SET	 0x8005C094
#define HW_RTC_PERSISTENT3_CLR	 0x8005C098
#define HW_RTC_PERSISTENT3_TOG	 0x8005C09C
#define HW_RTC_PERSISTENT4	 0x8005C0A0
#define HW_RTC_PERSISTENT4_SET	 0x8005C0A4
#define HW_RTC_PERSISTENT4_CLR	 0x8005C0A8
#define HW_RTC_PERSISTENT4_TOG	 0x8005C0AC
#define HW_RTC_PERSISTENT5	 0x8005C0B0
#define HW_RTC_PERSISTENT5_SET	 0x8005C0B4
#define HW_RTC_PERSISTENT5_CLR	 0x8005C0B8
#define HW_RTC_PERSISTENT5_TOG	 0x8005C0BC
#define HW_RTC_DEBUG	 0x8005C0C0
#define HW_RTC_DEBUG_SET	 0x8005C0C4
#define HW_RTC_DEBUG_CLR	 0x8005C0C8
#define HW_RTC_DEBUG_TOG	 0x8005C0CC
#define HW_RTC_VERSION	 0x8005C0D0


#define HW_PWM_CTRL	 0x80064000
#define HW_PWM_CTRL_SET	 0x80064004
#define HW_PWM_CTRL_CLR	 0x80064008
#define HW_PWM_CTRL_TOG	 0x8006400C
#define HW_PWM_ACTIVE0	 0x80064010
#define HW_PWM_ACTIVE0_SET	 0x80064014
#define HW_PWM_ACTIVE0_CLR	 0x80064018
#define HW_PWM_ACTIVE0_TOG	 0x8006401C
#define HW_PWM_PERIOD0	 0x80064020
#define HW_PWM_PERIOD0_SET	 0x80064024
#define HW_PWM_PERIOD0_CLR	 0x80064028
#define HW_PWM_PERIOD0_TOG	 0x8006402C
#define HW_PWM_ACTIVE1	 0x80064030
#define HW_PWM_ACTIVE1_SET	 0x80064034
#define HW_PWM_ACTIVE1_CLR	 0x80064038
#define HW_PWM_ACTIVE1_TOG	 0x8006403C
#define HW_PWM_PERIOD1	 0x80064040
#define HW_PWM_PERIOD1_SET	 0x80064044
#define HW_PWM_PERIOD1_CLR	 0x80064048
#define HW_PWM_PERIOD1_TOG	 0x8006404C
#define HW_PWM_ACTIVE2	 0x80064050
#define HW_PWM_ACTIVE2_SET	 0x80064054
#define HW_PWM_ACTIVE2_CLR	 0x80064058
#define HW_PWM_ACTIVE2_TOG	 0x8006405C
#define HW_PWM_PERIOD2	 0x80064060
#define HW_PWM_PERIOD2_SET	 0x80064064
#define HW_PWM_PERIOD2_CLR	 0x80064068
#define HW_PWM_PERIOD2_TOG	 0x8006406C
#define HW_PWM_ACTIVE3	 0x80064070
#define HW_PWM_ACTIVE3_SET	 0x80064074
#define HW_PWM_ACTIVE3_CLR	 0x80064078
#define HW_PWM_ACTIVE3_TOG	 0x8006407C
#define HW_PWM_PERIOD3	 0x80064080
#define HW_PWM_PERIOD3_SET	 0x80064084
#define HW_PWM_PERIOD3_CLR	 0x80064088
#define HW_PWM_PERIOD3_TOG	 0x8006408C
#define HW_PWM_ACTIVE4	 0x80064090
#define HW_PWM_ACTIVE4_SET	 0x80064094
#define HW_PWM_ACTIVE4_CLR	 0x80064098
#define HW_PWM_ACTIVE4_TOG	 0x8006409C
#define HW_PWM_PERIOD4	 0x800640A0
#define HW_PWM_PERIOD4_SET	 0x800640A4
#define HW_PWM_PERIOD4_CLR	 0x800640A8
#define HW_PWM_PERIOD4_TOG	 0x800640AC
#define HW_PWM_VERSION	 0x800640b0



#define HW_UARTAPP_CTRL0	 0x8006C000
#define HW_UARTAPP_CTRL0_SET	 0x8006C004
#define HW_UARTAPP_CTRL0_CLR	 0x8006C008
#define HW_UARTAPP_CTRL0_TOG	 0x8006C00C
#define HW_UARTAPP_CTRL1	 0x8006C010
#define HW_UARTAPP_CTRL1_SET	 0x8006C014
#define HW_UARTAPP_CTRL1_CLR	 0x8006C018
#define HW_UARTAPP_CTRL1_TOG	 0x8006C01C
#define HW_UARTAPP_CTRL2	 0x8006C020
#define HW_UARTAPP_CTRL2_SET	 0x8006C024
#define HW_UARTAPP_CTRL2_CLR	 0x8006C028
#define HW_UARTAPP_CTRL2_TOG	 0x8006C02C
#define HW_UARTAPP_LINECTRL	 0x8006C030
#define HW_UARTAPP_LINECTRL_SET	 0x8006C034
#define HW_UARTAPP_LINECTRL_CLR	 0x8006C038
#define HW_UARTAPP_LINECTRL_TOG	 0x8006C03C
#define HW_UARTAPP_LINECTRL2	 0x8006C040
#define HW_UARTAPP_LINECTRL2_SET	 0x8006C044
#define HW_UARTAPP_LINECTRL2_CLR	 0x8006C048
#define HW_UARTAPP_LINECTRL2_TOG	 0x8006C04C
#define HW_UARTAPP_INTR	 0x8006C050
#define HW_UARTAPP_INTR_SET	 0x8006C054
#define HW_UARTAPP_INTR_CLR	 0x8006C058
#define HW_UARTAPP_INTR_TOG	 0x8006C05C
#define HW_UARTAPP_DATA	 0x8006C060
#define HW_UARTAPP_STAT	 0x8006C070
#define HW_UARTAPP_DEBUG	 0x8006C080
#define HW_UARTAPP_VERSION	 0x8006C090
#define HW_UARTAPP_AUTOBAUD	 0x8006C0A0


#define HW_UARTDBGDR	 0x80070000
#define HW_UARTDBGRSR_ECR	 0x80070004
#define HW_UARTDBGFR	 0x80070018
#define HW_UARTDBGILPR	 0x80070020
#define HW_UARTDBGIBRD	 0x80070024
#define HW_UARTDBGFBRD	 0x80070028
#define HW_UARTDBGLCR_H	 0x8007002C
#define HW_UARTDBGCR	 0x80070030
#define HW_UARTDBGIFLS	 0x80070034
#define HW_UARTDBGIMSC	 0x80070038
#define HW_UARTDBGRIS	 0x8007003C
#define HW_UARTDBGMIS	 0x80070040
#define HW_UARTDBGICR	 0x80070044
#define HW_UARTDBGDMACR	 0x80070048



#define HW_USBPHY_PWD	 0x8007c000
#define HW_USBPHY_PWD_SET	 0x8007c004
#define HW_USBPHY_PWD_CLR	 0x8007c008
#define HW_USBPHY_PWD_TOG	 0x8007c00c
#define HW_USBPHY_TX	 0x8007c010
#define HW_USBPHY_TX_SET	 0x8007c014
#define HW_USBPHY_TX_CLR	 0x8007c018
#define HW_USBPHY_TX_TOG	 0x8007c01c
#define HW_USBPHY_RX	 0x8007c020
#define HW_USBPHY_RX_SET	 0x8007c024
#define HW_USBPHY_RX_CLR	 0x8007c028
#define HW_USBPHY_RX_TOG	 0x8007c02c
#define HW_USBPHY_CTRL	 0x8007c030
#define HW_USBPHY_CTRL_SET	 0x8007c034
#define HW_USBPHY_CTRL_CLR	 0x8007c038
#define HW_USBPHY_CTRL_TOG	 0x8007c03c
#define HW_USBPHY_STATUS	 0x8007c040
#define HW_USBPHY_DEBUG	 0x8007c050
#define HW_USBPHY_DEBUG_SET	 0x8007c054
#define HW_USBPHY_DEBUG_CLR	 0x8007c058
#define HW_USBPHY_DEBUG_TOG	 0x8007c05c
#define HW_USBPHY_DEBUG0_STATUS	 0x8007c060
#define HW_USBPHY_DEBUG1	 0x8007c070
#define HW_USBPHY_DEBUG1_SET	 0x8007c074
#define HW_USBPHY_DEBUG1_CLR	 0x8007c078
#define HW_USBPHY_DEBUG1_TOG	 0x8007c07c
#define HW_USBPHY_VERSION	 0x8007c080
#define HW_USBPHY_IP	 0x8007c090
#define HW_USBPHY_IP_SET	 0x8007c094
#define HW_USBPHY_IP_CLR	 0x8007c098
#define HW_USBPHY_IP_TOG	 0x8007c09c


#define HW_USBCTRL_ID	 0x80080000
#define HW_USBCTRL_HWGENERAL	 0x80080004
#define HW_USBCTRL_HWHOST	 0x80080008
#define HW_USBCTRL_HWDEVICE	 0x8008000c
#define HW_USBCTRL_HWTXBUF	 0x80080010
#define HW_USBCTRL_HWRXBUF	 0x80080014
#define HW_USBCTRL_GPTIMER0LD	 0x80080080
#define HW_USBCTRL_GPTIMER0CTRL	 0x80080084
#define HW_USBCTRL_GPTIMER1LD	 0x80080088
#define HW_USBCTRL_GPTIMER1CTRL	 0x8008008c
#define HW_USBCTRL_SBUSCFG	 0x80080090
#define HW_USBCTRL_CAPLENGTH	 0x80080100
#define HW_USBCTRL_HCSPARAMS	 0x80080104
#define HW_USBCTRL_HCCPARAMS	 0x80080108
#define HW_USBCTRL_DCIVERSION	 0x80080120
#define HW_USBCTRL_DCCPARAMS	 0x80080124
#define HW_USBCTRL_USBCMD	 0x80080140
#define HW_USBCTRL_USBSTS	 0x80080144
#define HW_USBCTRL_USBINTR	 0x80080148
#define HW_USBCTRL_FRINDEX	 0x8008014c
#define HW_USBCTRL_DEVICEADDR	 0x80080154
#define HW_USBCTRL_PERIODICLISTBASE	 0x80080154
#define HW_USBCTRL_ASYNCLISTADDR	 0x80080158
#define HW_USBCTRL_ENDPOINTLISTADDR	 0x80080158
#define HW_USBCTRL_TTCTRL	 0x8008015c
#define HW_USBCTRL_BURSTSIZE	 0x80080160
#define HW_USBCTRL_TXFILLTUNING	 0x80080164
#define HW_USBCTRL_IC_USB	 0x8008016c
#define HW_USBCTRL_ULPI	 0x80080170
#define HW_USBCTRL_ENDPTNAK	 0x80080178
#define HW_USBCTRL_ENDPTNAKEN	 0x8008017c
#define HW_USBCTRL_PORTSC1	 0x80080184
#define HW_USBCTRL_OTGSC	 0x800801a4
#define HW_USBCTRL_USBMODE	 0x800801a8
#define HW_USBCTRL_ENDPTSETUPSTAT	 0x800801ac
#define HW_USBCTRL_ENDPTPRIME	 0x800801b0
#define HW_USBCTRL_ENDPTFLUSH	 0x800801b4
#define HW_USBCTRL_ENDPTSTAT	 0x800801b8
#define HW_USBCTRL_ENDPTCOMPLETE	 0x800801bc
#define HW_USBCTRL_ENDPTCTRL0	 0x800801c0
#define HW_USBCTRL_ENDPTCTRL1	 0x800801c4
#define HW_USBCTRL_ENDPTCTRL2	 0x800801c8
#define HW_USBCTRL_ENDPTCTRL3	 0x800801cc
#define HW_USBCTRL_ENDPTCTRL4	 0x800801d0


#define HW_APBH_DFLPT_PTE_2048	 0x800C2000
#define HW_APBH_CTRL0	 REGS_APBH_BASE_PHYS+0x000
#define HW_APBH_CTRL0_SET	 REGS_APBH_BASE_PHYS+0x004
#define HW_APBH_CTRL0_CLR	 REGS_APBH_BASE_PHYS+0x008
#define HW_APBH_CTRL0_TOG	 REGS_APBH_BASE_PHYS+0x00C
#define HW_APBH_CTRL1	 REGS_APBH_BASE_PHYS+0x010
#define HW_APBH_CTRL1_SET	 REGS_APBH_BASE_PHYS+0x014
#define HW_APBH_CTRL1_CLR	 REGS_APBH_BASE_PHYS+0x018
#define HW_APBH_CTRL1_TOG	 REGS_APBH_BASE_PHYS+0x01C
#define HW_APBH_CTRL2	 REGS_APBH_BASE_PHYS+0x020
#define HW_APBH_CTRL2_SET	 REGS_APBH_BASE_PHYS+0x024
#define HW_APBH_CTRL2_CLR	 REGS_APBH_BASE_PHYS+0x028
#define HW_APBH_CTRL2_TOG	 REGS_APBH_BASE_PHYS+0x02C
#define HW_APBH_DEVSEL	 REGS_APBH_BASE_PHYS+0x030
#define HW_APBH_CH0_CURCMDAR	 REGS_APBH_BASE_PHYS+0x040
#define HW_APBH_CH0_NXTCMDAR	 REGS_APBH_BASE_PHYS+0x050
#define HW_APBH_CH0_CMD	 REGS_APBH_BASE_PHYS+0x060
#define HW_APBH_CH0_BAR	 REGS_APBH_BASE_PHYS+0x070
#define HW_APBH_CH0_SEMA	 REGS_APBH_BASE_PHYS+0x080
#define HW_APBH_CH0_DEBUG1	 REGS_APBH_BASE_PHYS+0x090
#define HW_APBH_CH0_DEBUG2	 REGS_APBH_BASE_PHYS+0x0A0
#define HW_APBH_CH1_CURCMDAR	 REGS_APBH_BASE_PHYS+0x0B0
#define HW_APBH_CH1_NXTCMDAR	 REGS_APBH_BASE_PHYS+0x0C0
#define HW_APBH_CH1_CMD	 REGS_APBH_BASE_PHYS+0x0D0
#define HW_APBH_CH1_BAR	 REGS_APBH_BASE_PHYS+0x0E0
#define HW_APBH_CH1_SEMA	 REGS_APBH_BASE_PHYS+0x0F0
#define HW_APBH_CH1_DEBUG1	 REGS_APBH_BASE_PHYS+0x100
#define HW_APBH_CH1_DEBUG2	 REGS_APBH_BASE_PHYS+0x110
#define HW_APBH_CH2_CURCMDAR	 REGS_APBH_BASE_PHYS+0x120
#define HW_APBH_CH2_NXTCMDAR	 REGS_APBH_BASE_PHYS+0x130
#define HW_APBH_CH2_CMD	 REGS_APBH_BASE_PHYS+0x140
#define HW_APBH_CH2_BAR	 REGS_APBH_BASE_PHYS+0x150
#define HW_APBH_CH2_SEMA	 REGS_APBH_BASE_PHYS+0x160
#define HW_APBH_CH2_DEBUG1	 REGS_APBH_BASE_PHYS+0x170
#define HW_APBH_CH2_DEBUG2	 REGS_APBH_BASE_PHYS+0x180
#define HW_APBH_CH3_CURCMDAR	 REGS_APBH_BASE_PHYS+0x190
#define HW_APBH_CH3_NXTCMDAR	 REGS_APBH_BASE_PHYS+0x1A0
#define HW_APBH_CH3_CMD	 REGS_APBH_BASE_PHYS+0x1B0
#define HW_APBH_CH3_BAR	 REGS_APBH_BASE_PHYS+0x1C0
#define HW_APBH_CH3_SEMA	 REGS_APBH_BASE_PHYS+0x1D0
#define HW_APBH_CH3_DEBUG1	 REGS_APBH_BASE_PHYS+0x1E0
#define HW_APBH_CH3_DEBUG2	 REGS_APBH_BASE_PHYS+0x1F0
#define HW_APBH_CH4_CURCMDAR	 REGS_APBH_BASE_PHYS+0x200
#define HW_APBH_CH4_NXTCMDAR	 REGS_APBH_BASE_PHYS+0x210
#define HW_APBH_CH4_CMD	 REGS_APBH_BASE_PHYS+0x220
#define HW_APBH_CH4_BAR	 REGS_APBH_BASE_PHYS+0x230
#define HW_APBH_CH4_SEMA	 REGS_APBH_BASE_PHYS+0x240
#define HW_APBH_CH4_DEBUG1	 REGS_APBH_BASE_PHYS+0x250
#define HW_APBH_CH4_DEBUG2	 REGS_APBH_BASE_PHYS+0x260
#define HW_APBH_CH5_CURCMDAR	 REGS_APBH_BASE_PHYS+0x270
#define HW_APBH_CH5_NXTCMDAR	 REGS_APBH_BASE_PHYS+0x280
#define HW_APBH_CH5_CMD	 REGS_APBH_BASE_PHYS+0x290
#define HW_APBH_CH5_BAR	 REGS_APBH_BASE_PHYS+0x2A0
#define HW_APBH_CH5_SEMA	 REGS_APBH_BASE_PHYS+0x2B0
#define HW_APBH_CH5_DEBUG1	 REGS_APBH_BASE_PHYS+0x2C0
#define HW_APBH_CH5_DEBUG2	 REGS_APBH_BASE_PHYS+0x2D0
#define HW_APBH_CH6_CURCMDAR	 REGS_APBH_BASE_PHYS+0x2E0
#define HW_APBH_CH6_NXTCMDAR	 REGS_APBH_BASE_PHYS+0x2F0
#define HW_APBH_CH6_CMD	 REGS_APBH_BASE_PHYS+0x300
#define HW_APBH_CH6_BAR	 REGS_APBH_BASE_PHYS+0x310
#define HW_APBH_CH6_SEMA	 REGS_APBH_BASE_PHYS+0x320
#define HW_APBH_CH6_DEBUG1	 REGS_APBH_BASE_PHYS+0x330
#define HW_APBH_CH6_DEBUG2	 REGS_APBH_BASE_PHYS+0x340
#define HW_APBH_CH7_CURCMDAR	 REGS_APBH_BASE_PHYS+0x350
#define HW_APBH_CH7_NXTCMDAR	 REGS_APBH_BASE_PHYS+0x360
#define HW_APBH_CH7_CMD	 REGS_APBH_BASE_PHYS+0x370
#define HW_APBH_CH7_BAR	 REGS_APBH_BASE_PHYS+0x380
#define HW_APBH_CH7_SEMA	 REGS_APBH_BASE_PHYS+0x390
#define HW_APBH_CH7_DEBUG1	 REGS_APBH_BASE_PHYS+0x3A0
#define HW_APBH_CH7_DEBUG2	 REGS_APBH_BASE_PHYS+0x3B0
#define HW_APBH_VERSION	 REGS_APBH_BASE_PHYS+0x3F0


#define HW_BCH_CTRL	 REGS_BCH_BASE_PHYS+0x000
#define HW_BCH_CTRL_SET	 REGS_BCH_BASE_PHYS+0x004
#define HW_BCH_CTRL_CLR	 REGS_BCH_BASE_PHYS+0x008
#define HW_BCH_CTRL_TOG	 REGS_BCH_BASE_PHYS+0x00C
#define HW_BCH_STATUS0	 REGS_BCH_BASE_PHYS+0x010
#define HW_BCH_MODE	 REGS_BCH_BASE_PHYS+0x020
#define HW_BCH_ENCODEPTR	 REGS_BCH_BASE_PHYS+0x030
#define HW_BCH_DATAPTR	 REGS_BCH_BASE_PHYS+0x040
#define HW_BCH_METAPTR	 REGS_BCH_BASE_PHYS+0x050
#define HW_BCH_LAYOUTSELECT	 REGS_BCH_BASE_PHYS+0x070
#define HW_BCH_FLASH0LAYOUT0	 REGS_BCH_BASE_PHYS+0x080
#define HW_BCH_FLASH0LAYOUT1	 REGS_BCH_BASE_PHYS+0x090
#define HW_BCH_FLASH1LAYOUT0	 REGS_BCH_BASE_PHYS+0x0a0
#define HW_BCH_FLASH1LAYOUT1	 REGS_BCH_BASE_PHYS+0x0b0
#define HW_BCH_FLASH2LAYOUT0	 REGS_BCH_BASE_PHYS+0x0c0
#define HW_BCH_FLASH2LAYOUT1	 REGS_BCH_BASE_PHYS+0x0d0
#define HW_BCH_FLASH3LAYOUT0	 REGS_BCH_BASE_PHYS+0x0e0
#define HW_BCH_FLASH3LAYOUT1	 REGS_BCH_BASE_PHYS+0x0f0
#define HW_BCH_DEBUG0	 REGS_BCH_BASE_PHYS+0x100
#define HW_BCH_DEBUG0_SET	 REGS_BCH_BASE_PHYS+0x104
#define HW_BCH_DEBUG0_CLR	 REGS_BCH_BASE_PHYS+0x108
#define HW_BCH_DEBUG0_TOG	 REGS_BCH_BASE_PHYS+0x10C
#define HW_BCH_DBGKESREAD	 REGS_BCH_BASE_PHYS+0x110
#define HW_BCH_DBGCSFEREAD	 REGS_BCH_BASE_PHYS+0x120
#define HW_BCH_DBGSYNDGENREAD	 REGS_BCH_BASE_PHYS+0x130
#define HW_BCH_DBGAHBMREAD	 REGS_BCH_BASE_PHYS+0x140
#define HW_BCH_BLOCKNAME	 REGS_BCH_BASE_PHYS+0x150
#define HW_BCH_VERSION	 REGS_BCH_BASE_PHYS+0x160


#define HW_CLKCTRL_PLLCTRL0	 REGS_CLKCTRL_BASE_PHYS+0x000
#define HW_CLKCTRL_PLLCTRL0_SET	 REGS_CLKCTRL_BASE_PHYS+0x004
#define HW_CLKCTRL_PLLCTRL0_CLR	 REGS_CLKCTRL_BASE_PHYS+0x008
#define HW_CLKCTRL_PLLCTRL0_TOG	 REGS_CLKCTRL_BASE_PHYS+0x00C
#define HW_CLKCTRL_PLLCTRL1	 REGS_CLKCTRL_BASE_PHYS+0x010
#define HW_CLKCTRL_CPU	 REGS_CLKCTRL_BASE_PHYS+0x020
#define HW_CLKCTRL_CPU_SET	 REGS_CLKCTRL_BASE_PHYS+0x024
#define HW_CLKCTRL_CPU_CLR	 REGS_CLKCTRL_BASE_PHYS+0x028
#define HW_CLKCTRL_CPU_TOG	 REGS_CLKCTRL_BASE_PHYS+0x02c
#define HW_CLKCTRL_HBUS	 REGS_CLKCTRL_BASE_PHYS+0x030
#define HW_CLKCTRL_HBUS_SET	 REGS_CLKCTRL_BASE_PHYS+0x034
#define HW_CLKCTRL_HBUS_CLR	 REGS_CLKCTRL_BASE_PHYS+0x038
#define HW_CLKCTRL_HBUS_TOG	 REGS_CLKCTRL_BASE_PHYS+0x03c
#define HW_CLKCTRL_XBUS	 REGS_CLKCTRL_BASE_PHYS+0x040
#define HW_CLKCTRL_XTAL	 REGS_CLKCTRL_BASE_PHYS+0x050
#define HW_CLKCTRL_XTAL_SET	 REGS_CLKCTRL_BASE_PHYS+0x054
#define HW_CLKCTRL_XTAL_CLR	 REGS_CLKCTRL_BASE_PHYS+0x058
#define HW_CLKCTRL_XTAL_TOG	 REGS_CLKCTRL_BASE_PHYS+0x05C
#define HW_CLKCTRL_PIX	 REGS_CLKCTRL_BASE_PHYS+0x060
#define HW_CLKCTRL_SSP	 REGS_CLKCTRL_BASE_PHYS+0x070
#define HW_CLKCTRL_GPMI	 REGS_CLKCTRL_BASE_PHYS+0x080
#define HW_CLKCTRL_SPDIF	 REGS_CLKCTRL_BASE_PHYS+0x090
#define HW_CLKCTRL_EMI	 REGS_CLKCTRL_BASE_PHYS+0x0a0
#define HW_CLKCTRL_IR	 REGS_CLKCTRL_BASE_PHYS+0x0b0
#define HW_CLKCTRL_SAIF	 REGS_CLKCTRL_BASE_PHYS+0x0c0
#define HW_CLKCTRL_TV	 REGS_CLKCTRL_BASE_PHYS+0x0d0
#define HW_CLKCTRL_ETM	 REGS_CLKCTRL_BASE_PHYS+0x0e0
#define HW_CLKCTRL_FRAC	 REGS_CLKCTRL_BASE_PHYS+0x0f0
#define HW_CLKCTRL_FRAC_SET	 REGS_CLKCTRL_BASE_PHYS+0x0f4
#define HW_CLKCTRL_FRAC_CLR	 REGS_CLKCTRL_BASE_PHYS+0x0f8
#define HW_CLKCTRL_FRAC_TOG	 REGS_CLKCTRL_BASE_PHYS+0x0fC
#define HW_CLKCTRL_FRAC1	 REGS_CLKCTRL_BASE_PHYS+0x100
#define HW_CLKCTRL_FRAC1_SET	 REGS_CLKCTRL_BASE_PHYS+0x104
#define HW_CLKCTRL_FRAC1_CLR	 REGS_CLKCTRL_BASE_PHYS+0x108
#define HW_CLKCTRL_FRAC1_TOG	 REGS_CLKCTRL_BASE_PHYS+0x10C
#define HW_CLKCTRL_CLKSEQ	 REGS_CLKCTRL_BASE_PHYS+0x110
#define HW_CLKCTRL_CLKSEQ_SET	 REGS_CLKCTRL_BASE_PHYS+0x114
#define HW_CLKCTRL_CLKSEQ_CLR	 REGS_CLKCTRL_BASE_PHYS+0x118
#define HW_CLKCTRL_CLKSEQ_TOG	 REGS_CLKCTRL_BASE_PHYS+0x11c
#define HW_CLKCTRL_RESET	 REGS_CLKCTRL_BASE_PHYS+0x120
#define HW_CLKCTRL_STATUS	 REGS_CLKCTRL_BASE_PHYS+0x130
#define HW_CLKCTRL_VERSION	 REGS_CLKCTRL_BASE_PHYS+0x140


#define HW_DCP_CTRL	 REGS_DCP_BASE_PHYS+0x000
#define HW_DCP_CTRL_SET	 REGS_DCP_BASE_PHYS+0x004
#define HW_DCP_CTRL_CLR	 REGS_DCP_BASE_PHYS+0x008
#define HW_DCP_CTRL_TOG	 REGS_DCP_BASE_PHYS+0x00C
#define HW_DCP_STAT	 REGS_DCP_BASE_PHYS+0x010
#define HW_DCP_STAT_SET	 REGS_DCP_BASE_PHYS+0x014
#define HW_DCP_STAT_CLR	 REGS_DCP_BASE_PHYS+0x018
#define HW_DCP_STAT_TOG	 REGS_DCP_BASE_PHYS+0x01C
#define HW_DCP_CHANNELCTRL	 REGS_DCP_BASE_PHYS+0x020
#define HW_DCP_CHANNELCTRL_SET	 REGS_DCP_BASE_PHYS+0x024
#define HW_DCP_CHANNELCTRL_CLR	 REGS_DCP_BASE_PHYS+0x028
#define HW_DCP_CHANNELCTRL_TOG	 REGS_DCP_BASE_PHYS+0x02C
#define HW_DCP_CAPABILITY0	 REGS_DCP_BASE_PHYS+0x030
#define HW_DCP_CAPABILITY1	 REGS_DCP_BASE_PHYS+0x040
#define HW_DCP_CONTEXT	 REGS_DCP_BASE_PHYS+0x050
#define HW_DCP_KEY	 REGS_DCP_BASE_PHYS+0x060
#define HW_DCP_KEYDATA	 REGS_DCP_BASE_PHYS+0x070
#define HW_DCP_PACKET0	 REGS_DCP_BASE_PHYS+0x080
#define HW_DCP_PACKET1	 REGS_DCP_BASE_PHYS+0x090
#define HW_DCP_PACKET2	 REGS_DCP_BASE_PHYS+0x0A0
#define HW_DCP_PACKET3	 REGS_DCP_BASE_PHYS+0x0B0
#define HW_DCP_PACKET4	 REGS_DCP_BASE_PHYS+0x0C0
#define HW_DCP_PACKET5	 REGS_DCP_BASE_PHYS+0x0D0
#define HW_DCP_PACKET6	 REGS_DCP_BASE_PHYS+0x0E0
#define HW_DCP_CH0CMDPTR	 REGS_DCP_BASE_PHYS+0x100
#define HW_DCP_CH0SEMA	 REGS_DCP_BASE_PHYS+0x110
#define HW_DCP_CH0STAT	 REGS_DCP_BASE_PHYS+0x120
#define HW_DCP_CH0STAT_SET	 REGS_DCP_BASE_PHYS+0x124
#define HW_DCP_CH0STAT_CLR	 REGS_DCP_BASE_PHYS+0x128
#define HW_DCP_CH0STAT_TOG	 REGS_DCP_BASE_PHYS+0x12C
#define HW_DCP_CH0OPTS	 REGS_DCP_BASE_PHYS+0x130
#define HW_DCP_CH0OPTS_SET	 REGS_DCP_BASE_PHYS+0x134
#define HW_DCP_CH0OPTS_CLR	 REGS_DCP_BASE_PHYS+0x138
#define HW_DCP_CH0OPTS_TOG	 REGS_DCP_BASE_PHYS+0x13C
#define HW_DCP_CH1CMDPTR	 REGS_DCP_BASE_PHYS+0x140
#define HW_DCP_CH1SEMA	 REGS_DCP_BASE_PHYS+0x150
#define HW_DCP_CH1STAT	 REGS_DCP_BASE_PHYS+0x160
#define HW_DCP_CH1STAT_SET	 REGS_DCP_BASE_PHYS+0x164
#define HW_DCP_CH1STAT_CLR	 REGS_DCP_BASE_PHYS+0x168
#define HW_DCP_CH1STAT_TOG	 REGS_DCP_BASE_PHYS+0x16C
#define HW_DCP_CH1OPTS	 REGS_DCP_BASE_PHYS+0x170
#define HW_DCP_CH1OPTS_SET	 REGS_DCP_BASE_PHYS+0x174
#define HW_DCP_CH1OPTS_CLR	 REGS_DCP_BASE_PHYS+0x178
#define HW_DCP_CH1OPTS_TOG	 REGS_DCP_BASE_PHYS+0x17C
#define HW_DCP_CH2CMDPTR	 REGS_DCP_BASE_PHYS+0x180
#define HW_DCP_CH2SEMA	 REGS_DCP_BASE_PHYS+0x190
#define HW_DCP_CH2STAT	 REGS_DCP_BASE_PHYS+0x1A0
#define HW_DCP_CH2STAT_SET	 REGS_DCP_BASE_PHYS+0x1A4
#define HW_DCP_CH2STAT_CLR	 REGS_DCP_BASE_PHYS+0x1A8
#define HW_DCP_CH2STAT_TOG	 REGS_DCP_BASE_PHYS+0x1AC
#define HW_DCP_CH2OPTS	 REGS_DCP_BASE_PHYS+0x1B0
#define HW_DCP_CH2OPTS_SET	 REGS_DCP_BASE_PHYS+0x1B4
#define HW_DCP_CH2OPTS_CLR	 REGS_DCP_BASE_PHYS+0x1B8
#define HW_DCP_CH2OPTS_TOG	 REGS_DCP_BASE_PHYS+0x1BC
#define HW_DCP_CH3CMDPTR	 REGS_DCP_BASE_PHYS+0x1C0
#define HW_DCP_CH3SEMA	 REGS_DCP_BASE_PHYS+0x1D0
#define HW_DCP_CH3STAT	 REGS_DCP_BASE_PHYS+0x1E0
#define HW_DCP_CH3STAT_SET	 REGS_DCP_BASE_PHYS+0x1E4
#define HW_DCP_CH3STAT_CLR	 REGS_DCP_BASE_PHYS+0x1E8
#define HW_DCP_CH3STAT_TOG	 REGS_DCP_BASE_PHYS+0x1EC
#define HW_DCP_CH3OPTS	 REGS_DCP_BASE_PHYS+0x1F0
#define HW_DCP_CH3OPTS_SET	 REGS_DCP_BASE_PHYS+0x1F4
#define HW_DCP_CH3OPTS_CLR	 REGS_DCP_BASE_PHYS+0x1F8
#define HW_DCP_CH3OPTS_TOG	 REGS_DCP_BASE_PHYS+0x1FC
#define HW_DCP_CSCCTRL0	 REGS_DCP_BASE_PHYS+0x300
#define HW_DCP_CSCCTRL0_SET	 REGS_DCP_BASE_PHYS+0x304
#define HW_DCP_CSCCTRL0_CLR	 REGS_DCP_BASE_PHYS+0x308
#define HW_DCP_CSCCTRL0_TOG	 REGS_DCP_BASE_PHYS+0x30C
#define HW_DCP_CSCSTAT	 REGS_DCP_BASE_PHYS+0x310
#define HW_DCP_CSCSTAT_SET	 REGS_DCP_BASE_PHYS+0x314
#define HW_DCP_CSCSTAT_CLR	 REGS_DCP_BASE_PHYS+0x318
#define HW_DCP_CSCSTAT_TOG	 REGS_DCP_BASE_PHYS+0x31C
#define HW_DCP_CSCOUTBUFPARAM	 REGS_DCP_BASE_PHYS+0x320
#define HW_DCP_CSCINBUFPARAM	 REGS_DCP_BASE_PHYS+0x330
#define HW_DCP_CSCRGB	 REGS_DCP_BASE_PHYS+0x340
#define HW_DCP_CSCLUMA	 REGS_DCP_BASE_PHYS+0x350
#define HW_DCP_CSCCHROMAU	 REGS_DCP_BASE_PHYS+0x360
#define HW_DCP_CSCCHROMAV	 REGS_DCP_BASE_PHYS+0x370
#define HW_DCP_CSCCOEFF0	 REGS_DCP_BASE_PHYS+0x380
#define HW_DCP_CSCCOEFF1	 REGS_DCP_BASE_PHYS+0x390
#define HW_DCP_CSCCOEFF2	 REGS_DCP_BASE_PHYS+0x3A0
#define HW_DCP_CSCCLIP	 REGS_DCP_BASE_PHYS+0x3D0
#define HW_DCP_CSCXSCALE	 REGS_DCP_BASE_PHYS+0x3E0
#define HW_DCP_CSCYSCALE	 REGS_DCP_BASE_PHYS+0x3F0
#define HW_DCP_DBGSELECT	 REGS_DCP_BASE_PHYS+0x400
#define HW_DCP_DBGDATA	 REGS_DCP_BASE_PHYS+0x410
#define HW_DCP_VERSION	 REGS_DCP_BASE_PHYS+0x430



#define HW_DIGCTL_CTRL	 REGS_DIGCTL_BASE_PHYS+0x000
#define HW_DIGCTL_CTRL_SET	 REGS_DIGCTL_BASE_PHYS+0x004
#define HW_DIGCTL_CTRL_CLR	 REGS_DIGCTL_BASE_PHYS+0x008
#define HW_DIGCTL_CTRL_TOG	 REGS_DIGCTL_BASE_PHYS+0x00C
#define HW_DIGCTL_STATUS	 REGS_DIGCTL_BASE_PHYS+0x010
#define HW_DIGCTL_STATUS_SET	 REGS_DIGCTL_BASE_PHYS+0x014
#define HW_DIGCTL_STATUS_CLR	 REGS_DIGCTL_BASE_PHYS+0x018
#define HW_DIGCTL_STATUS_TOG	 REGS_DIGCTL_BASE_PHYS+0x01C
#define HW_DIGCTL_HCLKCOUNT	 REGS_DIGCTL_BASE_PHYS+0x020
#define HW_DIGCTL_HCLKCOUNT_SET	 REGS_DIGCTL_BASE_PHYS+0x024
#define HW_DIGCTL_HCLKCOUNT_CLR	 REGS_DIGCTL_BASE_PHYS+0x028
#define HW_DIGCTL_HCLKCOUNT_TOG	 REGS_DIGCTL_BASE_PHYS+0x02C
#define HW_DIGCTL_RAMCTRL	 REGS_DIGCTL_BASE_PHYS+0x030
#define HW_DIGCTL_RAMCTRL_SET	 REGS_DIGCTL_BASE_PHYS+0x034
#define HW_DIGCTL_RAMCTRL_CLR	 REGS_DIGCTL_BASE_PHYS+0x038
#define HW_DIGCTL_RAMCTRL_TOG	 REGS_DIGCTL_BASE_PHYS+0x03C
#define HW_DIGCTL_RAMREPAIR	 REGS_DIGCTL_BASE_PHYS+0x040
#define HW_DIGCTL_RAMREPAIR_SET	 REGS_DIGCTL_BASE_PHYS+0x044
#define HW_DIGCTL_RAMREPAIR_CLR	 REGS_DIGCTL_BASE_PHYS+0x048
#define HW_DIGCTL_RAMREPAIR_TOG	 REGS_DIGCTL_BASE_PHYS+0x04C
#define HW_DIGCTL_ROMCTRL	 REGS_DIGCTL_BASE_PHYS+0x050
#define HW_DIGCTL_ROMCTRL_SET	 REGS_DIGCTL_BASE_PHYS+0x054
#define HW_DIGCTL_ROMCTRL_CLR	 REGS_DIGCTL_BASE_PHYS+0x058
#define HW_DIGCTL_ROMCTRL_TOG	 REGS_DIGCTL_BASE_PHYS+0x05C
#define HW_DIGCTL_WRITEONCE	 REGS_DIGCTL_BASE_PHYS+0x060
#define HW_DIGCTL_ENTROPY	 REGS_DIGCTL_BASE_PHYS+0x090
#define HW_DIGCTL_ENTROPY_LATCHED	 REGS_DIGCTL_BASE_PHYS+0x0A0
#define HW_DIGCTL_SJTAGDBG	 REGS_DIGCTL_BASE_PHYS+0x0B0
#define HW_DIGCTL_SJTAGDBG_SET	 REGS_DIGCTL_BASE_PHYS+0x0B4
#define HW_DIGCTL_SJTAGDBG_CLR	 REGS_DIGCTL_BASE_PHYS+0x0B8
#define HW_DIGCTL_SJTAGDBG_TOG	 REGS_DIGCTL_BASE_PHYS+0x0BC
#define HW_DIGCTL_MICROSECONDS	 REGS_DIGCTL_BASE_PHYS+0x0C0
#define HW_DIGCTL_MICROSECONDS_SET	 REGS_DIGCTL_BASE_PHYS+0x0C4
#define HW_DIGCTL_MICROSECONDS_CLR	 REGS_DIGCTL_BASE_PHYS+0x0C8
#define HW_DIGCTL_MICROSECONDS_TOG	 REGS_DIGCTL_BASE_PHYS+0x0CC
#define HW_DIGCTL_DBGRD	 REGS_DIGCTL_BASE_PHYS+0x0D0
#define HW_DIGCTL_DBG	 REGS_DIGCTL_BASE_PHYS+0x0E0
#define HW_DIGCTL_OCRAM_BIST_CSR	 REGS_DIGCTL_BASE_PHYS+0x0F0
#define HW_DIGCTL_OCRAM_BIST_CSR_SET	 REGS_DIGCTL_BASE_PHYS+0x0F4
#define HW_DIGCTL_OCRAM_BIST_CSR_CLR	 REGS_DIGCTL_BASE_PHYS+0x0F8
#define HW_DIGCTL_OCRAM_BIST_CSR_TOG	 REGS_DIGCTL_BASE_PHYS+0x0FC
#define HW_DIGCTL_OCRAM_STATUS0	 REGS_DIGCTL_BASE_PHYS+0x110
#define HW_DIGCTL_OCRAM_STATUS0_SET	 REGS_DIGCTL_BASE_PHYS+0x114
#define HW_DIGCTL_OCRAM_STATUS0_CLR	 REGS_DIGCTL_BASE_PHYS+0x118
#define HW_DIGCTL_OCRAM_STATUS0_TOG	 REGS_DIGCTL_BASE_PHYS+0x11C
#define HW_DIGCTL_OCRAM_STATUS1	 REGS_DIGCTL_BASE_PHYS+0x120
#define HW_DIGCTL_OCRAM_STATUS1_SET	 REGS_DIGCTL_BASE_PHYS+0x124
#define HW_DIGCTL_OCRAM_STATUS1_CLR	 REGS_DIGCTL_BASE_PHYS+0x128
#define HW_DIGCTL_OCRAM_STATUS1_TOG	 REGS_DIGCTL_BASE_PHYS+0x12C
#define HW_DIGCTL_OCRAM_STATUS2	 REGS_DIGCTL_BASE_PHYS+0x130
#define HW_DIGCTL_OCRAM_STATUS2_SET	 REGS_DIGCTL_BASE_PHYS+0x134
#define HW_DIGCTL_OCRAM_STATUS2_CLR	 REGS_DIGCTL_BASE_PHYS+0x138
#define HW_DIGCTL_OCRAM_STATUS2_TOG	 REGS_DIGCTL_BASE_PHYS+0x13C
#define HW_DIGCTL_OCRAM_STATUS3	 REGS_DIGCTL_BASE_PHYS+0x140
#define HW_DIGCTL_OCRAM_STATUS3_SET	 REGS_DIGCTL_BASE_PHYS+0x144
#define HW_DIGCTL_OCRAM_STATUS3_CLR	 REGS_DIGCTL_BASE_PHYS+0x148
#define HW_DIGCTL_OCRAM_STATUS3_TOG	 REGS_DIGCTL_BASE_PHYS+0x14C
#define HW_DIGCTL_OCRAM_STATUS4	 REGS_DIGCTL_BASE_PHYS+0x150
#define HW_DIGCTL_OCRAM_STATUS4_SET	 REGS_DIGCTL_BASE_PHYS+0x154
#define HW_DIGCTL_OCRAM_STATUS4_CLR	 REGS_DIGCTL_BASE_PHYS+0x158
#define HW_DIGCTL_OCRAM_STATUS4_TOG	 REGS_DIGCTL_BASE_PHYS+0x15C
#define HW_DIGCTL_OCRAM_STATUS5	 REGS_DIGCTL_BASE_PHYS+0x160
#define HW_DIGCTL_OCRAM_STATUS5_SET	 REGS_DIGCTL_BASE_PHYS+0x164
#define HW_DIGCTL_OCRAM_STATUS5_CLR	 REGS_DIGCTL_BASE_PHYS+0x168
#define HW_DIGCTL_OCRAM_STATUS5_TOG	 REGS_DIGCTL_BASE_PHYS+0x16C
#define HW_DIGCTL_OCRAM_STATUS6	 REGS_DIGCTL_BASE_PHYS+0x170
#define HW_DIGCTL_OCRAM_STATUS6_SET	 REGS_DIGCTL_BASE_PHYS+0x174
#define HW_DIGCTL_OCRAM_STATUS6_CLR	 REGS_DIGCTL_BASE_PHYS+0x178
#define HW_DIGCTL_OCRAM_STATUS6_TOG	 REGS_DIGCTL_BASE_PHYS+0x17C
#define HW_DIGCTL_OCRAM_STATUS7	 REGS_DIGCTL_BASE_PHYS+0x180
#define HW_DIGCTL_OCRAM_STATUS7_SET	 REGS_DIGCTL_BASE_PHYS+0x184
#define HW_DIGCTL_OCRAM_STATUS7_CLR	 REGS_DIGCTL_BASE_PHYS+0x188
#define HW_DIGCTL_OCRAM_STATUS7_TOG	 REGS_DIGCTL_BASE_PHYS+0x18C
#define HW_DIGCTL_OCRAM_STATUS8	 REGS_DIGCTL_BASE_PHYS+0x190
#define HW_DIGCTL_OCRAM_STATUS8_SET	 REGS_DIGCTL_BASE_PHYS+0x194
#define HW_DIGCTL_OCRAM_STATUS8_CLR	 REGS_DIGCTL_BASE_PHYS+0x198
#define HW_DIGCTL_OCRAM_STATUS8_TOG	 REGS_DIGCTL_BASE_PHYS+0x19C
#define HW_DIGCTL_OCRAM_STATUS9	 REGS_DIGCTL_BASE_PHYS+0x1A0
#define HW_DIGCTL_OCRAM_STATUS9_SET	 REGS_DIGCTL_BASE_PHYS+0x1A4
#define HW_DIGCTL_OCRAM_STATUS9_CLR	 REGS_DIGCTL_BASE_PHYS+0x1A8
#define HW_DIGCTL_OCRAM_STATUS9_TOG	 REGS_DIGCTL_BASE_PHYS+0x1AC
#define HW_DIGCTL_OCRAM_STATUS10	 REGS_DIGCTL_BASE_PHYS+0x1B0
#define HW_DIGCTL_OCRAM_STATUS10_SET	 REGS_DIGCTL_BASE_PHYS+0x1B4
#define HW_DIGCTL_OCRAM_STATUS10_CLR	 REGS_DIGCTL_BASE_PHYS+0x1B8
#define HW_DIGCTL_OCRAM_STATUS10_TOG	 REGS_DIGCTL_BASE_PHYS+0x1BC
#define HW_DIGCTL_OCRAM_STATUS11	 REGS_DIGCTL_BASE_PHYS+0x1C0
#define HW_DIGCTL_OCRAM_STATUS11_SET	 REGS_DIGCTL_BASE_PHYS+0x1C4
#define HW_DIGCTL_OCRAM_STATUS11_CLR	 REGS_DIGCTL_BASE_PHYS+0x1C8
#define HW_DIGCTL_OCRAM_STATUS11_TOG	 REGS_DIGCTL_BASE_PHYS+0x1CC
#define HW_DIGCTL_OCRAM_STATUS12	 REGS_DIGCTL_BASE_PHYS+0x1D0
#define HW_DIGCTL_OCRAM_STATUS12_SET	 REGS_DIGCTL_BASE_PHYS+0x1D4
#define HW_DIGCTL_OCRAM_STATUS12_CLR	 REGS_DIGCTL_BASE_PHYS+0x1D8
#define HW_DIGCTL_OCRAM_STATUS12_TOG	 REGS_DIGCTL_BASE_PHYS+0x1DC
#define HW_DIGCTL_OCRAM_STATUS13	 REGS_DIGCTL_BASE_PHYS+0x1E0
#define HW_DIGCTL_OCRAM_STATUS13_SET	 REGS_DIGCTL_BASE_PHYS+0x1E4
#define HW_DIGCTL_OCRAM_STATUS13_CLR	 REGS_DIGCTL_BASE_PHYS+0x1E8
#define HW_DIGCTL_OCRAM_STATUS13_TOG	 REGS_DIGCTL_BASE_PHYS+0x1EC
#define HW_DIGCTL_SCRATCH0	 REGS_DIGCTL_BASE_PHYS+0x290
#define HW_DIGCTL_SCRATCH1	 REGS_DIGCTL_BASE_PHYS+0x2A0
#define HW_DIGCTL_ARMCACHE	 REGS_DIGCTL_BASE_PHYS+0x2B0
#define HW_DIGCTL_DEBUG_TRAP_ADDR_LOW	 REGS_DIGCTL_BASE_PHYS+0x2C0
#define HW_DIGCTL_DEBUG_TRAP_ADDR_HIGH	 REGS_DIGCTL_BASE_PHYS+0x2D0
#define HW_DIGCTL_SGTL	 REGS_DIGCTL_BASE_PHYS+0x300
#define HW_DIGCTL_CHIPID	 REGS_DIGCTL_BASE_PHYS+0x310
#define HW_DIGCTL_AHB_STATS_SELECT	 REGS_DIGCTL_BASE_PHYS+0x330
#define HW_DIGCTL_L0_AHB_ACTIVE_CYCLES	 REGS_DIGCTL_BASE_PHYS+0x340
#define HW_DIGCTL_L0_AHB_DATA_STALLED	 REGS_DIGCTL_BASE_PHYS+0x350
#define HW_DIGCTL_L0_AHB_DATA_CYCLES	 REGS_DIGCTL_BASE_PHYS+0x360
#define HW_DIGCTL_L1_AHB_ACTIVE_CYCLES	 REGS_DIGCTL_BASE_PHYS+0x370
#define HW_DIGCTL_L1_AHB_DATA_STALLED	 REGS_DIGCTL_BASE_PHYS+0x380
#define HW_DIGCTL_L1_AHB_DATA_CYCLES	 REGS_DIGCTL_BASE_PHYS+0x390
#define HW_DIGCTL_L2_AHB_ACTIVE_CYCLES	 REGS_DIGCTL_BASE_PHYS+0x3A0
#define HW_DIGCTL_L2_AHB_DATA_STALLED	 REGS_DIGCTL_BASE_PHYS+0x3B0
#define HW_DIGCTL_L2_AHB_DATA_CYCLES	 REGS_DIGCTL_BASE_PHYS+0x3C0
#define HW_DIGCTL_L3_AHB_ACTIVE_CYCLES	 REGS_DIGCTL_BASE_PHYS+0x3D0
#define HW_DIGCTL_L3_AHB_DATA_STALLED	 REGS_DIGCTL_BASE_PHYS+0x3E0
#define HW_DIGCTL_L3_AHB_DATA_CYCLES	 REGS_DIGCTL_BASE_PHYS+0x3F0
#define HW_DIGCTL_MPTE0_LOC	 REGS_DIGCTL_BASE_PHYS+0x400
#define HW_DIGCTL_MPTE1_LOC	 REGS_DIGCTL_BASE_PHYS+0x410
#define HW_DIGCTL_MPTE2_LOC	 REGS_DIGCTL_BASE_PHYS+0x420
#define HW_DIGCTL_MPTE3_LOC	 REGS_DIGCTL_BASE_PHYS+0x430
#define HW_DIGCTL_MPTE4_LOC	 REGS_DIGCTL_BASE_PHYS+0x440
#define HW_DIGCTL_MPTE5_LOC	 REGS_DIGCTL_BASE_PHYS+0x450
#define HW_DIGCTL_MPTE6_LOC	 REGS_DIGCTL_BASE_PHYS+0x460
#define HW_DIGCTL_MPTE7_LOC	 REGS_DIGCTL_BASE_PHYS+0x470
#define HW_DIGCTL_MPTE8_LOC	 REGS_DIGCTL_BASE_PHYS+0x480
#define HW_DIGCTL_MPTE9_LOC	 REGS_DIGCTL_BASE_PHYS+0x490
#define HW_DIGCTL_MPTE10_LOC	 REGS_DIGCTL_BASE_PHYS+0x4A0
#define HW_DIGCTL_MPTE11_LOC	 REGS_DIGCTL_BASE_PHYS+0x4B0
#define HW_DIGCTL_MPTE12_LOC	 REGS_DIGCTL_BASE_PHYS+0x4C0
#define HW_DIGCTL_MPTE13_LOC	 REGS_DIGCTL_BASE_PHYS+0x4D0
#define HW_DIGCTL_MPTE14_LOC	 REGS_DIGCTL_BASE_PHYS+0x4E0
#define HW_DIGCTL_MPTE15_LOC	 REGS_DIGCTL_BASE_PHYS+0x4F0
#define HW_DIGCTL_EMICLK_DELAY	 REGS_DIGCTL_BASE_PHYS+0x500


#define HW_DRAM_CTL00	 REGS_DRAM_BASE_PHYS+0x000
#define HW_DRAM_CTL01	 REGS_DRAM_BASE_PHYS+0x004
#define HW_DRAM_CTL02	 REGS_DRAM_BASE_PHYS+0x008
#define HW_DRAM_CTL03	 REGS_DRAM_BASE_PHYS+0x00C
#define HW_DRAM_CTL04	 REGS_DRAM_BASE_PHYS+0x010
#define HW_DRAM_CTL05	 REGS_DRAM_BASE_PHYS+0x014
#define HW_DRAM_CTL06	 REGS_DRAM_BASE_PHYS+0x018
#define HW_DRAM_CTL07	 REGS_DRAM_BASE_PHYS+0x01C
#define HW_DRAM_CTL08	 REGS_DRAM_BASE_PHYS+0x020
#define HW_DRAM_CTL09	 REGS_DRAM_BASE_PHYS+0x024
#define HW_DRAM_CTL10	 REGS_DRAM_BASE_PHYS+0x028
#define HW_DRAM_CTL11	 REGS_DRAM_BASE_PHYS+0x02C
#define HW_DRAM_CTL12	 REGS_DRAM_BASE_PHYS+0x030
#define HW_DRAM_CTL13	 REGS_DRAM_BASE_PHYS+0x034
#define HW_DRAM_CTL14	 REGS_DRAM_BASE_PHYS+0x038
#define HW_DRAM_CTL15	 REGS_DRAM_BASE_PHYS+0x03C
#define HW_DRAM_CTL16	 REGS_DRAM_BASE_PHYS+0x040
#define HW_DRAM_CTL17	 REGS_DRAM_BASE_PHYS+0x044
#define HW_DRAM_CTL18	 REGS_DRAM_BASE_PHYS+0x048
#define HW_DRAM_CTL19	 REGS_DRAM_BASE_PHYS+0x04C
#define HW_DRAM_CTL20	 REGS_DRAM_BASE_PHYS+0x050
#define HW_DRAM_CTL21	 REGS_DRAM_BASE_PHYS+0x054
#define HW_DRAM_CTL22	 REGS_DRAM_BASE_PHYS+0x058
#define HW_DRAM_CTL23	 REGS_DRAM_BASE_PHYS+0x05C
#define HW_DRAM_CTL24	 REGS_DRAM_BASE_PHYS+0x060
#define HW_DRAM_CTL25	 REGS_DRAM_BASE_PHYS+0x064
#define HW_DRAM_CTL26	 REGS_DRAM_BASE_PHYS+0x068
#define HW_DRAM_CTL27	 REGS_DRAM_BASE_PHYS+0x06C
#define HW_DRAM_CTL28	 REGS_DRAM_BASE_PHYS+0x070
#define HW_DRAM_CTL29	 REGS_DRAM_BASE_PHYS+0x074
#define HW_DRAM_CTL30	 REGS_DRAM_BASE_PHYS+0x078
#define HW_DRAM_CTL31	 REGS_DRAM_BASE_PHYS+0x07C
#define HW_DRAM_CTL32	 REGS_DRAM_BASE_PHYS+0x080
#define HW_DRAM_CTL33	 REGS_DRAM_BASE_PHYS+0x084
#define HW_DRAM_CTL34	 REGS_DRAM_BASE_PHYS+0x088
#define HW_DRAM_CTL35	 REGS_DRAM_BASE_PHYS+0x08C
#define HW_DRAM_CTL36	 REGS_DRAM_BASE_PHYS+0x090
#define HW_DRAM_CTL37	 REGS_DRAM_BASE_PHYS+0x094
#define HW_DRAM_CTL38	 REGS_DRAM_BASE_PHYS+0x098
#define HW_DRAM_CTL39	 REGS_DRAM_BASE_PHYS+0x09C
#define HW_DRAM_CTL40	 REGS_DRAM_BASE_PHYS+0x0A0


#define HW_ECC8_CTRL	 REGS_ECC8_BASE_PHYS+0x000
#define HW_ECC8_CTRL_SET	 REGS_ECC8_BASE_PHYS+0x004
#define HW_ECC8_CTRL_CLR	 REGS_ECC8_BASE_PHYS+0x008
#define HW_ECC8_CTRL_TOG	 REGS_ECC8_BASE_PHYS+0x00C
#define HW_ECC8_STATUS0	 REGS_ECC8_BASE_PHYS+0x010
#define HW_ECC8_STATUS1	 REGS_ECC8_BASE_PHYS+0x020
#define HW_ECC8_DEBUG0	 REGS_ECC8_BASE_PHYS+0x030
#define HW_ECC8_DEBUG0_SET	 REGS_ECC8_BASE_PHYS+0x034
#define HW_ECC8_DEBUG0_CLR	 REGS_ECC8_BASE_PHYS+0x038
#define HW_ECC8_DEBUG0_TOG	 REGS_ECC8_BASE_PHYS+0x03C
#define HW_ECC8_DBGKESREAD	 REGS_ECC8_BASE_PHYS+0x040
#define HW_ECC8_DBGCSFEREAD	 REGS_ECC8_BASE_PHYS+0x050
#define HW_ECC8_DBGSYNDGENREAD	 REGS_ECC8_BASE_PHYS+0x060
#define HW_ECC8_DBGAHBMREAD	 REGS_ECC8_BASE_PHYS+0x070
#define HW_ECC8_BLOCKNAME	 REGS_ECC8_BASE_PHYS+0x080
#define HW_ECC8_VERSION	 REGS_ECC8_BASE_PHYS+0x0a0


#define HW_I2C_CTRL0	 REGS_I2C_BASE_PHYS+0x000
#define HW_I2C_CTRL0_SET	 REGS_I2C_BASE_PHYS+0x004
#define HW_I2C_CTRL0_CLR	 REGS_I2C_BASE_PHYS+0x008
#define HW_I2C_CTRL0_TOG	 REGS_I2C_BASE_PHYS+0x00C
#define HW_I2C_TIMING0	 REGS_I2C_BASE_PHYS+0x010
#define HW_I2C_TIMING0_SET	 REGS_I2C_BASE_PHYS+0x014
#define HW_I2C_TIMING0_CLR	 REGS_I2C_BASE_PHYS+0x018
#define HW_I2C_TIMING0_TOG	 REGS_I2C_BASE_PHYS+0x01C
#define HW_I2C_TIMING1	 REGS_I2C_BASE_PHYS+0x020
#define HW_I2C_TIMING1_SET	 REGS_I2C_BASE_PHYS+0x024
#define HW_I2C_TIMING1_CLR	 REGS_I2C_BASE_PHYS+0x028
#define HW_I2C_TIMING1_TOG	 REGS_I2C_BASE_PHYS+0x02C
#define HW_I2C_TIMING2	 REGS_I2C_BASE_PHYS+0x030
#define HW_I2C_TIMING2_SET	 REGS_I2C_BASE_PHYS+0x034
#define HW_I2C_TIMING2_CLR	 REGS_I2C_BASE_PHYS+0x038
#define HW_I2C_TIMING2_TOG	 REGS_I2C_BASE_PHYS+0x03C
#define HW_I2C_CTRL1	 REGS_I2C_BASE_PHYS+0x040
#define HW_I2C_CTRL1_SET	 REGS_I2C_BASE_PHYS+0x044
#define HW_I2C_CTRL1_CLR	 REGS_I2C_BASE_PHYS+0x048
#define HW_I2C_CTRL1_TOG	 REGS_I2C_BASE_PHYS+0x04C
#define HW_I2C_STAT	 REGS_I2C_BASE_PHYS+0x050
#define HW_I2C_DATA	 REGS_I2C_BASE_PHYS+0x060
#define HW_I2C_DEBUG0	 REGS_I2C_BASE_PHYS+0x070
#define HW_I2C_DEBUG0_SET	 REGS_I2C_BASE_PHYS+0x074
#define HW_I2C_DEBUG0_CLR	 REGS_I2C_BASE_PHYS+0x078
#define HW_I2C_DEBUG0_TOG	 REGS_I2C_BASE_PHYS+0x07C
#define HW_I2C_DEBUG1	 REGS_I2C_BASE_PHYS+0x080
#define HW_I2C_DEBUG1_SET	 REGS_I2C_BASE_PHYS+0x084
#define HW_I2C_DEBUG1_CLR	 REGS_I2C_BASE_PHYS+0x088
#define HW_I2C_DEBUG1_TOG	 REGS_I2C_BASE_PHYS+0x08C
#define HW_I2C_VERSION	 REGS_I2C_BASE_PHYS+0x090


#define HW_ICOLL_VECTOR	 REGS_ICOLL_BASE_PHYS+0x000
#define HW_ICOLL_VECTOR_SET	 REGS_ICOLL_BASE_PHYS+0x004
#define HW_ICOLL_VECTOR_CLR	 REGS_ICOLL_BASE_PHYS+0x008
#define HW_ICOLL_VECTOR_TOG	 REGS_ICOLL_BASE_PHYS+0x00C
#define HW_ICOLL_LEVELACK	 REGS_ICOLL_BASE_PHYS+0x010
#define HW_ICOLL_CTRL	 REGS_ICOLL_BASE_PHYS+0x020
#define HW_ICOLL_CTRL_SET	 REGS_ICOLL_BASE_PHYS+0x024
#define HW_ICOLL_CTRL_CLR	 REGS_ICOLL_BASE_PHYS+0x028
#define HW_ICOLL_CTRL_TOG	 REGS_ICOLL_BASE_PHYS+0x02C
#define HW_ICOLL_VBASE	 REGS_ICOLL_BASE_PHYS+0x040
#define HW_ICOLL_VBASE_SET	 REGS_ICOLL_BASE_PHYS+0x044
#define HW_ICOLL_VBASE_CLR	 REGS_ICOLL_BASE_PHYS+0x048
#define HW_ICOLL_VBASE_TOG	 REGS_ICOLL_BASE_PHYS+0x04C
#define HW_ICOLL_STAT	 REGS_ICOLL_BASE_PHYS+0x070
#define HW_ICOLL_RAW0	 REGS_ICOLL_BASE_PHYS+0x0A0
#define HW_ICOLL_RAW0_SET	 REGS_ICOLL_BASE_PHYS+0x0A4
#define HW_ICOLL_RAW0_CLR	 REGS_ICOLL_BASE_PHYS+0x0A8
#define HW_ICOLL_RAW0_TOG	 REGS_ICOLL_BASE_PHYS+0x0AC
#define HW_ICOLL_RAW1	 REGS_ICOLL_BASE_PHYS+0x0B0
#define HW_ICOLL_RAW1_SET	 REGS_ICOLL_BASE_PHYS+0x0B4
#define HW_ICOLL_RAW1_CLR	 REGS_ICOLL_BASE_PHYS+0x0B8
#define HW_ICOLL_RAW1_TOG	 REGS_ICOLL_BASE_PHYS+0x0BC
#define HW_ICOLL_RAW2	 REGS_ICOLL_BASE_PHYS+0x0C0
#define HW_ICOLL_RAW2_SET	 REGS_ICOLL_BASE_PHYS+0x0C4
#define HW_ICOLL_RAW2_CLR	 REGS_ICOLL_BASE_PHYS+0x0C8
#define HW_ICOLL_RAW2_TOG	 REGS_ICOLL_BASE_PHYS+0x0CC
#define HW_ICOLL_RAW3	 REGS_ICOLL_BASE_PHYS+0x0D0
#define HW_ICOLL_RAW3_SET	 REGS_ICOLL_BASE_PHYS+0x0D4
#define HW_ICOLL_RAW3_CLR	 REGS_ICOLL_BASE_PHYS+0x0D8
#define HW_ICOLL_RAW3_TOG	 REGS_ICOLL_BASE_PHYS+0x0DC
#define HW_ICOLL_DEBUG	 REGS_ICOLL_BASE_PHYS+0x1120
#define HW_ICOLL_DEBUG_SET	 REGS_ICOLL_BASE_PHYS+0x1124
#define HW_ICOLL_DEBUG_CLR	 REGS_ICOLL_BASE_PHYS+0x1128
#define HW_ICOLL_DEBUG_TOG	 REGS_ICOLL_BASE_PHYS+0x112C
#define HW_ICOLL_DBGREAD0	 REGS_ICOLL_BASE_PHYS+0x1130
#define HW_ICOLL_DBGREAD0_SET	 REGS_ICOLL_BASE_PHYS+0x1134
#define HW_ICOLL_DBGREAD0_CLR	 REGS_ICOLL_BASE_PHYS+0x1138
#define HW_ICOLL_DBGREAD0_TOG	 REGS_ICOLL_BASE_PHYS+0x113C
#define HW_ICOLL_DBGREAD1	 REGS_ICOLL_BASE_PHYS+0x1140
#define HW_ICOLL_DBGREAD1_SET	 REGS_ICOLL_BASE_PHYS+0x1144
#define HW_ICOLL_DBGREAD1_CLR	 REGS_ICOLL_BASE_PHYS+0x1148
#define HW_ICOLL_DBGREAD1_TOG	 REGS_ICOLL_BASE_PHYS+0x114C
#define HW_ICOLL_DBGFLAG	 REGS_ICOLL_BASE_PHYS+0x1150
#define HW_ICOLL_DBGFLAG_SET	 REGS_ICOLL_BASE_PHYS+0x1154
#define HW_ICOLL_DBGFLAG_CLR	 REGS_ICOLL_BASE_PHYS+0x1158
#define HW_ICOLL_DBGFLAG_TOG	 REGS_ICOLL_BASE_PHYS+0x115C
#define HW_ICOLL_DBGREQUEST0	 REGS_ICOLL_BASE_PHYS+0x1160
#define HW_ICOLL_DBGREQUEST0_SET	 REGS_ICOLL_BASE_PHYS+0x1164
#define HW_ICOLL_DBGREQUEST0_CLR	 REGS_ICOLL_BASE_PHYS+0x1168
#define HW_ICOLL_DBGREQUEST0_TOG	 REGS_ICOLL_BASE_PHYS+0x116C
#define HW_ICOLL_DBGREQUEST1	 REGS_ICOLL_BASE_PHYS+0x1170
#define HW_ICOLL_DBGREQUEST1_SET	 REGS_ICOLL_BASE_PHYS+0x1174
#define HW_ICOLL_DBGREQUEST1_CLR	 REGS_ICOLL_BASE_PHYS+0x1178
#define HW_ICOLL_DBGREQUEST1_TOG	 REGS_ICOLL_BASE_PHYS+0x117C
#define HW_ICOLL_DBGREQUEST2	 REGS_ICOLL_BASE_PHYS+0x1180
#define HW_ICOLL_DBGREQUEST2_SET	 REGS_ICOLL_BASE_PHYS+0x1184
#define HW_ICOLL_DBGREQUEST2_CLR	 REGS_ICOLL_BASE_PHYS+0x1188
#define HW_ICOLL_DBGREQUEST2_TOG	 REGS_ICOLL_BASE_PHYS+0x118C
#define HW_ICOLL_DBGREQUEST3	 REGS_ICOLL_BASE_PHYS+0x1190
#define HW_ICOLL_DBGREQUEST3_SET	 REGS_ICOLL_BASE_PHYS+0x1194
#define HW_ICOLL_DBGREQUEST3_CLR	 REGS_ICOLL_BASE_PHYS+0x1198
#define HW_ICOLL_DBGREQUEST3_TOG	 REGS_ICOLL_BASE_PHYS+0x119C
#define HW_ICOLL_VERSION	 REGS_ICOLL_BASE_PHYS+0x11E0
#define HW_ICOLL_INTERRUPT0	 REGS_ICOLL_BASE_PHYS+0x120
#define HW_ICOLL_INTERRUPT0_SET	 REGS_ICOLL_BASE_PHYS+0x124
#define HW_ICOLL_INTERRUPT0_CLR	 REGS_ICOLL_BASE_PHYS+0x128
#define HW_ICOLL_INTERRUPT0_TOG	 REGS_ICOLL_BASE_PHYS+0x12C
#define HW_ICOLL_INTERRUPT1	 REGS_ICOLL_BASE_PHYS+0x130
#define HW_ICOLL_INTERRUPT1_SET	 REGS_ICOLL_BASE_PHYS+0x134
#define HW_ICOLL_INTERRUPT1_CLR	 REGS_ICOLL_BASE_PHYS+0x138
#define HW_ICOLL_INTERRUPT1_TOG	 REGS_ICOLL_BASE_PHYS+0x13C
#define HW_ICOLL_INTERRUPT2	 REGS_ICOLL_BASE_PHYS+0x140
#define HW_ICOLL_INTERRUPT2_SET	 REGS_ICOLL_BASE_PHYS+0x144
#define HW_ICOLL_INTERRUPT2_CLR	 REGS_ICOLL_BASE_PHYS+0x148
#define HW_ICOLL_INTERRUPT2_TOG	 REGS_ICOLL_BASE_PHYS+0x14C
#define HW_ICOLL_INTERRUPT3	 REGS_ICOLL_BASE_PHYS+0x150
#define HW_ICOLL_INTERRUPT3_SET	 REGS_ICOLL_BASE_PHYS+0x154
#define HW_ICOLL_INTERRUPT3_CLR	 REGS_ICOLL_BASE_PHYS+0x158
#define HW_ICOLL_INTERRUPT3_TOG	 REGS_ICOLL_BASE_PHYS+0x15C
#define HW_ICOLL_INTERRUPT4	 REGS_ICOLL_BASE_PHYS+0x160
#define HW_ICOLL_INTERRUPT4_SET	 REGS_ICOLL_BASE_PHYS+0x164
#define HW_ICOLL_INTERRUPT4_CLR	 REGS_ICOLL_BASE_PHYS+0x168
#define HW_ICOLL_INTERRUPT4_TOG	 REGS_ICOLL_BASE_PHYS+0x16C
#define HW_ICOLL_INTERRUPT5	 REGS_ICOLL_BASE_PHYS+0x170
#define HW_ICOLL_INTERRUPT5_SET	 REGS_ICOLL_BASE_PHYS+0x174
#define HW_ICOLL_INTERRUPT5_CLR	 REGS_ICOLL_BASE_PHYS+0x178
#define HW_ICOLL_INTERRUPT5_TOG	 REGS_ICOLL_BASE_PHYS+0x17C
#define HW_ICOLL_INTERRUPT6	 REGS_ICOLL_BASE_PHYS+0x180
#define HW_ICOLL_INTERRUPT6_SET	 REGS_ICOLL_BASE_PHYS+0x184
#define HW_ICOLL_INTERRUPT6_CLR	 REGS_ICOLL_BASE_PHYS+0x188
#define HW_ICOLL_INTERRUPT6_TOG	 REGS_ICOLL_BASE_PHYS+0x18C
#define HW_ICOLL_INTERRUPT7	 REGS_ICOLL_BASE_PHYS+0x190
#define HW_ICOLL_INTERRUPT7_SET	 REGS_ICOLL_BASE_PHYS+0x194
#define HW_ICOLL_INTERRUPT7_CLR	 REGS_ICOLL_BASE_PHYS+0x198
#define HW_ICOLL_INTERRUPT7_TOG	 REGS_ICOLL_BASE_PHYS+0x19C
#define HW_ICOLL_INTERRUPT8	 REGS_ICOLL_BASE_PHYS+0x1A0
#define HW_ICOLL_INTERRUPT8_SET	 REGS_ICOLL_BASE_PHYS+0x1A4
#define HW_ICOLL_INTERRUPT8_CLR	 REGS_ICOLL_BASE_PHYS+0x1A8
#define HW_ICOLL_INTERRUPT8_TOG	 REGS_ICOLL_BASE_PHYS+0x1AC
#define HW_ICOLL_INTERRUPT9	 REGS_ICOLL_BASE_PHYS+0x1B0
#define HW_ICOLL_INTERRUPT9_SET	 REGS_ICOLL_BASE_PHYS+0x1B4
#define HW_ICOLL_INTERRUPT9_CLR	 REGS_ICOLL_BASE_PHYS+0x1B8
#define HW_ICOLL_INTERRUPT9_TOG	 REGS_ICOLL_BASE_PHYS+0x1BC
#define HW_ICOLL_INTERRUPT10	 REGS_ICOLL_BASE_PHYS+0x1C0
#define HW_ICOLL_INTERRUPT10_SET	 REGS_ICOLL_BASE_PHYS+0x1C4
#define HW_ICOLL_INTERRUPT10_CLR	 REGS_ICOLL_BASE_PHYS+0x1C8
#define HW_ICOLL_INTERRUPT10_TOG	 REGS_ICOLL_BASE_PHYS+0x1CC
#define HW_ICOLL_INTERRUPT11	 REGS_ICOLL_BASE_PHYS+0x1D0
#define HW_ICOLL_INTERRUPT11_SET	 REGS_ICOLL_BASE_PHYS+0x1D4
#define HW_ICOLL_INTERRUPT11_CLR	 REGS_ICOLL_BASE_PHYS+0x1D8
#define HW_ICOLL_INTERRUPT11_TOG	 REGS_ICOLL_BASE_PHYS+0x1DC
#define HW_ICOLL_INTERRUPT12	 REGS_ICOLL_BASE_PHYS+0x1E0
#define HW_ICOLL_INTERRUPT12_SET	 REGS_ICOLL_BASE_PHYS+0x1E4
#define HW_ICOLL_INTERRUPT12_CLR	 REGS_ICOLL_BASE_PHYS+0x1E8
#define HW_ICOLL_INTERRUPT12_TOG	 REGS_ICOLL_BASE_PHYS+0x1EC
#define HW_ICOLL_INTERRUPT13	 REGS_ICOLL_BASE_PHYS+0x1F0
#define HW_ICOLL_INTERRUPT13_SET	 REGS_ICOLL_BASE_PHYS+0x1F4
#define HW_ICOLL_INTERRUPT13_CLR	 REGS_ICOLL_BASE_PHYS+0x1F8
#define HW_ICOLL_INTERRUPT13_TOG	 REGS_ICOLL_BASE_PHYS+0x1FC
#define HW_ICOLL_INTERRUPT14	 REGS_ICOLL_BASE_PHYS+0x200
#define HW_ICOLL_INTERRUPT14_SET	 REGS_ICOLL_BASE_PHYS+0x204
#define HW_ICOLL_INTERRUPT14_CLR	 REGS_ICOLL_BASE_PHYS+0x208
#define HW_ICOLL_INTERRUPT14_TOG	 REGS_ICOLL_BASE_PHYS+0x20C
#define HW_ICOLL_INTERRUPT15	 REGS_ICOLL_BASE_PHYS+0x210
#define HW_ICOLL_INTERRUPT15_SET	 REGS_ICOLL_BASE_PHYS+0x214
#define HW_ICOLL_INTERRUPT15_CLR	 REGS_ICOLL_BASE_PHYS+0x218
#define HW_ICOLL_INTERRUPT15_TOG	 REGS_ICOLL_BASE_PHYS+0x21C
#define HW_ICOLL_INTERRUPT16	 REGS_ICOLL_BASE_PHYS+0x220
#define HW_ICOLL_INTERRUPT16_SET	 REGS_ICOLL_BASE_PHYS+0x224
#define HW_ICOLL_INTERRUPT16_CLR	 REGS_ICOLL_BASE_PHYS+0x228
#define HW_ICOLL_INTERRUPT16_TOG	 REGS_ICOLL_BASE_PHYS+0x22C
#define HW_ICOLL_INTERRUPT17	 REGS_ICOLL_BASE_PHYS+0x230
#define HW_ICOLL_INTERRUPT17_SET	 REGS_ICOLL_BASE_PHYS+0x234
#define HW_ICOLL_INTERRUPT17_CLR	 REGS_ICOLL_BASE_PHYS+0x238
#define HW_ICOLL_INTERRUPT17_TOG	 REGS_ICOLL_BASE_PHYS+0x23C
#define HW_ICOLL_INTERRUPT18	 REGS_ICOLL_BASE_PHYS+0x240
#define HW_ICOLL_INTERRUPT18_SET	 REGS_ICOLL_BASE_PHYS+0x244
#define HW_ICOLL_INTERRUPT18_CLR	 REGS_ICOLL_BASE_PHYS+0x248
#define HW_ICOLL_INTERRUPT18_TOG	 REGS_ICOLL_BASE_PHYS+0x24C
#define HW_ICOLL_INTERRUPT19	 REGS_ICOLL_BASE_PHYS+0x250
#define HW_ICOLL_INTERRUPT19_SET	 REGS_ICOLL_BASE_PHYS+0x254
#define HW_ICOLL_INTERRUPT19_CLR	 REGS_ICOLL_BASE_PHYS+0x258
#define HW_ICOLL_INTERRUPT19_TOG	 REGS_ICOLL_BASE_PHYS+0x25C
#define HW_ICOLL_INTERRUPT20	 REGS_ICOLL_BASE_PHYS+0x260
#define HW_ICOLL_INTERRUPT20_SET	 REGS_ICOLL_BASE_PHYS+0x264
#define HW_ICOLL_INTERRUPT20_CLR	 REGS_ICOLL_BASE_PHYS+0x268
#define HW_ICOLL_INTERRUPT20_TOG	 REGS_ICOLL_BASE_PHYS+0x26C
#define HW_ICOLL_INTERRUPT21	 REGS_ICOLL_BASE_PHYS+0x270
#define HW_ICOLL_INTERRUPT21_SET	 REGS_ICOLL_BASE_PHYS+0x274
#define HW_ICOLL_INTERRUPT21_CLR	 REGS_ICOLL_BASE_PHYS+0x278
#define HW_ICOLL_INTERRUPT21_TOG	 REGS_ICOLL_BASE_PHYS+0x27C
#define HW_ICOLL_INTERRUPT22	 REGS_ICOLL_BASE_PHYS+0x280
#define HW_ICOLL_INTERRUPT22_SET	 REGS_ICOLL_BASE_PHYS+0x284
#define HW_ICOLL_INTERRUPT22_CLR	 REGS_ICOLL_BASE_PHYS+0x288
#define HW_ICOLL_INTERRUPT22_TOG	 REGS_ICOLL_BASE_PHYS+0x28C
#define HW_ICOLL_INTERRUPT23	 REGS_ICOLL_BASE_PHYS+0x290
#define HW_ICOLL_INTERRUPT23_SET	 REGS_ICOLL_BASE_PHYS+0x294
#define HW_ICOLL_INTERRUPT23_CLR	 REGS_ICOLL_BASE_PHYS+0x298
#define HW_ICOLL_INTERRUPT23_TOG	 REGS_ICOLL_BASE_PHYS+0x29C
#define HW_ICOLL_INTERRUPT24	 REGS_ICOLL_BASE_PHYS+0x2A0
#define HW_ICOLL_INTERRUPT24_SET	 REGS_ICOLL_BASE_PHYS+0x2A4
#define HW_ICOLL_INTERRUPT24_CLR	 REGS_ICOLL_BASE_PHYS+0x2A8
#define HW_ICOLL_INTERRUPT24_TOG	 REGS_ICOLL_BASE_PHYS+0x2AC
#define HW_ICOLL_INTERRUPT25	 REGS_ICOLL_BASE_PHYS+0x2B0
#define HW_ICOLL_INTERRUPT25_SET	 REGS_ICOLL_BASE_PHYS+0x2B4
#define HW_ICOLL_INTERRUPT25_CLR	 REGS_ICOLL_BASE_PHYS+0x2B8
#define HW_ICOLL_INTERRUPT25_TOG	 REGS_ICOLL_BASE_PHYS+0x2BC
#define HW_ICOLL_INTERRUPT26	 REGS_ICOLL_BASE_PHYS+0x2C0
#define HW_ICOLL_INTERRUPT26_SET	 REGS_ICOLL_BASE_PHYS+0x2C4
#define HW_ICOLL_INTERRUPT26_CLR	 REGS_ICOLL_BASE_PHYS+0x2C8
#define HW_ICOLL_INTERRUPT26_TOG	 REGS_ICOLL_BASE_PHYS+0x2CC
#define HW_ICOLL_INTERRUPT27	 REGS_ICOLL_BASE_PHYS+0x2D0
#define HW_ICOLL_INTERRUPT27_SET	 REGS_ICOLL_BASE_PHYS+0x2D4
#define HW_ICOLL_INTERRUPT27_CLR	 REGS_ICOLL_BASE_PHYS+0x2D8
#define HW_ICOLL_INTERRUPT27_TOG	 REGS_ICOLL_BASE_PHYS+0x2DC
#define HW_ICOLL_INTERRUPT28	 REGS_ICOLL_BASE_PHYS+0x2E0
#define HW_ICOLL_INTERRUPT28_SET	 REGS_ICOLL_BASE_PHYS+0x2E4
#define HW_ICOLL_INTERRUPT28_CLR	 REGS_ICOLL_BASE_PHYS+0x2E8
#define HW_ICOLL_INTERRUPT28_TOG	 REGS_ICOLL_BASE_PHYS+0x2EC
#define HW_ICOLL_INTERRUPT29	 REGS_ICOLL_BASE_PHYS+0x2F0
#define HW_ICOLL_INTERRUPT29_SET	 REGS_ICOLL_BASE_PHYS+0x2F4
#define HW_ICOLL_INTERRUPT29_CLR	 REGS_ICOLL_BASE_PHYS+0x2F8
#define HW_ICOLL_INTERRUPT29_TOG	 REGS_ICOLL_BASE_PHYS+0x2FC
#define HW_ICOLL_INTERRUPT30	 REGS_ICOLL_BASE_PHYS+0x300
#define HW_ICOLL_INTERRUPT30_SET	 REGS_ICOLL_BASE_PHYS+0x304
#define HW_ICOLL_INTERRUPT30_CLR	 REGS_ICOLL_BASE_PHYS+0x308
#define HW_ICOLL_INTERRUPT30_TOG	 REGS_ICOLL_BASE_PHYS+0x30C
#define HW_ICOLL_INTERRUPT31	 REGS_ICOLL_BASE_PHYS+0x310
#define HW_ICOLL_INTERRUPT31_SET	 REGS_ICOLL_BASE_PHYS+0x314
#define HW_ICOLL_INTERRUPT31_CLR	 REGS_ICOLL_BASE_PHYS+0x318
#define HW_ICOLL_INTERRUPT31_TOG	 REGS_ICOLL_BASE_PHYS+0x31C
#define HW_ICOLL_INTERRUPT32	 REGS_ICOLL_BASE_PHYS+0x320
#define HW_ICOLL_INTERRUPT32_SET	 REGS_ICOLL_BASE_PHYS+0x324
#define HW_ICOLL_INTERRUPT32_CLR	 REGS_ICOLL_BASE_PHYS+0x328
#define HW_ICOLL_INTERRUPT32_TOG	 REGS_ICOLL_BASE_PHYS+0x32C
#define HW_ICOLL_INTERRUPT33	 REGS_ICOLL_BASE_PHYS+0x330
#define HW_ICOLL_INTERRUPT33_SET	 REGS_ICOLL_BASE_PHYS+0x334
#define HW_ICOLL_INTERRUPT33_CLR	 REGS_ICOLL_BASE_PHYS+0x338
#define HW_ICOLL_INTERRUPT33_TOG	 REGS_ICOLL_BASE_PHYS+0x33C
#define HW_ICOLL_INTERRUPT34	 REGS_ICOLL_BASE_PHYS+0x340
#define HW_ICOLL_INTERRUPT34_SET	 REGS_ICOLL_BASE_PHYS+0x344
#define HW_ICOLL_INTERRUPT34_CLR	 REGS_ICOLL_BASE_PHYS+0x348
#define HW_ICOLL_INTERRUPT34_TOG	 REGS_ICOLL_BASE_PHYS+0x34C
#define HW_ICOLL_INTERRUPT35	 REGS_ICOLL_BASE_PHYS+0x350
#define HW_ICOLL_INTERRUPT35_SET	 REGS_ICOLL_BASE_PHYS+0x354
#define HW_ICOLL_INTERRUPT35_CLR	 REGS_ICOLL_BASE_PHYS+0x358
#define HW_ICOLL_INTERRUPT35_TOG	 REGS_ICOLL_BASE_PHYS+0x35C
#define HW_ICOLL_INTERRUPT36	 REGS_ICOLL_BASE_PHYS+0x360
#define HW_ICOLL_INTERRUPT36_SET	 REGS_ICOLL_BASE_PHYS+0x364
#define HW_ICOLL_INTERRUPT36_CLR	 REGS_ICOLL_BASE_PHYS+0x368
#define HW_ICOLL_INTERRUPT36_TOG	 REGS_ICOLL_BASE_PHYS+0x36C
#define HW_ICOLL_INTERRUPT37	 REGS_ICOLL_BASE_PHYS+0x370
#define HW_ICOLL_INTERRUPT37_SET	 REGS_ICOLL_BASE_PHYS+0x374
#define HW_ICOLL_INTERRUPT37_CLR	 REGS_ICOLL_BASE_PHYS+0x378
#define HW_ICOLL_INTERRUPT37_TOG	 REGS_ICOLL_BASE_PHYS+0x37C
#define HW_ICOLL_INTERRUPT38	 REGS_ICOLL_BASE_PHYS+0x380
#define HW_ICOLL_INTERRUPT38_SET	 REGS_ICOLL_BASE_PHYS+0x384
#define HW_ICOLL_INTERRUPT38_CLR	 REGS_ICOLL_BASE_PHYS+0x388
#define HW_ICOLL_INTERRUPT38_TOG	 REGS_ICOLL_BASE_PHYS+0x38C
#define HW_ICOLL_INTERRUPT39	 REGS_ICOLL_BASE_PHYS+0x390
#define HW_ICOLL_INTERRUPT39_SET	 REGS_ICOLL_BASE_PHYS+0x394
#define HW_ICOLL_INTERRUPT39_CLR	 REGS_ICOLL_BASE_PHYS+0x398
#define HW_ICOLL_INTERRUPT39_TOG	 REGS_ICOLL_BASE_PHYS+0x39C
#define HW_ICOLL_INTERRUPT40	 REGS_ICOLL_BASE_PHYS+0x3A0
#define HW_ICOLL_INTERRUPT40_SET	 REGS_ICOLL_BASE_PHYS+0x3A4
#define HW_ICOLL_INTERRUPT40_CLR	 REGS_ICOLL_BASE_PHYS+0x3A8
#define HW_ICOLL_INTERRUPT40_TOG	 REGS_ICOLL_BASE_PHYS+0x3AC
#define HW_ICOLL_INTERRUPT41	 REGS_ICOLL_BASE_PHYS+0x3B0
#define HW_ICOLL_INTERRUPT41_SET	 REGS_ICOLL_BASE_PHYS+0x3B4
#define HW_ICOLL_INTERRUPT41_CLR	 REGS_ICOLL_BASE_PHYS+0x3B8
#define HW_ICOLL_INTERRUPT41_TOG	 REGS_ICOLL_BASE_PHYS+0x3BC
#define HW_ICOLL_INTERRUPT42	 REGS_ICOLL_BASE_PHYS+0x3C0
#define HW_ICOLL_INTERRUPT42_SET	 REGS_ICOLL_BASE_PHYS+0x3C4
#define HW_ICOLL_INTERRUPT42_CLR	 REGS_ICOLL_BASE_PHYS+0x3C8
#define HW_ICOLL_INTERRUPT42_TOG	 REGS_ICOLL_BASE_PHYS+0x3CC
#define HW_ICOLL_INTERRUPT43	 REGS_ICOLL_BASE_PHYS+0x3D0
#define HW_ICOLL_INTERRUPT43_SET	 REGS_ICOLL_BASE_PHYS+0x3D4
#define HW_ICOLL_INTERRUPT43_CLR	 REGS_ICOLL_BASE_PHYS+0x3D8
#define HW_ICOLL_INTERRUPT43_TOG	 REGS_ICOLL_BASE_PHYS+0x3DC
#define HW_ICOLL_INTERRUPT44	 REGS_ICOLL_BASE_PHYS+0x3E0
#define HW_ICOLL_INTERRUPT44_SET	 REGS_ICOLL_BASE_PHYS+0x3E4
#define HW_ICOLL_INTERRUPT44_CLR	 REGS_ICOLL_BASE_PHYS+0x3E8
#define HW_ICOLL_INTERRUPT44_TOG	 REGS_ICOLL_BASE_PHYS+0x3EC
#define HW_ICOLL_INTERRUPT45	 REGS_ICOLL_BASE_PHYS+0x3F0
#define HW_ICOLL_INTERRUPT45_SET	 REGS_ICOLL_BASE_PHYS+0x3F4
#define HW_ICOLL_INTERRUPT45_CLR	 REGS_ICOLL_BASE_PHYS+0x3F8
#define HW_ICOLL_INTERRUPT45_TOG	 REGS_ICOLL_BASE_PHYS+0x3FC
#define HW_ICOLL_INTERRUPT46	 REGS_ICOLL_BASE_PHYS+0x400
#define HW_ICOLL_INTERRUPT46_SET	 REGS_ICOLL_BASE_PHYS+0x404
#define HW_ICOLL_INTERRUPT46_CLR	 REGS_ICOLL_BASE_PHYS+0x408
#define HW_ICOLL_INTERRUPT46_TOG	 REGS_ICOLL_BASE_PHYS+0x40C
#define HW_ICOLL_INTERRUPT47	 REGS_ICOLL_BASE_PHYS+0x410
#define HW_ICOLL_INTERRUPT47_SET	 REGS_ICOLL_BASE_PHYS+0x414
#define HW_ICOLL_INTERRUPT47_CLR	 REGS_ICOLL_BASE_PHYS+0x418
#define HW_ICOLL_INTERRUPT47_TOG	 REGS_ICOLL_BASE_PHYS+0x41C
#define HW_ICOLL_INTERRUPT48	 REGS_ICOLL_BASE_PHYS+0x420
#define HW_ICOLL_INTERRUPT48_SET	 REGS_ICOLL_BASE_PHYS+0x424
#define HW_ICOLL_INTERRUPT48_CLR	 REGS_ICOLL_BASE_PHYS+0x428
#define HW_ICOLL_INTERRUPT48_TOG	 REGS_ICOLL_BASE_PHYS+0x42C
#define HW_ICOLL_INTERRUPT49	 REGS_ICOLL_BASE_PHYS+0x430
#define HW_ICOLL_INTERRUPT49_SET	 REGS_ICOLL_BASE_PHYS+0x434
#define HW_ICOLL_INTERRUPT49_CLR	 REGS_ICOLL_BASE_PHYS+0x438
#define HW_ICOLL_INTERRUPT49_TOG	 REGS_ICOLL_BASE_PHYS+0x43C
#define HW_ICOLL_INTERRUPT50	 REGS_ICOLL_BASE_PHYS+0x440
#define HW_ICOLL_INTERRUPT50_SET	 REGS_ICOLL_BASE_PHYS+0x444
#define HW_ICOLL_INTERRUPT50_CLR	 REGS_ICOLL_BASE_PHYS+0x448
#define HW_ICOLL_INTERRUPT50_TOG	 REGS_ICOLL_BASE_PHYS+0x44C
#define HW_ICOLL_INTERRUPT51	 REGS_ICOLL_BASE_PHYS+0x450
#define HW_ICOLL_INTERRUPT51_SET	 REGS_ICOLL_BASE_PHYS+0x454
#define HW_ICOLL_INTERRUPT51_CLR	 REGS_ICOLL_BASE_PHYS+0x458
#define HW_ICOLL_INTERRUPT51_TOG	 REGS_ICOLL_BASE_PHYS+0x45C
#define HW_ICOLL_INTERRUPT52	 REGS_ICOLL_BASE_PHYS+0x460
#define HW_ICOLL_INTERRUPT52_SET	 REGS_ICOLL_BASE_PHYS+0x464
#define HW_ICOLL_INTERRUPT52_CLR	 REGS_ICOLL_BASE_PHYS+0x468
#define HW_ICOLL_INTERRUPT52_TOG	 REGS_ICOLL_BASE_PHYS+0x46C
#define HW_ICOLL_INTERRUPT53	 REGS_ICOLL_BASE_PHYS+0x470
#define HW_ICOLL_INTERRUPT53_SET	 REGS_ICOLL_BASE_PHYS+0x474
#define HW_ICOLL_INTERRUPT53_CLR	 REGS_ICOLL_BASE_PHYS+0x478
#define HW_ICOLL_INTERRUPT53_TOG	 REGS_ICOLL_BASE_PHYS+0x47C
#define HW_ICOLL_INTERRUPT54	 REGS_ICOLL_BASE_PHYS+0x480
#define HW_ICOLL_INTERRUPT54_SET	 REGS_ICOLL_BASE_PHYS+0x484
#define HW_ICOLL_INTERRUPT54_CLR	 REGS_ICOLL_BASE_PHYS+0x488
#define HW_ICOLL_INTERRUPT54_TOG	 REGS_ICOLL_BASE_PHYS+0x48C
#define HW_ICOLL_INTERRUPT55	 REGS_ICOLL_BASE_PHYS+0x490
#define HW_ICOLL_INTERRUPT55_SET	 REGS_ICOLL_BASE_PHYS+0x494
#define HW_ICOLL_INTERRUPT55_CLR	 REGS_ICOLL_BASE_PHYS+0x498
#define HW_ICOLL_INTERRUPT55_TOG	 REGS_ICOLL_BASE_PHYS+0x49C
#define HW_ICOLL_INTERRUPT56	 REGS_ICOLL_BASE_PHYS+0x4A0
#define HW_ICOLL_INTERRUPT56_SET	 REGS_ICOLL_BASE_PHYS+0x4A4
#define HW_ICOLL_INTERRUPT56_CLR	 REGS_ICOLL_BASE_PHYS+0x4A8
#define HW_ICOLL_INTERRUPT56_TOG	 REGS_ICOLL_BASE_PHYS+0x4AC
#define HW_ICOLL_INTERRUPT57	 REGS_ICOLL_BASE_PHYS+0x4B0
#define HW_ICOLL_INTERRUPT57_SET	 REGS_ICOLL_BASE_PHYS+0x4B4
#define HW_ICOLL_INTERRUPT57_CLR	 REGS_ICOLL_BASE_PHYS+0x4B8
#define HW_ICOLL_INTERRUPT57_TOG	 REGS_ICOLL_BASE_PHYS+0x4BC
#define HW_ICOLL_INTERRUPT58	 REGS_ICOLL_BASE_PHYS+0x4C0
#define HW_ICOLL_INTERRUPT58_SET	 REGS_ICOLL_BASE_PHYS+0x4C4
#define HW_ICOLL_INTERRUPT58_CLR	 REGS_ICOLL_BASE_PHYS+0x4C8
#define HW_ICOLL_INTERRUPT58_TOG	 REGS_ICOLL_BASE_PHYS+0x4CC
#define HW_ICOLL_INTERRUPT59	 REGS_ICOLL_BASE_PHYS+0x4D0
#define HW_ICOLL_INTERRUPT59_SET	 REGS_ICOLL_BASE_PHYS+0x4D4
#define HW_ICOLL_INTERRUPT59_CLR	 REGS_ICOLL_BASE_PHYS+0x4D8
#define HW_ICOLL_INTERRUPT59_TOG	 REGS_ICOLL_BASE_PHYS+0x4DC
#define HW_ICOLL_INTERRUPT60	 REGS_ICOLL_BASE_PHYS+0x4E0
#define HW_ICOLL_INTERRUPT60_SET	 REGS_ICOLL_BASE_PHYS+0x4E4
#define HW_ICOLL_INTERRUPT60_CLR	 REGS_ICOLL_BASE_PHYS+0x4E8
#define HW_ICOLL_INTERRUPT60_TOG	 REGS_ICOLL_BASE_PHYS+0x4EC
#define HW_ICOLL_INTERRUPT61	 REGS_ICOLL_BASE_PHYS+0x4F0
#define HW_ICOLL_INTERRUPT61_SET	 REGS_ICOLL_BASE_PHYS+0x4F4
#define HW_ICOLL_INTERRUPT61_CLR	 REGS_ICOLL_BASE_PHYS+0x4F8
#define HW_ICOLL_INTERRUPT61_TOG	 REGS_ICOLL_BASE_PHYS+0x4FC
#define HW_ICOLL_INTERRUPT62	 REGS_ICOLL_BASE_PHYS+0x500
#define HW_ICOLL_INTERRUPT62_SET	 REGS_ICOLL_BASE_PHYS+0x504
#define HW_ICOLL_INTERRUPT62_CLR	 REGS_ICOLL_BASE_PHYS+0x508
#define HW_ICOLL_INTERRUPT62_TOG	 REGS_ICOLL_BASE_PHYS+0x50C
#define HW_ICOLL_INTERRUPT63	 REGS_ICOLL_BASE_PHYS+0x510
#define HW_ICOLL_INTERRUPT63_SET	 REGS_ICOLL_BASE_PHYS+0x514
#define HW_ICOLL_INTERRUPT63_CLR	 REGS_ICOLL_BASE_PHYS+0x518
#define HW_ICOLL_INTERRUPT63_TOG	 REGS_ICOLL_BASE_PHYS+0x51C
#define HW_ICOLL_INTERRUPT64	 REGS_ICOLL_BASE_PHYS+0x520
#define HW_ICOLL_INTERRUPT64_SET	 REGS_ICOLL_BASE_PHYS+0x524
#define HW_ICOLL_INTERRUPT64_CLR	 REGS_ICOLL_BASE_PHYS+0x528
#define HW_ICOLL_INTERRUPT64_TOG	 REGS_ICOLL_BASE_PHYS+0x52C
#define HW_ICOLL_INTERRUPT65	 REGS_ICOLL_BASE_PHYS+0x530
#define HW_ICOLL_INTERRUPT65_SET	 REGS_ICOLL_BASE_PHYS+0x534
#define HW_ICOLL_INTERRUPT65_CLR	 REGS_ICOLL_BASE_PHYS+0x538
#define HW_ICOLL_INTERRUPT65_TOG	 REGS_ICOLL_BASE_PHYS+0x53C
#define HW_ICOLL_INTERRUPT66	 REGS_ICOLL_BASE_PHYS+0x540
#define HW_ICOLL_INTERRUPT66_SET	 REGS_ICOLL_BASE_PHYS+0x544
#define HW_ICOLL_INTERRUPT66_CLR	 REGS_ICOLL_BASE_PHYS+0x548
#define HW_ICOLL_INTERRUPT66_TOG	 REGS_ICOLL_BASE_PHYS+0x54C
#define HW_ICOLL_INTERRUPT67	 REGS_ICOLL_BASE_PHYS+0x550
#define HW_ICOLL_INTERRUPT67_SET	 REGS_ICOLL_BASE_PHYS+0x554
#define HW_ICOLL_INTERRUPT67_CLR	 REGS_ICOLL_BASE_PHYS+0x558
#define HW_ICOLL_INTERRUPT67_TOG	 REGS_ICOLL_BASE_PHYS+0x55C
#define HW_ICOLL_INTERRUPT68	 REGS_ICOLL_BASE_PHYS+0x560
#define HW_ICOLL_INTERRUPT68_SET	 REGS_ICOLL_BASE_PHYS+0x564
#define HW_ICOLL_INTERRUPT68_CLR	 REGS_ICOLL_BASE_PHYS+0x568
#define HW_ICOLL_INTERRUPT68_TOG	 REGS_ICOLL_BASE_PHYS+0x56C
#define HW_ICOLL_INTERRUPT69	 REGS_ICOLL_BASE_PHYS+0x570
#define HW_ICOLL_INTERRUPT69_SET	 REGS_ICOLL_BASE_PHYS+0x574
#define HW_ICOLL_INTERRUPT69_CLR	 REGS_ICOLL_BASE_PHYS+0x578
#define HW_ICOLL_INTERRUPT69_TOG	 REGS_ICOLL_BASE_PHYS+0x57C
#define HW_ICOLL_INTERRUPT70	 REGS_ICOLL_BASE_PHYS+0x580
#define HW_ICOLL_INTERRUPT70_SET	 REGS_ICOLL_BASE_PHYS+0x584
#define HW_ICOLL_INTERRUPT70_CLR	 REGS_ICOLL_BASE_PHYS+0x588
#define HW_ICOLL_INTERRUPT70_TOG	 REGS_ICOLL_BASE_PHYS+0x58C
#define HW_ICOLL_INTERRUPT71	 REGS_ICOLL_BASE_PHYS+0x590
#define HW_ICOLL_INTERRUPT71_SET	 REGS_ICOLL_BASE_PHYS+0x594
#define HW_ICOLL_INTERRUPT71_CLR	 REGS_ICOLL_BASE_PHYS+0x598
#define HW_ICOLL_INTERRUPT71_TOG	 REGS_ICOLL_BASE_PHYS+0x59C
#define HW_ICOLL_INTERRUPT72	 REGS_ICOLL_BASE_PHYS+0x5A0
#define HW_ICOLL_INTERRUPT72_SET	 REGS_ICOLL_BASE_PHYS+0x5A4
#define HW_ICOLL_INTERRUPT72_CLR	 REGS_ICOLL_BASE_PHYS+0x5A8
#define HW_ICOLL_INTERRUPT72_TOG	 REGS_ICOLL_BASE_PHYS+0x5AC
#define HW_ICOLL_INTERRUPT73	 REGS_ICOLL_BASE_PHYS+0x5B0
#define HW_ICOLL_INTERRUPT73_SET	 REGS_ICOLL_BASE_PHYS+0x5B4
#define HW_ICOLL_INTERRUPT73_CLR	 REGS_ICOLL_BASE_PHYS+0x5B8
#define HW_ICOLL_INTERRUPT73_TOG	 REGS_ICOLL_BASE_PHYS+0x5BC
#define HW_ICOLL_INTERRUPT74	 REGS_ICOLL_BASE_PHYS+0x5C0
#define HW_ICOLL_INTERRUPT74_SET	 REGS_ICOLL_BASE_PHYS+0x5C4
#define HW_ICOLL_INTERRUPT74_CLR	 REGS_ICOLL_BASE_PHYS+0x5C8
#define HW_ICOLL_INTERRUPT74_TOG	 REGS_ICOLL_BASE_PHYS+0x5CC
#define HW_ICOLL_INTERRUPT75	 REGS_ICOLL_BASE_PHYS+0x5D0
#define HW_ICOLL_INTERRUPT75_SET	 REGS_ICOLL_BASE_PHYS+0x5D4
#define HW_ICOLL_INTERRUPT75_CLR	 REGS_ICOLL_BASE_PHYS+0x5D8
#define HW_ICOLL_INTERRUPT75_TOG	 REGS_ICOLL_BASE_PHYS+0x5DC
#define HW_ICOLL_INTERRUPT76	 REGS_ICOLL_BASE_PHYS+0x5E0
#define HW_ICOLL_INTERRUPT76_SET	 REGS_ICOLL_BASE_PHYS+0x5E4
#define HW_ICOLL_INTERRUPT76_CLR	 REGS_ICOLL_BASE_PHYS+0x5E8
#define HW_ICOLL_INTERRUPT76_TOG	 REGS_ICOLL_BASE_PHYS+0x5EC
#define HW_ICOLL_INTERRUPT77	 REGS_ICOLL_BASE_PHYS+0x5F0
#define HW_ICOLL_INTERRUPT77_SET	 REGS_ICOLL_BASE_PHYS+0x5F4
#define HW_ICOLL_INTERRUPT77_CLR	 REGS_ICOLL_BASE_PHYS+0x5F8
#define HW_ICOLL_INTERRUPT77_TOG	 REGS_ICOLL_BASE_PHYS+0x5FC
#define HW_ICOLL_INTERRUPT78	 REGS_ICOLL_BASE_PHYS+0x600
#define HW_ICOLL_INTERRUPT78_SET	 REGS_ICOLL_BASE_PHYS+0x604
#define HW_ICOLL_INTERRUPT78_CLR	 REGS_ICOLL_BASE_PHYS+0x608
#define HW_ICOLL_INTERRUPT78_TOG	 REGS_ICOLL_BASE_PHYS+0x60C
#define HW_ICOLL_INTERRUPT79	 REGS_ICOLL_BASE_PHYS+0x610
#define HW_ICOLL_INTERRUPT79_SET	 REGS_ICOLL_BASE_PHYS+0x614
#define HW_ICOLL_INTERRUPT79_CLR	 REGS_ICOLL_BASE_PHYS+0x618
#define HW_ICOLL_INTERRUPT79_TOG	 REGS_ICOLL_BASE_PHYS+0x61C
#define HW_ICOLL_INTERRUPT80	 REGS_ICOLL_BASE_PHYS+0x620
#define HW_ICOLL_INTERRUPT80_SET	 REGS_ICOLL_BASE_PHYS+0x624
#define HW_ICOLL_INTERRUPT80_CLR	 REGS_ICOLL_BASE_PHYS+0x628
#define HW_ICOLL_INTERRUPT80_TOG	 REGS_ICOLL_BASE_PHYS+0x62C
#define HW_ICOLL_INTERRUPT81	 REGS_ICOLL_BASE_PHYS+0x630
#define HW_ICOLL_INTERRUPT81_SET	 REGS_ICOLL_BASE_PHYS+0x634
#define HW_ICOLL_INTERRUPT81_CLR	 REGS_ICOLL_BASE_PHYS+0x638
#define HW_ICOLL_INTERRUPT81_TOG	 REGS_ICOLL_BASE_PHYS+0x63C
#define HW_ICOLL_INTERRUPT82	 REGS_ICOLL_BASE_PHYS+0x640
#define HW_ICOLL_INTERRUPT82_SET	 REGS_ICOLL_BASE_PHYS+0x644
#define HW_ICOLL_INTERRUPT82_CLR	 REGS_ICOLL_BASE_PHYS+0x648
#define HW_ICOLL_INTERRUPT82_TOG	 REGS_ICOLL_BASE_PHYS+0x64C
#define HW_ICOLL_INTERRUPT83	 REGS_ICOLL_BASE_PHYS+0x650
#define HW_ICOLL_INTERRUPT83_SET	 REGS_ICOLL_BASE_PHYS+0x654
#define HW_ICOLL_INTERRUPT83_CLR	 REGS_ICOLL_BASE_PHYS+0x658
#define HW_ICOLL_INTERRUPT83_TOG	 REGS_ICOLL_BASE_PHYS+0x65C
#define HW_ICOLL_INTERRUPT84	 REGS_ICOLL_BASE_PHYS+0x660
#define HW_ICOLL_INTERRUPT84_SET	 REGS_ICOLL_BASE_PHYS+0x664
#define HW_ICOLL_INTERRUPT84_CLR	 REGS_ICOLL_BASE_PHYS+0x668
#define HW_ICOLL_INTERRUPT84_TOG	 REGS_ICOLL_BASE_PHYS+0x66C
#define HW_ICOLL_INTERRUPT85	 REGS_ICOLL_BASE_PHYS+0x670
#define HW_ICOLL_INTERRUPT85_SET	 REGS_ICOLL_BASE_PHYS+0x674
#define HW_ICOLL_INTERRUPT85_CLR	 REGS_ICOLL_BASE_PHYS+0x678
#define HW_ICOLL_INTERRUPT85_TOG	 REGS_ICOLL_BASE_PHYS+0x67C
#define HW_ICOLL_INTERRUPT86	 REGS_ICOLL_BASE_PHYS+0x680
#define HW_ICOLL_INTERRUPT86_SET	 REGS_ICOLL_BASE_PHYS+0x684
#define HW_ICOLL_INTERRUPT86_CLR	 REGS_ICOLL_BASE_PHYS+0x688
#define HW_ICOLL_INTERRUPT86_TOG	 REGS_ICOLL_BASE_PHYS+0x68C
#define HW_ICOLL_INTERRUPT87	 REGS_ICOLL_BASE_PHYS+0x690
#define HW_ICOLL_INTERRUPT87_SET	 REGS_ICOLL_BASE_PHYS+0x694
#define HW_ICOLL_INTERRUPT87_CLR	 REGS_ICOLL_BASE_PHYS+0x698
#define HW_ICOLL_INTERRUPT87_TOG	 REGS_ICOLL_BASE_PHYS+0x69C
#define HW_ICOLL_INTERRUPT88	 REGS_ICOLL_BASE_PHYS+0x6A0
#define HW_ICOLL_INTERRUPT88_SET	 REGS_ICOLL_BASE_PHYS+0x6A4
#define HW_ICOLL_INTERRUPT88_CLR	 REGS_ICOLL_BASE_PHYS+0x6A8
#define HW_ICOLL_INTERRUPT88_TOG	 REGS_ICOLL_BASE_PHYS+0x6AC
#define HW_ICOLL_INTERRUPT89	 REGS_ICOLL_BASE_PHYS+0x6B0
#define HW_ICOLL_INTERRUPT89_SET	 REGS_ICOLL_BASE_PHYS+0x6B4
#define HW_ICOLL_INTERRUPT89_CLR	 REGS_ICOLL_BASE_PHYS+0x6B8
#define HW_ICOLL_INTERRUPT89_TOG	 REGS_ICOLL_BASE_PHYS+0x6BC
#define HW_ICOLL_INTERRUPT90	 REGS_ICOLL_BASE_PHYS+0x6C0
#define HW_ICOLL_INTERRUPT90_SET	 REGS_ICOLL_BASE_PHYS+0x6C4
#define HW_ICOLL_INTERRUPT90_CLR	 REGS_ICOLL_BASE_PHYS+0x6C8
#define HW_ICOLL_INTERRUPT90_TOG	 REGS_ICOLL_BASE_PHYS+0x6CC
#define HW_ICOLL_INTERRUPT91	 REGS_ICOLL_BASE_PHYS+0x6D0
#define HW_ICOLL_INTERRUPT91_SET	 REGS_ICOLL_BASE_PHYS+0x6D4
#define HW_ICOLL_INTERRUPT91_CLR	 REGS_ICOLL_BASE_PHYS+0x6D8
#define HW_ICOLL_INTERRUPT91_TOG	 REGS_ICOLL_BASE_PHYS+0x6DC
#define HW_ICOLL_INTERRUPT92	 REGS_ICOLL_BASE_PHYS+0x6E0
#define HW_ICOLL_INTERRUPT92_SET	 REGS_ICOLL_BASE_PHYS+0x6E4
#define HW_ICOLL_INTERRUPT92_CLR	 REGS_ICOLL_BASE_PHYS+0x6E8
#define HW_ICOLL_INTERRUPT92_TOG	 REGS_ICOLL_BASE_PHYS+0x6EC
#define HW_ICOLL_INTERRUPT93	 REGS_ICOLL_BASE_PHYS+0x6F0
#define HW_ICOLL_INTERRUPT93_SET	 REGS_ICOLL_BASE_PHYS+0x6F4
#define HW_ICOLL_INTERRUPT93_CLR	 REGS_ICOLL_BASE_PHYS+0x6F8
#define HW_ICOLL_INTERRUPT93_TOG	 REGS_ICOLL_BASE_PHYS+0x6FC
#define HW_ICOLL_INTERRUPT94	 REGS_ICOLL_BASE_PHYS+0x700
#define HW_ICOLL_INTERRUPT94_SET	 REGS_ICOLL_BASE_PHYS+0x704
#define HW_ICOLL_INTERRUPT94_CLR	 REGS_ICOLL_BASE_PHYS+0x708
#define HW_ICOLL_INTERRUPT94_TOG	 REGS_ICOLL_BASE_PHYS+0x70C
#define HW_ICOLL_INTERRUPT95	 REGS_ICOLL_BASE_PHYS+0x710
#define HW_ICOLL_INTERRUPT95_SET	 REGS_ICOLL_BASE_PHYS+0x714
#define HW_ICOLL_INTERRUPT95_CLR	 REGS_ICOLL_BASE_PHYS+0x718
#define HW_ICOLL_INTERRUPT95_TOG	 REGS_ICOLL_BASE_PHYS+0x71C
#define HW_ICOLL_INTERRUPT96	 REGS_ICOLL_BASE_PHYS+0x720
#define HW_ICOLL_INTERRUPT96_SET	 REGS_ICOLL_BASE_PHYS+0x724
#define HW_ICOLL_INTERRUPT96_CLR	 REGS_ICOLL_BASE_PHYS+0x728
#define HW_ICOLL_INTERRUPT96_TOG	 REGS_ICOLL_BASE_PHYS+0x72C
#define HW_ICOLL_INTERRUPT97	 REGS_ICOLL_BASE_PHYS+0x730
#define HW_ICOLL_INTERRUPT97_SET	 REGS_ICOLL_BASE_PHYS+0x734
#define HW_ICOLL_INTERRUPT97_CLR	 REGS_ICOLL_BASE_PHYS+0x738
#define HW_ICOLL_INTERRUPT97_TOG	 REGS_ICOLL_BASE_PHYS+0x73C
#define HW_ICOLL_INTERRUPT98	 REGS_ICOLL_BASE_PHYS+0x740
#define HW_ICOLL_INTERRUPT98_SET	 REGS_ICOLL_BASE_PHYS+0x744
#define HW_ICOLL_INTERRUPT98_CLR	 REGS_ICOLL_BASE_PHYS+0x748
#define HW_ICOLL_INTERRUPT98_TOG	 REGS_ICOLL_BASE_PHYS+0x74C
#define HW_ICOLL_INTERRUPT99	 REGS_ICOLL_BASE_PHYS+0x750
#define HW_ICOLL_INTERRUPT99_SET	 REGS_ICOLL_BASE_PHYS+0x754
#define HW_ICOLL_INTERRUPT99_CLR	 REGS_ICOLL_BASE_PHYS+0x758
#define HW_ICOLL_INTERRUPT99_TOG	 REGS_ICOLL_BASE_PHYS+0x75C
#define HW_ICOLL_INTERRUPT100	 REGS_ICOLL_BASE_PHYS+0x760
#define HW_ICOLL_INTERRUPT100_SET	 REGS_ICOLL_BASE_PHYS+0x764
#define HW_ICOLL_INTERRUPT100_CLR	 REGS_ICOLL_BASE_PHYS+0x768
#define HW_ICOLL_INTERRUPT100_TOG	 REGS_ICOLL_BASE_PHYS+0x76C
#define HW_ICOLL_INTERRUPT101	 REGS_ICOLL_BASE_PHYS+0x770
#define HW_ICOLL_INTERRUPT101_SET	 REGS_ICOLL_BASE_PHYS+0x774
#define HW_ICOLL_INTERRUPT101_CLR	 REGS_ICOLL_BASE_PHYS+0x778
#define HW_ICOLL_INTERRUPT101_TOG	 REGS_ICOLL_BASE_PHYS+0x77C
#define HW_ICOLL_INTERRUPT102	 REGS_ICOLL_BASE_PHYS+0x780
#define HW_ICOLL_INTERRUPT102_SET	 REGS_ICOLL_BASE_PHYS+0x784
#define HW_ICOLL_INTERRUPT102_CLR	 REGS_ICOLL_BASE_PHYS+0x788
#define HW_ICOLL_INTERRUPT102_TOG	 REGS_ICOLL_BASE_PHYS+0x78C
#define HW_ICOLL_INTERRUPT103	 REGS_ICOLL_BASE_PHYS+0x790
#define HW_ICOLL_INTERRUPT103_SET	 REGS_ICOLL_BASE_PHYS+0x794
#define HW_ICOLL_INTERRUPT103_CLR	 REGS_ICOLL_BASE_PHYS+0x798
#define HW_ICOLL_INTERRUPT103_TOG	 REGS_ICOLL_BASE_PHYS+0x79C
#define HW_ICOLL_INTERRUPT104	 REGS_ICOLL_BASE_PHYS+0x7A0
#define HW_ICOLL_INTERRUPT104_SET	 REGS_ICOLL_BASE_PHYS+0x7A4
#define HW_ICOLL_INTERRUPT104_CLR	 REGS_ICOLL_BASE_PHYS+0x7A8
#define HW_ICOLL_INTERRUPT104_TOG	 REGS_ICOLL_BASE_PHYS+0x7AC
#define HW_ICOLL_INTERRUPT105	 REGS_ICOLL_BASE_PHYS+0x7B0
#define HW_ICOLL_INTERRUPT105_SET	 REGS_ICOLL_BASE_PHYS+0x7B4
#define HW_ICOLL_INTERRUPT105_CLR	 REGS_ICOLL_BASE_PHYS+0x7B8
#define HW_ICOLL_INTERRUPT105_TOG	 REGS_ICOLL_BASE_PHYS+0x7BC
#define HW_ICOLL_INTERRUPT106	 REGS_ICOLL_BASE_PHYS+0x7C0
#define HW_ICOLL_INTERRUPT106_SET	 REGS_ICOLL_BASE_PHYS+0x7C4
#define HW_ICOLL_INTERRUPT106_CLR	 REGS_ICOLL_BASE_PHYS+0x7C8
#define HW_ICOLL_INTERRUPT106_TOG	 REGS_ICOLL_BASE_PHYS+0x7CC
#define HW_ICOLL_INTERRUPT107	 REGS_ICOLL_BASE_PHYS+0x7D0
#define HW_ICOLL_INTERRUPT107_SET	 REGS_ICOLL_BASE_PHYS+0x7D4
#define HW_ICOLL_INTERRUPT107_CLR	 REGS_ICOLL_BASE_PHYS+0x7D8
#define HW_ICOLL_INTERRUPT107_TOG	 REGS_ICOLL_BASE_PHYS+0x7DC
#define HW_ICOLL_INTERRUPT108	 REGS_ICOLL_BASE_PHYS+0x7E0
#define HW_ICOLL_INTERRUPT108_SET	 REGS_ICOLL_BASE_PHYS+0x7E4
#define HW_ICOLL_INTERRUPT108_CLR	 REGS_ICOLL_BASE_PHYS+0x7E8
#define HW_ICOLL_INTERRUPT108_TOG	 REGS_ICOLL_BASE_PHYS+0x7EC
#define HW_ICOLL_INTERRUPT109	 REGS_ICOLL_BASE_PHYS+0x7F0
#define HW_ICOLL_INTERRUPT109_SET	 REGS_ICOLL_BASE_PHYS+0x7F4
#define HW_ICOLL_INTERRUPT109_CLR	 REGS_ICOLL_BASE_PHYS+0x7F8
#define HW_ICOLL_INTERRUPT109_TOG	 REGS_ICOLL_BASE_PHYS+0x7FC
#define HW_ICOLL_INTERRUPT110	 REGS_ICOLL_BASE_PHYS+0x800
#define HW_ICOLL_INTERRUPT110_SET	 REGS_ICOLL_BASE_PHYS+0x804
#define HW_ICOLL_INTERRUPT110_CLR	 REGS_ICOLL_BASE_PHYS+0x808
#define HW_ICOLL_INTERRUPT110_TOG	 REGS_ICOLL_BASE_PHYS+0x80C
#define HW_ICOLL_INTERRUPT111	 REGS_ICOLL_BASE_PHYS+0x810
#define HW_ICOLL_INTERRUPT111_SET	 REGS_ICOLL_BASE_PHYS+0x814
#define HW_ICOLL_INTERRUPT111_CLR	 REGS_ICOLL_BASE_PHYS+0x818
#define HW_ICOLL_INTERRUPT111_TOG	 REGS_ICOLL_BASE_PHYS+0x81C
#define HW_ICOLL_INTERRUPT112	 REGS_ICOLL_BASE_PHYS+0x820
#define HW_ICOLL_INTERRUPT112_SET	 REGS_ICOLL_BASE_PHYS+0x824
#define HW_ICOLL_INTERRUPT112_CLR	 REGS_ICOLL_BASE_PHYS+0x828
#define HW_ICOLL_INTERRUPT112_TOG	 REGS_ICOLL_BASE_PHYS+0x82C
#define HW_ICOLL_INTERRUPT113	 REGS_ICOLL_BASE_PHYS+0x830
#define HW_ICOLL_INTERRUPT113_SET	 REGS_ICOLL_BASE_PHYS+0x834
#define HW_ICOLL_INTERRUPT113_CLR	 REGS_ICOLL_BASE_PHYS+0x838
#define HW_ICOLL_INTERRUPT113_TOG	 REGS_ICOLL_BASE_PHYS+0x83C
#define HW_ICOLL_INTERRUPT114	 REGS_ICOLL_BASE_PHYS+0x840
#define HW_ICOLL_INTERRUPT114_SET	 REGS_ICOLL_BASE_PHYS+0x844
#define HW_ICOLL_INTERRUPT114_CLR	 REGS_ICOLL_BASE_PHYS+0x848
#define HW_ICOLL_INTERRUPT114_TOG	 REGS_ICOLL_BASE_PHYS+0x84C
#define HW_ICOLL_INTERRUPT115	 REGS_ICOLL_BASE_PHYS+0x850
#define HW_ICOLL_INTERRUPT115_SET	 REGS_ICOLL_BASE_PHYS+0x854
#define HW_ICOLL_INTERRUPT115_CLR	 REGS_ICOLL_BASE_PHYS+0x858
#define HW_ICOLL_INTERRUPT115_TOG	 REGS_ICOLL_BASE_PHYS+0x85C
#define HW_ICOLL_INTERRUPT116	 REGS_ICOLL_BASE_PHYS+0x860
#define HW_ICOLL_INTERRUPT116_SET	 REGS_ICOLL_BASE_PHYS+0x864
#define HW_ICOLL_INTERRUPT116_CLR	 REGS_ICOLL_BASE_PHYS+0x868
#define HW_ICOLL_INTERRUPT116_TOG	 REGS_ICOLL_BASE_PHYS+0x86C
#define HW_ICOLL_INTERRUPT117	 REGS_ICOLL_BASE_PHYS+0x870
#define HW_ICOLL_INTERRUPT117_SET	 REGS_ICOLL_BASE_PHYS+0x874
#define HW_ICOLL_INTERRUPT117_CLR	 REGS_ICOLL_BASE_PHYS+0x878
#define HW_ICOLL_INTERRUPT117_TOG	 REGS_ICOLL_BASE_PHYS+0x87C
#define HW_ICOLL_INTERRUPT118	 REGS_ICOLL_BASE_PHYS+0x880
#define HW_ICOLL_INTERRUPT118_SET	 REGS_ICOLL_BASE_PHYS+0x884
#define HW_ICOLL_INTERRUPT118_CLR	 REGS_ICOLL_BASE_PHYS+0x888
#define HW_ICOLL_INTERRUPT118_TOG	 REGS_ICOLL_BASE_PHYS+0x88C
#define HW_ICOLL_INTERRUPT119	 REGS_ICOLL_BASE_PHYS+0x890
#define HW_ICOLL_INTERRUPT119_SET	 REGS_ICOLL_BASE_PHYS+0x894
#define HW_ICOLL_INTERRUPT119_CLR	 REGS_ICOLL_BASE_PHYS+0x898
#define HW_ICOLL_INTERRUPT119_TOG	 REGS_ICOLL_BASE_PHYS+0x89C
#define HW_ICOLL_INTERRUPT120	 REGS_ICOLL_BASE_PHYS+0x8A0
#define HW_ICOLL_INTERRUPT120_SET	 REGS_ICOLL_BASE_PHYS+0x8A4
#define HW_ICOLL_INTERRUPT120_CLR	 REGS_ICOLL_BASE_PHYS+0x8A8
#define HW_ICOLL_INTERRUPT120_TOG	 REGS_ICOLL_BASE_PHYS+0x8AC
#define HW_ICOLL_INTERRUPT121	 REGS_ICOLL_BASE_PHYS+0x8B0
#define HW_ICOLL_INTERRUPT121_SET	 REGS_ICOLL_BASE_PHYS+0x8B4
#define HW_ICOLL_INTERRUPT121_CLR	 REGS_ICOLL_BASE_PHYS+0x8B8
#define HW_ICOLL_INTERRUPT121_TOG	 REGS_ICOLL_BASE_PHYS+0x8BC
#define HW_ICOLL_INTERRUPT122	 REGS_ICOLL_BASE_PHYS+0x8C0
#define HW_ICOLL_INTERRUPT122_SET	 REGS_ICOLL_BASE_PHYS+0x8C4
#define HW_ICOLL_INTERRUPT122_CLR	 REGS_ICOLL_BASE_PHYS+0x8C8
#define HW_ICOLL_INTERRUPT122_TOG	 REGS_ICOLL_BASE_PHYS+0x8CC
#define HW_ICOLL_INTERRUPT123	 REGS_ICOLL_BASE_PHYS+0x8D0
#define HW_ICOLL_INTERRUPT123_SET	 REGS_ICOLL_BASE_PHYS+0x8D4
#define HW_ICOLL_INTERRUPT123_CLR	 REGS_ICOLL_BASE_PHYS+0x8D8
#define HW_ICOLL_INTERRUPT123_TOG	 REGS_ICOLL_BASE_PHYS+0x8DC
#define HW_ICOLL_INTERRUPT124	 REGS_ICOLL_BASE_PHYS+0x8E0
#define HW_ICOLL_INTERRUPT124_SET	 REGS_ICOLL_BASE_PHYS+0x8E4
#define HW_ICOLL_INTERRUPT124_CLR	 REGS_ICOLL_BASE_PHYS+0x8E8
#define HW_ICOLL_INTERRUPT124_TOG	 REGS_ICOLL_BASE_PHYS+0x8EC
#define HW_ICOLL_INTERRUPT125	 REGS_ICOLL_BASE_PHYS+0x8F0
#define HW_ICOLL_INTERRUPT125_SET	 REGS_ICOLL_BASE_PHYS+0x8F4
#define HW_ICOLL_INTERRUPT125_CLR	 REGS_ICOLL_BASE_PHYS+0x8F8
#define HW_ICOLL_INTERRUPT125_TOG	 REGS_ICOLL_BASE_PHYS+0x8FC
#define HW_ICOLL_INTERRUPT126	 REGS_ICOLL_BASE_PHYS+0x900
#define HW_ICOLL_INTERRUPT126_SET	 REGS_ICOLL_BASE_PHYS+0x904
#define HW_ICOLL_INTERRUPT126_CLR	 REGS_ICOLL_BASE_PHYS+0x908
#define HW_ICOLL_INTERRUPT126_TOG	 REGS_ICOLL_BASE_PHYS+0x90C
#define HW_ICOLL_INTERRUPT127	 REGS_ICOLL_BASE_PHYS+0x910
#define HW_ICOLL_INTERRUPT127_SET	 REGS_ICOLL_BASE_PHYS+0x914
#define HW_ICOLL_INTERRUPT127_CLR	 REGS_ICOLL_BASE_PHYS+0x918
#define HW_ICOLL_INTERRUPT127_TOG	 REGS_ICOLL_BASE_PHYS+0x91C


#define HW_LCDIF_CTRL	 REGS_LCDIF_BASE_PHYS+0x000
#define HW_LCDIF_CTRL_SET	 REGS_LCDIF_BASE_PHYS+0x004
#define HW_LCDIF_CTRL_CLR	 REGS_LCDIF_BASE_PHYS+0x008
#define HW_LCDIF_CTRL_TOG	 REGS_LCDIF_BASE_PHYS+0x00C
#define HW_LCDIF_CTRL1	 REGS_LCDIF_BASE_PHYS+0x010
#define HW_LCDIF_CTRL1_SET	 REGS_LCDIF_BASE_PHYS+0x014
#define HW_LCDIF_CTRL1_CLR	 REGS_LCDIF_BASE_PHYS+0x018
#define HW_LCDIF_CTRL1_TOG	 REGS_LCDIF_BASE_PHYS+0x01C
#define HW_LCDIF_TRANSFER_COUNT	 REGS_LCDIF_BASE_PHYS+0x020
#define HW_LCDIF_CUR_BUF	 REGS_LCDIF_BASE_PHYS+0x030
#define HW_LCDIF_NEXT_BUF	 REGS_LCDIF_BASE_PHYS+0x040
#define HW_LCDIF_TIMING	 REGS_LCDIF_BASE_PHYS+0x060
#define HW_LCDIF_VDCTRL0	 REGS_LCDIF_BASE_PHYS+0x070
#define HW_LCDIF_VDCTRL0_SET	 REGS_LCDIF_BASE_PHYS+0x074
#define HW_LCDIF_VDCTRL0_CLR	 REGS_LCDIF_BASE_PHYS+0x078
#define HW_LCDIF_VDCTRL0_TOG	 REGS_LCDIF_BASE_PHYS+0x07C
#define HW_LCDIF_VDCTRL1	 REGS_LCDIF_BASE_PHYS+0x080
#define HW_LCDIF_VDCTRL2	 REGS_LCDIF_BASE_PHYS+0x090
#define HW_LCDIF_VDCTRL3	 REGS_LCDIF_BASE_PHYS+0x0a0
#define HW_LCDIF_VDCTRL4	 REGS_LCDIF_BASE_PHYS+0x0b0
#define HW_LCDIF_DVICTRL0	 REGS_LCDIF_BASE_PHYS+0x0c0
#define HW_LCDIF_DVICTRL1	 REGS_LCDIF_BASE_PHYS+0x0d0
#define HW_LCDIF_DVICTRL2	 REGS_LCDIF_BASE_PHYS+0x0e0
#define HW_LCDIF_DVICTRL3	 REGS_LCDIF_BASE_PHYS+0x0f0
#define HW_LCDIF_DVICTRL4	 REGS_LCDIF_BASE_PHYS+0x100
#define HW_LCDIF_CSC_COEFF0	 REGS_LCDIF_BASE_PHYS+0x110
#define HW_LCDIF_CSC_COEFF1	 REGS_LCDIF_BASE_PHYS+0x120
#define HW_LCDIF_CSC_COEFF2	 REGS_LCDIF_BASE_PHYS+0x130
#define HW_LCDIF_CSC_COEFF3	 REGS_LCDIF_BASE_PHYS+0x140
#define HW_LCDIF_CSC_COEFF4	 REGS_LCDIF_BASE_PHYS+0x150
#define HW_LCDIF_CSC_OFFSET	 REGS_LCDIF_BASE_PHYS+0x160
#define HW_LCDIF_CSC_LIMIT	 REGS_LCDIF_BASE_PHYS+0x170
#define HW_LCDIF_DATA	 REGS_LCDIF_BASE_PHYS+0x1b0
#define HW_LCDIF_BM_ERROR_STAT	 REGS_LCDIF_BASE_PHYS+0x1c0
#define HW_LCDIF_STAT	 REGS_LCDIF_BASE_PHYS+0x1d0
#define HW_LCDIF_VERSION	 REGS_LCDIF_BASE_PHYS+0x1e0
#define HW_LCDIF_DEBUG0	 REGS_LCDIF_BASE_PHYS+0x1f0
#define HW_LCDIF_DEBUG1	 REGS_LCDIF_BASE_PHYS+0x200


#define HW_OCOTP_CTRL	 REGS_OCOTP_BASE_PHYS+0x000
#define HW_OCOTP_CTRL_SET	 REGS_OCOTP_BASE_PHYS+0x004
#define HW_OCOTP_CTRL_CLR	 REGS_OCOTP_BASE_PHYS+0x008
#define HW_OCOTP_CTRL_TOG	 REGS_OCOTP_BASE_PHYS+0x00C
#define HW_OCOTP_DATA	 REGS_OCOTP_BASE_PHYS+0x010
#define HW_OCOTP_CUST0	 REGS_OCOTP_BASE_PHYS+0x020
#define HW_OCOTP_CUST1	 REGS_OCOTP_BASE_PHYS+0x030
#define HW_OCOTP_CUST2	 REGS_OCOTP_BASE_PHYS+0x040
#define HW_OCOTP_CUST3	 REGS_OCOTP_BASE_PHYS+0x050
#define HW_OCOTP_CRYPTO0	 REGS_OCOTP_BASE_PHYS+0x060
#define HW_OCOTP_CRYPTO1	 REGS_OCOTP_BASE_PHYS+0x070
#define HW_OCOTP_CRYPTO2	 REGS_OCOTP_BASE_PHYS+0x080
#define HW_OCOTP_CRYPTO3	 REGS_OCOTP_BASE_PHYS+0x090
#define HW_OCOTP_HWCAP0	 REGS_OCOTP_BASE_PHYS+0x0A0
#define HW_OCOTP_HWCAP1	 REGS_OCOTP_BASE_PHYS+0x0B0
#define HW_OCOTP_HWCAP2	 REGS_OCOTP_BASE_PHYS+0x0C0
#define HW_OCOTP_HWCAP3	 REGS_OCOTP_BASE_PHYS+0x0D0
#define HW_OCOTP_HWCAP4	 REGS_OCOTP_BASE_PHYS+0x0E0
#define HW_OCOTP_HWCAP5	 REGS_OCOTP_BASE_PHYS+0x0F0
#define HW_OCOTP_SWCAP	 REGS_OCOTP_BASE_PHYS+0x100
#define HW_OCOTP_CUSTCAP	 REGS_OCOTP_BASE_PHYS+0x110
#define HW_OCOTP_LOCK	 REGS_OCOTP_BASE_PHYS+0x120
#define HW_OCOTP_OPS0	 REGS_OCOTP_BASE_PHYS+0x130
#define HW_OCOTP_OPS1	 REGS_OCOTP_BASE_PHYS+0x140
#define HW_OCOTP_OPS2	 REGS_OCOTP_BASE_PHYS+0x150
#define HW_OCOTP_OPS3	 REGS_OCOTP_BASE_PHYS+0x160
#define HW_OCOTP_UN0	 REGS_OCOTP_BASE_PHYS+0x170
#define HW_OCOTP_UN1	 REGS_OCOTP_BASE_PHYS+0x180
#define HW_OCOTP_UN2	 REGS_OCOTP_BASE_PHYS+0x190
#define HW_OCOTP_ROM0	 REGS_OCOTP_BASE_PHYS+0x1A0
#define HW_OCOTP_ROM1	 REGS_OCOTP_BASE_PHYS+0x1B0
#define HW_OCOTP_ROM2	 REGS_OCOTP_BASE_PHYS+0x1C0
#define HW_OCOTP_ROM3	 REGS_OCOTP_BASE_PHYS+0x1D0
#define HW_OCOTP_ROM4	 REGS_OCOTP_BASE_PHYS+0x1E0
#define HW_OCOTP_ROM5	 REGS_OCOTP_BASE_PHYS+0x1F0
#define HW_OCOTP_ROM6	 REGS_OCOTP_BASE_PHYS+0x200
#define HW_OCOTP_ROM7	 REGS_OCOTP_BASE_PHYS+0x210
#define HW_OCOTP_VERSION	 REGS_OCOTP_BASE_PHYS+0x220


#define HW_PINCTRL_CTRL	 REGS_PINCTRL_BASE_PHYS+0x000
#define HW_PINCTRL_CTRL_SET	 REGS_PINCTRL_BASE_PHYS+0x004
#define HW_PINCTRL_CTRL_CLR	 REGS_PINCTRL_BASE_PHYS+0x008
#define HW_PINCTRL_CTRL_TOG	 REGS_PINCTRL_BASE_PHYS+0x00C
#define HW_PINCTRL_MUXSEL0	 REGS_PINCTRL_BASE_PHYS+0x100
#define HW_PINCTRL_MUXSEL0_SET	 REGS_PINCTRL_BASE_PHYS+0x104
#define HW_PINCTRL_MUXSEL0_CLR	 REGS_PINCTRL_BASE_PHYS+0x108
#define HW_PINCTRL_MUXSEL0_TOG	 REGS_PINCTRL_BASE_PHYS+0x10C
#define HW_PINCTRL_MUXSEL1	 REGS_PINCTRL_BASE_PHYS+0x110
#define HW_PINCTRL_MUXSEL1_SET	 REGS_PINCTRL_BASE_PHYS+0x114
#define HW_PINCTRL_MUXSEL1_CLR	 REGS_PINCTRL_BASE_PHYS+0x118
#define HW_PINCTRL_MUXSEL1_TOG	 REGS_PINCTRL_BASE_PHYS+0x11C
#define HW_PINCTRL_MUXSEL2	 REGS_PINCTRL_BASE_PHYS+0x120
#define HW_PINCTRL_MUXSEL2_SET	 REGS_PINCTRL_BASE_PHYS+0x124
#define HW_PINCTRL_MUXSEL2_CLR	 REGS_PINCTRL_BASE_PHYS+0x128
#define HW_PINCTRL_MUXSEL2_TOG	 REGS_PINCTRL_BASE_PHYS+0x12C
#define HW_PINCTRL_MUXSEL3	 REGS_PINCTRL_BASE_PHYS+0x130
#define HW_PINCTRL_MUXSEL3_SET	 REGS_PINCTRL_BASE_PHYS+0x134
#define HW_PINCTRL_MUXSEL3_CLR	 REGS_PINCTRL_BASE_PHYS+0x138
#define HW_PINCTRL_MUXSEL3_TOG	 REGS_PINCTRL_BASE_PHYS+0x13C
#define HW_PINCTRL_MUXSEL4	 REGS_PINCTRL_BASE_PHYS+0x140
#define HW_PINCTRL_MUXSEL4_SET	 REGS_PINCTRL_BASE_PHYS+0x144
#define HW_PINCTRL_MUXSEL4_CLR	 REGS_PINCTRL_BASE_PHYS+0x148
#define HW_PINCTRL_MUXSEL4_TOG	 REGS_PINCTRL_BASE_PHYS+0x14C
#define HW_PINCTRL_MUXSEL5	 REGS_PINCTRL_BASE_PHYS+0x150
#define HW_PINCTRL_MUXSEL5_SET	 REGS_PINCTRL_BASE_PHYS+0x154
#define HW_PINCTRL_MUXSEL5_CLR	 REGS_PINCTRL_BASE_PHYS+0x158
#define HW_PINCTRL_MUXSEL5_TOG	 REGS_PINCTRL_BASE_PHYS+0x15C
#define HW_PINCTRL_MUXSEL6	 REGS_PINCTRL_BASE_PHYS+0x160
#define HW_PINCTRL_MUXSEL6_SET	 REGS_PINCTRL_BASE_PHYS+0x164
#define HW_PINCTRL_MUXSEL6_CLR	 REGS_PINCTRL_BASE_PHYS+0x168
#define HW_PINCTRL_MUXSEL6_TOG	 REGS_PINCTRL_BASE_PHYS+0x16C
#define HW_PINCTRL_MUXSEL7	 REGS_PINCTRL_BASE_PHYS+0x170
#define HW_PINCTRL_MUXSEL7_SET	 REGS_PINCTRL_BASE_PHYS+0x174
#define HW_PINCTRL_MUXSEL7_CLR	 REGS_PINCTRL_BASE_PHYS+0x178
#define HW_PINCTRL_MUXSEL7_TOG	 REGS_PINCTRL_BASE_PHYS+0x17C
#define HW_PINCTRL_DRIVE0	 REGS_PINCTRL_BASE_PHYS+0x200
#define HW_PINCTRL_DRIVE0_SET	 REGS_PINCTRL_BASE_PHYS+0x204
#define HW_PINCTRL_DRIVE0_CLR	 REGS_PINCTRL_BASE_PHYS+0x208
#define HW_PINCTRL_DRIVE0_TOG	 REGS_PINCTRL_BASE_PHYS+0x20C
#define HW_PINCTRL_DRIVE1	 REGS_PINCTRL_BASE_PHYS+0x210
#define HW_PINCTRL_DRIVE1_SET	 REGS_PINCTRL_BASE_PHYS+0x214
#define HW_PINCTRL_DRIVE1_CLR	 REGS_PINCTRL_BASE_PHYS+0x218
#define HW_PINCTRL_DRIVE1_TOG	 REGS_PINCTRL_BASE_PHYS+0x21C
#define HW_PINCTRL_DRIVE2	 REGS_PINCTRL_BASE_PHYS+0x220
#define HW_PINCTRL_DRIVE2_SET	 REGS_PINCTRL_BASE_PHYS+0x224
#define HW_PINCTRL_DRIVE2_CLR	 REGS_PINCTRL_BASE_PHYS+0x228
#define HW_PINCTRL_DRIVE2_TOG	 REGS_PINCTRL_BASE_PHYS+0x22C
#define HW_PINCTRL_DRIVE3	 REGS_PINCTRL_BASE_PHYS+0x230
#define HW_PINCTRL_DRIVE3_SET	 REGS_PINCTRL_BASE_PHYS+0x234
#define HW_PINCTRL_DRIVE3_CLR	 REGS_PINCTRL_BASE_PHYS+0x238
#define HW_PINCTRL_DRIVE3_TOG	 REGS_PINCTRL_BASE_PHYS+0x23C
#define HW_PINCTRL_DRIVE4	 REGS_PINCTRL_BASE_PHYS+0x240
#define HW_PINCTRL_DRIVE4_SET	 REGS_PINCTRL_BASE_PHYS+0x244
#define HW_PINCTRL_DRIVE4_CLR	 REGS_PINCTRL_BASE_PHYS+0x248
#define HW_PINCTRL_DRIVE4_TOG	 REGS_PINCTRL_BASE_PHYS+0x24C
#define HW_PINCTRL_DRIVE5	 REGS_PINCTRL_BASE_PHYS+0x250
#define HW_PINCTRL_DRIVE5_SET	 REGS_PINCTRL_BASE_PHYS+0x254
#define HW_PINCTRL_DRIVE5_CLR	 REGS_PINCTRL_BASE_PHYS+0x258
#define HW_PINCTRL_DRIVE5_TOG	 REGS_PINCTRL_BASE_PHYS+0x25C
#define HW_PINCTRL_DRIVE6	 REGS_PINCTRL_BASE_PHYS+0x260
#define HW_PINCTRL_DRIVE6_SET	 REGS_PINCTRL_BASE_PHYS+0x264
#define HW_PINCTRL_DRIVE6_CLR	 REGS_PINCTRL_BASE_PHYS+0x268
#define HW_PINCTRL_DRIVE6_TOG	 REGS_PINCTRL_BASE_PHYS+0x26C
#define HW_PINCTRL_DRIVE7	 REGS_PINCTRL_BASE_PHYS+0x270
#define HW_PINCTRL_DRIVE7_SET	 REGS_PINCTRL_BASE_PHYS+0x274
#define HW_PINCTRL_DRIVE7_CLR	 REGS_PINCTRL_BASE_PHYS+0x278
#define HW_PINCTRL_DRIVE7_TOG	 REGS_PINCTRL_BASE_PHYS+0x27C
#define HW_PINCTRL_DRIVE8	 REGS_PINCTRL_BASE_PHYS+0x280
#define HW_PINCTRL_DRIVE8_SET	 REGS_PINCTRL_BASE_PHYS+0x284
#define HW_PINCTRL_DRIVE8_CLR	 REGS_PINCTRL_BASE_PHYS+0x288
#define HW_PINCTRL_DRIVE8_TOG	 REGS_PINCTRL_BASE_PHYS+0x28C
#define HW_PINCTRL_DRIVE9	 REGS_PINCTRL_BASE_PHYS+0x290
#define HW_PINCTRL_DRIVE9_SET	 REGS_PINCTRL_BASE_PHYS+0x294
#define HW_PINCTRL_DRIVE9_CLR	 REGS_PINCTRL_BASE_PHYS+0x298
#define HW_PINCTRL_DRIVE9_TOG	 REGS_PINCTRL_BASE_PHYS+0x29C
#define HW_PINCTRL_DRIVE10	 REGS_PINCTRL_BASE_PHYS+0x2a0
#define HW_PINCTRL_DRIVE10_SET	 REGS_PINCTRL_BASE_PHYS+0x2a4
#define HW_PINCTRL_DRIVE10_CLR	 REGS_PINCTRL_BASE_PHYS+0x2a8
#define HW_PINCTRL_DRIVE10_TOG	 REGS_PINCTRL_BASE_PHYS+0x2aC
#define HW_PINCTRL_DRIVE11	 REGS_PINCTRL_BASE_PHYS+0x2b0
#define HW_PINCTRL_DRIVE11_SET	 REGS_PINCTRL_BASE_PHYS+0x2b4
#define HW_PINCTRL_DRIVE11_CLR	 REGS_PINCTRL_BASE_PHYS+0x2b8
#define HW_PINCTRL_DRIVE11_TOG	 REGS_PINCTRL_BASE_PHYS+0x2bC
#define HW_PINCTRL_DRIVE12	 REGS_PINCTRL_BASE_PHYS+0x2c0
#define HW_PINCTRL_DRIVE12_SET	 REGS_PINCTRL_BASE_PHYS+0x2c4
#define HW_PINCTRL_DRIVE12_CLR	 REGS_PINCTRL_BASE_PHYS+0x2c8
#define HW_PINCTRL_DRIVE12_TOG	 REGS_PINCTRL_BASE_PHYS+0x2cC
#define HW_PINCTRL_DRIVE13	 REGS_PINCTRL_BASE_PHYS+0x2d0
#define HW_PINCTRL_DRIVE13_SET	 REGS_PINCTRL_BASE_PHYS+0x2d4
#define HW_PINCTRL_DRIVE13_CLR	 REGS_PINCTRL_BASE_PHYS+0x2d8
#define HW_PINCTRL_DRIVE13_TOG	 REGS_PINCTRL_BASE_PHYS+0x2dC
#define HW_PINCTRL_DRIVE14	 REGS_PINCTRL_BASE_PHYS+0x2e0
#define HW_PINCTRL_DRIVE14_SET	 REGS_PINCTRL_BASE_PHYS+0x2e4
#define HW_PINCTRL_DRIVE14_CLR	 REGS_PINCTRL_BASE_PHYS+0x2e8
#define HW_PINCTRL_DRIVE14_TOG	 REGS_PINCTRL_BASE_PHYS+0x2eC
#define HW_PINCTRL_PULL0	 REGS_PINCTRL_BASE_PHYS+0x400
#define HW_PINCTRL_PULL0_SET	 REGS_PINCTRL_BASE_PHYS+0x404
#define HW_PINCTRL_PULL0_CLR	 REGS_PINCTRL_BASE_PHYS+0x408
#define HW_PINCTRL_PULL0_TOG	 REGS_PINCTRL_BASE_PHYS+0x40C
#define HW_PINCTRL_PULL1	 REGS_PINCTRL_BASE_PHYS+0x410
#define HW_PINCTRL_PULL1_SET	 REGS_PINCTRL_BASE_PHYS+0x414
#define HW_PINCTRL_PULL1_CLR	 REGS_PINCTRL_BASE_PHYS+0x418
#define HW_PINCTRL_PULL1_TOG	 REGS_PINCTRL_BASE_PHYS+0x41C
#define HW_PINCTRL_PULL2	 REGS_PINCTRL_BASE_PHYS+0x420
#define HW_PINCTRL_PULL2_SET	 REGS_PINCTRL_BASE_PHYS+0x424
#define HW_PINCTRL_PULL2_CLR	 REGS_PINCTRL_BASE_PHYS+0x428
#define HW_PINCTRL_PULL2_TOG	 REGS_PINCTRL_BASE_PHYS+0x42C
#define HW_PINCTRL_PULL3	 REGS_PINCTRL_BASE_PHYS+0x430
#define HW_PINCTRL_PULL3_SET	 REGS_PINCTRL_BASE_PHYS+0x434
#define HW_PINCTRL_PULL3_CLR	 REGS_PINCTRL_BASE_PHYS+0x438
#define HW_PINCTRL_PULL3_TOG	 REGS_PINCTRL_BASE_PHYS+0x43C
#define HW_PINCTRL_DOUT0	 REGS_PINCTRL_BASE_PHYS+0x500
#define HW_PINCTRL_DOUT0_SET	 REGS_PINCTRL_BASE_PHYS+0x504
#define HW_PINCTRL_DOUT0_CLR	 REGS_PINCTRL_BASE_PHYS+0x508
#define HW_PINCTRL_DOUT0_TOG	 REGS_PINCTRL_BASE_PHYS+0x50C
#define HW_PINCTRL_DOUT1	 REGS_PINCTRL_BASE_PHYS+0x510
#define HW_PINCTRL_DOUT1_SET	 REGS_PINCTRL_BASE_PHYS+0x514
#define HW_PINCTRL_DOUT1_CLR	 REGS_PINCTRL_BASE_PHYS+0x518
#define HW_PINCTRL_DOUT1_TOG	 REGS_PINCTRL_BASE_PHYS+0x51C
#define HW_PINCTRL_DOUT2	 REGS_PINCTRL_BASE_PHYS+0x520
#define HW_PINCTRL_DOUT2_SET	 REGS_PINCTRL_BASE_PHYS+0x524
#define HW_PINCTRL_DOUT2_CLR	 REGS_PINCTRL_BASE_PHYS+0x528
#define HW_PINCTRL_DOUT2_TOG	 REGS_PINCTRL_BASE_PHYS+0x52C
#define HW_PINCTRL_DIN0	 REGS_PINCTRL_BASE_PHYS+0x600
#define HW_PINCTRL_DIN0_SET	 REGS_PINCTRL_BASE_PHYS+0x604
#define HW_PINCTRL_DIN0_CLR	 REGS_PINCTRL_BASE_PHYS+0x608
#define HW_PINCTRL_DIN0_TOG	 REGS_PINCTRL_BASE_PHYS+0x60C
#define HW_PINCTRL_DIN1	 REGS_PINCTRL_BASE_PHYS+0x610
#define HW_PINCTRL_DIN1_SET	 REGS_PINCTRL_BASE_PHYS+0x614
#define HW_PINCTRL_DIN1_CLR	 REGS_PINCTRL_BASE_PHYS+0x618
#define HW_PINCTRL_DIN1_TOG	 REGS_PINCTRL_BASE_PHYS+0x61C
#define HW_PINCTRL_DIN2	 REGS_PINCTRL_BASE_PHYS+0x620
#define HW_PINCTRL_DIN2_SET	 REGS_PINCTRL_BASE_PHYS+0x624
#define HW_PINCTRL_DIN2_CLR	 REGS_PINCTRL_BASE_PHYS+0x628
#define HW_PINCTRL_DIN2_TOG	 REGS_PINCTRL_BASE_PHYS+0x62C
#define HW_PINCTRL_DOE0	 REGS_PINCTRL_BASE_PHYS+0x700
#define HW_PINCTRL_DOE0_SET	 REGS_PINCTRL_BASE_PHYS+0x704
#define HW_PINCTRL_DOE0_CLR	 REGS_PINCTRL_BASE_PHYS+0x708
#define HW_PINCTRL_DOE0_TOG	 REGS_PINCTRL_BASE_PHYS+0x70C
#define HW_PINCTRL_DOE1	 REGS_PINCTRL_BASE_PHYS+0x710
#define HW_PINCTRL_DOE1_SET	 REGS_PINCTRL_BASE_PHYS+0x714
#define HW_PINCTRL_DOE1_CLR	 REGS_PINCTRL_BASE_PHYS+0x718
#define HW_PINCTRL_DOE1_TOG	 REGS_PINCTRL_BASE_PHYS+0x71C
#define HW_PINCTRL_DOE2	 REGS_PINCTRL_BASE_PHYS+0x720
#define HW_PINCTRL_DOE2_SET	 REGS_PINCTRL_BASE_PHYS+0x724
#define HW_PINCTRL_DOE2_CLR	 REGS_PINCTRL_BASE_PHYS+0x728
#define HW_PINCTRL_DOE2_TOG	 REGS_PINCTRL_BASE_PHYS+0x72C
#define HW_PINCTRL_PIN2IRQ0	 REGS_PINCTRL_BASE_PHYS+0x800
#define HW_PINCTRL_PIN2IRQ0_SET	 REGS_PINCTRL_BASE_PHYS+0x804
#define HW_PINCTRL_PIN2IRQ0_CLR	 REGS_PINCTRL_BASE_PHYS+0x808
#define HW_PINCTRL_PIN2IRQ0_TOG	 REGS_PINCTRL_BASE_PHYS+0x80C
#define HW_PINCTRL_PIN2IRQ1	 REGS_PINCTRL_BASE_PHYS+0x810
#define HW_PINCTRL_PIN2IRQ1_SET	 REGS_PINCTRL_BASE_PHYS+0x814
#define HW_PINCTRL_PIN2IRQ1_CLR	 REGS_PINCTRL_BASE_PHYS+0x818
#define HW_PINCTRL_PIN2IRQ1_TOG	 REGS_PINCTRL_BASE_PHYS+0x81C
#define HW_PINCTRL_PIN2IRQ2	 REGS_PINCTRL_BASE_PHYS+0x820
#define HW_PINCTRL_PIN2IRQ2_SET	 REGS_PINCTRL_BASE_PHYS+0x824
#define HW_PINCTRL_PIN2IRQ2_CLR	 REGS_PINCTRL_BASE_PHYS+0x828
#define HW_PINCTRL_PIN2IRQ2_TOG	 REGS_PINCTRL_BASE_PHYS+0x82C
#define HW_PINCTRL_IRQEN0	 REGS_PINCTRL_BASE_PHYS+0x900
#define HW_PINCTRL_IRQEN0_SET	 REGS_PINCTRL_BASE_PHYS+0x904
#define HW_PINCTRL_IRQEN0_CLR	 REGS_PINCTRL_BASE_PHYS+0x908
#define HW_PINCTRL_IRQEN0_TOG	 REGS_PINCTRL_BASE_PHYS+0x90C
#define HW_PINCTRL_IRQEN1	 REGS_PINCTRL_BASE_PHYS+0x910
#define HW_PINCTRL_IRQEN1_SET	 REGS_PINCTRL_BASE_PHYS+0x914
#define HW_PINCTRL_IRQEN1_CLR	 REGS_PINCTRL_BASE_PHYS+0x918
#define HW_PINCTRL_IRQEN1_TOG	 REGS_PINCTRL_BASE_PHYS+0x91C
#define HW_PINCTRL_IRQEN2	 REGS_PINCTRL_BASE_PHYS+0x920
#define HW_PINCTRL_IRQEN2_SET	 REGS_PINCTRL_BASE_PHYS+0x924
#define HW_PINCTRL_IRQEN2_CLR	 REGS_PINCTRL_BASE_PHYS+0x928
#define HW_PINCTRL_IRQEN2_TOG	 REGS_PINCTRL_BASE_PHYS+0x92C
#define HW_PINCTRL_IRQLEVEL0	 REGS_PINCTRL_BASE_PHYS+0xa00
#define HW_PINCTRL_IRQLEVEL0_SET	 REGS_PINCTRL_BASE_PHYS+0xa04
#define HW_PINCTRL_IRQLEVEL0_CLR	 REGS_PINCTRL_BASE_PHYS+0xa08
#define HW_PINCTRL_IRQLEVEL0_TOG	 REGS_PINCTRL_BASE_PHYS+0xa0C
#define HW_PINCTRL_IRQLEVEL1	 REGS_PINCTRL_BASE_PHYS+0xa10
#define HW_PINCTRL_IRQLEVEL1_SET	 REGS_PINCTRL_BASE_PHYS+0xa14
#define HW_PINCTRL_IRQLEVEL1_CLR	 REGS_PINCTRL_BASE_PHYS+0xa18
#define HW_PINCTRL_IRQLEVEL1_TOG	 REGS_PINCTRL_BASE_PHYS+0xa1C
#define HW_PINCTRL_IRQLEVEL2	 REGS_PINCTRL_BASE_PHYS+0xa20
#define HW_PINCTRL_IRQLEVEL2_SET	 REGS_PINCTRL_BASE_PHYS+0xa24
#define HW_PINCTRL_IRQLEVEL2_CLR	 REGS_PINCTRL_BASE_PHYS+0xa28
#define HW_PINCTRL_IRQLEVEL2_TOG	 REGS_PINCTRL_BASE_PHYS+0xa2C
#define HW_PINCTRL_IRQPOL0	 REGS_PINCTRL_BASE_PHYS+0xb00
#define HW_PINCTRL_IRQPOL0_SET	 REGS_PINCTRL_BASE_PHYS+0xb04
#define HW_PINCTRL_IRQPOL0_CLR	 REGS_PINCTRL_BASE_PHYS+0xb08
#define HW_PINCTRL_IRQPOL0_TOG	 REGS_PINCTRL_BASE_PHYS+0xb0C
#define HW_PINCTRL_IRQPOL1	 REGS_PINCTRL_BASE_PHYS+0xb10
#define HW_PINCTRL_IRQPOL1_SET	 REGS_PINCTRL_BASE_PHYS+0xb14
#define HW_PINCTRL_IRQPOL1_CLR	 REGS_PINCTRL_BASE_PHYS+0xb18
#define HW_PINCTRL_IRQPOL1_TOG	 REGS_PINCTRL_BASE_PHYS+0xb1C
#define HW_PINCTRL_IRQPOL2	 REGS_PINCTRL_BASE_PHYS+0xb20
#define HW_PINCTRL_IRQPOL2_SET	 REGS_PINCTRL_BASE_PHYS+0xb24
#define HW_PINCTRL_IRQPOL2_CLR	 REGS_PINCTRL_BASE_PHYS+0xb28
#define HW_PINCTRL_IRQPOL2_TOG	 REGS_PINCTRL_BASE_PHYS+0xb2C
#define HW_PINCTRL_IRQSTAT0	 REGS_PINCTRL_BASE_PHYS+0xc00
#define HW_PINCTRL_IRQSTAT0_SET	 REGS_PINCTRL_BASE_PHYS+0xc04
#define HW_PINCTRL_IRQSTAT0_CLR	 REGS_PINCTRL_BASE_PHYS+0xc08
#define HW_PINCTRL_IRQSTAT0_TOG	 REGS_PINCTRL_BASE_PHYS+0xc0C
#define HW_PINCTRL_IRQSTAT1	 REGS_PINCTRL_BASE_PHYS+0xc10
#define HW_PINCTRL_IRQSTAT1_SET	 REGS_PINCTRL_BASE_PHYS+0xc14
#define HW_PINCTRL_IRQSTAT1_CLR	 REGS_PINCTRL_BASE_PHYS+0xc18
#define HW_PINCTRL_IRQSTAT1_TOG	 REGS_PINCTRL_BASE_PHYS+0xc1C
#define HW_PINCTRL_IRQSTAT2	 REGS_PINCTRL_BASE_PHYS+0xc20
#define HW_PINCTRL_IRQSTAT2_SET	 REGS_PINCTRL_BASE_PHYS+0xc24
#define HW_PINCTRL_IRQSTAT2_CLR	 REGS_PINCTRL_BASE_PHYS+0xc28
#define HW_PINCTRL_IRQSTAT2_TOG	 REGS_PINCTRL_BASE_PHYS+0xc2C


#define HW_POWER_CTRL	 REGS_POWER_BASE_PHYS+0x000
#define HW_POWER_CTRL_SET	 REGS_POWER_BASE_PHYS+0x004
#define HW_POWER_CTRL_CLR	 REGS_POWER_BASE_PHYS+0x008
#define HW_POWER_CTRL_TOG	 REGS_POWER_BASE_PHYS+0x00C
#define HW_POWER_5VCTRL	 REGS_POWER_BASE_PHYS+0x010
#define HW_POWER_5VCTRL_SET	 REGS_POWER_BASE_PHYS+0x014
#define HW_POWER_5VCTRL_CLR	 REGS_POWER_BASE_PHYS+0x018
#define HW_POWER_5VCTRL_TOG	 REGS_POWER_BASE_PHYS+0x01C
#define HW_POWER_MINPWR	 REGS_POWER_BASE_PHYS+0x020
#define HW_POWER_MINPWR_SET	 REGS_POWER_BASE_PHYS+0x024
#define HW_POWER_MINPWR_CLR	 REGS_POWER_BASE_PHYS+0x028
#define HW_POWER_MINPWR_TOG	 REGS_POWER_BASE_PHYS+0x02C
#define HW_POWER_CHARGE	 REGS_POWER_BASE_PHYS+0x030
#define HW_POWER_CHARGE_SET	 REGS_POWER_BASE_PHYS+0x034
#define HW_POWER_CHARGE_CLR	 REGS_POWER_BASE_PHYS+0x038
#define HW_POWER_CHARGE_TOG	 REGS_POWER_BASE_PHYS+0x03C
#define HW_POWER_VDDDCTRL	 REGS_POWER_BASE_PHYS+0x040
#define HW_POWER_VDDACTRL	 REGS_POWER_BASE_PHYS+0x050
#define HW_POWER_VDDIOCTRL	 REGS_POWER_BASE_PHYS+0x060
#define HW_POWER_VDDMEMCTRL	 REGS_POWER_BASE_PHYS+0x070
#define HW_POWER_DCDC4P2	 REGS_POWER_BASE_PHYS+0x080
#define HW_POWER_MISC	 REGS_POWER_BASE_PHYS+0x090
#define HW_POWER_DCLIMITS	 REGS_POWER_BASE_PHYS+0x0A0
#define HW_POWER_LOOPCTRL	 REGS_POWER_BASE_PHYS+0x0B0
#define HW_POWER_LOOPCTRL_SET	 REGS_POWER_BASE_PHYS+0x0B4
#define HW_POWER_LOOPCTRL_CLR	 REGS_POWER_BASE_PHYS+0x0B8
#define HW_POWER_LOOPCTRL_TOG	 REGS_POWER_BASE_PHYS+0x0BC
#define HW_POWER_STS	 REGS_POWER_BASE_PHYS+0x0C0
#define HW_POWER_SPEED	 REGS_POWER_BASE_PHYS+0x0D0
#define HW_POWER_SPEED_SET	 REGS_POWER_BASE_PHYS+0x0D4
#define HW_POWER_SPEED_CLR	 REGS_POWER_BASE_PHYS+0x0D8
#define HW_POWER_SPEED_TOG	 REGS_POWER_BASE_PHYS+0x0DC
#define HW_POWER_BATTMONITOR	 REGS_POWER_BASE_PHYS+0x0E0
#define HW_POWER_RESET	 REGS_POWER_BASE_PHYS+0x100
#define HW_POWER_RESET_SET	 REGS_POWER_BASE_PHYS+0x104
#define HW_POWER_RESET_CLR	 REGS_POWER_BASE_PHYS+0x108
#define HW_POWER_RESET_TOG	 REGS_POWER_BASE_PHYS+0x10C
#define HW_POWER_DEBUG	 REGS_POWER_BASE_PHYS+0x110
#define HW_POWER_DEBUG_SET	 REGS_POWER_BASE_PHYS+0x114
#define HW_POWER_DEBUG_CLR	 REGS_POWER_BASE_PHYS+0x118
#define HW_POWER_DEBUG_TOG	 REGS_POWER_BASE_PHYS+0x11C
#define HW_POWER_SPECIAL	 REGS_POWER_BASE_PHYS+0x120
#define HW_POWER_SPECIAL_SET	 REGS_POWER_BASE_PHYS+0x124
#define HW_POWER_SPECIAL_CLR	 REGS_POWER_BASE_PHYS+0x128
#define HW_POWER_SPECIAL_TOG	 REGS_POWER_BASE_PHYS+0x12C
#define HW_POWER_VERSION	 REGS_POWER_BASE_PHYS+0x130


#define HW_PXP_CTRL	 REGS_PXP_BASE_PHYS+0x000
#define HW_PXP_CTRL_SET	 REGS_PXP_BASE_PHYS+0x004
#define HW_PXP_CTRL_CLR	 REGS_PXP_BASE_PHYS+0x008
#define HW_PXP_CTRL_TOG	 REGS_PXP_BASE_PHYS+0x00C
#define HW_PXP_STAT	 REGS_PXP_BASE_PHYS+0x010
#define HW_PXP_STAT_SET	 REGS_PXP_BASE_PHYS+0x014
#define HW_PXP_STAT_CLR	 REGS_PXP_BASE_PHYS+0x018
#define HW_PXP_STAT_TOG	 REGS_PXP_BASE_PHYS+0x01C
#define HW_PXP_RGBBUF	 REGS_PXP_BASE_PHYS+0x020
#define HW_PXP_RGBBUF2	 REGS_PXP_BASE_PHYS+0x030
#define HW_PXP_RGBSIZE	 REGS_PXP_BASE_PHYS+0x040
#define HW_PXP_S0BUF	 REGS_PXP_BASE_PHYS+0x050
#define HW_PXP_S0UBUF	 REGS_PXP_BASE_PHYS+0x060
#define HW_PXP_S0VBUF	 REGS_PXP_BASE_PHYS+0x070
#define HW_PXP_S0PARAM	 REGS_PXP_BASE_PHYS+0x080
#define HW_PXP_S0BACKGROUND	 REGS_PXP_BASE_PHYS+0x090
#define HW_PXP_S0CROP	 REGS_PXP_BASE_PHYS+0x0A0
#define HW_PXP_S0SCALE	 REGS_PXP_BASE_PHYS+0x0B0
#define HW_PXP_S0OFFSET	 REGS_PXP_BASE_PHYS+0x0C0
#define HW_PXP_CSCCOEFF0	 REGS_PXP_BASE_PHYS+0x0D0
#define HW_PXP_CSCCOEFF1	 REGS_PXP_BASE_PHYS+0x0E0
#define HW_PXP_CSCCOEFF2	 REGS_PXP_BASE_PHYS+0x0F0
#define HW_PXP_NEXT	 REGS_PXP_BASE_PHYS+0x100
#define HW_PXP_NEXT_SET	 REGS_PXP_BASE_PHYS+0x104
#define HW_PXP_NEXT_CLR	 REGS_PXP_BASE_PHYS+0x108
#define HW_PXP_NEXT_TOG	 REGS_PXP_BASE_PHYS+0x10C
#define HW_PXP_PAGETABLE	 REGS_PXP_BASE_PHYS+0x170
#define HW_PXP_S0COLORKEYLOW	 REGS_PXP_BASE_PHYS+0x180
#define HW_PXP_S0COLORKEYHIGH	 REGS_PXP_BASE_PHYS+0x190
#define HW_PXP_OLCOLORKEYLOW	 REGS_PXP_BASE_PHYS+0x1A0
#define HW_PXP_OLCOLORKEYHIGH	 REGS_PXP_BASE_PHYS+0x1B0
#define HW_PXP_DEBUGCTRL	 REGS_PXP_BASE_PHYS+0x1D0
#define HW_PXP_DEBUG	 REGS_PXP_BASE_PHYS+0x1E0
#define HW_PXP_VERSION	 REGS_PXP_BASE_PHYS+0x1F0
#define HW_PXP_OL0	 REGS_PXP_BASE_PHYS+0x200
#define HW_PXP_OL0SIZE	 REGS_PXP_BASE_PHYS+0x210
#define HW_PXP_OL0PARAM	 REGS_PXP_BASE_PHYS+0x220
#define HW_PXP_OL0PARAM2	 REGS_PXP_BASE_PHYS+0x230
#define HW_PXP_OL1	 REGS_PXP_BASE_PHYS+0x240
#define HW_PXP_OL1SIZE	 REGS_PXP_BASE_PHYS+0x250
#define HW_PXP_OL1PARAM	 REGS_PXP_BASE_PHYS+0x260
#define HW_PXP_OL1PARAM2	 REGS_PXP_BASE_PHYS+0x270
#define HW_PXP_OL2	 REGS_PXP_BASE_PHYS+0x280
#define HW_PXP_OL2SIZE	 REGS_PXP_BASE_PHYS+0x290
#define HW_PXP_OL2PARAM	 REGS_PXP_BASE_PHYS+0x2a0
#define HW_PXP_OL2PARAM2	 REGS_PXP_BASE_PHYS+0x2b0
#define HW_PXP_OL3	 REGS_PXP_BASE_PHYS+0x2c0
#define HW_PXP_OL3SIZE	 REGS_PXP_BASE_PHYS+0x2d0
#define HW_PXP_OL3PARAM	 REGS_PXP_BASE_PHYS+0x2e0
#define HW_PXP_OL3PARAM2	 REGS_PXP_BASE_PHYS+0x2f0
#define HW_PXP_OL4	 REGS_PXP_BASE_PHYS+0x300
#define HW_PXP_OL4SIZE	 REGS_PXP_BASE_PHYS+0x310
#define HW_PXP_OL4PARAM	 REGS_PXP_BASE_PHYS+0x320
#define HW_PXP_OL4PARAM2	 REGS_PXP_BASE_PHYS+0x330
#define HW_PXP_OL5	 REGS_PXP_BASE_PHYS+0x340
#define HW_PXP_OL5SIZE	 REGS_PXP_BASE_PHYS+0x350
#define HW_PXP_OL5PARAM	 REGS_PXP_BASE_PHYS+0x360
#define HW_PXP_OL5PARAM2	 REGS_PXP_BASE_PHYS+0x370
#define HW_PXP_OL6	 REGS_PXP_BASE_PHYS+0x380
#define HW_PXP_OL6SIZE	 REGS_PXP_BASE_PHYS+0x390
#define HW_PXP_OL6PARAM	 REGS_PXP_BASE_PHYS+0x3a0
#define HW_PXP_OL6PARAM2	 REGS_PXP_BASE_PHYS+0x3b0
#define HW_PXP_OL7	 REGS_PXP_BASE_PHYS+0x3c0
#define HW_PXP_OL7SIZE	 REGS_PXP_BASE_PHYS+0x3d0
#define HW_PXP_OL7PARAM	 REGS_PXP_BASE_PHYS+0x3e0
#define HW_PXP_OL7PARAM2	 REGS_PXP_BASE_PHYS+0x3f0


#define HW_SAIF1_CTRL	 REGS_SAIF1_BASE_PHYS+0x000
#define HW_SAIF1_CTRL_SET	 REGS_SAIF1_BASE_PHYS+0x004
#define HW_SAIF1_CTRL_CLR	 REGS_SAIF1_BASE_PHYS+0x008
#define HW_SAIF1_CTRL_TOG	 REGS_SAIF1_BASE_PHYS+0x00C
#define HW_SAIF1_STAT	 REGS_SAIF1_BASE_PHYS+0x010
#define HW_SAIF1_STAT_SET	 REGS_SAIF1_BASE_PHYS+0x014
#define HW_SAIF1_STAT_CLR	 REGS_SAIF1_BASE_PHYS+0x018
#define HW_SAIF1_STAT_TOG	 REGS_SAIF1_BASE_PHYS+0x01C
#define HW_SAIF1_DATA	 REGS_SAIF1_BASE_PHYS+0x020
#define HW_SAIF1_DATA_SET	 REGS_SAIF1_BASE_PHYS+0x024
#define HW_SAIF1_DATA_CLR	 REGS_SAIF1_BASE_PHYS+0x028
#define HW_SAIF1_DATA_TOG	 REGS_SAIF1_BASE_PHYS+0x02C
#define HW_SAIF1_VERSION	 REGS_SAIF1_BASE_PHYS+0x030


#define HW_SAIF2_CTRL	 REGS_SAIF2_BASE_PHYS+0x000
#define HW_SAIF2_CTRL_SET	 REGS_SAIF2_BASE_PHYS+0x004
#define HW_SAIF2_CTRL_CLR	 REGS_SAIF2_BASE_PHYS+0x008
#define HW_SAIF2_CTRL_TOG	 REGS_SAIF2_BASE_PHYS+0x00C
#define HW_SAIF2_STAT	 REGS_SAIF2_BASE_PHYS+0x010
#define HW_SAIF2_STAT_SET	 REGS_SAIF2_BASE_PHYS+0x014
#define HW_SAIF2_STAT_CLR	 REGS_SAIF2_BASE_PHYS+0x018
#define HW_SAIF2_STAT_TOG	 REGS_SAIF2_BASE_PHYS+0x01C
#define HW_SAIF2_DATA	 REGS_SAIF2_BASE_PHYS+0x020
#define HW_SAIF2_DATA_SET	 REGS_SAIF2_BASE_PHYS+0x024
#define HW_SAIF2_DATA_CLR	 REGS_SAIF2_BASE_PHYS+0x028
#define HW_SAIF2_DATA_TOG	 REGS_SAIF2_BASE_PHYS+0x02C
#define HW_SAIF2_VERSION	 REGS_SAIF2_BASE_PHYS+0x030


#define HW_SPDIF_CTRL	 REGS_SPDIF_BASE_PHYS+0x000
#define HW_SPDIF_CTRL_SET	 REGS_SPDIF_BASE_PHYS+0x004
#define HW_SPDIF_CTRL_CLR	 REGS_SPDIF_BASE_PHYS+0x008
#define HW_SPDIF_CTRL_TOG	 REGS_SPDIF_BASE_PHYS+0x00C
#define HW_SPDIF_STAT	 REGS_SPDIF_BASE_PHYS+0x010
#define HW_SPDIF_STAT_SET	 REGS_SPDIF_BASE_PHYS+0x014
#define HW_SPDIF_STAT_CLR	 REGS_SPDIF_BASE_PHYS+0x018
#define HW_SPDIF_STAT_TOG	 REGS_SPDIF_BASE_PHYS+0x01C
#define HW_SPDIF_FRAMECTRL	 REGS_SPDIF_BASE_PHYS+0x020
#define HW_SPDIF_FRAMECTRL_SET	 REGS_SPDIF_BASE_PHYS+0x024
#define HW_SPDIF_FRAMECTRL_CLR	 REGS_SPDIF_BASE_PHYS+0x028
#define HW_SPDIF_FRAMECTRL_TOG	 REGS_SPDIF_BASE_PHYS+0x02C
#define HW_SPDIF_SRR	 REGS_SPDIF_BASE_PHYS+0x030
#define HW_SPDIF_SRR_SET	 REGS_SPDIF_BASE_PHYS+0x034
#define HW_SPDIF_SRR_CLR	 REGS_SPDIF_BASE_PHYS+0x038
#define HW_SPDIF_SRR_TOG	 REGS_SPDIF_BASE_PHYS+0x03C
#define HW_SPDIF_DEBUG	 REGS_SPDIF_BASE_PHYS+0x040
#define HW_SPDIF_DEBUG_SET	 REGS_SPDIF_BASE_PHYS+0x044
#define HW_SPDIF_DEBUG_CLR	 REGS_SPDIF_BASE_PHYS+0x048
#define HW_SPDIF_DEBUG_TOG	 REGS_SPDIF_BASE_PHYS+0x04C
#define HW_SPDIF_DATA	 REGS_SPDIF_BASE_PHYS+0x050
#define HW_SPDIF_DATA_SET	 REGS_SPDIF_BASE_PHYS+0x054
#define HW_SPDIF_DATA_CLR	 REGS_SPDIF_BASE_PHYS+0x058
#define HW_SPDIF_DATA_TOG	 REGS_SPDIF_BASE_PHYS+0x05C
#define HW_SPDIF_VERSION	 REGS_SPDIF_BASE_PHYS+0x060


#define HW_SSP1_CTRL0	        REGS_SSP1_BASE_PHYS+0x000
#define HW_SSP1_CTRL0_SET	    REGS_SSP1_BASE_PHYS+0x004
#define HW_SSP1_CTRL0_CLR	    REGS_SSP1_BASE_PHYS+0x008
#define HW_SSP1_CTRL0_TOG	    REGS_SSP1_BASE_PHYS+0x00C
#define HW_SSP1_CMD0	         REGS_SSP1_BASE_PHYS+0x010
#define HW_SSP1_CMD0_SET	     REGS_SSP1_BASE_PHYS+0x014
#define HW_SSP1_CMD0_CLR	     REGS_SSP1_BASE_PHYS+0x018
#define HW_SSP1_CMD0_TOG	     REGS_SSP1_BASE_PHYS+0x01C
#define HW_SSP1_CMD1	         REGS_SSP1_BASE_PHYS+0x020
#define HW_SSP1_COMPREF	      REGS_SSP1_BASE_PHYS+0x030
#define HW_SSP1_COMPMASK	     REGS_SSP1_BASE_PHYS+0x040
#define HW_SSP1_TIMING	       REGS_SSP1_BASE_PHYS+0x050
#define HW_SSP1_CTRL1	        REGS_SSP1_BASE_PHYS+0x060
#define HW_SSP1_CTRL1_SET	    REGS_SSP1_BASE_PHYS+0x064
#define HW_SSP1_CTRL1_CLR	    REGS_SSP1_BASE_PHYS+0x068
#define HW_SSP1_CTRL1_TOG	    REGS_SSP1_BASE_PHYS+0x06C
#define HW_SSP1_DATA	         REGS_SSP1_BASE_PHYS+0x070
#define HW_SSP1_SDRESP0	      REGS_SSP1_BASE_PHYS+0x080
#define HW_SSP1_SDRESP1	      REGS_SSP1_BASE_PHYS+0x090
#define HW_SSP1_SDRESP2	      REGS_SSP1_BASE_PHYS+0x0A0
#define HW_SSP1_SDRESP3	      REGS_SSP1_BASE_PHYS+0x0B0
#define HW_SSP1_STATUS	       REGS_SSP1_BASE_PHYS+0x0C0
#define HW_SSP1_VERSION	      REGS_SSP1_BASE_PHYS+0x110


#define HW_SSP2_CTRL0	        REGS_SSP2_BASE_PHYS+0x000
#define HW_SSP2_CTRL0_SET	    REGS_SSP2_BASE_PHYS+0x004
#define HW_SSP2_CTRL0_CLR	    REGS_SSP2_BASE_PHYS+0x008
#define HW_SSP2_CTRL0_TOG	    REGS_SSP2_BASE_PHYS+0x00C
#define HW_SSP2_CMD0	         REGS_SSP2_BASE_PHYS+0x010
#define HW_SSP2_CMD0_SET	     REGS_SSP2_BASE_PHYS+0x014
#define HW_SSP2_CMD0_CLR	     REGS_SSP2_BASE_PHYS+0x018
#define HW_SSP2_CMD0_TOG	     REGS_SSP2_BASE_PHYS+0x01C
#define HW_SSP2_CMD1	         REGS_SSP2_BASE_PHYS+0x020
#define HW_SSP2_COMPREF	      REGS_SSP2_BASE_PHYS+0x030
#define HW_SSP2_COMPMASK	     REGS_SSP2_BASE_PHYS+0x040
#define HW_SSP2_TIMING	       REGS_SSP2_BASE_PHYS+0x050
#define HW_SSP2_CTRL1	        REGS_SSP2_BASE_PHYS+0x060
#define HW_SSP2_CTRL1_SET	    REGS_SSP2_BASE_PHYS+0x064
#define HW_SSP2_CTRL1_CLR	    REGS_SSP2_BASE_PHYS+0x068
#define HW_SSP2_CTRL1_TOG	    REGS_SSP2_BASE_PHYS+0x06C
#define HW_SSP2_DATA	         REGS_SSP2_BASE_PHYS+0x070
#define HW_SSP2_SDRESP0	      REGS_SSP2_BASE_PHYS+0x080
#define HW_SSP2_SDRESP1	      REGS_SSP2_BASE_PHYS+0x090
#define HW_SSP2_SDRESP2	      REGS_SSP2_BASE_PHYS+0x0A0
#define HW_SSP2_SDRESP3	      REGS_SSP2_BASE_PHYS+0x0B0
#define HW_SSP2_STATUS	       REGS_SSP2_BASE_PHYS+0x0C0
#define HW_SSP2_VERSION	      REGS_SSP2_BASE_PHYS+0x110


#define HW_TIMROT_ROTCTRL	 REGS_TIMROT_BASE_PHYS+0x000
#define HW_TIMROT_ROTCTRL_SET	 REGS_TIMROT_BASE_PHYS+0x004
#define HW_TIMROT_ROTCTRL_CLR	 REGS_TIMROT_BASE_PHYS+0x008
#define HW_TIMROT_ROTCTRL_TOG	 REGS_TIMROT_BASE_PHYS+0x00C
#define HW_TIMROT_ROTCOUNT	 REGS_TIMROT_BASE_PHYS+0x010
#define HW_TIMROT_TIMCTRL0	 REGS_TIMROT_BASE_PHYS+0x020
#define HW_TIMROT_TIMCTRL0_SET	 REGS_TIMROT_BASE_PHYS+0x024
#define HW_TIMROT_TIMCTRL0_CLR	 REGS_TIMROT_BASE_PHYS+0x028
#define HW_TIMROT_TIMCTRL0_TOG	 REGS_TIMROT_BASE_PHYS+0x02C
#define HW_TIMROT_TIMCOUNT0	 REGS_TIMROT_BASE_PHYS+0x030
#define HW_TIMROT_TIMCTRL1	 REGS_TIMROT_BASE_PHYS+0x040
#define HW_TIMROT_TIMCTRL1_SET	 REGS_TIMROT_BASE_PHYS+0x044
#define HW_TIMROT_TIMCTRL1_CLR	 REGS_TIMROT_BASE_PHYS+0x048
#define HW_TIMROT_TIMCTRL1_TOG	 REGS_TIMROT_BASE_PHYS+0x04C
#define HW_TIMROT_TIMCOUNT1	 REGS_TIMROT_BASE_PHYS+0x050
#define HW_TIMROT_TIMCTRL2	 REGS_TIMROT_BASE_PHYS+0x060
#define HW_TIMROT_TIMCTRL2_SET	 REGS_TIMROT_BASE_PHYS+0x064
#define HW_TIMROT_TIMCTRL2_CLR	 REGS_TIMROT_BASE_PHYS+0x068
#define HW_TIMROT_TIMCTRL2_TOG	 REGS_TIMROT_BASE_PHYS+0x06C
#define HW_TIMROT_TIMCOUNT2	 REGS_TIMROT_BASE_PHYS+0x070
#define HW_TIMROT_TIMCTRL3	 REGS_TIMROT_BASE_PHYS+0x080
#define HW_TIMROT_TIMCTRL3_SET	 REGS_TIMROT_BASE_PHYS+0x084
#define HW_TIMROT_TIMCTRL3_CLR	 REGS_TIMROT_BASE_PHYS+0x088
#define HW_TIMROT_TIMCTRL3_TOG	 REGS_TIMROT_BASE_PHYS+0x08C
#define HW_TIMROT_TIMCOUNT3	 REGS_TIMROT_BASE_PHYS+0x090
#define HW_TIMROT_VERSION	 REGS_TIMROT_BASE_PHYS+0x0a0


#define HW_TVENC_CTRL	 REGS_TVENC_BASE_PHYS+0x000
#define HW_TVENC_CTRL_SET	 REGS_TVENC_BASE_PHYS+0x004
#define HW_TVENC_CTRL_CLR	 REGS_TVENC_BASE_PHYS+0x008
#define HW_TVENC_CTRL_TOG	 REGS_TVENC_BASE_PHYS+0x00C
#define HW_TVENC_CONFIG	 REGS_TVENC_BASE_PHYS+0x010
#define HW_TVENC_CONFIG_SET	 REGS_TVENC_BASE_PHYS+0x014
#define HW_TVENC_CONFIG_CLR	 REGS_TVENC_BASE_PHYS+0x018
#define HW_TVENC_CONFIG_TOG	 REGS_TVENC_BASE_PHYS+0x01C
#define HW_TVENC_FILTCTRL	 REGS_TVENC_BASE_PHYS+0x020
#define HW_TVENC_FILTCTRL_SET	 REGS_TVENC_BASE_PHYS+0x024
#define HW_TVENC_FILTCTRL_CLR	 REGS_TVENC_BASE_PHYS+0x028
#define HW_TVENC_FILTCTRL_TOG	 REGS_TVENC_BASE_PHYS+0x02C
#define HW_TVENC_SYNCOFFSET	 REGS_TVENC_BASE_PHYS+0x030
#define HW_TVENC_SYNCOFFSET_SET	 REGS_TVENC_BASE_PHYS+0x034
#define HW_TVENC_SYNCOFFSET_CLR	 REGS_TVENC_BASE_PHYS+0x038
#define HW_TVENC_SYNCOFFSET_TOG	 REGS_TVENC_BASE_PHYS+0x03C
#define HW_TVENC_HTIMINGSYNC0	 REGS_TVENC_BASE_PHYS+0x040
#define HW_TVENC_HTIMINGSYNC0_SET	 REGS_TVENC_BASE_PHYS+0x044
#define HW_TVENC_HTIMINGSYNC0_CLR	 REGS_TVENC_BASE_PHYS+0x048
#define HW_TVENC_HTIMINGSYNC0_TOG	 REGS_TVENC_BASE_PHYS+0x04C
#define HW_TVENC_HTIMINGSYNC1	 REGS_TVENC_BASE_PHYS+0x050
#define HW_TVENC_HTIMINGSYNC1_SET	 REGS_TVENC_BASE_PHYS+0x054
#define HW_TVENC_HTIMINGSYNC1_CLR	 REGS_TVENC_BASE_PHYS+0x058
#define HW_TVENC_HTIMINGSYNC1_TOG	 REGS_TVENC_BASE_PHYS+0x05C
#define HW_TVENC_HTIMINGACTIVE	 REGS_TVENC_BASE_PHYS+0x060
#define HW_TVENC_HTIMINGACTIVE_SET	 REGS_TVENC_BASE_PHYS+0x064
#define HW_TVENC_HTIMINGACTIVE_CLR	 REGS_TVENC_BASE_PHYS+0x068
#define HW_TVENC_HTIMINGACTIVE_TOG	 REGS_TVENC_BASE_PHYS+0x06C
#define HW_TVENC_HTIMINGBURST0	 REGS_TVENC_BASE_PHYS+0x070
#define HW_TVENC_HTIMINGBURST0_SET	 REGS_TVENC_BASE_PHYS+0x074
#define HW_TVENC_HTIMINGBURST0_CLR	 REGS_TVENC_BASE_PHYS+0x078
#define HW_TVENC_HTIMINGBURST0_TOG	 REGS_TVENC_BASE_PHYS+0x07C
#define HW_TVENC_HTIMINGBURST1	 REGS_TVENC_BASE_PHYS+0x080
#define HW_TVENC_HTIMINGBURST1_SET	 REGS_TVENC_BASE_PHYS+0x084
#define HW_TVENC_HTIMINGBURST1_CLR	 REGS_TVENC_BASE_PHYS+0x088
#define HW_TVENC_HTIMINGBURST1_TOG	 REGS_TVENC_BASE_PHYS+0x08C
#define HW_TVENC_VTIMING0	 REGS_TVENC_BASE_PHYS+0x090
#define HW_TVENC_VTIMING0_SET	 REGS_TVENC_BASE_PHYS+0x094
#define HW_TVENC_VTIMING0_CLR	 REGS_TVENC_BASE_PHYS+0x098
#define HW_TVENC_VTIMING0_TOG	 REGS_TVENC_BASE_PHYS+0x09C
#define HW_TVENC_VTIMING1	 REGS_TVENC_BASE_PHYS+0x0a0
#define HW_TVENC_VTIMING1_SET	 REGS_TVENC_BASE_PHYS+0x0a4
#define HW_TVENC_VTIMING1_CLR	 REGS_TVENC_BASE_PHYS+0x0a8
#define HW_TVENC_VTIMING1_TOG	 REGS_TVENC_BASE_PHYS+0x0aC
#define HW_TVENC_MISC	 REGS_TVENC_BASE_PHYS+0x0b0
#define HW_TVENC_MISC_SET	 REGS_TVENC_BASE_PHYS+0x0b4
#define HW_TVENC_MISC_CLR	 REGS_TVENC_BASE_PHYS+0x0b8
#define HW_TVENC_MISC_TOG	 REGS_TVENC_BASE_PHYS+0x0bC
#define HW_TVENC_COLORSUB0	 REGS_TVENC_BASE_PHYS+0x0c0
#define HW_TVENC_COLORSUB0_SET	 REGS_TVENC_BASE_PHYS+0x0c4
#define HW_TVENC_COLORSUB0_CLR	 REGS_TVENC_BASE_PHYS+0x0c8
#define HW_TVENC_COLORSUB0_TOG	 REGS_TVENC_BASE_PHYS+0x0cC
#define HW_TVENC_COLORSUB1	 REGS_TVENC_BASE_PHYS+0x0d0
#define HW_TVENC_COLORSUB1_SET	 REGS_TVENC_BASE_PHYS+0x0d4
#define HW_TVENC_COLORSUB1_CLR	 REGS_TVENC_BASE_PHYS+0x0d8
#define HW_TVENC_COLORSUB1_TOG	 REGS_TVENC_BASE_PHYS+0x0dC
#define HW_TVENC_COPYPROTECT	 REGS_TVENC_BASE_PHYS+0x0e0
#define HW_TVENC_COPYPROTECT_SET	 REGS_TVENC_BASE_PHYS+0x0e4
#define HW_TVENC_COPYPROTECT_CLR	 REGS_TVENC_BASE_PHYS+0x0e8
#define HW_TVENC_COPYPROTECT_TOG	 REGS_TVENC_BASE_PHYS+0x0eC
#define HW_TVENC_CLOSEDCAPTION	 REGS_TVENC_BASE_PHYS+0x0f0
#define HW_TVENC_CLOSEDCAPTION_SET	 REGS_TVENC_BASE_PHYS+0x0f4
#define HW_TVENC_CLOSEDCAPTION_CLR	 REGS_TVENC_BASE_PHYS+0x0f8
#define HW_TVENC_CLOSEDCAPTION_TOG	 REGS_TVENC_BASE_PHYS+0x0fC
#define HW_TVENC_COLORBURST	 REGS_TVENC_BASE_PHYS+0x140
#define HW_TVENC_COLORBURST_SET	 REGS_TVENC_BASE_PHYS+0x144
#define HW_TVENC_COLORBURST_CLR	 REGS_TVENC_BASE_PHYS+0x148
#define HW_TVENC_COLORBURST_TOG	 REGS_TVENC_BASE_PHYS+0x14C
#define HW_TVENC_MACROVISION0	 REGS_TVENC_BASE_PHYS+0x150
#define HW_TVENC_MACROVISION0_SET	 REGS_TVENC_BASE_PHYS+0x154
#define HW_TVENC_MACROVISION0_CLR	 REGS_TVENC_BASE_PHYS+0x158
#define HW_TVENC_MACROVISION0_TOG	 REGS_TVENC_BASE_PHYS+0x15C
#define HW_TVENC_MACROVISION1	 REGS_TVENC_BASE_PHYS+0x160
#define HW_TVENC_MACROVISION1_SET	 REGS_TVENC_BASE_PHYS+0x164
#define HW_TVENC_MACROVISION1_CLR	 REGS_TVENC_BASE_PHYS+0x168
#define HW_TVENC_MACROVISION1_TOG	 REGS_TVENC_BASE_PHYS+0x16C
#define HW_TVENC_MACROVISION2	 REGS_TVENC_BASE_PHYS+0x170
#define HW_TVENC_MACROVISION2_SET	 REGS_TVENC_BASE_PHYS+0x174
#define HW_TVENC_MACROVISION2_CLR	 REGS_TVENC_BASE_PHYS+0x178
#define HW_TVENC_MACROVISION2_TOG	 REGS_TVENC_BASE_PHYS+0x17C
#define HW_TVENC_MACROVISION3	 REGS_TVENC_BASE_PHYS+0x180
#define HW_TVENC_MACROVISION3_SET	 REGS_TVENC_BASE_PHYS+0x184
#define HW_TVENC_MACROVISION3_CLR	 REGS_TVENC_BASE_PHYS+0x188
#define HW_TVENC_MACROVISION3_TOG	 REGS_TVENC_BASE_PHYS+0x18C
#define HW_TVENC_MACROVISION4	 REGS_TVENC_BASE_PHYS+0x190
#define HW_TVENC_MACROVISION4_SET	 REGS_TVENC_BASE_PHYS+0x194
#define HW_TVENC_MACROVISION4_CLR	 REGS_TVENC_BASE_PHYS+0x198
#define HW_TVENC_MACROVISION4_TOG	 REGS_TVENC_BASE_PHYS+0x19C
#define HW_TVENC_DACCTRL	 REGS_TVENC_BASE_PHYS+0x1a0
#define HW_TVENC_DACCTRL_SET	 REGS_TVENC_BASE_PHYS+0x1a4
#define HW_TVENC_DACCTRL_CLR	 REGS_TVENC_BASE_PHYS+0x1a8
#define HW_TVENC_DACCTRL_TOG	 REGS_TVENC_BASE_PHYS+0x1aC
#define HW_TVENC_DACSTATUS	 REGS_TVENC_BASE_PHYS+0x1b0
#define HW_TVENC_DACSTATUS_SET	 REGS_TVENC_BASE_PHYS+0x1b4
#define HW_TVENC_DACSTATUS_CLR	 REGS_TVENC_BASE_PHYS+0x1b8
#define HW_TVENC_DACSTATUS_TOG	 REGS_TVENC_BASE_PHYS+0x1bC
#define HW_TVENC_VDACTEST	 REGS_TVENC_BASE_PHYS+0x1c0
#define HW_TVENC_VDACTEST_SET	 REGS_TVENC_BASE_PHYS+0x1c4
#define HW_TVENC_VDACTEST_CLR	 REGS_TVENC_BASE_PHYS+0x1c8
#define HW_TVENC_VDACTEST_TOG	 REGS_TVENC_BASE_PHYS+0x1cC
#define HW_TVENC_VERSION	 REGS_TVENC_BASE_PHYS+0x1d0

