# RISC-V Pipelined CPU (IM/DM are no delay SRAM)
## Instruction set : RV32I(41 instructions)
---
### Simulation ALL Pass
prog0:6179 cycles

prog4:6010 cycles
