// Generated by CIRCT e2b32a42e
module bsg_nor2_width_p33(	// 12897_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_nor2_width_p33.v.cleaned.mlir:2:3
  input  [32:0] a_i,	// 12897_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_nor2_width_p33.v.cleaned.mlir:2:36
                b_i,	// 12897_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_nor2_width_p33.v.cleaned.mlir:2:51
  output [32:0] o	// 12897_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_nor2_width_p33.v.cleaned.mlir:2:67
);

  assign o = ~(a_i | b_i);	// 12897_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_nor2_width_p33.v.cleaned.mlir:4:10, :5:10, :6:5
endmodule

