<!DOCTYPE html> 
<html>
<head>
	<meta name="viewport" content="with=device-width, initial-scale=1.0">
	<title>ABV IIITM Gwalior</title>
	<meta charset="UTF-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        <title>Responsive Card Slider</title>

        <!-- Swiper CSS -->
        <link rel="stylesheet" href="swiper-bundle.min.css">

        <!-- CSS -->
        <link rel="stylesheet" href="faculty.css">
        <!-- CSS only -->
<link href="https://cdn.jsdelivr.net/npm/bootstrap@5.2.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-Zenh87qX5JnK2Jl0vWa8Ck2rdkQ2Bzep5IDxbcnCeuOxjzrPF/et3URy9Bv1WTRi" crossorigin="anonymous">
<!-- JavaScript Bundle with Popper -->
<script src="https://cdn.jsdelivr.net/npm/bootstrap@5.2.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-OERcA2EqjJCMA+/3y+gxIOqMEjwtxJY7qPCqsdltbNJuaOe923+mo//f6V8Qbsw3" crossorigin="anonymous"></script>



	<link rel="preconnect" href="https://fonts.googleapis.com">
<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
<link href="https://fonts.googleapis.com/css2?family=Poppins:wght@200;300;400;600;700&display=swap" rel="stylesheet">
<link rel="stylesheet" href="https://stackpath.bootstrapcdn.com/font-awesome/4.7.0/css/font-awesome.min.css">
</head>
<body>

	<div id="preloader"></div>

    <section class="sub-header">
		<nav>
			<a href="index.html"><img src="images/ins_logo.png"></a>
		<div class="nav-links" id="navLinks">
		<i class="fa fa-times" onclick="hideMenu()"></i>
		<ul>
			<li><a href="index.html">HOME</a></li>
			<li><a href="about.html">ABOUT</a></li>
			<li><a href="people1.html">PEOPLE</a></li>
			<!------<li><a href="https://karyashala-vp-iiitm.web.app/">KARYASHALA</a></li>------>
			<li><a href="">RESEARCH</a></li>
			<li><a href="">IMPORTANT LINKS</a></li>
			<li><a href="">CONTACT</a></li>
		</ul>
		</div>
		<i class="fa fa-bars" onclick="showMenu()"></i> 
		</nav>
        <div class="people-align">
        <div class="card" style="width: 15rem; height: 15rem;">
            <img src="images/drsomesh.jpg" class="card-img-top" alt="director">
            <div class="card-body">
            </div>
        </div>
        </div>
    </section>
    <section class="info">
        <h1>Dr. Somesh Kumar </h1>
        <h2>Assistant Professor</h2>
    </section>
    <section class="people">
        <div class="card" style="width: 102rem; height: 25rem;">
        <div class="card card-body" style="width:102rem; text-align: justify;">
            <h1>Biography</h1>
Dr. Somesh Kumar joined the ABV-IIITM in 2019, where he is currently an Assistant Professor. Before joining IIITM Gwalior, Dr. Kumar was an Assistant Professor at the Indian Institute of Information Technology Nagpur (IIITN), Nagpur. All along his tenure at IIIT Nagpur, he has initiated activities in the area of VLSI Design and Nanoelectronics. He has established the HDL Lab, Digital and Analog Electronics Lab for undergraduate studies.  
<br>
Dr. Kumar received the B. Tech. degree in Electronics and Telecommunication Engineering from Kurukshetra University (Ch. Devilal Memorial Government Engineering College) in 2009, the M. Tech degree in VLSI Design & CAD from Thapar University in 2012 under the supervision of Prof. Ravi Kumar. He did Ph. D. degree in Electrical Engineering from Indian Institute of Technology Ropar (IIT Ropar) in 2018. His Ph. D. supervisor was Prof. Rohit Y. Sharma - with whom he learned the rudiments of high-speed interconnect design and 3D IC Design. During his doctoral studies, he worked on modeling, fabrication and performance benchmarking of on-chip and chip-to-chip interconnects considering surface roughness. His current research interests include design and fabrication of high-speed chip-chip, on-chip and 3D interconnects. Recently, he also started working on graphene based and flexible devices.
<br>
He is a referee for several journals including IEEE Transactions on Electromagnetic Compatibility, IEEE Transactions on Emerging Topics in Computing, IEEE Transactions on Components, Packaging and Manufacturing Techniques, IET Digital & computer techniques and Journal of Supercomputing. He is a Senior Member of the IEEE and convener of IEEE student branch at ABV-IIITM, Gwalior.
<br>
<br>
<h2>Teaching Interests:</h2>
<ul>
	<li>Electronic Devices and Circuits</li>
	<li>Digital Electronic Circuits</li>
	<li>Hardware Description Languages (HDL)</li>
	<li>Microelectronic Circuit Design</li>
	<li>VLSI Design and Application</li>
	<li>IC Fabrication</li>
	<li>CAD For VLSI</li>
	<li>Design and Modelling of Nano-scale devices &amp; Interconnects</li>
	<li>3D IC Design</li>
	</ul>
<br>
<b>Research Interests:</b> Design and Fabrication of high-speed chip-chip and 3D interconnects, 3D Integration and TSVs, Graphene-based nanoelectronic devices and interconnects, 3D IC design, Interconnect architecture for Network-on-chips, Flexible Devices
	<br>
	<br>
	<h2>Publications:</h2>
	<ol>
		<li><u> S. Kumar</u> et <em>al.</em>, “A Temperature and Dielectric Roughness-Aware Matrix Rational Approximation (MRA) Model for the Reliability Assessment of Copper-Graphene Hybrid On-Chip Interconnects”, <strong><em>IEEE Tran. on Components, Packaging and Manufacturing Technology</em></strong>, 2020 (Pre-print available)</li>
		<li><u>S. Kumar</u> et <em>al.</em>, “Analyzing Crosstalk-induced Effects in Rough On-chip Copper Interconnects”, <strong><em>IEEE Tran. on Components, Packaging and Manufacturing Technology</em></strong>, vol. 9, no. 10, pp. 1984-1992, 2019.</li>
		<li><u>S. Kumar</u>, and R. Sharma, “Design of energy-aware interconnects for next generation micro systems”, <strong><em>CSI Transactions on ICT (Springer)</em></strong>, vol. 7, no. 3, pp. 215-220, 2019.</li>
		<li><u> S. Kumar</u> and Shivangi Gupta, “A Novel Perspective in Designing A Low Quantum Cost Synchronous Reversible Counters”, <strong><em>in proc. IEEE </em></strong><strong><em>International Conference on Design &amp; Technology of Integrated Systems in Nanoscale Era</em></strong>, Morocco, Marrakech, Morocco, 2020, pp. 1-6.</li>
		<li><u> S. Kumar</u> et al., “Role of Grain Size on the Effective Resistivity of Cu-Graphene Hybrid Interconnects”, <strong><em>in proc. IEEE </em></strong><strong><em>Electronic Components and Technology Conference (ECTC)</em></strong>, Florida, US, 2020 (accepted).</li>
		<li><u> S. Kumar</u> et al., “Temperature-Aware Compact Modeling for Resistivity in Ultra-Scaled <em>Cu</em>-Graphene Hybrid Interconnects”, <strong><em>in proc. </em></strong><strong><em>IEEE Workshop on Signal and Power Integrity (SPI)</em></strong>, Cologne, Germany, 2020 (accepted).</li>
		<li><u> S. Kumar </u>et al., “Malaria Parasite Recognition in Thin Blood Smear Images using Squeeze and Excitation Networks”, <strong><em>in proc. IEEE CICT</em></strong>, Allahabad, India, 2019.</li>
		<li><u>S. Kumar</u>, and R. Sharma, “Investigating the Role of Interconnect Surface Roughness towards the Design of Power-Aware Network on Chip”, <em><strong>IET Computers and Digital Techniques</strong></em>, vol. 13, no. 1, pp. 49-56, 2019.</li>
		<li><u> S. Kumar</u>, and R. Sharma, “Chip-to-Chip Copper Interconnects with Rough Surfaces: Analytical models for Parameter Extraction and Performance Evaluation”, <strong><em>IEEE Tran. on Components, Packaging and Manufacturing Technology</em></strong>, vol. 8, no. 2, pp. 286-299, 2018.</li>
		<li><u> S. Kumar</u>, and R. Sharma, “Analytical Model for Resistivity and Mean Free Path in On-Chip Interconnect with Rough Surfaces”, <strong><em>IEEE Tran. on Emerging Topics in Computing</em></strong>, vol. 6, no. 2, pp. 233-243, 2018.</li>
		<li><u> S. Kumar</u>, and R. Sharma, “Analytical Modeling and Performance Benchmarking of On-Chip Interconnects with Rough Surfaces”, <strong><em>IEEE Tran. on Multi-scale Computing System</em></strong>, vol. 4, no. 3, pp. 272-284, 2018.</li>
		<li><em><u> S. Kumar</u> and Monika, “</em>Study of Effect of Variations in slot dimensions on Fractal Patch antenna Performance”, <em>International Journal of Computers &amp; Technology</em>, vol. 5, no. 1, pp. 41-48, 2013.</li>
		<li><u> S. Kumar</u> and R. Kumar, “A 1.8V and 2GHz Inductively Degenerated CMOS Low Noise Amplifier”, <em>International Journal of Electronics Communication and Computer Technology</em>, vol. 2, no. 4, pp. 150-154, 2012.</li>
		<li><u> S. Kumar</u> and Kuldeepak, “A 0.18µm and 2GHz CMOS Differential Low Noise Amplifier”, <em>International Journal of Electronics Communication and Computer Technology</em>, vol. 2, no. 4, pp. 155-158, 2012.</li>
		<li><u> S. Kumar</u> et <em>al.</em>, “Crosstalk Analysis for Rough Copper Interconnects considering Ternary Logic” <em>in proc. IEEE EDAPS, </em>Chandigarh, India, 2018.</li>
		<li><u> S. Kumar</u> et <em>al.</em>, “A Shortest Path Algorithm for 3D Integrated Circuit TSV Assignment” <em>in proc. IEEE EDAPS, </em>Chandigarh, India, 2018.</li>
		<li><u> S. Kumar</u> et <em>al.</em>, “Investigating the Role of Surface Roughness on the Performance of Through Silicon Vias”, <em>in proc. IEEE Electronics Packaging Technology Conference (EPTC)</em>, Singapore, 2017, pp. 1-4.</li>
		<li><u> S. Kumar</u>, and R. Sharma, “Performance Modeling and Broadband Characterization of Chip-to-Chip Interconnects with Rough Surfaces”, <em>in proc. IEEE Electronics Packaging Technology Conference (EPTC)</em>, Singapore, 2016, pp. 629-632.</li>
		<li><u> S. Kumar</u>, and R. Sharma, “Design Space Exploration of Nanoscale Interconnects with Rough Surfaces<em>”, in proc. IEEE Electrical Design of Advanced Packaging and System Symposium (EDAPS),</em> Seoul, South Korea, 2015, pp. 125-128.</li>
		<li><u> S. Kumar</u> et <em>al.</em>, “A High-k, Metal Gate Vertical-Slit FET for Ultra-Low Power and High-Speed Applications<em>”, in proc. IEEE International India conference (INDICON)</em>, New Delhi, India, 2015, pp. 1-5.</li>
		<li><u> S. Kumar</u>, and Sudha, “ Design of Low Power, High Gain LNA for WCDMA range and Parameters Extraction using Artificial Neural Network (ANN), <em>in proc. IEEE Power, Communication and Information Technology (PCITC)</em>, Bhubaneshwar, India, 2015, pp. 436-441.</li>
		<li><u> S. Kumar</u> et <em>al.</em>, “Analytical Model for Design of Complementary Inverter using Floating Gate Graphene Field Effect Transistors”, <em>in proc. ISVLSI</em>, Tampa, Florida, USA, 2014, pp. 148-153.</li>
		<li><u> S. Kumar</u> et <em>al.</em>, “Design Space Exploration of Through Silicon Vias for High-Speed, Low Loss Vertical Links<em>”, in proc. IEEE Electrical Design of Advanced Packaging and System Symposium (EDAPS),</em> Bangalore, India, 2014, pp. 9-12.</li>
		<li><u> S. Kumar</u> et <em>al.</em>, “Low Power CMOS Current Reuse Low Noise Amplifier at 2.4 GHz Frequency”, <em>in proc. IEEE International conference on research and development prospects on Engineering and technology</em>, Tamilnadu, India, 2013, pp. 68-70.</li>
		<li><u> S. Kumar</u>, “Fast Adders Synthesis and Simulation using VHDL”<em>, in proc. National Conference on Latest Advancement in Science, Engineering and Research 2011 (LASER’11)</em>, Bhatinda, India, 2011, pp. 140-143.</li>
		</ol>


		<h2>Conference/Workshop/Symposium organized:</h2>
		<ol>
			<li><strong>Title:</strong> “IEEE Advanced Semiconductor Packaging Workshop”<br> <strong>Role:</strong> Organizing Member<br> <strong>Funding Agency:</strong> IEEE Delhi Chapter and IEEE Electronics Packaging Society <br> <strong>Duration:</strong> 07 Nov. 2015<br> <strong>Place:</strong> Indian Institute of Technology Ropar, Rupnagar</li>
			</ol>


			<h2>Invited Talks:</h2>
			<ol>
				<li>Invited talk in Teacher Training Program (TTP) on <strong>“Low Power VLSI Design and Verification” </strong>at <strong>Department of Electronics &amp; Communication, ITM Group of Institutions, Gwalior (M.P.) </strong>during 10<sup>th</sup> – 14<sup>th</sup> December 2019 under the scheme <strong>TEQIP-III</strong>.</li>
				<li>Invited talk on 25<sup>th</sup> April 2019 at ITM University, Gwalior, India.</li>
				<li><strong><em>Invited Talk</em></strong> at Faculty development Program titled "<strong>Advanced CMOS VLSI</strong>" at Electronics &amp; Communication Engineering, NIT Warangal, India held in Dec. 2018.</li>
				</ol>


			<h2>Achievements:</h2>
			<ul>
				<li>Member, Editorial Board of International Journal for scientific Research and Development.</li>
				<li>Senior Member, Institute of Electrical and Electronic Engineers (IEEE).</li>
				<li>GIAN Local-Coordinator of ABV-IIITM Gwalior</li>
				<li>ABV-IIITM IEEE Student Branch Counsellor.</li>
				<li>TPC member of IEEE DTIS, Morocco</li>
				<li>Member, Indian Society for Technical Education (ISTE).</li>
				<li>Referee, IEEE Transactions on Electromagnetic Compatibility, IEEE Transactions on Emerging Topics in Computing, IEEE Transactions on Components, Packaging and Manufacturing Techniques.</li>
				<li>Reviewer, IEEE Transactions on Emerging Topics in Computing.</li>
				<li>Best paper Award in IEEE Electronics Packaging Technology Conference (EPTC), Singapore, 2017.</li>
				<li>Recipient of the CEFIPRA-ESONN (France) Fellowship, 2015.</li>
				<li>Recipient of CSIR International travel grant to attend IEEE EDAPS held at South Korea, 2016.</li>
			</ul>	






</div>
        </div>
	</section>


















    <script>
		var loader=document.getElementById("preloader");

		window.addEventListener("load", function(){
			loader.style.display="none";
		})
	</script>


    </body>
    </html>