#-----------------------------------------------------------
# Vivado v2016.3_sdx (64-bit)
# SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
# IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
# Start of session at: Sat May 13 00:55:56 2017
# Process ID: 12428
# Current directory: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1
# Command line: vivado.exe -log sd_accel_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source sd_accel_wrapper.tcl -notrace
# Log file: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper.vdi
# Journal file: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source sd_accel_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0.dcp' for cell 'sd_accel_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/sd_accel_ocl_block_0_0.dcp' for cell 'sd_accel_i/ocl_block_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_processing_system7_0_0/sd_accel_processing_system7_0_0.dcp' for cell 'sd_accel_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0.dcp' for cell 'sd_accel_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_xlconcat_0_0/sd_accel_xlconcat_0_0.dcp' for cell 'sd_accel_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_zed_audio_ctrl_0_0/sd_accel_zed_audio_ctrl_0_0.dcp' for cell 'sd_accel_i/zed_audio_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_xbar_0/sd_accel_xbar_0.dcp' for cell 'sd_accel_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_auto_pc_0/sd_accel_auto_pc_0.dcp' for cell 'sd_accel_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_auto_pc_1/sd_accel_auto_pc_1.dcp' for cell 'sd_accel_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_4/bd_4831_kernel_0_0.dcp' for cell 'sd_accel_i/ocl_block_0/U0/kernel_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_6/bd_4831_master_bridge_0_0.dcp' for cell 'sd_accel_i/ocl_block_0/U0/master_bridge_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_5/bd_4831_slave_bridge_0.dcp' for cell 'sd_accel_i/ocl_block_0/U0/slave_bridge'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0.dcp' for cell 'sd_accel_i/ocl_block_0/U0/sys_reset'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_1/bd_4831_s00_regslice_0.dcp' for cell 'sd_accel_i/ocl_block_0/U0/m_axi_interconnect_M_AXI/s00_couplers/s00_regslice'
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3_sdx
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0_board.xdc] for cell 'sd_accel_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0_board.xdc] for cell 'sd_accel_i/axi_gpio_0/U0'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0.xdc] for cell 'sd_accel_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0.xdc] for cell 'sd_accel_i/axi_gpio_0/U0'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0_board.xdc] for cell 'sd_accel_i/ocl_block_0/U0/sys_reset/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0_board.xdc] for cell 'sd_accel_i/ocl_block_0/U0/sys_reset/U0'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0.xdc] for cell 'sd_accel_i/ocl_block_0/U0/sys_reset/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0.xdc] for cell 'sd_accel_i/ocl_block_0/U0/sys_reset/U0'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_processing_system7_0_0/sd_accel_processing_system7_0_0.xdc] for cell 'sd_accel_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_processing_system7_0_0/sd_accel_processing_system7_0_0.xdc] for cell 'sd_accel_i/processing_system7_0/inst'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0_board.xdc] for cell 'sd_accel_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0_board.xdc] for cell 'sd_accel_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0.xdc] for cell 'sd_accel_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0.xdc] for cell 'sd_accel_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/constraints/target_pins.xdc]
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/constraints/target_pins.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/sd_accel_ocl_block_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_4/bd_4831_kernel_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_1/bd_4831_s00_regslice_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_processing_system7_0_0/sd_accel_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_xbar_0/sd_accel_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_auto_pc_0/sd_accel_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_auto_pc_1/sd_accel_auto_pc_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 575.039 ; gain = 309.008
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.677 . Memory (MB): peak = 586.320 ; gain = 11.281
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1d1eff74b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 221b0c2d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.729 . Memory (MB): peak = 1091.641 ; gain = 0.023

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 323 cells.
Phase 2 Constant propagation | Checksum: 2c7b6c26b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1091.641 ; gain = 0.023

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 985 unconnected nets.
INFO: [Opt 31-11] Eliminated 659 unconnected cells.
Phase 3 Sweep | Checksum: 23ca5de77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1091.641 ; gain = 0.023

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 26d8dfc39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1091.641 ; gain = 0.023

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1091.641 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 26d8dfc39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1091.641 ; gain = 0.023

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 9 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 190649212

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1278.309 ; gain = 0.000
Ending Power Optimization Task | Checksum: 190649212

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.309 ; gain = 186.668
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.309 ; gain = 703.270
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1278.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1278.309 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 753aabfc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 12d848cc9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 12d848cc9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.309 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 12d848cc9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b0c0928c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b0c0928c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e3b51ce8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c050086e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c050086e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 20e1b653e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 136d84e95

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: b0f8ef25

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b0f8ef25

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1278.309 ; gain = 0.000
Phase 3 Detail Placement | Checksum: b0f8ef25

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.641. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f7870815

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.309 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: f7870815

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f7870815

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f7870815

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ca9de6cc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ca9de6cc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000
Ending Placer Task | Checksum: 9bd20811

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1278.309 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1278.309 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1278.309 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1278.309 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ceb479b ConstDB: 0 ShapeSum: 8ee6c076 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19d9ab285

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1283.141 ; gain = 4.832

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19d9ab285

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1283.141 ; gain = 4.832

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19d9ab285

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1283.141 ; gain = 4.832

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19d9ab285

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1283.141 ; gain = 4.832
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cb980f22

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1292.750 ; gain = 14.441
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.810  | TNS=0.000  | WHS=-0.217 | THS=-242.584|

Phase 2 Router Initialization | Checksum: c8ec5393

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1292.750 ; gain = 14.441

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b61e9d6e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1bc7d2855

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1296.305 ; gain = 17.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.481  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a866964d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1294bbf3c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1296.305 ; gain = 17.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.481  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17d27309c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1296.305 ; gain = 17.996
Phase 4 Rip-up And Reroute | Checksum: 17d27309c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: b15de38a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1296.305 ; gain = 17.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.481  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: b15de38a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b15de38a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1296.305 ; gain = 17.996
Phase 5 Delay and Skew Optimization | Checksum: b15de38a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 178c7c293

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1296.305 ; gain = 17.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.481  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14367e0c9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1296.305 ; gain = 17.996
Phase 6 Post Hold Fix | Checksum: 14367e0c9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.83861 %
  Global Horizontal Routing Utilization  = 2.20005 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1835aca7c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1835aca7c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17e4107d1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.481  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17e4107d1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1296.305 ; gain = 17.996
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1296.305 ; gain = 17.996

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1296.305 ; gain = 17.996
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1296.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file sd_accel_wrapper_power_routed.rpt -pb sd_accel_wrapper_power_summary_routed.pb -rpx sd_accel_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Sat May 13 00:58:11 2017...
#-----------------------------------------------------------
# Vivado v2016.3_sdx (64-bit)
# SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
# IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
# Start of session at: Sat May 13 00:58:24 2017
# Process ID: 16964
# Current directory: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1
# Command line: vivado.exe -log sd_accel_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source sd_accel_wrapper.tcl -notrace
# Log file: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper.vdi
# Journal file: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source sd_accel_wrapper.tcl -notrace
Command: open_checkpoint sd_accel_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 257.281 ; gain = 0.707
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3_sdx
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/.Xil/Vivado-16964-SakinderLaptop1/dcp/sd_accel_wrapper_early.xdc]
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/.Xil/Vivado-16964-SakinderLaptop1/dcp/sd_accel_wrapper_early.xdc]
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/.Xil/Vivado-16964-SakinderLaptop1/dcp/sd_accel_wrapper.xdc]
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/.Xil/Vivado-16964-SakinderLaptop1/dcp/sd_accel_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 577.594 ; gain = 12.992
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 577.594 ; gain = 12.992
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3_sdx (64-bit) build 1721784
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 577.594 ; gain = 321.020
Command: write_bitstream -force -no_partial_bitfile sd_accel_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./sd_accel_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat May 13 00:59:05 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/SDx/2016.3/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 979.156 ; gain = 401.563
INFO: [Common 17-206] Exiting Vivado at Sat May 13 00:59:06 2017...
