Metric,Value
design__instance__count,3642
design__instance__area,28897.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,20
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,94
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00026941433316096663
power__switching__total,0.000151114581967704
power__leakage__total,2.1755736767659073E-8
power__total,0.0004205506993457675
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2837030968228858
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.278390957055573
timing__hold__ws__corner:nom_tt_025C_1v80,0.3287201714983759
timing__setup__ws__corner:nom_tt_025C_1v80,42.658922934865764
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.328720
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,226
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,94
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3014912571599673
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2910451684258336
timing__hold__ws__corner:nom_ss_100C_1v60,0.8934675474584274
timing__setup__ws__corner:nom_ss_100C_1v60,25.340430915315626
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.893468
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,94
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2745485305698253
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.27202615929769064
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12101020528135328
timing__setup__ws__corner:nom_ff_n40C_1v95,49.520978941400095
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.121010
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,383
design__max_fanout_violation__count,94
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27250721894786606
clock__skew__worst_setup,0.26956362904827574
timing__hold__ws,0.11858997453037287
timing__setup__ws,24.475618669022413
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.118590
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 185.0 185.0
design__core__bbox,3.22 5.44 181.7 179.52
design__io,122
design__die__area,34225
design__core__area,31069.8
design__instance__count__stdcell,3642
design__instance__area__stdcell,28897.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.93009
design__instance__utilization__stdcell,0.93009
design__instance__count__class:inverter,112
design__instance__count__class:sequential_cell,328
design__instance__count__class:multi_input_combinational_cell,1320
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,836
design__instance__count__class:tap_cell,429
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,72965.2
design__violations,0
design__instance__count__class:timing_repair_buffer,418
design__instance__count__class:clock_buffer,39
design__instance__count__class:clock_inverter,24
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,144
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
design__instance__count__class:antenna_cell,972
antenna_diodes_count,19
route__net,2276
route__net__special,2
route__drc_errors__iter:1,1842
route__wirelength__iter:1,90902
route__drc_errors__iter:2,1224
route__wirelength__iter:2,89922
route__drc_errors__iter:3,1212
route__wirelength__iter:3,89901
route__drc_errors__iter:4,160
route__wirelength__iter:4,89588
route__drc_errors__iter:5,39
route__wirelength__iter:5,89547
route__drc_errors__iter:6,3
route__wirelength__iter:6,89543
route__drc_errors__iter:7,0
route__wirelength__iter:7,89544
route__drc_errors,0
route__wirelength,89544
route__vias,21355
route__vias__singlecut,21355
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,509.74
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,94
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2808524881042375
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.27546823934943593
timing__hold__ws__corner:min_tt_025C_1v80,0.3254023809177526
timing__setup__ws__corner:min_tt_025C_1v80,43.152117767132715
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.325402
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,186
design__max_fanout_violation__count__corner:min_ss_100C_1v60,94
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2970993257726403
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2867471619090463
timing__hold__ws__corner:min_ss_100C_1v60,0.8897952626560155
timing__setup__ws__corner:min_ss_100C_1v60,26.26292857524298
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.889795
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,94
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.27250721894786606
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.26956362904827574
timing__hold__ws__corner:min_ff_n40C_1v95,0.11858997453037287
timing__setup__ws__corner:min_ff_n40C_1v95,49.84619791346899
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.118590
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,49
design__max_fanout_violation__count__corner:max_tt_025C_1v80,94
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2872876740038718
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2830991354804085
timing__hold__ws__corner:max_tt_025C_1v80,0.33147840965876296
timing__setup__ws__corner:max_tt_025C_1v80,42.18459656548057
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.331478
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,383
design__max_fanout_violation__count__corner:max_ss_100C_1v60,94
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3065563167861618
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.297595373434072
timing__hold__ws__corner:max_ss_100C_1v60,0.8980447750738049
timing__setup__ws__corner:max_ss_100C_1v60,24.475618669022413
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.898045
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,94
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2771268570839836
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2754301586986143
timing__hold__ws__corner:max_ff_n40C_1v95,0.12306611633649928
timing__setup__ws__corner:max_ff_n40C_1v95,49.20422608626722
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.123066
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000894774
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000819287
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000221783
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000819287
design_powergrid__voltage__worst,0.0000819287
design_powergrid__voltage__worst__net:vccd1,1.79991
design_powergrid__drop__worst,0.0000894774
design_powergrid__drop__worst__net:vccd1,0.0000894774
design_powergrid__voltage__worst__net:vssd1,0.0000819287
design_powergrid__drop__worst__net:vssd1,0.0000819287
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000022900000000000000975435010541758629187825135886669158935546875
ir__drop__worst,0.000089499999999999993514736285060706677541020326316356658935546875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
