<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 322</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page322-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce322.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">9-10&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PROCESSOR MANAGEMENT&#160;AND INITIALIZATION</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft05">To&#160;implement&#160;a flat&#160;memory&#160;model without paging,&#160;software&#160;initialization code&#160;must at&#160;a minimum&#160;load&#160;a GDT&#160;with&#160;<br/>one code and one data-segment&#160;descriptor. A null&#160;descriptor in the&#160;first GDT&#160;entry is&#160;also required. The&#160;stack can&#160;<br/>be&#160;placed&#160;in&#160;a&#160;normal&#160;read/write&#160;data&#160;segment,&#160;so&#160;no&#160;dedicated descriptor&#160;for the stack is required. A flat&#160;memory&#160;<br/>model&#160;with paging&#160;also requires a&#160;page&#160;directory and&#160;at least one&#160;page&#160;table&#160;(unless&#160;all pages&#160;are 4&#160;MBytes&#160;in&#160;<br/>which&#160;case only a&#160;page&#160;directory&#160;is required).&#160;S<a href="o_fe12b1e2a880e0ce-322.html">ee&#160;Section 9.8.3,&#160;“Initializing&#160;Paging.”<br/></a>Before&#160;the GDT can&#160;be used,&#160;the&#160;base&#160;address and&#160;limit for&#160;the GDT&#160;must&#160;be loaded into&#160;the GDTR register using&#160;<br/>an LGDT&#160;instruction.<br/>A&#160;multi-segmented&#160;model may require&#160;additional&#160;segments&#160;for the operating system, as well as&#160;segments&#160;and LDTs&#160;<br/>for each application program. LDTs&#160;require&#160;segment descriptors in the GDT.&#160;Some operating systems allocate new&#160;<br/>segments&#160;and LDTs&#160;as&#160;they are&#160;needed. This&#160;provides&#160;maximum&#160;flexibility for handling a&#160;dynamic&#160;programming&#160;<br/>environment.&#160;However,&#160;many&#160;operating&#160;systems use&#160;a single&#160;LDT for&#160;all tasks,&#160;allocating&#160;GDT entries in&#160;advance.&#160;<br/>An embedded&#160;system, such&#160;as a process controller,&#160;might&#160;pre-allocate&#160;a&#160;fixed number&#160;of segments and&#160;LDTs&#160;for a&#160;<br/>fixed&#160;number&#160;of application programs.&#160;This would&#160;be&#160;a simple&#160;and&#160;efficient way to structure&#160;the software&#160;environ-<br/>ment of a&#160;real-time&#160;system.</p>
<p style="position:absolute;top:380px;left:68px;white-space:nowrap" class="ft03">9.8.2&#160;</p>
<p style="position:absolute;top:380px;left:148px;white-space:nowrap" class="ft03">Initializing Protected-Mode Exceptions and Interrupts</p>
<p style="position:absolute;top:411px;left:68px;white-space:nowrap" class="ft05">Software&#160;initialization code must at&#160;a minimum load&#160;a protected-mode&#160;IDT with gate&#160;descriptor for each&#160;exception&#160;<br/>vector&#160;that&#160;the processor can&#160;generate.&#160;If interrupt&#160;or trap gates&#160;are used,&#160;the gate descriptors&#160;can all&#160;point to&#160;the&#160;<br/>same code segment, which contains the necessary exception handlers. If task gates are used, one&#160;TSS&#160;and accom-<br/>panying code,&#160;data, and&#160;task segments are&#160;required for each exception handler called with a&#160;task&#160;gate.<br/>If hardware allows interrupts&#160;to be generated,&#160;gate&#160;descriptors must be&#160;provided&#160;in the&#160;IDT for one&#160;or more&#160;inter-<br/>rupt handlers.<br/>Before the IDT&#160;can be&#160;used,&#160;the base address and&#160;limit for&#160;the IDT&#160;must be loaded into the IDTR register using an&#160;<br/>LIDT&#160;instruction.&#160;This operation is&#160;typically carried&#160;out&#160;immediately after&#160;switching to protected mode.</p>
<p style="position:absolute;top:592px;left:68px;white-space:nowrap" class="ft03">9.8.3 Initializing&#160;</p>
<p style="position:absolute;top:592px;left:236px;white-space:nowrap" class="ft03">Paging</p>
<p style="position:absolute;top:622px;left:68px;white-space:nowrap" class="ft05">Paging&#160;is controlled by the&#160;PG&#160;flag in control&#160;register&#160;CR0.&#160;When this&#160;flag is&#160;clear&#160;(its state&#160;following a&#160;hardware&#160;<br/>reset), the&#160;paging mechanism is&#160;turned&#160;off; when it&#160;is&#160;set, paging&#160;is enabled.&#160;Before&#160;setting&#160;the PG flag, the&#160;<br/>following&#160;data&#160;structures&#160;and&#160;registers must be&#160;initialized:</p>
<p style="position:absolute;top:677px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:678px;left:93px;white-space:nowrap" class="ft05">Software&#160;must load&#160;at least one&#160;page&#160;directory&#160;and&#160;one&#160;page&#160;table&#160;into&#160;physical&#160;memory.&#160;The&#160;page&#160;table&#160;can&#160;<br/>be eliminated&#160;if&#160;the&#160;page&#160;directory contains a&#160;directory&#160;entry pointing to&#160;itself (here,&#160;the page directory and&#160;<br/>page table reside&#160;in&#160;the&#160;same page), or if&#160;only&#160;4-MByte pages&#160;are used.</p>
<p style="position:absolute;top:733px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:733px;left:93px;white-space:nowrap" class="ft05">Control&#160;register CR3&#160;(also called the&#160;PDBR register) is&#160;loaded with the&#160;physical&#160;base address of&#160;the page&#160;<br/>directory.</p>
<p style="position:absolute;top:772px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:772px;left:93px;white-space:nowrap" class="ft05">(Optional) Software may&#160;provide&#160;one set of code and&#160;data&#160;descriptors&#160;in the&#160;GDT or&#160;in&#160;an LDT for supervisor&#160;<br/>mode and another set for user&#160;mode.</p>
<p style="position:absolute;top:813px;left:68px;white-space:nowrap" class="ft05">With this&#160;paging initialization complete,&#160;paging is&#160;enabled&#160;and&#160;the processor is&#160;switched&#160;to&#160;protected mode&#160;at&#160;the&#160;<br/>same time&#160;by loading control register&#160;CR0&#160;with&#160;an image&#160;in which the&#160;PG&#160;and PE&#160;flags are set. (Paging cannot be&#160;<br/>enabled before the&#160;processor&#160;is switched&#160;to protected&#160;mode.)</p>
<p style="position:absolute;top:896px;left:68px;white-space:nowrap" class="ft03">9.8.4 Initializing&#160;</p>
<p style="position:absolute;top:896px;left:236px;white-space:nowrap" class="ft03">Multitasking</p>
<p style="position:absolute;top:927px;left:68px;white-space:nowrap" class="ft05">If&#160;the multitasking mechanism is&#160;not going&#160;to be used and changes between privilege&#160;levels are&#160;not allowed, it&#160;is&#160;<br/>not necessary&#160;load a&#160;TSS into memory or to&#160;initialize the&#160;task register.<br/>If&#160;the multitasking mechanism is&#160;going&#160;to be used and/or&#160;changes&#160;between privilege&#160;levels are allowed, software&#160;<br/>initialization code must&#160;load at&#160;least&#160;one TSS and&#160;an accompanying TSS&#160;descriptor.&#160;(A TSS is&#160;required to&#160;change&#160;<br/>privilege levels&#160;because pointers to the&#160;privileged-level&#160;0,&#160;1,&#160;and&#160;2&#160;stack segments and the stack&#160;pointers&#160;for these&#160;<br/>stacks&#160;are obtained&#160;from the TSS.) TSS descriptors&#160;must&#160;not be&#160;marked&#160;as busy when they&#160;are created;&#160;they&#160;<br/>should&#160;be&#160;marked&#160;busy&#160;by&#160;the&#160;processor only as&#160;a side-effect of&#160;performing&#160;a task switch.&#160;As&#160;with&#160;descriptors for&#160;<br/>LDTs, TSS descriptors&#160;reside&#160;in&#160;the&#160;GDT.</p>
</div>
</body>
</html>
