---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `HexagonBitTracker.cpp` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="HexagonBitTracker.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-h"
  isLocal="true" />
<IncludesListItem
  filePath="HexagonInstrInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagoninstrinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="HexagonRegisterInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonregisterinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="HexagonSubtarget.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonsubtarget-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/MachineFrameInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/machineframeinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/MachineFunction.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/machinefunction-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/MachineInstr.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/machineinstr-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/MachineOperand.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/machineoperand-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/MachineRegisterInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/machineregisterinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/TargetRegisterInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/IR/Argument.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/ir/argument-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/IR/Attributes.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/ir/attributes-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/IR/Function.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/ir/function-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/IR/Type.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/ir/type-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/Compiler.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/Debug.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/debug-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/ErrorHandling.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/raw_ostream.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/raw-ostream-h"
  isLocal="true" />
<IncludesListItem
  filePath="cassert"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="cstddef"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="cstdint"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="cstdlib"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="utility"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="vector"
  permalink=""
  isLocal="false" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/anonymous-hexagonbittracker-cpp-">anonymous&#123;HexagonBitTracker.cpp&#125;</a></>}>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/anonymous-namespace-hexagonbittracker-cpp-/registerrefs">RegisterRefs</a></>}>
</MembersIndexItem>

</MembersIndex>

## Defines Index

<MembersIndex>

<MembersIndexItem
  type="#define"
  name={<><a href="#a2239343bf72ef6a991165363ac0386c3">im</a>&nbsp;&nbsp;&nbsp;MI.getOperand(i).getImm()</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a0ee73ba17c3a2cb54752905e99d77357">op</a>&nbsp;&nbsp;&nbsp;MI.getOperand(i)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>&nbsp;&nbsp;&nbsp;RegisterCell::ref(getCell(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#91;i&#93;, Inputs))</>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Defines

### im {#a2239343bf72ef6a991165363ac0386c3}

<MemberDefinition
  prototype={<>#define im&nbsp;&nbsp;&nbsp;MI.getOperand(i).getImm()</>}>

Definition at line <a href="#l00251">251</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp">HexagonBitTracker.cpp</a>.
</MemberDefinition>

### op {#a0ee73ba17c3a2cb54752905e99d77357}

<MemberDefinition
  prototype={<>#define op&nbsp;&nbsp;&nbsp;MI.getOperand(i)</>}>

Definition at line <a href="#l00249">249</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp">HexagonBitTracker.cpp</a>.
</MemberDefinition>

### rc {#a2e1b5bd9424a1d1082d4bd670b1a0be6}

<MemberDefinition
  prototype={<>#define rc&nbsp;&nbsp;&nbsp;RegisterCell::ref(getCell(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#91;i&#93;, Inputs))</>}>

Definition at line <a href="#l00250">250</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp">HexagonBitTracker.cpp</a>.
</MemberDefinition>

</SectionDefinition>

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===- HexagonBitTracker.cpp ----------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-h">HexagonBitTracker.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagoninstrinfo-h">HexagonInstrInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonregisterinfo-h">HexagonRegisterInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonsubtarget-h">HexagonSubtarget.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machineframeinfo-h">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinefunction-h">llvm/CodeGen/MachineFunction.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machineinstr-h">llvm/CodeGen/MachineInstr.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machineoperand-h">llvm/CodeGen/MachineOperand.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machineregisterinfo-h">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/ir/argument-h">llvm/IR/Argument.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/ir/attributes-h">llvm/IR/Attributes.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/ir/function-h">llvm/IR/Function.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/ir/type-h">llvm/IR/Type.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h">llvm/Support/Compiler.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h">llvm/Support/Debug.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h">llvm/Support/ErrorHandling.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/raw-ostream-h">llvm/Support/raw&#95;ostream.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;cassert&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;cstddef&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;cstdint&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;cstdlib&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;utility&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;vector&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a>;</Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/files/lib/lib/target/lib/target/hexagon/bittracker-cpp/#ae3e523a6a11b1e24604b40363978a62a">BT</a> = <a href="/docs/api/structs/llvm/bittracker">BitTracker</a>;</Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38" lineLink="/docs/api/structs/llvm/hexagonevaluator/#a5c2b22f49f8bb9c6c2d5c4ff5211d9e9"><Highlight kind="normal"><a href="/docs/api/structs/llvm/hexagonevaluator/#a5c2b22f49f8bb9c6c2d5c4ff5211d9e9">HexagonEvaluator::HexagonEvaluator</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/hexagonregisterinfo">HexagonRegisterInfo</a> &amp;tri,</Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"><Highlight kind="normal">                                   <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp;mri,</Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><Highlight kind="normal">                                   </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/hexagoninstrinfo">HexagonInstrInfo</a> &amp;tii,</Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><Highlight kind="normal">                                   <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;mf)</Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><Highlight kind="normal">    : <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4301e1f2a5607d796c5505a5a5919501">MachineEvaluator</a>(tri, mri), <a href="/docs/api/structs/llvm/hexagonevaluator/#a7ebd1745b8aea9e691aec9837465131e">MF</a>(mf), <a href="/docs/api/structs/llvm/hexagonevaluator/#a6bd44a21a5a54d02b58db73756788c04">MFI</a>(mf.getFrameInfo()), <a href="/docs/api/structs/llvm/hexagonevaluator/#a7d419678a35ca8a83f34a302d9c62e23">TII</a>(tii) &#123;</Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Populate the VRX map (VR to extension-type).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Go over all the formal parameters of the function. If a given parameter</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// P is sign- or zero-extended, locate the virtual register holding that</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// parameter and create an entry in the VRX map indicating the type of ex-</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// tension (and the source type).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// This is a bit complicated to do accurately, since the memory layout in-</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// formation is necessary to precisely determine whether an aggregate para-</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// meter will be passed in a register or in memory. What is given in MRI</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// is the association between the physical register that is live-in (i.e.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// holds an argument), and the virtual register that this value will be</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// copied into. This, by itself, is not sufficient to map back the virtual</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// register to a formal parameter from Function (since consecutive live-ins</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// from MRI may not correspond to consecutive formal parameters from Func-</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// tion). To avoid the complications with in-memory arguments, only consi-</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// der the initial sequence of formal parameters that are known to be</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// passed via registers.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> InVirtReg, InPhysReg = 0;</Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/argument">Argument</a> &amp;Arg : <a href="/docs/api/structs/llvm/hexagonevaluator/#a7ebd1745b8aea9e691aec9837465131e">MF</a>.getFunction().args()) &#123;</Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><Highlight kind="normal">    Type &#42;ATy = Arg.getType();</Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><Highlight kind="normal">    unsigned Width = 0;</Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><Highlight kind="normal">    if (ATy-&gt;isIntegerTy())</Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><Highlight kind="normal">      Width = ATy-&gt;getIntegerBitWidth();</Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><Highlight kind="normal">    else if (ATy-&gt;isPointerTy())</Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><Highlight kind="normal">      Width = 32;</Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// If pointer size is not set through target data, it will default to</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Module::AnyPointerSize.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70"><Highlight kind="normal">    if (Width == 0 || Width &gt; 64)</Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"><Highlight kind="normal">      break;</Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72"><Highlight kind="normal">    if (Arg.hasAttribute(Attribute::ByVal))</Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><Highlight kind="normal">      continue;</Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><Highlight kind="normal">    InPhysReg = getNextPhysReg(InPhysReg, Width);</Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"><Highlight kind="normal">    if (!InPhysReg)</Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><Highlight kind="normal">      break;</Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><Highlight kind="normal">    InVirtReg = getVirtRegFor(InPhysReg);</Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><Highlight kind="normal">    if (!InVirtReg)</Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><Highlight kind="normal">      continue;</Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><Highlight kind="normal">    if (Arg.hasAttribute(Attribute::SExt))</Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><Highlight kind="normal">      VRX.insert(std::make&#95;pair(InVirtReg, ExtType(ExtType::SExt, Width)));</Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><Highlight kind="normal">    else if (Arg.hasAttribute(Attribute::ZExt))</Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><Highlight kind="normal">      VRX.insert(std::make&#95;pair(InVirtReg, ExtType(ExtType::ZExt, Width)));</Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87" lineLink="/docs/api/structs/llvm/hexagonevaluator/#a26c72fb657ffaea1a961279c6d3a80fb"><Highlight kind="normal"><a href="/docs/api/structs/llvm/bittracker/bitmask">BT::BitMask</a> <a href="/docs/api/structs/llvm/hexagonevaluator/#a26c72fb657ffaea1a961279c6d3a80fb">HexagonEvaluator::mask</a>(<a href="/docs/api/classes/llvm/register">Register</a> Reg, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Sub)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Sub == 0)</Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> MachineEvaluator::mask(Reg, 0);</Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &amp;RC = &#42;<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6d5cfd7739a2939cd9418586c8aa1a3c">MRI</a>.getRegClass(Reg);</Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> = RC.<a href="/docs/api/classes/llvm/targetregisterclass/#a32a8b65536822d50171455a6baa81da7">getID</a>();</Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><Highlight kind="normal">  uint16&#95;t RW = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(<a href="/docs/api/structs/llvm/hexagonevaluator/#ae95d2e2e4cfa9d21f07249ee597c942d">RegisterRef</a>(Reg, Sub));</Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;HRI = </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="keyword">const </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/hexagonregisterinfo">HexagonRegisterInfo</a>&amp;</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a440983b5e0f6fc9cd9771b51f1f998dd">TRI</a>);</Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsSubLo = (Sub == HRI.getHexagonSubRegIndex(RC, <a href="/docs/api/namespaces/llvm/hexagon/#acf8436e28b183b48eecf6b8564536c7aa4c96233dec1eedf779c37f230f6d8c10">Hexagon::ps&#95;sub&#95;lo</a>));</Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a>) &#123;</Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::DoubleRegsRegClassID:</Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::DoubleRegs&#95;with&#95;isub&#95;hi&#95;in&#95;IntRegsLow8RegClassID:</Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::HvxWRRegClassID:</Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::HvxVQRRegClassID:</Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> IsSubLo ? <a href="/docs/api/structs/llvm/bittracker/bitmask">BT::BitMask</a>(0, RW-1)</Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101"><Highlight kind="normal">                     : <a href="/docs/api/structs/llvm/bittracker/bitmask">BT::BitMask</a>(RW, 2&#42;RW-1);</Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#ifndef NDEBUG</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a href="/docs/api/namespaces/llvm/#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, &amp;<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a440983b5e0f6fc9cd9771b51f1f998dd">TRI</a>, Sub) &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot; in reg class &quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><Highlight kind="normal">         &lt;&lt; <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a440983b5e0f6fc9cd9771b51f1f998dd">TRI</a>.getRegClassName(&amp;RC) &lt;&lt; </Highlight><Highlight kind="charliteral">&#39;\\n&#39;</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#endif</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;Unexpected register/subregister&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112" lineLink="/docs/api/structs/llvm/hexagonevaluator/#a34cd40aa7d878b134c54cf218b4fb5a6"><Highlight kind="normal">uint16&#95;t <a href="/docs/api/structs/llvm/hexagonevaluator/#a34cd40aa7d878b134c54cf218b4fb5a6">HexagonEvaluator::getPhysRegBitWidth</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/hexagon">Hexagon</a>;</Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;HST = <a href="/docs/api/structs/llvm/hexagonevaluator/#a7ebd1745b8aea9e691aec9837465131e">MF</a>.getSubtarget&lt;<a href="/docs/api/classes/llvm/hexagonsubtarget">HexagonSubtarget</a>&gt;();</Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (HST.useHVXOps()) &#123;</Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;RC : &#123;HvxVRRegClass, HvxWRRegClass, HvxQRRegClass,</Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><Highlight kind="normal">                     HvxVQRRegClass&#125;)</Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RC.contains(Reg))</Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a440983b5e0f6fc9cd9771b51f1f998dd">TRI</a>.getRegSizeInBits(RC);</Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Default treatment for other physical registers.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a440983b5e0f6fc9cd9771b51f1f998dd">TRI</a>.getMinimalPhysRegClass(Reg))</Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a440983b5e0f6fc9cd9771b51f1f998dd">TRI</a>.getRegSizeInBits(&#42;RC);</Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126"><Highlight kind="normal">      (<a href="/docs/api/classes/llvm/twine">Twine</a>(</Highlight><Highlight kind="stringliteral">&quot;Unhandled physical register&quot;</Highlight><Highlight kind="normal">) + <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a440983b5e0f6fc9cd9771b51f1f998dd">TRI</a>.getName(Reg)).str().c&#95;str());</Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129" lineLink="/docs/api/structs/llvm/hexagonevaluator/#a82ef22a357f6b3f17e77b598df0ca45f"><Highlight kind="normal"></Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &amp;<a href="/docs/api/structs/llvm/hexagonevaluator/#a82ef22a357f6b3f17e77b598df0ca45f">HexagonEvaluator::composeWithSubRegIndex</a>(</Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &amp;RC, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Idx)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Idx == 0)</Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> RC;</Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#ifndef NDEBUG</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;HRI = </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="keyword">const </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/hexagonregisterinfo">HexagonRegisterInfo</a>&amp;</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a440983b5e0f6fc9cd9771b51f1f998dd">TRI</a>);</Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsSubLo = (Idx == HRI.getHexagonSubRegIndex(RC, <a href="/docs/api/namespaces/llvm/hexagon/#acf8436e28b183b48eecf6b8564536c7aa4c96233dec1eedf779c37f230f6d8c10">Hexagon::ps&#95;sub&#95;lo</a>));</Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsSubHi = (Idx == HRI.getHexagonSubRegIndex(RC, <a href="/docs/api/namespaces/llvm/hexagon/#acf8436e28b183b48eecf6b8564536c7aa7e62627fded515ebb9ff5d0ec9571d95">Hexagon::ps&#95;sub&#95;hi</a>));</Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IsSubLo != IsSubHi &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Must refer to either low or high subreg&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#endif</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (RC.<a href="/docs/api/classes/llvm/targetregisterclass/#a32a8b65536822d50171455a6baa81da7">getID</a>()) &#123;</Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::DoubleRegsRegClassID:</Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::DoubleRegs&#95;with&#95;isub&#95;hi&#95;in&#95;IntRegsLow8RegClassID:</Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Hexagon::IntRegsRegClass;</Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::HvxWRRegClassID:</Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Hexagon::HvxVRRegClass;</Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::HvxVQRRegClassID:</Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Hexagon::HvxWRRegClass;</Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#ifndef NDEBUG</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;Reg class id: &quot;</Highlight><Highlight kind="normal"> &lt;&lt; RC.<a href="/docs/api/classes/llvm/targetregisterclass/#a32a8b65536822d50171455a6baa81da7">getID</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot; idx: &quot;</Highlight><Highlight kind="normal"> &lt;&lt; Idx &lt;&lt; </Highlight><Highlight kind="charliteral">&#39;\\n&#39;</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#endif</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;Unimplemented combination of reg class/subreg idx&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158" lineLink="/docs/api/namespaces/anonymous-hexagonbittracker-cpp-"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160" lineLink="/docs/api/classes/anonymous-namespace-hexagonbittracker-cpp-/registerrefs"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/anonymous-namespace-hexagonbittracker-cpp-/registerrefs/#ab27b04aece4ccf3f7503b255745553ac">RegisterRefs</a> &#123;</Highlight></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161"><Highlight kind="normal">  std::vector&lt;BT::RegisterRef&gt; Vector;</Highlight></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"><Highlight kind="normal"></Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164" lineLink="/docs/api/classes/anonymous-namespace-hexagonbittracker-cpp-/registerrefs/#ab27b04aece4ccf3f7503b255745553ac"><Highlight kind="normal">  <a href="/docs/api/classes/anonymous-namespace-hexagonbittracker-cpp-/registerrefs/#ab27b04aece4ccf3f7503b255745553ac">RegisterRefs</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) : Vector(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands()) &#123;</Highlight></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> i = 0, n = Vector.size(); i &lt; n; ++i) &#123;</Highlight></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><Highlight kind="normal">      const MachineOperand &amp;MO = MI.getOperand(i);</Highlight></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><Highlight kind="normal">      if (MO.isReg())</Highlight></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><Highlight kind="normal">        Vector&#91;i&#93; = BT::RegisterRef(MO);</Highlight></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// For indices that don&#39;t correspond to registers, the entry will</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// remain constructed via the default constructor.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174" lineLink="/docs/api/classes/anonymous-namespace-hexagonbittracker-cpp-/registerrefs/#a1f4fc3d56d7b8c676d945ec815f4c3c6"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">size&#95;t</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/anonymous-namespace-hexagonbittracker-cpp-/registerrefs/#a1f4fc3d56d7b8c676d945ec815f4c3c6">size</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Vector.size(); &#125;</Highlight></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176" lineLink="/docs/api/classes/anonymous-namespace-hexagonbittracker-cpp-/registerrefs/#ac3d05afe9e006733d9056aa030d57587"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/registerref">BT::RegisterRef</a> &amp;<a href="/docs/api/classes/anonymous-namespace-hexagonbittracker-cpp-/registerrefs/#ac3d05afe9e006733d9056aa030d57587">operator&#91;&#93;</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> n)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// The main purpose of this operator is to assert with bad argument.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(n &lt; Vector.size());</Highlight></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Vector&#91;n&#93;;</Highlight></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// end anonymous namespace</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185" lineLink="/docs/api/structs/llvm/hexagonevaluator/#a49b4d08c8b0024b97c7e090a0b3e50f6"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/hexagonevaluator/#a49b4d08c8b0024b97c7e090a0b3e50f6">HexagonEvaluator::evaluate</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><Highlight kind="normal">                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/hexagonevaluator/#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Inputs,</Highlight></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><Highlight kind="normal">                                <a href="/docs/api/structs/llvm/hexagonevaluator/#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Outputs)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/hexagon">Hexagon</a>;</Highlight></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumDefs = 0;</Highlight></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Basic correctness check: there should not be any defs with subregisters.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp;MO : <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.operands()) &#123;</Highlight></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!MO.isReg() || !MO.isDef())</Highlight></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">continue</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><Highlight kind="normal">    NumDefs++;</Highlight></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.getSubReg() == 0);</Highlight></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (NumDefs == 0)</Highlight></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opc = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</Highlight></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayLoad()) &#123;</Highlight></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Opc) &#123;</Highlight></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// These instructions may be marked as mayLoad, but they are generating</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// immediate values, so skip them.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CONST32:</Highlight></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CONST64:</Highlight></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> evaluateLoad(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Inputs, Outputs);</Highlight></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Check COPY instructions that copy formal parameters into virtual</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// registers. Such parameters can be sign- or zero-extended at the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// call site, and we should take advantage of this knowledge. The MRI</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// keeps a list of pairs of live-in physical and virtual registers,</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// which provides information about which virtual registers will hold</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// the argument values. The function will still contain instructions</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// defining those virtual registers, and in practice those are COPY</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// instructions from a physical to a virtual register. In such cases,</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// applying the argument extension to the virtual register can be seen</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// as simply mirroring the extension that had already been applied to</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// the physical register at the call site. If the defining instruction</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// was not a COPY, it would not be clear how to mirror that extension</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// on the callee&#39;s side. For that reason, only check COPY instructions</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// for potential extensions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCopy()) &#123;</Highlight></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (evaluateFormalCopy(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Inputs, Outputs))</Highlight></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Beyond this point, if any operand is a global, skip that instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The reason is that certain instructions that can take an immediate</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// operand can also have a global symbol in that operand. To avoid</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// checking what kind of operand a given instruction has individually</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// for each instruction, do it here. Global symbols as operands gene-</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// rally do not provide any useful information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp;MO : <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.operands()) &#123;</Highlight></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (MO.isGlobal() || MO.isBlockAddress() || MO.isSymbol() || MO.isJTI() ||</Highlight></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><Highlight kind="normal">        MO.isCPI())</Highlight></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><Highlight kind="normal">  RegisterRefs <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define op(i) MI.getOperand(i)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define rc(i) RegisterCell::ref(getCell(Reg&#91;i&#93;, Inputs))</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define im(i) MI.getOperand(i).getImm()</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// If the instruction has no register operands, skip it.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Reg.size() == 0)</Highlight></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Record result for register in operand 0</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> rr0 = &#91;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">,Reg&#93; (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/registercell">BT::RegisterCell</a> &amp;Val, <a href="/docs/api/structs/llvm/hexagonevaluator/#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Outputs)</Highlight></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><Highlight kind="normal">        -&gt; </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a8944fc547212f985ad3f9706eb5b8725">putCell</a>(Reg&#91;0&#93;, Val, Outputs);</Highlight></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Get the cell corresponding to the N-th operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> cop = &#91;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">, &amp;Reg, &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, &amp;Inputs&#93;(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>,</Highlight></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><Highlight kind="normal">                                        uint16&#95;t W) -&gt; <a href="/docs/api/structs/llvm/bittracker/registercell">BT::RegisterCell</a> &#123;</Highlight></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>);</Highlight></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.isImm())</Highlight></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getImm(), W);</Highlight></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.isReg())</Highlight></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/registercell/#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(0, W);</Highlight></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg&#91;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>&#93;) == W &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Register width mismatch&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>);</Highlight></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Extract RW low bits of the cell.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> lo = &#91;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">&#93; (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/registercell">BT::RegisterCell</a> &amp;RC, uint16&#95;t RW)</Highlight></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><Highlight kind="normal">        -&gt; <a href="/docs/api/structs/llvm/bittracker/registercell">BT::RegisterCell</a> &#123;</Highlight></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RW &lt;= RC.<a href="/docs/api/structs/llvm/bittracker/registercell/#a56acc95a5fa4a319c87879ce52766595">width</a>());</Highlight></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(RC, 0, RW);</Highlight></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Extract RW high bits of the cell.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> hi = &#91;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">&#93; (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/registercell">BT::RegisterCell</a> &amp;RC, uint16&#95;t RW)</Highlight></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><Highlight kind="normal">        -&gt; <a href="/docs/api/structs/llvm/bittracker/registercell">BT::RegisterCell</a> &#123;</Highlight></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><Highlight kind="normal">    uint16&#95;t W = RC.<a href="/docs/api/structs/llvm/bittracker/registercell/#a56acc95a5fa4a319c87879ce52766595">width</a>();</Highlight></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RW &lt;= W);</Highlight></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(RC, W-RW, W);</Highlight></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Extract N-th halfword (counting from the least significant position).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> half = &#91;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">&#93; (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/registercell">BT::RegisterCell</a> &amp;RC, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>)</Highlight></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><Highlight kind="normal">        -&gt; <a href="/docs/api/structs/llvm/bittracker/registercell">BT::RegisterCell</a> &#123;</Highlight></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>&#42;16+16 &lt;= RC.<a href="/docs/api/structs/llvm/bittracker/registercell/#a56acc95a5fa4a319c87879ce52766595">width</a>());</Highlight></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(RC, <a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>&#42;16, <a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>&#42;16+16);</Highlight></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Shuffle bits (pick even/odd from cells and merge into result).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a457abdc792a2b697c1031f09edb8492f">shuffle</a> = &#91;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">&#93; (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/registercell">BT::RegisterCell</a> &amp;Rs, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/registercell">BT::RegisterCell</a> &amp;Rt,</Highlight></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><Highlight kind="normal">                         uint16&#95;t BW, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Odd) -&gt; <a href="/docs/api/structs/llvm/bittracker/registercell">BT::RegisterCell</a> &#123;</Highlight></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><Highlight kind="normal">    uint16&#95;t <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Odd, Ws = Rs.<a href="/docs/api/structs/llvm/bittracker/registercell/#a56acc95a5fa4a319c87879ce52766595">width</a>();</Highlight></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ws == Rt.<a href="/docs/api/structs/llvm/bittracker/registercell/#a56acc95a5fa4a319c87879ce52766595">width</a>());</Highlight></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(Rt, <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>&#42;BW, <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>&#42;BW+BW).<a href="/docs/api/structs/llvm/bittracker/registercell/#a1385460950e6fe590c5913ba8c9dbe90">cat</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(Rs, <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>&#42;BW, <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>&#42;BW+BW));</Highlight></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2;</Highlight></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">while</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>&#42;BW &lt; Ws) &#123;</Highlight></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><Highlight kind="normal">      RC.<a href="/docs/api/structs/llvm/bittracker/registercell/#a1385460950e6fe590c5913ba8c9dbe90">cat</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(Rt, <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>&#42;BW, <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>&#42;BW+BW)).<a href="/docs/api/structs/llvm/bittracker/registercell/#a1385460950e6fe590c5913ba8c9dbe90">cat</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(Rs, <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>&#42;BW, <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>&#42;BW+BW));</Highlight></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2;</Highlight></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> RC;</Highlight></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The bitwidth of the 0th operand. In most (if not all) of the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// instructions below, the 0th operand is the defined register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Pre-compute the bitwidth here, because it is needed in many cases</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// cases below.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><Highlight kind="normal">  uint16&#95;t W0 = (Reg&#91;0&#93;.Reg != 0) ? <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg&#91;0&#93;) : 0;</Highlight></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Register id of the 0th operand. It can be 0</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Reg0 = Reg&#91;0&#93;.Reg;</Highlight></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Opc) &#123;</Highlight></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Transfer immediate:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;tfrsi:</Highlight></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;tfrpi:</Highlight></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CONST32:</Highlight></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CONST64:</Highlight></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), Outputs);</Highlight></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> PS&#95;false:</Highlight></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a>(W0).fill(0, W0, BT::BitValue::Zero), Outputs);</Highlight></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> PS&#95;true:</Highlight></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a>(W0).fill(0, W0, BT::BitValue::One), Outputs);</Highlight></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> PS&#95;fi: &#123;</Highlight></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><Highlight kind="normal">      </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> FI = <a href="#a0ee73ba17c3a2cb54752905e99d77357">op</a>(1).getIndex();</Highlight></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><Highlight kind="normal">      </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> Off = <a href="#a0ee73ba17c3a2cb54752905e99d77357">op</a>(2).getImm();</Highlight></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331"><Highlight kind="normal">      </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#a2e38c85003a042421cde1647632d0b72">A</a> = <a href="/docs/api/structs/llvm/hexagonevaluator/#a6bd44a21a5a54d02b58db73756788c04">MFI</a>.getObjectAlign(FI).value() + std::abs(Off);</Highlight></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332"><Highlight kind="normal">      </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> L = <a href="/docs/api/namespaces/llvm/#a57d2f9ee99e9e68cff564d0d579c8163">llvm::countr&#95;zero</a>(<a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#a2e38c85003a042421cde1647632d0b72">A</a>);</Highlight></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/registercell/#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(Reg&#91;0&#93;.Reg, W0);</Highlight></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334"><Highlight kind="normal">      RC.<a href="/docs/api/structs/llvm/bittracker/registercell/#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(0, L, BT::BitValue::Zero);</Highlight></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Transfer register:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;tfr:</Highlight></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;tfrp:</Highlight></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;pxfer&#95;map:</Highlight></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), Outputs);</Highlight></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;tfrpr: &#123;</Highlight></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345"><Highlight kind="normal">      uint16&#95;t RW = W0;</Highlight></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><Highlight kind="normal">      uint16&#95;t PW = 8; </Highlight><Highlight kind="comment">// XXX Pred size: getRegBitWidth(Reg&#91;1&#93;);</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PW &lt;= RW);</Highlight></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> PC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 0, PW);</Highlight></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a>(RW).<a href="/docs/api/structs/llvm/bittracker/registercell/#ab436b1402523817d32ee31d1d7eb7a0c">insert</a>(PC, <a href="/docs/api/structs/llvm/bittracker/bitmask">BT::BitMask</a>(0, PW-1));</Highlight></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350"><Highlight kind="normal">      RC.<a href="/docs/api/structs/llvm/bittracker/registercell/#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(PW, RW, BT::BitValue::Zero);</Highlight></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;tfrrp: &#123;</Highlight></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354"><Highlight kind="normal">      uint16&#95;t RW = W0;</Highlight></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"><Highlight kind="normal">      uint16&#95;t PW = 8; </Highlight><Highlight kind="comment">// XXX Pred size: getRegBitWidth(Reg&#91;1&#93;);</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/registercell/#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(Reg&#91;0&#93;.Reg, RW);</Highlight></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357"><Highlight kind="normal">      RC.<a href="/docs/api/structs/llvm/bittracker/registercell/#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(PW, RW, BT::BitValue::Zero);</Highlight></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aceb7efc236b586c36f36b047db000db9">eINS</a>(RC, <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 0, PW), 0), Outputs);</Highlight></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Arithmetic:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;abs:</Highlight></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;absp:</Highlight></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// TODO</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;addsp: &#123;</Highlight></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"><Highlight kind="normal">      uint16&#95;t W1 = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg&#91;1&#93;);</Highlight></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(W0 == 64 &amp;&amp; W1 == 32);</Highlight></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> CW = <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a>(W0).<a href="/docs/api/structs/llvm/bittracker/registercell/#ab436b1402523817d32ee31d1d7eb7a0c">insert</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/bitmask">BT::BitMask</a>(0, W1-1));</Highlight></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(CW, W1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2));</Highlight></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;add:</Highlight></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;addp:</Highlight></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</Highlight></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;addi:</Highlight></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0)), Outputs);</Highlight></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S4&#95;addi&#95;asl&#95;ri: &#123;</Highlight></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</Highlight></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S4&#95;addi&#95;lsr&#95;ri: &#123;</Highlight></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</Highlight></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S4&#95;addaddi: &#123;</Highlight></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0)));</Highlight></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;mpyri&#95;addi: &#123;</Highlight></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> M = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0));</Highlight></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), lo(M, W0));</Highlight></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;mpyrr&#95;addi: &#123;</Highlight></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> M = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3));</Highlight></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), lo(M, W0));</Highlight></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;mpyri&#95;addr&#95;u2: &#123;</Highlight></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> M = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3));</Highlight></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), lo(M, W0));</Highlight></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;mpyri&#95;addr: &#123;</Highlight></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> M = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0));</Highlight></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), lo(M, W0));</Highlight></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;mpyrr&#95;addr: &#123;</Highlight></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> M = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3));</Highlight></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), lo(M, W0));</Highlight></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S4&#95;subaddi: &#123;</Highlight></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)));</Highlight></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;accii: &#123;</Highlight></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0)));</Highlight></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;acci: &#123;</Highlight></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)));</Highlight></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;subacc: &#123;</Highlight></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)));</Highlight></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;addasl&#95;rrri: &#123;</Highlight></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</Highlight></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C4&#95;addipc: &#123;</Highlight></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RPC = <a href="/docs/api/structs/llvm/bittracker/registercell/#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(Reg&#91;0&#93;.Reg, W0);</Highlight></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"><Highlight kind="normal">      RPC.<a href="/docs/api/structs/llvm/bittracker/registercell/#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(0, 2, BT::BitValue::Zero);</Highlight></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(RPC, <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0)), Outputs);</Highlight></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;sub:</Highlight></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;subp:</Highlight></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</Highlight></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;subri:</Highlight></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</Highlight></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S4&#95;subi&#95;asl&#95;ri: &#123;</Highlight></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</Highlight></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S4&#95;subi&#95;lsr&#95;ri: &#123;</Highlight></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</Highlight></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;naccii: &#123;</Highlight></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0)));</Highlight></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;nacci: &#123;</Highlight></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)));</Highlight></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// 32-bit negation is done by &quot;Rd = A2&#95;subri 0, Rs&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;negp:</Highlight></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(0, W0), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1)), Outputs);</Highlight></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;mpy&#95;up: &#123;</Highlight></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> M = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2));</Highlight></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(hi(M, W0), Outputs);</Highlight></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;dpmpyss&#95;s0:</Highlight></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</Highlight></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;dpmpyss&#95;acc&#95;s0:</Highlight></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;dpmpyss&#95;nac&#95;s0:</Highlight></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;mpyi: &#123;</Highlight></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> M = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2));</Highlight></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(lo(M, W0), Outputs);</Highlight></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;macsip: &#123;</Highlight></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> M = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0));</Highlight></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), lo(M, W0));</Highlight></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;macsin: &#123;</Highlight></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> M = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0));</Highlight></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), lo(M, W0));</Highlight></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;maci: &#123;</Highlight></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> M = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3));</Highlight></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), lo(M, W0));</Highlight></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;mnaci: &#123;</Highlight></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> M = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3));</Highlight></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), lo(M, W0));</Highlight></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;mpysmi: &#123;</Highlight></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> M = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0));</Highlight></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(lo(M, 32), Outputs);</Highlight></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;mpysin: &#123;</Highlight></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> M = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(-<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0));</Highlight></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(lo(M, 32), Outputs);</Highlight></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;mpysip: &#123;</Highlight></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> M = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0));</Highlight></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(lo(M, 32), Outputs);</Highlight></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;mpyu&#95;up: &#123;</Highlight></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> M = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a518631233431d2324f15075cf91ffab2">eMLU</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2));</Highlight></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(hi(M, W0), Outputs);</Highlight></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;dpmpyuu&#95;s0:</Highlight></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a518631233431d2324f15075cf91ffab2">eMLU</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</Highlight></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;dpmpyuu&#95;acc&#95;s0:</Highlight></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a518631233431d2324f15075cf91ffab2">eMLU</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M2&#95;dpmpyuu&#95;nac&#95;s0:</Highlight></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a518631233431d2324f15075cf91ffab2">eMLU</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"><Highlight kind="normal">    </Highlight><Highlight kind="comment">//case M2&#95;mpysu&#95;up:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Logical/bitwise:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;andir:</Highlight></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0)), Outputs);</Highlight></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;and:</Highlight></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;andp:</Highlight></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</Highlight></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A4&#95;andn:</Highlight></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A4&#95;andnp:</Highlight></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2))), Outputs);</Highlight></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S4&#95;andi&#95;asl&#95;ri: &#123;</Highlight></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</Highlight></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S4&#95;andi&#95;lsr&#95;ri: &#123;</Highlight></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</Highlight></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;and&#95;and:</Highlight></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;and&#95;andn:</Highlight></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)))), Outputs);</Highlight></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;and&#95;or:</Highlight></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;and&#95;xor:</Highlight></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;orir:</Highlight></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0)), Outputs);</Highlight></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;or:</Highlight></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;orp:</Highlight></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</Highlight></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A4&#95;orn:</Highlight></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A4&#95;ornp:</Highlight></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2))), Outputs);</Highlight></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S4&#95;ori&#95;asl&#95;ri: &#123;</Highlight></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</Highlight></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S4&#95;ori&#95;lsr&#95;ri: &#123;</Highlight></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</Highlight></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;or&#95;and:</Highlight></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;or&#95;andn:</Highlight></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)))), Outputs);</Highlight></CodeLine>
<Link id="l00571" /><CodeLine lineNumber="571"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S4&#95;or&#95;andi:</Highlight></CodeLine>
<Link id="l00572" /><CodeLine lineNumber="572"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S4&#95;or&#95;andix: &#123;</Highlight></CodeLine>
<Link id="l00573" /><CodeLine lineNumber="573"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0)));</Highlight></CodeLine>
<Link id="l00574" /><CodeLine lineNumber="574"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00575" /><CodeLine lineNumber="575"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00576" /><CodeLine lineNumber="576"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S4&#95;or&#95;ori: &#123;</Highlight></CodeLine>
<Link id="l00577" /><CodeLine lineNumber="577"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0)));</Highlight></CodeLine>
<Link id="l00578" /><CodeLine lineNumber="578"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00579" /><CodeLine lineNumber="579"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00580" /><CodeLine lineNumber="580"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;or&#95;or:</Highlight></CodeLine>
<Link id="l00581" /><CodeLine lineNumber="581"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00582" /><CodeLine lineNumber="582"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;or&#95;xor:</Highlight></CodeLine>
<Link id="l00583" /><CodeLine lineNumber="583"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00584" /><CodeLine lineNumber="584"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;xor:</Highlight></CodeLine>
<Link id="l00585" /><CodeLine lineNumber="585"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;xorp:</Highlight></CodeLine>
<Link id="l00586" /><CodeLine lineNumber="586"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</Highlight></CodeLine>
<Link id="l00587" /><CodeLine lineNumber="587"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;xor&#95;and:</Highlight></CodeLine>
<Link id="l00588" /><CodeLine lineNumber="588"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00589" /><CodeLine lineNumber="589"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;xor&#95;andn:</Highlight></CodeLine>
<Link id="l00590" /><CodeLine lineNumber="590"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)))), Outputs);</Highlight></CodeLine>
<Link id="l00591" /><CodeLine lineNumber="591"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;xor&#95;or:</Highlight></CodeLine>
<Link id="l00592" /><CodeLine lineNumber="592"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00593" /><CodeLine lineNumber="593"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> M4&#95;xor&#95;xacc:</Highlight></CodeLine>
<Link id="l00594" /><CodeLine lineNumber="594"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00595" /><CodeLine lineNumber="595"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;not:</Highlight></CodeLine>
<Link id="l00596" /><CodeLine lineNumber="596"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;notp:</Highlight></CodeLine>
<Link id="l00597" /><CodeLine lineNumber="597"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1)), Outputs);</Highlight></CodeLine>
<Link id="l00598" /><CodeLine lineNumber="598"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00599" /><CodeLine lineNumber="599"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asl&#95;i&#95;r:</Highlight></CodeLine>
<Link id="l00600" /><CodeLine lineNumber="600"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asl&#95;i&#95;p:</Highlight></CodeLine>
<Link id="l00601" /><CodeLine lineNumber="601"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2)), Outputs);</Highlight></CodeLine>
<Link id="l00602" /><CodeLine lineNumber="602"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;aslh:</Highlight></CodeLine>
<Link id="l00603" /><CodeLine lineNumber="603"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 16), Outputs);</Highlight></CodeLine>
<Link id="l00604" /><CodeLine lineNumber="604"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asl&#95;i&#95;r&#95;acc:</Highlight></CodeLine>
<Link id="l00605" /><CodeLine lineNumber="605"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asl&#95;i&#95;p&#95;acc:</Highlight></CodeLine>
<Link id="l00606" /><CodeLine lineNumber="606"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00607" /><CodeLine lineNumber="607"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asl&#95;i&#95;r&#95;nac:</Highlight></CodeLine>
<Link id="l00608" /><CodeLine lineNumber="608"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asl&#95;i&#95;p&#95;nac:</Highlight></CodeLine>
<Link id="l00609" /><CodeLine lineNumber="609"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00610" /><CodeLine lineNumber="610"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asl&#95;i&#95;r&#95;and:</Highlight></CodeLine>
<Link id="l00611" /><CodeLine lineNumber="611"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asl&#95;i&#95;p&#95;and:</Highlight></CodeLine>
<Link id="l00612" /><CodeLine lineNumber="612"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00613" /><CodeLine lineNumber="613"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asl&#95;i&#95;r&#95;or:</Highlight></CodeLine>
<Link id="l00614" /><CodeLine lineNumber="614"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asl&#95;i&#95;p&#95;or:</Highlight></CodeLine>
<Link id="l00615" /><CodeLine lineNumber="615"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00616" /><CodeLine lineNumber="616"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asl&#95;i&#95;r&#95;xacc:</Highlight></CodeLine>
<Link id="l00617" /><CodeLine lineNumber="617"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asl&#95;i&#95;p&#95;xacc:</Highlight></CodeLine>
<Link id="l00618" /><CodeLine lineNumber="618"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00619" /><CodeLine lineNumber="619"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asl&#95;i&#95;vh:</Highlight></CodeLine>
<Link id="l00620" /><CodeLine lineNumber="620"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asl&#95;i&#95;vw:</Highlight></CodeLine>
<Link id="l00621" /><CodeLine lineNumber="621"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// TODO</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00622" /><CodeLine lineNumber="622"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00623" /><CodeLine lineNumber="623"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00624" /><CodeLine lineNumber="624"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asr&#95;i&#95;r:</Highlight></CodeLine>
<Link id="l00625" /><CodeLine lineNumber="625"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asr&#95;i&#95;p:</Highlight></CodeLine>
<Link id="l00626" /><CodeLine lineNumber="626"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2)), Outputs);</Highlight></CodeLine>
<Link id="l00627" /><CodeLine lineNumber="627"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;asrh:</Highlight></CodeLine>
<Link id="l00628" /><CodeLine lineNumber="628"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 16), Outputs);</Highlight></CodeLine>
<Link id="l00629" /><CodeLine lineNumber="629"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asr&#95;i&#95;r&#95;acc:</Highlight></CodeLine>
<Link id="l00630" /><CodeLine lineNumber="630"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asr&#95;i&#95;p&#95;acc:</Highlight></CodeLine>
<Link id="l00631" /><CodeLine lineNumber="631"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00632" /><CodeLine lineNumber="632"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asr&#95;i&#95;r&#95;nac:</Highlight></CodeLine>
<Link id="l00633" /><CodeLine lineNumber="633"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asr&#95;i&#95;p&#95;nac:</Highlight></CodeLine>
<Link id="l00634" /><CodeLine lineNumber="634"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00635" /><CodeLine lineNumber="635"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asr&#95;i&#95;r&#95;and:</Highlight></CodeLine>
<Link id="l00636" /><CodeLine lineNumber="636"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asr&#95;i&#95;p&#95;and:</Highlight></CodeLine>
<Link id="l00637" /><CodeLine lineNumber="637"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00638" /><CodeLine lineNumber="638"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asr&#95;i&#95;r&#95;or:</Highlight></CodeLine>
<Link id="l00639" /><CodeLine lineNumber="639"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asr&#95;i&#95;p&#95;or:</Highlight></CodeLine>
<Link id="l00640" /><CodeLine lineNumber="640"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00641" /><CodeLine lineNumber="641"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asr&#95;i&#95;r&#95;rnd: &#123;</Highlight></CodeLine>
<Link id="l00642" /><CodeLine lineNumber="642"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// The input is first sign-extended to 64 bits, then the output</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00643" /><CodeLine lineNumber="643"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// is truncated back to 32 bits.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00644" /><CodeLine lineNumber="644"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(W0 == 32);</Highlight></CodeLine>
<Link id="l00645" /><CodeLine lineNumber="645"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> XC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1).cat(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(0, W0)), W0);</Highlight></CodeLine>
<Link id="l00646" /><CodeLine lineNumber="646"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(XC, <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2)), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(1, 2&#42;W0)), 1);</Highlight></CodeLine>
<Link id="l00647" /><CodeLine lineNumber="647"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(RC, 0, W0), Outputs);</Highlight></CodeLine>
<Link id="l00648" /><CodeLine lineNumber="648"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00649" /><CodeLine lineNumber="649"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asr&#95;i&#95;r&#95;rnd&#95;goodsyntax: &#123;</Highlight></CodeLine>
<Link id="l00650" /><CodeLine lineNumber="650"><Highlight kind="normal">      int64&#95;t S = <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2);</Highlight></CodeLine>
<Link id="l00651" /><CodeLine lineNumber="651"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (S == 0)</Highlight></CodeLine>
<Link id="l00652" /><CodeLine lineNumber="652"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), Outputs);</Highlight></CodeLine>
<Link id="l00653" /><CodeLine lineNumber="653"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Result: S2&#95;asr&#95;i&#95;r&#95;rnd Rs, u5-1</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00654" /><CodeLine lineNumber="654"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> XC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1).cat(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(0, W0)), W0);</Highlight></CodeLine>
<Link id="l00655" /><CodeLine lineNumber="655"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(XC, S-1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(1, 2&#42;W0)), 1);</Highlight></CodeLine>
<Link id="l00656" /><CodeLine lineNumber="656"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(RC, 0, W0), Outputs);</Highlight></CodeLine>
<Link id="l00657" /><CodeLine lineNumber="657"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00658" /><CodeLine lineNumber="658"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asr&#95;r&#95;vh:</Highlight></CodeLine>
<Link id="l00659" /><CodeLine lineNumber="659"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asr&#95;i&#95;vw:</Highlight></CodeLine>
<Link id="l00660" /><CodeLine lineNumber="660"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;asr&#95;i&#95;svw&#95;trun:</Highlight></CodeLine>
<Link id="l00661" /><CodeLine lineNumber="661"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// TODO</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00662" /><CodeLine lineNumber="662"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00663" /><CodeLine lineNumber="663"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00664" /><CodeLine lineNumber="664"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;lsr&#95;i&#95;r:</Highlight></CodeLine>
<Link id="l00665" /><CodeLine lineNumber="665"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;lsr&#95;i&#95;p:</Highlight></CodeLine>
<Link id="l00666" /><CodeLine lineNumber="666"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2)), Outputs);</Highlight></CodeLine>
<Link id="l00667" /><CodeLine lineNumber="667"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;lsr&#95;i&#95;r&#95;acc:</Highlight></CodeLine>
<Link id="l00668" /><CodeLine lineNumber="668"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;lsr&#95;i&#95;p&#95;acc:</Highlight></CodeLine>
<Link id="l00669" /><CodeLine lineNumber="669"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00670" /><CodeLine lineNumber="670"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;lsr&#95;i&#95;r&#95;nac:</Highlight></CodeLine>
<Link id="l00671" /><CodeLine lineNumber="671"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;lsr&#95;i&#95;p&#95;nac:</Highlight></CodeLine>
<Link id="l00672" /><CodeLine lineNumber="672"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00673" /><CodeLine lineNumber="673"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;lsr&#95;i&#95;r&#95;and:</Highlight></CodeLine>
<Link id="l00674" /><CodeLine lineNumber="674"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;lsr&#95;i&#95;p&#95;and:</Highlight></CodeLine>
<Link id="l00675" /><CodeLine lineNumber="675"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00676" /><CodeLine lineNumber="676"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;lsr&#95;i&#95;r&#95;or:</Highlight></CodeLine>
<Link id="l00677" /><CodeLine lineNumber="677"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;lsr&#95;i&#95;p&#95;or:</Highlight></CodeLine>
<Link id="l00678" /><CodeLine lineNumber="678"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00679" /><CodeLine lineNumber="679"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;lsr&#95;i&#95;r&#95;xacc:</Highlight></CodeLine>
<Link id="l00680" /><CodeLine lineNumber="680"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;lsr&#95;i&#95;p&#95;xacc:</Highlight></CodeLine>
<Link id="l00681" /><CodeLine lineNumber="681"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00682" /><CodeLine lineNumber="682"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00683" /><CodeLine lineNumber="683"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;clrbit&#95;i: &#123;</Highlight></CodeLine>
<Link id="l00684" /><CodeLine lineNumber="684"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</Highlight></CodeLine>
<Link id="l00685" /><CodeLine lineNumber="685"><Highlight kind="normal">      RC&#91;<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2)&#93; = BT::BitValue::Zero;</Highlight></CodeLine>
<Link id="l00686" /><CodeLine lineNumber="686"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00687" /><CodeLine lineNumber="687"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00688" /><CodeLine lineNumber="688"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;setbit&#95;i: &#123;</Highlight></CodeLine>
<Link id="l00689" /><CodeLine lineNumber="689"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</Highlight></CodeLine>
<Link id="l00690" /><CodeLine lineNumber="690"><Highlight kind="normal">      RC&#91;<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2)&#93; = BT::BitValue::One;</Highlight></CodeLine>
<Link id="l00691" /><CodeLine lineNumber="691"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00692" /><CodeLine lineNumber="692"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00693" /><CodeLine lineNumber="693"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;togglebit&#95;i: &#123;</Highlight></CodeLine>
<Link id="l00694" /><CodeLine lineNumber="694"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</Highlight></CodeLine>
<Link id="l00695" /><CodeLine lineNumber="695"><Highlight kind="normal">      uint16&#95;t BX = <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2);</Highlight></CodeLine>
<Link id="l00696" /><CodeLine lineNumber="696"><Highlight kind="normal">      RC&#91;BX&#93; = RC&#91;BX&#93;.is(0) ? BT::BitValue::One</Highlight></CodeLine>
<Link id="l00697" /><CodeLine lineNumber="697"><Highlight kind="normal">                            : RC&#91;BX&#93;.is(1) ? BT::BitValue::Zero</Highlight></CodeLine>
<Link id="l00698" /><CodeLine lineNumber="698"><Highlight kind="normal">                                           : BT::BitValue::self();</Highlight></CodeLine>
<Link id="l00699" /><CodeLine lineNumber="699"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00700" /><CodeLine lineNumber="700"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00701" /><CodeLine lineNumber="701"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00702" /><CodeLine lineNumber="702"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A4&#95;bitspliti: &#123;</Highlight></CodeLine>
<Link id="l00703" /><CodeLine lineNumber="703"><Highlight kind="normal">      uint16&#95;t W1 = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg&#91;1&#93;);</Highlight></CodeLine>
<Link id="l00704" /><CodeLine lineNumber="704"><Highlight kind="normal">      uint16&#95;t BX = <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2);</Highlight></CodeLine>
<Link id="l00705" /><CodeLine lineNumber="705"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Res.uw&#91;1&#93; = Rs&#91;bx+1:&#93;, Res.uw&#91;0&#93; = Rs&#91;0:bx&#93;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00706" /><CodeLine lineNumber="706"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/bitvalue">BT::BitValue</a> Zero = BT::BitValue::Zero;</Highlight></CodeLine>
<Link id="l00707" /><CodeLine lineNumber="707"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RZ = <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a>(W0).<a href="/docs/api/structs/llvm/bittracker/registercell/#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(BX, W1, Zero)</Highlight></CodeLine>
<Link id="l00708" /><CodeLine lineNumber="708"><Highlight kind="normal">                                        .<a href="/docs/api/structs/llvm/bittracker/registercell/#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(W1+(W1-BX), W0, Zero);</Highlight></CodeLine>
<Link id="l00709" /><CodeLine lineNumber="709"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> BF1 = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 0, BX), BF2 = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), BX, W1);</Highlight></CodeLine>
<Link id="l00710" /><CodeLine lineNumber="710"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aceb7efc236b586c36f36b047db000db9">eINS</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aceb7efc236b586c36f36b047db000db9">eINS</a>(RZ, BF1, 0), BF2, W1);</Highlight></CodeLine>
<Link id="l00711" /><CodeLine lineNumber="711"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00712" /><CodeLine lineNumber="712"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00713" /><CodeLine lineNumber="713"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S4&#95;extract:</Highlight></CodeLine>
<Link id="l00714" /><CodeLine lineNumber="714"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S4&#95;extractp:</Highlight></CodeLine>
<Link id="l00715" /><CodeLine lineNumber="715"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;extractu:</Highlight></CodeLine>
<Link id="l00716" /><CodeLine lineNumber="716"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;extractup: &#123;</Highlight></CodeLine>
<Link id="l00717" /><CodeLine lineNumber="717"><Highlight kind="normal">      uint16&#95;t Wd = <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2), Of = <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3);</Highlight></CodeLine>
<Link id="l00718" /><CodeLine lineNumber="718"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Wd &lt;= W0);</Highlight></CodeLine>
<Link id="l00719" /><CodeLine lineNumber="719"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Wd == 0)</Highlight></CodeLine>
<Link id="l00720" /><CodeLine lineNumber="720"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(0, W0), Outputs);</Highlight></CodeLine>
<Link id="l00721" /><CodeLine lineNumber="721"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// If the width extends beyond the register size, pad the register</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00722" /><CodeLine lineNumber="722"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// with 0 bits.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00723" /><CodeLine lineNumber="723"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> Pad = (Wd+Of &gt; W0) ? <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1).cat(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(0, Wd+Of-W0)) : <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</Highlight></CodeLine>
<Link id="l00724" /><CodeLine lineNumber="724"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> Ext = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(Pad, Of, Wd+Of);</Highlight></CodeLine>
<Link id="l00725" /><CodeLine lineNumber="725"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Ext is short, need to extend it with 0s or sign bit.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00726" /><CodeLine lineNumber="726"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a>(W0).<a href="/docs/api/structs/llvm/bittracker/registercell/#ab436b1402523817d32ee31d1d7eb7a0c">insert</a>(Ext, <a href="/docs/api/structs/llvm/bittracker/bitmask">BT::BitMask</a>(0, Wd-1));</Highlight></CodeLine>
<Link id="l00727" /><CodeLine lineNumber="727"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Opc == S2&#95;extractu || Opc == S2&#95;extractup)</Highlight></CodeLine>
<Link id="l00728" /><CodeLine lineNumber="728"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a57424565b80f4f8fef7b5a8e11735f34">eZXT</a>(RC, Wd), Outputs);</Highlight></CodeLine>
<Link id="l00729" /><CodeLine lineNumber="729"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(RC, Wd), Outputs);</Highlight></CodeLine>
<Link id="l00730" /><CodeLine lineNumber="730"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00731" /><CodeLine lineNumber="731"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;insert:</Highlight></CodeLine>
<Link id="l00732" /><CodeLine lineNumber="732"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;insertp: &#123;</Highlight></CodeLine>
<Link id="l00733" /><CodeLine lineNumber="733"><Highlight kind="normal">      uint16&#95;t Wd = <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(3), Of = <a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(4);</Highlight></CodeLine>
<Link id="l00734" /><CodeLine lineNumber="734"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Wd &lt; W0 &amp;&amp; Of &lt; W0);</Highlight></CodeLine>
<Link id="l00735" /><CodeLine lineNumber="735"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// If Wd+Of exceeds W0, the inserted bits are truncated.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00736" /><CodeLine lineNumber="736"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Wd+Of &gt; W0)</Highlight></CodeLine>
<Link id="l00737" /><CodeLine lineNumber="737"><Highlight kind="normal">        Wd = W0-Of;</Highlight></CodeLine>
<Link id="l00738" /><CodeLine lineNumber="738"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Wd == 0)</Highlight></CodeLine>
<Link id="l00739" /><CodeLine lineNumber="739"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), Outputs);</Highlight></CodeLine>
<Link id="l00740" /><CodeLine lineNumber="740"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aceb7efc236b586c36f36b047db000db9">eINS</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), 0, Wd), Of), Outputs);</Highlight></CodeLine>
<Link id="l00741" /><CodeLine lineNumber="741"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00742" /><CodeLine lineNumber="742"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00743" /><CodeLine lineNumber="743"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Bit permutations:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00744" /><CodeLine lineNumber="744"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00745" /><CodeLine lineNumber="745"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;combineii:</Highlight></CodeLine>
<Link id="l00746" /><CodeLine lineNumber="746"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A4&#95;combineii:</Highlight></CodeLine>
<Link id="l00747" /><CodeLine lineNumber="747"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A4&#95;combineir:</Highlight></CodeLine>
<Link id="l00748" /><CodeLine lineNumber="748"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A4&#95;combineri:</Highlight></CodeLine>
<Link id="l00749" /><CodeLine lineNumber="749"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;combinew:</Highlight></CodeLine>
<Link id="l00750" /><CodeLine lineNumber="750"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> V6&#95;vcombine:</Highlight></CodeLine>
<Link id="l00751" /><CodeLine lineNumber="751"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(W0 % 2 == 0);</Highlight></CodeLine>
<Link id="l00752" /><CodeLine lineNumber="752"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(cop(2, W0/2).cat(cop(1, W0/2)), Outputs);</Highlight></CodeLine>
<Link id="l00753" /><CodeLine lineNumber="753"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;combine&#95;ll:</Highlight></CodeLine>
<Link id="l00754" /><CodeLine lineNumber="754"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;combine&#95;lh:</Highlight></CodeLine>
<Link id="l00755" /><CodeLine lineNumber="755"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;combine&#95;hl:</Highlight></CodeLine>
<Link id="l00756" /><CodeLine lineNumber="756"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;combine&#95;hh: &#123;</Highlight></CodeLine>
<Link id="l00757" /><CodeLine lineNumber="757"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(W0 == 32);</Highlight></CodeLine>
<Link id="l00758" /><CodeLine lineNumber="758"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg&#91;1&#93;) == 32 &amp;&amp; <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg&#91;2&#93;) == 32);</Highlight></CodeLine>
<Link id="l00759" /><CodeLine lineNumber="759"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Low half in the output is 0 for &#95;ll and &#95;hl, 1 otherwise:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00760" /><CodeLine lineNumber="760"><Highlight kind="normal">      </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> LoH = !(Opc == A2&#95;combine&#95;ll || Opc == A2&#95;combine&#95;hl);</Highlight></CodeLine>
<Link id="l00761" /><CodeLine lineNumber="761"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// High half in the output is 0 for &#95;ll and &#95;lh, 1 otherwise:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00762" /><CodeLine lineNumber="762"><Highlight kind="normal">      </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> HiH = !(Opc == A2&#95;combine&#95;ll || Opc == A2&#95;combine&#95;lh);</Highlight></CodeLine>
<Link id="l00763" /><CodeLine lineNumber="763"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> R1 = <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</Highlight></CodeLine>
<Link id="l00764" /><CodeLine lineNumber="764"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> <a href="/docs/api/files/include/include/llvm/include/llvm/support/mathextras-h/#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a> = <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2);</Highlight></CodeLine>
<Link id="l00765" /><CodeLine lineNumber="765"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = half(<a href="/docs/api/files/include/include/llvm/include/llvm/support/mathextras-h/#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>, LoH).<a href="/docs/api/structs/llvm/bittracker/registercell/#a1385460950e6fe590c5913ba8c9dbe90">cat</a>(half(R1, HiH));</Highlight></CodeLine>
<Link id="l00766" /><CodeLine lineNumber="766"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00767" /><CodeLine lineNumber="767"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00768" /><CodeLine lineNumber="768"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;packhl: &#123;</Highlight></CodeLine>
<Link id="l00769" /><CodeLine lineNumber="769"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(W0 == 64);</Highlight></CodeLine>
<Link id="l00770" /><CodeLine lineNumber="770"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg&#91;1&#93;) == 32 &amp;&amp; <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg&#91;2&#93;) == 32);</Highlight></CodeLine>
<Link id="l00771" /><CodeLine lineNumber="771"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> R1 = <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</Highlight></CodeLine>
<Link id="l00772" /><CodeLine lineNumber="772"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> <a href="/docs/api/files/include/include/llvm/include/llvm/support/mathextras-h/#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a> = <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2);</Highlight></CodeLine>
<Link id="l00773" /><CodeLine lineNumber="773"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = half(<a href="/docs/api/files/include/include/llvm/include/llvm/support/mathextras-h/#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>, 0).<a href="/docs/api/structs/llvm/bittracker/registercell/#a1385460950e6fe590c5913ba8c9dbe90">cat</a>(half(R1, 0)).<a href="/docs/api/structs/llvm/bittracker/registercell/#a1385460950e6fe590c5913ba8c9dbe90">cat</a>(half(<a href="/docs/api/files/include/include/llvm/include/llvm/support/mathextras-h/#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>, 1))</Highlight></CodeLine>
<Link id="l00774" /><CodeLine lineNumber="774"><Highlight kind="normal">                                   .<a href="/docs/api/structs/llvm/bittracker/registercell/#a1385460950e6fe590c5913ba8c9dbe90">cat</a>(half(R1, 1));</Highlight></CodeLine>
<Link id="l00775" /><CodeLine lineNumber="775"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00776" /><CodeLine lineNumber="776"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00777" /><CodeLine lineNumber="777"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;shuffeb: &#123;</Highlight></CodeLine>
<Link id="l00778" /><CodeLine lineNumber="778"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/namespaces/llvm/#a457abdc792a2b697c1031f09edb8492f">shuffle</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), 8, </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00779" /><CodeLine lineNumber="779"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00780" /><CodeLine lineNumber="780"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00781" /><CodeLine lineNumber="781"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;shuffeh: &#123;</Highlight></CodeLine>
<Link id="l00782" /><CodeLine lineNumber="782"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/namespaces/llvm/#a457abdc792a2b697c1031f09edb8492f">shuffle</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), 16, </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00783" /><CodeLine lineNumber="783"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00784" /><CodeLine lineNumber="784"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00785" /><CodeLine lineNumber="785"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;shuffob: &#123;</Highlight></CodeLine>
<Link id="l00786" /><CodeLine lineNumber="786"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/namespaces/llvm/#a457abdc792a2b697c1031f09edb8492f">shuffle</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), 8, </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00787" /><CodeLine lineNumber="787"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00788" /><CodeLine lineNumber="788"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00789" /><CodeLine lineNumber="789"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;shuffoh: &#123;</Highlight></CodeLine>
<Link id="l00790" /><CodeLine lineNumber="790"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/namespaces/llvm/#a457abdc792a2b697c1031f09edb8492f">shuffle</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), 16, </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00791" /><CodeLine lineNumber="791"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00792" /><CodeLine lineNumber="792"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00793" /><CodeLine lineNumber="793"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;mask: &#123;</Highlight></CodeLine>
<Link id="l00794" /><CodeLine lineNumber="794"><Highlight kind="normal">      uint16&#95;t WR = W0;</Highlight></CodeLine>
<Link id="l00795" /><CodeLine lineNumber="795"><Highlight kind="normal">      uint16&#95;t WP = 8; </Highlight><Highlight kind="comment">// XXX Pred size: getRegBitWidth(Reg&#91;1&#93;);</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00796" /><CodeLine lineNumber="796"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(WR == 64 &amp;&amp; WP == 8);</Highlight></CodeLine>
<Link id="l00797" /><CodeLine lineNumber="797"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> R1 = <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</Highlight></CodeLine>
<Link id="l00798" /><CodeLine lineNumber="798"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC(WR);</Highlight></CodeLine>
<Link id="l00799" /><CodeLine lineNumber="799"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (uint16&#95;t i = 0; i &lt; WP; ++i) &#123;</Highlight></CodeLine>
<Link id="l00800" /><CodeLine lineNumber="800"><Highlight kind="normal">        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/bitvalue">BT::BitValue</a> &amp;V = R1&#91;i&#93;;</Highlight></CodeLine>
<Link id="l00801" /><CodeLine lineNumber="801"><Highlight kind="normal">        <a href="/docs/api/structs/llvm/bittracker/bitvalue">BT::BitValue</a> <a href="/docs/api/files/lib/lib/support/md5-cpp/#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = (V.is(0) || V.is(1)) ? V : BT::BitValue::self();</Highlight></CodeLine>
<Link id="l00802" /><CodeLine lineNumber="802"><Highlight kind="normal">        RC.<a href="/docs/api/structs/llvm/bittracker/registercell/#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(i&#42;8, i&#42;8+8, <a href="/docs/api/files/lib/lib/support/md5-cpp/#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</Highlight></CodeLine>
<Link id="l00803" /><CodeLine lineNumber="803"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00804" /><CodeLine lineNumber="804"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00805" /><CodeLine lineNumber="805"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00806" /><CodeLine lineNumber="806"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00807" /><CodeLine lineNumber="807"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Mux:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00808" /><CodeLine lineNumber="808"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00809" /><CodeLine lineNumber="809"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;muxii:</Highlight></CodeLine>
<Link id="l00810" /><CodeLine lineNumber="810"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;muxir:</Highlight></CodeLine>
<Link id="l00811" /><CodeLine lineNumber="811"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;muxri:</Highlight></CodeLine>
<Link id="l00812" /><CodeLine lineNumber="812"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;mux: &#123;</Highlight></CodeLine>
<Link id="l00813" /><CodeLine lineNumber="813"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/bittracker/bitvalue">BT::BitValue</a> PC0 = <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1)&#91;0&#93;;</Highlight></CodeLine>
<Link id="l00814" /><CodeLine lineNumber="814"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> <a href="/docs/api/files/include/include/llvm/include/llvm/support/mathextras-h/#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a> = cop(2, W0);</Highlight></CodeLine>
<Link id="l00815" /><CodeLine lineNumber="815"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> R3 = cop(3, W0);</Highlight></CodeLine>
<Link id="l00816" /><CodeLine lineNumber="816"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (PC0.<a href="/docs/api/structs/llvm/bittracker/bitvalue/#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(0) || PC0.<a href="/docs/api/structs/llvm/bittracker/bitvalue/#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(1))</Highlight></CodeLine>
<Link id="l00817" /><CodeLine lineNumber="817"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/registercell/#a4e73984cdacfb5cd24df684bbe6af7a7">RegisterCell::ref</a>(PC0 ? <a href="/docs/api/files/include/include/llvm/include/llvm/support/mathextras-h/#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a> : R3), Outputs);</Highlight></CodeLine>
<Link id="l00818" /><CodeLine lineNumber="818"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/mathextras-h/#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>.meet(R3, Reg&#91;0&#93;.Reg);</Highlight></CodeLine>
<Link id="l00819" /><CodeLine lineNumber="819"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/files/include/include/llvm/include/llvm/support/mathextras-h/#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>, Outputs);</Highlight></CodeLine>
<Link id="l00820" /><CodeLine lineNumber="820"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00821" /><CodeLine lineNumber="821"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;vmux:</Highlight></CodeLine>
<Link id="l00822" /><CodeLine lineNumber="822"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// TODO</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00823" /><CodeLine lineNumber="823"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00824" /><CodeLine lineNumber="824"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00825" /><CodeLine lineNumber="825"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Sign- and zero-extension:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00826" /><CodeLine lineNumber="826"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00827" /><CodeLine lineNumber="827"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;sxtb:</Highlight></CodeLine>
<Link id="l00828" /><CodeLine lineNumber="828"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 8), Outputs);</Highlight></CodeLine>
<Link id="l00829" /><CodeLine lineNumber="829"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;sxth:</Highlight></CodeLine>
<Link id="l00830" /><CodeLine lineNumber="830"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 16), Outputs);</Highlight></CodeLine>
<Link id="l00831" /><CodeLine lineNumber="831"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;sxtw: &#123;</Highlight></CodeLine>
<Link id="l00832" /><CodeLine lineNumber="832"><Highlight kind="normal">      uint16&#95;t W1 = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg&#91;1&#93;);</Highlight></CodeLine>
<Link id="l00833" /><CodeLine lineNumber="833"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(W0 == 64 &amp;&amp; W1 == 32);</Highlight></CodeLine>
<Link id="l00834" /><CodeLine lineNumber="834"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1).cat(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(0, W1)), W1);</Highlight></CodeLine>
<Link id="l00835" /><CodeLine lineNumber="835"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00836" /><CodeLine lineNumber="836"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00837" /><CodeLine lineNumber="837"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;zxtb:</Highlight></CodeLine>
<Link id="l00838" /><CodeLine lineNumber="838"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a57424565b80f4f8fef7b5a8e11735f34">eZXT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 8), Outputs);</Highlight></CodeLine>
<Link id="l00839" /><CodeLine lineNumber="839"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;zxth:</Highlight></CodeLine>
<Link id="l00840" /><CodeLine lineNumber="840"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a57424565b80f4f8fef7b5a8e11735f34">eZXT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 16), Outputs);</Highlight></CodeLine>
<Link id="l00841" /><CodeLine lineNumber="841"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00842" /><CodeLine lineNumber="842"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Saturations</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00843" /><CodeLine lineNumber="843"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00844" /><CodeLine lineNumber="844"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;satb:</Highlight></CodeLine>
<Link id="l00845" /><CodeLine lineNumber="845"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(<a href="/docs/api/structs/llvm/bittracker/registercell/#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(0, W0).regify(Reg0), 8), Outputs);</Highlight></CodeLine>
<Link id="l00846" /><CodeLine lineNumber="846"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;sath:</Highlight></CodeLine>
<Link id="l00847" /><CodeLine lineNumber="847"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(<a href="/docs/api/structs/llvm/bittracker/registercell/#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(0, W0).regify(Reg0), 16), Outputs);</Highlight></CodeLine>
<Link id="l00848" /><CodeLine lineNumber="848"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;satub:</Highlight></CodeLine>
<Link id="l00849" /><CodeLine lineNumber="849"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a57424565b80f4f8fef7b5a8e11735f34">eZXT</a>(<a href="/docs/api/structs/llvm/bittracker/registercell/#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(0, W0).regify(Reg0), 8), Outputs);</Highlight></CodeLine>
<Link id="l00850" /><CodeLine lineNumber="850"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A2&#95;satuh:</Highlight></CodeLine>
<Link id="l00851" /><CodeLine lineNumber="851"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a57424565b80f4f8fef7b5a8e11735f34">eZXT</a>(<a href="/docs/api/structs/llvm/bittracker/registercell/#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(0, W0).regify(Reg0), 16), Outputs);</Highlight></CodeLine>
<Link id="l00852" /><CodeLine lineNumber="852"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00853" /><CodeLine lineNumber="853"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Bit count:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00854" /><CodeLine lineNumber="854"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00855" /><CodeLine lineNumber="855"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;cl0:</Highlight></CodeLine>
<Link id="l00856" /><CodeLine lineNumber="856"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;cl0p:</Highlight></CodeLine>
<Link id="l00857" /><CodeLine lineNumber="857"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Always produce a 32-bit result.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00858" /><CodeLine lineNumber="858"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6a2e09403daa9d3a9d40a68895e90aa9">eCLB</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="comment">/&#42;bit&#42;/</Highlight><Highlight kind="normal">, 32), Outputs);</Highlight></CodeLine>
<Link id="l00859" /><CodeLine lineNumber="859"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;cl1:</Highlight></CodeLine>
<Link id="l00860" /><CodeLine lineNumber="860"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;cl1p:</Highlight></CodeLine>
<Link id="l00861" /><CodeLine lineNumber="861"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6a2e09403daa9d3a9d40a68895e90aa9">eCLB</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="comment">/&#42;bit&#42;/</Highlight><Highlight kind="normal">, 32), Outputs);</Highlight></CodeLine>
<Link id="l00862" /><CodeLine lineNumber="862"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;clb:</Highlight></CodeLine>
<Link id="l00863" /><CodeLine lineNumber="863"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;clbp: &#123;</Highlight></CodeLine>
<Link id="l00864" /><CodeLine lineNumber="864"><Highlight kind="normal">      uint16&#95;t W1 = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg&#91;1&#93;);</Highlight></CodeLine>
<Link id="l00865" /><CodeLine lineNumber="865"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> R1 = <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</Highlight></CodeLine>
<Link id="l00866" /><CodeLine lineNumber="866"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/bittracker/bitvalue">BT::BitValue</a> TV = R1&#91;W1-1&#93;;</Highlight></CodeLine>
<Link id="l00867" /><CodeLine lineNumber="867"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TV.<a href="/docs/api/structs/llvm/bittracker/bitvalue/#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(0) || TV.<a href="/docs/api/structs/llvm/bittracker/bitvalue/#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(1))</Highlight></CodeLine>
<Link id="l00868" /><CodeLine lineNumber="868"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6a2e09403daa9d3a9d40a68895e90aa9">eCLB</a>(R1, TV, 32), Outputs);</Highlight></CodeLine>
<Link id="l00869" /><CodeLine lineNumber="869"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00870" /><CodeLine lineNumber="870"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00871" /><CodeLine lineNumber="871"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;ct0:</Highlight></CodeLine>
<Link id="l00872" /><CodeLine lineNumber="872"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;ct0p:</Highlight></CodeLine>
<Link id="l00873" /><CodeLine lineNumber="873"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a8fa571f010447594afbfb0dd92cdb917">eCTB</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="comment">/&#42;bit&#42;/</Highlight><Highlight kind="normal">, 32), Outputs);</Highlight></CodeLine>
<Link id="l00874" /><CodeLine lineNumber="874"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;ct1:</Highlight></CodeLine>
<Link id="l00875" /><CodeLine lineNumber="875"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;ct1p:</Highlight></CodeLine>
<Link id="l00876" /><CodeLine lineNumber="876"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a8fa571f010447594afbfb0dd92cdb917">eCTB</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="comment">/&#42;bit&#42;/</Highlight><Highlight kind="normal">, 32), Outputs);</Highlight></CodeLine>
<Link id="l00877" /><CodeLine lineNumber="877"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S5&#95;popcountp:</Highlight></CodeLine>
<Link id="l00878" /><CodeLine lineNumber="878"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// TODO</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00879" /><CodeLine lineNumber="879"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00880" /><CodeLine lineNumber="880"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00881" /><CodeLine lineNumber="881"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;all8: &#123;</Highlight></CodeLine>
<Link id="l00882" /><CodeLine lineNumber="882"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> P1 = <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</Highlight></CodeLine>
<Link id="l00883" /><CodeLine lineNumber="883"><Highlight kind="normal">      </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Has0 = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">, All1 = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00884" /><CodeLine lineNumber="884"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (uint16&#95;t i = 0; i &lt; 8</Highlight><Highlight kind="comment">/&#42;XXX&#42;/</Highlight><Highlight kind="normal">; ++i) &#123;</Highlight></CodeLine>
<Link id="l00885" /><CodeLine lineNumber="885"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!P1&#91;i&#93;.is(1))</Highlight></CodeLine>
<Link id="l00886" /><CodeLine lineNumber="886"><Highlight kind="normal">          All1 = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00887" /><CodeLine lineNumber="887"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!P1&#91;i&#93;.is(0))</Highlight></CodeLine>
<Link id="l00888" /><CodeLine lineNumber="888"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">continue</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00889" /><CodeLine lineNumber="889"><Highlight kind="normal">        Has0 = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00890" /><CodeLine lineNumber="890"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00891" /><CodeLine lineNumber="891"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00892" /><CodeLine lineNumber="892"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Has0 &amp;&amp; !All1)</Highlight></CodeLine>
<Link id="l00893" /><CodeLine lineNumber="893"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00894" /><CodeLine lineNumber="894"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC(W0);</Highlight></CodeLine>
<Link id="l00895" /><CodeLine lineNumber="895"><Highlight kind="normal">      RC.<a href="/docs/api/structs/llvm/bittracker/registercell/#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(0, W0, (All1 ? BT::BitValue::One : BT::BitValue::Zero));</Highlight></CodeLine>
<Link id="l00896" /><CodeLine lineNumber="896"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00897" /><CodeLine lineNumber="897"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00898" /><CodeLine lineNumber="898"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;any8: &#123;</Highlight></CodeLine>
<Link id="l00899" /><CodeLine lineNumber="899"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> P1 = <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</Highlight></CodeLine>
<Link id="l00900" /><CodeLine lineNumber="900"><Highlight kind="normal">      </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Has1 = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">, All0 = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00901" /><CodeLine lineNumber="901"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (uint16&#95;t i = 0; i &lt; 8</Highlight><Highlight kind="comment">/&#42;XXX&#42;/</Highlight><Highlight kind="normal">; ++i) &#123;</Highlight></CodeLine>
<Link id="l00902" /><CodeLine lineNumber="902"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!P1&#91;i&#93;.is(0))</Highlight></CodeLine>
<Link id="l00903" /><CodeLine lineNumber="903"><Highlight kind="normal">          All0 = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00904" /><CodeLine lineNumber="904"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!P1&#91;i&#93;.is(1))</Highlight></CodeLine>
<Link id="l00905" /><CodeLine lineNumber="905"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">continue</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00906" /><CodeLine lineNumber="906"><Highlight kind="normal">        Has1 = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00907" /><CodeLine lineNumber="907"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00908" /><CodeLine lineNumber="908"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00909" /><CodeLine lineNumber="909"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Has1 &amp;&amp; !All0)</Highlight></CodeLine>
<Link id="l00910" /><CodeLine lineNumber="910"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00911" /><CodeLine lineNumber="911"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC(W0);</Highlight></CodeLine>
<Link id="l00912" /><CodeLine lineNumber="912"><Highlight kind="normal">      RC.<a href="/docs/api/structs/llvm/bittracker/registercell/#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(0, W0, (Has1 ? BT::BitValue::One : BT::BitValue::Zero));</Highlight></CodeLine>
<Link id="l00913" /><CodeLine lineNumber="913"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(RC, Outputs);</Highlight></CodeLine>
<Link id="l00914" /><CodeLine lineNumber="914"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00915" /><CodeLine lineNumber="915"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;and:</Highlight></CodeLine>
<Link id="l00916" /><CodeLine lineNumber="916"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</Highlight></CodeLine>
<Link id="l00917" /><CodeLine lineNumber="917"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;andn:</Highlight></CodeLine>
<Link id="l00918" /><CodeLine lineNumber="918"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2))), Outputs);</Highlight></CodeLine>
<Link id="l00919" /><CodeLine lineNumber="919"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;not:</Highlight></CodeLine>
<Link id="l00920" /><CodeLine lineNumber="920"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1)), Outputs);</Highlight></CodeLine>
<Link id="l00921" /><CodeLine lineNumber="921"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;or:</Highlight></CodeLine>
<Link id="l00922" /><CodeLine lineNumber="922"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</Highlight></CodeLine>
<Link id="l00923" /><CodeLine lineNumber="923"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;orn:</Highlight></CodeLine>
<Link id="l00924" /><CodeLine lineNumber="924"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2))), Outputs);</Highlight></CodeLine>
<Link id="l00925" /><CodeLine lineNumber="925"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;xor:</Highlight></CodeLine>
<Link id="l00926" /><CodeLine lineNumber="926"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</Highlight></CodeLine>
<Link id="l00927" /><CodeLine lineNumber="927"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C4&#95;and&#95;and:</Highlight></CodeLine>
<Link id="l00928" /><CodeLine lineNumber="928"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00929" /><CodeLine lineNumber="929"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C4&#95;and&#95;andn:</Highlight></CodeLine>
<Link id="l00930" /><CodeLine lineNumber="930"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)))), Outputs);</Highlight></CodeLine>
<Link id="l00931" /><CodeLine lineNumber="931"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C4&#95;and&#95;or:</Highlight></CodeLine>
<Link id="l00932" /><CodeLine lineNumber="932"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00933" /><CodeLine lineNumber="933"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C4&#95;and&#95;orn:</Highlight></CodeLine>
<Link id="l00934" /><CodeLine lineNumber="934"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)))), Outputs);</Highlight></CodeLine>
<Link id="l00935" /><CodeLine lineNumber="935"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C4&#95;or&#95;and:</Highlight></CodeLine>
<Link id="l00936" /><CodeLine lineNumber="936"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00937" /><CodeLine lineNumber="937"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C4&#95;or&#95;andn:</Highlight></CodeLine>
<Link id="l00938" /><CodeLine lineNumber="938"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)))), Outputs);</Highlight></CodeLine>
<Link id="l00939" /><CodeLine lineNumber="939"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C4&#95;or&#95;or:</Highlight></CodeLine>
<Link id="l00940" /><CodeLine lineNumber="940"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</Highlight></CodeLine>
<Link id="l00941" /><CodeLine lineNumber="941"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C4&#95;or&#95;orn:</Highlight></CodeLine>
<Link id="l00942" /><CodeLine lineNumber="942"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)))), Outputs);</Highlight></CodeLine>
<Link id="l00943" /><CodeLine lineNumber="943"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;bitsclr:</Highlight></CodeLine>
<Link id="l00944" /><CodeLine lineNumber="944"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;bitsclri:</Highlight></CodeLine>
<Link id="l00945" /><CodeLine lineNumber="945"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C2&#95;bitsset:</Highlight></CodeLine>
<Link id="l00946" /><CodeLine lineNumber="946"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C4&#95;nbitsclr:</Highlight></CodeLine>
<Link id="l00947" /><CodeLine lineNumber="947"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C4&#95;nbitsclri:</Highlight></CodeLine>
<Link id="l00948" /><CodeLine lineNumber="948"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> C4&#95;nbitsset:</Highlight></CodeLine>
<Link id="l00949" /><CodeLine lineNumber="949"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// TODO</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00950" /><CodeLine lineNumber="950"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00951" /><CodeLine lineNumber="951"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S2&#95;tstbit&#95;i:</Highlight></CodeLine>
<Link id="l00952" /><CodeLine lineNumber="952"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> S4&#95;ntstbit&#95;i: &#123;</Highlight></CodeLine>
<Link id="l00953" /><CodeLine lineNumber="953"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/bittracker/bitvalue">BT::BitValue</a> V = <a href="#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1)&#91;<a href="#a2239343bf72ef6a991165363ac0386c3">im</a>(2)&#93;;</Highlight></CodeLine>
<Link id="l00954" /><CodeLine lineNumber="954"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (V.is(0) || V.is(1)) &#123;</Highlight></CodeLine>
<Link id="l00955" /><CodeLine lineNumber="955"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// If instruction is S2&#95;tstbit&#95;i, test for 1, otherwise test for 0</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00956" /><CodeLine lineNumber="956"><Highlight kind="normal">        </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> TV = (Opc == S2&#95;tstbit&#95;i);</Highlight></CodeLine>
<Link id="l00957" /><CodeLine lineNumber="957"><Highlight kind="normal">        <a href="/docs/api/structs/llvm/bittracker/bitvalue">BT::BitValue</a> <a href="/docs/api/files/lib/lib/support/md5-cpp/#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = V.is(TV) ? BT::BitValue::One : BT::BitValue::Zero;</Highlight></CodeLine>
<Link id="l00958" /><CodeLine lineNumber="958"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> rr0(<a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a>(W0).fill(0, W0, <a href="/docs/api/files/lib/lib/support/md5-cpp/#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>), Outputs);</Highlight></CodeLine>
<Link id="l00959" /><CodeLine lineNumber="959"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00960" /><CodeLine lineNumber="960"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00961" /><CodeLine lineNumber="961"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00962" /><CodeLine lineNumber="962"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00963" /><CodeLine lineNumber="963"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00964" /><CodeLine lineNumber="964"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// For instructions that define a single predicate registers, store</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00965" /><CodeLine lineNumber="965"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// the low 8 bits of the register only.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00966" /><CodeLine lineNumber="966"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> DefR = getUniqueDefVReg(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) &#123;</Highlight></CodeLine>
<Link id="l00967" /><CodeLine lineNumber="967"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6d5cfd7739a2939cd9418586c8aa1a3c">MRI</a>.getRegClass(DefR) == &amp;Hexagon::PredRegsRegClass) &#123;</Highlight></CodeLine>
<Link id="l00968" /><CodeLine lineNumber="968"><Highlight kind="normal">          <a href="/docs/api/structs/llvm/bittracker/registerref">BT::RegisterRef</a> PD(DefR, 0);</Highlight></CodeLine>
<Link id="l00969" /><CodeLine lineNumber="969"><Highlight kind="normal">          uint16&#95;t RW = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(PD);</Highlight></CodeLine>
<Link id="l00970" /><CodeLine lineNumber="970"><Highlight kind="normal">          uint16&#95;t PW = 8; </Highlight><Highlight kind="comment">// XXX Pred size: getRegBitWidth(Reg&#91;1&#93;);</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00971" /><CodeLine lineNumber="971"><Highlight kind="normal">          <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> RC = <a href="/docs/api/structs/llvm/bittracker/registercell/#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(DefR, RW);</Highlight></CodeLine>
<Link id="l00972" /><CodeLine lineNumber="972"><Highlight kind="normal">          RC.<a href="/docs/api/structs/llvm/bittracker/registercell/#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(PW, RW, BT::BitValue::Zero);</Highlight></CodeLine>
<Link id="l00973" /><CodeLine lineNumber="973"><Highlight kind="normal">          <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a8944fc547212f985ad3f9706eb5b8725">putCell</a>(PD, RC, Outputs);</Highlight></CodeLine>
<Link id="l00974" /><CodeLine lineNumber="974"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00975" /><CodeLine lineNumber="975"><Highlight kind="normal">        &#125;</Highlight></CodeLine>
<Link id="l00976" /><CodeLine lineNumber="976"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00977" /><CodeLine lineNumber="977"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> MachineEvaluator::evaluate(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Inputs, Outputs);</Highlight></CodeLine>
<Link id="l00978" /><CodeLine lineNumber="978"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00979" /><CodeLine lineNumber="979"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">  #undef im</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00980" /><CodeLine lineNumber="980"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">  #undef rc</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00981" /><CodeLine lineNumber="981"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">  #undef op</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00982" /><CodeLine lineNumber="982"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00983" /><CodeLine lineNumber="983"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00984" /><CodeLine lineNumber="984"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00985" /><CodeLine lineNumber="985" lineLink="/docs/api/structs/llvm/hexagonevaluator/#a6e8a4f85c8a56769ce682ff88d5b60f1"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/hexagonevaluator/#a49b4d08c8b0024b97c7e090a0b3e50f6">HexagonEvaluator::evaluate</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;BI,</Highlight></CodeLine>
<Link id="l00986" /><CodeLine lineNumber="986"><Highlight kind="normal">                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/hexagonevaluator/#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Inputs,</Highlight></CodeLine>
<Link id="l00987" /><CodeLine lineNumber="987"><Highlight kind="normal">                                <a href="/docs/api/structs/llvm/hexagonevaluator/#a495e6e7b2e94dda7aaea1eaeacc25570">BranchTargetList</a> &amp;Targets,</Highlight></CodeLine>
<Link id="l00988" /><CodeLine lineNumber="988"><Highlight kind="normal">                                </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> &amp;FallsThru)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00989" /><CodeLine lineNumber="989"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// We need to evaluate one branch at a time. TII::analyzeBranch checks</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00990" /><CodeLine lineNumber="990"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// all the branches in a basic block at once, so we cannot use it.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00991" /><CodeLine lineNumber="991"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opc = BI.<a href="/docs/api/classes/llvm/machineinstr/#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</Highlight></CodeLine>
<Link id="l00992" /><CodeLine lineNumber="992"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> SimpleBranch = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00993" /><CodeLine lineNumber="993"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Negated = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00994" /><CodeLine lineNumber="994"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Opc) &#123;</Highlight></CodeLine>
<Link id="l00995" /><CodeLine lineNumber="995"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::J2&#95;jumpf:</Highlight></CodeLine>
<Link id="l00996" /><CodeLine lineNumber="996"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::J2&#95;jumpfpt:</Highlight></CodeLine>
<Link id="l00997" /><CodeLine lineNumber="997"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::J2&#95;jumpfnew:</Highlight></CodeLine>
<Link id="l00998" /><CodeLine lineNumber="998"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::J2&#95;jumpfnewpt:</Highlight></CodeLine>
<Link id="l00999" /><CodeLine lineNumber="999"><Highlight kind="normal">      Negated = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01000" /><CodeLine lineNumber="1000"><Highlight kind="normal">      &#91;&#91;fallthrough&#93;&#93;;</Highlight></CodeLine>
<Link id="l01001" /><CodeLine lineNumber="1001"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::J2&#95;jumpt:</Highlight></CodeLine>
<Link id="l01002" /><CodeLine lineNumber="1002"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::J2&#95;jumptpt:</Highlight></CodeLine>
<Link id="l01003" /><CodeLine lineNumber="1003"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::J2&#95;jumptnew:</Highlight></CodeLine>
<Link id="l01004" /><CodeLine lineNumber="1004"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::J2&#95;jumptnewpt:</Highlight></CodeLine>
<Link id="l01005" /><CodeLine lineNumber="1005"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Simple branch:  if(&#91;!&#93;Pn) jump ...</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01006" /><CodeLine lineNumber="1006"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// i.e. Op0 = predicate, Op1 = branch target.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01007" /><CodeLine lineNumber="1007"><Highlight kind="normal">      SimpleBranch = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01008" /><CodeLine lineNumber="1008"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01009" /><CodeLine lineNumber="1009"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Hexagon::J2&#95;jump:</Highlight></CodeLine>
<Link id="l01010" /><CodeLine lineNumber="1010"><Highlight kind="normal">      Targets.insert(BI.<a href="/docs/api/classes/llvm/machineinstr/#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a href="/docs/api/classes/llvm/machineoperand/#a57e64b633278df75c699e6b98ce15031">getMBB</a>());</Highlight></CodeLine>
<Link id="l01011" /><CodeLine lineNumber="1011"><Highlight kind="normal">      FallsThru = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01012" /><CodeLine lineNumber="1012"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01013" /><CodeLine lineNumber="1013"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01014" /><CodeLine lineNumber="1014"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// If the branch is of unknown type, assume that all successors are</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01015" /><CodeLine lineNumber="1015"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// executable.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01016" /><CodeLine lineNumber="1016"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01017" /><CodeLine lineNumber="1017"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01018" /><CodeLine lineNumber="1018"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01019" /><CodeLine lineNumber="1019"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!SimpleBranch)</Highlight></CodeLine>
<Link id="l01020" /><CodeLine lineNumber="1020"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01021" /><CodeLine lineNumber="1021"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01022" /><CodeLine lineNumber="1022"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// BI is a conditional branch if we got here.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01023" /><CodeLine lineNumber="1023"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/hexagonevaluator/#ae95d2e2e4cfa9d21f07249ee597c942d">RegisterRef</a> PR = BI.<a href="/docs/api/classes/llvm/machineinstr/#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</Highlight></CodeLine>
<Link id="l01024" /><CodeLine lineNumber="1024"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> PC = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a9a70d4969d8d43a9c9b324f692bc8ecd">getCell</a>(PR, Inputs);</Highlight></CodeLine>
<Link id="l01025" /><CodeLine lineNumber="1025"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/bitvalue">BT::BitValue</a> &amp;<a href="/docs/api/namespaces/llvm/#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">Test</a> = PC&#91;0&#93;;</Highlight></CodeLine>
<Link id="l01026" /><CodeLine lineNumber="1026"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01027" /><CodeLine lineNumber="1027"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// If the condition is neither true nor false, then it&#39;s unknown.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01028" /><CodeLine lineNumber="1028"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/namespaces/llvm/#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">Test</a>.is(0) &amp;&amp; !<a href="/docs/api/namespaces/llvm/#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">Test</a>.is(1))</Highlight></CodeLine>
<Link id="l01029" /><CodeLine lineNumber="1029"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01030" /><CodeLine lineNumber="1030"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01031" /><CodeLine lineNumber="1031"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// &quot;Test.is(!Negated)&quot; means &quot;branch condition is true&quot;.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01032" /><CodeLine lineNumber="1032"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/namespaces/llvm/#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">Test</a>.is(!Negated)) &#123;</Highlight></CodeLine>
<Link id="l01033" /><CodeLine lineNumber="1033"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Condition known to be false.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01034" /><CodeLine lineNumber="1034"><Highlight kind="normal">    FallsThru = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01035" /><CodeLine lineNumber="1035"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01036" /><CodeLine lineNumber="1036"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01037" /><CodeLine lineNumber="1037"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01038" /><CodeLine lineNumber="1038"><Highlight kind="normal">  Targets.insert(BI.<a href="/docs/api/classes/llvm/machineinstr/#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a href="/docs/api/classes/llvm/machineoperand/#a57e64b633278df75c699e6b98ce15031">getMBB</a>());</Highlight></CodeLine>
<Link id="l01039" /><CodeLine lineNumber="1039"><Highlight kind="normal">  FallsThru = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01040" /><CodeLine lineNumber="1040"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01041" /><CodeLine lineNumber="1041"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01042" /><CodeLine lineNumber="1042"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01043" /><CodeLine lineNumber="1043"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> HexagonEvaluator::getUniqueDefVReg(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01044" /><CodeLine lineNumber="1044"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> DefReg = 0;</Highlight></CodeLine>
<Link id="l01045" /><CodeLine lineNumber="1045"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> : <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.operands()) &#123;</Highlight></CodeLine>
<Link id="l01046" /><CodeLine lineNumber="1046"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.isReg() || !<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.isDef())</Highlight></CodeLine>
<Link id="l01047" /><CodeLine lineNumber="1047"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">continue</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01048" /><CodeLine lineNumber="1048"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/register">Register</a> R = <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getReg();</Highlight></CodeLine>
<Link id="l01049" /><CodeLine lineNumber="1049"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!R.isVirtual())</Highlight></CodeLine>
<Link id="l01050" /><CodeLine lineNumber="1050"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">continue</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01051" /><CodeLine lineNumber="1051"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (DefReg != 0)</Highlight></CodeLine>
<Link id="l01052" /><CodeLine lineNumber="1052"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l01053" /><CodeLine lineNumber="1053"><Highlight kind="normal">    DefReg = R;</Highlight></CodeLine>
<Link id="l01054" /><CodeLine lineNumber="1054"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01055" /><CodeLine lineNumber="1055"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> DefReg;</Highlight></CodeLine>
<Link id="l01056" /><CodeLine lineNumber="1056"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01057" /><CodeLine lineNumber="1057"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01058" /><CodeLine lineNumber="1058"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> HexagonEvaluator::evaluateLoad(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l01059" /><CodeLine lineNumber="1059"><Highlight kind="normal">                                    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> CellMapType &amp;Inputs,</Highlight></CodeLine>
<Link id="l01060" /><CodeLine lineNumber="1060"><Highlight kind="normal">                                    CellMapType &amp;Outputs)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01061" /><CodeLine lineNumber="1061"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal">Hexagon;</Highlight></CodeLine>
<Link id="l01062" /><CodeLine lineNumber="1062"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01063" /><CodeLine lineNumber="1063"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/structs/llvm/hexagonevaluator/#a7d419678a35ca8a83f34a302d9c62e23">TII</a>.isPredicated(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</Highlight></CodeLine>
<Link id="l01064" /><CodeLine lineNumber="1064"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01065" /><CodeLine lineNumber="1065"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayLoad() &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;A load that mayn&#39;t?&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01066" /><CodeLine lineNumber="1066"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opc = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</Highlight></CodeLine>
<Link id="l01067" /><CodeLine lineNumber="1067"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01068" /><CodeLine lineNumber="1068"><Highlight kind="normal">  uint16&#95;t BitNum;</Highlight></CodeLine>
<Link id="l01069" /><CodeLine lineNumber="1069"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> SignEx;</Highlight></CodeLine>
<Link id="l01070" /><CodeLine lineNumber="1070"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01071" /><CodeLine lineNumber="1071"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Opc) &#123;</Highlight></CodeLine>
<Link id="l01072" /><CodeLine lineNumber="1072"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01073" /><CodeLine lineNumber="1073"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01074" /><CodeLine lineNumber="1074"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01075" /><CodeLine lineNumber="1075"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#if 0</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01076" /><CodeLine lineNumber="1076"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// memb&#95;fifo</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01077" /><CodeLine lineNumber="1077"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadalignb&#95;pbr:</Highlight></CodeLine>
<Link id="l01078" /><CodeLine lineNumber="1078"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadalignb&#95;pcr:</Highlight></CodeLine>
<Link id="l01079" /><CodeLine lineNumber="1079"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadalignb&#95;pi:</Highlight></CodeLine>
<Link id="l01080" /><CodeLine lineNumber="1080"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// memh&#95;fifo</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01081" /><CodeLine lineNumber="1081"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadalignh&#95;pbr:</Highlight></CodeLine>
<Link id="l01082" /><CodeLine lineNumber="1082"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadalignh&#95;pcr:</Highlight></CodeLine>
<Link id="l01083" /><CodeLine lineNumber="1083"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadalignh&#95;pi:</Highlight></CodeLine>
<Link id="l01084" /><CodeLine lineNumber="1084"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// membh</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01085" /><CodeLine lineNumber="1085"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadbsw2&#95;pbr:</Highlight></CodeLine>
<Link id="l01086" /><CodeLine lineNumber="1086"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadbsw2&#95;pci:</Highlight></CodeLine>
<Link id="l01087" /><CodeLine lineNumber="1087"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadbsw2&#95;pcr:</Highlight></CodeLine>
<Link id="l01088" /><CodeLine lineNumber="1088"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadbsw2&#95;pi:</Highlight></CodeLine>
<Link id="l01089" /><CodeLine lineNumber="1089"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadbsw4&#95;pbr:</Highlight></CodeLine>
<Link id="l01090" /><CodeLine lineNumber="1090"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadbsw4&#95;pci:</Highlight></CodeLine>
<Link id="l01091" /><CodeLine lineNumber="1091"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadbsw4&#95;pcr:</Highlight></CodeLine>
<Link id="l01092" /><CodeLine lineNumber="1092"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadbsw4&#95;pi:</Highlight></CodeLine>
<Link id="l01093" /><CodeLine lineNumber="1093"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// memubh</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01094" /><CodeLine lineNumber="1094"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadbzw2&#95;pbr:</Highlight></CodeLine>
<Link id="l01095" /><CodeLine lineNumber="1095"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadbzw2&#95;pci:</Highlight></CodeLine>
<Link id="l01096" /><CodeLine lineNumber="1096"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadbzw2&#95;pcr:</Highlight></CodeLine>
<Link id="l01097" /><CodeLine lineNumber="1097"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadbzw2&#95;pi:</Highlight></CodeLine>
<Link id="l01098" /><CodeLine lineNumber="1098"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadbzw4&#95;pbr:</Highlight></CodeLine>
<Link id="l01099" /><CodeLine lineNumber="1099"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadbzw4&#95;pci:</Highlight></CodeLine>
<Link id="l01100" /><CodeLine lineNumber="1100"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadbzw4&#95;pcr:</Highlight></CodeLine>
<Link id="l01101" /><CodeLine lineNumber="1101"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadbzw4&#95;pi:</Highlight></CodeLine>
<Link id="l01102" /><CodeLine lineNumber="1102"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#endif</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01103" /><CodeLine lineNumber="1103"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01104" /><CodeLine lineNumber="1104"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrbgp:</Highlight></CodeLine>
<Link id="l01105" /><CodeLine lineNumber="1105"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrb&#95;io:</Highlight></CodeLine>
<Link id="l01106" /><CodeLine lineNumber="1106"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrb&#95;pbr:</Highlight></CodeLine>
<Link id="l01107" /><CodeLine lineNumber="1107"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrb&#95;pci:</Highlight></CodeLine>
<Link id="l01108" /><CodeLine lineNumber="1108"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrb&#95;pcr:</Highlight></CodeLine>
<Link id="l01109" /><CodeLine lineNumber="1109"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrb&#95;pi:</Highlight></CodeLine>
<Link id="l01110" /><CodeLine lineNumber="1110"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> PS&#95;loadrbabs:</Highlight></CodeLine>
<Link id="l01111" /><CodeLine lineNumber="1111"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadrb&#95;ap:</Highlight></CodeLine>
<Link id="l01112" /><CodeLine lineNumber="1112"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadrb&#95;rr:</Highlight></CodeLine>
<Link id="l01113" /><CodeLine lineNumber="1113"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadrb&#95;ur:</Highlight></CodeLine>
<Link id="l01114" /><CodeLine lineNumber="1114"><Highlight kind="normal">      BitNum = 8;</Highlight></CodeLine>
<Link id="l01115" /><CodeLine lineNumber="1115"><Highlight kind="normal">      SignEx = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01116" /><CodeLine lineNumber="1116"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01117" /><CodeLine lineNumber="1117"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01118" /><CodeLine lineNumber="1118"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrubgp:</Highlight></CodeLine>
<Link id="l01119" /><CodeLine lineNumber="1119"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrub&#95;io:</Highlight></CodeLine>
<Link id="l01120" /><CodeLine lineNumber="1120"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrub&#95;pbr:</Highlight></CodeLine>
<Link id="l01121" /><CodeLine lineNumber="1121"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrub&#95;pci:</Highlight></CodeLine>
<Link id="l01122" /><CodeLine lineNumber="1122"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrub&#95;pcr:</Highlight></CodeLine>
<Link id="l01123" /><CodeLine lineNumber="1123"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrub&#95;pi:</Highlight></CodeLine>
<Link id="l01124" /><CodeLine lineNumber="1124"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> PS&#95;loadrubabs:</Highlight></CodeLine>
<Link id="l01125" /><CodeLine lineNumber="1125"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadrub&#95;ap:</Highlight></CodeLine>
<Link id="l01126" /><CodeLine lineNumber="1126"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadrub&#95;rr:</Highlight></CodeLine>
<Link id="l01127" /><CodeLine lineNumber="1127"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadrub&#95;ur:</Highlight></CodeLine>
<Link id="l01128" /><CodeLine lineNumber="1128"><Highlight kind="normal">      BitNum = 8;</Highlight></CodeLine>
<Link id="l01129" /><CodeLine lineNumber="1129"><Highlight kind="normal">      SignEx = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01130" /><CodeLine lineNumber="1130"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01131" /><CodeLine lineNumber="1131"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01132" /><CodeLine lineNumber="1132"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrhgp:</Highlight></CodeLine>
<Link id="l01133" /><CodeLine lineNumber="1133"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrh&#95;io:</Highlight></CodeLine>
<Link id="l01134" /><CodeLine lineNumber="1134"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrh&#95;pbr:</Highlight></CodeLine>
<Link id="l01135" /><CodeLine lineNumber="1135"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrh&#95;pci:</Highlight></CodeLine>
<Link id="l01136" /><CodeLine lineNumber="1136"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrh&#95;pcr:</Highlight></CodeLine>
<Link id="l01137" /><CodeLine lineNumber="1137"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrh&#95;pi:</Highlight></CodeLine>
<Link id="l01138" /><CodeLine lineNumber="1138"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> PS&#95;loadrhabs:</Highlight></CodeLine>
<Link id="l01139" /><CodeLine lineNumber="1139"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadrh&#95;ap:</Highlight></CodeLine>
<Link id="l01140" /><CodeLine lineNumber="1140"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadrh&#95;rr:</Highlight></CodeLine>
<Link id="l01141" /><CodeLine lineNumber="1141"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadrh&#95;ur:</Highlight></CodeLine>
<Link id="l01142" /><CodeLine lineNumber="1142"><Highlight kind="normal">      BitNum = 16;</Highlight></CodeLine>
<Link id="l01143" /><CodeLine lineNumber="1143"><Highlight kind="normal">      SignEx = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01144" /><CodeLine lineNumber="1144"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01145" /><CodeLine lineNumber="1145"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01146" /><CodeLine lineNumber="1146"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadruhgp:</Highlight></CodeLine>
<Link id="l01147" /><CodeLine lineNumber="1147"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadruh&#95;io:</Highlight></CodeLine>
<Link id="l01148" /><CodeLine lineNumber="1148"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadruh&#95;pbr:</Highlight></CodeLine>
<Link id="l01149" /><CodeLine lineNumber="1149"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadruh&#95;pci:</Highlight></CodeLine>
<Link id="l01150" /><CodeLine lineNumber="1150"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadruh&#95;pcr:</Highlight></CodeLine>
<Link id="l01151" /><CodeLine lineNumber="1151"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadruh&#95;pi:</Highlight></CodeLine>
<Link id="l01152" /><CodeLine lineNumber="1152"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadruh&#95;rr:</Highlight></CodeLine>
<Link id="l01153" /><CodeLine lineNumber="1153"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> PS&#95;loadruhabs:</Highlight></CodeLine>
<Link id="l01154" /><CodeLine lineNumber="1154"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadruh&#95;ap:</Highlight></CodeLine>
<Link id="l01155" /><CodeLine lineNumber="1155"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadruh&#95;ur:</Highlight></CodeLine>
<Link id="l01156" /><CodeLine lineNumber="1156"><Highlight kind="normal">      BitNum = 16;</Highlight></CodeLine>
<Link id="l01157" /><CodeLine lineNumber="1157"><Highlight kind="normal">      SignEx = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01158" /><CodeLine lineNumber="1158"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01159" /><CodeLine lineNumber="1159"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01160" /><CodeLine lineNumber="1160"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrigp:</Highlight></CodeLine>
<Link id="l01161" /><CodeLine lineNumber="1161"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadri&#95;io:</Highlight></CodeLine>
<Link id="l01162" /><CodeLine lineNumber="1162"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadri&#95;pbr:</Highlight></CodeLine>
<Link id="l01163" /><CodeLine lineNumber="1163"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadri&#95;pci:</Highlight></CodeLine>
<Link id="l01164" /><CodeLine lineNumber="1164"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadri&#95;pcr:</Highlight></CodeLine>
<Link id="l01165" /><CodeLine lineNumber="1165"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadri&#95;pi:</Highlight></CodeLine>
<Link id="l01166" /><CodeLine lineNumber="1166"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadw&#95;locked:</Highlight></CodeLine>
<Link id="l01167" /><CodeLine lineNumber="1167"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> PS&#95;loadriabs:</Highlight></CodeLine>
<Link id="l01168" /><CodeLine lineNumber="1168"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadri&#95;ap:</Highlight></CodeLine>
<Link id="l01169" /><CodeLine lineNumber="1169"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadri&#95;rr:</Highlight></CodeLine>
<Link id="l01170" /><CodeLine lineNumber="1170"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadri&#95;ur:</Highlight></CodeLine>
<Link id="l01171" /><CodeLine lineNumber="1171"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> LDriw&#95;pred:</Highlight></CodeLine>
<Link id="l01172" /><CodeLine lineNumber="1172"><Highlight kind="normal">      BitNum = 32;</Highlight></CodeLine>
<Link id="l01173" /><CodeLine lineNumber="1173"><Highlight kind="normal">      SignEx = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01174" /><CodeLine lineNumber="1174"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01175" /><CodeLine lineNumber="1175"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01176" /><CodeLine lineNumber="1176"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrdgp:</Highlight></CodeLine>
<Link id="l01177" /><CodeLine lineNumber="1177"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrd&#95;io:</Highlight></CodeLine>
<Link id="l01178" /><CodeLine lineNumber="1178"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrd&#95;pbr:</Highlight></CodeLine>
<Link id="l01179" /><CodeLine lineNumber="1179"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrd&#95;pci:</Highlight></CodeLine>
<Link id="l01180" /><CodeLine lineNumber="1180"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrd&#95;pcr:</Highlight></CodeLine>
<Link id="l01181" /><CodeLine lineNumber="1181"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L2&#95;loadrd&#95;pi:</Highlight></CodeLine>
<Link id="l01182" /><CodeLine lineNumber="1182"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadd&#95;locked:</Highlight></CodeLine>
<Link id="l01183" /><CodeLine lineNumber="1183"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> PS&#95;loadrdabs:</Highlight></CodeLine>
<Link id="l01184" /><CodeLine lineNumber="1184"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadrd&#95;ap:</Highlight></CodeLine>
<Link id="l01185" /><CodeLine lineNumber="1185"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadrd&#95;rr:</Highlight></CodeLine>
<Link id="l01186" /><CodeLine lineNumber="1186"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> L4&#95;loadrd&#95;ur:</Highlight></CodeLine>
<Link id="l01187" /><CodeLine lineNumber="1187"><Highlight kind="normal">      BitNum = 64;</Highlight></CodeLine>
<Link id="l01188" /><CodeLine lineNumber="1188"><Highlight kind="normal">      SignEx = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01189" /><CodeLine lineNumber="1189"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01190" /><CodeLine lineNumber="1190"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01191" /><CodeLine lineNumber="1191"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01192" /><CodeLine lineNumber="1192"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MachineOperand &amp;MD = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0);</Highlight></CodeLine>
<Link id="l01193" /><CodeLine lineNumber="1193"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MD.<a href="/docs/api/classes/llvm/machineoperand/#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MD.<a href="/docs/api/classes/llvm/machineoperand/#a75eb135014670ce946e78739cdc9b51b">isDef</a>());</Highlight></CodeLine>
<Link id="l01194" /><CodeLine lineNumber="1194"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/hexagonevaluator/#ae95d2e2e4cfa9d21f07249ee597c942d">RegisterRef</a> RD = MD;</Highlight></CodeLine>
<Link id="l01195" /><CodeLine lineNumber="1195"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01196" /><CodeLine lineNumber="1196"><Highlight kind="normal">  uint16&#95;t <a href="/docs/api/namespaces/llvm/riscvfencefield/#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a> = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(RD);</Highlight></CodeLine>
<Link id="l01197" /><CodeLine lineNumber="1197"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(W &gt;= BitNum &amp;&amp; BitNum &gt; 0);</Highlight></CodeLine>
<Link id="l01198" /><CodeLine lineNumber="1198"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> Res(W);</Highlight></CodeLine>
<Link id="l01199" /><CodeLine lineNumber="1199"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01200" /><CodeLine lineNumber="1200"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (uint16&#95;t i = 0; i &lt; BitNum; ++i)</Highlight></CodeLine>
<Link id="l01201" /><CodeLine lineNumber="1201"><Highlight kind="normal">    Res&#91;i&#93; = BT::BitValue::self(<a href="/docs/api/structs/llvm/bittracker/bitref">BT::BitRef</a>(RD.Reg, i));</Highlight></CodeLine>
<Link id="l01202" /><CodeLine lineNumber="1202"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01203" /><CodeLine lineNumber="1203"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (SignEx) &#123;</Highlight></CodeLine>
<Link id="l01204" /><CodeLine lineNumber="1204"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/bittracker/bitvalue">BT::BitValue</a> &amp;Sign = Res&#91;BitNum-1&#93;;</Highlight></CodeLine>
<Link id="l01205" /><CodeLine lineNumber="1205"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (uint16&#95;t i = BitNum; i &lt; <a href="/docs/api/namespaces/llvm/riscvfencefield/#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>; ++i)</Highlight></CodeLine>
<Link id="l01206" /><CodeLine lineNumber="1206"><Highlight kind="normal">      Res&#91;i&#93; = BT::BitValue::ref(Sign);</Highlight></CodeLine>
<Link id="l01207" /><CodeLine lineNumber="1207"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01208" /><CodeLine lineNumber="1208"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (uint16&#95;t i = BitNum; i &lt; <a href="/docs/api/namespaces/llvm/riscvfencefield/#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>; ++i)</Highlight></CodeLine>
<Link id="l01209" /><CodeLine lineNumber="1209"><Highlight kind="normal">      Res&#91;i&#93; = BT::BitValue::Zero;</Highlight></CodeLine>
<Link id="l01210" /><CodeLine lineNumber="1210"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01211" /><CodeLine lineNumber="1211"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01212" /><CodeLine lineNumber="1212"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a8944fc547212f985ad3f9706eb5b8725">putCell</a>(RD, Res, Outputs);</Highlight></CodeLine>
<Link id="l01213" /><CodeLine lineNumber="1213"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01214" /><CodeLine lineNumber="1214"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01215" /><CodeLine lineNumber="1215"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01216" /><CodeLine lineNumber="1216"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> HexagonEvaluator::evaluateFormalCopy(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l01217" /><CodeLine lineNumber="1217"><Highlight kind="normal">                                          </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> CellMapType &amp;Inputs,</Highlight></CodeLine>
<Link id="l01218" /><CodeLine lineNumber="1218"><Highlight kind="normal">                                          CellMapType &amp;Outputs)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01219" /><CodeLine lineNumber="1219"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// If MI defines a formal parameter, but is not a copy (loads are handled</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01220" /><CodeLine lineNumber="1220"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// in evaluateLoad), then it&#39;s not clear what to do.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01221" /><CodeLine lineNumber="1221"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCopy());</Highlight></CodeLine>
<Link id="l01222" /><CodeLine lineNumber="1222"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01223" /><CodeLine lineNumber="1223"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/hexagonevaluator/#ae95d2e2e4cfa9d21f07249ee597c942d">RegisterRef</a> RD = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0);</Highlight></CodeLine>
<Link id="l01224" /><CodeLine lineNumber="1224"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/hexagonevaluator/#ae95d2e2e4cfa9d21f07249ee597c942d">RegisterRef</a> RS = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1);</Highlight></CodeLine>
<Link id="l01225" /><CodeLine lineNumber="1225"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RD.Sub == 0);</Highlight></CodeLine>
<Link id="l01226" /><CodeLine lineNumber="1226"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!RS.Reg.isPhysical())</Highlight></CodeLine>
<Link id="l01227" /><CodeLine lineNumber="1227"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01228" /><CodeLine lineNumber="1228"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/densemapbase/#a5784c312872bef21d9344dae0a0e8fc0">RegExtMap::const&#95;iterator</a> <a href="/docs/api/files/lib/lib/support/md5-cpp/#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = VRX.find(RD.Reg);</Highlight></CodeLine>
<Link id="l01229" /><CodeLine lineNumber="1229"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/support/md5-cpp/#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> == VRX.end())</Highlight></CodeLine>
<Link id="l01230" /><CodeLine lineNumber="1230"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01231" /><CodeLine lineNumber="1231"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01232" /><CodeLine lineNumber="1232"><Highlight kind="normal">  uint16&#95;t EW = <a href="/docs/api/files/lib/lib/support/md5-cpp/#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>-&gt;second.Width;</Highlight></CodeLine>
<Link id="l01233" /><CodeLine lineNumber="1233"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Store RD&#39;s cell into the map. This will associate the cell with a virtual</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01234" /><CodeLine lineNumber="1234"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// register, and make zero-/sign-extends possible (otherwise we would be ex-</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01235" /><CodeLine lineNumber="1235"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// tending &quot;self&quot; bit values, which will have no effect, since &quot;self&quot; values</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01236" /><CodeLine lineNumber="1236"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// cannot be references to anything).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01237" /><CodeLine lineNumber="1237"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a8944fc547212f985ad3f9706eb5b8725">putCell</a>(RD, <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a9a70d4969d8d43a9c9b324f692bc8ecd">getCell</a>(RS, Inputs), Outputs);</Highlight></CodeLine>
<Link id="l01238" /><CodeLine lineNumber="1238"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01239" /><CodeLine lineNumber="1239"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/hexagonevaluator/#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a> Res;</Highlight></CodeLine>
<Link id="l01240" /><CodeLine lineNumber="1240"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Read RD&#39;s cell from the outputs instead of RS&#39;s cell from the inputs:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01241" /><CodeLine lineNumber="1241"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/support/md5-cpp/#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>-&gt;second.Type == ExtType::SExt)</Highlight></CodeLine>
<Link id="l01242" /><CodeLine lineNumber="1242"><Highlight kind="normal">    Res = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a9a70d4969d8d43a9c9b324f692bc8ecd">getCell</a>(RD, Outputs), EW);</Highlight></CodeLine>
<Link id="l01243" /><CodeLine lineNumber="1243"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/support/md5-cpp/#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>-&gt;second.Type == ExtType::ZExt)</Highlight></CodeLine>
<Link id="l01244" /><CodeLine lineNumber="1244"><Highlight kind="normal">    Res = <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a57424565b80f4f8fef7b5a8e11735f34">eZXT</a>(<a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a9a70d4969d8d43a9c9b324f692bc8ecd">getCell</a>(RD, Outputs), EW);</Highlight></CodeLine>
<Link id="l01245" /><CodeLine lineNumber="1245"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01246" /><CodeLine lineNumber="1246"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a8944fc547212f985ad3f9706eb5b8725">putCell</a>(RD, Res, Outputs);</Highlight></CodeLine>
<Link id="l01247" /><CodeLine lineNumber="1247"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01248" /><CodeLine lineNumber="1248"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01249" /><CodeLine lineNumber="1249"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01250" /><CodeLine lineNumber="1250"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> HexagonEvaluator::getNextPhysReg(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> PReg, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Width)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01251" /><CodeLine lineNumber="1251"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal">Hexagon;</Highlight></CodeLine>
<Link id="l01252" /><CodeLine lineNumber="1252"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01253" /><CodeLine lineNumber="1253"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Is64 = DoubleRegsRegClass.contains(PReg);</Highlight></CodeLine>
<Link id="l01254" /><CodeLine lineNumber="1254"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PReg == 0 || Is64 || IntRegsRegClass.contains(PReg));</Highlight></CodeLine>
<Link id="l01255" /><CodeLine lineNumber="1255"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01256" /><CodeLine lineNumber="1256"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Phys32&#91;&#93; = &#123; R0, R1, <a href="/docs/api/files/include/include/llvm/include/llvm/support/mathextras-h/#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>, R3, <a href="/docs/api/files/include/include/llvm/include/llvm/support/mathextras-h/#a166646d6a4037a236119b6e156051d90">R4</a>, R5 &#125;;</Highlight></CodeLine>
<Link id="l01257" /><CodeLine lineNumber="1257"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Phys64&#91;&#93; = &#123; D0, D1, D2 &#125;;</Highlight></CodeLine>
<Link id="l01258" /><CodeLine lineNumber="1258"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Num32 = </Highlight><Highlight kind="keyword">sizeof</Highlight><Highlight kind="normal">(Phys32)/</Highlight><Highlight kind="keyword">sizeof</Highlight><Highlight kind="normal">(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01259" /><CodeLine lineNumber="1259"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Num64 = </Highlight><Highlight kind="keyword">sizeof</Highlight><Highlight kind="normal">(Phys64)/</Highlight><Highlight kind="keyword">sizeof</Highlight><Highlight kind="normal">(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01260" /><CodeLine lineNumber="1260"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01261" /><CodeLine lineNumber="1261"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Return the first parameter register of the required width.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01262" /><CodeLine lineNumber="1262"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (PReg == 0)</Highlight></CodeLine>
<Link id="l01263" /><CodeLine lineNumber="1263"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (Width &lt;= 32) ? Phys32&#91;0&#93; : Phys64&#91;0&#93;;</Highlight></CodeLine>
<Link id="l01264" /><CodeLine lineNumber="1264"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01265" /><CodeLine lineNumber="1265"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Set Idx32, Idx64 in such a way that Idx+1 would give the index of the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01266" /><CodeLine lineNumber="1266"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// next register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01267" /><CodeLine lineNumber="1267"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Idx32 = 0, Idx64 = 0;</Highlight></CodeLine>
<Link id="l01268" /><CodeLine lineNumber="1268"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Is64) &#123;</Highlight></CodeLine>
<Link id="l01269" /><CodeLine lineNumber="1269"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">while</Highlight><Highlight kind="normal"> (Idx32 &lt; Num32) &#123;</Highlight></CodeLine>
<Link id="l01270" /><CodeLine lineNumber="1270"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Phys32&#91;Idx32&#93; == PReg)</Highlight></CodeLine>
<Link id="l01271" /><CodeLine lineNumber="1271"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01272" /><CodeLine lineNumber="1272"><Highlight kind="normal">      Idx32++;</Highlight></CodeLine>
<Link id="l01273" /><CodeLine lineNumber="1273"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01274" /><CodeLine lineNumber="1274"><Highlight kind="normal">    Idx64 = Idx32/2;</Highlight></CodeLine>
<Link id="l01275" /><CodeLine lineNumber="1275"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01276" /><CodeLine lineNumber="1276"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">while</Highlight><Highlight kind="normal"> (Idx64 &lt; Num64) &#123;</Highlight></CodeLine>
<Link id="l01277" /><CodeLine lineNumber="1277"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Phys64&#91;Idx64&#93; == PReg)</Highlight></CodeLine>
<Link id="l01278" /><CodeLine lineNumber="1278"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01279" /><CodeLine lineNumber="1279"><Highlight kind="normal">      Idx64++;</Highlight></CodeLine>
<Link id="l01280" /><CodeLine lineNumber="1280"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01281" /><CodeLine lineNumber="1281"><Highlight kind="normal">    Idx32 = Idx64&#42;2+1;</Highlight></CodeLine>
<Link id="l01282" /><CodeLine lineNumber="1282"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01283" /><CodeLine lineNumber="1283"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01284" /><CodeLine lineNumber="1284"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Width &lt;= 32)</Highlight></CodeLine>
<Link id="l01285" /><CodeLine lineNumber="1285"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (Idx32+1 &lt; Num32) ? Phys32&#91;Idx32+1&#93; : 0;</Highlight></CodeLine>
<Link id="l01286" /><CodeLine lineNumber="1286"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (Idx64+1 &lt; Num64) ? Phys64&#91;Idx64+1&#93; : 0;</Highlight></CodeLine>
<Link id="l01287" /><CodeLine lineNumber="1287"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01288" /><CodeLine lineNumber="1288"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01289" /><CodeLine lineNumber="1289"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> HexagonEvaluator::getVirtRegFor(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> PReg)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01290" /><CodeLine lineNumber="1290"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (std::pair&lt;MCRegister, Register&gt; <a href="/docs/api/files/lib/lib/option/option-cpp/#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> : <a href="/docs/api/structs/llvm/bittracker/machineevaluator/#a6d5cfd7739a2939cd9418586c8aa1a3c">MRI</a>.liveins())</Highlight></CodeLine>
<Link id="l01291" /><CodeLine lineNumber="1291"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/option/option-cpp/#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.first == PReg)</Highlight></CodeLine>
<Link id="l01292" /><CodeLine lineNumber="1292"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/option/option-cpp/#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.second;</Highlight></CodeLine>
<Link id="l01293" /><CodeLine lineNumber="1293"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l01294" /><CodeLine lineNumber="1294"><Highlight kind="normal">&#125;</Highlight></CodeLine>

</ProgramListing>

</DoxygenPage>
