xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../vivado/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
eth_tx_fifo_sim_netlist.v,verilog,xil_defaultlib,../../../../ov5640x2_ddr3_tft.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
