#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  2 16:24:07 2023
# Process ID: 2376
# Current directory: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/top.vds
# Journal file: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8952
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/top.vhd:21]
INFO: [Synth 8-638] synthesizing module 'timer_7seg' [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/timer_7seg.vhd:22]
INFO: [Synth 8-3491] module 'timer' declared at 'C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/timer.vhd:5' bound to instance 'inst_timer' of component 'timer' [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/timer_7seg.vhd:74]
INFO: [Synth 8-638] synthesizing module 'timer' [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/timer.vhd:20]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/clock_enable.vhd:41]
	Parameter g_MAX bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/clock_enable.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'timer' (2#1) [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/timer.vhd:20]
INFO: [Synth 8-3491] module 'hex_7seg' declared at 'C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/hex_7seg.vhd:5' bound to instance 'inst_hex_7seg' of component 'hex_7seg' [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/timer_7seg.vhd:93]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/hex_7seg.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/hex_7seg.vhd:15]
INFO: [Synth 8-3491] module 'hex_7seg_k' declared at 'C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/7seg_k.vhd:8' bound to instance 'inst_hex_7seg_k' of component 'hex_7seg_k' [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/timer_7seg.vhd:102]
INFO: [Synth 8-638] synthesizing module 'hex_7seg_k' [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/7seg_k.vhd:20]
INFO: [Synth 8-226] default block is never used [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/7seg_k.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg_k' (4#1) [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/7seg_k.vhd:20]
INFO: [Synth 8-3491] module 'hex_7seg_p' declared at 'C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/7seg_p.vhd:5' bound to instance 'inst_hex_7seg_p' of component 'hex_7seg_p' [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/timer_7seg.vhd:109]
INFO: [Synth 8-638] synthesizing module 'hex_7seg_p' [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/7seg_p.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg_p' (5#1) [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/7seg_p.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'timer_7seg' (6#1) [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/timer_7seg.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/top.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 998.719 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/constrs_1/imports/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/constrs_1/imports/new/nexys-a7-50t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/constrs_1/imports/new/nexys-a7-50t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'seg1_reg' [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/hex_7seg.vhd:30]
WARNING: [Synth 8-327] inferring latch for variable 'seg2_reg' [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/hex_7seg.vhd:31]
WARNING: [Synth 8-327] inferring latch for variable 'seg1_p_reg' [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/7seg_p.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'seg2_p_reg' [C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sources_1/new/7seg_p.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    7 Bit        Muxes := 1     
	   9 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1016.129 ; gain = 17.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1032.004 ; gain = 33.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1032.004 ; gain = 33.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1032.004 ; gain = 33.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1032.004 ; gain = 33.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1032.004 ; gain = 33.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1032.004 ; gain = 33.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |     2|
|4     |LUT2   |    25|
|5     |LUT3   |    18|
|6     |LUT4   |    25|
|7     |LUT5   |    36|
|8     |LUT6   |    75|
|9     |FDRE   |    91|
|10    |IBUF   |    10|
|11    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1032.004 ; gain = 33.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1032.004 ; gain = 33.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1032.004 ; gain = 33.285
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1039.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1042.637 ; gain = 43.918
INFO: [Common 17-1381] The checkpoint 'C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  2 16:24:43 2023...
