==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.167ns.
INFO: [HLS 200-10] Setting target device to 'xcku115-flvf1924-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/algo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1055.168 ; gain = 535.137 ; free physical = 2346 ; free virtual = 5371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1055.168 ; gain = 535.137 ; free physical = 2346 ; free virtual = 5371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1055.168 ; gain = 535.137 ; free physical = 2343 ; free virtual = 5369
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1055.168 ; gain = 535.137 ; free physical = 2342 ; free virtual = 5369
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1055.168 ; gain = 535.137 ; free physical = 2323 ; free virtual = 5350
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1055.168 ; gain = 535.137 ; free physical = 2322 ; free virtual = 5349
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'isocalc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'isocalc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.73 seconds; current allocated memory: 104.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 104.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'isocalc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/part_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/part_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/part_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_pt_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_eta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_phi_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'isocalc' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'isocalc_sdiv_17s_21ns_17_21_seq_1' to 'isocalc_sdiv_17s_bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'isocalc/part_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/part_phi_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_eta_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_eta_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_eta_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_eta_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_eta_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_eta_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_eta_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_eta_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_phi_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_phi_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_phi_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_phi_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_phi_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_phi_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_phi_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_phi_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_phi_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_phi_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.167ns.
INFO: [HLS 200-10] Setting target device to 'xcku115-flvf1924-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/algo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1056.160 ; gain = 536.129 ; free physical = 1759 ; free virtual = 5086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1056.160 ; gain = 536.129 ; free physical = 1759 ; free virtual = 5086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1056.160 ; gain = 536.129 ; free physical = 1755 ; free virtual = 5083
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1056.160 ; gain = 536.129 ; free physical = 1753 ; free virtual = 5081
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1056.160 ; gain = 536.129 ; free physical = 1734 ; free virtual = 5063
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1056.160 ; gain = 536.129 ; free physical = 1733 ; free virtual = 5062
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'isocalc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'isocalc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.08 seconds; current allocated memory: 105.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 105.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'isocalc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/part_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/part_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/part_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_pt_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_eta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_phi_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'isocalc' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'isocalc_sdiv_17s_21ns_17_21_seq_1' to 'isocalc_sdiv_17s_bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'isocalc/part_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/part_phi_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_eta_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_eta_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_eta_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_eta_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_eta_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_eta_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_eta_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_eta_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_eta_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_phi_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_phi_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_phi_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_phi_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_phi_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_phi_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_phi_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'isocalc/otherpart_phi_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_phi_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_phi_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.167ns.
INFO: [HLS 200-10] Setting target device to 'xcku115-flvf1924-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/algo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1050.223 ; gain = 530.191 ; free physical = 1678 ; free virtual = 5016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1050.223 ; gain = 530.191 ; free physical = 1678 ; free virtual = 5016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1050.223 ; gain = 530.191 ; free physical = 1675 ; free virtual = 5014
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1050.223 ; gain = 530.191 ; free physical = 1673 ; free virtual = 5012
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'isocalc' (src/algo.cpp:4).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/algo.cpp:9) in function 'isocalc' completely with a factor of 20.
INFO: [XFORM 203-101] Partitioning array 'otherpart.pt.V' (src/algo.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'otherpart.eta.V' (src/algo.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'otherpart.phi.V' (src/algo.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'isocalc' (src/algo.cpp:4)...37 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1050.223 ; gain = 530.191 ; free physical = 1651 ; free virtual = 4991
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1050.223 ; gain = 530.191 ; free physical = 1650 ; free virtual = 4990
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'isocalc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'isocalc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'isocalc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.81 seconds; current allocated memory: 106.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 107.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'isocalc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/part_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/part_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/part_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_0_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_1_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_2_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_3_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_4_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_5_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_6_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_7_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_8_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_9_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_10_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_11_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_12_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_13_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_14_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_15_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_16_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_17_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_18_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_19_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_0_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_1_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_2_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_3_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_4_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_5_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_6_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_7_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_8_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_9_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_10_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_11_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_12_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_13_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_14_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_15_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_16_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_17_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_18_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_19_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_0_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_1_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_2_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_3_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_4_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_5_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_6_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_7_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_8_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_9_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_10_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_11_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_12_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_13_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_14_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_15_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_16_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_17_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_18_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_19_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'isocalc' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'isocalc_sdiv_17s_21ns_17_21_1' to 'isocalc_sdiv_17s_bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'isocalc/part_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/part_phi_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_0_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_1_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_2_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_3_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_4_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_5_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_6_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_7_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_8_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_9_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_10_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_11_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_12_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_13_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_14_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_15_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_16_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_17_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_18_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_19_eta_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_0_phi_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_1_phi_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_2_phi_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_3_phi_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_4_phi_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_5_phi_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_6_phi_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_7_phi_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_8_phi_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_9_phi_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'isocalc/otherpart_10_phi_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.167ns.
INFO: [HLS 200-10] Setting target device to 'xcku115-flvf1924-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/algo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1053.191 ; gain = 533.160 ; free physical = 1602 ; free virtual = 5006
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1053.191 ; gain = 533.160 ; free physical = 1602 ; free virtual = 5006
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1053.191 ; gain = 533.160 ; free physical = 1596 ; free virtual = 5001
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1053.191 ; gain = 533.160 ; free physical = 1594 ; free virtual = 4999
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'isocalc' (src/algo.cpp:4).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/algo.cpp:11) in function 'isocalc' completely with a factor of 100.
INFO: [XFORM 203-101] Partitioning array 'otherpart.pt.V' (src/algo.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'otherpart.eta.V' (src/algo.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'otherpart.phi.V' (src/algo.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/algo.cpp:13:13) to (src/algo.cpp:25:2) in function 'isocalc'... converting 201 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'isocalc' (src/algo.cpp:4)...99 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1053.191 ; gain = 533.160 ; free physical = 1559 ; free virtual = 4965
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1053.191 ; gain = 533.160 ; free physical = 1553 ; free virtual = 4960
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'isocalc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'isocalc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'isocalc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 38.
WARNING: [SCHED 204-21] Estimated clock period (3.753ns) exceeds the target (target clock period: 4.167ns, clock uncertainty: 0.520875ns, effective delay budget: 3.64612ns).
WARNING: [SCHED 204-21] The critical path in module 'isocalc' consists of the following:
	wire read on port 'part_phi_V' (src/algo.cpp:4) [609]  (0 ns)
	'sub' operation of DSP[627] ('sub_ln1354_1', src/algo.cpp:14) [624]  (0 ns)
	'mul' operation of DSP[627] ('mul_ln15_1', src/algo.cpp:15) [627]  (3.75 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.1 seconds; current allocated memory: 132.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.17 seconds; current allocated memory: 139.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'isocalc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/part_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/part_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/part_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_0_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_1_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_2_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_3_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_4_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_5_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_6_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_7_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_8_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_9_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_10_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_11_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_12_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_13_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_14_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_15_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_16_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_17_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_18_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_19_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_20_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_21_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_22_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_23_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_24_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_25_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_26_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_27_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_28_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_29_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_30_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_31_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_32_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_33_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_34_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_35_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_36_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_37_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_38_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_39_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_40_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_41_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_42_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_43_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_44_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_45_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_46_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_47_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_48_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_49_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_50_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_51_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_52_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_53_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_54_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_55_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_56_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_57_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_58_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_59_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_60_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_61_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_62_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_63_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_64_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_65_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_66_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_67_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_68_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_69_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_70_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_71_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_72_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_73_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_74_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_75_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_76_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_77_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_78_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_79_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_80_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_81_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_82_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_83_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_84_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_85_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_86_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_87_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_88_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_89_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_90_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_91_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_92_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_93_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_94_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_95_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_96_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_97_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_98_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_99_pt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_0_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_1_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_2_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_3_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_4_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_5_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_6_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_7_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_8_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_9_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_10_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_11_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_12_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_13_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_14_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_15_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_16_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_17_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_18_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_19_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_20_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_21_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_22_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_23_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_24_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_25_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_26_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_27_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_28_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_29_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_30_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_31_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_32_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_33_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_34_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_35_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_36_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_37_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_38_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_39_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_40_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_41_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_42_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_43_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_44_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_45_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_46_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_47_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_48_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_49_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_50_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_51_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_52_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_53_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_54_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_55_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_56_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_57_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_58_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_59_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_60_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_61_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_62_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_63_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_64_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_65_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_66_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_67_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_68_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_69_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_70_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_71_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_72_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_73_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_74_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_75_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_76_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_77_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_78_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_79_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_80_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_81_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_82_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_83_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_84_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_85_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_86_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_87_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_88_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_89_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_90_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_91_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_92_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_93_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_94_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_95_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_96_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_97_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_98_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_99_eta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_0_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_1_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_2_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_3_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_4_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_5_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_6_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_7_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_8_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_9_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_10_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_11_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_12_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_13_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_14_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_15_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_16_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_17_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_18_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_19_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_20_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_21_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_22_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_23_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_24_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_25_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_26_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_27_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_28_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_29_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_30_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_31_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_32_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_33_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_34_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_35_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_36_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_37_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_38_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_39_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_40_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_41_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_42_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_43_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_44_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_45_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_46_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_47_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_48_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_49_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_50_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_51_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_52_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_53_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_54_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_55_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_56_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_57_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_58_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_59_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_60_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_61_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_62_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_63_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_64_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_65_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_66_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_67_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_68_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_69_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_70_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_71_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_72_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_73_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_74_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_75_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_76_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_77_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_78_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_79_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_80_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_81_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_82_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_83_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_84_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_85_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_86_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_87_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_88_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_89_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_90_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_91_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_92_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_93_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_94_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_95_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_96_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_97_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_98_phi_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'isocalc/otherpart_99_phi_V' to 'ap_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
