## Report for EIE330 FPGA-Based System Design

This repo holds the implemented code and the report for EIE330.

### Table of Contents <a name="ToC"></a>
+ Lab 1:
  + 1-0. Report 
  + 1-5. Full adder
  + 1-6. Decoder
  + 1-7. Comparetor
+ Report_Resources:
  + LaTeX style files 
  + Layout and icon resources

### Contributions
* Verlog code listed [above](#Table-of-Contents) are origin coding of the group. <br />
* The example code (Not listed) are originally forked from [our teacher](https://github.com/pikipity/FPGA-Laboratory).<br />
