# _teamNAME


LOG 11-19-16
Today and tomorrow going to finish modules and logic blocks
Tuesday will be able to connect everything together 
Verify that the dataflows work through testbenches.

Adam and Brandon will work on implementation of modules these next couple days
Aymaan and Justin will work on working on better verification implementation.

on Tuesday we should be able to implement everything together and be able to test it as well.
implement into fpga board.

finished
-regfile
-regmux
-datamemory
-datamux


started
-controller


to do:
-controller
-instruction
-(clock /PC but could be already done for us)
-connecting
-verifying
