<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file reveal_lifmd_impl1.ncd.
Design name: counter_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Fri Apr 28 10:45:11 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Reveal_lifmd_impl1.twr -gui Reveal_lifmd_impl1.ncd Reveal_lifmd_impl1.prf 
Design file:     reveal_lifmd_impl1.ncd
Preference file: reveal_lifmd_impl1.prf
Device,speed:    LCMXO2-7000HC,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk1" 53.200000 MHz (0 errors)</A></LI>            2928 items scored, 0 timing errors detected.
Report:  125.770MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk1" 53.200000 MHz ;
            2928 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.846ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr[7]  (to clk1 +)

   Delay:               7.818ns  (40.0% logic, 60.0% route), 9 logic levels.

 Constraint Details:

      7.818ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_23 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 18.664ns) by 10.846ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R17C27C.CLK to     R17C27C.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 (from clk1)
ROUTE         6     1.120     R17C27C.Q0 to     R19C25C.D1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture
CTOF_DEL    ---     0.410     R19C25C.D1 to     R19C25C.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_403
ROUTE         1     0.549     R19C25C.F1 to     R19C25D.B1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/clear_5_0_318_o3_0_4
CTOF_DEL    ---     0.410     R19C25D.B1 to     R19C25D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_168
ROUTE         5     1.059     R19C25D.F1 to     R17C26D.A1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_57
CTOF_DEL    ---     0.410     R17C26D.A1 to     R17C26D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_80
ROUTE        25     1.963     R17C26D.F1 to     R19C24A.B1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_681_i
C1TOFCO_DE  ---     0.687     R19C24A.B1 to    R19C24A.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_27
ROUTE         1     0.000    R19C24A.FCO to    R19C24B.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[0]
FCITOFCO_D  ---     0.130    R19C24B.FCI to    R19C24B.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_26
ROUTE         1     0.000    R19C24B.FCO to    R19C24C.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[2]
FCITOFCO_D  ---     0.130    R19C24C.FCI to    R19C24C.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_25
ROUTE         1     0.000    R19C24C.FCO to    R19C24D.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[4]
FCITOFCO_D  ---     0.130    R19C24D.FCI to    R19C24D.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24
ROUTE         1     0.000    R19C24D.FCO to    R19C25A.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[6]
FCITOF0_DE  ---     0.452    R19C25A.FCI to     R19C25A.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_23
ROUTE         1     0.000     R19C25A.F0 to    R19C25A.DI0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s[7] (to clk1)
                  --------
                    7.818   (40.0% logic, 60.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R17C27C.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R19C25A.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.873ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr[7]  (to clk1 +)

   Delay:               7.791ns  (39.8% logic, 60.2% route), 8 logic levels.

 Constraint Details:

      7.791ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_23 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 18.664ns) by 10.873ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R17C27C.CLK to     R17C27C.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 (from clk1)
ROUTE         6     1.120     R17C27C.Q0 to     R19C25C.D1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture
CTOF_DEL    ---     0.410     R19C25C.D1 to     R19C25C.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_403
ROUTE         1     0.549     R19C25C.F1 to     R19C25D.B1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/clear_5_0_318_o3_0_4
CTOF_DEL    ---     0.410     R19C25D.B1 to     R19C25D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_168
ROUTE         5     1.059     R19C25D.F1 to     R17C26D.A1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_57
CTOF_DEL    ---     0.410     R17C26D.A1 to     R17C26D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_80
ROUTE        25     1.963     R17C26D.F1 to     R19C24B.B0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_681_i
C0TOFCO_DE  ---     0.790     R19C24B.B0 to    R19C24B.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_26
ROUTE         1     0.000    R19C24B.FCO to    R19C24C.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[2]
FCITOFCO_D  ---     0.130    R19C24C.FCI to    R19C24C.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_25
ROUTE         1     0.000    R19C24C.FCO to    R19C24D.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[4]
FCITOFCO_D  ---     0.130    R19C24D.FCI to    R19C24D.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24
ROUTE         1     0.000    R19C24D.FCO to    R19C25A.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[6]
FCITOF0_DE  ---     0.452    R19C25A.FCI to     R19C25A.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_23
ROUTE         1     0.000     R19C25A.F0 to    R19C25A.DI0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s[7] (to clk1)
                  --------
                    7.791   (39.8% logic, 60.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R17C27C.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R19C25A.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.931ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr[6]  (to clk1 +)

   Delay:               7.733ns  (39.3% logic, 60.7% route), 8 logic levels.

 Constraint Details:

      7.733ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 18.664ns) by 10.931ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R17C27C.CLK to     R17C27C.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 (from clk1)
ROUTE         6     1.120     R17C27C.Q0 to     R19C25C.D1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture
CTOF_DEL    ---     0.410     R19C25C.D1 to     R19C25C.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_403
ROUTE         1     0.549     R19C25C.F1 to     R19C25D.B1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/clear_5_0_318_o3_0_4
CTOF_DEL    ---     0.410     R19C25D.B1 to     R19C25D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_168
ROUTE         5     1.059     R19C25D.F1 to     R17C26D.A1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_57
CTOF_DEL    ---     0.410     R17C26D.A1 to     R17C26D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_80
ROUTE        25     1.963     R17C26D.F1 to     R19C24A.B1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_681_i
C1TOFCO_DE  ---     0.687     R19C24A.B1 to    R19C24A.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_27
ROUTE         1     0.000    R19C24A.FCO to    R19C24B.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[0]
FCITOFCO_D  ---     0.130    R19C24B.FCI to    R19C24B.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_26
ROUTE         1     0.000    R19C24B.FCO to    R19C24C.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[2]
FCITOFCO_D  ---     0.130    R19C24C.FCI to    R19C24C.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_25
ROUTE         1     0.000    R19C24C.FCO to    R19C24D.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[4]
FCITOF1_DE  ---     0.497    R19C24D.FCI to     R19C24D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24
ROUTE         1     0.000     R19C24D.F1 to    R19C24D.DI1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s[6] (to clk1)
                  --------
                    7.733   (39.3% logic, 60.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R17C27C.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R19C24D.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.958ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr[6]  (to clk1 +)

   Delay:               7.706ns  (39.1% logic, 60.9% route), 7 logic levels.

 Constraint Details:

      7.706ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 18.664ns) by 10.958ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R17C27C.CLK to     R17C27C.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 (from clk1)
ROUTE         6     1.120     R17C27C.Q0 to     R19C25C.D1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture
CTOF_DEL    ---     0.410     R19C25C.D1 to     R19C25C.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_403
ROUTE         1     0.549     R19C25C.F1 to     R19C25D.B1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/clear_5_0_318_o3_0_4
CTOF_DEL    ---     0.410     R19C25D.B1 to     R19C25D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_168
ROUTE         5     1.059     R19C25D.F1 to     R17C26D.A1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_57
CTOF_DEL    ---     0.410     R17C26D.A1 to     R17C26D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_80
ROUTE        25     1.963     R17C26D.F1 to     R19C24B.B0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_681_i
C0TOFCO_DE  ---     0.790     R19C24B.B0 to    R19C24B.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_26
ROUTE         1     0.000    R19C24B.FCO to    R19C24C.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[2]
FCITOFCO_D  ---     0.130    R19C24C.FCI to    R19C24C.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_25
ROUTE         1     0.000    R19C24C.FCO to    R19C24D.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[4]
FCITOF1_DE  ---     0.497    R19C24D.FCI to     R19C24D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24
ROUTE         1     0.000     R19C24D.F1 to    R19C24D.DI1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s[6] (to clk1)
                  --------
                    7.706   (39.1% logic, 60.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R17C27C.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R19C24D.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.976ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr[5]  (to clk1 +)

   Delay:               7.688ns  (39.0% logic, 61.0% route), 8 logic levels.

 Constraint Details:

      7.688ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 18.664ns) by 10.976ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R17C27C.CLK to     R17C27C.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 (from clk1)
ROUTE         6     1.120     R17C27C.Q0 to     R19C25C.D1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture
CTOF_DEL    ---     0.410     R19C25C.D1 to     R19C25C.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_403
ROUTE         1     0.549     R19C25C.F1 to     R19C25D.B1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/clear_5_0_318_o3_0_4
CTOF_DEL    ---     0.410     R19C25D.B1 to     R19C25D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_168
ROUTE         5     1.059     R19C25D.F1 to     R17C26D.A1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_57
CTOF_DEL    ---     0.410     R17C26D.A1 to     R17C26D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_80
ROUTE        25     1.963     R17C26D.F1 to     R19C24A.B1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_681_i
C1TOFCO_DE  ---     0.687     R19C24A.B1 to    R19C24A.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_27
ROUTE         1     0.000    R19C24A.FCO to    R19C24B.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[0]
FCITOFCO_D  ---     0.130    R19C24B.FCI to    R19C24B.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_26
ROUTE         1     0.000    R19C24B.FCO to    R19C24C.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[2]
FCITOFCO_D  ---     0.130    R19C24C.FCI to    R19C24C.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_25
ROUTE         1     0.000    R19C24C.FCO to    R19C24D.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[4]
FCITOF0_DE  ---     0.452    R19C24D.FCI to     R19C24D.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24
ROUTE         1     0.000     R19C24D.F0 to    R19C24D.DI0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s[5] (to clk1)
                  --------
                    7.688   (39.0% logic, 61.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R17C27C.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R19C24D.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.976ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr[7]  (to clk1 +)

   Delay:               7.688ns  (39.0% logic, 61.0% route), 8 logic levels.

 Constraint Details:

      7.688ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_23 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 18.664ns) by 10.976ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R17C27C.CLK to     R17C27C.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 (from clk1)
ROUTE         6     1.120     R17C27C.Q0 to     R19C25C.D1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture
CTOF_DEL    ---     0.410     R19C25C.D1 to     R19C25C.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_403
ROUTE         1     0.549     R19C25C.F1 to     R19C25D.B1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/clear_5_0_318_o3_0_4
CTOF_DEL    ---     0.410     R19C25D.B1 to     R19C25D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_168
ROUTE         5     1.059     R19C25D.F1 to     R17C26D.A1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_57
CTOF_DEL    ---     0.410     R17C26D.A1 to     R17C26D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_80
ROUTE        25     1.963     R17C26D.F1 to     R19C24B.B1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_681_i
C1TOFCO_DE  ---     0.687     R19C24B.B1 to    R19C24B.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_26
ROUTE         1     0.000    R19C24B.FCO to    R19C24C.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[2]
FCITOFCO_D  ---     0.130    R19C24C.FCI to    R19C24C.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_25
ROUTE         1     0.000    R19C24C.FCO to    R19C24D.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[4]
FCITOFCO_D  ---     0.130    R19C24D.FCI to    R19C24D.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24
ROUTE         1     0.000    R19C24D.FCO to    R19C25A.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[6]
FCITOF0_DE  ---     0.452    R19C25A.FCI to     R19C25A.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_23
ROUTE         1     0.000     R19C25A.F0 to    R19C25A.DI0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s[7] (to clk1)
                  --------
                    7.688   (39.0% logic, 61.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R17C27C.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R19C25A.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.985ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val[15]  (to clk1 +)
                   FF                        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val[14]

   Delay:               7.594ns  (31.8% logic, 68.2% route), 6 logic levels.

 Constraint Details:

      7.594ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_106 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_229 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.218ns CE_SET requirement (totaling 18.579ns) by 10.985ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_106 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R14C17D.CLK to     R14C17D.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_106 (from clk1)
ROUTE         5     0.836     R14C17D.Q0 to     R16C17D.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.410     R16C17D.D0 to     R16C17D.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_412
ROUTE         1     0.481     R16C17D.F0 to     R16C18D.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.410     R16C18D.D0 to     R16C18D.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_297
ROUTE         5     0.918     R16C18D.F0 to     R14C21C.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/wen
CTOF_DEL    ---     0.410     R14C21C.D0 to     R14C21C.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/SLICE_304
ROUTE         2     0.795     R14C21C.F0 to     R14C20A.B1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.410     R14C20A.B1 to     R14C20A.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_321
ROUTE         3     0.628     R14C20A.F1 to     R14C18D.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/N_73
CTOF_DEL    ---     0.410     R14C18D.C0 to     R14C18D.F0 SLICE_470
ROUTE         8     1.518     R14C18D.F0 to     R12C20B.CE counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to clk1)
                  --------
                    7.594   (31.8% logic, 68.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R14C17D.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R12C20B.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.985ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val[9]  (to clk1 +)
                   FF                        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val[8]

   Delay:               7.594ns  (31.8% logic, 68.2% route), 6 logic levels.

 Constraint Details:

      7.594ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_106 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_226 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.218ns CE_SET requirement (totaling 18.579ns) by 10.985ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_106 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R14C17D.CLK to     R14C17D.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_106 (from clk1)
ROUTE         5     0.836     R14C17D.Q0 to     R16C17D.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.410     R16C17D.D0 to     R16C17D.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_412
ROUTE         1     0.481     R16C17D.F0 to     R16C18D.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.410     R16C18D.D0 to     R16C18D.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_297
ROUTE         5     0.918     R16C18D.F0 to     R14C21C.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/wen
CTOF_DEL    ---     0.410     R14C21C.D0 to     R14C21C.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/SLICE_304
ROUTE         2     0.795     R14C21C.F0 to     R14C20A.B1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.410     R14C20A.B1 to     R14C20A.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_321
ROUTE         3     0.628     R14C20A.F1 to     R14C18D.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/N_73
CTOF_DEL    ---     0.410     R14C18D.C0 to     R14C18D.F0 SLICE_470
ROUTE         8     1.518     R14C18D.F0 to     R12C20A.CE counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to clk1)
                  --------
                    7.594   (31.8% logic, 68.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R14C17D.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R12C20A.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.003ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr[7]  (to clk1 +)

   Delay:               7.661ns  (38.8% logic, 61.2% route), 7 logic levels.

 Constraint Details:

      7.661ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_23 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 18.664ns) by 11.003ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R17C27C.CLK to     R17C27C.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 (from clk1)
ROUTE         6     1.120     R17C27C.Q0 to     R19C25C.D1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture
CTOF_DEL    ---     0.410     R19C25C.D1 to     R19C25C.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_403
ROUTE         1     0.549     R19C25C.F1 to     R19C25D.B1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/clear_5_0_318_o3_0_4
CTOF_DEL    ---     0.410     R19C25D.B1 to     R19C25D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_168
ROUTE         5     1.059     R19C25D.F1 to     R17C26D.A1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_57
CTOF_DEL    ---     0.410     R17C26D.A1 to     R17C26D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_80
ROUTE        25     1.963     R17C26D.F1 to     R19C24C.B0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_681_i
C0TOFCO_DE  ---     0.790     R19C24C.B0 to    R19C24C.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_25
ROUTE         1     0.000    R19C24C.FCO to    R19C24D.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[4]
FCITOFCO_D  ---     0.130    R19C24D.FCI to    R19C24D.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24
ROUTE         1     0.000    R19C24D.FCO to    R19C25A.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[6]
FCITOF0_DE  ---     0.452    R19C25A.FCI to     R19C25A.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_23
ROUTE         1     0.000     R19C25A.F0 to    R19C25A.DI0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s[7] (to clk1)
                  --------
                    7.661   (38.8% logic, 61.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R17C27C.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R19C25A.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.003ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr[5]  (to clk1 +)

   Delay:               7.661ns  (38.8% logic, 61.2% route), 7 logic levels.

 Constraint Details:

      7.661ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24 meets
     18.797ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 18.664ns) by 11.003ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368    R17C27C.CLK to     R17C27C.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160 (from clk1)
ROUTE         6     1.120     R17C27C.Q0 to     R19C25C.D1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture
CTOF_DEL    ---     0.410     R19C25C.D1 to     R19C25C.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_403
ROUTE         1     0.549     R19C25C.F1 to     R19C25D.B1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/clear_5_0_318_o3_0_4
CTOF_DEL    ---     0.410     R19C25D.B1 to     R19C25D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_168
ROUTE         5     1.059     R19C25D.F1 to     R17C26D.A1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_57
CTOF_DEL    ---     0.410     R17C26D.A1 to     R17C26D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_80
ROUTE        25     1.963     R17C26D.F1 to     R19C24B.B0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_681_i
C0TOFCO_DE  ---     0.790     R19C24B.B0 to    R19C24B.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_26
ROUTE         1     0.000    R19C24B.FCO to    R19C24C.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[2]
FCITOFCO_D  ---     0.130    R19C24C.FCI to    R19C24C.FCO counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_25
ROUTE         1     0.000    R19C24C.FCO to    R19C24D.FCI counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[4]
FCITOF0_DE  ---     0.452    R19C24D.FCI to     R19C24D.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24
ROUTE         1     0.000     R19C24D.F0 to    R19C24D.DI0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s[5] (to clk1)
                  --------
                    7.661   (38.8% logic, 61.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R17C27C.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     3.348        OSC.OSC to    R19C24D.CLK clk1
                  --------
                    3.348   (0.0% logic, 100.0% route), 0 logic levels.

Report:  125.770MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk1" 53.200000 MHz ;    |   53.200 MHz|  125.770 MHz|   9  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 140
   No transfer within this clock domain is found

Clock Domain: clk1   Source: OSCinst0.OSC   Loads: 120
   Covered under: FREQUENCY NET "clk1" 53.200000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2928 paths, 1 nets, and 3043 connections (100.00% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Fri Apr 28 10:45:12 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Reveal_lifmd_impl1.twr -gui Reveal_lifmd_impl1.ncd Reveal_lifmd_impl1.prf 
Design file:     reveal_lifmd_impl1.ncd
Preference file: reveal_lifmd_impl1.prf
Device,speed:    LCMXO2-7000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk1" 53.200000 MHz (0 errors)</A></LI>            2928 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk1" 53.200000 MHz ;
            2928 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trace_din_d[5]  (from clk1 +)
   Destination:    DP8KC      Port           counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr6825668256p132a3b92_0_0_0(ASIC)  (to clk1 +)

   Delay:               0.299ns  (43.8% logic, 56.2% route), 1 logic levels.

 Constraint Details:

      0.299ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_189 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr6825668256p132a3b92_0_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.104ns) by 0.195ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_189 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr6825668256p132a3b92_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R11C18D.CLK to     R11C18D.Q1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_189 (from clk1)
ROUTE         1     0.168     R11C18D.Q1 to *R_R13C16.DIA5 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trace_din_d[5] (to clk1)
                  --------
                    0.299   (43.8% logic, 56.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.412        OSC.OSC to    R11C18D.CLK clk1
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr6825668256p132a3b92_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.465        OSC.OSC to *R_R13C16.CLKA clk1
                  --------
                    1.465   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.292ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/tu_out  (from clk1 +)
   Destination:    DP8KC      Port           counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1aace_0_0_0(ASIC)  (to clk1 +)

   Delay:               0.416ns  (31.5% logic, 68.5% route), 1 logic levels.

 Constraint Details:

      0.416ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/SLICE_250 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1aace_0_0_0 meets
      0.071ns ADDR_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.124ns) by 0.292ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/SLICE_250 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1aace_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R11C22C.CLK to     R11C22C.Q1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/SLICE_250 (from clk1)
ROUTE         1     0.285     R11C22C.Q1 to *R_R13C21.ADB0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_out[0] (to clk1)
                  --------
                    0.416   (31.5% logic, 68.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.412        OSC.OSC to    R11C22C.CLK clk1
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1aace_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.465        OSC.OSC to *R_R13C21.CLKB clk1
                  --------
                    1.465   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/capture_reclk[0]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/capture_reclk[1]  (to clk1 +)

   Delay:               0.280ns  (46.8% logic, 53.2% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_89 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_89 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.299ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_89 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R22C20A.CLK to     R22C20A.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_89 (from clk1)
ROUTE         1     0.149     R22C20A.Q0 to     R22C20A.M1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/capture_reclk[0] (to clk1)
                  --------
                    0.280   (46.8% logic, 53.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.394        OSC.OSC to    R22C20A.CLK clk1
                  --------
                    1.394   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.394        OSC.OSC to    R22C20A.CLK clk1
                  --------
                    1.394   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[0]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[1]  (to clk1 +)

   Delay:               0.280ns  (46.8% logic, 53.2% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_105 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_105 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.299ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_105 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R14C16C.CLK to     R14C16C.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_105 (from clk1)
ROUTE         1     0.149     R14C16C.Q0 to     R14C16C.M1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[0] (to clk1)
                  --------
                    0.280   (46.8% logic, 53.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.412        OSC.OSC to    R14C16C.CLK clk1
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.412        OSC.OSC to    R14C16C.CLK clk1
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (to clk1 +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_106 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_106 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_106 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R14C17D.CLK to     R14C17D.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_106 (from clk1)
ROUTE         5     0.151     R14C17D.Q0 to     R14C17D.M1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2] (to clk1)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.412        OSC.OSC to    R14C17D.CLK clk1
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.412        OSC.OSC to    R14C17D.CLK clk1
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/capture_reclk[2]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/capture_reclk[3]  (to clk1 +)

   Delay:               0.285ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_90 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_90 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_90 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R15C22B.CLK to     R15C22B.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_90 (from clk1)
ROUTE         2     0.154     R15C22B.Q0 to     R15C22B.M1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/capture_reclk[2] (to clk1)
                  --------
                    0.285   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.412        OSC.OSC to    R15C22B.CLK clk1
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.412        OSC.OSC to    R15C22B.CLK clk1
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/last_addr_written[3]  (to clk1 +)

   Delay:               0.288ns  (45.5% logic, 54.5% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_35 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_165 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_35 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R16C23C.CLK to     R16C23C.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_35 (from clk1)
ROUTE         4     0.157     R16C23C.Q0 to     R16C22C.M1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr[3] (to clk1)
                  --------
                    0.288   (45.5% logic, 54.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.412        OSC.OSC to    R16C23C.CLK clk1
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.412        OSC.OSC to    R16C22C.CLK clk1
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/last_addr_written[1]  (to clk1 +)

   Delay:               0.288ns  (45.5% logic, 54.5% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_36 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_164 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_36 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R16C23B.CLK to     R16C23B.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_36 (from clk1)
ROUTE         4     0.157     R16C23B.Q0 to     R15C23B.M1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr[1] (to clk1)
                  --------
                    0.288   (45.5% logic, 54.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.412        OSC.OSC to    R16C23B.CLK clk1
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.412        OSC.OSC to    R15C23B.CLK clk1
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.312ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trace_din_d[1]  (from clk1 +)
   Destination:    DP8KC      Port           counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr6825668256p132a3b92_0_0_0(ASIC)  (to clk1 +)

   Delay:               0.416ns  (31.5% logic, 68.5% route), 1 logic levels.

 Constraint Details:

      0.416ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_187 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr6825668256p132a3b92_0_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.104ns) by 0.312ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_187 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr6825668256p132a3b92_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R12C18A.CLK to     R12C18A.Q1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_187 (from clk1)
ROUTE         1     0.285     R12C18A.Q1 to *R_R13C16.DIA1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trace_din_d[1] (to clk1)
                  --------
                    0.416   (31.5% logic, 68.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.412        OSC.OSC to    R12C18A.CLK clk1
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr6825668256p132a3b92_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.465        OSC.OSC to *R_R13C16.CLKA clk1
                  --------
                    1.465   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.312ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trace_din_d[4]  (from clk1 +)
   Destination:    DP8KC      Port           counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr6825668256p132a3b92_0_0_0(ASIC)  (to clk1 +)

   Delay:               0.416ns  (31.5% logic, 68.5% route), 1 logic levels.

 Constraint Details:

      0.416ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_189 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr6825668256p132a3b92_0_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.104ns) by 0.312ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_189 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr6825668256p132a3b92_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R11C18D.CLK to     R11C18D.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_189 (from clk1)
ROUTE         1     0.285     R11C18D.Q0 to *R_R13C16.DIA4 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trace_din_d[4] (to clk1)
                  --------
                    0.416   (31.5% logic, 68.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.412        OSC.OSC to    R11C18D.CLK clk1
                  --------
                    1.412   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr6825668256p132a3b92_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.465        OSC.OSC to *R_R13C16.CLKA clk1
                  --------
                    1.465   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk1" 53.200000 MHz ;    |     0.000 ns|     0.195 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 140
   No transfer within this clock domain is found

Clock Domain: clk1   Source: OSCinst0.OSC   Loads: 120
   Covered under: FREQUENCY NET "clk1" 53.200000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2928 paths, 1 nets, and 3043 connections (100.00% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
