/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_per_timer.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 9:15p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:14:53 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_per_timer.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 9:15p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_PER_TIMER_H__
#define BCHP_PER_TIMER_H__

/***************************************************************************
 *PER_TIMER - Timer Registers
 ***************************************************************************/
#define BCHP_PER_TIMER_TIMRIRQSTAT               0x04e000c0 /* Timer Interrupt Status Register */
#define BCHP_PER_TIMER_TIMERCTL0                 0x04e000c4 /* Timer Control Word  0  Register */
#define BCHP_PER_TIMER_TIMERCTL1                 0x04e000c8 /* Timer Control Word  1  Register */
#define BCHP_PER_TIMER_TIMERCTL2                 0x04e000cc /* Timer Control Word  2  Register */
#define BCHP_PER_TIMER_TIMERCNT0                 0x04e000d0 /* Timer Count 0 Register */
#define BCHP_PER_TIMER_TIMERCNT1                 0x04e000d4 /* Timer Count 1 Register */
#define BCHP_PER_TIMER_TIMERCNT2                 0x04e000d8 /* Timer Count 2 Register */
#define BCHP_PER_TIMER_WatchDogDefCount          0x04e000dc /* Watchdog Default Count Value Register */
#define BCHP_PER_TIMER_WatchDogCtl               0x04e000e0 /* Watchdog Control Register */
#define BCHP_PER_TIMER_WDResetCount              0x04e000e4 /* Watchdog Reset Length Register */
#define BCHP_PER_TIMER_MEM_TM                    0x04e000e8 /* Memory TM Register */
#define BCHP_PER_TIMER_EPHY_TESTCNTRL            0x04e000ec /* EPHY Test Control */
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL   0x04e000f0 /* PHASE INTERPOLATOR CONTROL */
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_RB     0x04e000f4 /* PHASE INTERPOLATOR ReadBack */

/***************************************************************************
 *TIMRIRQSTAT - Timer Interrupt Status Register
 ***************************************************************************/
/* PER_TIMER :: TIMRIRQSTAT :: reserved0 [31:11] */
#define BCHP_PER_TIMER_TIMRIRQSTAT_reserved0_MASK                  0xfffff800
#define BCHP_PER_TIMER_TIMRIRQSTAT_reserved0_SHIFT                 11

/* PER_TIMER :: TIMRIRQSTAT :: Tim2Msk [10:10] */
#define BCHP_PER_TIMER_TIMRIRQSTAT_Tim2Msk_MASK                    0x00000400
#define BCHP_PER_TIMER_TIMRIRQSTAT_Tim2Msk_SHIFT                   10

/* PER_TIMER :: TIMRIRQSTAT :: Tim1Msk [09:09] */
#define BCHP_PER_TIMER_TIMRIRQSTAT_Tim1Msk_MASK                    0x00000200
#define BCHP_PER_TIMER_TIMRIRQSTAT_Tim1Msk_SHIFT                   9

/* PER_TIMER :: TIMRIRQSTAT :: Tim0Msk [08:08] */
#define BCHP_PER_TIMER_TIMRIRQSTAT_Tim0Msk_MASK                    0x00000100
#define BCHP_PER_TIMER_TIMRIRQSTAT_Tim0Msk_SHIFT                   8

/* PER_TIMER :: TIMRIRQSTAT :: reserved1 [07:04] */
#define BCHP_PER_TIMER_TIMRIRQSTAT_reserved1_MASK                  0x000000f0
#define BCHP_PER_TIMER_TIMRIRQSTAT_reserved1_SHIFT                 4

/* PER_TIMER :: TIMRIRQSTAT :: WDInt [03:03] */
#define BCHP_PER_TIMER_TIMRIRQSTAT_WDInt_MASK                      0x00000008
#define BCHP_PER_TIMER_TIMRIRQSTAT_WDInt_SHIFT                     3

/* PER_TIMER :: TIMRIRQSTAT :: Tim2Int [02:02] */
#define BCHP_PER_TIMER_TIMRIRQSTAT_Tim2Int_MASK                    0x00000004
#define BCHP_PER_TIMER_TIMRIRQSTAT_Tim2Int_SHIFT                   2

/* PER_TIMER :: TIMRIRQSTAT :: Tim1Int [01:01] */
#define BCHP_PER_TIMER_TIMRIRQSTAT_Tim1Int_MASK                    0x00000002
#define BCHP_PER_TIMER_TIMRIRQSTAT_Tim1Int_SHIFT                   1

/* PER_TIMER :: TIMRIRQSTAT :: Tim0Int [00:00] */
#define BCHP_PER_TIMER_TIMRIRQSTAT_Tim0Int_MASK                    0x00000001
#define BCHP_PER_TIMER_TIMRIRQSTAT_Tim0Int_SHIFT                   0

/***************************************************************************
 *TIMERCTL0 - Timer Control Word  0  Register
 ***************************************************************************/
/* PER_TIMER :: TIMERCTL0 :: TimrEn [31:31] */
#define BCHP_PER_TIMER_TIMERCTL0_TimrEn_MASK                       0x80000000
#define BCHP_PER_TIMER_TIMERCTL0_TimrEn_SHIFT                      31

/* PER_TIMER :: TIMERCTL0 :: CntMode [30:30] */
#define BCHP_PER_TIMER_TIMERCTL0_CntMode_MASK                      0x40000000
#define BCHP_PER_TIMER_TIMERCTL0_CntMode_SHIFT                     30

/* PER_TIMER :: TIMERCTL0 :: TimerCount [29:00] */
#define BCHP_PER_TIMER_TIMERCTL0_TimerCount_MASK                   0x3fffffff
#define BCHP_PER_TIMER_TIMERCTL0_TimerCount_SHIFT                  0

/***************************************************************************
 *TIMERCTL1 - Timer Control Word  1  Register
 ***************************************************************************/
/* PER_TIMER :: TIMERCTL1 :: TimrEn [31:31] */
#define BCHP_PER_TIMER_TIMERCTL1_TimrEn_MASK                       0x80000000
#define BCHP_PER_TIMER_TIMERCTL1_TimrEn_SHIFT                      31

/* PER_TIMER :: TIMERCTL1 :: CntMode [30:30] */
#define BCHP_PER_TIMER_TIMERCTL1_CntMode_MASK                      0x40000000
#define BCHP_PER_TIMER_TIMERCTL1_CntMode_SHIFT                     30

/* PER_TIMER :: TIMERCTL1 :: TimerCount [29:00] */
#define BCHP_PER_TIMER_TIMERCTL1_TimerCount_MASK                   0x3fffffff
#define BCHP_PER_TIMER_TIMERCTL1_TimerCount_SHIFT                  0

/***************************************************************************
 *TIMERCTL2 - Timer Control Word  2  Register
 ***************************************************************************/
/* PER_TIMER :: TIMERCTL2 :: TimrEn [31:31] */
#define BCHP_PER_TIMER_TIMERCTL2_TimrEn_MASK                       0x80000000
#define BCHP_PER_TIMER_TIMERCTL2_TimrEn_SHIFT                      31

/* PER_TIMER :: TIMERCTL2 :: CntMode [30:30] */
#define BCHP_PER_TIMER_TIMERCTL2_CntMode_MASK                      0x40000000
#define BCHP_PER_TIMER_TIMERCTL2_CntMode_SHIFT                     30

/* PER_TIMER :: TIMERCTL2 :: TimerCount [29:00] */
#define BCHP_PER_TIMER_TIMERCTL2_TimerCount_MASK                   0x3fffffff
#define BCHP_PER_TIMER_TIMERCTL2_TimerCount_SHIFT                  0

/***************************************************************************
 *TIMERCNT0 - Timer Count 0 Register
 ***************************************************************************/
/* PER_TIMER :: TIMERCNT0 :: reserved0 [31:31] */
#define BCHP_PER_TIMER_TIMERCNT0_reserved0_MASK                    0x80000000
#define BCHP_PER_TIMER_TIMERCNT0_reserved0_SHIFT                   31

/* PER_TIMER :: TIMERCNT0 :: Interrupt [30:30] */
#define BCHP_PER_TIMER_TIMERCNT0_Interrupt_MASK                    0x40000000
#define BCHP_PER_TIMER_TIMERCNT0_Interrupt_SHIFT                   30

/* PER_TIMER :: TIMERCNT0 :: TimerCount [29:00] */
#define BCHP_PER_TIMER_TIMERCNT0_TimerCount_MASK                   0x3fffffff
#define BCHP_PER_TIMER_TIMERCNT0_TimerCount_SHIFT                  0

/***************************************************************************
 *TIMERCNT1 - Timer Count 1 Register
 ***************************************************************************/
/* PER_TIMER :: TIMERCNT1 :: reserved0 [31:31] */
#define BCHP_PER_TIMER_TIMERCNT1_reserved0_MASK                    0x80000000
#define BCHP_PER_TIMER_TIMERCNT1_reserved0_SHIFT                   31

/* PER_TIMER :: TIMERCNT1 :: Interrupt [30:30] */
#define BCHP_PER_TIMER_TIMERCNT1_Interrupt_MASK                    0x40000000
#define BCHP_PER_TIMER_TIMERCNT1_Interrupt_SHIFT                   30

/* PER_TIMER :: TIMERCNT1 :: TimerCount [29:00] */
#define BCHP_PER_TIMER_TIMERCNT1_TimerCount_MASK                   0x3fffffff
#define BCHP_PER_TIMER_TIMERCNT1_TimerCount_SHIFT                  0

/***************************************************************************
 *TIMERCNT2 - Timer Count 2 Register
 ***************************************************************************/
/* PER_TIMER :: TIMERCNT2 :: reserved0 [31:31] */
#define BCHP_PER_TIMER_TIMERCNT2_reserved0_MASK                    0x80000000
#define BCHP_PER_TIMER_TIMERCNT2_reserved0_SHIFT                   31

/* PER_TIMER :: TIMERCNT2 :: Interrupt [30:30] */
#define BCHP_PER_TIMER_TIMERCNT2_Interrupt_MASK                    0x40000000
#define BCHP_PER_TIMER_TIMERCNT2_Interrupt_SHIFT                   30

/* PER_TIMER :: TIMERCNT2 :: TimerCount [29:00] */
#define BCHP_PER_TIMER_TIMERCNT2_TimerCount_MASK                   0x3fffffff
#define BCHP_PER_TIMER_TIMERCNT2_TimerCount_SHIFT                  0

/***************************************************************************
 *WatchDogDefCount - Watchdog Default Count Value Register
 ***************************************************************************/
/* PER_TIMER :: WatchDogDefCount :: WDTimerCnt [31:00] */
#define BCHP_PER_TIMER_WatchDogDefCount_WDTimerCnt_MASK            0xffffffff
#define BCHP_PER_TIMER_WatchDogDefCount_WDTimerCnt_SHIFT           0

/***************************************************************************
 *WatchDogCtl - Watchdog Control Register
 ***************************************************************************/
/* PER_TIMER :: WatchDogCtl :: reserved0 [31:16] */
#define BCHP_PER_TIMER_WatchDogCtl_reserved0_MASK                  0xffff0000
#define BCHP_PER_TIMER_WatchDogCtl_reserved0_SHIFT                 16

/* PER_TIMER :: WatchDogCtl :: Control [15:00] */
#define BCHP_PER_TIMER_WatchDogCtl_Control_MASK                    0x0000ffff
#define BCHP_PER_TIMER_WatchDogCtl_Control_SHIFT                   0

/***************************************************************************
 *WDResetCount - Watchdog Reset Length Register
 ***************************************************************************/
/* PER_TIMER :: WDResetCount :: reserved0 [31:26] */
#define BCHP_PER_TIMER_WDResetCount_reserved0_MASK                 0xfc000000
#define BCHP_PER_TIMER_WDResetCount_reserved0_SHIFT                26

/* PER_TIMER :: WDResetCount :: WDRstLen [25:00] */
#define BCHP_PER_TIMER_WDResetCount_WDRstLen_MASK                  0x03ffffff
#define BCHP_PER_TIMER_WDResetCount_WDRstLen_SHIFT                 0

/***************************************************************************
 *MEM_TM - Memory TM Register
 ***************************************************************************/
/* PER_TIMER :: MEM_TM :: reserved0 [31:07] */
#define BCHP_PER_TIMER_MEM_TM_reserved0_MASK                       0xffffff80
#define BCHP_PER_TIMER_MEM_TM_reserved0_SHIFT                      7

/* PER_TIMER :: MEM_TM :: MIPS_REGFILE_TM [06:05] */
#define BCHP_PER_TIMER_MEM_TM_MIPS_REGFILE_TM_MASK                 0x00000060
#define BCHP_PER_TIMER_MEM_TM_MIPS_REGFILE_TM_SHIFT                5

/* PER_TIMER :: MEM_TM :: BOOTROM_TM [04:00] */
#define BCHP_PER_TIMER_MEM_TM_BOOTROM_TM_MASK                      0x0000001f
#define BCHP_PER_TIMER_MEM_TM_BOOTROM_TM_SHIFT                     0

/***************************************************************************
 *EPHY_TESTCNTRL - EPHY Test Control
 ***************************************************************************/
/* PER_TIMER :: EPHY_TESTCNTRL :: EPHY_TESTCNTRL [31:00] */
#define BCHP_PER_TIMER_EPHY_TESTCNTRL_EPHY_TESTCNTRL_MASK          0xffffffff
#define BCHP_PER_TIMER_EPHY_TESTCNTRL_EPHY_TESTCNTRL_SHIFT         0

/***************************************************************************
 *PHASE_INTERPOLATOR_CTRL - PHASE INTERPOLATOR CONTROL
 ***************************************************************************/
/* PER_TIMER :: PHASE_INTERPOLATOR_CTRL :: reserved0 [31:31] */
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL_reserved0_MASK      0x80000000
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL_reserved0_SHIFT     31

/* PER_TIMER :: PHASE_INTERPOLATOR_CTRL :: pi_mips_ph_cntr_max [30:16] */
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL_pi_mips_ph_cntr_max_MASK 0x7fff0000
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL_pi_mips_ph_cntr_max_SHIFT 16

/* PER_TIMER :: PHASE_INTERPOLATOR_CTRL :: reserved1 [15:08] */
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL_reserved1_MASK      0x0000ff00
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL_reserved1_SHIFT     8

/* PER_TIMER :: PHASE_INTERPOLATOR_CTRL :: pi_mips_cntr_cyc [07:04] */
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL_pi_mips_cntr_cyc_MASK 0x000000f0
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL_pi_mips_cntr_cyc_SHIFT 4

/* PER_TIMER :: PHASE_INTERPOLATOR_CTRL :: pi_counter_en [03:03] */
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL_pi_counter_en_MASK  0x00000008
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL_pi_counter_en_SHIFT 3

/* PER_TIMER :: PHASE_INTERPOLATOR_CTRL :: pi_ph_reg_override [02:02] */
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL_pi_ph_reg_override_MASK 0x00000004
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL_pi_ph_reg_override_SHIFT 2

/* PER_TIMER :: PHASE_INTERPOLATOR_CTRL :: pi_pll_load_ph [01:01] */
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL_pi_pll_load_ph_MASK 0x00000002
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL_pi_pll_load_ph_SHIFT 1

/* PER_TIMER :: PHASE_INTERPOLATOR_CTRL :: pi_mips_hw_cntr_en [00:00] */
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL_pi_mips_hw_cntr_en_MASK 0x00000001
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_CTRL_pi_mips_hw_cntr_en_SHIFT 0

/***************************************************************************
 *PHASE_INTERPOLATOR_RB - PHASE INTERPOLATOR ReadBack
 ***************************************************************************/
/* PER_TIMER :: PHASE_INTERPOLATOR_RB :: reserved0 [31:22] */
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_RB_reserved0_MASK        0xffc00000
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_RB_reserved0_SHIFT       22

/* PER_TIMER :: PHASE_INTERPOLATOR_RB :: mips_load_ph [21:21] */
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_RB_mips_load_ph_MASK     0x00200000
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_RB_mips_load_ph_SHIFT    21

/* PER_TIMER :: PHASE_INTERPOLATOR_RB :: mips_ph_ctrl [20:15] */
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_RB_mips_ph_ctrl_MASK     0x001f8000
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_RB_mips_ph_ctrl_SHIFT    15

/* PER_TIMER :: PHASE_INTERPOLATOR_RB :: pi_arb_ph_mips_cout [14:00] */
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_RB_pi_arb_ph_mips_cout_MASK 0x00007fff
#define BCHP_PER_TIMER_PHASE_INTERPOLATOR_RB_pi_arb_ph_mips_cout_SHIFT 0

#endif /* #ifndef BCHP_PER_TIMER_H__ */

/* End of File */
