***************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : riscv_core
Version: G-2012.06-SP2
Date   : Wed Jan 31 12:47:26 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: state_q_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: mem_i_rd_o (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_q_reg[0]/CK (DFF_X1)               0.00 #     0.00 r
  state_q_reg[0]/Q (DFF_X1)                0.09       0.09 r
  U3400/ZN (NAND2_X1)                      0.04       0.14 f
  U3399/ZN (INV_X1)                        0.04       0.17 r
  mem_i_rd_o (out)                         0.00       0.18 r
  data arrival time                                   0.18
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: pc_q_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: mem_i_pc_o[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  pc_q_reg[1]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_q_reg[1]/Q (DFF_X1)                   0.08       0.08 r
  mem_i_pc_o[1] (out)                      0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: pc_q_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: mem_i_pc_o[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  pc_q_reg[2]/CK (DFF_X1)                  0.00 #     0.00 r
  pc_q_reg[2]/Q (DFF_X1)                   0.08       0.08 r
  mem_i_pc_o[2] (out)                      0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: pc_q_reg[31]
              (rising edge-triggered flip-flop)
  Endpoint: mem_i_pc_o[31]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  pc_q_reg[31]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_q_reg[31]/Q (DFF_X1)                  0.08       0.08 r
  mem_i_pc_o[31] (out)                     0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: pc_q_reg[25]
              (rising edge-triggered flip-flop)
  Endpoint: mem_i_pc_o[25]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  pc_q_reg[25]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_q_reg[25]/Q (DFF_X1)                  0.08       0.08 r
  mem_i_pc_o[25] (out)                     0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: pc_q_reg[26]
              (rising edge-triggered flip-flop)
  Endpoint: mem_i_pc_o[26]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  pc_q_reg[26]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_q_reg[26]/Q (DFF_X1)                  0.08       0.08 r
  mem_i_pc_o[26] (out)                     0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: pc_q_reg[27]
              (rising edge-triggered flip-flop)
  Endpoint: mem_i_pc_o[27]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  pc_q_reg[27]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_q_reg[27]/Q (DFF_X1)                  0.08       0.08 r
  mem_i_pc_o[27] (out)                     0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: pc_q_reg[28]
              (rising edge-triggered flip-flop)
  Endpoint: mem_i_pc_o[28]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  pc_q_reg[28]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_q_reg[28]/Q (DFF_X1)                  0.08       0.08 r
  mem_i_pc_o[28] (out)                     0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: pc_q_reg[29]
              (rising edge-triggered flip-flop)
  Endpoint: mem_i_pc_o[29]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  pc_q_reg[29]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_q_reg[29]/Q (DFF_X1)                  0.08       0.08 r
  mem_i_pc_o[29] (out)                     0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: pc_q_reg[30]
              (rising edge-triggered flip-flop)
  Endpoint: mem_i_pc_o[30]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  pc_q_reg[30]/CK (DFF_X1)                 0.00 #     0.00 r
  pc_q_reg[30]/Q (DFF_X1)                  0.08       0.08 r
  mem_i_pc_o[30] (out)                     0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


1
