{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604429142187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604429142187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  3 15:45:42 2020 " "Processing started: Tue Nov  3 15:45:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604429142187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429142187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429142188 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604429142536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604429142536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitShift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitShift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitShift-arch " "Found design unit 1: bitShift-arch" {  } { { "bitShift.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bitShift.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151758 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitShift " "Found entity 1: bitShift" {  } { { "bitShift.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bitShift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LogicAnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LogicAnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicAnd-arch " "Found design unit 1: LogicAnd-arch" {  } { { "LogicAnd.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/LogicAnd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151759 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicAnd " "Found entity 1: LogicAnd" {  } { { "LogicAnd.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/LogicAnd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorSinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensorSinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensorSinal-comportamento " "Found design unit 1: extensorSinal-comportamento" {  } { { "extensorSinal.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/extensorSinal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151759 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensorSinal " "Found entity 1: extensorSinal" {  } { { "extensorSinal.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/extensorSinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-rtl " "Found design unit 1: RAM-rtl" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151760 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151761 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151761 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FluxoDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FluxoDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FluxoDados-comportamento " "Found design unit 1: FluxoDados-comportamento" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151762 ""} { "Info" "ISGN_ENTITY_NAME" "1 FluxoDados " "Found entity 1: FluxoDados" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151763 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMMIPS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151763 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151764 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-comportamento " "Found design unit 1: fetch-comportamento" {  } { { "fetch.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151764 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/somador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151765 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604429151765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FluxoDados " "Elaborating entity \"FluxoDados\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604429151818 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_MUXRd FluxoDados.vhd(30) " "Verilog HDL or VHDL warning at FluxoDados.vhd(30): object \"saida_MUXRd\" assigned a value but never read" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604429151820 "|FluxoDados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:fetchInstruction " "Elaborating entity \"fetch\" for hierarchy \"fetch:fetchInstruction\"" {  } { { "FluxoDados.vhd" "fetchInstruction" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604429151858 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "constanteSoma fetch.vhd(20) " "VHDL Signal Declaration warning at fetch.vhd(20): used explicit default value for signal \"constanteSoma\" because signal was never assigned a value" {  } { { "fetch.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604429151859 "|FluxoDados|fetch:fetchInstruction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico fetch:fetchInstruction\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"fetch:fetchInstruction\|registradorGenerico:PC\"" {  } { { "fetch.vhd" "PC" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604429151868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS fetch:fetchInstruction\|ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"fetch:fetchInstruction\|ROMMIPS:ROM\"" {  } { { "fetch.vhd" "ROM" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604429151872 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(20) " "VHDL Signal Declaration warning at ROMMIPS.vhd(20): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMMIPS.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604429151873 "|FluxoDados|fetch:fetchInstruction|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador fetch:fetchInstruction\|somador:SOMA " "Elaborating entity \"somador\" for hierarchy \"fetch:fetchInstruction\|somador:SOMA\"" {  } { { "fetch.vhd" "SOMA" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604429151874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitShift fetch:fetchInstruction\|bitShift:shiftRight " "Elaborating entity \"bitShift\" for hierarchy \"fetch:fetchInstruction\|bitShift:shiftRight\"" {  } { { "fetch.vhd" "shiftRight" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604429151876 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada bitShift.vhd(21) " "VHDL Process Statement warning at bitShift.vhd(21): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitShift.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bitShift.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604429151877 "|FluxoDados|fetch:fetchInstruction|bitShift:shiftRight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 fetch:fetchInstruction\|muxGenerico2x1:MUX " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"fetch:fetchInstruction\|muxGenerico2x1:MUX\"" {  } { { "fetch.vhd" "MUX" { Text "/home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604429151879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BancoReg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BancoReg\"" {  } { { "FluxoDados.vhd" "BancoReg" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604429151883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULAmips " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULAmips\"" {  } { { "FluxoDados.vhd" "ULAmips" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604429151885 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ULA.vhd(45) " "VHDL warning at ULA.vhd(45): comparison between unequal length operands always returns FALSE" {  } { { "ULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 45 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151887 "|FluxoDados|ULA:ULAmips"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ULA.vhd(44) " "VHDL warning at ULA.vhd(44): comparison between unequal length operands always returns FALSE" {  } { { "ULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 44 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151887 "|FluxoDados|ULA:ULAmips"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ULA.vhd(43) " "VHDL warning at ULA.vhd(43): comparison between unequal length operands always returns FALSE" {  } { { "ULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 43 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151887 "|FluxoDados|ULA:ULAmips"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ULA.vhd(42) " "VHDL warning at ULA.vhd(42): comparison between unequal length operands always returns FALSE" {  } { { "ULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 42 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151887 "|FluxoDados|ULA:ULAmips"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ULA.vhd(41) " "VHDL warning at ULA.vhd(41): comparison between unequal length operands always returns FALSE" {  } { { "ULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 41 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151887 "|FluxoDados|ULA:ULAmips"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ULA.vhd(40) " "VHDL warning at ULA.vhd(40): comparison between unequal length operands always returns FALSE" {  } { { "ULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 40 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151887 "|FluxoDados|ULA:ULAmips"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ULA.vhd(39) " "VHDL warning at ULA.vhd(39): comparison between unequal length operands always returns FALSE" {  } { { "ULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 39 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151887 "|FluxoDados|ULA:ULAmips"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ULA.vhd(38) " "VHDL warning at ULA.vhd(38): comparison between unequal length operands always returns FALSE" {  } { { "ULA.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd" 38 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429151887 "|FluxoDados|ULA:ULAmips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensorSinal extensorSinal:sigExt " "Elaborating entity \"extensorSinal\" for hierarchy \"extensorSinal:sigExt\"" {  } { { "FluxoDados.vhd" "sigExt" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604429151891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:mux_RTRD " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:mux_RTRD\"" {  } { { "FluxoDados.vhd" "mux_RTRD" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604429151894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicAnd LogicAnd:LogicAND " "Elaborating entity \"LogicAnd\" for hierarchy \"LogicAnd:LogicAND\"" {  } { { "FluxoDados.vhd" "LogicAND" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604429151896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:memRAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:memRAM\"" {  } { { "FluxoDados.vhd" "memRAM" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604429151898 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "RAM.vhd(23) " "VHDL warning at RAM.vhd(23): constant value overflow" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 23 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1604429151899 "|FluxoDados|RAM:memRAM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RAM.vhd(23) " "VHDL Subtype or Type Declaration warning at RAM.vhd(23): subtype or type has null range" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 23 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1604429151899 "|FluxoDados|RAM:memRAM"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM:memRAM\|ram " "RAM logic \"RAM:memRAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "RAM.vhd" "ram" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1604429152325 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:BancoReg\|registrador " "RAM logic \"bancoRegistradores:BancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "/home/rafaelalmada/Documents/MIPS/quartus/bancoRegistradores.vhd" 36 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1604429152325 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fetch:fetchInstruction\|ROMMIPS:ROM\|memROM " "RAM logic \"fetch:fetchInstruction\|ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMMIPS.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1604429152325 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1604429152325 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_PADDING_MSB_HEAD" "ROMcontent.mif 0 " "Width of data items in \"ROMcontent.mif\" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory. " {  } { { "/home/rafaelalmada/Documents/MIPS/quartus/ROMcontent.mif" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/ROMcontent.mif" 20 -1 0 } }  } 0 113016 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items with %2!s! on MSB to fit in memory. " 0 0 "Analysis & Synthesis" 0 -1 1604429152327 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 /home/rafaelalmada/Documents/MIPS/quartus/ROMcontent.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"/home/rafaelalmada/Documents/MIPS/quartus/ROMcontent.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1604429152328 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[15\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[14\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[13\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[12\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[11\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[10\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[9\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[8\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[7\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[6\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[5\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[4\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[3\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[2\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[1\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[0\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[16\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[17\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[18\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[19\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[20\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[21\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[22\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[23\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[24\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[25\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[26\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[27\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[28\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[29\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[30\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:memRAM\|dado_out\[31\] " "Converted tri-state buffer \"RAM:memRAM\|dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604429152332 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1604429152332 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[8\] GND " "Pin \"instrucao\[8\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[9\] GND " "Pin \"instrucao\[9\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[10\] GND " "Pin \"instrucao\[10\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[11\] GND " "Pin \"instrucao\[11\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[12\] GND " "Pin \"instrucao\[12\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[13\] GND " "Pin \"instrucao\[13\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[14\] GND " "Pin \"instrucao\[14\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[15\] GND " "Pin \"instrucao\[15\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[16\] GND " "Pin \"instrucao\[16\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[17\] GND " "Pin \"instrucao\[17\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[18\] GND " "Pin \"instrucao\[18\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[19\] GND " "Pin \"instrucao\[19\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[20\] GND " "Pin \"instrucao\[20\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[21\] GND " "Pin \"instrucao\[21\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[22\] GND " "Pin \"instrucao\[22\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[23\] GND " "Pin \"instrucao\[23\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[24\] GND " "Pin \"instrucao\[24\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[25\] GND " "Pin \"instrucao\[25\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[26\] GND " "Pin \"instrucao\[26\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[27\] GND " "Pin \"instrucao\[27\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[28\] GND " "Pin \"instrucao\[28\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[29\] GND " "Pin \"instrucao\[29\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[30\] GND " "Pin \"instrucao\[30\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[31\] GND " "Pin \"instrucao\[31\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|instrucao[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opCodeFunct\[6\] GND " "Pin \"opCodeFunct\[6\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|opCodeFunct[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opCodeFunct\[7\] GND " "Pin \"opCodeFunct\[7\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|opCodeFunct[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opCodeFunct\[8\] GND " "Pin \"opCodeFunct\[8\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|opCodeFunct[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opCodeFunct\[9\] GND " "Pin \"opCodeFunct\[9\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|opCodeFunct[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opCodeFunct\[10\] GND " "Pin \"opCodeFunct\[10\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|opCodeFunct[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opCodeFunct\[11\] GND " "Pin \"opCodeFunct\[11\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604429152635 "|FluxoDados|opCodeFunct[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604429152635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604429152736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604429153114 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604429153114 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "palavraControle\[1\] " "No output dependent on input pin \"palavraControle\[1\]\"" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604429153224 "|FluxoDados|palavraControle[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "palavraControle\[4\] " "No output dependent on input pin \"palavraControle\[4\]\"" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604429153224 "|FluxoDados|palavraControle[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "palavraControle\[5\] " "No output dependent on input pin \"palavraControle\[5\]\"" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604429153224 "|FluxoDados|palavraControle[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "palavraControle\[6\] " "No output dependent on input pin \"palavraControle\[6\]\"" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604429153224 "|FluxoDados|palavraControle[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "palavraControle\[7\] " "No output dependent on input pin \"palavraControle\[7\]\"" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604429153224 "|FluxoDados|palavraControle[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "palavraControle\[8\] " "No output dependent on input pin \"palavraControle\[8\]\"" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604429153224 "|FluxoDados|palavraControle[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "palavraControle\[9\] " "No output dependent on input pin \"palavraControle\[9\]\"" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604429153224 "|FluxoDados|palavraControle[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "palavraControle\[10\] " "No output dependent on input pin \"palavraControle\[10\]\"" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604429153224 "|FluxoDados|palavraControle[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "palavraControle\[3\] " "No output dependent on input pin \"palavraControle\[3\]\"" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604429153224 "|FluxoDados|palavraControle[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "escritaC " "No output dependent on input pin \"escritaC\"" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604429153224 "|FluxoDados|escritaC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "palavraControle\[0\] " "No output dependent on input pin \"palavraControle\[0\]\"" {  } { { "FluxoDados.vhd" "" { Text "/home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604429153224 "|FluxoDados|palavraControle[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1604429153224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604429153225 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604429153225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604429153225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604429153225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604429153236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  3 15:45:53 2020 " "Processing ended: Tue Nov  3 15:45:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604429153236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604429153236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604429153236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604429153236 ""}
