{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 13:07:38 2018 " "Info: Processing started: Mon May 21 13:07:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUL/ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MUL/ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info: Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "3c1/3C1.bdf 1 1 " "Warning: Using design file 3c1/3C1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 3C1 " "Info: Found entity 1: 3C1" {  } { { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/3c1/3C1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3C1 3C1:inst14 " "Info: Elaborating entity \"3C1\" for hierarchy \"3C1:inst14\"" {  } { { "../MUL/ALU.bdf" "inst14" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -712 824 920 -232 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "8b-add/8b_add.bdf 1 1 " "Warning: Using design file 8b-add/8b_add.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8b_add " "Info: Found entity 1: 8b_add" {  } { { "8b_add.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/8b-add/8b_add.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8b_add 8b_add:inst11 " "Info: Elaborating entity \"8b_add\" for hierarchy \"8b_add:inst11\"" {  } { { "../MUL/ALU.bdf" "inst11" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -912 624 720 -496 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 8b_add:inst11\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"8b_add:inst11\|74181:inst\"" {  } { { "8b_add.bdf" "inst" { Schematic "D:/Monday/Project/microprogram/ALU/8b-add/8b_add.bdf" { { 0 672 792 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "8b_add:inst11\|74181:inst " "Info: Elaborated megafunction instantiation \"8b_add:inst11\|74181:inst\"" {  } { { "8b_add.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/8b-add/8b_add.bdf" { { 0 672 792 256 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mul/MUL.bdf 1 1 " "Warning: Using design file mul/MUL.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Info: Found entity 1: MUL" {  } { { "MUL.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mul/MUL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL MUL:inst12 " "Info: Elaborating entity \"MUL\" for hierarchy \"MUL:inst12\"" {  } { { "../MUL/ALU.bdf" "inst12" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -496 624 720 -304 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74285 MUL:inst12\|74285:inst1 " "Info: Elaborating entity \"74285\" for hierarchy \"MUL:inst12\|74285:inst1\"" {  } { { "MUL.bdf" "inst1" { Schematic "D:/Monday/Project/microprogram/ALU/mul/MUL.bdf" { { -216 808 912 -24 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MUL:inst12\|74285:inst1 " "Info: Elaborated megafunction instantiation \"MUL:inst12\|74285:inst1\"" {  } { { "MUL.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mul/MUL.bdf" { { -216 808 912 -24 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74284 MUL:inst12\|74284:inst " "Info: Elaborating entity \"74284\" for hierarchy \"MUL:inst12\|74284:inst\"" {  } { { "MUL.bdf" "inst" { Schematic "D:/Monday/Project/microprogram/ALU/mul/MUL.bdf" { { 16 808 912 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MUL:inst12\|74284:inst " "Info: Elaborated megafunction instantiation \"MUL:inst12\|74284:inst\"" {  } { { "MUL.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mul/MUL.bdf" { { 16 808 912 208 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mov/mov.bdf 1 1 " "Warning: Using design file mov/mov.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mov " "Info: Found entity 1: mov" {  } { { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mov mov:inst13 " "Info: Elaborating entity \"mov\" for hierarchy \"mov:inst13\"" {  } { { "../MUL/ALU.bdf" "inst13" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -304 624 720 -16 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74198 mov:inst13\|74198:inst " "Info: Elaborating entity \"74198\" for hierarchy \"mov:inst13\|74198:inst\"" {  } { { "mov.bdf" "inst" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 232 600 720 488 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "mov:inst13\|74198:inst " "Info: Elaborated megafunction instantiation \"mov:inst13\|74198:inst\"" {  } { { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 232 600 720 488 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "39 " "Info: Ignored 39 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "39 " "Info: Ignored 39 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Info: Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Info: Implemented 121 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 13:07:40 2018 " "Info: Processing ended: Mon May 21 13:07:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 13:07:41 2018 " "Info: Processing started: Mon May 21 13:07:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU EP2C8Q208C7 " "Info: Selected device EP2C8Q208C7 for design \"ALU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C7 " "Info: Device EP2C5Q208C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 34 " "Warning: No exact pin location assignment(s) for 2 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C0 " "Info: Pin C0 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { C0 } } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -632 304 472 -616 "C0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CLK } } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -1128 304 472 -1112 "CLK" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst  " "Info: Automatically promoted node inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -976 488 536 -912 "inst" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 26 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 34 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 12 23 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 16 20 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.271 ns register register " "Info: Estimated most critical path is register to register delay of 3.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mov:inst13\|74198:inst\|119 1 REG LAB_X24_Y7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y7; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mov:inst13|74198:inst|119 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.178 ns) 1.620 ns mov:inst13\|74198:inst\|127~134 2 COMB LAB_X28_Y8 1 " "Info: 2: + IC(1.442 ns) + CELL(0.178 ns) = 1.620 ns; Loc. = LAB_X28_Y8; Fanout = 1; COMB Node = 'mov:inst13\|74198:inst\|127~134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { mov:inst13|74198:inst|119 mov:inst13|74198:inst|127~134 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 576 640 1224 "127" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 3.175 ns mov:inst13\|74198:inst\|127~135 3 COMB LAB_X24_Y7 1 " "Info: 3: + IC(1.236 ns) + CELL(0.319 ns) = 3.175 ns; Loc. = LAB_X24_Y7; Fanout = 1; COMB Node = 'mov:inst13\|74198:inst\|127~135'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { mov:inst13|74198:inst|127~134 mov:inst13|74198:inst|127~135 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 576 640 1224 "127" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.271 ns mov:inst13\|74198:inst\|119 4 REG LAB_X24_Y7 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.271 ns; Loc. = LAB_X24_Y7; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { mov:inst13|74198:inst|127~135 mov:inst13|74198:inst|119 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.593 ns ( 18.13 % ) " "Info: Total cell delay = 0.593 ns ( 18.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.678 ns ( 81.87 % ) " "Info: Total interconnect delay = 2.678 ns ( 81.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.271 ns" { mov:inst13|74198:inst|119 mov:inst13|74198:inst|127~134 mov:inst13|74198:inst|127~135 mov:inst13|74198:inst|119 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O0 0 " "Info: Pin \"O0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O2 0 " "Info: Pin \"O2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O3 0 " "Info: Pin \"O3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O4 0 " "Info: Pin \"O4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O5 0 " "Info: Pin \"O5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O6 0 " "Info: Pin \"O6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O7 0 " "Info: Pin \"O7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O1 0 " "Info: Pin \"O1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 13:07:42 2018 " "Info: Processing ended: Mon May 21 13:07:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 13:07:47 2018 " "Info: Processing started: Mon May 21 13:07:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 13:07:47 2018 " "Info: Processing ended: Mon May 21 13:07:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 13:07:48 2018 " "Info: Processing started: Mon May 21 13:07:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "M " "Info: Assuming node \"M\" is an undefined clock" {  } { { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -616 304 472 -600 "M" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "M register mov:inst13\|74198:inst\|119 register mov:inst13\|74198:inst\|119 340.25 MHz 2.939 ns Internal " "Info: Clock \"M\" has Internal fmax of 340.25 MHz between source register \"mov:inst13\|74198:inst\|119\" and destination register \"mov:inst13\|74198:inst\|119\" (period= 2.939 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.700 ns + Longest register register " "Info: + Longest register to register delay is 2.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mov:inst13\|74198:inst\|119 1 REG LCFF_X24_Y7_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mov:inst13|74198:inst|119 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.322 ns) 1.246 ns mov:inst13\|74198:inst\|127~134 2 COMB LCCOMB_X28_Y8_N4 1 " "Info: 2: + IC(0.924 ns) + CELL(0.322 ns) = 1.246 ns; Loc. = LCCOMB_X28_Y8_N4; Fanout = 1; COMB Node = 'mov:inst13\|74198:inst\|127~134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { mov:inst13|74198:inst|119 mov:inst13|74198:inst|127~134 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 576 640 1224 "127" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.178 ns) 2.604 ns mov:inst13\|74198:inst\|127~135 3 COMB LCCOMB_X24_Y7_N0 1 " "Info: 3: + IC(1.180 ns) + CELL(0.178 ns) = 2.604 ns; Loc. = LCCOMB_X24_Y7_N0; Fanout = 1; COMB Node = 'mov:inst13\|74198:inst\|127~135'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { mov:inst13|74198:inst|127~134 mov:inst13|74198:inst|127~135 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 576 640 1224 "127" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.700 ns mov:inst13\|74198:inst\|119 4 REG LCFF_X24_Y7_N1 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.700 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { mov:inst13|74198:inst|127~135 mov:inst13|74198:inst|119 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 22.07 % ) " "Info: Total cell delay = 0.596 ns ( 22.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 77.93 % ) " "Info: Total interconnect delay = 2.104 ns ( 77.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { mov:inst13|74198:inst|119 mov:inst13|74198:inst|127~134 mov:inst13|74198:inst|127~135 mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { mov:inst13|74198:inst|119 {} mov:inst13|74198:inst|127~134 {} mov:inst13|74198:inst|127~135 {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.924ns 1.180ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 3.133 ns + Shortest register " "Info: + Shortest clock path from clock \"M\" to destination register is 3.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns M 1 CLK PIN_82 16 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 16; CLK Node = 'M'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -616 304 472 -600 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.602 ns) 3.133 ns mov:inst13\|74198:inst\|119 2 REG LCFF_X24_Y7_N1 4 " "Info: 2: + IC(1.628 ns) + CELL(0.602 ns) = 3.133 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 48.04 % ) " "Info: Total cell delay = 1.505 ns ( 48.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.628 ns ( 51.96 % ) " "Info: Total interconnect delay = 1.628 ns ( 51.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { M {} M~combout {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 1.628ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M source 3.133 ns - Longest register " "Info: - Longest clock path from clock \"M\" to source register is 3.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns M 1 CLK PIN_82 16 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 16; CLK Node = 'M'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -616 304 472 -600 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.602 ns) 3.133 ns mov:inst13\|74198:inst\|119 2 REG LCFF_X24_Y7_N1 4 " "Info: 2: + IC(1.628 ns) + CELL(0.602 ns) = 3.133 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 48.04 % ) " "Info: Total cell delay = 1.505 ns ( 48.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.628 ns ( 51.96 % ) " "Info: Total interconnect delay = 1.628 ns ( 51.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { M {} M~combout {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 1.628ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { M {} M~combout {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 1.628ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { mov:inst13|74198:inst|119 mov:inst13|74198:inst|127~134 mov:inst13|74198:inst|127~135 mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { mov:inst13|74198:inst|119 {} mov:inst13|74198:inst|127~134 {} mov:inst13|74198:inst|127~135 {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.924ns 1.180ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { M {} M~combout {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 1.628ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "mov:inst13\|74198:inst\|119 S1 M 5.520 ns register " "Info: tsu for register \"mov:inst13\|74198:inst\|119\" (data pin = \"S1\", clock pin = \"M\") is 5.520 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.691 ns + Longest pin register " "Info: + Longest pin to register delay is 8.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns S1 1 PIN PIN_86 20 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_86; Fanout = 20; PIN Node = 'S1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -584 304 472 -568 "S1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(0.544 ns) 7.237 ns mov:inst13\|74198:inst\|127~134 2 COMB LCCOMB_X28_Y8_N4 1 " "Info: 2: + IC(5.800 ns) + CELL(0.544 ns) = 7.237 ns; Loc. = LCCOMB_X28_Y8_N4; Fanout = 1; COMB Node = 'mov:inst13\|74198:inst\|127~134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.344 ns" { S1 mov:inst13|74198:inst|127~134 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 576 640 1224 "127" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.178 ns) 8.595 ns mov:inst13\|74198:inst\|127~135 3 COMB LCCOMB_X24_Y7_N0 1 " "Info: 3: + IC(1.180 ns) + CELL(0.178 ns) = 8.595 ns; Loc. = LCCOMB_X24_Y7_N0; Fanout = 1; COMB Node = 'mov:inst13\|74198:inst\|127~135'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { mov:inst13|74198:inst|127~134 mov:inst13|74198:inst|127~135 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 576 640 1224 "127" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.691 ns mov:inst13\|74198:inst\|119 4 REG LCFF_X24_Y7_N1 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.691 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { mov:inst13|74198:inst|127~135 mov:inst13|74198:inst|119 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.711 ns ( 19.69 % ) " "Info: Total cell delay = 1.711 ns ( 19.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.980 ns ( 80.31 % ) " "Info: Total interconnect delay = 6.980 ns ( 80.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.691 ns" { S1 mov:inst13|74198:inst|127~134 mov:inst13|74198:inst|127~135 mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.691 ns" { S1 {} S1~combout {} mov:inst13|74198:inst|127~134 {} mov:inst13|74198:inst|127~135 {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 5.800ns 1.180ns 0.000ns } { 0.000ns 0.893ns 0.544ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 3.133 ns - Shortest register " "Info: - Shortest clock path from clock \"M\" to destination register is 3.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns M 1 CLK PIN_82 16 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 16; CLK Node = 'M'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -616 304 472 -600 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.602 ns) 3.133 ns mov:inst13\|74198:inst\|119 2 REG LCFF_X24_Y7_N1 4 " "Info: 2: + IC(1.628 ns) + CELL(0.602 ns) = 3.133 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 48.04 % ) " "Info: Total cell delay = 1.505 ns ( 48.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.628 ns ( 51.96 % ) " "Info: Total interconnect delay = 1.628 ns ( 51.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { M {} M~combout {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 1.628ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.691 ns" { S1 mov:inst13|74198:inst|127~134 mov:inst13|74198:inst|127~135 mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.691 ns" { S1 {} S1~combout {} mov:inst13|74198:inst|127~134 {} mov:inst13|74198:inst|127~135 {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 5.800ns 1.180ns 0.000ns } { 0.000ns 0.893ns 0.544ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { M {} M~combout {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 1.628ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "M O1 mov:inst13\|74198:inst\|114 12.761 ns register " "Info: tco from clock \"M\" to destination pin \"O1\" through register \"mov:inst13\|74198:inst\|114\" is 12.761 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M source 3.107 ns + Longest register " "Info: + Longest clock path from clock \"M\" to source register is 3.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns M 1 CLK PIN_82 16 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 16; CLK Node = 'M'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -616 304 472 -600 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(0.602 ns) 3.107 ns mov:inst13\|74198:inst\|114 2 REG LCFF_X28_Y8_N25 4 " "Info: 2: + IC(1.602 ns) + CELL(0.602 ns) = 3.107 ns; Loc. = LCFF_X28_Y8_N25; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|114'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { M mov:inst13|74198:inst|114 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 48.44 % ) " "Info: Total cell delay = 1.505 ns ( 48.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.602 ns ( 51.56 % ) " "Info: Total interconnect delay = 1.602 ns ( 51.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.107 ns" { M mov:inst13|74198:inst|114 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.107 ns" { M {} M~combout {} mov:inst13|74198:inst|114 {} } { 0.000ns 0.000ns 1.602ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.377 ns + Longest register pin " "Info: + Longest register to pin delay is 9.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mov:inst13\|74198:inst\|114 1 REG LCFF_X28_Y8_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y8_N25; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|114'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mov:inst13|74198:inst|114 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(0.178 ns) 2.021 ns 3C1:inst14\|inst1~203 2 COMB LCCOMB_X18_Y12_N22 1 " "Info: 2: + IC(1.843 ns) + CELL(0.178 ns) = 2.021 ns; Loc. = LCCOMB_X18_Y12_N22; Fanout = 1; COMB Node = '3C1:inst14\|inst1~203'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { mov:inst13|74198:inst|114 3C1:inst14|inst1~203 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/3c1/3C1.bdf" { { 144 680 744 192 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.545 ns) 4.392 ns 3C1:inst14\|inst1~205 3 COMB LCCOMB_X23_Y6_N12 1 " "Info: 3: + IC(1.826 ns) + CELL(0.545 ns) = 4.392 ns; Loc. = LCCOMB_X23_Y6_N12; Fanout = 1; COMB Node = '3C1:inst14\|inst1~205'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { 3C1:inst14|inst1~203 3C1:inst14|inst1~205 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/3c1/3C1.bdf" { { 144 680 744 192 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.085 ns) + CELL(2.900 ns) 9.377 ns O1 4 PIN PIN_143 0 " "Info: 4: + IC(2.085 ns) + CELL(2.900 ns) = 9.377 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'O1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.985 ns" { 3C1:inst14|inst1~205 O1 } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -672 936 1112 -656 "O1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.623 ns ( 38.64 % ) " "Info: Total cell delay = 3.623 ns ( 38.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.754 ns ( 61.36 % ) " "Info: Total interconnect delay = 5.754 ns ( 61.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.377 ns" { mov:inst13|74198:inst|114 3C1:inst14|inst1~203 3C1:inst14|inst1~205 O1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.377 ns" { mov:inst13|74198:inst|114 {} 3C1:inst14|inst1~203 {} 3C1:inst14|inst1~205 {} O1 {} } { 0.000ns 1.843ns 1.826ns 2.085ns } { 0.000ns 0.178ns 0.545ns 2.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.107 ns" { M mov:inst13|74198:inst|114 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.107 ns" { M {} M~combout {} mov:inst13|74198:inst|114 {} } { 0.000ns 0.000ns 1.602ns } { 0.000ns 0.903ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.377 ns" { mov:inst13|74198:inst|114 3C1:inst14|inst1~203 3C1:inst14|inst1~205 O1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.377 ns" { mov:inst13|74198:inst|114 {} 3C1:inst14|inst1~203 {} 3C1:inst14|inst1~205 {} O1 {} } { 0.000ns 1.843ns 1.826ns 2.085ns } { 0.000ns 0.178ns 0.545ns 2.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A0 O5 23.675 ns Longest " "Info: Longest tpd from source pin \"A0\" to destination pin \"O5\" is 23.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns A0 1 PIN PIN_67 23 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_67; Fanout = 23; PIN Node = 'A0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -888 304 472 -872 "A0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.715 ns) + CELL(0.521 ns) 8.159 ns 8b_add:inst11\|74181:inst1\|43~17 2 COMB LCCOMB_X28_Y8_N2 2 " "Info: 2: + IC(6.715 ns) + CELL(0.521 ns) = 8.159 ns; Loc. = LCCOMB_X28_Y8_N2; Fanout = 2; COMB Node = '8b_add:inst11\|74181:inst1\|43~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.236 ns" { A0 8b_add:inst11|74181:inst1|43~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.178 ns) 9.470 ns 3C1:inst14\|inst2~1261 3 COMB LCCOMB_X23_Y6_N10 2 " "Info: 3: + IC(1.133 ns) + CELL(0.178 ns) = 9.470 ns; Loc. = LCCOMB_X23_Y6_N10; Fanout = 2; COMB Node = '3C1:inst14\|inst2~1261'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { 8b_add:inst11|74181:inst1|43~17 3C1:inst14|inst2~1261 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/3c1/3C1.bdf" { { 192 680 744 240 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.513 ns) 10.306 ns 3C1:inst14\|inst2~1262 4 COMB LCCOMB_X23_Y6_N20 3 " "Info: 4: + IC(0.323 ns) + CELL(0.513 ns) = 10.306 ns; Loc. = LCCOMB_X23_Y6_N20; Fanout = 3; COMB Node = '3C1:inst14\|inst2~1262'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { 3C1:inst14|inst2~1261 3C1:inst14|inst2~1262 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/3c1/3C1.bdf" { { 192 680 744 240 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.319 ns) 12.169 ns 8b_add:inst11\|74181:inst1\|78~84 5 COMB LCCOMB_X25_Y11_N16 4 " "Info: 5: + IC(1.544 ns) + CELL(0.319 ns) = 12.169 ns; Loc. = LCCOMB_X25_Y11_N16; Fanout = 4; COMB Node = '8b_add:inst11\|74181:inst1\|78~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { 3C1:inst14|inst2~1262 8b_add:inst11|74181:inst1|78~84 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.521 ns) 14.162 ns 3C1:inst14\|inst22~181 6 COMB LCCOMB_X18_Y12_N14 1 " "Info: 6: + IC(1.472 ns) + CELL(0.521 ns) = 14.162 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 1; COMB Node = '3C1:inst14\|inst22~181'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.993 ns" { 8b_add:inst11|74181:inst1|78~84 3C1:inst14|inst22~181 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/3c1/3C1.bdf" { { -40 304 368 8 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.541 ns) 16.575 ns 3C1:inst14\|inst22~182 7 COMB LCCOMB_X23_Y6_N14 1 " "Info: 7: + IC(1.872 ns) + CELL(0.541 ns) = 16.575 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 1; COMB Node = '3C1:inst14\|inst22~182'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.413 ns" { 3C1:inst14|inst22~181 3C1:inst14|inst22~182 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/3c1/3C1.bdf" { { -40 304 368 8 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.521 ns) 18.743 ns 3C1:inst14\|inst5 8 COMB LCCOMB_X18_Y12_N20 1 " "Info: 8: + IC(1.647 ns) + CELL(0.521 ns) = 18.743 ns; Loc. = LCCOMB_X18_Y12_N20; Fanout = 1; COMB Node = '3C1:inst14\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { 3C1:inst14|inst22~182 3C1:inst14|inst5 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/3c1/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(2.910 ns) 23.675 ns O5 9 PIN PIN_147 0 " "Info: 9: + IC(2.022 ns) + CELL(2.910 ns) = 23.675 ns; Loc. = PIN_147; Fanout = 0; PIN Node = 'O5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.932 ns" { 3C1:inst14|inst5 O5 } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -608 936 1112 -592 "O5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.947 ns ( 29.34 % ) " "Info: Total cell delay = 6.947 ns ( 29.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.728 ns ( 70.66 % ) " "Info: Total interconnect delay = 16.728 ns ( 70.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "23.675 ns" { A0 8b_add:inst11|74181:inst1|43~17 3C1:inst14|inst2~1261 3C1:inst14|inst2~1262 8b_add:inst11|74181:inst1|78~84 3C1:inst14|inst22~181 3C1:inst14|inst22~182 3C1:inst14|inst5 O5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "23.675 ns" { A0 {} A0~combout {} 8b_add:inst11|74181:inst1|43~17 {} 3C1:inst14|inst2~1261 {} 3C1:inst14|inst2~1262 {} 8b_add:inst11|74181:inst1|78~84 {} 3C1:inst14|inst22~181 {} 3C1:inst14|inst22~182 {} 3C1:inst14|inst5 {} O5 {} } { 0.000ns 0.000ns 6.715ns 1.133ns 0.323ns 1.544ns 1.472ns 1.872ns 1.647ns 2.022ns } { 0.000ns 0.923ns 0.521ns 0.178ns 0.513ns 0.319ns 0.521ns 0.541ns 0.521ns 2.910ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "mov:inst13\|74198:inst\|114 S1 M -3.693 ns register " "Info: th for register \"mov:inst13\|74198:inst\|114\" (data pin = \"S1\", clock pin = \"M\") is -3.693 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 3.107 ns + Longest register " "Info: + Longest clock path from clock \"M\" to destination register is 3.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns M 1 CLK PIN_82 16 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 16; CLK Node = 'M'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -616 304 472 -600 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(0.602 ns) 3.107 ns mov:inst13\|74198:inst\|114 2 REG LCFF_X28_Y8_N25 4 " "Info: 2: + IC(1.602 ns) + CELL(0.602 ns) = 3.107 ns; Loc. = LCFF_X28_Y8_N25; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|114'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { M mov:inst13|74198:inst|114 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 48.44 % ) " "Info: Total cell delay = 1.505 ns ( 48.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.602 ns ( 51.56 % ) " "Info: Total interconnect delay = 1.602 ns ( 51.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.107 ns" { M mov:inst13|74198:inst|114 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.107 ns" { M {} M~combout {} mov:inst13|74198:inst|114 {} } { 0.000ns 0.000ns 1.602ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.086 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns S1 1 PIN PIN_86 20 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_86; Fanout = 20; PIN Node = 'S1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -584 304 472 -568 "S1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.775 ns) + CELL(0.322 ns) 6.990 ns mov:inst13\|74198:inst\|122~135 2 COMB LCCOMB_X28_Y8_N24 1 " "Info: 2: + IC(5.775 ns) + CELL(0.322 ns) = 6.990 ns; Loc. = LCCOMB_X28_Y8_N24; Fanout = 1; COMB Node = 'mov:inst13\|74198:inst\|122~135'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.097 ns" { S1 mov:inst13|74198:inst|122~135 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 576 640 344 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.086 ns mov:inst13\|74198:inst\|114 3 REG LCFF_X28_Y8_N25 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.086 ns; Loc. = LCFF_X28_Y8_N25; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|114'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { mov:inst13|74198:inst|122~135 mov:inst13|74198:inst|114 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.311 ns ( 18.50 % ) " "Info: Total cell delay = 1.311 ns ( 18.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.775 ns ( 81.50 % ) " "Info: Total interconnect delay = 5.775 ns ( 81.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.086 ns" { S1 mov:inst13|74198:inst|122~135 mov:inst13|74198:inst|114 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.086 ns" { S1 {} S1~combout {} mov:inst13|74198:inst|122~135 {} mov:inst13|74198:inst|114 {} } { 0.000ns 0.000ns 5.775ns 0.000ns } { 0.000ns 0.893ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.107 ns" { M mov:inst13|74198:inst|114 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.107 ns" { M {} M~combout {} mov:inst13|74198:inst|114 {} } { 0.000ns 0.000ns 1.602ns } { 0.000ns 0.903ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.086 ns" { S1 mov:inst13|74198:inst|122~135 mov:inst13|74198:inst|114 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.086 ns" { S1 {} S1~combout {} mov:inst13|74198:inst|122~135 {} mov:inst13|74198:inst|114 {} } { 0.000ns 0.000ns 5.775ns 0.000ns } { 0.000ns 0.893ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 13:07:48 2018 " "Info: Processing ended: Mon May 21 13:07:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
