//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Register Information Source Fragment
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

namespace llvm {

namespace {     // Register classes...
  // F4RC Register Class...
  static const unsigned F4RC[] = {
    Alpha::F0, Alpha::F1, Alpha::F10, Alpha::F11, Alpha::F12, Alpha::F13, Alpha::F14, Alpha::F15, Alpha::F16, Alpha::F17, Alpha::F18, Alpha::F19, Alpha::F20, Alpha::F21, Alpha::F22, Alpha::F23, Alpha::F24, Alpha::F25, Alpha::F26, Alpha::F27, Alpha::F28, Alpha::F29, Alpha::F30, Alpha::F2, Alpha::F3, Alpha::F4, Alpha::F5, Alpha::F6, Alpha::F7, Alpha::F8, Alpha::F9, Alpha::F31, 
  };

  // F8RC Register Class...
  static const unsigned F8RC[] = {
    Alpha::F0, Alpha::F1, Alpha::F10, Alpha::F11, Alpha::F12, Alpha::F13, Alpha::F14, Alpha::F15, Alpha::F16, Alpha::F17, Alpha::F18, Alpha::F19, Alpha::F20, Alpha::F21, Alpha::F22, Alpha::F23, Alpha::F24, Alpha::F25, Alpha::F26, Alpha::F27, Alpha::F28, Alpha::F29, Alpha::F30, Alpha::F2, Alpha::F3, Alpha::F4, Alpha::F5, Alpha::F6, Alpha::F7, Alpha::F8, Alpha::F9, Alpha::F31, 
  };

  // GPRC Register Class...
  static const unsigned GPRC[] = {
    Alpha::R0, Alpha::R1, Alpha::R2, Alpha::R3, Alpha::R4, Alpha::R5, Alpha::R6, Alpha::R7, Alpha::R8, Alpha::R16, Alpha::R17, Alpha::R18, Alpha::R19, Alpha::R20, Alpha::R21, Alpha::R22, Alpha::R23, Alpha::R24, Alpha::R25, Alpha::R28, Alpha::R27, Alpha::R26, Alpha::R29, Alpha::R9, Alpha::R10, Alpha::R11, Alpha::R12, Alpha::R13, Alpha::R14, Alpha::R15, Alpha::R30, Alpha::R31, 
  };

  // F4RCVTs Register Class Value Types...
  static const EVT F4RCVTs[] = {
    MVT::f32, MVT::Other
  };

  // F8RCVTs Register Class Value Types...
  static const EVT F8RCVTs[] = {
    MVT::f64, MVT::Other
  };

  // GPRCVTs Register Class Value Types...
  static const EVT GPRCVTs[] = {
    MVT::i64, MVT::Other
  };

}  // end anonymous namespace

namespace Alpha {   // Register class instances
  F4RCClass	F4RCRegClass;
  F8RCClass	F8RCRegClass;
  GPRCClass	GPRCRegClass;

  static const TargetRegisterClass* const NullRegClasses[] = { NULL };

  // F4RC Register Class sub-classes...
  static const TargetRegisterClass* const F4RCSubclasses[] = {
    &Alpha::F8RCRegClass, NULL
  };

  // F8RC Register Class sub-classes...
  static const TargetRegisterClass* const F8RCSubclasses[] = {
    NULL
  };

  // GPRC Register Class sub-classes...
  static const TargetRegisterClass* const GPRCSubclasses[] = {
    NULL
  };

  // F4RC Register Class super-classes...
  static const TargetRegisterClass* const F4RCSuperclasses[] = {
    NULL
  };

  // F8RC Register Class super-classes...
  static const TargetRegisterClass* const F8RCSuperclasses[] = {
    &Alpha::F4RCRegClass, NULL
  };

  // GPRC Register Class super-classes...
  static const TargetRegisterClass* const GPRCSuperclasses[] = {
    NULL
  };


    F4RCClass::iterator
    F4RCClass::allocation_order_end(const MachineFunction &MF) const {
        return end()-1;
    }
  
F4RCClass::F4RCClass()  : TargetRegisterClass(F4RCRegClassID, "F4RC", F4RCVTs, F4RCSubclasses, F4RCSuperclasses, NullRegClasses, NullRegClasses, 4, 8, 1, F4RC, F4RC + 32) {}

    F8RCClass::iterator
    F8RCClass::allocation_order_end(const MachineFunction &MF) const {
        return end()-1;
    }
  
F8RCClass::F8RCClass()  : TargetRegisterClass(F8RCRegClassID, "F8RC", F8RCVTs, F8RCSubclasses, F8RCSuperclasses, NullRegClasses, NullRegClasses, 8, 8, 1, F8RC, F8RC + 32) {}

    GPRCClass::iterator
    GPRCClass::allocation_order_end(const MachineFunction &MF) const {
        return end()-3;
    }
  
GPRCClass::GPRCClass()  : TargetRegisterClass(GPRCRegClassID, "GPRC", GPRCVTs, GPRCSubclasses, GPRCSuperclasses, NullRegClasses, NullRegClasses, 8, 8, 1, GPRC, GPRC + 32) {}
}

namespace {
  const TargetRegisterClass* const RegisterClasses[] = {
    &Alpha::F4RCRegClass,
    &Alpha::F8RCRegClass,
    &Alpha::GPRCRegClass,
  };


  // Number of hash collisions: 0
  const unsigned SubregHashTable[] = { Alpha::NoRegister, Alpha::NoRegister, 
Alpha::NoRegister, Alpha::NoRegister };
  const unsigned SubregHashTableSize = 2;


  // Number of hash collisions: 0
  const unsigned AliasesHashTable[] = { Alpha::NoRegister, Alpha::NoRegister, 
Alpha::NoRegister, Alpha::NoRegister };
  const unsigned AliasesHashTableSize = 2;


  // Register Alias Sets...
  const unsigned Empty_AliasSet[] = { 0 };


  // Register Sub-registers Sets...
  const unsigned Empty_SubRegsSet[] = { 0 };
  const unsigned Empty_SuperRegsSet[] = { 0 };

  const TargetRegisterDesc RegisterDescriptors[] = { // Descriptors
    { "NOREG",	0,	0,	0 },
    { "F0",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F1",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F2",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F3",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F4",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F5",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F6",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F7",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F8",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F9",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F10",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F11",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F12",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F13",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F14",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F15",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F16",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F17",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F18",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F19",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F20",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F21",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F22",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F23",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F24",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F25",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F26",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F27",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F28",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F29",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F30",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F31",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R0",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R1",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R2",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R3",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R4",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R5",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R6",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R7",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R8",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R9",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R10",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R11",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R12",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R13",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R14",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R15",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R16",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R17",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R18",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R19",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R20",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R21",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R22",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R23",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R24",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R25",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R26",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R27",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R28",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R29",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R30",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R31",	Empty_AliasSet,	Empty_SubRegsSet,	Empty_SuperRegsSet },
  };

  const char *const SubRegIndexTable[] = { "" };

}

unsigned AlphaGenRegisterInfo::getSubReg(unsigned RegNo, unsigned Index) const {
  switch (RegNo) {
  default:
    return 0;
  };
  return 0;
}

unsigned AlphaGenRegisterInfo::getSubRegIndex(unsigned RegNo, unsigned SubRegNo) const {
  switch (RegNo) {
  default:
    return 0;
  };
  return 0;
}

unsigned AlphaGenRegisterInfo::composeSubRegIndices(unsigned IdxA, unsigned IdxB) const {
  switch (IdxA) {
  default:
    return IdxB;
  }
}

AlphaGenRegisterInfo::AlphaGenRegisterInfo(int CallFrameSetupOpcode, int CallFrameDestroyOpcode)
  : TargetRegisterInfo(RegisterDescriptors, 65, RegisterClasses, RegisterClasses+3,
                 SubRegIndexTable,
                 CallFrameSetupOpcode, CallFrameDestroyOpcode,
                 SubregHashTable, SubregHashTableSize,
                 AliasesHashTable, AliasesHashTableSize) {
}

int AlphaGenRegisterInfo::getDwarfRegNumFull(unsigned RegNum, unsigned Flavour) const {
  switch (Flavour) {
  default:
    assert(0 && "Unknown DWARF flavour");
    return -1;
  case 0:
    switch (RegNum) {
    default:
      assert(0 && "Invalid RegNum");
      return -1;
    case Alpha::F0:
      return 33;
    case Alpha::F1:
      return 34;
    case Alpha::F2:
      return 35;
    case Alpha::F3:
      return 36;
    case Alpha::F4:
      return 37;
    case Alpha::F5:
      return 38;
    case Alpha::F6:
      return 39;
    case Alpha::F7:
      return 40;
    case Alpha::F8:
      return 41;
    case Alpha::F9:
      return 42;
    case Alpha::F10:
      return 43;
    case Alpha::F11:
      return 44;
    case Alpha::F12:
      return 45;
    case Alpha::F13:
      return 46;
    case Alpha::F14:
      return 47;
    case Alpha::F15:
      return 48;
    case Alpha::F16:
      return 49;
    case Alpha::F17:
      return 50;
    case Alpha::F18:
      return 51;
    case Alpha::F19:
      return 52;
    case Alpha::F20:
      return 53;
    case Alpha::F21:
      return 54;
    case Alpha::F22:
      return 55;
    case Alpha::F23:
      return 56;
    case Alpha::F24:
      return 57;
    case Alpha::F25:
      return 58;
    case Alpha::F26:
      return 59;
    case Alpha::F27:
      return 60;
    case Alpha::F28:
      return 61;
    case Alpha::F29:
      return 62;
    case Alpha::F30:
      return 63;
    case Alpha::F31:
      return 64;
    case Alpha::R0:
      return 0;
    case Alpha::R1:
      return 1;
    case Alpha::R2:
      return 2;
    case Alpha::R3:
      return 3;
    case Alpha::R4:
      return 4;
    case Alpha::R5:
      return 5;
    case Alpha::R6:
      return 6;
    case Alpha::R7:
      return 7;
    case Alpha::R8:
      return 8;
    case Alpha::R9:
      return 9;
    case Alpha::R10:
      return 10;
    case Alpha::R11:
      return 11;
    case Alpha::R12:
      return 12;
    case Alpha::R13:
      return 13;
    case Alpha::R14:
      return 14;
    case Alpha::R15:
      return 15;
    case Alpha::R16:
      return 16;
    case Alpha::R17:
      return 17;
    case Alpha::R18:
      return 18;
    case Alpha::R19:
      return 19;
    case Alpha::R20:
      return 20;
    case Alpha::R21:
      return 21;
    case Alpha::R22:
      return 22;
    case Alpha::R23:
      return 23;
    case Alpha::R24:
      return 24;
    case Alpha::R25:
      return 25;
    case Alpha::R26:
      return 26;
    case Alpha::R27:
      return 27;
    case Alpha::R28:
      return 28;
    case Alpha::R29:
      return 29;
    case Alpha::R30:
      return 30;
    case Alpha::R31:
      return 31;
    };
  };
}

} // End llvm namespace 
