<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\project\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\synlog\versa_ecp5_ae53_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>x_cref|refclko_inferred_clock</data>
<data>280.0 MHz</data>
<data>229.9 MHz</data>
<data>-0.779</data>
</row>
<row>
<data>x_pcie_pcs|rx_pclk_inferred_clock</data>
<data>280.0 MHz</data>
<data>417.0 MHz</data>
<data>1.173</data>
</row>
<row>
<data>x_pcie_pcs|tx_pclk_inferred_clock</data>
<data>280.0 MHz</data>
<data>258.3 MHz</data>
<data>-0.301</data>
</row>
<row>
<data>x_pcie_phy|PCLK_by_2_inferred_clock</data>
<data>280.0 MHz</data>
<data>212.3 MHz</data>
<data>-1.139</data>
</row>
<row>
<data>x_pcie_phy|PCLK_inferred_clock</data>
<data>280.0 MHz</data>
<data>260.0 MHz</data>
<data>-0.275</data>
</row>
<row>
<data>System</data>
<data>280.0 MHz</data>
<data>313.2 MHz</data>
<data>0.378</data>
</row>
</report_table>
