Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : System_Top_DFT
Version: K-2015.06
Date   : Sun Sep 28 17:10:15 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
System_Top_DFT                         2.25e-02    0.109 1.60e+07    0.148 100.0
  RST_SYNC_2 (RST_SYNC_NUM_STAGES2_test_0)
                                       7.38e-06 6.22e-04 2.98e+04 6.59e-04   0.4
  RST_SYNC_1 (RST_SYNC_NUM_STAGES2_test_1)
                                       8.84e-06 6.62e-04 2.98e+04 7.01e-04   0.5
  U_CLK_DIVMUX (CLKDIV_MUX_WIDTH8)     2.21e-05 1.12e-05 5.00e+04 8.33e-05   0.1
  U1_CLK_DIV (Clock_Divider_test_1)    2.44e-04 3.24e-03 8.77e+05 4.36e-03   2.9
    add_43 (Clock_Divider_1_DW01_inc_0)
                                       2.83e-05 1.56e-04 9.84e+04 2.83e-04   0.2
  U0_CLK_DIV (Clock_Divider_test_0)    4.53e-04 3.84e-03 8.82e+05 5.18e-03   3.5
    add_43 (Clock_Divider_0_DW01_inc_0)
                                       3.90e-05 1.33e-04 9.76e+04 2.69e-04   0.2
  U_CLK_GATE (CLK_GATE)                1.84e-03 2.68e-03 3.73e+04 4.55e-03   3.1
  U_PULSE_GEN (PULSE_GEN_test_1)       2.77e-06 4.22e-04 3.17e+04 4.56e-04   0.3
  U_ASYNC_FIFO (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                       2.77e-03 2.33e-02 2.52e+06 2.86e-02  19.3
    U1_FIFO_RD (FIFO_RD_DATA_WIDTH8_test_1)
                                       2.98e-04 2.34e-03 2.72e+05 2.91e-03   2.0
    U1_FIFO_WR (FIFO_WR_DATA_WIDTH8_test_1)
                                       1.57e-04 2.32e-03 2.65e+05 2.74e-03   1.9
    sync_w2r (DF_SYNC_DATA_WIDTH8_test_1)
                                       6.57e-06 1.74e-03 1.08e+05 1.86e-03   1.3
    sync_r2w (DF_SYNC_DATA_WIDTH8_test_0)
                                       8.93e-06 1.79e-03 1.09e+05 1.91e-03   1.3
    U0_FIFO_MEM (FIFO_MEM_CNTRL_DATA_WIDTH8_test_1)
                                       2.04e-03 1.51e-02 1.76e+06 1.89e-02  12.8
  U_DATA_SYNC (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                       2.80e-06 2.35e-03 2.09e+05 2.56e-03   1.7
  U_UART (UART_DATA_WIDTH8_test_1)     3.01e-03 1.69e-02 2.45e+06 2.24e-02  15.1
    U0_UART_RX (UART_RX_DATA_WIDTH8_test_1)
                                       1.60e-03 1.01e-02 1.71e+06 1.34e-02   9.1
      fsm (FSM_test_1)                 2.59e-04 1.24e-03 3.05e+05 1.80e-03   1.2
      strt_chk (strt_check_test_1)     1.30e-06 2.10e-04 1.76e+04 2.28e-04   0.2
      stp_chk (stop_check_test_1)      4.05e-05 2.36e-04 2.16e+04 2.98e-04   0.2
      par_chk (parity_check_DATA_WIDTH8_test_1)
                                       9.01e-05 2.81e-04 1.22e+05 4.93e-04   0.3
      counter (edge_bit_counter_test_1)
                                       7.36e-04 3.61e-03 4.32e+05 4.78e-03   3.2
      deserial (deserializer_DATA_WIDTH8_test_1)
                                       1.93e-04 2.71e-03 2.59e+05 3.17e-03   2.1
      data_samp (data_sampling_test_1) 2.65e-04 1.83e-03 5.51e+05 2.64e-03   1.8
    U0_UART_TX (UART_TX_DATA_WIDTH8_test_1)
                                       9.32e-04 6.76e-03 7.37e+05 8.43e-03   5.7
      mux (UART_MUX_test_1)            7.73e-05 2.99e-04 3.52e+04 4.11e-04   0.3
      par_calc (parity_calc_DATA_WIDTH8_test_1)
                                       4.52e-05 2.04e-03 2.97e+05 2.38e-03   1.6
      ser (serializer_DATA_WIDTH8_test_1)
                                       3.13e-04 3.27e-03 2.82e+05 3.87e-03   2.6
      fsm (UART_FSM_test_1)            1.13e-04 1.10e-03 1.18e+05 1.33e-03   0.9
  U_ALU (ALU_OPER_WIDTH8_test_1)       3.84e-05 1.40e-02 4.26e+06 1.83e-02  12.4
    mult_38 (ALU_OPER_WIDTH8_DW02_mult_0)
                                          0.000    0.000 1.65e+06 1.65e-03   1.1
    add_36 (ALU_OPER_WIDTH8_DW01_add_0)
                                          0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_37 (ALU_OPER_WIDTH8_DW01_sub_0)
                                          0.000    0.000 2.48e+05 2.48e-04   0.2
    div_39 (ALU_OPER_WIDTH8_DW_div_uns_0)
                                          0.000    0.000 1.24e+06 1.24e-03   0.8
  U_REG_FILE (Reg_file_WIDTH8_ADDR4_test_1)
                                       3.75e-03 3.34e-02 3.70e+06 4.09e-02  27.6
  U_SYS_CTRL (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16_test_1)
                                       3.35e-04 6.61e-03 7.46e+05 7.69e-03   5.2
  M7 (mux2X1_4)                        6.68e-04 1.88e-04 1.15e+04 8.68e-04   0.6
  M6 (mux2X1_5)                        9.26e-04 1.91e-04 1.15e+04 1.13e-03   0.8
  M5 (mux2X1_6)                        5.47e-04 1.87e-04 1.15e+04 7.45e-04   0.5
  M4 (mux2X1_0)                        5.61e-03 4.14e-04 1.88e+04 6.04e-03   4.1
  M3 (mux2X1_2)                        9.90e-06 3.77e-05 5.97e+03 5.36e-05   0.0
  M2 (mux2X1_3)                        9.90e-06 3.77e-05 5.99e+03 5.36e-05   0.0
  M1 (mux2X1_1)                        5.98e-05 4.15e-05 6.19e+03 1.08e-04   0.1
1
