<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › s390 › include › asm › etr.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>etr.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  include/asm-s390/etr.h</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright IBM Corp. 2006</span>
<span class="cm"> *  Author(s): Martin Schwidefsky (schwidefsky@de.ibm.com)</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __S390_ETR_H</span>
<span class="cp">#define __S390_ETR_H</span>

<span class="cm">/* ETR attachment control register */</span>
<span class="k">struct</span> <span class="n">etr_eacr</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">e0</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* port 0 stepping control */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">e1</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* port 1 stepping control */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">_pad0</span>	<span class="o">:</span> <span class="mi">5</span><span class="p">;</span>	<span class="cm">/* must be 00100 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dp</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* data port control */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">p0</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* port 0 change recognition control */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">p1</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* port 1 change recognition control */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">_pad1</span>	<span class="o">:</span> <span class="mi">3</span><span class="p">;</span>	<span class="cm">/* must be 000 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ea</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* ETR alert control */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">es</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* ETR sync check control */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sl</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* switch to local control */</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="cm">/* Port state returned by steai */</span>
<span class="k">enum</span> <span class="n">etr_psc</span> <span class="p">{</span>
	<span class="n">etr_psc_operational</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">etr_psc_semi_operational</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">etr_psc_protocol_error</span> <span class="o">=</span>  <span class="mi">4</span><span class="p">,</span>
	<span class="n">etr_psc_no_symbols</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">etr_psc_no_signal</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
	<span class="n">etr_psc_pps_mode</span> <span class="o">=</span> <span class="mi">13</span>
<span class="p">};</span>

<span class="cm">/* Logical port state returned by stetr */</span>
<span class="k">enum</span> <span class="n">etr_lpsc</span> <span class="p">{</span>
	<span class="n">etr_lpsc_operational_step</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">etr_lpsc_operational_alt</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">etr_lpsc_semi_operational</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">etr_lpsc_protocol_error</span> <span class="o">=</span>  <span class="mi">4</span><span class="p">,</span>
	<span class="n">etr_lpsc_no_symbol_sync</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">etr_lpsc_no_signal</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
	<span class="n">etr_lpsc_pps_mode</span> <span class="o">=</span> <span class="mi">13</span>
<span class="p">};</span>

<span class="cm">/* ETR status words */</span>
<span class="k">struct</span> <span class="n">etr_esw</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">etr_eacr</span> <span class="n">eacr</span><span class="p">;</span>		<span class="cm">/* attachment control register */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">y</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* stepping mode */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">_pad0</span>	<span class="o">:</span> <span class="mi">5</span><span class="p">;</span>	<span class="cm">/* must be 00000 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">p</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* stepping port number */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">q</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* data port number */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">psc0</span>	<span class="o">:</span> <span class="mi">4</span><span class="p">;</span>	<span class="cm">/* port 0 state code */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">psc1</span>	<span class="o">:</span> <span class="mi">4</span><span class="p">;</span>	<span class="cm">/* port 1 state code */</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="cm">/* Second level data register status word */</span>
<span class="k">struct</span> <span class="n">etr_slsw</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vv1</span>	<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* copy of validity bit data frame 1 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vv2</span>	<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* copy of validity bit data frame 2 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vv3</span>	<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* copy of validity bit data frame 3 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vv4</span>	<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* copy of validity bit data frame 4 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">_pad0</span>	<span class="o">:</span> <span class="mi">19</span><span class="p">;</span>	<span class="cm">/* must by all zeroes */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">n</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* EAF port number */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">v1</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* validity bit ETR data frame 1 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">v2</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* validity bit ETR data frame 2 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">v3</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* validity bit ETR data frame 3 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">v4</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* validity bit ETR data frame 4 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">_pad1</span>	<span class="o">:</span> <span class="mi">4</span><span class="p">;</span>	<span class="cm">/* must be 0000 */</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="cm">/* ETR data frames */</span>
<span class="k">struct</span> <span class="n">etr_edf1</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">u</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* untuned bit */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">_pad0</span>	<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* must be 0 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* service request bit */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">_pad1</span>	<span class="o">:</span> <span class="mi">4</span><span class="p">;</span>	<span class="cm">/* must be 0000 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* time adjustment bit */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">net_id</span>	<span class="o">:</span> <span class="mi">8</span><span class="p">;</span>	<span class="cm">/* ETR network id */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">etr_id</span>	<span class="o">:</span> <span class="mi">8</span><span class="p">;</span>	<span class="cm">/* id of ETR which sends data frames */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">etr_pn</span>	<span class="o">:</span> <span class="mi">8</span><span class="p">;</span>	<span class="cm">/* port number of ETR output port */</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">etr_edf2</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">etv</span>	<span class="o">:</span> <span class="mi">32</span><span class="p">;</span>	<span class="cm">/* Upper 32 bits of TOD. */</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">etr_edf3</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rc</span>		<span class="o">:</span> <span class="mi">8</span><span class="p">;</span>	<span class="cm">/* failure reason code */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">_pad0</span>	<span class="o">:</span> <span class="mi">3</span><span class="p">;</span>	<span class="cm">/* must be 000 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">c</span>		<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* ETR coupled bit */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tc</span>		<span class="o">:</span> <span class="mi">4</span><span class="p">;</span>	<span class="cm">/* ETR type code */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blto</span>	<span class="o">:</span> <span class="mi">8</span><span class="p">;</span>	<span class="cm">/* biased local time offset */</span>
					<span class="cm">/* (blto - 128) * 15 = minutes */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">buo</span>	<span class="o">:</span> <span class="mi">8</span><span class="p">;</span>	<span class="cm">/* biased utc offset */</span>
					<span class="cm">/* (buo - 128) = leap seconds */</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">etr_edf4</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ed</span>		<span class="o">:</span> <span class="mi">8</span><span class="p">;</span>	<span class="cm">/* ETS device dependent data */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">_pad0</span>	<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* must be 0 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">buc</span>	<span class="o">:</span> <span class="mi">5</span><span class="p">;</span>	<span class="cm">/* biased ut1 correction */</span>
					<span class="cm">/* (buc - 16) * 0.1 seconds */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">em</span>		<span class="o">:</span> <span class="mi">6</span><span class="p">;</span>	<span class="cm">/* ETS error magnitude */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dc</span>		<span class="o">:</span> <span class="mi">6</span><span class="p">;</span>	<span class="cm">/* ETS drift code */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc</span>		<span class="o">:</span> <span class="mi">6</span><span class="p">;</span>	<span class="cm">/* ETS steering code */</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="cm">/*</span>
<span class="cm"> * ETR attachment information block, two formats</span>
<span class="cm"> * format 1 has 4 reserved words with a size of 64 bytes</span>
<span class="cm"> * format 2 has 16 reserved words with a size of 96 bytes</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">etr_aib</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">etr_esw</span> <span class="n">esw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">etr_slsw</span> <span class="n">slsw</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">tsp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">etr_edf1</span> <span class="n">edf1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">etr_edf2</span> <span class="n">edf2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">etr_edf3</span> <span class="n">edf3</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">etr_edf4</span> <span class="n">edf4</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reserved</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">,</span><span class="n">aligned</span><span class="p">(</span><span class="mi">8</span><span class="p">)));</span>

<span class="cm">/* ETR interruption parameter */</span>
<span class="k">struct</span> <span class="n">etr_irq_parm</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">_pad0</span>	<span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pc0</span>	<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* port 0 state change */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pc1</span>	<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* port 1 state change */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">_pad1</span>	<span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">eai</span>	<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* ETR alert indication */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">_pad2</span>	<span class="o">:</span> <span class="mi">18</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="cm">/* Query TOD offset result */</span>
<span class="k">struct</span> <span class="n">etr_ptff_qto</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">physical_clock</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">tod_offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">logical_tod_offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">tod_epoch_difference</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="cm">/* Inline assembly helper functions */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">etr_setr</span><span class="p">(</span><span class="k">struct</span> <span class="n">etr_eacr</span> <span class="o">*</span><span class="n">ctrl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOSYS</span><span class="p">;</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span>
		<span class="s">&quot;	.insn	s,0xb2160000,%1</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;0:	la	%0,0</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;1:</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="n">EX_TABLE</span><span class="p">(</span><span class="mi">0</span><span class="n">b</span><span class="p">,</span><span class="mi">1</span><span class="n">b</span><span class="p">)</span>
		<span class="o">:</span> <span class="s">&quot;+d&quot;</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;Q&quot;</span> <span class="p">(</span><span class="o">*</span><span class="n">ctrl</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Stores a format 1 aib with 64 bytes */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">etr_stetr</span><span class="p">(</span><span class="k">struct</span> <span class="n">etr_aib</span> <span class="o">*</span><span class="n">aib</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOSYS</span><span class="p">;</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span>
		<span class="s">&quot;	.insn	s,0xb2170000,%1</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;0:	la	%0,0</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;1:</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="n">EX_TABLE</span><span class="p">(</span><span class="mi">0</span><span class="n">b</span><span class="p">,</span><span class="mi">1</span><span class="n">b</span><span class="p">)</span>
		<span class="o">:</span> <span class="s">&quot;+d&quot;</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;Q&quot;</span> <span class="p">(</span><span class="o">*</span><span class="n">aib</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Stores a format 2 aib with 96 bytes for specified port */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">etr_steai</span><span class="p">(</span><span class="k">struct</span> <span class="n">etr_aib</span> <span class="o">*</span><span class="n">aib</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">func</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">register</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg0</span> <span class="n">asm</span><span class="p">(</span><span class="s">&quot;0&quot;</span><span class="p">)</span> <span class="o">=</span> <span class="n">func</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOSYS</span><span class="p">;</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span>
		<span class="s">&quot;	.insn	s,0xb2b30000,%1</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;0:	la	%0,0</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;1:</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="n">EX_TABLE</span><span class="p">(</span><span class="mi">0</span><span class="n">b</span><span class="p">,</span><span class="mi">1</span><span class="n">b</span><span class="p">)</span>
		<span class="o">:</span> <span class="s">&quot;+d&quot;</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;Q&quot;</span> <span class="p">(</span><span class="o">*</span><span class="n">aib</span><span class="p">),</span> <span class="s">&quot;d&quot;</span> <span class="p">(</span><span class="n">reg0</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Function codes for the steai instruction. */</span>
<span class="cp">#define ETR_STEAI_STEPPING_PORT		0x10</span>
<span class="cp">#define ETR_STEAI_ALTERNATE_PORT	0x11</span>
<span class="cp">#define ETR_STEAI_PORT_0		0x12</span>
<span class="cp">#define ETR_STEAI_PORT_1		0x13</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">etr_ptff</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">ptff_block</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">func</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">register</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg0</span> <span class="n">asm</span><span class="p">(</span><span class="s">&quot;0&quot;</span><span class="p">)</span> <span class="o">=</span> <span class="n">func</span><span class="p">;</span>
	<span class="k">register</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg1</span> <span class="n">asm</span><span class="p">(</span><span class="s">&quot;1&quot;</span><span class="p">)</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">ptff_block</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOSYS</span><span class="p">;</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span>
		<span class="s">&quot;	.word	0x0104</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;	ipm	%0</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;	srl	%0,28</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="o">:</span> <span class="s">&quot;=d&quot;</span> <span class="p">(</span><span class="n">rc</span><span class="p">),</span> <span class="s">&quot;=m&quot;</span> <span class="p">(</span><span class="n">ptff_block</span><span class="p">)</span>
		<span class="o">:</span> <span class="s">&quot;d&quot;</span> <span class="p">(</span><span class="n">reg0</span><span class="p">),</span> <span class="s">&quot;d&quot;</span> <span class="p">(</span><span class="n">reg1</span><span class="p">),</span> <span class="s">&quot;m&quot;</span> <span class="p">(</span><span class="n">ptff_block</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Function codes for the ptff instruction. */</span>
<span class="cp">#define ETR_PTFF_QAF	0x00	</span><span class="cm">/* query available functions */</span><span class="cp"></span>
<span class="cp">#define ETR_PTFF_QTO	0x01	</span><span class="cm">/* query tod offset */</span><span class="cp"></span>
<span class="cp">#define ETR_PTFF_QSI	0x02	</span><span class="cm">/* query steering information */</span><span class="cp"></span>
<span class="cp">#define ETR_PTFF_ATO	0x40	</span><span class="cm">/* adjust tod offset */</span><span class="cp"></span>
<span class="cp">#define ETR_PTFF_STO	0x41	</span><span class="cm">/* set tod offset */</span><span class="cp"></span>
<span class="cp">#define ETR_PTFF_SFS	0x42	</span><span class="cm">/* set fine steering rate */</span><span class="cp"></span>
<span class="cp">#define ETR_PTFF_SGS	0x43	</span><span class="cm">/* set gross steering rate */</span><span class="cp"></span>

<span class="cm">/* Functions needed by the machine check handler */</span>
<span class="kt">void</span> <span class="n">etr_switch_to_local</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">etr_sync_check</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* STP interruption parameter */</span>
<span class="k">struct</span> <span class="n">stp_irq_parm</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">_pad0</span>	<span class="o">:</span> <span class="mi">14</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tsc</span>	<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Timing status change */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lac</span>	<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Link availability change */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tcpc</span>	<span class="o">:</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Time control parameter change */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">_pad2</span>	<span class="o">:</span> <span class="mi">15</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="cp">#define STP_OP_SYNC	1</span>
<span class="cp">#define STP_OP_CTRL	3</span>

<span class="k">struct</span> <span class="n">stp_sstpi</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rsvd0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rsvd1</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stratum</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vbits</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">leaps</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmd</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctn</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rsvd2</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">c</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tst</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tzo</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dsto</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctrl</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rsvd3</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tto</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rsvd4</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctnid</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rsvd5</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">todoff</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rsvd6</span><span class="p">[</span><span class="mi">48</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="cm">/* Functions needed by the machine check handler */</span>
<span class="kt">void</span> <span class="n">stp_sync_check</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">stp_island_check</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __S390_ETR_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
