Version 4
SHEET 1 880 680
WIRE -48 144 -64 144
WIRE -32 144 -48 144
WIRE 64 144 48 144
WIRE 80 144 64 144
WIRE 96 144 80 144
WIRE 160 144 144 144
WIRE 64 160 64 144
WIRE 144 192 144 176
WIRE 176 192 144 192
WIRE 192 192 176 192
WIRE 144 208 144 192
FLAG 144 96 0
FLAG 144 288 0
FLAG -64 224 0
FLAG 176 192 out
FLAG 64 240 0
FLAG 160 144 0
FLAG -48 144 1
FLAG 80 144 2
SYMBOL SLXM 96 144 R0
WINDOW 0 81 -31 Left 2
WINDOW 38 81 -17 Left 2
WINDOW 3 81 -2 Left 2
SYMATTR InstName U1
SYMATTR SpiceModel CMOS18N
SYMBOL SLV -64 144 M0
SYMATTR InstName V1
SYMBOL SLR 48 144 R90
WINDOW 0 -8 40 VBottom 2
WINDOW 3 8 40 VTop 2
SYMATTR InstName R1
SYMATTR Value {R_s}
SYMBOL SLC 144 208 R0
SYMATTR InstName C1
SYMATTR Value {C_ell}
SYMBOL SLC 64 160 R0
SYMATTR InstName C2
SYMATTR Value {C_phz}
TEXT 64 288 Left 2 !.lib C18.lib
