Version 3.2 HI-TECH Software Intermediate Code
"355 C:\Program Files (x86)\Microchip\xc8\v1.43\include\pic16f1709.h
[s S26 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S26 . IOCIF INTF TMR0IF IOCIE INTE TMR0IE PEIE GIE ]
"365
[s S27 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S27 . . T0IF . T0IE ]
"354
[u S25 `S26 1 `S27 1 ]
[n S25 . . . ]
"372
[v _INTCONbits `VS25 ~T0 @X0 0 e@11 ]
"220 mcc_generated_files/tmr0.h
[v _TMR0_ISR `(v ~T0 @X0 0 ef ]
"196 mcc_generated_files/pin_manager.h
[v _PIN_MANAGER_IOC `(v ~T0 @X0 0 ef ]
[; ;interrupt_manager.h: 110: void interrupt INTERRUPT_InterruptManager(void);
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16f1709.h: 50: extern volatile unsigned char INDF0 @ 0x000;
"52 C:\Program Files (x86)\Microchip\xc8\v1.43\include\pic16f1709.h
[; ;pic16f1709.h: 52: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1709.h: 55: typedef union {
[; ;pic16f1709.h: 56: struct {
[; ;pic16f1709.h: 57: unsigned INDF0 :8;
[; ;pic16f1709.h: 58: };
[; ;pic16f1709.h: 59: } INDF0bits_t;
[; ;pic16f1709.h: 60: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1709.h: 70: extern volatile unsigned char INDF1 @ 0x001;
"72
[; ;pic16f1709.h: 72: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1709.h: 75: typedef union {
[; ;pic16f1709.h: 76: struct {
[; ;pic16f1709.h: 77: unsigned INDF1 :8;
[; ;pic16f1709.h: 78: };
[; ;pic16f1709.h: 79: } INDF1bits_t;
[; ;pic16f1709.h: 80: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1709.h: 90: extern volatile unsigned char PCL @ 0x002;
"92
[; ;pic16f1709.h: 92: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1709.h: 95: typedef union {
[; ;pic16f1709.h: 96: struct {
[; ;pic16f1709.h: 97: unsigned PCL :8;
[; ;pic16f1709.h: 98: };
[; ;pic16f1709.h: 99: } PCLbits_t;
[; ;pic16f1709.h: 100: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1709.h: 110: extern volatile unsigned char STATUS @ 0x003;
"112
[; ;pic16f1709.h: 112: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1709.h: 115: typedef union {
[; ;pic16f1709.h: 116: struct {
[; ;pic16f1709.h: 117: unsigned C :1;
[; ;pic16f1709.h: 118: unsigned DC :1;
[; ;pic16f1709.h: 119: unsigned Z :1;
[; ;pic16f1709.h: 120: unsigned nPD :1;
[; ;pic16f1709.h: 121: unsigned nTO :1;
[; ;pic16f1709.h: 122: };
[; ;pic16f1709.h: 123: struct {
[; ;pic16f1709.h: 124: unsigned CARRY :1;
[; ;pic16f1709.h: 125: unsigned :1;
[; ;pic16f1709.h: 126: unsigned ZERO :1;
[; ;pic16f1709.h: 127: };
[; ;pic16f1709.h: 128: } STATUSbits_t;
[; ;pic16f1709.h: 129: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1709.h: 169: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1709.h: 173: extern volatile unsigned char FSR0L @ 0x004;
"175
[; ;pic16f1709.h: 175: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1709.h: 178: typedef union {
[; ;pic16f1709.h: 179: struct {
[; ;pic16f1709.h: 180: unsigned FSR0L :8;
[; ;pic16f1709.h: 181: };
[; ;pic16f1709.h: 182: } FSR0Lbits_t;
[; ;pic16f1709.h: 183: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1709.h: 193: extern volatile unsigned char FSR0H @ 0x005;
"195
[; ;pic16f1709.h: 195: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1709.h: 198: typedef union {
[; ;pic16f1709.h: 199: struct {
[; ;pic16f1709.h: 200: unsigned FSR0H :8;
[; ;pic16f1709.h: 201: };
[; ;pic16f1709.h: 202: } FSR0Hbits_t;
[; ;pic16f1709.h: 203: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1709.h: 213: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1709.h: 217: extern volatile unsigned char FSR1L @ 0x006;
"219
[; ;pic16f1709.h: 219: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1709.h: 222: typedef union {
[; ;pic16f1709.h: 223: struct {
[; ;pic16f1709.h: 224: unsigned FSR1L :8;
[; ;pic16f1709.h: 225: };
[; ;pic16f1709.h: 226: } FSR1Lbits_t;
[; ;pic16f1709.h: 227: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1709.h: 237: extern volatile unsigned char FSR1H @ 0x007;
"239
[; ;pic16f1709.h: 239: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1709.h: 242: typedef union {
[; ;pic16f1709.h: 243: struct {
[; ;pic16f1709.h: 244: unsigned FSR1H :8;
[; ;pic16f1709.h: 245: };
[; ;pic16f1709.h: 246: } FSR1Hbits_t;
[; ;pic16f1709.h: 247: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1709.h: 257: extern volatile unsigned char BSR @ 0x008;
"259
[; ;pic16f1709.h: 259: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1709.h: 262: typedef union {
[; ;pic16f1709.h: 263: struct {
[; ;pic16f1709.h: 264: unsigned BSR :5;
[; ;pic16f1709.h: 265: };
[; ;pic16f1709.h: 266: struct {
[; ;pic16f1709.h: 267: unsigned BSR0 :1;
[; ;pic16f1709.h: 268: unsigned BSR1 :1;
[; ;pic16f1709.h: 269: unsigned BSR2 :1;
[; ;pic16f1709.h: 270: unsigned BSR3 :1;
[; ;pic16f1709.h: 271: unsigned BSR4 :1;
[; ;pic16f1709.h: 272: };
[; ;pic16f1709.h: 273: } BSRbits_t;
[; ;pic16f1709.h: 274: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1709.h: 309: extern volatile unsigned char WREG @ 0x009;
"311
[; ;pic16f1709.h: 311: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1709.h: 314: typedef union {
[; ;pic16f1709.h: 315: struct {
[; ;pic16f1709.h: 316: unsigned WREG0 :8;
[; ;pic16f1709.h: 317: };
[; ;pic16f1709.h: 318: } WREGbits_t;
[; ;pic16f1709.h: 319: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1709.h: 329: extern volatile unsigned char PCLATH @ 0x00A;
"331
[; ;pic16f1709.h: 331: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1709.h: 334: typedef union {
[; ;pic16f1709.h: 335: struct {
[; ;pic16f1709.h: 336: unsigned PCLATH :7;
[; ;pic16f1709.h: 337: };
[; ;pic16f1709.h: 338: } PCLATHbits_t;
[; ;pic16f1709.h: 339: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1709.h: 349: extern volatile unsigned char INTCON @ 0x00B;
"351
[; ;pic16f1709.h: 351: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1709.h: 354: typedef union {
[; ;pic16f1709.h: 355: struct {
[; ;pic16f1709.h: 356: unsigned IOCIF :1;
[; ;pic16f1709.h: 357: unsigned INTF :1;
[; ;pic16f1709.h: 358: unsigned TMR0IF :1;
[; ;pic16f1709.h: 359: unsigned IOCIE :1;
[; ;pic16f1709.h: 360: unsigned INTE :1;
[; ;pic16f1709.h: 361: unsigned TMR0IE :1;
[; ;pic16f1709.h: 362: unsigned PEIE :1;
[; ;pic16f1709.h: 363: unsigned GIE :1;
[; ;pic16f1709.h: 364: };
[; ;pic16f1709.h: 365: struct {
[; ;pic16f1709.h: 366: unsigned :2;
[; ;pic16f1709.h: 367: unsigned T0IF :1;
[; ;pic16f1709.h: 368: unsigned :2;
[; ;pic16f1709.h: 369: unsigned T0IE :1;
[; ;pic16f1709.h: 370: };
[; ;pic16f1709.h: 371: } INTCONbits_t;
[; ;pic16f1709.h: 372: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1709.h: 427: extern volatile unsigned char PORTA @ 0x00C;
"429
[; ;pic16f1709.h: 429: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1709.h: 432: typedef union {
[; ;pic16f1709.h: 433: struct {
[; ;pic16f1709.h: 434: unsigned RA0 :1;
[; ;pic16f1709.h: 435: unsigned RA1 :1;
[; ;pic16f1709.h: 436: unsigned RA2 :1;
[; ;pic16f1709.h: 437: unsigned RA3 :1;
[; ;pic16f1709.h: 438: unsigned RA4 :1;
[; ;pic16f1709.h: 439: unsigned RA5 :1;
[; ;pic16f1709.h: 440: };
[; ;pic16f1709.h: 441: } PORTAbits_t;
[; ;pic16f1709.h: 442: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1709.h: 477: extern volatile unsigned char PORTB @ 0x00D;
"479
[; ;pic16f1709.h: 479: asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
[; ;pic16f1709.h: 482: typedef union {
[; ;pic16f1709.h: 483: struct {
[; ;pic16f1709.h: 484: unsigned :4;
[; ;pic16f1709.h: 485: unsigned RB4 :1;
[; ;pic16f1709.h: 486: unsigned RB5 :1;
[; ;pic16f1709.h: 487: unsigned RB6 :1;
[; ;pic16f1709.h: 488: unsigned RB7 :1;
[; ;pic16f1709.h: 489: };
[; ;pic16f1709.h: 490: } PORTBbits_t;
[; ;pic16f1709.h: 491: extern volatile PORTBbits_t PORTBbits @ 0x00D;
[; ;pic16f1709.h: 516: extern volatile unsigned char PORTC @ 0x00E;
"518
[; ;pic16f1709.h: 518: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1709.h: 521: typedef union {
[; ;pic16f1709.h: 522: struct {
[; ;pic16f1709.h: 523: unsigned RC0 :1;
[; ;pic16f1709.h: 524: unsigned RC1 :1;
[; ;pic16f1709.h: 525: unsigned RC2 :1;
[; ;pic16f1709.h: 526: unsigned RC3 :1;
[; ;pic16f1709.h: 527: unsigned RC4 :1;
[; ;pic16f1709.h: 528: unsigned RC5 :1;
[; ;pic16f1709.h: 529: unsigned RC6 :1;
[; ;pic16f1709.h: 530: unsigned RC7 :1;
[; ;pic16f1709.h: 531: };
[; ;pic16f1709.h: 532: } PORTCbits_t;
[; ;pic16f1709.h: 533: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1709.h: 578: extern volatile unsigned char PIR1 @ 0x011;
"580
[; ;pic16f1709.h: 580: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1709.h: 583: typedef union {
[; ;pic16f1709.h: 584: struct {
[; ;pic16f1709.h: 585: unsigned TMR1IF :1;
[; ;pic16f1709.h: 586: unsigned TMR2IF :1;
[; ;pic16f1709.h: 587: unsigned CCP1IF :1;
[; ;pic16f1709.h: 588: unsigned SSP1IF :1;
[; ;pic16f1709.h: 589: unsigned TXIF :1;
[; ;pic16f1709.h: 590: unsigned RCIF :1;
[; ;pic16f1709.h: 591: unsigned ADIF :1;
[; ;pic16f1709.h: 592: unsigned TMR1GIF :1;
[; ;pic16f1709.h: 593: };
[; ;pic16f1709.h: 594: struct {
[; ;pic16f1709.h: 595: unsigned :2;
[; ;pic16f1709.h: 596: unsigned CCPIF :1;
[; ;pic16f1709.h: 597: };
[; ;pic16f1709.h: 598: } PIR1bits_t;
[; ;pic16f1709.h: 599: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1709.h: 649: extern volatile unsigned char PIR2 @ 0x012;
"651
[; ;pic16f1709.h: 651: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1709.h: 654: typedef union {
[; ;pic16f1709.h: 655: struct {
[; ;pic16f1709.h: 656: unsigned CCP2IF :1;
[; ;pic16f1709.h: 657: unsigned TMR4IF :1;
[; ;pic16f1709.h: 658: unsigned TMR6IF :1;
[; ;pic16f1709.h: 659: unsigned BCL1IF :1;
[; ;pic16f1709.h: 660: unsigned :1;
[; ;pic16f1709.h: 661: unsigned C1IF :1;
[; ;pic16f1709.h: 662: unsigned C2IF :1;
[; ;pic16f1709.h: 663: unsigned OSFIF :1;
[; ;pic16f1709.h: 664: };
[; ;pic16f1709.h: 665: } PIR2bits_t;
[; ;pic16f1709.h: 666: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1709.h: 706: extern volatile unsigned char PIR3 @ 0x013;
"708
[; ;pic16f1709.h: 708: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1709.h: 711: typedef union {
[; ;pic16f1709.h: 712: struct {
[; ;pic16f1709.h: 713: unsigned CLC1IF :1;
[; ;pic16f1709.h: 714: unsigned CLC2IF :1;
[; ;pic16f1709.h: 715: unsigned CLC3IF :1;
[; ;pic16f1709.h: 716: unsigned :1;
[; ;pic16f1709.h: 717: unsigned ZCDIF :1;
[; ;pic16f1709.h: 718: unsigned COGIF :1;
[; ;pic16f1709.h: 719: };
[; ;pic16f1709.h: 720: } PIR3bits_t;
[; ;pic16f1709.h: 721: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1709.h: 751: extern volatile unsigned char TMR0 @ 0x015;
"753
[; ;pic16f1709.h: 753: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1709.h: 756: typedef union {
[; ;pic16f1709.h: 757: struct {
[; ;pic16f1709.h: 758: unsigned TMR0 :8;
[; ;pic16f1709.h: 759: };
[; ;pic16f1709.h: 760: } TMR0bits_t;
[; ;pic16f1709.h: 761: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1709.h: 771: extern volatile unsigned short TMR1 @ 0x016;
"773
[; ;pic16f1709.h: 773: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1709.h: 778: extern volatile unsigned char TMR1L @ 0x016;
"780
[; ;pic16f1709.h: 780: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1709.h: 783: typedef union {
[; ;pic16f1709.h: 784: struct {
[; ;pic16f1709.h: 785: unsigned TMR1L :8;
[; ;pic16f1709.h: 786: };
[; ;pic16f1709.h: 787: } TMR1Lbits_t;
[; ;pic16f1709.h: 788: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1709.h: 798: extern volatile unsigned char TMR1H @ 0x017;
"800
[; ;pic16f1709.h: 800: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1709.h: 803: typedef union {
[; ;pic16f1709.h: 804: struct {
[; ;pic16f1709.h: 805: unsigned TMR1H :8;
[; ;pic16f1709.h: 806: };
[; ;pic16f1709.h: 807: } TMR1Hbits_t;
[; ;pic16f1709.h: 808: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1709.h: 818: extern volatile unsigned char T1CON @ 0x018;
"820
[; ;pic16f1709.h: 820: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1709.h: 823: typedef union {
[; ;pic16f1709.h: 824: struct {
[; ;pic16f1709.h: 825: unsigned TMR1ON :1;
[; ;pic16f1709.h: 826: unsigned :1;
[; ;pic16f1709.h: 827: unsigned nT1SYNC :1;
[; ;pic16f1709.h: 828: unsigned T1OSCEN :1;
[; ;pic16f1709.h: 829: unsigned T1CKPS :2;
[; ;pic16f1709.h: 830: unsigned TMR1CS :2;
[; ;pic16f1709.h: 831: };
[; ;pic16f1709.h: 832: struct {
[; ;pic16f1709.h: 833: unsigned :4;
[; ;pic16f1709.h: 834: unsigned T1CKPS0 :1;
[; ;pic16f1709.h: 835: unsigned T1CKPS1 :1;
[; ;pic16f1709.h: 836: unsigned TMR1CS0 :1;
[; ;pic16f1709.h: 837: unsigned TMR1CS1 :1;
[; ;pic16f1709.h: 838: };
[; ;pic16f1709.h: 839: } T1CONbits_t;
[; ;pic16f1709.h: 840: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1709.h: 890: extern volatile unsigned char T1GCON @ 0x019;
"892
[; ;pic16f1709.h: 892: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1709.h: 895: typedef union {
[; ;pic16f1709.h: 896: struct {
[; ;pic16f1709.h: 897: unsigned T1GSS :2;
[; ;pic16f1709.h: 898: unsigned T1GVAL :1;
[; ;pic16f1709.h: 899: unsigned T1GGO_nDONE :1;
[; ;pic16f1709.h: 900: unsigned T1GSPM :1;
[; ;pic16f1709.h: 901: unsigned T1GTM :1;
[; ;pic16f1709.h: 902: unsigned T1GPOL :1;
[; ;pic16f1709.h: 903: unsigned TMR1GE :1;
[; ;pic16f1709.h: 904: };
[; ;pic16f1709.h: 905: struct {
[; ;pic16f1709.h: 906: unsigned T1GSS0 :1;
[; ;pic16f1709.h: 907: unsigned T1GSS1 :1;
[; ;pic16f1709.h: 908: };
[; ;pic16f1709.h: 909: } T1GCONbits_t;
[; ;pic16f1709.h: 910: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1709.h: 960: extern volatile unsigned char TMR2 @ 0x01A;
"962
[; ;pic16f1709.h: 962: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1709.h: 965: typedef union {
[; ;pic16f1709.h: 966: struct {
[; ;pic16f1709.h: 967: unsigned TMR2 :8;
[; ;pic16f1709.h: 968: };
[; ;pic16f1709.h: 969: } TMR2bits_t;
[; ;pic16f1709.h: 970: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1709.h: 980: extern volatile unsigned char PR2 @ 0x01B;
"982
[; ;pic16f1709.h: 982: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1709.h: 985: typedef union {
[; ;pic16f1709.h: 986: struct {
[; ;pic16f1709.h: 987: unsigned PR2 :8;
[; ;pic16f1709.h: 988: };
[; ;pic16f1709.h: 989: } PR2bits_t;
[; ;pic16f1709.h: 990: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1709.h: 1000: extern volatile unsigned char T2CON @ 0x01C;
"1002
[; ;pic16f1709.h: 1002: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1709.h: 1005: typedef union {
[; ;pic16f1709.h: 1006: struct {
[; ;pic16f1709.h: 1007: unsigned T2CKPS :2;
[; ;pic16f1709.h: 1008: unsigned TMR2ON :1;
[; ;pic16f1709.h: 1009: unsigned T2OUTPS :4;
[; ;pic16f1709.h: 1010: };
[; ;pic16f1709.h: 1011: struct {
[; ;pic16f1709.h: 1012: unsigned T2CKPS0 :1;
[; ;pic16f1709.h: 1013: unsigned T2CKPS1 :1;
[; ;pic16f1709.h: 1014: unsigned :1;
[; ;pic16f1709.h: 1015: unsigned T2OUTPS0 :1;
[; ;pic16f1709.h: 1016: unsigned T2OUTPS1 :1;
[; ;pic16f1709.h: 1017: unsigned T2OUTPS2 :1;
[; ;pic16f1709.h: 1018: unsigned T2OUTPS3 :1;
[; ;pic16f1709.h: 1019: };
[; ;pic16f1709.h: 1020: } T2CONbits_t;
[; ;pic16f1709.h: 1021: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1709.h: 1071: extern volatile unsigned char TRISA @ 0x08C;
"1073
[; ;pic16f1709.h: 1073: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1709.h: 1076: typedef union {
[; ;pic16f1709.h: 1077: struct {
[; ;pic16f1709.h: 1078: unsigned TRISA0 :1;
[; ;pic16f1709.h: 1079: unsigned TRISA1 :1;
[; ;pic16f1709.h: 1080: unsigned TRISA2 :1;
[; ;pic16f1709.h: 1081: unsigned :1;
[; ;pic16f1709.h: 1082: unsigned TRISA4 :1;
[; ;pic16f1709.h: 1083: unsigned TRISA5 :1;
[; ;pic16f1709.h: 1084: };
[; ;pic16f1709.h: 1085: } TRISAbits_t;
[; ;pic16f1709.h: 1086: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1709.h: 1116: extern volatile unsigned char TRISB @ 0x08D;
"1118
[; ;pic16f1709.h: 1118: asm("TRISB equ 08Dh");
[; <" TRISB equ 08Dh ;# ">
[; ;pic16f1709.h: 1121: typedef union {
[; ;pic16f1709.h: 1122: struct {
[; ;pic16f1709.h: 1123: unsigned :4;
[; ;pic16f1709.h: 1124: unsigned TRISB4 :1;
[; ;pic16f1709.h: 1125: unsigned TRISB5 :1;
[; ;pic16f1709.h: 1126: unsigned TRISB6 :1;
[; ;pic16f1709.h: 1127: unsigned TRISB7 :1;
[; ;pic16f1709.h: 1128: };
[; ;pic16f1709.h: 1129: } TRISBbits_t;
[; ;pic16f1709.h: 1130: extern volatile TRISBbits_t TRISBbits @ 0x08D;
[; ;pic16f1709.h: 1155: extern volatile unsigned char TRISC @ 0x08E;
"1157
[; ;pic16f1709.h: 1157: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1709.h: 1160: typedef union {
[; ;pic16f1709.h: 1161: struct {
[; ;pic16f1709.h: 1162: unsigned TRISC0 :1;
[; ;pic16f1709.h: 1163: unsigned TRISC1 :1;
[; ;pic16f1709.h: 1164: unsigned TRISC2 :1;
[; ;pic16f1709.h: 1165: unsigned TRISC3 :1;
[; ;pic16f1709.h: 1166: unsigned TRISC4 :1;
[; ;pic16f1709.h: 1167: unsigned TRISC5 :1;
[; ;pic16f1709.h: 1168: unsigned TRISC6 :1;
[; ;pic16f1709.h: 1169: unsigned TRISC7 :1;
[; ;pic16f1709.h: 1170: };
[; ;pic16f1709.h: 1171: } TRISCbits_t;
[; ;pic16f1709.h: 1172: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1709.h: 1217: extern volatile unsigned char PIE1 @ 0x091;
"1219
[; ;pic16f1709.h: 1219: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1709.h: 1222: typedef union {
[; ;pic16f1709.h: 1223: struct {
[; ;pic16f1709.h: 1224: unsigned TMR1IE :1;
[; ;pic16f1709.h: 1225: unsigned TMR2IE :1;
[; ;pic16f1709.h: 1226: unsigned CCP1IE :1;
[; ;pic16f1709.h: 1227: unsigned SSP1IE :1;
[; ;pic16f1709.h: 1228: unsigned TXIE :1;
[; ;pic16f1709.h: 1229: unsigned RCIE :1;
[; ;pic16f1709.h: 1230: unsigned ADIE :1;
[; ;pic16f1709.h: 1231: unsigned TMR1GIE :1;
[; ;pic16f1709.h: 1232: };
[; ;pic16f1709.h: 1233: struct {
[; ;pic16f1709.h: 1234: unsigned :2;
[; ;pic16f1709.h: 1235: unsigned CCPIE :1;
[; ;pic16f1709.h: 1236: };
[; ;pic16f1709.h: 1237: } PIE1bits_t;
[; ;pic16f1709.h: 1238: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1709.h: 1288: extern volatile unsigned char PIE2 @ 0x092;
"1290
[; ;pic16f1709.h: 1290: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1709.h: 1293: typedef union {
[; ;pic16f1709.h: 1294: struct {
[; ;pic16f1709.h: 1295: unsigned CCP2IE :1;
[; ;pic16f1709.h: 1296: unsigned TMR4IE :1;
[; ;pic16f1709.h: 1297: unsigned TMR6IE :1;
[; ;pic16f1709.h: 1298: unsigned BCL1IE :1;
[; ;pic16f1709.h: 1299: unsigned :1;
[; ;pic16f1709.h: 1300: unsigned C1IE :1;
[; ;pic16f1709.h: 1301: unsigned C2IE :1;
[; ;pic16f1709.h: 1302: unsigned OSFIE :1;
[; ;pic16f1709.h: 1303: };
[; ;pic16f1709.h: 1304: } PIE2bits_t;
[; ;pic16f1709.h: 1305: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1709.h: 1345: extern volatile unsigned char PIE3 @ 0x093;
"1347
[; ;pic16f1709.h: 1347: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1709.h: 1350: typedef union {
[; ;pic16f1709.h: 1351: struct {
[; ;pic16f1709.h: 1352: unsigned CLC1IE :1;
[; ;pic16f1709.h: 1353: unsigned CLC2IE :1;
[; ;pic16f1709.h: 1354: unsigned CLC3IE :1;
[; ;pic16f1709.h: 1355: unsigned :1;
[; ;pic16f1709.h: 1356: unsigned ZCDIE :1;
[; ;pic16f1709.h: 1357: unsigned COGIE :1;
[; ;pic16f1709.h: 1358: };
[; ;pic16f1709.h: 1359: } PIE3bits_t;
[; ;pic16f1709.h: 1360: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1709.h: 1390: extern volatile unsigned char OPTION_REG @ 0x095;
"1392
[; ;pic16f1709.h: 1392: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1709.h: 1395: typedef union {
[; ;pic16f1709.h: 1396: struct {
[; ;pic16f1709.h: 1397: unsigned PS :3;
[; ;pic16f1709.h: 1398: unsigned PSA :1;
[; ;pic16f1709.h: 1399: unsigned TMR0SE :1;
[; ;pic16f1709.h: 1400: unsigned TMR0CS :1;
[; ;pic16f1709.h: 1401: unsigned INTEDG :1;
[; ;pic16f1709.h: 1402: unsigned nWPUEN :1;
[; ;pic16f1709.h: 1403: };
[; ;pic16f1709.h: 1404: struct {
[; ;pic16f1709.h: 1405: unsigned PS0 :1;
[; ;pic16f1709.h: 1406: unsigned PS1 :1;
[; ;pic16f1709.h: 1407: unsigned PS2 :1;
[; ;pic16f1709.h: 1408: unsigned :1;
[; ;pic16f1709.h: 1409: unsigned T0SE :1;
[; ;pic16f1709.h: 1410: unsigned T0CS :1;
[; ;pic16f1709.h: 1411: };
[; ;pic16f1709.h: 1412: } OPTION_REGbits_t;
[; ;pic16f1709.h: 1413: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1709.h: 1473: extern volatile unsigned char PCON @ 0x096;
"1475
[; ;pic16f1709.h: 1475: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1709.h: 1478: typedef union {
[; ;pic16f1709.h: 1479: struct {
[; ;pic16f1709.h: 1480: unsigned nBOR :1;
[; ;pic16f1709.h: 1481: unsigned nPOR :1;
[; ;pic16f1709.h: 1482: unsigned nRI :1;
[; ;pic16f1709.h: 1483: unsigned nRMCLR :1;
[; ;pic16f1709.h: 1484: unsigned nRWDT :1;
[; ;pic16f1709.h: 1485: unsigned :1;
[; ;pic16f1709.h: 1486: unsigned STKUNF :1;
[; ;pic16f1709.h: 1487: unsigned STKOVF :1;
[; ;pic16f1709.h: 1488: };
[; ;pic16f1709.h: 1489: } PCONbits_t;
[; ;pic16f1709.h: 1490: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1709.h: 1530: extern volatile unsigned char WDTCON @ 0x097;
"1532
[; ;pic16f1709.h: 1532: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1709.h: 1535: typedef union {
[; ;pic16f1709.h: 1536: struct {
[; ;pic16f1709.h: 1537: unsigned SWDTEN :1;
[; ;pic16f1709.h: 1538: unsigned WDTPS :5;
[; ;pic16f1709.h: 1539: };
[; ;pic16f1709.h: 1540: struct {
[; ;pic16f1709.h: 1541: unsigned :1;
[; ;pic16f1709.h: 1542: unsigned WDTPS0 :1;
[; ;pic16f1709.h: 1543: unsigned WDTPS1 :1;
[; ;pic16f1709.h: 1544: unsigned WDTPS2 :1;
[; ;pic16f1709.h: 1545: unsigned WDTPS3 :1;
[; ;pic16f1709.h: 1546: unsigned WDTPS4 :1;
[; ;pic16f1709.h: 1547: };
[; ;pic16f1709.h: 1548: } WDTCONbits_t;
[; ;pic16f1709.h: 1549: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1709.h: 1589: extern volatile unsigned char OSCTUNE @ 0x098;
"1591
[; ;pic16f1709.h: 1591: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic16f1709.h: 1594: typedef union {
[; ;pic16f1709.h: 1595: struct {
[; ;pic16f1709.h: 1596: unsigned TUN :6;
[; ;pic16f1709.h: 1597: };
[; ;pic16f1709.h: 1598: struct {
[; ;pic16f1709.h: 1599: unsigned TUN0 :1;
[; ;pic16f1709.h: 1600: unsigned TUN1 :1;
[; ;pic16f1709.h: 1601: unsigned TUN2 :1;
[; ;pic16f1709.h: 1602: unsigned TUN3 :1;
[; ;pic16f1709.h: 1603: unsigned TUN4 :1;
[; ;pic16f1709.h: 1604: unsigned TUN5 :1;
[; ;pic16f1709.h: 1605: };
[; ;pic16f1709.h: 1606: } OSCTUNEbits_t;
[; ;pic16f1709.h: 1607: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic16f1709.h: 1647: extern volatile unsigned char OSCCON @ 0x099;
"1649
[; ;pic16f1709.h: 1649: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1709.h: 1652: typedef union {
[; ;pic16f1709.h: 1653: struct {
[; ;pic16f1709.h: 1654: unsigned SCS :2;
[; ;pic16f1709.h: 1655: unsigned :1;
[; ;pic16f1709.h: 1656: unsigned IRCF :4;
[; ;pic16f1709.h: 1657: unsigned SPLLEN :1;
[; ;pic16f1709.h: 1658: };
[; ;pic16f1709.h: 1659: struct {
[; ;pic16f1709.h: 1660: unsigned SCS0 :1;
[; ;pic16f1709.h: 1661: unsigned SCS1 :1;
[; ;pic16f1709.h: 1662: unsigned :1;
[; ;pic16f1709.h: 1663: unsigned IRCF0 :1;
[; ;pic16f1709.h: 1664: unsigned IRCF1 :1;
[; ;pic16f1709.h: 1665: unsigned IRCF2 :1;
[; ;pic16f1709.h: 1666: unsigned IRCF3 :1;
[; ;pic16f1709.h: 1667: };
[; ;pic16f1709.h: 1668: } OSCCONbits_t;
[; ;pic16f1709.h: 1669: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1709.h: 1719: extern volatile unsigned char OSCSTAT @ 0x09A;
"1721
[; ;pic16f1709.h: 1721: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1709.h: 1724: typedef union {
[; ;pic16f1709.h: 1725: struct {
[; ;pic16f1709.h: 1726: unsigned HFIOFS :1;
[; ;pic16f1709.h: 1727: unsigned LFIOFR :1;
[; ;pic16f1709.h: 1728: unsigned MFIOFR :1;
[; ;pic16f1709.h: 1729: unsigned HFIOFL :1;
[; ;pic16f1709.h: 1730: unsigned HFIOFR :1;
[; ;pic16f1709.h: 1731: unsigned OSTS :1;
[; ;pic16f1709.h: 1732: unsigned PLLR :1;
[; ;pic16f1709.h: 1733: unsigned SOSCR :1;
[; ;pic16f1709.h: 1734: };
[; ;pic16f1709.h: 1735: } OSCSTATbits_t;
[; ;pic16f1709.h: 1736: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1709.h: 1781: extern volatile unsigned short ADRES @ 0x09B;
"1783
[; ;pic16f1709.h: 1783: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1709.h: 1788: extern volatile unsigned char ADRESL @ 0x09B;
"1790
[; ;pic16f1709.h: 1790: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1709.h: 1793: typedef union {
[; ;pic16f1709.h: 1794: struct {
[; ;pic16f1709.h: 1795: unsigned ADRESL :8;
[; ;pic16f1709.h: 1796: };
[; ;pic16f1709.h: 1797: } ADRESLbits_t;
[; ;pic16f1709.h: 1798: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1709.h: 1808: extern volatile unsigned char ADRESH @ 0x09C;
"1810
[; ;pic16f1709.h: 1810: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1709.h: 1813: typedef union {
[; ;pic16f1709.h: 1814: struct {
[; ;pic16f1709.h: 1815: unsigned ADRESH :8;
[; ;pic16f1709.h: 1816: };
[; ;pic16f1709.h: 1817: } ADRESHbits_t;
[; ;pic16f1709.h: 1818: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1709.h: 1828: extern volatile unsigned char ADCON0 @ 0x09D;
"1830
[; ;pic16f1709.h: 1830: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1709.h: 1833: typedef union {
[; ;pic16f1709.h: 1834: struct {
[; ;pic16f1709.h: 1835: unsigned ADON :1;
[; ;pic16f1709.h: 1836: unsigned GO_nDONE :1;
[; ;pic16f1709.h: 1837: unsigned CHS :5;
[; ;pic16f1709.h: 1838: };
[; ;pic16f1709.h: 1839: struct {
[; ;pic16f1709.h: 1840: unsigned :1;
[; ;pic16f1709.h: 1841: unsigned ADGO :1;
[; ;pic16f1709.h: 1842: unsigned CHS0 :1;
[; ;pic16f1709.h: 1843: unsigned CHS1 :1;
[; ;pic16f1709.h: 1844: unsigned CHS2 :1;
[; ;pic16f1709.h: 1845: unsigned CHS3 :1;
[; ;pic16f1709.h: 1846: unsigned CHS4 :1;
[; ;pic16f1709.h: 1847: };
[; ;pic16f1709.h: 1848: struct {
[; ;pic16f1709.h: 1849: unsigned :1;
[; ;pic16f1709.h: 1850: unsigned GO :1;
[; ;pic16f1709.h: 1851: };
[; ;pic16f1709.h: 1852: } ADCON0bits_t;
[; ;pic16f1709.h: 1853: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1709.h: 1908: extern volatile unsigned char ADCON1 @ 0x09E;
"1910
[; ;pic16f1709.h: 1910: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1709.h: 1913: typedef union {
[; ;pic16f1709.h: 1914: struct {
[; ;pic16f1709.h: 1915: unsigned ADPREF :2;
[; ;pic16f1709.h: 1916: unsigned ADNREF :1;
[; ;pic16f1709.h: 1917: unsigned :1;
[; ;pic16f1709.h: 1918: unsigned ADCS :3;
[; ;pic16f1709.h: 1919: unsigned ADFM :1;
[; ;pic16f1709.h: 1920: };
[; ;pic16f1709.h: 1921: struct {
[; ;pic16f1709.h: 1922: unsigned ADPREF0 :1;
[; ;pic16f1709.h: 1923: unsigned ADPREF1 :1;
[; ;pic16f1709.h: 1924: };
[; ;pic16f1709.h: 1925: } ADCON1bits_t;
[; ;pic16f1709.h: 1926: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1709.h: 1961: extern volatile unsigned char ADCON2 @ 0x09F;
"1963
[; ;pic16f1709.h: 1963: asm("ADCON2 equ 09Fh");
[; <" ADCON2 equ 09Fh ;# ">
[; ;pic16f1709.h: 1966: typedef union {
[; ;pic16f1709.h: 1967: struct {
[; ;pic16f1709.h: 1968: unsigned :4;
[; ;pic16f1709.h: 1969: unsigned TRIGSEL :4;
[; ;pic16f1709.h: 1970: };
[; ;pic16f1709.h: 1971: struct {
[; ;pic16f1709.h: 1972: unsigned :4;
[; ;pic16f1709.h: 1973: unsigned TRIGSEL0 :1;
[; ;pic16f1709.h: 1974: unsigned TRIGSEL1 :1;
[; ;pic16f1709.h: 1975: unsigned TRIGSEL2 :1;
[; ;pic16f1709.h: 1976: unsigned TRIGSEL3 :1;
[; ;pic16f1709.h: 1977: };
[; ;pic16f1709.h: 1978: } ADCON2bits_t;
[; ;pic16f1709.h: 1979: extern volatile ADCON2bits_t ADCON2bits @ 0x09F;
[; ;pic16f1709.h: 2009: extern volatile unsigned char LATA @ 0x10C;
"2011
[; ;pic16f1709.h: 2011: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1709.h: 2014: typedef union {
[; ;pic16f1709.h: 2015: struct {
[; ;pic16f1709.h: 2016: unsigned LATA0 :1;
[; ;pic16f1709.h: 2017: unsigned LATA1 :1;
[; ;pic16f1709.h: 2018: unsigned LATA2 :1;
[; ;pic16f1709.h: 2019: unsigned :1;
[; ;pic16f1709.h: 2020: unsigned LATA4 :1;
[; ;pic16f1709.h: 2021: unsigned LATA5 :1;
[; ;pic16f1709.h: 2022: };
[; ;pic16f1709.h: 2023: } LATAbits_t;
[; ;pic16f1709.h: 2024: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1709.h: 2054: extern volatile unsigned char LATB @ 0x10D;
"2056
[; ;pic16f1709.h: 2056: asm("LATB equ 010Dh");
[; <" LATB equ 010Dh ;# ">
[; ;pic16f1709.h: 2059: typedef union {
[; ;pic16f1709.h: 2060: struct {
[; ;pic16f1709.h: 2061: unsigned :4;
[; ;pic16f1709.h: 2062: unsigned LATB4 :1;
[; ;pic16f1709.h: 2063: unsigned LATB5 :1;
[; ;pic16f1709.h: 2064: unsigned LATB6 :1;
[; ;pic16f1709.h: 2065: unsigned LATB7 :1;
[; ;pic16f1709.h: 2066: };
[; ;pic16f1709.h: 2067: } LATBbits_t;
[; ;pic16f1709.h: 2068: extern volatile LATBbits_t LATBbits @ 0x10D;
[; ;pic16f1709.h: 2093: extern volatile unsigned char LATC @ 0x10E;
"2095
[; ;pic16f1709.h: 2095: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1709.h: 2098: typedef union {
[; ;pic16f1709.h: 2099: struct {
[; ;pic16f1709.h: 2100: unsigned LATC0 :1;
[; ;pic16f1709.h: 2101: unsigned LATC1 :1;
[; ;pic16f1709.h: 2102: unsigned LATC2 :1;
[; ;pic16f1709.h: 2103: unsigned LATC3 :1;
[; ;pic16f1709.h: 2104: unsigned LATC4 :1;
[; ;pic16f1709.h: 2105: unsigned LATC5 :1;
[; ;pic16f1709.h: 2106: unsigned LATC6 :1;
[; ;pic16f1709.h: 2107: unsigned LATC7 :1;
[; ;pic16f1709.h: 2108: };
[; ;pic16f1709.h: 2109: } LATCbits_t;
[; ;pic16f1709.h: 2110: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1709.h: 2155: extern volatile unsigned char CM1CON0 @ 0x111;
"2157
[; ;pic16f1709.h: 2157: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f1709.h: 2160: typedef union {
[; ;pic16f1709.h: 2161: struct {
[; ;pic16f1709.h: 2162: unsigned C1SYNC :1;
[; ;pic16f1709.h: 2163: unsigned C1HYS :1;
[; ;pic16f1709.h: 2164: unsigned C1SP :1;
[; ;pic16f1709.h: 2165: unsigned C1ZLF :1;
[; ;pic16f1709.h: 2166: unsigned C1POL :1;
[; ;pic16f1709.h: 2167: unsigned :1;
[; ;pic16f1709.h: 2168: unsigned C1OUT :1;
[; ;pic16f1709.h: 2169: unsigned C1ON :1;
[; ;pic16f1709.h: 2170: };
[; ;pic16f1709.h: 2171: } CM1CON0bits_t;
[; ;pic16f1709.h: 2172: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f1709.h: 2212: extern volatile unsigned char CM1CON1 @ 0x112;
"2214
[; ;pic16f1709.h: 2214: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f1709.h: 2217: typedef union {
[; ;pic16f1709.h: 2218: struct {
[; ;pic16f1709.h: 2219: unsigned C1NCH :3;
[; ;pic16f1709.h: 2220: unsigned C1PCH :3;
[; ;pic16f1709.h: 2221: unsigned C1INTN :1;
[; ;pic16f1709.h: 2222: unsigned C1INTP :1;
[; ;pic16f1709.h: 2223: };
[; ;pic16f1709.h: 2224: struct {
[; ;pic16f1709.h: 2225: unsigned C1NCH0 :1;
[; ;pic16f1709.h: 2226: unsigned C1NCH1 :1;
[; ;pic16f1709.h: 2227: unsigned C1NCH2 :1;
[; ;pic16f1709.h: 2228: unsigned C1PCH0 :1;
[; ;pic16f1709.h: 2229: unsigned C1PCH1 :1;
[; ;pic16f1709.h: 2230: unsigned C1PCH2 :1;
[; ;pic16f1709.h: 2231: };
[; ;pic16f1709.h: 2232: } CM1CON1bits_t;
[; ;pic16f1709.h: 2233: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f1709.h: 2288: extern volatile unsigned char CM2CON0 @ 0x113;
"2290
[; ;pic16f1709.h: 2290: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f1709.h: 2293: typedef union {
[; ;pic16f1709.h: 2294: struct {
[; ;pic16f1709.h: 2295: unsigned C2SYNC :1;
[; ;pic16f1709.h: 2296: unsigned C2HYS :1;
[; ;pic16f1709.h: 2297: unsigned C2SP :1;
[; ;pic16f1709.h: 2298: unsigned C2ZLF :1;
[; ;pic16f1709.h: 2299: unsigned C2POL :1;
[; ;pic16f1709.h: 2300: unsigned :1;
[; ;pic16f1709.h: 2301: unsigned C2OUT :1;
[; ;pic16f1709.h: 2302: unsigned C2ON :1;
[; ;pic16f1709.h: 2303: };
[; ;pic16f1709.h: 2304: } CM2CON0bits_t;
[; ;pic16f1709.h: 2305: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f1709.h: 2345: extern volatile unsigned char CM2CON1 @ 0x114;
"2347
[; ;pic16f1709.h: 2347: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f1709.h: 2350: typedef union {
[; ;pic16f1709.h: 2351: struct {
[; ;pic16f1709.h: 2352: unsigned C2NCH :3;
[; ;pic16f1709.h: 2353: unsigned C2PCH :3;
[; ;pic16f1709.h: 2354: unsigned C2INTN :1;
[; ;pic16f1709.h: 2355: unsigned C2INTP :1;
[; ;pic16f1709.h: 2356: };
[; ;pic16f1709.h: 2357: struct {
[; ;pic16f1709.h: 2358: unsigned C2NCH0 :1;
[; ;pic16f1709.h: 2359: unsigned C2NCH1 :1;
[; ;pic16f1709.h: 2360: unsigned C2NCH2 :1;
[; ;pic16f1709.h: 2361: unsigned C2PCH0 :1;
[; ;pic16f1709.h: 2362: unsigned C2PCH1 :1;
[; ;pic16f1709.h: 2363: unsigned C2PCH2 :1;
[; ;pic16f1709.h: 2364: };
[; ;pic16f1709.h: 2365: } CM2CON1bits_t;
[; ;pic16f1709.h: 2366: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f1709.h: 2421: extern volatile unsigned char CMOUT @ 0x115;
"2423
[; ;pic16f1709.h: 2423: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f1709.h: 2426: typedef union {
[; ;pic16f1709.h: 2427: struct {
[; ;pic16f1709.h: 2428: unsigned MC1OUT :1;
[; ;pic16f1709.h: 2429: unsigned MC2OUT :1;
[; ;pic16f1709.h: 2430: };
[; ;pic16f1709.h: 2431: } CMOUTbits_t;
[; ;pic16f1709.h: 2432: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f1709.h: 2447: extern volatile unsigned char BORCON @ 0x116;
"2449
[; ;pic16f1709.h: 2449: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1709.h: 2452: typedef union {
[; ;pic16f1709.h: 2453: struct {
[; ;pic16f1709.h: 2454: unsigned BORRDY :1;
[; ;pic16f1709.h: 2455: unsigned :5;
[; ;pic16f1709.h: 2456: unsigned BORFS :1;
[; ;pic16f1709.h: 2457: unsigned SBOREN :1;
[; ;pic16f1709.h: 2458: };
[; ;pic16f1709.h: 2459: } BORCONbits_t;
[; ;pic16f1709.h: 2460: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1709.h: 2480: extern volatile unsigned char FVRCON @ 0x117;
"2482
[; ;pic16f1709.h: 2482: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1709.h: 2485: typedef union {
[; ;pic16f1709.h: 2486: struct {
[; ;pic16f1709.h: 2487: unsigned ADFVR :2;
[; ;pic16f1709.h: 2488: unsigned CDAFVR :2;
[; ;pic16f1709.h: 2489: unsigned TSRNG :1;
[; ;pic16f1709.h: 2490: unsigned TSEN :1;
[; ;pic16f1709.h: 2491: unsigned FVRRDY :1;
[; ;pic16f1709.h: 2492: unsigned FVREN :1;
[; ;pic16f1709.h: 2493: };
[; ;pic16f1709.h: 2494: struct {
[; ;pic16f1709.h: 2495: unsigned ADFVR0 :1;
[; ;pic16f1709.h: 2496: unsigned ADFVR1 :1;
[; ;pic16f1709.h: 2497: unsigned CDAFVR0 :1;
[; ;pic16f1709.h: 2498: unsigned CDAFVR1 :1;
[; ;pic16f1709.h: 2499: };
[; ;pic16f1709.h: 2500: } FVRCONbits_t;
[; ;pic16f1709.h: 2501: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1709.h: 2556: extern volatile unsigned char DAC1CON0 @ 0x118;
"2558
[; ;pic16f1709.h: 2558: asm("DAC1CON0 equ 0118h");
[; <" DAC1CON0 equ 0118h ;# ">
[; ;pic16f1709.h: 2561: typedef union {
[; ;pic16f1709.h: 2562: struct {
[; ;pic16f1709.h: 2563: unsigned DAC1NSS :1;
[; ;pic16f1709.h: 2564: unsigned :1;
[; ;pic16f1709.h: 2565: unsigned DAC1PSS :2;
[; ;pic16f1709.h: 2566: unsigned DAC1OE2 :1;
[; ;pic16f1709.h: 2567: unsigned DAC1OE1 :1;
[; ;pic16f1709.h: 2568: unsigned :1;
[; ;pic16f1709.h: 2569: unsigned DAC1EN :1;
[; ;pic16f1709.h: 2570: };
[; ;pic16f1709.h: 2571: struct {
[; ;pic16f1709.h: 2572: unsigned :2;
[; ;pic16f1709.h: 2573: unsigned DAC1PSS0 :1;
[; ;pic16f1709.h: 2574: unsigned DAC1PSS1 :1;
[; ;pic16f1709.h: 2575: };
[; ;pic16f1709.h: 2576: struct {
[; ;pic16f1709.h: 2577: unsigned DACNSS :1;
[; ;pic16f1709.h: 2578: unsigned :1;
[; ;pic16f1709.h: 2579: unsigned DACPSS :2;
[; ;pic16f1709.h: 2580: unsigned DACOE0 :1;
[; ;pic16f1709.h: 2581: unsigned DACOE1 :1;
[; ;pic16f1709.h: 2582: unsigned :1;
[; ;pic16f1709.h: 2583: unsigned DACEN :1;
[; ;pic16f1709.h: 2584: };
[; ;pic16f1709.h: 2585: struct {
[; ;pic16f1709.h: 2586: unsigned :2;
[; ;pic16f1709.h: 2587: unsigned DACPSS0 :1;
[; ;pic16f1709.h: 2588: unsigned DACPSS1 :1;
[; ;pic16f1709.h: 2589: };
[; ;pic16f1709.h: 2590: } DAC1CON0bits_t;
[; ;pic16f1709.h: 2591: extern volatile DAC1CON0bits_t DAC1CON0bits @ 0x118;
[; ;pic16f1709.h: 2666: extern volatile unsigned char DAC1CON1 @ 0x119;
"2668
[; ;pic16f1709.h: 2668: asm("DAC1CON1 equ 0119h");
[; <" DAC1CON1 equ 0119h ;# ">
[; ;pic16f1709.h: 2671: typedef union {
[; ;pic16f1709.h: 2672: struct {
[; ;pic16f1709.h: 2673: unsigned DAC1R :8;
[; ;pic16f1709.h: 2674: };
[; ;pic16f1709.h: 2675: struct {
[; ;pic16f1709.h: 2676: unsigned DAC1R0 :1;
[; ;pic16f1709.h: 2677: unsigned DAC1R1 :1;
[; ;pic16f1709.h: 2678: unsigned DAC1R2 :1;
[; ;pic16f1709.h: 2679: unsigned DAC1R3 :1;
[; ;pic16f1709.h: 2680: unsigned DAC1R4 :1;
[; ;pic16f1709.h: 2681: unsigned DAC1R5 :1;
[; ;pic16f1709.h: 2682: unsigned DAC1R6 :1;
[; ;pic16f1709.h: 2683: unsigned DAC1R7 :1;
[; ;pic16f1709.h: 2684: };
[; ;pic16f1709.h: 2685: struct {
[; ;pic16f1709.h: 2686: unsigned DACR0 :1;
[; ;pic16f1709.h: 2687: unsigned DACR1 :1;
[; ;pic16f1709.h: 2688: unsigned DACR2 :1;
[; ;pic16f1709.h: 2689: unsigned DACR3 :1;
[; ;pic16f1709.h: 2690: unsigned DACR4 :1;
[; ;pic16f1709.h: 2691: unsigned DACR5 :1;
[; ;pic16f1709.h: 2692: unsigned DACR6 :1;
[; ;pic16f1709.h: 2693: unsigned DACR7 :1;
[; ;pic16f1709.h: 2694: };
[; ;pic16f1709.h: 2695: } DAC1CON1bits_t;
[; ;pic16f1709.h: 2696: extern volatile DAC1CON1bits_t DAC1CON1bits @ 0x119;
[; ;pic16f1709.h: 2786: extern volatile unsigned char ZCD1CON @ 0x11C;
"2788
[; ;pic16f1709.h: 2788: asm("ZCD1CON equ 011Ch");
[; <" ZCD1CON equ 011Ch ;# ">
[; ;pic16f1709.h: 2791: typedef union {
[; ;pic16f1709.h: 2792: struct {
[; ;pic16f1709.h: 2793: unsigned ZCD1INTN :1;
[; ;pic16f1709.h: 2794: unsigned ZCD1INTP :1;
[; ;pic16f1709.h: 2795: unsigned :2;
[; ;pic16f1709.h: 2796: unsigned ZCD1POL :1;
[; ;pic16f1709.h: 2797: unsigned ZCD1OUT :1;
[; ;pic16f1709.h: 2798: unsigned :1;
[; ;pic16f1709.h: 2799: unsigned ZCD1EN :1;
[; ;pic16f1709.h: 2800: };
[; ;pic16f1709.h: 2801: } ZCD1CONbits_t;
[; ;pic16f1709.h: 2802: extern volatile ZCD1CONbits_t ZCD1CONbits @ 0x11C;
[; ;pic16f1709.h: 2832: extern volatile unsigned char ANSELA @ 0x18C;
"2834
[; ;pic16f1709.h: 2834: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1709.h: 2837: typedef union {
[; ;pic16f1709.h: 2838: struct {
[; ;pic16f1709.h: 2839: unsigned ANSA0 :1;
[; ;pic16f1709.h: 2840: unsigned ANSA1 :1;
[; ;pic16f1709.h: 2841: unsigned ANSA2 :1;
[; ;pic16f1709.h: 2842: unsigned :1;
[; ;pic16f1709.h: 2843: unsigned ANSA4 :1;
[; ;pic16f1709.h: 2844: unsigned ANS5 :1;
[; ;pic16f1709.h: 2845: };
[; ;pic16f1709.h: 2846: } ANSELAbits_t;
[; ;pic16f1709.h: 2847: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1709.h: 2877: extern volatile unsigned char ANSELB @ 0x18D;
"2879
[; ;pic16f1709.h: 2879: asm("ANSELB equ 018Dh");
[; <" ANSELB equ 018Dh ;# ">
[; ;pic16f1709.h: 2882: typedef union {
[; ;pic16f1709.h: 2883: struct {
[; ;pic16f1709.h: 2884: unsigned :4;
[; ;pic16f1709.h: 2885: unsigned ANSB4 :1;
[; ;pic16f1709.h: 2886: unsigned ANSB5 :1;
[; ;pic16f1709.h: 2887: };
[; ;pic16f1709.h: 2888: } ANSELBbits_t;
[; ;pic16f1709.h: 2889: extern volatile ANSELBbits_t ANSELBbits @ 0x18D;
[; ;pic16f1709.h: 2904: extern volatile unsigned char ANSELC @ 0x18E;
"2906
[; ;pic16f1709.h: 2906: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f1709.h: 2909: typedef union {
[; ;pic16f1709.h: 2910: struct {
[; ;pic16f1709.h: 2911: unsigned ANSC0 :1;
[; ;pic16f1709.h: 2912: unsigned ANSC1 :1;
[; ;pic16f1709.h: 2913: unsigned ANSC2 :1;
[; ;pic16f1709.h: 2914: unsigned ANSC3 :1;
[; ;pic16f1709.h: 2915: unsigned :2;
[; ;pic16f1709.h: 2916: unsigned ANSC6 :1;
[; ;pic16f1709.h: 2917: unsigned ANSC7 :1;
[; ;pic16f1709.h: 2918: };
[; ;pic16f1709.h: 2919: } ANSELCbits_t;
[; ;pic16f1709.h: 2920: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f1709.h: 2955: extern volatile unsigned short PMADR @ 0x191;
"2957
[; ;pic16f1709.h: 2957: asm("PMADR equ 0191h");
[; <" PMADR equ 0191h ;# ">
[; ;pic16f1709.h: 2962: extern volatile unsigned char PMADRL @ 0x191;
"2964
[; ;pic16f1709.h: 2964: asm("PMADRL equ 0191h");
[; <" PMADRL equ 0191h ;# ">
[; ;pic16f1709.h: 2967: typedef union {
[; ;pic16f1709.h: 2968: struct {
[; ;pic16f1709.h: 2969: unsigned PMADRL :8;
[; ;pic16f1709.h: 2970: };
[; ;pic16f1709.h: 2971: } PMADRLbits_t;
[; ;pic16f1709.h: 2972: extern volatile PMADRLbits_t PMADRLbits @ 0x191;
[; ;pic16f1709.h: 2982: extern volatile unsigned char PMADRH @ 0x192;
"2984
[; ;pic16f1709.h: 2984: asm("PMADRH equ 0192h");
[; <" PMADRH equ 0192h ;# ">
[; ;pic16f1709.h: 2987: typedef union {
[; ;pic16f1709.h: 2988: struct {
[; ;pic16f1709.h: 2989: unsigned PMADRH :7;
[; ;pic16f1709.h: 2990: };
[; ;pic16f1709.h: 2991: } PMADRHbits_t;
[; ;pic16f1709.h: 2992: extern volatile PMADRHbits_t PMADRHbits @ 0x192;
[; ;pic16f1709.h: 3002: extern volatile unsigned short PMDAT @ 0x193;
"3004
[; ;pic16f1709.h: 3004: asm("PMDAT equ 0193h");
[; <" PMDAT equ 0193h ;# ">
[; ;pic16f1709.h: 3009: extern volatile unsigned char PMDATL @ 0x193;
"3011
[; ;pic16f1709.h: 3011: asm("PMDATL equ 0193h");
[; <" PMDATL equ 0193h ;# ">
[; ;pic16f1709.h: 3014: typedef union {
[; ;pic16f1709.h: 3015: struct {
[; ;pic16f1709.h: 3016: unsigned PMDATL :8;
[; ;pic16f1709.h: 3017: };
[; ;pic16f1709.h: 3018: } PMDATLbits_t;
[; ;pic16f1709.h: 3019: extern volatile PMDATLbits_t PMDATLbits @ 0x193;
[; ;pic16f1709.h: 3029: extern volatile unsigned char PMDATH @ 0x194;
"3031
[; ;pic16f1709.h: 3031: asm("PMDATH equ 0194h");
[; <" PMDATH equ 0194h ;# ">
[; ;pic16f1709.h: 3034: typedef union {
[; ;pic16f1709.h: 3035: struct {
[; ;pic16f1709.h: 3036: unsigned PMDATH :6;
[; ;pic16f1709.h: 3037: };
[; ;pic16f1709.h: 3038: } PMDATHbits_t;
[; ;pic16f1709.h: 3039: extern volatile PMDATHbits_t PMDATHbits @ 0x194;
[; ;pic16f1709.h: 3049: extern volatile unsigned char PMCON1 @ 0x195;
"3051
[; ;pic16f1709.h: 3051: asm("PMCON1 equ 0195h");
[; <" PMCON1 equ 0195h ;# ">
[; ;pic16f1709.h: 3054: typedef union {
[; ;pic16f1709.h: 3055: struct {
[; ;pic16f1709.h: 3056: unsigned RD :1;
[; ;pic16f1709.h: 3057: unsigned WR :1;
[; ;pic16f1709.h: 3058: unsigned WREN :1;
[; ;pic16f1709.h: 3059: unsigned WRERR :1;
[; ;pic16f1709.h: 3060: unsigned FREE :1;
[; ;pic16f1709.h: 3061: unsigned LWLO :1;
[; ;pic16f1709.h: 3062: unsigned CFGS :1;
[; ;pic16f1709.h: 3063: };
[; ;pic16f1709.h: 3064: } PMCON1bits_t;
[; ;pic16f1709.h: 3065: extern volatile PMCON1bits_t PMCON1bits @ 0x195;
[; ;pic16f1709.h: 3105: extern volatile unsigned char PMCON2 @ 0x196;
"3107
[; ;pic16f1709.h: 3107: asm("PMCON2 equ 0196h");
[; <" PMCON2 equ 0196h ;# ">
[; ;pic16f1709.h: 3110: typedef union {
[; ;pic16f1709.h: 3111: struct {
[; ;pic16f1709.h: 3112: unsigned PMCON2 :8;
[; ;pic16f1709.h: 3113: };
[; ;pic16f1709.h: 3114: } PMCON2bits_t;
[; ;pic16f1709.h: 3115: extern volatile PMCON2bits_t PMCON2bits @ 0x196;
[; ;pic16f1709.h: 3125: extern volatile unsigned char VREGCON @ 0x197;
"3127
[; ;pic16f1709.h: 3127: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic16f1709.h: 3130: typedef union {
[; ;pic16f1709.h: 3131: struct {
[; ;pic16f1709.h: 3132: unsigned :1;
[; ;pic16f1709.h: 3133: unsigned VREGPM :1;
[; ;pic16f1709.h: 3134: };
[; ;pic16f1709.h: 3135: } VREGCONbits_t;
[; ;pic16f1709.h: 3136: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic16f1709.h: 3146: extern volatile unsigned char RC1REG @ 0x199;
"3148
[; ;pic16f1709.h: 3148: asm("RC1REG equ 0199h");
[; <" RC1REG equ 0199h ;# ">
[; ;pic16f1709.h: 3151: extern volatile unsigned char RCREG @ 0x199;
"3153
[; ;pic16f1709.h: 3153: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16f1709.h: 3155: extern volatile unsigned char RCREG1 @ 0x199;
"3157
[; ;pic16f1709.h: 3157: asm("RCREG1 equ 0199h");
[; <" RCREG1 equ 0199h ;# ">
[; ;pic16f1709.h: 3160: typedef union {
[; ;pic16f1709.h: 3161: struct {
[; ;pic16f1709.h: 3162: unsigned RC1REG :8;
[; ;pic16f1709.h: 3163: };
[; ;pic16f1709.h: 3164: } RC1REGbits_t;
[; ;pic16f1709.h: 3165: extern volatile RC1REGbits_t RC1REGbits @ 0x199;
[; ;pic16f1709.h: 3173: typedef union {
[; ;pic16f1709.h: 3174: struct {
[; ;pic16f1709.h: 3175: unsigned RC1REG :8;
[; ;pic16f1709.h: 3176: };
[; ;pic16f1709.h: 3177: } RCREGbits_t;
[; ;pic16f1709.h: 3178: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16f1709.h: 3185: typedef union {
[; ;pic16f1709.h: 3186: struct {
[; ;pic16f1709.h: 3187: unsigned RC1REG :8;
[; ;pic16f1709.h: 3188: };
[; ;pic16f1709.h: 3189: } RCREG1bits_t;
[; ;pic16f1709.h: 3190: extern volatile RCREG1bits_t RCREG1bits @ 0x199;
[; ;pic16f1709.h: 3200: extern volatile unsigned char TX1REG @ 0x19A;
"3202
[; ;pic16f1709.h: 3202: asm("TX1REG equ 019Ah");
[; <" TX1REG equ 019Ah ;# ">
[; ;pic16f1709.h: 3205: extern volatile unsigned char TXREG1 @ 0x19A;
"3207
[; ;pic16f1709.h: 3207: asm("TXREG1 equ 019Ah");
[; <" TXREG1 equ 019Ah ;# ">
[; ;pic16f1709.h: 3209: extern volatile unsigned char TXREG @ 0x19A;
"3211
[; ;pic16f1709.h: 3211: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16f1709.h: 3214: typedef union {
[; ;pic16f1709.h: 3215: struct {
[; ;pic16f1709.h: 3216: unsigned TX1REG :8;
[; ;pic16f1709.h: 3217: };
[; ;pic16f1709.h: 3218: } TX1REGbits_t;
[; ;pic16f1709.h: 3219: extern volatile TX1REGbits_t TX1REGbits @ 0x19A;
[; ;pic16f1709.h: 3227: typedef union {
[; ;pic16f1709.h: 3228: struct {
[; ;pic16f1709.h: 3229: unsigned TX1REG :8;
[; ;pic16f1709.h: 3230: };
[; ;pic16f1709.h: 3231: } TXREG1bits_t;
[; ;pic16f1709.h: 3232: extern volatile TXREG1bits_t TXREG1bits @ 0x19A;
[; ;pic16f1709.h: 3239: typedef union {
[; ;pic16f1709.h: 3240: struct {
[; ;pic16f1709.h: 3241: unsigned TX1REG :8;
[; ;pic16f1709.h: 3242: };
[; ;pic16f1709.h: 3243: } TXREGbits_t;
[; ;pic16f1709.h: 3244: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16f1709.h: 3254: extern volatile unsigned short SP1BRG @ 0x19B;
"3256
[; ;pic16f1709.h: 3256: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic16f1709.h: 3261: extern volatile unsigned char SP1BRGL @ 0x19B;
"3263
[; ;pic16f1709.h: 3263: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic16f1709.h: 3266: extern volatile unsigned char SPBRG @ 0x19B;
"3268
[; ;pic16f1709.h: 3268: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16f1709.h: 3270: extern volatile unsigned char SPBRG1 @ 0x19B;
"3272
[; ;pic16f1709.h: 3272: asm("SPBRG1 equ 019Bh");
[; <" SPBRG1 equ 019Bh ;# ">
[; ;pic16f1709.h: 3274: extern volatile unsigned char SPBRGL @ 0x19B;
"3276
[; ;pic16f1709.h: 3276: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16f1709.h: 3279: typedef union {
[; ;pic16f1709.h: 3280: struct {
[; ;pic16f1709.h: 3281: unsigned SP1BRGL :8;
[; ;pic16f1709.h: 3282: };
[; ;pic16f1709.h: 3283: } SP1BRGLbits_t;
[; ;pic16f1709.h: 3284: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic16f1709.h: 3292: typedef union {
[; ;pic16f1709.h: 3293: struct {
[; ;pic16f1709.h: 3294: unsigned SP1BRGL :8;
[; ;pic16f1709.h: 3295: };
[; ;pic16f1709.h: 3296: } SPBRGbits_t;
[; ;pic16f1709.h: 3297: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16f1709.h: 3304: typedef union {
[; ;pic16f1709.h: 3305: struct {
[; ;pic16f1709.h: 3306: unsigned SP1BRGL :8;
[; ;pic16f1709.h: 3307: };
[; ;pic16f1709.h: 3308: } SPBRG1bits_t;
[; ;pic16f1709.h: 3309: extern volatile SPBRG1bits_t SPBRG1bits @ 0x19B;
[; ;pic16f1709.h: 3316: typedef union {
[; ;pic16f1709.h: 3317: struct {
[; ;pic16f1709.h: 3318: unsigned SP1BRGL :8;
[; ;pic16f1709.h: 3319: };
[; ;pic16f1709.h: 3320: } SPBRGLbits_t;
[; ;pic16f1709.h: 3321: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16f1709.h: 3331: extern volatile unsigned char SP1BRGH @ 0x19C;
"3333
[; ;pic16f1709.h: 3333: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic16f1709.h: 3336: extern volatile unsigned char SPBRGH @ 0x19C;
"3338
[; ;pic16f1709.h: 3338: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16f1709.h: 3340: extern volatile unsigned char SPBRGH1 @ 0x19C;
"3342
[; ;pic16f1709.h: 3342: asm("SPBRGH1 equ 019Ch");
[; <" SPBRGH1 equ 019Ch ;# ">
[; ;pic16f1709.h: 3345: typedef union {
[; ;pic16f1709.h: 3346: struct {
[; ;pic16f1709.h: 3347: unsigned SP1BRGH :8;
[; ;pic16f1709.h: 3348: };
[; ;pic16f1709.h: 3349: } SP1BRGHbits_t;
[; ;pic16f1709.h: 3350: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic16f1709.h: 3358: typedef union {
[; ;pic16f1709.h: 3359: struct {
[; ;pic16f1709.h: 3360: unsigned SP1BRGH :8;
[; ;pic16f1709.h: 3361: };
[; ;pic16f1709.h: 3362: } SPBRGHbits_t;
[; ;pic16f1709.h: 3363: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16f1709.h: 3370: typedef union {
[; ;pic16f1709.h: 3371: struct {
[; ;pic16f1709.h: 3372: unsigned SP1BRGH :8;
[; ;pic16f1709.h: 3373: };
[; ;pic16f1709.h: 3374: } SPBRGH1bits_t;
[; ;pic16f1709.h: 3375: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0x19C;
[; ;pic16f1709.h: 3385: extern volatile unsigned char RC1STA @ 0x19D;
"3387
[; ;pic16f1709.h: 3387: asm("RC1STA equ 019Dh");
[; <" RC1STA equ 019Dh ;# ">
[; ;pic16f1709.h: 3390: extern volatile unsigned char RCSTA1 @ 0x19D;
"3392
[; ;pic16f1709.h: 3392: asm("RCSTA1 equ 019Dh");
[; <" RCSTA1 equ 019Dh ;# ">
[; ;pic16f1709.h: 3394: extern volatile unsigned char RCSTA @ 0x19D;
"3396
[; ;pic16f1709.h: 3396: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16f1709.h: 3399: typedef union {
[; ;pic16f1709.h: 3400: struct {
[; ;pic16f1709.h: 3401: unsigned RX9D :1;
[; ;pic16f1709.h: 3402: unsigned OERR :1;
[; ;pic16f1709.h: 3403: unsigned FERR :1;
[; ;pic16f1709.h: 3404: unsigned ADDEN :1;
[; ;pic16f1709.h: 3405: unsigned CREN :1;
[; ;pic16f1709.h: 3406: unsigned SREN :1;
[; ;pic16f1709.h: 3407: unsigned RX9 :1;
[; ;pic16f1709.h: 3408: unsigned SPEN :1;
[; ;pic16f1709.h: 3409: };
[; ;pic16f1709.h: 3410: } RC1STAbits_t;
[; ;pic16f1709.h: 3411: extern volatile RC1STAbits_t RC1STAbits @ 0x19D;
[; ;pic16f1709.h: 3454: typedef union {
[; ;pic16f1709.h: 3455: struct {
[; ;pic16f1709.h: 3456: unsigned RX9D :1;
[; ;pic16f1709.h: 3457: unsigned OERR :1;
[; ;pic16f1709.h: 3458: unsigned FERR :1;
[; ;pic16f1709.h: 3459: unsigned ADDEN :1;
[; ;pic16f1709.h: 3460: unsigned CREN :1;
[; ;pic16f1709.h: 3461: unsigned SREN :1;
[; ;pic16f1709.h: 3462: unsigned RX9 :1;
[; ;pic16f1709.h: 3463: unsigned SPEN :1;
[; ;pic16f1709.h: 3464: };
[; ;pic16f1709.h: 3465: } RCSTA1bits_t;
[; ;pic16f1709.h: 3466: extern volatile RCSTA1bits_t RCSTA1bits @ 0x19D;
[; ;pic16f1709.h: 3508: typedef union {
[; ;pic16f1709.h: 3509: struct {
[; ;pic16f1709.h: 3510: unsigned RX9D :1;
[; ;pic16f1709.h: 3511: unsigned OERR :1;
[; ;pic16f1709.h: 3512: unsigned FERR :1;
[; ;pic16f1709.h: 3513: unsigned ADDEN :1;
[; ;pic16f1709.h: 3514: unsigned CREN :1;
[; ;pic16f1709.h: 3515: unsigned SREN :1;
[; ;pic16f1709.h: 3516: unsigned RX9 :1;
[; ;pic16f1709.h: 3517: unsigned SPEN :1;
[; ;pic16f1709.h: 3518: };
[; ;pic16f1709.h: 3519: } RCSTAbits_t;
[; ;pic16f1709.h: 3520: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16f1709.h: 3565: extern volatile unsigned char TX1STA @ 0x19E;
"3567
[; ;pic16f1709.h: 3567: asm("TX1STA equ 019Eh");
[; <" TX1STA equ 019Eh ;# ">
[; ;pic16f1709.h: 3570: extern volatile unsigned char TXSTA1 @ 0x19E;
"3572
[; ;pic16f1709.h: 3572: asm("TXSTA1 equ 019Eh");
[; <" TXSTA1 equ 019Eh ;# ">
[; ;pic16f1709.h: 3574: extern volatile unsigned char TXSTA @ 0x19E;
"3576
[; ;pic16f1709.h: 3576: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16f1709.h: 3579: typedef union {
[; ;pic16f1709.h: 3580: struct {
[; ;pic16f1709.h: 3581: unsigned TX9D :1;
[; ;pic16f1709.h: 3582: unsigned TRMT :1;
[; ;pic16f1709.h: 3583: unsigned BRGH :1;
[; ;pic16f1709.h: 3584: unsigned SENDB :1;
[; ;pic16f1709.h: 3585: unsigned SYNC :1;
[; ;pic16f1709.h: 3586: unsigned TXEN :1;
[; ;pic16f1709.h: 3587: unsigned TX9 :1;
[; ;pic16f1709.h: 3588: unsigned CSRC :1;
[; ;pic16f1709.h: 3589: };
[; ;pic16f1709.h: 3590: } TX1STAbits_t;
[; ;pic16f1709.h: 3591: extern volatile TX1STAbits_t TX1STAbits @ 0x19E;
[; ;pic16f1709.h: 3634: typedef union {
[; ;pic16f1709.h: 3635: struct {
[; ;pic16f1709.h: 3636: unsigned TX9D :1;
[; ;pic16f1709.h: 3637: unsigned TRMT :1;
[; ;pic16f1709.h: 3638: unsigned BRGH :1;
[; ;pic16f1709.h: 3639: unsigned SENDB :1;
[; ;pic16f1709.h: 3640: unsigned SYNC :1;
[; ;pic16f1709.h: 3641: unsigned TXEN :1;
[; ;pic16f1709.h: 3642: unsigned TX9 :1;
[; ;pic16f1709.h: 3643: unsigned CSRC :1;
[; ;pic16f1709.h: 3644: };
[; ;pic16f1709.h: 3645: } TXSTA1bits_t;
[; ;pic16f1709.h: 3646: extern volatile TXSTA1bits_t TXSTA1bits @ 0x19E;
[; ;pic16f1709.h: 3688: typedef union {
[; ;pic16f1709.h: 3689: struct {
[; ;pic16f1709.h: 3690: unsigned TX9D :1;
[; ;pic16f1709.h: 3691: unsigned TRMT :1;
[; ;pic16f1709.h: 3692: unsigned BRGH :1;
[; ;pic16f1709.h: 3693: unsigned SENDB :1;
[; ;pic16f1709.h: 3694: unsigned SYNC :1;
[; ;pic16f1709.h: 3695: unsigned TXEN :1;
[; ;pic16f1709.h: 3696: unsigned TX9 :1;
[; ;pic16f1709.h: 3697: unsigned CSRC :1;
[; ;pic16f1709.h: 3698: };
[; ;pic16f1709.h: 3699: } TXSTAbits_t;
[; ;pic16f1709.h: 3700: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16f1709.h: 3745: extern volatile unsigned char BAUD1CON @ 0x19F;
"3747
[; ;pic16f1709.h: 3747: asm("BAUD1CON equ 019Fh");
[; <" BAUD1CON equ 019Fh ;# ">
[; ;pic16f1709.h: 3750: extern volatile unsigned char BAUDCON1 @ 0x19F;
"3752
[; ;pic16f1709.h: 3752: asm("BAUDCON1 equ 019Fh");
[; <" BAUDCON1 equ 019Fh ;# ">
[; ;pic16f1709.h: 3754: extern volatile unsigned char BAUDCTL1 @ 0x19F;
"3756
[; ;pic16f1709.h: 3756: asm("BAUDCTL1 equ 019Fh");
[; <" BAUDCTL1 equ 019Fh ;# ">
[; ;pic16f1709.h: 3758: extern volatile unsigned char BAUDCON @ 0x19F;
"3760
[; ;pic16f1709.h: 3760: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16f1709.h: 3762: extern volatile unsigned char BAUDCTL @ 0x19F;
"3764
[; ;pic16f1709.h: 3764: asm("BAUDCTL equ 019Fh");
[; <" BAUDCTL equ 019Fh ;# ">
[; ;pic16f1709.h: 3767: typedef union {
[; ;pic16f1709.h: 3768: struct {
[; ;pic16f1709.h: 3769: unsigned ABDEN :1;
[; ;pic16f1709.h: 3770: unsigned WUE :1;
[; ;pic16f1709.h: 3771: unsigned :1;
[; ;pic16f1709.h: 3772: unsigned BRG16 :1;
[; ;pic16f1709.h: 3773: unsigned SCKP :1;
[; ;pic16f1709.h: 3774: unsigned :1;
[; ;pic16f1709.h: 3775: unsigned RCIDL :1;
[; ;pic16f1709.h: 3776: unsigned ABDOVF :1;
[; ;pic16f1709.h: 3777: };
[; ;pic16f1709.h: 3778: } BAUD1CONbits_t;
[; ;pic16f1709.h: 3779: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0x19F;
[; ;pic16f1709.h: 3812: typedef union {
[; ;pic16f1709.h: 3813: struct {
[; ;pic16f1709.h: 3814: unsigned ABDEN :1;
[; ;pic16f1709.h: 3815: unsigned WUE :1;
[; ;pic16f1709.h: 3816: unsigned :1;
[; ;pic16f1709.h: 3817: unsigned BRG16 :1;
[; ;pic16f1709.h: 3818: unsigned SCKP :1;
[; ;pic16f1709.h: 3819: unsigned :1;
[; ;pic16f1709.h: 3820: unsigned RCIDL :1;
[; ;pic16f1709.h: 3821: unsigned ABDOVF :1;
[; ;pic16f1709.h: 3822: };
[; ;pic16f1709.h: 3823: } BAUDCON1bits_t;
[; ;pic16f1709.h: 3824: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0x19F;
[; ;pic16f1709.h: 3856: typedef union {
[; ;pic16f1709.h: 3857: struct {
[; ;pic16f1709.h: 3858: unsigned ABDEN :1;
[; ;pic16f1709.h: 3859: unsigned WUE :1;
[; ;pic16f1709.h: 3860: unsigned :1;
[; ;pic16f1709.h: 3861: unsigned BRG16 :1;
[; ;pic16f1709.h: 3862: unsigned SCKP :1;
[; ;pic16f1709.h: 3863: unsigned :1;
[; ;pic16f1709.h: 3864: unsigned RCIDL :1;
[; ;pic16f1709.h: 3865: unsigned ABDOVF :1;
[; ;pic16f1709.h: 3866: };
[; ;pic16f1709.h: 3867: } BAUDCTL1bits_t;
[; ;pic16f1709.h: 3868: extern volatile BAUDCTL1bits_t BAUDCTL1bits @ 0x19F;
[; ;pic16f1709.h: 3900: typedef union {
[; ;pic16f1709.h: 3901: struct {
[; ;pic16f1709.h: 3902: unsigned ABDEN :1;
[; ;pic16f1709.h: 3903: unsigned WUE :1;
[; ;pic16f1709.h: 3904: unsigned :1;
[; ;pic16f1709.h: 3905: unsigned BRG16 :1;
[; ;pic16f1709.h: 3906: unsigned SCKP :1;
[; ;pic16f1709.h: 3907: unsigned :1;
[; ;pic16f1709.h: 3908: unsigned RCIDL :1;
[; ;pic16f1709.h: 3909: unsigned ABDOVF :1;
[; ;pic16f1709.h: 3910: };
[; ;pic16f1709.h: 3911: } BAUDCONbits_t;
[; ;pic16f1709.h: 3912: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16f1709.h: 3944: typedef union {
[; ;pic16f1709.h: 3945: struct {
[; ;pic16f1709.h: 3946: unsigned ABDEN :1;
[; ;pic16f1709.h: 3947: unsigned WUE :1;
[; ;pic16f1709.h: 3948: unsigned :1;
[; ;pic16f1709.h: 3949: unsigned BRG16 :1;
[; ;pic16f1709.h: 3950: unsigned SCKP :1;
[; ;pic16f1709.h: 3951: unsigned :1;
[; ;pic16f1709.h: 3952: unsigned RCIDL :1;
[; ;pic16f1709.h: 3953: unsigned ABDOVF :1;
[; ;pic16f1709.h: 3954: };
[; ;pic16f1709.h: 3955: } BAUDCTLbits_t;
[; ;pic16f1709.h: 3956: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0x19F;
[; ;pic16f1709.h: 3991: extern volatile unsigned char WPUA @ 0x20C;
"3993
[; ;pic16f1709.h: 3993: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1709.h: 3996: typedef union {
[; ;pic16f1709.h: 3997: struct {
[; ;pic16f1709.h: 3998: unsigned WPUA0 :1;
[; ;pic16f1709.h: 3999: unsigned WPUA1 :1;
[; ;pic16f1709.h: 4000: unsigned WPUA2 :1;
[; ;pic16f1709.h: 4001: unsigned WPUA3 :1;
[; ;pic16f1709.h: 4002: unsigned WPUA4 :1;
[; ;pic16f1709.h: 4003: unsigned WPUA5 :1;
[; ;pic16f1709.h: 4004: };
[; ;pic16f1709.h: 4005: } WPUAbits_t;
[; ;pic16f1709.h: 4006: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1709.h: 4041: extern volatile unsigned char WPUB @ 0x20D;
"4043
[; ;pic16f1709.h: 4043: asm("WPUB equ 020Dh");
[; <" WPUB equ 020Dh ;# ">
[; ;pic16f1709.h: 4046: typedef union {
[; ;pic16f1709.h: 4047: struct {
[; ;pic16f1709.h: 4048: unsigned :4;
[; ;pic16f1709.h: 4049: unsigned WPUB4 :1;
[; ;pic16f1709.h: 4050: unsigned WPUB5 :1;
[; ;pic16f1709.h: 4051: unsigned WPUB6 :1;
[; ;pic16f1709.h: 4052: unsigned WPUB7 :1;
[; ;pic16f1709.h: 4053: };
[; ;pic16f1709.h: 4054: } WPUBbits_t;
[; ;pic16f1709.h: 4055: extern volatile WPUBbits_t WPUBbits @ 0x20D;
[; ;pic16f1709.h: 4080: extern volatile unsigned char WPUC @ 0x20E;
"4082
[; ;pic16f1709.h: 4082: asm("WPUC equ 020Eh");
[; <" WPUC equ 020Eh ;# ">
[; ;pic16f1709.h: 4085: typedef union {
[; ;pic16f1709.h: 4086: struct {
[; ;pic16f1709.h: 4087: unsigned WPUC0 :1;
[; ;pic16f1709.h: 4088: unsigned WPUC1 :1;
[; ;pic16f1709.h: 4089: unsigned WPUC2 :1;
[; ;pic16f1709.h: 4090: unsigned WPUC3 :1;
[; ;pic16f1709.h: 4091: unsigned WPUC4 :1;
[; ;pic16f1709.h: 4092: unsigned WPUC5 :1;
[; ;pic16f1709.h: 4093: unsigned WPUC6 :1;
[; ;pic16f1709.h: 4094: unsigned WPUC7 :1;
[; ;pic16f1709.h: 4095: };
[; ;pic16f1709.h: 4096: } WPUCbits_t;
[; ;pic16f1709.h: 4097: extern volatile WPUCbits_t WPUCbits @ 0x20E;
[; ;pic16f1709.h: 4142: extern volatile unsigned char SSP1BUF @ 0x211;
"4144
[; ;pic16f1709.h: 4144: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1709.h: 4147: extern volatile unsigned char SSPBUF @ 0x211;
"4149
[; ;pic16f1709.h: 4149: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1709.h: 4152: typedef union {
[; ;pic16f1709.h: 4153: struct {
[; ;pic16f1709.h: 4154: unsigned SSP1BUF0 :1;
[; ;pic16f1709.h: 4155: unsigned SSP1BUF1 :1;
[; ;pic16f1709.h: 4156: unsigned SSP1BUF2 :1;
[; ;pic16f1709.h: 4157: unsigned SSP1BUF3 :1;
[; ;pic16f1709.h: 4158: unsigned SSP1BUF4 :1;
[; ;pic16f1709.h: 4159: unsigned SSP1BUF5 :1;
[; ;pic16f1709.h: 4160: unsigned SSP1BUF6 :1;
[; ;pic16f1709.h: 4161: unsigned SSP1BUF7 :1;
[; ;pic16f1709.h: 4162: };
[; ;pic16f1709.h: 4163: struct {
[; ;pic16f1709.h: 4164: unsigned BUF :8;
[; ;pic16f1709.h: 4165: };
[; ;pic16f1709.h: 4166: struct {
[; ;pic16f1709.h: 4167: unsigned BUF0 :1;
[; ;pic16f1709.h: 4168: unsigned BUF1 :1;
[; ;pic16f1709.h: 4169: unsigned BUF2 :1;
[; ;pic16f1709.h: 4170: unsigned BUF3 :1;
[; ;pic16f1709.h: 4171: unsigned BUF4 :1;
[; ;pic16f1709.h: 4172: unsigned BUF5 :1;
[; ;pic16f1709.h: 4173: unsigned BUF6 :1;
[; ;pic16f1709.h: 4174: unsigned BUF7 :1;
[; ;pic16f1709.h: 4175: };
[; ;pic16f1709.h: 4176: struct {
[; ;pic16f1709.h: 4177: unsigned SSP1BUF :8;
[; ;pic16f1709.h: 4178: };
[; ;pic16f1709.h: 4179: } SSP1BUFbits_t;
[; ;pic16f1709.h: 4180: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1709.h: 4273: typedef union {
[; ;pic16f1709.h: 4274: struct {
[; ;pic16f1709.h: 4275: unsigned SSP1BUF0 :1;
[; ;pic16f1709.h: 4276: unsigned SSP1BUF1 :1;
[; ;pic16f1709.h: 4277: unsigned SSP1BUF2 :1;
[; ;pic16f1709.h: 4278: unsigned SSP1BUF3 :1;
[; ;pic16f1709.h: 4279: unsigned SSP1BUF4 :1;
[; ;pic16f1709.h: 4280: unsigned SSP1BUF5 :1;
[; ;pic16f1709.h: 4281: unsigned SSP1BUF6 :1;
[; ;pic16f1709.h: 4282: unsigned SSP1BUF7 :1;
[; ;pic16f1709.h: 4283: };
[; ;pic16f1709.h: 4284: struct {
[; ;pic16f1709.h: 4285: unsigned BUF :8;
[; ;pic16f1709.h: 4286: };
[; ;pic16f1709.h: 4287: struct {
[; ;pic16f1709.h: 4288: unsigned BUF0 :1;
[; ;pic16f1709.h: 4289: unsigned BUF1 :1;
[; ;pic16f1709.h: 4290: unsigned BUF2 :1;
[; ;pic16f1709.h: 4291: unsigned BUF3 :1;
[; ;pic16f1709.h: 4292: unsigned BUF4 :1;
[; ;pic16f1709.h: 4293: unsigned BUF5 :1;
[; ;pic16f1709.h: 4294: unsigned BUF6 :1;
[; ;pic16f1709.h: 4295: unsigned BUF7 :1;
[; ;pic16f1709.h: 4296: };
[; ;pic16f1709.h: 4297: struct {
[; ;pic16f1709.h: 4298: unsigned SSP1BUF :8;
[; ;pic16f1709.h: 4299: };
[; ;pic16f1709.h: 4300: } SSPBUFbits_t;
[; ;pic16f1709.h: 4301: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1709.h: 4396: extern volatile unsigned char SSP1ADD @ 0x212;
"4398
[; ;pic16f1709.h: 4398: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1709.h: 4401: extern volatile unsigned char SSPADD @ 0x212;
"4403
[; ;pic16f1709.h: 4403: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1709.h: 4406: typedef union {
[; ;pic16f1709.h: 4407: struct {
[; ;pic16f1709.h: 4408: unsigned SSP1ADD0 :1;
[; ;pic16f1709.h: 4409: unsigned SSP1ADD1 :1;
[; ;pic16f1709.h: 4410: unsigned SSP1ADD2 :1;
[; ;pic16f1709.h: 4411: unsigned SSP1ADD3 :1;
[; ;pic16f1709.h: 4412: unsigned SSP1ADD4 :1;
[; ;pic16f1709.h: 4413: unsigned SSP1ADD5 :1;
[; ;pic16f1709.h: 4414: unsigned SSP1ADD6 :1;
[; ;pic16f1709.h: 4415: unsigned SSP1ADD7 :1;
[; ;pic16f1709.h: 4416: };
[; ;pic16f1709.h: 4417: struct {
[; ;pic16f1709.h: 4418: unsigned ADD :8;
[; ;pic16f1709.h: 4419: };
[; ;pic16f1709.h: 4420: struct {
[; ;pic16f1709.h: 4421: unsigned ADD0 :1;
[; ;pic16f1709.h: 4422: unsigned ADD1 :1;
[; ;pic16f1709.h: 4423: unsigned ADD2 :1;
[; ;pic16f1709.h: 4424: unsigned ADD3 :1;
[; ;pic16f1709.h: 4425: unsigned ADD4 :1;
[; ;pic16f1709.h: 4426: unsigned ADD5 :1;
[; ;pic16f1709.h: 4427: unsigned ADD6 :1;
[; ;pic16f1709.h: 4428: unsigned ADD7 :1;
[; ;pic16f1709.h: 4429: };
[; ;pic16f1709.h: 4430: struct {
[; ;pic16f1709.h: 4431: unsigned SSP1ADD :8;
[; ;pic16f1709.h: 4432: };
[; ;pic16f1709.h: 4433: } SSP1ADDbits_t;
[; ;pic16f1709.h: 4434: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1709.h: 4527: typedef union {
[; ;pic16f1709.h: 4528: struct {
[; ;pic16f1709.h: 4529: unsigned SSP1ADD0 :1;
[; ;pic16f1709.h: 4530: unsigned SSP1ADD1 :1;
[; ;pic16f1709.h: 4531: unsigned SSP1ADD2 :1;
[; ;pic16f1709.h: 4532: unsigned SSP1ADD3 :1;
[; ;pic16f1709.h: 4533: unsigned SSP1ADD4 :1;
[; ;pic16f1709.h: 4534: unsigned SSP1ADD5 :1;
[; ;pic16f1709.h: 4535: unsigned SSP1ADD6 :1;
[; ;pic16f1709.h: 4536: unsigned SSP1ADD7 :1;
[; ;pic16f1709.h: 4537: };
[; ;pic16f1709.h: 4538: struct {
[; ;pic16f1709.h: 4539: unsigned ADD :8;
[; ;pic16f1709.h: 4540: };
[; ;pic16f1709.h: 4541: struct {
[; ;pic16f1709.h: 4542: unsigned ADD0 :1;
[; ;pic16f1709.h: 4543: unsigned ADD1 :1;
[; ;pic16f1709.h: 4544: unsigned ADD2 :1;
[; ;pic16f1709.h: 4545: unsigned ADD3 :1;
[; ;pic16f1709.h: 4546: unsigned ADD4 :1;
[; ;pic16f1709.h: 4547: unsigned ADD5 :1;
[; ;pic16f1709.h: 4548: unsigned ADD6 :1;
[; ;pic16f1709.h: 4549: unsigned ADD7 :1;
[; ;pic16f1709.h: 4550: };
[; ;pic16f1709.h: 4551: struct {
[; ;pic16f1709.h: 4552: unsigned SSP1ADD :8;
[; ;pic16f1709.h: 4553: };
[; ;pic16f1709.h: 4554: } SSPADDbits_t;
[; ;pic16f1709.h: 4555: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1709.h: 4650: extern volatile unsigned char SSP1MSK @ 0x213;
"4652
[; ;pic16f1709.h: 4652: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1709.h: 4655: extern volatile unsigned char SSPMSK @ 0x213;
"4657
[; ;pic16f1709.h: 4657: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1709.h: 4660: typedef union {
[; ;pic16f1709.h: 4661: struct {
[; ;pic16f1709.h: 4662: unsigned SSP1MSK0 :1;
[; ;pic16f1709.h: 4663: unsigned SSP1MSK1 :1;
[; ;pic16f1709.h: 4664: unsigned SSP1MSK2 :1;
[; ;pic16f1709.h: 4665: unsigned SSP1MSK3 :1;
[; ;pic16f1709.h: 4666: unsigned SSP1MSK4 :1;
[; ;pic16f1709.h: 4667: unsigned SSP1MSK5 :1;
[; ;pic16f1709.h: 4668: unsigned SSP1MSK6 :1;
[; ;pic16f1709.h: 4669: unsigned SSP1MSK7 :1;
[; ;pic16f1709.h: 4670: };
[; ;pic16f1709.h: 4671: struct {
[; ;pic16f1709.h: 4672: unsigned MSK :8;
[; ;pic16f1709.h: 4673: };
[; ;pic16f1709.h: 4674: struct {
[; ;pic16f1709.h: 4675: unsigned MSK0 :1;
[; ;pic16f1709.h: 4676: unsigned MSK1 :1;
[; ;pic16f1709.h: 4677: unsigned MSK2 :1;
[; ;pic16f1709.h: 4678: unsigned MSK3 :1;
[; ;pic16f1709.h: 4679: unsigned MSK4 :1;
[; ;pic16f1709.h: 4680: unsigned MSK5 :1;
[; ;pic16f1709.h: 4681: unsigned MSK6 :1;
[; ;pic16f1709.h: 4682: unsigned MSK7 :1;
[; ;pic16f1709.h: 4683: };
[; ;pic16f1709.h: 4684: struct {
[; ;pic16f1709.h: 4685: unsigned SSP1MSK :8;
[; ;pic16f1709.h: 4686: };
[; ;pic16f1709.h: 4687: } SSP1MSKbits_t;
[; ;pic16f1709.h: 4688: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1709.h: 4781: typedef union {
[; ;pic16f1709.h: 4782: struct {
[; ;pic16f1709.h: 4783: unsigned SSP1MSK0 :1;
[; ;pic16f1709.h: 4784: unsigned SSP1MSK1 :1;
[; ;pic16f1709.h: 4785: unsigned SSP1MSK2 :1;
[; ;pic16f1709.h: 4786: unsigned SSP1MSK3 :1;
[; ;pic16f1709.h: 4787: unsigned SSP1MSK4 :1;
[; ;pic16f1709.h: 4788: unsigned SSP1MSK5 :1;
[; ;pic16f1709.h: 4789: unsigned SSP1MSK6 :1;
[; ;pic16f1709.h: 4790: unsigned SSP1MSK7 :1;
[; ;pic16f1709.h: 4791: };
[; ;pic16f1709.h: 4792: struct {
[; ;pic16f1709.h: 4793: unsigned MSK :8;
[; ;pic16f1709.h: 4794: };
[; ;pic16f1709.h: 4795: struct {
[; ;pic16f1709.h: 4796: unsigned MSK0 :1;
[; ;pic16f1709.h: 4797: unsigned MSK1 :1;
[; ;pic16f1709.h: 4798: unsigned MSK2 :1;
[; ;pic16f1709.h: 4799: unsigned MSK3 :1;
[; ;pic16f1709.h: 4800: unsigned MSK4 :1;
[; ;pic16f1709.h: 4801: unsigned MSK5 :1;
[; ;pic16f1709.h: 4802: unsigned MSK6 :1;
[; ;pic16f1709.h: 4803: unsigned MSK7 :1;
[; ;pic16f1709.h: 4804: };
[; ;pic16f1709.h: 4805: struct {
[; ;pic16f1709.h: 4806: unsigned SSP1MSK :8;
[; ;pic16f1709.h: 4807: };
[; ;pic16f1709.h: 4808: } SSPMSKbits_t;
[; ;pic16f1709.h: 4809: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1709.h: 4904: extern volatile unsigned char SSP1STAT @ 0x214;
"4906
[; ;pic16f1709.h: 4906: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1709.h: 4909: extern volatile unsigned char SSPSTAT @ 0x214;
"4911
[; ;pic16f1709.h: 4911: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1709.h: 4914: typedef union {
[; ;pic16f1709.h: 4915: struct {
[; ;pic16f1709.h: 4916: unsigned BF :1;
[; ;pic16f1709.h: 4917: unsigned UA :1;
[; ;pic16f1709.h: 4918: unsigned R_nW :1;
[; ;pic16f1709.h: 4919: unsigned S :1;
[; ;pic16f1709.h: 4920: unsigned P :1;
[; ;pic16f1709.h: 4921: unsigned D_nA :1;
[; ;pic16f1709.h: 4922: unsigned CKE :1;
[; ;pic16f1709.h: 4923: unsigned SMP :1;
[; ;pic16f1709.h: 4924: };
[; ;pic16f1709.h: 4925: } SSP1STATbits_t;
[; ;pic16f1709.h: 4926: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1709.h: 4969: typedef union {
[; ;pic16f1709.h: 4970: struct {
[; ;pic16f1709.h: 4971: unsigned BF :1;
[; ;pic16f1709.h: 4972: unsigned UA :1;
[; ;pic16f1709.h: 4973: unsigned R_nW :1;
[; ;pic16f1709.h: 4974: unsigned S :1;
[; ;pic16f1709.h: 4975: unsigned P :1;
[; ;pic16f1709.h: 4976: unsigned D_nA :1;
[; ;pic16f1709.h: 4977: unsigned CKE :1;
[; ;pic16f1709.h: 4978: unsigned SMP :1;
[; ;pic16f1709.h: 4979: };
[; ;pic16f1709.h: 4980: } SSPSTATbits_t;
[; ;pic16f1709.h: 4981: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1709.h: 5026: extern volatile unsigned char SSP1CON1 @ 0x215;
"5028
[; ;pic16f1709.h: 5028: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1709.h: 5031: extern volatile unsigned char SSPCON @ 0x215;
"5033
[; ;pic16f1709.h: 5033: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1709.h: 5035: extern volatile unsigned char SSPCON1 @ 0x215;
"5037
[; ;pic16f1709.h: 5037: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1709.h: 5039: extern volatile unsigned char SSP1CON @ 0x215;
"5041
[; ;pic16f1709.h: 5041: asm("SSP1CON equ 0215h");
[; <" SSP1CON equ 0215h ;# ">
[; ;pic16f1709.h: 5044: typedef union {
[; ;pic16f1709.h: 5045: struct {
[; ;pic16f1709.h: 5046: unsigned SSPM :4;
[; ;pic16f1709.h: 5047: unsigned CKP :1;
[; ;pic16f1709.h: 5048: unsigned SSPEN :1;
[; ;pic16f1709.h: 5049: unsigned SSPOV :1;
[; ;pic16f1709.h: 5050: unsigned WCOL :1;
[; ;pic16f1709.h: 5051: };
[; ;pic16f1709.h: 5052: struct {
[; ;pic16f1709.h: 5053: unsigned SSPM0 :1;
[; ;pic16f1709.h: 5054: unsigned SSPM1 :1;
[; ;pic16f1709.h: 5055: unsigned SSPM2 :1;
[; ;pic16f1709.h: 5056: unsigned SSPM3 :1;
[; ;pic16f1709.h: 5057: };
[; ;pic16f1709.h: 5058: } SSP1CON1bits_t;
[; ;pic16f1709.h: 5059: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1709.h: 5107: typedef union {
[; ;pic16f1709.h: 5108: struct {
[; ;pic16f1709.h: 5109: unsigned SSPM :4;
[; ;pic16f1709.h: 5110: unsigned CKP :1;
[; ;pic16f1709.h: 5111: unsigned SSPEN :1;
[; ;pic16f1709.h: 5112: unsigned SSPOV :1;
[; ;pic16f1709.h: 5113: unsigned WCOL :1;
[; ;pic16f1709.h: 5114: };
[; ;pic16f1709.h: 5115: struct {
[; ;pic16f1709.h: 5116: unsigned SSPM0 :1;
[; ;pic16f1709.h: 5117: unsigned SSPM1 :1;
[; ;pic16f1709.h: 5118: unsigned SSPM2 :1;
[; ;pic16f1709.h: 5119: unsigned SSPM3 :1;
[; ;pic16f1709.h: 5120: };
[; ;pic16f1709.h: 5121: } SSPCONbits_t;
[; ;pic16f1709.h: 5122: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1709.h: 5169: typedef union {
[; ;pic16f1709.h: 5170: struct {
[; ;pic16f1709.h: 5171: unsigned SSPM :4;
[; ;pic16f1709.h: 5172: unsigned CKP :1;
[; ;pic16f1709.h: 5173: unsigned SSPEN :1;
[; ;pic16f1709.h: 5174: unsigned SSPOV :1;
[; ;pic16f1709.h: 5175: unsigned WCOL :1;
[; ;pic16f1709.h: 5176: };
[; ;pic16f1709.h: 5177: struct {
[; ;pic16f1709.h: 5178: unsigned SSPM0 :1;
[; ;pic16f1709.h: 5179: unsigned SSPM1 :1;
[; ;pic16f1709.h: 5180: unsigned SSPM2 :1;
[; ;pic16f1709.h: 5181: unsigned SSPM3 :1;
[; ;pic16f1709.h: 5182: };
[; ;pic16f1709.h: 5183: } SSPCON1bits_t;
[; ;pic16f1709.h: 5184: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1709.h: 5231: typedef union {
[; ;pic16f1709.h: 5232: struct {
[; ;pic16f1709.h: 5233: unsigned SSPM :4;
[; ;pic16f1709.h: 5234: unsigned CKP :1;
[; ;pic16f1709.h: 5235: unsigned SSPEN :1;
[; ;pic16f1709.h: 5236: unsigned SSPOV :1;
[; ;pic16f1709.h: 5237: unsigned WCOL :1;
[; ;pic16f1709.h: 5238: };
[; ;pic16f1709.h: 5239: struct {
[; ;pic16f1709.h: 5240: unsigned SSPM0 :1;
[; ;pic16f1709.h: 5241: unsigned SSPM1 :1;
[; ;pic16f1709.h: 5242: unsigned SSPM2 :1;
[; ;pic16f1709.h: 5243: unsigned SSPM3 :1;
[; ;pic16f1709.h: 5244: };
[; ;pic16f1709.h: 5245: } SSP1CONbits_t;
[; ;pic16f1709.h: 5246: extern volatile SSP1CONbits_t SSP1CONbits @ 0x215;
[; ;pic16f1709.h: 5296: extern volatile unsigned char SSP1CON2 @ 0x216;
"5298
[; ;pic16f1709.h: 5298: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1709.h: 5301: extern volatile unsigned char SSPCON2 @ 0x216;
"5303
[; ;pic16f1709.h: 5303: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1709.h: 5306: typedef union {
[; ;pic16f1709.h: 5307: struct {
[; ;pic16f1709.h: 5308: unsigned SEN :1;
[; ;pic16f1709.h: 5309: unsigned RSEN :1;
[; ;pic16f1709.h: 5310: unsigned PEN :1;
[; ;pic16f1709.h: 5311: unsigned RCEN :1;
[; ;pic16f1709.h: 5312: unsigned ACKEN :1;
[; ;pic16f1709.h: 5313: unsigned ACKDT :1;
[; ;pic16f1709.h: 5314: unsigned ACKSTAT :1;
[; ;pic16f1709.h: 5315: unsigned GCEN :1;
[; ;pic16f1709.h: 5316: };
[; ;pic16f1709.h: 5317: } SSP1CON2bits_t;
[; ;pic16f1709.h: 5318: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1709.h: 5361: typedef union {
[; ;pic16f1709.h: 5362: struct {
[; ;pic16f1709.h: 5363: unsigned SEN :1;
[; ;pic16f1709.h: 5364: unsigned RSEN :1;
[; ;pic16f1709.h: 5365: unsigned PEN :1;
[; ;pic16f1709.h: 5366: unsigned RCEN :1;
[; ;pic16f1709.h: 5367: unsigned ACKEN :1;
[; ;pic16f1709.h: 5368: unsigned ACKDT :1;
[; ;pic16f1709.h: 5369: unsigned ACKSTAT :1;
[; ;pic16f1709.h: 5370: unsigned GCEN :1;
[; ;pic16f1709.h: 5371: };
[; ;pic16f1709.h: 5372: } SSPCON2bits_t;
[; ;pic16f1709.h: 5373: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1709.h: 5418: extern volatile unsigned char SSP1CON3 @ 0x217;
"5420
[; ;pic16f1709.h: 5420: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1709.h: 5423: extern volatile unsigned char SSPCON3 @ 0x217;
"5425
[; ;pic16f1709.h: 5425: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1709.h: 5428: typedef union {
[; ;pic16f1709.h: 5429: struct {
[; ;pic16f1709.h: 5430: unsigned DHEN :1;
[; ;pic16f1709.h: 5431: unsigned AHEN :1;
[; ;pic16f1709.h: 5432: unsigned SBCDE :1;
[; ;pic16f1709.h: 5433: unsigned SDAHT :1;
[; ;pic16f1709.h: 5434: unsigned BOEN :1;
[; ;pic16f1709.h: 5435: unsigned SCIE :1;
[; ;pic16f1709.h: 5436: unsigned PCIE :1;
[; ;pic16f1709.h: 5437: unsigned ACKTIM :1;
[; ;pic16f1709.h: 5438: };
[; ;pic16f1709.h: 5439: } SSP1CON3bits_t;
[; ;pic16f1709.h: 5440: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1709.h: 5483: typedef union {
[; ;pic16f1709.h: 5484: struct {
[; ;pic16f1709.h: 5485: unsigned DHEN :1;
[; ;pic16f1709.h: 5486: unsigned AHEN :1;
[; ;pic16f1709.h: 5487: unsigned SBCDE :1;
[; ;pic16f1709.h: 5488: unsigned SDAHT :1;
[; ;pic16f1709.h: 5489: unsigned BOEN :1;
[; ;pic16f1709.h: 5490: unsigned SCIE :1;
[; ;pic16f1709.h: 5491: unsigned PCIE :1;
[; ;pic16f1709.h: 5492: unsigned ACKTIM :1;
[; ;pic16f1709.h: 5493: };
[; ;pic16f1709.h: 5494: } SSPCON3bits_t;
[; ;pic16f1709.h: 5495: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1709.h: 5540: extern volatile unsigned char ODCONA @ 0x28C;
"5542
[; ;pic16f1709.h: 5542: asm("ODCONA equ 028Ch");
[; <" ODCONA equ 028Ch ;# ">
[; ;pic16f1709.h: 5545: typedef union {
[; ;pic16f1709.h: 5546: struct {
[; ;pic16f1709.h: 5547: unsigned ODA0 :1;
[; ;pic16f1709.h: 5548: unsigned ODA1 :1;
[; ;pic16f1709.h: 5549: unsigned ODA2 :1;
[; ;pic16f1709.h: 5550: unsigned :1;
[; ;pic16f1709.h: 5551: unsigned ODA4 :1;
[; ;pic16f1709.h: 5552: unsigned ODA5 :1;
[; ;pic16f1709.h: 5553: };
[; ;pic16f1709.h: 5554: } ODCONAbits_t;
[; ;pic16f1709.h: 5555: extern volatile ODCONAbits_t ODCONAbits @ 0x28C;
[; ;pic16f1709.h: 5585: extern volatile unsigned char ODCONB @ 0x28D;
"5587
[; ;pic16f1709.h: 5587: asm("ODCONB equ 028Dh");
[; <" ODCONB equ 028Dh ;# ">
[; ;pic16f1709.h: 5590: typedef union {
[; ;pic16f1709.h: 5591: struct {
[; ;pic16f1709.h: 5592: unsigned :4;
[; ;pic16f1709.h: 5593: unsigned ODB4 :1;
[; ;pic16f1709.h: 5594: unsigned ODB5 :1;
[; ;pic16f1709.h: 5595: unsigned ODB6 :1;
[; ;pic16f1709.h: 5596: unsigned ODB7 :1;
[; ;pic16f1709.h: 5597: };
[; ;pic16f1709.h: 5598: } ODCONBbits_t;
[; ;pic16f1709.h: 5599: extern volatile ODCONBbits_t ODCONBbits @ 0x28D;
[; ;pic16f1709.h: 5624: extern volatile unsigned char ODCONC @ 0x28E;
"5626
[; ;pic16f1709.h: 5626: asm("ODCONC equ 028Eh");
[; <" ODCONC equ 028Eh ;# ">
[; ;pic16f1709.h: 5629: typedef union {
[; ;pic16f1709.h: 5630: struct {
[; ;pic16f1709.h: 5631: unsigned ODC0 :1;
[; ;pic16f1709.h: 5632: unsigned ODC1 :1;
[; ;pic16f1709.h: 5633: unsigned ODC2 :1;
[; ;pic16f1709.h: 5634: unsigned ODC3 :1;
[; ;pic16f1709.h: 5635: unsigned ODC4 :1;
[; ;pic16f1709.h: 5636: unsigned ODC5 :1;
[; ;pic16f1709.h: 5637: unsigned ODC6 :1;
[; ;pic16f1709.h: 5638: unsigned ODC7 :1;
[; ;pic16f1709.h: 5639: };
[; ;pic16f1709.h: 5640: } ODCONCbits_t;
[; ;pic16f1709.h: 5641: extern volatile ODCONCbits_t ODCONCbits @ 0x28E;
[; ;pic16f1709.h: 5686: extern volatile unsigned short CCPR1 @ 0x291;
"5688
[; ;pic16f1709.h: 5688: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic16f1709.h: 5693: extern volatile unsigned char CCPR1L @ 0x291;
"5695
[; ;pic16f1709.h: 5695: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16f1709.h: 5698: typedef union {
[; ;pic16f1709.h: 5699: struct {
[; ;pic16f1709.h: 5700: unsigned CCPR1L :8;
[; ;pic16f1709.h: 5701: };
[; ;pic16f1709.h: 5702: } CCPR1Lbits_t;
[; ;pic16f1709.h: 5703: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16f1709.h: 5713: extern volatile unsigned char CCPR1H @ 0x292;
"5715
[; ;pic16f1709.h: 5715: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16f1709.h: 5718: typedef union {
[; ;pic16f1709.h: 5719: struct {
[; ;pic16f1709.h: 5720: unsigned CCPR1H :8;
[; ;pic16f1709.h: 5721: };
[; ;pic16f1709.h: 5722: } CCPR1Hbits_t;
[; ;pic16f1709.h: 5723: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16f1709.h: 5733: extern volatile unsigned char CCP1CON @ 0x293;
"5735
[; ;pic16f1709.h: 5735: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16f1709.h: 5738: extern volatile unsigned char ECCP1CON @ 0x293;
"5740
[; ;pic16f1709.h: 5740: asm("ECCP1CON equ 0293h");
[; <" ECCP1CON equ 0293h ;# ">
[; ;pic16f1709.h: 5743: typedef union {
[; ;pic16f1709.h: 5744: struct {
[; ;pic16f1709.h: 5745: unsigned CCP1M :4;
[; ;pic16f1709.h: 5746: unsigned DC1B :2;
[; ;pic16f1709.h: 5747: };
[; ;pic16f1709.h: 5748: struct {
[; ;pic16f1709.h: 5749: unsigned CCP1M0 :1;
[; ;pic16f1709.h: 5750: unsigned CCP1M1 :1;
[; ;pic16f1709.h: 5751: unsigned CCP1M2 :1;
[; ;pic16f1709.h: 5752: unsigned CCP1M3 :1;
[; ;pic16f1709.h: 5753: unsigned DC1B0 :1;
[; ;pic16f1709.h: 5754: unsigned DC1B1 :1;
[; ;pic16f1709.h: 5755: };
[; ;pic16f1709.h: 5756: struct {
[; ;pic16f1709.h: 5757: unsigned :4;
[; ;pic16f1709.h: 5758: unsigned CCP1Y :1;
[; ;pic16f1709.h: 5759: unsigned CCP1X :1;
[; ;pic16f1709.h: 5760: };
[; ;pic16f1709.h: 5761: } CCP1CONbits_t;
[; ;pic16f1709.h: 5762: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16f1709.h: 5815: typedef union {
[; ;pic16f1709.h: 5816: struct {
[; ;pic16f1709.h: 5817: unsigned CCP1M :4;
[; ;pic16f1709.h: 5818: unsigned DC1B :2;
[; ;pic16f1709.h: 5819: };
[; ;pic16f1709.h: 5820: struct {
[; ;pic16f1709.h: 5821: unsigned CCP1M0 :1;
[; ;pic16f1709.h: 5822: unsigned CCP1M1 :1;
[; ;pic16f1709.h: 5823: unsigned CCP1M2 :1;
[; ;pic16f1709.h: 5824: unsigned CCP1M3 :1;
[; ;pic16f1709.h: 5825: unsigned DC1B0 :1;
[; ;pic16f1709.h: 5826: unsigned DC1B1 :1;
[; ;pic16f1709.h: 5827: };
[; ;pic16f1709.h: 5828: struct {
[; ;pic16f1709.h: 5829: unsigned :4;
[; ;pic16f1709.h: 5830: unsigned CCP1Y :1;
[; ;pic16f1709.h: 5831: unsigned CCP1X :1;
[; ;pic16f1709.h: 5832: };
[; ;pic16f1709.h: 5833: } ECCP1CONbits_t;
[; ;pic16f1709.h: 5834: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0x293;
[; ;pic16f1709.h: 5889: extern volatile unsigned short CCPR2 @ 0x298;
"5891
[; ;pic16f1709.h: 5891: asm("CCPR2 equ 0298h");
[; <" CCPR2 equ 0298h ;# ">
[; ;pic16f1709.h: 5896: extern volatile unsigned char CCPR2L @ 0x298;
"5898
[; ;pic16f1709.h: 5898: asm("CCPR2L equ 0298h");
[; <" CCPR2L equ 0298h ;# ">
[; ;pic16f1709.h: 5901: typedef union {
[; ;pic16f1709.h: 5902: struct {
[; ;pic16f1709.h: 5903: unsigned CCPR2L :8;
[; ;pic16f1709.h: 5904: };
[; ;pic16f1709.h: 5905: } CCPR2Lbits_t;
[; ;pic16f1709.h: 5906: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x298;
[; ;pic16f1709.h: 5916: extern volatile unsigned char CCPR2H @ 0x299;
"5918
[; ;pic16f1709.h: 5918: asm("CCPR2H equ 0299h");
[; <" CCPR2H equ 0299h ;# ">
[; ;pic16f1709.h: 5921: typedef union {
[; ;pic16f1709.h: 5922: struct {
[; ;pic16f1709.h: 5923: unsigned CCPR2H :8;
[; ;pic16f1709.h: 5924: };
[; ;pic16f1709.h: 5925: } CCPR2Hbits_t;
[; ;pic16f1709.h: 5926: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x299;
[; ;pic16f1709.h: 5936: extern volatile unsigned char CCP2CON @ 0x29A;
"5938
[; ;pic16f1709.h: 5938: asm("CCP2CON equ 029Ah");
[; <" CCP2CON equ 029Ah ;# ">
[; ;pic16f1709.h: 5941: extern volatile unsigned char ECCP2CON @ 0x29A;
"5943
[; ;pic16f1709.h: 5943: asm("ECCP2CON equ 029Ah");
[; <" ECCP2CON equ 029Ah ;# ">
[; ;pic16f1709.h: 5946: typedef union {
[; ;pic16f1709.h: 5947: struct {
[; ;pic16f1709.h: 5948: unsigned CCP2M :4;
[; ;pic16f1709.h: 5949: unsigned DC2B :2;
[; ;pic16f1709.h: 5950: };
[; ;pic16f1709.h: 5951: struct {
[; ;pic16f1709.h: 5952: unsigned CCP2M0 :1;
[; ;pic16f1709.h: 5953: unsigned CCP2M1 :1;
[; ;pic16f1709.h: 5954: unsigned CCP2M2 :1;
[; ;pic16f1709.h: 5955: unsigned CCP2M3 :1;
[; ;pic16f1709.h: 5956: unsigned DC2B0 :1;
[; ;pic16f1709.h: 5957: unsigned DC2B1 :1;
[; ;pic16f1709.h: 5958: };
[; ;pic16f1709.h: 5959: struct {
[; ;pic16f1709.h: 5960: unsigned :4;
[; ;pic16f1709.h: 5961: unsigned CCP2Y :1;
[; ;pic16f1709.h: 5962: unsigned CCP2X :1;
[; ;pic16f1709.h: 5963: };
[; ;pic16f1709.h: 5964: } CCP2CONbits_t;
[; ;pic16f1709.h: 5965: extern volatile CCP2CONbits_t CCP2CONbits @ 0x29A;
[; ;pic16f1709.h: 6018: typedef union {
[; ;pic16f1709.h: 6019: struct {
[; ;pic16f1709.h: 6020: unsigned CCP2M :4;
[; ;pic16f1709.h: 6021: unsigned DC2B :2;
[; ;pic16f1709.h: 6022: };
[; ;pic16f1709.h: 6023: struct {
[; ;pic16f1709.h: 6024: unsigned CCP2M0 :1;
[; ;pic16f1709.h: 6025: unsigned CCP2M1 :1;
[; ;pic16f1709.h: 6026: unsigned CCP2M2 :1;
[; ;pic16f1709.h: 6027: unsigned CCP2M3 :1;
[; ;pic16f1709.h: 6028: unsigned DC2B0 :1;
[; ;pic16f1709.h: 6029: unsigned DC2B1 :1;
[; ;pic16f1709.h: 6030: };
[; ;pic16f1709.h: 6031: struct {
[; ;pic16f1709.h: 6032: unsigned :4;
[; ;pic16f1709.h: 6033: unsigned CCP2Y :1;
[; ;pic16f1709.h: 6034: unsigned CCP2X :1;
[; ;pic16f1709.h: 6035: };
[; ;pic16f1709.h: 6036: } ECCP2CONbits_t;
[; ;pic16f1709.h: 6037: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0x29A;
[; ;pic16f1709.h: 6092: extern volatile unsigned char CCPTMRS @ 0x29E;
"6094
[; ;pic16f1709.h: 6094: asm("CCPTMRS equ 029Eh");
[; <" CCPTMRS equ 029Eh ;# ">
[; ;pic16f1709.h: 6097: typedef union {
[; ;pic16f1709.h: 6098: struct {
[; ;pic16f1709.h: 6099: unsigned C1TSEL :2;
[; ;pic16f1709.h: 6100: unsigned C2TSEL :2;
[; ;pic16f1709.h: 6101: unsigned P3TSEL :2;
[; ;pic16f1709.h: 6102: unsigned P4TSEL :2;
[; ;pic16f1709.h: 6103: };
[; ;pic16f1709.h: 6104: struct {
[; ;pic16f1709.h: 6105: unsigned C1TSEL0 :1;
[; ;pic16f1709.h: 6106: unsigned C1TSEL1 :1;
[; ;pic16f1709.h: 6107: unsigned C2TSEL0 :1;
[; ;pic16f1709.h: 6108: unsigned C2TSEL1 :1;
[; ;pic16f1709.h: 6109: unsigned P3TSEL0 :1;
[; ;pic16f1709.h: 6110: unsigned P3TSEL1 :1;
[; ;pic16f1709.h: 6111: unsigned P4TSEL0 :1;
[; ;pic16f1709.h: 6112: unsigned P4TSEL1 :1;
[; ;pic16f1709.h: 6113: };
[; ;pic16f1709.h: 6114: } CCPTMRSbits_t;
[; ;pic16f1709.h: 6115: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0x29E;
[; ;pic16f1709.h: 6180: extern volatile unsigned char SLRCONA @ 0x30C;
"6182
[; ;pic16f1709.h: 6182: asm("SLRCONA equ 030Ch");
[; <" SLRCONA equ 030Ch ;# ">
[; ;pic16f1709.h: 6185: typedef union {
[; ;pic16f1709.h: 6186: struct {
[; ;pic16f1709.h: 6187: unsigned SLRA0 :1;
[; ;pic16f1709.h: 6188: unsigned SLRA1 :1;
[; ;pic16f1709.h: 6189: unsigned SLRA2 :1;
[; ;pic16f1709.h: 6190: unsigned :1;
[; ;pic16f1709.h: 6191: unsigned SLRA4 :1;
[; ;pic16f1709.h: 6192: unsigned SLRA5 :1;
[; ;pic16f1709.h: 6193: };
[; ;pic16f1709.h: 6194: } SLRCONAbits_t;
[; ;pic16f1709.h: 6195: extern volatile SLRCONAbits_t SLRCONAbits @ 0x30C;
[; ;pic16f1709.h: 6225: extern volatile unsigned char SLRCONB @ 0x30D;
"6227
[; ;pic16f1709.h: 6227: asm("SLRCONB equ 030Dh");
[; <" SLRCONB equ 030Dh ;# ">
[; ;pic16f1709.h: 6230: typedef union {
[; ;pic16f1709.h: 6231: struct {
[; ;pic16f1709.h: 6232: unsigned :4;
[; ;pic16f1709.h: 6233: unsigned SLRB4 :1;
[; ;pic16f1709.h: 6234: unsigned SLRB5 :1;
[; ;pic16f1709.h: 6235: unsigned SLRB6 :1;
[; ;pic16f1709.h: 6236: unsigned SLRB7 :1;
[; ;pic16f1709.h: 6237: };
[; ;pic16f1709.h: 6238: } SLRCONBbits_t;
[; ;pic16f1709.h: 6239: extern volatile SLRCONBbits_t SLRCONBbits @ 0x30D;
[; ;pic16f1709.h: 6264: extern volatile unsigned char SLRCONC @ 0x30E;
"6266
[; ;pic16f1709.h: 6266: asm("SLRCONC equ 030Eh");
[; <" SLRCONC equ 030Eh ;# ">
[; ;pic16f1709.h: 6269: typedef union {
[; ;pic16f1709.h: 6270: struct {
[; ;pic16f1709.h: 6271: unsigned SLRC0 :1;
[; ;pic16f1709.h: 6272: unsigned SLRC1 :1;
[; ;pic16f1709.h: 6273: unsigned SLRC2 :1;
[; ;pic16f1709.h: 6274: unsigned SLRC3 :1;
[; ;pic16f1709.h: 6275: unsigned SLRC4 :1;
[; ;pic16f1709.h: 6276: unsigned SLRC5 :1;
[; ;pic16f1709.h: 6277: unsigned SLRC6 :1;
[; ;pic16f1709.h: 6278: unsigned SLRC7 :1;
[; ;pic16f1709.h: 6279: };
[; ;pic16f1709.h: 6280: } SLRCONCbits_t;
[; ;pic16f1709.h: 6281: extern volatile SLRCONCbits_t SLRCONCbits @ 0x30E;
[; ;pic16f1709.h: 6326: extern volatile unsigned char INLVLA @ 0x38C;
"6328
[; ;pic16f1709.h: 6328: asm("INLVLA equ 038Ch");
[; <" INLVLA equ 038Ch ;# ">
[; ;pic16f1709.h: 6331: typedef union {
[; ;pic16f1709.h: 6332: struct {
[; ;pic16f1709.h: 6333: unsigned INLVLA0 :1;
[; ;pic16f1709.h: 6334: unsigned INLVLA1 :1;
[; ;pic16f1709.h: 6335: unsigned INLVLA2 :1;
[; ;pic16f1709.h: 6336: unsigned INLVLA3 :1;
[; ;pic16f1709.h: 6337: unsigned INLVLA4 :1;
[; ;pic16f1709.h: 6338: unsigned INLVLA5 :1;
[; ;pic16f1709.h: 6339: };
[; ;pic16f1709.h: 6340: } INLVLAbits_t;
[; ;pic16f1709.h: 6341: extern volatile INLVLAbits_t INLVLAbits @ 0x38C;
[; ;pic16f1709.h: 6376: extern volatile unsigned char INLVLB @ 0x38D;
"6378
[; ;pic16f1709.h: 6378: asm("INLVLB equ 038Dh");
[; <" INLVLB equ 038Dh ;# ">
[; ;pic16f1709.h: 6381: typedef union {
[; ;pic16f1709.h: 6382: struct {
[; ;pic16f1709.h: 6383: unsigned :4;
[; ;pic16f1709.h: 6384: unsigned INLVLB4 :1;
[; ;pic16f1709.h: 6385: unsigned INLVLB5 :1;
[; ;pic16f1709.h: 6386: unsigned INLVLB6 :1;
[; ;pic16f1709.h: 6387: unsigned INLVLB7 :1;
[; ;pic16f1709.h: 6388: };
[; ;pic16f1709.h: 6389: } INLVLBbits_t;
[; ;pic16f1709.h: 6390: extern volatile INLVLBbits_t INLVLBbits @ 0x38D;
[; ;pic16f1709.h: 6415: extern volatile unsigned char INLVLC @ 0x38E;
"6417
[; ;pic16f1709.h: 6417: asm("INLVLC equ 038Eh");
[; <" INLVLC equ 038Eh ;# ">
[; ;pic16f1709.h: 6420: typedef union {
[; ;pic16f1709.h: 6421: struct {
[; ;pic16f1709.h: 6422: unsigned INLVLC0 :1;
[; ;pic16f1709.h: 6423: unsigned INLVLC1 :1;
[; ;pic16f1709.h: 6424: unsigned INLVLC2 :1;
[; ;pic16f1709.h: 6425: unsigned INLVLC3 :1;
[; ;pic16f1709.h: 6426: unsigned INLVLC4 :1;
[; ;pic16f1709.h: 6427: unsigned INLVLC5 :1;
[; ;pic16f1709.h: 6428: unsigned INLVLC6 :1;
[; ;pic16f1709.h: 6429: unsigned INLVLC7 :1;
[; ;pic16f1709.h: 6430: };
[; ;pic16f1709.h: 6431: } INLVLCbits_t;
[; ;pic16f1709.h: 6432: extern volatile INLVLCbits_t INLVLCbits @ 0x38E;
[; ;pic16f1709.h: 6477: extern volatile unsigned char IOCAP @ 0x391;
"6479
[; ;pic16f1709.h: 6479: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16f1709.h: 6482: typedef union {
[; ;pic16f1709.h: 6483: struct {
[; ;pic16f1709.h: 6484: unsigned IOCAP0 :1;
[; ;pic16f1709.h: 6485: unsigned IOCAP1 :1;
[; ;pic16f1709.h: 6486: unsigned IOCAP2 :1;
[; ;pic16f1709.h: 6487: unsigned IOCAP3 :1;
[; ;pic16f1709.h: 6488: unsigned IOCAP4 :1;
[; ;pic16f1709.h: 6489: unsigned IOCAP5 :1;
[; ;pic16f1709.h: 6490: };
[; ;pic16f1709.h: 6491: } IOCAPbits_t;
[; ;pic16f1709.h: 6492: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16f1709.h: 6527: extern volatile unsigned char IOCAN @ 0x392;
"6529
[; ;pic16f1709.h: 6529: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16f1709.h: 6532: typedef union {
[; ;pic16f1709.h: 6533: struct {
[; ;pic16f1709.h: 6534: unsigned IOCAN0 :1;
[; ;pic16f1709.h: 6535: unsigned IOCAN1 :1;
[; ;pic16f1709.h: 6536: unsigned IOCAN2 :1;
[; ;pic16f1709.h: 6537: unsigned IOCAN3 :1;
[; ;pic16f1709.h: 6538: unsigned IOCAN4 :1;
[; ;pic16f1709.h: 6539: unsigned IOCAN5 :1;
[; ;pic16f1709.h: 6540: };
[; ;pic16f1709.h: 6541: } IOCANbits_t;
[; ;pic16f1709.h: 6542: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16f1709.h: 6577: extern volatile unsigned char IOCAF @ 0x393;
"6579
[; ;pic16f1709.h: 6579: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16f1709.h: 6582: typedef union {
[; ;pic16f1709.h: 6583: struct {
[; ;pic16f1709.h: 6584: unsigned IOCAF0 :1;
[; ;pic16f1709.h: 6585: unsigned IOCAF1 :1;
[; ;pic16f1709.h: 6586: unsigned IOCAF2 :1;
[; ;pic16f1709.h: 6587: unsigned IOCAF3 :1;
[; ;pic16f1709.h: 6588: unsigned IOCAF4 :1;
[; ;pic16f1709.h: 6589: unsigned IOCAF5 :1;
[; ;pic16f1709.h: 6590: };
[; ;pic16f1709.h: 6591: } IOCAFbits_t;
[; ;pic16f1709.h: 6592: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16f1709.h: 6627: extern volatile unsigned char IOCBP @ 0x394;
"6629
[; ;pic16f1709.h: 6629: asm("IOCBP equ 0394h");
[; <" IOCBP equ 0394h ;# ">
[; ;pic16f1709.h: 6632: typedef union {
[; ;pic16f1709.h: 6633: struct {
[; ;pic16f1709.h: 6634: unsigned :4;
[; ;pic16f1709.h: 6635: unsigned IOCBP4 :1;
[; ;pic16f1709.h: 6636: unsigned IOCBP5 :1;
[; ;pic16f1709.h: 6637: unsigned IOCBP6 :1;
[; ;pic16f1709.h: 6638: unsigned IOCBP7 :1;
[; ;pic16f1709.h: 6639: };
[; ;pic16f1709.h: 6640: } IOCBPbits_t;
[; ;pic16f1709.h: 6641: extern volatile IOCBPbits_t IOCBPbits @ 0x394;
[; ;pic16f1709.h: 6666: extern volatile unsigned char IOCBN @ 0x395;
"6668
[; ;pic16f1709.h: 6668: asm("IOCBN equ 0395h");
[; <" IOCBN equ 0395h ;# ">
[; ;pic16f1709.h: 6671: typedef union {
[; ;pic16f1709.h: 6672: struct {
[; ;pic16f1709.h: 6673: unsigned :4;
[; ;pic16f1709.h: 6674: unsigned IOCBN4 :1;
[; ;pic16f1709.h: 6675: unsigned IOCBN5 :1;
[; ;pic16f1709.h: 6676: unsigned IOCBN6 :1;
[; ;pic16f1709.h: 6677: unsigned IOCBN7 :1;
[; ;pic16f1709.h: 6678: };
[; ;pic16f1709.h: 6679: } IOCBNbits_t;
[; ;pic16f1709.h: 6680: extern volatile IOCBNbits_t IOCBNbits @ 0x395;
[; ;pic16f1709.h: 6705: extern volatile unsigned char IOCBF @ 0x396;
"6707
[; ;pic16f1709.h: 6707: asm("IOCBF equ 0396h");
[; <" IOCBF equ 0396h ;# ">
[; ;pic16f1709.h: 6710: typedef union {
[; ;pic16f1709.h: 6711: struct {
[; ;pic16f1709.h: 6712: unsigned :4;
[; ;pic16f1709.h: 6713: unsigned IOCBF4 :1;
[; ;pic16f1709.h: 6714: unsigned IOCBF5 :1;
[; ;pic16f1709.h: 6715: unsigned IOCBF6 :1;
[; ;pic16f1709.h: 6716: unsigned IOCBF7 :1;
[; ;pic16f1709.h: 6717: };
[; ;pic16f1709.h: 6718: } IOCBFbits_t;
[; ;pic16f1709.h: 6719: extern volatile IOCBFbits_t IOCBFbits @ 0x396;
[; ;pic16f1709.h: 6744: extern volatile unsigned char IOCCP @ 0x397;
"6746
[; ;pic16f1709.h: 6746: asm("IOCCP equ 0397h");
[; <" IOCCP equ 0397h ;# ">
[; ;pic16f1709.h: 6749: typedef union {
[; ;pic16f1709.h: 6750: struct {
[; ;pic16f1709.h: 6751: unsigned IOCCP0 :1;
[; ;pic16f1709.h: 6752: unsigned IOCCP1 :1;
[; ;pic16f1709.h: 6753: unsigned IOCCP2 :1;
[; ;pic16f1709.h: 6754: unsigned IOCCP3 :1;
[; ;pic16f1709.h: 6755: unsigned IOCCP4 :1;
[; ;pic16f1709.h: 6756: unsigned IOCCP5 :1;
[; ;pic16f1709.h: 6757: unsigned IOCCP6 :1;
[; ;pic16f1709.h: 6758: unsigned IOCCP7 :1;
[; ;pic16f1709.h: 6759: };
[; ;pic16f1709.h: 6760: } IOCCPbits_t;
[; ;pic16f1709.h: 6761: extern volatile IOCCPbits_t IOCCPbits @ 0x397;
[; ;pic16f1709.h: 6806: extern volatile unsigned char IOCCN @ 0x398;
"6808
[; ;pic16f1709.h: 6808: asm("IOCCN equ 0398h");
[; <" IOCCN equ 0398h ;# ">
[; ;pic16f1709.h: 6811: typedef union {
[; ;pic16f1709.h: 6812: struct {
[; ;pic16f1709.h: 6813: unsigned IOCCN0 :1;
[; ;pic16f1709.h: 6814: unsigned IOCCN1 :1;
[; ;pic16f1709.h: 6815: unsigned IOCCN2 :1;
[; ;pic16f1709.h: 6816: unsigned IOCCN3 :1;
[; ;pic16f1709.h: 6817: unsigned IOCCN4 :1;
[; ;pic16f1709.h: 6818: unsigned IOCCN5 :1;
[; ;pic16f1709.h: 6819: unsigned IOCCN6 :1;
[; ;pic16f1709.h: 6820: unsigned IOCCN7 :1;
[; ;pic16f1709.h: 6821: };
[; ;pic16f1709.h: 6822: } IOCCNbits_t;
[; ;pic16f1709.h: 6823: extern volatile IOCCNbits_t IOCCNbits @ 0x398;
[; ;pic16f1709.h: 6868: extern volatile unsigned char IOCCF @ 0x399;
"6870
[; ;pic16f1709.h: 6870: asm("IOCCF equ 0399h");
[; <" IOCCF equ 0399h ;# ">
[; ;pic16f1709.h: 6873: typedef union {
[; ;pic16f1709.h: 6874: struct {
[; ;pic16f1709.h: 6875: unsigned IOCCF0 :1;
[; ;pic16f1709.h: 6876: unsigned IOCCF1 :1;
[; ;pic16f1709.h: 6877: unsigned IOCCF2 :1;
[; ;pic16f1709.h: 6878: unsigned IOCCF3 :1;
[; ;pic16f1709.h: 6879: unsigned IOCCF4 :1;
[; ;pic16f1709.h: 6880: unsigned IOCCF5 :1;
[; ;pic16f1709.h: 6881: unsigned IOCCF6 :1;
[; ;pic16f1709.h: 6882: unsigned IOCCF7 :1;
[; ;pic16f1709.h: 6883: };
[; ;pic16f1709.h: 6884: } IOCCFbits_t;
[; ;pic16f1709.h: 6885: extern volatile IOCCFbits_t IOCCFbits @ 0x399;
[; ;pic16f1709.h: 6930: extern volatile unsigned char TMR4 @ 0x415;
"6932
[; ;pic16f1709.h: 6932: asm("TMR4 equ 0415h");
[; <" TMR4 equ 0415h ;# ">
[; ;pic16f1709.h: 6935: typedef union {
[; ;pic16f1709.h: 6936: struct {
[; ;pic16f1709.h: 6937: unsigned TMR4 :8;
[; ;pic16f1709.h: 6938: };
[; ;pic16f1709.h: 6939: } TMR4bits_t;
[; ;pic16f1709.h: 6940: extern volatile TMR4bits_t TMR4bits @ 0x415;
[; ;pic16f1709.h: 6950: extern volatile unsigned char PR4 @ 0x416;
"6952
[; ;pic16f1709.h: 6952: asm("PR4 equ 0416h");
[; <" PR4 equ 0416h ;# ">
[; ;pic16f1709.h: 6955: typedef union {
[; ;pic16f1709.h: 6956: struct {
[; ;pic16f1709.h: 6957: unsigned PR4 :8;
[; ;pic16f1709.h: 6958: };
[; ;pic16f1709.h: 6959: } PR4bits_t;
[; ;pic16f1709.h: 6960: extern volatile PR4bits_t PR4bits @ 0x416;
[; ;pic16f1709.h: 6970: extern volatile unsigned char T4CON @ 0x417;
"6972
[; ;pic16f1709.h: 6972: asm("T4CON equ 0417h");
[; <" T4CON equ 0417h ;# ">
[; ;pic16f1709.h: 6975: typedef union {
[; ;pic16f1709.h: 6976: struct {
[; ;pic16f1709.h: 6977: unsigned T4CKPS :2;
[; ;pic16f1709.h: 6978: unsigned TMR4ON :1;
[; ;pic16f1709.h: 6979: unsigned T4OUTPS :4;
[; ;pic16f1709.h: 6980: };
[; ;pic16f1709.h: 6981: struct {
[; ;pic16f1709.h: 6982: unsigned T4CKPS0 :1;
[; ;pic16f1709.h: 6983: unsigned T4CKPS1 :1;
[; ;pic16f1709.h: 6984: unsigned :1;
[; ;pic16f1709.h: 6985: unsigned T4OUTPS0 :1;
[; ;pic16f1709.h: 6986: unsigned T4OUTPS1 :1;
[; ;pic16f1709.h: 6987: unsigned T4OUTPS2 :1;
[; ;pic16f1709.h: 6988: unsigned T4OUTPS3 :1;
[; ;pic16f1709.h: 6989: };
[; ;pic16f1709.h: 6990: } T4CONbits_t;
[; ;pic16f1709.h: 6991: extern volatile T4CONbits_t T4CONbits @ 0x417;
[; ;pic16f1709.h: 7041: extern volatile unsigned char TMR6 @ 0x41C;
"7043
[; ;pic16f1709.h: 7043: asm("TMR6 equ 041Ch");
[; <" TMR6 equ 041Ch ;# ">
[; ;pic16f1709.h: 7046: typedef union {
[; ;pic16f1709.h: 7047: struct {
[; ;pic16f1709.h: 7048: unsigned TMR6 :8;
[; ;pic16f1709.h: 7049: };
[; ;pic16f1709.h: 7050: } TMR6bits_t;
[; ;pic16f1709.h: 7051: extern volatile TMR6bits_t TMR6bits @ 0x41C;
[; ;pic16f1709.h: 7061: extern volatile unsigned char PR6 @ 0x41D;
"7063
[; ;pic16f1709.h: 7063: asm("PR6 equ 041Dh");
[; <" PR6 equ 041Dh ;# ">
[; ;pic16f1709.h: 7066: typedef union {
[; ;pic16f1709.h: 7067: struct {
[; ;pic16f1709.h: 7068: unsigned PR6 :8;
[; ;pic16f1709.h: 7069: };
[; ;pic16f1709.h: 7070: } PR6bits_t;
[; ;pic16f1709.h: 7071: extern volatile PR6bits_t PR6bits @ 0x41D;
[; ;pic16f1709.h: 7081: extern volatile unsigned char T6CON @ 0x41E;
"7083
[; ;pic16f1709.h: 7083: asm("T6CON equ 041Eh");
[; <" T6CON equ 041Eh ;# ">
[; ;pic16f1709.h: 7086: typedef union {
[; ;pic16f1709.h: 7087: struct {
[; ;pic16f1709.h: 7088: unsigned T6CKPS :2;
[; ;pic16f1709.h: 7089: unsigned TMR6ON :1;
[; ;pic16f1709.h: 7090: unsigned T6OUTPS :4;
[; ;pic16f1709.h: 7091: };
[; ;pic16f1709.h: 7092: struct {
[; ;pic16f1709.h: 7093: unsigned T6CKPS0 :1;
[; ;pic16f1709.h: 7094: unsigned T6CKPS1 :1;
[; ;pic16f1709.h: 7095: unsigned :1;
[; ;pic16f1709.h: 7096: unsigned T6OUTPS0 :1;
[; ;pic16f1709.h: 7097: unsigned T6OUTPS1 :1;
[; ;pic16f1709.h: 7098: unsigned T6OUTPS2 :1;
[; ;pic16f1709.h: 7099: unsigned T6OUTPS3 :1;
[; ;pic16f1709.h: 7100: };
[; ;pic16f1709.h: 7101: } T6CONbits_t;
[; ;pic16f1709.h: 7102: extern volatile T6CONbits_t T6CONbits @ 0x41E;
[; ;pic16f1709.h: 7152: extern volatile unsigned char OPA1CON @ 0x511;
"7154
[; ;pic16f1709.h: 7154: asm("OPA1CON equ 0511h");
[; <" OPA1CON equ 0511h ;# ">
[; ;pic16f1709.h: 7157: typedef union {
[; ;pic16f1709.h: 7158: struct {
[; ;pic16f1709.h: 7159: unsigned OPA1PCH :2;
[; ;pic16f1709.h: 7160: unsigned :2;
[; ;pic16f1709.h: 7161: unsigned OPA1UG :1;
[; ;pic16f1709.h: 7162: unsigned :1;
[; ;pic16f1709.h: 7163: unsigned OPA1SP :1;
[; ;pic16f1709.h: 7164: unsigned OPA1EN :1;
[; ;pic16f1709.h: 7165: };
[; ;pic16f1709.h: 7166: struct {
[; ;pic16f1709.h: 7167: unsigned OPA1PCH0 :1;
[; ;pic16f1709.h: 7168: unsigned OPA1PCH1 :1;
[; ;pic16f1709.h: 7169: };
[; ;pic16f1709.h: 7170: } OPA1CONbits_t;
[; ;pic16f1709.h: 7171: extern volatile OPA1CONbits_t OPA1CONbits @ 0x511;
[; ;pic16f1709.h: 7206: extern volatile unsigned char OPA2CON @ 0x515;
"7208
[; ;pic16f1709.h: 7208: asm("OPA2CON equ 0515h");
[; <" OPA2CON equ 0515h ;# ">
[; ;pic16f1709.h: 7211: typedef union {
[; ;pic16f1709.h: 7212: struct {
[; ;pic16f1709.h: 7213: unsigned OPA2PCH :2;
[; ;pic16f1709.h: 7214: unsigned :2;
[; ;pic16f1709.h: 7215: unsigned OPA2UG :1;
[; ;pic16f1709.h: 7216: unsigned :1;
[; ;pic16f1709.h: 7217: unsigned OPA2SP :1;
[; ;pic16f1709.h: 7218: unsigned OPA2EN :1;
[; ;pic16f1709.h: 7219: };
[; ;pic16f1709.h: 7220: struct {
[; ;pic16f1709.h: 7221: unsigned OPA2PCH0 :1;
[; ;pic16f1709.h: 7222: unsigned OPA2PCH1 :1;
[; ;pic16f1709.h: 7223: };
[; ;pic16f1709.h: 7224: } OPA2CONbits_t;
[; ;pic16f1709.h: 7225: extern volatile OPA2CONbits_t OPA2CONbits @ 0x515;
[; ;pic16f1709.h: 7260: extern volatile unsigned char PWM3DCL @ 0x617;
"7262
[; ;pic16f1709.h: 7262: asm("PWM3DCL equ 0617h");
[; <" PWM3DCL equ 0617h ;# ">
[; ;pic16f1709.h: 7265: typedef union {
[; ;pic16f1709.h: 7266: struct {
[; ;pic16f1709.h: 7267: unsigned :6;
[; ;pic16f1709.h: 7268: unsigned PWM3DCL :2;
[; ;pic16f1709.h: 7269: };
[; ;pic16f1709.h: 7270: struct {
[; ;pic16f1709.h: 7271: unsigned :6;
[; ;pic16f1709.h: 7272: unsigned PWM3DCL0 :1;
[; ;pic16f1709.h: 7273: unsigned PWM3DCL1 :1;
[; ;pic16f1709.h: 7274: };
[; ;pic16f1709.h: 7275: } PWM3DCLbits_t;
[; ;pic16f1709.h: 7276: extern volatile PWM3DCLbits_t PWM3DCLbits @ 0x617;
[; ;pic16f1709.h: 7296: extern volatile unsigned char PWM3DCH @ 0x618;
"7298
[; ;pic16f1709.h: 7298: asm("PWM3DCH equ 0618h");
[; <" PWM3DCH equ 0618h ;# ">
[; ;pic16f1709.h: 7301: typedef union {
[; ;pic16f1709.h: 7302: struct {
[; ;pic16f1709.h: 7303: unsigned PWM3DCH :8;
[; ;pic16f1709.h: 7304: };
[; ;pic16f1709.h: 7305: struct {
[; ;pic16f1709.h: 7306: unsigned PWM3DCH0 :1;
[; ;pic16f1709.h: 7307: unsigned PWM3DCH1 :1;
[; ;pic16f1709.h: 7308: unsigned PWM3DCH2 :1;
[; ;pic16f1709.h: 7309: unsigned PWM3DCH3 :1;
[; ;pic16f1709.h: 7310: unsigned PWM3DCH4 :1;
[; ;pic16f1709.h: 7311: unsigned PWM3DCH5 :1;
[; ;pic16f1709.h: 7312: unsigned PWM3DCH6 :1;
[; ;pic16f1709.h: 7313: unsigned PWM3DCH7 :1;
[; ;pic16f1709.h: 7314: };
[; ;pic16f1709.h: 7315: } PWM3DCHbits_t;
[; ;pic16f1709.h: 7316: extern volatile PWM3DCHbits_t PWM3DCHbits @ 0x618;
[; ;pic16f1709.h: 7366: extern volatile unsigned char PWM3CON @ 0x619;
"7368
[; ;pic16f1709.h: 7368: asm("PWM3CON equ 0619h");
[; <" PWM3CON equ 0619h ;# ">
[; ;pic16f1709.h: 7371: extern volatile unsigned char PWM3CON0 @ 0x619;
"7373
[; ;pic16f1709.h: 7373: asm("PWM3CON0 equ 0619h");
[; <" PWM3CON0 equ 0619h ;# ">
[; ;pic16f1709.h: 7376: typedef union {
[; ;pic16f1709.h: 7377: struct {
[; ;pic16f1709.h: 7378: unsigned :4;
[; ;pic16f1709.h: 7379: unsigned PWM3POL :1;
[; ;pic16f1709.h: 7380: unsigned PWM3OUT :1;
[; ;pic16f1709.h: 7381: unsigned :1;
[; ;pic16f1709.h: 7382: unsigned PWM3EN :1;
[; ;pic16f1709.h: 7383: };
[; ;pic16f1709.h: 7384: } PWM3CONbits_t;
[; ;pic16f1709.h: 7385: extern volatile PWM3CONbits_t PWM3CONbits @ 0x619;
[; ;pic16f1709.h: 7403: typedef union {
[; ;pic16f1709.h: 7404: struct {
[; ;pic16f1709.h: 7405: unsigned :4;
[; ;pic16f1709.h: 7406: unsigned PWM3POL :1;
[; ;pic16f1709.h: 7407: unsigned PWM3OUT :1;
[; ;pic16f1709.h: 7408: unsigned :1;
[; ;pic16f1709.h: 7409: unsigned PWM3EN :1;
[; ;pic16f1709.h: 7410: };
[; ;pic16f1709.h: 7411: } PWM3CON0bits_t;
[; ;pic16f1709.h: 7412: extern volatile PWM3CON0bits_t PWM3CON0bits @ 0x619;
[; ;pic16f1709.h: 7432: extern volatile unsigned char PWM4DCL @ 0x61A;
"7434
[; ;pic16f1709.h: 7434: asm("PWM4DCL equ 061Ah");
[; <" PWM4DCL equ 061Ah ;# ">
[; ;pic16f1709.h: 7437: typedef union {
[; ;pic16f1709.h: 7438: struct {
[; ;pic16f1709.h: 7439: unsigned :6;
[; ;pic16f1709.h: 7440: unsigned PWM4DCL :2;
[; ;pic16f1709.h: 7441: };
[; ;pic16f1709.h: 7442: struct {
[; ;pic16f1709.h: 7443: unsigned :6;
[; ;pic16f1709.h: 7444: unsigned PWM4DCL0 :1;
[; ;pic16f1709.h: 7445: unsigned PWM4DCL1 :1;
[; ;pic16f1709.h: 7446: };
[; ;pic16f1709.h: 7447: } PWM4DCLbits_t;
[; ;pic16f1709.h: 7448: extern volatile PWM4DCLbits_t PWM4DCLbits @ 0x61A;
[; ;pic16f1709.h: 7468: extern volatile unsigned char PWM4DCH @ 0x61B;
"7470
[; ;pic16f1709.h: 7470: asm("PWM4DCH equ 061Bh");
[; <" PWM4DCH equ 061Bh ;# ">
[; ;pic16f1709.h: 7473: typedef union {
[; ;pic16f1709.h: 7474: struct {
[; ;pic16f1709.h: 7475: unsigned PWM4DCH :8;
[; ;pic16f1709.h: 7476: };
[; ;pic16f1709.h: 7477: struct {
[; ;pic16f1709.h: 7478: unsigned PWM4DCH0 :1;
[; ;pic16f1709.h: 7479: unsigned PWM4DCH1 :1;
[; ;pic16f1709.h: 7480: unsigned PWM4DCH2 :1;
[; ;pic16f1709.h: 7481: unsigned PWM4DCH3 :1;
[; ;pic16f1709.h: 7482: unsigned PWM4DCH4 :1;
[; ;pic16f1709.h: 7483: unsigned PWM4DCH5 :1;
[; ;pic16f1709.h: 7484: unsigned PWM4DCH6 :1;
[; ;pic16f1709.h: 7485: unsigned PWM4DCH7 :1;
[; ;pic16f1709.h: 7486: };
[; ;pic16f1709.h: 7487: } PWM4DCHbits_t;
[; ;pic16f1709.h: 7488: extern volatile PWM4DCHbits_t PWM4DCHbits @ 0x61B;
[; ;pic16f1709.h: 7538: extern volatile unsigned char PWM4CON @ 0x61C;
"7540
[; ;pic16f1709.h: 7540: asm("PWM4CON equ 061Ch");
[; <" PWM4CON equ 061Ch ;# ">
[; ;pic16f1709.h: 7543: extern volatile unsigned char PWM4CON0 @ 0x61C;
"7545
[; ;pic16f1709.h: 7545: asm("PWM4CON0 equ 061Ch");
[; <" PWM4CON0 equ 061Ch ;# ">
[; ;pic16f1709.h: 7548: typedef union {
[; ;pic16f1709.h: 7549: struct {
[; ;pic16f1709.h: 7550: unsigned :4;
[; ;pic16f1709.h: 7551: unsigned PWM4POL :1;
[; ;pic16f1709.h: 7552: unsigned PWM4OUT :1;
[; ;pic16f1709.h: 7553: unsigned :1;
[; ;pic16f1709.h: 7554: unsigned PWM4EN :1;
[; ;pic16f1709.h: 7555: };
[; ;pic16f1709.h: 7556: } PWM4CONbits_t;
[; ;pic16f1709.h: 7557: extern volatile PWM4CONbits_t PWM4CONbits @ 0x61C;
[; ;pic16f1709.h: 7575: typedef union {
[; ;pic16f1709.h: 7576: struct {
[; ;pic16f1709.h: 7577: unsigned :4;
[; ;pic16f1709.h: 7578: unsigned PWM4POL :1;
[; ;pic16f1709.h: 7579: unsigned PWM4OUT :1;
[; ;pic16f1709.h: 7580: unsigned :1;
[; ;pic16f1709.h: 7581: unsigned PWM4EN :1;
[; ;pic16f1709.h: 7582: };
[; ;pic16f1709.h: 7583: } PWM4CON0bits_t;
[; ;pic16f1709.h: 7584: extern volatile PWM4CON0bits_t PWM4CON0bits @ 0x61C;
[; ;pic16f1709.h: 7604: extern volatile unsigned char COG1PHR @ 0x691;
"7606
[; ;pic16f1709.h: 7606: asm("COG1PHR equ 0691h");
[; <" COG1PHR equ 0691h ;# ">
[; ;pic16f1709.h: 7609: typedef union {
[; ;pic16f1709.h: 7610: struct {
[; ;pic16f1709.h: 7611: unsigned G1PHR :6;
[; ;pic16f1709.h: 7612: };
[; ;pic16f1709.h: 7613: struct {
[; ;pic16f1709.h: 7614: unsigned G1PHR0 :1;
[; ;pic16f1709.h: 7615: unsigned G1PHR1 :1;
[; ;pic16f1709.h: 7616: unsigned G1PHR2 :1;
[; ;pic16f1709.h: 7617: unsigned G1PHR3 :1;
[; ;pic16f1709.h: 7618: unsigned G1PHR4 :1;
[; ;pic16f1709.h: 7619: unsigned G1PHR5 :1;
[; ;pic16f1709.h: 7620: };
[; ;pic16f1709.h: 7621: } COG1PHRbits_t;
[; ;pic16f1709.h: 7622: extern volatile COG1PHRbits_t COG1PHRbits @ 0x691;
[; ;pic16f1709.h: 7662: extern volatile unsigned char COG1PHF @ 0x692;
"7664
[; ;pic16f1709.h: 7664: asm("COG1PHF equ 0692h");
[; <" COG1PHF equ 0692h ;# ">
[; ;pic16f1709.h: 7667: typedef union {
[; ;pic16f1709.h: 7668: struct {
[; ;pic16f1709.h: 7669: unsigned G1PHF :6;
[; ;pic16f1709.h: 7670: };
[; ;pic16f1709.h: 7671: struct {
[; ;pic16f1709.h: 7672: unsigned G1PHF0 :1;
[; ;pic16f1709.h: 7673: unsigned G1PHF1 :1;
[; ;pic16f1709.h: 7674: unsigned G1PHF2 :1;
[; ;pic16f1709.h: 7675: unsigned G1PHF3 :1;
[; ;pic16f1709.h: 7676: unsigned G1PHF4 :1;
[; ;pic16f1709.h: 7677: unsigned G1PHF5 :1;
[; ;pic16f1709.h: 7678: };
[; ;pic16f1709.h: 7679: } COG1PHFbits_t;
[; ;pic16f1709.h: 7680: extern volatile COG1PHFbits_t COG1PHFbits @ 0x692;
[; ;pic16f1709.h: 7720: extern volatile unsigned char COG1BLKR @ 0x693;
"7722
[; ;pic16f1709.h: 7722: asm("COG1BLKR equ 0693h");
[; <" COG1BLKR equ 0693h ;# ">
[; ;pic16f1709.h: 7725: typedef union {
[; ;pic16f1709.h: 7726: struct {
[; ;pic16f1709.h: 7727: unsigned G1BLKR :6;
[; ;pic16f1709.h: 7728: };
[; ;pic16f1709.h: 7729: struct {
[; ;pic16f1709.h: 7730: unsigned G1BLKR0 :1;
[; ;pic16f1709.h: 7731: unsigned G1BLKR1 :1;
[; ;pic16f1709.h: 7732: unsigned G1BLKR2 :1;
[; ;pic16f1709.h: 7733: unsigned G1BLKR3 :1;
[; ;pic16f1709.h: 7734: unsigned G1BLKR4 :1;
[; ;pic16f1709.h: 7735: unsigned G1BLKR5 :1;
[; ;pic16f1709.h: 7736: };
[; ;pic16f1709.h: 7737: } COG1BLKRbits_t;
[; ;pic16f1709.h: 7738: extern volatile COG1BLKRbits_t COG1BLKRbits @ 0x693;
[; ;pic16f1709.h: 7778: extern volatile unsigned char COG1BLKF @ 0x694;
"7780
[; ;pic16f1709.h: 7780: asm("COG1BLKF equ 0694h");
[; <" COG1BLKF equ 0694h ;# ">
[; ;pic16f1709.h: 7783: typedef union {
[; ;pic16f1709.h: 7784: struct {
[; ;pic16f1709.h: 7785: unsigned G1BLKF :6;
[; ;pic16f1709.h: 7786: };
[; ;pic16f1709.h: 7787: struct {
[; ;pic16f1709.h: 7788: unsigned G1BLKF0 :1;
[; ;pic16f1709.h: 7789: unsigned G1BLKF1 :1;
[; ;pic16f1709.h: 7790: unsigned G1BLKF2 :1;
[; ;pic16f1709.h: 7791: unsigned G1BLKF3 :1;
[; ;pic16f1709.h: 7792: unsigned G1BLKF4 :1;
[; ;pic16f1709.h: 7793: unsigned G1BLKF5 :1;
[; ;pic16f1709.h: 7794: };
[; ;pic16f1709.h: 7795: } COG1BLKFbits_t;
[; ;pic16f1709.h: 7796: extern volatile COG1BLKFbits_t COG1BLKFbits @ 0x694;
[; ;pic16f1709.h: 7836: extern volatile unsigned char COG1DBR @ 0x695;
"7838
[; ;pic16f1709.h: 7838: asm("COG1DBR equ 0695h");
[; <" COG1DBR equ 0695h ;# ">
[; ;pic16f1709.h: 7841: typedef union {
[; ;pic16f1709.h: 7842: struct {
[; ;pic16f1709.h: 7843: unsigned G1DBR :6;
[; ;pic16f1709.h: 7844: };
[; ;pic16f1709.h: 7845: struct {
[; ;pic16f1709.h: 7846: unsigned G1DBR0 :1;
[; ;pic16f1709.h: 7847: unsigned G1DBR1 :1;
[; ;pic16f1709.h: 7848: unsigned G1DBR2 :1;
[; ;pic16f1709.h: 7849: unsigned G1DBR3 :1;
[; ;pic16f1709.h: 7850: unsigned G1DBR4 :1;
[; ;pic16f1709.h: 7851: unsigned G1DBR5 :1;
[; ;pic16f1709.h: 7852: };
[; ;pic16f1709.h: 7853: } COG1DBRbits_t;
[; ;pic16f1709.h: 7854: extern volatile COG1DBRbits_t COG1DBRbits @ 0x695;
[; ;pic16f1709.h: 7894: extern volatile unsigned char COG1DBF @ 0x696;
"7896
[; ;pic16f1709.h: 7896: asm("COG1DBF equ 0696h");
[; <" COG1DBF equ 0696h ;# ">
[; ;pic16f1709.h: 7899: typedef union {
[; ;pic16f1709.h: 7900: struct {
[; ;pic16f1709.h: 7901: unsigned G1DBF :6;
[; ;pic16f1709.h: 7902: };
[; ;pic16f1709.h: 7903: struct {
[; ;pic16f1709.h: 7904: unsigned G1DBF0 :1;
[; ;pic16f1709.h: 7905: unsigned G1DBF1 :1;
[; ;pic16f1709.h: 7906: unsigned G1DBF2 :1;
[; ;pic16f1709.h: 7907: unsigned G1DBF3 :1;
[; ;pic16f1709.h: 7908: unsigned G1DBF4 :1;
[; ;pic16f1709.h: 7909: unsigned G1DBF5 :1;
[; ;pic16f1709.h: 7910: };
[; ;pic16f1709.h: 7911: } COG1DBFbits_t;
[; ;pic16f1709.h: 7912: extern volatile COG1DBFbits_t COG1DBFbits @ 0x696;
[; ;pic16f1709.h: 7952: extern volatile unsigned char COG1CON0 @ 0x697;
"7954
[; ;pic16f1709.h: 7954: asm("COG1CON0 equ 0697h");
[; <" COG1CON0 equ 0697h ;# ">
[; ;pic16f1709.h: 7957: typedef union {
[; ;pic16f1709.h: 7958: struct {
[; ;pic16f1709.h: 7959: unsigned G1MD :3;
[; ;pic16f1709.h: 7960: unsigned G1CS :2;
[; ;pic16f1709.h: 7961: unsigned :1;
[; ;pic16f1709.h: 7962: unsigned G1LD :1;
[; ;pic16f1709.h: 7963: unsigned G1EN :1;
[; ;pic16f1709.h: 7964: };
[; ;pic16f1709.h: 7965: struct {
[; ;pic16f1709.h: 7966: unsigned G1MD0 :1;
[; ;pic16f1709.h: 7967: unsigned G1MD1 :1;
[; ;pic16f1709.h: 7968: unsigned G1MD2 :1;
[; ;pic16f1709.h: 7969: unsigned G1CS0 :1;
[; ;pic16f1709.h: 7970: unsigned G1CS1 :1;
[; ;pic16f1709.h: 7971: };
[; ;pic16f1709.h: 7972: } COG1CON0bits_t;
[; ;pic16f1709.h: 7973: extern volatile COG1CON0bits_t COG1CON0bits @ 0x697;
[; ;pic16f1709.h: 8023: extern volatile unsigned char COG1CON1 @ 0x698;
"8025
[; ;pic16f1709.h: 8025: asm("COG1CON1 equ 0698h");
[; <" COG1CON1 equ 0698h ;# ">
[; ;pic16f1709.h: 8028: typedef union {
[; ;pic16f1709.h: 8029: struct {
[; ;pic16f1709.h: 8030: unsigned G1POLA :1;
[; ;pic16f1709.h: 8031: unsigned G1POLB :1;
[; ;pic16f1709.h: 8032: unsigned G1POLC :1;
[; ;pic16f1709.h: 8033: unsigned G1POLD :1;
[; ;pic16f1709.h: 8034: unsigned :2;
[; ;pic16f1709.h: 8035: unsigned G1FDBS :1;
[; ;pic16f1709.h: 8036: unsigned G1RDBS :1;
[; ;pic16f1709.h: 8037: };
[; ;pic16f1709.h: 8038: } COG1CON1bits_t;
[; ;pic16f1709.h: 8039: extern volatile COG1CON1bits_t COG1CON1bits @ 0x698;
[; ;pic16f1709.h: 8074: extern volatile unsigned char COG1RIS @ 0x699;
"8076
[; ;pic16f1709.h: 8076: asm("COG1RIS equ 0699h");
[; <" COG1RIS equ 0699h ;# ">
[; ;pic16f1709.h: 8079: typedef union {
[; ;pic16f1709.h: 8080: struct {
[; ;pic16f1709.h: 8081: unsigned G1RIS0 :1;
[; ;pic16f1709.h: 8082: unsigned G1RIS1 :1;
[; ;pic16f1709.h: 8083: unsigned G1RIS2 :1;
[; ;pic16f1709.h: 8084: unsigned G1RIS3 :1;
[; ;pic16f1709.h: 8085: unsigned G1RIS4 :1;
[; ;pic16f1709.h: 8086: unsigned G1RIS5 :1;
[; ;pic16f1709.h: 8087: unsigned G1RIS6 :1;
[; ;pic16f1709.h: 8088: };
[; ;pic16f1709.h: 8089: } COG1RISbits_t;
[; ;pic16f1709.h: 8090: extern volatile COG1RISbits_t COG1RISbits @ 0x699;
[; ;pic16f1709.h: 8130: extern volatile unsigned char COG1RSIM @ 0x69A;
"8132
[; ;pic16f1709.h: 8132: asm("COG1RSIM equ 069Ah");
[; <" COG1RSIM equ 069Ah ;# ">
[; ;pic16f1709.h: 8135: typedef union {
[; ;pic16f1709.h: 8136: struct {
[; ;pic16f1709.h: 8137: unsigned G1RSIM0 :1;
[; ;pic16f1709.h: 8138: unsigned G1RSIM1 :1;
[; ;pic16f1709.h: 8139: unsigned G1RSIM2 :1;
[; ;pic16f1709.h: 8140: unsigned G1RSIM3 :1;
[; ;pic16f1709.h: 8141: unsigned G1RSIM4 :1;
[; ;pic16f1709.h: 8142: unsigned G1RSIM5 :1;
[; ;pic16f1709.h: 8143: unsigned G1RSIM6 :1;
[; ;pic16f1709.h: 8144: };
[; ;pic16f1709.h: 8145: } COG1RSIMbits_t;
[; ;pic16f1709.h: 8146: extern volatile COG1RSIMbits_t COG1RSIMbits @ 0x69A;
[; ;pic16f1709.h: 8186: extern volatile unsigned char COG1FIS @ 0x69B;
"8188
[; ;pic16f1709.h: 8188: asm("COG1FIS equ 069Bh");
[; <" COG1FIS equ 069Bh ;# ">
[; ;pic16f1709.h: 8191: typedef union {
[; ;pic16f1709.h: 8192: struct {
[; ;pic16f1709.h: 8193: unsigned G1FIS0 :1;
[; ;pic16f1709.h: 8194: unsigned G1FIS1 :1;
[; ;pic16f1709.h: 8195: unsigned G1FIS2 :1;
[; ;pic16f1709.h: 8196: unsigned G1FIS3 :1;
[; ;pic16f1709.h: 8197: unsigned G1FIS4 :1;
[; ;pic16f1709.h: 8198: unsigned G1FIS5 :1;
[; ;pic16f1709.h: 8199: unsigned G1FIS6 :1;
[; ;pic16f1709.h: 8200: };
[; ;pic16f1709.h: 8201: } COG1FISbits_t;
[; ;pic16f1709.h: 8202: extern volatile COG1FISbits_t COG1FISbits @ 0x69B;
[; ;pic16f1709.h: 8242: extern volatile unsigned char COG1FSIM @ 0x69C;
"8244
[; ;pic16f1709.h: 8244: asm("COG1FSIM equ 069Ch");
[; <" COG1FSIM equ 069Ch ;# ">
[; ;pic16f1709.h: 8247: typedef union {
[; ;pic16f1709.h: 8248: struct {
[; ;pic16f1709.h: 8249: unsigned G1FSIM0 :1;
[; ;pic16f1709.h: 8250: unsigned G1FSIM1 :1;
[; ;pic16f1709.h: 8251: unsigned G1FSIM2 :1;
[; ;pic16f1709.h: 8252: unsigned G1FSIM3 :1;
[; ;pic16f1709.h: 8253: unsigned G1FSIM4 :1;
[; ;pic16f1709.h: 8254: unsigned G1FSIM5 :1;
[; ;pic16f1709.h: 8255: unsigned G1FSIM6 :1;
[; ;pic16f1709.h: 8256: };
[; ;pic16f1709.h: 8257: } COG1FSIMbits_t;
[; ;pic16f1709.h: 8258: extern volatile COG1FSIMbits_t COG1FSIMbits @ 0x69C;
[; ;pic16f1709.h: 8298: extern volatile unsigned char COG1ASD0 @ 0x69D;
"8300
[; ;pic16f1709.h: 8300: asm("COG1ASD0 equ 069Dh");
[; <" COG1ASD0 equ 069Dh ;# ">
[; ;pic16f1709.h: 8303: typedef union {
[; ;pic16f1709.h: 8304: struct {
[; ;pic16f1709.h: 8305: unsigned :2;
[; ;pic16f1709.h: 8306: unsigned G1ASDAC :2;
[; ;pic16f1709.h: 8307: unsigned G1ASDBD :2;
[; ;pic16f1709.h: 8308: unsigned G1ARSEN :1;
[; ;pic16f1709.h: 8309: unsigned G1ASE :1;
[; ;pic16f1709.h: 8310: };
[; ;pic16f1709.h: 8311: struct {
[; ;pic16f1709.h: 8312: unsigned :2;
[; ;pic16f1709.h: 8313: unsigned G1ASDAC0 :1;
[; ;pic16f1709.h: 8314: unsigned G1ASDAC1 :1;
[; ;pic16f1709.h: 8315: unsigned G1ASDBD0 :1;
[; ;pic16f1709.h: 8316: unsigned G1ASDBD1 :1;
[; ;pic16f1709.h: 8317: };
[; ;pic16f1709.h: 8318: } COG1ASD0bits_t;
[; ;pic16f1709.h: 8319: extern volatile COG1ASD0bits_t COG1ASD0bits @ 0x69D;
[; ;pic16f1709.h: 8364: extern volatile unsigned char COG1ASD1 @ 0x69E;
"8366
[; ;pic16f1709.h: 8366: asm("COG1ASD1 equ 069Eh");
[; <" COG1ASD1 equ 069Eh ;# ">
[; ;pic16f1709.h: 8369: typedef union {
[; ;pic16f1709.h: 8370: struct {
[; ;pic16f1709.h: 8371: unsigned G1AS0E :1;
[; ;pic16f1709.h: 8372: unsigned G1AS1E :1;
[; ;pic16f1709.h: 8373: unsigned G1AS2E :1;
[; ;pic16f1709.h: 8374: unsigned G1AS3E :1;
[; ;pic16f1709.h: 8375: };
[; ;pic16f1709.h: 8376: } COG1ASD1bits_t;
[; ;pic16f1709.h: 8377: extern volatile COG1ASD1bits_t COG1ASD1bits @ 0x69E;
[; ;pic16f1709.h: 8402: extern volatile unsigned char COG1STR @ 0x69F;
"8404
[; ;pic16f1709.h: 8404: asm("COG1STR equ 069Fh");
[; <" COG1STR equ 069Fh ;# ">
[; ;pic16f1709.h: 8407: typedef union {
[; ;pic16f1709.h: 8408: struct {
[; ;pic16f1709.h: 8409: unsigned G1STRA :1;
[; ;pic16f1709.h: 8410: unsigned G1STRB :1;
[; ;pic16f1709.h: 8411: unsigned G1STRC :1;
[; ;pic16f1709.h: 8412: unsigned G1STRD :1;
[; ;pic16f1709.h: 8413: unsigned G1SDATA :1;
[; ;pic16f1709.h: 8414: unsigned G1SDATB :1;
[; ;pic16f1709.h: 8415: unsigned G1SDATC :1;
[; ;pic16f1709.h: 8416: unsigned G1SDATD :1;
[; ;pic16f1709.h: 8417: };
[; ;pic16f1709.h: 8418: } COG1STRbits_t;
[; ;pic16f1709.h: 8419: extern volatile COG1STRbits_t COG1STRbits @ 0x69F;
[; ;pic16f1709.h: 8464: extern volatile unsigned char PPSLOCK @ 0xE0F;
"8466
[; ;pic16f1709.h: 8466: asm("PPSLOCK equ 0E0Fh");
[; <" PPSLOCK equ 0E0Fh ;# ">
[; ;pic16f1709.h: 8469: typedef union {
[; ;pic16f1709.h: 8470: struct {
[; ;pic16f1709.h: 8471: unsigned PPSLOCKED :1;
[; ;pic16f1709.h: 8472: };
[; ;pic16f1709.h: 8473: } PPSLOCKbits_t;
[; ;pic16f1709.h: 8474: extern volatile PPSLOCKbits_t PPSLOCKbits @ 0xE0F;
[; ;pic16f1709.h: 8484: extern volatile unsigned char INTPPS @ 0xE10;
"8486
[; ;pic16f1709.h: 8486: asm("INTPPS equ 0E10h");
[; <" INTPPS equ 0E10h ;# ">
[; ;pic16f1709.h: 8489: typedef union {
[; ;pic16f1709.h: 8490: struct {
[; ;pic16f1709.h: 8491: unsigned INTPPS :5;
[; ;pic16f1709.h: 8492: };
[; ;pic16f1709.h: 8493: } INTPPSbits_t;
[; ;pic16f1709.h: 8494: extern volatile INTPPSbits_t INTPPSbits @ 0xE10;
[; ;pic16f1709.h: 8504: extern volatile unsigned char T0CKIPPS @ 0xE11;
"8506
[; ;pic16f1709.h: 8506: asm("T0CKIPPS equ 0E11h");
[; <" T0CKIPPS equ 0E11h ;# ">
[; ;pic16f1709.h: 8509: typedef union {
[; ;pic16f1709.h: 8510: struct {
[; ;pic16f1709.h: 8511: unsigned T0CKIPPS :5;
[; ;pic16f1709.h: 8512: };
[; ;pic16f1709.h: 8513: } T0CKIPPSbits_t;
[; ;pic16f1709.h: 8514: extern volatile T0CKIPPSbits_t T0CKIPPSbits @ 0xE11;
[; ;pic16f1709.h: 8524: extern volatile unsigned char T1CKIPPS @ 0xE12;
"8526
[; ;pic16f1709.h: 8526: asm("T1CKIPPS equ 0E12h");
[; <" T1CKIPPS equ 0E12h ;# ">
[; ;pic16f1709.h: 8529: typedef union {
[; ;pic16f1709.h: 8530: struct {
[; ;pic16f1709.h: 8531: unsigned T1CKIPPS :5;
[; ;pic16f1709.h: 8532: };
[; ;pic16f1709.h: 8533: } T1CKIPPSbits_t;
[; ;pic16f1709.h: 8534: extern volatile T1CKIPPSbits_t T1CKIPPSbits @ 0xE12;
[; ;pic16f1709.h: 8544: extern volatile unsigned char T1GPPS @ 0xE13;
"8546
[; ;pic16f1709.h: 8546: asm("T1GPPS equ 0E13h");
[; <" T1GPPS equ 0E13h ;# ">
[; ;pic16f1709.h: 8549: typedef union {
[; ;pic16f1709.h: 8550: struct {
[; ;pic16f1709.h: 8551: unsigned T1GPPS :5;
[; ;pic16f1709.h: 8552: };
[; ;pic16f1709.h: 8553: } T1GPPSbits_t;
[; ;pic16f1709.h: 8554: extern volatile T1GPPSbits_t T1GPPSbits @ 0xE13;
[; ;pic16f1709.h: 8564: extern volatile unsigned char CCP1PPS @ 0xE14;
"8566
[; ;pic16f1709.h: 8566: asm("CCP1PPS equ 0E14h");
[; <" CCP1PPS equ 0E14h ;# ">
[; ;pic16f1709.h: 8569: typedef union {
[; ;pic16f1709.h: 8570: struct {
[; ;pic16f1709.h: 8571: unsigned CCP1PPS :5;
[; ;pic16f1709.h: 8572: };
[; ;pic16f1709.h: 8573: } CCP1PPSbits_t;
[; ;pic16f1709.h: 8574: extern volatile CCP1PPSbits_t CCP1PPSbits @ 0xE14;
[; ;pic16f1709.h: 8584: extern volatile unsigned char CCP2PPS @ 0xE15;
"8586
[; ;pic16f1709.h: 8586: asm("CCP2PPS equ 0E15h");
[; <" CCP2PPS equ 0E15h ;# ">
[; ;pic16f1709.h: 8589: typedef union {
[; ;pic16f1709.h: 8590: struct {
[; ;pic16f1709.h: 8591: unsigned CCP2PPS :5;
[; ;pic16f1709.h: 8592: };
[; ;pic16f1709.h: 8593: } CCP2PPSbits_t;
[; ;pic16f1709.h: 8594: extern volatile CCP2PPSbits_t CCP2PPSbits @ 0xE15;
[; ;pic16f1709.h: 8604: extern volatile unsigned char COGINPPS @ 0xE17;
"8606
[; ;pic16f1709.h: 8606: asm("COGINPPS equ 0E17h");
[; <" COGINPPS equ 0E17h ;# ">
[; ;pic16f1709.h: 8609: typedef union {
[; ;pic16f1709.h: 8610: struct {
[; ;pic16f1709.h: 8611: unsigned COGINPPS :5;
[; ;pic16f1709.h: 8612: };
[; ;pic16f1709.h: 8613: } COGINPPSbits_t;
[; ;pic16f1709.h: 8614: extern volatile COGINPPSbits_t COGINPPSbits @ 0xE17;
[; ;pic16f1709.h: 8624: extern volatile unsigned char SSPCLKPPS @ 0xE20;
"8626
[; ;pic16f1709.h: 8626: asm("SSPCLKPPS equ 0E20h");
[; <" SSPCLKPPS equ 0E20h ;# ">
[; ;pic16f1709.h: 8629: typedef union {
[; ;pic16f1709.h: 8630: struct {
[; ;pic16f1709.h: 8631: unsigned SSPCLKPPS :5;
[; ;pic16f1709.h: 8632: };
[; ;pic16f1709.h: 8633: } SSPCLKPPSbits_t;
[; ;pic16f1709.h: 8634: extern volatile SSPCLKPPSbits_t SSPCLKPPSbits @ 0xE20;
[; ;pic16f1709.h: 8644: extern volatile unsigned char SSPDATPPS @ 0xE21;
"8646
[; ;pic16f1709.h: 8646: asm("SSPDATPPS equ 0E21h");
[; <" SSPDATPPS equ 0E21h ;# ">
[; ;pic16f1709.h: 8649: typedef union {
[; ;pic16f1709.h: 8650: struct {
[; ;pic16f1709.h: 8651: unsigned SSPDATPPS :5;
[; ;pic16f1709.h: 8652: };
[; ;pic16f1709.h: 8653: } SSPDATPPSbits_t;
[; ;pic16f1709.h: 8654: extern volatile SSPDATPPSbits_t SSPDATPPSbits @ 0xE21;
[; ;pic16f1709.h: 8664: extern volatile unsigned char SSPSSPPS @ 0xE22;
"8666
[; ;pic16f1709.h: 8666: asm("SSPSSPPS equ 0E22h");
[; <" SSPSSPPS equ 0E22h ;# ">
[; ;pic16f1709.h: 8669: typedef union {
[; ;pic16f1709.h: 8670: struct {
[; ;pic16f1709.h: 8671: unsigned SSPSSPPS :5;
[; ;pic16f1709.h: 8672: };
[; ;pic16f1709.h: 8673: } SSPSSPPSbits_t;
[; ;pic16f1709.h: 8674: extern volatile SSPSSPPSbits_t SSPSSPPSbits @ 0xE22;
[; ;pic16f1709.h: 8684: extern volatile unsigned char RXPPS @ 0xE24;
"8686
[; ;pic16f1709.h: 8686: asm("RXPPS equ 0E24h");
[; <" RXPPS equ 0E24h ;# ">
[; ;pic16f1709.h: 8689: typedef union {
[; ;pic16f1709.h: 8690: struct {
[; ;pic16f1709.h: 8691: unsigned RXPPS :5;
[; ;pic16f1709.h: 8692: };
[; ;pic16f1709.h: 8693: } RXPPSbits_t;
[; ;pic16f1709.h: 8694: extern volatile RXPPSbits_t RXPPSbits @ 0xE24;
[; ;pic16f1709.h: 8704: extern volatile unsigned char CKPPS @ 0xE25;
"8706
[; ;pic16f1709.h: 8706: asm("CKPPS equ 0E25h");
[; <" CKPPS equ 0E25h ;# ">
[; ;pic16f1709.h: 8709: typedef union {
[; ;pic16f1709.h: 8710: struct {
[; ;pic16f1709.h: 8711: unsigned CKPPS :5;
[; ;pic16f1709.h: 8712: };
[; ;pic16f1709.h: 8713: } CKPPSbits_t;
[; ;pic16f1709.h: 8714: extern volatile CKPPSbits_t CKPPSbits @ 0xE25;
[; ;pic16f1709.h: 8724: extern volatile unsigned char CLCIN0PPS @ 0xE28;
"8726
[; ;pic16f1709.h: 8726: asm("CLCIN0PPS equ 0E28h");
[; <" CLCIN0PPS equ 0E28h ;# ">
[; ;pic16f1709.h: 8729: typedef union {
[; ;pic16f1709.h: 8730: struct {
[; ;pic16f1709.h: 8731: unsigned CLCIN0PPS :5;
[; ;pic16f1709.h: 8732: };
[; ;pic16f1709.h: 8733: } CLCIN0PPSbits_t;
[; ;pic16f1709.h: 8734: extern volatile CLCIN0PPSbits_t CLCIN0PPSbits @ 0xE28;
[; ;pic16f1709.h: 8744: extern volatile unsigned char CLCIN1PPS @ 0xE29;
"8746
[; ;pic16f1709.h: 8746: asm("CLCIN1PPS equ 0E29h");
[; <" CLCIN1PPS equ 0E29h ;# ">
[; ;pic16f1709.h: 8749: typedef union {
[; ;pic16f1709.h: 8750: struct {
[; ;pic16f1709.h: 8751: unsigned CLCIN1PPS :5;
[; ;pic16f1709.h: 8752: };
[; ;pic16f1709.h: 8753: } CLCIN1PPSbits_t;
[; ;pic16f1709.h: 8754: extern volatile CLCIN1PPSbits_t CLCIN1PPSbits @ 0xE29;
[; ;pic16f1709.h: 8764: extern volatile unsigned char CLCIN2PPS @ 0xE2A;
"8766
[; ;pic16f1709.h: 8766: asm("CLCIN2PPS equ 0E2Ah");
[; <" CLCIN2PPS equ 0E2Ah ;# ">
[; ;pic16f1709.h: 8769: typedef union {
[; ;pic16f1709.h: 8770: struct {
[; ;pic16f1709.h: 8771: unsigned CLCIN2PPS :5;
[; ;pic16f1709.h: 8772: };
[; ;pic16f1709.h: 8773: } CLCIN2PPSbits_t;
[; ;pic16f1709.h: 8774: extern volatile CLCIN2PPSbits_t CLCIN2PPSbits @ 0xE2A;
[; ;pic16f1709.h: 8784: extern volatile unsigned char CLCIN3PPS @ 0xE2B;
"8786
[; ;pic16f1709.h: 8786: asm("CLCIN3PPS equ 0E2Bh");
[; <" CLCIN3PPS equ 0E2Bh ;# ">
[; ;pic16f1709.h: 8789: typedef union {
[; ;pic16f1709.h: 8790: struct {
[; ;pic16f1709.h: 8791: unsigned CLCIN3PPS :5;
[; ;pic16f1709.h: 8792: };
[; ;pic16f1709.h: 8793: } CLCIN3PPSbits_t;
[; ;pic16f1709.h: 8794: extern volatile CLCIN3PPSbits_t CLCIN3PPSbits @ 0xE2B;
[; ;pic16f1709.h: 8804: extern volatile unsigned char RA0PPS @ 0xE90;
"8806
[; ;pic16f1709.h: 8806: asm("RA0PPS equ 0E90h");
[; <" RA0PPS equ 0E90h ;# ">
[; ;pic16f1709.h: 8809: typedef union {
[; ;pic16f1709.h: 8810: struct {
[; ;pic16f1709.h: 8811: unsigned RA0PPS :5;
[; ;pic16f1709.h: 8812: };
[; ;pic16f1709.h: 8813: } RA0PPSbits_t;
[; ;pic16f1709.h: 8814: extern volatile RA0PPSbits_t RA0PPSbits @ 0xE90;
[; ;pic16f1709.h: 8824: extern volatile unsigned char RA1PPS @ 0xE91;
"8826
[; ;pic16f1709.h: 8826: asm("RA1PPS equ 0E91h");
[; <" RA1PPS equ 0E91h ;# ">
[; ;pic16f1709.h: 8829: typedef union {
[; ;pic16f1709.h: 8830: struct {
[; ;pic16f1709.h: 8831: unsigned RA1PPS :5;
[; ;pic16f1709.h: 8832: };
[; ;pic16f1709.h: 8833: } RA1PPSbits_t;
[; ;pic16f1709.h: 8834: extern volatile RA1PPSbits_t RA1PPSbits @ 0xE91;
[; ;pic16f1709.h: 8844: extern volatile unsigned char RA2PPS @ 0xE92;
"8846
[; ;pic16f1709.h: 8846: asm("RA2PPS equ 0E92h");
[; <" RA2PPS equ 0E92h ;# ">
[; ;pic16f1709.h: 8849: typedef union {
[; ;pic16f1709.h: 8850: struct {
[; ;pic16f1709.h: 8851: unsigned RA2PPS :5;
[; ;pic16f1709.h: 8852: };
[; ;pic16f1709.h: 8853: } RA2PPSbits_t;
[; ;pic16f1709.h: 8854: extern volatile RA2PPSbits_t RA2PPSbits @ 0xE92;
[; ;pic16f1709.h: 8864: extern volatile unsigned char RA4PPS @ 0xE94;
"8866
[; ;pic16f1709.h: 8866: asm("RA4PPS equ 0E94h");
[; <" RA4PPS equ 0E94h ;# ">
[; ;pic16f1709.h: 8869: typedef union {
[; ;pic16f1709.h: 8870: struct {
[; ;pic16f1709.h: 8871: unsigned RA4PPS :5;
[; ;pic16f1709.h: 8872: };
[; ;pic16f1709.h: 8873: } RA4PPSbits_t;
[; ;pic16f1709.h: 8874: extern volatile RA4PPSbits_t RA4PPSbits @ 0xE94;
[; ;pic16f1709.h: 8884: extern volatile unsigned char RA5PPS @ 0xE95;
"8886
[; ;pic16f1709.h: 8886: asm("RA5PPS equ 0E95h");
[; <" RA5PPS equ 0E95h ;# ">
[; ;pic16f1709.h: 8889: typedef union {
[; ;pic16f1709.h: 8890: struct {
[; ;pic16f1709.h: 8891: unsigned RA5PPS :5;
[; ;pic16f1709.h: 8892: };
[; ;pic16f1709.h: 8893: } RA5PPSbits_t;
[; ;pic16f1709.h: 8894: extern volatile RA5PPSbits_t RA5PPSbits @ 0xE95;
[; ;pic16f1709.h: 8904: extern volatile unsigned char RB4PPS @ 0xE9C;
"8906
[; ;pic16f1709.h: 8906: asm("RB4PPS equ 0E9Ch");
[; <" RB4PPS equ 0E9Ch ;# ">
[; ;pic16f1709.h: 8909: typedef union {
[; ;pic16f1709.h: 8910: struct {
[; ;pic16f1709.h: 8911: unsigned RB4PPS :5;
[; ;pic16f1709.h: 8912: };
[; ;pic16f1709.h: 8913: } RB4PPSbits_t;
[; ;pic16f1709.h: 8914: extern volatile RB4PPSbits_t RB4PPSbits @ 0xE9C;
[; ;pic16f1709.h: 8924: extern volatile unsigned char RB5PPS @ 0xE9D;
"8926
[; ;pic16f1709.h: 8926: asm("RB5PPS equ 0E9Dh");
[; <" RB5PPS equ 0E9Dh ;# ">
[; ;pic16f1709.h: 8929: typedef union {
[; ;pic16f1709.h: 8930: struct {
[; ;pic16f1709.h: 8931: unsigned RB5PPS :5;
[; ;pic16f1709.h: 8932: };
[; ;pic16f1709.h: 8933: } RB5PPSbits_t;
[; ;pic16f1709.h: 8934: extern volatile RB5PPSbits_t RB5PPSbits @ 0xE9D;
[; ;pic16f1709.h: 8944: extern volatile unsigned char RB6PPS @ 0xE9E;
"8946
[; ;pic16f1709.h: 8946: asm("RB6PPS equ 0E9Eh");
[; <" RB6PPS equ 0E9Eh ;# ">
[; ;pic16f1709.h: 8949: typedef union {
[; ;pic16f1709.h: 8950: struct {
[; ;pic16f1709.h: 8951: unsigned RB6PPS :5;
[; ;pic16f1709.h: 8952: };
[; ;pic16f1709.h: 8953: } RB6PPSbits_t;
[; ;pic16f1709.h: 8954: extern volatile RB6PPSbits_t RB6PPSbits @ 0xE9E;
[; ;pic16f1709.h: 8964: extern volatile unsigned char RB7PPS @ 0xE9F;
"8966
[; ;pic16f1709.h: 8966: asm("RB7PPS equ 0E9Fh");
[; <" RB7PPS equ 0E9Fh ;# ">
[; ;pic16f1709.h: 8969: typedef union {
[; ;pic16f1709.h: 8970: struct {
[; ;pic16f1709.h: 8971: unsigned RB7PPS :5;
[; ;pic16f1709.h: 8972: };
[; ;pic16f1709.h: 8973: } RB7PPSbits_t;
[; ;pic16f1709.h: 8974: extern volatile RB7PPSbits_t RB7PPSbits @ 0xE9F;
[; ;pic16f1709.h: 8984: extern volatile unsigned char RC0PPS @ 0xEA0;
"8986
[; ;pic16f1709.h: 8986: asm("RC0PPS equ 0EA0h");
[; <" RC0PPS equ 0EA0h ;# ">
[; ;pic16f1709.h: 8989: typedef union {
[; ;pic16f1709.h: 8990: struct {
[; ;pic16f1709.h: 8991: unsigned RC0PPS :5;
[; ;pic16f1709.h: 8992: };
[; ;pic16f1709.h: 8993: } RC0PPSbits_t;
[; ;pic16f1709.h: 8994: extern volatile RC0PPSbits_t RC0PPSbits @ 0xEA0;
[; ;pic16f1709.h: 9004: extern volatile unsigned char RC1PPS @ 0xEA1;
"9006
[; ;pic16f1709.h: 9006: asm("RC1PPS equ 0EA1h");
[; <" RC1PPS equ 0EA1h ;# ">
[; ;pic16f1709.h: 9009: typedef union {
[; ;pic16f1709.h: 9010: struct {
[; ;pic16f1709.h: 9011: unsigned RC1PPS :5;
[; ;pic16f1709.h: 9012: };
[; ;pic16f1709.h: 9013: } RC1PPSbits_t;
[; ;pic16f1709.h: 9014: extern volatile RC1PPSbits_t RC1PPSbits @ 0xEA1;
[; ;pic16f1709.h: 9024: extern volatile unsigned char RC2PPS @ 0xEA2;
"9026
[; ;pic16f1709.h: 9026: asm("RC2PPS equ 0EA2h");
[; <" RC2PPS equ 0EA2h ;# ">
[; ;pic16f1709.h: 9029: typedef union {
[; ;pic16f1709.h: 9030: struct {
[; ;pic16f1709.h: 9031: unsigned RC2PPS :5;
[; ;pic16f1709.h: 9032: };
[; ;pic16f1709.h: 9033: } RC2PPSbits_t;
[; ;pic16f1709.h: 9034: extern volatile RC2PPSbits_t RC2PPSbits @ 0xEA2;
[; ;pic16f1709.h: 9044: extern volatile unsigned char RC3PPS @ 0xEA3;
"9046
[; ;pic16f1709.h: 9046: asm("RC3PPS equ 0EA3h");
[; <" RC3PPS equ 0EA3h ;# ">
[; ;pic16f1709.h: 9049: typedef union {
[; ;pic16f1709.h: 9050: struct {
[; ;pic16f1709.h: 9051: unsigned RC3PPS :5;
[; ;pic16f1709.h: 9052: };
[; ;pic16f1709.h: 9053: } RC3PPSbits_t;
[; ;pic16f1709.h: 9054: extern volatile RC3PPSbits_t RC3PPSbits @ 0xEA3;
[; ;pic16f1709.h: 9064: extern volatile unsigned char RC4PPS @ 0xEA4;
"9066
[; ;pic16f1709.h: 9066: asm("RC4PPS equ 0EA4h");
[; <" RC4PPS equ 0EA4h ;# ">
[; ;pic16f1709.h: 9069: typedef union {
[; ;pic16f1709.h: 9070: struct {
[; ;pic16f1709.h: 9071: unsigned RC4PPS :5;
[; ;pic16f1709.h: 9072: };
[; ;pic16f1709.h: 9073: } RC4PPSbits_t;
[; ;pic16f1709.h: 9074: extern volatile RC4PPSbits_t RC4PPSbits @ 0xEA4;
[; ;pic16f1709.h: 9084: extern volatile unsigned char RC5PPS @ 0xEA5;
"9086
[; ;pic16f1709.h: 9086: asm("RC5PPS equ 0EA5h");
[; <" RC5PPS equ 0EA5h ;# ">
[; ;pic16f1709.h: 9089: typedef union {
[; ;pic16f1709.h: 9090: struct {
[; ;pic16f1709.h: 9091: unsigned RC5PPS :5;
[; ;pic16f1709.h: 9092: };
[; ;pic16f1709.h: 9093: } RC5PPSbits_t;
[; ;pic16f1709.h: 9094: extern volatile RC5PPSbits_t RC5PPSbits @ 0xEA5;
[; ;pic16f1709.h: 9104: extern volatile unsigned char RC6PPS @ 0xEA6;
"9106
[; ;pic16f1709.h: 9106: asm("RC6PPS equ 0EA6h");
[; <" RC6PPS equ 0EA6h ;# ">
[; ;pic16f1709.h: 9109: typedef union {
[; ;pic16f1709.h: 9110: struct {
[; ;pic16f1709.h: 9111: unsigned RC6PPS :5;
[; ;pic16f1709.h: 9112: };
[; ;pic16f1709.h: 9113: } RC6PPSbits_t;
[; ;pic16f1709.h: 9114: extern volatile RC6PPSbits_t RC6PPSbits @ 0xEA6;
[; ;pic16f1709.h: 9124: extern volatile unsigned char RC7PPS @ 0xEA7;
"9126
[; ;pic16f1709.h: 9126: asm("RC7PPS equ 0EA7h");
[; <" RC7PPS equ 0EA7h ;# ">
[; ;pic16f1709.h: 9129: typedef union {
[; ;pic16f1709.h: 9130: struct {
[; ;pic16f1709.h: 9131: unsigned RC7PPS :5;
[; ;pic16f1709.h: 9132: };
[; ;pic16f1709.h: 9133: } RC7PPSbits_t;
[; ;pic16f1709.h: 9134: extern volatile RC7PPSbits_t RC7PPSbits @ 0xEA7;
[; ;pic16f1709.h: 9144: extern volatile unsigned char CLCDATA @ 0xF0F;
"9146
[; ;pic16f1709.h: 9146: asm("CLCDATA equ 0F0Fh");
[; <" CLCDATA equ 0F0Fh ;# ">
[; ;pic16f1709.h: 9149: typedef union {
[; ;pic16f1709.h: 9150: struct {
[; ;pic16f1709.h: 9151: unsigned MCLC1OUT :1;
[; ;pic16f1709.h: 9152: unsigned MCLC2OUT :1;
[; ;pic16f1709.h: 9153: unsigned MCLC3OUT :1;
[; ;pic16f1709.h: 9154: };
[; ;pic16f1709.h: 9155: } CLCDATAbits_t;
[; ;pic16f1709.h: 9156: extern volatile CLCDATAbits_t CLCDATAbits @ 0xF0F;
[; ;pic16f1709.h: 9176: extern volatile unsigned char CLC1CON @ 0xF10;
"9178
[; ;pic16f1709.h: 9178: asm("CLC1CON equ 0F10h");
[; <" CLC1CON equ 0F10h ;# ">
[; ;pic16f1709.h: 9181: typedef union {
[; ;pic16f1709.h: 9182: struct {
[; ;pic16f1709.h: 9183: unsigned LC1MODE :3;
[; ;pic16f1709.h: 9184: unsigned LC1INTN :1;
[; ;pic16f1709.h: 9185: unsigned LC1INTP :1;
[; ;pic16f1709.h: 9186: unsigned LC1OUT :1;
[; ;pic16f1709.h: 9187: unsigned :1;
[; ;pic16f1709.h: 9188: unsigned LC1EN :1;
[; ;pic16f1709.h: 9189: };
[; ;pic16f1709.h: 9190: struct {
[; ;pic16f1709.h: 9191: unsigned LC1MODE0 :1;
[; ;pic16f1709.h: 9192: unsigned LC1MODE1 :1;
[; ;pic16f1709.h: 9193: unsigned LC1MODE2 :1;
[; ;pic16f1709.h: 9194: };
[; ;pic16f1709.h: 9195: struct {
[; ;pic16f1709.h: 9196: unsigned MODE :3;
[; ;pic16f1709.h: 9197: unsigned INTN :1;
[; ;pic16f1709.h: 9198: unsigned INTP :1;
[; ;pic16f1709.h: 9199: unsigned OUT :1;
[; ;pic16f1709.h: 9200: unsigned :1;
[; ;pic16f1709.h: 9201: unsigned EN :1;
[; ;pic16f1709.h: 9202: };
[; ;pic16f1709.h: 9203: struct {
[; ;pic16f1709.h: 9204: unsigned MODE0 :1;
[; ;pic16f1709.h: 9205: unsigned MODE1 :1;
[; ;pic16f1709.h: 9206: unsigned MODE2 :1;
[; ;pic16f1709.h: 9207: };
[; ;pic16f1709.h: 9208: } CLC1CONbits_t;
[; ;pic16f1709.h: 9209: extern volatile CLC1CONbits_t CLC1CONbits @ 0xF10;
[; ;pic16f1709.h: 9294: extern volatile unsigned char CLC1POL @ 0xF11;
"9296
[; ;pic16f1709.h: 9296: asm("CLC1POL equ 0F11h");
[; <" CLC1POL equ 0F11h ;# ">
[; ;pic16f1709.h: 9299: typedef union {
[; ;pic16f1709.h: 9300: struct {
[; ;pic16f1709.h: 9301: unsigned LC1G1POL :1;
[; ;pic16f1709.h: 9302: unsigned LC1G2POL :1;
[; ;pic16f1709.h: 9303: unsigned LC1G3POL :1;
[; ;pic16f1709.h: 9304: unsigned LC1G4POL :1;
[; ;pic16f1709.h: 9305: unsigned :3;
[; ;pic16f1709.h: 9306: unsigned LC1POL :1;
[; ;pic16f1709.h: 9307: };
[; ;pic16f1709.h: 9308: struct {
[; ;pic16f1709.h: 9309: unsigned G1POL :1;
[; ;pic16f1709.h: 9310: unsigned G2POL :1;
[; ;pic16f1709.h: 9311: unsigned G3POL :1;
[; ;pic16f1709.h: 9312: unsigned G4POL :1;
[; ;pic16f1709.h: 9313: unsigned :3;
[; ;pic16f1709.h: 9314: unsigned POL :1;
[; ;pic16f1709.h: 9315: };
[; ;pic16f1709.h: 9316: } CLC1POLbits_t;
[; ;pic16f1709.h: 9317: extern volatile CLC1POLbits_t CLC1POLbits @ 0xF11;
[; ;pic16f1709.h: 9372: extern volatile unsigned char CLC1SEL0 @ 0xF12;
"9374
[; ;pic16f1709.h: 9374: asm("CLC1SEL0 equ 0F12h");
[; <" CLC1SEL0 equ 0F12h ;# ">
[; ;pic16f1709.h: 9377: typedef union {
[; ;pic16f1709.h: 9378: struct {
[; ;pic16f1709.h: 9379: unsigned LC1D1S0 :1;
[; ;pic16f1709.h: 9380: unsigned LC1D1S1 :1;
[; ;pic16f1709.h: 9381: unsigned LC1D1S2 :1;
[; ;pic16f1709.h: 9382: unsigned LC1D1S3 :1;
[; ;pic16f1709.h: 9383: unsigned LC1D1S4 :1;
[; ;pic16f1709.h: 9384: };
[; ;pic16f1709.h: 9385: struct {
[; ;pic16f1709.h: 9386: unsigned LC1D1S :8;
[; ;pic16f1709.h: 9387: };
[; ;pic16f1709.h: 9388: struct {
[; ;pic16f1709.h: 9389: unsigned D1S :8;
[; ;pic16f1709.h: 9390: };
[; ;pic16f1709.h: 9391: struct {
[; ;pic16f1709.h: 9392: unsigned D1S0 :1;
[; ;pic16f1709.h: 9393: unsigned D1S1 :1;
[; ;pic16f1709.h: 9394: unsigned D1S2 :1;
[; ;pic16f1709.h: 9395: unsigned D1S3 :1;
[; ;pic16f1709.h: 9396: unsigned D1S4 :1;
[; ;pic16f1709.h: 9397: };
[; ;pic16f1709.h: 9398: } CLC1SEL0bits_t;
[; ;pic16f1709.h: 9399: extern volatile CLC1SEL0bits_t CLC1SEL0bits @ 0xF12;
[; ;pic16f1709.h: 9464: extern volatile unsigned char CLC1SEL1 @ 0xF13;
"9466
[; ;pic16f1709.h: 9466: asm("CLC1SEL1 equ 0F13h");
[; <" CLC1SEL1 equ 0F13h ;# ">
[; ;pic16f1709.h: 9469: typedef union {
[; ;pic16f1709.h: 9470: struct {
[; ;pic16f1709.h: 9471: unsigned LC1D2S0 :1;
[; ;pic16f1709.h: 9472: unsigned LC1D2S1 :1;
[; ;pic16f1709.h: 9473: unsigned LC1D2S2 :1;
[; ;pic16f1709.h: 9474: unsigned LC1D2S3 :1;
[; ;pic16f1709.h: 9475: unsigned LC1D2S4 :1;
[; ;pic16f1709.h: 9476: };
[; ;pic16f1709.h: 9477: struct {
[; ;pic16f1709.h: 9478: unsigned LC1D2S :8;
[; ;pic16f1709.h: 9479: };
[; ;pic16f1709.h: 9480: struct {
[; ;pic16f1709.h: 9481: unsigned D2S :8;
[; ;pic16f1709.h: 9482: };
[; ;pic16f1709.h: 9483: struct {
[; ;pic16f1709.h: 9484: unsigned D2S0 :1;
[; ;pic16f1709.h: 9485: unsigned D2S1 :1;
[; ;pic16f1709.h: 9486: unsigned D2S2 :1;
[; ;pic16f1709.h: 9487: unsigned D2S3 :1;
[; ;pic16f1709.h: 9488: unsigned D2S4 :1;
[; ;pic16f1709.h: 9489: };
[; ;pic16f1709.h: 9490: } CLC1SEL1bits_t;
[; ;pic16f1709.h: 9491: extern volatile CLC1SEL1bits_t CLC1SEL1bits @ 0xF13;
[; ;pic16f1709.h: 9556: extern volatile unsigned char CLC1SEL2 @ 0xF14;
"9558
[; ;pic16f1709.h: 9558: asm("CLC1SEL2 equ 0F14h");
[; <" CLC1SEL2 equ 0F14h ;# ">
[; ;pic16f1709.h: 9561: typedef union {
[; ;pic16f1709.h: 9562: struct {
[; ;pic16f1709.h: 9563: unsigned LC1D3S0 :1;
[; ;pic16f1709.h: 9564: unsigned LC1D3S1 :1;
[; ;pic16f1709.h: 9565: unsigned LC1D3S2 :1;
[; ;pic16f1709.h: 9566: unsigned LC1D3S3 :1;
[; ;pic16f1709.h: 9567: unsigned LC1D3S4 :1;
[; ;pic16f1709.h: 9568: };
[; ;pic16f1709.h: 9569: struct {
[; ;pic16f1709.h: 9570: unsigned LC1D3S :8;
[; ;pic16f1709.h: 9571: };
[; ;pic16f1709.h: 9572: struct {
[; ;pic16f1709.h: 9573: unsigned D3S :8;
[; ;pic16f1709.h: 9574: };
[; ;pic16f1709.h: 9575: struct {
[; ;pic16f1709.h: 9576: unsigned D3S0 :1;
[; ;pic16f1709.h: 9577: unsigned D3S1 :1;
[; ;pic16f1709.h: 9578: unsigned D3S2 :1;
[; ;pic16f1709.h: 9579: unsigned D3S3 :1;
[; ;pic16f1709.h: 9580: unsigned D3S4 :1;
[; ;pic16f1709.h: 9581: };
[; ;pic16f1709.h: 9582: } CLC1SEL2bits_t;
[; ;pic16f1709.h: 9583: extern volatile CLC1SEL2bits_t CLC1SEL2bits @ 0xF14;
[; ;pic16f1709.h: 9648: extern volatile unsigned char CLC1SEL3 @ 0xF15;
"9650
[; ;pic16f1709.h: 9650: asm("CLC1SEL3 equ 0F15h");
[; <" CLC1SEL3 equ 0F15h ;# ">
[; ;pic16f1709.h: 9653: typedef union {
[; ;pic16f1709.h: 9654: struct {
[; ;pic16f1709.h: 9655: unsigned LC1D4S0 :1;
[; ;pic16f1709.h: 9656: unsigned LC1D4S1 :1;
[; ;pic16f1709.h: 9657: unsigned LC1D4S2 :1;
[; ;pic16f1709.h: 9658: unsigned LC1D4S3 :1;
[; ;pic16f1709.h: 9659: unsigned LC1D4S4 :1;
[; ;pic16f1709.h: 9660: };
[; ;pic16f1709.h: 9661: struct {
[; ;pic16f1709.h: 9662: unsigned LC1D4S :8;
[; ;pic16f1709.h: 9663: };
[; ;pic16f1709.h: 9664: struct {
[; ;pic16f1709.h: 9665: unsigned D4S :8;
[; ;pic16f1709.h: 9666: };
[; ;pic16f1709.h: 9667: struct {
[; ;pic16f1709.h: 9668: unsigned D4S0 :1;
[; ;pic16f1709.h: 9669: unsigned D4S1 :1;
[; ;pic16f1709.h: 9670: unsigned D4S2 :1;
[; ;pic16f1709.h: 9671: unsigned D4S3 :1;
[; ;pic16f1709.h: 9672: unsigned D4S4 :1;
[; ;pic16f1709.h: 9673: };
[; ;pic16f1709.h: 9674: } CLC1SEL3bits_t;
[; ;pic16f1709.h: 9675: extern volatile CLC1SEL3bits_t CLC1SEL3bits @ 0xF15;
[; ;pic16f1709.h: 9740: extern volatile unsigned char CLC1GLS0 @ 0xF16;
"9742
[; ;pic16f1709.h: 9742: asm("CLC1GLS0 equ 0F16h");
[; <" CLC1GLS0 equ 0F16h ;# ">
[; ;pic16f1709.h: 9745: typedef union {
[; ;pic16f1709.h: 9746: struct {
[; ;pic16f1709.h: 9747: unsigned LC1G1D1N :1;
[; ;pic16f1709.h: 9748: unsigned LC1G1D1T :1;
[; ;pic16f1709.h: 9749: unsigned LC1G1D2N :1;
[; ;pic16f1709.h: 9750: unsigned LC1G1D2T :1;
[; ;pic16f1709.h: 9751: unsigned LC1G1D3N :1;
[; ;pic16f1709.h: 9752: unsigned LC1G1D3T :1;
[; ;pic16f1709.h: 9753: unsigned LC1G1D4N :1;
[; ;pic16f1709.h: 9754: unsigned LC1G1D4T :1;
[; ;pic16f1709.h: 9755: };
[; ;pic16f1709.h: 9756: struct {
[; ;pic16f1709.h: 9757: unsigned D1N :1;
[; ;pic16f1709.h: 9758: unsigned D1T :1;
[; ;pic16f1709.h: 9759: unsigned D2N :1;
[; ;pic16f1709.h: 9760: unsigned D2T :1;
[; ;pic16f1709.h: 9761: unsigned D3N :1;
[; ;pic16f1709.h: 9762: unsigned D3T :1;
[; ;pic16f1709.h: 9763: unsigned D4N :1;
[; ;pic16f1709.h: 9764: unsigned D4T :1;
[; ;pic16f1709.h: 9765: };
[; ;pic16f1709.h: 9766: } CLC1GLS0bits_t;
[; ;pic16f1709.h: 9767: extern volatile CLC1GLS0bits_t CLC1GLS0bits @ 0xF16;
[; ;pic16f1709.h: 9852: extern volatile unsigned char CLC1GLS1 @ 0xF17;
"9854
[; ;pic16f1709.h: 9854: asm("CLC1GLS1 equ 0F17h");
[; <" CLC1GLS1 equ 0F17h ;# ">
[; ;pic16f1709.h: 9857: typedef union {
[; ;pic16f1709.h: 9858: struct {
[; ;pic16f1709.h: 9859: unsigned LC1G2D1N :1;
[; ;pic16f1709.h: 9860: unsigned LC1G2D1T :1;
[; ;pic16f1709.h: 9861: unsigned LC1G2D2N :1;
[; ;pic16f1709.h: 9862: unsigned LC1G2D2T :1;
[; ;pic16f1709.h: 9863: unsigned LC1G2D3N :1;
[; ;pic16f1709.h: 9864: unsigned LC1G2D3T :1;
[; ;pic16f1709.h: 9865: unsigned LC1G2D4N :1;
[; ;pic16f1709.h: 9866: unsigned LC1G2D4T :1;
[; ;pic16f1709.h: 9867: };
[; ;pic16f1709.h: 9868: struct {
[; ;pic16f1709.h: 9869: unsigned D1N :1;
[; ;pic16f1709.h: 9870: unsigned D1T :1;
[; ;pic16f1709.h: 9871: unsigned D2N :1;
[; ;pic16f1709.h: 9872: unsigned D2T :1;
[; ;pic16f1709.h: 9873: unsigned D3N :1;
[; ;pic16f1709.h: 9874: unsigned D3T :1;
[; ;pic16f1709.h: 9875: unsigned D4N :1;
[; ;pic16f1709.h: 9876: unsigned D4T :1;
[; ;pic16f1709.h: 9877: };
[; ;pic16f1709.h: 9878: } CLC1GLS1bits_t;
[; ;pic16f1709.h: 9879: extern volatile CLC1GLS1bits_t CLC1GLS1bits @ 0xF17;
[; ;pic16f1709.h: 9964: extern volatile unsigned char CLC1GLS2 @ 0xF18;
"9966
[; ;pic16f1709.h: 9966: asm("CLC1GLS2 equ 0F18h");
[; <" CLC1GLS2 equ 0F18h ;# ">
[; ;pic16f1709.h: 9969: typedef union {
[; ;pic16f1709.h: 9970: struct {
[; ;pic16f1709.h: 9971: unsigned LC1G3D1N :1;
[; ;pic16f1709.h: 9972: unsigned LC1G3D1T :1;
[; ;pic16f1709.h: 9973: unsigned LC1G3D2N :1;
[; ;pic16f1709.h: 9974: unsigned LC1G3D2T :1;
[; ;pic16f1709.h: 9975: unsigned LC1G3D3N :1;
[; ;pic16f1709.h: 9976: unsigned LC1G3D3T :1;
[; ;pic16f1709.h: 9977: unsigned LC1G3D4N :1;
[; ;pic16f1709.h: 9978: unsigned LC1G3D4T :1;
[; ;pic16f1709.h: 9979: };
[; ;pic16f1709.h: 9980: struct {
[; ;pic16f1709.h: 9981: unsigned D1N :1;
[; ;pic16f1709.h: 9982: unsigned D1T :1;
[; ;pic16f1709.h: 9983: unsigned D2N :1;
[; ;pic16f1709.h: 9984: unsigned D2T :1;
[; ;pic16f1709.h: 9985: unsigned D3N :1;
[; ;pic16f1709.h: 9986: unsigned D3T :1;
[; ;pic16f1709.h: 9987: unsigned D4N :1;
[; ;pic16f1709.h: 9988: unsigned D4T :1;
[; ;pic16f1709.h: 9989: };
[; ;pic16f1709.h: 9990: } CLC1GLS2bits_t;
[; ;pic16f1709.h: 9991: extern volatile CLC1GLS2bits_t CLC1GLS2bits @ 0xF18;
[; ;pic16f1709.h: 10076: extern volatile unsigned char CLC1GLS3 @ 0xF19;
"10078
[; ;pic16f1709.h: 10078: asm("CLC1GLS3 equ 0F19h");
[; <" CLC1GLS3 equ 0F19h ;# ">
[; ;pic16f1709.h: 10081: typedef union {
[; ;pic16f1709.h: 10082: struct {
[; ;pic16f1709.h: 10083: unsigned LC1G4D1N :1;
[; ;pic16f1709.h: 10084: unsigned LC1G4D1T :1;
[; ;pic16f1709.h: 10085: unsigned LC1G4D2N :1;
[; ;pic16f1709.h: 10086: unsigned LC1G4D2T :1;
[; ;pic16f1709.h: 10087: unsigned LC1G4D3N :1;
[; ;pic16f1709.h: 10088: unsigned LC1G4D3T :1;
[; ;pic16f1709.h: 10089: unsigned LC1G4D4N :1;
[; ;pic16f1709.h: 10090: unsigned LC1G4D4T :1;
[; ;pic16f1709.h: 10091: };
[; ;pic16f1709.h: 10092: struct {
[; ;pic16f1709.h: 10093: unsigned G4D1N :1;
[; ;pic16f1709.h: 10094: unsigned G4D1T :1;
[; ;pic16f1709.h: 10095: unsigned G4D2N :1;
[; ;pic16f1709.h: 10096: unsigned G4D2T :1;
[; ;pic16f1709.h: 10097: unsigned G4D3N :1;
[; ;pic16f1709.h: 10098: unsigned G4D3T :1;
[; ;pic16f1709.h: 10099: unsigned G4D4N :1;
[; ;pic16f1709.h: 10100: unsigned G4D4T :1;
[; ;pic16f1709.h: 10101: };
[; ;pic16f1709.h: 10102: } CLC1GLS3bits_t;
[; ;pic16f1709.h: 10103: extern volatile CLC1GLS3bits_t CLC1GLS3bits @ 0xF19;
[; ;pic16f1709.h: 10188: extern volatile unsigned char CLC2CON @ 0xF1A;
"10190
[; ;pic16f1709.h: 10190: asm("CLC2CON equ 0F1Ah");
[; <" CLC2CON equ 0F1Ah ;# ">
[; ;pic16f1709.h: 10193: typedef union {
[; ;pic16f1709.h: 10194: struct {
[; ;pic16f1709.h: 10195: unsigned LC2MODE :3;
[; ;pic16f1709.h: 10196: unsigned LC2INTN :1;
[; ;pic16f1709.h: 10197: unsigned LC2INTP :1;
[; ;pic16f1709.h: 10198: unsigned LC2OUT :1;
[; ;pic16f1709.h: 10199: unsigned :1;
[; ;pic16f1709.h: 10200: unsigned LC2EN :1;
[; ;pic16f1709.h: 10201: };
[; ;pic16f1709.h: 10202: struct {
[; ;pic16f1709.h: 10203: unsigned LC2MODE0 :1;
[; ;pic16f1709.h: 10204: unsigned LC2MODE1 :1;
[; ;pic16f1709.h: 10205: unsigned LC2MODE2 :1;
[; ;pic16f1709.h: 10206: };
[; ;pic16f1709.h: 10207: struct {
[; ;pic16f1709.h: 10208: unsigned MODE :3;
[; ;pic16f1709.h: 10209: unsigned INTN :1;
[; ;pic16f1709.h: 10210: unsigned INTP :1;
[; ;pic16f1709.h: 10211: unsigned OUT :1;
[; ;pic16f1709.h: 10212: unsigned :1;
[; ;pic16f1709.h: 10213: unsigned EN :1;
[; ;pic16f1709.h: 10214: };
[; ;pic16f1709.h: 10215: struct {
[; ;pic16f1709.h: 10216: unsigned MODE0 :1;
[; ;pic16f1709.h: 10217: unsigned MODE1 :1;
[; ;pic16f1709.h: 10218: unsigned MODE2 :1;
[; ;pic16f1709.h: 10219: };
[; ;pic16f1709.h: 10220: } CLC2CONbits_t;
[; ;pic16f1709.h: 10221: extern volatile CLC2CONbits_t CLC2CONbits @ 0xF1A;
[; ;pic16f1709.h: 10306: extern volatile unsigned char CLC2POL @ 0xF1B;
"10308
[; ;pic16f1709.h: 10308: asm("CLC2POL equ 0F1Bh");
[; <" CLC2POL equ 0F1Bh ;# ">
[; ;pic16f1709.h: 10311: typedef union {
[; ;pic16f1709.h: 10312: struct {
[; ;pic16f1709.h: 10313: unsigned LC2G1POL :1;
[; ;pic16f1709.h: 10314: unsigned LC2G2POL :1;
[; ;pic16f1709.h: 10315: unsigned LC2G3POL :1;
[; ;pic16f1709.h: 10316: unsigned LC2G4POL :1;
[; ;pic16f1709.h: 10317: unsigned :3;
[; ;pic16f1709.h: 10318: unsigned LC2POL :1;
[; ;pic16f1709.h: 10319: };
[; ;pic16f1709.h: 10320: struct {
[; ;pic16f1709.h: 10321: unsigned G1POL :1;
[; ;pic16f1709.h: 10322: unsigned G2POL :1;
[; ;pic16f1709.h: 10323: unsigned G3POL :1;
[; ;pic16f1709.h: 10324: unsigned G4POL :1;
[; ;pic16f1709.h: 10325: unsigned :3;
[; ;pic16f1709.h: 10326: unsigned POL :1;
[; ;pic16f1709.h: 10327: };
[; ;pic16f1709.h: 10328: } CLC2POLbits_t;
[; ;pic16f1709.h: 10329: extern volatile CLC2POLbits_t CLC2POLbits @ 0xF1B;
[; ;pic16f1709.h: 10384: extern volatile unsigned char CLC2SEL0 @ 0xF1C;
"10386
[; ;pic16f1709.h: 10386: asm("CLC2SEL0 equ 0F1Ch");
[; <" CLC2SEL0 equ 0F1Ch ;# ">
[; ;pic16f1709.h: 10389: typedef union {
[; ;pic16f1709.h: 10390: struct {
[; ;pic16f1709.h: 10391: unsigned LC2D1S0 :1;
[; ;pic16f1709.h: 10392: unsigned LC2D1S1 :1;
[; ;pic16f1709.h: 10393: unsigned LC2D1S2 :1;
[; ;pic16f1709.h: 10394: unsigned LC2D1S3 :1;
[; ;pic16f1709.h: 10395: unsigned LC2D1S4 :1;
[; ;pic16f1709.h: 10396: };
[; ;pic16f1709.h: 10397: struct {
[; ;pic16f1709.h: 10398: unsigned LC2D1S :8;
[; ;pic16f1709.h: 10399: };
[; ;pic16f1709.h: 10400: struct {
[; ;pic16f1709.h: 10401: unsigned D1S :8;
[; ;pic16f1709.h: 10402: };
[; ;pic16f1709.h: 10403: struct {
[; ;pic16f1709.h: 10404: unsigned D1S0 :1;
[; ;pic16f1709.h: 10405: unsigned D1S1 :1;
[; ;pic16f1709.h: 10406: unsigned D1S2 :1;
[; ;pic16f1709.h: 10407: unsigned D1S3 :1;
[; ;pic16f1709.h: 10408: unsigned D1S4 :1;
[; ;pic16f1709.h: 10409: };
[; ;pic16f1709.h: 10410: } CLC2SEL0bits_t;
[; ;pic16f1709.h: 10411: extern volatile CLC2SEL0bits_t CLC2SEL0bits @ 0xF1C;
[; ;pic16f1709.h: 10476: extern volatile unsigned char CLC2SEL1 @ 0xF1D;
"10478
[; ;pic16f1709.h: 10478: asm("CLC2SEL1 equ 0F1Dh");
[; <" CLC2SEL1 equ 0F1Dh ;# ">
[; ;pic16f1709.h: 10481: typedef union {
[; ;pic16f1709.h: 10482: struct {
[; ;pic16f1709.h: 10483: unsigned LC2D2S0 :1;
[; ;pic16f1709.h: 10484: unsigned LC2D2S1 :1;
[; ;pic16f1709.h: 10485: unsigned LC2D2S2 :1;
[; ;pic16f1709.h: 10486: unsigned LC2D2S3 :1;
[; ;pic16f1709.h: 10487: unsigned LC2D2S4 :1;
[; ;pic16f1709.h: 10488: };
[; ;pic16f1709.h: 10489: struct {
[; ;pic16f1709.h: 10490: unsigned LC2D2S :8;
[; ;pic16f1709.h: 10491: };
[; ;pic16f1709.h: 10492: struct {
[; ;pic16f1709.h: 10493: unsigned D2S :8;
[; ;pic16f1709.h: 10494: };
[; ;pic16f1709.h: 10495: struct {
[; ;pic16f1709.h: 10496: unsigned D2S0 :1;
[; ;pic16f1709.h: 10497: unsigned D2S1 :1;
[; ;pic16f1709.h: 10498: unsigned D2S2 :1;
[; ;pic16f1709.h: 10499: unsigned D2S3 :1;
[; ;pic16f1709.h: 10500: unsigned D2S4 :1;
[; ;pic16f1709.h: 10501: };
[; ;pic16f1709.h: 10502: } CLC2SEL1bits_t;
[; ;pic16f1709.h: 10503: extern volatile CLC2SEL1bits_t CLC2SEL1bits @ 0xF1D;
[; ;pic16f1709.h: 10568: extern volatile unsigned char CLC2SEL2 @ 0xF1E;
"10570
[; ;pic16f1709.h: 10570: asm("CLC2SEL2 equ 0F1Eh");
[; <" CLC2SEL2 equ 0F1Eh ;# ">
[; ;pic16f1709.h: 10573: typedef union {
[; ;pic16f1709.h: 10574: struct {
[; ;pic16f1709.h: 10575: unsigned LC2D3S0 :1;
[; ;pic16f1709.h: 10576: unsigned LC2D3S1 :1;
[; ;pic16f1709.h: 10577: unsigned LC2D3S2 :1;
[; ;pic16f1709.h: 10578: unsigned LC2D3S3 :1;
[; ;pic16f1709.h: 10579: unsigned LC2D3S4 :1;
[; ;pic16f1709.h: 10580: };
[; ;pic16f1709.h: 10581: struct {
[; ;pic16f1709.h: 10582: unsigned LC2D3S :8;
[; ;pic16f1709.h: 10583: };
[; ;pic16f1709.h: 10584: struct {
[; ;pic16f1709.h: 10585: unsigned D3S :8;
[; ;pic16f1709.h: 10586: };
[; ;pic16f1709.h: 10587: struct {
[; ;pic16f1709.h: 10588: unsigned D3S0 :1;
[; ;pic16f1709.h: 10589: unsigned D3S1 :1;
[; ;pic16f1709.h: 10590: unsigned D3S2 :1;
[; ;pic16f1709.h: 10591: unsigned D3S3 :1;
[; ;pic16f1709.h: 10592: unsigned D3S4 :1;
[; ;pic16f1709.h: 10593: };
[; ;pic16f1709.h: 10594: } CLC2SEL2bits_t;
[; ;pic16f1709.h: 10595: extern volatile CLC2SEL2bits_t CLC2SEL2bits @ 0xF1E;
[; ;pic16f1709.h: 10660: extern volatile unsigned char CLC2SEL3 @ 0xF1F;
"10662
[; ;pic16f1709.h: 10662: asm("CLC2SEL3 equ 0F1Fh");
[; <" CLC2SEL3 equ 0F1Fh ;# ">
[; ;pic16f1709.h: 10665: typedef union {
[; ;pic16f1709.h: 10666: struct {
[; ;pic16f1709.h: 10667: unsigned LC2D4S0 :1;
[; ;pic16f1709.h: 10668: unsigned LC2D4S1 :1;
[; ;pic16f1709.h: 10669: unsigned LC2D4S2 :1;
[; ;pic16f1709.h: 10670: unsigned LC2D4S3 :1;
[; ;pic16f1709.h: 10671: unsigned LC2D4S4 :1;
[; ;pic16f1709.h: 10672: };
[; ;pic16f1709.h: 10673: struct {
[; ;pic16f1709.h: 10674: unsigned LC2D4S :8;
[; ;pic16f1709.h: 10675: };
[; ;pic16f1709.h: 10676: struct {
[; ;pic16f1709.h: 10677: unsigned D4S :8;
[; ;pic16f1709.h: 10678: };
[; ;pic16f1709.h: 10679: struct {
[; ;pic16f1709.h: 10680: unsigned D4S0 :1;
[; ;pic16f1709.h: 10681: unsigned D4S1 :1;
[; ;pic16f1709.h: 10682: unsigned D4S2 :1;
[; ;pic16f1709.h: 10683: unsigned D4S3 :1;
[; ;pic16f1709.h: 10684: unsigned D4S4 :1;
[; ;pic16f1709.h: 10685: };
[; ;pic16f1709.h: 10686: } CLC2SEL3bits_t;
[; ;pic16f1709.h: 10687: extern volatile CLC2SEL3bits_t CLC2SEL3bits @ 0xF1F;
[; ;pic16f1709.h: 10752: extern volatile unsigned char CLC2GLS0 @ 0xF20;
"10754
[; ;pic16f1709.h: 10754: asm("CLC2GLS0 equ 0F20h");
[; <" CLC2GLS0 equ 0F20h ;# ">
[; ;pic16f1709.h: 10757: typedef union {
[; ;pic16f1709.h: 10758: struct {
[; ;pic16f1709.h: 10759: unsigned LC2G1D1N :1;
[; ;pic16f1709.h: 10760: unsigned LC2G1D1T :1;
[; ;pic16f1709.h: 10761: unsigned LC2G1D2N :1;
[; ;pic16f1709.h: 10762: unsigned LC2G1D2T :1;
[; ;pic16f1709.h: 10763: unsigned LC2G1D3N :1;
[; ;pic16f1709.h: 10764: unsigned LC2G1D3T :1;
[; ;pic16f1709.h: 10765: unsigned LC2G1D4N :1;
[; ;pic16f1709.h: 10766: unsigned LC2G1D4T :1;
[; ;pic16f1709.h: 10767: };
[; ;pic16f1709.h: 10768: struct {
[; ;pic16f1709.h: 10769: unsigned D1N :1;
[; ;pic16f1709.h: 10770: unsigned D1T :1;
[; ;pic16f1709.h: 10771: unsigned D2N :1;
[; ;pic16f1709.h: 10772: unsigned D2T :1;
[; ;pic16f1709.h: 10773: unsigned D3N :1;
[; ;pic16f1709.h: 10774: unsigned D3T :1;
[; ;pic16f1709.h: 10775: unsigned D4N :1;
[; ;pic16f1709.h: 10776: unsigned D4T :1;
[; ;pic16f1709.h: 10777: };
[; ;pic16f1709.h: 10778: } CLC2GLS0bits_t;
[; ;pic16f1709.h: 10779: extern volatile CLC2GLS0bits_t CLC2GLS0bits @ 0xF20;
[; ;pic16f1709.h: 10864: extern volatile unsigned char CLC2GLS1 @ 0xF21;
"10866
[; ;pic16f1709.h: 10866: asm("CLC2GLS1 equ 0F21h");
[; <" CLC2GLS1 equ 0F21h ;# ">
[; ;pic16f1709.h: 10869: typedef union {
[; ;pic16f1709.h: 10870: struct {
[; ;pic16f1709.h: 10871: unsigned LC2G2D1N :1;
[; ;pic16f1709.h: 10872: unsigned LC2G2D1T :1;
[; ;pic16f1709.h: 10873: unsigned LC2G2D2N :1;
[; ;pic16f1709.h: 10874: unsigned LC2G2D2T :1;
[; ;pic16f1709.h: 10875: unsigned LC2G2D3N :1;
[; ;pic16f1709.h: 10876: unsigned LC2G2D3T :1;
[; ;pic16f1709.h: 10877: unsigned LC2G2D4N :1;
[; ;pic16f1709.h: 10878: unsigned LC2G2D4T :1;
[; ;pic16f1709.h: 10879: };
[; ;pic16f1709.h: 10880: struct {
[; ;pic16f1709.h: 10881: unsigned D1N :1;
[; ;pic16f1709.h: 10882: unsigned D1T :1;
[; ;pic16f1709.h: 10883: unsigned D2N :1;
[; ;pic16f1709.h: 10884: unsigned D2T :1;
[; ;pic16f1709.h: 10885: unsigned D3N :1;
[; ;pic16f1709.h: 10886: unsigned D3T :1;
[; ;pic16f1709.h: 10887: unsigned D4N :1;
[; ;pic16f1709.h: 10888: unsigned D4T :1;
[; ;pic16f1709.h: 10889: };
[; ;pic16f1709.h: 10890: } CLC2GLS1bits_t;
[; ;pic16f1709.h: 10891: extern volatile CLC2GLS1bits_t CLC2GLS1bits @ 0xF21;
[; ;pic16f1709.h: 10976: extern volatile unsigned char CLC2GLS2 @ 0xF22;
"10978
[; ;pic16f1709.h: 10978: asm("CLC2GLS2 equ 0F22h");
[; <" CLC2GLS2 equ 0F22h ;# ">
[; ;pic16f1709.h: 10981: typedef union {
[; ;pic16f1709.h: 10982: struct {
[; ;pic16f1709.h: 10983: unsigned LC2G3D1N :1;
[; ;pic16f1709.h: 10984: unsigned LC2G3D1T :1;
[; ;pic16f1709.h: 10985: unsigned LC2G3D2N :1;
[; ;pic16f1709.h: 10986: unsigned LC2G3D2T :1;
[; ;pic16f1709.h: 10987: unsigned LC2G3D3N :1;
[; ;pic16f1709.h: 10988: unsigned LC2G3D3T :1;
[; ;pic16f1709.h: 10989: unsigned LC2G3D4N :1;
[; ;pic16f1709.h: 10990: unsigned LC2G3D4T :1;
[; ;pic16f1709.h: 10991: };
[; ;pic16f1709.h: 10992: struct {
[; ;pic16f1709.h: 10993: unsigned D1N :1;
[; ;pic16f1709.h: 10994: unsigned D1T :1;
[; ;pic16f1709.h: 10995: unsigned D2N :1;
[; ;pic16f1709.h: 10996: unsigned D2T :1;
[; ;pic16f1709.h: 10997: unsigned D3N :1;
[; ;pic16f1709.h: 10998: unsigned D3T :1;
[; ;pic16f1709.h: 10999: unsigned D4N :1;
[; ;pic16f1709.h: 11000: unsigned D4T :1;
[; ;pic16f1709.h: 11001: };
[; ;pic16f1709.h: 11002: } CLC2GLS2bits_t;
[; ;pic16f1709.h: 11003: extern volatile CLC2GLS2bits_t CLC2GLS2bits @ 0xF22;
[; ;pic16f1709.h: 11088: extern volatile unsigned char CLC2GLS3 @ 0xF23;
"11090
[; ;pic16f1709.h: 11090: asm("CLC2GLS3 equ 0F23h");
[; <" CLC2GLS3 equ 0F23h ;# ">
[; ;pic16f1709.h: 11093: typedef union {
[; ;pic16f1709.h: 11094: struct {
[; ;pic16f1709.h: 11095: unsigned LC2G4D1N :1;
[; ;pic16f1709.h: 11096: unsigned LC2G4D1T :1;
[; ;pic16f1709.h: 11097: unsigned LC2G4D2N :1;
[; ;pic16f1709.h: 11098: unsigned LC2G4D2T :1;
[; ;pic16f1709.h: 11099: unsigned LC2G4D3N :1;
[; ;pic16f1709.h: 11100: unsigned LC2G4D3T :1;
[; ;pic16f1709.h: 11101: unsigned LC2G4D4N :1;
[; ;pic16f1709.h: 11102: unsigned LC2G4D4T :1;
[; ;pic16f1709.h: 11103: };
[; ;pic16f1709.h: 11104: struct {
[; ;pic16f1709.h: 11105: unsigned G4D1N :1;
[; ;pic16f1709.h: 11106: unsigned G4D1T :1;
[; ;pic16f1709.h: 11107: unsigned G4D2N :1;
[; ;pic16f1709.h: 11108: unsigned G4D2T :1;
[; ;pic16f1709.h: 11109: unsigned G4D3N :1;
[; ;pic16f1709.h: 11110: unsigned G4D3T :1;
[; ;pic16f1709.h: 11111: unsigned G4D4N :1;
[; ;pic16f1709.h: 11112: unsigned G4D4T :1;
[; ;pic16f1709.h: 11113: };
[; ;pic16f1709.h: 11114: } CLC2GLS3bits_t;
[; ;pic16f1709.h: 11115: extern volatile CLC2GLS3bits_t CLC2GLS3bits @ 0xF23;
[; ;pic16f1709.h: 11200: extern volatile unsigned char CLC3CON @ 0xF24;
"11202
[; ;pic16f1709.h: 11202: asm("CLC3CON equ 0F24h");
[; <" CLC3CON equ 0F24h ;# ">
[; ;pic16f1709.h: 11205: typedef union {
[; ;pic16f1709.h: 11206: struct {
[; ;pic16f1709.h: 11207: unsigned LC3MODE :3;
[; ;pic16f1709.h: 11208: unsigned LC3INTN :1;
[; ;pic16f1709.h: 11209: unsigned LC3INTP :1;
[; ;pic16f1709.h: 11210: unsigned LC3OUT :1;
[; ;pic16f1709.h: 11211: unsigned :1;
[; ;pic16f1709.h: 11212: unsigned LC3EN :1;
[; ;pic16f1709.h: 11213: };
[; ;pic16f1709.h: 11214: struct {
[; ;pic16f1709.h: 11215: unsigned LC3MODE0 :1;
[; ;pic16f1709.h: 11216: unsigned LC3MODE1 :1;
[; ;pic16f1709.h: 11217: unsigned LC3MODE2 :1;
[; ;pic16f1709.h: 11218: };
[; ;pic16f1709.h: 11219: struct {
[; ;pic16f1709.h: 11220: unsigned MODE :3;
[; ;pic16f1709.h: 11221: unsigned INTN :1;
[; ;pic16f1709.h: 11222: unsigned INTP :1;
[; ;pic16f1709.h: 11223: unsigned OUT :1;
[; ;pic16f1709.h: 11224: unsigned :1;
[; ;pic16f1709.h: 11225: unsigned EN :1;
[; ;pic16f1709.h: 11226: };
[; ;pic16f1709.h: 11227: struct {
[; ;pic16f1709.h: 11228: unsigned MODE0 :1;
[; ;pic16f1709.h: 11229: unsigned MODE1 :1;
[; ;pic16f1709.h: 11230: unsigned MODE2 :1;
[; ;pic16f1709.h: 11231: };
[; ;pic16f1709.h: 11232: } CLC3CONbits_t;
[; ;pic16f1709.h: 11233: extern volatile CLC3CONbits_t CLC3CONbits @ 0xF24;
[; ;pic16f1709.h: 11318: extern volatile unsigned char CLC3POL @ 0xF25;
"11320
[; ;pic16f1709.h: 11320: asm("CLC3POL equ 0F25h");
[; <" CLC3POL equ 0F25h ;# ">
[; ;pic16f1709.h: 11323: typedef union {
[; ;pic16f1709.h: 11324: struct {
[; ;pic16f1709.h: 11325: unsigned LC3G1POL :1;
[; ;pic16f1709.h: 11326: unsigned LC3G2POL :1;
[; ;pic16f1709.h: 11327: unsigned LC3G3POL :1;
[; ;pic16f1709.h: 11328: unsigned LC3G4POL :1;
[; ;pic16f1709.h: 11329: unsigned :3;
[; ;pic16f1709.h: 11330: unsigned LC3POL :1;
[; ;pic16f1709.h: 11331: };
[; ;pic16f1709.h: 11332: struct {
[; ;pic16f1709.h: 11333: unsigned G1POL :1;
[; ;pic16f1709.h: 11334: unsigned G2POL :1;
[; ;pic16f1709.h: 11335: unsigned G3POL :1;
[; ;pic16f1709.h: 11336: unsigned G4POL :1;
[; ;pic16f1709.h: 11337: unsigned :3;
[; ;pic16f1709.h: 11338: unsigned POL :1;
[; ;pic16f1709.h: 11339: };
[; ;pic16f1709.h: 11340: } CLC3POLbits_t;
[; ;pic16f1709.h: 11341: extern volatile CLC3POLbits_t CLC3POLbits @ 0xF25;
[; ;pic16f1709.h: 11396: extern volatile unsigned char CLC3SEL0 @ 0xF26;
"11398
[; ;pic16f1709.h: 11398: asm("CLC3SEL0 equ 0F26h");
[; <" CLC3SEL0 equ 0F26h ;# ">
[; ;pic16f1709.h: 11401: typedef union {
[; ;pic16f1709.h: 11402: struct {
[; ;pic16f1709.h: 11403: unsigned LC3D1S0 :1;
[; ;pic16f1709.h: 11404: unsigned LC3D1S1 :1;
[; ;pic16f1709.h: 11405: unsigned LC3D1S2 :1;
[; ;pic16f1709.h: 11406: unsigned LC3D1S3 :1;
[; ;pic16f1709.h: 11407: unsigned LC3D1S4 :1;
[; ;pic16f1709.h: 11408: };
[; ;pic16f1709.h: 11409: struct {
[; ;pic16f1709.h: 11410: unsigned LC3D1S :8;
[; ;pic16f1709.h: 11411: };
[; ;pic16f1709.h: 11412: struct {
[; ;pic16f1709.h: 11413: unsigned D1S :8;
[; ;pic16f1709.h: 11414: };
[; ;pic16f1709.h: 11415: struct {
[; ;pic16f1709.h: 11416: unsigned D1S0 :1;
[; ;pic16f1709.h: 11417: unsigned D1S1 :1;
[; ;pic16f1709.h: 11418: unsigned D1S2 :1;
[; ;pic16f1709.h: 11419: unsigned D1S3 :1;
[; ;pic16f1709.h: 11420: unsigned D1S4 :1;
[; ;pic16f1709.h: 11421: };
[; ;pic16f1709.h: 11422: } CLC3SEL0bits_t;
[; ;pic16f1709.h: 11423: extern volatile CLC3SEL0bits_t CLC3SEL0bits @ 0xF26;
[; ;pic16f1709.h: 11488: extern volatile unsigned char CLC3SEL1 @ 0xF27;
"11490
[; ;pic16f1709.h: 11490: asm("CLC3SEL1 equ 0F27h");
[; <" CLC3SEL1 equ 0F27h ;# ">
[; ;pic16f1709.h: 11493: typedef union {
[; ;pic16f1709.h: 11494: struct {
[; ;pic16f1709.h: 11495: unsigned LC3D2S0 :1;
[; ;pic16f1709.h: 11496: unsigned LC3D2S1 :1;
[; ;pic16f1709.h: 11497: unsigned LC3D2S2 :1;
[; ;pic16f1709.h: 11498: unsigned LC3D2S3 :1;
[; ;pic16f1709.h: 11499: unsigned LC3D2S4 :1;
[; ;pic16f1709.h: 11500: };
[; ;pic16f1709.h: 11501: struct {
[; ;pic16f1709.h: 11502: unsigned LC3D2S :8;
[; ;pic16f1709.h: 11503: };
[; ;pic16f1709.h: 11504: struct {
[; ;pic16f1709.h: 11505: unsigned D2S :8;
[; ;pic16f1709.h: 11506: };
[; ;pic16f1709.h: 11507: struct {
[; ;pic16f1709.h: 11508: unsigned D2S0 :1;
[; ;pic16f1709.h: 11509: unsigned D2S1 :1;
[; ;pic16f1709.h: 11510: unsigned D2S2 :1;
[; ;pic16f1709.h: 11511: unsigned D2S3 :1;
[; ;pic16f1709.h: 11512: unsigned D2S4 :1;
[; ;pic16f1709.h: 11513: };
[; ;pic16f1709.h: 11514: } CLC3SEL1bits_t;
[; ;pic16f1709.h: 11515: extern volatile CLC3SEL1bits_t CLC3SEL1bits @ 0xF27;
[; ;pic16f1709.h: 11580: extern volatile unsigned char CLC3SEL2 @ 0xF28;
"11582
[; ;pic16f1709.h: 11582: asm("CLC3SEL2 equ 0F28h");
[; <" CLC3SEL2 equ 0F28h ;# ">
[; ;pic16f1709.h: 11585: typedef union {
[; ;pic16f1709.h: 11586: struct {
[; ;pic16f1709.h: 11587: unsigned LC3D3S0 :1;
[; ;pic16f1709.h: 11588: unsigned LC3D3S1 :1;
[; ;pic16f1709.h: 11589: unsigned LC3D3S2 :1;
[; ;pic16f1709.h: 11590: unsigned LC3D3S3 :1;
[; ;pic16f1709.h: 11591: unsigned LC3D3S4 :1;
[; ;pic16f1709.h: 11592: };
[; ;pic16f1709.h: 11593: struct {
[; ;pic16f1709.h: 11594: unsigned LC3D3S :8;
[; ;pic16f1709.h: 11595: };
[; ;pic16f1709.h: 11596: struct {
[; ;pic16f1709.h: 11597: unsigned D3S :8;
[; ;pic16f1709.h: 11598: };
[; ;pic16f1709.h: 11599: struct {
[; ;pic16f1709.h: 11600: unsigned D3S0 :1;
[; ;pic16f1709.h: 11601: unsigned D3S1 :1;
[; ;pic16f1709.h: 11602: unsigned D3S2 :1;
[; ;pic16f1709.h: 11603: unsigned D3S3 :1;
[; ;pic16f1709.h: 11604: unsigned D3S4 :1;
[; ;pic16f1709.h: 11605: };
[; ;pic16f1709.h: 11606: } CLC3SEL2bits_t;
[; ;pic16f1709.h: 11607: extern volatile CLC3SEL2bits_t CLC3SEL2bits @ 0xF28;
[; ;pic16f1709.h: 11672: extern volatile unsigned char CLC3SEL3 @ 0xF29;
"11674
[; ;pic16f1709.h: 11674: asm("CLC3SEL3 equ 0F29h");
[; <" CLC3SEL3 equ 0F29h ;# ">
[; ;pic16f1709.h: 11677: typedef union {
[; ;pic16f1709.h: 11678: struct {
[; ;pic16f1709.h: 11679: unsigned LC3D4S0 :1;
[; ;pic16f1709.h: 11680: unsigned LC3D4S1 :1;
[; ;pic16f1709.h: 11681: unsigned LC3D4S2 :1;
[; ;pic16f1709.h: 11682: unsigned LC3D4S3 :1;
[; ;pic16f1709.h: 11683: unsigned LC3D4S4 :1;
[; ;pic16f1709.h: 11684: };
[; ;pic16f1709.h: 11685: struct {
[; ;pic16f1709.h: 11686: unsigned LC3D4S :8;
[; ;pic16f1709.h: 11687: };
[; ;pic16f1709.h: 11688: struct {
[; ;pic16f1709.h: 11689: unsigned D4S :8;
[; ;pic16f1709.h: 11690: };
[; ;pic16f1709.h: 11691: struct {
[; ;pic16f1709.h: 11692: unsigned D4S0 :1;
[; ;pic16f1709.h: 11693: unsigned D4S1 :1;
[; ;pic16f1709.h: 11694: unsigned D4S2 :1;
[; ;pic16f1709.h: 11695: unsigned D4S3 :1;
[; ;pic16f1709.h: 11696: unsigned D4S4 :1;
[; ;pic16f1709.h: 11697: };
[; ;pic16f1709.h: 11698: } CLC3SEL3bits_t;
[; ;pic16f1709.h: 11699: extern volatile CLC3SEL3bits_t CLC3SEL3bits @ 0xF29;
[; ;pic16f1709.h: 11764: extern volatile unsigned char CLC3GLS0 @ 0xF2A;
"11766
[; ;pic16f1709.h: 11766: asm("CLC3GLS0 equ 0F2Ah");
[; <" CLC3GLS0 equ 0F2Ah ;# ">
[; ;pic16f1709.h: 11769: typedef union {
[; ;pic16f1709.h: 11770: struct {
[; ;pic16f1709.h: 11771: unsigned LC3G1D1N :1;
[; ;pic16f1709.h: 11772: unsigned LC3G1D1T :1;
[; ;pic16f1709.h: 11773: unsigned LC3G1D2N :1;
[; ;pic16f1709.h: 11774: unsigned LC3G1D2T :1;
[; ;pic16f1709.h: 11775: unsigned LC3G1D3N :1;
[; ;pic16f1709.h: 11776: unsigned LC3G1D3T :1;
[; ;pic16f1709.h: 11777: unsigned LC3G1D4N :1;
[; ;pic16f1709.h: 11778: unsigned LC3G1D4T :1;
[; ;pic16f1709.h: 11779: };
[; ;pic16f1709.h: 11780: struct {
[; ;pic16f1709.h: 11781: unsigned D1N :1;
[; ;pic16f1709.h: 11782: unsigned D1T :1;
[; ;pic16f1709.h: 11783: unsigned D2N :1;
[; ;pic16f1709.h: 11784: unsigned D2T :1;
[; ;pic16f1709.h: 11785: unsigned D3N :1;
[; ;pic16f1709.h: 11786: unsigned D3T :1;
[; ;pic16f1709.h: 11787: unsigned D4N :1;
[; ;pic16f1709.h: 11788: unsigned D4T :1;
[; ;pic16f1709.h: 11789: };
[; ;pic16f1709.h: 11790: } CLC3GLS0bits_t;
[; ;pic16f1709.h: 11791: extern volatile CLC3GLS0bits_t CLC3GLS0bits @ 0xF2A;
[; ;pic16f1709.h: 11876: extern volatile unsigned char CLC3GLS1 @ 0xF2B;
"11878
[; ;pic16f1709.h: 11878: asm("CLC3GLS1 equ 0F2Bh");
[; <" CLC3GLS1 equ 0F2Bh ;# ">
[; ;pic16f1709.h: 11881: typedef union {
[; ;pic16f1709.h: 11882: struct {
[; ;pic16f1709.h: 11883: unsigned LC3G2D1N :1;
[; ;pic16f1709.h: 11884: unsigned LC3G2D1T :1;
[; ;pic16f1709.h: 11885: unsigned LC3G2D2N :1;
[; ;pic16f1709.h: 11886: unsigned LC3G2D2T :1;
[; ;pic16f1709.h: 11887: unsigned LC3G2D3N :1;
[; ;pic16f1709.h: 11888: unsigned LC3G2D3T :1;
[; ;pic16f1709.h: 11889: unsigned LC3G2D4N :1;
[; ;pic16f1709.h: 11890: unsigned LC3G2D4T :1;
[; ;pic16f1709.h: 11891: };
[; ;pic16f1709.h: 11892: struct {
[; ;pic16f1709.h: 11893: unsigned D1N :1;
[; ;pic16f1709.h: 11894: unsigned D1T :1;
[; ;pic16f1709.h: 11895: unsigned D2N :1;
[; ;pic16f1709.h: 11896: unsigned D2T :1;
[; ;pic16f1709.h: 11897: unsigned D3N :1;
[; ;pic16f1709.h: 11898: unsigned D3T :1;
[; ;pic16f1709.h: 11899: unsigned D4N :1;
[; ;pic16f1709.h: 11900: unsigned D4T :1;
[; ;pic16f1709.h: 11901: };
[; ;pic16f1709.h: 11902: } CLC3GLS1bits_t;
[; ;pic16f1709.h: 11903: extern volatile CLC3GLS1bits_t CLC3GLS1bits @ 0xF2B;
[; ;pic16f1709.h: 11988: extern volatile unsigned char CLC3GLS2 @ 0xF2C;
"11990
[; ;pic16f1709.h: 11990: asm("CLC3GLS2 equ 0F2Ch");
[; <" CLC3GLS2 equ 0F2Ch ;# ">
[; ;pic16f1709.h: 11993: typedef union {
[; ;pic16f1709.h: 11994: struct {
[; ;pic16f1709.h: 11995: unsigned LC3G3D1N :1;
[; ;pic16f1709.h: 11996: unsigned LC3G3D1T :1;
[; ;pic16f1709.h: 11997: unsigned LC3G3D2N :1;
[; ;pic16f1709.h: 11998: unsigned LC3G3D2T :1;
[; ;pic16f1709.h: 11999: unsigned LC3G3D3N :1;
[; ;pic16f1709.h: 12000: unsigned LC3G3D3T :1;
[; ;pic16f1709.h: 12001: unsigned LC3G3D4N :1;
[; ;pic16f1709.h: 12002: unsigned LC3G3D4T :1;
[; ;pic16f1709.h: 12003: };
[; ;pic16f1709.h: 12004: struct {
[; ;pic16f1709.h: 12005: unsigned D1N :1;
[; ;pic16f1709.h: 12006: unsigned D1T :1;
[; ;pic16f1709.h: 12007: unsigned D2N :1;
[; ;pic16f1709.h: 12008: unsigned D2T :1;
[; ;pic16f1709.h: 12009: unsigned D3N :1;
[; ;pic16f1709.h: 12010: unsigned D3T :1;
[; ;pic16f1709.h: 12011: unsigned D4N :1;
[; ;pic16f1709.h: 12012: unsigned D4T :1;
[; ;pic16f1709.h: 12013: };
[; ;pic16f1709.h: 12014: } CLC3GLS2bits_t;
[; ;pic16f1709.h: 12015: extern volatile CLC3GLS2bits_t CLC3GLS2bits @ 0xF2C;
[; ;pic16f1709.h: 12100: extern volatile unsigned char CLC3GLS3 @ 0xF2D;
"12102
[; ;pic16f1709.h: 12102: asm("CLC3GLS3 equ 0F2Dh");
[; <" CLC3GLS3 equ 0F2Dh ;# ">
[; ;pic16f1709.h: 12105: typedef union {
[; ;pic16f1709.h: 12106: struct {
[; ;pic16f1709.h: 12107: unsigned LC3G4D1N :1;
[; ;pic16f1709.h: 12108: unsigned LC3G4D1T :1;
[; ;pic16f1709.h: 12109: unsigned LC3G4D2N :1;
[; ;pic16f1709.h: 12110: unsigned LC3G4D2T :1;
[; ;pic16f1709.h: 12111: unsigned LC3G4D3N :1;
[; ;pic16f1709.h: 12112: unsigned LC3G4D3T :1;
[; ;pic16f1709.h: 12113: unsigned LC3G4D4N :1;
[; ;pic16f1709.h: 12114: unsigned LC3G4D4T :1;
[; ;pic16f1709.h: 12115: };
[; ;pic16f1709.h: 12116: struct {
[; ;pic16f1709.h: 12117: unsigned G4D1N :1;
[; ;pic16f1709.h: 12118: unsigned G4D1T :1;
[; ;pic16f1709.h: 12119: unsigned G4D2N :1;
[; ;pic16f1709.h: 12120: unsigned G4D2T :1;
[; ;pic16f1709.h: 12121: unsigned G4D3N :1;
[; ;pic16f1709.h: 12122: unsigned G4D3T :1;
[; ;pic16f1709.h: 12123: unsigned G4D4N :1;
[; ;pic16f1709.h: 12124: unsigned G4D4T :1;
[; ;pic16f1709.h: 12125: };
[; ;pic16f1709.h: 12126: } CLC3GLS3bits_t;
[; ;pic16f1709.h: 12127: extern volatile CLC3GLS3bits_t CLC3GLS3bits @ 0xF2D;
[; ;pic16f1709.h: 12212: extern volatile unsigned char ICDBK0H @ 0xF9E;
"12214
[; ;pic16f1709.h: 12214: asm("ICDBK0H equ 0F9Eh");
[; <" ICDBK0H equ 0F9Eh ;# ">
[; ;pic16f1709.h: 12217: typedef union {
[; ;pic16f1709.h: 12218: struct {
[; ;pic16f1709.h: 12219: unsigned BKA8 :1;
[; ;pic16f1709.h: 12220: unsigned BKA9 :1;
[; ;pic16f1709.h: 12221: unsigned BKA10 :1;
[; ;pic16f1709.h: 12222: unsigned BKA11 :1;
[; ;pic16f1709.h: 12223: unsigned BKA12 :1;
[; ;pic16f1709.h: 12224: unsigned BKA13 :1;
[; ;pic16f1709.h: 12225: unsigned BKA14 :1;
[; ;pic16f1709.h: 12226: };
[; ;pic16f1709.h: 12227: } ICDBK0Hbits_t;
[; ;pic16f1709.h: 12228: extern volatile ICDBK0Hbits_t ICDBK0Hbits @ 0xF9E;
[; ;pic16f1709.h: 12268: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"12270
[; ;pic16f1709.h: 12270: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1709.h: 12273: typedef union {
[; ;pic16f1709.h: 12274: struct {
[; ;pic16f1709.h: 12275: unsigned C_SHAD :1;
[; ;pic16f1709.h: 12276: unsigned DC_SHAD :1;
[; ;pic16f1709.h: 12277: unsigned Z_SHAD :1;
[; ;pic16f1709.h: 12278: };
[; ;pic16f1709.h: 12279: } STATUS_SHADbits_t;
[; ;pic16f1709.h: 12280: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1709.h: 12300: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"12302
[; ;pic16f1709.h: 12302: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1709.h: 12305: typedef union {
[; ;pic16f1709.h: 12306: struct {
[; ;pic16f1709.h: 12307: unsigned WREG_SHAD :8;
[; ;pic16f1709.h: 12308: };
[; ;pic16f1709.h: 12309: } WREG_SHADbits_t;
[; ;pic16f1709.h: 12310: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1709.h: 12320: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"12322
[; ;pic16f1709.h: 12322: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1709.h: 12325: typedef union {
[; ;pic16f1709.h: 12326: struct {
[; ;pic16f1709.h: 12327: unsigned BSR_SHAD :5;
[; ;pic16f1709.h: 12328: };
[; ;pic16f1709.h: 12329: } BSR_SHADbits_t;
[; ;pic16f1709.h: 12330: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1709.h: 12340: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"12342
[; ;pic16f1709.h: 12342: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1709.h: 12345: typedef union {
[; ;pic16f1709.h: 12346: struct {
[; ;pic16f1709.h: 12347: unsigned PCLATH_SHAD :7;
[; ;pic16f1709.h: 12348: };
[; ;pic16f1709.h: 12349: } PCLATH_SHADbits_t;
[; ;pic16f1709.h: 12350: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1709.h: 12360: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"12362
[; ;pic16f1709.h: 12362: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1709.h: 12365: typedef union {
[; ;pic16f1709.h: 12366: struct {
[; ;pic16f1709.h: 12367: unsigned FSR0L_SHAD :8;
[; ;pic16f1709.h: 12368: };
[; ;pic16f1709.h: 12369: } FSR0L_SHADbits_t;
[; ;pic16f1709.h: 12370: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1709.h: 12380: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"12382
[; ;pic16f1709.h: 12382: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1709.h: 12385: typedef union {
[; ;pic16f1709.h: 12386: struct {
[; ;pic16f1709.h: 12387: unsigned FSR0H_SHAD :8;
[; ;pic16f1709.h: 12388: };
[; ;pic16f1709.h: 12389: } FSR0H_SHADbits_t;
[; ;pic16f1709.h: 12390: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1709.h: 12400: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"12402
[; ;pic16f1709.h: 12402: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1709.h: 12405: typedef union {
[; ;pic16f1709.h: 12406: struct {
[; ;pic16f1709.h: 12407: unsigned FSR1L_SHAD :8;
[; ;pic16f1709.h: 12408: };
[; ;pic16f1709.h: 12409: } FSR1L_SHADbits_t;
[; ;pic16f1709.h: 12410: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1709.h: 12420: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"12422
[; ;pic16f1709.h: 12422: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1709.h: 12425: typedef union {
[; ;pic16f1709.h: 12426: struct {
[; ;pic16f1709.h: 12427: unsigned FSR1H_SHAD :8;
[; ;pic16f1709.h: 12428: };
[; ;pic16f1709.h: 12429: } FSR1H_SHADbits_t;
[; ;pic16f1709.h: 12430: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1709.h: 12440: extern volatile unsigned char STKPTR @ 0xFED;
"12442
[; ;pic16f1709.h: 12442: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1709.h: 12445: typedef union {
[; ;pic16f1709.h: 12446: struct {
[; ;pic16f1709.h: 12447: unsigned STKPTR :5;
[; ;pic16f1709.h: 12448: };
[; ;pic16f1709.h: 12449: } STKPTRbits_t;
[; ;pic16f1709.h: 12450: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1709.h: 12460: extern volatile unsigned char TOSL @ 0xFEE;
"12462
[; ;pic16f1709.h: 12462: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1709.h: 12465: typedef union {
[; ;pic16f1709.h: 12466: struct {
[; ;pic16f1709.h: 12467: unsigned TOSL :8;
[; ;pic16f1709.h: 12468: };
[; ;pic16f1709.h: 12469: } TOSLbits_t;
[; ;pic16f1709.h: 12470: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1709.h: 12480: extern volatile unsigned char TOSH @ 0xFEF;
"12482
[; ;pic16f1709.h: 12482: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1709.h: 12485: typedef union {
[; ;pic16f1709.h: 12486: struct {
[; ;pic16f1709.h: 12487: unsigned TOSH :7;
[; ;pic16f1709.h: 12488: };
[; ;pic16f1709.h: 12489: } TOSHbits_t;
[; ;pic16f1709.h: 12490: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1709.h: 12505: extern volatile __bit ABDEN @ (((unsigned) &BAUD1CON)*8) + 0;
[; ;pic16f1709.h: 12507: extern volatile __bit ABDOVF @ (((unsigned) &BAUD1CON)*8) + 7;
[; ;pic16f1709.h: 12509: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16f1709.h: 12511: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16f1709.h: 12513: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16f1709.h: 12515: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16f1709.h: 12517: extern volatile __bit ADD0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic16f1709.h: 12519: extern volatile __bit ADD1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic16f1709.h: 12521: extern volatile __bit ADD2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic16f1709.h: 12523: extern volatile __bit ADD3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic16f1709.h: 12525: extern volatile __bit ADD4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic16f1709.h: 12527: extern volatile __bit ADD5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic16f1709.h: 12529: extern volatile __bit ADD6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic16f1709.h: 12531: extern volatile __bit ADD7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic16f1709.h: 12533: extern volatile __bit ADDEN @ (((unsigned) &RC1STA)*8) + 3;
[; ;pic16f1709.h: 12535: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1709.h: 12537: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1709.h: 12539: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1709.h: 12541: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1709.h: 12543: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1709.h: 12545: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1709.h: 12547: extern volatile __bit ADNREF @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic16f1709.h: 12549: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1709.h: 12551: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1709.h: 12553: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1709.h: 12555: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16f1709.h: 12557: extern volatile __bit ANS5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic16f1709.h: 12559: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1709.h: 12561: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1709.h: 12563: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1709.h: 12565: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1709.h: 12567: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic16f1709.h: 12569: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic16f1709.h: 12571: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f1709.h: 12573: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f1709.h: 12575: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f1709.h: 12577: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f1709.h: 12579: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic16f1709.h: 12581: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic16f1709.h: 12583: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1709.h: 12585: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1709.h: 12587: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16f1709.h: 12589: extern volatile __bit BKA10 @ (((unsigned) &ICDBK0H)*8) + 2;
[; ;pic16f1709.h: 12591: extern volatile __bit BKA11 @ (((unsigned) &ICDBK0H)*8) + 3;
[; ;pic16f1709.h: 12593: extern volatile __bit BKA12 @ (((unsigned) &ICDBK0H)*8) + 4;
[; ;pic16f1709.h: 12595: extern volatile __bit BKA13 @ (((unsigned) &ICDBK0H)*8) + 5;
[; ;pic16f1709.h: 12597: extern volatile __bit BKA14 @ (((unsigned) &ICDBK0H)*8) + 6;
[; ;pic16f1709.h: 12599: extern volatile __bit BKA8 @ (((unsigned) &ICDBK0H)*8) + 0;
[; ;pic16f1709.h: 12601: extern volatile __bit BKA9 @ (((unsigned) &ICDBK0H)*8) + 1;
[; ;pic16f1709.h: 12603: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16f1709.h: 12605: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic16f1709.h: 12607: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1709.h: 12609: extern volatile __bit BRG16 @ (((unsigned) &BAUD1CON)*8) + 3;
[; ;pic16f1709.h: 12611: extern volatile __bit BRGH @ (((unsigned) &TX1STA)*8) + 2;
[; ;pic16f1709.h: 12613: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1709.h: 12615: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1709.h: 12617: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1709.h: 12619: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1709.h: 12621: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1709.h: 12623: extern volatile __bit BUF0 @ (((unsigned) &SSP1BUF)*8) + 0;
[; ;pic16f1709.h: 12625: extern volatile __bit BUF1 @ (((unsigned) &SSP1BUF)*8) + 1;
[; ;pic16f1709.h: 12627: extern volatile __bit BUF2 @ (((unsigned) &SSP1BUF)*8) + 2;
[; ;pic16f1709.h: 12629: extern volatile __bit BUF3 @ (((unsigned) &SSP1BUF)*8) + 3;
[; ;pic16f1709.h: 12631: extern volatile __bit BUF4 @ (((unsigned) &SSP1BUF)*8) + 4;
[; ;pic16f1709.h: 12633: extern volatile __bit BUF5 @ (((unsigned) &SSP1BUF)*8) + 5;
[; ;pic16f1709.h: 12635: extern volatile __bit BUF6 @ (((unsigned) &SSP1BUF)*8) + 6;
[; ;pic16f1709.h: 12637: extern volatile __bit BUF7 @ (((unsigned) &SSP1BUF)*8) + 7;
[; ;pic16f1709.h: 12639: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f1709.h: 12641: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1709.h: 12643: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1709.h: 12645: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f1709.h: 12647: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f1709.h: 12649: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f1709.h: 12651: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f1709.h: 12653: extern volatile __bit C1NCH2 @ (((unsigned) &CM1CON1)*8) + 2;
[; ;pic16f1709.h: 12655: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f1709.h: 12657: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f1709.h: 12659: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 3;
[; ;pic16f1709.h: 12661: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f1709.h: 12663: extern volatile __bit C1PCH2 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f1709.h: 12665: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f1709.h: 12667: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f1709.h: 12669: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f1709.h: 12671: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS)*8) + 0;
[; ;pic16f1709.h: 12673: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS)*8) + 1;
[; ;pic16f1709.h: 12675: extern volatile __bit C1ZLF @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic16f1709.h: 12677: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f1709.h: 12679: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1709.h: 12681: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1709.h: 12683: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f1709.h: 12685: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f1709.h: 12687: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f1709.h: 12689: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f1709.h: 12691: extern volatile __bit C2NCH2 @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic16f1709.h: 12693: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f1709.h: 12695: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f1709.h: 12697: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 3;
[; ;pic16f1709.h: 12699: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f1709.h: 12701: extern volatile __bit C2PCH2 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f1709.h: 12703: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f1709.h: 12705: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f1709.h: 12707: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f1709.h: 12709: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS)*8) + 2;
[; ;pic16f1709.h: 12711: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS)*8) + 3;
[; ;pic16f1709.h: 12713: extern volatile __bit C2ZLF @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic16f1709.h: 12715: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1709.h: 12717: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1709.h: 12719: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1709.h: 12721: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16f1709.h: 12723: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16f1709.h: 12725: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16f1709.h: 12727: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16f1709.h: 12729: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1709.h: 12731: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1709.h: 12733: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16f1709.h: 12735: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16f1709.h: 12737: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16f1709.h: 12739: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16f1709.h: 12741: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16f1709.h: 12743: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16f1709.h: 12745: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1709.h: 12747: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1709.h: 12749: extern volatile __bit CCPIE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1709.h: 12751: extern volatile __bit CCPIF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1709.h: 12753: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f1709.h: 12755: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f1709.h: 12757: extern volatile __bit CFGS @ (((unsigned) &PMCON1)*8) + 6;
[; ;pic16f1709.h: 12759: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1709.h: 12761: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1709.h: 12763: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1709.h: 12765: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1709.h: 12767: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1709.h: 12769: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16f1709.h: 12771: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic16f1709.h: 12773: extern volatile __bit CLC1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic16f1709.h: 12775: extern volatile __bit CLC1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic16f1709.h: 12777: extern volatile __bit CLC2IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1709.h: 12779: extern volatile __bit CLC2IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1709.h: 12781: extern volatile __bit CLC3IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic16f1709.h: 12783: extern volatile __bit CLC3IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic16f1709.h: 12785: extern volatile __bit COGIE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic16f1709.h: 12787: extern volatile __bit COGIF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic16f1709.h: 12789: extern volatile __bit CREN @ (((unsigned) &RC1STA)*8) + 4;
[; ;pic16f1709.h: 12791: extern volatile __bit CSRC @ (((unsigned) &TX1STA)*8) + 7;
[; ;pic16f1709.h: 12793: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1709.h: 12795: extern volatile __bit DAC1EN @ (((unsigned) &DAC1CON0)*8) + 7;
[; ;pic16f1709.h: 12797: extern volatile __bit DAC1NSS @ (((unsigned) &DAC1CON0)*8) + 0;
[; ;pic16f1709.h: 12799: extern volatile __bit DAC1OE1 @ (((unsigned) &DAC1CON0)*8) + 5;
[; ;pic16f1709.h: 12801: extern volatile __bit DAC1OE2 @ (((unsigned) &DAC1CON0)*8) + 4;
[; ;pic16f1709.h: 12803: extern volatile __bit DAC1PSS0 @ (((unsigned) &DAC1CON0)*8) + 2;
[; ;pic16f1709.h: 12805: extern volatile __bit DAC1PSS1 @ (((unsigned) &DAC1CON0)*8) + 3;
[; ;pic16f1709.h: 12807: extern volatile __bit DAC1R0 @ (((unsigned) &DAC1CON1)*8) + 0;
[; ;pic16f1709.h: 12809: extern volatile __bit DAC1R1 @ (((unsigned) &DAC1CON1)*8) + 1;
[; ;pic16f1709.h: 12811: extern volatile __bit DAC1R2 @ (((unsigned) &DAC1CON1)*8) + 2;
[; ;pic16f1709.h: 12813: extern volatile __bit DAC1R3 @ (((unsigned) &DAC1CON1)*8) + 3;
[; ;pic16f1709.h: 12815: extern volatile __bit DAC1R4 @ (((unsigned) &DAC1CON1)*8) + 4;
[; ;pic16f1709.h: 12817: extern volatile __bit DAC1R5 @ (((unsigned) &DAC1CON1)*8) + 5;
[; ;pic16f1709.h: 12819: extern volatile __bit DAC1R6 @ (((unsigned) &DAC1CON1)*8) + 6;
[; ;pic16f1709.h: 12821: extern volatile __bit DAC1R7 @ (((unsigned) &DAC1CON1)*8) + 7;
[; ;pic16f1709.h: 12823: extern volatile __bit DACEN @ (((unsigned) &DAC1CON0)*8) + 7;
[; ;pic16f1709.h: 12825: extern volatile __bit DACNSS @ (((unsigned) &DAC1CON0)*8) + 0;
[; ;pic16f1709.h: 12827: extern volatile __bit DACOE0 @ (((unsigned) &DAC1CON0)*8) + 4;
[; ;pic16f1709.h: 12829: extern volatile __bit DACOE1 @ (((unsigned) &DAC1CON0)*8) + 5;
[; ;pic16f1709.h: 12831: extern volatile __bit DACPSS0 @ (((unsigned) &DAC1CON0)*8) + 2;
[; ;pic16f1709.h: 12833: extern volatile __bit DACPSS1 @ (((unsigned) &DAC1CON0)*8) + 3;
[; ;pic16f1709.h: 12835: extern volatile __bit DACR0 @ (((unsigned) &DAC1CON1)*8) + 0;
[; ;pic16f1709.h: 12837: extern volatile __bit DACR1 @ (((unsigned) &DAC1CON1)*8) + 1;
[; ;pic16f1709.h: 12839: extern volatile __bit DACR2 @ (((unsigned) &DAC1CON1)*8) + 2;
[; ;pic16f1709.h: 12841: extern volatile __bit DACR3 @ (((unsigned) &DAC1CON1)*8) + 3;
[; ;pic16f1709.h: 12843: extern volatile __bit DACR4 @ (((unsigned) &DAC1CON1)*8) + 4;
[; ;pic16f1709.h: 12845: extern volatile __bit DACR5 @ (((unsigned) &DAC1CON1)*8) + 5;
[; ;pic16f1709.h: 12847: extern volatile __bit DACR6 @ (((unsigned) &DAC1CON1)*8) + 6;
[; ;pic16f1709.h: 12849: extern volatile __bit DACR7 @ (((unsigned) &DAC1CON1)*8) + 7;
[; ;pic16f1709.h: 12851: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1709.h: 12853: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1709.h: 12855: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1709.h: 12857: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1709.h: 12859: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1709.h: 12861: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1709.h: 12863: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16f1709.h: 12865: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16f1709.h: 12867: extern volatile __bit FERR @ (((unsigned) &RC1STA)*8) + 2;
[; ;pic16f1709.h: 12869: extern volatile __bit FREE @ (((unsigned) &PMCON1)*8) + 4;
[; ;pic16f1709.h: 12871: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1709.h: 12873: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1709.h: 12875: extern volatile __bit G1ARSEN @ (((unsigned) &COG1ASD0)*8) + 6;
[; ;pic16f1709.h: 12877: extern volatile __bit G1AS0E @ (((unsigned) &COG1ASD1)*8) + 0;
[; ;pic16f1709.h: 12879: extern volatile __bit G1AS1E @ (((unsigned) &COG1ASD1)*8) + 1;
[; ;pic16f1709.h: 12881: extern volatile __bit G1AS2E @ (((unsigned) &COG1ASD1)*8) + 2;
[; ;pic16f1709.h: 12883: extern volatile __bit G1AS3E @ (((unsigned) &COG1ASD1)*8) + 3;
[; ;pic16f1709.h: 12885: extern volatile __bit G1ASDAC0 @ (((unsigned) &COG1ASD0)*8) + 2;
[; ;pic16f1709.h: 12887: extern volatile __bit G1ASDAC1 @ (((unsigned) &COG1ASD0)*8) + 3;
[; ;pic16f1709.h: 12889: extern volatile __bit G1ASDBD0 @ (((unsigned) &COG1ASD0)*8) + 4;
[; ;pic16f1709.h: 12891: extern volatile __bit G1ASDBD1 @ (((unsigned) &COG1ASD0)*8) + 5;
[; ;pic16f1709.h: 12893: extern volatile __bit G1ASE @ (((unsigned) &COG1ASD0)*8) + 7;
[; ;pic16f1709.h: 12895: extern volatile __bit G1BLKF0 @ (((unsigned) &COG1BLKF)*8) + 0;
[; ;pic16f1709.h: 12897: extern volatile __bit G1BLKF1 @ (((unsigned) &COG1BLKF)*8) + 1;
[; ;pic16f1709.h: 12899: extern volatile __bit G1BLKF2 @ (((unsigned) &COG1BLKF)*8) + 2;
[; ;pic16f1709.h: 12901: extern volatile __bit G1BLKF3 @ (((unsigned) &COG1BLKF)*8) + 3;
[; ;pic16f1709.h: 12903: extern volatile __bit G1BLKF4 @ (((unsigned) &COG1BLKF)*8) + 4;
[; ;pic16f1709.h: 12905: extern volatile __bit G1BLKF5 @ (((unsigned) &COG1BLKF)*8) + 5;
[; ;pic16f1709.h: 12907: extern volatile __bit G1BLKR0 @ (((unsigned) &COG1BLKR)*8) + 0;
[; ;pic16f1709.h: 12909: extern volatile __bit G1BLKR1 @ (((unsigned) &COG1BLKR)*8) + 1;
[; ;pic16f1709.h: 12911: extern volatile __bit G1BLKR2 @ (((unsigned) &COG1BLKR)*8) + 2;
[; ;pic16f1709.h: 12913: extern volatile __bit G1BLKR3 @ (((unsigned) &COG1BLKR)*8) + 3;
[; ;pic16f1709.h: 12915: extern volatile __bit G1BLKR4 @ (((unsigned) &COG1BLKR)*8) + 4;
[; ;pic16f1709.h: 12917: extern volatile __bit G1BLKR5 @ (((unsigned) &COG1BLKR)*8) + 5;
[; ;pic16f1709.h: 12919: extern volatile __bit G1CS0 @ (((unsigned) &COG1CON0)*8) + 3;
[; ;pic16f1709.h: 12921: extern volatile __bit G1CS1 @ (((unsigned) &COG1CON0)*8) + 4;
[; ;pic16f1709.h: 12923: extern volatile __bit G1DBF0 @ (((unsigned) &COG1DBF)*8) + 0;
[; ;pic16f1709.h: 12925: extern volatile __bit G1DBF1 @ (((unsigned) &COG1DBF)*8) + 1;
[; ;pic16f1709.h: 12927: extern volatile __bit G1DBF2 @ (((unsigned) &COG1DBF)*8) + 2;
[; ;pic16f1709.h: 12929: extern volatile __bit G1DBF3 @ (((unsigned) &COG1DBF)*8) + 3;
[; ;pic16f1709.h: 12931: extern volatile __bit G1DBF4 @ (((unsigned) &COG1DBF)*8) + 4;
[; ;pic16f1709.h: 12933: extern volatile __bit G1DBF5 @ (((unsigned) &COG1DBF)*8) + 5;
[; ;pic16f1709.h: 12935: extern volatile __bit G1DBR0 @ (((unsigned) &COG1DBR)*8) + 0;
[; ;pic16f1709.h: 12937: extern volatile __bit G1DBR1 @ (((unsigned) &COG1DBR)*8) + 1;
[; ;pic16f1709.h: 12939: extern volatile __bit G1DBR2 @ (((unsigned) &COG1DBR)*8) + 2;
[; ;pic16f1709.h: 12941: extern volatile __bit G1DBR3 @ (((unsigned) &COG1DBR)*8) + 3;
[; ;pic16f1709.h: 12943: extern volatile __bit G1DBR4 @ (((unsigned) &COG1DBR)*8) + 4;
[; ;pic16f1709.h: 12945: extern volatile __bit G1DBR5 @ (((unsigned) &COG1DBR)*8) + 5;
[; ;pic16f1709.h: 12947: extern volatile __bit G1EN @ (((unsigned) &COG1CON0)*8) + 7;
[; ;pic16f1709.h: 12949: extern volatile __bit G1FDBS @ (((unsigned) &COG1CON1)*8) + 6;
[; ;pic16f1709.h: 12951: extern volatile __bit G1FIS0 @ (((unsigned) &COG1FIS)*8) + 0;
[; ;pic16f1709.h: 12953: extern volatile __bit G1FIS1 @ (((unsigned) &COG1FIS)*8) + 1;
[; ;pic16f1709.h: 12955: extern volatile __bit G1FIS2 @ (((unsigned) &COG1FIS)*8) + 2;
[; ;pic16f1709.h: 12957: extern volatile __bit G1FIS3 @ (((unsigned) &COG1FIS)*8) + 3;
[; ;pic16f1709.h: 12959: extern volatile __bit G1FIS4 @ (((unsigned) &COG1FIS)*8) + 4;
[; ;pic16f1709.h: 12961: extern volatile __bit G1FIS5 @ (((unsigned) &COG1FIS)*8) + 5;
[; ;pic16f1709.h: 12963: extern volatile __bit G1FIS6 @ (((unsigned) &COG1FIS)*8) + 6;
[; ;pic16f1709.h: 12965: extern volatile __bit G1FSIM0 @ (((unsigned) &COG1FSIM)*8) + 0;
[; ;pic16f1709.h: 12967: extern volatile __bit G1FSIM1 @ (((unsigned) &COG1FSIM)*8) + 1;
[; ;pic16f1709.h: 12969: extern volatile __bit G1FSIM2 @ (((unsigned) &COG1FSIM)*8) + 2;
[; ;pic16f1709.h: 12971: extern volatile __bit G1FSIM3 @ (((unsigned) &COG1FSIM)*8) + 3;
[; ;pic16f1709.h: 12973: extern volatile __bit G1FSIM4 @ (((unsigned) &COG1FSIM)*8) + 4;
[; ;pic16f1709.h: 12975: extern volatile __bit G1FSIM5 @ (((unsigned) &COG1FSIM)*8) + 5;
[; ;pic16f1709.h: 12977: extern volatile __bit G1FSIM6 @ (((unsigned) &COG1FSIM)*8) + 6;
[; ;pic16f1709.h: 12979: extern volatile __bit G1LD @ (((unsigned) &COG1CON0)*8) + 6;
[; ;pic16f1709.h: 12981: extern volatile __bit G1MD0 @ (((unsigned) &COG1CON0)*8) + 0;
[; ;pic16f1709.h: 12983: extern volatile __bit G1MD1 @ (((unsigned) &COG1CON0)*8) + 1;
[; ;pic16f1709.h: 12985: extern volatile __bit G1MD2 @ (((unsigned) &COG1CON0)*8) + 2;
[; ;pic16f1709.h: 12987: extern volatile __bit G1PHF0 @ (((unsigned) &COG1PHF)*8) + 0;
[; ;pic16f1709.h: 12989: extern volatile __bit G1PHF1 @ (((unsigned) &COG1PHF)*8) + 1;
[; ;pic16f1709.h: 12991: extern volatile __bit G1PHF2 @ (((unsigned) &COG1PHF)*8) + 2;
[; ;pic16f1709.h: 12993: extern volatile __bit G1PHF3 @ (((unsigned) &COG1PHF)*8) + 3;
[; ;pic16f1709.h: 12995: extern volatile __bit G1PHF4 @ (((unsigned) &COG1PHF)*8) + 4;
[; ;pic16f1709.h: 12997: extern volatile __bit G1PHF5 @ (((unsigned) &COG1PHF)*8) + 5;
[; ;pic16f1709.h: 12999: extern volatile __bit G1PHR0 @ (((unsigned) &COG1PHR)*8) + 0;
[; ;pic16f1709.h: 13001: extern volatile __bit G1PHR1 @ (((unsigned) &COG1PHR)*8) + 1;
[; ;pic16f1709.h: 13003: extern volatile __bit G1PHR2 @ (((unsigned) &COG1PHR)*8) + 2;
[; ;pic16f1709.h: 13005: extern volatile __bit G1PHR3 @ (((unsigned) &COG1PHR)*8) + 3;
[; ;pic16f1709.h: 13007: extern volatile __bit G1PHR4 @ (((unsigned) &COG1PHR)*8) + 4;
[; ;pic16f1709.h: 13009: extern volatile __bit G1PHR5 @ (((unsigned) &COG1PHR)*8) + 5;
[; ;pic16f1709.h: 13011: extern volatile __bit G1POLA @ (((unsigned) &COG1CON1)*8) + 0;
[; ;pic16f1709.h: 13013: extern volatile __bit G1POLB @ (((unsigned) &COG1CON1)*8) + 1;
[; ;pic16f1709.h: 13015: extern volatile __bit G1POLC @ (((unsigned) &COG1CON1)*8) + 2;
[; ;pic16f1709.h: 13017: extern volatile __bit G1POLD @ (((unsigned) &COG1CON1)*8) + 3;
[; ;pic16f1709.h: 13019: extern volatile __bit G1RDBS @ (((unsigned) &COG1CON1)*8) + 7;
[; ;pic16f1709.h: 13021: extern volatile __bit G1RIS0 @ (((unsigned) &COG1RIS)*8) + 0;
[; ;pic16f1709.h: 13023: extern volatile __bit G1RIS1 @ (((unsigned) &COG1RIS)*8) + 1;
[; ;pic16f1709.h: 13025: extern volatile __bit G1RIS2 @ (((unsigned) &COG1RIS)*8) + 2;
[; ;pic16f1709.h: 13027: extern volatile __bit G1RIS3 @ (((unsigned) &COG1RIS)*8) + 3;
[; ;pic16f1709.h: 13029: extern volatile __bit G1RIS4 @ (((unsigned) &COG1RIS)*8) + 4;
[; ;pic16f1709.h: 13031: extern volatile __bit G1RIS5 @ (((unsigned) &COG1RIS)*8) + 5;
[; ;pic16f1709.h: 13033: extern volatile __bit G1RIS6 @ (((unsigned) &COG1RIS)*8) + 6;
[; ;pic16f1709.h: 13035: extern volatile __bit G1RSIM0 @ (((unsigned) &COG1RSIM)*8) + 0;
[; ;pic16f1709.h: 13037: extern volatile __bit G1RSIM1 @ (((unsigned) &COG1RSIM)*8) + 1;
[; ;pic16f1709.h: 13039: extern volatile __bit G1RSIM2 @ (((unsigned) &COG1RSIM)*8) + 2;
[; ;pic16f1709.h: 13041: extern volatile __bit G1RSIM3 @ (((unsigned) &COG1RSIM)*8) + 3;
[; ;pic16f1709.h: 13043: extern volatile __bit G1RSIM4 @ (((unsigned) &COG1RSIM)*8) + 4;
[; ;pic16f1709.h: 13045: extern volatile __bit G1RSIM5 @ (((unsigned) &COG1RSIM)*8) + 5;
[; ;pic16f1709.h: 13047: extern volatile __bit G1RSIM6 @ (((unsigned) &COG1RSIM)*8) + 6;
[; ;pic16f1709.h: 13049: extern volatile __bit G1SDATA @ (((unsigned) &COG1STR)*8) + 4;
[; ;pic16f1709.h: 13051: extern volatile __bit G1SDATB @ (((unsigned) &COG1STR)*8) + 5;
[; ;pic16f1709.h: 13053: extern volatile __bit G1SDATC @ (((unsigned) &COG1STR)*8) + 6;
[; ;pic16f1709.h: 13055: extern volatile __bit G1SDATD @ (((unsigned) &COG1STR)*8) + 7;
[; ;pic16f1709.h: 13057: extern volatile __bit G1STRA @ (((unsigned) &COG1STR)*8) + 0;
[; ;pic16f1709.h: 13059: extern volatile __bit G1STRB @ (((unsigned) &COG1STR)*8) + 1;
[; ;pic16f1709.h: 13061: extern volatile __bit G1STRC @ (((unsigned) &COG1STR)*8) + 2;
[; ;pic16f1709.h: 13063: extern volatile __bit G1STRD @ (((unsigned) &COG1STR)*8) + 3;
[; ;pic16f1709.h: 13065: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16f1709.h: 13067: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1709.h: 13069: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1709.h: 13071: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1709.h: 13073: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic16f1709.h: 13075: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1709.h: 13077: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1709.h: 13079: extern volatile __bit INLVLA0 @ (((unsigned) &INLVLA)*8) + 0;
[; ;pic16f1709.h: 13081: extern volatile __bit INLVLA1 @ (((unsigned) &INLVLA)*8) + 1;
[; ;pic16f1709.h: 13083: extern volatile __bit INLVLA2 @ (((unsigned) &INLVLA)*8) + 2;
[; ;pic16f1709.h: 13085: extern volatile __bit INLVLA3 @ (((unsigned) &INLVLA)*8) + 3;
[; ;pic16f1709.h: 13087: extern volatile __bit INLVLA4 @ (((unsigned) &INLVLA)*8) + 4;
[; ;pic16f1709.h: 13089: extern volatile __bit INLVLA5 @ (((unsigned) &INLVLA)*8) + 5;
[; ;pic16f1709.h: 13091: extern volatile __bit INLVLB4 @ (((unsigned) &INLVLB)*8) + 4;
[; ;pic16f1709.h: 13093: extern volatile __bit INLVLB5 @ (((unsigned) &INLVLB)*8) + 5;
[; ;pic16f1709.h: 13095: extern volatile __bit INLVLB6 @ (((unsigned) &INLVLB)*8) + 6;
[; ;pic16f1709.h: 13097: extern volatile __bit INLVLB7 @ (((unsigned) &INLVLB)*8) + 7;
[; ;pic16f1709.h: 13099: extern volatile __bit INLVLC0 @ (((unsigned) &INLVLC)*8) + 0;
[; ;pic16f1709.h: 13101: extern volatile __bit INLVLC1 @ (((unsigned) &INLVLC)*8) + 1;
[; ;pic16f1709.h: 13103: extern volatile __bit INLVLC2 @ (((unsigned) &INLVLC)*8) + 2;
[; ;pic16f1709.h: 13105: extern volatile __bit INLVLC3 @ (((unsigned) &INLVLC)*8) + 3;
[; ;pic16f1709.h: 13107: extern volatile __bit INLVLC4 @ (((unsigned) &INLVLC)*8) + 4;
[; ;pic16f1709.h: 13109: extern volatile __bit INLVLC5 @ (((unsigned) &INLVLC)*8) + 5;
[; ;pic16f1709.h: 13111: extern volatile __bit INLVLC6 @ (((unsigned) &INLVLC)*8) + 6;
[; ;pic16f1709.h: 13113: extern volatile __bit INLVLC7 @ (((unsigned) &INLVLC)*8) + 7;
[; ;pic16f1709.h: 13115: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1709.h: 13117: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1709.h: 13119: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1709.h: 13121: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16f1709.h: 13123: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16f1709.h: 13125: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16f1709.h: 13127: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16f1709.h: 13129: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16f1709.h: 13131: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16f1709.h: 13133: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16f1709.h: 13135: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16f1709.h: 13137: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16f1709.h: 13139: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16f1709.h: 13141: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16f1709.h: 13143: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16f1709.h: 13145: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16f1709.h: 13147: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16f1709.h: 13149: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16f1709.h: 13151: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16f1709.h: 13153: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16f1709.h: 13155: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16f1709.h: 13157: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic16f1709.h: 13159: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic16f1709.h: 13161: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic16f1709.h: 13163: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic16f1709.h: 13165: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic16f1709.h: 13167: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic16f1709.h: 13169: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic16f1709.h: 13171: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic16f1709.h: 13173: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic16f1709.h: 13175: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic16f1709.h: 13177: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic16f1709.h: 13179: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic16f1709.h: 13181: extern volatile __bit IOCCF0 @ (((unsigned) &IOCCF)*8) + 0;
[; ;pic16f1709.h: 13183: extern volatile __bit IOCCF1 @ (((unsigned) &IOCCF)*8) + 1;
[; ;pic16f1709.h: 13185: extern volatile __bit IOCCF2 @ (((unsigned) &IOCCF)*8) + 2;
[; ;pic16f1709.h: 13187: extern volatile __bit IOCCF3 @ (((unsigned) &IOCCF)*8) + 3;
[; ;pic16f1709.h: 13189: extern volatile __bit IOCCF4 @ (((unsigned) &IOCCF)*8) + 4;
[; ;pic16f1709.h: 13191: extern volatile __bit IOCCF5 @ (((unsigned) &IOCCF)*8) + 5;
[; ;pic16f1709.h: 13193: extern volatile __bit IOCCF6 @ (((unsigned) &IOCCF)*8) + 6;
[; ;pic16f1709.h: 13195: extern volatile __bit IOCCF7 @ (((unsigned) &IOCCF)*8) + 7;
[; ;pic16f1709.h: 13197: extern volatile __bit IOCCN0 @ (((unsigned) &IOCCN)*8) + 0;
[; ;pic16f1709.h: 13199: extern volatile __bit IOCCN1 @ (((unsigned) &IOCCN)*8) + 1;
[; ;pic16f1709.h: 13201: extern volatile __bit IOCCN2 @ (((unsigned) &IOCCN)*8) + 2;
[; ;pic16f1709.h: 13203: extern volatile __bit IOCCN3 @ (((unsigned) &IOCCN)*8) + 3;
[; ;pic16f1709.h: 13205: extern volatile __bit IOCCN4 @ (((unsigned) &IOCCN)*8) + 4;
[; ;pic16f1709.h: 13207: extern volatile __bit IOCCN5 @ (((unsigned) &IOCCN)*8) + 5;
[; ;pic16f1709.h: 13209: extern volatile __bit IOCCN6 @ (((unsigned) &IOCCN)*8) + 6;
[; ;pic16f1709.h: 13211: extern volatile __bit IOCCN7 @ (((unsigned) &IOCCN)*8) + 7;
[; ;pic16f1709.h: 13213: extern volatile __bit IOCCP0 @ (((unsigned) &IOCCP)*8) + 0;
[; ;pic16f1709.h: 13215: extern volatile __bit IOCCP1 @ (((unsigned) &IOCCP)*8) + 1;
[; ;pic16f1709.h: 13217: extern volatile __bit IOCCP2 @ (((unsigned) &IOCCP)*8) + 2;
[; ;pic16f1709.h: 13219: extern volatile __bit IOCCP3 @ (((unsigned) &IOCCP)*8) + 3;
[; ;pic16f1709.h: 13221: extern volatile __bit IOCCP4 @ (((unsigned) &IOCCP)*8) + 4;
[; ;pic16f1709.h: 13223: extern volatile __bit IOCCP5 @ (((unsigned) &IOCCP)*8) + 5;
[; ;pic16f1709.h: 13225: extern volatile __bit IOCCP6 @ (((unsigned) &IOCCP)*8) + 6;
[; ;pic16f1709.h: 13227: extern volatile __bit IOCCP7 @ (((unsigned) &IOCCP)*8) + 7;
[; ;pic16f1709.h: 13229: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1709.h: 13231: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1709.h: 13233: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1709.h: 13235: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1709.h: 13237: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1709.h: 13239: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1709.h: 13241: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1709.h: 13243: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1709.h: 13245: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1709.h: 13247: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1709.h: 13249: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1709.h: 13251: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic16f1709.h: 13253: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic16f1709.h: 13255: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic16f1709.h: 13257: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic16f1709.h: 13259: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1709.h: 13261: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1709.h: 13263: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1709.h: 13265: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1709.h: 13267: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1709.h: 13269: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1709.h: 13271: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic16f1709.h: 13273: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic16f1709.h: 13275: extern volatile __bit LC1D1S0 @ (((unsigned) &CLC1SEL0)*8) + 0;
[; ;pic16f1709.h: 13277: extern volatile __bit LC1D1S1 @ (((unsigned) &CLC1SEL0)*8) + 1;
[; ;pic16f1709.h: 13279: extern volatile __bit LC1D1S2 @ (((unsigned) &CLC1SEL0)*8) + 2;
[; ;pic16f1709.h: 13281: extern volatile __bit LC1D1S3 @ (((unsigned) &CLC1SEL0)*8) + 3;
[; ;pic16f1709.h: 13283: extern volatile __bit LC1D1S4 @ (((unsigned) &CLC1SEL0)*8) + 4;
[; ;pic16f1709.h: 13285: extern volatile __bit LC1D2S0 @ (((unsigned) &CLC1SEL1)*8) + 0;
[; ;pic16f1709.h: 13287: extern volatile __bit LC1D2S1 @ (((unsigned) &CLC1SEL1)*8) + 1;
[; ;pic16f1709.h: 13289: extern volatile __bit LC1D2S2 @ (((unsigned) &CLC1SEL1)*8) + 2;
[; ;pic16f1709.h: 13291: extern volatile __bit LC1D2S3 @ (((unsigned) &CLC1SEL1)*8) + 3;
[; ;pic16f1709.h: 13293: extern volatile __bit LC1D2S4 @ (((unsigned) &CLC1SEL1)*8) + 4;
[; ;pic16f1709.h: 13295: extern volatile __bit LC1D3S0 @ (((unsigned) &CLC1SEL2)*8) + 0;
[; ;pic16f1709.h: 13297: extern volatile __bit LC1D3S1 @ (((unsigned) &CLC1SEL2)*8) + 1;
[; ;pic16f1709.h: 13299: extern volatile __bit LC1D3S2 @ (((unsigned) &CLC1SEL2)*8) + 2;
[; ;pic16f1709.h: 13301: extern volatile __bit LC1D3S3 @ (((unsigned) &CLC1SEL2)*8) + 3;
[; ;pic16f1709.h: 13303: extern volatile __bit LC1D3S4 @ (((unsigned) &CLC1SEL2)*8) + 4;
[; ;pic16f1709.h: 13305: extern volatile __bit LC1D4S0 @ (((unsigned) &CLC1SEL3)*8) + 0;
[; ;pic16f1709.h: 13307: extern volatile __bit LC1D4S1 @ (((unsigned) &CLC1SEL3)*8) + 1;
[; ;pic16f1709.h: 13309: extern volatile __bit LC1D4S2 @ (((unsigned) &CLC1SEL3)*8) + 2;
[; ;pic16f1709.h: 13311: extern volatile __bit LC1D4S3 @ (((unsigned) &CLC1SEL3)*8) + 3;
[; ;pic16f1709.h: 13313: extern volatile __bit LC1D4S4 @ (((unsigned) &CLC1SEL3)*8) + 4;
[; ;pic16f1709.h: 13315: extern volatile __bit LC1EN @ (((unsigned) &CLC1CON)*8) + 7;
[; ;pic16f1709.h: 13317: extern volatile __bit LC1G1D1N @ (((unsigned) &CLC1GLS0)*8) + 0;
[; ;pic16f1709.h: 13319: extern volatile __bit LC1G1D1T @ (((unsigned) &CLC1GLS0)*8) + 1;
[; ;pic16f1709.h: 13321: extern volatile __bit LC1G1D2N @ (((unsigned) &CLC1GLS0)*8) + 2;
[; ;pic16f1709.h: 13323: extern volatile __bit LC1G1D2T @ (((unsigned) &CLC1GLS0)*8) + 3;
[; ;pic16f1709.h: 13325: extern volatile __bit LC1G1D3N @ (((unsigned) &CLC1GLS0)*8) + 4;
[; ;pic16f1709.h: 13327: extern volatile __bit LC1G1D3T @ (((unsigned) &CLC1GLS0)*8) + 5;
[; ;pic16f1709.h: 13329: extern volatile __bit LC1G1D4N @ (((unsigned) &CLC1GLS0)*8) + 6;
[; ;pic16f1709.h: 13331: extern volatile __bit LC1G1D4T @ (((unsigned) &CLC1GLS0)*8) + 7;
[; ;pic16f1709.h: 13333: extern volatile __bit LC1G1POL @ (((unsigned) &CLC1POL)*8) + 0;
[; ;pic16f1709.h: 13335: extern volatile __bit LC1G2D1N @ (((unsigned) &CLC1GLS1)*8) + 0;
[; ;pic16f1709.h: 13337: extern volatile __bit LC1G2D1T @ (((unsigned) &CLC1GLS1)*8) + 1;
[; ;pic16f1709.h: 13339: extern volatile __bit LC1G2D2N @ (((unsigned) &CLC1GLS1)*8) + 2;
[; ;pic16f1709.h: 13341: extern volatile __bit LC1G2D2T @ (((unsigned) &CLC1GLS1)*8) + 3;
[; ;pic16f1709.h: 13343: extern volatile __bit LC1G2D3N @ (((unsigned) &CLC1GLS1)*8) + 4;
[; ;pic16f1709.h: 13345: extern volatile __bit LC1G2D3T @ (((unsigned) &CLC1GLS1)*8) + 5;
[; ;pic16f1709.h: 13347: extern volatile __bit LC1G2D4N @ (((unsigned) &CLC1GLS1)*8) + 6;
[; ;pic16f1709.h: 13349: extern volatile __bit LC1G2D4T @ (((unsigned) &CLC1GLS1)*8) + 7;
[; ;pic16f1709.h: 13351: extern volatile __bit LC1G2POL @ (((unsigned) &CLC1POL)*8) + 1;
[; ;pic16f1709.h: 13353: extern volatile __bit LC1G3D1N @ (((unsigned) &CLC1GLS2)*8) + 0;
[; ;pic16f1709.h: 13355: extern volatile __bit LC1G3D1T @ (((unsigned) &CLC1GLS2)*8) + 1;
[; ;pic16f1709.h: 13357: extern volatile __bit LC1G3D2N @ (((unsigned) &CLC1GLS2)*8) + 2;
[; ;pic16f1709.h: 13359: extern volatile __bit LC1G3D2T @ (((unsigned) &CLC1GLS2)*8) + 3;
[; ;pic16f1709.h: 13361: extern volatile __bit LC1G3D3N @ (((unsigned) &CLC1GLS2)*8) + 4;
[; ;pic16f1709.h: 13363: extern volatile __bit LC1G3D3T @ (((unsigned) &CLC1GLS2)*8) + 5;
[; ;pic16f1709.h: 13365: extern volatile __bit LC1G3D4N @ (((unsigned) &CLC1GLS2)*8) + 6;
[; ;pic16f1709.h: 13367: extern volatile __bit LC1G3D4T @ (((unsigned) &CLC1GLS2)*8) + 7;
[; ;pic16f1709.h: 13369: extern volatile __bit LC1G3POL @ (((unsigned) &CLC1POL)*8) + 2;
[; ;pic16f1709.h: 13371: extern volatile __bit LC1G4D1N @ (((unsigned) &CLC1GLS3)*8) + 0;
[; ;pic16f1709.h: 13373: extern volatile __bit LC1G4D1T @ (((unsigned) &CLC1GLS3)*8) + 1;
[; ;pic16f1709.h: 13375: extern volatile __bit LC1G4D2N @ (((unsigned) &CLC1GLS3)*8) + 2;
[; ;pic16f1709.h: 13377: extern volatile __bit LC1G4D2T @ (((unsigned) &CLC1GLS3)*8) + 3;
[; ;pic16f1709.h: 13379: extern volatile __bit LC1G4D3N @ (((unsigned) &CLC1GLS3)*8) + 4;
[; ;pic16f1709.h: 13381: extern volatile __bit LC1G4D3T @ (((unsigned) &CLC1GLS3)*8) + 5;
[; ;pic16f1709.h: 13383: extern volatile __bit LC1G4D4N @ (((unsigned) &CLC1GLS3)*8) + 6;
[; ;pic16f1709.h: 13385: extern volatile __bit LC1G4D4T @ (((unsigned) &CLC1GLS3)*8) + 7;
[; ;pic16f1709.h: 13387: extern volatile __bit LC1G4POL @ (((unsigned) &CLC1POL)*8) + 3;
[; ;pic16f1709.h: 13389: extern volatile __bit LC1INTN @ (((unsigned) &CLC1CON)*8) + 3;
[; ;pic16f1709.h: 13391: extern volatile __bit LC1INTP @ (((unsigned) &CLC1CON)*8) + 4;
[; ;pic16f1709.h: 13393: extern volatile __bit LC1MODE0 @ (((unsigned) &CLC1CON)*8) + 0;
[; ;pic16f1709.h: 13395: extern volatile __bit LC1MODE1 @ (((unsigned) &CLC1CON)*8) + 1;
[; ;pic16f1709.h: 13397: extern volatile __bit LC1MODE2 @ (((unsigned) &CLC1CON)*8) + 2;
[; ;pic16f1709.h: 13399: extern volatile __bit LC1OUT @ (((unsigned) &CLC1CON)*8) + 5;
[; ;pic16f1709.h: 13401: extern volatile __bit LC1POL @ (((unsigned) &CLC1POL)*8) + 7;
[; ;pic16f1709.h: 13403: extern volatile __bit LC2D1S0 @ (((unsigned) &CLC2SEL0)*8) + 0;
[; ;pic16f1709.h: 13405: extern volatile __bit LC2D1S1 @ (((unsigned) &CLC2SEL0)*8) + 1;
[; ;pic16f1709.h: 13407: extern volatile __bit LC2D1S2 @ (((unsigned) &CLC2SEL0)*8) + 2;
[; ;pic16f1709.h: 13409: extern volatile __bit LC2D1S3 @ (((unsigned) &CLC2SEL0)*8) + 3;
[; ;pic16f1709.h: 13411: extern volatile __bit LC2D1S4 @ (((unsigned) &CLC2SEL0)*8) + 4;
[; ;pic16f1709.h: 13413: extern volatile __bit LC2D2S0 @ (((unsigned) &CLC2SEL1)*8) + 0;
[; ;pic16f1709.h: 13415: extern volatile __bit LC2D2S1 @ (((unsigned) &CLC2SEL1)*8) + 1;
[; ;pic16f1709.h: 13417: extern volatile __bit LC2D2S2 @ (((unsigned) &CLC2SEL1)*8) + 2;
[; ;pic16f1709.h: 13419: extern volatile __bit LC2D2S3 @ (((unsigned) &CLC2SEL1)*8) + 3;
[; ;pic16f1709.h: 13421: extern volatile __bit LC2D2S4 @ (((unsigned) &CLC2SEL1)*8) + 4;
[; ;pic16f1709.h: 13423: extern volatile __bit LC2D3S0 @ (((unsigned) &CLC2SEL2)*8) + 0;
[; ;pic16f1709.h: 13425: extern volatile __bit LC2D3S1 @ (((unsigned) &CLC2SEL2)*8) + 1;
[; ;pic16f1709.h: 13427: extern volatile __bit LC2D3S2 @ (((unsigned) &CLC2SEL2)*8) + 2;
[; ;pic16f1709.h: 13429: extern volatile __bit LC2D3S3 @ (((unsigned) &CLC2SEL2)*8) + 3;
[; ;pic16f1709.h: 13431: extern volatile __bit LC2D3S4 @ (((unsigned) &CLC2SEL2)*8) + 4;
[; ;pic16f1709.h: 13433: extern volatile __bit LC2D4S0 @ (((unsigned) &CLC2SEL3)*8) + 0;
[; ;pic16f1709.h: 13435: extern volatile __bit LC2D4S1 @ (((unsigned) &CLC2SEL3)*8) + 1;
[; ;pic16f1709.h: 13437: extern volatile __bit LC2D4S2 @ (((unsigned) &CLC2SEL3)*8) + 2;
[; ;pic16f1709.h: 13439: extern volatile __bit LC2D4S3 @ (((unsigned) &CLC2SEL3)*8) + 3;
[; ;pic16f1709.h: 13441: extern volatile __bit LC2D4S4 @ (((unsigned) &CLC2SEL3)*8) + 4;
[; ;pic16f1709.h: 13443: extern volatile __bit LC2EN @ (((unsigned) &CLC2CON)*8) + 7;
[; ;pic16f1709.h: 13445: extern volatile __bit LC2G1D1N @ (((unsigned) &CLC2GLS0)*8) + 0;
[; ;pic16f1709.h: 13447: extern volatile __bit LC2G1D1T @ (((unsigned) &CLC2GLS0)*8) + 1;
[; ;pic16f1709.h: 13449: extern volatile __bit LC2G1D2N @ (((unsigned) &CLC2GLS0)*8) + 2;
[; ;pic16f1709.h: 13451: extern volatile __bit LC2G1D2T @ (((unsigned) &CLC2GLS0)*8) + 3;
[; ;pic16f1709.h: 13453: extern volatile __bit LC2G1D3N @ (((unsigned) &CLC2GLS0)*8) + 4;
[; ;pic16f1709.h: 13455: extern volatile __bit LC2G1D3T @ (((unsigned) &CLC2GLS0)*8) + 5;
[; ;pic16f1709.h: 13457: extern volatile __bit LC2G1D4N @ (((unsigned) &CLC2GLS0)*8) + 6;
[; ;pic16f1709.h: 13459: extern volatile __bit LC2G1D4T @ (((unsigned) &CLC2GLS0)*8) + 7;
[; ;pic16f1709.h: 13461: extern volatile __bit LC2G1POL @ (((unsigned) &CLC2POL)*8) + 0;
[; ;pic16f1709.h: 13463: extern volatile __bit LC2G2D1N @ (((unsigned) &CLC2GLS1)*8) + 0;
[; ;pic16f1709.h: 13465: extern volatile __bit LC2G2D1T @ (((unsigned) &CLC2GLS1)*8) + 1;
[; ;pic16f1709.h: 13467: extern volatile __bit LC2G2D2N @ (((unsigned) &CLC2GLS1)*8) + 2;
[; ;pic16f1709.h: 13469: extern volatile __bit LC2G2D2T @ (((unsigned) &CLC2GLS1)*8) + 3;
[; ;pic16f1709.h: 13471: extern volatile __bit LC2G2D3N @ (((unsigned) &CLC2GLS1)*8) + 4;
[; ;pic16f1709.h: 13473: extern volatile __bit LC2G2D3T @ (((unsigned) &CLC2GLS1)*8) + 5;
[; ;pic16f1709.h: 13475: extern volatile __bit LC2G2D4N @ (((unsigned) &CLC2GLS1)*8) + 6;
[; ;pic16f1709.h: 13477: extern volatile __bit LC2G2D4T @ (((unsigned) &CLC2GLS1)*8) + 7;
[; ;pic16f1709.h: 13479: extern volatile __bit LC2G2POL @ (((unsigned) &CLC2POL)*8) + 1;
[; ;pic16f1709.h: 13481: extern volatile __bit LC2G3D1N @ (((unsigned) &CLC2GLS2)*8) + 0;
[; ;pic16f1709.h: 13483: extern volatile __bit LC2G3D1T @ (((unsigned) &CLC2GLS2)*8) + 1;
[; ;pic16f1709.h: 13485: extern volatile __bit LC2G3D2N @ (((unsigned) &CLC2GLS2)*8) + 2;
[; ;pic16f1709.h: 13487: extern volatile __bit LC2G3D2T @ (((unsigned) &CLC2GLS2)*8) + 3;
[; ;pic16f1709.h: 13489: extern volatile __bit LC2G3D3N @ (((unsigned) &CLC2GLS2)*8) + 4;
[; ;pic16f1709.h: 13491: extern volatile __bit LC2G3D3T @ (((unsigned) &CLC2GLS2)*8) + 5;
[; ;pic16f1709.h: 13493: extern volatile __bit LC2G3D4N @ (((unsigned) &CLC2GLS2)*8) + 6;
[; ;pic16f1709.h: 13495: extern volatile __bit LC2G3D4T @ (((unsigned) &CLC2GLS2)*8) + 7;
[; ;pic16f1709.h: 13497: extern volatile __bit LC2G3POL @ (((unsigned) &CLC2POL)*8) + 2;
[; ;pic16f1709.h: 13499: extern volatile __bit LC2G4D1N @ (((unsigned) &CLC2GLS3)*8) + 0;
[; ;pic16f1709.h: 13501: extern volatile __bit LC2G4D1T @ (((unsigned) &CLC2GLS3)*8) + 1;
[; ;pic16f1709.h: 13503: extern volatile __bit LC2G4D2N @ (((unsigned) &CLC2GLS3)*8) + 2;
[; ;pic16f1709.h: 13505: extern volatile __bit LC2G4D2T @ (((unsigned) &CLC2GLS3)*8) + 3;
[; ;pic16f1709.h: 13507: extern volatile __bit LC2G4D3N @ (((unsigned) &CLC2GLS3)*8) + 4;
[; ;pic16f1709.h: 13509: extern volatile __bit LC2G4D3T @ (((unsigned) &CLC2GLS3)*8) + 5;
[; ;pic16f1709.h: 13511: extern volatile __bit LC2G4D4N @ (((unsigned) &CLC2GLS3)*8) + 6;
[; ;pic16f1709.h: 13513: extern volatile __bit LC2G4D4T @ (((unsigned) &CLC2GLS3)*8) + 7;
[; ;pic16f1709.h: 13515: extern volatile __bit LC2G4POL @ (((unsigned) &CLC2POL)*8) + 3;
[; ;pic16f1709.h: 13517: extern volatile __bit LC2INTN @ (((unsigned) &CLC2CON)*8) + 3;
[; ;pic16f1709.h: 13519: extern volatile __bit LC2INTP @ (((unsigned) &CLC2CON)*8) + 4;
[; ;pic16f1709.h: 13521: extern volatile __bit LC2MODE0 @ (((unsigned) &CLC2CON)*8) + 0;
[; ;pic16f1709.h: 13523: extern volatile __bit LC2MODE1 @ (((unsigned) &CLC2CON)*8) + 1;
[; ;pic16f1709.h: 13525: extern volatile __bit LC2MODE2 @ (((unsigned) &CLC2CON)*8) + 2;
[; ;pic16f1709.h: 13527: extern volatile __bit LC2OUT @ (((unsigned) &CLC2CON)*8) + 5;
[; ;pic16f1709.h: 13529: extern volatile __bit LC2POL @ (((unsigned) &CLC2POL)*8) + 7;
[; ;pic16f1709.h: 13531: extern volatile __bit LC3D1S0 @ (((unsigned) &CLC3SEL0)*8) + 0;
[; ;pic16f1709.h: 13533: extern volatile __bit LC3D1S1 @ (((unsigned) &CLC3SEL0)*8) + 1;
[; ;pic16f1709.h: 13535: extern volatile __bit LC3D1S2 @ (((unsigned) &CLC3SEL0)*8) + 2;
[; ;pic16f1709.h: 13537: extern volatile __bit LC3D1S3 @ (((unsigned) &CLC3SEL0)*8) + 3;
[; ;pic16f1709.h: 13539: extern volatile __bit LC3D1S4 @ (((unsigned) &CLC3SEL0)*8) + 4;
[; ;pic16f1709.h: 13541: extern volatile __bit LC3D2S0 @ (((unsigned) &CLC3SEL1)*8) + 0;
[; ;pic16f1709.h: 13543: extern volatile __bit LC3D2S1 @ (((unsigned) &CLC3SEL1)*8) + 1;
[; ;pic16f1709.h: 13545: extern volatile __bit LC3D2S2 @ (((unsigned) &CLC3SEL1)*8) + 2;
[; ;pic16f1709.h: 13547: extern volatile __bit LC3D2S3 @ (((unsigned) &CLC3SEL1)*8) + 3;
[; ;pic16f1709.h: 13549: extern volatile __bit LC3D2S4 @ (((unsigned) &CLC3SEL1)*8) + 4;
[; ;pic16f1709.h: 13551: extern volatile __bit LC3D3S0 @ (((unsigned) &CLC3SEL2)*8) + 0;
[; ;pic16f1709.h: 13553: extern volatile __bit LC3D3S1 @ (((unsigned) &CLC3SEL2)*8) + 1;
[; ;pic16f1709.h: 13555: extern volatile __bit LC3D3S2 @ (((unsigned) &CLC3SEL2)*8) + 2;
[; ;pic16f1709.h: 13557: extern volatile __bit LC3D3S3 @ (((unsigned) &CLC3SEL2)*8) + 3;
[; ;pic16f1709.h: 13559: extern volatile __bit LC3D3S4 @ (((unsigned) &CLC3SEL2)*8) + 4;
[; ;pic16f1709.h: 13561: extern volatile __bit LC3D4S0 @ (((unsigned) &CLC3SEL3)*8) + 0;
[; ;pic16f1709.h: 13563: extern volatile __bit LC3D4S1 @ (((unsigned) &CLC3SEL3)*8) + 1;
[; ;pic16f1709.h: 13565: extern volatile __bit LC3D4S2 @ (((unsigned) &CLC3SEL3)*8) + 2;
[; ;pic16f1709.h: 13567: extern volatile __bit LC3D4S3 @ (((unsigned) &CLC3SEL3)*8) + 3;
[; ;pic16f1709.h: 13569: extern volatile __bit LC3D4S4 @ (((unsigned) &CLC3SEL3)*8) + 4;
[; ;pic16f1709.h: 13571: extern volatile __bit LC3EN @ (((unsigned) &CLC3CON)*8) + 7;
[; ;pic16f1709.h: 13573: extern volatile __bit LC3G1D1N @ (((unsigned) &CLC3GLS0)*8) + 0;
[; ;pic16f1709.h: 13575: extern volatile __bit LC3G1D1T @ (((unsigned) &CLC3GLS0)*8) + 1;
[; ;pic16f1709.h: 13577: extern volatile __bit LC3G1D2N @ (((unsigned) &CLC3GLS0)*8) + 2;
[; ;pic16f1709.h: 13579: extern volatile __bit LC3G1D2T @ (((unsigned) &CLC3GLS0)*8) + 3;
[; ;pic16f1709.h: 13581: extern volatile __bit LC3G1D3N @ (((unsigned) &CLC3GLS0)*8) + 4;
[; ;pic16f1709.h: 13583: extern volatile __bit LC3G1D3T @ (((unsigned) &CLC3GLS0)*8) + 5;
[; ;pic16f1709.h: 13585: extern volatile __bit LC3G1D4N @ (((unsigned) &CLC3GLS0)*8) + 6;
[; ;pic16f1709.h: 13587: extern volatile __bit LC3G1D4T @ (((unsigned) &CLC3GLS0)*8) + 7;
[; ;pic16f1709.h: 13589: extern volatile __bit LC3G1POL @ (((unsigned) &CLC3POL)*8) + 0;
[; ;pic16f1709.h: 13591: extern volatile __bit LC3G2D1N @ (((unsigned) &CLC3GLS1)*8) + 0;
[; ;pic16f1709.h: 13593: extern volatile __bit LC3G2D1T @ (((unsigned) &CLC3GLS1)*8) + 1;
[; ;pic16f1709.h: 13595: extern volatile __bit LC3G2D2N @ (((unsigned) &CLC3GLS1)*8) + 2;
[; ;pic16f1709.h: 13597: extern volatile __bit LC3G2D2T @ (((unsigned) &CLC3GLS1)*8) + 3;
[; ;pic16f1709.h: 13599: extern volatile __bit LC3G2D3N @ (((unsigned) &CLC3GLS1)*8) + 4;
[; ;pic16f1709.h: 13601: extern volatile __bit LC3G2D3T @ (((unsigned) &CLC3GLS1)*8) + 5;
[; ;pic16f1709.h: 13603: extern volatile __bit LC3G2D4N @ (((unsigned) &CLC3GLS1)*8) + 6;
[; ;pic16f1709.h: 13605: extern volatile __bit LC3G2D4T @ (((unsigned) &CLC3GLS1)*8) + 7;
[; ;pic16f1709.h: 13607: extern volatile __bit LC3G2POL @ (((unsigned) &CLC3POL)*8) + 1;
[; ;pic16f1709.h: 13609: extern volatile __bit LC3G3D1N @ (((unsigned) &CLC3GLS2)*8) + 0;
[; ;pic16f1709.h: 13611: extern volatile __bit LC3G3D1T @ (((unsigned) &CLC3GLS2)*8) + 1;
[; ;pic16f1709.h: 13613: extern volatile __bit LC3G3D2N @ (((unsigned) &CLC3GLS2)*8) + 2;
[; ;pic16f1709.h: 13615: extern volatile __bit LC3G3D2T @ (((unsigned) &CLC3GLS2)*8) + 3;
[; ;pic16f1709.h: 13617: extern volatile __bit LC3G3D3N @ (((unsigned) &CLC3GLS2)*8) + 4;
[; ;pic16f1709.h: 13619: extern volatile __bit LC3G3D3T @ (((unsigned) &CLC3GLS2)*8) + 5;
[; ;pic16f1709.h: 13621: extern volatile __bit LC3G3D4N @ (((unsigned) &CLC3GLS2)*8) + 6;
[; ;pic16f1709.h: 13623: extern volatile __bit LC3G3D4T @ (((unsigned) &CLC3GLS2)*8) + 7;
[; ;pic16f1709.h: 13625: extern volatile __bit LC3G3POL @ (((unsigned) &CLC3POL)*8) + 2;
[; ;pic16f1709.h: 13627: extern volatile __bit LC3G4D1N @ (((unsigned) &CLC3GLS3)*8) + 0;
[; ;pic16f1709.h: 13629: extern volatile __bit LC3G4D1T @ (((unsigned) &CLC3GLS3)*8) + 1;
[; ;pic16f1709.h: 13631: extern volatile __bit LC3G4D2N @ (((unsigned) &CLC3GLS3)*8) + 2;
[; ;pic16f1709.h: 13633: extern volatile __bit LC3G4D2T @ (((unsigned) &CLC3GLS3)*8) + 3;
[; ;pic16f1709.h: 13635: extern volatile __bit LC3G4D3N @ (((unsigned) &CLC3GLS3)*8) + 4;
[; ;pic16f1709.h: 13637: extern volatile __bit LC3G4D3T @ (((unsigned) &CLC3GLS3)*8) + 5;
[; ;pic16f1709.h: 13639: extern volatile __bit LC3G4D4N @ (((unsigned) &CLC3GLS3)*8) + 6;
[; ;pic16f1709.h: 13641: extern volatile __bit LC3G4D4T @ (((unsigned) &CLC3GLS3)*8) + 7;
[; ;pic16f1709.h: 13643: extern volatile __bit LC3G4POL @ (((unsigned) &CLC3POL)*8) + 3;
[; ;pic16f1709.h: 13645: extern volatile __bit LC3INTN @ (((unsigned) &CLC3CON)*8) + 3;
[; ;pic16f1709.h: 13647: extern volatile __bit LC3INTP @ (((unsigned) &CLC3CON)*8) + 4;
[; ;pic16f1709.h: 13649: extern volatile __bit LC3MODE0 @ (((unsigned) &CLC3CON)*8) + 0;
[; ;pic16f1709.h: 13651: extern volatile __bit LC3MODE1 @ (((unsigned) &CLC3CON)*8) + 1;
[; ;pic16f1709.h: 13653: extern volatile __bit LC3MODE2 @ (((unsigned) &CLC3CON)*8) + 2;
[; ;pic16f1709.h: 13655: extern volatile __bit LC3OUT @ (((unsigned) &CLC3CON)*8) + 5;
[; ;pic16f1709.h: 13657: extern volatile __bit LC3POL @ (((unsigned) &CLC3POL)*8) + 7;
[; ;pic16f1709.h: 13659: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1709.h: 13661: extern volatile __bit LWLO @ (((unsigned) &PMCON1)*8) + 5;
[; ;pic16f1709.h: 13663: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f1709.h: 13665: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f1709.h: 13667: extern volatile __bit MCLC1OUT @ (((unsigned) &CLCDATA)*8) + 0;
[; ;pic16f1709.h: 13669: extern volatile __bit MCLC2OUT @ (((unsigned) &CLCDATA)*8) + 1;
[; ;pic16f1709.h: 13671: extern volatile __bit MCLC3OUT @ (((unsigned) &CLCDATA)*8) + 2;
[; ;pic16f1709.h: 13673: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic16f1709.h: 13675: extern volatile __bit MSK0 @ (((unsigned) &SSP1MSK)*8) + 0;
[; ;pic16f1709.h: 13677: extern volatile __bit MSK1 @ (((unsigned) &SSP1MSK)*8) + 1;
[; ;pic16f1709.h: 13679: extern volatile __bit MSK2 @ (((unsigned) &SSP1MSK)*8) + 2;
[; ;pic16f1709.h: 13681: extern volatile __bit MSK3 @ (((unsigned) &SSP1MSK)*8) + 3;
[; ;pic16f1709.h: 13683: extern volatile __bit MSK4 @ (((unsigned) &SSP1MSK)*8) + 4;
[; ;pic16f1709.h: 13685: extern volatile __bit MSK5 @ (((unsigned) &SSP1MSK)*8) + 5;
[; ;pic16f1709.h: 13687: extern volatile __bit MSK6 @ (((unsigned) &SSP1MSK)*8) + 6;
[; ;pic16f1709.h: 13689: extern volatile __bit MSK7 @ (((unsigned) &SSP1MSK)*8) + 7;
[; ;pic16f1709.h: 13691: extern volatile __bit ODA0 @ (((unsigned) &ODCONA)*8) + 0;
[; ;pic16f1709.h: 13693: extern volatile __bit ODA1 @ (((unsigned) &ODCONA)*8) + 1;
[; ;pic16f1709.h: 13695: extern volatile __bit ODA2 @ (((unsigned) &ODCONA)*8) + 2;
[; ;pic16f1709.h: 13697: extern volatile __bit ODA4 @ (((unsigned) &ODCONA)*8) + 4;
[; ;pic16f1709.h: 13699: extern volatile __bit ODA5 @ (((unsigned) &ODCONA)*8) + 5;
[; ;pic16f1709.h: 13701: extern volatile __bit ODB4 @ (((unsigned) &ODCONB)*8) + 4;
[; ;pic16f1709.h: 13703: extern volatile __bit ODB5 @ (((unsigned) &ODCONB)*8) + 5;
[; ;pic16f1709.h: 13705: extern volatile __bit ODB6 @ (((unsigned) &ODCONB)*8) + 6;
[; ;pic16f1709.h: 13707: extern volatile __bit ODB7 @ (((unsigned) &ODCONB)*8) + 7;
[; ;pic16f1709.h: 13709: extern volatile __bit ODC0 @ (((unsigned) &ODCONC)*8) + 0;
[; ;pic16f1709.h: 13711: extern volatile __bit ODC1 @ (((unsigned) &ODCONC)*8) + 1;
[; ;pic16f1709.h: 13713: extern volatile __bit ODC2 @ (((unsigned) &ODCONC)*8) + 2;
[; ;pic16f1709.h: 13715: extern volatile __bit ODC3 @ (((unsigned) &ODCONC)*8) + 3;
[; ;pic16f1709.h: 13717: extern volatile __bit ODC4 @ (((unsigned) &ODCONC)*8) + 4;
[; ;pic16f1709.h: 13719: extern volatile __bit ODC5 @ (((unsigned) &ODCONC)*8) + 5;
[; ;pic16f1709.h: 13721: extern volatile __bit ODC6 @ (((unsigned) &ODCONC)*8) + 6;
[; ;pic16f1709.h: 13723: extern volatile __bit ODC7 @ (((unsigned) &ODCONC)*8) + 7;
[; ;pic16f1709.h: 13725: extern volatile __bit OERR @ (((unsigned) &RC1STA)*8) + 1;
[; ;pic16f1709.h: 13727: extern volatile __bit OPA1EN @ (((unsigned) &OPA1CON)*8) + 7;
[; ;pic16f1709.h: 13729: extern volatile __bit OPA1PCH0 @ (((unsigned) &OPA1CON)*8) + 0;
[; ;pic16f1709.h: 13731: extern volatile __bit OPA1PCH1 @ (((unsigned) &OPA1CON)*8) + 1;
[; ;pic16f1709.h: 13733: extern volatile __bit OPA1SP @ (((unsigned) &OPA1CON)*8) + 6;
[; ;pic16f1709.h: 13735: extern volatile __bit OPA1UG @ (((unsigned) &OPA1CON)*8) + 4;
[; ;pic16f1709.h: 13737: extern volatile __bit OPA2EN @ (((unsigned) &OPA2CON)*8) + 7;
[; ;pic16f1709.h: 13739: extern volatile __bit OPA2PCH0 @ (((unsigned) &OPA2CON)*8) + 0;
[; ;pic16f1709.h: 13741: extern volatile __bit OPA2PCH1 @ (((unsigned) &OPA2CON)*8) + 1;
[; ;pic16f1709.h: 13743: extern volatile __bit OPA2SP @ (((unsigned) &OPA2CON)*8) + 6;
[; ;pic16f1709.h: 13745: extern volatile __bit OPA2UG @ (((unsigned) &OPA2CON)*8) + 4;
[; ;pic16f1709.h: 13747: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f1709.h: 13749: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f1709.h: 13751: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1709.h: 13753: extern volatile __bit P3TSEL0 @ (((unsigned) &CCPTMRS)*8) + 4;
[; ;pic16f1709.h: 13755: extern volatile __bit P3TSEL1 @ (((unsigned) &CCPTMRS)*8) + 5;
[; ;pic16f1709.h: 13757: extern volatile __bit P4TSEL0 @ (((unsigned) &CCPTMRS)*8) + 6;
[; ;pic16f1709.h: 13759: extern volatile __bit P4TSEL1 @ (((unsigned) &CCPTMRS)*8) + 7;
[; ;pic16f1709.h: 13761: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16f1709.h: 13763: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1709.h: 13765: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16f1709.h: 13767: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic16f1709.h: 13769: extern volatile __bit PPSLOCKED @ (((unsigned) &PPSLOCK)*8) + 0;
[; ;pic16f1709.h: 13771: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1709.h: 13773: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1709.h: 13775: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1709.h: 13777: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1709.h: 13779: extern volatile __bit PWM3DCH0 @ (((unsigned) &PWM3DCH)*8) + 0;
[; ;pic16f1709.h: 13781: extern volatile __bit PWM3DCH1 @ (((unsigned) &PWM3DCH)*8) + 1;
[; ;pic16f1709.h: 13783: extern volatile __bit PWM3DCH2 @ (((unsigned) &PWM3DCH)*8) + 2;
[; ;pic16f1709.h: 13785: extern volatile __bit PWM3DCH3 @ (((unsigned) &PWM3DCH)*8) + 3;
[; ;pic16f1709.h: 13787: extern volatile __bit PWM3DCH4 @ (((unsigned) &PWM3DCH)*8) + 4;
[; ;pic16f1709.h: 13789: extern volatile __bit PWM3DCH5 @ (((unsigned) &PWM3DCH)*8) + 5;
[; ;pic16f1709.h: 13791: extern volatile __bit PWM3DCH6 @ (((unsigned) &PWM3DCH)*8) + 6;
[; ;pic16f1709.h: 13793: extern volatile __bit PWM3DCH7 @ (((unsigned) &PWM3DCH)*8) + 7;
[; ;pic16f1709.h: 13795: extern volatile __bit PWM3DCL0 @ (((unsigned) &PWM3DCL)*8) + 6;
[; ;pic16f1709.h: 13797: extern volatile __bit PWM3DCL1 @ (((unsigned) &PWM3DCL)*8) + 7;
[; ;pic16f1709.h: 13799: extern volatile __bit PWM3EN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic16f1709.h: 13801: extern volatile __bit PWM3OUT @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic16f1709.h: 13803: extern volatile __bit PWM3POL @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic16f1709.h: 13805: extern volatile __bit PWM4DCH0 @ (((unsigned) &PWM4DCH)*8) + 0;
[; ;pic16f1709.h: 13807: extern volatile __bit PWM4DCH1 @ (((unsigned) &PWM4DCH)*8) + 1;
[; ;pic16f1709.h: 13809: extern volatile __bit PWM4DCH2 @ (((unsigned) &PWM4DCH)*8) + 2;
[; ;pic16f1709.h: 13811: extern volatile __bit PWM4DCH3 @ (((unsigned) &PWM4DCH)*8) + 3;
[; ;pic16f1709.h: 13813: extern volatile __bit PWM4DCH4 @ (((unsigned) &PWM4DCH)*8) + 4;
[; ;pic16f1709.h: 13815: extern volatile __bit PWM4DCH5 @ (((unsigned) &PWM4DCH)*8) + 5;
[; ;pic16f1709.h: 13817: extern volatile __bit PWM4DCH6 @ (((unsigned) &PWM4DCH)*8) + 6;
[; ;pic16f1709.h: 13819: extern volatile __bit PWM4DCH7 @ (((unsigned) &PWM4DCH)*8) + 7;
[; ;pic16f1709.h: 13821: extern volatile __bit PWM4DCL0 @ (((unsigned) &PWM4DCL)*8) + 6;
[; ;pic16f1709.h: 13823: extern volatile __bit PWM4DCL1 @ (((unsigned) &PWM4DCL)*8) + 7;
[; ;pic16f1709.h: 13825: extern volatile __bit PWM4EN @ (((unsigned) &PWM4CON)*8) + 7;
[; ;pic16f1709.h: 13827: extern volatile __bit PWM4OUT @ (((unsigned) &PWM4CON)*8) + 5;
[; ;pic16f1709.h: 13829: extern volatile __bit PWM4POL @ (((unsigned) &PWM4CON)*8) + 4;
[; ;pic16f1709.h: 13831: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1709.h: 13833: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1709.h: 13835: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1709.h: 13837: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1709.h: 13839: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1709.h: 13841: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1709.h: 13843: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16f1709.h: 13845: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16f1709.h: 13847: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16f1709.h: 13849: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16f1709.h: 13851: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1709.h: 13853: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1709.h: 13855: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1709.h: 13857: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1709.h: 13859: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1709.h: 13861: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1709.h: 13863: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic16f1709.h: 13865: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic16f1709.h: 13867: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16f1709.h: 13869: extern volatile __bit RCIDL @ (((unsigned) &BAUD1CON)*8) + 6;
[; ;pic16f1709.h: 13871: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f1709.h: 13873: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f1709.h: 13875: extern volatile __bit RD @ (((unsigned) &PMCON1)*8) + 0;
[; ;pic16f1709.h: 13877: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16f1709.h: 13879: extern volatile __bit RX9 @ (((unsigned) &RC1STA)*8) + 6;
[; ;pic16f1709.h: 13881: extern volatile __bit RX9D @ (((unsigned) &RC1STA)*8) + 0;
[; ;pic16f1709.h: 13883: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16f1709.h: 13885: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16f1709.h: 13887: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1709.h: 13889: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16f1709.h: 13891: extern volatile __bit SCKP @ (((unsigned) &BAUD1CON)*8) + 4;
[; ;pic16f1709.h: 13893: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1709.h: 13895: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1709.h: 13897: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16f1709.h: 13899: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16f1709.h: 13901: extern volatile __bit SENDB @ (((unsigned) &TX1STA)*8) + 3;
[; ;pic16f1709.h: 13903: extern volatile __bit SLRA0 @ (((unsigned) &SLRCONA)*8) + 0;
[; ;pic16f1709.h: 13905: extern volatile __bit SLRA1 @ (((unsigned) &SLRCONA)*8) + 1;
[; ;pic16f1709.h: 13907: extern volatile __bit SLRA2 @ (((unsigned) &SLRCONA)*8) + 2;
[; ;pic16f1709.h: 13909: extern volatile __bit SLRA4 @ (((unsigned) &SLRCONA)*8) + 4;
[; ;pic16f1709.h: 13911: extern volatile __bit SLRA5 @ (((unsigned) &SLRCONA)*8) + 5;
[; ;pic16f1709.h: 13913: extern volatile __bit SLRB4 @ (((unsigned) &SLRCONB)*8) + 4;
[; ;pic16f1709.h: 13915: extern volatile __bit SLRB5 @ (((unsigned) &SLRCONB)*8) + 5;
[; ;pic16f1709.h: 13917: extern volatile __bit SLRB6 @ (((unsigned) &SLRCONB)*8) + 6;
[; ;pic16f1709.h: 13919: extern volatile __bit SLRB7 @ (((unsigned) &SLRCONB)*8) + 7;
[; ;pic16f1709.h: 13921: extern volatile __bit SLRC0 @ (((unsigned) &SLRCONC)*8) + 0;
[; ;pic16f1709.h: 13923: extern volatile __bit SLRC1 @ (((unsigned) &SLRCONC)*8) + 1;
[; ;pic16f1709.h: 13925: extern volatile __bit SLRC2 @ (((unsigned) &SLRCONC)*8) + 2;
[; ;pic16f1709.h: 13927: extern volatile __bit SLRC3 @ (((unsigned) &SLRCONC)*8) + 3;
[; ;pic16f1709.h: 13929: extern volatile __bit SLRC4 @ (((unsigned) &SLRCONC)*8) + 4;
[; ;pic16f1709.h: 13931: extern volatile __bit SLRC5 @ (((unsigned) &SLRCONC)*8) + 5;
[; ;pic16f1709.h: 13933: extern volatile __bit SLRC6 @ (((unsigned) &SLRCONC)*8) + 6;
[; ;pic16f1709.h: 13935: extern volatile __bit SLRC7 @ (((unsigned) &SLRCONC)*8) + 7;
[; ;pic16f1709.h: 13937: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16f1709.h: 13939: extern volatile __bit SOSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1709.h: 13941: extern volatile __bit SPEN @ (((unsigned) &RC1STA)*8) + 7;
[; ;pic16f1709.h: 13943: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic16f1709.h: 13945: extern volatile __bit SREN @ (((unsigned) &RC1STA)*8) + 5;
[; ;pic16f1709.h: 13947: extern volatile __bit SSP1ADD0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic16f1709.h: 13949: extern volatile __bit SSP1ADD1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic16f1709.h: 13951: extern volatile __bit SSP1ADD2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic16f1709.h: 13953: extern volatile __bit SSP1ADD3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic16f1709.h: 13955: extern volatile __bit SSP1ADD4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic16f1709.h: 13957: extern volatile __bit SSP1ADD5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic16f1709.h: 13959: extern volatile __bit SSP1ADD6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic16f1709.h: 13961: extern volatile __bit SSP1ADD7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic16f1709.h: 13963: extern volatile __bit SSP1BUF0 @ (((unsigned) &SSP1BUF)*8) + 0;
[; ;pic16f1709.h: 13965: extern volatile __bit SSP1BUF1 @ (((unsigned) &SSP1BUF)*8) + 1;
[; ;pic16f1709.h: 13967: extern volatile __bit SSP1BUF2 @ (((unsigned) &SSP1BUF)*8) + 2;
[; ;pic16f1709.h: 13969: extern volatile __bit SSP1BUF3 @ (((unsigned) &SSP1BUF)*8) + 3;
[; ;pic16f1709.h: 13971: extern volatile __bit SSP1BUF4 @ (((unsigned) &SSP1BUF)*8) + 4;
[; ;pic16f1709.h: 13973: extern volatile __bit SSP1BUF5 @ (((unsigned) &SSP1BUF)*8) + 5;
[; ;pic16f1709.h: 13975: extern volatile __bit SSP1BUF6 @ (((unsigned) &SSP1BUF)*8) + 6;
[; ;pic16f1709.h: 13977: extern volatile __bit SSP1BUF7 @ (((unsigned) &SSP1BUF)*8) + 7;
[; ;pic16f1709.h: 13979: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1709.h: 13981: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1709.h: 13983: extern volatile __bit SSP1MSK0 @ (((unsigned) &SSP1MSK)*8) + 0;
[; ;pic16f1709.h: 13985: extern volatile __bit SSP1MSK1 @ (((unsigned) &SSP1MSK)*8) + 1;
[; ;pic16f1709.h: 13987: extern volatile __bit SSP1MSK2 @ (((unsigned) &SSP1MSK)*8) + 2;
[; ;pic16f1709.h: 13989: extern volatile __bit SSP1MSK3 @ (((unsigned) &SSP1MSK)*8) + 3;
[; ;pic16f1709.h: 13991: extern volatile __bit SSP1MSK4 @ (((unsigned) &SSP1MSK)*8) + 4;
[; ;pic16f1709.h: 13993: extern volatile __bit SSP1MSK5 @ (((unsigned) &SSP1MSK)*8) + 5;
[; ;pic16f1709.h: 13995: extern volatile __bit SSP1MSK6 @ (((unsigned) &SSP1MSK)*8) + 6;
[; ;pic16f1709.h: 13997: extern volatile __bit SSP1MSK7 @ (((unsigned) &SSP1MSK)*8) + 7;
[; ;pic16f1709.h: 13999: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic16f1709.h: 14001: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic16f1709.h: 14003: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic16f1709.h: 14005: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic16f1709.h: 14007: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic16f1709.h: 14009: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic16f1709.h: 14011: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1709.h: 14013: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1709.h: 14015: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1709.h: 14017: extern volatile __bit SYNC @ (((unsigned) &TX1STA)*8) + 4;
[; ;pic16f1709.h: 14019: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1709.h: 14021: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1709.h: 14023: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1709.h: 14025: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1709.h: 14027: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1709.h: 14029: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1709.h: 14031: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1709.h: 14033: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1709.h: 14035: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1709.h: 14037: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1709.h: 14039: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1709.h: 14041: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1709.h: 14043: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1709.h: 14045: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1709.h: 14047: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1709.h: 14049: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1709.h: 14051: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1709.h: 14053: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1709.h: 14055: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1709.h: 14057: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1709.h: 14059: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic16f1709.h: 14061: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic16f1709.h: 14063: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic16f1709.h: 14065: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic16f1709.h: 14067: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic16f1709.h: 14069: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic16f1709.h: 14071: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic16f1709.h: 14073: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic16f1709.h: 14075: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic16f1709.h: 14077: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic16f1709.h: 14079: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic16f1709.h: 14081: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic16f1709.h: 14083: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1709.h: 14085: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1709.h: 14087: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1709.h: 14089: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1709.h: 14091: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1709.h: 14093: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1709.h: 14095: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1709.h: 14097: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1709.h: 14099: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1709.h: 14101: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1709.h: 14103: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1709.h: 14105: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1709.h: 14107: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1709.h: 14109: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1709.h: 14111: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1709.h: 14113: extern volatile __bit TMR4IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic16f1709.h: 14115: extern volatile __bit TMR4IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic16f1709.h: 14117: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic16f1709.h: 14119: extern volatile __bit TMR6IE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic16f1709.h: 14121: extern volatile __bit TMR6IF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic16f1709.h: 14123: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic16f1709.h: 14125: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic16f1709.h: 14127: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic16f1709.h: 14129: extern volatile __bit TRIGSEL2 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic16f1709.h: 14131: extern volatile __bit TRIGSEL3 @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic16f1709.h: 14133: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1709.h: 14135: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1709.h: 14137: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1709.h: 14139: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1709.h: 14141: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1709.h: 14143: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16f1709.h: 14145: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16f1709.h: 14147: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16f1709.h: 14149: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16f1709.h: 14151: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1709.h: 14153: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1709.h: 14155: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1709.h: 14157: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1709.h: 14159: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1709.h: 14161: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1709.h: 14163: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic16f1709.h: 14165: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic16f1709.h: 14167: extern volatile __bit TRMT @ (((unsigned) &TX1STA)*8) + 1;
[; ;pic16f1709.h: 14169: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1709.h: 14171: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1709.h: 14173: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic16f1709.h: 14175: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic16f1709.h: 14177: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic16f1709.h: 14179: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic16f1709.h: 14181: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic16f1709.h: 14183: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic16f1709.h: 14185: extern volatile __bit TX9 @ (((unsigned) &TX1STA)*8) + 6;
[; ;pic16f1709.h: 14187: extern volatile __bit TX9D @ (((unsigned) &TX1STA)*8) + 0;
[; ;pic16f1709.h: 14189: extern volatile __bit TXEN @ (((unsigned) &TX1STA)*8) + 5;
[; ;pic16f1709.h: 14191: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f1709.h: 14193: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f1709.h: 14195: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16f1709.h: 14197: extern volatile __bit VREGPM @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic16f1709.h: 14199: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic16f1709.h: 14201: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1709.h: 14203: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1709.h: 14205: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1709.h: 14207: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1709.h: 14209: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1709.h: 14211: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f1709.h: 14213: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f1709.h: 14215: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f1709.h: 14217: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16f1709.h: 14219: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f1709.h: 14221: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1709.h: 14223: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16f1709.h: 14225: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16f1709.h: 14227: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16f1709.h: 14229: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16f1709.h: 14231: extern volatile __bit WPUC0 @ (((unsigned) &WPUC)*8) + 0;
[; ;pic16f1709.h: 14233: extern volatile __bit WPUC1 @ (((unsigned) &WPUC)*8) + 1;
[; ;pic16f1709.h: 14235: extern volatile __bit WPUC2 @ (((unsigned) &WPUC)*8) + 2;
[; ;pic16f1709.h: 14237: extern volatile __bit WPUC3 @ (((unsigned) &WPUC)*8) + 3;
[; ;pic16f1709.h: 14239: extern volatile __bit WPUC4 @ (((unsigned) &WPUC)*8) + 4;
[; ;pic16f1709.h: 14241: extern volatile __bit WPUC5 @ (((unsigned) &WPUC)*8) + 5;
[; ;pic16f1709.h: 14243: extern volatile __bit WPUC6 @ (((unsigned) &WPUC)*8) + 6;
[; ;pic16f1709.h: 14245: extern volatile __bit WPUC7 @ (((unsigned) &WPUC)*8) + 7;
[; ;pic16f1709.h: 14247: extern volatile __bit WR @ (((unsigned) &PMCON1)*8) + 1;
[; ;pic16f1709.h: 14249: extern volatile __bit WREN @ (((unsigned) &PMCON1)*8) + 2;
[; ;pic16f1709.h: 14251: extern volatile __bit WRERR @ (((unsigned) &PMCON1)*8) + 3;
[; ;pic16f1709.h: 14253: extern volatile __bit WUE @ (((unsigned) &BAUD1CON)*8) + 1;
[; ;pic16f1709.h: 14255: extern volatile __bit ZCD1EN @ (((unsigned) &ZCD1CON)*8) + 7;
[; ;pic16f1709.h: 14257: extern volatile __bit ZCD1INTN @ (((unsigned) &ZCD1CON)*8) + 0;
[; ;pic16f1709.h: 14259: extern volatile __bit ZCD1INTP @ (((unsigned) &ZCD1CON)*8) + 1;
[; ;pic16f1709.h: 14261: extern volatile __bit ZCD1OUT @ (((unsigned) &ZCD1CON)*8) + 5;
[; ;pic16f1709.h: 14263: extern volatile __bit ZCD1POL @ (((unsigned) &ZCD1CON)*8) + 4;
[; ;pic16f1709.h: 14265: extern volatile __bit ZCDIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic16f1709.h: 14267: extern volatile __bit ZCDIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic16f1709.h: 14269: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1709.h: 14271: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1709.h: 14273: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1709.h: 14275: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1709.h: 14277: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1709.h: 14279: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1709.h: 14281: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1709.h: 14283: extern volatile __bit nRWDT @ (((unsigned) &PCON)*8) + 4;
[; ;pic16f1709.h: 14285: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1709.h: 14287: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1709.h: 14289: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 77: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 152: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 154: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic.h: 157: extern __nonreentrant void _delay3(unsigned char);
[; ;pic.h: 192: extern unsigned char __resetbits;
[; ;pic.h: 193: extern __bit __powerdown;
[; ;pic.h: 194: extern __bit __timeout;
[; ;pin_manager.h: 184: void PIN_MANAGER_Initialize (void);
[; ;pin_manager.h: 196: void PIN_MANAGER_IOC(void);
[; ;pin_manager.h: 209: void IOCBF6_ISR(void);
[; ;pin_manager.h: 232: void IOCBF6_SetInterruptHandler(void* InterruptHandler);
[; ;pin_manager.h: 256: extern void (*IOCBF6_InterruptHandler)(void);
[; ;pin_manager.h: 280: void IOCBF6_DefaultInterruptHandler(void);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;tmr0.h: 97: void TMR0_Initialize(void);
[; ;tmr0.h: 130: uint8_t TMR0_ReadTimer(void);
[; ;tmr0.h: 169: void TMR0_WriteTimer(uint8_t timerVal);
[; ;tmr0.h: 205: void TMR0_Reload(void);
[; ;tmr0.h: 220: void TMR0_ISR(void);
[; ;tmr0.h: 239: void TMR0_SetInterruptHandler(void (* InterruptHandler)(void));
[; ;tmr0.h: 257: extern void (*TMR0_InterruptHandler)(void);
[; ;tmr0.h: 275: void TMR0_DefaultInterruptHandler(void);
[; ;eusart.h: 94: void EUSART_Initialize(void);
[; ;eusart.h: 114: uint8_t EUSART_Read(void);
[; ;eusart.h: 134: void EUSART_Write(uint8_t txData);
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stddef.h: 6: typedef int ptrdiff_t;
[; ;spi.h: 116: void SPI_Initialize(void);
[; ;spi.h: 151: uint8_t SPI_Exchange8bit(uint8_t data);
[; ;spi.h: 191: uint8_t SPI_Exchange8bitBuffer(uint8_t *dataIn, uint8_t bufLen, uint8_t *dataOut);
[; ;spi.h: 214: bool SPI_IsBufferFull(void);
[; ;spi.h: 239: bool SPI_HasWriteCollisionOccured(void);
[; ;spi.h: 263: void SPI_ClearWriteCollisionStatus(void);
[; ;mcc.h: 71: void SYSTEM_Initialize(void);
[; ;mcc.h: 84: void OSCILLATOR_Initialize(void);
[; ;mcc.h: 97: void WDT_Initialize(void);
[v $root$_INTERRUPT_InterruptManager `(v ~T0 @X0 0 e ]
[v F3 `(v ~T0 @X0 1 tf ]
"51 mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_InterruptManager `IF3 ~T0 @X0 1 e ]
"52
{
[; ;interrupt_manager.c: 51: void interrupt INTERRUPT_InterruptManager (void)
[; ;interrupt_manager.c: 52: {
[e :U _INTERRUPT_InterruptManager ]
[f ]
[; ;interrupt_manager.c: 54: if(INTCONbits.TMR0IE == 1 && INTCONbits.TMR0IF == 1)
"54
[e $ ! && == -> . . _INTCONbits 0 5 `i -> 1 `i == -> . . _INTCONbits 0 2 `i -> 1 `i 621  ]
[; ;interrupt_manager.c: 55: {
"55
{
[; ;interrupt_manager.c: 56: TMR0_ISR();
"56
[e ( _TMR0_ISR ..  ]
"57
}
[; ;interrupt_manager.c: 57: }
[e $U 622  ]
"58
[e :U 621 ]
[; ;interrupt_manager.c: 58: else if(INTCONbits.IOCIE == 1 && INTCONbits.IOCIF == 1)
[e $ ! && == -> . . _INTCONbits 0 3 `i -> 1 `i == -> . . _INTCONbits 0 0 `i -> 1 `i 623  ]
[; ;interrupt_manager.c: 59: {
"59
{
[; ;interrupt_manager.c: 60: PIN_MANAGER_IOC();
"60
[e ( _PIN_MANAGER_IOC ..  ]
"61
}
[; ;interrupt_manager.c: 61: }
[e $U 624  ]
"62
[e :U 623 ]
[; ;interrupt_manager.c: 62: else
[; ;interrupt_manager.c: 63: {
"63
{
"65
}
[e :U 624 ]
[e :U 622 ]
[; ;interrupt_manager.c: 65: }
[; ;interrupt_manager.c: 66: }
"66
[e :UE 620 ]
}
