library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity Cmp4 is 
	generic(N : positive := 4);
	port(input0 : in std_logic_vector((N-1) downto 0);
		input1 : in std_logic_vector((N-1) downto 0);
		equal : out std_logic;
		notEqual : out std_logic;
		ItSigned : out std_logic;
		ItUnsigned : out std_logic
		);
end Cmp4;

architecture Behav of Cmp4 is
begin
	equal <= '1' when(input0 = input1) else
				'0';
	notEqual <= '1' when(input0 /= input1) else
				'0';
	Itsigned <= '1' when(signed(input0) < signed(input1)) else
				'0';
	ItUnsigned <= '1' when(unsigned(input0) < unsigned(input1)) else
				'0';
end Behav;

