Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: stopwatch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stopwatch.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stopwatch"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : stopwatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/demo/stopwatch/clockdiv48and190.vhd" in Library work.
Architecture behavioral of Entity clockdiv48and190 is up to date.
Compiling vhdl file "G:/demo/stopwatch/mod10cnt.vhd" in Library work.
Entity <mod10cnt> compiled.
Entity <mod10cnt> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/demo/stopwatch/binBCD14.vhd" in Library work.
Architecture behavioral of Entity binbcd14 is up to date.
Compiling vhdl file "G:/demo/stopwatch/x7segbc.vhd" in Library work.
Architecture behavioral of Entity x7segbc is up to date.
Compiling vhdl file "G:/demo/stopwatch/stopwatch.vhd" in Library work.
Architecture behavioral of Entity stopwatch is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <stopwatch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clockdiv48and190> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mod10cnt> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <binBCD14> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <x7segbc> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <stopwatch> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/demo/stopwatch/stopwatch.vhd" line 79: Unconnected output port 'm' of component 'mod10cnt'.
Entity <stopwatch> analyzed. Unit <stopwatch> generated.

Analyzing Entity <clockdiv48and190> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "G:/demo/stopwatch/clockdiv48and190.vhd" line 34: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <q>
Entity <clockdiv48and190> analyzed. Unit <clockdiv48and190> generated.

Analyzing Entity <mod10cnt> in library <work> (Architecture <behavioral>).
Entity <mod10cnt> analyzed. Unit <mod10cnt> generated.

Analyzing Entity <binBCD14> in library <work> (Architecture <behavioral>).
Entity <binBCD14> analyzed. Unit <binBCD14> generated.

Analyzing Entity <x7segbc> in library <work> (Architecture <behavioral>).
Entity <x7segbc> analyzed. Unit <x7segbc> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clockdiv48and190>.
    Related source file is "G:/demo/stopwatch/clockdiv48and190.vhd".
    Found 24-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <clockdiv48and190> synthesized.


Synthesizing Unit <mod10cnt>.
    Related source file is "G:/demo/stopwatch/mod10cnt.vhd".
WARNING:Xst:1305 - Output <m> is never assigned. Tied to value 00000000000000.
WARNING:Xst:646 - Signal <countm> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | clr                       (negative)           |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit register for signal <q>.
    Found 14-bit register for signal <count>.
    Found 14-bit adder for signal <count$share0000> created at line 49.
    Found 1-bit register for signal <lastbuttonstate>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mod10cnt> synthesized.


Synthesizing Unit <binBCD14>.
    Related source file is "G:/demo/stopwatch/binBCD14.vhd".
    Found 5-bit comparator greater for signal <z_17$cmp_gt0000> created at line 49.
    Found 5-bit comparator greater for signal <z_17$cmp_gt0001> created at line 49.
    Found 5-bit comparator greater for signal <z_17$cmp_gt0002> created at line 49.
    Found 5-bit comparator greater for signal <z_17$cmp_gt0003> created at line 49.
    Found 5-bit comparator greater for signal <z_17$cmp_gt0004> created at line 49.
    Found 5-bit comparator greater for signal <z_17$cmp_gt0005> created at line 49.
    Found 5-bit comparator greater for signal <z_17$cmp_gt0006> created at line 49.
    Found 5-bit comparator greater for signal <z_17$cmp_gt0007> created at line 49.
    Found 5-bit comparator greater for signal <z_17$cmp_gt0008> created at line 49.
    Found 5-bit comparator greater for signal <z_17$cmp_gt0009> created at line 49.
    Found 5-bit comparator greater for signal <z_17$cmp_gt0010> created at line 49.
    Found 4-bit adder for signal <z_17_14$add0000> created at line 50.
    Found 4-bit adder for signal <z_17_14$add0001> created at line 50.
    Found 4-bit adder for signal <z_17_14$add0002> created at line 50.
    Found 4-bit adder for signal <z_17_14$add0003> created at line 50.
    Found 4-bit adder for signal <z_17_14$add0004> created at line 50.
    Found 4-bit adder for signal <z_17_14$add0005> created at line 50.
    Found 4-bit adder for signal <z_17_14$add0006> created at line 50.
    Found 4-bit adder for signal <z_17_14$add0007> created at line 50.
    Found 4-bit adder for signal <z_17_14$add0008> created at line 50.
    Found 4-bit adder for signal <z_17_14$add0009> created at line 50.
    Found 4-bit adder for signal <z_17_14$add0010> created at line 50.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0000> created at line 52.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0001> created at line 52.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0002> created at line 52.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0003> created at line 52.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0004> created at line 52.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0005> created at line 52.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0006> created at line 52.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0007> created at line 52.
    Found 4-bit adder for signal <z_21_18$add0000> created at line 53.
    Found 4-bit adder for signal <z_21_18$add0001> created at line 53.
    Found 4-bit adder for signal <z_21_18$add0002> created at line 53.
    Found 4-bit adder for signal <z_21_18$add0003> created at line 53.
    Found 4-bit adder for signal <z_21_18$add0004> created at line 53.
    Found 4-bit adder for signal <z_21_18$add0005> created at line 53.
    Found 4-bit adder for signal <z_21_18$add0006> created at line 53.
    Found 4-bit adder for signal <z_21_18$add0007> created at line 53.
    Found 5-bit comparator greater for signal <z_25$cmp_gt0000> created at line 55.
    Found 5-bit comparator greater for signal <z_25$cmp_gt0001> created at line 55.
    Found 5-bit comparator greater for signal <z_25$cmp_gt0002> created at line 55.
    Found 5-bit comparator greater for signal <z_25$cmp_gt0003> created at line 55.
    Found 5-bit comparator greater for signal <z_25$cmp_gt0004> created at line 55.
    Found 4-bit adder for signal <z_25_22$add0000> created at line 56.
    Found 4-bit adder for signal <z_25_22$add0001> created at line 56.
    Found 4-bit adder for signal <z_25_22$add0002> created at line 56.
    Found 4-bit adder for signal <z_25_22$add0003> created at line 56.
    Found 4-bit adder for signal <z_25_22$add0004> created at line 56.
    Found 5-bit comparator greater for signal <z_26$cmp_gt0000> created at line 58.
    Found 5-bit comparator greater for signal <z_26$cmp_gt0001> created at line 58.
    Found 4-bit adder for signal <z_29_26$add0000> created at line 59.
    Found 4-bit adder for signal <z_29_26$add0001> created at line 59.
    Summary:
	inferred  26 Adder/Subtractor(s).
	inferred  26 Comparator(s).
Unit <binBCD14> synthesized.


Synthesizing Unit <x7segbc>.
    Related source file is "G:/demo/stopwatch/x7segbc.vhd".
    Found 16x7-bit ROM for signal <a_to_g>.
    Found 1-bit 4-to-1 multiplexer for signal <aen$mux0000> created at line 93.
    Found 4-bit 4-to-1 multiplexer for signal <digit>.
    Found 2-bit up counter for signal <s>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   5 Multiplexer(s).
Unit <x7segbc> synthesized.


Synthesizing Unit <stopwatch>.
    Related source file is "G:/demo/stopwatch/stopwatch.vhd".
WARNING:Xst:647 - Input <btn3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <p<16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <stopwatch> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 27
 14-bit adder                                          : 1
 4-bit adder                                           : 26
# Counters                                             : 2
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
# Registers                                            : 16
 1-bit register                                        : 15
 14-bit register                                       : 1
# Comparators                                          : 26
 5-bit comparator greater                              : 26
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <a2/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 27
 14-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 25
# Counters                                             : 2
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
# Registers                                            : 29
 Flip-Flops                                            : 29
# Comparators                                          : 26
 5-bit comparator greater                              : 26
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <a1/q_20> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <a1/q_21> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <a1/q_22> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <a1/q_23> of sequential type is unconnected in block <stopwatch>.

Optimizing unit <stopwatch> ...

Optimizing unit <mod10cnt> ...

Optimizing unit <binBCD14> ...

Optimizing unit <x7segbc> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stopwatch, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : stopwatch.ngr
Top Level Output File Name         : stopwatch
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 318
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 32
#      LUT2                        : 32
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 26
#      LUT4                        : 143
#      LUT4_D                      : 3
#      MUXCY                       : 32
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 53
#      FDC                         : 36
#      FDCP                        : 14
#      FDE                         : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      133  out of   1920     6%  
 Number of Slice Flip Flops:             53  out of   3840     1%  
 Number of 4 input LUTs:                242  out of   3840     6%  
 Number of IOs:                          16
 Number of bonded IOBs:                  15  out of    173     8%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 20    |
a1/q_191                           | BUFG                   | 31    |
a1/q_17                            | NONE(a5/s_1)           | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
btn                                | IBUF                   | 36    |
a2/q_0_and0000(a2/q_0_and00001:O)  | NONE(a2/q_0)           | 1     |
a2/q_0_and0001(a2/q_0_and00011:O)  | NONE(a2/q_0)           | 1     |
a2/q_10_and0000(a2/q_10_and00001:O)| NONE(a2/q_10)          | 1     |
a2/q_10_and0001(a2/q_10_and00011:O)| NONE(a2/q_10)          | 1     |
a2/q_11_and0000(a2/q_11_and00001:O)| NONE(a2/q_11)          | 1     |
a2/q_11_and0001(a2/q_11_and00011:O)| NONE(a2/q_11)          | 1     |
a2/q_12_and0000(a2/q_12_and00001:O)| NONE(a2/q_12)          | 1     |
a2/q_12_and0001(a2/q_12_and00011:O)| NONE(a2/q_12)          | 1     |
a2/q_13_and0000(a2/q_13_and00001:O)| NONE(a2/q_13)          | 1     |
a2/q_13_and0001(a2/q_13_and00011:O)| NONE(a2/q_13)          | 1     |
a2/q_1_and0000(a2/q_1_and00001:O)  | NONE(a2/q_1)           | 1     |
a2/q_1_and0001(a2/q_1_and00011:O)  | NONE(a2/q_1)           | 1     |
a2/q_2_and0000(a2/q_2_and00001:O)  | NONE(a2/q_2)           | 1     |
a2/q_2_and0001(a2/q_2_and00011:O)  | NONE(a2/q_2)           | 1     |
a2/q_3_and0000(a2/q_3_and00001:O)  | NONE(a2/q_3)           | 1     |
a2/q_3_and0001(a2/q_3_and00011:O)  | NONE(a2/q_3)           | 1     |
a2/q_4_and0000(a2/q_4_and00001:O)  | NONE(a2/q_4)           | 1     |
a2/q_4_and0001(a2/q_4_and00011:O)  | NONE(a2/q_4)           | 1     |
a2/q_5_and0000(a2/q_5_and00001:O)  | NONE(a2/q_5)           | 1     |
a2/q_5_and0001(a2/q_5_and00011:O)  | NONE(a2/q_5)           | 1     |
a2/q_6_and0000(a2/q_6_and00001:O)  | NONE(a2/q_6)           | 1     |
a2/q_6_and0001(a2/q_6_and00011:O)  | NONE(a2/q_6)           | 1     |
a2/q_7_and0000(a2/q_7_and00001:O)  | NONE(a2/q_7)           | 1     |
a2/q_7_and0001(a2/q_7_and00011:O)  | NONE(a2/q_7)           | 1     |
a2/q_8_and0000(a2/q_8_and00001:O)  | NONE(a2/q_8)           | 1     |
a2/q_8_and0001(a2/q_8_and00011:O)  | NONE(a2/q_8)           | 1     |
a2/q_9_and0000(a2/q_9_and00001:O)  | NONE(a2/q_9)           | 1     |
a2/q_9_and0001(a2/q_9_and00011:O)  | NONE(a2/q_9)           | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.488ns (Maximum Frequency: 133.547MHz)
   Minimum input arrival time before clock: 7.163ns
   Maximum output required time after clock: 44.024ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 5.106ns (frequency: 195.848MHz)
  Total number of paths / destination ports: 210 / 20
-------------------------------------------------------------------------
Delay:               5.106ns (Levels of Logic = 20)
  Source:            a1/q_1 (FF)
  Destination:       a1/q_19 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: a1/q_1 to a1/q_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   1.140  a1/q_1 (a1/q_1)
     LUT1:I0->O            1   0.551   0.000  a1/Mcount_q_cy<1>_rt (a1/Mcount_q_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  a1/Mcount_q_cy<1> (a1/Mcount_q_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  a1/Mcount_q_cy<2> (a1/Mcount_q_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  a1/Mcount_q_cy<3> (a1/Mcount_q_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  a1/Mcount_q_cy<4> (a1/Mcount_q_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  a1/Mcount_q_cy<5> (a1/Mcount_q_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  a1/Mcount_q_cy<6> (a1/Mcount_q_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  a1/Mcount_q_cy<7> (a1/Mcount_q_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  a1/Mcount_q_cy<8> (a1/Mcount_q_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  a1/Mcount_q_cy<9> (a1/Mcount_q_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  a1/Mcount_q_cy<10> (a1/Mcount_q_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  a1/Mcount_q_cy<11> (a1/Mcount_q_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  a1/Mcount_q_cy<12> (a1/Mcount_q_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  a1/Mcount_q_cy<13> (a1/Mcount_q_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  a1/Mcount_q_cy<14> (a1/Mcount_q_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  a1/Mcount_q_cy<15> (a1/Mcount_q_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  a1/Mcount_q_cy<16> (a1/Mcount_q_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  a1/Mcount_q_cy<17> (a1/Mcount_q_cy<17>)
     MUXCY:CI->O           0   0.064   0.000  a1/Mcount_q_cy<18> (a1/Mcount_q_cy<18>)
     XORCY:CI->O           1   0.904   0.000  a1/Mcount_q_xor<19> (Result<19>)
     FDC:D                     0.203          a1/q_19
    ----------------------------------------
    Total                      5.106ns (3.966ns logic, 1.140ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'a1/q_191'
  Clock period: 7.488ns (frequency: 133.547MHz)
  Total number of paths / destination ports: 547 / 31
-------------------------------------------------------------------------
Delay:               7.488ns (Levels of Logic = 4)
  Source:            a2/count_3 (FF)
  Destination:       a2/count_13 (FF)
  Source Clock:      a1/q_191 rising
  Destination Clock: a1/q_191 rising

  Data Path: a2/count_3 to a2/count_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.720   1.342  a2/count_3 (a2/count_3)
     LUT4:I0->O            1   0.551   0.996  a2/count_mux0001<0>315 (a2/count_mux0001<0>315)
     LUT4:I1->O            1   0.551   0.827  a2/count_mux0001<0>352 (a2/count_mux0001<0>352)
     LUT4_D:I3->O         13   0.551   1.196  a2/count_mux0001<0>398 (a2/N5)
     LUT4:I3->O            1   0.551   0.000  a2/count_mux0001<8>1 (a2/count_mux0001<8>)
     FDC:D                     0.203          a2/count_8
    ----------------------------------------
    Total                      7.488ns (3.127ns logic, 4.361ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'a1/q_17'
  Clock period: 3.462ns (frequency: 288.850MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               3.462ns (Levels of Logic = 1)
  Source:            a5/s_0 (FF)
  Destination:       a5/s_0 (FF)
  Source Clock:      a1/q_17 rising
  Destination Clock: a1/q_17 rising

  Data Path: a5/s_0 to a5/s_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.720   1.187  a5/s_0 (a5/s_0)
     INV:I->O              1   0.551   0.801  a5/Mcount_s_xor<0>11_INV_0 (a5/Result<0>)
     FDC:D                     0.203          a5/s_0
    ----------------------------------------
    Total                      3.462ns (1.474ns logic, 1.988ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a1/q_191'
  Total number of paths / destination ports: 123 / 34
-------------------------------------------------------------------------
Offset:              7.163ns (Levels of Logic = 4)
  Source:            btn (PAD)
  Destination:       a2/q_0 (FF)
  Destination Clock: a1/q_191 rising

  Data Path: btn to a2/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   0.821   2.421  btn_IBUF (btn_IBUF)
     LUT2_D:I0->O          1   0.551   0.869  a2/count_and00011 (a2/count_and0001)
     LUT4_D:I2->O         13   0.551   1.196  a2/q_0_mux000031 (a2/N4)
     LUT4:I3->O            1   0.551   0.000  a2/q_8_mux00001 (a2/q_8_mux0000)
     FDCP:D                    0.203          a2/q_8
    ----------------------------------------
    Total                      7.163ns (2.677ns logic, 4.486ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a1/q_17'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              11.558ns (Levels of Logic = 4)
  Source:            a5/s_0 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      a1/q_17 rising

  Data Path: a5/s_0 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.720   1.526  a5/s_0 (a5/s_0)
     LUT3:I0->O            1   0.551   0.000  a5/Mmux_digit_3 (a5/Mmux_digit_3)
     MUXF5:I1->O           7   0.360   1.405  a5/Mmux_digit_2_f5 (a5/digit<0>)
     LUT4:I0->O            1   0.551   0.801  a5/Mrom_a_to_g51 (a_to_g_5_OBUF)
     OBUF:I->O                 5.644          a_to_g_5_OBUF (a_to_g<5>)
    ----------------------------------------
    Total                     11.558ns (7.826ns logic, 3.732ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a1/q_191'
  Total number of paths / destination ports: 36491162 / 10
-------------------------------------------------------------------------
Offset:              44.024ns (Levels of Logic = 25)
  Source:            a2/q_11 (FF)
  Destination:       a_to_g<5> (PAD)
  Source Clock:      a1/q_191 rising

  Data Path: a2/q_11 to a_to_g<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q            11   0.720   1.483  a2/q_11 (a2/q_11)
     LUT4:I0->O            7   0.551   1.261  a3/z_17_mux00011 (a3/z_17_mux0001)
     LUT4:I1->O            9   0.551   1.192  a3/z_17_mux000211 (a3/N30)
     LUT3:I2->O            4   0.551   1.256  a3/z_15_mux000311 (a3/N15)
     LUT3:I0->O            3   0.551   1.246  a3/z_17_mux000311 (a3/N311)
     LUT4:I0->O            2   0.551   1.216  a3/Madd_z_21_18_add0001_cy<1>11 (a3/Madd_z_21_18_add0001_cy<1>)
     LUT3:I0->O            1   0.551   0.000  a3/z_21_mux000136_G (N54)
     MUXF5:I1->O           6   0.360   1.342  a3/z_21_mux000136 (a3/z_21_mux0001)
     LUT3:I0->O            4   0.551   1.256  a3/z_19_mux000211 (a3/N7)
     LUT4:I0->O            4   0.551   0.985  a3/z_19_mux00021 (a3/Madd_z_21_18_add0003_lut<2>)
     LUT3:I2->O            3   0.551   1.246  a3/z_21_mux000311 (a3/N40)
     LUT4:I0->O            2   0.551   0.903  a3/Madd_z_25_22_add0001_cy<1>11 (a3/Madd_z_25_22_add0001_cy<1>)
     LUT4:I3->O            6   0.551   1.071  a3/z_25_mux0001 (a3/z_25_mux0001)
     LUT3:I2->O            1   0.551   0.996  a3/z_23_mux000121 (a3/N61)
     LUT4:I1->O            4   0.551   0.985  a3/z_23_mux00011 (a3/Madd_z_25_22_add0002_lut<2>)
     LUT4:I2->O            4   0.551   1.256  a3/z_23_mux000311 (a3/N3)
     LUT3:I0->O            6   0.551   1.342  a3/z_25_mux000311 (a3/N28)
     LUT4:I0->O            1   0.551   0.000  a3/Madd_z_29_26_add0001_cy<1>111 (a3/Madd_z_29_26_add0001_cy<1>11)
     MUXF5:I1->O           2   0.360   0.945  a3/Madd_z_29_26_add0001_cy<1>11_f5 (a3/Madd_z_29_26_add0001_cy<1>)
     LUT4:I2->O            4   0.551   0.985  a3/z_29_mux00011 (a3/p<16>)
     LUT3:I2->O            1   0.551   0.996  a3/z_27_mux000121 (a3/N51)
     LUT4:I1->O            4   0.551   0.985  a3/z_27_mux00011 (p<14>)
     LUT3:I2->O            1   0.551   0.000  a5/Mmux_digit_32 (a5/Mmux_digit_32)
     MUXF5:I1->O           7   0.360   1.261  a5/Mmux_digit_2_f5_1 (a5/digit<2>)
     LUT4:I1->O            1   0.551   0.801  a5/Mrom_a_to_g51 (a_to_g_5_OBUF)
     OBUF:I->O                 5.644          a_to_g_5_OBUF (a_to_g<5>)
    ----------------------------------------
    Total                     44.024ns (19.015ns logic, 25.009ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.16 secs
 
--> 

Total memory usage is 309988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    2 (   0 filtered)

