{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446116600319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446116600319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 07:03:20 2015 " "Processing started: Thu Oct 29 07:03:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446116600319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446116600319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_single -c mips_single " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_single -c mips_single" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446116600319 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1446116600569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/data_memory_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/data_memory_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory_wrapper-arch " "Found design unit 1: data_memory_wrapper-arch" {  } { { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600913 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory_wrapper " "Found entity 1: data_memory_wrapper" {  } { { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-SYN " "Found design unit 1: data_memory-SYN" {  } { { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600913 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/reg_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/reg_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bit-arch " "Found design unit 1: reg_bit-arch" {  } { { "../reg_bit.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg_bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600913 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_bit " "Found entity 1: reg_bit" {  } { { "../reg_bit.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-arch " "Found design unit 1: control-arch" {  } { { "../control.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/control.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600913 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/control.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-arch " "Found design unit 1: program_counter-arch" {  } { { "../program_counter.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/program_counter.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600928 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../program_counter.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/program_counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-arch " "Found design unit 1: mux2-arch" {  } { { "../mux2.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mux2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600928 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../mux2.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mux2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/lib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lib " "Found design unit 1: lib" {  } { { "../lib.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/lib.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600928 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lib-body " "Found design unit 2: lib-body" {  } { { "../lib.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/lib.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-arch " "Found design unit 1: reg_file-arch" {  } { { "../reg_file.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg_file.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600928 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../reg_file.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg_file.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "../reg.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600928 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../reg.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-arch " "Found design unit 1: mux4-arch" {  } { { "../mux4.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mux4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../mux4.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mux4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/mips_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/mips_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_single-arch " "Found design unit 1: mips_single-arch" {  } { { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_single " "Found entity 1: mips_single" {  } { { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-arch " "Found design unit 1: extender-arch" {  } { { "../extender.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/extender.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "../extender.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/extender.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/cla4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/cla4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4-arch " "Found design unit 1: cla4-arch" {  } { { "../cla4.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/cla4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "../cla4.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/cla4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-arch " "Found design unit 1: alu_control-arch" {  } { { "../alu_control.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/alu_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "../alu_control.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/alu_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "../alu.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/alu.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/alu.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-arch " "Found design unit 1: add-arch" {  } { { "../add.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/add.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600960 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "../add.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/add.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_memory-SYN " "Found design unit 1: instr_memory-SYN" {  } { { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600960 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116600960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116600960 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_single " "Elaborating entity \"mips_single\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446116601097 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_carry mips_single.vhd(43) " "Verilog HDL or VHDL warning at mips_single.vhd(43): object \"alu_carry\" assigned a value but never read" {  } { { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446116601101 "|mips_single"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_sign mips_single.vhd(45) " "Verilog HDL or VHDL warning at mips_single.vhd(45): object \"alu_sign\" assigned a value but never read" {  } { { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446116601101 "|mips_single"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_overflow mips_single.vhd(46) " "Verilog HDL or VHDL warning at mips_single.vhd(46): object \"alu_overflow\" assigned a value but never read" {  } { { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446116601101 "|mips_single"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:U_INSTR_MEMORY " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:U_INSTR_MEMORY\"" {  } { { "../mips_single.vhd" "U_INSTR_MEMORY" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.vhd" "altsyncram_component" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TEST.mif " "Parameter \"init_file\" = \"TEST.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601179 ""}  } { { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446116601179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ogs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ogs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ogs3 " "Found entity 1: altsyncram_ogs3" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116601236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116601236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ogs3 instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated " "Elaborating entity \"altsyncram_ogs3\" for hierarchy \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:U_JUMP_ADDRESS_MUX " "Elaborating entity \"mux2\" for hierarchy \"mux2:U_JUMP_ADDRESS_MUX\"" {  } { { "../mips_single.vhd" "U_JUMP_ADDRESS_MUX" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:U_PC " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:U_PC\"" {  } { { "../mips_single.vhd" "U_PC" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bit program_counter:U_PC\|reg_bit:U_DELAY_CYCLE " "Elaborating entity \"reg_bit\" for hierarchy \"program_counter:U_PC\|reg_bit:U_DELAY_CYCLE\"" {  } { { "../program_counter.vhd" "U_DELAY_CYCLE" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/program_counter.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg program_counter:U_PC\|reg:U_REG " "Elaborating entity \"reg\" for hierarchy \"program_counter:U_PC\|reg:U_REG\"" {  } { { "../program_counter.vhd" "U_REG" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/program_counter.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add program_counter:U_PC\|add:U_PC_ADD_1 " "Elaborating entity \"add\" for hierarchy \"program_counter:U_PC\|add:U_PC_ADD_1\"" {  } { { "../program_counter.vhd" "U_PC_ADD_1" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/program_counter.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 program_counter:U_PC\|add:U_PC_ADD_1\|cla4:\\U_ADD:1:U_CLA4 " "Elaborating entity \"cla4\" for hierarchy \"program_counter:U_PC\|add:U_PC_ADD_1\|cla4:\\U_ADD:1:U_CLA4\"" {  } { { "../add.vhd" "\\U_ADD:1:U_CLA4" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/add.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 program_counter:U_PC\|mux2:U_BRANCH_MUX " "Elaborating entity \"mux2\" for hierarchy \"program_counter:U_PC\|mux2:U_BRANCH_MUX\"" {  } { { "../program_counter.vhd" "U_BRANCH_MUX" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/program_counter.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:U_CONTROL " "Elaborating entity \"control\" for hierarchy \"control:U_CONTROL\"" {  } { { "../mips_single.vhd" "U_CONTROL" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:U_DEST_MUX " "Elaborating entity \"mux2\" for hierarchy \"mux2:U_DEST_MUX\"" {  } { { "../mips_single.vhd" "U_DEST_MUX" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:U_REG_FILE " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:U_REG_FILE\"" {  } { { "../mips_single.vhd" "U_REG_FILE" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender extender:U_EXTENDER " "Elaborating entity \"extender\" for hierarchy \"extender:U_EXTENDER\"" {  } { { "../mips_single.vhd" "U_EXTENDER" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:U_ALU_CONTROL " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:U_ALU_CONTROL\"" {  } { { "../mips_single.vhd" "U_ALU_CONTROL" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:U_ALU " "Elaborating entity \"alu\" for hierarchy \"alu:U_ALU\"" {  } { { "../mips_single.vhd" "U_ALU" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 alu:U_ALU\|mux4:U_MUX4 " "Elaborating entity \"mux4\" for hierarchy \"alu:U_ALU\|mux4:U_MUX4\"" {  } { { "../alu.vhd" "U_MUX4" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/alu.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory_wrapper data_memory_wrapper:U_DATA_MEMORY " "Elaborating entity \"data_memory_wrapper\" for hierarchy \"data_memory_wrapper:U_DATA_MEMORY\"" {  } { { "../mips_single.vhd" "U_DATA_MEMORY" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601481 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_addr_wr data_memory_wrapper.vhd(32) " "Verilog HDL or VHDL warning at data_memory_wrapper.vhd(32): object \"byte_addr_wr\" assigned a value but never read" {  } { { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446116601482 "|mips_single|data_memory_wrapper:U_DATA_MEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\"" {  } { { "../data_memory_wrapper.vhd" "U_DATA_MEMORY0" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "altsyncram_component" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601549 ""}  } { { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446116601549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgp3 " "Found entity 1: altsyncram_dgp3" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446116601606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446116601606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dgp3 data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated " "Elaborating entity \"altsyncram_dgp3\" for hierarchy \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 data_memory_wrapper:U_DATA_MEMORY\|mux4:U_BYTE_MUX_RD " "Elaborating entity \"mux4\" for hierarchy \"data_memory_wrapper:U_DATA_MEMORY\|mux4:U_BYTE_MUX_RD\"" {  } { { "../data_memory_wrapper.vhd" "U_BYTE_MUX_RD" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 data_memory_wrapper:U_DATA_MEMORY\|mux4:U_HALF_MUX_RD " "Elaborating entity \"mux4\" for hierarchy \"data_memory_wrapper:U_DATA_MEMORY\|mux4:U_HALF_MUX_RD\"" {  } { { "../data_memory_wrapper.vhd" "U_HALF_MUX_RD" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446116601643 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY3\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[0\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY3\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 250 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY3\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[1\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY3\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 250 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY3\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[2\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY3\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 250 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY3\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[3\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY3\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 250 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY3\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[4\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY3\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 250 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY3\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[5\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY3\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 250 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY3\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[6\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY3\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 250 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY3\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[7\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY3\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 250 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY3|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY2\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[0\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY2\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 221 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY2\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[1\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY2\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 221 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY2\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[2\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY2\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 221 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY2\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[3\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY2\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 221 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY2\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[4\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY2\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 221 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY2\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[5\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY2\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 221 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY2\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[6\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY2\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 221 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY2\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[7\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY2\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 221 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY2|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY1\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[0\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY1\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 196 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY1\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[1\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY1\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 196 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY1\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[2\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY1\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 196 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY1\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[3\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY1\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 196 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY1\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[4\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY1\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 196 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY1\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[5\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY1\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 196 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY1\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[6\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY1\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 196 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY1\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[7\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY1\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 196 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY1|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[0\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 171 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[1\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 171 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[2\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 171 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[3\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 171 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[4\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 171 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[5\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 171 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[6\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 171 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[7\] " "Synthesized away node \"data_memory_wrapper:U_DATA_MEMORY\|data_memory:U_DATA_MEMORY0\|altsyncram:altsyncram_component\|altsyncram_dgp3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dgp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_dgp3.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../data_memory_wrapper.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/data_memory_wrapper.vhd" 171 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|data_memory_wrapper:U_DATA_MEMORY|data_memory:U_DATA_MEMORY0|altsyncram:altsyncram_component|altsyncram_dgp3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[0\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[1\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[2\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[3\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[4\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[5\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[6\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[7\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[8\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[9\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[10\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[11\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[12\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[13\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[14\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[15\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[16\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[17\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[18\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 432 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[19\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[20\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[21\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[22\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[23\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[24\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[25\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 586 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[26\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[27\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[28\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[29\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 674 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[30\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 696 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[31\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 718 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116601876 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1446116601876 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1446116601876 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1122 " "1122 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1446116602251 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1446116602423 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116602423 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116602470 "|mips_single|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_clk " "No output dependent on input pin \"mem_clk\"" {  } { { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116602470 "|mips_single|mem_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446116602470 "|mips_single|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1446116602470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446116602470 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446116602470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446116602470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446116602517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 07:03:22 2015 " "Processing ended: Thu Oct 29 07:03:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446116602517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446116602517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446116602517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446116602517 ""}
