// Seed: 851316343
module module_0 (
    input wire id_0
    , id_6,
    output wor id_1
    , id_7,
    output tri1 id_2
    , id_8,
    output supply1 id_3,
    input wor id_4
);
  wire [1 : 1] id_9;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd77,
    parameter id_18 = 32'd85,
    parameter id_7  = 32'd36
) (
    output tri1 id_0,
    output wire id_1,
    input wand id_2,
    input tri1 id_3
    , id_15,
    output tri1 id_4,
    input wand id_5,
    output wor id_6,
    input tri1 _id_7
    , id_16,
    output supply1 id_8,
    input supply0 id_9,
    output tri0 _id_10,
    output wand id_11,
    output wire id_12,
    input uwire id_13
    , id_17, _id_18
);
  wire id_19;
  assign id_10 = id_3;
  assign id_6  = -1;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_4,
      id_4,
      id_3
  );
  wire id_20;
  logic [id_18 : id_7] id_21["" : id_10];
  ;
endmodule
