

================================================================
== Vitis HLS Report for 'rdc_mont_3_Pipeline_VITIS_LOOP_185_3'
================================================================
* Date:           Tue May 20 14:35:50 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_185_3  |        0|       15|        10|          1|          1|  0 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1440|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|    1310|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1374|   1703|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503p1_1_U  |rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                               |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_366_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_11_fu_414_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_402_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln185_3_fu_220_p2   |         +|   0|  0|  11|           3|           1|
    |add_ln189_fu_464_p2     |         +|   0|  0|  71|          64|          64|
    |t_11_fu_650_p2          |         +|   0|  0|  71|          64|          64|
    |tempReg_8_fu_534_p2     |         +|   0|  0|  71|          64|          64|
    |temp_8_fu_423_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_376_p2          |         +|   0|  0|  41|          34|          34|
    |u_26_fu_554_p2          |         +|   0|  0|  71|          64|          64|
    |v_29_fu_492_p2          |         +|   0|  0|  71|          64|          64|
    |sub_ln187_fu_237_p2     |         -|   0|  0|  11|           3|           3|
    |and_ln105_fu_628_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln185_fu_214_p2    |      icmp|   0|  0|  11|           3|           3|
    |icmp_ln186_fu_226_p2    |      icmp|   0|  0|  13|           4|           4|
    |carry_14_fu_641_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln105_8_fu_569_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_510_p2      |        or|   0|  0|  64|          64|          64|
    |t_2_fu_656_p3           |    select|   0|  0|  64|           1|          64|
    |u_2_fu_589_p3           |    select|   0|  0|  64|           1|          64|
    |v_2_fu_539_p3           |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_42_fu_504_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_43_fu_516_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_44_fu_611_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_45_fu_559_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_46_fu_564_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_47_fu_575_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_498_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln189_fu_470_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1440|        1145|        1334|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_5     |   9|          2|    3|          6|
    |j_fu_90                  |   9|          2|    3|          6|
    |t_fu_78                  |   9|          2|   64|        128|
    |u_25_fu_82               |   9|          2|   64|        128|
    |v_28_fu_86               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  200|        400|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_827                    |  33|   0|   33|          0|
    |ah_reg_742                           |  32|   0|   32|          0|
    |al_reg_732                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |bh_reg_747                           |  32|   0|   32|          0|
    |bl_reg_737                           |  32|   0|   32|          0|
    |icmp_ln185_reg_711                   |   1|   0|    1|          0|
    |icmp_ln186_reg_715                   |   1|   0|    1|          0|
    |j_fu_90                              |   3|   0|    3|          0|
    |t_fu_78                              |  64|   0|   64|          0|
    |tempReg_8_reg_848                    |  64|   0|   64|          0|
    |tempReg_8_reg_848_pp0_iter8_reg      |  64|   0|   64|          0|
    |tmp_28_reg_816                       |   2|   0|    2|          0|
    |tmp_29_reg_801                       |  32|   0|   32|          0|
    |tmp_30_reg_811                       |  32|   0|   32|          0|
    |tmp_31_reg_837                       |   2|   0|    2|          0|
    |tmp_33_reg_857                       |   1|   0|    1|          0|
    |tmp_s_reg_796                        |  32|   0|   32|          0|
    |trunc_ln105_reg_832                  |  32|   0|   32|          0|
    |trunc_ln106_24_reg_781               |  32|   0|   32|          0|
    |trunc_ln106_25_reg_786               |  32|   0|   32|          0|
    |trunc_ln106_26_reg_791               |  32|   0|   32|          0|
    |trunc_ln106_reg_776                  |  32|   0|   32|          0|
    |trunc_ln106_s_reg_806                |  32|   0|   32|          0|
    |trunc_ln106_s_reg_806_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln125_reg_821                  |  32|   0|   32|          0|
    |u_25_fu_82                           |  64|   0|   64|          0|
    |v_28_fu_86                           |  64|   0|   64|          0|
    |xor_ln189_reg_842                    |  64|   0|   64|          0|
    |icmp_ln185_reg_711                   |  64|  32|    1|          0|
    |icmp_ln186_reg_715                   |  64|  32|    1|          0|
    |tmp_30_reg_811                       |  64|  32|   32|          0|
    |trunc_ln106_reg_776                  |  64|  32|   32|          0|
    |trunc_ln125_reg_821                  |  64|  32|   32|          0|
    |xor_ln189_reg_842                    |  64|  32|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1310| 192| 1088|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_829_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_829_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_829_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_829_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_833_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_833_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_833_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_833_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_837_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_837_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_837_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_837_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_841_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_841_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_841_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_841_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_185_3|  return value|
|v                   |   in|   64|     ap_none|                                     v|        scalar|
|u                   |   in|   64|     ap_none|                                     u|        scalar|
|i_5                 |   in|    3|     ap_none|                                   i_5|        scalar|
|add_ln185           |   in|    4|     ap_none|                             add_ln185|        scalar|
|R_Z_address0        |  out|    4|   ap_memory|                                   R_Z|         array|
|R_Z_ce0             |  out|    1|   ap_memory|                                   R_Z|         array|
|R_Z_q0              |   in|   64|   ap_memory|                                   R_Z|         array|
|empty               |   in|    3|     ap_none|                                 empty|        scalar|
|v_29_out            |  out|   64|      ap_vld|                              v_29_out|       pointer|
|v_29_out_ap_vld     |  out|    1|      ap_vld|                              v_29_out|       pointer|
|u_26_out            |  out|   64|      ap_vld|                              u_26_out|       pointer|
|u_26_out_ap_vld     |  out|    1|      ap_vld|                              u_26_out|       pointer|
|t_out               |  out|   64|      ap_vld|                                 t_out|       pointer|
|t_out_ap_vld        |  out|    1|      ap_vld|                                 t_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%u_25 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 14 'alloca' 'u_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v_28 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 15 'alloca' 'v_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_ln185_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %add_ln185"   --->   Operation 18 'read' 'add_ln185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_5_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i_5"   --->   Operation 19 'read' 'i_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%u_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %u"   --->   Operation 20 'read' 'u_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 21 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln177 = store i3 0, i3 %j" [src/generic/fp_generic.c:177]   --->   Operation 22 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_read, i64 %v_28" [src/generic/fp_generic.c:178]   --->   Operation 23 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_read, i64 %u_25" [src/generic/fp_generic.c:178]   --->   Operation 24 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 25 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_5 = load i3 %j" [src/generic/fp_generic.c:185]   --->   Operation 27 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i3 %j_5" [src/generic/fp_generic.c:185]   --->   Operation 28 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.65ns)   --->   "%icmp_ln185 = icmp_eq  i3 %j_5, i3 %i_5_read" [src/generic/fp_generic.c:185]   --->   Operation 29 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.65ns)   --->   "%add_ln185_3 = add i3 %j_5, i3 1" [src/generic/fp_generic.c:185]   --->   Operation 30 'add' 'add_ln185_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %for.body6.split_ifconv, void %for.inc51.loopexit.exitStub" [src/generic/fp_generic.c:185]   --->   Operation 31 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%icmp_ln186 = icmp_ult  i4 %zext_ln185, i4 %add_ln185_read" [src/generic/fp_generic.c:186]   --->   Operation 32 'icmp' 'icmp_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i3 %j_5" [src/generic/fp_generic.c:187]   --->   Operation 33 'zext' 'zext_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%R_Z_addr = getelementptr i64 %R_Z, i32 0, i32 %zext_ln187" [src/generic/fp_generic.c:187]   --->   Operation 34 'getelementptr' 'R_Z_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:187]   --->   Operation 35 'load' 'R_Z_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (1.65ns)   --->   "%sub_ln187 = sub i3 %tmp, i3 %j_5" [src/generic/fp_generic.c:187]   --->   Operation 36 'sub' 'sub_ln187' <Predicate = (!icmp_ln185)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln187_3 = zext i3 %sub_ln187" [src/generic/fp_generic.c:187]   --->   Operation 37 'zext' 'zext_ln187_3' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p503p1_1_addr = getelementptr i64 %p503p1_1, i32 0, i32 %zext_ln187_3" [src/generic/fp_generic.c:187]   --->   Operation 38 'getelementptr' 'p503p1_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:187]   --->   Operation 39 'load' 'p503p1_1_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln177 = store i3 %add_ln185_3, i3 %j" [src/generic/fp_generic.c:177]   --->   Operation 40 'store' 'store_ln177' <Predicate = (!icmp_ln185)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 41 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:187]   --->   Operation 41 'load' 'R_Z_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%al = trunc i64 %R_Z_load" [src/generic/fp_generic.c:187]   --->   Operation 42 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:187]   --->   Operation 43 'load' 'p503p1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bl = trunc i64 %p503p1_1_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:187]   --->   Operation 44 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %R_Z_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:187]   --->   Operation 45 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p503p1_1_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:187]   --->   Operation 46 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 47 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:187]   --->   Operation 48 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln105_11 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 49 'zext' 'zext_ln105_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:187]   --->   Operation 50 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_11, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:187]   --->   Operation 51 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:187]   --->   Operation 52 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_11, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:187]   --->   Operation 53 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:187]   --->   Operation 54 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 55 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_11, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:187]   --->   Operation 55 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 56 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:187]   --->   Operation 57 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106_24 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 58 'trunc' 'trunc_ln106_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_11, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:187]   --->   Operation 59 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln106_25 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 60 'trunc' 'trunc_ln106_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:187]   --->   Operation 61 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106_26 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 62 'trunc' 'trunc_ln106_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 63 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 64 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln106_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 65 'partselect' 'trunc_ln106_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:189]   --->   Operation 66 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 67 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_25" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 68 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln123_10 = zext i32 %trunc_ln106_24" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 69 'zext' 'zext_ln123_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_10" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 70 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln123_11 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 71 'zext' 'zext_ln123_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_11, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 72 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 73 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 74 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln106_11 = zext i32 %tmp_29" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 75 'zext' 'zext_ln106_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_26" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 76 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_11" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 77 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln106_10 = zext i2 %tmp_28" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 78 'zext' 'zext_ln106_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln130_10 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 79 'zext' 'zext_ln130_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln130_11 = add i32 %trunc_ln106_s, i32 %zext_ln106_10" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 80 'add' 'add_ln130_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln130_11 = zext i32 %add_ln130_11" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 81 'zext' 'zext_ln130_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (2.59ns)   --->   "%temp_8 = add i34 %zext_ln130_11, i34 %zext_ln130_10" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 82 'add' 'temp_8' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i34 %temp_8" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 83 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_8, i32 32, i32 33" [src/generic/fp_generic.c:189]   --->   Operation 84 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.51>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_30, i32 0" [src/generic/fp_generic.c:189]   --->   Operation 85 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%and_ln189_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_31, i32 0" [src/generic/fp_generic.c:189]   --->   Operation 86 'bitconcatenate' 'and_ln189_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i34 %and_ln189_3" [src/generic/fp_generic.c:189]   --->   Operation 87 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln189_3 = zext i32 %trunc_ln105" [src/generic/fp_generic.c:189]   --->   Operation 88 'zext' 'zext_ln189_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (3.52ns)   --->   "%add_ln189 = add i64 %zext_ln189, i64 %and_ln" [src/generic/fp_generic.c:189]   --->   Operation 89 'add' 'add_ln189' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.99ns)   --->   "%xor_ln189 = xor i64 %add_ln189, i64 %zext_ln189_3" [src/generic/fp_generic.c:189]   --->   Operation 90 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%v_28_load_1 = load i64 %v_28" [src/generic/fp_generic.c:188]   --->   Operation 91 'load' 'v_28_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 92 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tempReg = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 93 'bitconcatenate' 'tempReg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (3.52ns)   --->   "%v_29 = add i64 %tempReg, i64 %v_28_load_1" [src/generic/fp_generic.c:188]   --->   Operation 94 'add' 'v_29' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tempReg_8)   --->   "%xor_ln105 = xor i64 %shl_ln, i64 %v_29" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 95 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tempReg_8)   --->   "%xor_ln105_42 = xor i64 %v_28_load_1, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 96 'xor' 'xor_ln105_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg_8)   --->   "%or_ln105 = or i64 %xor_ln105_42, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 97 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg_8)   --->   "%xor_ln105_43 = xor i64 %or_ln105, i64 %v_29" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 98 'xor' 'xor_ln105_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg_8)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_43, i32 63" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 99 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg_8)   --->   "%zext_ln105_15 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 100 'zext' 'zext_ln105_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg_8 = add i64 %xor_ln189, i64 %zext_ln105_15" [src/generic/fp_generic.c:189]   --->   Operation 101 'add' 'tempReg_8' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (1.48ns)   --->   "%v_2 = select i1 %icmp_ln186, i64 %v_29, i64 %v_28_load_1" [src/generic/fp_generic.c:186]   --->   Operation 102 'select' 'v_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_2, i64 %v_28" [src/generic/fp_generic.c:178]   --->   Operation 103 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%u_25_load_1 = load i64 %u_25" [src/generic/fp_generic.c:189]   --->   Operation 104 'load' 'u_25_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (3.52ns)   --->   "%u_26 = add i64 %tempReg_8, i64 %u_25_load_1" [src/generic/fp_generic.c:189]   --->   Operation 105 'add' 'u_26' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%xor_ln105_45 = xor i64 %tempReg_8, i64 %u_26" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 106 'xor' 'xor_ln105_45' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%xor_ln105_46 = xor i64 %u_25_load_1, i64 %tempReg_8" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 107 'xor' 'xor_ln105_46' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%or_ln105_8 = or i64 %xor_ln105_46, i64 %xor_ln105_45" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 108 'or' 'or_ln105_8' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%xor_ln105_47 = xor i64 %or_ln105_8, i64 %u_26" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 109 'xor' 'xor_ln105_47' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_47, i32 63" [src/generic/fp_generic.c:189]   --->   Operation 110 'bitselect' 'tmp_33' <Predicate = (icmp_ln186)> <Delay = 0.99>
ST_9 : Operation 111 [1/1] (1.48ns)   --->   "%u_2 = select i1 %icmp_ln186, i64 %u_26, i64 %u_25_load_1" [src/generic/fp_generic.c:186]   --->   Operation 111 'select' 'u_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_2, i64 %u_25" [src/generic/fp_generic.c:178]   --->   Operation 112 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%t_load_6 = load i64 %t"   --->   Operation 129 'load' 't_load_6' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%u_25_load = load i64 %u_25"   --->   Operation 130 'load' 'u_25_load' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%v_28_load = load i64 %v_28"   --->   Operation 131 'load' 'v_28_load' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_29_out, i64 %v_28_load"   --->   Operation 132 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %u_26_out, i64 %u_25_load"   --->   Operation 133 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %t_out, i64 %t_load_6"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 135 'ret' 'ret_ln0' <Predicate = (icmp_ln185)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.58>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%t_load = load i64 %t" [src/generic/fp_generic.c:190]   --->   Operation 113 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:178]   --->   Operation 114 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln178 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 7, i64 3" [src/generic/fp_generic.c:178]   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln185 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/generic/fp_generic.c:185]   --->   Operation 116 'specloopname' 'specloopname_ln185' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg_8, i64 63" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 117 'bitselect' 'bit_sel' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%xor_ln105_44 = xor i1 %bit_sel, i1 1" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 118 'xor' 'xor_ln105_44' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%trunc_ln105_10 = trunc i64 %tempReg_8" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 119 'trunc' 'trunc_ln105_10' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_44, i63 %trunc_ln105_10" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 120 'bitconcatenate' 'xor_ln105_s' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%and_ln105 = and i64 %xor_ln189, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 121 'and' 'and_ln105' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:103->src/generic/fp_generic.c:189]   --->   Operation 122 'bitselect' 'tmp_32' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%carry_14 = or i1 %tmp_33, i1 %tmp_32" [src/generic/fp_generic.c:189]   --->   Operation 123 'or' 'carry_14' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%zext_ln190 = zext i1 %carry_14" [src/generic/fp_generic.c:190]   --->   Operation 124 'zext' 'zext_ln190' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (3.52ns) (out node of the LUT)   --->   "%t_11 = add i64 %t_load, i64 %zext_ln190" [src/generic/fp_generic.c:190]   --->   Operation 125 'add' 't_11' <Predicate = (icmp_ln186)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (1.48ns)   --->   "%t_2 = select i1 %icmp_ln186, i64 %t_11, i64 %t_load" [src/generic/fp_generic.c:186]   --->   Operation 126 'select' 't_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t_2, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 127 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln185 = br void %for.body6" [src/generic/fp_generic.c:185]   --->   Operation 128 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln185]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ R_Z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_29_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_26_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                       (alloca           ) [ 01111111111]
u_25                    (alloca           ) [ 01111111110]
v_28                    (alloca           ) [ 01111111110]
j                       (alloca           ) [ 01000000000]
tmp                     (read             ) [ 00000000000]
add_ln185_read          (read             ) [ 00000000000]
i_5_read                (read             ) [ 00000000000]
u_read                  (read             ) [ 00000000000]
v_read                  (read             ) [ 00000000000]
store_ln177             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j_5                     (load             ) [ 00000000000]
zext_ln185              (zext             ) [ 00000000000]
icmp_ln185              (icmp             ) [ 01111111110]
add_ln185_3             (add              ) [ 00000000000]
br_ln185                (br               ) [ 00000000000]
icmp_ln186              (icmp             ) [ 01111111111]
zext_ln187              (zext             ) [ 00000000000]
R_Z_addr                (getelementptr    ) [ 01100000000]
sub_ln187               (sub              ) [ 00000000000]
zext_ln187_3            (zext             ) [ 00000000000]
p503p1_1_addr           (getelementptr    ) [ 01100000000]
store_ln177             (store            ) [ 00000000000]
R_Z_load                (load             ) [ 00000000000]
al                      (trunc            ) [ 01010000000]
p503p1_1_load           (load             ) [ 00000000000]
bl                      (trunc            ) [ 01010000000]
ah                      (partselect       ) [ 01010000000]
bh                      (partselect       ) [ 01010000000]
zext_ln105              (zext             ) [ 01001000000]
zext_ln110              (zext             ) [ 01001000000]
zext_ln105_11           (zext             ) [ 01001000000]
zext_ln112              (zext             ) [ 01001000000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000111100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_24          (trunc            ) [ 01000100000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_25          (trunc            ) [ 01000100000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_26          (trunc            ) [ 01000100000]
tmp_s                   (partselect       ) [ 01000100000]
tmp_29                  (partselect       ) [ 01000100000]
trunc_ln106_s           (partselect       ) [ 01000110000]
tmp_30                  (partselect       ) [ 01000111000]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_10           (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_11           (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_28                  (partselect       ) [ 01000010000]
trunc_ln125             (trunc            ) [ 01000011100]
zext_ln106_11           (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130               (add              ) [ 01000010000]
zext_ln106_10           (zext             ) [ 00000000000]
zext_ln130_10           (zext             ) [ 00000000000]
add_ln130_11            (add              ) [ 00000000000]
zext_ln130_11           (zext             ) [ 00000000000]
temp_8                  (add              ) [ 00000000000]
trunc_ln105             (trunc            ) [ 01000001000]
tmp_31                  (partselect       ) [ 01000001000]
and_ln                  (bitconcatenate   ) [ 00000000000]
and_ln189_3             (bitconcatenate   ) [ 00000000000]
zext_ln189              (zext             ) [ 00000000000]
zext_ln189_3            (zext             ) [ 00000000000]
add_ln189               (add              ) [ 00000000000]
xor_ln189               (xor              ) [ 01000000111]
v_28_load_1             (load             ) [ 00000000000]
shl_ln                  (bitconcatenate   ) [ 00000000000]
tempReg                 (bitconcatenate   ) [ 00000000000]
v_29                    (add              ) [ 00000000000]
xor_ln105               (xor              ) [ 00000000000]
xor_ln105_42            (xor              ) [ 00000000000]
or_ln105                (or               ) [ 00000000000]
xor_ln105_43            (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105_15           (zext             ) [ 00000000000]
tempReg_8               (add              ) [ 01000000011]
v_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
u_25_load_1             (load             ) [ 00000000000]
u_26                    (add              ) [ 00000000000]
xor_ln105_45            (xor              ) [ 00000000000]
xor_ln105_46            (xor              ) [ 00000000000]
or_ln105_8              (or               ) [ 00000000000]
xor_ln105_47            (xor              ) [ 00000000000]
tmp_33                  (bitselect        ) [ 01000000001]
u_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
t_load                  (load             ) [ 00000000000]
specpipeline_ln178      (specpipeline     ) [ 00000000000]
speclooptripcount_ln178 (speclooptripcount) [ 00000000000]
specloopname_ln185      (specloopname     ) [ 00000000000]
bit_sel                 (bitselect        ) [ 00000000000]
xor_ln105_44            (xor              ) [ 00000000000]
trunc_ln105_10          (trunc            ) [ 00000000000]
xor_ln105_s             (bitconcatenate   ) [ 00000000000]
and_ln105               (and              ) [ 00000000000]
tmp_32                  (bitselect        ) [ 00000000000]
carry_14                (or               ) [ 00000000000]
zext_ln190              (zext             ) [ 00000000000]
t_11                    (add              ) [ 00000000000]
t_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln185                (br               ) [ 00000000000]
t_load_6                (load             ) [ 00000000000]
u_25_load               (load             ) [ 00000000000]
v_28_load               (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln185">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln185"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="R_Z">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_Z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_29_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_29_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="u_26_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_26_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p503p1_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="t_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="u_25_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_25/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="v_28_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_28/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln185_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln185_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_5_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_5_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="u_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="v_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln0_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln0_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="0"/>
<pin id="134" dir="0" index="2" bw="64" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln0_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="0" index="2" bw="64" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="145" class="1004" name="R_Z_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="3" slack="0"/>
<pin id="149" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_Z_addr/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_Z_load/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p503p1_1_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503p1_1_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503p1_1_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln177_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln178_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln178_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln178_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="j_5_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_5/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln185_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln185_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln185_3_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_3/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln186_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln187_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sub_ln187_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="3" slack="0"/>
<pin id="240" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln187/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln187_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_3/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln177_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="3" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="al_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="bl_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="ah_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="0" index="3" bw="7" slack="0"/>
<pin id="266" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="bh_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="0" index="3" bw="7" slack="0"/>
<pin id="276" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln105_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln110_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln105_11_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_11/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln112_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln106_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln106_24_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_24/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln106_25_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_25/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln106_26_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_26/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_s_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="0"/>
<pin id="320" dir="0" index="2" bw="7" slack="0"/>
<pin id="321" dir="0" index="3" bw="7" slack="0"/>
<pin id="322" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_29_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="0" index="2" bw="7" slack="0"/>
<pin id="331" dir="0" index="3" bw="7" slack="0"/>
<pin id="332" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln106_s_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_s/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_30_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="0"/>
<pin id="350" dir="0" index="2" bw="7" slack="0"/>
<pin id="351" dir="0" index="3" bw="7" slack="0"/>
<pin id="352" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln106_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln123_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln123_10_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_10/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln123_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln123_11_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="33" slack="0"/>
<pin id="374" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_11/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="temp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="33" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_28_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="0" index="1" bw="34" slack="0"/>
<pin id="385" dir="0" index="2" bw="7" slack="0"/>
<pin id="386" dir="0" index="3" bw="7" slack="0"/>
<pin id="387" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln125_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="34" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln106_11_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_11/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln130_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln130_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln106_10_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_10/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln130_10_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="33" slack="1"/>
<pin id="413" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_10/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln130_11_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="2"/>
<pin id="416" dir="0" index="1" bw="2" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_11/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln130_11_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_11/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="temp_8_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="33" slack="0"/>
<pin id="426" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_8/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln105_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="34" slack="0"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_31_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="0"/>
<pin id="435" dir="0" index="1" bw="34" slack="0"/>
<pin id="436" dir="0" index="2" bw="7" slack="0"/>
<pin id="437" dir="0" index="3" bw="7" slack="0"/>
<pin id="438" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="and_ln_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="3"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="and_ln189_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="34" slack="0"/>
<pin id="452" dir="0" index="1" bw="2" slack="1"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln189_3/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln189_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="34" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln189_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_3/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln189_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="34" slack="0"/>
<pin id="466" dir="0" index="1" bw="64" slack="0"/>
<pin id="467" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="xor_ln189_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="0"/>
<pin id="472" dir="0" index="1" bw="64" slack="0"/>
<pin id="473" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln189/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="v_28_load_1_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="7"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_28_load_1/8 "/>
</bind>
</comp>

<comp id="479" class="1004" name="shl_ln_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="3"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tempReg_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="3"/>
<pin id="489" dir="0" index="2" bw="32" slack="4"/>
<pin id="490" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="v_29_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="0" index="1" bw="64" slack="0"/>
<pin id="495" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_29/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="xor_ln105_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="0"/>
<pin id="501" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="xor_ln105_42_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="0" index="1" bw="64" slack="0"/>
<pin id="507" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_42/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="or_ln105_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="0" index="1" bw="64" slack="0"/>
<pin id="513" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="xor_ln105_43_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="0"/>
<pin id="519" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_43/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="carry_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="64" slack="0"/>
<pin id="525" dir="0" index="2" bw="7" slack="0"/>
<pin id="526" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln105_15_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_15/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tempReg_8_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="1"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg_8/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="v_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="7"/>
<pin id="541" dir="0" index="1" bw="64" slack="0"/>
<pin id="542" dir="0" index="2" bw="64" slack="0"/>
<pin id="543" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_2/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln178_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="7"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/8 "/>
</bind>
</comp>

<comp id="551" class="1004" name="u_25_load_1_load_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="8"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_25_load_1/9 "/>
</bind>
</comp>

<comp id="554" class="1004" name="u_26_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="1"/>
<pin id="556" dir="0" index="1" bw="64" slack="0"/>
<pin id="557" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_26/9 "/>
</bind>
</comp>

<comp id="559" class="1004" name="xor_ln105_45_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="1"/>
<pin id="561" dir="0" index="1" bw="64" slack="0"/>
<pin id="562" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_45/9 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln105_46_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="1"/>
<pin id="567" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_46/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln105_8_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="0"/>
<pin id="571" dir="0" index="1" bw="64" slack="0"/>
<pin id="572" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_8/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="xor_ln105_47_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="0"/>
<pin id="577" dir="0" index="1" bw="64" slack="0"/>
<pin id="578" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_47/9 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_33_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="64" slack="0"/>
<pin id="584" dir="0" index="2" bw="7" slack="0"/>
<pin id="585" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/9 "/>
</bind>
</comp>

<comp id="589" class="1004" name="u_2_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="8"/>
<pin id="591" dir="0" index="1" bw="64" slack="0"/>
<pin id="592" dir="0" index="2" bw="64" slack="0"/>
<pin id="593" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_2/9 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln178_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="0" index="1" bw="64" slack="8"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/9 "/>
</bind>
</comp>

<comp id="601" class="1004" name="t_load_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="9"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="bit_sel_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="64" slack="2"/>
<pin id="607" dir="0" index="2" bw="7" slack="0"/>
<pin id="608" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/10 "/>
</bind>
</comp>

<comp id="611" class="1004" name="xor_ln105_44_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_44/10 "/>
</bind>
</comp>

<comp id="617" class="1004" name="trunc_ln105_10_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="2"/>
<pin id="619" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_10/10 "/>
</bind>
</comp>

<comp id="620" class="1004" name="xor_ln105_s_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="0" index="2" bw="63" slack="0"/>
<pin id="624" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="and_ln105_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="3"/>
<pin id="630" dir="0" index="1" bw="64" slack="0"/>
<pin id="631" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/10 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_32_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="64" slack="0"/>
<pin id="636" dir="0" index="2" bw="7" slack="0"/>
<pin id="637" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="carry_14_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_14/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln190_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="t_11_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_11/10 "/>
</bind>
</comp>

<comp id="656" class="1004" name="t_2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="9"/>
<pin id="658" dir="0" index="1" bw="64" slack="0"/>
<pin id="659" dir="0" index="2" bw="64" slack="0"/>
<pin id="660" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_2/10 "/>
</bind>
</comp>

<comp id="663" class="1004" name="store_ln178_store_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="0"/>
<pin id="665" dir="0" index="1" bw="64" slack="9"/>
<pin id="666" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="668" class="1004" name="t_load_6_load_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="8"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load_6/9 "/>
</bind>
</comp>

<comp id="672" class="1004" name="u_25_load_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="8"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_25_load/9 "/>
</bind>
</comp>

<comp id="676" class="1004" name="v_28_load_load_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="8"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_28_load/9 "/>
</bind>
</comp>

<comp id="680" class="1005" name="t_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="688" class="1005" name="u_25_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="0"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_25 "/>
</bind>
</comp>

<comp id="696" class="1005" name="v_28_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_28 "/>
</bind>
</comp>

<comp id="704" class="1005" name="j_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="3" slack="0"/>
<pin id="706" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="711" class="1005" name="icmp_ln185_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="8"/>
<pin id="713" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="715" class="1005" name="icmp_ln186_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="7"/>
<pin id="717" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="722" class="1005" name="R_Z_addr_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="1"/>
<pin id="724" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_Z_addr "/>
</bind>
</comp>

<comp id="727" class="1005" name="p503p1_1_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="3" slack="1"/>
<pin id="729" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503p1_1_addr "/>
</bind>
</comp>

<comp id="732" class="1005" name="al_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="737" class="1005" name="bl_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="742" class="1005" name="ah_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="747" class="1005" name="bh_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="752" class="1005" name="zext_ln105_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="64" slack="1"/>
<pin id="754" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="758" class="1005" name="zext_ln110_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="1"/>
<pin id="760" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="764" class="1005" name="zext_ln105_11_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="64" slack="1"/>
<pin id="766" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_11 "/>
</bind>
</comp>

<comp id="770" class="1005" name="zext_ln112_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="1"/>
<pin id="772" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="776" class="1005" name="trunc_ln106_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="4"/>
<pin id="778" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="781" class="1005" name="trunc_ln106_24_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_24 "/>
</bind>
</comp>

<comp id="786" class="1005" name="trunc_ln106_25_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_25 "/>
</bind>
</comp>

<comp id="791" class="1005" name="trunc_ln106_26_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_26 "/>
</bind>
</comp>

<comp id="796" class="1005" name="tmp_s_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="801" class="1005" name="tmp_29_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="806" class="1005" name="trunc_ln106_s_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="2"/>
<pin id="808" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_s "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_30_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="3"/>
<pin id="813" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_28_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="2" slack="1"/>
<pin id="818" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="821" class="1005" name="trunc_ln125_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="3"/>
<pin id="823" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="827" class="1005" name="add_ln130_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="33" slack="1"/>
<pin id="829" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="832" class="1005" name="trunc_ln105_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="837" class="1005" name="tmp_31_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="2" slack="1"/>
<pin id="839" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="842" class="1005" name="xor_ln189_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="64" slack="1"/>
<pin id="844" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln189 "/>
</bind>
</comp>

<comp id="848" class="1005" name="tempReg_8_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="1"/>
<pin id="850" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg_8 "/>
</bind>
</comp>

<comp id="857" class="1005" name="tmp_33_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="76" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="76" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="76" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="118" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="112" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="207" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="106" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="207" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="210" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="100" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="207" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="241"><net_src comp="94" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="207" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="252"><net_src comp="220" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="152" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="165" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="152" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="165" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="304"><net_src comp="171" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="175" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="179" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="183" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="171" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="179" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="175" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="38" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="183" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="40" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="357" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="42" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="38" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="44" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="395"><net_src comp="376" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="406"><net_src comp="399" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="396" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="414" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="411" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="42" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="423" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="38" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="44" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="448"><net_src comp="46" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="34" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="455"><net_src comp="48" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="34" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="460"><net_src comp="450" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="468"><net_src comp="457" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="443" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="461" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="484"><net_src comp="46" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="34" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="491"><net_src comp="46" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="486" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="476" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="479" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="476" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="479" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="498" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="492" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="50" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="516" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="40" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="492" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="476" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="550"><net_src comp="539" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="558"><net_src comp="551" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="554" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="551" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="559" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="554" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="50" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="40" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="594"><net_src comp="554" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="595"><net_src comp="551" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="600"><net_src comp="589" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="609"><net_src comp="68" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="70" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="615"><net_src comp="604" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="72" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="625"><net_src comp="74" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="611" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="617" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="632"><net_src comp="620" pin="3"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="50" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="628" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="40" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="645"><net_src comp="633" pin="3"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="641" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="601" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="646" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="661"><net_src comp="650" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="662"><net_src comp="601" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="667"><net_src comp="656" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="668" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="679"><net_src comp="676" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="683"><net_src comp="78" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="686"><net_src comp="680" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="687"><net_src comp="680" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="691"><net_src comp="82" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="694"><net_src comp="688" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="695"><net_src comp="688" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="699"><net_src comp="86" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="703"><net_src comp="696" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="707"><net_src comp="90" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="710"><net_src comp="704" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="714"><net_src comp="214" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="226" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="725"><net_src comp="145" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="730"><net_src comp="158" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="735"><net_src comp="253" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="740"><net_src comp="257" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="745"><net_src comp="261" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="750"><net_src comp="271" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="755"><net_src comp="281" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="761"><net_src comp="286" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="767"><net_src comp="291" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="773"><net_src comp="296" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="779"><net_src comp="301" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="784"><net_src comp="305" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="789"><net_src comp="309" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="794"><net_src comp="313" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="799"><net_src comp="317" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="804"><net_src comp="327" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="809"><net_src comp="337" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="814"><net_src comp="347" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="819"><net_src comp="382" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="824"><net_src comp="392" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="830"><net_src comp="402" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="835"><net_src comp="429" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="840"><net_src comp="433" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="845"><net_src comp="470" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="851"><net_src comp="534" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="855"><net_src comp="848" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="860"><net_src comp="581" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="641" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: R_Z | {}
	Port: v_29_out | {9 }
	Port: u_26_out | {9 }
	Port: t_out | {9 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont.3_Pipeline_VITIS_LOOP_185_3 : v | {1 }
	Port: rdc_mont.3_Pipeline_VITIS_LOOP_185_3 : u | {1 }
	Port: rdc_mont.3_Pipeline_VITIS_LOOP_185_3 : i_5 | {1 }
	Port: rdc_mont.3_Pipeline_VITIS_LOOP_185_3 : add_ln185 | {1 }
	Port: rdc_mont.3_Pipeline_VITIS_LOOP_185_3 : R_Z | {1 2 }
	Port: rdc_mont.3_Pipeline_VITIS_LOOP_185_3 : empty | {1 }
	Port: rdc_mont.3_Pipeline_VITIS_LOOP_185_3 : p503p1_1 | {1 2 }
  - Chain level:
	State 1
		store_ln177 : 1
		store_ln178 : 1
		j_5 : 1
		zext_ln185 : 2
		icmp_ln185 : 2
		add_ln185_3 : 2
		br_ln185 : 3
		icmp_ln186 : 3
		zext_ln187 : 2
		R_Z_addr : 3
		R_Z_load : 4
		sub_ln187 : 2
		zext_ln187_3 : 3
		p503p1_1_addr : 4
		p503p1_1_load : 5
		store_ln177 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_24 : 1
		trunc_ln106_25 : 1
		trunc_ln106_26 : 1
		tmp_s : 1
		tmp_29 : 1
		trunc_ln106_s : 1
		tmp_30 : 1
	State 5
		add_ln123 : 1
		zext_ln123_11 : 2
		temp : 3
		tmp_28 : 4
		trunc_ln125 : 4
		add_ln130 : 1
	State 6
		add_ln130_11 : 1
		zext_ln130_11 : 2
		temp_8 : 3
		trunc_ln105 : 4
		tmp_31 : 4
	State 7
		zext_ln189 : 1
		add_ln189 : 2
		xor_ln189 : 3
	State 8
		v_29 : 1
		xor_ln105 : 2
		xor_ln105_42 : 1
		or_ln105 : 2
		xor_ln105_43 : 2
		carry : 2
		zext_ln105_15 : 3
		tempReg_8 : 4
		v_2 : 2
		store_ln178 : 3
	State 9
		u_26 : 1
		xor_ln105_45 : 2
		xor_ln105_46 : 1
		or_ln105_8 : 2
		xor_ln105_47 : 2
		tmp_33 : 2
		u_2 : 2
		store_ln178 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln105_44 : 1
		xor_ln105_s : 1
		and_ln105 : 2
		tmp_32 : 2
		carry_14 : 3
		zext_ln190 : 3
		t_11 : 4
		t_2 : 5
		store_ln178 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_171         |    4    |   165   |    50   |
|    mul   |         grp_fu_175         |    4    |   165   |    50   |
|          |         grp_fu_179         |    4    |   165   |    50   |
|          |         grp_fu_183         |    4    |   165   |    50   |
|----------|----------------------------|---------|---------|---------|
|          |     add_ln185_3_fu_220     |    0    |    0    |    11   |
|          |      add_ln123_fu_366      |    0    |    0    |    39   |
|          |         temp_fu_376        |    0    |    0    |    40   |
|          |      add_ln130_fu_402      |    0    |    0    |    39   |
|          |     add_ln130_11_fu_414    |    0    |    0    |    39   |
|    add   |        temp_8_fu_423       |    0    |    0    |    40   |
|          |      add_ln189_fu_464      |    0    |    0    |    71   |
|          |         v_29_fu_492        |    0    |    0    |    71   |
|          |      tempReg_8_fu_534      |    0    |    0    |    71   |
|          |         u_26_fu_554        |    0    |    0    |    71   |
|          |         t_11_fu_650        |    0    |    0    |    71   |
|----------|----------------------------|---------|---------|---------|
|          |      xor_ln189_fu_470      |    0    |    0    |    64   |
|          |      xor_ln105_fu_498      |    0    |    0    |    64   |
|          |     xor_ln105_42_fu_504    |    0    |    0    |    64   |
|    xor   |     xor_ln105_43_fu_516    |    0    |    0    |    64   |
|          |     xor_ln105_45_fu_559    |    0    |    0    |    64   |
|          |     xor_ln105_46_fu_564    |    0    |    0    |    64   |
|          |     xor_ln105_47_fu_575    |    0    |    0    |    64   |
|          |     xor_ln105_44_fu_611    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |         v_2_fu_539         |    0    |    0    |    64   |
|  select  |         u_2_fu_589         |    0    |    0    |    64   |
|          |         t_2_fu_656         |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln105_fu_510      |    0    |    0    |    64   |
|    or    |      or_ln105_8_fu_569     |    0    |    0    |    64   |
|          |       carry_14_fu_641      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    and   |      and_ln105_fu_628      |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln185_fu_214     |    0    |    0    |    11   |
|          |      icmp_ln186_fu_226     |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|    sub   |      sub_ln187_fu_237      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_read_fu_94       |    0    |    0    |    0    |
|          | add_ln185_read_read_fu_100 |    0    |    0    |    0    |
|   read   |    i_5_read_read_fu_106    |    0    |    0    |    0    |
|          |     u_read_read_fu_112     |    0    |    0    |    0    |
|          |     v_read_read_fu_118     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   write_ln0_write_fu_124   |    0    |    0    |    0    |
|   write  |   write_ln0_write_fu_131   |    0    |    0    |    0    |
|          |   write_ln0_write_fu_138   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln185_fu_210     |    0    |    0    |    0    |
|          |      zext_ln187_fu_232     |    0    |    0    |    0    |
|          |     zext_ln187_3_fu_243    |    0    |    0    |    0    |
|          |      zext_ln105_fu_281     |    0    |    0    |    0    |
|          |      zext_ln110_fu_286     |    0    |    0    |    0    |
|          |    zext_ln105_11_fu_291    |    0    |    0    |    0    |
|          |      zext_ln112_fu_296     |    0    |    0    |    0    |
|          |      zext_ln106_fu_357     |    0    |    0    |    0    |
|          |      zext_ln123_fu_360     |    0    |    0    |    0    |
|   zext   |    zext_ln123_10_fu_363    |    0    |    0    |    0    |
|          |    zext_ln123_11_fu_372    |    0    |    0    |    0    |
|          |    zext_ln106_11_fu_396    |    0    |    0    |    0    |
|          |      zext_ln130_fu_399     |    0    |    0    |    0    |
|          |    zext_ln106_10_fu_408    |    0    |    0    |    0    |
|          |    zext_ln130_10_fu_411    |    0    |    0    |    0    |
|          |    zext_ln130_11_fu_419    |    0    |    0    |    0    |
|          |      zext_ln189_fu_457     |    0    |    0    |    0    |
|          |     zext_ln189_3_fu_461    |    0    |    0    |    0    |
|          |    zext_ln105_15_fu_530    |    0    |    0    |    0    |
|          |      zext_ln190_fu_646     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |          al_fu_253         |    0    |    0    |    0    |
|          |          bl_fu_257         |    0    |    0    |    0    |
|          |     trunc_ln106_fu_301     |    0    |    0    |    0    |
|          |    trunc_ln106_24_fu_305   |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_25_fu_309   |    0    |    0    |    0    |
|          |    trunc_ln106_26_fu_313   |    0    |    0    |    0    |
|          |     trunc_ln125_fu_392     |    0    |    0    |    0    |
|          |     trunc_ln105_fu_429     |    0    |    0    |    0    |
|          |    trunc_ln105_10_fu_617   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |          ah_fu_261         |    0    |    0    |    0    |
|          |          bh_fu_271         |    0    |    0    |    0    |
|          |        tmp_s_fu_317        |    0    |    0    |    0    |
|partselect|        tmp_29_fu_327       |    0    |    0    |    0    |
|          |    trunc_ln106_s_fu_337    |    0    |    0    |    0    |
|          |        tmp_30_fu_347       |    0    |    0    |    0    |
|          |        tmp_28_fu_382       |    0    |    0    |    0    |
|          |        tmp_31_fu_433       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        and_ln_fu_443       |    0    |    0    |    0    |
|          |     and_ln189_3_fu_450     |    0    |    0    |    0    |
|bitconcatenate|        shl_ln_fu_479       |    0    |    0    |    0    |
|          |       tempReg_fu_486       |    0    |    0    |    0    |
|          |     xor_ln105_s_fu_620     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        carry_fu_522        |    0    |    0    |    0    |
| bitselect|        tmp_33_fu_581       |    0    |    0    |    0    |
|          |       bit_sel_fu_604       |    0    |    0    |    0    |
|          |        tmp_32_fu_633       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    16   |   660   |   1634  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   R_Z_addr_reg_722   |    4   |
|   add_ln130_reg_827  |   33   |
|      ah_reg_742      |   32   |
|      al_reg_732      |   32   |
|      bh_reg_747      |   32   |
|      bl_reg_737      |   32   |
|  icmp_ln185_reg_711  |    1   |
|  icmp_ln186_reg_715  |    1   |
|       j_reg_704      |    3   |
| p503p1_1_addr_reg_727|    3   |
|       t_reg_680      |   64   |
|   tempReg_8_reg_848  |   64   |
|    tmp_28_reg_816    |    2   |
|    tmp_29_reg_801    |   32   |
|    tmp_30_reg_811    |   32   |
|    tmp_31_reg_837    |    2   |
|    tmp_33_reg_857    |    1   |
|     tmp_s_reg_796    |   32   |
|  trunc_ln105_reg_832 |   32   |
|trunc_ln106_24_reg_781|   32   |
|trunc_ln106_25_reg_786|   32   |
|trunc_ln106_26_reg_791|   32   |
|  trunc_ln106_reg_776 |   32   |
| trunc_ln106_s_reg_806|   32   |
|  trunc_ln125_reg_821 |   32   |
|     u_25_reg_688     |   64   |
|     v_28_reg_696     |   64   |
|   xor_ln189_reg_842  |   64   |
| zext_ln105_11_reg_764|   64   |
|  zext_ln105_reg_752  |   64   |
|  zext_ln110_reg_758  |   64   |
|  zext_ln112_reg_770  |   64   |
+----------------------+--------+
|         Total        |  1074  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_152 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_165 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_171    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_171    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_175    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_175    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_179    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_179    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_183    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_183    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   526  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1634  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1074  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1734  |  1724  |
+-----------+--------+--------+--------+--------+
