[14:06:44.585] <TB1>     INFO: *** Welcome to pxar ***
[14:06:44.585] <TB1>     INFO: *** Today: 2016/09/06
[14:06:44.592] <TB1>     INFO: *** Version: 47bc-dirty
[14:06:44.592] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C15.dat
[14:06:44.593] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:06:44.593] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//defaultMaskFile.dat
[14:06:44.593] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters_C15.dat
[14:06:44.669] <TB1>     INFO:         clk: 4
[14:06:44.669] <TB1>     INFO:         ctr: 4
[14:06:44.669] <TB1>     INFO:         sda: 19
[14:06:44.669] <TB1>     INFO:         tin: 9
[14:06:44.669] <TB1>     INFO:         level: 15
[14:06:44.669] <TB1>     INFO:         triggerdelay: 0
[14:06:44.669] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:06:44.669] <TB1>     INFO: Log level: DEBUG
[14:06:44.680] <TB1>     INFO: Found DTB DTB_WRECOM
[14:06:44.689] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[14:06:44.692] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[14:06:44.695] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[14:06:46.255] <TB1>     INFO: DUT info: 
[14:06:46.255] <TB1>     INFO: The DUT currently contains the following objects:
[14:06:46.255] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:06:46.255] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[14:06:46.255] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[14:06:46.255] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:06:46.255] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:46.255] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:46.255] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:46.255] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:46.255] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:46.255] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:46.255] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:46.255] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:46.255] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:46.255] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:46.255] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:46.255] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:46.255] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:46.256] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:46.256] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:46.256] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:06:46.256] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:06:46.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:06:46.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:06:46.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:06:46.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:06:46.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:06:46.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:06:46.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:06:46.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:06:46.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:06:46.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:06:46.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:06:46.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:06:46.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:06:46.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:06:46.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:06:46.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:06:46.270] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29720576
[14:06:46.271] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x230c310
[14:06:46.271] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x227e770
[14:06:46.271] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fe911d94010
[14:06:46.271] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fe917fff510
[14:06:46.271] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29786112 fPxarMemory = 0x7fe911d94010
[14:06:46.272] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 376.2mA
[14:06:46.273] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[14:06:46.273] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.3 C
[14:06:46.273] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:06:46.673] <TB1>     INFO: enter 'restricted' command line mode
[14:06:46.673] <TB1>     INFO: enter test to run
[14:06:46.674] <TB1>     INFO:   test: FPIXTest no parameter change
[14:06:46.674] <TB1>     INFO:   running: fpixtest
[14:06:46.674] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:06:46.677] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:06:46.677] <TB1>     INFO: ######################################################################
[14:06:46.677] <TB1>     INFO: PixTestFPIXTest::doTest()
[14:06:46.677] <TB1>     INFO: ######################################################################
[14:06:46.680] <TB1>     INFO: ######################################################################
[14:06:46.680] <TB1>     INFO: PixTestPretest::doTest()
[14:06:46.680] <TB1>     INFO: ######################################################################
[14:06:46.683] <TB1>     INFO:    ----------------------------------------------------------------------
[14:06:46.683] <TB1>     INFO:    PixTestPretest::programROC() 
[14:06:46.683] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:04.700] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:07:04.700] <TB1>     INFO: IA differences per ROC:  19.3 17.7 19.3 20.1 16.1 18.5 20.1 18.5 16.9 18.5 19.3 16.1 19.3 20.1 20.1 19.3
[14:07:04.770] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:04.770] <TB1>     INFO:    PixTestPretest::checkIdig() 
[14:07:04.770] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:06.023] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:07:06.525] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[14:07:07.026] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[14:07:07.528] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:07:08.029] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:07:08.531] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:07:09.033] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[14:07:09.535] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[14:07:10.036] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[14:07:10.538] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:07:11.040] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:07:11.541] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:07:12.043] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[14:07:12.545] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[14:07:13.047] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[14:07:13.548] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[14:07:13.801] <TB1>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 2.4 2.4 2.4 1.6 1.6 1.6 2.4 2.4 2.4 1.6 1.6 1.6 1.6 
[14:07:13.802] <TB1>     INFO: Test took 9035 ms.
[14:07:13.802] <TB1>     INFO: PixTestPretest::checkIdig() done.
[14:07:13.832] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:13.832] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:07:13.832] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:13.935] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.0312 mA
[14:07:14.036] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.9688 mA
[14:07:14.138] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.3687 mA
[14:07:14.238] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  88 Ia 24.7687 mA
[14:07:14.339] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  84 Ia 23.9688 mA
[14:07:14.440] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.9688 mA
[14:07:14.542] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 25.5688 mA
[14:07:14.643] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  70 Ia 23.9688 mA
[14:07:14.744] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 21.5687 mA
[14:07:14.845] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  93 Ia 23.9688 mA
[14:07:14.946] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.1688 mA
[14:07:15.046] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  83 Ia 24.7687 mA
[14:07:15.147] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  79 Ia 23.1688 mA
[14:07:15.248] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  84 Ia 24.7687 mA
[14:07:15.348] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  80 Ia 23.1688 mA
[14:07:15.449] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  85 Ia 24.7687 mA
[14:07:15.550] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  81 Ia 23.9688 mA
[14:07:15.652] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.7687 mA
[14:07:15.753] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  74 Ia 23.9688 mA
[14:07:15.854] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.1688 mA
[14:07:15.954] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  83 Ia 23.9688 mA
[14:07:16.056] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.3687 mA
[14:07:16.157] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  88 Ia 23.9688 mA
[14:07:16.258] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.1688 mA
[14:07:16.359] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  83 Ia 24.7687 mA
[14:07:16.460] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  79 Ia 23.1688 mA
[14:07:16.561] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  84 Ia 24.7687 mA
[14:07:16.662] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  80 Ia 23.9688 mA
[14:07:16.764] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.9688 mA
[14:07:16.865] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 20.7688 mA
[14:07:16.966] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  97 Ia 24.7687 mA
[14:07:17.066] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  93 Ia 23.9688 mA
[14:07:17.168] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.9688 mA
[14:07:17.270] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.7687 mA
[14:07:17.371] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  74 Ia 23.9688 mA
[14:07:17.473] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 25.5688 mA
[14:07:17.574] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  70 Ia 23.9688 mA
[14:07:17.675] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.9688 mA
[14:07:17.703] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[14:07:17.703] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  84
[14:07:17.703] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[14:07:17.703] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  70
[14:07:17.703] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  93
[14:07:17.703] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[14:07:17.704] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  74
[14:07:17.704] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  83
[14:07:17.704] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  88
[14:07:17.704] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  80
[14:07:17.705] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  78
[14:07:17.705] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  93
[14:07:17.705] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[14:07:17.705] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  74
[14:07:17.705] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  70
[14:07:17.705] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[14:07:19.532] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 386.7 mA = 24.1687 mA/ROC
[14:07:19.532] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  19.3  19.3  19.3  18.5  20.1  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3
[14:07:19.565] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:19.565] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[14:07:19.565] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:19.700] <TB1>     INFO: Expecting 231680 events.
[14:07:27.768] <TB1>     INFO: 231680 events read in total (7350ms).
[14:07:27.924] <TB1>     INFO: Test took 8357ms.
[14:07:28.124] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 105 and Delta(CalDel) = 61
[14:07:28.127] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 65
[14:07:28.131] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 96 and Delta(CalDel) = 64
[14:07:28.134] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 105 and Delta(CalDel) = 58
[14:07:28.138] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 78 and Delta(CalDel) = 59
[14:07:28.141] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 79 and Delta(CalDel) = 59
[14:07:28.145] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 64
[14:07:28.149] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 109 and Delta(CalDel) = 63
[14:07:28.152] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:07:28.156] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 107 and Delta(CalDel) = 60
[14:07:28.159] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 73 and Delta(CalDel) = 62
[14:07:28.163] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 81 and Delta(CalDel) = 57
[14:07:28.167] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 99 and Delta(CalDel) = 57
[14:07:28.171] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 105 and Delta(CalDel) = 58
[14:07:28.175] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:07:28.179] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 80 and Delta(CalDel) = 64
[14:07:28.220] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:07:28.255] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:28.255] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:07:28.255] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:28.393] <TB1>     INFO: Expecting 231680 events.
[14:07:36.451] <TB1>     INFO: 231680 events read in total (7344ms).
[14:07:36.456] <TB1>     INFO: Test took 8196ms.
[14:07:36.479] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30
[14:07:36.796] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 32
[14:07:36.800] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 32
[14:07:36.803] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 29.5
[14:07:36.807] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 28.5
[14:07:36.811] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[14:07:36.814] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 32.5
[14:07:36.818] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 30.5
[14:07:36.822] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 30.5
[14:07:36.825] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[14:07:36.829] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[14:07:36.833] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29
[14:07:36.837] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29
[14:07:36.840] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[14:07:36.844] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 29.5
[14:07:36.848] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 151 +/- 31.5
[14:07:36.883] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:07:36.883] <TB1>     INFO: CalDel:      134   149   143   116   120   131   154   135   117   123   143   115   126   115   129   151
[14:07:36.883] <TB1>     INFO: VthrComp:     51    51    52    51    51    51    51    52    51    51    51    51    51    51    51    51
[14:07:36.887] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C0.dat
[14:07:36.887] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C1.dat
[14:07:36.887] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C2.dat
[14:07:36.887] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C3.dat
[14:07:36.887] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C4.dat
[14:07:36.888] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C5.dat
[14:07:36.888] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C6.dat
[14:07:36.888] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C7.dat
[14:07:36.888] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C8.dat
[14:07:36.888] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C9.dat
[14:07:36.888] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C10.dat
[14:07:36.888] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C11.dat
[14:07:36.888] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C12.dat
[14:07:36.888] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C13.dat
[14:07:36.889] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C14.dat
[14:07:36.889] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C15.dat
[14:07:36.889] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:07:36.889] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:07:36.889] <TB1>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[14:07:36.889] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:07:36.974] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:07:36.974] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:07:36.974] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:07:36.974] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:07:36.977] <TB1>     INFO: ######################################################################
[14:07:36.977] <TB1>     INFO: PixTestTiming::doTest()
[14:07:36.977] <TB1>     INFO: ######################################################################
[14:07:36.977] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:36.977] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[14:07:36.977] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:36.977] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:07:38.873] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:07:41.145] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:07:43.418] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:07:45.690] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:07:47.963] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:07:50.242] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:07:52.514] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:07:54.787] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:07:56.307] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:07:58.579] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:08:00.851] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:08:03.124] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:08:05.397] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:08:07.670] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:08:09.943] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:08:12.216] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:08:13.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:08:15.257] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:08:16.776] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:08:18.296] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:08:19.815] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:08:21.335] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:08:22.855] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:08:24.374] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:08:25.896] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:08:27.415] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:08:28.935] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:08:30.454] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:08:31.973] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:08:33.493] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:08:35.012] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:08:36.532] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:08:38.052] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:08:39.572] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:08:41.092] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:08:42.613] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:08:44.133] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:08:45.653] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:08:47.174] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:08:48.694] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:08:50.967] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:08:53.241] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:08:55.514] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:08:57.787] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:09:00.060] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:09:02.333] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:09:04.606] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:09:06.878] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:09:09.152] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:09:11.425] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:09:13.698] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:09:15.971] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:09:18.244] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:09:20.517] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:09:22.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:09:25.062] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:09:27.336] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:09:29.609] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:09:31.882] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:09:34.155] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:09:36.428] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:09:38.702] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:09:40.974] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:09:43.248] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:09:45.521] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:09:47.794] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:09:50.067] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:09:52.340] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:09:54.613] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:09:56.886] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:09:59.159] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:10:01.433] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:10:03.706] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:10:05.979] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:10:08.253] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:10:10.526] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:10:12.799] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:10:15.072] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:10:17.345] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:10:19.618] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:10:21.138] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:10:22.658] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:10:24.178] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:10:25.697] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:10:27.216] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:10:28.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:10:30.255] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:10:31.775] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:10:33.297] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:10:35.380] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:10:37.276] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:10:39.171] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:10:40.879] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:10:42.586] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:10:44.294] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:10:46.565] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:10:48.086] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:10:49.606] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:10:51.127] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:10:52.648] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:10:54.169] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:10:55.689] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:10:57.210] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:10:58.730] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:11:01.003] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:11:03.276] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:11:05.560] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:11:07.833] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:11:10.107] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:11:12.380] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:11:14.653] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:11:16.926] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:11:19.199] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:11:21.472] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:11:23.745] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:11:26.019] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:11:28.292] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:11:30.565] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:11:32.839] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:11:35.116] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:11:37.389] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:11:39.662] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:11:41.936] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:11:44.209] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:11:46.482] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:11:48.755] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:11:51.028] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:11:53.688] <TB1>     INFO: TBM Phase Settings: 240
[14:11:53.688] <TB1>     INFO: 400MHz Phase: 4
[14:11:53.688] <TB1>     INFO: 160MHz Phase: 7
[14:11:53.688] <TB1>     INFO: Functional Phase Area: 5
[14:11:53.691] <TB1>     INFO: Test took 256714 ms.
[14:11:53.691] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:11:53.691] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:53.691] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[14:11:53.691] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:53.691] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:11:55.020] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:11:56.541] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:11:58.061] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:11:59.582] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:12:01.102] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:12:02.623] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:12:04.143] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:12:05.664] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:12:07.183] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:12:08.704] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:12:10.224] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:12:11.744] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:12:13.265] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:12:14.785] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:12:16.306] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:12:17.826] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:12:19.346] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:12:20.866] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:12:22.385] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:12:24.658] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:12:26.931] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:12:29.205] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:12:31.478] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:12:32.997] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:12:34.517] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:12:36.036] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:12:38.309] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:12:40.583] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:12:42.856] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:12:45.130] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:12:47.403] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:12:48.923] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:12:50.630] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:12:52.150] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:12:54.423] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:12:56.696] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:12:58.969] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:13:01.243] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:13:03.516] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:13:05.036] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:13:06.744] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:13:08.263] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:13:10.537] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:13:12.810] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:13:15.083] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:13:17.357] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:13:19.630] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:13:21.151] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:13:22.670] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:13:24.189] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:13:26.462] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:13:28.736] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:13:31.009] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:13:33.281] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:13:35.555] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:13:37.075] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:13:38.970] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:13:40.492] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:13:42.012] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:13:43.533] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:13:45.053] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:13:46.573] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:13:48.094] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:13:49.996] <TB1>     INFO: ROC Delay Settings: 228
[14:13:49.996] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:13:49.996] <TB1>     INFO: ROC Port 0 Delay: 4
[14:13:49.996] <TB1>     INFO: ROC Port 1 Delay: 4
[14:13:49.996] <TB1>     INFO: Functional ROC Area: 4
[14:13:49.999] <TB1>     INFO: Test took 116308 ms.
[14:13:49.999] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:13:49.999] <TB1>     INFO:    ----------------------------------------------------------------------
[14:13:49.999] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:13:49.999] <TB1>     INFO:    ----------------------------------------------------------------------
[14:13:51.138] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e062 c000 a101 80c0 4388 4388 4388 4388 4389 4388 4389 4388 e062 c000 
[14:13:51.138] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 a102 8000 4388 4388 4389 4389 4388 4388 4389 4388 e022 c000 
[14:13:51.138] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 a103 8040 4388 4389 4388 4389 4388 4388 4388 4388 e022 c000 
[14:13:51.138] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:14:05.369] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:05.369] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:14:19.592] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:19.592] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:14:33.745] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:33.745] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:14:47.930] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:47.930] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:15:02.005] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:02.005] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:15:16.037] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:16.037] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:15:30.093] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:30.093] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:15:44.127] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:44.127] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:15:58.173] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:58.173] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:16:12.227] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:12.609] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:12.621] <TB1>     INFO: Decoding statistics:
[14:16:12.621] <TB1>     INFO:   General information:
[14:16:12.621] <TB1>     INFO: 	 16bit words read:         240000000
[14:16:12.621] <TB1>     INFO: 	 valid events total:       20000000
[14:16:12.621] <TB1>     INFO: 	 empty events:             20000000
[14:16:12.621] <TB1>     INFO: 	 valid events with pixels: 0
[14:16:12.621] <TB1>     INFO: 	 valid pixel hits:         0
[14:16:12.621] <TB1>     INFO:   Event errors: 	           0
[14:16:12.621] <TB1>     INFO: 	 start marker:             0
[14:16:12.621] <TB1>     INFO: 	 stop marker:              0
[14:16:12.622] <TB1>     INFO: 	 overflow:                 0
[14:16:12.622] <TB1>     INFO: 	 invalid 5bit words:       0
[14:16:12.622] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:16:12.622] <TB1>     INFO:   TBM errors: 		           0
[14:16:12.622] <TB1>     INFO: 	 flawed TBM headers:       0
[14:16:12.622] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:16:12.622] <TB1>     INFO: 	 event ID mismatches:      0
[14:16:12.622] <TB1>     INFO:   ROC errors: 		           0
[14:16:12.622] <TB1>     INFO: 	 missing ROC header(s):    0
[14:16:12.622] <TB1>     INFO: 	 misplaced readback start: 0
[14:16:12.622] <TB1>     INFO:   Pixel decoding errors:	   0
[14:16:12.622] <TB1>     INFO: 	 pixel data incomplete:    0
[14:16:12.622] <TB1>     INFO: 	 pixel address:            0
[14:16:12.622] <TB1>     INFO: 	 pulse height fill bit:    0
[14:16:12.622] <TB1>     INFO: 	 buffer corruption:        0
[14:16:12.622] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:12.622] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:16:12.622] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:12.622] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:12.622] <TB1>     INFO:    Read back bit status: 1
[14:16:12.622] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:12.622] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:12.622] <TB1>     INFO:    Timings are good!
[14:16:12.622] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:12.622] <TB1>     INFO: Test took 142623 ms.
[14:16:12.622] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:16:12.622] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:16:12.622] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:16:12.622] <TB1>     INFO: PixTestTiming::doTest took 515648 ms.
[14:16:12.622] <TB1>     INFO: PixTestTiming::doTest() done
[14:16:12.622] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:16:12.622] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:16:12.623] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:16:12.623] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:16:12.623] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:16:12.623] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:16:12.623] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:16:12.975] <TB1>     INFO: ######################################################################
[14:16:12.975] <TB1>     INFO: PixTestAlive::doTest()
[14:16:12.975] <TB1>     INFO: ######################################################################
[14:16:12.978] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:12.978] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:16:12.978] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:12.980] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:16:13.326] <TB1>     INFO: Expecting 41600 events.
[14:16:17.414] <TB1>     INFO: 41600 events read in total (3373ms).
[14:16:17.415] <TB1>     INFO: Test took 4435ms.
[14:16:17.423] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:17.423] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:16:17.423] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:16:17.802] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:16:17.802] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:16:17.802] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:16:17.805] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:17.805] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:16:17.805] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:17.806] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:16:18.152] <TB1>     INFO: Expecting 41600 events.
[14:16:21.110] <TB1>     INFO: 41600 events read in total (2243ms).
[14:16:21.111] <TB1>     INFO: Test took 3304ms.
[14:16:21.111] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:21.111] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:16:21.111] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:16:21.111] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:16:21.518] <TB1>     INFO: PixTestAlive::maskTest() done
[14:16:21.519] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:16:21.522] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:21.522] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:16:21.522] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:21.523] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:16:21.873] <TB1>     INFO: Expecting 41600 events.
[14:16:25.957] <TB1>     INFO: 41600 events read in total (3369ms).
[14:16:25.958] <TB1>     INFO: Test took 4435ms.
[14:16:25.966] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:25.966] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:16:25.966] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:16:26.340] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:16:26.340] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:16:26.340] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:16:26.340] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:16:26.350] <TB1>     INFO: ######################################################################
[14:16:26.350] <TB1>     INFO: PixTestTrim::doTest()
[14:16:26.350] <TB1>     INFO: ######################################################################
[14:16:26.353] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:26.353] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:16:26.353] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:26.432] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:16:26.432] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:16:26.449] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:26.449] <TB1>     INFO:     run 1 of 1
[14:16:26.449] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:26.792] <TB1>     INFO: Expecting 5025280 events.
[14:17:12.228] <TB1>     INFO: 1423936 events read in total (44721ms).
[14:17:56.682] <TB1>     INFO: 2832624 events read in total (89175ms).
[14:18:41.219] <TB1>     INFO: 4250632 events read in total (133712ms).
[14:19:05.799] <TB1>     INFO: 5025280 events read in total (158292ms).
[14:19:05.841] <TB1>     INFO: Test took 159392ms.
[14:19:05.900] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:06.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:07.479] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:08.875] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:10.366] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:11.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:13.180] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:14.535] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:15.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:17.462] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:18.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:20.360] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:21.776] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:23.170] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:24.609] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:26.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:27.507] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:28.885] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298192896
[14:19:28.888] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.579 minThrLimit = 101.554 minThrNLimit = 123.415 -> result = 101.579 -> 101
[14:19:28.889] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.516 minThrLimit = 91.5146 minThrNLimit = 110.886 -> result = 91.516 -> 91
[14:19:28.889] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.199 minThrLimit = 105.168 minThrNLimit = 132.519 -> result = 105.199 -> 105
[14:19:28.889] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.826 minThrLimit = 101.758 minThrNLimit = 124.874 -> result = 101.826 -> 101
[14:19:28.890] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.338 minThrLimit = 94.3124 minThrNLimit = 113.581 -> result = 94.338 -> 94
[14:19:28.890] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.994 minThrLimit = 86.9937 minThrNLimit = 107.5 -> result = 86.994 -> 86
[14:19:28.891] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.241 minThrLimit = 99.238 minThrNLimit = 122.307 -> result = 99.241 -> 99
[14:19:28.891] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.866 minThrLimit = 103.64 minThrNLimit = 126.892 -> result = 103.866 -> 103
[14:19:28.891] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.18 minThrLimit = 102.162 minThrNLimit = 122.264 -> result = 102.18 -> 102
[14:19:28.892] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3028 minThrLimit = 97.2504 minThrNLimit = 119.073 -> result = 97.3028 -> 97
[14:19:28.892] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7672 minThrLimit = 91.7547 minThrNLimit = 112.689 -> result = 91.7672 -> 91
[14:19:28.892] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6066 minThrLimit = 87.5633 minThrNLimit = 109.172 -> result = 87.6066 -> 87
[14:19:28.893] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1837 minThrLimit = 96.1626 minThrNLimit = 120.106 -> result = 96.1837 -> 96
[14:19:28.893] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.592 minThrLimit = 101.589 minThrNLimit = 125.175 -> result = 101.592 -> 101
[14:19:28.894] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.249 minThrLimit = 101.24 minThrNLimit = 122.448 -> result = 101.249 -> 101
[14:19:28.894] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7513 minThrLimit = 91.6699 minThrNLimit = 109.924 -> result = 91.7513 -> 91
[14:19:28.894] <TB1>     INFO: ROC 0 VthrComp = 101
[14:19:28.894] <TB1>     INFO: ROC 1 VthrComp = 91
[14:19:28.894] <TB1>     INFO: ROC 2 VthrComp = 105
[14:19:28.895] <TB1>     INFO: ROC 3 VthrComp = 101
[14:19:28.895] <TB1>     INFO: ROC 4 VthrComp = 94
[14:19:28.895] <TB1>     INFO: ROC 5 VthrComp = 86
[14:19:28.895] <TB1>     INFO: ROC 6 VthrComp = 99
[14:19:28.895] <TB1>     INFO: ROC 7 VthrComp = 103
[14:19:28.895] <TB1>     INFO: ROC 8 VthrComp = 102
[14:19:28.896] <TB1>     INFO: ROC 9 VthrComp = 97
[14:19:28.896] <TB1>     INFO: ROC 10 VthrComp = 91
[14:19:28.896] <TB1>     INFO: ROC 11 VthrComp = 87
[14:19:28.896] <TB1>     INFO: ROC 12 VthrComp = 96
[14:19:28.896] <TB1>     INFO: ROC 13 VthrComp = 101
[14:19:28.896] <TB1>     INFO: ROC 14 VthrComp = 101
[14:19:28.896] <TB1>     INFO: ROC 15 VthrComp = 91
[14:19:28.896] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:19:28.896] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:19:28.907] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:28.907] <TB1>     INFO:     run 1 of 1
[14:19:28.908] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:29.250] <TB1>     INFO: Expecting 5025280 events.
[14:20:04.888] <TB1>     INFO: 887760 events read in total (34923ms).
[14:20:39.505] <TB1>     INFO: 1773296 events read in total (69540ms).
[14:21:14.666] <TB1>     INFO: 2658344 events read in total (104701ms).
[14:21:49.644] <TB1>     INFO: 3534056 events read in total (139679ms).
[14:22:23.838] <TB1>     INFO: 4405352 events read in total (173873ms).
[14:22:48.606] <TB1>     INFO: 5025280 events read in total (198641ms).
[14:22:48.677] <TB1>     INFO: Test took 199770ms.
[14:22:48.852] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:49.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:50.821] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:52.427] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:54.056] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:55.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:57.306] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:58.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:00.520] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:02.151] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:03.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:05.409] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:07.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:08.646] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:10.270] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:11.905] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:13.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:15.202] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309563392
[14:23:15.206] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 60.6409 for pixel 0/27 mean/min/max = 46.644/32.3893/60.8987
[14:23:15.207] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 61.4409 for pixel 22/6 mean/min/max = 47.361/33.1941/61.5279
[14:23:15.208] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 64.6055 for pixel 0/3 mean/min/max = 48.9707/32.9946/64.9467
[14:23:15.209] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 61.5447 for pixel 30/79 mean/min/max = 46.9531/32.2583/61.6478
[14:23:15.210] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 61.8804 for pixel 0/34 mean/min/max = 47.1249/31.9304/62.3194
[14:23:15.210] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.999 for pixel 17/2 mean/min/max = 44.6289/33.2547/56.0031
[14:23:15.211] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.2088 for pixel 8/0 mean/min/max = 43.6097/31.7575/55.462
[14:23:15.212] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 62.2709 for pixel 19/1 mean/min/max = 47.3014/32.1343/62.4685
[14:23:15.212] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 64.0856 for pixel 8/6 mean/min/max = 47.72/31.3095/64.1305
[14:23:15.212] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.5719 for pixel 5/3 mean/min/max = 45.2321/31.6579/58.8063
[14:23:15.213] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.4994 for pixel 1/68 mean/min/max = 45.9456/33.3777/58.5134
[14:23:15.213] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.9788 for pixel 0/67 mean/min/max = 45.4309/31.7564/59.1055
[14:23:15.213] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.0235 for pixel 51/11 mean/min/max = 43.8957/32.2322/55.5593
[14:23:15.214] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.6877 for pixel 35/13 mean/min/max = 44.0152/32.1483/55.8821
[14:23:15.214] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.4533 for pixel 6/79 mean/min/max = 43.7883/31.6142/55.9624
[14:23:15.214] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.9468 for pixel 51/17 mean/min/max = 46.6608/34.3609/58.9607
[14:23:15.215] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:23:15.347] <TB1>     INFO: Expecting 411648 events.
[14:23:22.896] <TB1>     INFO: 411648 events read in total (6830ms).
[14:23:22.902] <TB1>     INFO: Expecting 411648 events.
[14:23:30.531] <TB1>     INFO: 411648 events read in total (6961ms).
[14:23:30.539] <TB1>     INFO: Expecting 411648 events.
[14:23:38.032] <TB1>     INFO: 411648 events read in total (6831ms).
[14:23:38.043] <TB1>     INFO: Expecting 411648 events.
[14:23:45.619] <TB1>     INFO: 411648 events read in total (6911ms).
[14:23:45.632] <TB1>     INFO: Expecting 411648 events.
[14:23:53.128] <TB1>     INFO: 411648 events read in total (6832ms).
[14:23:53.142] <TB1>     INFO: Expecting 411648 events.
[14:24:00.505] <TB1>     INFO: 411648 events read in total (6699ms).
[14:24:00.523] <TB1>     INFO: Expecting 411648 events.
[14:24:07.894] <TB1>     INFO: 411648 events read in total (6715ms).
[14:24:07.914] <TB1>     INFO: Expecting 411648 events.
[14:24:15.440] <TB1>     INFO: 411648 events read in total (6871ms).
[14:24:15.461] <TB1>     INFO: Expecting 411648 events.
[14:24:22.980] <TB1>     INFO: 411648 events read in total (6869ms).
[14:24:23.004] <TB1>     INFO: Expecting 411648 events.
[14:24:30.538] <TB1>     INFO: 411648 events read in total (6886ms).
[14:24:30.565] <TB1>     INFO: Expecting 411648 events.
[14:24:38.138] <TB1>     INFO: 411648 events read in total (6927ms).
[14:24:38.167] <TB1>     INFO: Expecting 411648 events.
[14:24:45.733] <TB1>     INFO: 411648 events read in total (6921ms).
[14:24:45.766] <TB1>     INFO: Expecting 411648 events.
[14:24:53.321] <TB1>     INFO: 411648 events read in total (6911ms).
[14:24:53.356] <TB1>     INFO: Expecting 411648 events.
[14:25:00.896] <TB1>     INFO: 411648 events read in total (6903ms).
[14:25:00.935] <TB1>     INFO: Expecting 411648 events.
[14:25:08.443] <TB1>     INFO: 411648 events read in total (6875ms).
[14:25:08.481] <TB1>     INFO: Expecting 411648 events.
[14:25:16.126] <TB1>     INFO: 411648 events read in total (7007ms).
[14:25:16.166] <TB1>     INFO: Test took 120951ms.
[14:25:16.653] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5521 < 35 for itrim+1 = 105; old thr = 34.5973 ... break
[14:25:16.690] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2505 < 35 for itrim+1 = 119; old thr = 34.9331 ... break
[14:25:16.715] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1092 < 35 for itrim = 108; old thr = 34.398 ... break
[14:25:16.743] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9227 < 35 for itrim+1 = 107; old thr = 34.9388 ... break
[14:25:16.770] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.123 < 35 for itrim = 103; old thr = 34.1126 ... break
[14:25:16.811] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3163 < 35 for itrim+1 = 98; old thr = 34.7714 ... break
[14:25:16.848] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4574 < 35 for itrim+1 = 93; old thr = 34.9588 ... break
[14:25:16.878] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0361 < 35 for itrim = 114; old thr = 33.52 ... break
[14:25:16.909] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2617 < 35 for itrim = 117; old thr = 34.0629 ... break
[14:25:16.943] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1047 < 35 for itrim = 101; old thr = 34.5086 ... break
[14:25:16.974] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1411 < 35 for itrim = 108; old thr = 34.4039 ... break
[14:25:17.003] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0257 < 35 for itrim = 102; old thr = 33.6988 ... break
[14:25:17.040] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7878 < 35 for itrim = 97; old thr = 33.6543 ... break
[14:25:17.076] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4466 < 35 for itrim+1 = 95; old thr = 34.6115 ... break
[14:25:17.101] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4919 < 35 for itrim = 85; old thr = 34.1871 ... break
[14:25:17.133] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7741 < 35 for itrim+1 = 100; old thr = 34.3953 ... break
[14:25:17.212] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:25:17.222] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:17.222] <TB1>     INFO:     run 1 of 1
[14:25:17.222] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:17.566] <TB1>     INFO: Expecting 5025280 events.
[14:25:51.797] <TB1>     INFO: 870416 events read in total (33516ms).
[14:26:26.620] <TB1>     INFO: 1739152 events read in total (68339ms).
[14:27:00.064] <TB1>     INFO: 2607728 events read in total (101783ms).
[14:27:34.801] <TB1>     INFO: 3466488 events read in total (136520ms).
[14:28:09.392] <TB1>     INFO: 4321312 events read in total (171111ms).
[14:28:37.885] <TB1>     INFO: 5025280 events read in total (199604ms).
[14:28:37.956] <TB1>     INFO: Test took 200734ms.
[14:28:38.128] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:38.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:40.074] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:41.639] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:43.212] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:44.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:46.370] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:47.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:49.462] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:51.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:52.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:54.196] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:55.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:57.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:58.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:00.460] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:02.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:03.608] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275877888
[14:29:03.610] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.746766 .. 255.000000
[14:29:03.684] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:29:03.694] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:29:03.694] <TB1>     INFO:     run 1 of 1
[14:29:03.694] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:04.037] <TB1>     INFO: Expecting 8253440 events.
[14:29:38.468] <TB1>     INFO: 812408 events read in total (33714ms).
[14:30:11.014] <TB1>     INFO: 1625584 events read in total (66260ms).
[14:30:44.829] <TB1>     INFO: 2438744 events read in total (100075ms).
[14:31:18.694] <TB1>     INFO: 3252072 events read in total (133941ms).
[14:31:51.162] <TB1>     INFO: 4065896 events read in total (166408ms).
[14:32:25.227] <TB1>     INFO: 4878560 events read in total (200473ms).
[14:32:57.777] <TB1>     INFO: 5690384 events read in total (233023ms).
[14:33:31.383] <TB1>     INFO: 6501176 events read in total (266629ms).
[14:34:04.655] <TB1>     INFO: 7311024 events read in total (299901ms).
[14:34:37.652] <TB1>     INFO: 8121576 events read in total (332898ms).
[14:34:43.457] <TB1>     INFO: 8253440 events read in total (338703ms).
[14:34:43.554] <TB1>     INFO: Test took 339861ms.
[14:34:43.883] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:44.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:46.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:48.452] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:50.374] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:52.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:54.246] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:56.176] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:58.106] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:00.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:01.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:03.924] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:05.868] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:07.827] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:09.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:11.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:13.736] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:15.729] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 283049984
[14:35:15.811] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.732905 .. 46.747558
[14:35:15.886] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:35:15.896] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:35:15.896] <TB1>     INFO:     run 1 of 1
[14:35:15.896] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:16.240] <TB1>     INFO: Expecting 1697280 events.
[14:35:56.330] <TB1>     INFO: 1146816 events read in total (39376ms).
[14:36:15.691] <TB1>     INFO: 1697280 events read in total (58737ms).
[14:36:15.705] <TB1>     INFO: Test took 59809ms.
[14:36:15.740] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:15.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:16.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:17.741] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:18.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:19.685] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:20.654] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:21.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:22.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:23.614] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:24.581] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:25.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:26.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:27.481] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:28.460] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:29.429] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:30.441] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:31.600] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 272830464
[14:36:31.723] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.241805 .. 44.206759
[14:36:31.826] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:36:31.841] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:36:31.841] <TB1>     INFO:     run 1 of 1
[14:36:31.842] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:32.254] <TB1>     INFO: Expecting 1497600 events.
[14:37:13.448] <TB1>     INFO: 1136016 events read in total (40479ms).
[14:37:26.732] <TB1>     INFO: 1497600 events read in total (53764ms).
[14:37:26.757] <TB1>     INFO: Test took 54917ms.
[14:37:26.798] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:26.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:27.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:28.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:29.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:30.821] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:31.820] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:32.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:33.812] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:34.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:35.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:36.777] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:37.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:38.752] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:39.741] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:40.722] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:41.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:42.690] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302497792
[14:37:42.771] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.029630 .. 44.206759
[14:37:42.845] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:37:42.855] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:37:42.855] <TB1>     INFO:     run 1 of 1
[14:37:42.855] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:43.199] <TB1>     INFO: Expecting 1397760 events.
[14:38:23.701] <TB1>     INFO: 1110280 events read in total (39788ms).
[14:38:34.500] <TB1>     INFO: 1397760 events read in total (50587ms).
[14:38:34.521] <TB1>     INFO: Test took 51666ms.
[14:38:34.559] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:34.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:35.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:36.572] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:37.535] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:38.489] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:39.449] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:40.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:41.391] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:42.340] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:43.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:44.235] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:45.182] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:46.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:47.081] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:48.028] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:48.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:49.927] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 335028224
[14:38:50.010] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:38:50.011] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:38:50.021] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:38:50.021] <TB1>     INFO:     run 1 of 1
[14:38:50.021] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:50.364] <TB1>     INFO: Expecting 1364480 events.
[14:39:30.450] <TB1>     INFO: 1076072 events read in total (39371ms).
[14:39:41.473] <TB1>     INFO: 1364480 events read in total (50394ms).
[14:39:41.486] <TB1>     INFO: Test took 51465ms.
[14:39:41.519] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:41.590] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:42.594] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:43.603] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:44.610] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:45.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:46.630] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:47.639] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:48.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:49.658] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:50.665] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:51.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:52.681] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:53.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:54.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:55.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:56.763] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:57.783] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356270080
[14:39:57.826] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C0.dat
[14:39:57.826] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C1.dat
[14:39:57.826] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C2.dat
[14:39:57.826] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C3.dat
[14:39:57.826] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C4.dat
[14:39:57.826] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C5.dat
[14:39:57.826] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C6.dat
[14:39:57.826] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C7.dat
[14:39:57.827] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C8.dat
[14:39:57.827] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C9.dat
[14:39:57.827] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C10.dat
[14:39:57.827] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C11.dat
[14:39:57.827] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C12.dat
[14:39:57.827] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C13.dat
[14:39:57.827] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C14.dat
[14:39:57.827] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C15.dat
[14:39:57.827] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C0.dat
[14:39:57.834] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C1.dat
[14:39:57.842] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C2.dat
[14:39:57.851] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C3.dat
[14:39:57.858] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C4.dat
[14:39:57.865] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C5.dat
[14:39:57.872] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C6.dat
[14:39:57.879] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C7.dat
[14:39:57.887] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C8.dat
[14:39:57.894] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C9.dat
[14:39:57.901] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C10.dat
[14:39:57.908] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C11.dat
[14:39:57.915] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C12.dat
[14:39:57.922] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C13.dat
[14:39:57.929] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C14.dat
[14:39:57.937] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C15.dat
[14:39:57.944] <TB1>     INFO: PixTestTrim::trimTest() done
[14:39:57.944] <TB1>     INFO: vtrim:     105 119 108 107 103  98  93 114 117 101 108 102  97  95  85 100 
[14:39:57.944] <TB1>     INFO: vthrcomp:  101  91 105 101  94  86  99 103 102  97  91  87  96 101 101  91 
[14:39:57.944] <TB1>     INFO: vcal mean:  35.01  35.00  35.04  34.98  34.92  35.01  34.95  35.00  34.99  34.98  34.98  34.95  34.94  34.97  34.96  35.01 
[14:39:57.944] <TB1>     INFO: vcal RMS:    0.86   0.85   0.85   0.88   0.89   0.81   0.84   0.91   0.96   0.85   0.88   0.83   0.82   0.83   0.86   1.01 
[14:39:57.944] <TB1>     INFO: bits mean:   8.93   9.06   7.99   8.94   8.82   9.75  10.26   9.36   9.38   9.74   9.22   9.52   9.91  10.07  10.07   8.95 
[14:39:57.944] <TB1>     INFO: bits RMS:    2.85   2.59   2.87   2.87   2.93   2.47   2.56   2.63   2.68   2.73   2.64   2.75   2.58   2.50   2.62   2.59 
[14:39:57.955] <TB1>     INFO:    ----------------------------------------------------------------------
[14:39:57.955] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:39:57.955] <TB1>     INFO:    ----------------------------------------------------------------------
[14:39:57.957] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:39:57.957] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:39:57.967] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:39:57.967] <TB1>     INFO:     run 1 of 1
[14:39:57.967] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:58.309] <TB1>     INFO: Expecting 4160000 events.
[14:40:45.699] <TB1>     INFO: 1176555 events read in total (46675ms).
[14:41:31.904] <TB1>     INFO: 2339520 events read in total (92880ms).
[14:42:18.676] <TB1>     INFO: 3489525 events read in total (139653ms).
[14:42:46.022] <TB1>     INFO: 4160000 events read in total (166998ms).
[14:42:46.082] <TB1>     INFO: Test took 168115ms.
[14:42:46.206] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:46.435] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:48.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:50.202] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:52.044] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:53.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:55.801] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:57.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:59.580] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:01.435] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:03.285] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:05.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:07.084] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:08.968] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:10.859] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:12.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:14.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:16.559] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299438080
[14:43:16.560] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:43:16.633] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:43:16.633] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 178 (-1/-1) hits flags = 528 (plus default)
[14:43:16.644] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:43:16.644] <TB1>     INFO:     run 1 of 1
[14:43:16.644] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:16.988] <TB1>     INFO: Expecting 3723200 events.
[14:44:03.102] <TB1>     INFO: 1195640 events read in total (45399ms).
[14:44:50.779] <TB1>     INFO: 2375325 events read in total (93076ms).
[14:45:37.624] <TB1>     INFO: 3545070 events read in total (139921ms).
[14:45:45.100] <TB1>     INFO: 3723200 events read in total (147397ms).
[14:45:45.139] <TB1>     INFO: Test took 148495ms.
[14:45:45.236] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:45.429] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:47.215] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:49.017] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:50.788] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:52.583] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:54.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:56.272] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:58.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:59.918] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:01.722] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:03.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:05.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:07.296] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:09.168] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:11.024] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:12.882] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:14.759] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 323067904
[14:46:14.759] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:46:14.835] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:46:14.835] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[14:46:14.846] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:46:14.846] <TB1>     INFO:     run 1 of 1
[14:46:14.846] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:15.189] <TB1>     INFO: Expecting 3494400 events.
[14:47:03.712] <TB1>     INFO: 1241910 events read in total (47807ms).
[14:47:51.692] <TB1>     INFO: 2462695 events read in total (95787ms).
[14:48:32.633] <TB1>     INFO: 3494400 events read in total (136728ms).
[14:48:32.670] <TB1>     INFO: Test took 137824ms.
[14:48:32.753] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:32.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:48:34.586] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:48:36.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:48:37.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:48:39.566] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:48:41.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:48:42.970] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:48:44.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:48:46.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:48:47.962] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:48:49.639] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:51.358] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:48:53.129] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:48:54.817] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:56.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:48:58.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:48:59.881] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 329789440
[14:48:59.882] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:48:59.956] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:48:59.956] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:48:59.966] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:48:59.966] <TB1>     INFO:     run 1 of 1
[14:48:59.966] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:00.318] <TB1>     INFO: Expecting 3473600 events.
[14:49:51.168] <TB1>     INFO: 1245755 events read in total (50135ms).
[14:50:39.264] <TB1>     INFO: 2470340 events read in total (98231ms).
[14:51:18.538] <TB1>     INFO: 3473600 events read in total (137505ms).
[14:51:18.593] <TB1>     INFO: Test took 138627ms.
[14:51:18.677] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:18.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:20.503] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:22.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:23.833] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:25.485] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:27.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:28.888] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:30.580] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:32.236] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:33.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:35.600] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:37.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:39.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:40.716] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:42.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:44.090] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:45.809] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299438080
[14:51:45.810] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:51:45.898] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:51:45.898] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[14:51:45.909] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:51:45.909] <TB1>     INFO:     run 1 of 1
[14:51:45.909] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:46.267] <TB1>     INFO: Expecting 3494400 events.
[14:52:34.774] <TB1>     INFO: 1240665 events read in total (47792ms).
[14:53:22.913] <TB1>     INFO: 2460630 events read in total (95931ms).
[14:54:03.896] <TB1>     INFO: 3494400 events read in total (136914ms).
[14:54:03.933] <TB1>     INFO: Test took 138024ms.
[14:54:04.016] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:04.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:05.857] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:07.546] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:09.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:10.846] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:12.528] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:14.276] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:15.945] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:17.600] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:19.310] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:21.086] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:22.879] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:54:24.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:26.478] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:28.244] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:30.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:31.797] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357974016
[14:54:31.798] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.3388, thr difference RMS: 1.34357
[14:54:31.798] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.28608, thr difference RMS: 1.5378
[14:54:31.799] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 11.2515, thr difference RMS: 1.41462
[14:54:31.799] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.4743, thr difference RMS: 1.29485
[14:54:31.799] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.2225, thr difference RMS: 1.60893
[14:54:31.799] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.1897, thr difference RMS: 1.42291
[14:54:31.800] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.00163, thr difference RMS: 1.62472
[14:54:31.800] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.8691, thr difference RMS: 1.26452
[14:54:31.800] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.662, thr difference RMS: 1.31119
[14:54:31.800] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.47864, thr difference RMS: 1.67485
[14:54:31.800] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.32904, thr difference RMS: 1.7648
[14:54:31.801] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.73747, thr difference RMS: 1.55346
[14:54:31.801] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.00894, thr difference RMS: 1.70494
[14:54:31.801] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.55787, thr difference RMS: 1.68603
[14:54:31.801] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.5608, thr difference RMS: 1.62421
[14:54:31.801] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.94273, thr difference RMS: 1.79948
[14:54:31.802] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.3102, thr difference RMS: 1.33414
[14:54:31.802] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.11691, thr difference RMS: 1.48559
[14:54:31.802] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 11.1784, thr difference RMS: 1.41071
[14:54:31.802] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.4656, thr difference RMS: 1.30999
[14:54:31.802] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.24, thr difference RMS: 1.60477
[14:54:31.802] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.13774, thr difference RMS: 1.44942
[14:54:31.803] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.05601, thr difference RMS: 1.62618
[14:54:31.803] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.882, thr difference RMS: 1.24557
[14:54:31.803] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.6199, thr difference RMS: 1.30034
[14:54:31.803] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.47605, thr difference RMS: 1.67168
[14:54:31.803] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.26443, thr difference RMS: 1.75183
[14:54:31.804] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.71882, thr difference RMS: 1.5434
[14:54:31.804] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.02244, thr difference RMS: 1.68228
[14:54:31.804] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.60154, thr difference RMS: 1.66977
[14:54:31.804] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.5511, thr difference RMS: 1.60879
[14:54:31.804] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.94347, thr difference RMS: 1.77638
[14:54:31.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.4109, thr difference RMS: 1.33124
[14:54:31.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.06709, thr difference RMS: 1.51416
[14:54:31.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 11.2809, thr difference RMS: 1.4019
[14:54:31.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.5762, thr difference RMS: 1.29416
[14:54:31.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.2644, thr difference RMS: 1.62691
[14:54:31.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.21059, thr difference RMS: 1.43416
[14:54:31.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.10614, thr difference RMS: 1.64129
[14:54:31.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.8756, thr difference RMS: 1.22985
[14:54:31.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.7147, thr difference RMS: 1.29903
[14:54:31.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.53097, thr difference RMS: 1.69153
[14:54:31.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.31605, thr difference RMS: 1.7525
[14:54:31.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.73494, thr difference RMS: 1.52542
[14:54:31.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.16024, thr difference RMS: 1.67912
[14:54:31.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.72844, thr difference RMS: 1.67734
[14:54:31.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.7202, thr difference RMS: 1.62131
[14:54:31.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.97894, thr difference RMS: 1.79526
[14:54:31.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.5452, thr difference RMS: 1.33509
[14:54:31.808] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.97792, thr difference RMS: 1.50732
[14:54:31.808] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 11.254, thr difference RMS: 1.38404
[14:54:31.808] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.7507, thr difference RMS: 1.30394
[14:54:31.808] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.2738, thr difference RMS: 1.61968
[14:54:31.808] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.31899, thr difference RMS: 1.42805
[14:54:31.809] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.23367, thr difference RMS: 1.63319
[14:54:31.809] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.0428, thr difference RMS: 1.22977
[14:54:31.809] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.7244, thr difference RMS: 1.30961
[14:54:31.809] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.57133, thr difference RMS: 1.69295
[14:54:31.809] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.3811, thr difference RMS: 1.76103
[14:54:31.809] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.74915, thr difference RMS: 1.50633
[14:54:31.810] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.31043, thr difference RMS: 1.67667
[14:54:31.810] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.83929, thr difference RMS: 1.67813
[14:54:31.810] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.8359, thr difference RMS: 1.61935
[14:54:31.810] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.99829, thr difference RMS: 1.78985
[14:54:31.920] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:54:31.924] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2285 seconds
[14:54:31.924] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:54:32.634] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:54:32.634] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:54:32.637] <TB1>     INFO: ######################################################################
[14:54:32.637] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:54:32.637] <TB1>     INFO: ######################################################################
[14:54:32.637] <TB1>     INFO:    ----------------------------------------------------------------------
[14:54:32.637] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:54:32.637] <TB1>     INFO:    ----------------------------------------------------------------------
[14:54:32.637] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:54:32.647] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:54:32.647] <TB1>     INFO:     run 1 of 1
[14:54:32.647] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:32.996] <TB1>     INFO: Expecting 59072000 events.
[14:55:02.199] <TB1>     INFO: 1072400 events read in total (28488ms).
[14:55:30.826] <TB1>     INFO: 2140200 events read in total (57115ms).
[14:55:59.354] <TB1>     INFO: 3209000 events read in total (85643ms).
[14:56:27.914] <TB1>     INFO: 4281200 events read in total (114203ms).
[14:56:56.441] <TB1>     INFO: 5349600 events read in total (142730ms).
[14:57:25.102] <TB1>     INFO: 6418200 events read in total (171391ms).
[14:57:53.632] <TB1>     INFO: 7490600 events read in total (199921ms).
[14:58:22.299] <TB1>     INFO: 8559400 events read in total (228588ms).
[14:58:50.913] <TB1>     INFO: 9628000 events read in total (257202ms).
[14:59:19.641] <TB1>     INFO: 10700200 events read in total (285930ms).
[14:59:48.219] <TB1>     INFO: 11768600 events read in total (314508ms).
[15:00:16.813] <TB1>     INFO: 12837800 events read in total (343102ms).
[15:00:45.526] <TB1>     INFO: 13909800 events read in total (371815ms).
[15:01:14.146] <TB1>     INFO: 14978400 events read in total (400435ms).
[15:01:42.720] <TB1>     INFO: 16047600 events read in total (429009ms).
[15:02:11.392] <TB1>     INFO: 17119600 events read in total (457681ms).
[15:02:40.128] <TB1>     INFO: 18188600 events read in total (486417ms).
[15:03:08.845] <TB1>     INFO: 19258800 events read in total (515134ms).
[15:03:37.647] <TB1>     INFO: 20328800 events read in total (543936ms).
[15:04:06.266] <TB1>     INFO: 21397200 events read in total (572555ms).
[15:04:34.881] <TB1>     INFO: 22466800 events read in total (601170ms).
[15:05:03.690] <TB1>     INFO: 23538400 events read in total (629979ms).
[15:05:32.325] <TB1>     INFO: 24606800 events read in total (658614ms).
[15:06:01.120] <TB1>     INFO: 25677600 events read in total (687409ms).
[15:06:29.815] <TB1>     INFO: 26747800 events read in total (716104ms).
[15:06:58.686] <TB1>     INFO: 27816400 events read in total (744975ms).
[15:07:27.406] <TB1>     INFO: 28887600 events read in total (773695ms).
[15:07:56.070] <TB1>     INFO: 29957400 events read in total (802359ms).
[15:08:24.792] <TB1>     INFO: 31025800 events read in total (831081ms).
[15:08:53.472] <TB1>     INFO: 32096600 events read in total (859761ms).
[15:09:22.219] <TB1>     INFO: 33166800 events read in total (888508ms).
[15:09:50.987] <TB1>     INFO: 34235600 events read in total (917276ms).
[15:10:19.647] <TB1>     INFO: 35308200 events read in total (945936ms).
[15:10:48.327] <TB1>     INFO: 36376200 events read in total (974616ms).
[15:11:17.138] <TB1>     INFO: 37444400 events read in total (1003427ms).
[15:11:45.778] <TB1>     INFO: 38515800 events read in total (1032067ms).
[15:12:14.323] <TB1>     INFO: 39584400 events read in total (1060612ms).
[15:12:42.925] <TB1>     INFO: 40652400 events read in total (1089214ms).
[15:13:11.632] <TB1>     INFO: 41721400 events read in total (1117921ms).
[15:13:40.286] <TB1>     INFO: 42793200 events read in total (1146575ms).
[15:14:08.916] <TB1>     INFO: 43861000 events read in total (1175205ms).
[15:14:37.674] <TB1>     INFO: 44930000 events read in total (1203963ms).
[15:15:06.303] <TB1>     INFO: 46001600 events read in total (1232592ms).
[15:15:34.918] <TB1>     INFO: 47069400 events read in total (1261207ms).
[15:16:03.414] <TB1>     INFO: 48137000 events read in total (1289703ms).
[15:16:31.896] <TB1>     INFO: 49206600 events read in total (1318185ms).
[15:16:59.890] <TB1>     INFO: 50276400 events read in total (1346179ms).
[15:17:28.009] <TB1>     INFO: 51344200 events read in total (1374298ms).
[15:17:56.160] <TB1>     INFO: 52411800 events read in total (1402449ms).
[15:18:23.669] <TB1>     INFO: 53482400 events read in total (1429958ms).
[15:18:51.666] <TB1>     INFO: 54551400 events read in total (1457955ms).
[15:19:18.556] <TB1>     INFO: 55619400 events read in total (1484845ms).
[15:19:46.593] <TB1>     INFO: 56689000 events read in total (1512882ms).
[15:20:14.638] <TB1>     INFO: 57759600 events read in total (1540927ms).
[15:20:42.675] <TB1>     INFO: 58828000 events read in total (1568964ms).
[15:20:49.389] <TB1>     INFO: 59072000 events read in total (1575678ms).
[15:20:49.409] <TB1>     INFO: Test took 1576762ms.
[15:20:49.467] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:49.591] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:49.591] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:50.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:50.766] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:51.926] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:51.926] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:53.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:53.078] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:54.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:20:54.250] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:55.408] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:55.408] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:56.604] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:56.604] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:57.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:57.796] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:59.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:59.015] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:00.226] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:21:00.226] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:01.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:21:01.438] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:02.677] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:21:02.677] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:03.905] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:21:03.905] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:05.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:21:05.141] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:06.368] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:21:06.368] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:07.582] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:21:07.582] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:08.803] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498216960
[15:21:08.834] <TB1>     INFO: PixTestScurves::scurves() done 
[15:21:08.834] <TB1>     INFO: Vcal mean:  35.09  35.08  35.17  35.01  35.11  34.99  35.09  35.06  35.13  35.10  35.07  35.06  35.00  35.13  35.08  35.09 
[15:21:08.834] <TB1>     INFO: Vcal RMS:    0.75   0.72   0.73   0.76   0.77   0.67   0.70   0.79   0.83   0.73   0.74   0.70   0.70   0.68   0.73   0.91 
[15:21:08.834] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:21:08.909] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:21:08.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:21:08.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:21:08.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:21:08.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:21:08.910] <TB1>     INFO: ######################################################################
[15:21:08.910] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:21:08.910] <TB1>     INFO: ######################################################################
[15:21:08.912] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:21:09.256] <TB1>     INFO: Expecting 41600 events.
[15:21:13.310] <TB1>     INFO: 41600 events read in total (3332ms).
[15:21:13.311] <TB1>     INFO: Test took 4399ms.
[15:21:13.319] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:13.319] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:21:13.319] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:21:13.325] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 9, 74] has eff 0/10
[15:21:13.325] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 9, 74]
[15:21:13.328] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:21:13.328] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:21:13.328] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:21:13.328] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:21:13.666] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:21:14.011] <TB1>     INFO: Expecting 41600 events.
[15:21:18.146] <TB1>     INFO: 41600 events read in total (3420ms).
[15:21:18.147] <TB1>     INFO: Test took 4480ms.
[15:21:18.155] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:18.155] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:21:18.155] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:21:18.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.25
[15:21:18.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 187
[15:21:18.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.174
[15:21:18.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,17] phvalue 166
[15:21:18.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.242
[15:21:18.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 188
[15:21:18.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.839
[15:21:18.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 192
[15:21:18.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.845
[15:21:18.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[15:21:18.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.182
[15:21:18.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 183
[15:21:18.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.942
[15:21:18.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[15:21:18.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.97
[15:21:18.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 166
[15:21:18.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.197
[15:21:18.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[15:21:18.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.08
[15:21:18.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 171
[15:21:18.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.503
[15:21:18.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:21:18.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.068
[15:21:18.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:21:18.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 155.876
[15:21:18.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 155
[15:21:18.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.129
[15:21:18.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 171
[15:21:18.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.371
[15:21:18.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 195
[15:21:18.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.887
[15:21:18.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 183
[15:21:18.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:21:18.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:21:18.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:21:18.244] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:21:18.595] <TB1>     INFO: Expecting 41600 events.
[15:21:22.747] <TB1>     INFO: 41600 events read in total (3437ms).
[15:21:22.747] <TB1>     INFO: Test took 4502ms.
[15:21:22.755] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:22.755] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:21:22.755] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:21:22.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:21:22.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 45minph_roc = 7
[15:21:22.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.4896
[15:21:22.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 81
[15:21:22.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.5906
[15:21:22.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,24] phvalue 61
[15:21:22.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.306
[15:21:22.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 85
[15:21:22.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.8725
[15:21:22.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 80
[15:21:22.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.5579
[15:21:22.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 62
[15:21:22.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.1066
[15:21:22.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 75
[15:21:22.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9138
[15:21:22.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 66
[15:21:22.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.0108
[15:21:22.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 50
[15:21:22.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.4243
[15:21:22.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 58
[15:21:22.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.4924
[15:21:22.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 64
[15:21:22.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5922
[15:21:22.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 74
[15:21:22.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.8754
[15:21:22.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 62
[15:21:22.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.1926
[15:21:22.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 54
[15:21:22.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.0225
[15:21:22.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 58
[15:21:22.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.0344
[15:21:22.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,24] phvalue 93
[15:21:22.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.5385
[15:21:22.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 76
[15:21:22.765] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[15:21:23.165] <TB1>     INFO: Expecting 2560 events.
[15:21:24.124] <TB1>     INFO: 2560 events read in total (245ms).
[15:21:24.124] <TB1>     INFO: Test took 1359ms.
[15:21:24.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:24.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 24, 1 1
[15:21:24.632] <TB1>     INFO: Expecting 2560 events.
[15:21:25.590] <TB1>     INFO: 2560 events read in total (243ms).
[15:21:25.590] <TB1>     INFO: Test took 1465ms.
[15:21:25.590] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:25.590] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 2 2
[15:21:26.097] <TB1>     INFO: Expecting 2560 events.
[15:21:27.056] <TB1>     INFO: 2560 events read in total (244ms).
[15:21:27.056] <TB1>     INFO: Test took 1466ms.
[15:21:27.056] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:27.057] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 3 3
[15:21:27.564] <TB1>     INFO: Expecting 2560 events.
[15:21:28.521] <TB1>     INFO: 2560 events read in total (242ms).
[15:21:28.521] <TB1>     INFO: Test took 1464ms.
[15:21:28.521] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:28.521] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 4 4
[15:21:29.028] <TB1>     INFO: Expecting 2560 events.
[15:21:29.985] <TB1>     INFO: 2560 events read in total (241ms).
[15:21:29.986] <TB1>     INFO: Test took 1465ms.
[15:21:29.986] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:29.986] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 5 5
[15:21:30.493] <TB1>     INFO: Expecting 2560 events.
[15:21:31.450] <TB1>     INFO: 2560 events read in total (242ms).
[15:21:31.450] <TB1>     INFO: Test took 1465ms.
[15:21:31.451] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:31.451] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 6 6
[15:21:31.958] <TB1>     INFO: Expecting 2560 events.
[15:21:32.916] <TB1>     INFO: 2560 events read in total (243ms).
[15:21:32.916] <TB1>     INFO: Test took 1465ms.
[15:21:32.917] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:32.917] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 7 7
[15:21:33.425] <TB1>     INFO: Expecting 2560 events.
[15:21:34.383] <TB1>     INFO: 2560 events read in total (244ms).
[15:21:34.383] <TB1>     INFO: Test took 1466ms.
[15:21:34.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:34.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[15:21:34.891] <TB1>     INFO: Expecting 2560 events.
[15:21:35.849] <TB1>     INFO: 2560 events read in total (243ms).
[15:21:35.850] <TB1>     INFO: Test took 1466ms.
[15:21:35.850] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:35.850] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 9 9
[15:21:36.357] <TB1>     INFO: Expecting 2560 events.
[15:21:37.314] <TB1>     INFO: 2560 events read in total (242ms).
[15:21:37.314] <TB1>     INFO: Test took 1464ms.
[15:21:37.315] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:37.315] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 10 10
[15:21:37.822] <TB1>     INFO: Expecting 2560 events.
[15:21:38.781] <TB1>     INFO: 2560 events read in total (244ms).
[15:21:38.781] <TB1>     INFO: Test took 1466ms.
[15:21:38.781] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:38.781] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 11 11
[15:21:39.288] <TB1>     INFO: Expecting 2560 events.
[15:21:40.247] <TB1>     INFO: 2560 events read in total (244ms).
[15:21:40.247] <TB1>     INFO: Test took 1466ms.
[15:21:40.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:40.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 12 12
[15:21:40.755] <TB1>     INFO: Expecting 2560 events.
[15:21:41.712] <TB1>     INFO: 2560 events read in total (242ms).
[15:21:41.712] <TB1>     INFO: Test took 1464ms.
[15:21:41.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:41.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 13 13
[15:21:42.220] <TB1>     INFO: Expecting 2560 events.
[15:21:43.180] <TB1>     INFO: 2560 events read in total (245ms).
[15:21:43.181] <TB1>     INFO: Test took 1469ms.
[15:21:43.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:43.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 24, 14 14
[15:21:43.688] <TB1>     INFO: Expecting 2560 events.
[15:21:44.649] <TB1>     INFO: 2560 events read in total (246ms).
[15:21:44.649] <TB1>     INFO: Test took 1467ms.
[15:21:44.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:44.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 15 15
[15:21:45.157] <TB1>     INFO: Expecting 2560 events.
[15:21:46.116] <TB1>     INFO: 2560 events read in total (245ms).
[15:21:46.116] <TB1>     INFO: Test took 1466ms.
[15:21:46.116] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:46.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[15:21:46.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC1
[15:21:46.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:21:46.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[15:21:46.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:21:46.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[15:21:46.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC6
[15:21:46.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[15:21:46.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[15:21:46.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:21:46.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[15:21:46.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:21:46.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC12
[15:21:46.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:21:46.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[15:21:46.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:21:46.119] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:46.625] <TB1>     INFO: Expecting 655360 events.
[15:21:58.349] <TB1>     INFO: 655360 events read in total (11009ms).
[15:21:58.360] <TB1>     INFO: Expecting 655360 events.
[15:22:09.953] <TB1>     INFO: 655360 events read in total (11033ms).
[15:22:09.969] <TB1>     INFO: Expecting 655360 events.
[15:22:21.536] <TB1>     INFO: 655360 events read in total (11015ms).
[15:22:21.555] <TB1>     INFO: Expecting 655360 events.
[15:22:33.090] <TB1>     INFO: 655360 events read in total (10986ms).
[15:22:33.114] <TB1>     INFO: Expecting 655360 events.
[15:22:44.654] <TB1>     INFO: 655360 events read in total (10991ms).
[15:22:44.681] <TB1>     INFO: Expecting 655360 events.
[15:22:56.233] <TB1>     INFO: 655360 events read in total (11009ms).
[15:22:56.266] <TB1>     INFO: Expecting 655360 events.
[15:23:07.798] <TB1>     INFO: 655360 events read in total (10993ms).
[15:23:07.834] <TB1>     INFO: Expecting 655360 events.
[15:23:19.412] <TB1>     INFO: 655360 events read in total (11039ms).
[15:23:19.453] <TB1>     INFO: Expecting 655360 events.
[15:23:31.040] <TB1>     INFO: 655360 events read in total (11060ms).
[15:23:31.090] <TB1>     INFO: Expecting 655360 events.
[15:23:42.692] <TB1>     INFO: 655360 events read in total (11075ms).
[15:23:42.740] <TB1>     INFO: Expecting 655360 events.
[15:23:54.371] <TB1>     INFO: 655360 events read in total (11104ms).
[15:23:54.424] <TB1>     INFO: Expecting 655360 events.
[15:24:06.029] <TB1>     INFO: 655360 events read in total (11078ms).
[15:24:06.086] <TB1>     INFO: Expecting 655360 events.
[15:24:17.705] <TB1>     INFO: 655360 events read in total (11092ms).
[15:24:17.766] <TB1>     INFO: Expecting 655360 events.
[15:24:29.428] <TB1>     INFO: 655360 events read in total (11135ms).
[15:24:29.493] <TB1>     INFO: Expecting 655360 events.
[15:24:41.144] <TB1>     INFO: 655360 events read in total (11124ms).
[15:24:41.223] <TB1>     INFO: Expecting 655360 events.
[15:24:52.817] <TB1>     INFO: 655360 events read in total (11067ms).
[15:24:52.893] <TB1>     INFO: Test took 186774ms.
[15:24:52.987] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:53.295] <TB1>     INFO: Expecting 655360 events.
[15:25:05.090] <TB1>     INFO: 655360 events read in total (11080ms).
[15:25:05.100] <TB1>     INFO: Expecting 655360 events.
[15:25:16.683] <TB1>     INFO: 655360 events read in total (11021ms).
[15:25:16.698] <TB1>     INFO: Expecting 655360 events.
[15:25:28.402] <TB1>     INFO: 655360 events read in total (11141ms).
[15:25:28.420] <TB1>     INFO: Expecting 655360 events.
[15:25:39.993] <TB1>     INFO: 655360 events read in total (11017ms).
[15:25:40.017] <TB1>     INFO: Expecting 655360 events.
[15:25:51.561] <TB1>     INFO: 655360 events read in total (10994ms).
[15:25:51.588] <TB1>     INFO: Expecting 655360 events.
[15:26:03.137] <TB1>     INFO: 655360 events read in total (11002ms).
[15:26:03.170] <TB1>     INFO: Expecting 655360 events.
[15:26:14.756] <TB1>     INFO: 655360 events read in total (11045ms).
[15:26:14.792] <TB1>     INFO: Expecting 655360 events.
[15:26:26.385] <TB1>     INFO: 655360 events read in total (11056ms).
[15:26:26.426] <TB1>     INFO: Expecting 655360 events.
[15:26:38.089] <TB1>     INFO: 655360 events read in total (11126ms).
[15:26:38.139] <TB1>     INFO: Expecting 655360 events.
[15:26:49.472] <TB1>     INFO: 655360 events read in total (10806ms).
[15:26:49.524] <TB1>     INFO: Expecting 655360 events.
[15:27:00.784] <TB1>     INFO: 655360 events read in total (10733ms).
[15:27:00.837] <TB1>     INFO: Expecting 655360 events.
[15:27:12.142] <TB1>     INFO: 655360 events read in total (10778ms).
[15:27:12.199] <TB1>     INFO: Expecting 655360 events.
[15:27:23.444] <TB1>     INFO: 655360 events read in total (10719ms).
[15:27:23.513] <TB1>     INFO: Expecting 655360 events.
[15:27:35.190] <TB1>     INFO: 655360 events read in total (11151ms).
[15:27:35.263] <TB1>     INFO: Expecting 655360 events.
[15:27:46.933] <TB1>     INFO: 655360 events read in total (11143ms).
[15:27:47.004] <TB1>     INFO: Expecting 655360 events.
[15:27:58.554] <TB1>     INFO: 655360 events read in total (11024ms).
[15:27:58.631] <TB1>     INFO: Test took 185644ms.
[15:27:58.800] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:58.801] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:27:58.801] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:58.801] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:27:58.801] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:58.802] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:27:58.802] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:58.802] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:27:58.802] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:58.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:27:58.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:58.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:27:58.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:58.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:27:58.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:58.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:27:58.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:58.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:27:58.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:58.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:27:58.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:58.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:27:58.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:58.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:27:58.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:58.806] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:27:58.806] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:58.806] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:27:58.806] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:58.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:27:58.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:58.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:27:58.807] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:58.814] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:58.821] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:58.828] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:58.834] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:58.841] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:27:58.848] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:58.855] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:27:58.862] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:58.869] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:58.875] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:58.883] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:58.889] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:58.896] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:27:58.903] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:27:58.910] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:27:58.917] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:27:58.923] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:27:58.930] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:27:58.937] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:27:58.944] <TB1>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:27:58.951] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:58.957] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:58.964] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:58.971] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:58.978] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:58.985] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:27:59.021] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C0.dat
[15:27:59.021] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C1.dat
[15:27:59.022] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C2.dat
[15:27:59.022] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C3.dat
[15:27:59.022] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C4.dat
[15:27:59.022] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C5.dat
[15:27:59.022] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C6.dat
[15:27:59.022] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C7.dat
[15:27:59.022] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C8.dat
[15:27:59.022] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C9.dat
[15:27:59.022] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C10.dat
[15:27:59.023] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C11.dat
[15:27:59.023] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C12.dat
[15:27:59.023] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C13.dat
[15:27:59.023] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C14.dat
[15:27:59.023] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C15.dat
[15:27:59.376] <TB1>     INFO: Expecting 41600 events.
[15:28:03.192] <TB1>     INFO: 41600 events read in total (3101ms).
[15:28:03.193] <TB1>     INFO: Test took 4167ms.
[15:28:03.839] <TB1>     INFO: Expecting 41600 events.
[15:28:07.670] <TB1>     INFO: 41600 events read in total (3116ms).
[15:28:07.671] <TB1>     INFO: Test took 4177ms.
[15:28:08.318] <TB1>     INFO: Expecting 41600 events.
[15:28:12.143] <TB1>     INFO: 41600 events read in total (3110ms).
[15:28:12.144] <TB1>     INFO: Test took 4170ms.
[15:28:12.448] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:12.579] <TB1>     INFO: Expecting 2560 events.
[15:28:13.537] <TB1>     INFO: 2560 events read in total (243ms).
[15:28:13.538] <TB1>     INFO: Test took 1090ms.
[15:28:13.539] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:14.046] <TB1>     INFO: Expecting 2560 events.
[15:28:15.003] <TB1>     INFO: 2560 events read in total (242ms).
[15:28:15.003] <TB1>     INFO: Test took 1464ms.
[15:28:15.006] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:15.512] <TB1>     INFO: Expecting 2560 events.
[15:28:16.470] <TB1>     INFO: 2560 events read in total (243ms).
[15:28:16.470] <TB1>     INFO: Test took 1464ms.
[15:28:16.472] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:16.978] <TB1>     INFO: Expecting 2560 events.
[15:28:17.936] <TB1>     INFO: 2560 events read in total (243ms).
[15:28:17.937] <TB1>     INFO: Test took 1465ms.
[15:28:17.939] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:18.444] <TB1>     INFO: Expecting 2560 events.
[15:28:19.401] <TB1>     INFO: 2560 events read in total (242ms).
[15:28:19.402] <TB1>     INFO: Test took 1463ms.
[15:28:19.403] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:19.910] <TB1>     INFO: Expecting 2560 events.
[15:28:20.868] <TB1>     INFO: 2560 events read in total (243ms).
[15:28:20.869] <TB1>     INFO: Test took 1466ms.
[15:28:20.871] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:21.377] <TB1>     INFO: Expecting 2560 events.
[15:28:22.337] <TB1>     INFO: 2560 events read in total (245ms).
[15:28:22.337] <TB1>     INFO: Test took 1466ms.
[15:28:22.339] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:22.846] <TB1>     INFO: Expecting 2560 events.
[15:28:23.805] <TB1>     INFO: 2560 events read in total (244ms).
[15:28:23.805] <TB1>     INFO: Test took 1466ms.
[15:28:23.807] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:24.314] <TB1>     INFO: Expecting 2560 events.
[15:28:25.274] <TB1>     INFO: 2560 events read in total (245ms).
[15:28:25.274] <TB1>     INFO: Test took 1467ms.
[15:28:25.276] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:25.782] <TB1>     INFO: Expecting 2560 events.
[15:28:26.742] <TB1>     INFO: 2560 events read in total (245ms).
[15:28:26.742] <TB1>     INFO: Test took 1466ms.
[15:28:26.744] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:27.251] <TB1>     INFO: Expecting 2560 events.
[15:28:28.211] <TB1>     INFO: 2560 events read in total (245ms).
[15:28:28.212] <TB1>     INFO: Test took 1468ms.
[15:28:28.214] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:28.720] <TB1>     INFO: Expecting 2560 events.
[15:28:29.680] <TB1>     INFO: 2560 events read in total (245ms).
[15:28:29.680] <TB1>     INFO: Test took 1466ms.
[15:28:29.682] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:30.188] <TB1>     INFO: Expecting 2560 events.
[15:28:31.146] <TB1>     INFO: 2560 events read in total (242ms).
[15:28:31.146] <TB1>     INFO: Test took 1464ms.
[15:28:31.148] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:31.654] <TB1>     INFO: Expecting 2560 events.
[15:28:32.611] <TB1>     INFO: 2560 events read in total (242ms).
[15:28:32.611] <TB1>     INFO: Test took 1463ms.
[15:28:32.613] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:33.119] <TB1>     INFO: Expecting 2560 events.
[15:28:34.076] <TB1>     INFO: 2560 events read in total (242ms).
[15:28:34.076] <TB1>     INFO: Test took 1463ms.
[15:28:34.078] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:34.584] <TB1>     INFO: Expecting 2560 events.
[15:28:35.541] <TB1>     INFO: 2560 events read in total (241ms).
[15:28:35.542] <TB1>     INFO: Test took 1464ms.
[15:28:35.543] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:36.050] <TB1>     INFO: Expecting 2560 events.
[15:28:37.007] <TB1>     INFO: 2560 events read in total (242ms).
[15:28:37.008] <TB1>     INFO: Test took 1465ms.
[15:28:37.009] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:37.515] <TB1>     INFO: Expecting 2560 events.
[15:28:38.472] <TB1>     INFO: 2560 events read in total (242ms).
[15:28:38.473] <TB1>     INFO: Test took 1464ms.
[15:28:38.475] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:38.981] <TB1>     INFO: Expecting 2560 events.
[15:28:39.939] <TB1>     INFO: 2560 events read in total (243ms).
[15:28:39.939] <TB1>     INFO: Test took 1464ms.
[15:28:39.941] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:40.447] <TB1>     INFO: Expecting 2560 events.
[15:28:41.404] <TB1>     INFO: 2560 events read in total (242ms).
[15:28:41.404] <TB1>     INFO: Test took 1463ms.
[15:28:41.407] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:41.913] <TB1>     INFO: Expecting 2560 events.
[15:28:42.870] <TB1>     INFO: 2560 events read in total (243ms).
[15:28:42.870] <TB1>     INFO: Test took 1463ms.
[15:28:42.873] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:43.378] <TB1>     INFO: Expecting 2560 events.
[15:28:44.336] <TB1>     INFO: 2560 events read in total (242ms).
[15:28:44.337] <TB1>     INFO: Test took 1464ms.
[15:28:44.339] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:44.845] <TB1>     INFO: Expecting 2560 events.
[15:28:45.802] <TB1>     INFO: 2560 events read in total (242ms).
[15:28:45.802] <TB1>     INFO: Test took 1464ms.
[15:28:45.804] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:46.310] <TB1>     INFO: Expecting 2560 events.
[15:28:47.266] <TB1>     INFO: 2560 events read in total (241ms).
[15:28:47.266] <TB1>     INFO: Test took 1462ms.
[15:28:47.268] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:47.775] <TB1>     INFO: Expecting 2560 events.
[15:28:48.732] <TB1>     INFO: 2560 events read in total (242ms).
[15:28:48.733] <TB1>     INFO: Test took 1465ms.
[15:28:48.735] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:49.241] <TB1>     INFO: Expecting 2560 events.
[15:28:50.198] <TB1>     INFO: 2560 events read in total (242ms).
[15:28:50.199] <TB1>     INFO: Test took 1464ms.
[15:28:50.201] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:50.707] <TB1>     INFO: Expecting 2560 events.
[15:28:51.663] <TB1>     INFO: 2560 events read in total (241ms).
[15:28:51.664] <TB1>     INFO: Test took 1463ms.
[15:28:51.666] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:52.172] <TB1>     INFO: Expecting 2560 events.
[15:28:53.128] <TB1>     INFO: 2560 events read in total (241ms).
[15:28:53.128] <TB1>     INFO: Test took 1462ms.
[15:28:53.130] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:53.637] <TB1>     INFO: Expecting 2560 events.
[15:28:54.597] <TB1>     INFO: 2560 events read in total (245ms).
[15:28:54.598] <TB1>     INFO: Test took 1468ms.
[15:28:54.599] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:55.106] <TB1>     INFO: Expecting 2560 events.
[15:28:56.062] <TB1>     INFO: 2560 events read in total (241ms).
[15:28:56.062] <TB1>     INFO: Test took 1463ms.
[15:28:56.064] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:56.572] <TB1>     INFO: Expecting 2560 events.
[15:28:57.528] <TB1>     INFO: 2560 events read in total (242ms).
[15:28:57.529] <TB1>     INFO: Test took 1465ms.
[15:28:57.530] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:58.037] <TB1>     INFO: Expecting 2560 events.
[15:28:58.994] <TB1>     INFO: 2560 events read in total (242ms).
[15:28:58.994] <TB1>     INFO: Test took 1464ms.
[15:28:59.994] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:28:59.994] <TB1>     INFO: PH scale (per ROC):    75  74  72  76  69  80  76  75  74  73  80  81  70  80  78  77
[15:28:59.994] <TB1>     INFO: PH offset (per ROC):  173 189 170 172 191 174 179 195 189 188 176 180 198 186 159 175
[15:29:00.174] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:29:00.177] <TB1>     INFO: ######################################################################
[15:29:00.177] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:29:00.177] <TB1>     INFO: ######################################################################
[15:29:00.177] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:29:00.188] <TB1>     INFO: scanning low vcal = 10
[15:29:00.536] <TB1>     INFO: Expecting 41600 events.
[15:29:04.233] <TB1>     INFO: 41600 events read in total (2982ms).
[15:29:04.234] <TB1>     INFO: Test took 4045ms.
[15:29:04.236] <TB1>     INFO: scanning low vcal = 20
[15:29:04.742] <TB1>     INFO: Expecting 41600 events.
[15:29:08.442] <TB1>     INFO: 41600 events read in total (2985ms).
[15:29:08.443] <TB1>     INFO: Test took 4207ms.
[15:29:08.444] <TB1>     INFO: scanning low vcal = 30
[15:29:08.951] <TB1>     INFO: Expecting 41600 events.
[15:29:12.677] <TB1>     INFO: 41600 events read in total (3011ms).
[15:29:12.678] <TB1>     INFO: Test took 4234ms.
[15:29:12.679] <TB1>     INFO: scanning low vcal = 40
[15:29:13.183] <TB1>     INFO: Expecting 41600 events.
[15:29:17.411] <TB1>     INFO: 41600 events read in total (3514ms).
[15:29:17.412] <TB1>     INFO: Test took 4732ms.
[15:29:17.419] <TB1>     INFO: scanning low vcal = 50
[15:29:17.833] <TB1>     INFO: Expecting 41600 events.
[15:29:22.084] <TB1>     INFO: 41600 events read in total (3536ms).
[15:29:22.085] <TB1>     INFO: Test took 4666ms.
[15:29:22.088] <TB1>     INFO: scanning low vcal = 60
[15:29:22.507] <TB1>     INFO: Expecting 41600 events.
[15:29:26.734] <TB1>     INFO: 41600 events read in total (3512ms).
[15:29:26.735] <TB1>     INFO: Test took 4647ms.
[15:29:26.738] <TB1>     INFO: scanning low vcal = 70
[15:29:27.157] <TB1>     INFO: Expecting 41600 events.
[15:29:31.391] <TB1>     INFO: 41600 events read in total (3519ms).
[15:29:31.393] <TB1>     INFO: Test took 4655ms.
[15:29:31.397] <TB1>     INFO: scanning low vcal = 80
[15:29:31.813] <TB1>     INFO: Expecting 41600 events.
[15:29:36.081] <TB1>     INFO: 41600 events read in total (3553ms).
[15:29:36.082] <TB1>     INFO: Test took 4685ms.
[15:29:36.086] <TB1>     INFO: scanning low vcal = 90
[15:29:36.501] <TB1>     INFO: Expecting 41600 events.
[15:29:40.734] <TB1>     INFO: 41600 events read in total (3518ms).
[15:29:40.735] <TB1>     INFO: Test took 4649ms.
[15:29:40.743] <TB1>     INFO: scanning low vcal = 100
[15:29:41.155] <TB1>     INFO: Expecting 41600 events.
[15:29:45.581] <TB1>     INFO: 41600 events read in total (3711ms).
[15:29:45.582] <TB1>     INFO: Test took 4839ms.
[15:29:45.585] <TB1>     INFO: scanning low vcal = 110
[15:29:45.962] <TB1>     INFO: Expecting 41600 events.
[15:29:50.170] <TB1>     INFO: 41600 events read in total (3493ms).
[15:29:50.170] <TB1>     INFO: Test took 4584ms.
[15:29:50.173] <TB1>     INFO: scanning low vcal = 120
[15:29:50.593] <TB1>     INFO: Expecting 41600 events.
[15:29:54.805] <TB1>     INFO: 41600 events read in total (3497ms).
[15:29:54.806] <TB1>     INFO: Test took 4633ms.
[15:29:54.808] <TB1>     INFO: scanning low vcal = 130
[15:29:55.225] <TB1>     INFO: Expecting 41600 events.
[15:29:59.434] <TB1>     INFO: 41600 events read in total (3494ms).
[15:29:59.434] <TB1>     INFO: Test took 4625ms.
[15:29:59.437] <TB1>     INFO: scanning low vcal = 140
[15:29:59.857] <TB1>     INFO: Expecting 41600 events.
[15:30:04.068] <TB1>     INFO: 41600 events read in total (3496ms).
[15:30:04.069] <TB1>     INFO: Test took 4632ms.
[15:30:04.071] <TB1>     INFO: scanning low vcal = 150
[15:30:04.492] <TB1>     INFO: Expecting 41600 events.
[15:30:08.705] <TB1>     INFO: 41600 events read in total (3498ms).
[15:30:08.706] <TB1>     INFO: Test took 4635ms.
[15:30:08.708] <TB1>     INFO: scanning low vcal = 160
[15:30:09.127] <TB1>     INFO: Expecting 41600 events.
[15:30:13.425] <TB1>     INFO: 41600 events read in total (3583ms).
[15:30:13.426] <TB1>     INFO: Test took 4718ms.
[15:30:13.429] <TB1>     INFO: scanning low vcal = 170
[15:30:13.845] <TB1>     INFO: Expecting 41600 events.
[15:30:18.122] <TB1>     INFO: 41600 events read in total (3562ms).
[15:30:18.122] <TB1>     INFO: Test took 4693ms.
[15:30:18.126] <TB1>     INFO: scanning low vcal = 180
[15:30:18.542] <TB1>     INFO: Expecting 41600 events.
[15:30:22.827] <TB1>     INFO: 41600 events read in total (3570ms).
[15:30:22.828] <TB1>     INFO: Test took 4702ms.
[15:30:22.830] <TB1>     INFO: scanning low vcal = 190
[15:30:23.249] <TB1>     INFO: Expecting 41600 events.
[15:30:27.541] <TB1>     INFO: 41600 events read in total (3577ms).
[15:30:27.542] <TB1>     INFO: Test took 4712ms.
[15:30:27.544] <TB1>     INFO: scanning low vcal = 200
[15:30:27.963] <TB1>     INFO: Expecting 41600 events.
[15:30:32.218] <TB1>     INFO: 41600 events read in total (3540ms).
[15:30:32.219] <TB1>     INFO: Test took 4675ms.
[15:30:32.221] <TB1>     INFO: scanning low vcal = 210
[15:30:32.641] <TB1>     INFO: Expecting 41600 events.
[15:30:36.891] <TB1>     INFO: 41600 events read in total (3535ms).
[15:30:36.891] <TB1>     INFO: Test took 4669ms.
[15:30:36.894] <TB1>     INFO: scanning low vcal = 220
[15:30:37.311] <TB1>     INFO: Expecting 41600 events.
[15:30:41.564] <TB1>     INFO: 41600 events read in total (3538ms).
[15:30:41.565] <TB1>     INFO: Test took 4671ms.
[15:30:41.567] <TB1>     INFO: scanning low vcal = 230
[15:30:41.986] <TB1>     INFO: Expecting 41600 events.
[15:30:46.242] <TB1>     INFO: 41600 events read in total (3541ms).
[15:30:46.243] <TB1>     INFO: Test took 4675ms.
[15:30:46.246] <TB1>     INFO: scanning low vcal = 240
[15:30:46.659] <TB1>     INFO: Expecting 41600 events.
[15:30:50.915] <TB1>     INFO: 41600 events read in total (3541ms).
[15:30:50.915] <TB1>     INFO: Test took 4669ms.
[15:30:50.920] <TB1>     INFO: scanning low vcal = 250
[15:30:51.338] <TB1>     INFO: Expecting 41600 events.
[15:30:55.596] <TB1>     INFO: 41600 events read in total (3543ms).
[15:30:55.597] <TB1>     INFO: Test took 4677ms.
[15:30:55.601] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:30:56.017] <TB1>     INFO: Expecting 41600 events.
[15:31:00.277] <TB1>     INFO: 41600 events read in total (3545ms).
[15:31:00.277] <TB1>     INFO: Test took 4676ms.
[15:31:00.280] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:31:00.696] <TB1>     INFO: Expecting 41600 events.
[15:31:04.949] <TB1>     INFO: 41600 events read in total (3538ms).
[15:31:04.950] <TB1>     INFO: Test took 4670ms.
[15:31:04.952] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:31:05.367] <TB1>     INFO: Expecting 41600 events.
[15:31:09.621] <TB1>     INFO: 41600 events read in total (3539ms).
[15:31:09.621] <TB1>     INFO: Test took 4668ms.
[15:31:09.624] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:31:10.042] <TB1>     INFO: Expecting 41600 events.
[15:31:14.261] <TB1>     INFO: 41600 events read in total (3504ms).
[15:31:14.261] <TB1>     INFO: Test took 4637ms.
[15:31:14.264] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:31:14.683] <TB1>     INFO: Expecting 41600 events.
[15:31:18.896] <TB1>     INFO: 41600 events read in total (3498ms).
[15:31:18.897] <TB1>     INFO: Test took 4633ms.
[15:31:19.426] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:31:19.428] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:31:19.429] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:31:19.429] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:31:19.429] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:31:19.429] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:31:19.429] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:31:19.430] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:31:19.430] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:31:19.430] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:31:19.430] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:31:19.430] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:31:19.430] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:31:19.431] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:31:19.431] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:31:19.431] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:31:19.431] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:31:57.652] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:31:57.652] <TB1>     INFO: non-linearity mean:  0.961 0.964 0.955 0.954 0.962 0.957 0.952 0.956 0.958 0.951 0.965 0.949 0.951 0.957 0.960 0.959
[15:31:57.652] <TB1>     INFO: non-linearity RMS:   0.006 0.005 0.007 0.006 0.005 0.006 0.007 0.007 0.006 0.007 0.004 0.006 0.006 0.006 0.006 0.007
[15:31:57.653] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:31:57.678] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:31:57.701] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:31:57.723] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:31:57.746] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:31:57.769] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:31:57.792] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:31:57.814] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:31:57.837] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:31:57.860] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:31:57.883] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:31:57.906] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:31:57.929] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:31:57.951] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:31:57.974] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:31:57.997] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-44_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:31:58.020] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:31:58.020] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:31:58.027] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:31:58.027] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:31:58.030] <TB1>     INFO: ######################################################################
[15:31:58.030] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:31:58.030] <TB1>     INFO: ######################################################################
[15:31:58.032] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:31:58.042] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:31:58.043] <TB1>     INFO:     run 1 of 1
[15:31:58.043] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:31:58.385] <TB1>     INFO: Expecting 3120000 events.
[15:32:46.975] <TB1>     INFO: 1293050 events read in total (47875ms).
[15:33:34.960] <TB1>     INFO: 2583595 events read in total (95860ms).
[15:33:55.064] <TB1>     INFO: 3120000 events read in total (115965ms).
[15:33:55.105] <TB1>     INFO: Test took 117063ms.
[15:33:55.179] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:55.306] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:33:56.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:33:58.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:33:59.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:34:01.068] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:34:02.453] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:34:03.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:34:05.283] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:34:06.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:34:08.202] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:34:09.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:34:11.037] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:34:12.402] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:34:13.853] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:34:15.344] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:34:16.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:34:18.165] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 369946624
[15:34:18.198] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:34:18.198] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3708, RMS = 1.3916
[15:34:18.198] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:34:18.198] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:34:18.198] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2417, RMS = 1.41904
[15:34:18.198] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:34:18.199] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:34:18.199] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0466, RMS = 1.6393
[15:34:18.199] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:34:18.199] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:34:18.199] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0033, RMS = 2.00649
[15:34:18.199] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:34:18.200] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:34:18.200] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.5962, RMS = 1.46895
[15:34:18.200] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:34:18.200] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:34:18.200] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.1936, RMS = 1.79232
[15:34:18.200] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:34:18.201] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:34:18.201] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9741, RMS = 1.74391
[15:34:18.201] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:34:18.201] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:34:18.201] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.8545, RMS = 1.55309
[15:34:18.201] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:34:18.202] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:34:18.202] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8705, RMS = 1.00111
[15:34:18.202] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:34:18.202] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:34:18.202] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0121, RMS = 1.4084
[15:34:18.203] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:34:18.204] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:34:18.204] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.6203, RMS = 1.39413
[15:34:18.204] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:34:18.204] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:34:18.204] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2427, RMS = 2.12196
[15:34:18.204] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:34:18.205] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:34:18.205] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6093, RMS = 1.77208
[15:34:18.205] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:34:18.205] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:34:18.205] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6902, RMS = 2.12592
[15:34:18.205] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:34:18.206] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:34:18.206] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6311, RMS = 1.97311
[15:34:18.206] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:34:18.206] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:34:18.206] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1829, RMS = 1.96866
[15:34:18.206] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:34:18.207] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:34:18.207] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.817, RMS = 1.86151
[15:34:18.207] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:34:18.207] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:34:18.207] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2706, RMS = 1.55914
[15:34:18.207] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:34:18.208] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:34:18.208] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0374, RMS = 1.6067
[15:34:18.208] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:34:18.208] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:34:18.208] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9266, RMS = 1.17423
[15:34:18.208] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:34:18.209] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:34:18.209] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2592, RMS = 1.1435
[15:34:18.209] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:34:18.209] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:34:18.209] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.0963, RMS = 2.24217
[15:34:18.209] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:34:18.211] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:34:18.211] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0879, RMS = 0.778825
[15:34:18.211] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:34:18.211] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:34:18.211] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6342, RMS = 1.28077
[15:34:18.211] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:34:18.212] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:34:18.212] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.778, RMS = 1.31786
[15:34:18.212] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:34:18.212] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:34:18.212] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9332, RMS = 0.954208
[15:34:18.212] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:34:18.213] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:34:18.213] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.3767, RMS = 1.55781
[15:34:18.213] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:34:18.213] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:34:18.213] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0516, RMS = 1.21492
[15:34:18.213] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:34:18.214] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:34:18.214] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.8913, RMS = 2.11271
[15:34:18.214] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:34:18.214] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:34:18.214] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1254, RMS = 1.79788
[15:34:18.214] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:34:18.215] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:34:18.215] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1098, RMS = 1.33349
[15:34:18.215] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:34:18.215] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:34:18.215] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0789, RMS = 2.39041
[15:34:18.215] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:34:18.218] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[15:34:18.218] <TB1>     INFO: number of dead bumps (per ROC):     0    0    1    1    0    0    0    0    1    1    0    0    0    0    1    0
[15:34:18.218] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:34:18.312] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:34:18.312] <TB1>     INFO: enter test to run
[15:34:18.312] <TB1>     INFO:   test:  no parameter change
[15:34:18.313] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[15:34:18.313] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.9mA
[15:34:18.313] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[15:34:18.313] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:34:18.783] <TB1>    QUIET: Connection to board 26 closed.
[15:34:18.783] <TB1>     INFO: pXar: this is the end, my friend
[15:34:18.783] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
