{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707779259286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707779259286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 18:07:39 2024 " "Processing started: Mon Feb 12 18:07:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707779259286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1707779259286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sub_test -c sub_tb --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sub_test -c sub_tb --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1707779259286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1707779259826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1707779259826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sheng/documents/elec374/elec374/laboratory_project_phase1/sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sheng/documents/elec374/elec374/laboratory_project_phase1/sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_tb " "Found entity 1: sub_tb" {  } { { "../sub_tb.v" "" { Text "C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/sub_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707779271627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707779271627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sheng/documents/elec374/elec374/laboratory_project_phase1/sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sheng/documents/elec374/elec374/laboratory_project_phase1/sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "../sub.v" "" { Text "C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707779271631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707779271631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sheng/documents/elec374/elec374/laboratory_project_phase1/cla_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sheng/documents/elec374/elec374/laboratory_project_phase1/cla_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_gen " "Found entity 1: cla_gen" {  } { { "../cla_gen.v" "" { Text "C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707779271636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707779271636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sheng/documents/elec374/elec374/laboratory_project_phase1/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sheng/documents/elec374/elec374/laboratory_project_phase1/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../full_adder.v" "" { Text "C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707779271641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707779271641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sub_tb " "Elaborating entity \"sub_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1707779271686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub sub:DUT " "Elaborating entity \"sub\" for hierarchy \"sub:DUT\"" {  } { { "../sub_tb.v" "DUT" { Text "C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/sub_tb.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707779271690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_gen sub:DUT\|cla_gen:substract_i " "Elaborating entity \"cla_gen\" for hierarchy \"sub:DUT\|cla_gen:substract_i\"" {  } { { "../sub.v" "substract_i" { Text "C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/sub.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707779271722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cla_gen.v(39) " "Verilog HDL assignment warning at cla_gen.v(39): truncated value with size 33 to match size of target (32)" {  } { { "../cla_gen.v" "" { Text "C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1707779271725 "|sub_tb|sub:DUT|cla_gen:substract_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder sub:DUT\|cla_gen:substract_i\|full_adder:gen_sum\[0\].full_adder_i " "Elaborating entity \"full_adder\" for hierarchy \"sub:DUT\|cla_gen:substract_i\|full_adder:gen_sum\[0\].full_adder_i\"" {  } { { "../cla_gen.v" "gen_sum\[0\].full_adder_i" { Text "C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707779271727 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1707779271856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707779271895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 18:07:51 2024 " "Processing ended: Mon Feb 12 18:07:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707779271895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707779271895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707779271895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1707779271895 ""}
