ARM GAS  /tmp/cc2pQZVT.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB63:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/cc2pQZVT.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c **** 
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  /tmp/cc2pQZVT.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  /tmp/cc2pQZVT.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE63:
  96              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_I2C_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	HAL_I2C_MspInit:
 105              	.LVL3:
 106              	.LFB64:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c **** */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 107              		.loc 1 91 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 24
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		.loc 1 91 1 is_stmt 0 view .LVU21
 112 0000 10B5     		push	{r4, lr}
 113              	.LCFI2:
 114              		.cfi_def_cfa_offset 8
 115              		.cfi_offset 4, -8
 116              		.cfi_offset 14, -4
 117 0002 86B0     		sub	sp, sp, #24
 118              	.LCFI3:
 119              		.cfi_def_cfa_offset 32
  92:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 120              		.loc 1 92 3 is_stmt 1 view .LVU22
 121              		.loc 1 92 20 is_stmt 0 view .LVU23
 122 0004 0023     		movs	r3, #0
 123 0006 0293     		str	r3, [sp, #8]
 124 0008 0393     		str	r3, [sp, #12]
 125 000a 0493     		str	r3, [sp, #16]
 126 000c 0593     		str	r3, [sp, #20]
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 127              		.loc 1 93 3 is_stmt 1 view .LVU24
 128              		.loc 1 93 10 is_stmt 0 view .LVU25
 129 000e 0268     		ldr	r2, [r0]
 130              		.loc 1 93 5 view .LVU26
 131 0010 154B     		ldr	r3, .L9
 132 0012 9A42     		cmp	r2, r3
 133 0014 01D0     		beq	.L8
 134              	.LVL4:
 135              	.L5:
  94:Core/Src/stm32f1xx_hal_msp.c ****   {
  95:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc2pQZVT.s 			page 5


  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c **** 
  99:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 101:Core/Src/stm32f1xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 102:Core/Src/stm32f1xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 103:Core/Src/stm32f1xx_hal_msp.c ****     */
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 109:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_I2C1_ENABLE();
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 112:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 113:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 114:Core/Src/stm32f1xx_hal_msp.c **** 
 115:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c ****   }
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 119:Core/Src/stm32f1xx_hal_msp.c **** }
 136              		.loc 1 119 1 view .LVU27
 137 0016 06B0     		add	sp, sp, #24
 138              	.LCFI4:
 139              		.cfi_remember_state
 140              		.cfi_def_cfa_offset 8
 141              		@ sp needed
 142 0018 10BD     		pop	{r4, pc}
 143              	.LVL5:
 144              	.L8:
 145              	.LCFI5:
 146              		.cfi_restore_state
  99:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 147              		.loc 1 99 5 is_stmt 1 view .LVU28
 148              	.LBB5:
  99:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 149              		.loc 1 99 5 view .LVU29
  99:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 150              		.loc 1 99 5 view .LVU30
 151 001a 144C     		ldr	r4, .L9+4
 152 001c A369     		ldr	r3, [r4, #24]
 153 001e 43F00803 		orr	r3, r3, #8
 154 0022 A361     		str	r3, [r4, #24]
  99:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 155              		.loc 1 99 5 view .LVU31
 156 0024 A369     		ldr	r3, [r4, #24]
 157 0026 03F00803 		and	r3, r3, #8
 158 002a 0093     		str	r3, [sp]
  99:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 159              		.loc 1 99 5 view .LVU32
 160 002c 009B     		ldr	r3, [sp]
 161              	.LBE5:
  99:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 162              		.loc 1 99 5 view .LVU33
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
ARM GAS  /tmp/cc2pQZVT.s 			page 6


 163              		.loc 1 104 5 view .LVU34
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 164              		.loc 1 104 25 is_stmt 0 view .LVU35
 165 002e 4FF44073 		mov	r3, #768
 166 0032 0293     		str	r3, [sp, #8]
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 167              		.loc 1 105 5 is_stmt 1 view .LVU36
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 168              		.loc 1 105 26 is_stmt 0 view .LVU37
 169 0034 1223     		movs	r3, #18
 170 0036 0393     		str	r3, [sp, #12]
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 171              		.loc 1 106 5 is_stmt 1 view .LVU38
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 172              		.loc 1 106 27 is_stmt 0 view .LVU39
 173 0038 0323     		movs	r3, #3
 174 003a 0593     		str	r3, [sp, #20]
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 175              		.loc 1 107 5 is_stmt 1 view .LVU40
 176 003c 02A9     		add	r1, sp, #8
 177 003e 0C48     		ldr	r0, .L9+8
 178              	.LVL6:
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 179              		.loc 1 107 5 is_stmt 0 view .LVU41
 180 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.LVL7:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 182              		.loc 1 109 5 is_stmt 1 view .LVU42
 183              	.LBB6:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 184              		.loc 1 109 5 view .LVU43
 185 0044 0B4A     		ldr	r2, .L9+12
 186 0046 5368     		ldr	r3, [r2, #4]
 187              	.LVL8:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 188              		.loc 1 109 5 view .LVU44
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 189              		.loc 1 109 5 view .LVU45
 190 0048 43F0E063 		orr	r3, r3, #117440512
 191              	.LVL9:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 192              		.loc 1 109 5 is_stmt 0 view .LVU46
 193 004c 43F00203 		orr	r3, r3, #2
 194              	.LVL10:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 195              		.loc 1 109 5 is_stmt 1 view .LVU47
 196 0050 5360     		str	r3, [r2, #4]
 197              	.LBE6:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 198              		.loc 1 109 5 view .LVU48
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 199              		.loc 1 112 5 view .LVU49
 200              	.LBB7:
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 201              		.loc 1 112 5 view .LVU50
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 202              		.loc 1 112 5 view .LVU51
ARM GAS  /tmp/cc2pQZVT.s 			page 7


 203 0052 E369     		ldr	r3, [r4, #28]
 204              	.LVL11:
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 205              		.loc 1 112 5 is_stmt 0 view .LVU52
 206 0054 43F40013 		orr	r3, r3, #2097152
 207 0058 E361     		str	r3, [r4, #28]
 208              	.LVL12:
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 209              		.loc 1 112 5 is_stmt 1 view .LVU53
 210 005a E369     		ldr	r3, [r4, #28]
 211 005c 03F40013 		and	r3, r3, #2097152
 212 0060 0193     		str	r3, [sp, #4]
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 213              		.loc 1 112 5 view .LVU54
 214 0062 019B     		ldr	r3, [sp, #4]
 215              	.LBE7:
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 216              		.loc 1 112 5 view .LVU55
 217              		.loc 1 119 1 is_stmt 0 view .LVU56
 218 0064 D7E7     		b	.L5
 219              	.L10:
 220 0066 00BF     		.align	2
 221              	.L9:
 222 0068 00540040 		.word	1073763328
 223 006c 00100240 		.word	1073876992
 224 0070 000C0140 		.word	1073810432
 225 0074 00000140 		.word	1073807360
 226              		.cfi_endproc
 227              	.LFE64:
 229              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 230              		.align	1
 231              		.global	HAL_I2C_MspDeInit
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 235              		.fpu softvfp
 237              	HAL_I2C_MspDeInit:
 238              	.LVL13:
 239              	.LFB65:
 120:Core/Src/stm32f1xx_hal_msp.c **** 
 121:Core/Src/stm32f1xx_hal_msp.c **** /**
 122:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 123:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 124:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 125:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 126:Core/Src/stm32f1xx_hal_msp.c **** */
 127:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 128:Core/Src/stm32f1xx_hal_msp.c **** {
 240              		.loc 1 128 1 is_stmt 1 view -0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 0
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 129:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 244              		.loc 1 129 3 view .LVU58
 245              		.loc 1 129 10 is_stmt 0 view .LVU59
 246 0000 0268     		ldr	r2, [r0]
 247              		.loc 1 129 5 view .LVU60
ARM GAS  /tmp/cc2pQZVT.s 			page 8


 248 0002 0B4B     		ldr	r3, .L18
 249 0004 9A42     		cmp	r2, r3
 250 0006 00D0     		beq	.L17
 251 0008 7047     		bx	lr
 252              	.L17:
 128:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 253              		.loc 1 128 1 view .LVU61
 254 000a 10B5     		push	{r4, lr}
 255              	.LCFI6:
 256              		.cfi_def_cfa_offset 8
 257              		.cfi_offset 4, -8
 258              		.cfi_offset 14, -4
 130:Core/Src/stm32f1xx_hal_msp.c ****   {
 131:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 133:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 134:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 135:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 259              		.loc 1 135 5 is_stmt 1 view .LVU62
 260 000c 094A     		ldr	r2, .L18+4
 261 000e D369     		ldr	r3, [r2, #28]
 262 0010 23F40013 		bic	r3, r3, #2097152
 263 0014 D361     		str	r3, [r2, #28]
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 137:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 138:Core/Src/stm32f1xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 139:Core/Src/stm32f1xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 140:Core/Src/stm32f1xx_hal_msp.c ****     */
 141:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 264              		.loc 1 141 5 view .LVU63
 265 0016 084C     		ldr	r4, .L18+8
 266 0018 4FF48071 		mov	r1, #256
 267 001c 2046     		mov	r0, r4
 268              	.LVL14:
 269              		.loc 1 141 5 is_stmt 0 view .LVU64
 270 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 271              	.LVL15:
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 143:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 272              		.loc 1 143 5 is_stmt 1 view .LVU65
 273 0022 4FF40071 		mov	r1, #512
 274 0026 2046     		mov	r0, r4
 275 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 276              	.LVL16:
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 145:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 147:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 148:Core/Src/stm32f1xx_hal_msp.c ****   }
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 150:Core/Src/stm32f1xx_hal_msp.c **** }
 277              		.loc 1 150 1 is_stmt 0 view .LVU66
 278 002c 10BD     		pop	{r4, pc}
 279              	.L19:
 280 002e 00BF     		.align	2
 281              	.L18:
 282 0030 00540040 		.word	1073763328
ARM GAS  /tmp/cc2pQZVT.s 			page 9


 283 0034 00100240 		.word	1073876992
 284 0038 000C0140 		.word	1073810432
 285              		.cfi_endproc
 286              	.LFE65:
 288              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 289              		.align	1
 290              		.global	HAL_UART_MspInit
 291              		.syntax unified
 292              		.thumb
 293              		.thumb_func
 294              		.fpu softvfp
 296              	HAL_UART_MspInit:
 297              	.LVL17:
 298              	.LFB66:
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 152:Core/Src/stm32f1xx_hal_msp.c **** /**
 153:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 154:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 155:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 156:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 157:Core/Src/stm32f1xx_hal_msp.c **** */
 158:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 159:Core/Src/stm32f1xx_hal_msp.c **** {
 299              		.loc 1 159 1 is_stmt 1 view -0
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 24
 302              		@ frame_needed = 0, uses_anonymous_args = 0
 303              		.loc 1 159 1 is_stmt 0 view .LVU68
 304 0000 10B5     		push	{r4, lr}
 305              	.LCFI7:
 306              		.cfi_def_cfa_offset 8
 307              		.cfi_offset 4, -8
 308              		.cfi_offset 14, -4
 309 0002 86B0     		sub	sp, sp, #24
 310              	.LCFI8:
 311              		.cfi_def_cfa_offset 32
 160:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 312              		.loc 1 160 3 is_stmt 1 view .LVU69
 313              		.loc 1 160 20 is_stmt 0 view .LVU70
 314 0004 0023     		movs	r3, #0
 315 0006 0293     		str	r3, [sp, #8]
 316 0008 0393     		str	r3, [sp, #12]
 317 000a 0493     		str	r3, [sp, #16]
 318 000c 0593     		str	r3, [sp, #20]
 161:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 319              		.loc 1 161 3 is_stmt 1 view .LVU71
 320              		.loc 1 161 11 is_stmt 0 view .LVU72
 321 000e 0268     		ldr	r2, [r0]
 322              		.loc 1 161 5 view .LVU73
 323 0010 174B     		ldr	r3, .L24
 324 0012 9A42     		cmp	r2, r3
 325 0014 01D0     		beq	.L23
 326              	.LVL18:
 327              	.L20:
 162:Core/Src/stm32f1xx_hal_msp.c ****   {
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 164:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc2pQZVT.s 			page 10


 165:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 166:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 167:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 168:Core/Src/stm32f1xx_hal_msp.c **** 
 169:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 170:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 171:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 172:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 173:Core/Src/stm32f1xx_hal_msp.c ****     */
 174:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 175:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 177:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 178:Core/Src/stm32f1xx_hal_msp.c **** 
 179:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 180:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 181:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 182:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 184:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 186:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 188:Core/Src/stm32f1xx_hal_msp.c ****   }
 189:Core/Src/stm32f1xx_hal_msp.c **** 
 190:Core/Src/stm32f1xx_hal_msp.c **** }
 328              		.loc 1 190 1 view .LVU74
 329 0016 06B0     		add	sp, sp, #24
 330              	.LCFI9:
 331              		.cfi_remember_state
 332              		.cfi_def_cfa_offset 8
 333              		@ sp needed
 334 0018 10BD     		pop	{r4, pc}
 335              	.LVL19:
 336              	.L23:
 337              	.LCFI10:
 338              		.cfi_restore_state
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 339              		.loc 1 167 5 is_stmt 1 view .LVU75
 340              	.LBB8:
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 341              		.loc 1 167 5 view .LVU76
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 342              		.loc 1 167 5 view .LVU77
 343 001a 03F55843 		add	r3, r3, #55296
 344 001e 9A69     		ldr	r2, [r3, #24]
 345 0020 42F48042 		orr	r2, r2, #16384
 346 0024 9A61     		str	r2, [r3, #24]
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 347              		.loc 1 167 5 view .LVU78
 348 0026 9A69     		ldr	r2, [r3, #24]
 349 0028 02F48042 		and	r2, r2, #16384
 350 002c 0092     		str	r2, [sp]
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 351              		.loc 1 167 5 view .LVU79
 352 002e 009A     		ldr	r2, [sp]
 353              	.LBE8:
ARM GAS  /tmp/cc2pQZVT.s 			page 11


 167:Core/Src/stm32f1xx_hal_msp.c **** 
 354              		.loc 1 167 5 view .LVU80
 169:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 355              		.loc 1 169 5 view .LVU81
 356              	.LBB9:
 169:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 357              		.loc 1 169 5 view .LVU82
 169:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 358              		.loc 1 169 5 view .LVU83
 359 0030 9A69     		ldr	r2, [r3, #24]
 360 0032 42F00402 		orr	r2, r2, #4
 361 0036 9A61     		str	r2, [r3, #24]
 169:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 362              		.loc 1 169 5 view .LVU84
 363 0038 9B69     		ldr	r3, [r3, #24]
 364 003a 03F00403 		and	r3, r3, #4
 365 003e 0193     		str	r3, [sp, #4]
 169:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 366              		.loc 1 169 5 view .LVU85
 367 0040 019B     		ldr	r3, [sp, #4]
 368              	.LBE9:
 169:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 369              		.loc 1 169 5 view .LVU86
 174:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 370              		.loc 1 174 5 view .LVU87
 174:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 371              		.loc 1 174 25 is_stmt 0 view .LVU88
 372 0042 4FF40073 		mov	r3, #512
 373 0046 0293     		str	r3, [sp, #8]
 175:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 374              		.loc 1 175 5 is_stmt 1 view .LVU89
 175:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 375              		.loc 1 175 26 is_stmt 0 view .LVU90
 376 0048 0223     		movs	r3, #2
 377 004a 0393     		str	r3, [sp, #12]
 176:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 378              		.loc 1 176 5 is_stmt 1 view .LVU91
 176:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 379              		.loc 1 176 27 is_stmt 0 view .LVU92
 380 004c 0323     		movs	r3, #3
 381 004e 0593     		str	r3, [sp, #20]
 177:Core/Src/stm32f1xx_hal_msp.c **** 
 382              		.loc 1 177 5 is_stmt 1 view .LVU93
 383 0050 084C     		ldr	r4, .L24+4
 384 0052 02A9     		add	r1, sp, #8
 385 0054 2046     		mov	r0, r4
 386              	.LVL20:
 177:Core/Src/stm32f1xx_hal_msp.c **** 
 387              		.loc 1 177 5 is_stmt 0 view .LVU94
 388 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 389              	.LVL21:
 179:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 390              		.loc 1 179 5 is_stmt 1 view .LVU95
 179:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 391              		.loc 1 179 25 is_stmt 0 view .LVU96
 392 005a 4FF48063 		mov	r3, #1024
 393 005e 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/cc2pQZVT.s 			page 12


 180:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 394              		.loc 1 180 5 is_stmt 1 view .LVU97
 180:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 395              		.loc 1 180 26 is_stmt 0 view .LVU98
 396 0060 0023     		movs	r3, #0
 397 0062 0393     		str	r3, [sp, #12]
 181:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 398              		.loc 1 181 5 is_stmt 1 view .LVU99
 181:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 399              		.loc 1 181 26 is_stmt 0 view .LVU100
 400 0064 0493     		str	r3, [sp, #16]
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 401              		.loc 1 182 5 is_stmt 1 view .LVU101
 402 0066 02A9     		add	r1, sp, #8
 403 0068 2046     		mov	r0, r4
 404 006a FFF7FEFF 		bl	HAL_GPIO_Init
 405              	.LVL22:
 406              		.loc 1 190 1 is_stmt 0 view .LVU102
 407 006e D2E7     		b	.L20
 408              	.L25:
 409              		.align	2
 410              	.L24:
 411 0070 00380140 		.word	1073821696
 412 0074 00080140 		.word	1073809408
 413              		.cfi_endproc
 414              	.LFE66:
 416              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 417              		.align	1
 418              		.global	HAL_UART_MspDeInit
 419              		.syntax unified
 420              		.thumb
 421              		.thumb_func
 422              		.fpu softvfp
 424              	HAL_UART_MspDeInit:
 425              	.LVL23:
 426              	.LFB67:
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 192:Core/Src/stm32f1xx_hal_msp.c **** /**
 193:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 194:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 195:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 196:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 197:Core/Src/stm32f1xx_hal_msp.c **** */
 198:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 199:Core/Src/stm32f1xx_hal_msp.c **** {
 427              		.loc 1 199 1 is_stmt 1 view -0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 0
 430              		@ frame_needed = 0, uses_anonymous_args = 0
 431              		.loc 1 199 1 is_stmt 0 view .LVU104
 432 0000 08B5     		push	{r3, lr}
 433              	.LCFI11:
 434              		.cfi_def_cfa_offset 8
 435              		.cfi_offset 3, -8
 436              		.cfi_offset 14, -4
 200:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 437              		.loc 1 200 3 is_stmt 1 view .LVU105
ARM GAS  /tmp/cc2pQZVT.s 			page 13


 438              		.loc 1 200 11 is_stmt 0 view .LVU106
 439 0002 0268     		ldr	r2, [r0]
 440              		.loc 1 200 5 view .LVU107
 441 0004 074B     		ldr	r3, .L30
 442 0006 9A42     		cmp	r2, r3
 443 0008 00D0     		beq	.L29
 444              	.LVL24:
 445              	.L26:
 201:Core/Src/stm32f1xx_hal_msp.c ****   {
 202:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 204:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 205:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 206:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 207:Core/Src/stm32f1xx_hal_msp.c **** 
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 209:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 210:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 211:Core/Src/stm32f1xx_hal_msp.c ****     */
 212:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 213:Core/Src/stm32f1xx_hal_msp.c **** 
 214:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 216:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 217:Core/Src/stm32f1xx_hal_msp.c ****   }
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 219:Core/Src/stm32f1xx_hal_msp.c **** }
 446              		.loc 1 219 1 view .LVU108
 447 000a 08BD     		pop	{r3, pc}
 448              	.LVL25:
 449              	.L29:
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 450              		.loc 1 206 5 is_stmt 1 view .LVU109
 451 000c 064A     		ldr	r2, .L30+4
 452 000e 9369     		ldr	r3, [r2, #24]
 453 0010 23F48043 		bic	r3, r3, #16384
 454 0014 9361     		str	r3, [r2, #24]
 212:Core/Src/stm32f1xx_hal_msp.c **** 
 455              		.loc 1 212 5 view .LVU110
 456 0016 4FF4C061 		mov	r1, #1536
 457 001a 0448     		ldr	r0, .L30+8
 458              	.LVL26:
 212:Core/Src/stm32f1xx_hal_msp.c **** 
 459              		.loc 1 212 5 is_stmt 0 view .LVU111
 460 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 461              	.LVL27:
 462              		.loc 1 219 1 view .LVU112
 463 0020 F3E7     		b	.L26
 464              	.L31:
 465 0022 00BF     		.align	2
 466              	.L30:
 467 0024 00380140 		.word	1073821696
 468 0028 00100240 		.word	1073876992
 469 002c 00080140 		.word	1073809408
 470              		.cfi_endproc
 471              	.LFE67:
 473              		.text
ARM GAS  /tmp/cc2pQZVT.s 			page 14


 474              	.Letext0:
 475              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 476              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 477              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 478              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 479              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 480              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 481              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
ARM GAS  /tmp/cc2pQZVT.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/cc2pQZVT.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc2pQZVT.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc2pQZVT.s:91     .text.HAL_MspInit:000000000000003c $d
     /tmp/cc2pQZVT.s:97     .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/cc2pQZVT.s:104    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/cc2pQZVT.s:222    .text.HAL_I2C_MspInit:0000000000000068 $d
     /tmp/cc2pQZVT.s:230    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/cc2pQZVT.s:237    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/cc2pQZVT.s:282    .text.HAL_I2C_MspDeInit:0000000000000030 $d
     /tmp/cc2pQZVT.s:289    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cc2pQZVT.s:296    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cc2pQZVT.s:411    .text.HAL_UART_MspInit:0000000000000070 $d
     /tmp/cc2pQZVT.s:417    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cc2pQZVT.s:424    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cc2pQZVT.s:467    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
