# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../1_Multiplexer.srcs/sources_1/new/demux_1_4.vhd" \
"../../../../1_Multiplexer.srcs/sources_1/new/mux_16_1.vhd" \
"../../../../1_Multiplexer.srcs/sources_1/imports/3_MUX_indirizzabile_4_1/mux_2_1.vhd" \
"../../../../1_Multiplexer.srcs/sources_1/imports/3_MUX_indirizzabile_4_1/mux_4_1.vhd" \
"../../../../1_Multiplexer.srcs/sources_1/new/rete_interconnessione.vhd" \
"../../../../1_Multiplexer.srcs/sim_1/new/rete_interconnessione_tb.vhd" \

# Do not sort compile order
nosort
