Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 10 22:10:22 2023
| Host         : Rojin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: sseg/dispClk/counterout_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.635        0.000                      0                   17        0.308        0.000                      0                   17        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.635        0.000                      0                   17        0.308        0.000                      0                   17        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 1.592ns (66.018%)  route 0.819ns (33.982%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    sseg/dispClk/CLK
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  sseg/dispClk/counterout_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    sseg/dispClk/counterout_reg_n_0_[2]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.450    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.567 r  sseg/dispClk/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.567    sseg/dispClk/counterout_reg[12]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.786 r  sseg/dispClk/counterout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.786    sseg/dispClk/counterout_reg[16]_i_1_n_7
    SLICE_X42Y59         FDRE                                         r  sseg/dispClk/counterout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.561    14.919    sseg/dispClk/CLK
    SLICE_X42Y59         FDRE                                         r  sseg/dispClk/counterout_reg[16]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)        0.109    15.421    sseg/dispClk/counterout_reg[16]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.579ns (65.834%)  route 0.819ns (34.166%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    sseg/dispClk/CLK
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  sseg/dispClk/counterout_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    sseg/dispClk/counterout_reg_n_0_[2]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.450    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.773 r  sseg/dispClk/counterout_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.773    sseg/dispClk/counterout_reg[12]_i_1_n_6
    SLICE_X42Y58         FDRE                                         r  sseg/dispClk/counterout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562    14.920    sseg/dispClk/CLK
    SLICE_X42Y58         FDRE                                         r  sseg/dispClk/counterout_reg[13]/C
                         clock pessimism              0.429    15.348    
                         clock uncertainty           -0.035    15.313    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.109    15.422    sseg/dispClk/counterout_reg[13]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.571ns (65.720%)  route 0.819ns (34.280%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    sseg/dispClk/CLK
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  sseg/dispClk/counterout_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    sseg/dispClk/counterout_reg_n_0_[2]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.450    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.765 r  sseg/dispClk/counterout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.765    sseg/dispClk/counterout_reg[12]_i_1_n_4
    SLICE_X42Y58         FDRE                                         r  sseg/dispClk/counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562    14.920    sseg/dispClk/CLK
    SLICE_X42Y58         FDRE                                         r  sseg/dispClk/counterout_reg[15]/C
                         clock pessimism              0.429    15.348    
                         clock uncertainty           -0.035    15.313    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.109    15.422    sseg/dispClk/counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 1.495ns (64.594%)  route 0.819ns (35.406%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    sseg/dispClk/CLK
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  sseg/dispClk/counterout_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    sseg/dispClk/counterout_reg_n_0_[2]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.450    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.689 r  sseg/dispClk/counterout_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.689    sseg/dispClk/counterout_reg[12]_i_1_n_5
    SLICE_X42Y58         FDRE                                         r  sseg/dispClk/counterout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562    14.920    sseg/dispClk/CLK
    SLICE_X42Y58         FDRE                                         r  sseg/dispClk/counterout_reg[14]/C
                         clock pessimism              0.429    15.348    
                         clock uncertainty           -0.035    15.313    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.109    15.422    sseg/dispClk/counterout_reg[14]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 1.475ns (64.285%)  route 0.819ns (35.715%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    sseg/dispClk/CLK
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  sseg/dispClk/counterout_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    sseg/dispClk/counterout_reg_n_0_[2]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.450    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.669 r  sseg/dispClk/counterout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.669    sseg/dispClk/counterout_reg[12]_i_1_n_7
    SLICE_X42Y58         FDRE                                         r  sseg/dispClk/counterout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562    14.920    sseg/dispClk/CLK
    SLICE_X42Y58         FDRE                                         r  sseg/dispClk/counterout_reg[12]/C
                         clock pessimism              0.429    15.348    
                         clock uncertainty           -0.035    15.313    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.109    15.422    sseg/dispClk/counterout_reg[12]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 1.462ns (64.082%)  route 0.819ns (35.918%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    sseg/dispClk/CLK
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  sseg/dispClk/counterout_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    sseg/dispClk/counterout_reg_n_0_[2]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.656 r  sseg/dispClk/counterout_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.656    sseg/dispClk/counterout_reg[8]_i_1_n_6
    SLICE_X42Y57         FDRE                                         r  sseg/dispClk/counterout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562    14.920    sseg/dispClk/CLK
    SLICE_X42Y57         FDRE                                         r  sseg/dispClk/counterout_reg[9]/C
                         clock pessimism              0.429    15.348    
                         clock uncertainty           -0.035    15.313    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.109    15.422    sseg/dispClk/counterout_reg[9]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.454ns (63.955%)  route 0.819ns (36.045%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    sseg/dispClk/CLK
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  sseg/dispClk/counterout_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    sseg/dispClk/counterout_reg_n_0_[2]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.648 r  sseg/dispClk/counterout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.648    sseg/dispClk/counterout_reg[8]_i_1_n_4
    SLICE_X42Y57         FDRE                                         r  sseg/dispClk/counterout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562    14.920    sseg/dispClk/CLK
    SLICE_X42Y57         FDRE                                         r  sseg/dispClk/counterout_reg[11]/C
                         clock pessimism              0.429    15.348    
                         clock uncertainty           -0.035    15.313    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.109    15.422    sseg/dispClk/counterout_reg[11]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.850ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 1.378ns (62.709%)  route 0.819ns (37.291%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    sseg/dispClk/CLK
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  sseg/dispClk/counterout_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    sseg/dispClk/counterout_reg_n_0_[2]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.572 r  sseg/dispClk/counterout_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.572    sseg/dispClk/counterout_reg[8]_i_1_n_5
    SLICE_X42Y57         FDRE                                         r  sseg/dispClk/counterout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562    14.920    sseg/dispClk/CLK
    SLICE_X42Y57         FDRE                                         r  sseg/dispClk/counterout_reg[10]/C
                         clock pessimism              0.429    15.348    
                         clock uncertainty           -0.035    15.313    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.109    15.422    sseg/dispClk/counterout_reg[10]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  7.850    

Slack (MET) :             7.870ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 1.358ns (62.366%)  route 0.819ns (37.634%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    sseg/dispClk/CLK
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  sseg/dispClk/counterout_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    sseg/dispClk/counterout_reg_n_0_[2]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.552 r  sseg/dispClk/counterout_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.552    sseg/dispClk/counterout_reg[8]_i_1_n_7
    SLICE_X42Y57         FDRE                                         r  sseg/dispClk/counterout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562    14.920    sseg/dispClk/CLK
    SLICE_X42Y57         FDRE                                         r  sseg/dispClk/counterout_reg[8]/C
                         clock pessimism              0.429    15.348    
                         clock uncertainty           -0.035    15.313    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.109    15.422    sseg/dispClk/counterout_reg[8]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  7.870    

Slack (MET) :             7.884ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 1.345ns (62.140%)  route 0.819ns (37.860%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    sseg/dispClk/CLK
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  sseg/dispClk/counterout_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    sseg/dispClk/counterout_reg_n_0_[2]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.539 r  sseg/dispClk/counterout_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.539    sseg/dispClk/counterout_reg[4]_i_1_n_6
    SLICE_X42Y56         FDRE                                         r  sseg/dispClk/counterout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563    14.921    sseg/dispClk/CLK
    SLICE_X42Y56         FDRE                                         r  sseg/dispClk/counterout_reg[5]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)        0.109    15.423    sseg/dispClk/counterout_reg[5]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  7.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    sseg/dispClk/CLK
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  sseg/dispClk/counterout_reg[0]/Q
                         net (fo=1, routed)           0.163     1.793    sseg/dispClk/counterout_reg_n_0_[0]
    SLICE_X42Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  sseg/dispClk/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     1.838    sseg/dispClk/counterout[0]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.908 r  sseg/dispClk/counterout_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    sseg/dispClk/counterout_reg[0]_i_1_n_7
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    sseg/dispClk/CLK
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.134     1.600    sseg/dispClk/counterout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.465    sseg/dispClk/CLK
    SLICE_X42Y58         FDRE                                         r  sseg/dispClk/counterout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  sseg/dispClk/counterout_reg[12]/Q
                         net (fo=1, routed)           0.170     1.800    sseg/dispClk/counterout_reg_n_0_[12]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.915 r  sseg/dispClk/counterout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    sseg/dispClk/counterout_reg[12]_i_1_n_7
    SLICE_X42Y58         FDRE                                         r  sseg/dispClk/counterout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.982    sseg/dispClk/CLK
    SLICE_X42Y58         FDRE                                         r  sseg/dispClk/counterout_reg[12]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.134     1.599    sseg/dispClk/counterout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    sseg/dispClk/CLK
    SLICE_X42Y56         FDRE                                         r  sseg/dispClk/counterout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  sseg/dispClk/counterout_reg[4]/Q
                         net (fo=1, routed)           0.170     1.801    sseg/dispClk/counterout_reg_n_0_[4]
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  sseg/dispClk/counterout_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    sseg/dispClk/counterout_reg[4]_i_1_n_7
    SLICE_X42Y56         FDRE                                         r  sseg/dispClk/counterout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    sseg/dispClk/CLK
    SLICE_X42Y56         FDRE                                         r  sseg/dispClk/counterout_reg[4]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.134     1.600    sseg/dispClk/counterout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.465    sseg/dispClk/CLK
    SLICE_X42Y57         FDRE                                         r  sseg/dispClk/counterout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  sseg/dispClk/counterout_reg[8]/Q
                         net (fo=1, routed)           0.170     1.800    sseg/dispClk/counterout_reg_n_0_[8]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.915 r  sseg/dispClk/counterout_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    sseg/dispClk/counterout_reg[8]_i_1_n_7
    SLICE_X42Y57         FDRE                                         r  sseg/dispClk/counterout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.982    sseg/dispClk/CLK
    SLICE_X42Y57         FDRE                                         r  sseg/dispClk/counterout_reg[8]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.134     1.599    sseg/dispClk/counterout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.279ns (58.891%)  route 0.195ns (41.109%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.465    sseg/dispClk/CLK
    SLICE_X42Y59         FDRE                                         r  sseg/dispClk/counterout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  sseg/dispClk/counterout_reg[16]/Q
                         net (fo=3, routed)           0.195     1.824    sseg/dispClk/counterout_reg[16]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.939 r  sseg/dispClk/counterout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.939    sseg/dispClk/counterout_reg[16]_i_1_n_7
    SLICE_X42Y59         FDRE                                         r  sseg/dispClk/counterout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.982    sseg/dispClk/CLK
    SLICE_X42Y59         FDRE                                         r  sseg/dispClk/counterout_reg[16]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.134     1.599    sseg/dispClk/counterout_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    sseg/dispClk/CLK
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  sseg/dispClk/counterout_reg[0]/Q
                         net (fo=1, routed)           0.163     1.793    sseg/dispClk/counterout_reg_n_0_[0]
    SLICE_X42Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  sseg/dispClk/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     1.838    sseg/dispClk/counterout[0]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.943 r  sseg/dispClk/counterout_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    sseg/dispClk/counterout_reg[0]_i_1_n_6
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    sseg/dispClk/CLK
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.134     1.600    sseg/dispClk/counterout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.465    sseg/dispClk/CLK
    SLICE_X42Y58         FDRE                                         r  sseg/dispClk/counterout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  sseg/dispClk/counterout_reg[12]/Q
                         net (fo=1, routed)           0.170     1.800    sseg/dispClk/counterout_reg_n_0_[12]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.950 r  sseg/dispClk/counterout_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.950    sseg/dispClk/counterout_reg[12]_i_1_n_6
    SLICE_X42Y58         FDRE                                         r  sseg/dispClk/counterout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.982    sseg/dispClk/CLK
    SLICE_X42Y58         FDRE                                         r  sseg/dispClk/counterout_reg[13]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.134     1.599    sseg/dispClk/counterout_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    sseg/dispClk/CLK
    SLICE_X42Y56         FDRE                                         r  sseg/dispClk/counterout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  sseg/dispClk/counterout_reg[4]/Q
                         net (fo=1, routed)           0.170     1.801    sseg/dispClk/counterout_reg_n_0_[4]
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.951 r  sseg/dispClk/counterout_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.951    sseg/dispClk/counterout_reg[4]_i_1_n_6
    SLICE_X42Y56         FDRE                                         r  sseg/dispClk/counterout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    sseg/dispClk/CLK
    SLICE_X42Y56         FDRE                                         r  sseg/dispClk/counterout_reg[5]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.134     1.600    sseg/dispClk/counterout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.465    sseg/dispClk/CLK
    SLICE_X42Y57         FDRE                                         r  sseg/dispClk/counterout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  sseg/dispClk/counterout_reg[8]/Q
                         net (fo=1, routed)           0.170     1.800    sseg/dispClk/counterout_reg_n_0_[8]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.950 r  sseg/dispClk/counterout_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.950    sseg/dispClk/counterout_reg[8]_i_1_n_6
    SLICE_X42Y57         FDRE                                         r  sseg/dispClk/counterout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.982    sseg/dispClk/CLK
    SLICE_X42Y57         FDRE                                         r  sseg/dispClk/counterout_reg[9]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.134     1.599    sseg/dispClk/counterout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.354ns (68.458%)  route 0.163ns (31.542%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    sseg/dispClk/CLK
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  sseg/dispClk/counterout_reg[0]/Q
                         net (fo=1, routed)           0.163     1.793    sseg/dispClk/counterout_reg_n_0_[0]
    SLICE_X42Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  sseg/dispClk/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     1.838    sseg/dispClk/counterout[0]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.983 r  sseg/dispClk/counterout_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.983    sseg/dispClk/counterout_reg[0]_i_1_n_5
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    sseg/dispClk/CLK
    SLICE_X42Y55         FDRE                                         r  sseg/dispClk/counterout_reg[2]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.134     1.600    sseg/dispClk/counterout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.383    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y50    num1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y50    num1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y50    num1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y52    num1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y53    num1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y53    num1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y54    num1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y52    num1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y50    num2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y50    num1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y50    num1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y50    num1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y50    num1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y50    num1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y50    num1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y52    num1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y52    num1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y53    num1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y53    num1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    num1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    num1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    num1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    num1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    num1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    num1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    num1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    num1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    num1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    num1_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.062ns  (logic 6.941ns (43.217%)  route 9.121ns (56.783%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=9, routed)           2.104     3.555    btn_IBUF[2]
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     3.679 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=3, routed)           0.760     4.439    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.563 r  seg_cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     4.563    seg_cat_OBUF[6]_inst_i_31_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.964 r  seg_cat_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.964    seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.235 r  seg_cat_OBUF[6]_inst_i_21/CO[0]
                         net (fo=12, routed)          1.288     6.523    p_0_in0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.401     6.924 r  seg_cat_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.658     7.582    seg_cat_OBUF[4]_inst_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.326     7.908 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.846     8.754    sseg/dispClk/seg_cat_OBUF[0]_inst_i_1_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.878 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.830     9.708    sseg/dispClk/seg_cat_OBUF[6]_inst_i_7_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.832 r  sseg/dispClk/seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.634    12.466    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    16.062 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.062    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.742ns  (logic 6.879ns (43.700%)  route 8.863ns (56.300%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=9, routed)           2.104     3.555    btn_IBUF[2]
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     3.679 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=3, routed)           0.760     4.439    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.563 r  seg_cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     4.563    seg_cat_OBUF[6]_inst_i_31_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.964 r  seg_cat_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.964    seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.235 r  seg_cat_OBUF[6]_inst_i_21/CO[0]
                         net (fo=12, routed)          1.288     6.523    p_0_in0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.401     6.924 r  seg_cat_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.658     7.582    seg_cat_OBUF[4]_inst_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.326     7.908 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.832     8.740    sseg/dispClk/seg_cat_OBUF[0]_inst_i_1_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.864 r  sseg/dispClk/seg_cat_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           1.158    10.022    sseg/dispClk/seg_cat_OBUF[4]_inst_i_2_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.146 r  sseg/dispClk/seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.063    12.209    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    15.742 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.742    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.607ns  (logic 6.876ns (44.055%)  route 8.732ns (55.945%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=9, routed)           2.104     3.555    btn_IBUF[2]
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     3.679 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=3, routed)           0.760     4.439    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.563 r  seg_cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     4.563    seg_cat_OBUF[6]_inst_i_31_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.964 r  seg_cat_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.964    seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.235 r  seg_cat_OBUF[6]_inst_i_21/CO[0]
                         net (fo=12, routed)          1.288     6.523    p_0_in0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.401     6.924 r  seg_cat_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.658     7.582    seg_cat_OBUF[4]_inst_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.326     7.908 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.048     8.956    sseg/dispClk/seg_cat_OBUF[0]_inst_i_1_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.080 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.813     9.893    sseg/dispClk/seg_cat_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.017 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.060    12.077    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    15.607 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.607    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.420ns  (logic 6.907ns (44.791%)  route 8.513ns (55.209%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=9, routed)           2.104     3.555    btn_IBUF[2]
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     3.679 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=3, routed)           0.760     4.439    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.563 r  seg_cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     4.563    seg_cat_OBUF[6]_inst_i_31_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.964 r  seg_cat_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.964    seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.235 r  seg_cat_OBUF[6]_inst_i_21/CO[0]
                         net (fo=12, routed)          1.288     6.523    p_0_in0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.401     6.924 r  seg_cat_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.658     7.582    seg_cat_OBUF[4]_inst_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.326     7.908 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.048     8.956    sseg/dispClk/seg_cat_OBUF[0]_inst_i_1_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.080 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.983    10.063    sseg/dispClk/seg_cat_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.187 r  sseg/dispClk/seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.672    11.859    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561    15.420 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.420    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.414ns  (logic 6.859ns (44.498%)  route 8.555ns (55.502%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=9, routed)           2.104     3.555    btn_IBUF[2]
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     3.679 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=3, routed)           0.760     4.439    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.563 r  seg_cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     4.563    seg_cat_OBUF[6]_inst_i_31_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.964 r  seg_cat_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.964    seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.235 r  seg_cat_OBUF[6]_inst_i_21/CO[0]
                         net (fo=12, routed)          1.288     6.523    p_0_in0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.401     6.924 r  seg_cat_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.658     7.582    seg_cat_OBUF[4]_inst_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.326     7.908 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.048     8.956    sseg/dispClk/seg_cat_OBUF[0]_inst_i_1_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.080 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.669     9.749    sseg/dispClk/seg_cat_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124     9.873 r  sseg/dispClk/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.028    11.901    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513    15.414 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.414    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.378ns  (logic 6.867ns (44.653%)  route 8.511ns (55.347%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=9, routed)           2.104     3.555    btn_IBUF[2]
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     3.679 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=3, routed)           0.760     4.439    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.563 r  seg_cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     4.563    seg_cat_OBUF[6]_inst_i_31_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.964 r  seg_cat_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.964    seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.235 r  seg_cat_OBUF[6]_inst_i_21/CO[0]
                         net (fo=12, routed)          1.288     6.523    p_0_in0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.401     6.924 r  seg_cat_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.658     7.582    seg_cat_OBUF[4]_inst_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.326     7.908 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.844     8.752    sseg/dispClk/seg_cat_OBUF[0]_inst_i_1_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.876 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.846     9.721    sseg/dispClk/seg_cat_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.845 r  sseg/dispClk/seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.012    11.857    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.521    15.378 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.378    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.096ns  (logic 6.861ns (45.450%)  route 8.235ns (54.550%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=9, routed)           2.104     3.555    btn_IBUF[2]
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     3.679 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=3, routed)           0.760     4.439    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.563 r  seg_cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     4.563    seg_cat_OBUF[6]_inst_i_31_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.964 r  seg_cat_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.964    seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.235 r  seg_cat_OBUF[6]_inst_i_21/CO[0]
                         net (fo=12, routed)          1.288     6.523    p_0_in0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.401     6.924 r  seg_cat_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.658     7.582    seg_cat_OBUF[4]_inst_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.326     7.908 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.844     8.752    sseg/dispClk/seg_cat_OBUF[0]_inst_i_1_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.876 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.869     9.744    sseg/dispClk/seg_cat_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.868 r  sseg/dispClk/seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.712    11.581    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    15.096 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.096    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.778ns  (logic 4.359ns (56.042%)  route 3.419ns (43.958%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[1]/C
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sseg/dispClk/out_reg[1]/Q
                         net (fo=13, routed)          0.870     1.326    sseg/dispClk/out[1]
    SLICE_X43Y58         LUT2 (Prop_lut2_I0_O)        0.152     1.478 r  sseg/dispClk/seg_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.549     4.027    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.751     7.778 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.778    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 4.169ns (55.859%)  route 3.295ns (44.141%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sseg/dispClk/out_reg[0]/Q
                         net (fo=16, routed)          0.661     1.117    sseg/dispClk/out[0]
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.124     1.241 r  sseg/dispClk/seg_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.634     3.875    seg_an_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.589     7.464 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.464    seg_an[2]
    M18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 4.126ns (55.608%)  route 3.294ns (44.392%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[1]/C
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sseg/dispClk/out_reg[1]/Q
                         net (fo=13, routed)          0.871     1.327    sseg/dispClk/out[1]
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.124     1.451 r  sseg/dispClk/seg_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.422     3.874    seg_an_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.546     7.420 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.420    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg/dispClk/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sseg/dispClk/out_reg[0]/Q
                         net (fo=16, routed)          0.204     0.345    sseg/dispClk/out[0]
    SLICE_X43Y58         LUT1 (Prop_lut1_I0_O)        0.042     0.387 r  sseg/dispClk/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.387    sseg/dispClk/p_1_in[0]
    SLICE_X43Y58         FDRE                                         r  sseg/dispClk/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg/dispClk/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.184ns (33.976%)  route 0.358ns (66.024%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[1]/C
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sseg/dispClk/out_reg[1]/Q
                         net (fo=13, routed)          0.231     0.372    sseg/dispClk/out[1]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.043     0.415 r  sseg/dispClk/out[1]_i_1/O
                         net (fo=1, routed)           0.126     0.542    sseg/dispClk/p_1_in[1]
    SLICE_X40Y58         FDRE                                         r  sseg/dispClk/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.403ns (71.829%)  route 0.550ns (28.171%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sseg/dispClk/out_reg[0]/Q
                         net (fo=16, routed)          0.195     0.336    sseg/dispClk/out[0]
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.381 r  sseg/dispClk/seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.355     0.736    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         1.217     1.953 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.953    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.493ns (67.942%)  route 0.704ns (32.058%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sseg/dispClk/out_reg[0]/Q
                         net (fo=16, routed)          0.173     0.314    sseg/dispClk/out[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.204     0.563    sseg/dispClk/seg_cat_OBUF[6]_inst_i_7_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.045     0.608 r  sseg/dispClk/seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.935    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.262     2.197 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.197    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.400ns (63.543%)  route 0.804ns (36.457%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[1]/C
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sseg/dispClk/out_reg[1]/Q
                         net (fo=13, routed)          0.242     0.383    sseg/dispClk/out[1]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.428 r  sseg/dispClk/seg_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.561     0.990    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.214     2.204 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.204    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.420ns (62.877%)  route 0.839ns (37.123%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sseg/dispClk/out_reg[0]/Q
                         net (fo=16, routed)          0.334     0.475    sseg/dispClk/out[0]
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.045     0.520 r  sseg/dispClk/seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.505     1.025    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.234     2.259 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.259    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.445ns (63.297%)  route 0.838ns (36.703%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[1]/C
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sseg/dispClk/out_reg[1]/Q
                         net (fo=13, routed)          0.156     0.297    sseg/dispClk/out[1]
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.342 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.225     0.567    sseg/dispClk/seg_cat_OBUF[6]_inst_i_4_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.612 r  sseg/dispClk/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.457     1.069    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     2.283 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.283    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.453ns (63.400%)  route 0.839ns (36.600%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[1]/C
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sseg/dispClk/out_reg[1]/Q
                         net (fo=13, routed)          0.156     0.297    sseg/dispClk/out[1]
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.342 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.226     0.568    sseg/dispClk/seg_cat_OBUF[6]_inst_i_4_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.613 r  sseg/dispClk/seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.457     1.070    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         1.222     2.292 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.292    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.433ns (62.167%)  route 0.872ns (37.833%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sseg/dispClk/out_reg[0]/Q
                         net (fo=16, routed)          0.204     0.345    sseg/dispClk/out[0]
    SLICE_X43Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.390 r  sseg/dispClk/seg_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.668     1.058    seg_an_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         1.247     2.305 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.305    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.476ns (61.659%)  route 0.918ns (38.341%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[1]/C
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sseg/dispClk/out_reg[1]/Q
                         net (fo=13, routed)          0.155     0.296    sseg/dispClk/out[1]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.045     0.341 r  sseg/dispClk/seg_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.762     1.104    seg_an_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         1.290     2.393 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.393    seg_an[2]
    M18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.944ns  (logic 5.947ns (42.649%)  route 7.997ns (57.351%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.831 f  num1_reg[0]/Q
                         net (fo=6, routed)           0.981     6.812    num1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.936 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=3, routed)           0.760     7.696    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  seg_cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     7.820    seg_cat_OBUF[6]_inst_i_31_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.221 r  seg_cat_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.221    seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.492 r  seg_cat_OBUF[6]_inst_i_21/CO[0]
                         net (fo=12, routed)          1.288     9.780    p_0_in0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.401    10.181 r  seg_cat_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.658    10.839    seg_cat_OBUF[4]_inst_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.326    11.165 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.846    12.010    sseg/dispClk/seg_cat_OBUF[0]_inst_i_1_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.134 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.830    12.965    sseg/dispClk/seg_cat_OBUF[6]_inst_i_7_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.089 r  sseg/dispClk/seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.634    15.723    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    19.319 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.319    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.624ns  (logic 5.885ns (43.194%)  route 7.739ns (56.806%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.831 f  num1_reg[0]/Q
                         net (fo=6, routed)           0.981     6.812    num1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.936 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=3, routed)           0.760     7.696    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  seg_cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     7.820    seg_cat_OBUF[6]_inst_i_31_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.221 r  seg_cat_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.221    seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.492 r  seg_cat_OBUF[6]_inst_i_21/CO[0]
                         net (fo=12, routed)          1.288     9.780    p_0_in0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.401    10.181 r  seg_cat_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.658    10.839    seg_cat_OBUF[4]_inst_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.326    11.165 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.832    11.997    sseg/dispClk/seg_cat_OBUF[0]_inst_i_1_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124    12.121 r  sseg/dispClk/seg_cat_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           1.158    13.278    sseg/dispClk/seg_cat_OBUF[4]_inst_i_2_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.402 r  sseg/dispClk/seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.063    15.465    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    18.999 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.999    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.489ns  (logic 5.881ns (43.600%)  route 7.608ns (56.400%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.831 f  num1_reg[0]/Q
                         net (fo=6, routed)           0.981     6.812    num1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.936 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=3, routed)           0.760     7.696    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  seg_cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     7.820    seg_cat_OBUF[6]_inst_i_31_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.221 r  seg_cat_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.221    seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.492 r  seg_cat_OBUF[6]_inst_i_21/CO[0]
                         net (fo=12, routed)          1.288     9.780    p_0_in0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.401    10.181 r  seg_cat_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.658    10.839    seg_cat_OBUF[4]_inst_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.326    11.165 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.048    12.213    sseg/dispClk/seg_cat_OBUF[0]_inst_i_1_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.337 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.813    13.150    sseg/dispClk/seg_cat_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.274 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.060    15.334    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    18.864 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.864    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.301ns  (logic 5.912ns (44.446%)  route 7.390ns (55.554%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.831 f  num1_reg[0]/Q
                         net (fo=6, routed)           0.981     6.812    num1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.936 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=3, routed)           0.760     7.696    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  seg_cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     7.820    seg_cat_OBUF[6]_inst_i_31_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.221 r  seg_cat_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.221    seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.492 r  seg_cat_OBUF[6]_inst_i_21/CO[0]
                         net (fo=12, routed)          1.288     9.780    p_0_in0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.401    10.181 r  seg_cat_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.658    10.839    seg_cat_OBUF[4]_inst_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.326    11.165 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.048    12.213    sseg/dispClk/seg_cat_OBUF[0]_inst_i_1_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.337 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.983    13.320    sseg/dispClk/seg_cat_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.444 r  sseg/dispClk/seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.672    15.116    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561    18.677 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.677    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.295ns  (logic 5.864ns (44.107%)  route 7.431ns (55.893%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.831 f  num1_reg[0]/Q
                         net (fo=6, routed)           0.981     6.812    num1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.936 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=3, routed)           0.760     7.696    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  seg_cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     7.820    seg_cat_OBUF[6]_inst_i_31_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.221 r  seg_cat_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.221    seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.492 r  seg_cat_OBUF[6]_inst_i_21/CO[0]
                         net (fo=12, routed)          1.288     9.780    p_0_in0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.401    10.181 r  seg_cat_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.658    10.839    seg_cat_OBUF[4]_inst_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.326    11.165 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.048    12.213    sseg/dispClk/seg_cat_OBUF[0]_inst_i_1_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.337 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.669    13.005    sseg/dispClk/seg_cat_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.129 r  sseg/dispClk/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.028    15.157    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513    18.670 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.670    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.260ns  (logic 5.872ns (44.286%)  route 7.388ns (55.714%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.831 f  num1_reg[0]/Q
                         net (fo=6, routed)           0.981     6.812    num1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.936 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=3, routed)           0.760     7.696    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  seg_cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     7.820    seg_cat_OBUF[6]_inst_i_31_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.221 r  seg_cat_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.221    seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.492 r  seg_cat_OBUF[6]_inst_i_21/CO[0]
                         net (fo=12, routed)          1.288     9.780    p_0_in0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.401    10.181 r  seg_cat_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.658    10.839    seg_cat_OBUF[4]_inst_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.326    11.165 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.844    12.008    sseg/dispClk/seg_cat_OBUF[0]_inst_i_1_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.132 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.846    12.978    sseg/dispClk/seg_cat_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I3_O)        0.124    13.102 r  sseg/dispClk/seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.012    15.114    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.521    18.635 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.635    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.978ns  (logic 5.867ns (45.204%)  route 7.111ns (54.795%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.831 f  num1_reg[0]/Q
                         net (fo=6, routed)           0.981     6.812    num1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.936 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=3, routed)           0.760     7.696    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.820 r  seg_cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     7.820    seg_cat_OBUF[6]_inst_i_31_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.221 r  seg_cat_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.221    seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.492 r  seg_cat_OBUF[6]_inst_i_21/CO[0]
                         net (fo=12, routed)          1.288     9.780    p_0_in0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.401    10.181 r  seg_cat_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.658    10.839    seg_cat_OBUF[4]_inst_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.326    11.165 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.844    12.008    sseg/dispClk/seg_cat_OBUF[0]_inst_i_1_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.132 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.869    13.001    sseg/dispClk/seg_cat_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.125 r  sseg/dispClk/seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.712    14.837    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    18.353 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.353    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.625ns (63.214%)  route 0.945ns (36.786%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  num2_reg[0]/Q
                         net (fo=2, routed)           0.151     1.760    num2[0]
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  seg_cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000     1.805    seg_cat_OBUF[6]_inst_i_30_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.875 f  seg_cat_OBUF[6]_inst_i_18/O[0]
                         net (fo=1, routed)           0.236     2.111    sseg/dispClk/O[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.107     2.218 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.202     2.420    sseg/dispClk/seg_cat_OBUF[6]_inst_i_4_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.045     2.465 r  sseg/dispClk/seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.355     2.820    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         1.217     4.037 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.037    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.713ns (66.063%)  route 0.880ns (33.937%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  num2_reg[0]/Q
                         net (fo=2, routed)           0.125     1.734    num2[0]
    SLICE_X41Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     1.891 r  seg_cat_OBUF[6]_inst_i_18/O[2]
                         net (fo=6, routed)           0.223     2.113    sseg/dispClk/O[2]
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.108     2.221 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.204     2.426    sseg/dispClk/seg_cat_OBUF[6]_inst_i_7_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.045     2.471 r  sseg/dispClk/seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.798    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.262     4.059 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.059    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.622ns (60.266%)  route 1.070ns (39.734%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  num2_reg[0]/Q
                         net (fo=2, routed)           0.151     1.760    num2[0]
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  seg_cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000     1.805    seg_cat_OBUF[6]_inst_i_30_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.875 f  seg_cat_OBUF[6]_inst_i_18/O[0]
                         net (fo=1, routed)           0.236     2.111    sseg/dispClk/O[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.107     2.218 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.225     2.443    sseg/dispClk/seg_cat_OBUF[6]_inst_i_4_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.045     2.488 r  sseg/dispClk/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.457     2.945    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     4.159 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.159    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.630ns (60.364%)  route 1.070ns (39.636%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  num2_reg[0]/Q
                         net (fo=2, routed)           0.151     1.760    num2[0]
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  seg_cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000     1.805    seg_cat_OBUF[6]_inst_i_30_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.875 r  seg_cat_OBUF[6]_inst_i_18/O[0]
                         net (fo=1, routed)           0.236     2.111    sseg/dispClk/O[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.107     2.218 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.226     2.444    sseg/dispClk/seg_cat_OBUF[6]_inst_i_4_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.045     2.489 r  sseg/dispClk/seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.457     2.945    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         1.222     4.168 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.168    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.768ns  (logic 1.680ns (60.700%)  route 1.088ns (39.300%))
  Logic Levels:           6  (CARRY4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  num1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  num1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.716    num1[7]
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.761 r  seg_cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     1.761    seg_cat_OBUF[6]_inst_i_31_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.824 r  seg_cat_OBUF[6]_inst_i_20/O[3]
                         net (fo=12, routed)          0.246     2.071    seg_cat_OBUF[6]_inst_i_20_n_4
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.110     2.181 r  seg_cat_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.060     2.240    sseg/dispClk/seg_cat_OBUF[0]_inst_i_1_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.045     2.285 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_5/O
                         net (fo=4, routed)           0.178     2.463    sseg/dispClk/seg_cat_OBUF[6]_inst_i_5_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.045     2.508 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.495     3.004    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         1.231     4.235 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.235    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.828ns  (logic 1.685ns (59.600%)  route 1.142ns (40.400%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  num2_reg[0]/Q
                         net (fo=2, routed)           0.125     1.734    num2[0]
    SLICE_X41Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     1.891 r  seg_cat_OBUF[6]_inst_i_18/O[2]
                         net (fo=6, routed)           0.223     2.113    sseg/dispClk/O[2]
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.108     2.221 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.289     2.511    sseg/dispClk/seg_cat_OBUF[6]_inst_i_7_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.045     2.556 r  sseg/dispClk/seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.505     3.061    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.234     4.295 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.295    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.088ns  (logic 1.704ns (55.189%)  route 1.384ns (44.811%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  num2_reg[0]/Q
                         net (fo=2, routed)           0.151     1.760    num2[0]
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  seg_cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000     1.805    seg_cat_OBUF[6]_inst_i_30_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.875 r  seg_cat_OBUF[6]_inst_i_18/O[0]
                         net (fo=1, routed)           0.236     2.111    sseg/dispClk/O[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.107     2.218 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.233     2.451    sseg/dispClk/seg_cat_OBUF[6]_inst_i_4_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I5_O)        0.045     2.496 r  sseg/dispClk/seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.762     3.259    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         1.296     4.555 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.555    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            num2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.963ns  (logic 1.447ns (36.513%)  route 2.516ns (63.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.516     3.963    sw_IBUF[0]
    SLICE_X41Y50         FDRE                                         r  num2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     4.922    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  num2_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            num1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.778ns  (logic 1.447ns (38.300%)  route 2.331ns (61.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.331     3.778    sw_IBUF[0]
    SLICE_X40Y50         FDRE                                         r  num1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     4.922    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  num1_reg[0]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            num2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.668ns  (logic 1.451ns (39.562%)  route 2.217ns (60.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           2.217     3.668    sw_IBUF[2]
    SLICE_X41Y50         FDRE                                         r  num2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     4.922    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  num2_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            num2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.567ns  (logic 1.479ns (41.454%)  route 2.088ns (58.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.088     3.567    sw_IBUF[1]
    SLICE_X41Y50         FDRE                                         r  num2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     4.922    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  num2_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            num1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.478ns  (logic 1.451ns (41.714%)  route 2.027ns (58.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           2.027     3.478    sw_IBUF[2]
    SLICE_X40Y50         FDRE                                         r  num1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     4.922    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  num1_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            num1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.379ns  (logic 1.583ns (46.849%)  route 1.796ns (53.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.796     3.379    btn_IBUF[0]
    SLICE_X41Y54         FDRE                                         r  num1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     4.921    clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  num1_reg[6]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            num1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.378ns  (logic 1.479ns (43.777%)  route 1.899ns (56.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.899     3.378    sw_IBUF[1]
    SLICE_X40Y50         FDRE                                         r  num1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     4.922    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  num1_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            num1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.371ns  (logic 1.583ns (46.961%)  route 1.788ns (53.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.788     3.371    btn_IBUF[0]
    SLICE_X42Y53         FDRE                                         r  num1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     4.921    clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  num1_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            num1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.371ns  (logic 1.583ns (46.961%)  route 1.788ns (53.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.788     3.371    btn_IBUF[0]
    SLICE_X42Y53         FDRE                                         r  num1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     4.921    clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  num1_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            num1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.225ns  (logic 1.583ns (49.074%)  route 1.643ns (50.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.643     3.225    btn_IBUF[0]
    SLICE_X41Y52         FDRE                                         r  num1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     4.922    clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  num1_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            num2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.252ns (41.435%)  route 0.356ns (58.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           0.356     0.608    sw_IBUF[7]
    SLICE_X40Y53         FDRE                                         r  num2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  num2_reg[7]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            num1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.259ns (37.671%)  route 0.428ns (62.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           0.428     0.687    sw_IBUF[6]
    SLICE_X41Y54         FDRE                                         r  num1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  num1_reg[6]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            num2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.242ns (33.960%)  route 0.471ns (66.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.471     0.713    sw_IBUF[3]
    SLICE_X41Y53         FDRE                                         r  num2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  num2_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            num1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.242ns (32.412%)  route 0.505ns (67.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.505     0.747    sw_IBUF[3]
    SLICE_X41Y52         FDRE                                         r  num1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.984    clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  num1_reg[3]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            num1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.252ns (31.089%)  route 0.559ns (68.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           0.559     0.811    sw_IBUF[7]
    SLICE_X41Y52         FDRE                                         r  num1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.984    clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  num1_reg[7]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            num2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.259ns (31.711%)  route 0.557ns (68.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           0.557     0.816    sw_IBUF[6]
    SLICE_X41Y53         FDRE                                         r  num2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  num2_reg[6]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            num2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.285ns (34.791%)  route 0.534ns (65.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           0.534     0.819    sw_IBUF[5]
    SLICE_X42Y52         FDRE                                         r  num2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.984    clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  num2_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            num2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.306ns (36.737%)  route 0.528ns (63.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           0.528     0.834    btn_IBUF[1]
    SLICE_X41Y50         FDRE                                         r  num2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.984    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  num2_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            num2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.306ns (36.737%)  route 0.528ns (63.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           0.528     0.834    btn_IBUF[1]
    SLICE_X41Y50         FDRE                                         r  num2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.984    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  num2_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            num2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.306ns (36.737%)  route 0.528ns (63.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           0.528     0.834    btn_IBUF[1]
    SLICE_X41Y50         FDRE                                         r  num2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.984    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  num2_reg[2]/C





