
stm32-environmental-sensor-node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065e8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d0  08006778  08006778  00016778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006948  08006948  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08006948  08006948  00016948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006950  08006950  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006950  08006950  00016950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006954  08006954  00016954  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08006958  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008d4  2000005c  080069b4  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000930  080069b4  00020930  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001837c  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000329e  00000000  00000000  0003844b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001650  00000000  00000000  0003b6f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000113e  00000000  00000000  0003cd40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003e38  00000000  00000000  0003de7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b220  00000000  00000000  00041cb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f3ab1  00000000  00000000  0005ced6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006400  00000000  00000000  00150988  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  00156d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006760 	.word	0x08006760

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08006760 	.word	0x08006760

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <HTS221_ReadWhoAmI>:

//-----------------------------------------------------
// 1) WHO_AM_I
//-----------------------------------------------------
HAL_StatusTypeDef HTS221_ReadWhoAmI(uint8_t *id)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
    return I2C_ReadReg(HTS221_I2C_ADDR, HTS221_WHO_AM_I_REG, id);
 8000584:	687a      	ldr	r2, [r7, #4]
 8000586:	210f      	movs	r1, #15
 8000588:	20be      	movs	r0, #190	; 0xbe
 800058a:	f000 f99f 	bl	80008cc <I2C_ReadReg>
 800058e:	4603      	mov	r3, r0
}
 8000590:	4618      	mov	r0, r3
 8000592:	3708      	adds	r7, #8
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}

08000598 <HTS221_Init>:

//-----------------------------------------------------
// 2) INIT
//-----------------------------------------------------
HAL_StatusTypeDef HTS221_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    uint8_t av_conf = 0b10100100;
 800059e:	23a4      	movs	r3, #164	; 0xa4
 80005a0:	71fb      	strb	r3, [r7, #7]
    status = I2C_WriteReg(HTS221_I2C_ADDR, HTS221_AV_CONF, av_conf);
 80005a2:	79fb      	ldrb	r3, [r7, #7]
 80005a4:	461a      	mov	r2, r3
 80005a6:	2110      	movs	r1, #16
 80005a8:	20be      	movs	r0, #190	; 0xbe
 80005aa:	f000 f971 	bl	8000890 <I2C_WriteReg>
 80005ae:	4603      	mov	r3, r0
 80005b0:	71bb      	strb	r3, [r7, #6]
    if (status != HAL_OK) return status;
 80005b2:	79bb      	ldrb	r3, [r7, #6]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d001      	beq.n	80005bc <HTS221_Init+0x24>
 80005b8:	79bb      	ldrb	r3, [r7, #6]
 80005ba:	e00f      	b.n	80005dc <HTS221_Init+0x44>

    uint8_t ctrl1 = (1 << 7) | (1 << 2) | (1 << 0);
 80005bc:	2385      	movs	r3, #133	; 0x85
 80005be:	717b      	strb	r3, [r7, #5]
    status = I2C_WriteReg(HTS221_I2C_ADDR, HTS221_CTRL_REG1, ctrl1);
 80005c0:	797b      	ldrb	r3, [r7, #5]
 80005c2:	461a      	mov	r2, r3
 80005c4:	2120      	movs	r1, #32
 80005c6:	20be      	movs	r0, #190	; 0xbe
 80005c8:	f000 f962 	bl	8000890 <I2C_WriteReg>
 80005cc:	4603      	mov	r3, r0
 80005ce:	71bb      	strb	r3, [r7, #6]
    if (status != HAL_OK) return status;
 80005d0:	79bb      	ldrb	r3, [r7, #6]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <HTS221_Init+0x42>
 80005d6:	79bb      	ldrb	r3, [r7, #6]
 80005d8:	e000      	b.n	80005dc <HTS221_Init+0x44>

    return HAL_OK;
 80005da:	2300      	movs	r3, #0
}
 80005dc:	4618      	mov	r0, r3
 80005de:	3708      	adds	r7, #8
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <HTS221_ReadCalibration>:

//-----------------------------------------------------
// 3) CALIBRACIÓN
//-----------------------------------------------------
HAL_StatusTypeDef HTS221_ReadCalibration(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0
    uint8_t H0, H1;
    uint8_t T0_L, T1_L, T0T1_MSB;
    uint8_t buf[2];

    I2C_ReadReg(HTS221_I2C_ADDR, 0x30, &H0);
 80005ea:	f107 030d 	add.w	r3, r7, #13
 80005ee:	461a      	mov	r2, r3
 80005f0:	2130      	movs	r1, #48	; 0x30
 80005f2:	20be      	movs	r0, #190	; 0xbe
 80005f4:	f000 f96a 	bl	80008cc <I2C_ReadReg>
    I2C_ReadReg(HTS221_I2C_ADDR, 0x31, &H1);
 80005f8:	f107 030c 	add.w	r3, r7, #12
 80005fc:	461a      	mov	r2, r3
 80005fe:	2131      	movs	r1, #49	; 0x31
 8000600:	20be      	movs	r0, #190	; 0xbe
 8000602:	f000 f963 	bl	80008cc <I2C_ReadReg>

    calib.H0_rH = H0 / 2.0f;
 8000606:	7b7b      	ldrb	r3, [r7, #13]
 8000608:	ee07 3a90 	vmov	s15, r3
 800060c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000610:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000614:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000618:	4b46      	ldr	r3, [pc, #280]	; (8000734 <HTS221_ReadCalibration+0x150>)
 800061a:	edc3 7a00 	vstr	s15, [r3]
    calib.H1_rH = H1 / 2.0f;
 800061e:	7b3b      	ldrb	r3, [r7, #12]
 8000620:	ee07 3a90 	vmov	s15, r3
 8000624:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000628:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800062c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000630:	4b40      	ldr	r3, [pc, #256]	; (8000734 <HTS221_ReadCalibration+0x150>)
 8000632:	edc3 7a01 	vstr	s15, [r3, #4]

    I2C_ReadMulti(HTS221_I2C_ADDR, 0x36 | HTS221_AUTO_INCREMENT, buf, 2);
 8000636:	1d3a      	adds	r2, r7, #4
 8000638:	2302      	movs	r3, #2
 800063a:	21b6      	movs	r1, #182	; 0xb6
 800063c:	20be      	movs	r0, #190	; 0xbe
 800063e:	f000 f963 	bl	8000908 <I2C_ReadMulti>
    calib.H0_T0_OUT = (int16_t)(buf[1] << 8 | buf[0]);
 8000642:	797b      	ldrb	r3, [r7, #5]
 8000644:	021b      	lsls	r3, r3, #8
 8000646:	b21a      	sxth	r2, r3
 8000648:	793b      	ldrb	r3, [r7, #4]
 800064a:	b21b      	sxth	r3, r3
 800064c:	4313      	orrs	r3, r2
 800064e:	b21a      	sxth	r2, r3
 8000650:	4b38      	ldr	r3, [pc, #224]	; (8000734 <HTS221_ReadCalibration+0x150>)
 8000652:	811a      	strh	r2, [r3, #8]

    I2C_ReadMulti(HTS221_I2C_ADDR, 0x3A | HTS221_AUTO_INCREMENT, buf, 2);
 8000654:	1d3a      	adds	r2, r7, #4
 8000656:	2302      	movs	r3, #2
 8000658:	21ba      	movs	r1, #186	; 0xba
 800065a:	20be      	movs	r0, #190	; 0xbe
 800065c:	f000 f954 	bl	8000908 <I2C_ReadMulti>
    calib.H1_T0_OUT = (int16_t)(buf[1] << 8 | buf[0]);
 8000660:	797b      	ldrb	r3, [r7, #5]
 8000662:	021b      	lsls	r3, r3, #8
 8000664:	b21a      	sxth	r2, r3
 8000666:	793b      	ldrb	r3, [r7, #4]
 8000668:	b21b      	sxth	r3, r3
 800066a:	4313      	orrs	r3, r2
 800066c:	b21a      	sxth	r2, r3
 800066e:	4b31      	ldr	r3, [pc, #196]	; (8000734 <HTS221_ReadCalibration+0x150>)
 8000670:	815a      	strh	r2, [r3, #10]

    I2C_ReadReg(HTS221_I2C_ADDR, 0x32, &T0_L);
 8000672:	f107 030b 	add.w	r3, r7, #11
 8000676:	461a      	mov	r2, r3
 8000678:	2132      	movs	r1, #50	; 0x32
 800067a:	20be      	movs	r0, #190	; 0xbe
 800067c:	f000 f926 	bl	80008cc <I2C_ReadReg>
    I2C_ReadReg(HTS221_I2C_ADDR, 0x33, &T1_L);
 8000680:	f107 030a 	add.w	r3, r7, #10
 8000684:	461a      	mov	r2, r3
 8000686:	2133      	movs	r1, #51	; 0x33
 8000688:	20be      	movs	r0, #190	; 0xbe
 800068a:	f000 f91f 	bl	80008cc <I2C_ReadReg>
    I2C_ReadReg(HTS221_I2C_ADDR, 0x35, &T0T1_MSB);
 800068e:	f107 0309 	add.w	r3, r7, #9
 8000692:	461a      	mov	r2, r3
 8000694:	2135      	movs	r1, #53	; 0x35
 8000696:	20be      	movs	r0, #190	; 0xbe
 8000698:	f000 f918 	bl	80008cc <I2C_ReadReg>

    uint8_t T0_M =  T0T1_MSB & 0x03;
 800069c:	7a7b      	ldrb	r3, [r7, #9]
 800069e:	f003 0303 	and.w	r3, r3, #3
 80006a2:	73fb      	strb	r3, [r7, #15]
    uint8_t T1_M = (T0T1_MSB & 0x0C) >> 2;
 80006a4:	7a7b      	ldrb	r3, [r7, #9]
 80006a6:	109b      	asrs	r3, r3, #2
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	f003 0303 	and.w	r3, r3, #3
 80006ae:	73bb      	strb	r3, [r7, #14]

    calib.T0_degC = ((T0_M << 8) | T0_L) / 8.0f;
 80006b0:	7bfb      	ldrb	r3, [r7, #15]
 80006b2:	021b      	lsls	r3, r3, #8
 80006b4:	7afa      	ldrb	r2, [r7, #11]
 80006b6:	4313      	orrs	r3, r2
 80006b8:	ee07 3a90 	vmov	s15, r3
 80006bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006c0:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 80006c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006c8:	4b1a      	ldr	r3, [pc, #104]	; (8000734 <HTS221_ReadCalibration+0x150>)
 80006ca:	edc3 7a03 	vstr	s15, [r3, #12]
    calib.T1_degC = ((T1_M << 8) | T1_L) / 8.0f;
 80006ce:	7bbb      	ldrb	r3, [r7, #14]
 80006d0:	021b      	lsls	r3, r3, #8
 80006d2:	7aba      	ldrb	r2, [r7, #10]
 80006d4:	4313      	orrs	r3, r2
 80006d6:	ee07 3a90 	vmov	s15, r3
 80006da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006de:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 80006e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006e6:	4b13      	ldr	r3, [pc, #76]	; (8000734 <HTS221_ReadCalibration+0x150>)
 80006e8:	edc3 7a04 	vstr	s15, [r3, #16]

    I2C_ReadMulti(HTS221_I2C_ADDR, 0x3C | HTS221_AUTO_INCREMENT, buf, 2);
 80006ec:	1d3a      	adds	r2, r7, #4
 80006ee:	2302      	movs	r3, #2
 80006f0:	21bc      	movs	r1, #188	; 0xbc
 80006f2:	20be      	movs	r0, #190	; 0xbe
 80006f4:	f000 f908 	bl	8000908 <I2C_ReadMulti>
    calib.T0_OUT = (int16_t)(buf[1] << 8 | buf[0]);
 80006f8:	797b      	ldrb	r3, [r7, #5]
 80006fa:	021b      	lsls	r3, r3, #8
 80006fc:	b21a      	sxth	r2, r3
 80006fe:	793b      	ldrb	r3, [r7, #4]
 8000700:	b21b      	sxth	r3, r3
 8000702:	4313      	orrs	r3, r2
 8000704:	b21a      	sxth	r2, r3
 8000706:	4b0b      	ldr	r3, [pc, #44]	; (8000734 <HTS221_ReadCalibration+0x150>)
 8000708:	829a      	strh	r2, [r3, #20]

    I2C_ReadMulti(HTS221_I2C_ADDR, 0x3E | HTS221_AUTO_INCREMENT, buf, 2);
 800070a:	1d3a      	adds	r2, r7, #4
 800070c:	2302      	movs	r3, #2
 800070e:	21be      	movs	r1, #190	; 0xbe
 8000710:	20be      	movs	r0, #190	; 0xbe
 8000712:	f000 f8f9 	bl	8000908 <I2C_ReadMulti>
    calib.T1_OUT = (int16_t)(buf[1] << 8 | buf[0]);
 8000716:	797b      	ldrb	r3, [r7, #5]
 8000718:	021b      	lsls	r3, r3, #8
 800071a:	b21a      	sxth	r2, r3
 800071c:	793b      	ldrb	r3, [r7, #4]
 800071e:	b21b      	sxth	r3, r3
 8000720:	4313      	orrs	r3, r2
 8000722:	b21a      	sxth	r2, r3
 8000724:	4b03      	ldr	r3, [pc, #12]	; (8000734 <HTS221_ReadCalibration+0x150>)
 8000726:	82da      	strh	r2, [r3, #22]

    return HAL_OK;
 8000728:	2300      	movs	r3, #0
}
 800072a:	4618      	mov	r0, r3
 800072c:	3710      	adds	r7, #16
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	20000078 	.word	0x20000078

08000738 <HTS221_ReadRawHumidity>:

//-----------------------------------------------------
// 4) LECTURA RAW
//-----------------------------------------------------
HAL_StatusTypeDef HTS221_ReadRawHumidity(int16_t *raw)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
    uint8_t buf[2];
    HAL_StatusTypeDef st = I2C_ReadMulti(HTS221_I2C_ADDR, HTS221_H_OUT_L | HTS221_AUTO_INCREMENT, buf, 2);
 8000740:	f107 020c 	add.w	r2, r7, #12
 8000744:	2302      	movs	r3, #2
 8000746:	21a8      	movs	r1, #168	; 0xa8
 8000748:	20be      	movs	r0, #190	; 0xbe
 800074a:	f000 f8dd 	bl	8000908 <I2C_ReadMulti>
 800074e:	4603      	mov	r3, r0
 8000750:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8000752:	7bfb      	ldrb	r3, [r7, #15]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <HTS221_ReadRawHumidity+0x24>
 8000758:	7bfb      	ldrb	r3, [r7, #15]
 800075a:	e009      	b.n	8000770 <HTS221_ReadRawHumidity+0x38>

    *raw = (int16_t)((buf[1] << 8) | buf[0]);
 800075c:	7b7b      	ldrb	r3, [r7, #13]
 800075e:	021b      	lsls	r3, r3, #8
 8000760:	b21a      	sxth	r2, r3
 8000762:	7b3b      	ldrb	r3, [r7, #12]
 8000764:	b21b      	sxth	r3, r3
 8000766:	4313      	orrs	r3, r2
 8000768:	b21a      	sxth	r2, r3
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 800076e:	2300      	movs	r3, #0
}
 8000770:	4618      	mov	r0, r3
 8000772:	3710      	adds	r7, #16
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}

08000778 <HTS221_ReadRawTemperature>:

HAL_StatusTypeDef HTS221_ReadRawTemperature(int16_t *raw)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
    uint8_t buf[2];
    HAL_StatusTypeDef st = I2C_ReadMulti(HTS221_I2C_ADDR, HTS221_T_OUT_L | HTS221_AUTO_INCREMENT, buf, 2);
 8000780:	f107 020c 	add.w	r2, r7, #12
 8000784:	2302      	movs	r3, #2
 8000786:	21aa      	movs	r1, #170	; 0xaa
 8000788:	20be      	movs	r0, #190	; 0xbe
 800078a:	f000 f8bd 	bl	8000908 <I2C_ReadMulti>
 800078e:	4603      	mov	r3, r0
 8000790:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8000792:	7bfb      	ldrb	r3, [r7, #15]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <HTS221_ReadRawTemperature+0x24>
 8000798:	7bfb      	ldrb	r3, [r7, #15]
 800079a:	e009      	b.n	80007b0 <HTS221_ReadRawTemperature+0x38>

    *raw = (int16_t)((buf[1] << 8) | buf[0]);
 800079c:	7b7b      	ldrb	r3, [r7, #13]
 800079e:	021b      	lsls	r3, r3, #8
 80007a0:	b21a      	sxth	r2, r3
 80007a2:	7b3b      	ldrb	r3, [r7, #12]
 80007a4:	b21b      	sxth	r3, r3
 80007a6:	4313      	orrs	r3, r2
 80007a8:	b21a      	sxth	r2, r3
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 80007ae:	2300      	movs	r3, #0
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3710      	adds	r7, #16
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <HTS221_ComputeHumidity>:

//-----------------------------------------------------
// 5) CONVERSIÓN A °C y %RH
//-----------------------------------------------------
float HTS221_ComputeHumidity(int16_t raw)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	80fb      	strh	r3, [r7, #6]
    return calib.H0_rH +
 80007c2:	4b17      	ldr	r3, [pc, #92]	; (8000820 <HTS221_ComputeHumidity+0x68>)
 80007c4:	ed93 7a00 	vldr	s14, [r3]
           (raw - calib.H0_T0_OUT) *
 80007c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007cc:	4a14      	ldr	r2, [pc, #80]	; (8000820 <HTS221_ComputeHumidity+0x68>)
 80007ce:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80007d2:	1a9b      	subs	r3, r3, r2
 80007d4:	ee07 3a90 	vmov	s15, r3
 80007d8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           (calib.H1_rH - calib.H0_rH) /
 80007dc:	4b10      	ldr	r3, [pc, #64]	; (8000820 <HTS221_ComputeHumidity+0x68>)
 80007de:	ed93 6a01 	vldr	s12, [r3, #4]
 80007e2:	4b0f      	ldr	r3, [pc, #60]	; (8000820 <HTS221_ComputeHumidity+0x68>)
 80007e4:	edd3 7a00 	vldr	s15, [r3]
 80007e8:	ee76 7a67 	vsub.f32	s15, s12, s15
           (raw - calib.H0_T0_OUT) *
 80007ec:	ee26 6aa7 	vmul.f32	s12, s13, s15
           (calib.H1_T0_OUT - calib.H0_T0_OUT);
 80007f0:	4b0b      	ldr	r3, [pc, #44]	; (8000820 <HTS221_ComputeHumidity+0x68>)
 80007f2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80007f6:	461a      	mov	r2, r3
 80007f8:	4b09      	ldr	r3, [pc, #36]	; (8000820 <HTS221_ComputeHumidity+0x68>)
 80007fa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80007fe:	1ad3      	subs	r3, r2, r3
           (calib.H1_rH - calib.H0_rH) /
 8000800:	ee07 3a90 	vmov	s15, r3
 8000804:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000808:	eec6 7a26 	vdiv.f32	s15, s12, s13
    return calib.H0_rH +
 800080c:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8000810:	eeb0 0a67 	vmov.f32	s0, s15
 8000814:	370c      	adds	r7, #12
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	20000078 	.word	0x20000078

08000824 <HTS221_ComputeTemperature>:

float HTS221_ComputeTemperature(int16_t raw)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	4603      	mov	r3, r0
 800082c:	80fb      	strh	r3, [r7, #6]
    return calib.T0_degC +
 800082e:	4b17      	ldr	r3, [pc, #92]	; (800088c <HTS221_ComputeTemperature+0x68>)
 8000830:	ed93 7a03 	vldr	s14, [r3, #12]
           (raw - calib.T0_OUT) *
 8000834:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000838:	4a14      	ldr	r2, [pc, #80]	; (800088c <HTS221_ComputeTemperature+0x68>)
 800083a:	f9b2 2014 	ldrsh.w	r2, [r2, #20]
 800083e:	1a9b      	subs	r3, r3, r2
 8000840:	ee07 3a90 	vmov	s15, r3
 8000844:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           (calib.T1_degC - calib.T0_degC) /
 8000848:	4b10      	ldr	r3, [pc, #64]	; (800088c <HTS221_ComputeTemperature+0x68>)
 800084a:	ed93 6a04 	vldr	s12, [r3, #16]
 800084e:	4b0f      	ldr	r3, [pc, #60]	; (800088c <HTS221_ComputeTemperature+0x68>)
 8000850:	edd3 7a03 	vldr	s15, [r3, #12]
 8000854:	ee76 7a67 	vsub.f32	s15, s12, s15
           (raw - calib.T0_OUT) *
 8000858:	ee26 6aa7 	vmul.f32	s12, s13, s15
           (calib.T1_OUT - calib.T0_OUT);
 800085c:	4b0b      	ldr	r3, [pc, #44]	; (800088c <HTS221_ComputeTemperature+0x68>)
 800085e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8000862:	461a      	mov	r2, r3
 8000864:	4b09      	ldr	r3, [pc, #36]	; (800088c <HTS221_ComputeTemperature+0x68>)
 8000866:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800086a:	1ad3      	subs	r3, r2, r3
           (calib.T1_degC - calib.T0_degC) /
 800086c:	ee07 3a90 	vmov	s15, r3
 8000870:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000874:	eec6 7a26 	vdiv.f32	s15, s12, s13
    return calib.T0_degC +
 8000878:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800087c:	eeb0 0a67 	vmov.f32	s0, s15
 8000880:	370c      	adds	r7, #12
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	20000078 	.word	0x20000078

08000890 <I2C_WriteReg>:
extern I2C_HandleTypeDef hi2c2;

HAL_StatusTypeDef I2C_WriteReg(uint8_t dev_addr,
                               uint8_t reg_addr,
                               uint8_t data)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b086      	sub	sp, #24
 8000894:	af04      	add	r7, sp, #16
 8000896:	4603      	mov	r3, r0
 8000898:	71fb      	strb	r3, [r7, #7]
 800089a:	460b      	mov	r3, r1
 800089c:	71bb      	strb	r3, [r7, #6]
 800089e:	4613      	mov	r3, r2
 80008a0:	717b      	strb	r3, [r7, #5]
    return HAL_I2C_Mem_Write(&hi2c2,
 80008a2:	79fb      	ldrb	r3, [r7, #7]
 80008a4:	b299      	uxth	r1, r3
 80008a6:	79bb      	ldrb	r3, [r7, #6]
 80008a8:	b29a      	uxth	r2, r3
 80008aa:	2364      	movs	r3, #100	; 0x64
 80008ac:	9302      	str	r3, [sp, #8]
 80008ae:	2301      	movs	r3, #1
 80008b0:	9301      	str	r3, [sp, #4]
 80008b2:	1d7b      	adds	r3, r7, #5
 80008b4:	9300      	str	r3, [sp, #0]
 80008b6:	2301      	movs	r3, #1
 80008b8:	4803      	ldr	r0, [pc, #12]	; (80008c8 <I2C_WriteReg+0x38>)
 80008ba:	f001 fed7 	bl	800266c <HAL_I2C_Mem_Write>
 80008be:	4603      	mov	r3, r0
                             reg_addr,
                             I2C_MEMADD_SIZE_8BIT,
                             &data,
                             1,
                             100);  // timeout 100 ms
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3708      	adds	r7, #8
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	200000c8 	.word	0x200000c8

080008cc <I2C_ReadReg>:

HAL_StatusTypeDef I2C_ReadReg(uint8_t dev_addr,
                              uint8_t reg_addr,
                              uint8_t *data)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b086      	sub	sp, #24
 80008d0:	af04      	add	r7, sp, #16
 80008d2:	4603      	mov	r3, r0
 80008d4:	603a      	str	r2, [r7, #0]
 80008d6:	71fb      	strb	r3, [r7, #7]
 80008d8:	460b      	mov	r3, r1
 80008da:	71bb      	strb	r3, [r7, #6]
    return HAL_I2C_Mem_Read(&hi2c2,
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	b299      	uxth	r1, r3
 80008e0:	79bb      	ldrb	r3, [r7, #6]
 80008e2:	b29a      	uxth	r2, r3
 80008e4:	2364      	movs	r3, #100	; 0x64
 80008e6:	9302      	str	r3, [sp, #8]
 80008e8:	2301      	movs	r3, #1
 80008ea:	9301      	str	r3, [sp, #4]
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	9300      	str	r3, [sp, #0]
 80008f0:	2301      	movs	r3, #1
 80008f2:	4804      	ldr	r0, [pc, #16]	; (8000904 <I2C_ReadReg+0x38>)
 80008f4:	f001 ffce 	bl	8002894 <HAL_I2C_Mem_Read>
 80008f8:	4603      	mov	r3, r0
                            reg_addr,
                            I2C_MEMADD_SIZE_8BIT,
                            data,
                            1,
                            100);
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	3708      	adds	r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	200000c8 	.word	0x200000c8

08000908 <I2C_ReadMulti>:

HAL_StatusTypeDef I2C_ReadMulti(uint8_t dev_addr,
                                uint8_t reg_addr,
                                uint8_t *buf,
                                uint16_t len)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b086      	sub	sp, #24
 800090c:	af04      	add	r7, sp, #16
 800090e:	603a      	str	r2, [r7, #0]
 8000910:	461a      	mov	r2, r3
 8000912:	4603      	mov	r3, r0
 8000914:	71fb      	strb	r3, [r7, #7]
 8000916:	460b      	mov	r3, r1
 8000918:	71bb      	strb	r3, [r7, #6]
 800091a:	4613      	mov	r3, r2
 800091c:	80bb      	strh	r3, [r7, #4]
    return HAL_I2C_Mem_Read(&hi2c2,
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	b299      	uxth	r1, r3
 8000922:	79bb      	ldrb	r3, [r7, #6]
 8000924:	b29a      	uxth	r2, r3
 8000926:	2364      	movs	r3, #100	; 0x64
 8000928:	9302      	str	r3, [sp, #8]
 800092a:	88bb      	ldrh	r3, [r7, #4]
 800092c:	9301      	str	r3, [sp, #4]
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	9300      	str	r3, [sp, #0]
 8000932:	2301      	movs	r3, #1
 8000934:	4803      	ldr	r0, [pc, #12]	; (8000944 <I2C_ReadMulti+0x3c>)
 8000936:	f001 ffad 	bl	8002894 <HAL_I2C_Mem_Read>
 800093a:	4603      	mov	r3, r0
                            reg_addr,
                            I2C_MEMADD_SIZE_8BIT,
                            buf,
                            len,
                            100);
}
 800093c:	4618      	mov	r0, r3
 800093e:	3708      	adds	r7, #8
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	200000c8 	.word	0x200000c8

08000948 <LPS22HB_ReadID>:
#ifndef LPS22HB_I2C_ADDR
#define LPS22HB_I2C_ADDR (0x5C << 1)
#endif

HAL_StatusTypeDef LPS22HB_ReadID(uint8_t *id)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
    return I2C_ReadReg(LPS22HB_I2C_ADDR, LPS22HB_WHO_AM_I, id);
 8000950:	687a      	ldr	r2, [r7, #4]
 8000952:	210f      	movs	r1, #15
 8000954:	20ba      	movs	r0, #186	; 0xba
 8000956:	f7ff ffb9 	bl	80008cc <I2C_ReadReg>
 800095a:	4603      	mov	r3, r0
}
 800095c:	4618      	mov	r0, r3
 800095e:	3708      	adds	r7, #8
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}

08000964 <LPS22HB_Init>:

HAL_StatusTypeDef LPS22HB_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
       Example: ODR = 0b010 (10 Hz) -> (ODR << 4). BDU bit = bit 2 (value 1<<2) ?
       Implementation from datasheet: CTRL_REG1 (0x10):
         ODR[2:0] bits at 6:4, BDU at bit 2.
       We'll set ODR = 0b010 (10 Hz) and BDU = 1.
    */
    uint8_t ctrl1 = (0x02 << 4) | (1 << 2); // ODR=010 (10 Hz), BDU=1
 800096a:	2324      	movs	r3, #36	; 0x24
 800096c:	71fb      	strb	r3, [r7, #7]
    st = I2C_WriteReg(LPS22HB_I2C_ADDR, LPS22HB_CTRL_REG1, ctrl1);
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	461a      	mov	r2, r3
 8000972:	2110      	movs	r1, #16
 8000974:	20ba      	movs	r0, #186	; 0xba
 8000976:	f7ff ff8b 	bl	8000890 <I2C_WriteReg>
 800097a:	4603      	mov	r3, r0
 800097c:	71bb      	strb	r3, [r7, #6]
    if (st != HAL_OK) return st;
 800097e:	79bb      	ldrb	r3, [r7, #6]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <LPS22HB_Init+0x24>
 8000984:	79bb      	ldrb	r3, [r7, #6]
 8000986:	e003      	b.n	8000990 <LPS22HB_Init+0x2c>

    HAL_Delay(20); // give time to apply
 8000988:	2014      	movs	r0, #20
 800098a:	f001 f9ad 	bl	8001ce8 <HAL_Delay>

    /* CTRL_REG2: soft reset / one-shot not needed here; leave default (0) */
    return HAL_OK;
 800098e:	2300      	movs	r3, #0
}
 8000990:	4618      	mov	r0, r3
 8000992:	3708      	adds	r7, #8
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}

08000998 <LPS22HB_ReadRawPressure>:

/* Read 3 bytes PRESS_OUT_XL..H, build signed 24-bit */
HAL_StatusTypeDef LPS22HB_ReadRawPressure(int32_t *raw_press)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];
    HAL_StatusTypeDef st = I2C_ReadMulti(LPS22HB_I2C_ADDR, LPS22HB_PRESS_OUT_XL | 0x80, buf, 3);
 80009a0:	f107 0208 	add.w	r2, r7, #8
 80009a4:	2303      	movs	r3, #3
 80009a6:	21a8      	movs	r1, #168	; 0xa8
 80009a8:	20ba      	movs	r0, #186	; 0xba
 80009aa:	f7ff ffad 	bl	8000908 <I2C_ReadMulti>
 80009ae:	4603      	mov	r3, r0
 80009b0:	72fb      	strb	r3, [r7, #11]
    if (st != HAL_OK) return st;
 80009b2:	7afb      	ldrb	r3, [r7, #11]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <LPS22HB_ReadRawPressure+0x24>
 80009b8:	7afb      	ldrb	r3, [r7, #11]
 80009ba:	e015      	b.n	80009e8 <LPS22HB_ReadRawPressure+0x50>

    uint32_t tmp = ((uint32_t)buf[0]) | (((uint32_t)buf[1]) << 8) | (((uint32_t)buf[2]) << 16);
 80009bc:	7a3b      	ldrb	r3, [r7, #8]
 80009be:	461a      	mov	r2, r3
 80009c0:	7a7b      	ldrb	r3, [r7, #9]
 80009c2:	021b      	lsls	r3, r3, #8
 80009c4:	431a      	orrs	r2, r3
 80009c6:	7abb      	ldrb	r3, [r7, #10]
 80009c8:	041b      	lsls	r3, r3, #16
 80009ca:	4313      	orrs	r3, r2
 80009cc:	60fb      	str	r3, [r7, #12]
    /* convert 24-bit two's complement to 32-bit signed */
    if (tmp & 0x00800000) {
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d003      	beq.n	80009e0 <LPS22HB_ReadRawPressure+0x48>
        tmp |= 0xFF000000;
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80009de:	60fb      	str	r3, [r7, #12]
    }
    *raw_press = (int32_t)tmp;
 80009e0:	68fa      	ldr	r2, [r7, #12]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	601a      	str	r2, [r3, #0]
    return HAL_OK;
 80009e6:	2300      	movs	r3, #0
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	3710      	adds	r7, #16
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}

080009f0 <LPS22HB_ReadRawTemperature>:

/* Read 2 bytes TEMP_OUT_L..H and build signed 16-bit */
HAL_StatusTypeDef LPS22HB_ReadRawTemperature(int16_t *raw_temp)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
    uint8_t buf[2];
    HAL_StatusTypeDef st = I2C_ReadMulti(LPS22HB_I2C_ADDR, LPS22HB_TEMP_OUT_L | 0x80, buf, 2);
 80009f8:	f107 0208 	add.w	r2, r7, #8
 80009fc:	2302      	movs	r3, #2
 80009fe:	21ab      	movs	r1, #171	; 0xab
 8000a00:	20ba      	movs	r0, #186	; 0xba
 8000a02:	f7ff ff81 	bl	8000908 <I2C_ReadMulti>
 8000a06:	4603      	mov	r3, r0
 8000a08:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8000a0a:	7bfb      	ldrb	r3, [r7, #15]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <LPS22HB_ReadRawTemperature+0x24>
 8000a10:	7bfb      	ldrb	r3, [r7, #15]
 8000a12:	e00a      	b.n	8000a2a <LPS22HB_ReadRawTemperature+0x3a>

    int16_t t = (int16_t)((buf[1] << 8) | buf[0]);
 8000a14:	7a7b      	ldrb	r3, [r7, #9]
 8000a16:	021b      	lsls	r3, r3, #8
 8000a18:	b21a      	sxth	r2, r3
 8000a1a:	7a3b      	ldrb	r3, [r7, #8]
 8000a1c:	b21b      	sxth	r3, r3
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	81bb      	strh	r3, [r7, #12]
    *raw_temp = t;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	89ba      	ldrh	r2, [r7, #12]
 8000a26:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 8000a28:	2300      	movs	r3, #0
}
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	3710      	adds	r7, #16
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
	...

08000a34 <LPS22HB_Pressure_hPa_from_raw>:

/* Conversions */
float LPS22HB_Pressure_hPa_from_raw(int32_t raw_press)
{
 8000a34:	b480      	push	{r7}
 8000a36:	b083      	sub	sp, #12
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
    /* According to datasheet: P(hPa) = raw / 4096 (LSB/hPa = 4096) */
    return ((float)raw_press) / 4096.0f;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	ee07 3a90 	vmov	s15, r3
 8000a42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a46:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000a60 <LPS22HB_Pressure_hPa_from_raw+0x2c>
 8000a4a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000a4e:	eef0 7a66 	vmov.f32	s15, s13
}
 8000a52:	eeb0 0a67 	vmov.f32	s0, s15
 8000a56:	370c      	adds	r7, #12
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr
 8000a60:	45800000 	.word	0x45800000

08000a64 <LPS22HB_Temp_degC_from_raw>:

float LPS22HB_Temp_degC_from_raw(int16_t raw_temp)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b083      	sub	sp, #12
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	80fb      	strh	r3, [r7, #6]
    /* According to datasheet: T(°C) = raw_temp / 100 */
    return ((float)raw_temp) / 100.0f;
 8000a6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a72:	ee07 3a90 	vmov	s15, r3
 8000a76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a7a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000a94 <LPS22HB_Temp_degC_from_raw+0x30>
 8000a7e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000a82:	eef0 7a66 	vmov.f32	s15, s13
}
 8000a86:	eeb0 0a67 	vmov.f32	s0, s15
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr
 8000a94:	42c80000 	.word	0x42c80000

08000a98 <uart_print>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
char uart_buf[64];

void uart_print(const char *s)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
    extern UART_HandleTypeDef huart1;
    HAL_UART_Transmit(&huart1, (uint8_t*)s, strlen(s), HAL_MAX_DELAY);
 8000aa0:	6878      	ldr	r0, [r7, #4]
 8000aa2:	f7ff fb95 	bl	80001d0 <strlen>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	b29a      	uxth	r2, r3
 8000aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8000aae:	6879      	ldr	r1, [r7, #4]
 8000ab0:	4803      	ldr	r0, [pc, #12]	; (8000ac0 <uart_print+0x28>)
 8000ab2:	f004 f992 	bl	8004dda <HAL_UART_Transmit>
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	200001c4 	.word	0x200001c4

08000ac4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ac6:	b0b9      	sub	sp, #228	; 0xe4
 8000ac8:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aca:	f001 f898 	bl	8001bfe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ace:	f000 f9b1 	bl	8000e34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  	MX_GPIO_Init();
 8000ad2:	f000 fb7b 	bl	80011cc <MX_GPIO_Init>
    MX_DFSDM1_Init();
 8000ad6:	f000 fa0f 	bl	8000ef8 <MX_DFSDM1_Init>
    MX_I2C2_Init();
 8000ada:	f000 fa45 	bl	8000f68 <MX_I2C2_Init>
    MX_QUADSPI_Init();
 8000ade:	f000 fa83 	bl	8000fe8 <MX_QUADSPI_Init>
    MX_SPI3_Init();
 8000ae2:	f000 faa7 	bl	8001034 <MX_SPI3_Init>
    MX_USART1_UART_Init();
 8000ae6:	f000 fae3 	bl	80010b0 <MX_USART1_UART_Init>
    MX_USART3_UART_Init();
 8000aea:	f000 fb11 	bl	8001110 <MX_USART3_UART_Init>
    MX_USB_OTG_FS_PCD_Init();
 8000aee:	f000 fb3f 	bl	8001170 <MX_USB_OTG_FS_PCD_Init>

    /* Buffers / variables globales para loop */
    char uart_buf[128];

    /* HTS221 variables */
    HAL_StatusTypeDef st_init = HAL_OK, st_cal = HAL_OK, st_h = HAL_OK, st_t = HAL_OK;
 8000af2:	2300      	movs	r3, #0
 8000af4:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
 8000af8:	2300      	movs	r3, #0
 8000afa:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
 8000afe:	2300      	movs	r3, #0
 8000b00:	f887 30ad 	strb.w	r3, [r7, #173]	; 0xad
 8000b04:	2300      	movs	r3, #0
 8000b06:	f887 30ac 	strb.w	r3, [r7, #172]	; 0xac
    uint8_t whoami = 0;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	76fb      	strb	r3, [r7, #27]
    int16_t hts_raw_t = 0;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	833b      	strh	r3, [r7, #24]
    int16_t hts_raw_h = 0;
 8000b12:	2300      	movs	r3, #0
 8000b14:	82fb      	strh	r3, [r7, #22]
    float hts_temp = 0.0f;
 8000b16:	f04f 0300 	mov.w	r3, #0
 8000b1a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    float hts_hum = 0.0f;
 8000b1e:	f04f 0300 	mov.w	r3, #0
 8000b22:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

    /* LPS22HB variables */
    uint8_t lps_id = 0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	757b      	strb	r3, [r7, #21]
    int32_t lps_raw_p = 0;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	613b      	str	r3, [r7, #16]
    int16_t lps_raw_t = 0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	81fb      	strh	r3, [r7, #14]
    float lps_pres_hpa = 0.0f;
 8000b32:	f04f 0300 	mov.w	r3, #0
 8000b36:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    float lps_temp_c = 0.0f;
 8000b3a:	f04f 0300 	mov.w	r3, #0
 8000b3e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

    /* Inits / checks */
    HTS221_ReadWhoAmI(&whoami);
 8000b42:	f107 031b 	add.w	r3, r7, #27
 8000b46:	4618      	mov	r0, r3
 8000b48:	f7ff fd18 	bl	800057c <HTS221_ReadWhoAmI>
    snprintf(uart_buf, sizeof(uart_buf), "HTS221 WHO_AM_I = 0x%02X\r\n", whoami);
 8000b4c:	7efb      	ldrb	r3, [r7, #27]
 8000b4e:	f107 001c 	add.w	r0, r7, #28
 8000b52:	4aab      	ldr	r2, [pc, #684]	; (8000e00 <main+0x33c>)
 8000b54:	2180      	movs	r1, #128	; 0x80
 8000b56:	f005 f94b 	bl	8005df0 <sniprintf>
    uart_print(uart_buf);
 8000b5a:	f107 031c 	add.w	r3, r7, #28
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f7ff ff9a 	bl	8000a98 <uart_print>

    st_init = HTS221_Init();
 8000b64:	f7ff fd18 	bl	8000598 <HTS221_Init>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
    snprintf(uart_buf, sizeof(uart_buf), "HTS221 init status = %d\r\n", (int)st_init);
 8000b6e:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8000b72:	f107 001c 	add.w	r0, r7, #28
 8000b76:	4aa3      	ldr	r2, [pc, #652]	; (8000e04 <main+0x340>)
 8000b78:	2180      	movs	r1, #128	; 0x80
 8000b7a:	f005 f939 	bl	8005df0 <sniprintf>
    uart_print(uart_buf);
 8000b7e:	f107 031c 	add.w	r3, r7, #28
 8000b82:	4618      	mov	r0, r3
 8000b84:	f7ff ff88 	bl	8000a98 <uart_print>

    HAL_Delay(100);
 8000b88:	2064      	movs	r0, #100	; 0x64
 8000b8a:	f001 f8ad 	bl	8001ce8 <HAL_Delay>
    st_cal = HTS221_ReadCalibration();
 8000b8e:	f7ff fd29 	bl	80005e4 <HTS221_ReadCalibration>
 8000b92:	4603      	mov	r3, r0
 8000b94:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
    snprintf(uart_buf, sizeof(uart_buf), "HTS221 read calib status = %d\r\n", (int)st_cal);
 8000b98:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8000b9c:	f107 001c 	add.w	r0, r7, #28
 8000ba0:	4a99      	ldr	r2, [pc, #612]	; (8000e08 <main+0x344>)
 8000ba2:	2180      	movs	r1, #128	; 0x80
 8000ba4:	f005 f924 	bl	8005df0 <sniprintf>
    uart_print(uart_buf);
 8000ba8:	f107 031c 	add.w	r3, r7, #28
 8000bac:	4618      	mov	r0, r3
 8000bae:	f7ff ff73 	bl	8000a98 <uart_print>

    /* LPS22HB check + init */
    if (LPS22HB_ReadID(&lps_id) == HAL_OK) {
 8000bb2:	f107 0315 	add.w	r3, r7, #21
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f7ff fec6 	bl	8000948 <LPS22HB_ReadID>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d10c      	bne.n	8000bdc <main+0x118>
        snprintf(uart_buf, sizeof(uart_buf), "LPS22HB ID = 0x%02X\r\n", lps_id);
 8000bc2:	7d7b      	ldrb	r3, [r7, #21]
 8000bc4:	f107 001c 	add.w	r0, r7, #28
 8000bc8:	4a90      	ldr	r2, [pc, #576]	; (8000e0c <main+0x348>)
 8000bca:	2180      	movs	r1, #128	; 0x80
 8000bcc:	f005 f910 	bl	8005df0 <sniprintf>
        uart_print(uart_buf);
 8000bd0:	f107 031c 	add.w	r3, r7, #28
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff ff5f 	bl	8000a98 <uart_print>
 8000bda:	e002      	b.n	8000be2 <main+0x11e>
    } else {
        uart_print("LPS22HB ID read failed\r\n");
 8000bdc:	488c      	ldr	r0, [pc, #560]	; (8000e10 <main+0x34c>)
 8000bde:	f7ff ff5b 	bl	8000a98 <uart_print>
    }

    HAL_Delay(10);
 8000be2:	200a      	movs	r0, #10
 8000be4:	f001 f880 	bl	8001ce8 <HAL_Delay>
    if (LPS22HB_Init() == HAL_OK) {
 8000be8:	f7ff febc 	bl	8000964 <LPS22HB_Init>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d103      	bne.n	8000bfa <main+0x136>
        uart_print("LPS22HB init OK\r\n");
 8000bf2:	4888      	ldr	r0, [pc, #544]	; (8000e14 <main+0x350>)
 8000bf4:	f7ff ff50 	bl	8000a98 <uart_print>
 8000bf8:	e002      	b.n	8000c00 <main+0x13c>
    } else {
        uart_print("LPS22HB init FAILED\r\n");
 8000bfa:	4887      	ldr	r0, [pc, #540]	; (8000e18 <main+0x354>)
 8000bfc:	f7ff ff4c 	bl	8000a98 <uart_print>
    }

    HAL_Delay(100);
 8000c00:	2064      	movs	r0, #100	; 0x64
 8000c02:	f001 f871 	bl	8001ce8 <HAL_Delay>
    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1)
    {
        /* --- HTS221 readings --- */
        st_h = HTS221_ReadRawHumidity(&hts_raw_h);
 8000c06:	f107 0316 	add.w	r3, r7, #22
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f7ff fd94 	bl	8000738 <HTS221_ReadRawHumidity>
 8000c10:	4603      	mov	r3, r0
 8000c12:	f887 30ad 	strb.w	r3, [r7, #173]	; 0xad
        st_t = HTS221_ReadRawTemperature(&hts_raw_t);
 8000c16:	f107 0318 	add.w	r3, r7, #24
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f7ff fdac 	bl	8000778 <HTS221_ReadRawTemperature>
 8000c20:	4603      	mov	r3, r0
 8000c22:	f887 30ac 	strb.w	r3, [r7, #172]	; 0xac

        if (st_h == HAL_OK && st_t == HAL_OK) {
 8000c26:	f897 30ad 	ldrb.w	r3, [r7, #173]	; 0xad
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d112      	bne.n	8000c54 <main+0x190>
 8000c2e:	f897 30ac 	ldrb.w	r3, [r7, #172]	; 0xac
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d10e      	bne.n	8000c54 <main+0x190>
            hts_hum  = HTS221_ComputeHumidity(hts_raw_h);
 8000c36:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff fdbc 	bl	80007b8 <HTS221_ComputeHumidity>
 8000c40:	ed87 0a2e 	vstr	s0, [r7, #184]	; 0xb8
            hts_temp = HTS221_ComputeTemperature(hts_raw_t);
 8000c44:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f7ff fdeb 	bl	8000824 <HTS221_ComputeTemperature>
 8000c4e:	ed87 0a2f 	vstr	s0, [r7, #188]	; 0xbc
 8000c52:	e010      	b.n	8000c76 <main+0x1b2>
        } else {
            /* indicate read error but continue */
            snprintf(uart_buf, sizeof(uart_buf),
 8000c54:	f897 20ad 	ldrb.w	r2, [r7, #173]	; 0xad
 8000c58:	f897 30ac 	ldrb.w	r3, [r7, #172]	; 0xac
 8000c5c:	f107 001c 	add.w	r0, r7, #28
 8000c60:	9300      	str	r3, [sp, #0]
 8000c62:	4613      	mov	r3, r2
 8000c64:	4a6d      	ldr	r2, [pc, #436]	; (8000e1c <main+0x358>)
 8000c66:	2180      	movs	r1, #128	; 0x80
 8000c68:	f005 f8c2 	bl	8005df0 <sniprintf>
                     "HTS221 read error st_h=%d st_t=%d\r\n", (int)st_h, (int)st_t);
            uart_print(uart_buf);
 8000c6c:	f107 031c 	add.w	r3, r7, #28
 8000c70:	4618      	mov	r0, r3
 8000c72:	f7ff ff11 	bl	8000a98 <uart_print>
        }

        /* --- LPS22HB readings --- */
        if (LPS22HB_ReadRawPressure(&lps_raw_p) == HAL_OK) {
 8000c76:	f107 0310 	add.w	r3, r7, #16
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff fe8c 	bl	8000998 <LPS22HB_ReadRawPressure>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d106      	bne.n	8000c94 <main+0x1d0>
            lps_pres_hpa = LPS22HB_Pressure_hPa_from_raw(lps_raw_p);
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff fed3 	bl	8000a34 <LPS22HB_Pressure_hPa_from_raw>
 8000c8e:	ed87 0a2d 	vstr	s0, [r7, #180]	; 0xb4
 8000c92:	e002      	b.n	8000c9a <main+0x1d6>
        } else {
            /* keep previous or mark invalid */
            uart_print("LPS22HB read pressure failed\r\n");
 8000c94:	4862      	ldr	r0, [pc, #392]	; (8000e20 <main+0x35c>)
 8000c96:	f7ff feff 	bl	8000a98 <uart_print>
        }

        if (LPS22HB_ReadRawTemperature(&lps_raw_t) == HAL_OK) {
 8000c9a:	f107 030e 	add.w	r3, r7, #14
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff fea6 	bl	80009f0 <LPS22HB_ReadRawTemperature>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d107      	bne.n	8000cba <main+0x1f6>
            lps_temp_c = LPS22HB_Temp_degC_from_raw(lps_raw_t);
 8000caa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff fed8 	bl	8000a64 <LPS22HB_Temp_degC_from_raw>
 8000cb4:	ed87 0a2c 	vstr	s0, [r7, #176]	; 0xb0
 8000cb8:	e002      	b.n	8000cc0 <main+0x1fc>
        } else {
            uart_print("LPS22HB read temp failed\r\n");
 8000cba:	485a      	ldr	r0, [pc, #360]	; (8000e24 <main+0x360>)
 8000cbc:	f7ff feec 	bl	8000a98 <uart_print>
        }

        /* --- Format and print all sensors in one line (no %f) --- */
        int hts_t_i = (int)(hts_temp * 100);
 8000cc0:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8000cc4:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8000e28 <main+0x364>
 8000cc8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ccc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000cd0:	ee17 3a90 	vmov	r3, s15
 8000cd4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        int hts_h_i = (int)(hts_hum * 100);
 8000cd8:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8000cdc:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8000e28 <main+0x364>
 8000ce0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ce4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ce8:	ee17 3a90 	vmov	r3, s15
 8000cec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        int lps_t_i = (int)(lps_temp_c * 100);
 8000cf0:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8000cf4:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8000e28 <main+0x364>
 8000cf8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cfc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d00:	ee17 3a90 	vmov	r3, s15
 8000d04:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        int lps_p_i = (int)(lps_pres_hpa * 100);
 8000d08:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8000d0c:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8000e28 <main+0x364>
 8000d10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d18:	ee17 3a90 	vmov	r3, s15
 8000d1c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

        snprintf(uart_buf, sizeof(uart_buf),
 8000d20:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000d24:	4a41      	ldr	r2, [pc, #260]	; (8000e2c <main+0x368>)
 8000d26:	fb82 1203 	smull	r1, r2, r2, r3
 8000d2a:	1152      	asrs	r2, r2, #5
 8000d2c:	17db      	asrs	r3, r3, #31
 8000d2e:	eba2 0e03 	sub.w	lr, r2, r3
 8000d32:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8000d36:	4b3d      	ldr	r3, [pc, #244]	; (8000e2c <main+0x368>)
 8000d38:	fb83 1302 	smull	r1, r3, r3, r2
 8000d3c:	1159      	asrs	r1, r3, #5
 8000d3e:	17d3      	asrs	r3, r2, #31
 8000d40:	1acb      	subs	r3, r1, r3
 8000d42:	2164      	movs	r1, #100	; 0x64
 8000d44:	fb01 f303 	mul.w	r3, r1, r3
 8000d48:	1ad3      	subs	r3, r2, r3
 8000d4a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8000d4e:	4937      	ldr	r1, [pc, #220]	; (8000e2c <main+0x368>)
 8000d50:	fb81 0102 	smull	r0, r1, r1, r2
 8000d54:	1149      	asrs	r1, r1, #5
 8000d56:	17d2      	asrs	r2, r2, #31
 8000d58:	1a8d      	subs	r5, r1, r2
 8000d5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8000d5e:	4a33      	ldr	r2, [pc, #204]	; (8000e2c <main+0x368>)
 8000d60:	fb82 0201 	smull	r0, r2, r2, r1
 8000d64:	1150      	asrs	r0, r2, #5
 8000d66:	17ca      	asrs	r2, r1, #31
 8000d68:	1a82      	subs	r2, r0, r2
 8000d6a:	2064      	movs	r0, #100	; 0x64
 8000d6c:	fb00 f202 	mul.w	r2, r0, r2
 8000d70:	1a8a      	subs	r2, r1, r2
 8000d72:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8000d76:	482d      	ldr	r0, [pc, #180]	; (8000e2c <main+0x368>)
 8000d78:	fb80 4001 	smull	r4, r0, r0, r1
 8000d7c:	1140      	asrs	r0, r0, #5
 8000d7e:	17c9      	asrs	r1, r1, #31
 8000d80:	1a46      	subs	r6, r0, r1
 8000d82:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8000d86:	4929      	ldr	r1, [pc, #164]	; (8000e2c <main+0x368>)
 8000d88:	fb81 4100 	smull	r4, r1, r1, r0
 8000d8c:	114c      	asrs	r4, r1, #5
 8000d8e:	17c1      	asrs	r1, r0, #31
 8000d90:	1a61      	subs	r1, r4, r1
 8000d92:	2464      	movs	r4, #100	; 0x64
 8000d94:	fb04 f101 	mul.w	r1, r4, r1
 8000d98:	1a41      	subs	r1, r0, r1
 8000d9a:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8000d9e:	4c23      	ldr	r4, [pc, #140]	; (8000e2c <main+0x368>)
 8000da0:	fb84 c400 	smull	ip, r4, r4, r0
 8000da4:	1164      	asrs	r4, r4, #5
 8000da6:	17c0      	asrs	r0, r0, #31
 8000da8:	1a20      	subs	r0, r4, r0
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 8000db0:	481e      	ldr	r0, [pc, #120]	; (8000e2c <main+0x368>)
 8000db2:	fb80 c004 	smull	ip, r0, r0, r4
 8000db6:	ea4f 1c60 	mov.w	ip, r0, asr #5
 8000dba:	17e0      	asrs	r0, r4, #31
 8000dbc:	ebac 0000 	sub.w	r0, ip, r0
 8000dc0:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8000dc4:	fb0c f000 	mul.w	r0, ip, r0
 8000dc8:	1a20      	subs	r0, r4, r0
 8000dca:	f107 041c 	add.w	r4, r7, #28
 8000dce:	9006      	str	r0, [sp, #24]
 8000dd0:	6878      	ldr	r0, [r7, #4]
 8000dd2:	9005      	str	r0, [sp, #20]
 8000dd4:	9104      	str	r1, [sp, #16]
 8000dd6:	9603      	str	r6, [sp, #12]
 8000dd8:	9202      	str	r2, [sp, #8]
 8000dda:	9501      	str	r5, [sp, #4]
 8000ddc:	9300      	str	r3, [sp, #0]
 8000dde:	4673      	mov	r3, lr
 8000de0:	4a13      	ldr	r2, [pc, #76]	; (8000e30 <main+0x36c>)
 8000de2:	2180      	movs	r1, #128	; 0x80
 8000de4:	4620      	mov	r0, r4
 8000de6:	f005 f803 	bl	8005df0 <sniprintf>
                 hts_t_i/100, hts_t_i%100,
                 hts_h_i/100, hts_h_i%100,
                 lps_p_i/100, lps_p_i%100,
                 lps_t_i/100, lps_t_i%100);

        uart_print(uart_buf);
 8000dea:	f107 031c 	add.w	r3, r7, #28
 8000dee:	4618      	mov	r0, r3
 8000df0:	f7ff fe52 	bl	8000a98 <uart_print>

        HAL_Delay(500);
 8000df4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000df8:	f000 ff76 	bl	8001ce8 <HAL_Delay>
    {
 8000dfc:	e703      	b.n	8000c06 <main+0x142>
 8000dfe:	bf00      	nop
 8000e00:	08006778 	.word	0x08006778
 8000e04:	08006794 	.word	0x08006794
 8000e08:	080067b0 	.word	0x080067b0
 8000e0c:	080067d0 	.word	0x080067d0
 8000e10:	080067e8 	.word	0x080067e8
 8000e14:	08006804 	.word	0x08006804
 8000e18:	08006818 	.word	0x08006818
 8000e1c:	08006830 	.word	0x08006830
 8000e20:	08006854 	.word	0x08006854
 8000e24:	08006874 	.word	0x08006874
 8000e28:	42c80000 	.word	0x42c80000
 8000e2c:	51eb851f 	.word	0x51eb851f
 8000e30:	08006890 	.word	0x08006890

08000e34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b096      	sub	sp, #88	; 0x58
 8000e38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e3a:	f107 0314 	add.w	r3, r7, #20
 8000e3e:	2244      	movs	r2, #68	; 0x44
 8000e40:	2100      	movs	r1, #0
 8000e42:	4618      	mov	r0, r3
 8000e44:	f005 f808 	bl	8005e58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e48:	463b      	mov	r3, r7
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	609a      	str	r2, [r3, #8]
 8000e52:	60da      	str	r2, [r3, #12]
 8000e54:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e56:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000e5a:	f002 fadf 	bl	800341c <HAL_PWREx_ControlVoltageScaling>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000e64:	f000 fb64 	bl	8001530 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000e68:	f002 faba 	bl	80033e0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000e6c:	4b21      	ldr	r3, [pc, #132]	; (8000ef4 <SystemClock_Config+0xc0>)
 8000e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000e72:	4a20      	ldr	r2, [pc, #128]	; (8000ef4 <SystemClock_Config+0xc0>)
 8000e74:	f023 0318 	bic.w	r3, r3, #24
 8000e78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000e7c:	2314      	movs	r3, #20
 8000e7e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000e80:	2301      	movs	r3, #1
 8000e82:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000e84:	2301      	movs	r3, #1
 8000e86:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000e8c:	2360      	movs	r3, #96	; 0x60
 8000e8e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e90:	2302      	movs	r3, #2
 8000e92:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000e94:	2301      	movs	r3, #1
 8000e96:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000e9c:	2328      	movs	r3, #40	; 0x28
 8000e9e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000ea0:	2307      	movs	r3, #7
 8000ea2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eac:	f107 0314 	add.w	r3, r7, #20
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f002 fbd5 	bl	8003660 <HAL_RCC_OscConfig>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000ebc:	f000 fb38 	bl	8001530 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ec0:	230f      	movs	r3, #15
 8000ec2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ed4:	463b      	mov	r3, r7
 8000ed6:	2104      	movs	r1, #4
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f002 ff9d 	bl	8003e18 <HAL_RCC_ClockConfig>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000ee4:	f000 fb24 	bl	8001530 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000ee8:	f003 fca4 	bl	8004834 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000eec:	bf00      	nop
 8000eee:	3758      	adds	r7, #88	; 0x58
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	40021000 	.word	0x40021000

08000ef8 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000efc:	4b18      	ldr	r3, [pc, #96]	; (8000f60 <MX_DFSDM1_Init+0x68>)
 8000efe:	4a19      	ldr	r2, [pc, #100]	; (8000f64 <MX_DFSDM1_Init+0x6c>)
 8000f00:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000f02:	4b17      	ldr	r3, [pc, #92]	; (8000f60 <MX_DFSDM1_Init+0x68>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000f08:	4b15      	ldr	r3, [pc, #84]	; (8000f60 <MX_DFSDM1_Init+0x68>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000f0e:	4b14      	ldr	r3, [pc, #80]	; (8000f60 <MX_DFSDM1_Init+0x68>)
 8000f10:	2202      	movs	r2, #2
 8000f12:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000f14:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <MX_DFSDM1_Init+0x68>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000f1a:	4b11      	ldr	r3, [pc, #68]	; (8000f60 <MX_DFSDM1_Init+0x68>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000f20:	4b0f      	ldr	r3, [pc, #60]	; (8000f60 <MX_DFSDM1_Init+0x68>)
 8000f22:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f26:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000f28:	4b0d      	ldr	r3, [pc, #52]	; (8000f60 <MX_DFSDM1_Init+0x68>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000f2e:	4b0c      	ldr	r3, [pc, #48]	; (8000f60 <MX_DFSDM1_Init+0x68>)
 8000f30:	2204      	movs	r2, #4
 8000f32:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000f34:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <MX_DFSDM1_Init+0x68>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000f3a:	4b09      	ldr	r3, [pc, #36]	; (8000f60 <MX_DFSDM1_Init+0x68>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000f40:	4b07      	ldr	r3, [pc, #28]	; (8000f60 <MX_DFSDM1_Init+0x68>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000f46:	4b06      	ldr	r3, [pc, #24]	; (8000f60 <MX_DFSDM1_Init+0x68>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000f4c:	4804      	ldr	r0, [pc, #16]	; (8000f60 <MX_DFSDM1_Init+0x68>)
 8000f4e:	f001 f801 	bl	8001f54 <HAL_DFSDM_ChannelInit>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8000f58:	f000 faea 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000f5c:	bf00      	nop
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20000090 	.word	0x20000090
 8000f64:	40016020 	.word	0x40016020

08000f68 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000f6c:	4b1b      	ldr	r3, [pc, #108]	; (8000fdc <MX_I2C2_Init+0x74>)
 8000f6e:	4a1c      	ldr	r2, [pc, #112]	; (8000fe0 <MX_I2C2_Init+0x78>)
 8000f70:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8000f72:	4b1a      	ldr	r3, [pc, #104]	; (8000fdc <MX_I2C2_Init+0x74>)
 8000f74:	4a1b      	ldr	r2, [pc, #108]	; (8000fe4 <MX_I2C2_Init+0x7c>)
 8000f76:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000f78:	4b18      	ldr	r3, [pc, #96]	; (8000fdc <MX_I2C2_Init+0x74>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f7e:	4b17      	ldr	r3, [pc, #92]	; (8000fdc <MX_I2C2_Init+0x74>)
 8000f80:	2201      	movs	r2, #1
 8000f82:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f84:	4b15      	ldr	r3, [pc, #84]	; (8000fdc <MX_I2C2_Init+0x74>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000f8a:	4b14      	ldr	r3, [pc, #80]	; (8000fdc <MX_I2C2_Init+0x74>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f90:	4b12      	ldr	r3, [pc, #72]	; (8000fdc <MX_I2C2_Init+0x74>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f96:	4b11      	ldr	r3, [pc, #68]	; (8000fdc <MX_I2C2_Init+0x74>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f9c:	4b0f      	ldr	r3, [pc, #60]	; (8000fdc <MX_I2C2_Init+0x74>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000fa2:	480e      	ldr	r0, [pc, #56]	; (8000fdc <MX_I2C2_Init+0x74>)
 8000fa4:	f001 fac7 	bl	8002536 <HAL_I2C_Init>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000fae:	f000 fabf 	bl	8001530 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	4809      	ldr	r0, [pc, #36]	; (8000fdc <MX_I2C2_Init+0x74>)
 8000fb6:	f002 f849 	bl	800304c <HAL_I2CEx_ConfigAnalogFilter>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000fc0:	f000 fab6 	bl	8001530 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	4805      	ldr	r0, [pc, #20]	; (8000fdc <MX_I2C2_Init+0x74>)
 8000fc8:	f002 f88b 	bl	80030e2 <HAL_I2CEx_ConfigDigitalFilter>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000fd2:	f000 faad 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000fd6:	bf00      	nop
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	200000c8 	.word	0x200000c8
 8000fe0:	40005800 	.word	0x40005800
 8000fe4:	10909cec 	.word	0x10909cec

08000fe8 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000fec:	4b0f      	ldr	r3, [pc, #60]	; (800102c <MX_QUADSPI_Init+0x44>)
 8000fee:	4a10      	ldr	r2, [pc, #64]	; (8001030 <MX_QUADSPI_Init+0x48>)
 8000ff0:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000ff2:	4b0e      	ldr	r3, [pc, #56]	; (800102c <MX_QUADSPI_Init+0x44>)
 8000ff4:	2202      	movs	r2, #2
 8000ff6:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000ff8:	4b0c      	ldr	r3, [pc, #48]	; (800102c <MX_QUADSPI_Init+0x44>)
 8000ffa:	2204      	movs	r2, #4
 8000ffc:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000ffe:	4b0b      	ldr	r3, [pc, #44]	; (800102c <MX_QUADSPI_Init+0x44>)
 8001000:	2210      	movs	r2, #16
 8001002:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8001004:	4b09      	ldr	r3, [pc, #36]	; (800102c <MX_QUADSPI_Init+0x44>)
 8001006:	2217      	movs	r2, #23
 8001008:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800100a:	4b08      	ldr	r3, [pc, #32]	; (800102c <MX_QUADSPI_Init+0x44>)
 800100c:	2200      	movs	r2, #0
 800100e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001010:	4b06      	ldr	r3, [pc, #24]	; (800102c <MX_QUADSPI_Init+0x44>)
 8001012:	2200      	movs	r2, #0
 8001014:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001016:	4805      	ldr	r0, [pc, #20]	; (800102c <MX_QUADSPI_Init+0x44>)
 8001018:	f002 fa66 	bl	80034e8 <HAL_QSPI_Init>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001022:	f000 fa85 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	2000011c 	.word	0x2000011c
 8001030:	a0001000 	.word	0xa0001000

08001034 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001038:	4b1b      	ldr	r3, [pc, #108]	; (80010a8 <MX_SPI3_Init+0x74>)
 800103a:	4a1c      	ldr	r2, [pc, #112]	; (80010ac <MX_SPI3_Init+0x78>)
 800103c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800103e:	4b1a      	ldr	r3, [pc, #104]	; (80010a8 <MX_SPI3_Init+0x74>)
 8001040:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001044:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001046:	4b18      	ldr	r3, [pc, #96]	; (80010a8 <MX_SPI3_Init+0x74>)
 8001048:	2200      	movs	r2, #0
 800104a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 800104c:	4b16      	ldr	r3, [pc, #88]	; (80010a8 <MX_SPI3_Init+0x74>)
 800104e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001052:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001054:	4b14      	ldr	r3, [pc, #80]	; (80010a8 <MX_SPI3_Init+0x74>)
 8001056:	2200      	movs	r2, #0
 8001058:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800105a:	4b13      	ldr	r3, [pc, #76]	; (80010a8 <MX_SPI3_Init+0x74>)
 800105c:	2200      	movs	r2, #0
 800105e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001060:	4b11      	ldr	r3, [pc, #68]	; (80010a8 <MX_SPI3_Init+0x74>)
 8001062:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001066:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001068:	4b0f      	ldr	r3, [pc, #60]	; (80010a8 <MX_SPI3_Init+0x74>)
 800106a:	2200      	movs	r2, #0
 800106c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800106e:	4b0e      	ldr	r3, [pc, #56]	; (80010a8 <MX_SPI3_Init+0x74>)
 8001070:	2200      	movs	r2, #0
 8001072:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001074:	4b0c      	ldr	r3, [pc, #48]	; (80010a8 <MX_SPI3_Init+0x74>)
 8001076:	2200      	movs	r2, #0
 8001078:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800107a:	4b0b      	ldr	r3, [pc, #44]	; (80010a8 <MX_SPI3_Init+0x74>)
 800107c:	2200      	movs	r2, #0
 800107e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001080:	4b09      	ldr	r3, [pc, #36]	; (80010a8 <MX_SPI3_Init+0x74>)
 8001082:	2207      	movs	r2, #7
 8001084:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001086:	4b08      	ldr	r3, [pc, #32]	; (80010a8 <MX_SPI3_Init+0x74>)
 8001088:	2200      	movs	r2, #0
 800108a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800108c:	4b06      	ldr	r3, [pc, #24]	; (80010a8 <MX_SPI3_Init+0x74>)
 800108e:	2208      	movs	r2, #8
 8001090:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001092:	4805      	ldr	r0, [pc, #20]	; (80010a8 <MX_SPI3_Init+0x74>)
 8001094:	f003 fdb0 	bl	8004bf8 <HAL_SPI_Init>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800109e:	f000 fa47 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80010a2:	bf00      	nop
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000160 	.word	0x20000160
 80010ac:	40003c00 	.word	0x40003c00

080010b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010b4:	4b14      	ldr	r3, [pc, #80]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010b6:	4a15      	ldr	r2, [pc, #84]	; (800110c <MX_USART1_UART_Init+0x5c>)
 80010b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010ba:	4b13      	ldr	r3, [pc, #76]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010c2:	4b11      	ldr	r3, [pc, #68]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010c8:	4b0f      	ldr	r3, [pc, #60]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010ce:	4b0e      	ldr	r3, [pc, #56]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010d4:	4b0c      	ldr	r3, [pc, #48]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010d6:	220c      	movs	r2, #12
 80010d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010da:	4b0b      	ldr	r3, [pc, #44]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010dc:	2200      	movs	r2, #0
 80010de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010e0:	4b09      	ldr	r3, [pc, #36]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010e6:	4b08      	ldr	r3, [pc, #32]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010ec:	4b06      	ldr	r3, [pc, #24]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010f2:	4805      	ldr	r0, [pc, #20]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010f4:	f003 fe23 	bl	8004d3e <HAL_UART_Init>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80010fe:	f000 fa17 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	200001c4 	.word	0x200001c4
 800110c:	40013800 	.word	0x40013800

08001110 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001114:	4b14      	ldr	r3, [pc, #80]	; (8001168 <MX_USART3_UART_Init+0x58>)
 8001116:	4a15      	ldr	r2, [pc, #84]	; (800116c <MX_USART3_UART_Init+0x5c>)
 8001118:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800111a:	4b13      	ldr	r3, [pc, #76]	; (8001168 <MX_USART3_UART_Init+0x58>)
 800111c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001120:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001122:	4b11      	ldr	r3, [pc, #68]	; (8001168 <MX_USART3_UART_Init+0x58>)
 8001124:	2200      	movs	r2, #0
 8001126:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001128:	4b0f      	ldr	r3, [pc, #60]	; (8001168 <MX_USART3_UART_Init+0x58>)
 800112a:	2200      	movs	r2, #0
 800112c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800112e:	4b0e      	ldr	r3, [pc, #56]	; (8001168 <MX_USART3_UART_Init+0x58>)
 8001130:	2200      	movs	r2, #0
 8001132:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001134:	4b0c      	ldr	r3, [pc, #48]	; (8001168 <MX_USART3_UART_Init+0x58>)
 8001136:	220c      	movs	r2, #12
 8001138:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800113a:	4b0b      	ldr	r3, [pc, #44]	; (8001168 <MX_USART3_UART_Init+0x58>)
 800113c:	2200      	movs	r2, #0
 800113e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001140:	4b09      	ldr	r3, [pc, #36]	; (8001168 <MX_USART3_UART_Init+0x58>)
 8001142:	2200      	movs	r2, #0
 8001144:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001146:	4b08      	ldr	r3, [pc, #32]	; (8001168 <MX_USART3_UART_Init+0x58>)
 8001148:	2200      	movs	r2, #0
 800114a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800114c:	4b06      	ldr	r3, [pc, #24]	; (8001168 <MX_USART3_UART_Init+0x58>)
 800114e:	2200      	movs	r2, #0
 8001150:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001152:	4805      	ldr	r0, [pc, #20]	; (8001168 <MX_USART3_UART_Init+0x58>)
 8001154:	f003 fdf3 	bl	8004d3e <HAL_UART_Init>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800115e:	f000 f9e7 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	2000024c 	.word	0x2000024c
 800116c:	40004800 	.word	0x40004800

08001170 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001174:	4b14      	ldr	r3, [pc, #80]	; (80011c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001176:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800117a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800117c:	4b12      	ldr	r3, [pc, #72]	; (80011c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800117e:	2206      	movs	r2, #6
 8001180:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001182:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001184:	2202      	movs	r2, #2
 8001186:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001188:	4b0f      	ldr	r3, [pc, #60]	; (80011c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800118a:	2202      	movs	r2, #2
 800118c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800118e:	4b0e      	ldr	r3, [pc, #56]	; (80011c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001190:	2200      	movs	r2, #0
 8001192:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001194:	4b0c      	ldr	r3, [pc, #48]	; (80011c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001196:	2200      	movs	r2, #0
 8001198:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800119a:	4b0b      	ldr	r3, [pc, #44]	; (80011c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800119c:	2200      	movs	r2, #0
 800119e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80011a0:	4b09      	ldr	r3, [pc, #36]	; (80011c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80011a6:	4b08      	ldr	r3, [pc, #32]	; (80011c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80011b2:	4805      	ldr	r0, [pc, #20]	; (80011c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011b4:	f001 ffe1 	bl	800317a <HAL_PCD_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80011be:	f000 f9b7 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	200002d4 	.word	0x200002d4

080011cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08a      	sub	sp, #40	; 0x28
 80011d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	60da      	str	r2, [r3, #12]
 80011e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011e2:	4bbd      	ldr	r3, [pc, #756]	; (80014d8 <MX_GPIO_Init+0x30c>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e6:	4abc      	ldr	r2, [pc, #752]	; (80014d8 <MX_GPIO_Init+0x30c>)
 80011e8:	f043 0310 	orr.w	r3, r3, #16
 80011ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ee:	4bba      	ldr	r3, [pc, #744]	; (80014d8 <MX_GPIO_Init+0x30c>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f2:	f003 0310 	and.w	r3, r3, #16
 80011f6:	613b      	str	r3, [r7, #16]
 80011f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011fa:	4bb7      	ldr	r3, [pc, #732]	; (80014d8 <MX_GPIO_Init+0x30c>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011fe:	4ab6      	ldr	r2, [pc, #728]	; (80014d8 <MX_GPIO_Init+0x30c>)
 8001200:	f043 0304 	orr.w	r3, r3, #4
 8001204:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001206:	4bb4      	ldr	r3, [pc, #720]	; (80014d8 <MX_GPIO_Init+0x30c>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120a:	f003 0304 	and.w	r3, r3, #4
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001212:	4bb1      	ldr	r3, [pc, #708]	; (80014d8 <MX_GPIO_Init+0x30c>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001216:	4ab0      	ldr	r2, [pc, #704]	; (80014d8 <MX_GPIO_Init+0x30c>)
 8001218:	f043 0301 	orr.w	r3, r3, #1
 800121c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800121e:	4bae      	ldr	r3, [pc, #696]	; (80014d8 <MX_GPIO_Init+0x30c>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	60bb      	str	r3, [r7, #8]
 8001228:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800122a:	4bab      	ldr	r3, [pc, #684]	; (80014d8 <MX_GPIO_Init+0x30c>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800122e:	4aaa      	ldr	r2, [pc, #680]	; (80014d8 <MX_GPIO_Init+0x30c>)
 8001230:	f043 0302 	orr.w	r3, r3, #2
 8001234:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001236:	4ba8      	ldr	r3, [pc, #672]	; (80014d8 <MX_GPIO_Init+0x30c>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001242:	4ba5      	ldr	r3, [pc, #660]	; (80014d8 <MX_GPIO_Init+0x30c>)
 8001244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001246:	4aa4      	ldr	r2, [pc, #656]	; (80014d8 <MX_GPIO_Init+0x30c>)
 8001248:	f043 0308 	orr.w	r3, r3, #8
 800124c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800124e:	4ba2      	ldr	r3, [pc, #648]	; (80014d8 <MX_GPIO_Init+0x30c>)
 8001250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001252:	f003 0308 	and.w	r3, r3, #8
 8001256:	603b      	str	r3, [r7, #0]
 8001258:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 800125a:	2200      	movs	r2, #0
 800125c:	f44f 718a 	mov.w	r1, #276	; 0x114
 8001260:	489e      	ldr	r0, [pc, #632]	; (80014dc <MX_GPIO_Init+0x310>)
 8001262:	f001 f92d 	bl	80024c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8001266:	2200      	movs	r2, #0
 8001268:	f248 1104 	movw	r1, #33028	; 0x8104
 800126c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001270:	f001 f926 	bl	80024c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001274:	2200      	movs	r2, #0
 8001276:	f24f 0114 	movw	r1, #61460	; 0xf014
 800127a:	4899      	ldr	r0, [pc, #612]	; (80014e0 <MX_GPIO_Init+0x314>)
 800127c:	f001 f920 	bl	80024c0 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8001280:	2200      	movs	r2, #0
 8001282:	f241 0181 	movw	r1, #4225	; 0x1081
 8001286:	4897      	ldr	r0, [pc, #604]	; (80014e4 <MX_GPIO_Init+0x318>)
 8001288:	f001 f91a 	bl	80024c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 800128c:	2201      	movs	r2, #1
 800128e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001292:	4894      	ldr	r0, [pc, #592]	; (80014e4 <MX_GPIO_Init+0x318>)
 8001294:	f001 f914 	bl	80024c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001298:	2200      	movs	r2, #0
 800129a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800129e:	4892      	ldr	r0, [pc, #584]	; (80014e8 <MX_GPIO_Init+0x31c>)
 80012a0:	f001 f90e 	bl	80024c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 80012a4:	2201      	movs	r2, #1
 80012a6:	2120      	movs	r1, #32
 80012a8:	488d      	ldr	r0, [pc, #564]	; (80014e0 <MX_GPIO_Init+0x314>)
 80012aa:	f001 f909 	bl	80024c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 80012ae:	2201      	movs	r2, #1
 80012b0:	2101      	movs	r1, #1
 80012b2:	488a      	ldr	r0, [pc, #552]	; (80014dc <MX_GPIO_Init+0x310>)
 80012b4:	f001 f904 	bl	80024c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 80012b8:	f240 1315 	movw	r3, #277	; 0x115
 80012bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012be:	2301      	movs	r3, #1
 80012c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c2:	2300      	movs	r3, #0
 80012c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c6:	2300      	movs	r3, #0
 80012c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012ca:	f107 0314 	add.w	r3, r7, #20
 80012ce:	4619      	mov	r1, r3
 80012d0:	4882      	ldr	r0, [pc, #520]	; (80014dc <MX_GPIO_Init+0x310>)
 80012d2:	f000 ff4b 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 80012d6:	236a      	movs	r3, #106	; 0x6a
 80012d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012da:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e0:	2300      	movs	r3, #0
 80012e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012e4:	f107 0314 	add.w	r3, r7, #20
 80012e8:	4619      	mov	r1, r3
 80012ea:	487c      	ldr	r0, [pc, #496]	; (80014dc <MX_GPIO_Init+0x310>)
 80012ec:	f000 ff3e 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 80012f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012f6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80012fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	4619      	mov	r1, r3
 8001306:	4878      	ldr	r0, [pc, #480]	; (80014e8 <MX_GPIO_Init+0x31c>)
 8001308:	f000 ff30 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 800130c:	233f      	movs	r3, #63	; 0x3f
 800130e:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001310:	230b      	movs	r3, #11
 8001312:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001318:	f107 0314 	add.w	r3, r7, #20
 800131c:	4619      	mov	r1, r3
 800131e:	4872      	ldr	r0, [pc, #456]	; (80014e8 <MX_GPIO_Init+0x31c>)
 8001320:	f000 ff24 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001324:	2303      	movs	r3, #3
 8001326:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001328:	2302      	movs	r3, #2
 800132a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132c:	2300      	movs	r3, #0
 800132e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001330:	2303      	movs	r3, #3
 8001332:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001334:	2308      	movs	r3, #8
 8001336:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001338:	f107 0314 	add.w	r3, r7, #20
 800133c:	4619      	mov	r1, r3
 800133e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001342:	f000 ff13 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8001346:	f248 1304 	movw	r3, #33028	; 0x8104
 800134a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800134c:	2301      	movs	r3, #1
 800134e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001350:	2300      	movs	r3, #0
 8001352:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001354:	2300      	movs	r3, #0
 8001356:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001358:	f107 0314 	add.w	r3, r7, #20
 800135c:	4619      	mov	r1, r3
 800135e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001362:	f000 ff03 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8001366:	2308      	movs	r3, #8
 8001368:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136a:	2302      	movs	r3, #2
 800136c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136e:	2300      	movs	r3, #0
 8001370:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001372:	2300      	movs	r3, #0
 8001374:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001376:	2301      	movs	r3, #1
 8001378:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 800137a:	f107 0314 	add.w	r3, r7, #20
 800137e:	4619      	mov	r1, r3
 8001380:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001384:	f000 fef2 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8001388:	2310      	movs	r3, #16
 800138a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800138c:	230b      	movs	r3, #11
 800138e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	4619      	mov	r1, r3
 800139a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800139e:	f000 fee5 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 80013a2:	23e0      	movs	r3, #224	; 0xe0
 80013a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a6:	2302      	movs	r3, #2
 80013a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ae:	2303      	movs	r3, #3
 80013b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80013b2:	2305      	movs	r3, #5
 80013b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b6:	f107 0314 	add.w	r3, r7, #20
 80013ba:	4619      	mov	r1, r3
 80013bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013c0:	f000 fed4 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 80013c4:	2301      	movs	r3, #1
 80013c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013c8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80013cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ce:	2300      	movs	r3, #0
 80013d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 80013d2:	f107 0314 	add.w	r3, r7, #20
 80013d6:	4619      	mov	r1, r3
 80013d8:	4841      	ldr	r0, [pc, #260]	; (80014e0 <MX_GPIO_Init+0x314>)
 80013da:	f000 fec7 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 80013de:	2302      	movs	r3, #2
 80013e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80013e2:	230b      	movs	r3, #11
 80013e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 80013ea:	f107 0314 	add.w	r3, r7, #20
 80013ee:	4619      	mov	r1, r3
 80013f0:	483b      	ldr	r0, [pc, #236]	; (80014e0 <MX_GPIO_Init+0x314>)
 80013f2:	f000 febb 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80013f6:	f24f 0334 	movw	r3, #61492	; 0xf034
 80013fa:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013fc:	2301      	movs	r3, #1
 80013fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001404:	2300      	movs	r3, #0
 8001406:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001408:	f107 0314 	add.w	r3, r7, #20
 800140c:	4619      	mov	r1, r3
 800140e:	4834      	ldr	r0, [pc, #208]	; (80014e0 <MX_GPIO_Init+0x314>)
 8001410:	f000 feac 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8001414:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8001418:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800141a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800141e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001424:	f107 0314 	add.w	r3, r7, #20
 8001428:	4619      	mov	r1, r3
 800142a:	482e      	ldr	r0, [pc, #184]	; (80014e4 <MX_GPIO_Init+0x318>)
 800142c:	f000 fe9e 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8001430:	f243 0381 	movw	r3, #12417	; 0x3081
 8001434:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001436:	2301      	movs	r3, #1
 8001438:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	2300      	movs	r3, #0
 800143c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143e:	2300      	movs	r3, #0
 8001440:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001442:	f107 0314 	add.w	r3, r7, #20
 8001446:	4619      	mov	r1, r3
 8001448:	4826      	ldr	r0, [pc, #152]	; (80014e4 <MX_GPIO_Init+0x318>)
 800144a:	f000 fe8f 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 800144e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001452:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001454:	2301      	movs	r3, #1
 8001456:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001458:	2300      	movs	r3, #0
 800145a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145c:	2300      	movs	r3, #0
 800145e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001460:	f107 0314 	add.w	r3, r7, #20
 8001464:	4619      	mov	r1, r3
 8001466:	4820      	ldr	r0, [pc, #128]	; (80014e8 <MX_GPIO_Init+0x31c>)
 8001468:	f000 fe80 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 800146c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001470:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001472:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001476:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2300      	movs	r3, #0
 800147a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800147c:	f107 0314 	add.w	r3, r7, #20
 8001480:	4619      	mov	r1, r3
 8001482:	4819      	ldr	r0, [pc, #100]	; (80014e8 <MX_GPIO_Init+0x31c>)
 8001484:	f000 fe72 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001488:	2302      	movs	r3, #2
 800148a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800148c:	2302      	movs	r3, #2
 800148e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001494:	2303      	movs	r3, #3
 8001496:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001498:	2305      	movs	r3, #5
 800149a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 800149c:	f107 0314 	add.w	r3, r7, #20
 80014a0:	4619      	mov	r1, r3
 80014a2:	4810      	ldr	r0, [pc, #64]	; (80014e4 <MX_GPIO_Init+0x318>)
 80014a4:	f000 fe62 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80014a8:	2378      	movs	r3, #120	; 0x78
 80014aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ac:	2302      	movs	r3, #2
 80014ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b4:	2303      	movs	r3, #3
 80014b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014b8:	2307      	movs	r3, #7
 80014ba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4619      	mov	r1, r3
 80014c2:	4808      	ldr	r0, [pc, #32]	; (80014e4 <MX_GPIO_Init+0x318>)
 80014c4:	f000 fe52 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80014c8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014ce:	2312      	movs	r3, #18
 80014d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	e00a      	b.n	80014ec <MX_GPIO_Init+0x320>
 80014d6:	bf00      	nop
 80014d8:	40021000 	.word	0x40021000
 80014dc:	48001000 	.word	0x48001000
 80014e0:	48000400 	.word	0x48000400
 80014e4:	48000c00 	.word	0x48000c00
 80014e8:	48000800 	.word	0x48000800
 80014ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ee:	2303      	movs	r3, #3
 80014f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014f2:	2304      	movs	r3, #4
 80014f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f6:	f107 0314 	add.w	r3, r7, #20
 80014fa:	4619      	mov	r1, r3
 80014fc:	480b      	ldr	r0, [pc, #44]	; (800152c <MX_GPIO_Init+0x360>)
 80014fe:	f000 fe35 	bl	800216c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001502:	2200      	movs	r2, #0
 8001504:	2100      	movs	r1, #0
 8001506:	2017      	movs	r0, #23
 8001508:	f000 fced 	bl	8001ee6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800150c:	2017      	movs	r0, #23
 800150e:	f000 fd06 	bl	8001f1e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001512:	2200      	movs	r2, #0
 8001514:	2100      	movs	r1, #0
 8001516:	2028      	movs	r0, #40	; 0x28
 8001518:	f000 fce5 	bl	8001ee6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800151c:	2028      	movs	r0, #40	; 0x28
 800151e:	f000 fcfe 	bl	8001f1e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001522:	bf00      	nop
 8001524:	3728      	adds	r7, #40	; 0x28
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	48000400 	.word	0x48000400

08001530 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001534:	b672      	cpsid	i
}
 8001536:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001538:	e7fe      	b.n	8001538 <Error_Handler+0x8>
	...

0800153c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001542:	4b0f      	ldr	r3, [pc, #60]	; (8001580 <HAL_MspInit+0x44>)
 8001544:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001546:	4a0e      	ldr	r2, [pc, #56]	; (8001580 <HAL_MspInit+0x44>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	6613      	str	r3, [r2, #96]	; 0x60
 800154e:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <HAL_MspInit+0x44>)
 8001550:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	607b      	str	r3, [r7, #4]
 8001558:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800155a:	4b09      	ldr	r3, [pc, #36]	; (8001580 <HAL_MspInit+0x44>)
 800155c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800155e:	4a08      	ldr	r2, [pc, #32]	; (8001580 <HAL_MspInit+0x44>)
 8001560:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001564:	6593      	str	r3, [r2, #88]	; 0x58
 8001566:	4b06      	ldr	r3, [pc, #24]	; (8001580 <HAL_MspInit+0x44>)
 8001568:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800156a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800156e:	603b      	str	r3, [r7, #0]
 8001570:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001572:	bf00      	nop
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	40021000 	.word	0x40021000

08001584 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b0ac      	sub	sp, #176	; 0xb0
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
 800159a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800159c:	f107 0314 	add.w	r3, r7, #20
 80015a0:	2288      	movs	r2, #136	; 0x88
 80015a2:	2100      	movs	r1, #0
 80015a4:	4618      	mov	r0, r3
 80015a6:	f004 fc57 	bl	8005e58 <memset>
  if(DFSDM1_Init == 0)
 80015aa:	4b25      	ldr	r3, [pc, #148]	; (8001640 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d142      	bne.n	8001638 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80015b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015b6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80015b8:	2300      	movs	r3, #0
 80015ba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015be:	f107 0314 	add.w	r3, r7, #20
 80015c2:	4618      	mov	r0, r3
 80015c4:	f002 fe4c 	bl	8004260 <HAL_RCCEx_PeriphCLKConfig>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80015ce:	f7ff ffaf 	bl	8001530 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80015d2:	4b1c      	ldr	r3, [pc, #112]	; (8001644 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80015d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015d6:	4a1b      	ldr	r2, [pc, #108]	; (8001644 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80015d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015dc:	6613      	str	r3, [r2, #96]	; 0x60
 80015de:	4b19      	ldr	r3, [pc, #100]	; (8001644 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80015e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80015e6:	613b      	str	r3, [r7, #16]
 80015e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80015ea:	4b16      	ldr	r3, [pc, #88]	; (8001644 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80015ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ee:	4a15      	ldr	r2, [pc, #84]	; (8001644 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80015f0:	f043 0310 	orr.w	r3, r3, #16
 80015f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015f6:	4b13      	ldr	r3, [pc, #76]	; (8001644 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80015f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015fa:	f003 0310 	and.w	r3, r3, #16
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001602:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001606:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800160a:	2302      	movs	r3, #2
 800160c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	2300      	movs	r3, #0
 8001612:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001616:	2300      	movs	r3, #0
 8001618:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800161c:	2306      	movs	r3, #6
 800161e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001622:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001626:	4619      	mov	r1, r3
 8001628:	4807      	ldr	r0, [pc, #28]	; (8001648 <HAL_DFSDM_ChannelMspInit+0xc4>)
 800162a:	f000 fd9f 	bl	800216c <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 800162e:	4b04      	ldr	r3, [pc, #16]	; (8001640 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	3301      	adds	r3, #1
 8001634:	4a02      	ldr	r2, [pc, #8]	; (8001640 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001636:	6013      	str	r3, [r2, #0]
  }

}
 8001638:	bf00      	nop
 800163a:	37b0      	adds	r7, #176	; 0xb0
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	200007b8 	.word	0x200007b8
 8001644:	40021000 	.word	0x40021000
 8001648:	48001000 	.word	0x48001000

0800164c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b0ac      	sub	sp, #176	; 0xb0
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001654:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	60da      	str	r2, [r3, #12]
 8001662:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	2288      	movs	r2, #136	; 0x88
 800166a:	2100      	movs	r1, #0
 800166c:	4618      	mov	r0, r3
 800166e:	f004 fbf3 	bl	8005e58 <memset>
  if(hi2c->Instance==I2C2)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a21      	ldr	r2, [pc, #132]	; (80016fc <HAL_I2C_MspInit+0xb0>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d13b      	bne.n	80016f4 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800167c:	2380      	movs	r3, #128	; 0x80
 800167e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001680:	2300      	movs	r3, #0
 8001682:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001684:	f107 0314 	add.w	r3, r7, #20
 8001688:	4618      	mov	r0, r3
 800168a:	f002 fde9 	bl	8004260 <HAL_RCCEx_PeriphCLKConfig>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001694:	f7ff ff4c 	bl	8001530 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001698:	4b19      	ldr	r3, [pc, #100]	; (8001700 <HAL_I2C_MspInit+0xb4>)
 800169a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800169c:	4a18      	ldr	r2, [pc, #96]	; (8001700 <HAL_I2C_MspInit+0xb4>)
 800169e:	f043 0302 	orr.w	r3, r3, #2
 80016a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016a4:	4b16      	ldr	r3, [pc, #88]	; (8001700 <HAL_I2C_MspInit+0xb4>)
 80016a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016a8:	f003 0302 	and.w	r3, r3, #2
 80016ac:	613b      	str	r3, [r7, #16]
 80016ae:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80016b0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80016b4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016b8:	2312      	movs	r3, #18
 80016ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016be:	2301      	movs	r3, #1
 80016c0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c4:	2303      	movs	r3, #3
 80016c6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80016ca:	2304      	movs	r3, #4
 80016cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80016d4:	4619      	mov	r1, r3
 80016d6:	480b      	ldr	r0, [pc, #44]	; (8001704 <HAL_I2C_MspInit+0xb8>)
 80016d8:	f000 fd48 	bl	800216c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80016dc:	4b08      	ldr	r3, [pc, #32]	; (8001700 <HAL_I2C_MspInit+0xb4>)
 80016de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016e0:	4a07      	ldr	r2, [pc, #28]	; (8001700 <HAL_I2C_MspInit+0xb4>)
 80016e2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016e6:	6593      	str	r3, [r2, #88]	; 0x58
 80016e8:	4b05      	ldr	r3, [pc, #20]	; (8001700 <HAL_I2C_MspInit+0xb4>)
 80016ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016f0:	60fb      	str	r3, [r7, #12]
 80016f2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80016f4:	bf00      	nop
 80016f6:	37b0      	adds	r7, #176	; 0xb0
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	40005800 	.word	0x40005800
 8001700:	40021000 	.word	0x40021000
 8001704:	48000400 	.word	0x48000400

08001708 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b08a      	sub	sp, #40	; 0x28
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001710:	f107 0314 	add.w	r3, r7, #20
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]
 800171e:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a17      	ldr	r2, [pc, #92]	; (8001784 <HAL_QSPI_MspInit+0x7c>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d128      	bne.n	800177c <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800172a:	4b17      	ldr	r3, [pc, #92]	; (8001788 <HAL_QSPI_MspInit+0x80>)
 800172c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800172e:	4a16      	ldr	r2, [pc, #88]	; (8001788 <HAL_QSPI_MspInit+0x80>)
 8001730:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001734:	6513      	str	r3, [r2, #80]	; 0x50
 8001736:	4b14      	ldr	r3, [pc, #80]	; (8001788 <HAL_QSPI_MspInit+0x80>)
 8001738:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800173a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800173e:	613b      	str	r3, [r7, #16]
 8001740:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001742:	4b11      	ldr	r3, [pc, #68]	; (8001788 <HAL_QSPI_MspInit+0x80>)
 8001744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001746:	4a10      	ldr	r2, [pc, #64]	; (8001788 <HAL_QSPI_MspInit+0x80>)
 8001748:	f043 0310 	orr.w	r3, r3, #16
 800174c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800174e:	4b0e      	ldr	r3, [pc, #56]	; (8001788 <HAL_QSPI_MspInit+0x80>)
 8001750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001752:	f003 0310 	and.w	r3, r3, #16
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800175a:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800175e:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001760:	2302      	movs	r3, #2
 8001762:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001768:	2303      	movs	r3, #3
 800176a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800176c:	230a      	movs	r3, #10
 800176e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001770:	f107 0314 	add.w	r3, r7, #20
 8001774:	4619      	mov	r1, r3
 8001776:	4805      	ldr	r0, [pc, #20]	; (800178c <HAL_QSPI_MspInit+0x84>)
 8001778:	f000 fcf8 	bl	800216c <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 800177c:	bf00      	nop
 800177e:	3728      	adds	r7, #40	; 0x28
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	a0001000 	.word	0xa0001000
 8001788:	40021000 	.word	0x40021000
 800178c:	48001000 	.word	0x48001000

08001790 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08a      	sub	sp, #40	; 0x28
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]
 80017a4:	60da      	str	r2, [r3, #12]
 80017a6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a17      	ldr	r2, [pc, #92]	; (800180c <HAL_SPI_MspInit+0x7c>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d128      	bne.n	8001804 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80017b2:	4b17      	ldr	r3, [pc, #92]	; (8001810 <HAL_SPI_MspInit+0x80>)
 80017b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017b6:	4a16      	ldr	r2, [pc, #88]	; (8001810 <HAL_SPI_MspInit+0x80>)
 80017b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017bc:	6593      	str	r3, [r2, #88]	; 0x58
 80017be:	4b14      	ldr	r3, [pc, #80]	; (8001810 <HAL_SPI_MspInit+0x80>)
 80017c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80017c6:	613b      	str	r3, [r7, #16]
 80017c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ca:	4b11      	ldr	r3, [pc, #68]	; (8001810 <HAL_SPI_MspInit+0x80>)
 80017cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ce:	4a10      	ldr	r2, [pc, #64]	; (8001810 <HAL_SPI_MspInit+0x80>)
 80017d0:	f043 0304 	orr.w	r3, r3, #4
 80017d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017d6:	4b0e      	ldr	r3, [pc, #56]	; (8001810 <HAL_SPI_MspInit+0x80>)
 80017d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017da:	f003 0304 	and.w	r3, r3, #4
 80017de:	60fb      	str	r3, [r7, #12]
 80017e0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 80017e2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80017e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e8:	2302      	movs	r3, #2
 80017ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f0:	2303      	movs	r3, #3
 80017f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80017f4:	2306      	movs	r3, #6
 80017f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017f8:	f107 0314 	add.w	r3, r7, #20
 80017fc:	4619      	mov	r1, r3
 80017fe:	4805      	ldr	r0, [pc, #20]	; (8001814 <HAL_SPI_MspInit+0x84>)
 8001800:	f000 fcb4 	bl	800216c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001804:	bf00      	nop
 8001806:	3728      	adds	r7, #40	; 0x28
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40003c00 	.word	0x40003c00
 8001810:	40021000 	.word	0x40021000
 8001814:	48000800 	.word	0x48000800

08001818 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b0ae      	sub	sp, #184	; 0xb8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001820:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	605a      	str	r2, [r3, #4]
 800182a:	609a      	str	r2, [r3, #8]
 800182c:	60da      	str	r2, [r3, #12]
 800182e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001830:	f107 031c 	add.w	r3, r7, #28
 8001834:	2288      	movs	r2, #136	; 0x88
 8001836:	2100      	movs	r1, #0
 8001838:	4618      	mov	r0, r3
 800183a:	f004 fb0d 	bl	8005e58 <memset>
  if(huart->Instance==USART1)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a42      	ldr	r2, [pc, #264]	; (800194c <HAL_UART_MspInit+0x134>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d13b      	bne.n	80018c0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001848:	2301      	movs	r3, #1
 800184a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800184c:	2300      	movs	r3, #0
 800184e:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001850:	f107 031c 	add.w	r3, r7, #28
 8001854:	4618      	mov	r0, r3
 8001856:	f002 fd03 	bl	8004260 <HAL_RCCEx_PeriphCLKConfig>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001860:	f7ff fe66 	bl	8001530 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001864:	4b3a      	ldr	r3, [pc, #232]	; (8001950 <HAL_UART_MspInit+0x138>)
 8001866:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001868:	4a39      	ldr	r2, [pc, #228]	; (8001950 <HAL_UART_MspInit+0x138>)
 800186a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800186e:	6613      	str	r3, [r2, #96]	; 0x60
 8001870:	4b37      	ldr	r3, [pc, #220]	; (8001950 <HAL_UART_MspInit+0x138>)
 8001872:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001874:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001878:	61bb      	str	r3, [r7, #24]
 800187a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800187c:	4b34      	ldr	r3, [pc, #208]	; (8001950 <HAL_UART_MspInit+0x138>)
 800187e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001880:	4a33      	ldr	r2, [pc, #204]	; (8001950 <HAL_UART_MspInit+0x138>)
 8001882:	f043 0302 	orr.w	r3, r3, #2
 8001886:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001888:	4b31      	ldr	r3, [pc, #196]	; (8001950 <HAL_UART_MspInit+0x138>)
 800188a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800188c:	f003 0302 	and.w	r3, r3, #2
 8001890:	617b      	str	r3, [r7, #20]
 8001892:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001894:	23c0      	movs	r3, #192	; 0xc0
 8001896:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189a:	2302      	movs	r3, #2
 800189c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a6:	2303      	movs	r3, #3
 80018a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018ac:	2307      	movs	r3, #7
 80018ae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018b2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80018b6:	4619      	mov	r1, r3
 80018b8:	4826      	ldr	r0, [pc, #152]	; (8001954 <HAL_UART_MspInit+0x13c>)
 80018ba:	f000 fc57 	bl	800216c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80018be:	e040      	b.n	8001942 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a24      	ldr	r2, [pc, #144]	; (8001958 <HAL_UART_MspInit+0x140>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d13b      	bne.n	8001942 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80018ca:	2304      	movs	r3, #4
 80018cc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80018ce:	2300      	movs	r3, #0
 80018d0:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018d2:	f107 031c 	add.w	r3, r7, #28
 80018d6:	4618      	mov	r0, r3
 80018d8:	f002 fcc2 	bl	8004260 <HAL_RCCEx_PeriphCLKConfig>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <HAL_UART_MspInit+0xce>
      Error_Handler();
 80018e2:	f7ff fe25 	bl	8001530 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80018e6:	4b1a      	ldr	r3, [pc, #104]	; (8001950 <HAL_UART_MspInit+0x138>)
 80018e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ea:	4a19      	ldr	r2, [pc, #100]	; (8001950 <HAL_UART_MspInit+0x138>)
 80018ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018f0:	6593      	str	r3, [r2, #88]	; 0x58
 80018f2:	4b17      	ldr	r3, [pc, #92]	; (8001950 <HAL_UART_MspInit+0x138>)
 80018f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018fa:	613b      	str	r3, [r7, #16]
 80018fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018fe:	4b14      	ldr	r3, [pc, #80]	; (8001950 <HAL_UART_MspInit+0x138>)
 8001900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001902:	4a13      	ldr	r2, [pc, #76]	; (8001950 <HAL_UART_MspInit+0x138>)
 8001904:	f043 0308 	orr.w	r3, r3, #8
 8001908:	64d3      	str	r3, [r2, #76]	; 0x4c
 800190a:	4b11      	ldr	r3, [pc, #68]	; (8001950 <HAL_UART_MspInit+0x138>)
 800190c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800190e:	f003 0308 	and.w	r3, r3, #8
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001916:	f44f 7340 	mov.w	r3, #768	; 0x300
 800191a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191e:	2302      	movs	r3, #2
 8001920:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192a:	2303      	movs	r3, #3
 800192c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001930:	2307      	movs	r3, #7
 8001932:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001936:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800193a:	4619      	mov	r1, r3
 800193c:	4807      	ldr	r0, [pc, #28]	; (800195c <HAL_UART_MspInit+0x144>)
 800193e:	f000 fc15 	bl	800216c <HAL_GPIO_Init>
}
 8001942:	bf00      	nop
 8001944:	37b8      	adds	r7, #184	; 0xb8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40013800 	.word	0x40013800
 8001950:	40021000 	.word	0x40021000
 8001954:	48000400 	.word	0x48000400
 8001958:	40004800 	.word	0x40004800
 800195c:	48000c00 	.word	0x48000c00

08001960 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b0ac      	sub	sp, #176	; 0xb0
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001968:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	60da      	str	r2, [r3, #12]
 8001976:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001978:	f107 0314 	add.w	r3, r7, #20
 800197c:	2288      	movs	r2, #136	; 0x88
 800197e:	2100      	movs	r1, #0
 8001980:	4618      	mov	r0, r3
 8001982:	f004 fa69 	bl	8005e58 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800198e:	d16b      	bne.n	8001a68 <HAL_PCD_MspInit+0x108>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001990:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001994:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001996:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800199a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800199e:	2301      	movs	r3, #1
 80019a0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80019a2:	2301      	movs	r3, #1
 80019a4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80019a6:	2318      	movs	r3, #24
 80019a8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80019aa:	2307      	movs	r3, #7
 80019ac:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80019ae:	2302      	movs	r3, #2
 80019b0:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80019b2:	2302      	movs	r3, #2
 80019b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80019b6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80019ba:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	4618      	mov	r0, r3
 80019c2:	f002 fc4d 	bl	8004260 <HAL_RCCEx_PeriphCLKConfig>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 80019cc:	f7ff fdb0 	bl	8001530 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d0:	4b27      	ldr	r3, [pc, #156]	; (8001a70 <HAL_PCD_MspInit+0x110>)
 80019d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019d4:	4a26      	ldr	r2, [pc, #152]	; (8001a70 <HAL_PCD_MspInit+0x110>)
 80019d6:	f043 0301 	orr.w	r3, r3, #1
 80019da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019dc:	4b24      	ldr	r3, [pc, #144]	; (8001a70 <HAL_PCD_MspInit+0x110>)
 80019de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019e0:	f003 0301 	and.w	r3, r3, #1
 80019e4:	613b      	str	r3, [r7, #16]
 80019e6:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80019e8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80019ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f0:	2302      	movs	r3, #2
 80019f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f6:	2300      	movs	r3, #0
 80019f8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019fc:	2303      	movs	r3, #3
 80019fe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a02:	230a      	movs	r3, #10
 8001a04:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a08:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a12:	f000 fbab 	bl	800216c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001a16:	4b16      	ldr	r3, [pc, #88]	; (8001a70 <HAL_PCD_MspInit+0x110>)
 8001a18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a1a:	4a15      	ldr	r2, [pc, #84]	; (8001a70 <HAL_PCD_MspInit+0x110>)
 8001a1c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a22:	4b13      	ldr	r3, [pc, #76]	; (8001a70 <HAL_PCD_MspInit+0x110>)
 8001a24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a2e:	4b10      	ldr	r3, [pc, #64]	; (8001a70 <HAL_PCD_MspInit+0x110>)
 8001a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d114      	bne.n	8001a64 <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a3a:	4b0d      	ldr	r3, [pc, #52]	; (8001a70 <HAL_PCD_MspInit+0x110>)
 8001a3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a3e:	4a0c      	ldr	r2, [pc, #48]	; (8001a70 <HAL_PCD_MspInit+0x110>)
 8001a40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a44:	6593      	str	r3, [r2, #88]	; 0x58
 8001a46:	4b0a      	ldr	r3, [pc, #40]	; (8001a70 <HAL_PCD_MspInit+0x110>)
 8001a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a4e:	60bb      	str	r3, [r7, #8]
 8001a50:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001a52:	f001 fd39 	bl	80034c8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a56:	4b06      	ldr	r3, [pc, #24]	; (8001a70 <HAL_PCD_MspInit+0x110>)
 8001a58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a5a:	4a05      	ldr	r2, [pc, #20]	; (8001a70 <HAL_PCD_MspInit+0x110>)
 8001a5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a60:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001a62:	e001      	b.n	8001a68 <HAL_PCD_MspInit+0x108>
      HAL_PWREx_EnableVddUSB();
 8001a64:	f001 fd30 	bl	80034c8 <HAL_PWREx_EnableVddUSB>
}
 8001a68:	bf00      	nop
 8001a6a:	37b0      	adds	r7, #176	; 0xb0
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	40021000 	.word	0x40021000

08001a74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a78:	e7fe      	b.n	8001a78 <NMI_Handler+0x4>

08001a7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a7e:	e7fe      	b.n	8001a7e <HardFault_Handler+0x4>

08001a80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a84:	e7fe      	b.n	8001a84 <MemManage_Handler+0x4>

08001a86 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a86:	b480      	push	{r7}
 8001a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a8a:	e7fe      	b.n	8001a8a <BusFault_Handler+0x4>

08001a8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a90:	e7fe      	b.n	8001a90 <UsageFault_Handler+0x4>

08001a92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a92:	b480      	push	{r7}
 8001a94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a96:	bf00      	nop
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr

08001aa0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr

08001aae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr

08001abc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ac0:	f000 f8f2 	bl	8001ca8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ac4:	bf00      	nop
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001acc:	2020      	movs	r0, #32
 8001ace:	f000 fd0f 	bl	80024f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001ad2:	2040      	movs	r0, #64	; 0x40
 8001ad4:	f000 fd0c 	bl	80024f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001ad8:	2080      	movs	r0, #128	; 0x80
 8001ada:	f000 fd09 	bl	80024f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001ade:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001ae2:	f000 fd05 	bl	80024f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8001aee:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001af2:	f000 fcfd 	bl	80024f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001af6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001afa:	f000 fcf9 	bl	80024f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8001afe:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001b02:	f000 fcf5 	bl	80024f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001b06:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001b0a:	f000 fcf1 	bl	80024f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8001b0e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001b12:	f000 fced 	bl	80024f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b16:	bf00      	nop
 8001b18:	bd80      	pop	{r7, pc}
	...

08001b1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b086      	sub	sp, #24
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b24:	4a14      	ldr	r2, [pc, #80]	; (8001b78 <_sbrk+0x5c>)
 8001b26:	4b15      	ldr	r3, [pc, #84]	; (8001b7c <_sbrk+0x60>)
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b30:	4b13      	ldr	r3, [pc, #76]	; (8001b80 <_sbrk+0x64>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d102      	bne.n	8001b3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b38:	4b11      	ldr	r3, [pc, #68]	; (8001b80 <_sbrk+0x64>)
 8001b3a:	4a12      	ldr	r2, [pc, #72]	; (8001b84 <_sbrk+0x68>)
 8001b3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b3e:	4b10      	ldr	r3, [pc, #64]	; (8001b80 <_sbrk+0x64>)
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4413      	add	r3, r2
 8001b46:	693a      	ldr	r2, [r7, #16]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d207      	bcs.n	8001b5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b4c:	f004 f98c 	bl	8005e68 <__errno>
 8001b50:	4603      	mov	r3, r0
 8001b52:	220c      	movs	r2, #12
 8001b54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b56:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5a:	e009      	b.n	8001b70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b5c:	4b08      	ldr	r3, [pc, #32]	; (8001b80 <_sbrk+0x64>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b62:	4b07      	ldr	r3, [pc, #28]	; (8001b80 <_sbrk+0x64>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4413      	add	r3, r2
 8001b6a:	4a05      	ldr	r2, [pc, #20]	; (8001b80 <_sbrk+0x64>)
 8001b6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3718      	adds	r7, #24
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20018000 	.word	0x20018000
 8001b7c:	00000400 	.word	0x00000400
 8001b80:	200007bc 	.word	0x200007bc
 8001b84:	20000930 	.word	0x20000930

08001b88 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b8c:	4b06      	ldr	r3, [pc, #24]	; (8001ba8 <SystemInit+0x20>)
 8001b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b92:	4a05      	ldr	r2, [pc, #20]	; (8001ba8 <SystemInit+0x20>)
 8001b94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001b9c:	bf00      	nop
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	e000ed00 	.word	0xe000ed00

08001bac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001bac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001be4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bb0:	f7ff ffea 	bl	8001b88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bb4:	480c      	ldr	r0, [pc, #48]	; (8001be8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001bb6:	490d      	ldr	r1, [pc, #52]	; (8001bec <LoopForever+0xa>)
  ldr r2, =_sidata
 8001bb8:	4a0d      	ldr	r2, [pc, #52]	; (8001bf0 <LoopForever+0xe>)
  movs r3, #0
 8001bba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bbc:	e002      	b.n	8001bc4 <LoopCopyDataInit>

08001bbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bc2:	3304      	adds	r3, #4

08001bc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bc8:	d3f9      	bcc.n	8001bbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bca:	4a0a      	ldr	r2, [pc, #40]	; (8001bf4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bcc:	4c0a      	ldr	r4, [pc, #40]	; (8001bf8 <LoopForever+0x16>)
  movs r3, #0
 8001bce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bd0:	e001      	b.n	8001bd6 <LoopFillZerobss>

08001bd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bd4:	3204      	adds	r2, #4

08001bd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bd8:	d3fb      	bcc.n	8001bd2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bda:	f004 f94b 	bl	8005e74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bde:	f7fe ff71 	bl	8000ac4 <main>

08001be2 <LoopForever>:

LoopForever:
    b LoopForever
 8001be2:	e7fe      	b.n	8001be2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001be4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001be8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bec:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001bf0:	08006958 	.word	0x08006958
  ldr r2, =_sbss
 8001bf4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001bf8:	20000930 	.word	0x20000930

08001bfc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001bfc:	e7fe      	b.n	8001bfc <ADC1_2_IRQHandler>

08001bfe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b082      	sub	sp, #8
 8001c02:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c04:	2300      	movs	r3, #0
 8001c06:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c08:	2003      	movs	r0, #3
 8001c0a:	f000 f961 	bl	8001ed0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c0e:	2000      	movs	r0, #0
 8001c10:	f000 f80e 	bl	8001c30 <HAL_InitTick>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d002      	beq.n	8001c20 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	71fb      	strb	r3, [r7, #7]
 8001c1e:	e001      	b.n	8001c24 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c20:	f7ff fc8c 	bl	800153c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c24:	79fb      	ldrb	r3, [r7, #7]
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
	...

08001c30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c3c:	4b17      	ldr	r3, [pc, #92]	; (8001c9c <HAL_InitTick+0x6c>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d023      	beq.n	8001c8c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c44:	4b16      	ldr	r3, [pc, #88]	; (8001ca0 <HAL_InitTick+0x70>)
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	4b14      	ldr	r3, [pc, #80]	; (8001c9c <HAL_InitTick+0x6c>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f000 f96d 	bl	8001f3a <HAL_SYSTICK_Config>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d10f      	bne.n	8001c86 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2b0f      	cmp	r3, #15
 8001c6a:	d809      	bhi.n	8001c80 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	6879      	ldr	r1, [r7, #4]
 8001c70:	f04f 30ff 	mov.w	r0, #4294967295
 8001c74:	f000 f937 	bl	8001ee6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c78:	4a0a      	ldr	r2, [pc, #40]	; (8001ca4 <HAL_InitTick+0x74>)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6013      	str	r3, [r2, #0]
 8001c7e:	e007      	b.n	8001c90 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	73fb      	strb	r3, [r7, #15]
 8001c84:	e004      	b.n	8001c90 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	73fb      	strb	r3, [r7, #15]
 8001c8a:	e001      	b.n	8001c90 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20000008 	.word	0x20000008
 8001ca0:	20000000 	.word	0x20000000
 8001ca4:	20000004 	.word	0x20000004

08001ca8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001cac:	4b06      	ldr	r3, [pc, #24]	; (8001cc8 <HAL_IncTick+0x20>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	4b06      	ldr	r3, [pc, #24]	; (8001ccc <HAL_IncTick+0x24>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	4a04      	ldr	r2, [pc, #16]	; (8001ccc <HAL_IncTick+0x24>)
 8001cba:	6013      	str	r3, [r2, #0]
}
 8001cbc:	bf00      	nop
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	20000008 	.word	0x20000008
 8001ccc:	200007c0 	.word	0x200007c0

08001cd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cd4:	4b03      	ldr	r3, [pc, #12]	; (8001ce4 <HAL_GetTick+0x14>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	200007c0 	.word	0x200007c0

08001ce8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cf0:	f7ff ffee 	bl	8001cd0 <HAL_GetTick>
 8001cf4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d00:	d005      	beq.n	8001d0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001d02:	4b0a      	ldr	r3, [pc, #40]	; (8001d2c <HAL_Delay+0x44>)
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	461a      	mov	r2, r3
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d0e:	bf00      	nop
 8001d10:	f7ff ffde 	bl	8001cd0 <HAL_GetTick>
 8001d14:	4602      	mov	r2, r0
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	68fa      	ldr	r2, [r7, #12]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d8f7      	bhi.n	8001d10 <HAL_Delay+0x28>
  {
  }
}
 8001d20:	bf00      	nop
 8001d22:	bf00      	nop
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	20000008 	.word	0x20000008

08001d30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b085      	sub	sp, #20
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d40:	4b0c      	ldr	r3, [pc, #48]	; (8001d74 <__NVIC_SetPriorityGrouping+0x44>)
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d46:	68ba      	ldr	r2, [r7, #8]
 8001d48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d62:	4a04      	ldr	r2, [pc, #16]	; (8001d74 <__NVIC_SetPriorityGrouping+0x44>)
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	60d3      	str	r3, [r2, #12]
}
 8001d68:	bf00      	nop
 8001d6a:	3714      	adds	r7, #20
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d7c:	4b04      	ldr	r3, [pc, #16]	; (8001d90 <__NVIC_GetPriorityGrouping+0x18>)
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	0a1b      	lsrs	r3, r3, #8
 8001d82:	f003 0307 	and.w	r3, r3, #7
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr
 8001d90:	e000ed00 	.word	0xe000ed00

08001d94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	db0b      	blt.n	8001dbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	f003 021f 	and.w	r2, r3, #31
 8001dac:	4907      	ldr	r1, [pc, #28]	; (8001dcc <__NVIC_EnableIRQ+0x38>)
 8001dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db2:	095b      	lsrs	r3, r3, #5
 8001db4:	2001      	movs	r0, #1
 8001db6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	e000e100 	.word	0xe000e100

08001dd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	6039      	str	r1, [r7, #0]
 8001dda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	db0a      	blt.n	8001dfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	b2da      	uxtb	r2, r3
 8001de8:	490c      	ldr	r1, [pc, #48]	; (8001e1c <__NVIC_SetPriority+0x4c>)
 8001dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dee:	0112      	lsls	r2, r2, #4
 8001df0:	b2d2      	uxtb	r2, r2
 8001df2:	440b      	add	r3, r1
 8001df4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001df8:	e00a      	b.n	8001e10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	b2da      	uxtb	r2, r3
 8001dfe:	4908      	ldr	r1, [pc, #32]	; (8001e20 <__NVIC_SetPriority+0x50>)
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	f003 030f 	and.w	r3, r3, #15
 8001e06:	3b04      	subs	r3, #4
 8001e08:	0112      	lsls	r2, r2, #4
 8001e0a:	b2d2      	uxtb	r2, r2
 8001e0c:	440b      	add	r3, r1
 8001e0e:	761a      	strb	r2, [r3, #24]
}
 8001e10:	bf00      	nop
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr
 8001e1c:	e000e100 	.word	0xe000e100
 8001e20:	e000ed00 	.word	0xe000ed00

08001e24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b089      	sub	sp, #36	; 0x24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	f003 0307 	and.w	r3, r3, #7
 8001e36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	f1c3 0307 	rsb	r3, r3, #7
 8001e3e:	2b04      	cmp	r3, #4
 8001e40:	bf28      	it	cs
 8001e42:	2304      	movcs	r3, #4
 8001e44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	3304      	adds	r3, #4
 8001e4a:	2b06      	cmp	r3, #6
 8001e4c:	d902      	bls.n	8001e54 <NVIC_EncodePriority+0x30>
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	3b03      	subs	r3, #3
 8001e52:	e000      	b.n	8001e56 <NVIC_EncodePriority+0x32>
 8001e54:	2300      	movs	r3, #0
 8001e56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e58:	f04f 32ff 	mov.w	r2, #4294967295
 8001e5c:	69bb      	ldr	r3, [r7, #24]
 8001e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e62:	43da      	mvns	r2, r3
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	401a      	ands	r2, r3
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e6c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	fa01 f303 	lsl.w	r3, r1, r3
 8001e76:	43d9      	mvns	r1, r3
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e7c:	4313      	orrs	r3, r2
         );
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3724      	adds	r7, #36	; 0x24
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
	...

08001e8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	3b01      	subs	r3, #1
 8001e98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e9c:	d301      	bcc.n	8001ea2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e00f      	b.n	8001ec2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ea2:	4a0a      	ldr	r2, [pc, #40]	; (8001ecc <SysTick_Config+0x40>)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	3b01      	subs	r3, #1
 8001ea8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eaa:	210f      	movs	r1, #15
 8001eac:	f04f 30ff 	mov.w	r0, #4294967295
 8001eb0:	f7ff ff8e 	bl	8001dd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001eb4:	4b05      	ldr	r3, [pc, #20]	; (8001ecc <SysTick_Config+0x40>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eba:	4b04      	ldr	r3, [pc, #16]	; (8001ecc <SysTick_Config+0x40>)
 8001ebc:	2207      	movs	r2, #7
 8001ebe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	e000e010 	.word	0xe000e010

08001ed0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f7ff ff29 	bl	8001d30 <__NVIC_SetPriorityGrouping>
}
 8001ede:	bf00      	nop
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	b086      	sub	sp, #24
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	4603      	mov	r3, r0
 8001eee:	60b9      	str	r1, [r7, #8]
 8001ef0:	607a      	str	r2, [r7, #4]
 8001ef2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ef8:	f7ff ff3e 	bl	8001d78 <__NVIC_GetPriorityGrouping>
 8001efc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	68b9      	ldr	r1, [r7, #8]
 8001f02:	6978      	ldr	r0, [r7, #20]
 8001f04:	f7ff ff8e 	bl	8001e24 <NVIC_EncodePriority>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f0e:	4611      	mov	r1, r2
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff ff5d 	bl	8001dd0 <__NVIC_SetPriority>
}
 8001f16:	bf00      	nop
 8001f18:	3718      	adds	r7, #24
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}

08001f1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	b082      	sub	sp, #8
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	4603      	mov	r3, r0
 8001f26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff ff31 	bl	8001d94 <__NVIC_EnableIRQ>
}
 8001f32:	bf00      	nop
 8001f34:	3708      	adds	r7, #8
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b082      	sub	sp, #8
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f7ff ffa2 	bl	8001e8c <SysTick_Config>
 8001f48:	4603      	mov	r3, r0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
	...

08001f54 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d101      	bne.n	8001f66 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e0ac      	b.n	80020c0 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f000 f8b2 	bl	80020d4 <DFSDM_GetChannelFromInstance>
 8001f70:	4603      	mov	r3, r0
 8001f72:	4a55      	ldr	r2, [pc, #340]	; (80020c8 <HAL_DFSDM_ChannelInit+0x174>)
 8001f74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e09f      	b.n	80020c0 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f7ff faff 	bl	8001584 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001f86:	4b51      	ldr	r3, [pc, #324]	; (80020cc <HAL_DFSDM_ChannelInit+0x178>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	4a4f      	ldr	r2, [pc, #316]	; (80020cc <HAL_DFSDM_ChannelInit+0x178>)
 8001f8e:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001f90:	4b4e      	ldr	r3, [pc, #312]	; (80020cc <HAL_DFSDM_ChannelInit+0x178>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d125      	bne.n	8001fe4 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001f98:	4b4d      	ldr	r3, [pc, #308]	; (80020d0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a4c      	ldr	r2, [pc, #304]	; (80020d0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001f9e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001fa2:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001fa4:	4b4a      	ldr	r3, [pc, #296]	; (80020d0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	4948      	ldr	r1, [pc, #288]	; (80020d0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001fb2:	4b47      	ldr	r3, [pc, #284]	; (80020d0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a46      	ldr	r2, [pc, #280]	; (80020d0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001fb8:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001fbc:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	791b      	ldrb	r3, [r3, #4]
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d108      	bne.n	8001fd8 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001fc6:	4b42      	ldr	r3, [pc, #264]	; (80020d0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	041b      	lsls	r3, r3, #16
 8001fd2:	493f      	ldr	r1, [pc, #252]	; (80020d0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001fd8:	4b3d      	ldr	r3, [pc, #244]	; (80020d0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a3c      	ldr	r2, [pc, #240]	; (80020d0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001fde:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001fe2:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8001ff2:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	6819      	ldr	r1, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002002:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002008:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	430a      	orrs	r2, r1
 8002010:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f022 020f 	bic.w	r2, r2, #15
 8002020:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	6819      	ldr	r1, [r3, #0]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002030:	431a      	orrs	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	430a      	orrs	r2, r1
 8002038:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	689a      	ldr	r2, [r3, #8]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002048:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	6899      	ldr	r1, [r3, #8]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002058:	3b01      	subs	r3, #1
 800205a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800205c:	431a      	orrs	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	430a      	orrs	r2, r1
 8002064:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	685a      	ldr	r2, [r3, #4]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f002 0207 	and.w	r2, r2, #7
 8002074:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	6859      	ldr	r1, [r3, #4]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002080:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002088:	431a      	orrs	r2, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	430a      	orrs	r2, r1
 8002090:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80020a0:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2201      	movs	r2, #1
 80020a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4618      	mov	r0, r3
 80020b0:	f000 f810 	bl	80020d4 <DFSDM_GetChannelFromInstance>
 80020b4:	4602      	mov	r2, r0
 80020b6:	4904      	ldr	r1, [pc, #16]	; (80020c8 <HAL_DFSDM_ChannelInit+0x174>)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80020be:	2300      	movs	r3, #0
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3708      	adds	r7, #8
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	200007c8 	.word	0x200007c8
 80020cc:	200007c4 	.word	0x200007c4
 80020d0:	40016000 	.word	0x40016000

080020d4 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a1c      	ldr	r2, [pc, #112]	; (8002150 <DFSDM_GetChannelFromInstance+0x7c>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d102      	bne.n	80020ea <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80020e4:	2300      	movs	r3, #0
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	e02b      	b.n	8002142 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a19      	ldr	r2, [pc, #100]	; (8002154 <DFSDM_GetChannelFromInstance+0x80>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d102      	bne.n	80020f8 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80020f2:	2301      	movs	r3, #1
 80020f4:	60fb      	str	r3, [r7, #12]
 80020f6:	e024      	b.n	8002142 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4a17      	ldr	r2, [pc, #92]	; (8002158 <DFSDM_GetChannelFromInstance+0x84>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d102      	bne.n	8002106 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8002100:	2302      	movs	r3, #2
 8002102:	60fb      	str	r3, [r7, #12]
 8002104:	e01d      	b.n	8002142 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a14      	ldr	r2, [pc, #80]	; (800215c <DFSDM_GetChannelFromInstance+0x88>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d102      	bne.n	8002114 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800210e:	2304      	movs	r3, #4
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	e016      	b.n	8002142 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a12      	ldr	r2, [pc, #72]	; (8002160 <DFSDM_GetChannelFromInstance+0x8c>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d102      	bne.n	8002122 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 800211c:	2305      	movs	r3, #5
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	e00f      	b.n	8002142 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a0f      	ldr	r2, [pc, #60]	; (8002164 <DFSDM_GetChannelFromInstance+0x90>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d102      	bne.n	8002130 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800212a:	2306      	movs	r3, #6
 800212c:	60fb      	str	r3, [r7, #12]
 800212e:	e008      	b.n	8002142 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a0d      	ldr	r2, [pc, #52]	; (8002168 <DFSDM_GetChannelFromInstance+0x94>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d102      	bne.n	800213e <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002138:	2307      	movs	r3, #7
 800213a:	60fb      	str	r3, [r7, #12]
 800213c:	e001      	b.n	8002142 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800213e:	2303      	movs	r3, #3
 8002140:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002142:	68fb      	ldr	r3, [r7, #12]
}
 8002144:	4618      	mov	r0, r3
 8002146:	3714      	adds	r7, #20
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	40016000 	.word	0x40016000
 8002154:	40016020 	.word	0x40016020
 8002158:	40016040 	.word	0x40016040
 800215c:	40016080 	.word	0x40016080
 8002160:	400160a0 	.word	0x400160a0
 8002164:	400160c0 	.word	0x400160c0
 8002168:	400160e0 	.word	0x400160e0

0800216c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800216c:	b480      	push	{r7}
 800216e:	b087      	sub	sp, #28
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 8002174:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002176:	2300      	movs	r3, #0
 8002178:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800217a:	e17f      	b.n	800247c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	2101      	movs	r1, #1
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	fa01 f303 	lsl.w	r3, r1, r3
 8002188:	4013      	ands	r3, r2
 800218a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2b00      	cmp	r3, #0
 8002190:	f000 8171 	beq.w	8002476 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f003 0303 	and.w	r3, r3, #3
 800219c:	2b01      	cmp	r3, #1
 800219e:	d005      	beq.n	80021ac <HAL_GPIO_Init+0x40>
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f003 0303 	and.w	r3, r3, #3
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d130      	bne.n	800220e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	2203      	movs	r2, #3
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	43db      	mvns	r3, r3
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	4013      	ands	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	68da      	ldr	r2, [r3, #12]
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021e2:	2201      	movs	r2, #1
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ea:	43db      	mvns	r3, r3
 80021ec:	693a      	ldr	r2, [r7, #16]
 80021ee:	4013      	ands	r3, r2
 80021f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	091b      	lsrs	r3, r3, #4
 80021f8:	f003 0201 	and.w	r2, r3, #1
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	4313      	orrs	r3, r2
 8002206:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	693a      	ldr	r2, [r7, #16]
 800220c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f003 0303 	and.w	r3, r3, #3
 8002216:	2b03      	cmp	r3, #3
 8002218:	d118      	bne.n	800224c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800221e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002220:	2201      	movs	r2, #1
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	fa02 f303 	lsl.w	r3, r2, r3
 8002228:	43db      	mvns	r3, r3
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	4013      	ands	r3, r2
 800222e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	08db      	lsrs	r3, r3, #3
 8002236:	f003 0201 	and.w	r2, r3, #1
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	693a      	ldr	r2, [r7, #16]
 8002242:	4313      	orrs	r3, r2
 8002244:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	693a      	ldr	r2, [r7, #16]
 800224a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f003 0303 	and.w	r3, r3, #3
 8002254:	2b03      	cmp	r3, #3
 8002256:	d017      	beq.n	8002288 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	2203      	movs	r2, #3
 8002264:	fa02 f303 	lsl.w	r3, r2, r3
 8002268:	43db      	mvns	r3, r3
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	4013      	ands	r3, r2
 800226e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	689a      	ldr	r2, [r3, #8]
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	693a      	ldr	r2, [r7, #16]
 800227e:	4313      	orrs	r3, r2
 8002280:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	693a      	ldr	r2, [r7, #16]
 8002286:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f003 0303 	and.w	r3, r3, #3
 8002290:	2b02      	cmp	r3, #2
 8002292:	d123      	bne.n	80022dc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	08da      	lsrs	r2, r3, #3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	3208      	adds	r2, #8
 800229c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	f003 0307 	and.w	r3, r3, #7
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	220f      	movs	r2, #15
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	43db      	mvns	r3, r3
 80022b2:	693a      	ldr	r2, [r7, #16]
 80022b4:	4013      	ands	r3, r2
 80022b6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	691a      	ldr	r2, [r3, #16]
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	f003 0307 	and.w	r3, r3, #7
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	693a      	ldr	r2, [r7, #16]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	08da      	lsrs	r2, r3, #3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	3208      	adds	r2, #8
 80022d6:	6939      	ldr	r1, [r7, #16]
 80022d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	2203      	movs	r2, #3
 80022e8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ec:	43db      	mvns	r3, r3
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	4013      	ands	r3, r2
 80022f2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f003 0203 	and.w	r2, r3, #3
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	4313      	orrs	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002318:	2b00      	cmp	r3, #0
 800231a:	f000 80ac 	beq.w	8002476 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800231e:	4b5f      	ldr	r3, [pc, #380]	; (800249c <HAL_GPIO_Init+0x330>)
 8002320:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002322:	4a5e      	ldr	r2, [pc, #376]	; (800249c <HAL_GPIO_Init+0x330>)
 8002324:	f043 0301 	orr.w	r3, r3, #1
 8002328:	6613      	str	r3, [r2, #96]	; 0x60
 800232a:	4b5c      	ldr	r3, [pc, #368]	; (800249c <HAL_GPIO_Init+0x330>)
 800232c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	60bb      	str	r3, [r7, #8]
 8002334:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002336:	4a5a      	ldr	r2, [pc, #360]	; (80024a0 <HAL_GPIO_Init+0x334>)
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	089b      	lsrs	r3, r3, #2
 800233c:	3302      	adds	r3, #2
 800233e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002342:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	f003 0303 	and.w	r3, r3, #3
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	220f      	movs	r2, #15
 800234e:	fa02 f303 	lsl.w	r3, r2, r3
 8002352:	43db      	mvns	r3, r3
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	4013      	ands	r3, r2
 8002358:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002360:	d025      	beq.n	80023ae <HAL_GPIO_Init+0x242>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a4f      	ldr	r2, [pc, #316]	; (80024a4 <HAL_GPIO_Init+0x338>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d01f      	beq.n	80023aa <HAL_GPIO_Init+0x23e>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a4e      	ldr	r2, [pc, #312]	; (80024a8 <HAL_GPIO_Init+0x33c>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d019      	beq.n	80023a6 <HAL_GPIO_Init+0x23a>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a4d      	ldr	r2, [pc, #308]	; (80024ac <HAL_GPIO_Init+0x340>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d013      	beq.n	80023a2 <HAL_GPIO_Init+0x236>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a4c      	ldr	r2, [pc, #304]	; (80024b0 <HAL_GPIO_Init+0x344>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d00d      	beq.n	800239e <HAL_GPIO_Init+0x232>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a4b      	ldr	r2, [pc, #300]	; (80024b4 <HAL_GPIO_Init+0x348>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d007      	beq.n	800239a <HAL_GPIO_Init+0x22e>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a4a      	ldr	r2, [pc, #296]	; (80024b8 <HAL_GPIO_Init+0x34c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d101      	bne.n	8002396 <HAL_GPIO_Init+0x22a>
 8002392:	2306      	movs	r3, #6
 8002394:	e00c      	b.n	80023b0 <HAL_GPIO_Init+0x244>
 8002396:	2307      	movs	r3, #7
 8002398:	e00a      	b.n	80023b0 <HAL_GPIO_Init+0x244>
 800239a:	2305      	movs	r3, #5
 800239c:	e008      	b.n	80023b0 <HAL_GPIO_Init+0x244>
 800239e:	2304      	movs	r3, #4
 80023a0:	e006      	b.n	80023b0 <HAL_GPIO_Init+0x244>
 80023a2:	2303      	movs	r3, #3
 80023a4:	e004      	b.n	80023b0 <HAL_GPIO_Init+0x244>
 80023a6:	2302      	movs	r3, #2
 80023a8:	e002      	b.n	80023b0 <HAL_GPIO_Init+0x244>
 80023aa:	2301      	movs	r3, #1
 80023ac:	e000      	b.n	80023b0 <HAL_GPIO_Init+0x244>
 80023ae:	2300      	movs	r3, #0
 80023b0:	697a      	ldr	r2, [r7, #20]
 80023b2:	f002 0203 	and.w	r2, r2, #3
 80023b6:	0092      	lsls	r2, r2, #2
 80023b8:	4093      	lsls	r3, r2
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	4313      	orrs	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023c0:	4937      	ldr	r1, [pc, #220]	; (80024a0 <HAL_GPIO_Init+0x334>)
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	089b      	lsrs	r3, r3, #2
 80023c6:	3302      	adds	r3, #2
 80023c8:	693a      	ldr	r2, [r7, #16]
 80023ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023ce:	4b3b      	ldr	r3, [pc, #236]	; (80024bc <HAL_GPIO_Init+0x350>)
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	43db      	mvns	r3, r3
 80023d8:	693a      	ldr	r2, [r7, #16]
 80023da:	4013      	ands	r3, r2
 80023dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d003      	beq.n	80023f2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023f2:	4a32      	ldr	r2, [pc, #200]	; (80024bc <HAL_GPIO_Init+0x350>)
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80023f8:	4b30      	ldr	r3, [pc, #192]	; (80024bc <HAL_GPIO_Init+0x350>)
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	43db      	mvns	r3, r3
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	4013      	ands	r3, r2
 8002406:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d003      	beq.n	800241c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002414:	693a      	ldr	r2, [r7, #16]
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	4313      	orrs	r3, r2
 800241a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800241c:	4a27      	ldr	r2, [pc, #156]	; (80024bc <HAL_GPIO_Init+0x350>)
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002422:	4b26      	ldr	r3, [pc, #152]	; (80024bc <HAL_GPIO_Init+0x350>)
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	43db      	mvns	r3, r3
 800242c:	693a      	ldr	r2, [r7, #16]
 800242e:	4013      	ands	r3, r2
 8002430:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800243e:	693a      	ldr	r2, [r7, #16]
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	4313      	orrs	r3, r2
 8002444:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002446:	4a1d      	ldr	r2, [pc, #116]	; (80024bc <HAL_GPIO_Init+0x350>)
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800244c:	4b1b      	ldr	r3, [pc, #108]	; (80024bc <HAL_GPIO_Init+0x350>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	43db      	mvns	r3, r3
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	4013      	ands	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d003      	beq.n	8002470 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	4313      	orrs	r3, r2
 800246e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002470:	4a12      	ldr	r2, [pc, #72]	; (80024bc <HAL_GPIO_Init+0x350>)
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	3301      	adds	r3, #1
 800247a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	fa22 f303 	lsr.w	r3, r2, r3
 8002486:	2b00      	cmp	r3, #0
 8002488:	f47f ae78 	bne.w	800217c <HAL_GPIO_Init+0x10>
  }
}
 800248c:	bf00      	nop
 800248e:	bf00      	nop
 8002490:	371c      	adds	r7, #28
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	40021000 	.word	0x40021000
 80024a0:	40010000 	.word	0x40010000
 80024a4:	48000400 	.word	0x48000400
 80024a8:	48000800 	.word	0x48000800
 80024ac:	48000c00 	.word	0x48000c00
 80024b0:	48001000 	.word	0x48001000
 80024b4:	48001400 	.word	0x48001400
 80024b8:	48001800 	.word	0x48001800
 80024bc:	40010400 	.word	0x40010400

080024c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	460b      	mov	r3, r1
 80024ca:	807b      	strh	r3, [r7, #2]
 80024cc:	4613      	mov	r3, r2
 80024ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024d0:	787b      	ldrb	r3, [r7, #1]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d003      	beq.n	80024de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024d6:	887a      	ldrh	r2, [r7, #2]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024dc:	e002      	b.n	80024e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024de:	887a      	ldrh	r2, [r7, #2]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	4603      	mov	r3, r0
 80024f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80024fa:	4b08      	ldr	r3, [pc, #32]	; (800251c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024fc:	695a      	ldr	r2, [r3, #20]
 80024fe:	88fb      	ldrh	r3, [r7, #6]
 8002500:	4013      	ands	r3, r2
 8002502:	2b00      	cmp	r3, #0
 8002504:	d006      	beq.n	8002514 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002506:	4a05      	ldr	r2, [pc, #20]	; (800251c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002508:	88fb      	ldrh	r3, [r7, #6]
 800250a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800250c:	88fb      	ldrh	r3, [r7, #6]
 800250e:	4618      	mov	r0, r3
 8002510:	f000 f806 	bl	8002520 <HAL_GPIO_EXTI_Callback>
  }
}
 8002514:	bf00      	nop
 8002516:	3708      	adds	r7, #8
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	40010400 	.word	0x40010400

08002520 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	4603      	mov	r3, r0
 8002528:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr

08002536 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002536:	b580      	push	{r7, lr}
 8002538:	b082      	sub	sp, #8
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d101      	bne.n	8002548 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e08d      	b.n	8002664 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800254e:	b2db      	uxtb	r3, r3
 8002550:	2b00      	cmp	r3, #0
 8002552:	d106      	bne.n	8002562 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f7ff f875 	bl	800164c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2224      	movs	r2, #36	; 0x24
 8002566:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f022 0201 	bic.w	r2, r2, #1
 8002578:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685a      	ldr	r2, [r3, #4]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002586:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	689a      	ldr	r2, [r3, #8]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002596:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d107      	bne.n	80025b0 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80025ac:	609a      	str	r2, [r3, #8]
 80025ae:	e006      	b.n	80025be <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689a      	ldr	r2, [r3, #8]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80025bc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d108      	bne.n	80025d8 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	e007      	b.n	80025e8 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	685a      	ldr	r2, [r3, #4]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025e6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	6812      	ldr	r2, [r2, #0]
 80025f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80025f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025fa:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	68da      	ldr	r2, [r3, #12]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800260a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	691a      	ldr	r2, [r3, #16]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	695b      	ldr	r3, [r3, #20]
 8002614:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	430a      	orrs	r2, r1
 8002624:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	69d9      	ldr	r1, [r3, #28]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a1a      	ldr	r2, [r3, #32]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	430a      	orrs	r2, r1
 8002634:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f042 0201 	orr.w	r2, r2, #1
 8002644:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2220      	movs	r2, #32
 8002650:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2200      	movs	r2, #0
 800265e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	3708      	adds	r7, #8
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b088      	sub	sp, #32
 8002670:	af02      	add	r7, sp, #8
 8002672:	60f8      	str	r0, [r7, #12]
 8002674:	4608      	mov	r0, r1
 8002676:	4611      	mov	r1, r2
 8002678:	461a      	mov	r2, r3
 800267a:	4603      	mov	r3, r0
 800267c:	817b      	strh	r3, [r7, #10]
 800267e:	460b      	mov	r3, r1
 8002680:	813b      	strh	r3, [r7, #8]
 8002682:	4613      	mov	r3, r2
 8002684:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b20      	cmp	r3, #32
 8002690:	f040 80f9 	bne.w	8002886 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002694:	6a3b      	ldr	r3, [r7, #32]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d002      	beq.n	80026a0 <HAL_I2C_Mem_Write+0x34>
 800269a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800269c:	2b00      	cmp	r3, #0
 800269e:	d105      	bne.n	80026ac <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026a6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e0ed      	b.n	8002888 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d101      	bne.n	80026ba <HAL_I2C_Mem_Write+0x4e>
 80026b6:	2302      	movs	r3, #2
 80026b8:	e0e6      	b.n	8002888 <HAL_I2C_Mem_Write+0x21c>
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2201      	movs	r2, #1
 80026be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80026c2:	f7ff fb05 	bl	8001cd0 <HAL_GetTick>
 80026c6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	9300      	str	r3, [sp, #0]
 80026cc:	2319      	movs	r3, #25
 80026ce:	2201      	movs	r2, #1
 80026d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f000 fac3 	bl	8002c60 <I2C_WaitOnFlagUntilTimeout>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e0d1      	b.n	8002888 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2221      	movs	r2, #33	; 0x21
 80026e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2240      	movs	r2, #64	; 0x40
 80026f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2200      	movs	r2, #0
 80026f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6a3a      	ldr	r2, [r7, #32]
 80026fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002704:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2200      	movs	r2, #0
 800270a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800270c:	88f8      	ldrh	r0, [r7, #6]
 800270e:	893a      	ldrh	r2, [r7, #8]
 8002710:	8979      	ldrh	r1, [r7, #10]
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	9301      	str	r3, [sp, #4]
 8002716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	4603      	mov	r3, r0
 800271c:	68f8      	ldr	r0, [r7, #12]
 800271e:	f000 f9d3 	bl	8002ac8 <I2C_RequestMemoryWrite>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d005      	beq.n	8002734 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	2200      	movs	r2, #0
 800272c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e0a9      	b.n	8002888 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002738:	b29b      	uxth	r3, r3
 800273a:	2bff      	cmp	r3, #255	; 0xff
 800273c:	d90e      	bls.n	800275c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	22ff      	movs	r2, #255	; 0xff
 8002742:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002748:	b2da      	uxtb	r2, r3
 800274a:	8979      	ldrh	r1, [r7, #10]
 800274c:	2300      	movs	r3, #0
 800274e:	9300      	str	r3, [sp, #0]
 8002750:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002754:	68f8      	ldr	r0, [r7, #12]
 8002756:	f000 fc47 	bl	8002fe8 <I2C_TransferConfig>
 800275a:	e00f      	b.n	800277c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002760:	b29a      	uxth	r2, r3
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800276a:	b2da      	uxtb	r2, r3
 800276c:	8979      	ldrh	r1, [r7, #10]
 800276e:	2300      	movs	r3, #0
 8002770:	9300      	str	r3, [sp, #0]
 8002772:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f000 fc36 	bl	8002fe8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800277c:	697a      	ldr	r2, [r7, #20]
 800277e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002780:	68f8      	ldr	r0, [r7, #12]
 8002782:	f000 fac6 	bl	8002d12 <I2C_WaitOnTXISFlagUntilTimeout>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e07b      	b.n	8002888 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002794:	781a      	ldrb	r2, [r3, #0]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a0:	1c5a      	adds	r2, r3, #1
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	3b01      	subs	r3, #1
 80027ae:	b29a      	uxth	r2, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027b8:	3b01      	subs	r3, #1
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d034      	beq.n	8002834 <HAL_I2C_Mem_Write+0x1c8>
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d130      	bne.n	8002834 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027d8:	2200      	movs	r2, #0
 80027da:	2180      	movs	r1, #128	; 0x80
 80027dc:	68f8      	ldr	r0, [r7, #12]
 80027de:	f000 fa3f 	bl	8002c60 <I2C_WaitOnFlagUntilTimeout>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d001      	beq.n	80027ec <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e04d      	b.n	8002888 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	2bff      	cmp	r3, #255	; 0xff
 80027f4:	d90e      	bls.n	8002814 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	22ff      	movs	r2, #255	; 0xff
 80027fa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002800:	b2da      	uxtb	r2, r3
 8002802:	8979      	ldrh	r1, [r7, #10]
 8002804:	2300      	movs	r3, #0
 8002806:	9300      	str	r3, [sp, #0]
 8002808:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800280c:	68f8      	ldr	r0, [r7, #12]
 800280e:	f000 fbeb 	bl	8002fe8 <I2C_TransferConfig>
 8002812:	e00f      	b.n	8002834 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002818:	b29a      	uxth	r2, r3
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002822:	b2da      	uxtb	r2, r3
 8002824:	8979      	ldrh	r1, [r7, #10]
 8002826:	2300      	movs	r3, #0
 8002828:	9300      	str	r3, [sp, #0]
 800282a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	f000 fbda 	bl	8002fe8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002838:	b29b      	uxth	r3, r3
 800283a:	2b00      	cmp	r3, #0
 800283c:	d19e      	bne.n	800277c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800283e:	697a      	ldr	r2, [r7, #20]
 8002840:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f000 faac 	bl	8002da0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e01a      	b.n	8002888 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	2220      	movs	r2, #32
 8002858:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	6859      	ldr	r1, [r3, #4]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	4b0a      	ldr	r3, [pc, #40]	; (8002890 <HAL_I2C_Mem_Write+0x224>)
 8002866:	400b      	ands	r3, r1
 8002868:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2220      	movs	r2, #32
 800286e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2200      	movs	r2, #0
 8002876:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002882:	2300      	movs	r3, #0
 8002884:	e000      	b.n	8002888 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002886:	2302      	movs	r3, #2
  }
}
 8002888:	4618      	mov	r0, r3
 800288a:	3718      	adds	r7, #24
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	fe00e800 	.word	0xfe00e800

08002894 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b088      	sub	sp, #32
 8002898:	af02      	add	r7, sp, #8
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	4608      	mov	r0, r1
 800289e:	4611      	mov	r1, r2
 80028a0:	461a      	mov	r2, r3
 80028a2:	4603      	mov	r3, r0
 80028a4:	817b      	strh	r3, [r7, #10]
 80028a6:	460b      	mov	r3, r1
 80028a8:	813b      	strh	r3, [r7, #8]
 80028aa:	4613      	mov	r3, r2
 80028ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	2b20      	cmp	r3, #32
 80028b8:	f040 80fd 	bne.w	8002ab6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80028bc:	6a3b      	ldr	r3, [r7, #32]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d002      	beq.n	80028c8 <HAL_I2C_Mem_Read+0x34>
 80028c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d105      	bne.n	80028d4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028ce:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e0f1      	b.n	8002ab8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d101      	bne.n	80028e2 <HAL_I2C_Mem_Read+0x4e>
 80028de:	2302      	movs	r3, #2
 80028e0:	e0ea      	b.n	8002ab8 <HAL_I2C_Mem_Read+0x224>
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2201      	movs	r2, #1
 80028e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80028ea:	f7ff f9f1 	bl	8001cd0 <HAL_GetTick>
 80028ee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	2319      	movs	r3, #25
 80028f6:	2201      	movs	r2, #1
 80028f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f000 f9af 	bl	8002c60 <I2C_WaitOnFlagUntilTimeout>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d001      	beq.n	800290c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e0d5      	b.n	8002ab8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2222      	movs	r2, #34	; 0x22
 8002910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2240      	movs	r2, #64	; 0x40
 8002918:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2200      	movs	r2, #0
 8002920:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	6a3a      	ldr	r2, [r7, #32]
 8002926:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800292c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002934:	88f8      	ldrh	r0, [r7, #6]
 8002936:	893a      	ldrh	r2, [r7, #8]
 8002938:	8979      	ldrh	r1, [r7, #10]
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	9301      	str	r3, [sp, #4]
 800293e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002940:	9300      	str	r3, [sp, #0]
 8002942:	4603      	mov	r3, r0
 8002944:	68f8      	ldr	r0, [r7, #12]
 8002946:	f000 f913 	bl	8002b70 <I2C_RequestMemoryRead>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d005      	beq.n	800295c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2200      	movs	r2, #0
 8002954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e0ad      	b.n	8002ab8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002960:	b29b      	uxth	r3, r3
 8002962:	2bff      	cmp	r3, #255	; 0xff
 8002964:	d90e      	bls.n	8002984 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2201      	movs	r2, #1
 800296a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002970:	b2da      	uxtb	r2, r3
 8002972:	8979      	ldrh	r1, [r7, #10]
 8002974:	4b52      	ldr	r3, [pc, #328]	; (8002ac0 <HAL_I2C_Mem_Read+0x22c>)
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800297c:	68f8      	ldr	r0, [r7, #12]
 800297e:	f000 fb33 	bl	8002fe8 <I2C_TransferConfig>
 8002982:	e00f      	b.n	80029a4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002988:	b29a      	uxth	r2, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002992:	b2da      	uxtb	r2, r3
 8002994:	8979      	ldrh	r1, [r7, #10]
 8002996:	4b4a      	ldr	r3, [pc, #296]	; (8002ac0 <HAL_I2C_Mem_Read+0x22c>)
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800299e:	68f8      	ldr	r0, [r7, #12]
 80029a0:	f000 fb22 	bl	8002fe8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	9300      	str	r3, [sp, #0]
 80029a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029aa:	2200      	movs	r2, #0
 80029ac:	2104      	movs	r1, #4
 80029ae:	68f8      	ldr	r0, [r7, #12]
 80029b0:	f000 f956 	bl	8002c60 <I2C_WaitOnFlagUntilTimeout>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e07c      	b.n	8002ab8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c8:	b2d2      	uxtb	r2, r2
 80029ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d0:	1c5a      	adds	r2, r3, #1
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029da:	3b01      	subs	r3, #1
 80029dc:	b29a      	uxth	r2, r3
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029e6:	b29b      	uxth	r3, r3
 80029e8:	3b01      	subs	r3, #1
 80029ea:	b29a      	uxth	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d034      	beq.n	8002a64 <HAL_I2C_Mem_Read+0x1d0>
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d130      	bne.n	8002a64 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	9300      	str	r3, [sp, #0]
 8002a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a08:	2200      	movs	r2, #0
 8002a0a:	2180      	movs	r1, #128	; 0x80
 8002a0c:	68f8      	ldr	r0, [r7, #12]
 8002a0e:	f000 f927 	bl	8002c60 <I2C_WaitOnFlagUntilTimeout>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d001      	beq.n	8002a1c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e04d      	b.n	8002ab8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	2bff      	cmp	r3, #255	; 0xff
 8002a24:	d90e      	bls.n	8002a44 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2201      	movs	r2, #1
 8002a2a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a30:	b2da      	uxtb	r2, r3
 8002a32:	8979      	ldrh	r1, [r7, #10]
 8002a34:	2300      	movs	r3, #0
 8002a36:	9300      	str	r3, [sp, #0]
 8002a38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a3c:	68f8      	ldr	r0, [r7, #12]
 8002a3e:	f000 fad3 	bl	8002fe8 <I2C_TransferConfig>
 8002a42:	e00f      	b.n	8002a64 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a52:	b2da      	uxtb	r2, r3
 8002a54:	8979      	ldrh	r1, [r7, #10]
 8002a56:	2300      	movs	r3, #0
 8002a58:	9300      	str	r3, [sp, #0]
 8002a5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a5e:	68f8      	ldr	r0, [r7, #12]
 8002a60:	f000 fac2 	bl	8002fe8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d19a      	bne.n	80029a4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a6e:	697a      	ldr	r2, [r7, #20]
 8002a70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002a72:	68f8      	ldr	r0, [r7, #12]
 8002a74:	f000 f994 	bl	8002da0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e01a      	b.n	8002ab8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	2220      	movs	r2, #32
 8002a88:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	6859      	ldr	r1, [r3, #4]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	4b0b      	ldr	r3, [pc, #44]	; (8002ac4 <HAL_I2C_Mem_Read+0x230>)
 8002a96:	400b      	ands	r3, r1
 8002a98:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2220      	movs	r2, #32
 8002a9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	e000      	b.n	8002ab8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002ab6:	2302      	movs	r3, #2
  }
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3718      	adds	r7, #24
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	80002400 	.word	0x80002400
 8002ac4:	fe00e800 	.word	0xfe00e800

08002ac8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b086      	sub	sp, #24
 8002acc:	af02      	add	r7, sp, #8
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	4608      	mov	r0, r1
 8002ad2:	4611      	mov	r1, r2
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	817b      	strh	r3, [r7, #10]
 8002ada:	460b      	mov	r3, r1
 8002adc:	813b      	strh	r3, [r7, #8]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002ae2:	88fb      	ldrh	r3, [r7, #6]
 8002ae4:	b2da      	uxtb	r2, r3
 8002ae6:	8979      	ldrh	r1, [r7, #10]
 8002ae8:	4b20      	ldr	r3, [pc, #128]	; (8002b6c <I2C_RequestMemoryWrite+0xa4>)
 8002aea:	9300      	str	r3, [sp, #0]
 8002aec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002af0:	68f8      	ldr	r0, [r7, #12]
 8002af2:	f000 fa79 	bl	8002fe8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002af6:	69fa      	ldr	r2, [r7, #28]
 8002af8:	69b9      	ldr	r1, [r7, #24]
 8002afa:	68f8      	ldr	r0, [r7, #12]
 8002afc:	f000 f909 	bl	8002d12 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e02c      	b.n	8002b64 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b0a:	88fb      	ldrh	r3, [r7, #6]
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d105      	bne.n	8002b1c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b10:	893b      	ldrh	r3, [r7, #8]
 8002b12:	b2da      	uxtb	r2, r3
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	629a      	str	r2, [r3, #40]	; 0x28
 8002b1a:	e015      	b.n	8002b48 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002b1c:	893b      	ldrh	r3, [r7, #8]
 8002b1e:	0a1b      	lsrs	r3, r3, #8
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	b2da      	uxtb	r2, r3
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b2a:	69fa      	ldr	r2, [r7, #28]
 8002b2c:	69b9      	ldr	r1, [r7, #24]
 8002b2e:	68f8      	ldr	r0, [r7, #12]
 8002b30:	f000 f8ef 	bl	8002d12 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e012      	b.n	8002b64 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b3e:	893b      	ldrh	r3, [r7, #8]
 8002b40:	b2da      	uxtb	r2, r3
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	9300      	str	r3, [sp, #0]
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	2180      	movs	r1, #128	; 0x80
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f000 f884 	bl	8002c60 <I2C_WaitOnFlagUntilTimeout>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d001      	beq.n	8002b62 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e000      	b.n	8002b64 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002b62:	2300      	movs	r3, #0
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3710      	adds	r7, #16
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	80002000 	.word	0x80002000

08002b70 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b086      	sub	sp, #24
 8002b74:	af02      	add	r7, sp, #8
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	4608      	mov	r0, r1
 8002b7a:	4611      	mov	r1, r2
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	4603      	mov	r3, r0
 8002b80:	817b      	strh	r3, [r7, #10]
 8002b82:	460b      	mov	r3, r1
 8002b84:	813b      	strh	r3, [r7, #8]
 8002b86:	4613      	mov	r3, r2
 8002b88:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002b8a:	88fb      	ldrh	r3, [r7, #6]
 8002b8c:	b2da      	uxtb	r2, r3
 8002b8e:	8979      	ldrh	r1, [r7, #10]
 8002b90:	4b20      	ldr	r3, [pc, #128]	; (8002c14 <I2C_RequestMemoryRead+0xa4>)
 8002b92:	9300      	str	r3, [sp, #0]
 8002b94:	2300      	movs	r3, #0
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	f000 fa26 	bl	8002fe8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b9c:	69fa      	ldr	r2, [r7, #28]
 8002b9e:	69b9      	ldr	r1, [r7, #24]
 8002ba0:	68f8      	ldr	r0, [r7, #12]
 8002ba2:	f000 f8b6 	bl	8002d12 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d001      	beq.n	8002bb0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e02c      	b.n	8002c0a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002bb0:	88fb      	ldrh	r3, [r7, #6]
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d105      	bne.n	8002bc2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002bb6:	893b      	ldrh	r3, [r7, #8]
 8002bb8:	b2da      	uxtb	r2, r3
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	629a      	str	r2, [r3, #40]	; 0x28
 8002bc0:	e015      	b.n	8002bee <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002bc2:	893b      	ldrh	r3, [r7, #8]
 8002bc4:	0a1b      	lsrs	r3, r3, #8
 8002bc6:	b29b      	uxth	r3, r3
 8002bc8:	b2da      	uxtb	r2, r3
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bd0:	69fa      	ldr	r2, [r7, #28]
 8002bd2:	69b9      	ldr	r1, [r7, #24]
 8002bd4:	68f8      	ldr	r0, [r7, #12]
 8002bd6:	f000 f89c 	bl	8002d12 <I2C_WaitOnTXISFlagUntilTimeout>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d001      	beq.n	8002be4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e012      	b.n	8002c0a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002be4:	893b      	ldrh	r3, [r7, #8]
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	9300      	str	r3, [sp, #0]
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	2140      	movs	r1, #64	; 0x40
 8002bf8:	68f8      	ldr	r0, [r7, #12]
 8002bfa:	f000 f831 	bl	8002c60 <I2C_WaitOnFlagUntilTimeout>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d001      	beq.n	8002c08 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e000      	b.n	8002c0a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002c08:	2300      	movs	r3, #0
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3710      	adds	r7, #16
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	80002000 	.word	0x80002000

08002c18 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	699b      	ldr	r3, [r3, #24]
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d103      	bne.n	8002c36 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2200      	movs	r2, #0
 8002c34:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	f003 0301 	and.w	r3, r3, #1
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d007      	beq.n	8002c54 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	699a      	ldr	r2, [r3, #24]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f042 0201 	orr.w	r2, r2, #1
 8002c52:	619a      	str	r2, [r3, #24]
  }
}
 8002c54:	bf00      	nop
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	603b      	str	r3, [r7, #0]
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c70:	e03b      	b.n	8002cea <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c72:	69ba      	ldr	r2, [r7, #24]
 8002c74:	6839      	ldr	r1, [r7, #0]
 8002c76:	68f8      	ldr	r0, [r7, #12]
 8002c78:	f000 f8d6 	bl	8002e28 <I2C_IsErrorOccurred>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e041      	b.n	8002d0a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c8c:	d02d      	beq.n	8002cea <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c8e:	f7ff f81f 	bl	8001cd0 <HAL_GetTick>
 8002c92:	4602      	mov	r2, r0
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	683a      	ldr	r2, [r7, #0]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d302      	bcc.n	8002ca4 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d122      	bne.n	8002cea <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	699a      	ldr	r2, [r3, #24]
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	4013      	ands	r3, r2
 8002cae:	68ba      	ldr	r2, [r7, #8]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	bf0c      	ite	eq
 8002cb4:	2301      	moveq	r3, #1
 8002cb6:	2300      	movne	r3, #0
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	461a      	mov	r2, r3
 8002cbc:	79fb      	ldrb	r3, [r7, #7]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d113      	bne.n	8002cea <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc6:	f043 0220 	orr.w	r2, r3, #32
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2220      	movs	r2, #32
 8002cd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e00f      	b.n	8002d0a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	699a      	ldr	r2, [r3, #24]
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	68ba      	ldr	r2, [r7, #8]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	bf0c      	ite	eq
 8002cfa:	2301      	moveq	r3, #1
 8002cfc:	2300      	movne	r3, #0
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	461a      	mov	r2, r3
 8002d02:	79fb      	ldrb	r3, [r7, #7]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d0b4      	beq.n	8002c72 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3710      	adds	r7, #16
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b084      	sub	sp, #16
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	60f8      	str	r0, [r7, #12]
 8002d1a:	60b9      	str	r1, [r7, #8]
 8002d1c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d1e:	e033      	b.n	8002d88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	68b9      	ldr	r1, [r7, #8]
 8002d24:	68f8      	ldr	r0, [r7, #12]
 8002d26:	f000 f87f 	bl	8002e28 <I2C_IsErrorOccurred>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d001      	beq.n	8002d34 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e031      	b.n	8002d98 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d3a:	d025      	beq.n	8002d88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d3c:	f7fe ffc8 	bl	8001cd0 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	68ba      	ldr	r2, [r7, #8]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d302      	bcc.n	8002d52 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d11a      	bne.n	8002d88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	699b      	ldr	r3, [r3, #24]
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d013      	beq.n	8002d88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d64:	f043 0220 	orr.w	r2, r3, #32
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2220      	movs	r2, #32
 8002d70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e007      	b.n	8002d98 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	699b      	ldr	r3, [r3, #24]
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d1c4      	bne.n	8002d20 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dac:	e02f      	b.n	8002e0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	68b9      	ldr	r1, [r7, #8]
 8002db2:	68f8      	ldr	r0, [r7, #12]
 8002db4:	f000 f838 	bl	8002e28 <I2C_IsErrorOccurred>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e02d      	b.n	8002e1e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dc2:	f7fe ff85 	bl	8001cd0 <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	68ba      	ldr	r2, [r7, #8]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d302      	bcc.n	8002dd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d11a      	bne.n	8002e0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	699b      	ldr	r3, [r3, #24]
 8002dde:	f003 0320 	and.w	r3, r3, #32
 8002de2:	2b20      	cmp	r3, #32
 8002de4:	d013      	beq.n	8002e0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dea:	f043 0220 	orr.w	r2, r3, #32
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2220      	movs	r2, #32
 8002df6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2200      	movs	r2, #0
 8002e06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e007      	b.n	8002e1e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	699b      	ldr	r3, [r3, #24]
 8002e14:	f003 0320 	and.w	r3, r3, #32
 8002e18:	2b20      	cmp	r3, #32
 8002e1a:	d1c8      	bne.n	8002dae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
	...

08002e28 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b08a      	sub	sp, #40	; 0x28
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e34:	2300      	movs	r3, #0
 8002e36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	699b      	ldr	r3, [r3, #24]
 8002e40:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002e42:	2300      	movs	r3, #0
 8002e44:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002e4a:	69bb      	ldr	r3, [r7, #24]
 8002e4c:	f003 0310 	and.w	r3, r3, #16
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d068      	beq.n	8002f26 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2210      	movs	r2, #16
 8002e5a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e5c:	e049      	b.n	8002ef2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e64:	d045      	beq.n	8002ef2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e66:	f7fe ff33 	bl	8001cd0 <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	68ba      	ldr	r2, [r7, #8]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d302      	bcc.n	8002e7c <I2C_IsErrorOccurred+0x54>
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d13a      	bne.n	8002ef2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e86:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002e8e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	699b      	ldr	r3, [r3, #24]
 8002e96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e9e:	d121      	bne.n	8002ee4 <I2C_IsErrorOccurred+0xbc>
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ea6:	d01d      	beq.n	8002ee4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002ea8:	7cfb      	ldrb	r3, [r7, #19]
 8002eaa:	2b20      	cmp	r3, #32
 8002eac:	d01a      	beq.n	8002ee4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	685a      	ldr	r2, [r3, #4]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ebc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002ebe:	f7fe ff07 	bl	8001cd0 <HAL_GetTick>
 8002ec2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ec4:	e00e      	b.n	8002ee4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002ec6:	f7fe ff03 	bl	8001cd0 <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	2b19      	cmp	r3, #25
 8002ed2:	d907      	bls.n	8002ee4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002ed4:	6a3b      	ldr	r3, [r7, #32]
 8002ed6:	f043 0320 	orr.w	r3, r3, #32
 8002eda:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002ee2:	e006      	b.n	8002ef2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	699b      	ldr	r3, [r3, #24]
 8002eea:	f003 0320 	and.w	r3, r3, #32
 8002eee:	2b20      	cmp	r3, #32
 8002ef0:	d1e9      	bne.n	8002ec6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	699b      	ldr	r3, [r3, #24]
 8002ef8:	f003 0320 	and.w	r3, r3, #32
 8002efc:	2b20      	cmp	r3, #32
 8002efe:	d003      	beq.n	8002f08 <I2C_IsErrorOccurred+0xe0>
 8002f00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d0aa      	beq.n	8002e5e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002f08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d103      	bne.n	8002f18 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2220      	movs	r2, #32
 8002f16:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002f18:	6a3b      	ldr	r3, [r7, #32]
 8002f1a:	f043 0304 	orr.w	r3, r3, #4
 8002f1e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	699b      	ldr	r3, [r3, #24]
 8002f2c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002f2e:	69bb      	ldr	r3, [r7, #24]
 8002f30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d00b      	beq.n	8002f50 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002f38:	6a3b      	ldr	r3, [r7, #32]
 8002f3a:	f043 0301 	orr.w	r3, r3, #1
 8002f3e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d00b      	beq.n	8002f72 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002f5a:	6a3b      	ldr	r3, [r7, #32]
 8002f5c:	f043 0308 	orr.w	r3, r3, #8
 8002f60:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f6a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d00b      	beq.n	8002f94 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002f7c:	6a3b      	ldr	r3, [r7, #32]
 8002f7e:	f043 0302 	orr.w	r3, r3, #2
 8002f82:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f8c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002f94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d01c      	beq.n	8002fd6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f7ff fe3b 	bl	8002c18 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	6859      	ldr	r1, [r3, #4]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	4b0d      	ldr	r3, [pc, #52]	; (8002fe4 <I2C_IsErrorOccurred+0x1bc>)
 8002fae:	400b      	ands	r3, r1
 8002fb0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fb6:	6a3b      	ldr	r3, [r7, #32]
 8002fb8:	431a      	orrs	r2, r3
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2220      	movs	r2, #32
 8002fc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002fd6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3728      	adds	r7, #40	; 0x28
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	fe00e800 	.word	0xfe00e800

08002fe8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b087      	sub	sp, #28
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	607b      	str	r3, [r7, #4]
 8002ff2:	460b      	mov	r3, r1
 8002ff4:	817b      	strh	r3, [r7, #10]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ffa:	897b      	ldrh	r3, [r7, #10]
 8002ffc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003000:	7a7b      	ldrb	r3, [r7, #9]
 8003002:	041b      	lsls	r3, r3, #16
 8003004:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003008:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800300e:	6a3b      	ldr	r3, [r7, #32]
 8003010:	4313      	orrs	r3, r2
 8003012:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003016:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	685a      	ldr	r2, [r3, #4]
 800301e:	6a3b      	ldr	r3, [r7, #32]
 8003020:	0d5b      	lsrs	r3, r3, #21
 8003022:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003026:	4b08      	ldr	r3, [pc, #32]	; (8003048 <I2C_TransferConfig+0x60>)
 8003028:	430b      	orrs	r3, r1
 800302a:	43db      	mvns	r3, r3
 800302c:	ea02 0103 	and.w	r1, r2, r3
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	697a      	ldr	r2, [r7, #20]
 8003036:	430a      	orrs	r2, r1
 8003038:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800303a:	bf00      	nop
 800303c:	371c      	adds	r7, #28
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
 8003046:	bf00      	nop
 8003048:	03ff63ff 	.word	0x03ff63ff

0800304c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800305c:	b2db      	uxtb	r3, r3
 800305e:	2b20      	cmp	r3, #32
 8003060:	d138      	bne.n	80030d4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003068:	2b01      	cmp	r3, #1
 800306a:	d101      	bne.n	8003070 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800306c:	2302      	movs	r3, #2
 800306e:	e032      	b.n	80030d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2201      	movs	r2, #1
 8003074:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2224      	movs	r2, #36	; 0x24
 800307c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f022 0201 	bic.w	r2, r2, #1
 800308e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800309e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	6819      	ldr	r1, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	430a      	orrs	r2, r1
 80030ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f042 0201 	orr.w	r2, r2, #1
 80030be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2220      	movs	r2, #32
 80030c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80030d0:	2300      	movs	r3, #0
 80030d2:	e000      	b.n	80030d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80030d4:	2302      	movs	r3, #2
  }
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	370c      	adds	r7, #12
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr

080030e2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80030e2:	b480      	push	{r7}
 80030e4:	b085      	sub	sp, #20
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
 80030ea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	2b20      	cmp	r3, #32
 80030f6:	d139      	bne.n	800316c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d101      	bne.n	8003106 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003102:	2302      	movs	r3, #2
 8003104:	e033      	b.n	800316e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2201      	movs	r2, #1
 800310a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2224      	movs	r2, #36	; 0x24
 8003112:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f022 0201 	bic.w	r2, r2, #1
 8003124:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003134:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	021b      	lsls	r3, r3, #8
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	4313      	orrs	r3, r2
 800313e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	68fa      	ldr	r2, [r7, #12]
 8003146:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f042 0201 	orr.w	r2, r2, #1
 8003156:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2220      	movs	r2, #32
 800315c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003168:	2300      	movs	r3, #0
 800316a:	e000      	b.n	800316e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800316c:	2302      	movs	r3, #2
  }
}
 800316e:	4618      	mov	r0, r3
 8003170:	3714      	adds	r7, #20
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr

0800317a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800317a:	b580      	push	{r7, lr}
 800317c:	b086      	sub	sp, #24
 800317e:	af02      	add	r7, sp, #8
 8003180:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d101      	bne.n	800318c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e101      	b.n	8003390 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 8003192:	b2db      	uxtb	r3, r3
 8003194:	2b00      	cmp	r3, #0
 8003196:	d106      	bne.n	80031a6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f7fe fbdd 	bl	8001960 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2203      	movs	r2, #3
 80031aa:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f002 fb99 	bl	80058f0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6818      	ldr	r0, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	7c1a      	ldrb	r2, [r3, #16]
 80031c6:	f88d 2000 	strb.w	r2, [sp]
 80031ca:	3304      	adds	r3, #4
 80031cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031ce:	f002 fb62 	bl	8005896 <USB_CoreInit>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d005      	beq.n	80031e4 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2202      	movs	r2, #2
 80031dc:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e0d5      	b.n	8003390 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	2100      	movs	r1, #0
 80031ea:	4618      	mov	r0, r3
 80031ec:	f002 fb91 	bl	8005912 <USB_SetCurrentMode>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d005      	beq.n	8003202 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2202      	movs	r2, #2
 80031fa:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e0c6      	b.n	8003390 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003202:	2300      	movs	r3, #0
 8003204:	73fb      	strb	r3, [r7, #15]
 8003206:	e04a      	b.n	800329e <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003208:	7bfa      	ldrb	r2, [r7, #15]
 800320a:	6879      	ldr	r1, [r7, #4]
 800320c:	4613      	mov	r3, r2
 800320e:	00db      	lsls	r3, r3, #3
 8003210:	4413      	add	r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	440b      	add	r3, r1
 8003216:	3315      	adds	r3, #21
 8003218:	2201      	movs	r2, #1
 800321a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800321c:	7bfa      	ldrb	r2, [r7, #15]
 800321e:	6879      	ldr	r1, [r7, #4]
 8003220:	4613      	mov	r3, r2
 8003222:	00db      	lsls	r3, r3, #3
 8003224:	4413      	add	r3, r2
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	440b      	add	r3, r1
 800322a:	3314      	adds	r3, #20
 800322c:	7bfa      	ldrb	r2, [r7, #15]
 800322e:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003230:	7bfa      	ldrb	r2, [r7, #15]
 8003232:	7bfb      	ldrb	r3, [r7, #15]
 8003234:	b298      	uxth	r0, r3
 8003236:	6879      	ldr	r1, [r7, #4]
 8003238:	4613      	mov	r3, r2
 800323a:	00db      	lsls	r3, r3, #3
 800323c:	4413      	add	r3, r2
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	440b      	add	r3, r1
 8003242:	332e      	adds	r3, #46	; 0x2e
 8003244:	4602      	mov	r2, r0
 8003246:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003248:	7bfa      	ldrb	r2, [r7, #15]
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	4613      	mov	r3, r2
 800324e:	00db      	lsls	r3, r3, #3
 8003250:	4413      	add	r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	440b      	add	r3, r1
 8003256:	3318      	adds	r3, #24
 8003258:	2200      	movs	r2, #0
 800325a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800325c:	7bfa      	ldrb	r2, [r7, #15]
 800325e:	6879      	ldr	r1, [r7, #4]
 8003260:	4613      	mov	r3, r2
 8003262:	00db      	lsls	r3, r3, #3
 8003264:	4413      	add	r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	440b      	add	r3, r1
 800326a:	331c      	adds	r3, #28
 800326c:	2200      	movs	r2, #0
 800326e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003270:	7bfa      	ldrb	r2, [r7, #15]
 8003272:	6879      	ldr	r1, [r7, #4]
 8003274:	4613      	mov	r3, r2
 8003276:	00db      	lsls	r3, r3, #3
 8003278:	4413      	add	r3, r2
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	440b      	add	r3, r1
 800327e:	3320      	adds	r3, #32
 8003280:	2200      	movs	r2, #0
 8003282:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003284:	7bfa      	ldrb	r2, [r7, #15]
 8003286:	6879      	ldr	r1, [r7, #4]
 8003288:	4613      	mov	r3, r2
 800328a:	00db      	lsls	r3, r3, #3
 800328c:	4413      	add	r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	440b      	add	r3, r1
 8003292:	3324      	adds	r3, #36	; 0x24
 8003294:	2200      	movs	r2, #0
 8003296:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003298:	7bfb      	ldrb	r3, [r7, #15]
 800329a:	3301      	adds	r3, #1
 800329c:	73fb      	strb	r3, [r7, #15]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	791b      	ldrb	r3, [r3, #4]
 80032a2:	7bfa      	ldrb	r2, [r7, #15]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d3af      	bcc.n	8003208 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032a8:	2300      	movs	r3, #0
 80032aa:	73fb      	strb	r3, [r7, #15]
 80032ac:	e044      	b.n	8003338 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80032ae:	7bfa      	ldrb	r2, [r7, #15]
 80032b0:	6879      	ldr	r1, [r7, #4]
 80032b2:	4613      	mov	r3, r2
 80032b4:	00db      	lsls	r3, r3, #3
 80032b6:	4413      	add	r3, r2
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	440b      	add	r3, r1
 80032bc:	f203 2355 	addw	r3, r3, #597	; 0x255
 80032c0:	2200      	movs	r2, #0
 80032c2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80032c4:	7bfa      	ldrb	r2, [r7, #15]
 80032c6:	6879      	ldr	r1, [r7, #4]
 80032c8:	4613      	mov	r3, r2
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	4413      	add	r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	440b      	add	r3, r1
 80032d2:	f503 7315 	add.w	r3, r3, #596	; 0x254
 80032d6:	7bfa      	ldrb	r2, [r7, #15]
 80032d8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80032da:	7bfa      	ldrb	r2, [r7, #15]
 80032dc:	6879      	ldr	r1, [r7, #4]
 80032de:	4613      	mov	r3, r2
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	4413      	add	r3, r2
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	440b      	add	r3, r1
 80032e8:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80032ec:	2200      	movs	r2, #0
 80032ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80032f0:	7bfa      	ldrb	r2, [r7, #15]
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	4613      	mov	r3, r2
 80032f6:	00db      	lsls	r3, r3, #3
 80032f8:	4413      	add	r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003306:	7bfa      	ldrb	r2, [r7, #15]
 8003308:	6879      	ldr	r1, [r7, #4]
 800330a:	4613      	mov	r3, r2
 800330c:	00db      	lsls	r3, r3, #3
 800330e:	4413      	add	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	440b      	add	r3, r1
 8003314:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8003318:	2200      	movs	r2, #0
 800331a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800331c:	7bfa      	ldrb	r2, [r7, #15]
 800331e:	6879      	ldr	r1, [r7, #4]
 8003320:	4613      	mov	r3, r2
 8003322:	00db      	lsls	r3, r3, #3
 8003324:	4413      	add	r3, r2
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	440b      	add	r3, r1
 800332a:	f503 7319 	add.w	r3, r3, #612	; 0x264
 800332e:	2200      	movs	r2, #0
 8003330:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003332:	7bfb      	ldrb	r3, [r7, #15]
 8003334:	3301      	adds	r3, #1
 8003336:	73fb      	strb	r3, [r7, #15]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	791b      	ldrb	r3, [r3, #4]
 800333c:	7bfa      	ldrb	r2, [r7, #15]
 800333e:	429a      	cmp	r2, r3
 8003340:	d3b5      	bcc.n	80032ae <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6818      	ldr	r0, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	7c1a      	ldrb	r2, [r3, #16]
 800334a:	f88d 2000 	strb.w	r2, [sp]
 800334e:	3304      	adds	r3, #4
 8003350:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003352:	f002 fb2b 	bl	80059ac <USB_DevInit>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d005      	beq.n	8003368 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2202      	movs	r2, #2
 8003360:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e013      	b.n	8003390 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2201      	movs	r2, #1
 8003372:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	7b1b      	ldrb	r3, [r3, #12]
 800337a:	2b01      	cmp	r3, #1
 800337c:	d102      	bne.n	8003384 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	f000 f80a 	bl	8003398 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4618      	mov	r0, r3
 800338a:	f002 fcd0 	bl	8005d2e <USB_DevDisconnect>

  return HAL_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	3710      	adds	r7, #16
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003398:	b480      	push	{r7}
 800339a:	b085      	sub	sp, #20
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f8c3 24d8 	str.w	r2, [r3, #1240]	; 0x4d8
  hpcd->LPM_State = LPM_L0;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	699b      	ldr	r3, [r3, #24]
 80033ba:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033ca:	f043 0303 	orr.w	r3, r3, #3
 80033ce:	68fa      	ldr	r2, [r7, #12]
 80033d0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3714      	adds	r7, #20
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80033e0:	b480      	push	{r7}
 80033e2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033e4:	4b05      	ldr	r3, [pc, #20]	; (80033fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a04      	ldr	r2, [pc, #16]	; (80033fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80033ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033ee:	6013      	str	r3, [r2, #0]
}
 80033f0:	bf00      	nop
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	40007000 	.word	0x40007000

08003400 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003400:	b480      	push	{r7}
 8003402:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003404:	4b04      	ldr	r3, [pc, #16]	; (8003418 <HAL_PWREx_GetVoltageRange+0x18>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800340c:	4618      	mov	r0, r3
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	40007000 	.word	0x40007000

0800341c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800341c:	b480      	push	{r7}
 800341e:	b085      	sub	sp, #20
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800342a:	d130      	bne.n	800348e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800342c:	4b23      	ldr	r3, [pc, #140]	; (80034bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003434:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003438:	d038      	beq.n	80034ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800343a:	4b20      	ldr	r3, [pc, #128]	; (80034bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003442:	4a1e      	ldr	r2, [pc, #120]	; (80034bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003444:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003448:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800344a:	4b1d      	ldr	r3, [pc, #116]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2232      	movs	r2, #50	; 0x32
 8003450:	fb02 f303 	mul.w	r3, r2, r3
 8003454:	4a1b      	ldr	r2, [pc, #108]	; (80034c4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003456:	fba2 2303 	umull	r2, r3, r2, r3
 800345a:	0c9b      	lsrs	r3, r3, #18
 800345c:	3301      	adds	r3, #1
 800345e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003460:	e002      	b.n	8003468 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	3b01      	subs	r3, #1
 8003466:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003468:	4b14      	ldr	r3, [pc, #80]	; (80034bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800346a:	695b      	ldr	r3, [r3, #20]
 800346c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003470:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003474:	d102      	bne.n	800347c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d1f2      	bne.n	8003462 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800347c:	4b0f      	ldr	r3, [pc, #60]	; (80034bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800347e:	695b      	ldr	r3, [r3, #20]
 8003480:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003484:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003488:	d110      	bne.n	80034ac <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e00f      	b.n	80034ae <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800348e:	4b0b      	ldr	r3, [pc, #44]	; (80034bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003496:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800349a:	d007      	beq.n	80034ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800349c:	4b07      	ldr	r3, [pc, #28]	; (80034bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80034a4:	4a05      	ldr	r2, [pc, #20]	; (80034bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034aa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80034ac:	2300      	movs	r3, #0
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3714      	adds	r7, #20
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	40007000 	.word	0x40007000
 80034c0:	20000000 	.word	0x20000000
 80034c4:	431bde83 	.word	0x431bde83

080034c8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80034cc:	4b05      	ldr	r3, [pc, #20]	; (80034e4 <HAL_PWREx_EnableVddUSB+0x1c>)
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	4a04      	ldr	r2, [pc, #16]	; (80034e4 <HAL_PWREx_EnableVddUSB+0x1c>)
 80034d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034d6:	6053      	str	r3, [r2, #4]
}
 80034d8:	bf00      	nop
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	40007000 	.word	0x40007000

080034e8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b086      	sub	sp, #24
 80034ec:	af02      	add	r7, sp, #8
 80034ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80034f0:	f7fe fbee 	bl	8001cd0 <HAL_GetTick>
 80034f4:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d101      	bne.n	8003500 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e063      	b.n	80035c8 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003506:	b2db      	uxtb	r3, r3
 8003508:	2b00      	cmp	r3, #0
 800350a:	d10b      	bne.n	8003524 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f7fe f8f7 	bl	8001708 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800351a:	f241 3188 	movw	r1, #5000	; 0x1388
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f000 f858 	bl	80035d4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	3b01      	subs	r3, #1
 8003534:	021a      	lsls	r2, r3, #8
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	430a      	orrs	r2, r1
 800353c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003542:	9300      	str	r3, [sp, #0]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2200      	movs	r2, #0
 8003548:	2120      	movs	r1, #32
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 f850 	bl	80035f0 <QSPI_WaitFlagStateUntilTimeout>
 8003550:	4603      	mov	r3, r0
 8003552:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003554:	7afb      	ldrb	r3, [r7, #11]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d131      	bne.n	80035be <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003564:	f023 0310 	bic.w	r3, r3, #16
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	6852      	ldr	r2, [r2, #4]
 800356c:	0611      	lsls	r1, r2, #24
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	68d2      	ldr	r2, [r2, #12]
 8003572:	4311      	orrs	r1, r2
 8003574:	687a      	ldr	r2, [r7, #4]
 8003576:	6812      	ldr	r2, [r2, #0]
 8003578:	430b      	orrs	r3, r1
 800357a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	4b13      	ldr	r3, [pc, #76]	; (80035d0 <HAL_QSPI_Init+0xe8>)
 8003584:	4013      	ands	r3, r2
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	6912      	ldr	r2, [r2, #16]
 800358a:	0411      	lsls	r1, r2, #16
 800358c:	687a      	ldr	r2, [r7, #4]
 800358e:	6952      	ldr	r2, [r2, #20]
 8003590:	4311      	orrs	r1, r2
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	6992      	ldr	r2, [r2, #24]
 8003596:	4311      	orrs	r1, r2
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	6812      	ldr	r2, [r2, #0]
 800359c:	430b      	orrs	r3, r1
 800359e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f042 0201 	orr.w	r2, r2, #1
 80035ae:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 80035c6:	7afb      	ldrb	r3, [r7, #11]
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3710      	adds	r7, #16
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	ffe0f8fe 	.word	0xffe0f8fe

080035d4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	603b      	str	r3, [r7, #0]
 80035fc:	4613      	mov	r3, r2
 80035fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003600:	e01a      	b.n	8003638 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003602:	69bb      	ldr	r3, [r7, #24]
 8003604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003608:	d016      	beq.n	8003638 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800360a:	f7fe fb61 	bl	8001cd0 <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	69ba      	ldr	r2, [r7, #24]
 8003616:	429a      	cmp	r2, r3
 8003618:	d302      	bcc.n	8003620 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800361a:	69bb      	ldr	r3, [r7, #24]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d10b      	bne.n	8003638 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2204      	movs	r2, #4
 8003624:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800362c:	f043 0201 	orr.w	r2, r3, #1
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e00e      	b.n	8003656 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689a      	ldr	r2, [r3, #8]
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	4013      	ands	r3, r2
 8003642:	2b00      	cmp	r3, #0
 8003644:	bf14      	ite	ne
 8003646:	2301      	movne	r3, #1
 8003648:	2300      	moveq	r3, #0
 800364a:	b2db      	uxtb	r3, r3
 800364c:	461a      	mov	r2, r3
 800364e:	79fb      	ldrb	r3, [r7, #7]
 8003650:	429a      	cmp	r2, r3
 8003652:	d1d6      	bne.n	8003602 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
	...

08003660 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b088      	sub	sp, #32
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d101      	bne.n	8003672 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e3ca      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003672:	4b97      	ldr	r3, [pc, #604]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	f003 030c 	and.w	r3, r3, #12
 800367a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800367c:	4b94      	ldr	r3, [pc, #592]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	f003 0303 	and.w	r3, r3, #3
 8003684:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0310 	and.w	r3, r3, #16
 800368e:	2b00      	cmp	r3, #0
 8003690:	f000 80e4 	beq.w	800385c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d007      	beq.n	80036aa <HAL_RCC_OscConfig+0x4a>
 800369a:	69bb      	ldr	r3, [r7, #24]
 800369c:	2b0c      	cmp	r3, #12
 800369e:	f040 808b 	bne.w	80037b8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	f040 8087 	bne.w	80037b8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80036aa:	4b89      	ldr	r3, [pc, #548]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0302 	and.w	r3, r3, #2
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d005      	beq.n	80036c2 <HAL_RCC_OscConfig+0x62>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	699b      	ldr	r3, [r3, #24]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d101      	bne.n	80036c2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e3a2      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a1a      	ldr	r2, [r3, #32]
 80036c6:	4b82      	ldr	r3, [pc, #520]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0308 	and.w	r3, r3, #8
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d004      	beq.n	80036dc <HAL_RCC_OscConfig+0x7c>
 80036d2:	4b7f      	ldr	r3, [pc, #508]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80036da:	e005      	b.n	80036e8 <HAL_RCC_OscConfig+0x88>
 80036dc:	4b7c      	ldr	r3, [pc, #496]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 80036de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036e2:	091b      	lsrs	r3, r3, #4
 80036e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d223      	bcs.n	8003734 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a1b      	ldr	r3, [r3, #32]
 80036f0:	4618      	mov	r0, r3
 80036f2:	f000 fd55 	bl	80041a0 <RCC_SetFlashLatencyFromMSIRange>
 80036f6:	4603      	mov	r3, r0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d001      	beq.n	8003700 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e383      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003700:	4b73      	ldr	r3, [pc, #460]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a72      	ldr	r2, [pc, #456]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 8003706:	f043 0308 	orr.w	r3, r3, #8
 800370a:	6013      	str	r3, [r2, #0]
 800370c:	4b70      	ldr	r3, [pc, #448]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a1b      	ldr	r3, [r3, #32]
 8003718:	496d      	ldr	r1, [pc, #436]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 800371a:	4313      	orrs	r3, r2
 800371c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800371e:	4b6c      	ldr	r3, [pc, #432]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	69db      	ldr	r3, [r3, #28]
 800372a:	021b      	lsls	r3, r3, #8
 800372c:	4968      	ldr	r1, [pc, #416]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 800372e:	4313      	orrs	r3, r2
 8003730:	604b      	str	r3, [r1, #4]
 8003732:	e025      	b.n	8003780 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003734:	4b66      	ldr	r3, [pc, #408]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a65      	ldr	r2, [pc, #404]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 800373a:	f043 0308 	orr.w	r3, r3, #8
 800373e:	6013      	str	r3, [r2, #0]
 8003740:	4b63      	ldr	r3, [pc, #396]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a1b      	ldr	r3, [r3, #32]
 800374c:	4960      	ldr	r1, [pc, #384]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 800374e:	4313      	orrs	r3, r2
 8003750:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003752:	4b5f      	ldr	r3, [pc, #380]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	69db      	ldr	r3, [r3, #28]
 800375e:	021b      	lsls	r3, r3, #8
 8003760:	495b      	ldr	r1, [pc, #364]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 8003762:	4313      	orrs	r3, r2
 8003764:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d109      	bne.n	8003780 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	4618      	mov	r0, r3
 8003772:	f000 fd15 	bl	80041a0 <RCC_SetFlashLatencyFromMSIRange>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d001      	beq.n	8003780 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e343      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003780:	f000 fc4a 	bl	8004018 <HAL_RCC_GetSysClockFreq>
 8003784:	4602      	mov	r2, r0
 8003786:	4b52      	ldr	r3, [pc, #328]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	091b      	lsrs	r3, r3, #4
 800378c:	f003 030f 	and.w	r3, r3, #15
 8003790:	4950      	ldr	r1, [pc, #320]	; (80038d4 <HAL_RCC_OscConfig+0x274>)
 8003792:	5ccb      	ldrb	r3, [r1, r3]
 8003794:	f003 031f 	and.w	r3, r3, #31
 8003798:	fa22 f303 	lsr.w	r3, r2, r3
 800379c:	4a4e      	ldr	r2, [pc, #312]	; (80038d8 <HAL_RCC_OscConfig+0x278>)
 800379e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80037a0:	4b4e      	ldr	r3, [pc, #312]	; (80038dc <HAL_RCC_OscConfig+0x27c>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7fe fa43 	bl	8001c30 <HAL_InitTick>
 80037aa:	4603      	mov	r3, r0
 80037ac:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80037ae:	7bfb      	ldrb	r3, [r7, #15]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d052      	beq.n	800385a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80037b4:	7bfb      	ldrb	r3, [r7, #15]
 80037b6:	e327      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	699b      	ldr	r3, [r3, #24]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d032      	beq.n	8003826 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80037c0:	4b43      	ldr	r3, [pc, #268]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a42      	ldr	r2, [pc, #264]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 80037c6:	f043 0301 	orr.w	r3, r3, #1
 80037ca:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037cc:	f7fe fa80 	bl	8001cd0 <HAL_GetTick>
 80037d0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037d2:	e008      	b.n	80037e6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037d4:	f7fe fa7c 	bl	8001cd0 <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d901      	bls.n	80037e6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	e310      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037e6:	4b3a      	ldr	r3, [pc, #232]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d0f0      	beq.n	80037d4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037f2:	4b37      	ldr	r3, [pc, #220]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a36      	ldr	r2, [pc, #216]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 80037f8:	f043 0308 	orr.w	r3, r3, #8
 80037fc:	6013      	str	r3, [r2, #0]
 80037fe:	4b34      	ldr	r3, [pc, #208]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a1b      	ldr	r3, [r3, #32]
 800380a:	4931      	ldr	r1, [pc, #196]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 800380c:	4313      	orrs	r3, r2
 800380e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003810:	4b2f      	ldr	r3, [pc, #188]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	69db      	ldr	r3, [r3, #28]
 800381c:	021b      	lsls	r3, r3, #8
 800381e:	492c      	ldr	r1, [pc, #176]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 8003820:	4313      	orrs	r3, r2
 8003822:	604b      	str	r3, [r1, #4]
 8003824:	e01a      	b.n	800385c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003826:	4b2a      	ldr	r3, [pc, #168]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a29      	ldr	r2, [pc, #164]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 800382c:	f023 0301 	bic.w	r3, r3, #1
 8003830:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003832:	f7fe fa4d 	bl	8001cd0 <HAL_GetTick>
 8003836:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003838:	e008      	b.n	800384c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800383a:	f7fe fa49 	bl	8001cd0 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	2b02      	cmp	r3, #2
 8003846:	d901      	bls.n	800384c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e2dd      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800384c:	4b20      	ldr	r3, [pc, #128]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0302 	and.w	r3, r3, #2
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1f0      	bne.n	800383a <HAL_RCC_OscConfig+0x1da>
 8003858:	e000      	b.n	800385c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800385a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0301 	and.w	r3, r3, #1
 8003864:	2b00      	cmp	r3, #0
 8003866:	d074      	beq.n	8003952 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	2b08      	cmp	r3, #8
 800386c:	d005      	beq.n	800387a <HAL_RCC_OscConfig+0x21a>
 800386e:	69bb      	ldr	r3, [r7, #24]
 8003870:	2b0c      	cmp	r3, #12
 8003872:	d10e      	bne.n	8003892 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	2b03      	cmp	r3, #3
 8003878:	d10b      	bne.n	8003892 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800387a:	4b15      	ldr	r3, [pc, #84]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d064      	beq.n	8003950 <HAL_RCC_OscConfig+0x2f0>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d160      	bne.n	8003950 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e2ba      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800389a:	d106      	bne.n	80038aa <HAL_RCC_OscConfig+0x24a>
 800389c:	4b0c      	ldr	r3, [pc, #48]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a0b      	ldr	r2, [pc, #44]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 80038a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038a6:	6013      	str	r3, [r2, #0]
 80038a8:	e026      	b.n	80038f8 <HAL_RCC_OscConfig+0x298>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038b2:	d115      	bne.n	80038e0 <HAL_RCC_OscConfig+0x280>
 80038b4:	4b06      	ldr	r3, [pc, #24]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a05      	ldr	r2, [pc, #20]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 80038ba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038be:	6013      	str	r3, [r2, #0]
 80038c0:	4b03      	ldr	r3, [pc, #12]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a02      	ldr	r2, [pc, #8]	; (80038d0 <HAL_RCC_OscConfig+0x270>)
 80038c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038ca:	6013      	str	r3, [r2, #0]
 80038cc:	e014      	b.n	80038f8 <HAL_RCC_OscConfig+0x298>
 80038ce:	bf00      	nop
 80038d0:	40021000 	.word	0x40021000
 80038d4:	080068cc 	.word	0x080068cc
 80038d8:	20000000 	.word	0x20000000
 80038dc:	20000004 	.word	0x20000004
 80038e0:	4ba0      	ldr	r3, [pc, #640]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a9f      	ldr	r2, [pc, #636]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 80038e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038ea:	6013      	str	r3, [r2, #0]
 80038ec:	4b9d      	ldr	r3, [pc, #628]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a9c      	ldr	r2, [pc, #624]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 80038f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d013      	beq.n	8003928 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003900:	f7fe f9e6 	bl	8001cd0 <HAL_GetTick>
 8003904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003906:	e008      	b.n	800391a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003908:	f7fe f9e2 	bl	8001cd0 <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	2b64      	cmp	r3, #100	; 0x64
 8003914:	d901      	bls.n	800391a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e276      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800391a:	4b92      	ldr	r3, [pc, #584]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d0f0      	beq.n	8003908 <HAL_RCC_OscConfig+0x2a8>
 8003926:	e014      	b.n	8003952 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003928:	f7fe f9d2 	bl	8001cd0 <HAL_GetTick>
 800392c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800392e:	e008      	b.n	8003942 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003930:	f7fe f9ce 	bl	8001cd0 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b64      	cmp	r3, #100	; 0x64
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e262      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003942:	4b88      	ldr	r3, [pc, #544]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1f0      	bne.n	8003930 <HAL_RCC_OscConfig+0x2d0>
 800394e:	e000      	b.n	8003952 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003950:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d060      	beq.n	8003a20 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800395e:	69bb      	ldr	r3, [r7, #24]
 8003960:	2b04      	cmp	r3, #4
 8003962:	d005      	beq.n	8003970 <HAL_RCC_OscConfig+0x310>
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	2b0c      	cmp	r3, #12
 8003968:	d119      	bne.n	800399e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	2b02      	cmp	r3, #2
 800396e:	d116      	bne.n	800399e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003970:	4b7c      	ldr	r3, [pc, #496]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003978:	2b00      	cmp	r3, #0
 800397a:	d005      	beq.n	8003988 <HAL_RCC_OscConfig+0x328>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d101      	bne.n	8003988 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e23f      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003988:	4b76      	ldr	r3, [pc, #472]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	061b      	lsls	r3, r3, #24
 8003996:	4973      	ldr	r1, [pc, #460]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003998:	4313      	orrs	r3, r2
 800399a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800399c:	e040      	b.n	8003a20 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d023      	beq.n	80039ee <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039a6:	4b6f      	ldr	r3, [pc, #444]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a6e      	ldr	r2, [pc, #440]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 80039ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b2:	f7fe f98d 	bl	8001cd0 <HAL_GetTick>
 80039b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039b8:	e008      	b.n	80039cc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039ba:	f7fe f989 	bl	8001cd0 <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d901      	bls.n	80039cc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e21d      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039cc:	4b65      	ldr	r3, [pc, #404]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d0f0      	beq.n	80039ba <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039d8:	4b62      	ldr	r3, [pc, #392]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	691b      	ldr	r3, [r3, #16]
 80039e4:	061b      	lsls	r3, r3, #24
 80039e6:	495f      	ldr	r1, [pc, #380]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 80039e8:	4313      	orrs	r3, r2
 80039ea:	604b      	str	r3, [r1, #4]
 80039ec:	e018      	b.n	8003a20 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039ee:	4b5d      	ldr	r3, [pc, #372]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a5c      	ldr	r2, [pc, #368]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 80039f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80039f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039fa:	f7fe f969 	bl	8001cd0 <HAL_GetTick>
 80039fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a00:	e008      	b.n	8003a14 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a02:	f7fe f965 	bl	8001cd0 <HAL_GetTick>
 8003a06:	4602      	mov	r2, r0
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	1ad3      	subs	r3, r2, r3
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d901      	bls.n	8003a14 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003a10:	2303      	movs	r3, #3
 8003a12:	e1f9      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a14:	4b53      	ldr	r3, [pc, #332]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d1f0      	bne.n	8003a02 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0308 	and.w	r3, r3, #8
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d03c      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	695b      	ldr	r3, [r3, #20]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d01c      	beq.n	8003a6e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a34:	4b4b      	ldr	r3, [pc, #300]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003a36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a3a:	4a4a      	ldr	r2, [pc, #296]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003a3c:	f043 0301 	orr.w	r3, r3, #1
 8003a40:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a44:	f7fe f944 	bl	8001cd0 <HAL_GetTick>
 8003a48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a4a:	e008      	b.n	8003a5e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a4c:	f7fe f940 	bl	8001cd0 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d901      	bls.n	8003a5e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e1d4      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a5e:	4b41      	ldr	r3, [pc, #260]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003a60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a64:	f003 0302 	and.w	r3, r3, #2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d0ef      	beq.n	8003a4c <HAL_RCC_OscConfig+0x3ec>
 8003a6c:	e01b      	b.n	8003aa6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a6e:	4b3d      	ldr	r3, [pc, #244]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003a70:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a74:	4a3b      	ldr	r2, [pc, #236]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003a76:	f023 0301 	bic.w	r3, r3, #1
 8003a7a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a7e:	f7fe f927 	bl	8001cd0 <HAL_GetTick>
 8003a82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a84:	e008      	b.n	8003a98 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a86:	f7fe f923 	bl	8001cd0 <HAL_GetTick>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d901      	bls.n	8003a98 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003a94:	2303      	movs	r3, #3
 8003a96:	e1b7      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a98:	4b32      	ldr	r3, [pc, #200]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003a9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1ef      	bne.n	8003a86 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0304 	and.w	r3, r3, #4
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	f000 80a6 	beq.w	8003c00 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003ab8:	4b2a      	ldr	r3, [pc, #168]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003aba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003abc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d10d      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ac4:	4b27      	ldr	r3, [pc, #156]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003ac6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ac8:	4a26      	ldr	r2, [pc, #152]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003aca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ace:	6593      	str	r3, [r2, #88]	; 0x58
 8003ad0:	4b24      	ldr	r3, [pc, #144]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003ad2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ad4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ad8:	60bb      	str	r3, [r7, #8]
 8003ada:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003adc:	2301      	movs	r3, #1
 8003ade:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ae0:	4b21      	ldr	r3, [pc, #132]	; (8003b68 <HAL_RCC_OscConfig+0x508>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d118      	bne.n	8003b1e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003aec:	4b1e      	ldr	r3, [pc, #120]	; (8003b68 <HAL_RCC_OscConfig+0x508>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a1d      	ldr	r2, [pc, #116]	; (8003b68 <HAL_RCC_OscConfig+0x508>)
 8003af2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003af6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003af8:	f7fe f8ea 	bl	8001cd0 <HAL_GetTick>
 8003afc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003afe:	e008      	b.n	8003b12 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b00:	f7fe f8e6 	bl	8001cd0 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d901      	bls.n	8003b12 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	e17a      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b12:	4b15      	ldr	r3, [pc, #84]	; (8003b68 <HAL_RCC_OscConfig+0x508>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d0f0      	beq.n	8003b00 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d108      	bne.n	8003b38 <HAL_RCC_OscConfig+0x4d8>
 8003b26:	4b0f      	ldr	r3, [pc, #60]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003b28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b2c:	4a0d      	ldr	r2, [pc, #52]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003b2e:	f043 0301 	orr.w	r3, r3, #1
 8003b32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b36:	e029      	b.n	8003b8c <HAL_RCC_OscConfig+0x52c>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	2b05      	cmp	r3, #5
 8003b3e:	d115      	bne.n	8003b6c <HAL_RCC_OscConfig+0x50c>
 8003b40:	4b08      	ldr	r3, [pc, #32]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b46:	4a07      	ldr	r2, [pc, #28]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003b48:	f043 0304 	orr.w	r3, r3, #4
 8003b4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b50:	4b04      	ldr	r3, [pc, #16]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b56:	4a03      	ldr	r2, [pc, #12]	; (8003b64 <HAL_RCC_OscConfig+0x504>)
 8003b58:	f043 0301 	orr.w	r3, r3, #1
 8003b5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b60:	e014      	b.n	8003b8c <HAL_RCC_OscConfig+0x52c>
 8003b62:	bf00      	nop
 8003b64:	40021000 	.word	0x40021000
 8003b68:	40007000 	.word	0x40007000
 8003b6c:	4b9c      	ldr	r3, [pc, #624]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b72:	4a9b      	ldr	r2, [pc, #620]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003b74:	f023 0301 	bic.w	r3, r3, #1
 8003b78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b7c:	4b98      	ldr	r3, [pc, #608]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b82:	4a97      	ldr	r2, [pc, #604]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003b84:	f023 0304 	bic.w	r3, r3, #4
 8003b88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d016      	beq.n	8003bc2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b94:	f7fe f89c 	bl	8001cd0 <HAL_GetTick>
 8003b98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b9a:	e00a      	b.n	8003bb2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b9c:	f7fe f898 	bl	8001cd0 <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e12a      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bb2:	4b8b      	ldr	r3, [pc, #556]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bb8:	f003 0302 	and.w	r3, r3, #2
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d0ed      	beq.n	8003b9c <HAL_RCC_OscConfig+0x53c>
 8003bc0:	e015      	b.n	8003bee <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc2:	f7fe f885 	bl	8001cd0 <HAL_GetTick>
 8003bc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bc8:	e00a      	b.n	8003be0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bca:	f7fe f881 	bl	8001cd0 <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d901      	bls.n	8003be0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e113      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003be0:	4b7f      	ldr	r3, [pc, #508]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003be6:	f003 0302 	and.w	r3, r3, #2
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d1ed      	bne.n	8003bca <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003bee:	7ffb      	ldrb	r3, [r7, #31]
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d105      	bne.n	8003c00 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bf4:	4b7a      	ldr	r3, [pc, #488]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bf8:	4a79      	ldr	r2, [pc, #484]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003bfa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bfe:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	f000 80fe 	beq.w	8003e06 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	f040 80d0 	bne.w	8003db4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003c14:	4b72      	ldr	r3, [pc, #456]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	f003 0203 	and.w	r2, r3, #3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d130      	bne.n	8003c8a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c32:	3b01      	subs	r3, #1
 8003c34:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d127      	bne.n	8003c8a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c44:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c46:	429a      	cmp	r2, r3
 8003c48:	d11f      	bne.n	8003c8a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003c54:	2a07      	cmp	r2, #7
 8003c56:	bf14      	ite	ne
 8003c58:	2201      	movne	r2, #1
 8003c5a:	2200      	moveq	r2, #0
 8003c5c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d113      	bne.n	8003c8a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c6c:	085b      	lsrs	r3, r3, #1
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d109      	bne.n	8003c8a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c80:	085b      	lsrs	r3, r3, #1
 8003c82:	3b01      	subs	r3, #1
 8003c84:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d06e      	beq.n	8003d68 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	2b0c      	cmp	r3, #12
 8003c8e:	d069      	beq.n	8003d64 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003c90:	4b53      	ldr	r3, [pc, #332]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d105      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003c9c:	4b50      	ldr	r3, [pc, #320]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d001      	beq.n	8003cac <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e0ad      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003cac:	4b4c      	ldr	r3, [pc, #304]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a4b      	ldr	r2, [pc, #300]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003cb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003cb6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003cb8:	f7fe f80a 	bl	8001cd0 <HAL_GetTick>
 8003cbc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cbe:	e008      	b.n	8003cd2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cc0:	f7fe f806 	bl	8001cd0 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e09a      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cd2:	4b43      	ldr	r3, [pc, #268]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d1f0      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cde:	4b40      	ldr	r3, [pc, #256]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003ce0:	68da      	ldr	r2, [r3, #12]
 8003ce2:	4b40      	ldr	r3, [pc, #256]	; (8003de4 <HAL_RCC_OscConfig+0x784>)
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003cee:	3a01      	subs	r2, #1
 8003cf0:	0112      	lsls	r2, r2, #4
 8003cf2:	4311      	orrs	r1, r2
 8003cf4:	687a      	ldr	r2, [r7, #4]
 8003cf6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003cf8:	0212      	lsls	r2, r2, #8
 8003cfa:	4311      	orrs	r1, r2
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003d00:	0852      	lsrs	r2, r2, #1
 8003d02:	3a01      	subs	r2, #1
 8003d04:	0552      	lsls	r2, r2, #21
 8003d06:	4311      	orrs	r1, r2
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003d0c:	0852      	lsrs	r2, r2, #1
 8003d0e:	3a01      	subs	r2, #1
 8003d10:	0652      	lsls	r2, r2, #25
 8003d12:	4311      	orrs	r1, r2
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d18:	0912      	lsrs	r2, r2, #4
 8003d1a:	0452      	lsls	r2, r2, #17
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	4930      	ldr	r1, [pc, #192]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003d20:	4313      	orrs	r3, r2
 8003d22:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003d24:	4b2e      	ldr	r3, [pc, #184]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a2d      	ldr	r2, [pc, #180]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003d2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d2e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d30:	4b2b      	ldr	r3, [pc, #172]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	4a2a      	ldr	r2, [pc, #168]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003d36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d3a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d3c:	f7fd ffc8 	bl	8001cd0 <HAL_GetTick>
 8003d40:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d42:	e008      	b.n	8003d56 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d44:	f7fd ffc4 	bl	8001cd0 <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d901      	bls.n	8003d56 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e058      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d56:	4b22      	ldr	r3, [pc, #136]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d0f0      	beq.n	8003d44 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d62:	e050      	b.n	8003e06 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e04f      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d68:	4b1d      	ldr	r3, [pc, #116]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d148      	bne.n	8003e06 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003d74:	4b1a      	ldr	r3, [pc, #104]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a19      	ldr	r2, [pc, #100]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003d7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d7e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d80:	4b17      	ldr	r3, [pc, #92]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	4a16      	ldr	r2, [pc, #88]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003d86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d8a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003d8c:	f7fd ffa0 	bl	8001cd0 <HAL_GetTick>
 8003d90:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d92:	e008      	b.n	8003da6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d94:	f7fd ff9c 	bl	8001cd0 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d901      	bls.n	8003da6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	e030      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003da6:	4b0e      	ldr	r3, [pc, #56]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d0f0      	beq.n	8003d94 <HAL_RCC_OscConfig+0x734>
 8003db2:	e028      	b.n	8003e06 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	2b0c      	cmp	r3, #12
 8003db8:	d023      	beq.n	8003e02 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dba:	4b09      	ldr	r3, [pc, #36]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a08      	ldr	r2, [pc, #32]	; (8003de0 <HAL_RCC_OscConfig+0x780>)
 8003dc0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003dc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc6:	f7fd ff83 	bl	8001cd0 <HAL_GetTick>
 8003dca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dcc:	e00c      	b.n	8003de8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dce:	f7fd ff7f 	bl	8001cd0 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d905      	bls.n	8003de8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e013      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
 8003de0:	40021000 	.word	0x40021000
 8003de4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003de8:	4b09      	ldr	r3, [pc, #36]	; (8003e10 <HAL_RCC_OscConfig+0x7b0>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d1ec      	bne.n	8003dce <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003df4:	4b06      	ldr	r3, [pc, #24]	; (8003e10 <HAL_RCC_OscConfig+0x7b0>)
 8003df6:	68da      	ldr	r2, [r3, #12]
 8003df8:	4905      	ldr	r1, [pc, #20]	; (8003e10 <HAL_RCC_OscConfig+0x7b0>)
 8003dfa:	4b06      	ldr	r3, [pc, #24]	; (8003e14 <HAL_RCC_OscConfig+0x7b4>)
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	60cb      	str	r3, [r1, #12]
 8003e00:	e001      	b.n	8003e06 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e000      	b.n	8003e08 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003e06:	2300      	movs	r3, #0
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3720      	adds	r7, #32
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	40021000 	.word	0x40021000
 8003e14:	feeefffc 	.word	0xfeeefffc

08003e18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d101      	bne.n	8003e2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e0e7      	b.n	8003ffc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e2c:	4b75      	ldr	r3, [pc, #468]	; (8004004 <HAL_RCC_ClockConfig+0x1ec>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0307 	and.w	r3, r3, #7
 8003e34:	683a      	ldr	r2, [r7, #0]
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d910      	bls.n	8003e5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e3a:	4b72      	ldr	r3, [pc, #456]	; (8004004 <HAL_RCC_ClockConfig+0x1ec>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f023 0207 	bic.w	r2, r3, #7
 8003e42:	4970      	ldr	r1, [pc, #448]	; (8004004 <HAL_RCC_ClockConfig+0x1ec>)
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e4a:	4b6e      	ldr	r3, [pc, #440]	; (8004004 <HAL_RCC_ClockConfig+0x1ec>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0307 	and.w	r3, r3, #7
 8003e52:	683a      	ldr	r2, [r7, #0]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d001      	beq.n	8003e5c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e0cf      	b.n	8003ffc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0302 	and.w	r3, r3, #2
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d010      	beq.n	8003e8a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	689a      	ldr	r2, [r3, #8]
 8003e6c:	4b66      	ldr	r3, [pc, #408]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d908      	bls.n	8003e8a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e78:	4b63      	ldr	r3, [pc, #396]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	4960      	ldr	r1, [pc, #384]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003e86:	4313      	orrs	r3, r2
 8003e88:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0301 	and.w	r3, r3, #1
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d04c      	beq.n	8003f30 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	2b03      	cmp	r3, #3
 8003e9c:	d107      	bne.n	8003eae <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e9e:	4b5a      	ldr	r3, [pc, #360]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d121      	bne.n	8003eee <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e0a6      	b.n	8003ffc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d107      	bne.n	8003ec6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003eb6:	4b54      	ldr	r3, [pc, #336]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d115      	bne.n	8003eee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e09a      	b.n	8003ffc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d107      	bne.n	8003ede <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ece:	4b4e      	ldr	r3, [pc, #312]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d109      	bne.n	8003eee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e08e      	b.n	8003ffc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ede:	4b4a      	ldr	r3, [pc, #296]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d101      	bne.n	8003eee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e086      	b.n	8003ffc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003eee:	4b46      	ldr	r3, [pc, #280]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	f023 0203 	bic.w	r2, r3, #3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	4943      	ldr	r1, [pc, #268]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003efc:	4313      	orrs	r3, r2
 8003efe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f00:	f7fd fee6 	bl	8001cd0 <HAL_GetTick>
 8003f04:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f06:	e00a      	b.n	8003f1e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f08:	f7fd fee2 	bl	8001cd0 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d901      	bls.n	8003f1e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e06e      	b.n	8003ffc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f1e:	4b3a      	ldr	r3, [pc, #232]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f003 020c 	and.w	r2, r3, #12
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d1eb      	bne.n	8003f08 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0302 	and.w	r3, r3, #2
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d010      	beq.n	8003f5e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	689a      	ldr	r2, [r3, #8]
 8003f40:	4b31      	ldr	r3, [pc, #196]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d208      	bcs.n	8003f5e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f4c:	4b2e      	ldr	r3, [pc, #184]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	492b      	ldr	r1, [pc, #172]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f5e:	4b29      	ldr	r3, [pc, #164]	; (8004004 <HAL_RCC_ClockConfig+0x1ec>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	683a      	ldr	r2, [r7, #0]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d210      	bcs.n	8003f8e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f6c:	4b25      	ldr	r3, [pc, #148]	; (8004004 <HAL_RCC_ClockConfig+0x1ec>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f023 0207 	bic.w	r2, r3, #7
 8003f74:	4923      	ldr	r1, [pc, #140]	; (8004004 <HAL_RCC_ClockConfig+0x1ec>)
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f7c:	4b21      	ldr	r3, [pc, #132]	; (8004004 <HAL_RCC_ClockConfig+0x1ec>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0307 	and.w	r3, r3, #7
 8003f84:	683a      	ldr	r2, [r7, #0]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d001      	beq.n	8003f8e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e036      	b.n	8003ffc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0304 	and.w	r3, r3, #4
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d008      	beq.n	8003fac <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f9a:	4b1b      	ldr	r3, [pc, #108]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	4918      	ldr	r1, [pc, #96]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0308 	and.w	r3, r3, #8
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d009      	beq.n	8003fcc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fb8:	4b13      	ldr	r3, [pc, #76]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	00db      	lsls	r3, r3, #3
 8003fc6:	4910      	ldr	r1, [pc, #64]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003fcc:	f000 f824 	bl	8004018 <HAL_RCC_GetSysClockFreq>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	4b0d      	ldr	r3, [pc, #52]	; (8004008 <HAL_RCC_ClockConfig+0x1f0>)
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	091b      	lsrs	r3, r3, #4
 8003fd8:	f003 030f 	and.w	r3, r3, #15
 8003fdc:	490b      	ldr	r1, [pc, #44]	; (800400c <HAL_RCC_ClockConfig+0x1f4>)
 8003fde:	5ccb      	ldrb	r3, [r1, r3]
 8003fe0:	f003 031f 	and.w	r3, r3, #31
 8003fe4:	fa22 f303 	lsr.w	r3, r2, r3
 8003fe8:	4a09      	ldr	r2, [pc, #36]	; (8004010 <HAL_RCC_ClockConfig+0x1f8>)
 8003fea:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003fec:	4b09      	ldr	r3, [pc, #36]	; (8004014 <HAL_RCC_ClockConfig+0x1fc>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f7fd fe1d 	bl	8001c30 <HAL_InitTick>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	72fb      	strb	r3, [r7, #11]

  return status;
 8003ffa:	7afb      	ldrb	r3, [r7, #11]
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3710      	adds	r7, #16
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	40022000 	.word	0x40022000
 8004008:	40021000 	.word	0x40021000
 800400c:	080068cc 	.word	0x080068cc
 8004010:	20000000 	.word	0x20000000
 8004014:	20000004 	.word	0x20000004

08004018 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004018:	b480      	push	{r7}
 800401a:	b089      	sub	sp, #36	; 0x24
 800401c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800401e:	2300      	movs	r3, #0
 8004020:	61fb      	str	r3, [r7, #28]
 8004022:	2300      	movs	r3, #0
 8004024:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004026:	4b3e      	ldr	r3, [pc, #248]	; (8004120 <HAL_RCC_GetSysClockFreq+0x108>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f003 030c 	and.w	r3, r3, #12
 800402e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004030:	4b3b      	ldr	r3, [pc, #236]	; (8004120 <HAL_RCC_GetSysClockFreq+0x108>)
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	f003 0303 	and.w	r3, r3, #3
 8004038:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d005      	beq.n	800404c <HAL_RCC_GetSysClockFreq+0x34>
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	2b0c      	cmp	r3, #12
 8004044:	d121      	bne.n	800408a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2b01      	cmp	r3, #1
 800404a:	d11e      	bne.n	800408a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800404c:	4b34      	ldr	r3, [pc, #208]	; (8004120 <HAL_RCC_GetSysClockFreq+0x108>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0308 	and.w	r3, r3, #8
 8004054:	2b00      	cmp	r3, #0
 8004056:	d107      	bne.n	8004068 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004058:	4b31      	ldr	r3, [pc, #196]	; (8004120 <HAL_RCC_GetSysClockFreq+0x108>)
 800405a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800405e:	0a1b      	lsrs	r3, r3, #8
 8004060:	f003 030f 	and.w	r3, r3, #15
 8004064:	61fb      	str	r3, [r7, #28]
 8004066:	e005      	b.n	8004074 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004068:	4b2d      	ldr	r3, [pc, #180]	; (8004120 <HAL_RCC_GetSysClockFreq+0x108>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	091b      	lsrs	r3, r3, #4
 800406e:	f003 030f 	and.w	r3, r3, #15
 8004072:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004074:	4a2b      	ldr	r2, [pc, #172]	; (8004124 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800407c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d10d      	bne.n	80040a0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004088:	e00a      	b.n	80040a0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	2b04      	cmp	r3, #4
 800408e:	d102      	bne.n	8004096 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004090:	4b25      	ldr	r3, [pc, #148]	; (8004128 <HAL_RCC_GetSysClockFreq+0x110>)
 8004092:	61bb      	str	r3, [r7, #24]
 8004094:	e004      	b.n	80040a0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	2b08      	cmp	r3, #8
 800409a:	d101      	bne.n	80040a0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800409c:	4b23      	ldr	r3, [pc, #140]	; (800412c <HAL_RCC_GetSysClockFreq+0x114>)
 800409e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	2b0c      	cmp	r3, #12
 80040a4:	d134      	bne.n	8004110 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80040a6:	4b1e      	ldr	r3, [pc, #120]	; (8004120 <HAL_RCC_GetSysClockFreq+0x108>)
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	f003 0303 	and.w	r3, r3, #3
 80040ae:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d003      	beq.n	80040be <HAL_RCC_GetSysClockFreq+0xa6>
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	2b03      	cmp	r3, #3
 80040ba:	d003      	beq.n	80040c4 <HAL_RCC_GetSysClockFreq+0xac>
 80040bc:	e005      	b.n	80040ca <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80040be:	4b1a      	ldr	r3, [pc, #104]	; (8004128 <HAL_RCC_GetSysClockFreq+0x110>)
 80040c0:	617b      	str	r3, [r7, #20]
      break;
 80040c2:	e005      	b.n	80040d0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80040c4:	4b19      	ldr	r3, [pc, #100]	; (800412c <HAL_RCC_GetSysClockFreq+0x114>)
 80040c6:	617b      	str	r3, [r7, #20]
      break;
 80040c8:	e002      	b.n	80040d0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	617b      	str	r3, [r7, #20]
      break;
 80040ce:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040d0:	4b13      	ldr	r3, [pc, #76]	; (8004120 <HAL_RCC_GetSysClockFreq+0x108>)
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	091b      	lsrs	r3, r3, #4
 80040d6:	f003 0307 	and.w	r3, r3, #7
 80040da:	3301      	adds	r3, #1
 80040dc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80040de:	4b10      	ldr	r3, [pc, #64]	; (8004120 <HAL_RCC_GetSysClockFreq+0x108>)
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	0a1b      	lsrs	r3, r3, #8
 80040e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040e8:	697a      	ldr	r2, [r7, #20]
 80040ea:	fb03 f202 	mul.w	r2, r3, r2
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040f4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040f6:	4b0a      	ldr	r3, [pc, #40]	; (8004120 <HAL_RCC_GetSysClockFreq+0x108>)
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	0e5b      	lsrs	r3, r3, #25
 80040fc:	f003 0303 	and.w	r3, r3, #3
 8004100:	3301      	adds	r3, #1
 8004102:	005b      	lsls	r3, r3, #1
 8004104:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004106:	697a      	ldr	r2, [r7, #20]
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	fbb2 f3f3 	udiv	r3, r2, r3
 800410e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004110:	69bb      	ldr	r3, [r7, #24]
}
 8004112:	4618      	mov	r0, r3
 8004114:	3724      	adds	r7, #36	; 0x24
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	40021000 	.word	0x40021000
 8004124:	080068e4 	.word	0x080068e4
 8004128:	00f42400 	.word	0x00f42400
 800412c:	007a1200 	.word	0x007a1200

08004130 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004130:	b480      	push	{r7}
 8004132:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004134:	4b03      	ldr	r3, [pc, #12]	; (8004144 <HAL_RCC_GetHCLKFreq+0x14>)
 8004136:	681b      	ldr	r3, [r3, #0]
}
 8004138:	4618      	mov	r0, r3
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	20000000 	.word	0x20000000

08004148 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800414c:	f7ff fff0 	bl	8004130 <HAL_RCC_GetHCLKFreq>
 8004150:	4602      	mov	r2, r0
 8004152:	4b06      	ldr	r3, [pc, #24]	; (800416c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	0a1b      	lsrs	r3, r3, #8
 8004158:	f003 0307 	and.w	r3, r3, #7
 800415c:	4904      	ldr	r1, [pc, #16]	; (8004170 <HAL_RCC_GetPCLK1Freq+0x28>)
 800415e:	5ccb      	ldrb	r3, [r1, r3]
 8004160:	f003 031f 	and.w	r3, r3, #31
 8004164:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004168:	4618      	mov	r0, r3
 800416a:	bd80      	pop	{r7, pc}
 800416c:	40021000 	.word	0x40021000
 8004170:	080068dc 	.word	0x080068dc

08004174 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004178:	f7ff ffda 	bl	8004130 <HAL_RCC_GetHCLKFreq>
 800417c:	4602      	mov	r2, r0
 800417e:	4b06      	ldr	r3, [pc, #24]	; (8004198 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	0adb      	lsrs	r3, r3, #11
 8004184:	f003 0307 	and.w	r3, r3, #7
 8004188:	4904      	ldr	r1, [pc, #16]	; (800419c <HAL_RCC_GetPCLK2Freq+0x28>)
 800418a:	5ccb      	ldrb	r3, [r1, r3]
 800418c:	f003 031f 	and.w	r3, r3, #31
 8004190:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004194:	4618      	mov	r0, r3
 8004196:	bd80      	pop	{r7, pc}
 8004198:	40021000 	.word	0x40021000
 800419c:	080068dc 	.word	0x080068dc

080041a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80041a8:	2300      	movs	r3, #0
 80041aa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80041ac:	4b2a      	ldr	r3, [pc, #168]	; (8004258 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d003      	beq.n	80041c0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80041b8:	f7ff f922 	bl	8003400 <HAL_PWREx_GetVoltageRange>
 80041bc:	6178      	str	r0, [r7, #20]
 80041be:	e014      	b.n	80041ea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80041c0:	4b25      	ldr	r3, [pc, #148]	; (8004258 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041c4:	4a24      	ldr	r2, [pc, #144]	; (8004258 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041ca:	6593      	str	r3, [r2, #88]	; 0x58
 80041cc:	4b22      	ldr	r3, [pc, #136]	; (8004258 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041d4:	60fb      	str	r3, [r7, #12]
 80041d6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80041d8:	f7ff f912 	bl	8003400 <HAL_PWREx_GetVoltageRange>
 80041dc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80041de:	4b1e      	ldr	r3, [pc, #120]	; (8004258 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041e2:	4a1d      	ldr	r2, [pc, #116]	; (8004258 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041e8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041f0:	d10b      	bne.n	800420a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2b80      	cmp	r3, #128	; 0x80
 80041f6:	d919      	bls.n	800422c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2ba0      	cmp	r3, #160	; 0xa0
 80041fc:	d902      	bls.n	8004204 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80041fe:	2302      	movs	r3, #2
 8004200:	613b      	str	r3, [r7, #16]
 8004202:	e013      	b.n	800422c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004204:	2301      	movs	r3, #1
 8004206:	613b      	str	r3, [r7, #16]
 8004208:	e010      	b.n	800422c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2b80      	cmp	r3, #128	; 0x80
 800420e:	d902      	bls.n	8004216 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004210:	2303      	movs	r3, #3
 8004212:	613b      	str	r3, [r7, #16]
 8004214:	e00a      	b.n	800422c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2b80      	cmp	r3, #128	; 0x80
 800421a:	d102      	bne.n	8004222 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800421c:	2302      	movs	r3, #2
 800421e:	613b      	str	r3, [r7, #16]
 8004220:	e004      	b.n	800422c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2b70      	cmp	r3, #112	; 0x70
 8004226:	d101      	bne.n	800422c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004228:	2301      	movs	r3, #1
 800422a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800422c:	4b0b      	ldr	r3, [pc, #44]	; (800425c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f023 0207 	bic.w	r2, r3, #7
 8004234:	4909      	ldr	r1, [pc, #36]	; (800425c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	4313      	orrs	r3, r2
 800423a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800423c:	4b07      	ldr	r3, [pc, #28]	; (800425c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 0307 	and.w	r3, r3, #7
 8004244:	693a      	ldr	r2, [r7, #16]
 8004246:	429a      	cmp	r2, r3
 8004248:	d001      	beq.n	800424e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e000      	b.n	8004250 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	3718      	adds	r7, #24
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}
 8004258:	40021000 	.word	0x40021000
 800425c:	40022000 	.word	0x40022000

08004260 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b086      	sub	sp, #24
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004268:	2300      	movs	r3, #0
 800426a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800426c:	2300      	movs	r3, #0
 800426e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004278:	2b00      	cmp	r3, #0
 800427a:	d041      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004280:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004284:	d02a      	beq.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004286:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800428a:	d824      	bhi.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800428c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004290:	d008      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004292:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004296:	d81e      	bhi.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004298:	2b00      	cmp	r3, #0
 800429a:	d00a      	beq.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800429c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042a0:	d010      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80042a2:	e018      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80042a4:	4b86      	ldr	r3, [pc, #536]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	4a85      	ldr	r2, [pc, #532]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042ae:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042b0:	e015      	b.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	3304      	adds	r3, #4
 80042b6:	2100      	movs	r1, #0
 80042b8:	4618      	mov	r0, r3
 80042ba:	f000 facb 	bl	8004854 <RCCEx_PLLSAI1_Config>
 80042be:	4603      	mov	r3, r0
 80042c0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042c2:	e00c      	b.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	3320      	adds	r3, #32
 80042c8:	2100      	movs	r1, #0
 80042ca:	4618      	mov	r0, r3
 80042cc:	f000 fbb6 	bl	8004a3c <RCCEx_PLLSAI2_Config>
 80042d0:	4603      	mov	r3, r0
 80042d2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042d4:	e003      	b.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	74fb      	strb	r3, [r7, #19]
      break;
 80042da:	e000      	b.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80042dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042de:	7cfb      	ldrb	r3, [r7, #19]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d10b      	bne.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80042e4:	4b76      	ldr	r3, [pc, #472]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042f2:	4973      	ldr	r1, [pc, #460]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042f4:	4313      	orrs	r3, r2
 80042f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80042fa:	e001      	b.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042fc:	7cfb      	ldrb	r3, [r7, #19]
 80042fe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004308:	2b00      	cmp	r3, #0
 800430a:	d041      	beq.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004310:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004314:	d02a      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004316:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800431a:	d824      	bhi.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800431c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004320:	d008      	beq.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004322:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004326:	d81e      	bhi.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004328:	2b00      	cmp	r3, #0
 800432a:	d00a      	beq.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800432c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004330:	d010      	beq.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004332:	e018      	b.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004334:	4b62      	ldr	r3, [pc, #392]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	4a61      	ldr	r2, [pc, #388]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800433a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800433e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004340:	e015      	b.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	3304      	adds	r3, #4
 8004346:	2100      	movs	r1, #0
 8004348:	4618      	mov	r0, r3
 800434a:	f000 fa83 	bl	8004854 <RCCEx_PLLSAI1_Config>
 800434e:	4603      	mov	r3, r0
 8004350:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004352:	e00c      	b.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	3320      	adds	r3, #32
 8004358:	2100      	movs	r1, #0
 800435a:	4618      	mov	r0, r3
 800435c:	f000 fb6e 	bl	8004a3c <RCCEx_PLLSAI2_Config>
 8004360:	4603      	mov	r3, r0
 8004362:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004364:	e003      	b.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	74fb      	strb	r3, [r7, #19]
      break;
 800436a:	e000      	b.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800436c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800436e:	7cfb      	ldrb	r3, [r7, #19]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d10b      	bne.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004374:	4b52      	ldr	r3, [pc, #328]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800437a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004382:	494f      	ldr	r1, [pc, #316]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004384:	4313      	orrs	r3, r2
 8004386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800438a:	e001      	b.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800438c:	7cfb      	ldrb	r3, [r7, #19]
 800438e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004398:	2b00      	cmp	r3, #0
 800439a:	f000 80a0 	beq.w	80044de <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800439e:	2300      	movs	r3, #0
 80043a0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80043a2:	4b47      	ldr	r3, [pc, #284]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d101      	bne.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80043ae:	2301      	movs	r3, #1
 80043b0:	e000      	b.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80043b2:	2300      	movs	r3, #0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d00d      	beq.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043b8:	4b41      	ldr	r3, [pc, #260]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043bc:	4a40      	ldr	r2, [pc, #256]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043c2:	6593      	str	r3, [r2, #88]	; 0x58
 80043c4:	4b3e      	ldr	r3, [pc, #248]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043cc:	60bb      	str	r3, [r7, #8]
 80043ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043d0:	2301      	movs	r3, #1
 80043d2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043d4:	4b3b      	ldr	r3, [pc, #236]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a3a      	ldr	r2, [pc, #232]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80043da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043de:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80043e0:	f7fd fc76 	bl	8001cd0 <HAL_GetTick>
 80043e4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80043e6:	e009      	b.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043e8:	f7fd fc72 	bl	8001cd0 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	d902      	bls.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	74fb      	strb	r3, [r7, #19]
        break;
 80043fa:	e005      	b.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80043fc:	4b31      	ldr	r3, [pc, #196]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004404:	2b00      	cmp	r3, #0
 8004406:	d0ef      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004408:	7cfb      	ldrb	r3, [r7, #19]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d15c      	bne.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800440e:	4b2c      	ldr	r3, [pc, #176]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004410:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004414:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004418:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d01f      	beq.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004426:	697a      	ldr	r2, [r7, #20]
 8004428:	429a      	cmp	r2, r3
 800442a:	d019      	beq.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800442c:	4b24      	ldr	r3, [pc, #144]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800442e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004432:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004436:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004438:	4b21      	ldr	r3, [pc, #132]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800443a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800443e:	4a20      	ldr	r2, [pc, #128]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004440:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004444:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004448:	4b1d      	ldr	r3, [pc, #116]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800444a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800444e:	4a1c      	ldr	r2, [pc, #112]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004450:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004454:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004458:	4a19      	ldr	r2, [pc, #100]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b00      	cmp	r3, #0
 8004468:	d016      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446a:	f7fd fc31 	bl	8001cd0 <HAL_GetTick>
 800446e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004470:	e00b      	b.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004472:	f7fd fc2d 	bl	8001cd0 <HAL_GetTick>
 8004476:	4602      	mov	r2, r0
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004480:	4293      	cmp	r3, r2
 8004482:	d902      	bls.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	74fb      	strb	r3, [r7, #19]
            break;
 8004488:	e006      	b.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800448a:	4b0d      	ldr	r3, [pc, #52]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800448c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	2b00      	cmp	r3, #0
 8004496:	d0ec      	beq.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004498:	7cfb      	ldrb	r3, [r7, #19]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d10c      	bne.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800449e:	4b08      	ldr	r3, [pc, #32]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044ae:	4904      	ldr	r1, [pc, #16]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80044b6:	e009      	b.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80044b8:	7cfb      	ldrb	r3, [r7, #19]
 80044ba:	74bb      	strb	r3, [r7, #18]
 80044bc:	e006      	b.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80044be:	bf00      	nop
 80044c0:	40021000 	.word	0x40021000
 80044c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044c8:	7cfb      	ldrb	r3, [r7, #19]
 80044ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044cc:	7c7b      	ldrb	r3, [r7, #17]
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d105      	bne.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044d2:	4b9e      	ldr	r3, [pc, #632]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044d6:	4a9d      	ldr	r2, [pc, #628]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044dc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0301 	and.w	r3, r3, #1
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d00a      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80044ea:	4b98      	ldr	r3, [pc, #608]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044f0:	f023 0203 	bic.w	r2, r3, #3
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044f8:	4994      	ldr	r1, [pc, #592]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044fa:	4313      	orrs	r3, r2
 80044fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 0302 	and.w	r3, r3, #2
 8004508:	2b00      	cmp	r3, #0
 800450a:	d00a      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800450c:	4b8f      	ldr	r3, [pc, #572]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800450e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004512:	f023 020c 	bic.w	r2, r3, #12
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800451a:	498c      	ldr	r1, [pc, #560]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800451c:	4313      	orrs	r3, r2
 800451e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0304 	and.w	r3, r3, #4
 800452a:	2b00      	cmp	r3, #0
 800452c:	d00a      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800452e:	4b87      	ldr	r3, [pc, #540]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004534:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453c:	4983      	ldr	r1, [pc, #524]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800453e:	4313      	orrs	r3, r2
 8004540:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0308 	and.w	r3, r3, #8
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00a      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004550:	4b7e      	ldr	r3, [pc, #504]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004552:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004556:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800455e:	497b      	ldr	r1, [pc, #492]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004560:	4313      	orrs	r3, r2
 8004562:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0310 	and.w	r3, r3, #16
 800456e:	2b00      	cmp	r3, #0
 8004570:	d00a      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004572:	4b76      	ldr	r3, [pc, #472]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004578:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004580:	4972      	ldr	r1, [pc, #456]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004582:	4313      	orrs	r3, r2
 8004584:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0320 	and.w	r3, r3, #32
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00a      	beq.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004594:	4b6d      	ldr	r3, [pc, #436]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800459a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045a2:	496a      	ldr	r1, [pc, #424]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045a4:	4313      	orrs	r3, r2
 80045a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00a      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045b6:	4b65      	ldr	r3, [pc, #404]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045bc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045c4:	4961      	ldr	r1, [pc, #388]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d00a      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80045d8:	4b5c      	ldr	r3, [pc, #368]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045de:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045e6:	4959      	ldr	r1, [pc, #356]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045e8:	4313      	orrs	r3, r2
 80045ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00a      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80045fa:	4b54      	ldr	r3, [pc, #336]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004600:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004608:	4950      	ldr	r1, [pc, #320]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800460a:	4313      	orrs	r3, r2
 800460c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004618:	2b00      	cmp	r3, #0
 800461a:	d00a      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800461c:	4b4b      	ldr	r3, [pc, #300]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800461e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004622:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800462a:	4948      	ldr	r1, [pc, #288]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800462c:	4313      	orrs	r3, r2
 800462e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00a      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800463e:	4b43      	ldr	r3, [pc, #268]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004644:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800464c:	493f      	ldr	r1, [pc, #252]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800464e:	4313      	orrs	r3, r2
 8004650:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800465c:	2b00      	cmp	r3, #0
 800465e:	d028      	beq.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004660:	4b3a      	ldr	r3, [pc, #232]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004666:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800466e:	4937      	ldr	r1, [pc, #220]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004670:	4313      	orrs	r3, r2
 8004672:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800467a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800467e:	d106      	bne.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004680:	4b32      	ldr	r3, [pc, #200]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	4a31      	ldr	r2, [pc, #196]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004686:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800468a:	60d3      	str	r3, [r2, #12]
 800468c:	e011      	b.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004692:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004696:	d10c      	bne.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	3304      	adds	r3, #4
 800469c:	2101      	movs	r1, #1
 800469e:	4618      	mov	r0, r3
 80046a0:	f000 f8d8 	bl	8004854 <RCCEx_PLLSAI1_Config>
 80046a4:	4603      	mov	r3, r0
 80046a6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80046a8:	7cfb      	ldrb	r3, [r7, #19]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80046ae:	7cfb      	ldrb	r3, [r7, #19]
 80046b0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d028      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80046be:	4b23      	ldr	r3, [pc, #140]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046c4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046cc:	491f      	ldr	r1, [pc, #124]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ce:	4313      	orrs	r3, r2
 80046d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046dc:	d106      	bne.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046de:	4b1b      	ldr	r3, [pc, #108]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	4a1a      	ldr	r2, [pc, #104]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046e8:	60d3      	str	r3, [r2, #12]
 80046ea:	e011      	b.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046f0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80046f4:	d10c      	bne.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	3304      	adds	r3, #4
 80046fa:	2101      	movs	r1, #1
 80046fc:	4618      	mov	r0, r3
 80046fe:	f000 f8a9 	bl	8004854 <RCCEx_PLLSAI1_Config>
 8004702:	4603      	mov	r3, r0
 8004704:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004706:	7cfb      	ldrb	r3, [r7, #19]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d001      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800470c:	7cfb      	ldrb	r3, [r7, #19]
 800470e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d02b      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800471c:	4b0b      	ldr	r3, [pc, #44]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800471e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004722:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800472a:	4908      	ldr	r1, [pc, #32]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800472c:	4313      	orrs	r3, r2
 800472e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004736:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800473a:	d109      	bne.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800473c:	4b03      	ldr	r3, [pc, #12]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	4a02      	ldr	r2, [pc, #8]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004742:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004746:	60d3      	str	r3, [r2, #12]
 8004748:	e014      	b.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800474a:	bf00      	nop
 800474c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004754:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004758:	d10c      	bne.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	3304      	adds	r3, #4
 800475e:	2101      	movs	r1, #1
 8004760:	4618      	mov	r0, r3
 8004762:	f000 f877 	bl	8004854 <RCCEx_PLLSAI1_Config>
 8004766:	4603      	mov	r3, r0
 8004768:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800476a:	7cfb      	ldrb	r3, [r7, #19]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d001      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004770:	7cfb      	ldrb	r3, [r7, #19]
 8004772:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d02f      	beq.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004780:	4b2b      	ldr	r3, [pc, #172]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004782:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004786:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800478e:	4928      	ldr	r1, [pc, #160]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004790:	4313      	orrs	r3, r2
 8004792:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800479a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800479e:	d10d      	bne.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	3304      	adds	r3, #4
 80047a4:	2102      	movs	r1, #2
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 f854 	bl	8004854 <RCCEx_PLLSAI1_Config>
 80047ac:	4603      	mov	r3, r0
 80047ae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047b0:	7cfb      	ldrb	r3, [r7, #19]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d014      	beq.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80047b6:	7cfb      	ldrb	r3, [r7, #19]
 80047b8:	74bb      	strb	r3, [r7, #18]
 80047ba:	e011      	b.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80047c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80047c4:	d10c      	bne.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	3320      	adds	r3, #32
 80047ca:	2102      	movs	r1, #2
 80047cc:	4618      	mov	r0, r3
 80047ce:	f000 f935 	bl	8004a3c <RCCEx_PLLSAI2_Config>
 80047d2:	4603      	mov	r3, r0
 80047d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047d6:	7cfb      	ldrb	r3, [r7, #19]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d001      	beq.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80047dc:	7cfb      	ldrb	r3, [r7, #19]
 80047de:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d00a      	beq.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80047ec:	4b10      	ldr	r3, [pc, #64]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80047ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047f2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047fa:	490d      	ldr	r1, [pc, #52]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80047fc:	4313      	orrs	r3, r2
 80047fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00b      	beq.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800480e:	4b08      	ldr	r3, [pc, #32]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004810:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004814:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800481e:	4904      	ldr	r1, [pc, #16]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004820:	4313      	orrs	r3, r2
 8004822:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004826:	7cbb      	ldrb	r3, [r7, #18]
}
 8004828:	4618      	mov	r0, r3
 800482a:	3718      	adds	r7, #24
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}
 8004830:	40021000 	.word	0x40021000

08004834 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004834:	b480      	push	{r7}
 8004836:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004838:	4b05      	ldr	r3, [pc, #20]	; (8004850 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a04      	ldr	r2, [pc, #16]	; (8004850 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800483e:	f043 0304 	orr.w	r3, r3, #4
 8004842:	6013      	str	r3, [r2, #0]
}
 8004844:	bf00      	nop
 8004846:	46bd      	mov	sp, r7
 8004848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484c:	4770      	bx	lr
 800484e:	bf00      	nop
 8004850:	40021000 	.word	0x40021000

08004854 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800485e:	2300      	movs	r3, #0
 8004860:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004862:	4b75      	ldr	r3, [pc, #468]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	f003 0303 	and.w	r3, r3, #3
 800486a:	2b00      	cmp	r3, #0
 800486c:	d018      	beq.n	80048a0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800486e:	4b72      	ldr	r3, [pc, #456]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	f003 0203 	and.w	r2, r3, #3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	429a      	cmp	r2, r3
 800487c:	d10d      	bne.n	800489a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
       ||
 8004882:	2b00      	cmp	r3, #0
 8004884:	d009      	beq.n	800489a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004886:	4b6c      	ldr	r3, [pc, #432]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	091b      	lsrs	r3, r3, #4
 800488c:	f003 0307 	and.w	r3, r3, #7
 8004890:	1c5a      	adds	r2, r3, #1
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685b      	ldr	r3, [r3, #4]
       ||
 8004896:	429a      	cmp	r2, r3
 8004898:	d047      	beq.n	800492a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	73fb      	strb	r3, [r7, #15]
 800489e:	e044      	b.n	800492a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2b03      	cmp	r3, #3
 80048a6:	d018      	beq.n	80048da <RCCEx_PLLSAI1_Config+0x86>
 80048a8:	2b03      	cmp	r3, #3
 80048aa:	d825      	bhi.n	80048f8 <RCCEx_PLLSAI1_Config+0xa4>
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d002      	beq.n	80048b6 <RCCEx_PLLSAI1_Config+0x62>
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	d009      	beq.n	80048c8 <RCCEx_PLLSAI1_Config+0x74>
 80048b4:	e020      	b.n	80048f8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80048b6:	4b60      	ldr	r3, [pc, #384]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d11d      	bne.n	80048fe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048c6:	e01a      	b.n	80048fe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80048c8:	4b5b      	ldr	r3, [pc, #364]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d116      	bne.n	8004902 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048d8:	e013      	b.n	8004902 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80048da:	4b57      	ldr	r3, [pc, #348]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d10f      	bne.n	8004906 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80048e6:	4b54      	ldr	r3, [pc, #336]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d109      	bne.n	8004906 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80048f6:	e006      	b.n	8004906 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	73fb      	strb	r3, [r7, #15]
      break;
 80048fc:	e004      	b.n	8004908 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80048fe:	bf00      	nop
 8004900:	e002      	b.n	8004908 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004902:	bf00      	nop
 8004904:	e000      	b.n	8004908 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004906:	bf00      	nop
    }

    if(status == HAL_OK)
 8004908:	7bfb      	ldrb	r3, [r7, #15]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d10d      	bne.n	800492a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800490e:	4b4a      	ldr	r3, [pc, #296]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6819      	ldr	r1, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	3b01      	subs	r3, #1
 8004920:	011b      	lsls	r3, r3, #4
 8004922:	430b      	orrs	r3, r1
 8004924:	4944      	ldr	r1, [pc, #272]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004926:	4313      	orrs	r3, r2
 8004928:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800492a:	7bfb      	ldrb	r3, [r7, #15]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d17d      	bne.n	8004a2c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004930:	4b41      	ldr	r3, [pc, #260]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a40      	ldr	r2, [pc, #256]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004936:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800493a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800493c:	f7fd f9c8 	bl	8001cd0 <HAL_GetTick>
 8004940:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004942:	e009      	b.n	8004958 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004944:	f7fd f9c4 	bl	8001cd0 <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	2b02      	cmp	r3, #2
 8004950:	d902      	bls.n	8004958 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	73fb      	strb	r3, [r7, #15]
        break;
 8004956:	e005      	b.n	8004964 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004958:	4b37      	ldr	r3, [pc, #220]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004960:	2b00      	cmp	r3, #0
 8004962:	d1ef      	bne.n	8004944 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004964:	7bfb      	ldrb	r3, [r7, #15]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d160      	bne.n	8004a2c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d111      	bne.n	8004994 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004970:	4b31      	ldr	r3, [pc, #196]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004972:	691b      	ldr	r3, [r3, #16]
 8004974:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004978:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	6892      	ldr	r2, [r2, #8]
 8004980:	0211      	lsls	r1, r2, #8
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	68d2      	ldr	r2, [r2, #12]
 8004986:	0912      	lsrs	r2, r2, #4
 8004988:	0452      	lsls	r2, r2, #17
 800498a:	430a      	orrs	r2, r1
 800498c:	492a      	ldr	r1, [pc, #168]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 800498e:	4313      	orrs	r3, r2
 8004990:	610b      	str	r3, [r1, #16]
 8004992:	e027      	b.n	80049e4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	2b01      	cmp	r3, #1
 8004998:	d112      	bne.n	80049c0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800499a:	4b27      	ldr	r3, [pc, #156]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 800499c:	691b      	ldr	r3, [r3, #16]
 800499e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80049a2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	6892      	ldr	r2, [r2, #8]
 80049aa:	0211      	lsls	r1, r2, #8
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	6912      	ldr	r2, [r2, #16]
 80049b0:	0852      	lsrs	r2, r2, #1
 80049b2:	3a01      	subs	r2, #1
 80049b4:	0552      	lsls	r2, r2, #21
 80049b6:	430a      	orrs	r2, r1
 80049b8:	491f      	ldr	r1, [pc, #124]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	610b      	str	r3, [r1, #16]
 80049be:	e011      	b.n	80049e4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049c0:	4b1d      	ldr	r3, [pc, #116]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049c2:	691b      	ldr	r3, [r3, #16]
 80049c4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80049c8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80049cc:	687a      	ldr	r2, [r7, #4]
 80049ce:	6892      	ldr	r2, [r2, #8]
 80049d0:	0211      	lsls	r1, r2, #8
 80049d2:	687a      	ldr	r2, [r7, #4]
 80049d4:	6952      	ldr	r2, [r2, #20]
 80049d6:	0852      	lsrs	r2, r2, #1
 80049d8:	3a01      	subs	r2, #1
 80049da:	0652      	lsls	r2, r2, #25
 80049dc:	430a      	orrs	r2, r1
 80049de:	4916      	ldr	r1, [pc, #88]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80049e4:	4b14      	ldr	r3, [pc, #80]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a13      	ldr	r2, [pc, #76]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049ea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80049ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049f0:	f7fd f96e 	bl	8001cd0 <HAL_GetTick>
 80049f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80049f6:	e009      	b.n	8004a0c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80049f8:	f7fd f96a 	bl	8001cd0 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d902      	bls.n	8004a0c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	73fb      	strb	r3, [r7, #15]
          break;
 8004a0a:	e005      	b.n	8004a18 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a0c:	4b0a      	ldr	r3, [pc, #40]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d0ef      	beq.n	80049f8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004a18:	7bfb      	ldrb	r3, [r7, #15]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d106      	bne.n	8004a2c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004a1e:	4b06      	ldr	r3, [pc, #24]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a20:	691a      	ldr	r2, [r3, #16]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	699b      	ldr	r3, [r3, #24]
 8004a26:	4904      	ldr	r1, [pc, #16]	; (8004a38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3710      	adds	r7, #16
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	40021000 	.word	0x40021000

08004a3c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a46:	2300      	movs	r3, #0
 8004a48:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a4a:	4b6a      	ldr	r3, [pc, #424]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	f003 0303 	and.w	r3, r3, #3
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d018      	beq.n	8004a88 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004a56:	4b67      	ldr	r3, [pc, #412]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	f003 0203 	and.w	r2, r3, #3
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d10d      	bne.n	8004a82 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
       ||
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d009      	beq.n	8004a82 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004a6e:	4b61      	ldr	r3, [pc, #388]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	091b      	lsrs	r3, r3, #4
 8004a74:	f003 0307 	and.w	r3, r3, #7
 8004a78:	1c5a      	adds	r2, r3, #1
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685b      	ldr	r3, [r3, #4]
       ||
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d047      	beq.n	8004b12 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	73fb      	strb	r3, [r7, #15]
 8004a86:	e044      	b.n	8004b12 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2b03      	cmp	r3, #3
 8004a8e:	d018      	beq.n	8004ac2 <RCCEx_PLLSAI2_Config+0x86>
 8004a90:	2b03      	cmp	r3, #3
 8004a92:	d825      	bhi.n	8004ae0 <RCCEx_PLLSAI2_Config+0xa4>
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d002      	beq.n	8004a9e <RCCEx_PLLSAI2_Config+0x62>
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d009      	beq.n	8004ab0 <RCCEx_PLLSAI2_Config+0x74>
 8004a9c:	e020      	b.n	8004ae0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a9e:	4b55      	ldr	r3, [pc, #340]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0302 	and.w	r3, r3, #2
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d11d      	bne.n	8004ae6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004aae:	e01a      	b.n	8004ae6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ab0:	4b50      	ldr	r3, [pc, #320]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d116      	bne.n	8004aea <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ac0:	e013      	b.n	8004aea <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ac2:	4b4c      	ldr	r3, [pc, #304]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d10f      	bne.n	8004aee <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ace:	4b49      	ldr	r3, [pc, #292]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d109      	bne.n	8004aee <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ade:	e006      	b.n	8004aee <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	73fb      	strb	r3, [r7, #15]
      break;
 8004ae4:	e004      	b.n	8004af0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004ae6:	bf00      	nop
 8004ae8:	e002      	b.n	8004af0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004aea:	bf00      	nop
 8004aec:	e000      	b.n	8004af0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004aee:	bf00      	nop
    }

    if(status == HAL_OK)
 8004af0:	7bfb      	ldrb	r3, [r7, #15]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d10d      	bne.n	8004b12 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004af6:	4b3f      	ldr	r3, [pc, #252]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6819      	ldr	r1, [r3, #0]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	3b01      	subs	r3, #1
 8004b08:	011b      	lsls	r3, r3, #4
 8004b0a:	430b      	orrs	r3, r1
 8004b0c:	4939      	ldr	r1, [pc, #228]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b12:	7bfb      	ldrb	r3, [r7, #15]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d167      	bne.n	8004be8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004b18:	4b36      	ldr	r3, [pc, #216]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a35      	ldr	r2, [pc, #212]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b24:	f7fd f8d4 	bl	8001cd0 <HAL_GetTick>
 8004b28:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004b2a:	e009      	b.n	8004b40 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004b2c:	f7fd f8d0 	bl	8001cd0 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d902      	bls.n	8004b40 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	73fb      	strb	r3, [r7, #15]
        break;
 8004b3e:	e005      	b.n	8004b4c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004b40:	4b2c      	ldr	r3, [pc, #176]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d1ef      	bne.n	8004b2c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004b4c:	7bfb      	ldrb	r3, [r7, #15]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d14a      	bne.n	8004be8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d111      	bne.n	8004b7c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b58:	4b26      	ldr	r3, [pc, #152]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b5a:	695b      	ldr	r3, [r3, #20]
 8004b5c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004b60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6892      	ldr	r2, [r2, #8]
 8004b68:	0211      	lsls	r1, r2, #8
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	68d2      	ldr	r2, [r2, #12]
 8004b6e:	0912      	lsrs	r2, r2, #4
 8004b70:	0452      	lsls	r2, r2, #17
 8004b72:	430a      	orrs	r2, r1
 8004b74:	491f      	ldr	r1, [pc, #124]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	614b      	str	r3, [r1, #20]
 8004b7a:	e011      	b.n	8004ba0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b7c:	4b1d      	ldr	r3, [pc, #116]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b7e:	695b      	ldr	r3, [r3, #20]
 8004b80:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004b84:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	6892      	ldr	r2, [r2, #8]
 8004b8c:	0211      	lsls	r1, r2, #8
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	6912      	ldr	r2, [r2, #16]
 8004b92:	0852      	lsrs	r2, r2, #1
 8004b94:	3a01      	subs	r2, #1
 8004b96:	0652      	lsls	r2, r2, #25
 8004b98:	430a      	orrs	r2, r1
 8004b9a:	4916      	ldr	r1, [pc, #88]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004ba0:	4b14      	ldr	r3, [pc, #80]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a13      	ldr	r2, [pc, #76]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ba6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004baa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bac:	f7fd f890 	bl	8001cd0 <HAL_GetTick>
 8004bb0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004bb2:	e009      	b.n	8004bc8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004bb4:	f7fd f88c 	bl	8001cd0 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d902      	bls.n	8004bc8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	73fb      	strb	r3, [r7, #15]
          break;
 8004bc6:	e005      	b.n	8004bd4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004bc8:	4b0a      	ldr	r3, [pc, #40]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d0ef      	beq.n	8004bb4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004bd4:	7bfb      	ldrb	r3, [r7, #15]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d106      	bne.n	8004be8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004bda:	4b06      	ldr	r3, [pc, #24]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bdc:	695a      	ldr	r2, [r3, #20]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	695b      	ldr	r3, [r3, #20]
 8004be2:	4904      	ldr	r1, [pc, #16]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004be4:	4313      	orrs	r3, r2
 8004be6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3710      	adds	r7, #16
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	40021000 	.word	0x40021000

08004bf8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d101      	bne.n	8004c0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e095      	b.n	8004d36 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d108      	bne.n	8004c24 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c1a:	d009      	beq.n	8004c30 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	61da      	str	r2, [r3, #28]
 8004c22:	e005      	b.n	8004c30 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2200      	movs	r2, #0
 8004c34:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d106      	bne.n	8004c50 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7fc fda0 	bl	8001790 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2202      	movs	r2, #2
 8004c54:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c66:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c70:	d902      	bls.n	8004c78 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004c72:	2300      	movs	r3, #0
 8004c74:	60fb      	str	r3, [r7, #12]
 8004c76:	e002      	b.n	8004c7e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004c78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004c7c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004c86:	d007      	beq.n	8004c98 <HAL_SPI_Init+0xa0>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c90:	d002      	beq.n	8004c98 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004ca8:	431a      	orrs	r2, r3
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	691b      	ldr	r3, [r3, #16]
 8004cae:	f003 0302 	and.w	r3, r3, #2
 8004cb2:	431a      	orrs	r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	695b      	ldr	r3, [r3, #20]
 8004cb8:	f003 0301 	and.w	r3, r3, #1
 8004cbc:	431a      	orrs	r2, r3
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	699b      	ldr	r3, [r3, #24]
 8004cc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cc6:	431a      	orrs	r2, r3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	69db      	ldr	r3, [r3, #28]
 8004ccc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004cd0:	431a      	orrs	r2, r3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6a1b      	ldr	r3, [r3, #32]
 8004cd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cda:	ea42 0103 	orr.w	r1, r2, r3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	430a      	orrs	r2, r1
 8004cec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	0c1b      	lsrs	r3, r3, #16
 8004cf4:	f003 0204 	and.w	r2, r3, #4
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfc:	f003 0310 	and.w	r3, r3, #16
 8004d00:	431a      	orrs	r2, r3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d06:	f003 0308 	and.w	r3, r3, #8
 8004d0a:	431a      	orrs	r2, r3
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004d14:	ea42 0103 	orr.w	r1, r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	430a      	orrs	r2, r1
 8004d24:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3710      	adds	r7, #16
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}

08004d3e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d3e:	b580      	push	{r7, lr}
 8004d40:	b082      	sub	sp, #8
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d101      	bne.n	8004d50 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e040      	b.n	8004dd2 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d106      	bne.n	8004d66 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f7fc fd59 	bl	8001818 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2224      	movs	r2, #36	; 0x24
 8004d6a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f022 0201 	bic.w	r2, r2, #1
 8004d7a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d002      	beq.n	8004d8a <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 fb6b 	bl	8005460 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 f8b0 	bl	8004ef0 <UART_SetConfig>
 8004d90:	4603      	mov	r3, r0
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d101      	bne.n	8004d9a <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e01b      	b.n	8004dd2 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	685a      	ldr	r2, [r3, #4]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004da8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	689a      	ldr	r2, [r3, #8]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004db8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f042 0201 	orr.w	r2, r2, #1
 8004dc8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 fbea 	bl	80055a4 <UART_CheckIdleState>
 8004dd0:	4603      	mov	r3, r0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3708      	adds	r7, #8
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}

08004dda <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dda:	b580      	push	{r7, lr}
 8004ddc:	b08a      	sub	sp, #40	; 0x28
 8004dde:	af02      	add	r7, sp, #8
 8004de0:	60f8      	str	r0, [r7, #12]
 8004de2:	60b9      	str	r1, [r7, #8]
 8004de4:	603b      	str	r3, [r7, #0]
 8004de6:	4613      	mov	r3, r2
 8004de8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004dee:	2b20      	cmp	r3, #32
 8004df0:	d178      	bne.n	8004ee4 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d002      	beq.n	8004dfe <HAL_UART_Transmit+0x24>
 8004df8:	88fb      	ldrh	r3, [r7, #6]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e071      	b.n	8004ee6 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2200      	movs	r2, #0
 8004e06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2221      	movs	r2, #33	; 0x21
 8004e0e:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e10:	f7fc ff5e 	bl	8001cd0 <HAL_GetTick>
 8004e14:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	88fa      	ldrh	r2, [r7, #6]
 8004e1a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	88fa      	ldrh	r2, [r7, #6]
 8004e22:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e2e:	d108      	bne.n	8004e42 <HAL_UART_Transmit+0x68>
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	691b      	ldr	r3, [r3, #16]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d104      	bne.n	8004e42 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	61bb      	str	r3, [r7, #24]
 8004e40:	e003      	b.n	8004e4a <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e46:	2300      	movs	r3, #0
 8004e48:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004e4a:	e030      	b.n	8004eae <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	9300      	str	r3, [sp, #0]
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	2200      	movs	r2, #0
 8004e54:	2180      	movs	r1, #128	; 0x80
 8004e56:	68f8      	ldr	r0, [r7, #12]
 8004e58:	f000 fc4c 	bl	80056f4 <UART_WaitOnFlagUntilTimeout>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d004      	beq.n	8004e6c <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2220      	movs	r2, #32
 8004e66:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004e68:	2303      	movs	r3, #3
 8004e6a:	e03c      	b.n	8004ee6 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8004e6c:	69fb      	ldr	r3, [r7, #28]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d10b      	bne.n	8004e8a <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e72:	69bb      	ldr	r3, [r7, #24]
 8004e74:	881a      	ldrh	r2, [r3, #0]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e7e:	b292      	uxth	r2, r2
 8004e80:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004e82:	69bb      	ldr	r3, [r7, #24]
 8004e84:	3302      	adds	r3, #2
 8004e86:	61bb      	str	r3, [r7, #24]
 8004e88:	e008      	b.n	8004e9c <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	781a      	ldrb	r2, [r3, #0]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	b292      	uxth	r2, r2
 8004e94:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	3301      	adds	r3, #1
 8004e9a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	3b01      	subs	r3, #1
 8004ea6:	b29a      	uxth	r2, r3
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1c8      	bne.n	8004e4c <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	9300      	str	r3, [sp, #0]
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	2140      	movs	r1, #64	; 0x40
 8004ec4:	68f8      	ldr	r0, [r7, #12]
 8004ec6:	f000 fc15 	bl	80056f4 <UART_WaitOnFlagUntilTimeout>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d004      	beq.n	8004eda <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2220      	movs	r2, #32
 8004ed4:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e005      	b.n	8004ee6 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2220      	movs	r2, #32
 8004ede:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	e000      	b.n	8004ee6 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004ee4:	2302      	movs	r3, #2
  }
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3720      	adds	r7, #32
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
	...

08004ef0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ef0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ef4:	b08a      	sub	sp, #40	; 0x28
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004efa:	2300      	movs	r3, #0
 8004efc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	689a      	ldr	r2, [r3, #8]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	431a      	orrs	r2, r3
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	431a      	orrs	r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	69db      	ldr	r3, [r3, #28]
 8004f14:	4313      	orrs	r3, r2
 8004f16:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	4ba4      	ldr	r3, [pc, #656]	; (80051b0 <UART_SetConfig+0x2c0>)
 8004f20:	4013      	ands	r3, r2
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	6812      	ldr	r2, [r2, #0]
 8004f26:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004f28:	430b      	orrs	r3, r1
 8004f2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	68da      	ldr	r2, [r3, #12]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	430a      	orrs	r2, r1
 8004f40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	699b      	ldr	r3, [r3, #24]
 8004f46:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a99      	ldr	r2, [pc, #612]	; (80051b4 <UART_SetConfig+0x2c4>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d004      	beq.n	8004f5c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
 8004f56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f6c:	430a      	orrs	r2, r1
 8004f6e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a90      	ldr	r2, [pc, #576]	; (80051b8 <UART_SetConfig+0x2c8>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d126      	bne.n	8004fc8 <UART_SetConfig+0xd8>
 8004f7a:	4b90      	ldr	r3, [pc, #576]	; (80051bc <UART_SetConfig+0x2cc>)
 8004f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f80:	f003 0303 	and.w	r3, r3, #3
 8004f84:	2b03      	cmp	r3, #3
 8004f86:	d81b      	bhi.n	8004fc0 <UART_SetConfig+0xd0>
 8004f88:	a201      	add	r2, pc, #4	; (adr r2, 8004f90 <UART_SetConfig+0xa0>)
 8004f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f8e:	bf00      	nop
 8004f90:	08004fa1 	.word	0x08004fa1
 8004f94:	08004fb1 	.word	0x08004fb1
 8004f98:	08004fa9 	.word	0x08004fa9
 8004f9c:	08004fb9 	.word	0x08004fb9
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fa6:	e116      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8004fa8:	2302      	movs	r3, #2
 8004faa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fae:	e112      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8004fb0:	2304      	movs	r3, #4
 8004fb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fb6:	e10e      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8004fb8:	2308      	movs	r3, #8
 8004fba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fbe:	e10a      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8004fc0:	2310      	movs	r3, #16
 8004fc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fc6:	e106      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a7c      	ldr	r2, [pc, #496]	; (80051c0 <UART_SetConfig+0x2d0>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d138      	bne.n	8005044 <UART_SetConfig+0x154>
 8004fd2:	4b7a      	ldr	r3, [pc, #488]	; (80051bc <UART_SetConfig+0x2cc>)
 8004fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fd8:	f003 030c 	and.w	r3, r3, #12
 8004fdc:	2b0c      	cmp	r3, #12
 8004fde:	d82d      	bhi.n	800503c <UART_SetConfig+0x14c>
 8004fe0:	a201      	add	r2, pc, #4	; (adr r2, 8004fe8 <UART_SetConfig+0xf8>)
 8004fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fe6:	bf00      	nop
 8004fe8:	0800501d 	.word	0x0800501d
 8004fec:	0800503d 	.word	0x0800503d
 8004ff0:	0800503d 	.word	0x0800503d
 8004ff4:	0800503d 	.word	0x0800503d
 8004ff8:	0800502d 	.word	0x0800502d
 8004ffc:	0800503d 	.word	0x0800503d
 8005000:	0800503d 	.word	0x0800503d
 8005004:	0800503d 	.word	0x0800503d
 8005008:	08005025 	.word	0x08005025
 800500c:	0800503d 	.word	0x0800503d
 8005010:	0800503d 	.word	0x0800503d
 8005014:	0800503d 	.word	0x0800503d
 8005018:	08005035 	.word	0x08005035
 800501c:	2300      	movs	r3, #0
 800501e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005022:	e0d8      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005024:	2302      	movs	r3, #2
 8005026:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800502a:	e0d4      	b.n	80051d6 <UART_SetConfig+0x2e6>
 800502c:	2304      	movs	r3, #4
 800502e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005032:	e0d0      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005034:	2308      	movs	r3, #8
 8005036:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800503a:	e0cc      	b.n	80051d6 <UART_SetConfig+0x2e6>
 800503c:	2310      	movs	r3, #16
 800503e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005042:	e0c8      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a5e      	ldr	r2, [pc, #376]	; (80051c4 <UART_SetConfig+0x2d4>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d125      	bne.n	800509a <UART_SetConfig+0x1aa>
 800504e:	4b5b      	ldr	r3, [pc, #364]	; (80051bc <UART_SetConfig+0x2cc>)
 8005050:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005054:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005058:	2b30      	cmp	r3, #48	; 0x30
 800505a:	d016      	beq.n	800508a <UART_SetConfig+0x19a>
 800505c:	2b30      	cmp	r3, #48	; 0x30
 800505e:	d818      	bhi.n	8005092 <UART_SetConfig+0x1a2>
 8005060:	2b20      	cmp	r3, #32
 8005062:	d00a      	beq.n	800507a <UART_SetConfig+0x18a>
 8005064:	2b20      	cmp	r3, #32
 8005066:	d814      	bhi.n	8005092 <UART_SetConfig+0x1a2>
 8005068:	2b00      	cmp	r3, #0
 800506a:	d002      	beq.n	8005072 <UART_SetConfig+0x182>
 800506c:	2b10      	cmp	r3, #16
 800506e:	d008      	beq.n	8005082 <UART_SetConfig+0x192>
 8005070:	e00f      	b.n	8005092 <UART_SetConfig+0x1a2>
 8005072:	2300      	movs	r3, #0
 8005074:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005078:	e0ad      	b.n	80051d6 <UART_SetConfig+0x2e6>
 800507a:	2302      	movs	r3, #2
 800507c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005080:	e0a9      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005082:	2304      	movs	r3, #4
 8005084:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005088:	e0a5      	b.n	80051d6 <UART_SetConfig+0x2e6>
 800508a:	2308      	movs	r3, #8
 800508c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005090:	e0a1      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005092:	2310      	movs	r3, #16
 8005094:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005098:	e09d      	b.n	80051d6 <UART_SetConfig+0x2e6>
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a4a      	ldr	r2, [pc, #296]	; (80051c8 <UART_SetConfig+0x2d8>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d125      	bne.n	80050f0 <UART_SetConfig+0x200>
 80050a4:	4b45      	ldr	r3, [pc, #276]	; (80051bc <UART_SetConfig+0x2cc>)
 80050a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050aa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80050ae:	2bc0      	cmp	r3, #192	; 0xc0
 80050b0:	d016      	beq.n	80050e0 <UART_SetConfig+0x1f0>
 80050b2:	2bc0      	cmp	r3, #192	; 0xc0
 80050b4:	d818      	bhi.n	80050e8 <UART_SetConfig+0x1f8>
 80050b6:	2b80      	cmp	r3, #128	; 0x80
 80050b8:	d00a      	beq.n	80050d0 <UART_SetConfig+0x1e0>
 80050ba:	2b80      	cmp	r3, #128	; 0x80
 80050bc:	d814      	bhi.n	80050e8 <UART_SetConfig+0x1f8>
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d002      	beq.n	80050c8 <UART_SetConfig+0x1d8>
 80050c2:	2b40      	cmp	r3, #64	; 0x40
 80050c4:	d008      	beq.n	80050d8 <UART_SetConfig+0x1e8>
 80050c6:	e00f      	b.n	80050e8 <UART_SetConfig+0x1f8>
 80050c8:	2300      	movs	r3, #0
 80050ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050ce:	e082      	b.n	80051d6 <UART_SetConfig+0x2e6>
 80050d0:	2302      	movs	r3, #2
 80050d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050d6:	e07e      	b.n	80051d6 <UART_SetConfig+0x2e6>
 80050d8:	2304      	movs	r3, #4
 80050da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050de:	e07a      	b.n	80051d6 <UART_SetConfig+0x2e6>
 80050e0:	2308      	movs	r3, #8
 80050e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050e6:	e076      	b.n	80051d6 <UART_SetConfig+0x2e6>
 80050e8:	2310      	movs	r3, #16
 80050ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050ee:	e072      	b.n	80051d6 <UART_SetConfig+0x2e6>
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a35      	ldr	r2, [pc, #212]	; (80051cc <UART_SetConfig+0x2dc>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d12a      	bne.n	8005150 <UART_SetConfig+0x260>
 80050fa:	4b30      	ldr	r3, [pc, #192]	; (80051bc <UART_SetConfig+0x2cc>)
 80050fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005100:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005104:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005108:	d01a      	beq.n	8005140 <UART_SetConfig+0x250>
 800510a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800510e:	d81b      	bhi.n	8005148 <UART_SetConfig+0x258>
 8005110:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005114:	d00c      	beq.n	8005130 <UART_SetConfig+0x240>
 8005116:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800511a:	d815      	bhi.n	8005148 <UART_SetConfig+0x258>
 800511c:	2b00      	cmp	r3, #0
 800511e:	d003      	beq.n	8005128 <UART_SetConfig+0x238>
 8005120:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005124:	d008      	beq.n	8005138 <UART_SetConfig+0x248>
 8005126:	e00f      	b.n	8005148 <UART_SetConfig+0x258>
 8005128:	2300      	movs	r3, #0
 800512a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800512e:	e052      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005130:	2302      	movs	r3, #2
 8005132:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005136:	e04e      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005138:	2304      	movs	r3, #4
 800513a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800513e:	e04a      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005140:	2308      	movs	r3, #8
 8005142:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005146:	e046      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005148:	2310      	movs	r3, #16
 800514a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800514e:	e042      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a17      	ldr	r2, [pc, #92]	; (80051b4 <UART_SetConfig+0x2c4>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d13a      	bne.n	80051d0 <UART_SetConfig+0x2e0>
 800515a:	4b18      	ldr	r3, [pc, #96]	; (80051bc <UART_SetConfig+0x2cc>)
 800515c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005160:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005164:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005168:	d01a      	beq.n	80051a0 <UART_SetConfig+0x2b0>
 800516a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800516e:	d81b      	bhi.n	80051a8 <UART_SetConfig+0x2b8>
 8005170:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005174:	d00c      	beq.n	8005190 <UART_SetConfig+0x2a0>
 8005176:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800517a:	d815      	bhi.n	80051a8 <UART_SetConfig+0x2b8>
 800517c:	2b00      	cmp	r3, #0
 800517e:	d003      	beq.n	8005188 <UART_SetConfig+0x298>
 8005180:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005184:	d008      	beq.n	8005198 <UART_SetConfig+0x2a8>
 8005186:	e00f      	b.n	80051a8 <UART_SetConfig+0x2b8>
 8005188:	2300      	movs	r3, #0
 800518a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800518e:	e022      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005190:	2302      	movs	r3, #2
 8005192:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005196:	e01e      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005198:	2304      	movs	r3, #4
 800519a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800519e:	e01a      	b.n	80051d6 <UART_SetConfig+0x2e6>
 80051a0:	2308      	movs	r3, #8
 80051a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051a6:	e016      	b.n	80051d6 <UART_SetConfig+0x2e6>
 80051a8:	2310      	movs	r3, #16
 80051aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051ae:	e012      	b.n	80051d6 <UART_SetConfig+0x2e6>
 80051b0:	efff69f3 	.word	0xefff69f3
 80051b4:	40008000 	.word	0x40008000
 80051b8:	40013800 	.word	0x40013800
 80051bc:	40021000 	.word	0x40021000
 80051c0:	40004400 	.word	0x40004400
 80051c4:	40004800 	.word	0x40004800
 80051c8:	40004c00 	.word	0x40004c00
 80051cc:	40005000 	.word	0x40005000
 80051d0:	2310      	movs	r3, #16
 80051d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a9f      	ldr	r2, [pc, #636]	; (8005458 <UART_SetConfig+0x568>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d17a      	bne.n	80052d6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80051e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80051e4:	2b08      	cmp	r3, #8
 80051e6:	d824      	bhi.n	8005232 <UART_SetConfig+0x342>
 80051e8:	a201      	add	r2, pc, #4	; (adr r2, 80051f0 <UART_SetConfig+0x300>)
 80051ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ee:	bf00      	nop
 80051f0:	08005215 	.word	0x08005215
 80051f4:	08005233 	.word	0x08005233
 80051f8:	0800521d 	.word	0x0800521d
 80051fc:	08005233 	.word	0x08005233
 8005200:	08005223 	.word	0x08005223
 8005204:	08005233 	.word	0x08005233
 8005208:	08005233 	.word	0x08005233
 800520c:	08005233 	.word	0x08005233
 8005210:	0800522b 	.word	0x0800522b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005214:	f7fe ff98 	bl	8004148 <HAL_RCC_GetPCLK1Freq>
 8005218:	61f8      	str	r0, [r7, #28]
        break;
 800521a:	e010      	b.n	800523e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800521c:	4b8f      	ldr	r3, [pc, #572]	; (800545c <UART_SetConfig+0x56c>)
 800521e:	61fb      	str	r3, [r7, #28]
        break;
 8005220:	e00d      	b.n	800523e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005222:	f7fe fef9 	bl	8004018 <HAL_RCC_GetSysClockFreq>
 8005226:	61f8      	str	r0, [r7, #28]
        break;
 8005228:	e009      	b.n	800523e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800522a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800522e:	61fb      	str	r3, [r7, #28]
        break;
 8005230:	e005      	b.n	800523e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005232:	2300      	movs	r3, #0
 8005234:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800523c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800523e:	69fb      	ldr	r3, [r7, #28]
 8005240:	2b00      	cmp	r3, #0
 8005242:	f000 80fb 	beq.w	800543c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	685a      	ldr	r2, [r3, #4]
 800524a:	4613      	mov	r3, r2
 800524c:	005b      	lsls	r3, r3, #1
 800524e:	4413      	add	r3, r2
 8005250:	69fa      	ldr	r2, [r7, #28]
 8005252:	429a      	cmp	r2, r3
 8005254:	d305      	bcc.n	8005262 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800525c:	69fa      	ldr	r2, [r7, #28]
 800525e:	429a      	cmp	r2, r3
 8005260:	d903      	bls.n	800526a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005268:	e0e8      	b.n	800543c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	2200      	movs	r2, #0
 800526e:	461c      	mov	r4, r3
 8005270:	4615      	mov	r5, r2
 8005272:	f04f 0200 	mov.w	r2, #0
 8005276:	f04f 0300 	mov.w	r3, #0
 800527a:	022b      	lsls	r3, r5, #8
 800527c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005280:	0222      	lsls	r2, r4, #8
 8005282:	68f9      	ldr	r1, [r7, #12]
 8005284:	6849      	ldr	r1, [r1, #4]
 8005286:	0849      	lsrs	r1, r1, #1
 8005288:	2000      	movs	r0, #0
 800528a:	4688      	mov	r8, r1
 800528c:	4681      	mov	r9, r0
 800528e:	eb12 0a08 	adds.w	sl, r2, r8
 8005292:	eb43 0b09 	adc.w	fp, r3, r9
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	603b      	str	r3, [r7, #0]
 800529e:	607a      	str	r2, [r7, #4]
 80052a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052a4:	4650      	mov	r0, sl
 80052a6:	4659      	mov	r1, fp
 80052a8:	f7fa ffea 	bl	8000280 <__aeabi_uldivmod>
 80052ac:	4602      	mov	r2, r0
 80052ae:	460b      	mov	r3, r1
 80052b0:	4613      	mov	r3, r2
 80052b2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80052b4:	69bb      	ldr	r3, [r7, #24]
 80052b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80052ba:	d308      	bcc.n	80052ce <UART_SetConfig+0x3de>
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052c2:	d204      	bcs.n	80052ce <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	69ba      	ldr	r2, [r7, #24]
 80052ca:	60da      	str	r2, [r3, #12]
 80052cc:	e0b6      	b.n	800543c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80052d4:	e0b2      	b.n	800543c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	69db      	ldr	r3, [r3, #28]
 80052da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052de:	d15e      	bne.n	800539e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80052e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80052e4:	2b08      	cmp	r3, #8
 80052e6:	d828      	bhi.n	800533a <UART_SetConfig+0x44a>
 80052e8:	a201      	add	r2, pc, #4	; (adr r2, 80052f0 <UART_SetConfig+0x400>)
 80052ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ee:	bf00      	nop
 80052f0:	08005315 	.word	0x08005315
 80052f4:	0800531d 	.word	0x0800531d
 80052f8:	08005325 	.word	0x08005325
 80052fc:	0800533b 	.word	0x0800533b
 8005300:	0800532b 	.word	0x0800532b
 8005304:	0800533b 	.word	0x0800533b
 8005308:	0800533b 	.word	0x0800533b
 800530c:	0800533b 	.word	0x0800533b
 8005310:	08005333 	.word	0x08005333
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005314:	f7fe ff18 	bl	8004148 <HAL_RCC_GetPCLK1Freq>
 8005318:	61f8      	str	r0, [r7, #28]
        break;
 800531a:	e014      	b.n	8005346 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800531c:	f7fe ff2a 	bl	8004174 <HAL_RCC_GetPCLK2Freq>
 8005320:	61f8      	str	r0, [r7, #28]
        break;
 8005322:	e010      	b.n	8005346 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005324:	4b4d      	ldr	r3, [pc, #308]	; (800545c <UART_SetConfig+0x56c>)
 8005326:	61fb      	str	r3, [r7, #28]
        break;
 8005328:	e00d      	b.n	8005346 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800532a:	f7fe fe75 	bl	8004018 <HAL_RCC_GetSysClockFreq>
 800532e:	61f8      	str	r0, [r7, #28]
        break;
 8005330:	e009      	b.n	8005346 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005332:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005336:	61fb      	str	r3, [r7, #28]
        break;
 8005338:	e005      	b.n	8005346 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800533a:	2300      	movs	r3, #0
 800533c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005344:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d077      	beq.n	800543c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	005a      	lsls	r2, r3, #1
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	085b      	lsrs	r3, r3, #1
 8005356:	441a      	add	r2, r3
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005360:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	2b0f      	cmp	r3, #15
 8005366:	d916      	bls.n	8005396 <UART_SetConfig+0x4a6>
 8005368:	69bb      	ldr	r3, [r7, #24]
 800536a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800536e:	d212      	bcs.n	8005396 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005370:	69bb      	ldr	r3, [r7, #24]
 8005372:	b29b      	uxth	r3, r3
 8005374:	f023 030f 	bic.w	r3, r3, #15
 8005378:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	085b      	lsrs	r3, r3, #1
 800537e:	b29b      	uxth	r3, r3
 8005380:	f003 0307 	and.w	r3, r3, #7
 8005384:	b29a      	uxth	r2, r3
 8005386:	8afb      	ldrh	r3, [r7, #22]
 8005388:	4313      	orrs	r3, r2
 800538a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	8afa      	ldrh	r2, [r7, #22]
 8005392:	60da      	str	r2, [r3, #12]
 8005394:	e052      	b.n	800543c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800539c:	e04e      	b.n	800543c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800539e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80053a2:	2b08      	cmp	r3, #8
 80053a4:	d827      	bhi.n	80053f6 <UART_SetConfig+0x506>
 80053a6:	a201      	add	r2, pc, #4	; (adr r2, 80053ac <UART_SetConfig+0x4bc>)
 80053a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ac:	080053d1 	.word	0x080053d1
 80053b0:	080053d9 	.word	0x080053d9
 80053b4:	080053e1 	.word	0x080053e1
 80053b8:	080053f7 	.word	0x080053f7
 80053bc:	080053e7 	.word	0x080053e7
 80053c0:	080053f7 	.word	0x080053f7
 80053c4:	080053f7 	.word	0x080053f7
 80053c8:	080053f7 	.word	0x080053f7
 80053cc:	080053ef 	.word	0x080053ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053d0:	f7fe feba 	bl	8004148 <HAL_RCC_GetPCLK1Freq>
 80053d4:	61f8      	str	r0, [r7, #28]
        break;
 80053d6:	e014      	b.n	8005402 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053d8:	f7fe fecc 	bl	8004174 <HAL_RCC_GetPCLK2Freq>
 80053dc:	61f8      	str	r0, [r7, #28]
        break;
 80053de:	e010      	b.n	8005402 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053e0:	4b1e      	ldr	r3, [pc, #120]	; (800545c <UART_SetConfig+0x56c>)
 80053e2:	61fb      	str	r3, [r7, #28]
        break;
 80053e4:	e00d      	b.n	8005402 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053e6:	f7fe fe17 	bl	8004018 <HAL_RCC_GetSysClockFreq>
 80053ea:	61f8      	str	r0, [r7, #28]
        break;
 80053ec:	e009      	b.n	8005402 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053f2:	61fb      	str	r3, [r7, #28]
        break;
 80053f4:	e005      	b.n	8005402 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80053f6:	2300      	movs	r3, #0
 80053f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005400:	bf00      	nop
    }

    if (pclk != 0U)
 8005402:	69fb      	ldr	r3, [r7, #28]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d019      	beq.n	800543c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	085a      	lsrs	r2, r3, #1
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	441a      	add	r2, r3
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	fbb2 f3f3 	udiv	r3, r2, r3
 800541a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	2b0f      	cmp	r3, #15
 8005420:	d909      	bls.n	8005436 <UART_SetConfig+0x546>
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005428:	d205      	bcs.n	8005436 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800542a:	69bb      	ldr	r3, [r7, #24]
 800542c:	b29a      	uxth	r2, r3
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	60da      	str	r2, [r3, #12]
 8005434:	e002      	b.n	800543c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2200      	movs	r2, #0
 8005440:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2200      	movs	r2, #0
 8005446:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005448:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800544c:	4618      	mov	r0, r3
 800544e:	3728      	adds	r7, #40	; 0x28
 8005450:	46bd      	mov	sp, r7
 8005452:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005456:	bf00      	nop
 8005458:	40008000 	.word	0x40008000
 800545c:	00f42400 	.word	0x00f42400

08005460 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546c:	f003 0308 	and.w	r3, r3, #8
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00a      	beq.n	800548a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	430a      	orrs	r2, r1
 8005488:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800548e:	f003 0301 	and.w	r3, r3, #1
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00a      	beq.n	80054ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	430a      	orrs	r2, r1
 80054aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b0:	f003 0302 	and.w	r3, r3, #2
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00a      	beq.n	80054ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	430a      	orrs	r2, r1
 80054cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d2:	f003 0304 	and.w	r3, r3, #4
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d00a      	beq.n	80054f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	430a      	orrs	r2, r1
 80054ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f4:	f003 0310 	and.w	r3, r3, #16
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d00a      	beq.n	8005512 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	430a      	orrs	r2, r1
 8005510:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005516:	f003 0320 	and.w	r3, r3, #32
 800551a:	2b00      	cmp	r3, #0
 800551c:	d00a      	beq.n	8005534 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	430a      	orrs	r2, r1
 8005532:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005538:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800553c:	2b00      	cmp	r3, #0
 800553e:	d01a      	beq.n	8005576 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	430a      	orrs	r2, r1
 8005554:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800555a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800555e:	d10a      	bne.n	8005576 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	430a      	orrs	r2, r1
 8005574:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00a      	beq.n	8005598 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	430a      	orrs	r2, r1
 8005596:	605a      	str	r2, [r3, #4]
  }
}
 8005598:	bf00      	nop
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b098      	sub	sp, #96	; 0x60
 80055a8:	af02      	add	r7, sp, #8
 80055aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80055b4:	f7fc fb8c 	bl	8001cd0 <HAL_GetTick>
 80055b8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 0308 	and.w	r3, r3, #8
 80055c4:	2b08      	cmp	r3, #8
 80055c6:	d12e      	bne.n	8005626 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80055cc:	9300      	str	r3, [sp, #0]
 80055ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80055d0:	2200      	movs	r2, #0
 80055d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f000 f88c 	bl	80056f4 <UART_WaitOnFlagUntilTimeout>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d021      	beq.n	8005626 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055ea:	e853 3f00 	ldrex	r3, [r3]
 80055ee:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80055f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055f6:	653b      	str	r3, [r7, #80]	; 0x50
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	461a      	mov	r2, r3
 80055fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005600:	647b      	str	r3, [r7, #68]	; 0x44
 8005602:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005604:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005606:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005608:	e841 2300 	strex	r3, r2, [r1]
 800560c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800560e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005610:	2b00      	cmp	r3, #0
 8005612:	d1e6      	bne.n	80055e2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2220      	movs	r2, #32
 8005618:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005622:	2303      	movs	r3, #3
 8005624:	e062      	b.n	80056ec <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0304 	and.w	r3, r3, #4
 8005630:	2b04      	cmp	r3, #4
 8005632:	d149      	bne.n	80056c8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005634:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005638:	9300      	str	r3, [sp, #0]
 800563a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800563c:	2200      	movs	r2, #0
 800563e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f000 f856 	bl	80056f4 <UART_WaitOnFlagUntilTimeout>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d03c      	beq.n	80056c8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005656:	e853 3f00 	ldrex	r3, [r3]
 800565a:	623b      	str	r3, [r7, #32]
   return(result);
 800565c:	6a3b      	ldr	r3, [r7, #32]
 800565e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005662:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	461a      	mov	r2, r3
 800566a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800566c:	633b      	str	r3, [r7, #48]	; 0x30
 800566e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005670:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005672:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005674:	e841 2300 	strex	r3, r2, [r1]
 8005678:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800567a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1e6      	bne.n	800564e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	3308      	adds	r3, #8
 8005686:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	e853 3f00 	ldrex	r3, [r3]
 800568e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f023 0301 	bic.w	r3, r3, #1
 8005696:	64bb      	str	r3, [r7, #72]	; 0x48
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	3308      	adds	r3, #8
 800569e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80056a0:	61fa      	str	r2, [r7, #28]
 80056a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a4:	69b9      	ldr	r1, [r7, #24]
 80056a6:	69fa      	ldr	r2, [r7, #28]
 80056a8:	e841 2300 	strex	r3, r2, [r1]
 80056ac:	617b      	str	r3, [r7, #20]
   return(result);
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d1e5      	bne.n	8005680 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2220      	movs	r2, #32
 80056b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056c4:	2303      	movs	r3, #3
 80056c6:	e011      	b.n	80056ec <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2220      	movs	r2, #32
 80056cc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2220      	movs	r2, #32
 80056d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2200      	movs	r2, #0
 80056e0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80056ea:	2300      	movs	r3, #0
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3758      	adds	r7, #88	; 0x58
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	60b9      	str	r1, [r7, #8]
 80056fe:	603b      	str	r3, [r7, #0]
 8005700:	4613      	mov	r3, r2
 8005702:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005704:	e04f      	b.n	80057a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800570c:	d04b      	beq.n	80057a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800570e:	f7fc fadf 	bl	8001cd0 <HAL_GetTick>
 8005712:	4602      	mov	r2, r0
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	1ad3      	subs	r3, r2, r3
 8005718:	69ba      	ldr	r2, [r7, #24]
 800571a:	429a      	cmp	r2, r3
 800571c:	d302      	bcc.n	8005724 <UART_WaitOnFlagUntilTimeout+0x30>
 800571e:	69bb      	ldr	r3, [r7, #24]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d101      	bne.n	8005728 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005724:	2303      	movs	r3, #3
 8005726:	e04e      	b.n	80057c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0304 	and.w	r3, r3, #4
 8005732:	2b00      	cmp	r3, #0
 8005734:	d037      	beq.n	80057a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	2b80      	cmp	r3, #128	; 0x80
 800573a:	d034      	beq.n	80057a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	2b40      	cmp	r3, #64	; 0x40
 8005740:	d031      	beq.n	80057a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	69db      	ldr	r3, [r3, #28]
 8005748:	f003 0308 	and.w	r3, r3, #8
 800574c:	2b08      	cmp	r3, #8
 800574e:	d110      	bne.n	8005772 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2208      	movs	r2, #8
 8005756:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005758:	68f8      	ldr	r0, [r7, #12]
 800575a:	f000 f838 	bl	80057ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2208      	movs	r2, #8
 8005762:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2200      	movs	r2, #0
 800576a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e029      	b.n	80057c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	69db      	ldr	r3, [r3, #28]
 8005778:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800577c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005780:	d111      	bne.n	80057a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800578a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800578c:	68f8      	ldr	r0, [r7, #12]
 800578e:	f000 f81e 	bl	80057ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2220      	movs	r2, #32
 8005796:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	e00f      	b.n	80057c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	69da      	ldr	r2, [r3, #28]
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	4013      	ands	r3, r2
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	429a      	cmp	r2, r3
 80057b4:	bf0c      	ite	eq
 80057b6:	2301      	moveq	r3, #1
 80057b8:	2300      	movne	r3, #0
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	461a      	mov	r2, r3
 80057be:	79fb      	ldrb	r3, [r7, #7]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d0a0      	beq.n	8005706 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3710      	adds	r7, #16
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}

080057ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80057ce:	b480      	push	{r7}
 80057d0:	b095      	sub	sp, #84	; 0x54
 80057d2:	af00      	add	r7, sp, #0
 80057d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057de:	e853 3f00 	ldrex	r3, [r3]
 80057e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80057e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80057ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	461a      	mov	r2, r3
 80057f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057f4:	643b      	str	r3, [r7, #64]	; 0x40
 80057f6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80057fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80057fc:	e841 2300 	strex	r3, r2, [r1]
 8005800:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005804:	2b00      	cmp	r3, #0
 8005806:	d1e6      	bne.n	80057d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	3308      	adds	r3, #8
 800580e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005810:	6a3b      	ldr	r3, [r7, #32]
 8005812:	e853 3f00 	ldrex	r3, [r3]
 8005816:	61fb      	str	r3, [r7, #28]
   return(result);
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	f023 0301 	bic.w	r3, r3, #1
 800581e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	3308      	adds	r3, #8
 8005826:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005828:	62fa      	str	r2, [r7, #44]	; 0x2c
 800582a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800582e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005830:	e841 2300 	strex	r3, r2, [r1]
 8005834:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005838:	2b00      	cmp	r3, #0
 800583a:	d1e5      	bne.n	8005808 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005840:	2b01      	cmp	r3, #1
 8005842:	d118      	bne.n	8005876 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	e853 3f00 	ldrex	r3, [r3]
 8005850:	60bb      	str	r3, [r7, #8]
   return(result);
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	f023 0310 	bic.w	r3, r3, #16
 8005858:	647b      	str	r3, [r7, #68]	; 0x44
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	461a      	mov	r2, r3
 8005860:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005862:	61bb      	str	r3, [r7, #24]
 8005864:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005866:	6979      	ldr	r1, [r7, #20]
 8005868:	69ba      	ldr	r2, [r7, #24]
 800586a:	e841 2300 	strex	r3, r2, [r1]
 800586e:	613b      	str	r3, [r7, #16]
   return(result);
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1e6      	bne.n	8005844 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2220      	movs	r2, #32
 800587a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	669a      	str	r2, [r3, #104]	; 0x68
}
 800588a:	bf00      	nop
 800588c:	3754      	adds	r7, #84	; 0x54
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr

08005896 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005896:	b084      	sub	sp, #16
 8005898:	b580      	push	{r7, lr}
 800589a:	b084      	sub	sp, #16
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	f107 001c 	add.w	r0, r7, #28
 80058a4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	68db      	ldr	r3, [r3, #12]
 80058ac:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f000 fa69 	bl	8005d8c <USB_CoreReset>
 80058ba:	4603      	mov	r3, r0
 80058bc:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80058be:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d106      	bne.n	80058d4 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ca:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	639a      	str	r2, [r3, #56]	; 0x38
 80058d2:	e005      	b.n	80058e0 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 80058e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3710      	adds	r7, #16
 80058e6:	46bd      	mov	sp, r7
 80058e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80058ec:	b004      	add	sp, #16
 80058ee:	4770      	bx	lr

080058f0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	f023 0201 	bic.w	r2, r3, #1
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005904:	2300      	movs	r3, #0
}
 8005906:	4618      	mov	r0, r3
 8005908:	370c      	adds	r7, #12
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr

08005912 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8005912:	b580      	push	{r7, lr}
 8005914:	b084      	sub	sp, #16
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
 800591a:	460b      	mov	r3, r1
 800591c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800591e:	2300      	movs	r3, #0
 8005920:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800592e:	78fb      	ldrb	r3, [r7, #3]
 8005930:	2b01      	cmp	r3, #1
 8005932:	d115      	bne.n	8005960 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005940:	200a      	movs	r0, #10
 8005942:	f7fc f9d1 	bl	8001ce8 <HAL_Delay>
      ms += 10U;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	330a      	adds	r3, #10
 800594a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	f000 fa0f 	bl	8005d70 <USB_GetMode>
 8005952:	4603      	mov	r3, r0
 8005954:	2b01      	cmp	r3, #1
 8005956:	d01e      	beq.n	8005996 <USB_SetCurrentMode+0x84>
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2bc7      	cmp	r3, #199	; 0xc7
 800595c:	d9f0      	bls.n	8005940 <USB_SetCurrentMode+0x2e>
 800595e:	e01a      	b.n	8005996 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005960:	78fb      	ldrb	r3, [r7, #3]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d115      	bne.n	8005992 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005972:	200a      	movs	r0, #10
 8005974:	f7fc f9b8 	bl	8001ce8 <HAL_Delay>
      ms += 10U;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	330a      	adds	r3, #10
 800597c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 f9f6 	bl	8005d70 <USB_GetMode>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d005      	beq.n	8005996 <USB_SetCurrentMode+0x84>
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2bc7      	cmp	r3, #199	; 0xc7
 800598e:	d9f0      	bls.n	8005972 <USB_SetCurrentMode+0x60>
 8005990:	e001      	b.n	8005996 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e005      	b.n	80059a2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2bc8      	cmp	r3, #200	; 0xc8
 800599a:	d101      	bne.n	80059a0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e000      	b.n	80059a2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3710      	adds	r7, #16
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}
	...

080059ac <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80059ac:	b084      	sub	sp, #16
 80059ae:	b580      	push	{r7, lr}
 80059b0:	b086      	sub	sp, #24
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	6078      	str	r0, [r7, #4]
 80059b6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80059ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80059be:	2300      	movs	r3, #0
 80059c0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80059c6:	2300      	movs	r3, #0
 80059c8:	613b      	str	r3, [r7, #16]
 80059ca:	e009      	b.n	80059e0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80059cc:	687a      	ldr	r2, [r7, #4]
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	3340      	adds	r3, #64	; 0x40
 80059d2:	009b      	lsls	r3, r3, #2
 80059d4:	4413      	add	r3, r2
 80059d6:	2200      	movs	r2, #0
 80059d8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	3301      	adds	r3, #1
 80059de:	613b      	str	r3, [r7, #16]
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	2b0e      	cmp	r3, #14
 80059e4:	d9f2      	bls.n	80059cc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80059e6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d11c      	bne.n	8005a28 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	68fa      	ldr	r2, [r7, #12]
 80059f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80059fc:	f043 0302 	orr.w	r3, r3, #2
 8005a00:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a06:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	601a      	str	r2, [r3, #0]
 8005a26:	e005      	b.n	8005a34 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a2c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005a40:	2103      	movs	r1, #3
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f000 f95a 	bl	8005cfc <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005a48:	2110      	movs	r1, #16
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f000 f8f6 	bl	8005c3c <USB_FlushTxFifo>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d001      	beq.n	8005a5a <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f000 f920 	bl	8005ca0 <USB_FlushRxFifo>
 8005a60:	4603      	mov	r3, r0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d001      	beq.n	8005a6a <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a70:	461a      	mov	r2, r3
 8005a72:	2300      	movs	r3, #0
 8005a74:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	2300      	movs	r3, #0
 8005a80:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a88:	461a      	mov	r2, r3
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a8e:	2300      	movs	r3, #0
 8005a90:	613b      	str	r3, [r7, #16]
 8005a92:	e043      	b.n	8005b1c <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	015a      	lsls	r2, r3, #5
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	4413      	add	r3, r2
 8005a9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005aa6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005aaa:	d118      	bne.n	8005ade <USB_DevInit+0x132>
    {
      if (i == 0U)
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d10a      	bne.n	8005ac8 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	015a      	lsls	r2, r3, #5
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	4413      	add	r3, r2
 8005aba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005abe:	461a      	mov	r2, r3
 8005ac0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005ac4:	6013      	str	r3, [r2, #0]
 8005ac6:	e013      	b.n	8005af0 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	015a      	lsls	r2, r3, #5
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	4413      	add	r3, r2
 8005ad0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005ada:	6013      	str	r3, [r2, #0]
 8005adc:	e008      	b.n	8005af0 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	015a      	lsls	r2, r3, #5
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	4413      	add	r3, r2
 8005ae6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005aea:	461a      	mov	r2, r3
 8005aec:	2300      	movs	r3, #0
 8005aee:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	015a      	lsls	r2, r3, #5
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	4413      	add	r3, r2
 8005af8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005afc:	461a      	mov	r2, r3
 8005afe:	2300      	movs	r3, #0
 8005b00:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	015a      	lsls	r2, r3, #5
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	4413      	add	r3, r2
 8005b0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b0e:	461a      	mov	r2, r3
 8005b10:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005b14:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	3301      	adds	r3, #1
 8005b1a:	613b      	str	r3, [r7, #16]
 8005b1c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005b20:	461a      	mov	r2, r3
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d3b5      	bcc.n	8005a94 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b28:	2300      	movs	r3, #0
 8005b2a:	613b      	str	r3, [r7, #16]
 8005b2c:	e043      	b.n	8005bb6 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	015a      	lsls	r2, r3, #5
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	4413      	add	r3, r2
 8005b36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b44:	d118      	bne.n	8005b78 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d10a      	bne.n	8005b62 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	015a      	lsls	r2, r3, #5
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	4413      	add	r3, r2
 8005b54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b58:	461a      	mov	r2, r3
 8005b5a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005b5e:	6013      	str	r3, [r2, #0]
 8005b60:	e013      	b.n	8005b8a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	015a      	lsls	r2, r3, #5
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	4413      	add	r3, r2
 8005b6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b6e:	461a      	mov	r2, r3
 8005b70:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005b74:	6013      	str	r3, [r2, #0]
 8005b76:	e008      	b.n	8005b8a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	015a      	lsls	r2, r3, #5
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	4413      	add	r3, r2
 8005b80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b84:	461a      	mov	r2, r3
 8005b86:	2300      	movs	r3, #0
 8005b88:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	015a      	lsls	r2, r3, #5
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	4413      	add	r3, r2
 8005b92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b96:	461a      	mov	r2, r3
 8005b98:	2300      	movs	r3, #0
 8005b9a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	015a      	lsls	r2, r3, #5
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	4413      	add	r3, r2
 8005ba4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ba8:	461a      	mov	r2, r3
 8005baa:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005bae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	613b      	str	r3, [r7, #16]
 8005bb6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005bba:	461a      	mov	r2, r3
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d3b5      	bcc.n	8005b2e <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bc8:	691b      	ldr	r3, [r3, #16]
 8005bca:	68fa      	ldr	r2, [r7, #12]
 8005bcc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005bd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005bd4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005be2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	699b      	ldr	r3, [r3, #24]
 8005be8:	f043 0210 	orr.w	r2, r3, #16
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	699a      	ldr	r2, [r3, #24]
 8005bf4:	4b10      	ldr	r3, [pc, #64]	; (8005c38 <USB_DevInit+0x28c>)
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005bfc:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d005      	beq.n	8005c10 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	699b      	ldr	r3, [r3, #24]
 8005c08:	f043 0208 	orr.w	r2, r3, #8
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005c10:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d107      	bne.n	8005c28 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	699b      	ldr	r3, [r3, #24]
 8005c1c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005c20:	f043 0304 	orr.w	r3, r3, #4
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005c28:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3718      	adds	r7, #24
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005c34:	b004      	add	sp, #16
 8005c36:	4770      	bx	lr
 8005c38:	803c3800 	.word	0x803c3800

08005c3c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b085      	sub	sp, #20
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005c46:	2300      	movs	r3, #0
 8005c48:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005c56:	d901      	bls.n	8005c5c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005c58:	2303      	movs	r3, #3
 8005c5a:	e01b      	b.n	8005c94 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	daf2      	bge.n	8005c4a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005c64:	2300      	movs	r3, #0
 8005c66:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	019b      	lsls	r3, r3, #6
 8005c6c:	f043 0220 	orr.w	r2, r3, #32
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	3301      	adds	r3, #1
 8005c78:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005c80:	d901      	bls.n	8005c86 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005c82:	2303      	movs	r3, #3
 8005c84:	e006      	b.n	8005c94 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	f003 0320 	and.w	r3, r3, #32
 8005c8e:	2b20      	cmp	r3, #32
 8005c90:	d0f0      	beq.n	8005c74 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005c92:	2300      	movs	r3, #0
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3714      	adds	r7, #20
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr

08005ca0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b085      	sub	sp, #20
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	3301      	adds	r3, #1
 8005cb0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005cb8:	d901      	bls.n	8005cbe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e018      	b.n	8005cf0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	691b      	ldr	r3, [r3, #16]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	daf2      	bge.n	8005cac <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2210      	movs	r2, #16
 8005cce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005cdc:	d901      	bls.n	8005ce2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005cde:	2303      	movs	r3, #3
 8005ce0:	e006      	b.n	8005cf0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	691b      	ldr	r3, [r3, #16]
 8005ce6:	f003 0310 	and.w	r3, r3, #16
 8005cea:	2b10      	cmp	r3, #16
 8005cec:	d0f0      	beq.n	8005cd0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005cee:	2300      	movs	r3, #0
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3714      	adds	r7, #20
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr

08005cfc <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b085      	sub	sp, #20
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	460b      	mov	r3, r1
 8005d06:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	78fb      	ldrb	r3, [r7, #3]
 8005d16:	68f9      	ldr	r1, [r7, #12]
 8005d18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005d20:	2300      	movs	r3, #0
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	3714      	adds	r7, #20
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr

08005d2e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d2e:	b480      	push	{r7}
 8005d30:	b085      	sub	sp, #20
 8005d32:	af00      	add	r7, sp, #0
 8005d34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	68fa      	ldr	r2, [r7, #12]
 8005d44:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005d48:	f023 0303 	bic.w	r3, r3, #3
 8005d4c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d5c:	f043 0302 	orr.w	r3, r3, #2
 8005d60:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005d62:	2300      	movs	r3, #0
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3714      	adds	r7, #20
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	695b      	ldr	r3, [r3, #20]
 8005d7c:	f003 0301 	and.w	r3, r3, #1
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	370c      	adds	r7, #12
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr

08005d8c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b085      	sub	sp, #20
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005d94:	2300      	movs	r3, #0
 8005d96:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005da4:	d901      	bls.n	8005daa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005da6:	2303      	movs	r3, #3
 8005da8:	e01b      	b.n	8005de2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	daf2      	bge.n	8005d98 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005db2:	2300      	movs	r3, #0
 8005db4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	691b      	ldr	r3, [r3, #16]
 8005dba:	f043 0201 	orr.w	r2, r3, #1
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005dce:	d901      	bls.n	8005dd4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005dd0:	2303      	movs	r3, #3
 8005dd2:	e006      	b.n	8005de2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	691b      	ldr	r3, [r3, #16]
 8005dd8:	f003 0301 	and.w	r3, r3, #1
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d0f0      	beq.n	8005dc2 <USB_CoreReset+0x36>

  return HAL_OK;
 8005de0:	2300      	movs	r3, #0
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3714      	adds	r7, #20
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr
	...

08005df0 <sniprintf>:
 8005df0:	b40c      	push	{r2, r3}
 8005df2:	b530      	push	{r4, r5, lr}
 8005df4:	4b17      	ldr	r3, [pc, #92]	; (8005e54 <sniprintf+0x64>)
 8005df6:	1e0c      	subs	r4, r1, #0
 8005df8:	681d      	ldr	r5, [r3, #0]
 8005dfa:	b09d      	sub	sp, #116	; 0x74
 8005dfc:	da08      	bge.n	8005e10 <sniprintf+0x20>
 8005dfe:	238b      	movs	r3, #139	; 0x8b
 8005e00:	602b      	str	r3, [r5, #0]
 8005e02:	f04f 30ff 	mov.w	r0, #4294967295
 8005e06:	b01d      	add	sp, #116	; 0x74
 8005e08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005e0c:	b002      	add	sp, #8
 8005e0e:	4770      	bx	lr
 8005e10:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005e14:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005e18:	bf14      	ite	ne
 8005e1a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005e1e:	4623      	moveq	r3, r4
 8005e20:	9304      	str	r3, [sp, #16]
 8005e22:	9307      	str	r3, [sp, #28]
 8005e24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005e28:	9002      	str	r0, [sp, #8]
 8005e2a:	9006      	str	r0, [sp, #24]
 8005e2c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005e30:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005e32:	ab21      	add	r3, sp, #132	; 0x84
 8005e34:	a902      	add	r1, sp, #8
 8005e36:	4628      	mov	r0, r5
 8005e38:	9301      	str	r3, [sp, #4]
 8005e3a:	f000 f993 	bl	8006164 <_svfiprintf_r>
 8005e3e:	1c43      	adds	r3, r0, #1
 8005e40:	bfbc      	itt	lt
 8005e42:	238b      	movlt	r3, #139	; 0x8b
 8005e44:	602b      	strlt	r3, [r5, #0]
 8005e46:	2c00      	cmp	r4, #0
 8005e48:	d0dd      	beq.n	8005e06 <sniprintf+0x16>
 8005e4a:	9b02      	ldr	r3, [sp, #8]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	701a      	strb	r2, [r3, #0]
 8005e50:	e7d9      	b.n	8005e06 <sniprintf+0x16>
 8005e52:	bf00      	nop
 8005e54:	20000058 	.word	0x20000058

08005e58 <memset>:
 8005e58:	4402      	add	r2, r0
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d100      	bne.n	8005e62 <memset+0xa>
 8005e60:	4770      	bx	lr
 8005e62:	f803 1b01 	strb.w	r1, [r3], #1
 8005e66:	e7f9      	b.n	8005e5c <memset+0x4>

08005e68 <__errno>:
 8005e68:	4b01      	ldr	r3, [pc, #4]	; (8005e70 <__errno+0x8>)
 8005e6a:	6818      	ldr	r0, [r3, #0]
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop
 8005e70:	20000058 	.word	0x20000058

08005e74 <__libc_init_array>:
 8005e74:	b570      	push	{r4, r5, r6, lr}
 8005e76:	4d0d      	ldr	r5, [pc, #52]	; (8005eac <__libc_init_array+0x38>)
 8005e78:	4c0d      	ldr	r4, [pc, #52]	; (8005eb0 <__libc_init_array+0x3c>)
 8005e7a:	1b64      	subs	r4, r4, r5
 8005e7c:	10a4      	asrs	r4, r4, #2
 8005e7e:	2600      	movs	r6, #0
 8005e80:	42a6      	cmp	r6, r4
 8005e82:	d109      	bne.n	8005e98 <__libc_init_array+0x24>
 8005e84:	4d0b      	ldr	r5, [pc, #44]	; (8005eb4 <__libc_init_array+0x40>)
 8005e86:	4c0c      	ldr	r4, [pc, #48]	; (8005eb8 <__libc_init_array+0x44>)
 8005e88:	f000 fc6a 	bl	8006760 <_init>
 8005e8c:	1b64      	subs	r4, r4, r5
 8005e8e:	10a4      	asrs	r4, r4, #2
 8005e90:	2600      	movs	r6, #0
 8005e92:	42a6      	cmp	r6, r4
 8005e94:	d105      	bne.n	8005ea2 <__libc_init_array+0x2e>
 8005e96:	bd70      	pop	{r4, r5, r6, pc}
 8005e98:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e9c:	4798      	blx	r3
 8005e9e:	3601      	adds	r6, #1
 8005ea0:	e7ee      	b.n	8005e80 <__libc_init_array+0xc>
 8005ea2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ea6:	4798      	blx	r3
 8005ea8:	3601      	adds	r6, #1
 8005eaa:	e7f2      	b.n	8005e92 <__libc_init_array+0x1e>
 8005eac:	08006950 	.word	0x08006950
 8005eb0:	08006950 	.word	0x08006950
 8005eb4:	08006950 	.word	0x08006950
 8005eb8:	08006954 	.word	0x08006954

08005ebc <__retarget_lock_acquire_recursive>:
 8005ebc:	4770      	bx	lr

08005ebe <__retarget_lock_release_recursive>:
 8005ebe:	4770      	bx	lr

08005ec0 <_free_r>:
 8005ec0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005ec2:	2900      	cmp	r1, #0
 8005ec4:	d044      	beq.n	8005f50 <_free_r+0x90>
 8005ec6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005eca:	9001      	str	r0, [sp, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f1a1 0404 	sub.w	r4, r1, #4
 8005ed2:	bfb8      	it	lt
 8005ed4:	18e4      	addlt	r4, r4, r3
 8005ed6:	f000 f8df 	bl	8006098 <__malloc_lock>
 8005eda:	4a1e      	ldr	r2, [pc, #120]	; (8005f54 <_free_r+0x94>)
 8005edc:	9801      	ldr	r0, [sp, #4]
 8005ede:	6813      	ldr	r3, [r2, #0]
 8005ee0:	b933      	cbnz	r3, 8005ef0 <_free_r+0x30>
 8005ee2:	6063      	str	r3, [r4, #4]
 8005ee4:	6014      	str	r4, [r2, #0]
 8005ee6:	b003      	add	sp, #12
 8005ee8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005eec:	f000 b8da 	b.w	80060a4 <__malloc_unlock>
 8005ef0:	42a3      	cmp	r3, r4
 8005ef2:	d908      	bls.n	8005f06 <_free_r+0x46>
 8005ef4:	6825      	ldr	r5, [r4, #0]
 8005ef6:	1961      	adds	r1, r4, r5
 8005ef8:	428b      	cmp	r3, r1
 8005efa:	bf01      	itttt	eq
 8005efc:	6819      	ldreq	r1, [r3, #0]
 8005efe:	685b      	ldreq	r3, [r3, #4]
 8005f00:	1949      	addeq	r1, r1, r5
 8005f02:	6021      	streq	r1, [r4, #0]
 8005f04:	e7ed      	b.n	8005ee2 <_free_r+0x22>
 8005f06:	461a      	mov	r2, r3
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	b10b      	cbz	r3, 8005f10 <_free_r+0x50>
 8005f0c:	42a3      	cmp	r3, r4
 8005f0e:	d9fa      	bls.n	8005f06 <_free_r+0x46>
 8005f10:	6811      	ldr	r1, [r2, #0]
 8005f12:	1855      	adds	r5, r2, r1
 8005f14:	42a5      	cmp	r5, r4
 8005f16:	d10b      	bne.n	8005f30 <_free_r+0x70>
 8005f18:	6824      	ldr	r4, [r4, #0]
 8005f1a:	4421      	add	r1, r4
 8005f1c:	1854      	adds	r4, r2, r1
 8005f1e:	42a3      	cmp	r3, r4
 8005f20:	6011      	str	r1, [r2, #0]
 8005f22:	d1e0      	bne.n	8005ee6 <_free_r+0x26>
 8005f24:	681c      	ldr	r4, [r3, #0]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	6053      	str	r3, [r2, #4]
 8005f2a:	440c      	add	r4, r1
 8005f2c:	6014      	str	r4, [r2, #0]
 8005f2e:	e7da      	b.n	8005ee6 <_free_r+0x26>
 8005f30:	d902      	bls.n	8005f38 <_free_r+0x78>
 8005f32:	230c      	movs	r3, #12
 8005f34:	6003      	str	r3, [r0, #0]
 8005f36:	e7d6      	b.n	8005ee6 <_free_r+0x26>
 8005f38:	6825      	ldr	r5, [r4, #0]
 8005f3a:	1961      	adds	r1, r4, r5
 8005f3c:	428b      	cmp	r3, r1
 8005f3e:	bf04      	itt	eq
 8005f40:	6819      	ldreq	r1, [r3, #0]
 8005f42:	685b      	ldreq	r3, [r3, #4]
 8005f44:	6063      	str	r3, [r4, #4]
 8005f46:	bf04      	itt	eq
 8005f48:	1949      	addeq	r1, r1, r5
 8005f4a:	6021      	streq	r1, [r4, #0]
 8005f4c:	6054      	str	r4, [r2, #4]
 8005f4e:	e7ca      	b.n	8005ee6 <_free_r+0x26>
 8005f50:	b003      	add	sp, #12
 8005f52:	bd30      	pop	{r4, r5, pc}
 8005f54:	20000928 	.word	0x20000928

08005f58 <sbrk_aligned>:
 8005f58:	b570      	push	{r4, r5, r6, lr}
 8005f5a:	4e0e      	ldr	r6, [pc, #56]	; (8005f94 <sbrk_aligned+0x3c>)
 8005f5c:	460c      	mov	r4, r1
 8005f5e:	6831      	ldr	r1, [r6, #0]
 8005f60:	4605      	mov	r5, r0
 8005f62:	b911      	cbnz	r1, 8005f6a <sbrk_aligned+0x12>
 8005f64:	f000 fba6 	bl	80066b4 <_sbrk_r>
 8005f68:	6030      	str	r0, [r6, #0]
 8005f6a:	4621      	mov	r1, r4
 8005f6c:	4628      	mov	r0, r5
 8005f6e:	f000 fba1 	bl	80066b4 <_sbrk_r>
 8005f72:	1c43      	adds	r3, r0, #1
 8005f74:	d00a      	beq.n	8005f8c <sbrk_aligned+0x34>
 8005f76:	1cc4      	adds	r4, r0, #3
 8005f78:	f024 0403 	bic.w	r4, r4, #3
 8005f7c:	42a0      	cmp	r0, r4
 8005f7e:	d007      	beq.n	8005f90 <sbrk_aligned+0x38>
 8005f80:	1a21      	subs	r1, r4, r0
 8005f82:	4628      	mov	r0, r5
 8005f84:	f000 fb96 	bl	80066b4 <_sbrk_r>
 8005f88:	3001      	adds	r0, #1
 8005f8a:	d101      	bne.n	8005f90 <sbrk_aligned+0x38>
 8005f8c:	f04f 34ff 	mov.w	r4, #4294967295
 8005f90:	4620      	mov	r0, r4
 8005f92:	bd70      	pop	{r4, r5, r6, pc}
 8005f94:	2000092c 	.word	0x2000092c

08005f98 <_malloc_r>:
 8005f98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f9c:	1ccd      	adds	r5, r1, #3
 8005f9e:	f025 0503 	bic.w	r5, r5, #3
 8005fa2:	3508      	adds	r5, #8
 8005fa4:	2d0c      	cmp	r5, #12
 8005fa6:	bf38      	it	cc
 8005fa8:	250c      	movcc	r5, #12
 8005faa:	2d00      	cmp	r5, #0
 8005fac:	4607      	mov	r7, r0
 8005fae:	db01      	blt.n	8005fb4 <_malloc_r+0x1c>
 8005fb0:	42a9      	cmp	r1, r5
 8005fb2:	d905      	bls.n	8005fc0 <_malloc_r+0x28>
 8005fb4:	230c      	movs	r3, #12
 8005fb6:	603b      	str	r3, [r7, #0]
 8005fb8:	2600      	movs	r6, #0
 8005fba:	4630      	mov	r0, r6
 8005fbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fc0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006094 <_malloc_r+0xfc>
 8005fc4:	f000 f868 	bl	8006098 <__malloc_lock>
 8005fc8:	f8d8 3000 	ldr.w	r3, [r8]
 8005fcc:	461c      	mov	r4, r3
 8005fce:	bb5c      	cbnz	r4, 8006028 <_malloc_r+0x90>
 8005fd0:	4629      	mov	r1, r5
 8005fd2:	4638      	mov	r0, r7
 8005fd4:	f7ff ffc0 	bl	8005f58 <sbrk_aligned>
 8005fd8:	1c43      	adds	r3, r0, #1
 8005fda:	4604      	mov	r4, r0
 8005fdc:	d155      	bne.n	800608a <_malloc_r+0xf2>
 8005fde:	f8d8 4000 	ldr.w	r4, [r8]
 8005fe2:	4626      	mov	r6, r4
 8005fe4:	2e00      	cmp	r6, #0
 8005fe6:	d145      	bne.n	8006074 <_malloc_r+0xdc>
 8005fe8:	2c00      	cmp	r4, #0
 8005fea:	d048      	beq.n	800607e <_malloc_r+0xe6>
 8005fec:	6823      	ldr	r3, [r4, #0]
 8005fee:	4631      	mov	r1, r6
 8005ff0:	4638      	mov	r0, r7
 8005ff2:	eb04 0903 	add.w	r9, r4, r3
 8005ff6:	f000 fb5d 	bl	80066b4 <_sbrk_r>
 8005ffa:	4581      	cmp	r9, r0
 8005ffc:	d13f      	bne.n	800607e <_malloc_r+0xe6>
 8005ffe:	6821      	ldr	r1, [r4, #0]
 8006000:	1a6d      	subs	r5, r5, r1
 8006002:	4629      	mov	r1, r5
 8006004:	4638      	mov	r0, r7
 8006006:	f7ff ffa7 	bl	8005f58 <sbrk_aligned>
 800600a:	3001      	adds	r0, #1
 800600c:	d037      	beq.n	800607e <_malloc_r+0xe6>
 800600e:	6823      	ldr	r3, [r4, #0]
 8006010:	442b      	add	r3, r5
 8006012:	6023      	str	r3, [r4, #0]
 8006014:	f8d8 3000 	ldr.w	r3, [r8]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d038      	beq.n	800608e <_malloc_r+0xf6>
 800601c:	685a      	ldr	r2, [r3, #4]
 800601e:	42a2      	cmp	r2, r4
 8006020:	d12b      	bne.n	800607a <_malloc_r+0xe2>
 8006022:	2200      	movs	r2, #0
 8006024:	605a      	str	r2, [r3, #4]
 8006026:	e00f      	b.n	8006048 <_malloc_r+0xb0>
 8006028:	6822      	ldr	r2, [r4, #0]
 800602a:	1b52      	subs	r2, r2, r5
 800602c:	d41f      	bmi.n	800606e <_malloc_r+0xd6>
 800602e:	2a0b      	cmp	r2, #11
 8006030:	d917      	bls.n	8006062 <_malloc_r+0xca>
 8006032:	1961      	adds	r1, r4, r5
 8006034:	42a3      	cmp	r3, r4
 8006036:	6025      	str	r5, [r4, #0]
 8006038:	bf18      	it	ne
 800603a:	6059      	strne	r1, [r3, #4]
 800603c:	6863      	ldr	r3, [r4, #4]
 800603e:	bf08      	it	eq
 8006040:	f8c8 1000 	streq.w	r1, [r8]
 8006044:	5162      	str	r2, [r4, r5]
 8006046:	604b      	str	r3, [r1, #4]
 8006048:	4638      	mov	r0, r7
 800604a:	f104 060b 	add.w	r6, r4, #11
 800604e:	f000 f829 	bl	80060a4 <__malloc_unlock>
 8006052:	f026 0607 	bic.w	r6, r6, #7
 8006056:	1d23      	adds	r3, r4, #4
 8006058:	1af2      	subs	r2, r6, r3
 800605a:	d0ae      	beq.n	8005fba <_malloc_r+0x22>
 800605c:	1b9b      	subs	r3, r3, r6
 800605e:	50a3      	str	r3, [r4, r2]
 8006060:	e7ab      	b.n	8005fba <_malloc_r+0x22>
 8006062:	42a3      	cmp	r3, r4
 8006064:	6862      	ldr	r2, [r4, #4]
 8006066:	d1dd      	bne.n	8006024 <_malloc_r+0x8c>
 8006068:	f8c8 2000 	str.w	r2, [r8]
 800606c:	e7ec      	b.n	8006048 <_malloc_r+0xb0>
 800606e:	4623      	mov	r3, r4
 8006070:	6864      	ldr	r4, [r4, #4]
 8006072:	e7ac      	b.n	8005fce <_malloc_r+0x36>
 8006074:	4634      	mov	r4, r6
 8006076:	6876      	ldr	r6, [r6, #4]
 8006078:	e7b4      	b.n	8005fe4 <_malloc_r+0x4c>
 800607a:	4613      	mov	r3, r2
 800607c:	e7cc      	b.n	8006018 <_malloc_r+0x80>
 800607e:	230c      	movs	r3, #12
 8006080:	603b      	str	r3, [r7, #0]
 8006082:	4638      	mov	r0, r7
 8006084:	f000 f80e 	bl	80060a4 <__malloc_unlock>
 8006088:	e797      	b.n	8005fba <_malloc_r+0x22>
 800608a:	6025      	str	r5, [r4, #0]
 800608c:	e7dc      	b.n	8006048 <_malloc_r+0xb0>
 800608e:	605b      	str	r3, [r3, #4]
 8006090:	deff      	udf	#255	; 0xff
 8006092:	bf00      	nop
 8006094:	20000928 	.word	0x20000928

08006098 <__malloc_lock>:
 8006098:	4801      	ldr	r0, [pc, #4]	; (80060a0 <__malloc_lock+0x8>)
 800609a:	f7ff bf0f 	b.w	8005ebc <__retarget_lock_acquire_recursive>
 800609e:	bf00      	nop
 80060a0:	20000924 	.word	0x20000924

080060a4 <__malloc_unlock>:
 80060a4:	4801      	ldr	r0, [pc, #4]	; (80060ac <__malloc_unlock+0x8>)
 80060a6:	f7ff bf0a 	b.w	8005ebe <__retarget_lock_release_recursive>
 80060aa:	bf00      	nop
 80060ac:	20000924 	.word	0x20000924

080060b0 <__ssputs_r>:
 80060b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060b4:	688e      	ldr	r6, [r1, #8]
 80060b6:	461f      	mov	r7, r3
 80060b8:	42be      	cmp	r6, r7
 80060ba:	680b      	ldr	r3, [r1, #0]
 80060bc:	4682      	mov	sl, r0
 80060be:	460c      	mov	r4, r1
 80060c0:	4690      	mov	r8, r2
 80060c2:	d82c      	bhi.n	800611e <__ssputs_r+0x6e>
 80060c4:	898a      	ldrh	r2, [r1, #12]
 80060c6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80060ca:	d026      	beq.n	800611a <__ssputs_r+0x6a>
 80060cc:	6965      	ldr	r5, [r4, #20]
 80060ce:	6909      	ldr	r1, [r1, #16]
 80060d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80060d4:	eba3 0901 	sub.w	r9, r3, r1
 80060d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80060dc:	1c7b      	adds	r3, r7, #1
 80060de:	444b      	add	r3, r9
 80060e0:	106d      	asrs	r5, r5, #1
 80060e2:	429d      	cmp	r5, r3
 80060e4:	bf38      	it	cc
 80060e6:	461d      	movcc	r5, r3
 80060e8:	0553      	lsls	r3, r2, #21
 80060ea:	d527      	bpl.n	800613c <__ssputs_r+0x8c>
 80060ec:	4629      	mov	r1, r5
 80060ee:	f7ff ff53 	bl	8005f98 <_malloc_r>
 80060f2:	4606      	mov	r6, r0
 80060f4:	b360      	cbz	r0, 8006150 <__ssputs_r+0xa0>
 80060f6:	6921      	ldr	r1, [r4, #16]
 80060f8:	464a      	mov	r2, r9
 80060fa:	f000 faeb 	bl	80066d4 <memcpy>
 80060fe:	89a3      	ldrh	r3, [r4, #12]
 8006100:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006104:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006108:	81a3      	strh	r3, [r4, #12]
 800610a:	6126      	str	r6, [r4, #16]
 800610c:	6165      	str	r5, [r4, #20]
 800610e:	444e      	add	r6, r9
 8006110:	eba5 0509 	sub.w	r5, r5, r9
 8006114:	6026      	str	r6, [r4, #0]
 8006116:	60a5      	str	r5, [r4, #8]
 8006118:	463e      	mov	r6, r7
 800611a:	42be      	cmp	r6, r7
 800611c:	d900      	bls.n	8006120 <__ssputs_r+0x70>
 800611e:	463e      	mov	r6, r7
 8006120:	6820      	ldr	r0, [r4, #0]
 8006122:	4632      	mov	r2, r6
 8006124:	4641      	mov	r1, r8
 8006126:	f000 faab 	bl	8006680 <memmove>
 800612a:	68a3      	ldr	r3, [r4, #8]
 800612c:	1b9b      	subs	r3, r3, r6
 800612e:	60a3      	str	r3, [r4, #8]
 8006130:	6823      	ldr	r3, [r4, #0]
 8006132:	4433      	add	r3, r6
 8006134:	6023      	str	r3, [r4, #0]
 8006136:	2000      	movs	r0, #0
 8006138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800613c:	462a      	mov	r2, r5
 800613e:	f000 fad7 	bl	80066f0 <_realloc_r>
 8006142:	4606      	mov	r6, r0
 8006144:	2800      	cmp	r0, #0
 8006146:	d1e0      	bne.n	800610a <__ssputs_r+0x5a>
 8006148:	6921      	ldr	r1, [r4, #16]
 800614a:	4650      	mov	r0, sl
 800614c:	f7ff feb8 	bl	8005ec0 <_free_r>
 8006150:	230c      	movs	r3, #12
 8006152:	f8ca 3000 	str.w	r3, [sl]
 8006156:	89a3      	ldrh	r3, [r4, #12]
 8006158:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800615c:	81a3      	strh	r3, [r4, #12]
 800615e:	f04f 30ff 	mov.w	r0, #4294967295
 8006162:	e7e9      	b.n	8006138 <__ssputs_r+0x88>

08006164 <_svfiprintf_r>:
 8006164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006168:	4698      	mov	r8, r3
 800616a:	898b      	ldrh	r3, [r1, #12]
 800616c:	061b      	lsls	r3, r3, #24
 800616e:	b09d      	sub	sp, #116	; 0x74
 8006170:	4607      	mov	r7, r0
 8006172:	460d      	mov	r5, r1
 8006174:	4614      	mov	r4, r2
 8006176:	d50e      	bpl.n	8006196 <_svfiprintf_r+0x32>
 8006178:	690b      	ldr	r3, [r1, #16]
 800617a:	b963      	cbnz	r3, 8006196 <_svfiprintf_r+0x32>
 800617c:	2140      	movs	r1, #64	; 0x40
 800617e:	f7ff ff0b 	bl	8005f98 <_malloc_r>
 8006182:	6028      	str	r0, [r5, #0]
 8006184:	6128      	str	r0, [r5, #16]
 8006186:	b920      	cbnz	r0, 8006192 <_svfiprintf_r+0x2e>
 8006188:	230c      	movs	r3, #12
 800618a:	603b      	str	r3, [r7, #0]
 800618c:	f04f 30ff 	mov.w	r0, #4294967295
 8006190:	e0d0      	b.n	8006334 <_svfiprintf_r+0x1d0>
 8006192:	2340      	movs	r3, #64	; 0x40
 8006194:	616b      	str	r3, [r5, #20]
 8006196:	2300      	movs	r3, #0
 8006198:	9309      	str	r3, [sp, #36]	; 0x24
 800619a:	2320      	movs	r3, #32
 800619c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80061a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80061a4:	2330      	movs	r3, #48	; 0x30
 80061a6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800634c <_svfiprintf_r+0x1e8>
 80061aa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80061ae:	f04f 0901 	mov.w	r9, #1
 80061b2:	4623      	mov	r3, r4
 80061b4:	469a      	mov	sl, r3
 80061b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061ba:	b10a      	cbz	r2, 80061c0 <_svfiprintf_r+0x5c>
 80061bc:	2a25      	cmp	r2, #37	; 0x25
 80061be:	d1f9      	bne.n	80061b4 <_svfiprintf_r+0x50>
 80061c0:	ebba 0b04 	subs.w	fp, sl, r4
 80061c4:	d00b      	beq.n	80061de <_svfiprintf_r+0x7a>
 80061c6:	465b      	mov	r3, fp
 80061c8:	4622      	mov	r2, r4
 80061ca:	4629      	mov	r1, r5
 80061cc:	4638      	mov	r0, r7
 80061ce:	f7ff ff6f 	bl	80060b0 <__ssputs_r>
 80061d2:	3001      	adds	r0, #1
 80061d4:	f000 80a9 	beq.w	800632a <_svfiprintf_r+0x1c6>
 80061d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061da:	445a      	add	r2, fp
 80061dc:	9209      	str	r2, [sp, #36]	; 0x24
 80061de:	f89a 3000 	ldrb.w	r3, [sl]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f000 80a1 	beq.w	800632a <_svfiprintf_r+0x1c6>
 80061e8:	2300      	movs	r3, #0
 80061ea:	f04f 32ff 	mov.w	r2, #4294967295
 80061ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061f2:	f10a 0a01 	add.w	sl, sl, #1
 80061f6:	9304      	str	r3, [sp, #16]
 80061f8:	9307      	str	r3, [sp, #28]
 80061fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80061fe:	931a      	str	r3, [sp, #104]	; 0x68
 8006200:	4654      	mov	r4, sl
 8006202:	2205      	movs	r2, #5
 8006204:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006208:	4850      	ldr	r0, [pc, #320]	; (800634c <_svfiprintf_r+0x1e8>)
 800620a:	f7f9 ffe9 	bl	80001e0 <memchr>
 800620e:	9a04      	ldr	r2, [sp, #16]
 8006210:	b9d8      	cbnz	r0, 800624a <_svfiprintf_r+0xe6>
 8006212:	06d0      	lsls	r0, r2, #27
 8006214:	bf44      	itt	mi
 8006216:	2320      	movmi	r3, #32
 8006218:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800621c:	0711      	lsls	r1, r2, #28
 800621e:	bf44      	itt	mi
 8006220:	232b      	movmi	r3, #43	; 0x2b
 8006222:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006226:	f89a 3000 	ldrb.w	r3, [sl]
 800622a:	2b2a      	cmp	r3, #42	; 0x2a
 800622c:	d015      	beq.n	800625a <_svfiprintf_r+0xf6>
 800622e:	9a07      	ldr	r2, [sp, #28]
 8006230:	4654      	mov	r4, sl
 8006232:	2000      	movs	r0, #0
 8006234:	f04f 0c0a 	mov.w	ip, #10
 8006238:	4621      	mov	r1, r4
 800623a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800623e:	3b30      	subs	r3, #48	; 0x30
 8006240:	2b09      	cmp	r3, #9
 8006242:	d94d      	bls.n	80062e0 <_svfiprintf_r+0x17c>
 8006244:	b1b0      	cbz	r0, 8006274 <_svfiprintf_r+0x110>
 8006246:	9207      	str	r2, [sp, #28]
 8006248:	e014      	b.n	8006274 <_svfiprintf_r+0x110>
 800624a:	eba0 0308 	sub.w	r3, r0, r8
 800624e:	fa09 f303 	lsl.w	r3, r9, r3
 8006252:	4313      	orrs	r3, r2
 8006254:	9304      	str	r3, [sp, #16]
 8006256:	46a2      	mov	sl, r4
 8006258:	e7d2      	b.n	8006200 <_svfiprintf_r+0x9c>
 800625a:	9b03      	ldr	r3, [sp, #12]
 800625c:	1d19      	adds	r1, r3, #4
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	9103      	str	r1, [sp, #12]
 8006262:	2b00      	cmp	r3, #0
 8006264:	bfbb      	ittet	lt
 8006266:	425b      	neglt	r3, r3
 8006268:	f042 0202 	orrlt.w	r2, r2, #2
 800626c:	9307      	strge	r3, [sp, #28]
 800626e:	9307      	strlt	r3, [sp, #28]
 8006270:	bfb8      	it	lt
 8006272:	9204      	strlt	r2, [sp, #16]
 8006274:	7823      	ldrb	r3, [r4, #0]
 8006276:	2b2e      	cmp	r3, #46	; 0x2e
 8006278:	d10c      	bne.n	8006294 <_svfiprintf_r+0x130>
 800627a:	7863      	ldrb	r3, [r4, #1]
 800627c:	2b2a      	cmp	r3, #42	; 0x2a
 800627e:	d134      	bne.n	80062ea <_svfiprintf_r+0x186>
 8006280:	9b03      	ldr	r3, [sp, #12]
 8006282:	1d1a      	adds	r2, r3, #4
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	9203      	str	r2, [sp, #12]
 8006288:	2b00      	cmp	r3, #0
 800628a:	bfb8      	it	lt
 800628c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006290:	3402      	adds	r4, #2
 8006292:	9305      	str	r3, [sp, #20]
 8006294:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800635c <_svfiprintf_r+0x1f8>
 8006298:	7821      	ldrb	r1, [r4, #0]
 800629a:	2203      	movs	r2, #3
 800629c:	4650      	mov	r0, sl
 800629e:	f7f9 ff9f 	bl	80001e0 <memchr>
 80062a2:	b138      	cbz	r0, 80062b4 <_svfiprintf_r+0x150>
 80062a4:	9b04      	ldr	r3, [sp, #16]
 80062a6:	eba0 000a 	sub.w	r0, r0, sl
 80062aa:	2240      	movs	r2, #64	; 0x40
 80062ac:	4082      	lsls	r2, r0
 80062ae:	4313      	orrs	r3, r2
 80062b0:	3401      	adds	r4, #1
 80062b2:	9304      	str	r3, [sp, #16]
 80062b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062b8:	4825      	ldr	r0, [pc, #148]	; (8006350 <_svfiprintf_r+0x1ec>)
 80062ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80062be:	2206      	movs	r2, #6
 80062c0:	f7f9 ff8e 	bl	80001e0 <memchr>
 80062c4:	2800      	cmp	r0, #0
 80062c6:	d038      	beq.n	800633a <_svfiprintf_r+0x1d6>
 80062c8:	4b22      	ldr	r3, [pc, #136]	; (8006354 <_svfiprintf_r+0x1f0>)
 80062ca:	bb1b      	cbnz	r3, 8006314 <_svfiprintf_r+0x1b0>
 80062cc:	9b03      	ldr	r3, [sp, #12]
 80062ce:	3307      	adds	r3, #7
 80062d0:	f023 0307 	bic.w	r3, r3, #7
 80062d4:	3308      	adds	r3, #8
 80062d6:	9303      	str	r3, [sp, #12]
 80062d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062da:	4433      	add	r3, r6
 80062dc:	9309      	str	r3, [sp, #36]	; 0x24
 80062de:	e768      	b.n	80061b2 <_svfiprintf_r+0x4e>
 80062e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80062e4:	460c      	mov	r4, r1
 80062e6:	2001      	movs	r0, #1
 80062e8:	e7a6      	b.n	8006238 <_svfiprintf_r+0xd4>
 80062ea:	2300      	movs	r3, #0
 80062ec:	3401      	adds	r4, #1
 80062ee:	9305      	str	r3, [sp, #20]
 80062f0:	4619      	mov	r1, r3
 80062f2:	f04f 0c0a 	mov.w	ip, #10
 80062f6:	4620      	mov	r0, r4
 80062f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062fc:	3a30      	subs	r2, #48	; 0x30
 80062fe:	2a09      	cmp	r2, #9
 8006300:	d903      	bls.n	800630a <_svfiprintf_r+0x1a6>
 8006302:	2b00      	cmp	r3, #0
 8006304:	d0c6      	beq.n	8006294 <_svfiprintf_r+0x130>
 8006306:	9105      	str	r1, [sp, #20]
 8006308:	e7c4      	b.n	8006294 <_svfiprintf_r+0x130>
 800630a:	fb0c 2101 	mla	r1, ip, r1, r2
 800630e:	4604      	mov	r4, r0
 8006310:	2301      	movs	r3, #1
 8006312:	e7f0      	b.n	80062f6 <_svfiprintf_r+0x192>
 8006314:	ab03      	add	r3, sp, #12
 8006316:	9300      	str	r3, [sp, #0]
 8006318:	462a      	mov	r2, r5
 800631a:	4b0f      	ldr	r3, [pc, #60]	; (8006358 <_svfiprintf_r+0x1f4>)
 800631c:	a904      	add	r1, sp, #16
 800631e:	4638      	mov	r0, r7
 8006320:	f3af 8000 	nop.w
 8006324:	1c42      	adds	r2, r0, #1
 8006326:	4606      	mov	r6, r0
 8006328:	d1d6      	bne.n	80062d8 <_svfiprintf_r+0x174>
 800632a:	89ab      	ldrh	r3, [r5, #12]
 800632c:	065b      	lsls	r3, r3, #25
 800632e:	f53f af2d 	bmi.w	800618c <_svfiprintf_r+0x28>
 8006332:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006334:	b01d      	add	sp, #116	; 0x74
 8006336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800633a:	ab03      	add	r3, sp, #12
 800633c:	9300      	str	r3, [sp, #0]
 800633e:	462a      	mov	r2, r5
 8006340:	4b05      	ldr	r3, [pc, #20]	; (8006358 <_svfiprintf_r+0x1f4>)
 8006342:	a904      	add	r1, sp, #16
 8006344:	4638      	mov	r0, r7
 8006346:	f000 f879 	bl	800643c <_printf_i>
 800634a:	e7eb      	b.n	8006324 <_svfiprintf_r+0x1c0>
 800634c:	08006914 	.word	0x08006914
 8006350:	0800691e 	.word	0x0800691e
 8006354:	00000000 	.word	0x00000000
 8006358:	080060b1 	.word	0x080060b1
 800635c:	0800691a 	.word	0x0800691a

08006360 <_printf_common>:
 8006360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006364:	4616      	mov	r6, r2
 8006366:	4699      	mov	r9, r3
 8006368:	688a      	ldr	r2, [r1, #8]
 800636a:	690b      	ldr	r3, [r1, #16]
 800636c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006370:	4293      	cmp	r3, r2
 8006372:	bfb8      	it	lt
 8006374:	4613      	movlt	r3, r2
 8006376:	6033      	str	r3, [r6, #0]
 8006378:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800637c:	4607      	mov	r7, r0
 800637e:	460c      	mov	r4, r1
 8006380:	b10a      	cbz	r2, 8006386 <_printf_common+0x26>
 8006382:	3301      	adds	r3, #1
 8006384:	6033      	str	r3, [r6, #0]
 8006386:	6823      	ldr	r3, [r4, #0]
 8006388:	0699      	lsls	r1, r3, #26
 800638a:	bf42      	ittt	mi
 800638c:	6833      	ldrmi	r3, [r6, #0]
 800638e:	3302      	addmi	r3, #2
 8006390:	6033      	strmi	r3, [r6, #0]
 8006392:	6825      	ldr	r5, [r4, #0]
 8006394:	f015 0506 	ands.w	r5, r5, #6
 8006398:	d106      	bne.n	80063a8 <_printf_common+0x48>
 800639a:	f104 0a19 	add.w	sl, r4, #25
 800639e:	68e3      	ldr	r3, [r4, #12]
 80063a0:	6832      	ldr	r2, [r6, #0]
 80063a2:	1a9b      	subs	r3, r3, r2
 80063a4:	42ab      	cmp	r3, r5
 80063a6:	dc26      	bgt.n	80063f6 <_printf_common+0x96>
 80063a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80063ac:	1e13      	subs	r3, r2, #0
 80063ae:	6822      	ldr	r2, [r4, #0]
 80063b0:	bf18      	it	ne
 80063b2:	2301      	movne	r3, #1
 80063b4:	0692      	lsls	r2, r2, #26
 80063b6:	d42b      	bmi.n	8006410 <_printf_common+0xb0>
 80063b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80063bc:	4649      	mov	r1, r9
 80063be:	4638      	mov	r0, r7
 80063c0:	47c0      	blx	r8
 80063c2:	3001      	adds	r0, #1
 80063c4:	d01e      	beq.n	8006404 <_printf_common+0xa4>
 80063c6:	6823      	ldr	r3, [r4, #0]
 80063c8:	6922      	ldr	r2, [r4, #16]
 80063ca:	f003 0306 	and.w	r3, r3, #6
 80063ce:	2b04      	cmp	r3, #4
 80063d0:	bf02      	ittt	eq
 80063d2:	68e5      	ldreq	r5, [r4, #12]
 80063d4:	6833      	ldreq	r3, [r6, #0]
 80063d6:	1aed      	subeq	r5, r5, r3
 80063d8:	68a3      	ldr	r3, [r4, #8]
 80063da:	bf0c      	ite	eq
 80063dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063e0:	2500      	movne	r5, #0
 80063e2:	4293      	cmp	r3, r2
 80063e4:	bfc4      	itt	gt
 80063e6:	1a9b      	subgt	r3, r3, r2
 80063e8:	18ed      	addgt	r5, r5, r3
 80063ea:	2600      	movs	r6, #0
 80063ec:	341a      	adds	r4, #26
 80063ee:	42b5      	cmp	r5, r6
 80063f0:	d11a      	bne.n	8006428 <_printf_common+0xc8>
 80063f2:	2000      	movs	r0, #0
 80063f4:	e008      	b.n	8006408 <_printf_common+0xa8>
 80063f6:	2301      	movs	r3, #1
 80063f8:	4652      	mov	r2, sl
 80063fa:	4649      	mov	r1, r9
 80063fc:	4638      	mov	r0, r7
 80063fe:	47c0      	blx	r8
 8006400:	3001      	adds	r0, #1
 8006402:	d103      	bne.n	800640c <_printf_common+0xac>
 8006404:	f04f 30ff 	mov.w	r0, #4294967295
 8006408:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800640c:	3501      	adds	r5, #1
 800640e:	e7c6      	b.n	800639e <_printf_common+0x3e>
 8006410:	18e1      	adds	r1, r4, r3
 8006412:	1c5a      	adds	r2, r3, #1
 8006414:	2030      	movs	r0, #48	; 0x30
 8006416:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800641a:	4422      	add	r2, r4
 800641c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006420:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006424:	3302      	adds	r3, #2
 8006426:	e7c7      	b.n	80063b8 <_printf_common+0x58>
 8006428:	2301      	movs	r3, #1
 800642a:	4622      	mov	r2, r4
 800642c:	4649      	mov	r1, r9
 800642e:	4638      	mov	r0, r7
 8006430:	47c0      	blx	r8
 8006432:	3001      	adds	r0, #1
 8006434:	d0e6      	beq.n	8006404 <_printf_common+0xa4>
 8006436:	3601      	adds	r6, #1
 8006438:	e7d9      	b.n	80063ee <_printf_common+0x8e>
	...

0800643c <_printf_i>:
 800643c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006440:	7e0f      	ldrb	r7, [r1, #24]
 8006442:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006444:	2f78      	cmp	r7, #120	; 0x78
 8006446:	4691      	mov	r9, r2
 8006448:	4680      	mov	r8, r0
 800644a:	460c      	mov	r4, r1
 800644c:	469a      	mov	sl, r3
 800644e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006452:	d807      	bhi.n	8006464 <_printf_i+0x28>
 8006454:	2f62      	cmp	r7, #98	; 0x62
 8006456:	d80a      	bhi.n	800646e <_printf_i+0x32>
 8006458:	2f00      	cmp	r7, #0
 800645a:	f000 80d4 	beq.w	8006606 <_printf_i+0x1ca>
 800645e:	2f58      	cmp	r7, #88	; 0x58
 8006460:	f000 80c0 	beq.w	80065e4 <_printf_i+0x1a8>
 8006464:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006468:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800646c:	e03a      	b.n	80064e4 <_printf_i+0xa8>
 800646e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006472:	2b15      	cmp	r3, #21
 8006474:	d8f6      	bhi.n	8006464 <_printf_i+0x28>
 8006476:	a101      	add	r1, pc, #4	; (adr r1, 800647c <_printf_i+0x40>)
 8006478:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800647c:	080064d5 	.word	0x080064d5
 8006480:	080064e9 	.word	0x080064e9
 8006484:	08006465 	.word	0x08006465
 8006488:	08006465 	.word	0x08006465
 800648c:	08006465 	.word	0x08006465
 8006490:	08006465 	.word	0x08006465
 8006494:	080064e9 	.word	0x080064e9
 8006498:	08006465 	.word	0x08006465
 800649c:	08006465 	.word	0x08006465
 80064a0:	08006465 	.word	0x08006465
 80064a4:	08006465 	.word	0x08006465
 80064a8:	080065ed 	.word	0x080065ed
 80064ac:	08006515 	.word	0x08006515
 80064b0:	080065a7 	.word	0x080065a7
 80064b4:	08006465 	.word	0x08006465
 80064b8:	08006465 	.word	0x08006465
 80064bc:	0800660f 	.word	0x0800660f
 80064c0:	08006465 	.word	0x08006465
 80064c4:	08006515 	.word	0x08006515
 80064c8:	08006465 	.word	0x08006465
 80064cc:	08006465 	.word	0x08006465
 80064d0:	080065af 	.word	0x080065af
 80064d4:	682b      	ldr	r3, [r5, #0]
 80064d6:	1d1a      	adds	r2, r3, #4
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	602a      	str	r2, [r5, #0]
 80064dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80064e4:	2301      	movs	r3, #1
 80064e6:	e09f      	b.n	8006628 <_printf_i+0x1ec>
 80064e8:	6820      	ldr	r0, [r4, #0]
 80064ea:	682b      	ldr	r3, [r5, #0]
 80064ec:	0607      	lsls	r7, r0, #24
 80064ee:	f103 0104 	add.w	r1, r3, #4
 80064f2:	6029      	str	r1, [r5, #0]
 80064f4:	d501      	bpl.n	80064fa <_printf_i+0xbe>
 80064f6:	681e      	ldr	r6, [r3, #0]
 80064f8:	e003      	b.n	8006502 <_printf_i+0xc6>
 80064fa:	0646      	lsls	r6, r0, #25
 80064fc:	d5fb      	bpl.n	80064f6 <_printf_i+0xba>
 80064fe:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006502:	2e00      	cmp	r6, #0
 8006504:	da03      	bge.n	800650e <_printf_i+0xd2>
 8006506:	232d      	movs	r3, #45	; 0x2d
 8006508:	4276      	negs	r6, r6
 800650a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800650e:	485a      	ldr	r0, [pc, #360]	; (8006678 <_printf_i+0x23c>)
 8006510:	230a      	movs	r3, #10
 8006512:	e012      	b.n	800653a <_printf_i+0xfe>
 8006514:	682b      	ldr	r3, [r5, #0]
 8006516:	6820      	ldr	r0, [r4, #0]
 8006518:	1d19      	adds	r1, r3, #4
 800651a:	6029      	str	r1, [r5, #0]
 800651c:	0605      	lsls	r5, r0, #24
 800651e:	d501      	bpl.n	8006524 <_printf_i+0xe8>
 8006520:	681e      	ldr	r6, [r3, #0]
 8006522:	e002      	b.n	800652a <_printf_i+0xee>
 8006524:	0641      	lsls	r1, r0, #25
 8006526:	d5fb      	bpl.n	8006520 <_printf_i+0xe4>
 8006528:	881e      	ldrh	r6, [r3, #0]
 800652a:	4853      	ldr	r0, [pc, #332]	; (8006678 <_printf_i+0x23c>)
 800652c:	2f6f      	cmp	r7, #111	; 0x6f
 800652e:	bf0c      	ite	eq
 8006530:	2308      	moveq	r3, #8
 8006532:	230a      	movne	r3, #10
 8006534:	2100      	movs	r1, #0
 8006536:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800653a:	6865      	ldr	r5, [r4, #4]
 800653c:	60a5      	str	r5, [r4, #8]
 800653e:	2d00      	cmp	r5, #0
 8006540:	bfa2      	ittt	ge
 8006542:	6821      	ldrge	r1, [r4, #0]
 8006544:	f021 0104 	bicge.w	r1, r1, #4
 8006548:	6021      	strge	r1, [r4, #0]
 800654a:	b90e      	cbnz	r6, 8006550 <_printf_i+0x114>
 800654c:	2d00      	cmp	r5, #0
 800654e:	d04b      	beq.n	80065e8 <_printf_i+0x1ac>
 8006550:	4615      	mov	r5, r2
 8006552:	fbb6 f1f3 	udiv	r1, r6, r3
 8006556:	fb03 6711 	mls	r7, r3, r1, r6
 800655a:	5dc7      	ldrb	r7, [r0, r7]
 800655c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006560:	4637      	mov	r7, r6
 8006562:	42bb      	cmp	r3, r7
 8006564:	460e      	mov	r6, r1
 8006566:	d9f4      	bls.n	8006552 <_printf_i+0x116>
 8006568:	2b08      	cmp	r3, #8
 800656a:	d10b      	bne.n	8006584 <_printf_i+0x148>
 800656c:	6823      	ldr	r3, [r4, #0]
 800656e:	07de      	lsls	r6, r3, #31
 8006570:	d508      	bpl.n	8006584 <_printf_i+0x148>
 8006572:	6923      	ldr	r3, [r4, #16]
 8006574:	6861      	ldr	r1, [r4, #4]
 8006576:	4299      	cmp	r1, r3
 8006578:	bfde      	ittt	le
 800657a:	2330      	movle	r3, #48	; 0x30
 800657c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006580:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006584:	1b52      	subs	r2, r2, r5
 8006586:	6122      	str	r2, [r4, #16]
 8006588:	f8cd a000 	str.w	sl, [sp]
 800658c:	464b      	mov	r3, r9
 800658e:	aa03      	add	r2, sp, #12
 8006590:	4621      	mov	r1, r4
 8006592:	4640      	mov	r0, r8
 8006594:	f7ff fee4 	bl	8006360 <_printf_common>
 8006598:	3001      	adds	r0, #1
 800659a:	d14a      	bne.n	8006632 <_printf_i+0x1f6>
 800659c:	f04f 30ff 	mov.w	r0, #4294967295
 80065a0:	b004      	add	sp, #16
 80065a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065a6:	6823      	ldr	r3, [r4, #0]
 80065a8:	f043 0320 	orr.w	r3, r3, #32
 80065ac:	6023      	str	r3, [r4, #0]
 80065ae:	4833      	ldr	r0, [pc, #204]	; (800667c <_printf_i+0x240>)
 80065b0:	2778      	movs	r7, #120	; 0x78
 80065b2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80065b6:	6823      	ldr	r3, [r4, #0]
 80065b8:	6829      	ldr	r1, [r5, #0]
 80065ba:	061f      	lsls	r7, r3, #24
 80065bc:	f851 6b04 	ldr.w	r6, [r1], #4
 80065c0:	d402      	bmi.n	80065c8 <_printf_i+0x18c>
 80065c2:	065f      	lsls	r7, r3, #25
 80065c4:	bf48      	it	mi
 80065c6:	b2b6      	uxthmi	r6, r6
 80065c8:	07df      	lsls	r7, r3, #31
 80065ca:	bf48      	it	mi
 80065cc:	f043 0320 	orrmi.w	r3, r3, #32
 80065d0:	6029      	str	r1, [r5, #0]
 80065d2:	bf48      	it	mi
 80065d4:	6023      	strmi	r3, [r4, #0]
 80065d6:	b91e      	cbnz	r6, 80065e0 <_printf_i+0x1a4>
 80065d8:	6823      	ldr	r3, [r4, #0]
 80065da:	f023 0320 	bic.w	r3, r3, #32
 80065de:	6023      	str	r3, [r4, #0]
 80065e0:	2310      	movs	r3, #16
 80065e2:	e7a7      	b.n	8006534 <_printf_i+0xf8>
 80065e4:	4824      	ldr	r0, [pc, #144]	; (8006678 <_printf_i+0x23c>)
 80065e6:	e7e4      	b.n	80065b2 <_printf_i+0x176>
 80065e8:	4615      	mov	r5, r2
 80065ea:	e7bd      	b.n	8006568 <_printf_i+0x12c>
 80065ec:	682b      	ldr	r3, [r5, #0]
 80065ee:	6826      	ldr	r6, [r4, #0]
 80065f0:	6961      	ldr	r1, [r4, #20]
 80065f2:	1d18      	adds	r0, r3, #4
 80065f4:	6028      	str	r0, [r5, #0]
 80065f6:	0635      	lsls	r5, r6, #24
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	d501      	bpl.n	8006600 <_printf_i+0x1c4>
 80065fc:	6019      	str	r1, [r3, #0]
 80065fe:	e002      	b.n	8006606 <_printf_i+0x1ca>
 8006600:	0670      	lsls	r0, r6, #25
 8006602:	d5fb      	bpl.n	80065fc <_printf_i+0x1c0>
 8006604:	8019      	strh	r1, [r3, #0]
 8006606:	2300      	movs	r3, #0
 8006608:	6123      	str	r3, [r4, #16]
 800660a:	4615      	mov	r5, r2
 800660c:	e7bc      	b.n	8006588 <_printf_i+0x14c>
 800660e:	682b      	ldr	r3, [r5, #0]
 8006610:	1d1a      	adds	r2, r3, #4
 8006612:	602a      	str	r2, [r5, #0]
 8006614:	681d      	ldr	r5, [r3, #0]
 8006616:	6862      	ldr	r2, [r4, #4]
 8006618:	2100      	movs	r1, #0
 800661a:	4628      	mov	r0, r5
 800661c:	f7f9 fde0 	bl	80001e0 <memchr>
 8006620:	b108      	cbz	r0, 8006626 <_printf_i+0x1ea>
 8006622:	1b40      	subs	r0, r0, r5
 8006624:	6060      	str	r0, [r4, #4]
 8006626:	6863      	ldr	r3, [r4, #4]
 8006628:	6123      	str	r3, [r4, #16]
 800662a:	2300      	movs	r3, #0
 800662c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006630:	e7aa      	b.n	8006588 <_printf_i+0x14c>
 8006632:	6923      	ldr	r3, [r4, #16]
 8006634:	462a      	mov	r2, r5
 8006636:	4649      	mov	r1, r9
 8006638:	4640      	mov	r0, r8
 800663a:	47d0      	blx	sl
 800663c:	3001      	adds	r0, #1
 800663e:	d0ad      	beq.n	800659c <_printf_i+0x160>
 8006640:	6823      	ldr	r3, [r4, #0]
 8006642:	079b      	lsls	r3, r3, #30
 8006644:	d413      	bmi.n	800666e <_printf_i+0x232>
 8006646:	68e0      	ldr	r0, [r4, #12]
 8006648:	9b03      	ldr	r3, [sp, #12]
 800664a:	4298      	cmp	r0, r3
 800664c:	bfb8      	it	lt
 800664e:	4618      	movlt	r0, r3
 8006650:	e7a6      	b.n	80065a0 <_printf_i+0x164>
 8006652:	2301      	movs	r3, #1
 8006654:	4632      	mov	r2, r6
 8006656:	4649      	mov	r1, r9
 8006658:	4640      	mov	r0, r8
 800665a:	47d0      	blx	sl
 800665c:	3001      	adds	r0, #1
 800665e:	d09d      	beq.n	800659c <_printf_i+0x160>
 8006660:	3501      	adds	r5, #1
 8006662:	68e3      	ldr	r3, [r4, #12]
 8006664:	9903      	ldr	r1, [sp, #12]
 8006666:	1a5b      	subs	r3, r3, r1
 8006668:	42ab      	cmp	r3, r5
 800666a:	dcf2      	bgt.n	8006652 <_printf_i+0x216>
 800666c:	e7eb      	b.n	8006646 <_printf_i+0x20a>
 800666e:	2500      	movs	r5, #0
 8006670:	f104 0619 	add.w	r6, r4, #25
 8006674:	e7f5      	b.n	8006662 <_printf_i+0x226>
 8006676:	bf00      	nop
 8006678:	08006925 	.word	0x08006925
 800667c:	08006936 	.word	0x08006936

08006680 <memmove>:
 8006680:	4288      	cmp	r0, r1
 8006682:	b510      	push	{r4, lr}
 8006684:	eb01 0402 	add.w	r4, r1, r2
 8006688:	d902      	bls.n	8006690 <memmove+0x10>
 800668a:	4284      	cmp	r4, r0
 800668c:	4623      	mov	r3, r4
 800668e:	d807      	bhi.n	80066a0 <memmove+0x20>
 8006690:	1e43      	subs	r3, r0, #1
 8006692:	42a1      	cmp	r1, r4
 8006694:	d008      	beq.n	80066a8 <memmove+0x28>
 8006696:	f811 2b01 	ldrb.w	r2, [r1], #1
 800669a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800669e:	e7f8      	b.n	8006692 <memmove+0x12>
 80066a0:	4402      	add	r2, r0
 80066a2:	4601      	mov	r1, r0
 80066a4:	428a      	cmp	r2, r1
 80066a6:	d100      	bne.n	80066aa <memmove+0x2a>
 80066a8:	bd10      	pop	{r4, pc}
 80066aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80066ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80066b2:	e7f7      	b.n	80066a4 <memmove+0x24>

080066b4 <_sbrk_r>:
 80066b4:	b538      	push	{r3, r4, r5, lr}
 80066b6:	4d06      	ldr	r5, [pc, #24]	; (80066d0 <_sbrk_r+0x1c>)
 80066b8:	2300      	movs	r3, #0
 80066ba:	4604      	mov	r4, r0
 80066bc:	4608      	mov	r0, r1
 80066be:	602b      	str	r3, [r5, #0]
 80066c0:	f7fb fa2c 	bl	8001b1c <_sbrk>
 80066c4:	1c43      	adds	r3, r0, #1
 80066c6:	d102      	bne.n	80066ce <_sbrk_r+0x1a>
 80066c8:	682b      	ldr	r3, [r5, #0]
 80066ca:	b103      	cbz	r3, 80066ce <_sbrk_r+0x1a>
 80066cc:	6023      	str	r3, [r4, #0]
 80066ce:	bd38      	pop	{r3, r4, r5, pc}
 80066d0:	20000920 	.word	0x20000920

080066d4 <memcpy>:
 80066d4:	440a      	add	r2, r1
 80066d6:	4291      	cmp	r1, r2
 80066d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80066dc:	d100      	bne.n	80066e0 <memcpy+0xc>
 80066de:	4770      	bx	lr
 80066e0:	b510      	push	{r4, lr}
 80066e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80066e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80066ea:	4291      	cmp	r1, r2
 80066ec:	d1f9      	bne.n	80066e2 <memcpy+0xe>
 80066ee:	bd10      	pop	{r4, pc}

080066f0 <_realloc_r>:
 80066f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066f4:	4680      	mov	r8, r0
 80066f6:	4614      	mov	r4, r2
 80066f8:	460e      	mov	r6, r1
 80066fa:	b921      	cbnz	r1, 8006706 <_realloc_r+0x16>
 80066fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006700:	4611      	mov	r1, r2
 8006702:	f7ff bc49 	b.w	8005f98 <_malloc_r>
 8006706:	b92a      	cbnz	r2, 8006714 <_realloc_r+0x24>
 8006708:	f7ff fbda 	bl	8005ec0 <_free_r>
 800670c:	4625      	mov	r5, r4
 800670e:	4628      	mov	r0, r5
 8006710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006714:	f000 f81b 	bl	800674e <_malloc_usable_size_r>
 8006718:	4284      	cmp	r4, r0
 800671a:	4607      	mov	r7, r0
 800671c:	d802      	bhi.n	8006724 <_realloc_r+0x34>
 800671e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006722:	d812      	bhi.n	800674a <_realloc_r+0x5a>
 8006724:	4621      	mov	r1, r4
 8006726:	4640      	mov	r0, r8
 8006728:	f7ff fc36 	bl	8005f98 <_malloc_r>
 800672c:	4605      	mov	r5, r0
 800672e:	2800      	cmp	r0, #0
 8006730:	d0ed      	beq.n	800670e <_realloc_r+0x1e>
 8006732:	42bc      	cmp	r4, r7
 8006734:	4622      	mov	r2, r4
 8006736:	4631      	mov	r1, r6
 8006738:	bf28      	it	cs
 800673a:	463a      	movcs	r2, r7
 800673c:	f7ff ffca 	bl	80066d4 <memcpy>
 8006740:	4631      	mov	r1, r6
 8006742:	4640      	mov	r0, r8
 8006744:	f7ff fbbc 	bl	8005ec0 <_free_r>
 8006748:	e7e1      	b.n	800670e <_realloc_r+0x1e>
 800674a:	4635      	mov	r5, r6
 800674c:	e7df      	b.n	800670e <_realloc_r+0x1e>

0800674e <_malloc_usable_size_r>:
 800674e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006752:	1f18      	subs	r0, r3, #4
 8006754:	2b00      	cmp	r3, #0
 8006756:	bfbc      	itt	lt
 8006758:	580b      	ldrlt	r3, [r1, r0]
 800675a:	18c0      	addlt	r0, r0, r3
 800675c:	4770      	bx	lr
	...

08006760 <_init>:
 8006760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006762:	bf00      	nop
 8006764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006766:	bc08      	pop	{r3}
 8006768:	469e      	mov	lr, r3
 800676a:	4770      	bx	lr

0800676c <_fini>:
 800676c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676e:	bf00      	nop
 8006770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006772:	bc08      	pop	{r3}
 8006774:	469e      	mov	lr, r3
 8006776:	4770      	bx	lr
