m255
K3
13
cModel Technology
Z0 d/home/singularity/GIT/2D-Mapping-VHDL/UART/simulation/modelsim
Etransmit
Z1 w1395669173
Z2 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z3 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z4 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z5 d/home/singularity/GIT/2D-Mapping-VHDL/UART/simulation/modelsim
Z6 8/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd
Z7 F/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd
l0
L5
Vh;[OoXJoU8bEI@<846:>U2
Z8 OV;C;10.1d;51
31
Z9 !s108 1395672139.974806
Z10 !s90 -reportprogress|300|-93|-work|work|/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd|
Z11 !s107 /home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd|
Z12 o-93 -work work -O0
Z13 tExplicit 1
!s100 oVi^^cL@oSilegQIejY[j1
!i10b 1
Amain
R2
R3
R4
DEx4 work 8 transmit 0 22 h;[OoXJoU8bEI@<846:>U2
l20
L16
VX:JVLD@[_z`8DTbEP:5GE1
R8
31
R9
R10
R11
R12
R13
!s100 NzOR:]>WK82b:FNn>E4kX0
!i10b 1
Euart
Z14 w1395659562
R2
R3
R4
R5
Z15 8/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd
Z16 F/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd
l0
L5
V;PH1@iKP_l[@A4fHhVm0g2
!s100 UBAnHWl<NKciWXV`7FA=l0
R8
31
!i10b 1
Z17 !s108 1395672140.018003
Z18 !s90 -reportprogress|300|-93|-work|work|/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd|
Z19 !s107 /home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd|
R12
R13
Amain
R2
R3
R4
DEx4 work 4 uart 0 22 ;PH1@iKP_l[@A4fHhVm0g2
l43
L29
VHi^oCjO:LVKKKjMdh7^Bh0
!s100 VFn?`XJOXdNTY5LAUYJXg3
R8
31
!i10b 1
R17
R18
R19
R12
R13
