Covered -- Verilog Coverage Verbose Report
==========================================

LINE COVERAGE RESULTS BY MODULE
-------------------------------
Module                    Filename                 Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------
  main                    trireg.v                  12/    0/   12      100%
=================================================================================

TOGGLE COVERAGE RESULTS BY MODULE
---------------------------------
Module                    Filename                         Toggle 0 -> 1                       Toggle 1 -> 0
                                                   Hit/ Miss/Total    Percent hit      Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  main                    trireg.v                   9/   13/   22       41%             9/   13/   22       41%

Module: main, File: trireg.v
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
a                         0->1: 1'b0
......................... 1->0: 1'b0 ...
a1                        0->1: 1'b0
......................... 1->0: 1'b0 ...
a2                        0->1: 1'b0
......................... 1->0: 1'b0 ...
a3                        0->1: 1'b0
......................... 1->0: 1'b0 ...
b                         0->1: 2'b10
......................... 1->0: 2'b01 ...
b1                        0->1: 2'b10
......................... 1->0: 2'b01 ...
b2                        0->1: 2'b10
......................... 1->0: 2'b01 ...
b3                        0->1: 2'b10
......................... 1->0: 2'b01 ...
c3                        0->1: 2'b10
......................... 1->0: 2'b01 ...
c2                        0->1: 2'b10
......................... 1->0: 2'b01 ...
c1                        0->1: 2'b10
......................... 1->0: 2'b01 ...
c                         0->1: 2'b10
......................... 1->0: 2'b01 ...
e                         0->1: 1'b0
......................... 1->0: 1'b1 ...
d                         0->1: 1'b1
......................... 1->0: 1'b0 ...
===============================================================================================================

COMBINATIONAL LOGIC COVERAGE RESULTS BY MODULE
----------------------------------------------
Module                    Filename                     Logical Combinations
                                                  Hit/Miss/Total    Percent hit
-------------------------------------------------------------------------------
  main                    trireg.v                 16/  16/  32       50%

Module: main, File: trireg.v
--------------------------------------------------------
Missed Combinations
====================================================
 Line #     Expression
====================================================
     14:    assign  a  = ( d  &  e )
                         |----1----|


Expression 1   (2/4)
^^^^^^^^^^^^^ - &
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
 *              *

====================================================
 Line #     Expression
====================================================
     15:    assign  b  = { d ,  e }
                         |---1----|


Expression 1   (1/2)
^^^^^^^^^^^^^ - {}
 E | E
=0=|=1=
 *    

====================================================
 Line #     Expression
====================================================
     16:    assign  c  = ({2{ a }} |  b )
                          |--1---|       
                         |------2-------|


Expression 1   (1/2)
^^^^^^^^^^^^^ - {{}}
 E | E
=0=|=1=
     *

Expression 2   (1/4)
^^^^^^^^^^^^^ - |
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
 *         *    *

====================================================
 Line #     Expression
====================================================
     18:    assign  a1 = ( d  &  e )
                         |----1----|


Expression 1   (2/4)
^^^^^^^^^^^^^ - &
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
 *              *

====================================================
 Line #     Expression
====================================================
     19:    assign  b1 = { d ,  e }
                         |---1----|


Expression 1   (1/2)
^^^^^^^^^^^^^ - {}
 E | E
=0=|=1=
 *    

====================================================
 Line #     Expression
====================================================
     20:    assign  c1 = ({2{ a1}} |  b1)
                          |--1---|       
                         |------2-------|


Expression 1   (1/2)
^^^^^^^^^^^^^ - {{}}
 E | E
=0=|=1=
     *

Expression 2   (1/4)
^^^^^^^^^^^^^ - |
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
 *         *    *

====================================================
 Line #     Expression
====================================================
     22:    assign  a2 = ( d  &  e )
                         |----1----|


Expression 1   (2/4)
^^^^^^^^^^^^^ - &
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
 *              *

====================================================
 Line #     Expression
====================================================
     23:    assign  b2 = { d ,  e }
                         |---1----|


Expression 1   (1/2)
^^^^^^^^^^^^^ - {}
 E | E
=0=|=1=
 *    

====================================================
 Line #     Expression
====================================================
     24:    assign  c2 = ({2{ a2}} |  b2)
                          |--1---|       
                         |------2-------|


Expression 1   (1/2)
^^^^^^^^^^^^^ - {{}}
 E | E
=0=|=1=
     *

Expression 2   (1/4)
^^^^^^^^^^^^^ - |
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
 *         *    *

====================================================
 Line #     Expression
====================================================
     26:    assign  a3 = ( d  &  e )
                         |----1----|


Expression 1   (2/4)
^^^^^^^^^^^^^ - &
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
 *              *

====================================================
 Line #     Expression
====================================================
     27:    assign  b3 = { d ,  e }
                         |---1----|


Expression 1   (1/2)
^^^^^^^^^^^^^ - {}
 E | E
=0=|=1=
 *    

====================================================
 Line #     Expression
====================================================
     28:    assign  c3 = ({2{ a3}} |  b3)
                          |--1---|       
                         |------2-------|


Expression 1   (1/2)
^^^^^^^^^^^^^ - {{}}
 E | E
=0=|=1=
     *

Expression 2   (1/4)
^^^^^^^^^^^^^ - |
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
 *         *    *


=================================================================================

FINITE STATE MACHINE COVERAGE RESULTS BY MODULE
-----------------------------------------------
                                                               State                             Arc
Module                    Filename                Hit/Miss/Total    Percent Hit    Hit/Miss/Total    Percent hit
----------------------------------------------------------------------------------------------------------------
  main                    trireg.v                  0/   0/   0      100%            0/   0/   0      100%
=================================================================================

