# Reading pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/Programas/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1 {D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/sr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:20 on Sep 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1" D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/sr.sv 
# -- Compiling module sr
# 
# Top level modules:
# 	sr
# End time: 19:59:20 on Sep 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1 {D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/XOR_Gate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:20 on Sep 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1" D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/XOR_Gate.sv 
# -- Compiling module XOR_Gate
# 
# Top level modules:
# 	XOR_Gate
# End time: 19:59:20 on Sep 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1 {D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/sl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:20 on Sep 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1" D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/sl.sv 
# -- Compiling module sl
# 
# Top level modules:
# 	sl
# End time: 19:59:21 on Sep 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1 {D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/OR_Gate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:21 on Sep 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1" D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/OR_Gate.sv 
# -- Compiling module OR_Gate
# 
# Top level modules:
# 	OR_Gate
# End time: 19:59:21 on Sep 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1 {D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/AND_Gate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:21 on Sep 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1" D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/AND_Gate.sv 
# -- Compiling module AND_Gate
# 
# Top level modules:
# 	AND_Gate
# End time: 19:59:21 on Sep 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1 {D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/Suma.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:21 on Sep 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1" D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/Suma.sv 
# -- Compiling module Suma
# 
# Top level modules:
# 	Suma
# End time: 19:59:21 on Sep 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1 {D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/Resta.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:21 on Sep 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1" D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/Resta.sv 
# -- Compiling module Resta
# 
# Top level modules:
# 	Resta
# End time: 19:59:21 on Sep 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1 {D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:21 on Sep 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1" D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:59:21 on Sep 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1 {D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/adder1bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:21 on Sep 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1" D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/adder1bit.sv 
# -- Compiling module adder1bit
# 
# Top level modules:
# 	adder1bit
# End time: 19:59:22 on Sep 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1 {D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/compA2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:22 on Sep 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1" D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/compA2.sv 
# -- Compiling module compA2
# 
# Top level modules:
# 	compA2
# End time: 19:59:22 on Sep 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1 {D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/muxN.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:22 on Sep 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1" D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/muxN.sv 
# -- Compiling module muxN
# 
# Top level modules:
# 	muxN
# End time: 19:59:22 on Sep 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1 {D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/flagMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:22 on Sep 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1" D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/flagMux.sv 
# -- Compiling module flagMux
# 
# Top level modules:
# 	flagMux
# End time: 19:59:22 on Sep 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1 {D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/decoderBCD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:22 on Sep 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1" D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/decoderBCD.sv 
# -- Compiling module decoderBCD
# 
# Top level modules:
# 	decoderBCD
# End time: 19:59:22 on Sep 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1 {D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:22 on Sep 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1" D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU_tb.sv 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 19:59:22 on Sep 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_test 
# Start time: 19:59:22 on Sep 11,2021
# ** Error: (vsim-3170) Could not find 'ALU_test'.
#         Searched libraries:
#             D:/Programas/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             D:/Programas/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             D:/Programas/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             D:/Programas/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             D:/Programas/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             D:/Programas/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev
#             D:/Programas/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/Programas/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/simulation/modelsim/rtl_work
#             D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ALU_run_msim_rtl_verilog.do PAUSED at line 24
vsim rtl_work.ALU_tb
# vsim rtl_work.ALU_tb 
# Start time: 19:59:22 on Sep 11,2021
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.Suma
# Loading work.adder1bit
# Loading work.Resta
# Loading work.compA2
# Loading work.AND_Gate
# Loading work.OR_Gate
# Loading work.XOR_Gate
# Loading work.sl
# Loading work.sr
# Loading work.muxN
# Loading work.flagMux
# Loading work.decoderBCD
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'seg0'. The port definition is at: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/DUT File: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU_tb.sv Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'seg1'. The port definition is at: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/DUT File: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU_tb.sv Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'seg2'. The port definition is at: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/DUT File: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU_tb.sv Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'seg3'. The port definition is at: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/DUT File: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU_tb.sv Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'in'. The port definition is at: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/decoderBCD.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/DUT/seg_0 File: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'in'. The port definition is at: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/decoderBCD.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/DUT/seg_1 File: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU.sv Line: 48
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'in'. The port definition is at: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/decoderBCD.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/DUT/seg_2 File: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU.sv Line: 49
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'in'. The port definition is at: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/decoderBCD.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/DUT/seg_3 File: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU.sv Line: 50
add wave -position insertpoint sim:/ALU_tb/*
run -all
# ---------------SUMADOR---------------
# A = 0100, B = 0011, S = 000, Result = 0111
# 
# A = 0000, B = 0000, S = 000, Result = 0000
# 
# ** Error: 0111 failed.
#    Time: 22 ps  Scope: ALU_tb File: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU_tb.sv Line: 20
# A = 1000, B = 0010, S = 000, Result = 1010
# 
# A = 1001, B = 0011, S = 000, Result = 1100
# 
# A = 1111, B = 0011, S = 000, Result = 0010
# 
# ---------------RESTADOR---------------
# A = 0100, B = 0011, S = 001, Result = 0001
# 
# A = 1000, B = 0010, S = 001, Result = 0110
# 
# A = 1001, B = 0011, S = 001, Result = 0110
# 
# A = 0011, B = 1111, S = 001, Result = 0100
# 
# ** Error: 1100 failed.
#    Time: 99 ps  Scope: ALU_tb File: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU_tb.sv Line: 57
# ---------------MULTIPLICACION---------------
# A = 1101, B = 1010, Result = 1000
# , V = 0
# 
# ** Error: 0010 failed.
#    Time: 110 ps  Scope: ALU_tb File: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU_tb.sv Line: 66
# A = 1000, B = 0010, Result = 0000
# , Z= 1
#  ,  V= 0
# 
# A = 1001, B = 0011, Result = 0001
# , V = 0
# 
# ** Error: 1011 failed.
#    Time: 132 ps  Scope: ALU_tb File: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU_tb.sv Line: 76
# A = 0011, B = 0001, Result = 0001
# , V = 0
# 
# ** Error: 0011 failed.
#    Time: 143 ps  Scope: ALU_tb File: D:/Users/Mariano/Documentos/GitHub/TallerDigitales/Laboratorio3/Problema1/ALU_tb.sv Line: 81
# End time: 21:29:26 on Sep 11,2021, Elapsed time: 1:30:04
# Errors: 6, Warnings: 8
