
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
  **** SW Build 5238294 on Nov  8 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Oct  8 18:36:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'aa' on host 'rog.localdomain' (Linux_x86_64 version 6.6.87.2-microsoft-standard-WSL2) on Wed Oct 08 18:36:45 CST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/aa/FPGA_space/FIR/build_linux'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
== 清理旧日志文件 ==
== 开始执行脚本，时间: Wed Oct 08 18:36:45 CST 2025 ==
== 配置OpenCV环境 ==
== 创建/打开HLS项目 ==
INFO: [HLS 200-1510] Running: open_project lk_prj 
INFO: [HLS 200-10] Opening project '/home/aa/FPGA_space/FIR/build_linux/lk_prj'.
== 设置顶层函数 ==
INFO: [HLS 200-1510] Running: set_top fir_top 
== 添加设计源文件 ==
INFO: [HLS 200-1510] Running: add_files ../src/fir.cpp 
INFO: [HLS 200-10] Adding design file '../src/fir.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/fir.h 
INFO: [HLS 200-10] Adding design file '../src/fir.h' to the project
== 添加测试文件 ==
INFO: [HLS 200-1510] Running: add_files -tb ../src/fir_tb.cpp -cflags -I/home/aa/miniconda3/envs/opencv_env/include/opencv4 -std=c++14 -csimflags -L/home/aa/miniconda3/envs/opencv_env/lib -Wl,-rpath,/home/aa/miniconda3/envs/opencv_env/lib -lopencv_core -lopencv_imgproc -lopencv_imgcodecs 
INFO: [HLS 200-10] Adding test bench file '../src/fir_tb.cpp' to the project
== 打开/重置解决方案 ==
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Opening and resetting solution '/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
== 设置目标FPGA器件 ==
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
== 创建时钟约束 ==
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
== 运行C仿真（CSIM） ==
INFO: [HLS 200-1510] Running: csim_design -ldflags -L/home/aa/miniconda3/envs/opencv_env/lib -Wl,-rpath,/home/aa/miniconda3/envs/opencv_env/lib -lopencv_core -lopencv_imgproc -lopencv_imgcodecs 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../src/fir_tb.cpp in debug mode
   Compiling ../../../../../src/fir.cpp in debug mode
   Generating csim.exe
/bin/bash: /home/aa/miniconda3/envs/opencv_env/lib/libtinfo.so.6: no version information available (required by /bin/bash)
clang-14: warning: -Wl,-rpath,/home/aa/miniconda3/envs/opencv_env/lib: 'linker' input unused [-Wunused-command-line-argument]
clang-14: warning: argument unused during compilation: '-L/home/aa/miniconda3/envs/opencv_env/lib' [-Wunused-command-line-argument]
-------------------------------
Test started.
-13
-6
1
9
18
26
30
29
23
10
-8
-32
-55
-75
-86
-82
-62
-25
26
84
140
182
200
183
129
40
-75
-202
-317
-398
-424
-377
-254
-58
187
452
693
863
915
812
532
69
-558
-1309
-2128
-2942
-3676
-4261
-4637
32767
-4637
-4261
-3676
-2942
-2128
-1309
-558
69
532
812
915
863
693
452
187
-58
-254
-377
-424
-398
-317
-202
-75
40
129
183
200
182
140
84
26
-25
-62
-82
-86
-75
-55
-32
-8
10
23
29
30
26
18
9
1
-6
-13
-13
Test passed.
Test finished.
-------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
== 运行C综合（CSYNTH） ==
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 641.801 MB.
INFO: [HLS 200-10] Analyzing design file '../src/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.13 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.17 seconds; current allocated memory: 643.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 530 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 533 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 533 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 731 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 731 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 731 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 731 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 739 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 736 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 733 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 731 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 731 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 738 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 842 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (../src/fir.cpp:15:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (../src/fir.cpp:15:19) in function 'fir' completely with a factor of 99 (../src/fir.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (../src/fir.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Complete partitioning on dimension 1. (../src/fir.cpp:3:0)
INFO: [HLS 214-364] Automatically inlining function 'fir(int*, int)' to improve effectiveness of pipeline pragma in function 'fir_top(int*, int*, int*, int)' (../src/fir.cpp:49:2)
INFO: [HLS 214-115] Multiple burst reads of length 99 and bit width 32 in loop 'VITIS_LOOP_40_1'(../src/fir.cpp:40:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/fir.cpp:40:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_46_2'(../src/fir.cpp:46:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/fir.cpp:46:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_46_2'(../src/fir.cpp:46:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/fir.cpp:46:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.78 seconds. CPU system time: 0.31 seconds. Elapsed time: 6.6 seconds; current allocated memory: 653.812 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 653.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 655.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 655.211 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_top' (../src/fir.cpp:19:1)...98 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 681.164 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 697.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 701.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 701.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_top_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_46_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 709.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 709.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 711.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 711.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_40_1/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_40_1/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_40_1/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_40_1/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_40_1/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_40_1/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_40_1/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_40_1/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_40_1/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_40_1/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_40_1/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_40_1/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 712.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_top_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_top_Pipeline_VITIS_LOOP_46_2' pipeline 'VITIS_LOOP_46_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_top_Pipeline_VITIS_LOOP_46_2/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'fir_top_Pipeline_VITIS_LOOP_46_2' is 26691 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001_grp1)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_top_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 725.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_top/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_top/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_top/coef' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_top/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'c_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'y', 'x', 'coef', 'len' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.53 seconds; current allocated memory: 746.516 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 755.273 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 763.645 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir_top.
INFO: [VLOG 209-307] Generating Verilog RTL for fir_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 122.121 MB.
== 运行C/RTL协同仿真（COSIM） ==
INFO: [HLS 200-1510] Running: cosim_design -ldflags -L/home/aa/miniconda3/envs/opencv_env/lib -Wl,-rpath,/home/aa/miniconda3/envs/opencv_env/lib -lopencv_core -lopencv_imgproc -lopencv_imgcodecs 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis/2024.2/vcxx/libexec//clang++"
   Compiling apatb_fir_top.cpp
   Compiling fir.cpp_pre.cpp.tb.cpp
   Compiling fir_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_fir_top_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
-------------------------------
Test started.
-13
-6
1
9
18
26
30
29
23
10
-8
-32
-55
-75
-86
-82
-62
-25
26
84
140
182
200
183
129
40
-75
-202
-317
-398
-424
-377
-254
-58
187
452
693
863
915
812
532
69
-558
-1309
-2128
-2942
-3676
-4261
-4637
32767
-4637
-4261
-3676
-2942
-2128
-1309
-558
69
532
812
915
863
693
452
187
-58
-254
-377
-424
-398
-317
-202
-75
40
129
183
200
182
140
84
26
-25
-62
-82
-86
-75
-55
-32
-8
10
23
29
30
26
18
9
1
-6
-13
-13
Test passed.
Test finished.
-------------------------------
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fir_top_top glbl -Oenable_linking_all_libraries -prj fir_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s fir_top 
Multi-threading is on. Using 30 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_top_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_fir_top_Pipeline_VITIS_LOOP_40_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_top_fir_top_Pipeline_VITIS_LOOP_40_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_top_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_fir_top_Pipeline_VITIS_LOOP_46_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_top_fir_top_Pipeline_VITIS_LOOP_46_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fir_top_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.fir_top_fir_top_Pipeline_VITIS_L...
Compiling module xil_defaultlib.fir_top_mul_32s_32s_32_2_1(NUM_S...
Compiling module xil_defaultlib.fir_top_fir_top_Pipeline_VITIS_L...
Compiling module xil_defaultlib.fir_top_control_s_axi
Compiling module xil_defaultlib.fir_top_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_burst_convert...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.fir_top_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.fir_top
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fir_top_top
Compiling module work.glbl
Built simulation snapshot fir_top

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Oct  8 18:37:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/fir_top/xsim_script.tcl
# xsim {fir_top} -autoloadwcfg -tclbatch {fir_top.tcl}
Time resolution is 1 ps
source fir_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "3415000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3475 ns : File "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top.autotb.v" Line 440
## quit
INFO: [Common 17-206] Exiting xsim at Wed Oct  8 18:37:13 2025...
INFO: [COSIM 212-316] Starting C post checking ...
-------------------------------
Test started.
-13
-6
1
9
18
26
30
29
23
10
-8
-32
-55
-75
-86
-82
-62
-25
26
84
140
182
200
183
129
40
-75
-202
-317
-398
-424
-377
-254
-58
187
452
693
863
915
812
532
69
-558
-1309
-2128
-2942
-3676
-4261
-4637
32767
-4637
-4261
-3676
-2942
-2128
-1309
-558
69
532
812
915
863
693
452
187
-58
-254
-377
-424
-398
-317
-202
-75
40
129
183
200
182
140
84
26
-25
-62
-82
-86
-75
-55
-32
-8
10
23
29
30
26
18
9
1
-6
-13
-13
Test passed.
Test finished.
-------------------------------
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:00:15; Allocated memory: 5.340 MB.
== 开始导出IP核 ==
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -ipname fir_top 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /opt/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Oct  8 18:37:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/solution1_data.json outdir=/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/impl/ip srcdir=/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/impl/ip/misc
INFO: Copied 7 verilog file(s) to /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/impl/ip/hdl/verilog
INFO: Copied 7 vhdl file(s) to /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/impl/ip/drivers
INFO: Import ports from HDL: /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/impl/ip/hdl/vhdl/fir_top.vhd (fir_top)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_gmem
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/impl/ip/component.xml
INFO: Created IP archive /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/impl/ip/xilinx_com_hls_fir_top_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Oct  8 18:37:23 2025...
INFO: [HLS 200-802] Generated output file lk_prj/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:20; Allocated memory: 6.648 MB.
== 脚本执行结束，退出Vitis HLS工具 ==
INFO: [HLS 200-112] Total CPU user time: 32.2 seconds. Total CPU system time: 4.16 seconds. Total elapsed time: 50.57 seconds; peak allocated memory: 775.645 MB.
