{
    "generate/generate_case_00/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "generate/generate_case_00/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_case_00.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "generate/generate_case_00/k6_N10_40nm": {
        "test_name": "generate/generate_case_00/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_case_00.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "generate/generate_case_00/k6_N10_mem32K_40nm": {
        "test_name": "generate/generate_case_00/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_case_00.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "generate/generate_case_00/no_arch": {
        "test_name": "generate/generate_case_00/no_arch",
        "architecture": "n/a",
        "verilog": "generate_case_00.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "generate/generate_case_01/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "generate/generate_case_01/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_case_01.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "generate/generate_case_01/k6_N10_40nm": {
        "test_name": "generate/generate_case_01/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_case_01.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "generate/generate_case_01/k6_N10_mem32K_40nm": {
        "test_name": "generate/generate_case_01/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_case_01.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "generate/generate_case_01/no_arch": {
        "test_name": "generate/generate_case_01/no_arch",
        "architecture": "n/a",
        "verilog": "generate_case_01.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "generate/generate_case_10/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "generate/generate_case_10/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_case_10.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "generate/generate_case_10/k6_N10_40nm": {
        "test_name": "generate/generate_case_10/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_case_10.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "generate/generate_case_10/k6_N10_mem32K_40nm": {
        "test_name": "generate/generate_case_10/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_case_10.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "generate/generate_case_10/no_arch": {
        "test_name": "generate/generate_case_10/no_arch",
        "architecture": "n/a",
        "verilog": "generate_case_10.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "generate/generate_case_11/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "generate/generate_case_11/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_case_11.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "generate/generate_case_11/k6_N10_40nm": {
        "test_name": "generate/generate_case_11/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_case_11.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "generate/generate_case_11/k6_N10_mem32K_40nm": {
        "test_name": "generate/generate_case_11/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_case_11.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "generate/generate_case_11/no_arch": {
        "test_name": "generate/generate_case_11/no_arch",
        "architecture": "n/a",
        "verilog": "generate_case_11.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "generate/generate_else_if_0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "generate/generate_else_if_0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_else_if_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 75.2,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "generate/generate_else_if_0/k6_N10_40nm": {
        "test_name": "generate/generate_else_if_0/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_else_if_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 8.5,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "generate/generate_else_if_0/k6_N10_mem32K_40nm": {
        "test_name": "generate/generate_else_if_0/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_else_if_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32,
        "exec_time(ms)": 72.9,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "generate/generate_else_if_0/no_arch": {
        "test_name": "generate/generate_else_if_0/no_arch",
        "architecture": "n/a",
        "verilog": "generate_else_if_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 2.6,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "generate/generate_else_if_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "generate/generate_else_if_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_else_if_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 76.3,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "generate/generate_else_if_1/k6_N10_40nm": {
        "test_name": "generate/generate_else_if_1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_else_if_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 8.4,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "generate/generate_else_if_1/k6_N10_mem32K_40nm": {
        "test_name": "generate/generate_else_if_1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_else_if_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32,
        "exec_time(ms)": 74.9,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "generate/generate_else_if_1/no_arch": {
        "test_name": "generate/generate_else_if_1/no_arch",
        "architecture": "n/a",
        "verilog": "generate_else_if_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 2.6,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "generate/generate_if_else_0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "generate/generate_if_else_0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_if_else_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.9,
        "exec_time(ms)": 78.1,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "generate/generate_if_else_0/k6_N10_40nm": {
        "test_name": "generate/generate_if_else_0/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_if_else_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 8.6,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "generate/generate_if_else_0/k6_N10_mem32K_40nm": {
        "test_name": "generate/generate_if_else_0/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_if_else_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.4,
        "exec_time(ms)": 69,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "generate/generate_if_else_0/no_arch": {
        "test_name": "generate/generate_if_else_0/no_arch",
        "architecture": "n/a",
        "verilog": "generate_if_else_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 2.5,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "generate/generate_if_else_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "generate/generate_if_else_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_if_else_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 74.3,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "generate/generate_if_else_1/k6_N10_40nm": {
        "test_name": "generate/generate_if_else_1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_if_else_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 8.7,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "generate/generate_if_else_1/k6_N10_mem32K_40nm": {
        "test_name": "generate/generate_if_else_1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_if_else_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 48.1,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "generate/generate_if_else_1/no_arch": {
        "test_name": "generate/generate_if_else_1/no_arch",
        "architecture": "n/a",
        "verilog": "generate_if_else_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 2.1,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    }
}
