###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       181277   # Number of WRITE/WRITEP commands
num_reads_done                 =       791349   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       622610   # Number of read row buffer hits
num_read_cmds                  =       791353   # Number of READ/READP commands
num_writes_done                =       181290   # Number of read requests issued
num_write_row_hits             =       144520   # Number of write row buffer hits
num_act_cmds                   =       206623   # Number of ACT commands
num_pre_cmds                   =       206594   # Number of PRE commands
num_ondemand_pres              =       182887   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9405806   # Cyles of rank active rank.0
rank_active_cycles.1           =      9132850   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       594194   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       867150   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       920929   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11891   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10372   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2419   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          697   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          891   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1174   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1023   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1423   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2796   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19035   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           24   # Write cmd latency (cycles)
write_latency[20-39]           =          241   # Write cmd latency (cycles)
write_latency[40-59]           =          318   # Write cmd latency (cycles)
write_latency[60-79]           =          526   # Write cmd latency (cycles)
write_latency[80-99]           =         1019   # Write cmd latency (cycles)
write_latency[100-119]         =         2067   # Write cmd latency (cycles)
write_latency[120-139]         =         3461   # Write cmd latency (cycles)
write_latency[140-159]         =         4919   # Write cmd latency (cycles)
write_latency[160-179]         =         5827   # Write cmd latency (cycles)
write_latency[180-199]         =         6589   # Write cmd latency (cycles)
write_latency[200-]            =       156286   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       264618   # Read request latency (cycles)
read_latency[40-59]            =        86517   # Read request latency (cycles)
read_latency[60-79]            =        97765   # Read request latency (cycles)
read_latency[80-99]            =        49699   # Read request latency (cycles)
read_latency[100-119]          =        36626   # Read request latency (cycles)
read_latency[120-139]          =        29691   # Read request latency (cycles)
read_latency[140-159]          =        20733   # Read request latency (cycles)
read_latency[160-179]          =        16631   # Read request latency (cycles)
read_latency[180-199]          =        14041   # Read request latency (cycles)
read_latency[200-]             =       175028   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.04935e+08   # Write energy
read_energy                    =  3.19074e+09   # Read energy
act_energy                     =  5.65321e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.85213e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.16232e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86922e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6989e+09   # Active standby energy rank.1
average_read_latency           =      166.644   # Average read request latency (cycles)
average_interarrival           =      10.2812   # Average request interarrival latency (cycles)
total_energy                   =  1.76352e+10   # Total energy (pJ)
average_power                  =      1763.52   # Average power (mW)
average_bandwidth              =      8.29985   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       162885   # Number of WRITE/WRITEP commands
num_reads_done                 =       778316   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       586990   # Number of read row buffer hits
num_read_cmds                  =       778317   # Number of READ/READP commands
num_writes_done                =       162890   # Number of read requests issued
num_write_row_hits             =       128223   # Number of write row buffer hits
num_act_cmds                   =       227049   # Number of ACT commands
num_pre_cmds                   =       227027   # Number of PRE commands
num_ondemand_pres              =       204648   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9263854   # Cyles of rank active rank.0
rank_active_cycles.1           =      9204098   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       736146   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       795902   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       888208   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13154   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10731   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2157   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          689   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          859   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1200   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1066   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1431   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2794   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18936   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           25   # Write cmd latency (cycles)
write_latency[20-39]           =          206   # Write cmd latency (cycles)
write_latency[40-59]           =          253   # Write cmd latency (cycles)
write_latency[60-79]           =          366   # Write cmd latency (cycles)
write_latency[80-99]           =          659   # Write cmd latency (cycles)
write_latency[100-119]         =         1372   # Write cmd latency (cycles)
write_latency[120-139]         =         2381   # Write cmd latency (cycles)
write_latency[140-159]         =         3799   # Write cmd latency (cycles)
write_latency[160-179]         =         4944   # Write cmd latency (cycles)
write_latency[180-199]         =         5798   # Write cmd latency (cycles)
write_latency[200-]            =       143082   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       262601   # Read request latency (cycles)
read_latency[40-59]            =        83078   # Read request latency (cycles)
read_latency[60-79]            =       104373   # Read request latency (cycles)
read_latency[80-99]            =        51686   # Read request latency (cycles)
read_latency[100-119]          =        39261   # Read request latency (cycles)
read_latency[120-139]          =        31615   # Read request latency (cycles)
read_latency[140-159]          =        21706   # Read request latency (cycles)
read_latency[160-179]          =        17510   # Read request latency (cycles)
read_latency[180-199]          =        14668   # Read request latency (cycles)
read_latency[200-]             =       151816   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.13122e+08   # Write energy
read_energy                    =  3.13817e+09   # Read energy
act_energy                     =  6.21206e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.5335e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.82033e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78064e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74336e+09   # Active standby energy rank.1
average_read_latency           =      144.801   # Average read request latency (cycles)
average_interarrival           =      10.6245   # Average request interarrival latency (cycles)
total_energy                   =  1.75365e+10   # Total energy (pJ)
average_power                  =      1753.65   # Average power (mW)
average_bandwidth              =      8.03162   # Average bandwidth
