#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56538691a290 .scope module, "And" "And" 2 161;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
o0x7f2d3cae8018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x7f2d3cae8048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x56538695fc10 .functor AND 32, o0x7f2d3cae8018, o0x7f2d3cae8048, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x565386914ae0_0 .net "SrcA", 31 0, o0x7f2d3cae8018;  0 drivers
v0x565386923ba0_0 .net "SrcB", 31 0, o0x7f2d3cae8048;  0 drivers
v0x565386923c70_0 .net "Y", 31 0, L_0x56538695fc10;  1 drivers
S_0x5653869198c0 .scope module, "Instruction_memory" "Instruction_memory" 2 66;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_0x56538695fdc0 .functor BUFZ 32, L_0x56538695fc80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7f2d3cae8138 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x565386922d40_0 .net "A", 5 0, o0x7f2d3cae8138;  0 drivers
v0x565386922de0 .array "RAM", 0 63, 31 0;
v0x56538691a040_0 .net "RD", 31 0, L_0x56538695fdc0;  1 drivers
v0x565386919a50_0 .net *"_ivl_0", 31 0, L_0x56538695fc80;  1 drivers
v0x565386949f40_0 .net *"_ivl_2", 7 0, L_0x56538695fd20;  1 drivers
L_0x7f2d3ca9f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56538694a070_0 .net *"_ivl_5", 1 0, L_0x7f2d3ca9f018;  1 drivers
L_0x56538695fc80 .array/port v0x565386922de0, L_0x56538695fd20;
L_0x56538695fd20 .concat [ 6 2 0 0], o0x7f2d3cae8138, L_0x7f2d3ca9f018;
S_0x5653869134e0 .scope module, "Or" "Or" 2 151;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
o0x7f2d3cae8288 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x7f2d3cae82b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x56538695fe30 .functor OR 32, o0x7f2d3cae8288, o0x7f2d3cae82b8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56538694a1b0_0 .net "SrcA", 31 0, o0x7f2d3cae8288;  0 drivers
v0x56538694a290_0 .net "SrcB", 31 0, o0x7f2d3cae82b8;  0 drivers
v0x56538694a370_0 .net "Y", 31 0, L_0x56538695fe30;  1 drivers
S_0x5653869111a0 .scope module, "mux_2_5b" "mux_2_5b" 2 656;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 5 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 5 "D0";
    .port_info 3 /INPUT 5 "D1";
o0x7f2d3cae83a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x56538694a4b0_0 .net "D0", 4 0, o0x7f2d3cae83a8;  0 drivers
o0x7f2d3cae83d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x56538694a590_0 .net "D1", 4 0, o0x7f2d3cae83d8;  0 drivers
v0x56538694a670_0 .net "out", 4 0, L_0x56538695fea0;  1 drivers
o0x7f2d3cae8438 .functor BUFZ 1, C4<z>; HiZ drive
v0x56538694a730_0 .net "sel", 0 0, o0x7f2d3cae8438;  0 drivers
L_0x56538695fea0 .functor MUXZ 5, o0x7f2d3cae83a8, o0x7f2d3cae83d8, o0x7f2d3cae8438, C4<>;
S_0x56538691b270 .scope module, "testbench" "testbench" 3 4;
 .timescale -9 -9;
v0x56538695f820_0 .var "clk", 0 0;
o0x7f2d3caec158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56538695f8e0_0 .net "dataadr", 31 0, o0x7f2d3caec158;  0 drivers
v0x56538695f9a0_0 .net "memwrite", 0 0, v0x56538694dd30_0;  1 drivers
v0x56538695fa40_0 .var "reset", 0 0;
v0x56538695fae0_0 .net "writedata", 31 0, L_0x565386971030;  1 drivers
E_0x5653868b64a0 .event negedge, v0x56538694b030_0;
S_0x56538694a8b0 .scope module, "dut" "top" 3 10, 2 701 0, S_0x56538691b270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x56538695f160_0 .net "Clk", 0 0, v0x56538695f820_0;  1 drivers
v0x56538695f220_0 .net "DataAdr", 31 0, o0x7f2d3caec158;  alias, 0 drivers
v0x56538695f300_0 .net "MemWrite", 0 0, v0x56538694dd30_0;  alias, 1 drivers
v0x56538695f430_0 .net "PC", 31 0, L_0x565386973be0;  1 drivers
v0x56538695f560_0 .net "ReadData", 31 0, v0x56538694b0f0_0;  1 drivers
v0x56538695f620_0 .net "Reset", 0 0, v0x56538695fa40_0;  1 drivers
v0x56538695f6c0_0 .net "WriteData", 31 0, L_0x565386971030;  alias, 1 drivers
S_0x56538694aab0 .scope module, "RAM" "data_memory" 2 711, 2 87 0, S_0x56538694a8b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /OUTPUT 32 "RD";
v0x56538694af30_0 .net "A", 31 0, L_0x565386973be0;  alias, 1 drivers
v0x56538694b030_0 .net "Clk", 0 0, v0x56538695f820_0;  alias, 1 drivers
v0x56538694b0f0_0 .var "RD", 31 0;
v0x56538694b1e0_0 .net "WD", 31 0, L_0x565386971030;  alias, 1 drivers
v0x56538694b2c0_0 .net "WE", 0 0, v0x56538694dd30_0;  alias, 1 drivers
v0x56538694b3d0 .array "data", 0 63, 31 0;
E_0x56538688fa30 .event posedge, v0x56538694b030_0;
v0x56538694b3d0_0 .array/port v0x56538694b3d0, 0;
v0x56538694b3d0_1 .array/port v0x56538694b3d0, 1;
v0x56538694b3d0_2 .array/port v0x56538694b3d0, 2;
E_0x56538693b900/0 .event edge, v0x56538694af30_0, v0x56538694b3d0_0, v0x56538694b3d0_1, v0x56538694b3d0_2;
v0x56538694b3d0_3 .array/port v0x56538694b3d0, 3;
v0x56538694b3d0_4 .array/port v0x56538694b3d0, 4;
v0x56538694b3d0_5 .array/port v0x56538694b3d0, 5;
v0x56538694b3d0_6 .array/port v0x56538694b3d0, 6;
E_0x56538693b900/1 .event edge, v0x56538694b3d0_3, v0x56538694b3d0_4, v0x56538694b3d0_5, v0x56538694b3d0_6;
v0x56538694b3d0_7 .array/port v0x56538694b3d0, 7;
v0x56538694b3d0_8 .array/port v0x56538694b3d0, 8;
v0x56538694b3d0_9 .array/port v0x56538694b3d0, 9;
v0x56538694b3d0_10 .array/port v0x56538694b3d0, 10;
E_0x56538693b900/2 .event edge, v0x56538694b3d0_7, v0x56538694b3d0_8, v0x56538694b3d0_9, v0x56538694b3d0_10;
v0x56538694b3d0_11 .array/port v0x56538694b3d0, 11;
v0x56538694b3d0_12 .array/port v0x56538694b3d0, 12;
v0x56538694b3d0_13 .array/port v0x56538694b3d0, 13;
v0x56538694b3d0_14 .array/port v0x56538694b3d0, 14;
E_0x56538693b900/3 .event edge, v0x56538694b3d0_11, v0x56538694b3d0_12, v0x56538694b3d0_13, v0x56538694b3d0_14;
v0x56538694b3d0_15 .array/port v0x56538694b3d0, 15;
v0x56538694b3d0_16 .array/port v0x56538694b3d0, 16;
v0x56538694b3d0_17 .array/port v0x56538694b3d0, 17;
v0x56538694b3d0_18 .array/port v0x56538694b3d0, 18;
E_0x56538693b900/4 .event edge, v0x56538694b3d0_15, v0x56538694b3d0_16, v0x56538694b3d0_17, v0x56538694b3d0_18;
v0x56538694b3d0_19 .array/port v0x56538694b3d0, 19;
v0x56538694b3d0_20 .array/port v0x56538694b3d0, 20;
v0x56538694b3d0_21 .array/port v0x56538694b3d0, 21;
v0x56538694b3d0_22 .array/port v0x56538694b3d0, 22;
E_0x56538693b900/5 .event edge, v0x56538694b3d0_19, v0x56538694b3d0_20, v0x56538694b3d0_21, v0x56538694b3d0_22;
v0x56538694b3d0_23 .array/port v0x56538694b3d0, 23;
v0x56538694b3d0_24 .array/port v0x56538694b3d0, 24;
v0x56538694b3d0_25 .array/port v0x56538694b3d0, 25;
v0x56538694b3d0_26 .array/port v0x56538694b3d0, 26;
E_0x56538693b900/6 .event edge, v0x56538694b3d0_23, v0x56538694b3d0_24, v0x56538694b3d0_25, v0x56538694b3d0_26;
v0x56538694b3d0_27 .array/port v0x56538694b3d0, 27;
v0x56538694b3d0_28 .array/port v0x56538694b3d0, 28;
v0x56538694b3d0_29 .array/port v0x56538694b3d0, 29;
v0x56538694b3d0_30 .array/port v0x56538694b3d0, 30;
E_0x56538693b900/7 .event edge, v0x56538694b3d0_27, v0x56538694b3d0_28, v0x56538694b3d0_29, v0x56538694b3d0_30;
v0x56538694b3d0_31 .array/port v0x56538694b3d0, 31;
v0x56538694b3d0_32 .array/port v0x56538694b3d0, 32;
v0x56538694b3d0_33 .array/port v0x56538694b3d0, 33;
v0x56538694b3d0_34 .array/port v0x56538694b3d0, 34;
E_0x56538693b900/8 .event edge, v0x56538694b3d0_31, v0x56538694b3d0_32, v0x56538694b3d0_33, v0x56538694b3d0_34;
v0x56538694b3d0_35 .array/port v0x56538694b3d0, 35;
v0x56538694b3d0_36 .array/port v0x56538694b3d0, 36;
v0x56538694b3d0_37 .array/port v0x56538694b3d0, 37;
v0x56538694b3d0_38 .array/port v0x56538694b3d0, 38;
E_0x56538693b900/9 .event edge, v0x56538694b3d0_35, v0x56538694b3d0_36, v0x56538694b3d0_37, v0x56538694b3d0_38;
v0x56538694b3d0_39 .array/port v0x56538694b3d0, 39;
v0x56538694b3d0_40 .array/port v0x56538694b3d0, 40;
v0x56538694b3d0_41 .array/port v0x56538694b3d0, 41;
v0x56538694b3d0_42 .array/port v0x56538694b3d0, 42;
E_0x56538693b900/10 .event edge, v0x56538694b3d0_39, v0x56538694b3d0_40, v0x56538694b3d0_41, v0x56538694b3d0_42;
v0x56538694b3d0_43 .array/port v0x56538694b3d0, 43;
v0x56538694b3d0_44 .array/port v0x56538694b3d0, 44;
v0x56538694b3d0_45 .array/port v0x56538694b3d0, 45;
v0x56538694b3d0_46 .array/port v0x56538694b3d0, 46;
E_0x56538693b900/11 .event edge, v0x56538694b3d0_43, v0x56538694b3d0_44, v0x56538694b3d0_45, v0x56538694b3d0_46;
v0x56538694b3d0_47 .array/port v0x56538694b3d0, 47;
v0x56538694b3d0_48 .array/port v0x56538694b3d0, 48;
v0x56538694b3d0_49 .array/port v0x56538694b3d0, 49;
v0x56538694b3d0_50 .array/port v0x56538694b3d0, 50;
E_0x56538693b900/12 .event edge, v0x56538694b3d0_47, v0x56538694b3d0_48, v0x56538694b3d0_49, v0x56538694b3d0_50;
v0x56538694b3d0_51 .array/port v0x56538694b3d0, 51;
v0x56538694b3d0_52 .array/port v0x56538694b3d0, 52;
v0x56538694b3d0_53 .array/port v0x56538694b3d0, 53;
v0x56538694b3d0_54 .array/port v0x56538694b3d0, 54;
E_0x56538693b900/13 .event edge, v0x56538694b3d0_51, v0x56538694b3d0_52, v0x56538694b3d0_53, v0x56538694b3d0_54;
v0x56538694b3d0_55 .array/port v0x56538694b3d0, 55;
v0x56538694b3d0_56 .array/port v0x56538694b3d0, 56;
v0x56538694b3d0_57 .array/port v0x56538694b3d0, 57;
v0x56538694b3d0_58 .array/port v0x56538694b3d0, 58;
E_0x56538693b900/14 .event edge, v0x56538694b3d0_55, v0x56538694b3d0_56, v0x56538694b3d0_57, v0x56538694b3d0_58;
v0x56538694b3d0_59 .array/port v0x56538694b3d0, 59;
v0x56538694b3d0_60 .array/port v0x56538694b3d0, 60;
v0x56538694b3d0_61 .array/port v0x56538694b3d0, 61;
v0x56538694b3d0_62 .array/port v0x56538694b3d0, 62;
E_0x56538693b900/15 .event edge, v0x56538694b3d0_59, v0x56538694b3d0_60, v0x56538694b3d0_61, v0x56538694b3d0_62;
v0x56538694b3d0_63 .array/port v0x56538694b3d0, 63;
E_0x56538693b900/16 .event edge, v0x56538694b3d0_63;
E_0x56538693b900 .event/or E_0x56538693b900/0, E_0x56538693b900/1, E_0x56538693b900/2, E_0x56538693b900/3, E_0x56538693b900/4, E_0x56538693b900/5, E_0x56538693b900/6, E_0x56538693b900/7, E_0x56538693b900/8, E_0x56538693b900/9, E_0x56538693b900/10, E_0x56538693b900/11, E_0x56538693b900/12, E_0x56538693b900/13, E_0x56538693b900/14, E_0x56538693b900/15, E_0x56538693b900/16;
S_0x56538694bd30 .scope module, "core" "MIPS" 2 709, 2 671 0, S_0x56538694a8b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 32 "ReadData";
    .port_info 3 /OUTPUT 32 "PC";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "WriteData";
v0x56538695dde0_0 .net "ALUControl", 2 0, v0x56538694c6c0_0;  1 drivers
v0x56538695dec0_0 .net "ALUSrcA", 0 0, v0x56538694d7d0_0;  1 drivers
v0x56538695df80_0 .net "ALUSrcB", 1 0, v0x56538694d870_0;  1 drivers
v0x56538695e0b0_0 .net "Branch", 0 0, v0x56538694d960_0;  1 drivers
v0x56538695e150_0 .net "Clk", 0 0, v0x56538695f820_0;  alias, 1 drivers
v0x56538695e1f0_0 .net "Funct", 5 0, L_0x565386973df0;  1 drivers
v0x56538695e290_0 .net "IRWrite", 0 0, v0x56538694db10_0;  1 drivers
v0x56538695e3c0_0 .net "IorD", 0 0, v0x56538694dbb0_0;  1 drivers
v0x56538695e4f0_0 .net "MemWrite", 0 0, v0x56538694dd30_0;  alias, 1 drivers
v0x56538695e620_0 .net "MemtoReg", 0 0, v0x56538694de00_0;  1 drivers
v0x56538695e750_0 .net "Opcode", 5 0, L_0x565386973c80;  1 drivers
v0x56538695e810_0 .net "PC", 31 0, L_0x565386973be0;  alias, 1 drivers
v0x56538695e8d0_0 .net "PCEn", 0 0, L_0x565386974030;  1 drivers
v0x56538695e970_0 .net "PCSrc", 0 0, v0x56538694df80_0;  1 drivers
v0x56538695eaa0_0 .net "PCWrite", 0 0, v0x56538694e040_0;  1 drivers
v0x56538695eb40_0 .net "ReadData", 31 0, v0x56538694b0f0_0;  alias, 1 drivers
v0x56538695ec90_0 .net "RegDst", 0 0, v0x56538694e100_0;  1 drivers
v0x56538695ed30_0 .net "RegWrite", 0 0, v0x56538694e1c0_0;  1 drivers
v0x56538695ee60_0 .net "Reset", 0 0, v0x56538695fa40_0;  alias, 1 drivers
v0x56538695ef00_0 .net "WriteData", 31 0, L_0x565386971030;  alias, 1 drivers
v0x56538695efc0_0 .net "Zero", 0 0, L_0x565386973aa0;  1 drivers
S_0x56538694bfd0 .scope module, "control" "controller" 2 694, 2 558 0, S_0x56538694bd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "Opcode";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 1 "Zero";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "Reset";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "PCSrc";
    .port_info 8 /OUTPUT 1 "RegDst";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 3 "ALUControl";
    .port_info 11 /OUTPUT 1 "Branch";
    .port_info 12 /OUTPUT 1 "IorD";
    .port_info 13 /OUTPUT 1 "IRWrite";
    .port_info 14 /OUTPUT 1 "PCWrite";
    .port_info 15 /OUTPUT 2 "ALUSrcB";
    .port_info 16 /OUTPUT 1 "ALUSrcA";
    .port_info 17 /OUTPUT 1 "PCEn";
L_0x565386972900 .functor AND 1, L_0x565386973aa0, v0x56538694d960_0, C4<1>, C4<1>;
L_0x565386974030 .functor OR 1, v0x56538694e040_0, L_0x565386972900, C4<0>, C4<0>;
v0x56538694e700_0 .net "ALUControl", 2 0, v0x56538694c6c0_0;  alias, 1 drivers
v0x56538694e810_0 .net "ALUOp", 1 0, v0x56538694d6c0_0;  1 drivers
v0x56538694e8b0_0 .net "ALUSrcA", 0 0, v0x56538694d7d0_0;  alias, 1 drivers
v0x56538694e980_0 .net "ALUSrcB", 1 0, v0x56538694d870_0;  alias, 1 drivers
v0x56538694ea50_0 .net "Branch", 0 0, v0x56538694d960_0;  alias, 1 drivers
v0x56538694eb40_0 .net "Clk", 0 0, v0x56538695f820_0;  alias, 1 drivers
v0x56538694ec30_0 .net "Funct", 5 0, L_0x565386973df0;  alias, 1 drivers
v0x56538694ecd0_0 .net "IRWrite", 0 0, v0x56538694db10_0;  alias, 1 drivers
v0x56538694eda0_0 .net "IorD", 0 0, v0x56538694dbb0_0;  alias, 1 drivers
v0x56538694ee70_0 .net "Jump", 0 0, v0x56538694dc70_0;  1 drivers
v0x56538694ef40_0 .net "MemWrite", 0 0, v0x56538694dd30_0;  alias, 1 drivers
v0x56538694efe0_0 .net "MemtoReg", 0 0, v0x56538694de00_0;  alias, 1 drivers
v0x56538694f080_0 .net "Opcode", 5 0, L_0x565386973c80;  alias, 1 drivers
v0x56538694f150_0 .net "PCEn", 0 0, L_0x565386974030;  alias, 1 drivers
v0x56538694f1f0_0 .net "PCSrc", 0 0, v0x56538694df80_0;  alias, 1 drivers
v0x56538694f2c0_0 .net "PCWrite", 0 0, v0x56538694e040_0;  alias, 1 drivers
v0x56538694f390_0 .net "RegDst", 0 0, v0x56538694e100_0;  alias, 1 drivers
v0x56538694f460_0 .net "RegWrite", 0 0, v0x56538694e1c0_0;  alias, 1 drivers
v0x56538694f530_0 .net "Reset", 0 0, v0x56538695fa40_0;  alias, 1 drivers
v0x56538694f600_0 .net "Zero", 0 0, L_0x565386973aa0;  alias, 1 drivers
v0x56538694f6a0_0 .net *"_ivl_1", 0 0, L_0x565386972900;  1 drivers
S_0x56538694c410 .scope module, "ALUDec" "AluDecoder" 2 577, 2 254 0, S_0x56538694bfd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "Funct";
    .port_info 1 /INPUT 2 "AluOP";
    .port_info 2 /OUTPUT 3 "ALUControl";
v0x56538694c6c0_0 .var "ALUControl", 2 0;
v0x56538694c7c0_0 .net "AluOP", 1 0, v0x56538694d6c0_0;  alias, 1 drivers
v0x56538694c8a0_0 .net "Funct", 5 0, L_0x565386973df0;  alias, 1 drivers
E_0x56538693b980 .event edge, v0x56538694c7c0_0, v0x56538694c8a0_0;
S_0x56538694c9e0 .scope module, "md" "mainDecoder" 2 574, 2 285 0, S_0x56538694bfd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "Opcode";
    .port_info 1 /INPUT 1 "Clk";
    .port_info 2 /INPUT 1 "Reset";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 2 "ALUOp";
    .port_info 9 /OUTPUT 1 "IorD";
    .port_info 10 /OUTPUT 1 "PCSrc";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 1 "ALUSrcA";
    .port_info 13 /OUTPUT 1 "IRWrite";
    .port_info 14 /OUTPUT 1 "PCWrite";
    .port_info 15 /OUTPUT 1 "Branch";
P_0x56538694cbc0 .param/l "Reset_state" 0 2 313, C4<xxxx>;
P_0x56538694cc00 .param/l "S0" 0 2 302, C4<0000>;
P_0x56538694cc40 .param/l "S1" 0 2 303, C4<0001>;
P_0x56538694cc80 .param/l "S10" 0 2 312, C4<1010>;
P_0x56538694ccc0 .param/l "S2" 0 2 304, C4<0010>;
P_0x56538694cd00 .param/l "S3" 0 2 305, C4<0011>;
P_0x56538694cd40 .param/l "S4" 0 2 306, C4<0100>;
P_0x56538694cd80 .param/l "S5" 0 2 307, C4<0101>;
P_0x56538694cdc0 .param/l "S6" 0 2 308, C4<0110>;
P_0x56538694ce00 .param/l "S7" 0 2 309, C4<0111>;
P_0x56538694ce40 .param/l "S8" 0 2 310, C4<1000>;
P_0x56538694ce80 .param/l "S9" 0 2 311, C4<1001>;
v0x56538694d6c0_0 .var "ALUOp", 1 0;
v0x56538694d7d0_0 .var "ALUSrcA", 0 0;
v0x56538694d870_0 .var "ALUSrcB", 1 0;
v0x56538694d960_0 .var "Branch", 0 0;
v0x56538694da20_0 .net "Clk", 0 0, v0x56538695f820_0;  alias, 1 drivers
v0x56538694db10_0 .var "IRWrite", 0 0;
v0x56538694dbb0_0 .var "IorD", 0 0;
v0x56538694dc70_0 .var "Jump", 0 0;
v0x56538694dd30_0 .var "MemWrite", 0 0;
v0x56538694de00_0 .var "MemtoReg", 0 0;
v0x56538694dea0_0 .net "Opcode", 5 0, L_0x565386973c80;  alias, 1 drivers
v0x56538694df80_0 .var "PCSrc", 0 0;
v0x56538694e040_0 .var "PCWrite", 0 0;
v0x56538694e100_0 .var "RegDst", 0 0;
v0x56538694e1c0_0 .var "RegWrite", 0 0;
v0x56538694e280_0 .net "Reset", 0 0, v0x56538695fa40_0;  alias, 1 drivers
v0x56538694e340_0 .var "nextstate", 3 0;
v0x56538694e420_0 .var "state", 3 0;
E_0x56538694d5a0 .event edge, v0x56538694e420_0;
E_0x56538694d600 .event edge, v0x56538694e420_0, v0x56538694dea0_0;
E_0x56538694d660 .event posedge, v0x56538694e280_0, v0x56538694b030_0;
S_0x56538694f900 .scope module, "dp" "datapath" 2 687, 2 586 0, S_0x56538694bd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "MemtoReg";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "RegDst";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 3 "ALUControl";
    .port_info 7 /INPUT 1 "Branch";
    .port_info 8 /INPUT 1 "IorD";
    .port_info 9 /INPUT 1 "IRWrite";
    .port_info 10 /INPUT 1 "PCWrite";
    .port_info 11 /INPUT 2 "ALUSrcB";
    .port_info 12 /INPUT 1 "ALUSrcA";
    .port_info 13 /INPUT 1 "PCEn";
    .port_info 14 /OUTPUT 32 "WriteData";
    .port_info 15 /OUTPUT 32 "Adr";
    .port_info 16 /INPUT 32 "ReadData";
    .port_info 17 /OUTPUT 1 "Zero";
    .port_info 18 /OUTPUT 6 "Op";
    .port_info 19 /OUTPUT 6 "Funct";
L_0x565386971030 .functor BUFZ 32, v0x565386952bf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56538695b7c0_0 .net "A", 31 0, v0x565386952520_0;  1 drivers
v0x56538695b8d0_0 .net "A3", 4 0, L_0x56538695ff40;  1 drivers
v0x56538695b9e0_0 .net "ALUControl", 2 0, v0x56538694c6c0_0;  alias, 1 drivers
v0x56538695ba80_0 .net "ALUOut", 31 0, v0x565386950fc0_0;  1 drivers
v0x56538695bb40_0 .net "ALUResult", 31 0, L_0x5653869734e0;  1 drivers
v0x56538695bc90_0 .net "ALUSrcA", 0 0, v0x56538694d7d0_0;  alias, 1 drivers
v0x56538695bd30_0 .net "ALUSrcB", 1 0, v0x56538694d870_0;  alias, 1 drivers
v0x56538695bdf0_0 .net "Adr", 31 0, L_0x565386973be0;  alias, 1 drivers
v0x56538695beb0_0 .net "B", 31 0, v0x565386952bf0_0;  1 drivers
v0x56538695c000_0 .net "Branch", 0 0, v0x56538694d960_0;  alias, 1 drivers
v0x56538695c0f0_0 .net "C_out", 0 0, L_0x5653869724f0;  1 drivers
v0x56538695c1e0_0 .net "Clk", 0 0, v0x56538695f820_0;  alias, 1 drivers
v0x56538695c280_0 .net "Data", 31 0, v0x565386954fd0_0;  1 drivers
v0x56538695c390_0 .net "Funct", 5 0, L_0x565386973df0;  alias, 1 drivers
v0x56538695c4a0_0 .net "IRWrite", 0 0, v0x56538694db10_0;  alias, 1 drivers
v0x56538695c540_0 .net "Instr", 31 0, v0x5653869558b0_0;  1 drivers
v0x56538695c600_0 .net "IorD", 0 0, v0x56538694dbb0_0;  alias, 1 drivers
v0x56538695c7b0_0 .net "MemtoReg", 0 0, v0x56538694de00_0;  alias, 1 drivers
v0x56538695c850_0 .net "Op", 5 0, L_0x565386973c80;  alias, 1 drivers
v0x56538695c940_0 .net "PC", 31 0, v0x565386951e80_0;  1 drivers
v0x56538695ca00_0 .net "PCEn", 0 0, L_0x565386974030;  alias, 1 drivers
v0x56538695caf0_0 .net "PCSrc", 0 0, v0x56538694df80_0;  alias, 1 drivers
v0x56538695cb90_0 .net "PCWrite", 0 0, v0x56538694e040_0;  alias, 1 drivers
v0x56538695cc80_0 .net "PC_prime", 31 0, L_0x565386973b40;  1 drivers
v0x56538695cd90_0 .net "RD1", 31 0, L_0x5653869705d0;  1 drivers
v0x56538695cea0_0 .net "RD2", 31 0, L_0x565386970ce0;  1 drivers
v0x56538695cfb0_0 .net "ReadData", 31 0, v0x56538694b0f0_0;  alias, 1 drivers
v0x56538695d070_0 .net "RegDst", 0 0, v0x56538694e100_0;  alias, 1 drivers
v0x56538695d110_0 .net "RegWrite", 0 0, v0x56538694e1c0_0;  alias, 1 drivers
v0x56538695d1b0_0 .net "Reset", 0 0, v0x56538695fa40_0;  alias, 1 drivers
v0x56538695d360_0 .net "SignImm", 31 0, L_0x565386971620;  1 drivers
v0x56538695d420_0 .net "SrcA", 31 0, L_0x565386971760;  1 drivers
v0x56538695d4e0_0 .net "SrcB", 31 0, L_0x565386971f20;  1 drivers
v0x56538695d7b0_0 .net "WD3", 31 0, L_0x565386960120;  1 drivers
v0x56538695d8c0_0 .net "WriteData", 31 0, L_0x565386971030;  alias, 1 drivers
v0x56538695d980_0 .net "Zero", 0 0, L_0x565386973aa0;  alias, 1 drivers
v0x56538695da70_0 .net "shifted_SignImm", 31 0, L_0x5653869719c0;  1 drivers
L_0x56538695ffe0 .part v0x5653869558b0_0, 16, 5;
L_0x565386960080 .part v0x5653869558b0_0, 11, 5;
L_0x565386970e30 .part v0x5653869558b0_0, 21, 5;
L_0x565386970f60 .part v0x5653869558b0_0, 16, 5;
L_0x5653869716c0 .part v0x5653869558b0_0, 0, 16;
L_0x565386973c80 .part v0x5653869558b0_0, 26, 6;
L_0x565386973df0 .part v0x5653869558b0_0, 0, 6;
S_0x56538694fcf0 .scope module, "A3_Mux" "mux2" 2 609, 2 28 0, S_0x56538694f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x56538694fed0 .param/l "WIDTH" 0 2 28, +C4<00000000000000000000000000000101>;
v0x56538694c1b0_0 .net "d0", 4 0, L_0x56538695ffe0;  1 drivers
v0x565386950030_0 .net "d1", 4 0, L_0x565386960080;  1 drivers
v0x565386950110_0 .net "s", 0 0, v0x56538694e100_0;  alias, 1 drivers
v0x565386950230_0 .net "y", 4 0, L_0x56538695ff40;  alias, 1 drivers
L_0x56538695ff40 .functor MUXZ 5, L_0x56538695ffe0, L_0x565386960080, v0x56538694e100_0, C4<>;
S_0x565386950370 .scope module, "ALU_Mux" "mux2" 2 641, 2 28 0, S_0x56538694f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x565386950570 .param/l "WIDTH" 0 2 28, +C4<00000000000000000000000000100000>;
v0x565386950640_0 .net "d0", 31 0, L_0x5653869734e0;  alias, 1 drivers
v0x565386950720_0 .net "d1", 31 0, v0x565386950fc0_0;  alias, 1 drivers
v0x565386950800_0 .net "s", 0 0, v0x56538694df80_0;  alias, 1 drivers
v0x565386950920_0 .net "y", 31 0, L_0x565386973b40;  alias, 1 drivers
L_0x565386973b40 .functor MUXZ 32, L_0x5653869734e0, v0x565386950fc0_0, v0x56538694df80_0, C4<>;
S_0x565386950a60 .scope module, "ALU_reg" "flopr" 2 638, 2 2 0, S_0x56538694f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x565386950c40 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000100000>;
v0x565386950d40_0 .net "Clk", 0 0, v0x56538695f820_0;  alias, 1 drivers
v0x565386950de0_0 .net "Reset", 0 0, v0x56538695fa40_0;  alias, 1 drivers
v0x565386950ef0_0 .net "d", 31 0, L_0x5653869734e0;  alias, 1 drivers
v0x565386950fc0_0 .var "q", 31 0;
S_0x565386951100 .scope module, "Adr_mux" "mux2" 2 645, 2 28 0, S_0x56538694f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5653869512e0 .param/l "WIDTH" 0 2 28, +C4<00000000000000000000000000100000>;
v0x5653869513b0_0 .net "d0", 31 0, v0x565386951e80_0;  alias, 1 drivers
v0x5653869514b0_0 .net "d1", 31 0, v0x565386950fc0_0;  alias, 1 drivers
v0x5653869515c0_0 .net "s", 0 0, v0x56538694dbb0_0;  alias, 1 drivers
v0x5653869516b0_0 .net "y", 31 0, L_0x565386973be0;  alias, 1 drivers
L_0x565386973be0 .functor MUXZ 32, v0x565386951e80_0, v0x565386950fc0_0, v0x56538694dbb0_0, C4<>;
S_0x5653869517e0 .scope module, "PC_reg" "flopr_EN" 2 643, 2 15 0, S_0x56538694f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x565386951a10 .param/l "WIDTH" 0 2 15, +C4<00000000000000000000000000100000>;
v0x565386951b30_0 .net "Clk", 0 0, v0x56538695f820_0;  alias, 1 drivers
v0x565386951bf0_0 .net "EN", 0 0, L_0x565386974030;  alias, 1 drivers
v0x565386951ce0_0 .net "Reset", 0 0, v0x56538695fa40_0;  alias, 1 drivers
v0x565386951db0_0 .net "d", 31 0, L_0x565386973b40;  alias, 1 drivers
v0x565386951e80_0 .var "q", 31 0;
S_0x565386951f90 .scope module, "RD1_ff" "flopr" 2 614, 2 2 0, S_0x56538694f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x565386952170 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000100000>;
v0x5653869522d0_0 .net "Clk", 0 0, v0x56538695f820_0;  alias, 1 drivers
v0x565386952390_0 .net "Reset", 0 0, v0x56538695fa40_0;  alias, 1 drivers
v0x565386952450_0 .net "d", 31 0, L_0x5653869705d0;  alias, 1 drivers
v0x565386952520_0 .var "q", 31 0;
S_0x5653869526b0 .scope module, "RD2_ff" "flopr" 2 615, 2 2 0, S_0x56538694f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x565386952840 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000100000>;
v0x5653869529a0_0 .net "Clk", 0 0, v0x56538695f820_0;  alias, 1 drivers
v0x565386952a60_0 .net "Reset", 0 0, v0x56538695fa40_0;  alias, 1 drivers
v0x565386952b20_0 .net "d", 31 0, L_0x565386970ce0;  alias, 1 drivers
v0x565386952bf0_0 .var "q", 31 0;
S_0x565386952d80 .scope module, "SrcA_Mux" "mux2" 2 625, 2 28 0, S_0x56538694f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x565386952f60 .param/l "WIDTH" 0 2 28, +C4<00000000000000000000000000100000>;
v0x5653869530a0_0 .net "d0", 31 0, v0x565386951e80_0;  alias, 1 drivers
v0x5653869531d0_0 .net "d1", 31 0, v0x565386952520_0;  alias, 1 drivers
v0x565386953290_0 .net "s", 0 0, v0x56538694d7d0_0;  alias, 1 drivers
v0x5653869533b0_0 .net "y", 31 0, L_0x565386971760;  alias, 1 drivers
L_0x565386971760 .functor MUXZ 32, v0x565386951e80_0, v0x565386952520_0, v0x56538694d7d0_0, C4<>;
S_0x5653869534d0 .scope module, "SrcB_Mux" "mux_4_32b" 2 631, 2 231 0, S_0x56538694f900;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /INPUT 32 "D0";
    .port_info 3 /INPUT 32 "D1";
    .port_info 4 /INPUT 32 "D2";
    .port_info 5 /INPUT 32 "D3";
v0x565386953790_0 .net "D0", 31 0, v0x565386952bf0_0;  alias, 1 drivers
L_0x7f2d3ca9f4e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x565386953870_0 .net "D1", 31 0, L_0x7f2d3ca9f4e0;  1 drivers
v0x565386953930_0 .net "D2", 31 0, L_0x565386971620;  alias, 1 drivers
v0x565386953a20_0 .net "D3", 31 0, L_0x5653869719c0;  alias, 1 drivers
v0x565386953b00_0 .net *"_ivl_1", 0 0, L_0x565386971a60;  1 drivers
v0x565386953be0_0 .net *"_ivl_3", 0 0, L_0x565386971b00;  1 drivers
v0x565386953cc0_0 .net *"_ivl_4", 31 0, L_0x565386971ba0;  1 drivers
v0x565386953da0_0 .net *"_ivl_7", 0 0, L_0x565386971d20;  1 drivers
v0x565386953e80_0 .net *"_ivl_8", 31 0, L_0x565386971df0;  1 drivers
v0x565386953ff0_0 .net "out", 31 0, L_0x565386971f20;  alias, 1 drivers
v0x5653869540d0_0 .net "sel", 1 0, v0x56538694d870_0;  alias, 1 drivers
L_0x565386971a60 .part v0x56538694d870_0, 1, 1;
L_0x565386971b00 .part v0x56538694d870_0, 0, 1;
L_0x565386971ba0 .functor MUXZ 32, L_0x565386971620, L_0x5653869719c0, L_0x565386971b00, C4<>;
L_0x565386971d20 .part v0x56538694d870_0, 0, 1;
L_0x565386971df0 .functor MUXZ 32, v0x565386952bf0_0, L_0x7f2d3ca9f4e0, L_0x565386971d20, C4<>;
L_0x565386971f20 .functor MUXZ 32, L_0x565386971df0, L_0x565386971ba0, L_0x565386971a60, C4<>;
S_0x565386954290 .scope module, "WD3_Mux" "mux2" 2 610, 2 28 0, S_0x56538694f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x565386954470 .param/l "WIDTH" 0 2 28, +C4<00000000000000000000000000100000>;
v0x565386954610_0 .net "d0", 31 0, v0x565386950fc0_0;  alias, 1 drivers
v0x5653869546f0_0 .net "d1", 31 0, v0x565386954fd0_0;  alias, 1 drivers
v0x5653869547d0_0 .net "s", 0 0, v0x56538694de00_0;  alias, 1 drivers
v0x5653869548f0_0 .net "y", 31 0, L_0x565386960120;  alias, 1 drivers
L_0x565386960120 .functor MUXZ 32, v0x565386950fc0_0, v0x565386954fd0_0, v0x56538694de00_0, C4<>;
S_0x565386954a30 .scope module, "data_reg" "flopr" 2 649, 2 2 0, S_0x56538694f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x565386954c10 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000100000>;
v0x565386954d50_0 .net "Clk", 0 0, v0x56538695f820_0;  alias, 1 drivers
v0x565386954e10_0 .net "Reset", 0 0, v0x56538695fa40_0;  alias, 1 drivers
v0x565386954ed0_0 .net "d", 31 0, v0x56538694b0f0_0;  alias, 1 drivers
v0x565386954fd0_0 .var "q", 31 0;
S_0x565386955110 .scope module, "instruction_reg" "flopr_EN" 2 647, 2 15 0, S_0x56538694f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5653869552f0 .param/l "WIDTH" 0 2 15, +C4<00000000000000000000000000100000>;
v0x565386955440_0 .net "Clk", 0 0, v0x56538695f820_0;  alias, 1 drivers
v0x565386955610_0 .net "EN", 0 0, v0x56538694db10_0;  alias, 1 drivers
v0x565386955720_0 .net "Reset", 0 0, v0x56538695fa40_0;  alias, 1 drivers
v0x5653869557c0_0 .net "d", 31 0, v0x56538694b0f0_0;  alias, 1 drivers
v0x5653869558b0_0 .var "q", 31 0;
S_0x565386955a60 .scope module, "mainALU" "ALU" 2 635, 2 173 0, S_0x56538694f900;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "Zero";
    .port_info 1 /OUTPUT 32 "ALUResult";
    .port_info 2 /OUTPUT 1 "C_out";
    .port_info 3 /INPUT 3 "ALUControl";
    .port_info 4 /INPUT 32 "SrcA";
    .port_info 5 /INPUT 32 "SrcB";
L_0x5653869720e0 .functor NOT 32, L_0x565386971f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x565386972330 .functor AND 32, L_0x5653869721a0, L_0x565386971760, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x565386972480 .functor OR 32, L_0x5653869721a0, L_0x565386971760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565386957f10_0 .net "ALUControl", 2 0, v0x56538694c6c0_0;  alias, 1 drivers
v0x565386958040_0 .net "ALUResult", 31 0, L_0x5653869734e0;  alias, 1 drivers
v0x565386958100_0 .net "C_out", 0 0, L_0x5653869724f0;  alias, 1 drivers
v0x5653869581a0_0 .net "N0", 31 0, L_0x565386972330;  1 drivers
v0x565386958240_0 .net "N1", 31 0, L_0x565386972480;  1 drivers
v0x565386958330_0 .net "N2", 31 0, L_0x565386972590;  1 drivers
v0x565386958420_0 .net "N3", 31 0, L_0x565386972f40;  1 drivers
v0x5653869584c0_0 .net "SrcA", 31 0, L_0x565386971760;  alias, 1 drivers
v0x5653869585b0_0 .net "SrcB", 31 0, L_0x565386971f20;  alias, 1 drivers
v0x565386958700_0 .net "SrcB_not", 31 0, L_0x5653869720e0;  1 drivers
v0x5653869587c0_0 .net "Zero", 0 0, L_0x565386973aa0;  alias, 1 drivers
v0x565386958860_0 .net *"_ivl_11", 0 0, L_0x565386972d70;  1 drivers
v0x565386958900_0 .net *"_ivl_12", 0 0, L_0x565386972ea0;  1 drivers
L_0x7f2d3ca9f3c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5653869589e0_0 .net *"_ivl_17", 30 0, L_0x7f2d3ca9f3c0;  1 drivers
L_0x7f2d3ca9f408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565386958ac0_0 .net/2u *"_ivl_20", 31 0, L_0x7f2d3ca9f408;  1 drivers
v0x565386958ba0_0 .net *"_ivl_22", 0 0, L_0x565386973820;  1 drivers
L_0x7f2d3ca9f450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x565386958c60_0 .net/2s *"_ivl_24", 1 0, L_0x7f2d3ca9f450;  1 drivers
L_0x7f2d3ca9f498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565386958e50_0 .net/2s *"_ivl_26", 1 0, L_0x7f2d3ca9f498;  1 drivers
v0x565386958f30_0 .net *"_ivl_28", 1 0, L_0x5653869738c0;  1 drivers
v0x565386959010_0 .net "mux1_out", 31 0, L_0x5653869721a0;  1 drivers
L_0x565386972240 .part v0x56538694c6c0_0, 2, 1;
L_0x565386972c80 .part v0x56538694c6c0_0, 2, 1;
L_0x565386972d70 .part L_0x565386972590, 31, 1;
L_0x565386972ea0 .concat [ 1 0 0 0], L_0x565386972d70;
L_0x565386972f40 .concat [ 1 31 0 0], L_0x565386972ea0, L_0x7f2d3ca9f3c0;
L_0x5653869736b0 .part v0x56538694c6c0_0, 0, 2;
L_0x565386973820 .cmp/eq 32, L_0x5653869734e0, L_0x7f2d3ca9f408;
L_0x5653869738c0 .functor MUXZ 2, L_0x7f2d3ca9f498, L_0x7f2d3ca9f450, L_0x565386973820, C4<>;
L_0x565386973aa0 .part L_0x5653869738c0, 0, 1;
S_0x565386955ce0 .scope module, "add1" "adder" 2 193, 2 132 0, S_0x565386955a60;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "C_in";
    .port_info 3 /INPUT 32 "SrcA";
    .port_info 4 /INPUT 32 "SrcB";
v0x565386955f60_0 .net "C_in", 0 0, L_0x565386972c80;  1 drivers
v0x565386956040_0 .net "C_out", 0 0, L_0x5653869724f0;  alias, 1 drivers
v0x565386956100_0 .net "SrcA", 31 0, L_0x5653869721a0;  alias, 1 drivers
v0x5653869561c0_0 .net "SrcB", 31 0, L_0x565386971760;  alias, 1 drivers
v0x5653869562b0_0 .net "Y", 31 0, L_0x565386972590;  alias, 1 drivers
L_0x7f2d3ca9f330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5653869563c0_0 .net *"_ivl_10", 0 0, L_0x7f2d3ca9f330;  1 drivers
v0x5653869564a0_0 .net *"_ivl_11", 32 0, L_0x565386972860;  1 drivers
v0x565386956580_0 .net *"_ivl_13", 32 0, L_0x565386972a10;  1 drivers
L_0x7f2d3ca9f378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565386956660_0 .net *"_ivl_16", 31 0, L_0x7f2d3ca9f378;  1 drivers
v0x565386956740_0 .net *"_ivl_17", 32 0, L_0x565386972b40;  1 drivers
v0x565386956820_0 .net *"_ivl_3", 32 0, L_0x565386972680;  1 drivers
L_0x7f2d3ca9f2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x565386956900_0 .net *"_ivl_6", 0 0, L_0x7f2d3ca9f2e8;  1 drivers
v0x5653869569e0_0 .net *"_ivl_7", 32 0, L_0x565386972770;  1 drivers
L_0x5653869724f0 .part L_0x565386972b40, 32, 1;
L_0x565386972590 .part L_0x565386972b40, 0, 32;
L_0x565386972680 .concat [ 32 1 0 0], L_0x5653869721a0, L_0x7f2d3ca9f2e8;
L_0x565386972770 .concat [ 32 1 0 0], L_0x565386971760, L_0x7f2d3ca9f330;
L_0x565386972860 .arith/sum 33, L_0x565386972680, L_0x565386972770;
L_0x565386972a10 .concat [ 1 32 0 0], L_0x565386972c80, L_0x7f2d3ca9f378;
L_0x565386972b40 .arith/sum 33, L_0x565386972860, L_0x565386972a10;
S_0x565386956b60 .scope module, "mux1" "mux_2_32b" 2 186, 2 220 0, S_0x565386955a60;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 32 "D0";
    .port_info 3 /INPUT 32 "D1";
v0x565386956d80_0 .net "D0", 31 0, L_0x565386971f20;  alias, 1 drivers
v0x565386956e70_0 .net "D1", 31 0, L_0x5653869720e0;  alias, 1 drivers
v0x565386956f30_0 .net "out", 31 0, L_0x5653869721a0;  alias, 1 drivers
v0x565386957030_0 .net "sel", 0 0, L_0x565386972240;  1 drivers
L_0x5653869721a0 .functor MUXZ 32, L_0x565386971f20, L_0x5653869720e0, L_0x565386972240, C4<>;
S_0x565386957180 .scope module, "mux2" "mux_4_32b" 2 196, 2 231 0, S_0x565386955a60;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /INPUT 32 "D0";
    .port_info 3 /INPUT 32 "D1";
    .port_info 4 /INPUT 32 "D2";
    .port_info 5 /INPUT 32 "D3";
v0x565386957440_0 .net "D0", 31 0, L_0x565386972330;  alias, 1 drivers
v0x565386957520_0 .net "D1", 31 0, L_0x565386972480;  alias, 1 drivers
v0x565386957600_0 .net "D2", 31 0, L_0x565386972590;  alias, 1 drivers
v0x565386957700_0 .net "D3", 31 0, L_0x565386972f40;  alias, 1 drivers
v0x5653869577c0_0 .net *"_ivl_1", 0 0, L_0x5653869730d0;  1 drivers
v0x5653869578f0_0 .net *"_ivl_3", 0 0, L_0x565386973170;  1 drivers
v0x5653869579d0_0 .net *"_ivl_4", 31 0, L_0x565386973260;  1 drivers
v0x565386957ab0_0 .net *"_ivl_7", 0 0, L_0x565386973350;  1 drivers
v0x565386957b90_0 .net *"_ivl_8", 31 0, L_0x5653869733f0;  1 drivers
v0x565386957c70_0 .net "out", 31 0, L_0x5653869734e0;  alias, 1 drivers
v0x565386957d30_0 .net "sel", 1 0, L_0x5653869736b0;  1 drivers
L_0x5653869730d0 .part L_0x5653869736b0, 1, 1;
L_0x565386973170 .part L_0x5653869736b0, 0, 1;
L_0x565386973260 .functor MUXZ 32, L_0x565386972590, L_0x565386972f40, L_0x565386973170, C4<>;
L_0x565386973350 .part L_0x5653869736b0, 0, 1;
L_0x5653869733f0 .functor MUXZ 32, L_0x565386972330, L_0x565386972480, L_0x565386973350, C4<>;
L_0x5653869734e0 .functor MUXZ 32, L_0x5653869733f0, L_0x565386973260, L_0x5653869730d0, C4<>;
S_0x5653869591e0 .scope module, "regFile" "registerFile" 2 612, 2 43 0, S_0x56538694f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "WE3";
    .port_info 2 /INPUT 5 "A1";
    .port_info 3 /INPUT 5 "A2";
    .port_info 4 /INPUT 5 "A3";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
v0x5653869594e0_0 .net "A1", 4 0, L_0x565386970e30;  1 drivers
v0x5653869595e0_0 .net "A2", 4 0, L_0x565386970f60;  1 drivers
v0x5653869596c0_0 .net "A3", 4 0, L_0x56538695ff40;  alias, 1 drivers
v0x565386959790_0 .net "Clk", 0 0, v0x56538695f820_0;  alias, 1 drivers
v0x565386959830_0 .net "RD1", 31 0, L_0x5653869705d0;  alias, 1 drivers
v0x565386959920_0 .net "RD2", 31 0, L_0x565386970ce0;  alias, 1 drivers
v0x5653869599f0_0 .net "WD3", 31 0, L_0x565386960120;  alias, 1 drivers
v0x565386959ac0_0 .net "WE3", 0 0, v0x56538694e1c0_0;  alias, 1 drivers
v0x565386959bb0_0 .net *"_ivl_0", 31 0, L_0x5653869601c0;  1 drivers
v0x565386959c70_0 .net *"_ivl_10", 6 0, L_0x565386970410;  1 drivers
L_0x7f2d3ca9f0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565386959d50_0 .net *"_ivl_13", 1 0, L_0x7f2d3ca9f0f0;  1 drivers
L_0x7f2d3ca9f138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565386959e30_0 .net/2u *"_ivl_14", 31 0, L_0x7f2d3ca9f138;  1 drivers
v0x565386959f10_0 .net *"_ivl_18", 31 0, L_0x565386970760;  1 drivers
L_0x7f2d3ca9f180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565386959ff0_0 .net *"_ivl_21", 26 0, L_0x7f2d3ca9f180;  1 drivers
L_0x7f2d3ca9f1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56538695a0d0_0 .net/2u *"_ivl_22", 31 0, L_0x7f2d3ca9f1c8;  1 drivers
v0x56538695a1b0_0 .net *"_ivl_24", 0 0, L_0x565386970890;  1 drivers
v0x56538695a270_0 .net *"_ivl_26", 31 0, L_0x5653869709d0;  1 drivers
v0x56538695a460_0 .net *"_ivl_28", 6 0, L_0x565386970ac0;  1 drivers
L_0x7f2d3ca9f060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56538695a540_0 .net *"_ivl_3", 26 0, L_0x7f2d3ca9f060;  1 drivers
L_0x7f2d3ca9f210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56538695a620_0 .net *"_ivl_31", 1 0, L_0x7f2d3ca9f210;  1 drivers
L_0x7f2d3ca9f258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56538695a700_0 .net/2u *"_ivl_32", 31 0, L_0x7f2d3ca9f258;  1 drivers
L_0x7f2d3ca9f0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56538695a7e0_0 .net/2u *"_ivl_4", 31 0, L_0x7f2d3ca9f0a8;  1 drivers
v0x56538695a8c0_0 .net *"_ivl_6", 0 0, L_0x5653869702a0;  1 drivers
v0x56538695a980_0 .net *"_ivl_8", 31 0, L_0x565386970370;  1 drivers
v0x56538695aa60 .array "internal_mem", 0 31, 31 0;
L_0x5653869601c0 .concat [ 5 27 0 0], L_0x565386970e30, L_0x7f2d3ca9f060;
L_0x5653869702a0 .cmp/ne 32, L_0x5653869601c0, L_0x7f2d3ca9f0a8;
L_0x565386970370 .array/port v0x56538695aa60, L_0x565386970410;
L_0x565386970410 .concat [ 5 2 0 0], L_0x565386970e30, L_0x7f2d3ca9f0f0;
L_0x5653869705d0 .functor MUXZ 32, L_0x7f2d3ca9f138, L_0x565386970370, L_0x5653869702a0, C4<>;
L_0x565386970760 .concat [ 5 27 0 0], L_0x565386970f60, L_0x7f2d3ca9f180;
L_0x565386970890 .cmp/ne 32, L_0x565386970760, L_0x7f2d3ca9f1c8;
L_0x5653869709d0 .array/port v0x56538695aa60, L_0x565386970ac0;
L_0x565386970ac0 .concat [ 5 2 0 0], L_0x565386970f60, L_0x7f2d3ca9f210;
L_0x565386970ce0 .functor MUXZ 32, L_0x7f2d3ca9f258, L_0x5653869709d0, L_0x565386970890, C4<>;
S_0x56538695ac20 .scope module, "se" "SignExtender" 2 621, 2 123 0, S_0x56538694f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "extend";
    .port_info 1 /OUTPUT 32 "extended";
v0x56538695add0_0 .net *"_ivl_1", 0 0, L_0x5653869710a0;  1 drivers
v0x56538695aed0_0 .net *"_ivl_2", 15 0, L_0x565386971140;  1 drivers
v0x56538695afb0_0 .net "extend", 15 0, L_0x5653869716c0;  1 drivers
v0x56538695b070_0 .net "extended", 31 0, L_0x565386971620;  alias, 1 drivers
L_0x5653869710a0 .part L_0x5653869716c0, 15, 1;
LS_0x565386971140_0_0 .concat [ 1 1 1 1], L_0x5653869710a0, L_0x5653869710a0, L_0x5653869710a0, L_0x5653869710a0;
LS_0x565386971140_0_4 .concat [ 1 1 1 1], L_0x5653869710a0, L_0x5653869710a0, L_0x5653869710a0, L_0x5653869710a0;
LS_0x565386971140_0_8 .concat [ 1 1 1 1], L_0x5653869710a0, L_0x5653869710a0, L_0x5653869710a0, L_0x5653869710a0;
LS_0x565386971140_0_12 .concat [ 1 1 1 1], L_0x5653869710a0, L_0x5653869710a0, L_0x5653869710a0, L_0x5653869710a0;
L_0x565386971140 .concat [ 4 4 4 4], LS_0x565386971140_0_0, LS_0x565386971140_0_4, LS_0x565386971140_0_8, LS_0x565386971140_0_12;
L_0x565386971620 .concat [ 16 16 0 0], L_0x5653869716c0, L_0x565386971140;
S_0x56538695b1a0 .scope module, "sl2" "shift_left_2" 2 628, 2 210 0, S_0x56538694f900;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "shifted_out";
    .port_info 1 /INPUT 32 "shift_in";
v0x56538695b3c0_0 .net *"_ivl_2", 29 0, L_0x565386971920;  1 drivers
L_0x7f2d3ca9f2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56538695b4c0_0 .net *"_ivl_4", 1 0, L_0x7f2d3ca9f2a0;  1 drivers
v0x56538695b5a0_0 .net "shift_in", 31 0, L_0x565386971620;  alias, 1 drivers
v0x56538695b6c0_0 .net "shifted_out", 31 0, L_0x5653869719c0;  alias, 1 drivers
L_0x565386971920 .part L_0x565386971620, 0, 30;
L_0x5653869719c0 .concat [ 2 30 0 0], L_0x7f2d3ca9f2a0, L_0x565386971920;
    .scope S_0x5653869198c0;
T_0 ;
    %vpi_call 2 74 "$readmemh", "memfile.dat", v0x565386922de0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5653869591e0;
T_1 ;
    %wait E_0x56538688fa30;
    %load/vec4 v0x565386959ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5653869599f0_0;
    %load/vec4 v0x5653869596c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56538695aa60, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x565386951f90;
T_2 ;
    %wait E_0x56538694d660;
    %load/vec4 v0x565386952390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565386952520_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x565386952450_0;
    %assign/vec4 v0x565386952520_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5653869526b0;
T_3 ;
    %wait E_0x56538694d660;
    %load/vec4 v0x565386952a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565386952bf0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x565386952b20_0;
    %assign/vec4 v0x565386952bf0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x565386950a60;
T_4 ;
    %wait E_0x56538694d660;
    %load/vec4 v0x565386950de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565386950fc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x565386950ef0_0;
    %assign/vec4 v0x565386950fc0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5653869517e0;
T_5 ;
    %wait E_0x56538694d660;
    %load/vec4 v0x565386951ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565386951e80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x565386951bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x565386951db0_0;
    %assign/vec4 v0x565386951e80_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x565386955110;
T_6 ;
    %wait E_0x56538694d660;
    %load/vec4 v0x565386955720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5653869558b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x565386955610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5653869557c0_0;
    %assign/vec4 v0x5653869558b0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x565386954a30;
T_7 ;
    %wait E_0x56538694d660;
    %load/vec4 v0x565386954e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565386954fd0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x565386954ed0_0;
    %assign/vec4 v0x565386954fd0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56538694c9e0;
T_8 ;
    %wait E_0x56538694d660;
    %load/vec4 v0x56538694e280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x56538694e420_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56538694e340_0;
    %assign/vec4 v0x56538694e420_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56538694c9e0;
T_9 ;
    %wait E_0x56538694d600;
    %load/vec4 v0x56538694e420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 15, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %jmp T_9.12;
T_9.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.12;
T_9.1 ;
    %load/vec4 v0x56538694dea0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %jmp T_9.18;
T_9.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.18;
T_9.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.18;
T_9.15 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.18;
T_9.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.18;
T_9.17 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.18;
T_9.18 ;
    %pop/vec4 1;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v0x56538694dea0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %jmp T_9.21;
T_9.19 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.21;
T_9.20 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.21;
T_9.21 ;
    %pop/vec4 1;
    %jmp T_9.12;
T_9.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.12;
T_9.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.12;
T_9.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.12;
T_9.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.12;
T_9.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.12;
T_9.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.12;
T_9.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.12;
T_9.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56538694e340_0, 0, 4;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56538694c9e0;
T_10 ;
    %wait E_0x56538694d5a0;
    %load/vec4 v0x56538694e420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 15, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %jmp T_10.12;
T_10.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694de00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dd30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e100_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e1c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56538694dbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56538694df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56538694d7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694db10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694e040_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56538694d6c0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56538694d870_0, 0, 2;
    %jmp T_10.12;
T_10.1 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694de00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dd30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e100_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e1c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dc70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dbb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56538694d7d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694db10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e040_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56538694d6c0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56538694d870_0, 0, 2;
    %jmp T_10.12;
T_10.2 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694de00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dd30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e100_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e1c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dc70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dbb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694df80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694d7d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694db10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e040_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56538694d6c0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56538694d870_0, 0, 2;
    %jmp T_10.12;
T_10.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694de00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dd30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e100_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e1c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694dbb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694df80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d7d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694db10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e040_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d960_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x56538694d6c0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x56538694d870_0, 0, 2;
    %jmp T_10.12;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694de00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56538694e100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694e1c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dc70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dbb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694df80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d7d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694db10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e040_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d960_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x56538694d6c0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x56538694d870_0, 0, 2;
    %jmp T_10.12;
T_10.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694de00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694dd30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e100_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e1c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694dbb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694df80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d7d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694db10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e040_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d960_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x56538694d6c0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x56538694d870_0, 0, 2;
    %jmp T_10.12;
T_10.6 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694de00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dd30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e100_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e1c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dc70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dbb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694df80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694d7d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694db10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e040_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d960_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56538694d6c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56538694d870_0, 0, 2;
    %jmp T_10.12;
T_10.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56538694de00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694e100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694e1c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dc70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dbb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694df80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d7d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694db10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e040_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d960_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x56538694d6c0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x56538694d870_0, 0, 2;
    %jmp T_10.12;
T_10.8 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694de00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dd30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e100_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e1c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dc70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694df80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694d7d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694db10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694d960_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56538694d6c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56538694d870_0, 0, 2;
    %jmp T_10.12;
T_10.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694de00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dd30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e100_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e1c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dc70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dbb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694df80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694d7d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694db10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e040_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56538694d6c0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56538694d870_0, 0, 2;
    %jmp T_10.12;
T_10.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56538694de00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694e100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56538694e1c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dc70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dbb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694df80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d7d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694db10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e040_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d960_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x56538694d6c0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x56538694d870_0, 0, 2;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694de00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dd30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e100_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e1c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dc70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694dbb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694df80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d7d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694db10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694e040_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56538694d960_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x56538694d6c0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x56538694d870_0, 0, 2;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56538694c410;
T_11 ;
    %wait E_0x56538693b980;
    %load/vec4 v0x56538694c7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %load/vec4 v0x56538694c8a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x56538694c6c0_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56538694c6c0_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x56538694c6c0_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56538694c6c0_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56538694c6c0_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56538694c6c0_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.3;
T_11.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56538694c6c0_0, 0;
    %jmp T_11.3;
T_11.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x56538694c6c0_0, 0;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x56538694aab0;
T_12 ;
    %vpi_call 2 106 "$readmemh", "memfile.dat", v0x56538694b3d0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x56538694aab0;
T_13 ;
    %wait E_0x56538693b900;
    %load/vec4 v0x56538694af30_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x56538694b3d0, 4;
    %assign/vec4 v0x56538694b0f0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x56538694aab0;
T_14 ;
    %wait E_0x56538688fa30;
    %load/vec4 v0x56538694b2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x56538694b1e0_0;
    %load/vec4 v0x56538694af30_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56538694b3d0, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x56538691b270;
T_15 ;
    %vpi_call 3 17 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call 3 18 "$dumpvars" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x56538691b270;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56538695fa40_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56538695fa40_0, 0;
    %end;
    .thread T_16;
    .scope S_0x56538691b270;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56538695f820_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56538695f820_0, 0;
    %delay 5, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x56538691b270;
T_18 ;
    %wait E_0x5653868b64a0;
    %load/vec4 v0x56538695f9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x56538695f8e0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x56538695fae0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %vpi_call 3 44 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 45 "$stop" {0 0 0};
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x56538695f8e0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_18.4, 6;
    %vpi_call 3 47 "$display", "Simulation failed" {0 0 0};
    %vpi_call 3 48 "$stop" {0 0 0};
T_18.4 ;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./MIPS_Multicycle.v";
    "MIPS_core_tb.v";
