// Seed: 189663928
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    output tri1 id_5,
    output wand id_6,
    output supply0 id_7,
    input wor id_8,
    input wor module_0,
    output wire id_10,
    input tri1 id_11,
    input tri1 id_12,
    input tri id_13,
    output tri0 id_14,
    input wor id_15,
    output wand id_16,
    input wand id_17,
    input supply0 id_18
);
  wor  id_20;
  wire id_21;
  assign id_6  = 1'b0 & id_18 ? id_17 + id_8 : id_15 ? 1 : 1;
  assign id_5  = id_1;
  assign id_16 = 1 == id_17;
  assign id_5  = 1 ? id_20 : 1;
  assign id_10 = id_9;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1
);
  wire id_3;
  module_0(
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0
  );
endmodule
