{
  "Top": "srcnn",
  "RtlTop": "srcnn",
  "RtlPrefix": "",
  "RtlSubPrefix": "srcnn_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_ftmap": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "input_ftmap_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "input_ftmap_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "conv1_weights": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_w1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "conv1_weights_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "conv1_weights_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "conv1_biases": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_w1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "conv1_biases_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "conv1_biases_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "conv2_weights": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_w2",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "conv2_weights_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "conv2_weights_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "conv2_biases": {
      "index": "4",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_w2",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "conv2_biases_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "conv2_biases_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "conv3_weights": {
      "index": "5",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_w3",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "conv3_weights_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "conv3_weights_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "conv3_biases": {
      "index": "6",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_w3",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "conv3_biases_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "conv3_biases_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output_ftmap": {
      "index": "7",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "output_ftmap_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "output_ftmap_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "reload_weights": {
      "index": "8",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "reload_weights",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top srcnn -name srcnn"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "srcnn"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "FalsePaths": [
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63[*]]",
      "set_false_path -through [get_ports w1_loc[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30[*]]",
      "set_false_path -through [get_ports p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3[*]]",
      "set_false_path -through [get_ports srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2[*]]"
    ]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "srcnn",
    "Version": "1.0",
    "DisplayName": "Srcnn",
    "Revision": "2114312543",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_srcnn_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/src\/conv1.cpp",
      "..\/..\/src\/srcnn.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/srcnn_compute_tile.vhd",
      "impl\/vhdl\/srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/srcnn_compute_tile_Pipeline_Conv2_dot32.vhd",
      "impl\/vhdl\/srcnn_compute_tile_Pipeline_Conv2_ReLU.vhd",
      "impl\/vhdl\/srcnn_compute_tile_Pipeline_Conv2Out_biases.vhd",
      "impl\/vhdl\/srcnn_compute_tile_Pipeline_Conv3_inputft.vhd",
      "impl\/vhdl\/srcnn_compute_tile_Pipeline_Shift_win32.vhd",
      "impl\/vhdl\/srcnn_compute_tile_Pipeline_Update_linebuf32.vhd",
      "impl\/vhdl\/srcnn_compute_tile_win_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/srcnn_compute_tile_win_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/srcnn_ctrl_s_axi.vhd",
      "impl\/vhdl\/srcnn_dataflow_in_loop_IT_w0.vhd",
      "impl\/vhdl\/srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W_memcore.vhd",
      "impl\/vhdl\/srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore.vhd",
      "impl\/vhdl\/srcnn_entry_proc.vhd",
      "impl\/vhdl\/srcnn_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/srcnn_fifo_w1_d2_S.vhd",
      "impl\/vhdl\/srcnn_fifo_w9_d2_S.vhd",
      "impl\/vhdl\/srcnn_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/srcnn_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/srcnn_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/srcnn_gmem_in_m_axi.vhd",
      "impl\/vhdl\/srcnn_gmem_out_m_axi.vhd",
      "impl\/vhdl\/srcnn_gmem_w1_m_axi.vhd",
      "impl\/vhdl\/srcnn_gmem_w2_m_axi.vhd",
      "impl\/vhdl\/srcnn_gmem_w3_m_axi.vhd",
      "impl\/vhdl\/srcnn_load_tile_mm.vhd",
      "impl\/vhdl\/srcnn_mul_2ns_6ns_7_1_1.vhd",
      "impl\/vhdl\/srcnn_mux_5_3_32_1_1.vhd",
      "impl\/vhdl\/srcnn_mux_25_5_32_1_1.vhd",
      "impl\/vhdl\/srcnn_mux_64_6_32_1_1.vhd",
      "impl\/vhdl\/srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx.vhd",
      "impl\/vhdl\/srcnn_srcnn_Pipeline_CopyW2_inft.vhd",
      "impl\/vhdl\/srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.vhd",
      "impl\/vhdl\/srcnn_store_tile_mm.vhd",
      "impl\/vhdl\/srcnn_w1_loc_RAM_1P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/srcnn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/srcnn_compute_tile.v",
      "impl\/verilog\/srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/srcnn_compute_tile_Pipeline_Conv2_dot32.v",
      "impl\/verilog\/srcnn_compute_tile_Pipeline_Conv2_ReLU.v",
      "impl\/verilog\/srcnn_compute_tile_Pipeline_Conv2Out_biases.v",
      "impl\/verilog\/srcnn_compute_tile_Pipeline_Conv3_inputft.v",
      "impl\/verilog\/srcnn_compute_tile_Pipeline_Shift_win32.v",
      "impl\/verilog\/srcnn_compute_tile_Pipeline_Update_linebuf32.v",
      "impl\/verilog\/srcnn_compute_tile_win_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/srcnn_compute_tile_win_RAM_AUTO_1R1W.v",
      "impl\/verilog\/srcnn_ctrl_s_axi.v",
      "impl\/verilog\/srcnn_dataflow_in_loop_IT_w0.v",
      "impl\/verilog\/srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W_memcore.dat",
      "impl\/verilog\/srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W_memcore.v",
      "impl\/verilog\/srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore.dat",
      "impl\/verilog\/srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore.v",
      "impl\/verilog\/srcnn_entry_proc.v",
      "impl\/verilog\/srcnn_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/srcnn_fifo_w1_d2_S.v",
      "impl\/verilog\/srcnn_fifo_w9_d2_S.v",
      "impl\/verilog\/srcnn_fifo_w64_d4_S.v",
      "impl\/verilog\/srcnn_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/srcnn_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/srcnn_gmem_in_m_axi.v",
      "impl\/verilog\/srcnn_gmem_out_m_axi.v",
      "impl\/verilog\/srcnn_gmem_w1_m_axi.v",
      "impl\/verilog\/srcnn_gmem_w2_m_axi.v",
      "impl\/verilog\/srcnn_gmem_w3_m_axi.v",
      "impl\/verilog\/srcnn_hls_deadlock_detection_unit.v",
      "impl\/verilog\/srcnn_hls_deadlock_detector.vh",
      "impl\/verilog\/srcnn_hls_deadlock_report_unit.vh",
      "impl\/verilog\/srcnn_load_tile_mm.v",
      "impl\/verilog\/srcnn_mul_2ns_6ns_7_1_1.v",
      "impl\/verilog\/srcnn_mux_5_3_32_1_1.v",
      "impl\/verilog\/srcnn_mux_25_5_32_1_1.v",
      "impl\/verilog\/srcnn_mux_64_6_32_1_1.v",
      "impl\/verilog\/srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx.v",
      "impl\/verilog\/srcnn_srcnn_Pipeline_CopyW2_inft.v",
      "impl\/verilog\/srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.v",
      "impl\/verilog\/srcnn_store_tile_mm.v",
      "impl\/verilog\/srcnn_w1_loc_RAM_1P_LUTRAM_1R1W.dat",
      "impl\/verilog\/srcnn_w1_loc_RAM_1P_LUTRAM_1R1W.v",
      "impl\/verilog\/srcnn.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/srcnn_v1_0\/data\/srcnn.mdd",
      "impl\/misc\/drivers\/srcnn_v1_0\/data\/srcnn.tcl",
      "impl\/misc\/drivers\/srcnn_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/srcnn_v1_0\/src\/xsrcnn.c",
      "impl\/misc\/drivers\/srcnn_v1_0\/src\/xsrcnn.h",
      "impl\/misc\/drivers\/srcnn_v1_0\/src\/xsrcnn_hw.h",
      "impl\/misc\/drivers\/srcnn_v1_0\/src\/xsrcnn_linux.c",
      "impl\/misc\/drivers\/srcnn_v1_0\/src\/xsrcnn_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/srcnn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_ctrl": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_ctrl_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "offsetMasterName": "m_axi_gmem_out",
      "ports": [
        "s_axi_ctrl_ARADDR",
        "s_axi_ctrl_ARREADY",
        "s_axi_ctrl_ARVALID",
        "s_axi_ctrl_AWADDR",
        "s_axi_ctrl_AWREADY",
        "s_axi_ctrl_AWVALID",
        "s_axi_ctrl_BREADY",
        "s_axi_ctrl_BRESP",
        "s_axi_ctrl_BVALID",
        "s_axi_ctrl_RDATA",
        "s_axi_ctrl_RREADY",
        "s_axi_ctrl_RRESP",
        "s_axi_ctrl_RVALID",
        "s_axi_ctrl_WDATA",
        "s_axi_ctrl_WREADY",
        "s_axi_ctrl_WSTRB",
        "s_axi_ctrl_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_ftmap_1",
          "access": "W",
          "description": "Data signal of input_ftmap",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_ftmap",
              "access": "W",
              "description": "Bit 31 to 0 of input_ftmap"
            }]
        },
        {
          "offset": "0x14",
          "name": "input_ftmap_2",
          "access": "W",
          "description": "Data signal of input_ftmap",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_ftmap",
              "access": "W",
              "description": "Bit 63 to 32 of input_ftmap"
            }]
        },
        {
          "offset": "0x1c",
          "name": "conv1_weights_1",
          "access": "W",
          "description": "Data signal of conv1_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv1_weights",
              "access": "W",
              "description": "Bit 31 to 0 of conv1_weights"
            }]
        },
        {
          "offset": "0x20",
          "name": "conv1_weights_2",
          "access": "W",
          "description": "Data signal of conv1_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv1_weights",
              "access": "W",
              "description": "Bit 63 to 32 of conv1_weights"
            }]
        },
        {
          "offset": "0x28",
          "name": "conv1_biases_1",
          "access": "W",
          "description": "Data signal of conv1_biases",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv1_biases",
              "access": "W",
              "description": "Bit 31 to 0 of conv1_biases"
            }]
        },
        {
          "offset": "0x2c",
          "name": "conv1_biases_2",
          "access": "W",
          "description": "Data signal of conv1_biases",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv1_biases",
              "access": "W",
              "description": "Bit 63 to 32 of conv1_biases"
            }]
        },
        {
          "offset": "0x34",
          "name": "conv2_weights_1",
          "access": "W",
          "description": "Data signal of conv2_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv2_weights",
              "access": "W",
              "description": "Bit 31 to 0 of conv2_weights"
            }]
        },
        {
          "offset": "0x38",
          "name": "conv2_weights_2",
          "access": "W",
          "description": "Data signal of conv2_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv2_weights",
              "access": "W",
              "description": "Bit 63 to 32 of conv2_weights"
            }]
        },
        {
          "offset": "0x40",
          "name": "conv2_biases_1",
          "access": "W",
          "description": "Data signal of conv2_biases",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv2_biases",
              "access": "W",
              "description": "Bit 31 to 0 of conv2_biases"
            }]
        },
        {
          "offset": "0x44",
          "name": "conv2_biases_2",
          "access": "W",
          "description": "Data signal of conv2_biases",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv2_biases",
              "access": "W",
              "description": "Bit 63 to 32 of conv2_biases"
            }]
        },
        {
          "offset": "0x4c",
          "name": "conv3_weights_1",
          "access": "W",
          "description": "Data signal of conv3_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv3_weights",
              "access": "W",
              "description": "Bit 31 to 0 of conv3_weights"
            }]
        },
        {
          "offset": "0x50",
          "name": "conv3_weights_2",
          "access": "W",
          "description": "Data signal of conv3_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv3_weights",
              "access": "W",
              "description": "Bit 63 to 32 of conv3_weights"
            }]
        },
        {
          "offset": "0x58",
          "name": "conv3_biases_1",
          "access": "W",
          "description": "Data signal of conv3_biases",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv3_biases",
              "access": "W",
              "description": "Bit 31 to 0 of conv3_biases"
            }]
        },
        {
          "offset": "0x5c",
          "name": "conv3_biases_2",
          "access": "W",
          "description": "Data signal of conv3_biases",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv3_biases",
              "access": "W",
              "description": "Bit 63 to 32 of conv3_biases"
            }]
        },
        {
          "offset": "0x64",
          "name": "output_ftmap_1",
          "access": "W",
          "description": "Data signal of output_ftmap",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_ftmap",
              "access": "W",
              "description": "Bit 31 to 0 of output_ftmap"
            }]
        },
        {
          "offset": "0x68",
          "name": "output_ftmap_2",
          "access": "W",
          "description": "Data signal of output_ftmap",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_ftmap",
              "access": "W",
              "description": "Bit 63 to 32 of output_ftmap"
            }]
        },
        {
          "offset": "0x70",
          "name": "reload_weights",
          "access": "W",
          "description": "Data signal of reload_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "reload_weights",
              "access": "W",
              "description": "Bit 31 to 0 of reload_weights"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input_ftmap"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "conv1_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "conv1_biases"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "conv2_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "conv2_biases"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "conv3_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "conv3_biases"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "100",
          "argName": "output_ftmap"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "112",
          "argName": "reload_weights"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_ctrl:m_axi_gmem_in:m_axi_gmem_w1:m_axi_gmem_w2:m_axi_gmem_w3:m_axi_gmem_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem_in": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_in_",
      "paramPrefix": "C_M_AXI_GMEM_IN_",
      "offsetSlaveName": "s_axi_ctrl",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_in_ARADDR",
        "m_axi_gmem_in_ARBURST",
        "m_axi_gmem_in_ARCACHE",
        "m_axi_gmem_in_ARID",
        "m_axi_gmem_in_ARLEN",
        "m_axi_gmem_in_ARLOCK",
        "m_axi_gmem_in_ARPROT",
        "m_axi_gmem_in_ARQOS",
        "m_axi_gmem_in_ARREADY",
        "m_axi_gmem_in_ARREGION",
        "m_axi_gmem_in_ARSIZE",
        "m_axi_gmem_in_ARUSER",
        "m_axi_gmem_in_ARVALID",
        "m_axi_gmem_in_AWADDR",
        "m_axi_gmem_in_AWBURST",
        "m_axi_gmem_in_AWCACHE",
        "m_axi_gmem_in_AWID",
        "m_axi_gmem_in_AWLEN",
        "m_axi_gmem_in_AWLOCK",
        "m_axi_gmem_in_AWPROT",
        "m_axi_gmem_in_AWQOS",
        "m_axi_gmem_in_AWREADY",
        "m_axi_gmem_in_AWREGION",
        "m_axi_gmem_in_AWSIZE",
        "m_axi_gmem_in_AWUSER",
        "m_axi_gmem_in_AWVALID",
        "m_axi_gmem_in_BID",
        "m_axi_gmem_in_BREADY",
        "m_axi_gmem_in_BRESP",
        "m_axi_gmem_in_BUSER",
        "m_axi_gmem_in_BVALID",
        "m_axi_gmem_in_RDATA",
        "m_axi_gmem_in_RID",
        "m_axi_gmem_in_RLAST",
        "m_axi_gmem_in_RREADY",
        "m_axi_gmem_in_RRESP",
        "m_axi_gmem_in_RUSER",
        "m_axi_gmem_in_RVALID",
        "m_axi_gmem_in_WDATA",
        "m_axi_gmem_in_WID",
        "m_axi_gmem_in_WLAST",
        "m_axi_gmem_in_WREADY",
        "m_axi_gmem_in_WSTRB",
        "m_axi_gmem_in_WUSER",
        "m_axi_gmem_in_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "input_ftmap"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "input_ftmap"
        }
      ]
    },
    "m_axi_gmem_w1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_w1_",
      "paramPrefix": "C_M_AXI_GMEM_W1_",
      "offsetSlaveName": "s_axi_ctrl",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_w1_ARADDR",
        "m_axi_gmem_w1_ARBURST",
        "m_axi_gmem_w1_ARCACHE",
        "m_axi_gmem_w1_ARID",
        "m_axi_gmem_w1_ARLEN",
        "m_axi_gmem_w1_ARLOCK",
        "m_axi_gmem_w1_ARPROT",
        "m_axi_gmem_w1_ARQOS",
        "m_axi_gmem_w1_ARREADY",
        "m_axi_gmem_w1_ARREGION",
        "m_axi_gmem_w1_ARSIZE",
        "m_axi_gmem_w1_ARUSER",
        "m_axi_gmem_w1_ARVALID",
        "m_axi_gmem_w1_AWADDR",
        "m_axi_gmem_w1_AWBURST",
        "m_axi_gmem_w1_AWCACHE",
        "m_axi_gmem_w1_AWID",
        "m_axi_gmem_w1_AWLEN",
        "m_axi_gmem_w1_AWLOCK",
        "m_axi_gmem_w1_AWPROT",
        "m_axi_gmem_w1_AWQOS",
        "m_axi_gmem_w1_AWREADY",
        "m_axi_gmem_w1_AWREGION",
        "m_axi_gmem_w1_AWSIZE",
        "m_axi_gmem_w1_AWUSER",
        "m_axi_gmem_w1_AWVALID",
        "m_axi_gmem_w1_BID",
        "m_axi_gmem_w1_BREADY",
        "m_axi_gmem_w1_BRESP",
        "m_axi_gmem_w1_BUSER",
        "m_axi_gmem_w1_BVALID",
        "m_axi_gmem_w1_RDATA",
        "m_axi_gmem_w1_RID",
        "m_axi_gmem_w1_RLAST",
        "m_axi_gmem_w1_RREADY",
        "m_axi_gmem_w1_RRESP",
        "m_axi_gmem_w1_RUSER",
        "m_axi_gmem_w1_RVALID",
        "m_axi_gmem_w1_WDATA",
        "m_axi_gmem_w1_WID",
        "m_axi_gmem_w1_WLAST",
        "m_axi_gmem_w1_WREADY",
        "m_axi_gmem_w1_WSTRB",
        "m_axi_gmem_w1_WUSER",
        "m_axi_gmem_w1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "conv1_weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "conv1_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "conv1_biases"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "conv1_biases"
        }
      ]
    },
    "m_axi_gmem_w2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_w2_",
      "paramPrefix": "C_M_AXI_GMEM_W2_",
      "offsetSlaveName": "s_axi_ctrl",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_w2_ARADDR",
        "m_axi_gmem_w2_ARBURST",
        "m_axi_gmem_w2_ARCACHE",
        "m_axi_gmem_w2_ARID",
        "m_axi_gmem_w2_ARLEN",
        "m_axi_gmem_w2_ARLOCK",
        "m_axi_gmem_w2_ARPROT",
        "m_axi_gmem_w2_ARQOS",
        "m_axi_gmem_w2_ARREADY",
        "m_axi_gmem_w2_ARREGION",
        "m_axi_gmem_w2_ARSIZE",
        "m_axi_gmem_w2_ARUSER",
        "m_axi_gmem_w2_ARVALID",
        "m_axi_gmem_w2_AWADDR",
        "m_axi_gmem_w2_AWBURST",
        "m_axi_gmem_w2_AWCACHE",
        "m_axi_gmem_w2_AWID",
        "m_axi_gmem_w2_AWLEN",
        "m_axi_gmem_w2_AWLOCK",
        "m_axi_gmem_w2_AWPROT",
        "m_axi_gmem_w2_AWQOS",
        "m_axi_gmem_w2_AWREADY",
        "m_axi_gmem_w2_AWREGION",
        "m_axi_gmem_w2_AWSIZE",
        "m_axi_gmem_w2_AWUSER",
        "m_axi_gmem_w2_AWVALID",
        "m_axi_gmem_w2_BID",
        "m_axi_gmem_w2_BREADY",
        "m_axi_gmem_w2_BRESP",
        "m_axi_gmem_w2_BUSER",
        "m_axi_gmem_w2_BVALID",
        "m_axi_gmem_w2_RDATA",
        "m_axi_gmem_w2_RID",
        "m_axi_gmem_w2_RLAST",
        "m_axi_gmem_w2_RREADY",
        "m_axi_gmem_w2_RRESP",
        "m_axi_gmem_w2_RUSER",
        "m_axi_gmem_w2_RVALID",
        "m_axi_gmem_w2_WDATA",
        "m_axi_gmem_w2_WID",
        "m_axi_gmem_w2_WLAST",
        "m_axi_gmem_w2_WREADY",
        "m_axi_gmem_w2_WSTRB",
        "m_axi_gmem_w2_WUSER",
        "m_axi_gmem_w2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "conv2_weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "conv2_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "conv2_biases"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "conv2_biases"
        }
      ]
    },
    "m_axi_gmem_w3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_w3_",
      "paramPrefix": "C_M_AXI_GMEM_W3_",
      "offsetSlaveName": "s_axi_ctrl",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_w3_ARADDR",
        "m_axi_gmem_w3_ARBURST",
        "m_axi_gmem_w3_ARCACHE",
        "m_axi_gmem_w3_ARID",
        "m_axi_gmem_w3_ARLEN",
        "m_axi_gmem_w3_ARLOCK",
        "m_axi_gmem_w3_ARPROT",
        "m_axi_gmem_w3_ARQOS",
        "m_axi_gmem_w3_ARREADY",
        "m_axi_gmem_w3_ARREGION",
        "m_axi_gmem_w3_ARSIZE",
        "m_axi_gmem_w3_ARUSER",
        "m_axi_gmem_w3_ARVALID",
        "m_axi_gmem_w3_AWADDR",
        "m_axi_gmem_w3_AWBURST",
        "m_axi_gmem_w3_AWCACHE",
        "m_axi_gmem_w3_AWID",
        "m_axi_gmem_w3_AWLEN",
        "m_axi_gmem_w3_AWLOCK",
        "m_axi_gmem_w3_AWPROT",
        "m_axi_gmem_w3_AWQOS",
        "m_axi_gmem_w3_AWREADY",
        "m_axi_gmem_w3_AWREGION",
        "m_axi_gmem_w3_AWSIZE",
        "m_axi_gmem_w3_AWUSER",
        "m_axi_gmem_w3_AWVALID",
        "m_axi_gmem_w3_BID",
        "m_axi_gmem_w3_BREADY",
        "m_axi_gmem_w3_BRESP",
        "m_axi_gmem_w3_BUSER",
        "m_axi_gmem_w3_BVALID",
        "m_axi_gmem_w3_RDATA",
        "m_axi_gmem_w3_RID",
        "m_axi_gmem_w3_RLAST",
        "m_axi_gmem_w3_RREADY",
        "m_axi_gmem_w3_RRESP",
        "m_axi_gmem_w3_RUSER",
        "m_axi_gmem_w3_RVALID",
        "m_axi_gmem_w3_WDATA",
        "m_axi_gmem_w3_WID",
        "m_axi_gmem_w3_WLAST",
        "m_axi_gmem_w3_WREADY",
        "m_axi_gmem_w3_WSTRB",
        "m_axi_gmem_w3_WUSER",
        "m_axi_gmem_w3_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "conv3_weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "conv3_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "conv3_biases"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "conv3_biases"
        }
      ]
    },
    "m_axi_gmem_out": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_out_",
      "paramPrefix": "C_M_AXI_GMEM_OUT_",
      "offsetSlaveName": "s_axi_ctrl",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_out_ARADDR",
        "m_axi_gmem_out_ARBURST",
        "m_axi_gmem_out_ARCACHE",
        "m_axi_gmem_out_ARID",
        "m_axi_gmem_out_ARLEN",
        "m_axi_gmem_out_ARLOCK",
        "m_axi_gmem_out_ARPROT",
        "m_axi_gmem_out_ARQOS",
        "m_axi_gmem_out_ARREADY",
        "m_axi_gmem_out_ARREGION",
        "m_axi_gmem_out_ARSIZE",
        "m_axi_gmem_out_ARUSER",
        "m_axi_gmem_out_ARVALID",
        "m_axi_gmem_out_AWADDR",
        "m_axi_gmem_out_AWBURST",
        "m_axi_gmem_out_AWCACHE",
        "m_axi_gmem_out_AWID",
        "m_axi_gmem_out_AWLEN",
        "m_axi_gmem_out_AWLOCK",
        "m_axi_gmem_out_AWPROT",
        "m_axi_gmem_out_AWQOS",
        "m_axi_gmem_out_AWREADY",
        "m_axi_gmem_out_AWREGION",
        "m_axi_gmem_out_AWSIZE",
        "m_axi_gmem_out_AWUSER",
        "m_axi_gmem_out_AWVALID",
        "m_axi_gmem_out_BID",
        "m_axi_gmem_out_BREADY",
        "m_axi_gmem_out_BRESP",
        "m_axi_gmem_out_BUSER",
        "m_axi_gmem_out_BVALID",
        "m_axi_gmem_out_RDATA",
        "m_axi_gmem_out_RID",
        "m_axi_gmem_out_RLAST",
        "m_axi_gmem_out_RREADY",
        "m_axi_gmem_out_RRESP",
        "m_axi_gmem_out_RUSER",
        "m_axi_gmem_out_RVALID",
        "m_axi_gmem_out_WDATA",
        "m_axi_gmem_out_WID",
        "m_axi_gmem_out_WLAST",
        "m_axi_gmem_out_WREADY",
        "m_axi_gmem_out_WSTRB",
        "m_axi_gmem_out_WUSER",
        "m_axi_gmem_out_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "output_ftmap"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "output_ftmap"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_ctrl_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_ctrl_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_in_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_in_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_in_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_in_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_in_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_in_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_in_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_in_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_in_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_in_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_in_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_in_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_in_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_in_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_in_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_in_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_w1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_w1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_w1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_w1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_w1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_w1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_w1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_w1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_w1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_w1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_w1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_w1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_w1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_w1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_w1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_w1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_w2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_w2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_w2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_w2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_w2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_w2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_w2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_w2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_w2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_w2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_w2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_w2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_w2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_w2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_w2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_w2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_w3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_w3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_w3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_w3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_w3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_w3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w3_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_w3_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_w3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_w3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_w3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_w3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_w3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_w3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_w3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w3_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_w3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_w3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_w3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_w3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_w3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_w3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_out_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_out_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_out_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_out_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_out_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_out_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_out_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_out_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_out_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_out_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_out_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_out_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_out_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_out_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_out_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_out_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "srcnn",
      "Instances": [
        {
          "ModuleName": "srcnn_Pipeline_CopyW1_ky_CopyW1_kx",
          "InstanceName": "grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746"
        },
        {
          "ModuleName": "srcnn_Pipeline_CopyW2_inft",
          "InstanceName": "grp_srcnn_Pipeline_CopyW2_inft_fu_757"
        },
        {
          "ModuleName": "srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx",
          "InstanceName": "grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783"
        },
        {
          "ModuleName": "dataflow_in_loop_IT_w0",
          "InstanceName": "grp_dataflow_in_loop_IT_w0_fu_806",
          "Instances": [
            {
              "ModuleName": "entry_proc",
              "InstanceName": "entry_proc_U0"
            },
            {
              "ModuleName": "load_tile_mm",
              "InstanceName": "load_tile_mm_U0"
            },
            {
              "ModuleName": "compute_tile",
              "InstanceName": "compute_tile_U0",
              "Instances": [
                {
                  "ModuleName": "compute_tile_Pipeline_Conv2Out_biases",
                  "InstanceName": "grp_compute_tile_Pipeline_Conv2Out_biases_fu_2247"
                },
                {
                  "ModuleName": "compute_tile_Pipeline_Conv2_ReLU",
                  "InstanceName": "grp_compute_tile_Pipeline_Conv2_ReLU_fu_2291"
                },
                {
                  "ModuleName": "compute_tile_Pipeline_Conv2_dot32",
                  "InstanceName": "grp_compute_tile_Pipeline_Conv2_dot32_fu_2311"
                },
                {
                  "ModuleName": "compute_tile_Pipeline_Shift_win32",
                  "InstanceName": "grp_compute_tile_Pipeline_Shift_win32_fu_2341"
                },
                {
                  "ModuleName": "compute_tile_Pipeline_Update_linebuf32",
                  "InstanceName": "grp_compute_tile_Pipeline_Update_linebuf32_fu_2587"
                },
                {
                  "ModuleName": "compute_tile_Pipeline_Conv3_inputft",
                  "InstanceName": "grp_compute_tile_Pipeline_Conv3_inputft_fu_2633"
                }
              ]
            },
            {
              "ModuleName": "store_tile_mm",
              "InstanceName": "store_tile_mm_U0"
            }
          ]
        }
      ]
    },
    "Info": {
      "srcnn_Pipeline_CopyW1_ky_CopyW1_kx": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "srcnn_Pipeline_CopyW2_inft": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "load_tile_mm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_tile_Pipeline_Conv2Out_biases": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_tile_Pipeline_Conv2_dot32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_tile_Pipeline_Conv2_ReLU": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_tile_Pipeline_Shift_win32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_tile_Pipeline_Update_linebuf32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_tile_Pipeline_Conv3_inputft": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_tile": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "store_tile_mm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_IT_w0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "srcnn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "srcnn_Pipeline_CopyW1_ky_CopyW1_kx": {
        "Latency": {
          "LatencyBest": "92",
          "LatencyAvg": "92",
          "LatencyWorst": "92",
          "PipelineII": "92",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "CopyW1_ky_CopyW1_kx",
            "TripCount": "81",
            "Latency": "90",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "268",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "458",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "srcnn_Pipeline_CopyW2_inft": {
        "Latency": {
          "LatencyBest": "75",
          "LatencyAvg": "75",
          "LatencyWorst": "75",
          "PipelineII": "75",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "CopyW2_inft",
            "TripCount": "64",
            "Latency": "73",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "195",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "223",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx": {
        "Latency": {
          "LatencyBest": "803",
          "LatencyAvg": "803",
          "LatencyWorst": "803",
          "PipelineII": "803",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "CopyW3_inft_CopyW3_ky_CopyW3_kx",
            "TripCount": "800",
            "Latency": "801",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "67",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "261",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.838"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "load_tile_mm": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "InputTileHread",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "InputTileWread",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "11"
              }]
          }],
        "Area": {
          "FF": "272",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "653",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_tile_Pipeline_Conv2Out_biases": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.554"
        },
        "Loops": [{
            "Name": "Conv2Out_biases",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1040",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_tile_Pipeline_Conv2_dot32": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "13",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.114"
        },
        "Loops": [{
            "Name": "Conv2_dot32",
            "TripCount": "4",
            "Latency": "11",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "14",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "1",
          "FF": "2718",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "1837",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_tile_Pipeline_Conv2_ReLU": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.908"
        },
        "Loops": [{
            "Name": "Conv2_ReLU",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "271",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "699",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_tile_Pipeline_Shift_win32": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.010"
        },
        "Loops": [{
            "Name": "Shift_win32",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "331",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "71",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_tile_Pipeline_Update_linebuf32": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "Update_linebuf32",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "184",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_tile_Pipeline_Conv3_inputft": {
        "Latency": {
          "LatencyBest": "3221",
          "LatencyAvg": "3221",
          "LatencyWorst": "3221",
          "PipelineII": "3221",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.774"
        },
        "Loops": [{
            "Name": "Conv3_inputft",
            "TripCount": "4",
            "Latency": "3220",
            "PipelineII": "",
            "PipelineDepth": "805"
          }],
        "Area": {
          "DSP": "123",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "9",
          "FF": "19805",
          "AVAIL_FF": "234240",
          "UTIL_FF": "8",
          "LUT": "21597",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "18",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_tile": {
        "Latency": {
          "LatencyBest": "782889",
          "LatencyAvg": "",
          "LatencyWorst": "3498408831",
          "PipelineIIMin": "782889",
          "PipelineIIMax": "3498408831",
          "PipelineII": "782889 ~ 3498408831",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.774"
        },
        "Loops": [{
            "Name": "ITRowcomp",
            "TripCount": "",
            "LatencyMin": "782888",
            "LatencyMax": "3498408830",
            "Latency": "782888 ~ 3498408830",
            "PipelineII": "",
            "PipelineDepthMin": "195722",
            "PipelineDepthMax": "13507370",
            "PipelineDepth": "195722 ~ 13507370",
            "Loops": [{
                "Name": "ITColcomp",
                "TripCount": "",
                "LatencyMin": "195720",
                "LatencyMax": "13507368",
                "Latency": "195720 ~ 13507368",
                "PipelineII": "",
                "PipelineDepthMin": "48930",
                "PipelineDepthMax": "52152",
                "PipelineDepth": "48930 ~ 52152",
                "Loops": [{
                    "Name": "Conv1_outftmaps",
                    "TripCount": "64",
                    "Latency": "48896",
                    "PipelineII": "",
                    "PipelineDepth": "764",
                    "Loops": [{
                        "Name": "Conv1_ky",
                        "TripCount": "9",
                        "Latency": "747",
                        "PipelineII": "",
                        "PipelineDepth": "83",
                        "Loops": [{
                            "Name": "Conv1_kx",
                            "TripCount": "9",
                            "Latency": "81",
                            "PipelineII": "",
                            "PipelineDepth": "9"
                          }]
                      }]
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "11",
          "DSP": "163",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "13",
          "FF": "37407",
          "AVAIL_FF": "234240",
          "UTIL_FF": "15",
          "LUT": "40230",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "34",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "store_tile_mm": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Out_writey",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Out_writex",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "252",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "433",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_IT_w0": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.774"
        },
        "Area": {
          "BRAM_18K": "42",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "14",
          "DSP": "163",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "13",
          "FF": "38637",
          "AVAIL_FF": "234240",
          "UTIL_FF": "16",
          "LUT": "41958",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "35",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "srcnn": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.774"
        },
        "Loops": [
          {
            "Name": "CopyW1_outft",
            "TripCount": "64",
            "Latency": "6720",
            "PipelineII": "",
            "PipelineDepth": "105"
          },
          {
            "Name": "CopyW2_outft",
            "TripCount": "32",
            "Latency": "2816",
            "PipelineII": "",
            "PipelineDepth": "88"
          },
          {
            "Name": "IT_h0",
            "TripCount": "16",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "IT_w0",
                "TripCount": "16",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": ""
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "78",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "27",
          "DSP": "163",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "13",
          "FF": "48166",
          "AVAIL_FF": "234240",
          "UTIL_FF": "20",
          "LUT": "51588",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "44",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-21 00:23:36 +1100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
