// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module PTW(	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  output        io_requestor_0_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_requestor_0_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [26:0] io_requestor_0_req_bits_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_ae_ptw,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_ae_final,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pf,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_gf,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_hr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_hw,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_hx,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [43:0] io_requestor_0_resp_bits_pte_ppn,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_d,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_g,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_u,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_v,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_resp_bits_level,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [3:0]  io_requestor_0_ptbr_mode,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_status_mxr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_status_sum,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_requestor_1_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [26:0] io_requestor_1_req_bits_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_requestor_1_req_bits_bits_need_gpa,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_ae_ptw,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_ae_final,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pf,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_gf,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_hr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_hw,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_hx,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [43:0] io_requestor_1_resp_bits_pte_ppn,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_d,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_g,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_u,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_v,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_resp_bits_level,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_homogeneous,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [3:0]  io_requestor_1_ptbr_mode,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_status_prv,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_mem_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_mem_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [39:0] io_mem_req_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_mem_s1_kill,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_mem_s2_nack,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_mem_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [63:0] io_mem_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_mem_s2_xcpt_ae_ld,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [3:0]  io_dpath_ptbr_mode,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [43:0] io_dpath_ptbr_ppn,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_sfence_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_sfence_bits_rs1,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_sfence_bits_rs2,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [38:0] io_dpath_sfence_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_status_prv,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_status_mxr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_status_sum	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
);

  wire [8:0]   _s1_rdata_WIRE;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:472:54]
  wire         readEnable;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:467:31]
  wire         writeEnable;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:433:21]
  wire [8:0]   writeAddr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  reg          l2_refill;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:398:26]
  wire [43:0]  _r_pte_barrier_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire         _r_pte_barrier_io_y_d;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire         _r_pte_barrier_io_y_a;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire         _r_pte_barrier_io_y_g;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire         _r_pte_barrier_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire         _r_pte_barrier_io_y_x;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire         _r_pte_barrier_io_y_w;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire         _r_pte_barrier_io_y_r;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire         _r_pte_barrier_io_y_v;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [2:0]   _state_barrier_io_y;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [44:0]  _l2_tlb_ram_0_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire         _arb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
  wire [26:0]  _arb_io_out_bits_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
  wire         _arb_io_out_bits_bits_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
  wire         _arb_io_chosen;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
  reg  [2:0]   state;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22]
  wire         _arb_io_out_ready_T_2 = ~(|state) & ~l2_refill;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:{30,43,46}, :398:26]
  reg          resp_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:242:27]
  reg          resp_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:242:27]
  reg          invalidated;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:251:24]
  reg  [1:0]   count;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18]
  reg          resp_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:260:24]
  reg          resp_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:261:26]
  reg          resp_pf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:262:20]
  reg          resp_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:263:20]
  reg          resp_hr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:264:20]
  reg          resp_hw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:265:20]
  reg          resp_hx;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:266:20]
  reg  [26:0]  r_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18]
  reg          r_req_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18]
  reg          r_req_dest;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:272:23]
  reg  [43:0]  r_pte_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          r_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          r_pte_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          r_pte_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          r_pte_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          r_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          r_pte_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          r_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          r_pte_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          stage2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:282:19]
  reg          mem_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:292:31]
  reg  [63:0]  mem_resp_data;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:30]
  wire         pte_v = ~((mem_resp_data[1] | mem_resp_data[2] | mem_resp_data[3]) & (~(count[1]) & (|(mem_resp_data[18:10])) | count == 2'h0 & (|(mem_resp_data[27:19])))) & mem_resp_data[0];	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:137:40, generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :293:30, :304:37, :305:26, :307:{26,36}, :310:{21,28,38,97,106,114}]
  wire         _resp_ae_ptw_T_14 = mem_resp_data[63:54] == 10'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:92, :293:30, :304:37]
  wire         traverse = pte_v & ~(mem_resp_data[1]) & ~(mem_resp_data[2]) & ~(mem_resp_data[3]) & ~(mem_resp_data[7]) & ~(mem_resp_data[6]) & ~(mem_resp_data[4]) & _resp_ae_ptw_T_14 & ~(|(mem_resp_data[53:30])) & ~(count[1]);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:{36,42,48,54,60,66,92}, :259:18, :293:30, :304:37, :305:26, :307:36, :310:{21,106,114}, :313:{76,88}, :317:{33,64,73}]
  wire         _leaf_T_5 = count == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :310:21, generators/rocket-chip/src/main/scala/util/package.scala:39:86]
  wire         _leaf_T_8 = count == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :317:73, generators/rocket-chip/src/main/scala/util/package.scala:39:86]
  wire         _GEN = (&count) | _leaf_T_8;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire         _r_pte_T_6 = state == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :394:46, :593:26]
  reg  [511:0] g_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:421:16]
  reg  [511:0] valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:422:24]
  assign writeAddr = r_req_addr[8:0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  assign writeEnable = l2_refill & ~invalidated;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:251:24, :398:26, :433:{21,24}]
  wire         _r_pte_T_25 = _arb_io_out_ready_T_2 & _arb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :240:43, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign readEnable = ~l2_refill & _r_pte_T_25;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:398:26, :467:{20,31}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg          s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:469:27]
  reg          s2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:470:27]
  assign _s1_rdata_WIRE = _arb_io_out_bits_bits_addr[8:0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :472:54]
  reg  [44:0]  r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:473:66]
  reg          s2_valid_vec;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:474:33]
  reg          s2_g_vec_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:475:29]
  wire         l2_error = s2_valid_vec & ^r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:473:66, :474:33, :476:81, generators/rocket-chip/src/main/scala/util/ECC.scala:78:27]
  wire         s2_hit_vec_0 = s2_valid_vec & r_req_addr[26:9] == r[43:26];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18, :473:66, :474:33, :479:59, :480:{83,93}, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire         l2_hit = s2_valid & s2_hit_vec_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:470:27, :480:83, :481:27]
  wire [29:0]  _GEN_0 = {r_pte_ppn[43:16], ~(r_pte_ppn[15:14])};	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  wire [27:0]  _GEN_1 = {r_pte_ppn[43:20], r_pte_ppn[19:16] ^ 4'h8};	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  wire         homogeneous = _GEN ? r_pte_ppn[43:1] == 43'h0 | {r_pte_ppn[43:2], ~(r_pte_ppn[1:0])} == 44'h0 | {r_pte_ppn[43:5], ~(r_pte_ppn[4])} == 40'h0 | {r_pte_ppn[43:9], r_pte_ppn[8:5] ^ 4'h8, r_pte_ppn[3:0]} == 43'h0 | {r_pte_ppn[43:14], r_pte_ppn[13:4] ^ 10'h200} == 40'h0 | {r_pte_ppn[43:14], r_pte_ppn[13:0] ^ 14'h2010} == 44'h0 | {r_pte_ppn[43:16], r_pte_ppn[15:4] ^ 12'h800} == 40'h0 | _GEN_0 == 30'h0 | {r_pte_ppn[43:17], r_pte_ppn[16:0] ^ 17'h10020} == 44'h0 | _GEN_1 == 28'h0 : _leaf_T_5 & (_GEN_0 == 30'h0 | _GEN_1 == 28'h0);	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :544:96, generators/rocket-chip/src/main/scala/rocket/TLBPermissions.scala:101:65, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire         _GEN_2 = ~(|state) & _r_pte_T_25;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:30, :583:18, :585:30, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire         _GEN_3 = state == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :583:18, :593:26]
  wire         _GEN_4 = state == 3'h2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :531:38, :583:18]
  wire         _GEN_5 = state == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :583:18, :636:24]
  wire         _r_pte_T_3 = l2_hit & ~l2_error & ~resp_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:263:20, :476:81, :481:27, :670:{19,29,32}]
  wire         _GEN_6 = l2_hit & ~l2_error & ~resp_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:263:20, :476:81, :481:27, :670:{19,32}, :685:29]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9]
      if (~reset & l2_hit & ~(~(|state) | _GEN_3 | _GEN_4) & _GEN_5 & ~(count[1])) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:30, :259:18, :310:21, :317:73, :393:26, :395:9, :481:27, :583:18]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9]
          $error("Assertion failed: PTE Cache Hit/Miss Performance Monitor Events are lower priority than L2TLB Hit event\n    at PTW.scala:395 assert(!(io.dpath.perf.l2hit && (io.dpath.perf.pte_miss || io.dpath.perf.pte_hit)),\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9]
      end
      if (l2_hit & ~reset & ~(s2_hit_vec_0 | l2_error)) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9, :476:81, :480:83, :481:27, :486:{13,45}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:486:13]
          $error("Assertion failed: L2 TLB multi-hit\n    at PTW.scala:486 assert((PopCount(s2_hit_vec) === 1.U) || s2_error, \"L2 TLB multi-hit\")\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:486:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:486:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:486:13]
      end
      if (_GEN_2 & ~reset & _arb_io_out_bits_bits_need_gpa) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :395:9, :585:30, :610:15]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:610:15]
          $error("Assertion failed\n    at PTW.scala:610 assert(!arb.io.out.bits.bits.need_gpa || arb.io.out.bits.bits.stage2)\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:610:15]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:610:15]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:610:15]
      end
      if (_GEN_6 & ~reset & ~(_r_pte_T_6 | _GEN_4)) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:394:46, :395:9, :583:18, :685:29, :686:{11,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:686:11]
          $error("Assertion failed\n    at PTW.scala:686 assert(state === s_req || state === s_wait1)\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:686:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:686:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:686:11]
      end
      if (mem_resp_valid & ~reset & state != 3'h5) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :292:31, :395:9, :639:18, :692:{11,18}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:692:11]
          $error("Assertion failed\n    at PTW.scala:692 assert(state === s_wait3)\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:692:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:692:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:692:11]
      end
      if (io_mem_s2_nack & ~reset & ~_GEN_5) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:395:9, :583:18, :736:11]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:736:11]
          $error("Assertion failed\n    at PTW.scala:736 assert(state === s_wait2)\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:736:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:736:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:736:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [511:0] _GEN_7 = {503'h0, writeAddr};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:426:34, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [511:0] mask = 512'h1 << _GEN_7;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:426:34, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire         _GEN_8 = (|state) & (_GEN_3 ? resp_gf & ~r_req_dest : ~_GEN_4 & (_GEN_5 ? io_mem_s2_xcpt_ae_ld & ~r_req_dest : (&state) & ~r_req_dest));	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:30, :242:27, :263:20, :272:23, :583:18, :629:21, :631:32, :641:35, :644:32, :649:30]
  wire         _GEN_9 = (|state) & (_GEN_3 ? resp_gf & r_req_dest : ~_GEN_4 & (_GEN_5 ? io_mem_s2_xcpt_ae_ld & r_req_dest : (&state) & r_req_dest));	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:30, :242:27, :263:20, :272:23, :583:18, :629:21, :631:32, :641:35, :644:32, :649:30]
  wire         _GEN_10 = _GEN_6 & ~r_req_dest;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:272:23, :583:18, :631:32, :685:{29,42}, :688:28]
  wire         _GEN_11 = _GEN_6 & r_req_dest;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:272:23, :583:18, :685:{29,42}, :688:28]
  wire         _gf_T_10 = stage2 & ~(pte_v & (mem_resp_data[1] | mem_resp_data[3] & ~(mem_resp_data[2])) & mem_resp_data[6] & mem_resp_data[1] & mem_resp_data[4]);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:42, :141:{38,44}, :143:33, :282:19, :293:30, :304:37, :305:26, :307:36, :310:{106,114}, :698:{41,44}]
  wire         ae = pte_v & (|(mem_resp_data[53:30]));	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:30, :305:26, :307:36, :310:{106,114}, :313:{76,88}, :699:22]
  wire         pf = pte_v & (|(mem_resp_data[63:54]));	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:30, :304:37, :305:26, :307:36, :310:{106,114}, :700:{22,49}]
  wire         _GEN_12 = ~mem_resp_valid | traverse;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:292:31, :317:64, :685:42, :691:25, :694:21]
  wire [511:0] _r_valid_vec_T = valid_0 >> _GEN_7;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:422:24, :426:34]
  wire [511:0] _s2_g_vec_T = g_0 >> _GEN_7;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:421:16, :426:34, :475:45]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
      state <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22]
      valid_0 <= 512'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:422:{24,32}]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
      state <= _state_barrier_io_y;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
      if (s2_valid & l2_error)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:470:27, :476:81, :477:20]
        valid_0 <= 512'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:422:{24,32}]
      else if (io_dpath_sfence_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
        if (io_dpath_sfence_bits_rs1)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
          valid_0 <= valid_0 & ~(512'h1 << io_dpath_sfence_bits_addr[20:12]);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:422:24, :461:{59,61,96}, src/main/scala/chisel3/util/OneHot.scala:58:35]
        else if (io_dpath_sfence_bits_rs2)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
          valid_0 <= valid_0 & g_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:421:16, :422:24, :462:59]
        else	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
          valid_0 <= 512'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:422:{24,32}]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
        valid_0 <= {512{writeEnable}} & mask | valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:422:24, :433:{21,38}, :450:27, src/main/scala/chisel3/util/OneHot.scala:58:35]
    end
    resp_valid_0 <= _GEN_12 ? _GEN_10 | _GEN_8 : ~r_req_dest | _GEN_10 | _GEN_8;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:242:27, :272:23, :583:18, :631:32, :685:42, :688:28, :691:25, :694:21, :722:34]
    resp_valid_1 <= _GEN_12 ? _GEN_11 | _GEN_9 : r_req_dest | _GEN_11 | _GEN_9;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:242:27, :272:23, :583:18, :685:42, :688:28, :691:25, :694:21, :722:34]
    invalidated <= io_dpath_sfence_valid | invalidated & (|state);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :244:24, :251:24, :511:{40,56}]
    if (mem_resp_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:292:31]
      if (traverse)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:317:64]
        count <= count + 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :310:21, :696:22]
    end
    else if (_GEN_6)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:685:29]
      count <= 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :317:73]
    else if (|state) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:30]
      if (_GEN_3 | _GEN_4 | _GEN_5 | ~((&state) & ~homogeneous)) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :259:18, :583:18, :618:35, :650:{13,27}, :651:15, generators/rocket-chip/src/main/scala/util/package.scala:39:76]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :583:18, :618:35]
        count <= 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :317:73]
    end
    else if (_r_pte_T_25)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      count <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:137:40, generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18]
    if (_GEN_12) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:583:18, :685:42, :691:25, :694:21]
      if (|state)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:30]
        resp_ae_ptw <= ~(_GEN_3 | _GEN_4) & _GEN_5 & io_mem_s2_xcpt_ae_ld | resp_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:260:24, :583:18]
      else	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:240:30]
        resp_ae_ptw <= ~_r_pte_T_25 & resp_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:260:24, :585:30, :600:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      resp_ae_final <= ~_GEN_2 & resp_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:261:26, :282:19, :583:18, :585:30, :594:22, :601:23]
      resp_pf <= ~_GEN_2 & resp_pf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:262:20, :282:19, :583:18, :585:30, :594:22, :602:17]
      resp_gf <= ~_GEN_2 & resp_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:263:20, :282:19, :583:18, :585:30, :594:22, :603:17]
      resp_hr <= _GEN_2 | resp_hr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:264:20, :583:18, :585:30, :604:17]
      resp_hw <= _GEN_2 | resp_hw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:265:20, :583:18, :585:30, :605:17]
      resp_hx <= _GEN_2 | resp_hx;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:266:20, :583:18, :585:30, :606:17]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:583:18, :691:25, :694:21]
      resp_ae_ptw <= ae & ~(count[1]) & pte_v & ~(mem_resp_data[1]) & ~(mem_resp_data[2]) & ~(mem_resp_data[3]) & ~(mem_resp_data[7]) & ~(mem_resp_data[6]) & ~(mem_resp_data[4]) & _resp_ae_ptw_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:{36,42,48,54,60,66,92}, :259:18, :260:24, :293:30, :304:37, :305:26, :307:36, :310:{21,106,114}, :317:73, :699:22, :725:53]
      resp_ae_final <= ae & pte_v & (mem_resp_data[1] | mem_resp_data[3] & ~(mem_resp_data[2])) & mem_resp_data[6];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:42, :141:{38,44}, :261:26, :293:30, :304:37, :305:26, :307:36, :310:{106,114}, :699:22, :726:29]
      resp_pf <= pf & ~stage2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:262:20, :282:19, :306:38, :700:22, :727:23]
      resp_gf <= _gf_T_10 | pf & stage2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:263:20, :282:19, :698:41, :700:22, :728:{23,30}]
      resp_hr <= ~stage2 | ~pf & ~_gf_T_10 & pte_v & (mem_resp_data[1] | mem_resp_data[3] & ~(mem_resp_data[2])) & mem_resp_data[6] & mem_resp_data[1] & mem_resp_data[4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:42, :141:{38,44}, :264:20, :282:19, :293:30, :304:37, :305:26, :306:38, :307:36, :310:{106,114}, :698:41, :700:22, :701:{37,44}, :729:{28,43}]
      resp_hw <= ~stage2 | ~pf & ~_gf_T_10 & pte_v & (mem_resp_data[1] | mem_resp_data[3] & ~(mem_resp_data[2])) & mem_resp_data[6] & mem_resp_data[2] & mem_resp_data[7] & mem_resp_data[4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:42, :141:{38,44}, :265:20, :282:19, :293:30, :304:37, :305:26, :306:38, :307:36, :310:{106,114}, :698:41, :700:22, :701:{37,44}, :730:{28,43}]
      resp_hx <= ~stage2 | ~pf & ~_gf_T_10 & pte_v & (mem_resp_data[1] | mem_resp_data[3] & ~(mem_resp_data[2])) & mem_resp_data[6] & mem_resp_data[3] & mem_resp_data[4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:42, :141:{38,44}, :266:20, :282:19, :293:30, :304:37, :305:26, :306:38, :307:36, :310:{106,114}, :698:41, :700:22, :701:{37,44}, :731:{28,43}]
    end
    if (_GEN_2) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:585:30]
      r_req_addr <= _arb_io_out_bits_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :270:18]
      r_req_need_gpa <= _arb_io_out_bits_bits_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :270:18]
      r_req_dest <= _arb_io_chosen;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :272:23]
    end
    r_pte_ppn <= _r_pte_barrier_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    r_pte_d <= _r_pte_barrier_io_y_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    r_pte_a <= _r_pte_barrier_io_y_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    r_pte_g <= _r_pte_barrier_io_y_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    r_pte_u <= _r_pte_barrier_io_y_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    r_pte_x <= _r_pte_barrier_io_y_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    r_pte_w <= _r_pte_barrier_io_y_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    r_pte_r <= _r_pte_barrier_io_y_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    r_pte_v <= _r_pte_barrier_io_y_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    stage2 <= ~_GEN_2 & stage2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:282:19, :583:18, :585:30, :594:22]
    mem_resp_valid <= io_mem_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:292:31]
    mem_resp_data <= io_mem_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:30]
    l2_refill <= mem_resp_valid & ~traverse & pte_v & ~ae & ~pf & ~_gf_T_10 & _leaf_T_8 & ~r_req_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18, :292:31, :305:26, :307:36, :310:{106,114}, :317:64, :398:26, :691:25, :694:21, :698:41, :699:22, :700:22, :701:{30,37,44}, :703:57, :713:{19,61}, generators/rocket-chip/src/main/scala/util/package.scala:39:86]
    if (writeEnable) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:433:21]
      if (r_pte_g)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        g_0 <= g_0 | mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:421:16, :452:41, src/main/scala/chisel3/util/OneHot.scala:58:35]
      else	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        g_0 <= g_0 & ~mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:421:16, :452:{56,58}, src/main/scala/chisel3/util/OneHot.scala:58:35]
    end
    s1_valid <= readEnable & ~_arb_io_out_bits_bits_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :467:31, :468:87, :469:{27,37}]
    s2_valid <= s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:469:27, :470:27]
    if (s1_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:469:27]
      r <= _l2_tlb_ram_0_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:473:66, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
      s2_valid_vec <= _r_valid_vec_T[0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:426:34, :474:33]
      s2_g_vec_0 <= _s2_g_vec_T[0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:475:{29,45}]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:43];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
    initial begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
        for (logic [5:0] i = 6'h0; i < 6'h2C; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
        end	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
        state = _RANDOM[6'h0][2:0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22]
        resp_valid_0 = _RANDOM[6'h0][3];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :242:27]
        resp_valid_1 = _RANDOM[6'h0][4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :242:27]
        invalidated = _RANDOM[6'h0][5];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :251:24]
        count = _RANDOM[6'h0][7:6];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :259:18]
        resp_ae_ptw = _RANDOM[6'h0][8];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :260:24]
        resp_ae_final = _RANDOM[6'h0][9];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :261:26]
        resp_pf = _RANDOM[6'h0][10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :262:20]
        resp_gf = _RANDOM[6'h0][11];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :263:20]
        resp_hr = _RANDOM[6'h0][12];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :264:20]
        resp_hw = _RANDOM[6'h0][13];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :265:20]
        resp_hx = _RANDOM[6'h0][14];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :266:20]
        r_req_addr = {_RANDOM[6'h0][31:16], _RANDOM[6'h1][10:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :270:18]
        r_req_need_gpa = _RANDOM[6'h1][11];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :270:18]
        r_req_dest = _RANDOM[6'h1][14];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :270:18, :272:23]
        r_pte_ppn = {_RANDOM[6'h1][31:25], _RANDOM[6'h2], _RANDOM[6'h3][4:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :270:18, :275:18]
        r_pte_d = _RANDOM[6'h3][7];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
        r_pte_a = _RANDOM[6'h3][8];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
        r_pte_g = _RANDOM[6'h3][9];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
        r_pte_u = _RANDOM[6'h3][10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
        r_pte_x = _RANDOM[6'h3][11];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
        r_pte_w = _RANDOM[6'h3][12];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
        r_pte_r = _RANDOM[6'h3][13];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
        r_pte_v = _RANDOM[6'h3][14];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
        stage2 = _RANDOM[6'h7][29];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :282:19]
        mem_resp_valid = _RANDOM[6'h7][31];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :282:19, :292:31]
        mem_resp_data = {_RANDOM[6'h8], _RANDOM[6'h9]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :293:30]
        l2_refill = _RANDOM[6'hA][1];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :398:26]
        g_0 = {_RANDOM[6'hA][31:2], _RANDOM[6'hB], _RANDOM[6'hC], _RANDOM[6'hD], _RANDOM[6'hE], _RANDOM[6'hF], _RANDOM[6'h10], _RANDOM[6'h11], _RANDOM[6'h12], _RANDOM[6'h13], _RANDOM[6'h14], _RANDOM[6'h15], _RANDOM[6'h16], _RANDOM[6'h17], _RANDOM[6'h18], _RANDOM[6'h19], _RANDOM[6'h1A][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :398:26, :421:16]
        valid_0 = {_RANDOM[6'h1A][31:2], _RANDOM[6'h1B], _RANDOM[6'h1C], _RANDOM[6'h1D], _RANDOM[6'h1E], _RANDOM[6'h1F], _RANDOM[6'h20], _RANDOM[6'h21], _RANDOM[6'h22], _RANDOM[6'h23], _RANDOM[6'h24], _RANDOM[6'h25], _RANDOM[6'h26], _RANDOM[6'h27], _RANDOM[6'h28], _RANDOM[6'h29], _RANDOM[6'h2A][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :421:16, :422:24]
        s1_valid = _RANDOM[6'h2A][3];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :422:24, :469:27]
        s2_valid = _RANDOM[6'h2A][4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :422:24, :470:27]
        r = {_RANDOM[6'h2A][31:5], _RANDOM[6'h2B][17:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :422:24, :473:66]
        s2_valid_vec = _RANDOM[6'h2B][18];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :473:66, :474:33]
        s2_g_vec_0 = _RANDOM[6'h2B][19];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :473:66, :475:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Arbiter2_Valid_PTWReq arb (	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
    .io_in_0_ready              (io_requestor_0_req_ready),
    .io_in_0_valid              (io_requestor_0_req_valid),
    .io_in_0_bits_bits_addr     (io_requestor_0_req_bits_bits_addr),
    .io_in_1_ready              (io_requestor_1_req_ready),
    .io_in_1_valid              (io_requestor_1_req_valid),
    .io_in_1_bits_bits_addr     (io_requestor_1_req_bits_bits_addr),
    .io_in_1_bits_bits_need_gpa (io_requestor_1_req_bits_bits_need_gpa),
    .io_out_ready               (_arb_io_out_ready_T_2),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:240:43]
    .io_out_valid               (_arb_io_out_valid),
    .io_out_bits_bits_addr      (_arb_io_out_bits_bits_addr),
    .io_out_bits_bits_need_gpa  (_arb_io_out_bits_bits_need_gpa),
    .io_chosen                  (_arb_io_chosen)
  );
  l2_tlb_ram_0 l2_tlb_ram_0 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (writeEnable ? writeAddr : _s1_rdata_WIRE),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:433:21, :472:54, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
    .RW0_en    (readEnable | writeEnable),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:433:21, :467:31, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (l2_refill),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:398:26]
    .RW0_wdata ({^{r_req_addr[26:9], r_pte_ppn[19:0], r_pte_d, r_pte_a, r_pte_u, r_pte_x, r_pte_w, r_pte_r}, r_req_addr[26:9], r_pte_ppn[19:0], r_pte_d, r_pte_a, r_pte_u, r_pte_x, r_pte_w, r_pte_r}),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18, :275:18, :435:17, :442:17, :446:82, generators/rocket-chip/src/main/scala/util/ECC.scala:72:{52,55}, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
    .RW0_rdata (_l2_tlb_ram_0_RW0_rdata)
  );
  OptimizationBarrier_UInt state_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x (io_mem_s2_nack ? 3'h1 : mem_resp_valid ? {2'h0, traverse} : _GEN_6 ? 3'h0 : (|state) ? (_GEN_3 ? (resp_gf ? 3'h0 : io_mem_req_ready ? 3'h2 : 3'h1) : _GEN_4 ? (l2_hit ? 3'h1 : 3'h4) : _GEN_5 ? (io_mem_s2_xcpt_ae_ld ? 3'h0 : 3'h5) : (&state) ? 3'h0 : state) : _r_pte_T_25 ? 3'h1 : state),	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:137:40, generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:30, :263:20, :292:31, :317:64, :481:27, :531:38, :579:31, :583:18, :585:30, :593:{20,26}, :618:35, :627:26, :629:21, :630:20, :636:{18,24}, :639:18, :641:35, :643:20, :648:18, :685:{29,42}, :687:16, :691:25, :693:16, :694:21, :703:57, :718:122, :735:25, :737:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_y (_state_barrier_io_y)
  );
  OptimizationBarrier_PTE r_pte_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn (_r_pte_T_3 ? {24'h0, r[25:6]} : mem_resp_valid ? {24'h0, mem_resp_data[29:10]} : (&state) & ~homogeneous & count != 2'h2 ? (count[0] ? {r_pte_ppn[43:9], r_req_addr[8:0]} : {r_pte_ppn[43:18], r_req_addr[17:0]}) : _r_pte_T_25 ? io_dpath_ptbr_ppn : r_pte_ppn),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :259:18, :270:18, :275:18, :292:31, :293:30, :306:{13,99}, :313:88, :317:73, :343:{44,49,79}, :473:66, :479:59, :491:16, :670:{8,29}, :678:8, :680:{8,15,43,56,65}, :682:8, generators/rocket-chip/src/main/scala/util/package.scala:38:47, :39:76, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_x_d   (_r_pte_T_3 ? r[5] : mem_resp_valid ? mem_resp_data[7] : r_pte_d),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :292:31, :293:30, :304:37, :473:66, :479:59, :670:{8,29}, :678:8]
    .io_x_a   (_r_pte_T_3 ? r[4] : mem_resp_valid ? mem_resp_data[6] : r_pte_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :292:31, :293:30, :304:37, :473:66, :479:59, :670:{8,29}, :678:8]
    .io_x_g   (_r_pte_T_3 ? s2_g_vec_0 : mem_resp_valid ? mem_resp_data[5] : r_pte_g),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :292:31, :293:30, :304:37, :475:29, :670:{8,29}, :678:8]
    .io_x_u   (_r_pte_T_3 ? r[3] : mem_resp_valid ? mem_resp_data[4] : r_pte_u),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :292:31, :293:30, :304:37, :473:66, :479:59, :670:{8,29}, :678:8]
    .io_x_x   (_r_pte_T_3 ? r[2] : mem_resp_valid ? mem_resp_data[3] : r_pte_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :292:31, :293:30, :304:37, :473:66, :479:59, :670:{8,29}, :678:8]
    .io_x_w   (_r_pte_T_3 ? r[1] : mem_resp_valid ? mem_resp_data[2] : r_pte_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :292:31, :293:30, :304:37, :473:66, :479:59, :670:{8,29}, :678:8]
    .io_x_r   (_r_pte_T_3 ? r[0] : mem_resp_valid ? mem_resp_data[1] : r_pte_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :292:31, :293:30, :304:37, :473:66, :479:59, :670:{8,29}, :678:8]
    .io_x_v   (_r_pte_T_3 | (mem_resp_valid ? pte_v : r_pte_v)),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :292:31, :305:26, :307:36, :310:{106,114}, :670:{8,29}, :678:8]
    .io_y_ppn (_r_pte_barrier_io_y_ppn),
    .io_y_d   (_r_pte_barrier_io_y_d),
    .io_y_a   (_r_pte_barrier_io_y_a),
    .io_y_g   (_r_pte_barrier_io_y_g),
    .io_y_u   (_r_pte_barrier_io_y_u),
    .io_y_x   (_r_pte_barrier_io_y_x),
    .io_y_w   (_r_pte_barrier_io_y_w),
    .io_y_r   (_r_pte_barrier_io_y_r),
    .io_y_v   (_r_pte_barrier_io_y_v)
  );
  assign io_requestor_0_resp_valid = resp_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :242:27]
  assign io_requestor_0_resp_bits_ae_ptw = resp_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :260:24]
  assign io_requestor_0_resp_bits_ae_final = resp_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :261:26]
  assign io_requestor_0_resp_bits_pf = resp_pf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :262:20]
  assign io_requestor_0_resp_bits_gf = resp_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :263:20]
  assign io_requestor_0_resp_bits_hr = resp_hr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :264:20]
  assign io_requestor_0_resp_bits_hw = resp_hw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :265:20]
  assign io_requestor_0_resp_bits_hx = resp_hx;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :266:20]
  assign io_requestor_0_resp_bits_pte_ppn = r_pte_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_pte_d = r_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_pte_a = r_pte_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_pte_g = r_pte_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_pte_u = r_pte_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_pte_x = r_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_pte_w = r_pte_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_pte_r = r_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_pte_v = r_pte_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_0_resp_bits_level = count;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :259:18]
  assign io_requestor_0_ptbr_mode = io_dpath_ptbr_mode;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_status_debug = io_dpath_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_status_mxr = io_dpath_status_mxr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_0_status_sum = io_dpath_status_sum;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_resp_valid = resp_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :242:27]
  assign io_requestor_1_resp_bits_ae_ptw = resp_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :260:24]
  assign io_requestor_1_resp_bits_ae_final = resp_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :261:26]
  assign io_requestor_1_resp_bits_pf = resp_pf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :262:20]
  assign io_requestor_1_resp_bits_gf = resp_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :263:20]
  assign io_requestor_1_resp_bits_hr = resp_hr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :264:20]
  assign io_requestor_1_resp_bits_hw = resp_hw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :265:20]
  assign io_requestor_1_resp_bits_hx = resp_hx;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :266:20]
  assign io_requestor_1_resp_bits_pte_ppn = r_pte_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_pte_d = r_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_pte_a = r_pte_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_pte_g = r_pte_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_pte_u = r_pte_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_pte_x = r_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_pte_w = r_pte_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_pte_r = r_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_pte_v = r_pte_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :275:18]
  assign io_requestor_1_resp_bits_level = count;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :259:18]
  assign io_requestor_1_resp_bits_homogeneous = homogeneous;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, generators/rocket-chip/src/main/scala/util/package.scala:39:76]
  assign io_requestor_1_ptbr_mode = io_dpath_ptbr_mode;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_status_debug = io_dpath_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_requestor_1_status_prv = io_dpath_status_prv;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7]
  assign io_mem_req_valid = _r_pte_T_6 | state == 3'h3;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :394:46, :515:{39,48}]
  assign io_mem_req_bits_addr = {8'h0, r_pte_ppn[19:0], _GEN ? r_req_addr[8:0] : _leaf_T_5 ? r_req_addr[17:9] : r_req_addr[26:18], 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :270:18, :275:18, :322:{12,48}, :330:23, :520:24, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  assign io_mem_s1_kill = l2_hit | state != 3'h2 | resp_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:219:7, :233:22, :263:20, :481:27, :531:{38,51}]
endmodule

