
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ca94  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000be0  0801cc28  0801cc28  0001dc28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d808  0801d808  0001f48c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801d808  0801d808  0001e808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d810  0801d810  0001f48c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d810  0801d810  0001e810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801d814  0801d814  0001e814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000048c  20000000  0801d818  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001f48c  2**0
                  CONTENTS
 10 .bss          00008f2c  2000048c  2000048c  0001f48c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200093b8  200093b8  0001f48c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001f48c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002be86  00000000  00000000  0001f4bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006ff7  00000000  00000000  0004b342  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002368  00000000  00000000  00052340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001b26  00000000  00000000  000546a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b4f5  00000000  00000000  000561ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00036762  00000000  00000000  000816c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dcac1  00000000  00000000  000b7e25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001948e6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000aa0c  00000000  00000000  0019492c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0019f338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000048c 	.word	0x2000048c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801cc0c 	.word	0x0801cc0c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000490 	.word	0x20000490
 80001cc:	0801cc0c 	.word	0x0801cc0c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_frsub>:
 8000ca8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cac:	e002      	b.n	8000cb4 <__addsf3>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_fsub>:
 8000cb0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cb4 <__addsf3>:
 8000cb4:	0042      	lsls	r2, r0, #1
 8000cb6:	bf1f      	itttt	ne
 8000cb8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cbc:	ea92 0f03 	teqne	r2, r3
 8000cc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cc8:	d06a      	beq.n	8000da0 <__addsf3+0xec>
 8000cca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cd2:	bfc1      	itttt	gt
 8000cd4:	18d2      	addgt	r2, r2, r3
 8000cd6:	4041      	eorgt	r1, r0
 8000cd8:	4048      	eorgt	r0, r1
 8000cda:	4041      	eorgt	r1, r0
 8000cdc:	bfb8      	it	lt
 8000cde:	425b      	neglt	r3, r3
 8000ce0:	2b19      	cmp	r3, #25
 8000ce2:	bf88      	it	hi
 8000ce4:	4770      	bxhi	lr
 8000ce6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000cea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cee:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000cf2:	bf18      	it	ne
 8000cf4:	4240      	negne	r0, r0
 8000cf6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000cfa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000cfe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d02:	bf18      	it	ne
 8000d04:	4249      	negne	r1, r1
 8000d06:	ea92 0f03 	teq	r2, r3
 8000d0a:	d03f      	beq.n	8000d8c <__addsf3+0xd8>
 8000d0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d10:	fa41 fc03 	asr.w	ip, r1, r3
 8000d14:	eb10 000c 	adds.w	r0, r0, ip
 8000d18:	f1c3 0320 	rsb	r3, r3, #32
 8000d1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d20:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d24:	d502      	bpl.n	8000d2c <__addsf3+0x78>
 8000d26:	4249      	negs	r1, r1
 8000d28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d2c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d30:	d313      	bcc.n	8000d5a <__addsf3+0xa6>
 8000d32:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d36:	d306      	bcc.n	8000d46 <__addsf3+0x92>
 8000d38:	0840      	lsrs	r0, r0, #1
 8000d3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d3e:	f102 0201 	add.w	r2, r2, #1
 8000d42:	2afe      	cmp	r2, #254	@ 0xfe
 8000d44:	d251      	bcs.n	8000dea <__addsf3+0x136>
 8000d46:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d4e:	bf08      	it	eq
 8000d50:	f020 0001 	biceq.w	r0, r0, #1
 8000d54:	ea40 0003 	orr.w	r0, r0, r3
 8000d58:	4770      	bx	lr
 8000d5a:	0049      	lsls	r1, r1, #1
 8000d5c:	eb40 0000 	adc.w	r0, r0, r0
 8000d60:	3a01      	subs	r2, #1
 8000d62:	bf28      	it	cs
 8000d64:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d68:	d2ed      	bcs.n	8000d46 <__addsf3+0x92>
 8000d6a:	fab0 fc80 	clz	ip, r0
 8000d6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d72:	ebb2 020c 	subs.w	r2, r2, ip
 8000d76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d7a:	bfaa      	itet	ge
 8000d7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d80:	4252      	neglt	r2, r2
 8000d82:	4318      	orrge	r0, r3
 8000d84:	bfbc      	itt	lt
 8000d86:	40d0      	lsrlt	r0, r2
 8000d88:	4318      	orrlt	r0, r3
 8000d8a:	4770      	bx	lr
 8000d8c:	f092 0f00 	teq	r2, #0
 8000d90:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d94:	bf06      	itte	eq
 8000d96:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d9a:	3201      	addeq	r2, #1
 8000d9c:	3b01      	subne	r3, #1
 8000d9e:	e7b5      	b.n	8000d0c <__addsf3+0x58>
 8000da0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000da4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000da8:	bf18      	it	ne
 8000daa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dae:	d021      	beq.n	8000df4 <__addsf3+0x140>
 8000db0:	ea92 0f03 	teq	r2, r3
 8000db4:	d004      	beq.n	8000dc0 <__addsf3+0x10c>
 8000db6:	f092 0f00 	teq	r2, #0
 8000dba:	bf08      	it	eq
 8000dbc:	4608      	moveq	r0, r1
 8000dbe:	4770      	bx	lr
 8000dc0:	ea90 0f01 	teq	r0, r1
 8000dc4:	bf1c      	itt	ne
 8000dc6:	2000      	movne	r0, #0
 8000dc8:	4770      	bxne	lr
 8000dca:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dce:	d104      	bne.n	8000dda <__addsf3+0x126>
 8000dd0:	0040      	lsls	r0, r0, #1
 8000dd2:	bf28      	it	cs
 8000dd4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000dd8:	4770      	bx	lr
 8000dda:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000dde:	bf3c      	itt	cc
 8000de0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000de4:	4770      	bxcc	lr
 8000de6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000dea:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000dee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000df2:	4770      	bx	lr
 8000df4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000df8:	bf16      	itet	ne
 8000dfa:	4608      	movne	r0, r1
 8000dfc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e00:	4601      	movne	r1, r0
 8000e02:	0242      	lsls	r2, r0, #9
 8000e04:	bf06      	itte	eq
 8000e06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e0a:	ea90 0f01 	teqeq	r0, r1
 8000e0e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e12:	4770      	bx	lr

08000e14 <__aeabi_ui2f>:
 8000e14:	f04f 0300 	mov.w	r3, #0
 8000e18:	e004      	b.n	8000e24 <__aeabi_i2f+0x8>
 8000e1a:	bf00      	nop

08000e1c <__aeabi_i2f>:
 8000e1c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e20:	bf48      	it	mi
 8000e22:	4240      	negmi	r0, r0
 8000e24:	ea5f 0c00 	movs.w	ip, r0
 8000e28:	bf08      	it	eq
 8000e2a:	4770      	bxeq	lr
 8000e2c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e30:	4601      	mov	r1, r0
 8000e32:	f04f 0000 	mov.w	r0, #0
 8000e36:	e01c      	b.n	8000e72 <__aeabi_l2f+0x2a>

08000e38 <__aeabi_ul2f>:
 8000e38:	ea50 0201 	orrs.w	r2, r0, r1
 8000e3c:	bf08      	it	eq
 8000e3e:	4770      	bxeq	lr
 8000e40:	f04f 0300 	mov.w	r3, #0
 8000e44:	e00a      	b.n	8000e5c <__aeabi_l2f+0x14>
 8000e46:	bf00      	nop

08000e48 <__aeabi_l2f>:
 8000e48:	ea50 0201 	orrs.w	r2, r0, r1
 8000e4c:	bf08      	it	eq
 8000e4e:	4770      	bxeq	lr
 8000e50:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e54:	d502      	bpl.n	8000e5c <__aeabi_l2f+0x14>
 8000e56:	4240      	negs	r0, r0
 8000e58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e5c:	ea5f 0c01 	movs.w	ip, r1
 8000e60:	bf02      	ittt	eq
 8000e62:	4684      	moveq	ip, r0
 8000e64:	4601      	moveq	r1, r0
 8000e66:	2000      	moveq	r0, #0
 8000e68:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e6c:	bf08      	it	eq
 8000e6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e72:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e76:	fabc f28c 	clz	r2, ip
 8000e7a:	3a08      	subs	r2, #8
 8000e7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e80:	db10      	blt.n	8000ea4 <__aeabi_l2f+0x5c>
 8000e82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e86:	4463      	add	r3, ip
 8000e88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e8c:	f1c2 0220 	rsb	r2, r2, #32
 8000e90:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e94:	fa20 f202 	lsr.w	r2, r0, r2
 8000e98:	eb43 0002 	adc.w	r0, r3, r2
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f102 0220 	add.w	r2, r2, #32
 8000ea8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eac:	f1c2 0220 	rsb	r2, r2, #32
 8000eb0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000eb4:	fa21 f202 	lsr.w	r2, r1, r2
 8000eb8:	eb43 0002 	adc.w	r0, r3, r2
 8000ebc:	bf08      	it	eq
 8000ebe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ec2:	4770      	bx	lr

08000ec4 <__aeabi_uldivmod>:
 8000ec4:	b953      	cbnz	r3, 8000edc <__aeabi_uldivmod+0x18>
 8000ec6:	b94a      	cbnz	r2, 8000edc <__aeabi_uldivmod+0x18>
 8000ec8:	2900      	cmp	r1, #0
 8000eca:	bf08      	it	eq
 8000ecc:	2800      	cmpeq	r0, #0
 8000ece:	bf1c      	itt	ne
 8000ed0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ed4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ed8:	f000 b9be 	b.w	8001258 <__aeabi_idiv0>
 8000edc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ee0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ee4:	f000 f83c 	bl	8000f60 <__udivmoddi4>
 8000ee8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ef0:	b004      	add	sp, #16
 8000ef2:	4770      	bx	lr

08000ef4 <__aeabi_d2lz>:
 8000ef4:	b538      	push	{r3, r4, r5, lr}
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2300      	movs	r3, #0
 8000efa:	4604      	mov	r4, r0
 8000efc:	460d      	mov	r5, r1
 8000efe:	f7ff fdfd 	bl	8000afc <__aeabi_dcmplt>
 8000f02:	b928      	cbnz	r0, 8000f10 <__aeabi_d2lz+0x1c>
 8000f04:	4620      	mov	r0, r4
 8000f06:	4629      	mov	r1, r5
 8000f08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f0c:	f000 b80a 	b.w	8000f24 <__aeabi_d2ulz>
 8000f10:	4620      	mov	r0, r4
 8000f12:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000f16:	f000 f805 	bl	8000f24 <__aeabi_d2ulz>
 8000f1a:	4240      	negs	r0, r0
 8000f1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f20:	bd38      	pop	{r3, r4, r5, pc}
 8000f22:	bf00      	nop

08000f24 <__aeabi_d2ulz>:
 8000f24:	b5d0      	push	{r4, r6, r7, lr}
 8000f26:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <__aeabi_d2ulz+0x34>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	4606      	mov	r6, r0
 8000f2c:	460f      	mov	r7, r1
 8000f2e:	f7ff fb73 	bl	8000618 <__aeabi_dmul>
 8000f32:	f7ff fe49 	bl	8000bc8 <__aeabi_d2uiz>
 8000f36:	4604      	mov	r4, r0
 8000f38:	f7ff faf4 	bl	8000524 <__aeabi_ui2d>
 8000f3c:	4b07      	ldr	r3, [pc, #28]	@ (8000f5c <__aeabi_d2ulz+0x38>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f7ff fb6a 	bl	8000618 <__aeabi_dmul>
 8000f44:	4602      	mov	r2, r0
 8000f46:	460b      	mov	r3, r1
 8000f48:	4630      	mov	r0, r6
 8000f4a:	4639      	mov	r1, r7
 8000f4c:	f7ff f9ac 	bl	80002a8 <__aeabi_dsub>
 8000f50:	f7ff fe3a 	bl	8000bc8 <__aeabi_d2uiz>
 8000f54:	4621      	mov	r1, r4
 8000f56:	bdd0      	pop	{r4, r6, r7, pc}
 8000f58:	3df00000 	.word	0x3df00000
 8000f5c:	41f00000 	.word	0x41f00000

08000f60 <__udivmoddi4>:
 8000f60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f64:	9d08      	ldr	r5, [sp, #32]
 8000f66:	468e      	mov	lr, r1
 8000f68:	4604      	mov	r4, r0
 8000f6a:	4688      	mov	r8, r1
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d14a      	bne.n	8001006 <__udivmoddi4+0xa6>
 8000f70:	428a      	cmp	r2, r1
 8000f72:	4617      	mov	r7, r2
 8000f74:	d962      	bls.n	800103c <__udivmoddi4+0xdc>
 8000f76:	fab2 f682 	clz	r6, r2
 8000f7a:	b14e      	cbz	r6, 8000f90 <__udivmoddi4+0x30>
 8000f7c:	f1c6 0320 	rsb	r3, r6, #32
 8000f80:	fa01 f806 	lsl.w	r8, r1, r6
 8000f84:	fa20 f303 	lsr.w	r3, r0, r3
 8000f88:	40b7      	lsls	r7, r6
 8000f8a:	ea43 0808 	orr.w	r8, r3, r8
 8000f8e:	40b4      	lsls	r4, r6
 8000f90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f94:	fa1f fc87 	uxth.w	ip, r7
 8000f98:	fbb8 f1fe 	udiv	r1, r8, lr
 8000f9c:	0c23      	lsrs	r3, r4, #16
 8000f9e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000fa2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fa6:	fb01 f20c 	mul.w	r2, r1, ip
 8000faa:	429a      	cmp	r2, r3
 8000fac:	d909      	bls.n	8000fc2 <__udivmoddi4+0x62>
 8000fae:	18fb      	adds	r3, r7, r3
 8000fb0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000fb4:	f080 80ea 	bcs.w	800118c <__udivmoddi4+0x22c>
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	f240 80e7 	bls.w	800118c <__udivmoddi4+0x22c>
 8000fbe:	3902      	subs	r1, #2
 8000fc0:	443b      	add	r3, r7
 8000fc2:	1a9a      	subs	r2, r3, r2
 8000fc4:	b2a3      	uxth	r3, r4
 8000fc6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000fca:	fb0e 2210 	mls	r2, lr, r0, r2
 8000fce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000fd2:	fb00 fc0c 	mul.w	ip, r0, ip
 8000fd6:	459c      	cmp	ip, r3
 8000fd8:	d909      	bls.n	8000fee <__udivmoddi4+0x8e>
 8000fda:	18fb      	adds	r3, r7, r3
 8000fdc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000fe0:	f080 80d6 	bcs.w	8001190 <__udivmoddi4+0x230>
 8000fe4:	459c      	cmp	ip, r3
 8000fe6:	f240 80d3 	bls.w	8001190 <__udivmoddi4+0x230>
 8000fea:	443b      	add	r3, r7
 8000fec:	3802      	subs	r0, #2
 8000fee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ff2:	eba3 030c 	sub.w	r3, r3, ip
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	b11d      	cbz	r5, 8001002 <__udivmoddi4+0xa2>
 8000ffa:	40f3      	lsrs	r3, r6
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	e9c5 3200 	strd	r3, r2, [r5]
 8001002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001006:	428b      	cmp	r3, r1
 8001008:	d905      	bls.n	8001016 <__udivmoddi4+0xb6>
 800100a:	b10d      	cbz	r5, 8001010 <__udivmoddi4+0xb0>
 800100c:	e9c5 0100 	strd	r0, r1, [r5]
 8001010:	2100      	movs	r1, #0
 8001012:	4608      	mov	r0, r1
 8001014:	e7f5      	b.n	8001002 <__udivmoddi4+0xa2>
 8001016:	fab3 f183 	clz	r1, r3
 800101a:	2900      	cmp	r1, #0
 800101c:	d146      	bne.n	80010ac <__udivmoddi4+0x14c>
 800101e:	4573      	cmp	r3, lr
 8001020:	d302      	bcc.n	8001028 <__udivmoddi4+0xc8>
 8001022:	4282      	cmp	r2, r0
 8001024:	f200 8105 	bhi.w	8001232 <__udivmoddi4+0x2d2>
 8001028:	1a84      	subs	r4, r0, r2
 800102a:	eb6e 0203 	sbc.w	r2, lr, r3
 800102e:	2001      	movs	r0, #1
 8001030:	4690      	mov	r8, r2
 8001032:	2d00      	cmp	r5, #0
 8001034:	d0e5      	beq.n	8001002 <__udivmoddi4+0xa2>
 8001036:	e9c5 4800 	strd	r4, r8, [r5]
 800103a:	e7e2      	b.n	8001002 <__udivmoddi4+0xa2>
 800103c:	2a00      	cmp	r2, #0
 800103e:	f000 8090 	beq.w	8001162 <__udivmoddi4+0x202>
 8001042:	fab2 f682 	clz	r6, r2
 8001046:	2e00      	cmp	r6, #0
 8001048:	f040 80a4 	bne.w	8001194 <__udivmoddi4+0x234>
 800104c:	1a8a      	subs	r2, r1, r2
 800104e:	0c03      	lsrs	r3, r0, #16
 8001050:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001054:	b280      	uxth	r0, r0
 8001056:	b2bc      	uxth	r4, r7
 8001058:	2101      	movs	r1, #1
 800105a:	fbb2 fcfe 	udiv	ip, r2, lr
 800105e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001062:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001066:	fb04 f20c 	mul.w	r2, r4, ip
 800106a:	429a      	cmp	r2, r3
 800106c:	d907      	bls.n	800107e <__udivmoddi4+0x11e>
 800106e:	18fb      	adds	r3, r7, r3
 8001070:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001074:	d202      	bcs.n	800107c <__udivmoddi4+0x11c>
 8001076:	429a      	cmp	r2, r3
 8001078:	f200 80e0 	bhi.w	800123c <__udivmoddi4+0x2dc>
 800107c:	46c4      	mov	ip, r8
 800107e:	1a9b      	subs	r3, r3, r2
 8001080:	fbb3 f2fe 	udiv	r2, r3, lr
 8001084:	fb0e 3312 	mls	r3, lr, r2, r3
 8001088:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800108c:	fb02 f404 	mul.w	r4, r2, r4
 8001090:	429c      	cmp	r4, r3
 8001092:	d907      	bls.n	80010a4 <__udivmoddi4+0x144>
 8001094:	18fb      	adds	r3, r7, r3
 8001096:	f102 30ff 	add.w	r0, r2, #4294967295
 800109a:	d202      	bcs.n	80010a2 <__udivmoddi4+0x142>
 800109c:	429c      	cmp	r4, r3
 800109e:	f200 80ca 	bhi.w	8001236 <__udivmoddi4+0x2d6>
 80010a2:	4602      	mov	r2, r0
 80010a4:	1b1b      	subs	r3, r3, r4
 80010a6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80010aa:	e7a5      	b.n	8000ff8 <__udivmoddi4+0x98>
 80010ac:	f1c1 0620 	rsb	r6, r1, #32
 80010b0:	408b      	lsls	r3, r1
 80010b2:	fa22 f706 	lsr.w	r7, r2, r6
 80010b6:	431f      	orrs	r7, r3
 80010b8:	fa0e f401 	lsl.w	r4, lr, r1
 80010bc:	fa20 f306 	lsr.w	r3, r0, r6
 80010c0:	fa2e fe06 	lsr.w	lr, lr, r6
 80010c4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80010c8:	4323      	orrs	r3, r4
 80010ca:	fa00 f801 	lsl.w	r8, r0, r1
 80010ce:	fa1f fc87 	uxth.w	ip, r7
 80010d2:	fbbe f0f9 	udiv	r0, lr, r9
 80010d6:	0c1c      	lsrs	r4, r3, #16
 80010d8:	fb09 ee10 	mls	lr, r9, r0, lr
 80010dc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80010e0:	fb00 fe0c 	mul.w	lr, r0, ip
 80010e4:	45a6      	cmp	lr, r4
 80010e6:	fa02 f201 	lsl.w	r2, r2, r1
 80010ea:	d909      	bls.n	8001100 <__udivmoddi4+0x1a0>
 80010ec:	193c      	adds	r4, r7, r4
 80010ee:	f100 3aff 	add.w	sl, r0, #4294967295
 80010f2:	f080 809c 	bcs.w	800122e <__udivmoddi4+0x2ce>
 80010f6:	45a6      	cmp	lr, r4
 80010f8:	f240 8099 	bls.w	800122e <__udivmoddi4+0x2ce>
 80010fc:	3802      	subs	r0, #2
 80010fe:	443c      	add	r4, r7
 8001100:	eba4 040e 	sub.w	r4, r4, lr
 8001104:	fa1f fe83 	uxth.w	lr, r3
 8001108:	fbb4 f3f9 	udiv	r3, r4, r9
 800110c:	fb09 4413 	mls	r4, r9, r3, r4
 8001110:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001114:	fb03 fc0c 	mul.w	ip, r3, ip
 8001118:	45a4      	cmp	ip, r4
 800111a:	d908      	bls.n	800112e <__udivmoddi4+0x1ce>
 800111c:	193c      	adds	r4, r7, r4
 800111e:	f103 3eff 	add.w	lr, r3, #4294967295
 8001122:	f080 8082 	bcs.w	800122a <__udivmoddi4+0x2ca>
 8001126:	45a4      	cmp	ip, r4
 8001128:	d97f      	bls.n	800122a <__udivmoddi4+0x2ca>
 800112a:	3b02      	subs	r3, #2
 800112c:	443c      	add	r4, r7
 800112e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001132:	eba4 040c 	sub.w	r4, r4, ip
 8001136:	fba0 ec02 	umull	lr, ip, r0, r2
 800113a:	4564      	cmp	r4, ip
 800113c:	4673      	mov	r3, lr
 800113e:	46e1      	mov	r9, ip
 8001140:	d362      	bcc.n	8001208 <__udivmoddi4+0x2a8>
 8001142:	d05f      	beq.n	8001204 <__udivmoddi4+0x2a4>
 8001144:	b15d      	cbz	r5, 800115e <__udivmoddi4+0x1fe>
 8001146:	ebb8 0203 	subs.w	r2, r8, r3
 800114a:	eb64 0409 	sbc.w	r4, r4, r9
 800114e:	fa04 f606 	lsl.w	r6, r4, r6
 8001152:	fa22 f301 	lsr.w	r3, r2, r1
 8001156:	431e      	orrs	r6, r3
 8001158:	40cc      	lsrs	r4, r1
 800115a:	e9c5 6400 	strd	r6, r4, [r5]
 800115e:	2100      	movs	r1, #0
 8001160:	e74f      	b.n	8001002 <__udivmoddi4+0xa2>
 8001162:	fbb1 fcf2 	udiv	ip, r1, r2
 8001166:	0c01      	lsrs	r1, r0, #16
 8001168:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800116c:	b280      	uxth	r0, r0
 800116e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001172:	463b      	mov	r3, r7
 8001174:	4638      	mov	r0, r7
 8001176:	463c      	mov	r4, r7
 8001178:	46b8      	mov	r8, r7
 800117a:	46be      	mov	lr, r7
 800117c:	2620      	movs	r6, #32
 800117e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001182:	eba2 0208 	sub.w	r2, r2, r8
 8001186:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800118a:	e766      	b.n	800105a <__udivmoddi4+0xfa>
 800118c:	4601      	mov	r1, r0
 800118e:	e718      	b.n	8000fc2 <__udivmoddi4+0x62>
 8001190:	4610      	mov	r0, r2
 8001192:	e72c      	b.n	8000fee <__udivmoddi4+0x8e>
 8001194:	f1c6 0220 	rsb	r2, r6, #32
 8001198:	fa2e f302 	lsr.w	r3, lr, r2
 800119c:	40b7      	lsls	r7, r6
 800119e:	40b1      	lsls	r1, r6
 80011a0:	fa20 f202 	lsr.w	r2, r0, r2
 80011a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011a8:	430a      	orrs	r2, r1
 80011aa:	fbb3 f8fe 	udiv	r8, r3, lr
 80011ae:	b2bc      	uxth	r4, r7
 80011b0:	fb0e 3318 	mls	r3, lr, r8, r3
 80011b4:	0c11      	lsrs	r1, r2, #16
 80011b6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80011ba:	fb08 f904 	mul.w	r9, r8, r4
 80011be:	40b0      	lsls	r0, r6
 80011c0:	4589      	cmp	r9, r1
 80011c2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80011c6:	b280      	uxth	r0, r0
 80011c8:	d93e      	bls.n	8001248 <__udivmoddi4+0x2e8>
 80011ca:	1879      	adds	r1, r7, r1
 80011cc:	f108 3cff 	add.w	ip, r8, #4294967295
 80011d0:	d201      	bcs.n	80011d6 <__udivmoddi4+0x276>
 80011d2:	4589      	cmp	r9, r1
 80011d4:	d81f      	bhi.n	8001216 <__udivmoddi4+0x2b6>
 80011d6:	eba1 0109 	sub.w	r1, r1, r9
 80011da:	fbb1 f9fe 	udiv	r9, r1, lr
 80011de:	fb09 f804 	mul.w	r8, r9, r4
 80011e2:	fb0e 1119 	mls	r1, lr, r9, r1
 80011e6:	b292      	uxth	r2, r2
 80011e8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80011ec:	4542      	cmp	r2, r8
 80011ee:	d229      	bcs.n	8001244 <__udivmoddi4+0x2e4>
 80011f0:	18ba      	adds	r2, r7, r2
 80011f2:	f109 31ff 	add.w	r1, r9, #4294967295
 80011f6:	d2c4      	bcs.n	8001182 <__udivmoddi4+0x222>
 80011f8:	4542      	cmp	r2, r8
 80011fa:	d2c2      	bcs.n	8001182 <__udivmoddi4+0x222>
 80011fc:	f1a9 0102 	sub.w	r1, r9, #2
 8001200:	443a      	add	r2, r7
 8001202:	e7be      	b.n	8001182 <__udivmoddi4+0x222>
 8001204:	45f0      	cmp	r8, lr
 8001206:	d29d      	bcs.n	8001144 <__udivmoddi4+0x1e4>
 8001208:	ebbe 0302 	subs.w	r3, lr, r2
 800120c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001210:	3801      	subs	r0, #1
 8001212:	46e1      	mov	r9, ip
 8001214:	e796      	b.n	8001144 <__udivmoddi4+0x1e4>
 8001216:	eba7 0909 	sub.w	r9, r7, r9
 800121a:	4449      	add	r1, r9
 800121c:	f1a8 0c02 	sub.w	ip, r8, #2
 8001220:	fbb1 f9fe 	udiv	r9, r1, lr
 8001224:	fb09 f804 	mul.w	r8, r9, r4
 8001228:	e7db      	b.n	80011e2 <__udivmoddi4+0x282>
 800122a:	4673      	mov	r3, lr
 800122c:	e77f      	b.n	800112e <__udivmoddi4+0x1ce>
 800122e:	4650      	mov	r0, sl
 8001230:	e766      	b.n	8001100 <__udivmoddi4+0x1a0>
 8001232:	4608      	mov	r0, r1
 8001234:	e6fd      	b.n	8001032 <__udivmoddi4+0xd2>
 8001236:	443b      	add	r3, r7
 8001238:	3a02      	subs	r2, #2
 800123a:	e733      	b.n	80010a4 <__udivmoddi4+0x144>
 800123c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001240:	443b      	add	r3, r7
 8001242:	e71c      	b.n	800107e <__udivmoddi4+0x11e>
 8001244:	4649      	mov	r1, r9
 8001246:	e79c      	b.n	8001182 <__udivmoddi4+0x222>
 8001248:	eba1 0109 	sub.w	r1, r1, r9
 800124c:	46c4      	mov	ip, r8
 800124e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001252:	fb09 f804 	mul.w	r8, r9, r4
 8001256:	e7c4      	b.n	80011e2 <__udivmoddi4+0x282>

08001258 <__aeabi_idiv0>:
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop

0800125c <SELECT>:

//-----[ SPI Functions ]-----

/* slave select */
static void SELECT(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8001260:	2200      	movs	r2, #0
 8001262:	2110      	movs	r1, #16
 8001264:	4802      	ldr	r0, [pc, #8]	@ (8001270 <SELECT+0x14>)
 8001266:	f008 fcbb 	bl	8009be0 <HAL_GPIO_WritePin>
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40020000 	.word	0x40020000

08001274 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8001278:	2201      	movs	r2, #1
 800127a:	2110      	movs	r1, #16
 800127c:	4802      	ldr	r0, [pc, #8]	@ (8001288 <DESELECT+0x14>)
 800127e:	f008 fcaf 	bl	8009be0 <HAL_GPIO_WritePin>
}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40020000 	.word	0x40020000

0800128c <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001296:	bf00      	nop
 8001298:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <SPI_TxByte+0x30>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d1f8      	bne.n	8001298 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80012a6:	1df9      	adds	r1, r7, #7
 80012a8:	2364      	movs	r3, #100	@ 0x64
 80012aa:	2201      	movs	r2, #1
 80012ac:	4803      	ldr	r0, [pc, #12]	@ (80012bc <SPI_TxByte+0x30>)
 80012ae:	f00c fb68 	bl	800d982 <HAL_SPI_Transmit>
}
 80012b2:	bf00      	nop
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	200039b0 	.word	0x200039b0

080012c0 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	460b      	mov	r3, r1
 80012ca:	807b      	strh	r3, [r7, #2]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80012cc:	bf00      	nop
 80012ce:	4b08      	ldr	r3, [pc, #32]	@ (80012f0 <SPI_TxBuffer+0x30>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	f003 0302 	and.w	r3, r3, #2
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d1f8      	bne.n	80012ce <SPI_TxBuffer+0xe>
  HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80012dc:	887a      	ldrh	r2, [r7, #2]
 80012de:	2364      	movs	r3, #100	@ 0x64
 80012e0:	6879      	ldr	r1, [r7, #4]
 80012e2:	4803      	ldr	r0, [pc, #12]	@ (80012f0 <SPI_TxBuffer+0x30>)
 80012e4:	f00c fb4d 	bl	800d982 <HAL_SPI_Transmit>
}
 80012e8:	bf00      	nop
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	200039b0 	.word	0x200039b0

080012f4 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 80012fa:	23ff      	movs	r3, #255	@ 0xff
 80012fc:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80012fe:	bf00      	nop
 8001300:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <SPI_RxByte+0x34>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	2b02      	cmp	r3, #2
 800130c:	d1f8      	bne.n	8001300 <SPI_RxByte+0xc>
  HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800130e:	1dba      	adds	r2, r7, #6
 8001310:	1df9      	adds	r1, r7, #7
 8001312:	2364      	movs	r3, #100	@ 0x64
 8001314:	9300      	str	r3, [sp, #0]
 8001316:	2301      	movs	r3, #1
 8001318:	4803      	ldr	r0, [pc, #12]	@ (8001328 <SPI_RxByte+0x34>)
 800131a:	f00c fd8f 	bl	800de3c <HAL_SPI_TransmitReceive>
  return data;
 800131e:	79bb      	ldrb	r3, [r7, #6]
}
 8001320:	4618      	mov	r0, r3
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	200039b0 	.word	0x200039b0

0800132c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8001334:	f7ff ffde 	bl	80012f4 <SPI_RxByte>
 8001338:	4603      	mov	r3, r0
 800133a:	461a      	mov	r2, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	701a      	strb	r2, [r3, #0]
}
 8001340:	bf00      	nop
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <SD_ReadyWait>:

//-----[ SD Card Functions ]-----

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
  uint8_t res;
  /* timeout 500ms */
  Timer2 = 500;
 800134e:	4b0a      	ldr	r3, [pc, #40]	@ (8001378 <SD_ReadyWait+0x30>)
 8001350:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001354:	801a      	strh	r2, [r3, #0]
  /* if SD goes ready, receives 0xFF */
  do {
    res = SPI_RxByte();
 8001356:	f7ff ffcd 	bl	80012f4 <SPI_RxByte>
 800135a:	4603      	mov	r3, r0
 800135c:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	2bff      	cmp	r3, #255	@ 0xff
 8001362:	d003      	beq.n	800136c <SD_ReadyWait+0x24>
 8001364:	4b04      	ldr	r3, [pc, #16]	@ (8001378 <SD_ReadyWait+0x30>)
 8001366:	881b      	ldrh	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d1f4      	bne.n	8001356 <SD_ReadyWait+0xe>
  return res;
 800136c:	79fb      	ldrb	r3, [r7, #7]
}
 800136e:	4618      	mov	r0, r3
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	200004aa 	.word	0x200004aa

0800137c <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
  uint8_t args[6];
  uint32_t cnt = 0x1FFF;
 8001382:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8001386:	60fb      	str	r3, [r7, #12]
  /* transmit bytes to wake up */
  DESELECT();
 8001388:	f7ff ff74 	bl	8001274 <DESELECT>
  for(int i = 0; i < 10; i++)
 800138c:	2300      	movs	r3, #0
 800138e:	60bb      	str	r3, [r7, #8]
 8001390:	e005      	b.n	800139e <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8001392:	20ff      	movs	r0, #255	@ 0xff
 8001394:	f7ff ff7a 	bl	800128c <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	3301      	adds	r3, #1
 800139c:	60bb      	str	r3, [r7, #8]
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	2b09      	cmp	r3, #9
 80013a2:	ddf6      	ble.n	8001392 <SD_PowerOn+0x16>
  }
  /* slave select */
  SELECT();
 80013a4:	f7ff ff5a 	bl	800125c <SELECT>
  /* make idle state */
  args[0] = CMD0;   /* CMD0:GO_IDLE_STATE */
 80013a8:	2340      	movs	r3, #64	@ 0x40
 80013aa:	703b      	strb	r3, [r7, #0]
  args[1] = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	707b      	strb	r3, [r7, #1]
  args[2] = 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	70bb      	strb	r3, [r7, #2]
  args[3] = 0;
 80013b4:	2300      	movs	r3, #0
 80013b6:	70fb      	strb	r3, [r7, #3]
  args[4] = 0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	713b      	strb	r3, [r7, #4]
  args[5] = 0x95;
 80013bc:	2395      	movs	r3, #149	@ 0x95
 80013be:	717b      	strb	r3, [r7, #5]
  SPI_TxBuffer(args, sizeof(args));
 80013c0:	463b      	mov	r3, r7
 80013c2:	2106      	movs	r1, #6
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff ff7b 	bl	80012c0 <SPI_TxBuffer>
  /* wait response */
  while ((SPI_RxByte() != 0x01) && cnt)
 80013ca:	e002      	b.n	80013d2 <SD_PowerOn+0x56>
  {
    cnt--;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	3b01      	subs	r3, #1
 80013d0:	60fb      	str	r3, [r7, #12]
  while ((SPI_RxByte() != 0x01) && cnt)
 80013d2:	f7ff ff8f 	bl	80012f4 <SPI_RxByte>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d002      	beq.n	80013e2 <SD_PowerOn+0x66>
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d1f4      	bne.n	80013cc <SD_PowerOn+0x50>
  }
  DESELECT();
 80013e2:	f7ff ff47 	bl	8001274 <DESELECT>
  SPI_TxByte(0XFF);
 80013e6:	20ff      	movs	r0, #255	@ 0xff
 80013e8:	f7ff ff50 	bl	800128c <SPI_TxByte>
  PowerFlag = 1;
 80013ec:	4b03      	ldr	r3, [pc, #12]	@ (80013fc <SD_PowerOn+0x80>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	701a      	strb	r2, [r3, #0]
}
 80013f2:	bf00      	nop
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	200004ad 	.word	0x200004ad

08001400 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8001404:	4b03      	ldr	r3, [pc, #12]	@ (8001414 <SD_PowerOff+0x14>)
 8001406:	2200      	movs	r2, #0
 8001408:	701a      	strb	r2, [r3, #0]
}
 800140a:	bf00      	nop
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	200004ad 	.word	0x200004ad

08001418 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  return PowerFlag;
 800141c:	4b03      	ldr	r3, [pc, #12]	@ (800142c <SD_CheckPower+0x14>)
 800141e:	781b      	ldrb	r3, [r3, #0]
}
 8001420:	4618      	mov	r0, r3
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	200004ad 	.word	0x200004ad

08001430 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  uint8_t token;
  /* timeout 200ms */
  Timer1 = 200;
 800143a:	4b13      	ldr	r3, [pc, #76]	@ (8001488 <SD_RxDataBlock+0x58>)
 800143c:	22c8      	movs	r2, #200	@ 0xc8
 800143e:	801a      	strh	r2, [r3, #0]
  /* loop until receive a response or timeout */
  do {
    token = SPI_RxByte();
 8001440:	f7ff ff58 	bl	80012f4 <SPI_RxByte>
 8001444:	4603      	mov	r3, r0
 8001446:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	2bff      	cmp	r3, #255	@ 0xff
 800144c:	d103      	bne.n	8001456 <SD_RxDataBlock+0x26>
 800144e:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <SD_RxDataBlock+0x58>)
 8001450:	881b      	ldrh	r3, [r3, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d1f4      	bne.n	8001440 <SD_RxDataBlock+0x10>
  /* invalid response */
  if(token != 0xFE) return FALSE;
 8001456:	7bfb      	ldrb	r3, [r7, #15]
 8001458:	2bfe      	cmp	r3, #254	@ 0xfe
 800145a:	d001      	beq.n	8001460 <SD_RxDataBlock+0x30>
 800145c:	2300      	movs	r3, #0
 800145e:	e00f      	b.n	8001480 <SD_RxDataBlock+0x50>
  /* receive data */
  do {
    SPI_RxBytePtr(buff++);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	1c5a      	adds	r2, r3, #1
 8001464:	607a      	str	r2, [r7, #4]
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ff60 	bl	800132c <SPI_RxBytePtr>
  } while(len--);
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	1e5a      	subs	r2, r3, #1
 8001470:	603a      	str	r2, [r7, #0]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1f4      	bne.n	8001460 <SD_RxDataBlock+0x30>
  /* discard CRC */
  SPI_RxByte();
 8001476:	f7ff ff3d 	bl	80012f4 <SPI_RxByte>
  SPI_RxByte();
 800147a:	f7ff ff3b 	bl	80012f4 <SPI_RxByte>
  return TRUE;
 800147e:	2301      	movs	r3, #1
}
 8001480:	4618      	mov	r0, r3
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	200004a8 	.word	0x200004a8

0800148c <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	460b      	mov	r3, r1
 8001496:	70fb      	strb	r3, [r7, #3]
  uint8_t resp;
  uint8_t i = 0;
 8001498:	2300      	movs	r3, #0
 800149a:	73bb      	strb	r3, [r7, #14]
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return FALSE;
 800149c:	f7ff ff54 	bl	8001348 <SD_ReadyWait>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2bff      	cmp	r3, #255	@ 0xff
 80014a4:	d001      	beq.n	80014aa <SD_TxDataBlock+0x1e>
 80014a6:	2300      	movs	r3, #0
 80014a8:	e02f      	b.n	800150a <SD_TxDataBlock+0x7e>
  /* transmit token */
  SPI_TxByte(token);
 80014aa:	78fb      	ldrb	r3, [r7, #3]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff feed 	bl	800128c <SPI_TxByte>
  /* if it's not STOP token, transmit data */
  if (token != 0xFD)
 80014b2:	78fb      	ldrb	r3, [r7, #3]
 80014b4:	2bfd      	cmp	r3, #253	@ 0xfd
 80014b6:	d020      	beq.n	80014fa <SD_TxDataBlock+0x6e>
  {
    SPI_TxBuffer((uint8_t*)buff, 512);
 80014b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff feff 	bl	80012c0 <SPI_TxBuffer>
    /* discard CRC */
    SPI_RxByte();
 80014c2:	f7ff ff17 	bl	80012f4 <SPI_RxByte>
    SPI_RxByte();
 80014c6:	f7ff ff15 	bl	80012f4 <SPI_RxByte>
    /* receive response */
    while (i <= 64)
 80014ca:	e00b      	b.n	80014e4 <SD_TxDataBlock+0x58>
    {
      resp = SPI_RxByte();
 80014cc:	f7ff ff12 	bl	80012f4 <SPI_RxByte>
 80014d0:	4603      	mov	r3, r0
 80014d2:	73fb      	strb	r3, [r7, #15]
      /* transmit 0x05 accepted */
      if ((resp & 0x1F) == 0x05) break;
 80014d4:	7bfb      	ldrb	r3, [r7, #15]
 80014d6:	f003 031f 	and.w	r3, r3, #31
 80014da:	2b05      	cmp	r3, #5
 80014dc:	d006      	beq.n	80014ec <SD_TxDataBlock+0x60>
      i++;
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	3301      	adds	r3, #1
 80014e2:	73bb      	strb	r3, [r7, #14]
    while (i <= 64)
 80014e4:	7bbb      	ldrb	r3, [r7, #14]
 80014e6:	2b40      	cmp	r3, #64	@ 0x40
 80014e8:	d9f0      	bls.n	80014cc <SD_TxDataBlock+0x40>
 80014ea:	e000      	b.n	80014ee <SD_TxDataBlock+0x62>
      if ((resp & 0x1F) == 0x05) break;
 80014ec:	bf00      	nop
    }
    /* recv buffer clear */
    while (SPI_RxByte() == 0);
 80014ee:	bf00      	nop
 80014f0:	f7ff ff00 	bl	80012f4 <SPI_RxByte>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d0fa      	beq.n	80014f0 <SD_TxDataBlock+0x64>
  }
  /* transmit 0x05 accepted */
  if ((resp & 0x1F) == 0x05) return TRUE;
 80014fa:	7bfb      	ldrb	r3, [r7, #15]
 80014fc:	f003 031f 	and.w	r3, r3, #31
 8001500:	2b05      	cmp	r3, #5
 8001502:	d101      	bne.n	8001508 <SD_TxDataBlock+0x7c>
 8001504:	2301      	movs	r3, #1
 8001506:	e000      	b.n	800150a <SD_TxDataBlock+0x7e>

  return FALSE;
 8001508:	2300      	movs	r3, #0
}
 800150a:	4618      	mov	r0, r3
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b084      	sub	sp, #16
 8001516:	af00      	add	r7, sp, #0
 8001518:	4603      	mov	r3, r0
 800151a:	6039      	str	r1, [r7, #0]
 800151c:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return 0xFF;
 800151e:	f7ff ff13 	bl	8001348 <SD_ReadyWait>
 8001522:	4603      	mov	r3, r0
 8001524:	2bff      	cmp	r3, #255	@ 0xff
 8001526:	d001      	beq.n	800152c <SD_SendCmd+0x1a>
 8001528:	23ff      	movs	r3, #255	@ 0xff
 800152a:	e042      	b.n	80015b2 <SD_SendCmd+0xa0>
  /* transmit command */
  SPI_TxByte(cmd);          /* Command */
 800152c:	79fb      	ldrb	r3, [r7, #7]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff feac 	bl	800128c <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 24));   /* Argument[31..24] */
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	0e1b      	lsrs	r3, r3, #24
 8001538:	b2db      	uxtb	r3, r3
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fea6 	bl	800128c <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 16));   /* Argument[23..16] */
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	0c1b      	lsrs	r3, r3, #16
 8001544:	b2db      	uxtb	r3, r3
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff fea0 	bl	800128c <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 8));  /* Argument[15..8] */
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	0a1b      	lsrs	r3, r3, #8
 8001550:	b2db      	uxtb	r3, r3
 8001552:	4618      	mov	r0, r3
 8001554:	f7ff fe9a 	bl	800128c <SPI_TxByte>
  SPI_TxByte((uint8_t)arg);       /* Argument[7..0] */
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	b2db      	uxtb	r3, r3
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fe95 	bl	800128c <SPI_TxByte>
  /* prepare CRC */
  if(cmd == CMD0) crc = 0x95; /* CRC for CMD0(0) */
 8001562:	79fb      	ldrb	r3, [r7, #7]
 8001564:	2b40      	cmp	r3, #64	@ 0x40
 8001566:	d102      	bne.n	800156e <SD_SendCmd+0x5c>
 8001568:	2395      	movs	r3, #149	@ 0x95
 800156a:	73fb      	strb	r3, [r7, #15]
 800156c:	e007      	b.n	800157e <SD_SendCmd+0x6c>
  else if(cmd == CMD8) crc = 0x87;  /* CRC for CMD8(0x1AA) */
 800156e:	79fb      	ldrb	r3, [r7, #7]
 8001570:	2b48      	cmp	r3, #72	@ 0x48
 8001572:	d102      	bne.n	800157a <SD_SendCmd+0x68>
 8001574:	2387      	movs	r3, #135	@ 0x87
 8001576:	73fb      	strb	r3, [r7, #15]
 8001578:	e001      	b.n	800157e <SD_SendCmd+0x6c>
  else crc = 1;
 800157a:	2301      	movs	r3, #1
 800157c:	73fb      	strb	r3, [r7, #15]
  /* transmit CRC */
  SPI_TxByte(crc);
 800157e:	7bfb      	ldrb	r3, [r7, #15]
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff fe83 	bl	800128c <SPI_TxByte>
  /* Skip a stuff byte when STOP_TRANSMISSION */
  if (cmd == CMD12) SPI_RxByte();
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	2b4c      	cmp	r3, #76	@ 0x4c
 800158a:	d101      	bne.n	8001590 <SD_SendCmd+0x7e>
 800158c:	f7ff feb2 	bl	80012f4 <SPI_RxByte>
  /* receive response */
  uint8_t n = 10;
 8001590:	230a      	movs	r3, #10
 8001592:	73bb      	strb	r3, [r7, #14]
  do {
    res = SPI_RxByte();
 8001594:	f7ff feae 	bl	80012f4 <SPI_RxByte>
 8001598:	4603      	mov	r3, r0
 800159a:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 800159c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	da05      	bge.n	80015b0 <SD_SendCmd+0x9e>
 80015a4:	7bbb      	ldrb	r3, [r7, #14]
 80015a6:	3b01      	subs	r3, #1
 80015a8:	73bb      	strb	r3, [r7, #14]
 80015aa:	7bbb      	ldrb	r3, [r7, #14]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d1f1      	bne.n	8001594 <SD_SendCmd+0x82>

  return res;
 80015b0:	7b7b      	ldrb	r3, [r7, #13]
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
	...

080015bc <SD_disk_initialize>:

//-----[ user_diskio.c Functions ]-----

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 80015bc:	b590      	push	{r4, r7, lr}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  /* single drive, drv should be 0 */
  if(drv) return STA_NOINIT;
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <SD_disk_initialize+0x14>
 80015cc:	2301      	movs	r3, #1
 80015ce:	e0d1      	b.n	8001774 <SD_disk_initialize+0x1b8>
  /* no disk */
  if(Stat & STA_NODISK) return Stat;
 80015d0:	4b6a      	ldr	r3, [pc, #424]	@ (800177c <SD_disk_initialize+0x1c0>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d003      	beq.n	80015e6 <SD_disk_initialize+0x2a>
 80015de:	4b67      	ldr	r3, [pc, #412]	@ (800177c <SD_disk_initialize+0x1c0>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	e0c6      	b.n	8001774 <SD_disk_initialize+0x1b8>
  /* power on */
  SD_PowerOn();
 80015e6:	f7ff fec9 	bl	800137c <SD_PowerOn>
  /* slave select */
  SELECT();
 80015ea:	f7ff fe37 	bl	800125c <SELECT>
  /* check disk type */
  type = 0;
 80015ee:	2300      	movs	r3, #0
 80015f0:	73bb      	strb	r3, [r7, #14]
  /* send GO_IDLE_STATE command */
  if (SD_SendCmd(CMD0, 0) == 1)
 80015f2:	2100      	movs	r1, #0
 80015f4:	2040      	movs	r0, #64	@ 0x40
 80015f6:	f7ff ff8c 	bl	8001512 <SD_SendCmd>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	f040 80a1 	bne.w	8001744 <SD_disk_initialize+0x188>
  {
    /* timeout 1 sec */
    Timer1 = 1000;
 8001602:	4b5f      	ldr	r3, [pc, #380]	@ (8001780 <SD_disk_initialize+0x1c4>)
 8001604:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001608:	801a      	strh	r2, [r3, #0]
    /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800160a:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800160e:	2048      	movs	r0, #72	@ 0x48
 8001610:	f7ff ff7f 	bl	8001512 <SD_SendCmd>
 8001614:	4603      	mov	r3, r0
 8001616:	2b01      	cmp	r3, #1
 8001618:	d155      	bne.n	80016c6 <SD_disk_initialize+0x10a>
    {
      /* operation condition register */
      for (n = 0; n < 4; n++)
 800161a:	2300      	movs	r3, #0
 800161c:	73fb      	strb	r3, [r7, #15]
 800161e:	e00c      	b.n	800163a <SD_disk_initialize+0x7e>
      {
        ocr[n] = SPI_RxByte();
 8001620:	7bfc      	ldrb	r4, [r7, #15]
 8001622:	f7ff fe67 	bl	80012f4 <SPI_RxByte>
 8001626:	4603      	mov	r3, r0
 8001628:	461a      	mov	r2, r3
 800162a:	f104 0310 	add.w	r3, r4, #16
 800162e:	443b      	add	r3, r7
 8001630:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8001634:	7bfb      	ldrb	r3, [r7, #15]
 8001636:	3301      	adds	r3, #1
 8001638:	73fb      	strb	r3, [r7, #15]
 800163a:	7bfb      	ldrb	r3, [r7, #15]
 800163c:	2b03      	cmp	r3, #3
 800163e:	d9ef      	bls.n	8001620 <SD_disk_initialize+0x64>
      }
      /* voltage range 2.7-3.6V */
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001640:	7abb      	ldrb	r3, [r7, #10]
 8001642:	2b01      	cmp	r3, #1
 8001644:	d17e      	bne.n	8001744 <SD_disk_initialize+0x188>
 8001646:	7afb      	ldrb	r3, [r7, #11]
 8001648:	2baa      	cmp	r3, #170	@ 0xaa
 800164a:	d17b      	bne.n	8001744 <SD_disk_initialize+0x188>
      {
        /* ACMD41 with HCS bit */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800164c:	2100      	movs	r1, #0
 800164e:	2077      	movs	r0, #119	@ 0x77
 8001650:	f7ff ff5f 	bl	8001512 <SD_SendCmd>
 8001654:	4603      	mov	r3, r0
 8001656:	2b01      	cmp	r3, #1
 8001658:	d807      	bhi.n	800166a <SD_disk_initialize+0xae>
 800165a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800165e:	2069      	movs	r0, #105	@ 0x69
 8001660:	f7ff ff57 	bl	8001512 <SD_SendCmd>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d004      	beq.n	8001674 <SD_disk_initialize+0xb8>
        } while (Timer1);
 800166a:	4b45      	ldr	r3, [pc, #276]	@ (8001780 <SD_disk_initialize+0x1c4>)
 800166c:	881b      	ldrh	r3, [r3, #0]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1ec      	bne.n	800164c <SD_disk_initialize+0x90>
 8001672:	e000      	b.n	8001676 <SD_disk_initialize+0xba>
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8001674:	bf00      	nop

        /* READ_OCR */
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8001676:	4b42      	ldr	r3, [pc, #264]	@ (8001780 <SD_disk_initialize+0x1c4>)
 8001678:	881b      	ldrh	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d062      	beq.n	8001744 <SD_disk_initialize+0x188>
 800167e:	2100      	movs	r1, #0
 8001680:	207a      	movs	r0, #122	@ 0x7a
 8001682:	f7ff ff46 	bl	8001512 <SD_SendCmd>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d15b      	bne.n	8001744 <SD_disk_initialize+0x188>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 800168c:	2300      	movs	r3, #0
 800168e:	73fb      	strb	r3, [r7, #15]
 8001690:	e00c      	b.n	80016ac <SD_disk_initialize+0xf0>
          {
            ocr[n] = SPI_RxByte();
 8001692:	7bfc      	ldrb	r4, [r7, #15]
 8001694:	f7ff fe2e 	bl	80012f4 <SPI_RxByte>
 8001698:	4603      	mov	r3, r0
 800169a:	461a      	mov	r2, r3
 800169c:	f104 0310 	add.w	r3, r4, #16
 80016a0:	443b      	add	r3, r7
 80016a2:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80016a6:	7bfb      	ldrb	r3, [r7, #15]
 80016a8:	3301      	adds	r3, #1
 80016aa:	73fb      	strb	r3, [r7, #15]
 80016ac:	7bfb      	ldrb	r3, [r7, #15]
 80016ae:	2b03      	cmp	r3, #3
 80016b0:	d9ef      	bls.n	8001692 <SD_disk_initialize+0xd6>
          }

          /* SDv2 (HC or SC) */
          type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80016b2:	7a3b      	ldrb	r3, [r7, #8]
 80016b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <SD_disk_initialize+0x104>
 80016bc:	230c      	movs	r3, #12
 80016be:	e000      	b.n	80016c2 <SD_disk_initialize+0x106>
 80016c0:	2304      	movs	r3, #4
 80016c2:	73bb      	strb	r3, [r7, #14]
 80016c4:	e03e      	b.n	8001744 <SD_disk_initialize+0x188>
      }
    }
    else
    {
      /* SDC V1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80016c6:	2100      	movs	r1, #0
 80016c8:	2077      	movs	r0, #119	@ 0x77
 80016ca:	f7ff ff22 	bl	8001512 <SD_SendCmd>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d808      	bhi.n	80016e6 <SD_disk_initialize+0x12a>
 80016d4:	2100      	movs	r1, #0
 80016d6:	2069      	movs	r0, #105	@ 0x69
 80016d8:	f7ff ff1b 	bl	8001512 <SD_SendCmd>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d801      	bhi.n	80016e6 <SD_disk_initialize+0x12a>
 80016e2:	2302      	movs	r3, #2
 80016e4:	e000      	b.n	80016e8 <SD_disk_initialize+0x12c>
 80016e6:	2301      	movs	r3, #1
 80016e8:	73bb      	strb	r3, [r7, #14]
      do
      {
        if (type == CT_SD1)
 80016ea:	7bbb      	ldrb	r3, [r7, #14]
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d10e      	bne.n	800170e <SD_disk_initialize+0x152>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 80016f0:	2100      	movs	r1, #0
 80016f2:	2077      	movs	r0, #119	@ 0x77
 80016f4:	f7ff ff0d 	bl	8001512 <SD_SendCmd>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d80e      	bhi.n	800171c <SD_disk_initialize+0x160>
 80016fe:	2100      	movs	r1, #0
 8001700:	2069      	movs	r0, #105	@ 0x69
 8001702:	f7ff ff06 	bl	8001512 <SD_SendCmd>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d107      	bne.n	800171c <SD_disk_initialize+0x160>
 800170c:	e00c      	b.n	8001728 <SD_disk_initialize+0x16c>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800170e:	2100      	movs	r1, #0
 8001710:	2041      	movs	r0, #65	@ 0x41
 8001712:	f7ff fefe 	bl	8001512 <SD_SendCmd>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d004      	beq.n	8001726 <SD_disk_initialize+0x16a>
        }
      } while (Timer1);
 800171c:	4b18      	ldr	r3, [pc, #96]	@ (8001780 <SD_disk_initialize+0x1c4>)
 800171e:	881b      	ldrh	r3, [r3, #0]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d1e2      	bne.n	80016ea <SD_disk_initialize+0x12e>
 8001724:	e000      	b.n	8001728 <SD_disk_initialize+0x16c>
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001726:	bf00      	nop
      /* SET_BLOCKLEN */
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8001728:	4b15      	ldr	r3, [pc, #84]	@ (8001780 <SD_disk_initialize+0x1c4>)
 800172a:	881b      	ldrh	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d007      	beq.n	8001740 <SD_disk_initialize+0x184>
 8001730:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001734:	2050      	movs	r0, #80	@ 0x50
 8001736:	f7ff feec 	bl	8001512 <SD_SendCmd>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <SD_disk_initialize+0x188>
 8001740:	2300      	movs	r3, #0
 8001742:	73bb      	strb	r3, [r7, #14]
    }
  }
  CardType = type;
 8001744:	4a0f      	ldr	r2, [pc, #60]	@ (8001784 <SD_disk_initialize+0x1c8>)
 8001746:	7bbb      	ldrb	r3, [r7, #14]
 8001748:	7013      	strb	r3, [r2, #0]
  /* Idle */
  DESELECT();
 800174a:	f7ff fd93 	bl	8001274 <DESELECT>
  SPI_RxByte();
 800174e:	f7ff fdd1 	bl	80012f4 <SPI_RxByte>
  /* Clear STA_NOINIT */
  if (type)
 8001752:	7bbb      	ldrb	r3, [r7, #14]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d008      	beq.n	800176a <SD_disk_initialize+0x1ae>
  {
    Stat &= ~STA_NOINIT;
 8001758:	4b08      	ldr	r3, [pc, #32]	@ (800177c <SD_disk_initialize+0x1c0>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	b2db      	uxtb	r3, r3
 800175e:	f023 0301 	bic.w	r3, r3, #1
 8001762:	b2da      	uxtb	r2, r3
 8001764:	4b05      	ldr	r3, [pc, #20]	@ (800177c <SD_disk_initialize+0x1c0>)
 8001766:	701a      	strb	r2, [r3, #0]
 8001768:	e001      	b.n	800176e <SD_disk_initialize+0x1b2>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 800176a:	f7ff fe49 	bl	8001400 <SD_PowerOff>
  }
  return Stat;
 800176e:	4b03      	ldr	r3, [pc, #12]	@ (800177c <SD_disk_initialize+0x1c0>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	b2db      	uxtb	r3, r3
}
 8001774:	4618      	mov	r0, r3
 8001776:	3714      	adds	r7, #20
 8001778:	46bd      	mov	sp, r7
 800177a:	bd90      	pop	{r4, r7, pc}
 800177c:	20000000 	.word	0x20000000
 8001780:	200004a8 	.word	0x200004a8
 8001784:	200004ac 	.word	0x200004ac

08001788 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
  if (drv) return STA_NOINIT;
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <SD_disk_status+0x14>
 8001798:	2301      	movs	r3, #1
 800179a:	e002      	b.n	80017a2 <SD_disk_status+0x1a>
  return Stat;
 800179c:	4b04      	ldr	r3, [pc, #16]	@ (80017b0 <SD_disk_status+0x28>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	b2db      	uxtb	r3, r3
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	20000000 	.word	0x20000000

080017b4 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60b9      	str	r1, [r7, #8]
 80017bc:	607a      	str	r2, [r7, #4]
 80017be:	603b      	str	r3, [r7, #0]
 80017c0:	4603      	mov	r3, r0
 80017c2:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 80017c4:	7bfb      	ldrb	r3, [r7, #15]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d102      	bne.n	80017d0 <SD_disk_read+0x1c>
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d101      	bne.n	80017d4 <SD_disk_read+0x20>
 80017d0:	2304      	movs	r3, #4
 80017d2:	e051      	b.n	8001878 <SD_disk_read+0xc4>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80017d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001880 <SD_disk_read+0xcc>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <SD_disk_read+0x32>
 80017e2:	2303      	movs	r3, #3
 80017e4:	e048      	b.n	8001878 <SD_disk_read+0xc4>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 80017e6:	4b27      	ldr	r3, [pc, #156]	@ (8001884 <SD_disk_read+0xd0>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	f003 0304 	and.w	r3, r3, #4
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d102      	bne.n	80017f8 <SD_disk_read+0x44>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	025b      	lsls	r3, r3, #9
 80017f6:	607b      	str	r3, [r7, #4]

  SELECT();
 80017f8:	f7ff fd30 	bl	800125c <SELECT>

  if (count == 1)
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d111      	bne.n	8001826 <SD_disk_read+0x72>
  {
    /* READ_SINGLE_BLOCK */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8001802:	6879      	ldr	r1, [r7, #4]
 8001804:	2051      	movs	r0, #81	@ 0x51
 8001806:	f7ff fe84 	bl	8001512 <SD_SendCmd>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d129      	bne.n	8001864 <SD_disk_read+0xb0>
 8001810:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001814:	68b8      	ldr	r0, [r7, #8]
 8001816:	f7ff fe0b 	bl	8001430 <SD_RxDataBlock>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d021      	beq.n	8001864 <SD_disk_read+0xb0>
 8001820:	2300      	movs	r3, #0
 8001822:	603b      	str	r3, [r7, #0]
 8001824:	e01e      	b.n	8001864 <SD_disk_read+0xb0>
  }
  else
  {
    /* READ_MULTIPLE_BLOCK */
    if (SD_SendCmd(CMD18, sector) == 0)
 8001826:	6879      	ldr	r1, [r7, #4]
 8001828:	2052      	movs	r0, #82	@ 0x52
 800182a:	f7ff fe72 	bl	8001512 <SD_SendCmd>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d117      	bne.n	8001864 <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512)) break;
 8001834:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001838:	68b8      	ldr	r0, [r7, #8]
 800183a:	f7ff fdf9 	bl	8001430 <SD_RxDataBlock>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d00a      	beq.n	800185a <SD_disk_read+0xa6>
        buff += 512;
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800184a:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	3b01      	subs	r3, #1
 8001850:	603b      	str	r3, [r7, #0]
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1ed      	bne.n	8001834 <SD_disk_read+0x80>
 8001858:	e000      	b.n	800185c <SD_disk_read+0xa8>
        if (!SD_RxDataBlock(buff, 512)) break;
 800185a:	bf00      	nop

      /* STOP_TRANSMISSION */
      SD_SendCmd(CMD12, 0);
 800185c:	2100      	movs	r1, #0
 800185e:	204c      	movs	r0, #76	@ 0x4c
 8001860:	f7ff fe57 	bl	8001512 <SD_SendCmd>
    }
  }

  /* Idle */
  DESELECT();
 8001864:	f7ff fd06 	bl	8001274 <DESELECT>
  SPI_RxByte();
 8001868:	f7ff fd44 	bl	80012f4 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	2b00      	cmp	r3, #0
 8001870:	bf14      	ite	ne
 8001872:	2301      	movne	r3, #1
 8001874:	2300      	moveq	r3, #0
 8001876:	b2db      	uxtb	r3, r3
}
 8001878:	4618      	mov	r0, r3
 800187a:	3710      	adds	r7, #16
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20000000 	.word	0x20000000
 8001884:	200004ac 	.word	0x200004ac

08001888 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	60b9      	str	r1, [r7, #8]
 8001890:	607a      	str	r2, [r7, #4]
 8001892:	603b      	str	r3, [r7, #0]
 8001894:	4603      	mov	r3, r0
 8001896:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d102      	bne.n	80018a4 <SD_disk_write+0x1c>
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d101      	bne.n	80018a8 <SD_disk_write+0x20>
 80018a4:	2304      	movs	r3, #4
 80018a6:	e06b      	b.n	8001980 <SD_disk_write+0xf8>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80018a8:	4b37      	ldr	r3, [pc, #220]	@ (8001988 <SD_disk_write+0x100>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <SD_disk_write+0x32>
 80018b6:	2303      	movs	r3, #3
 80018b8:	e062      	b.n	8001980 <SD_disk_write+0xf8>

  /* write protection */
  if (Stat & STA_PROTECT) return RES_WRPRT;
 80018ba:	4b33      	ldr	r3, [pc, #204]	@ (8001988 <SD_disk_write+0x100>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	f003 0304 	and.w	r3, r3, #4
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <SD_disk_write+0x44>
 80018c8:	2302      	movs	r3, #2
 80018ca:	e059      	b.n	8001980 <SD_disk_write+0xf8>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 80018cc:	4b2f      	ldr	r3, [pc, #188]	@ (800198c <SD_disk_write+0x104>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	f003 0304 	and.w	r3, r3, #4
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d102      	bne.n	80018de <SD_disk_write+0x56>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	025b      	lsls	r3, r3, #9
 80018dc:	607b      	str	r3, [r7, #4]

  SELECT();
 80018de:	f7ff fcbd 	bl	800125c <SELECT>

  if (count == 1)
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d110      	bne.n	800190a <SD_disk_write+0x82>
  {
    /* WRITE_BLOCK */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80018e8:	6879      	ldr	r1, [r7, #4]
 80018ea:	2058      	movs	r0, #88	@ 0x58
 80018ec:	f7ff fe11 	bl	8001512 <SD_SendCmd>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d13a      	bne.n	800196c <SD_disk_write+0xe4>
 80018f6:	21fe      	movs	r1, #254	@ 0xfe
 80018f8:	68b8      	ldr	r0, [r7, #8]
 80018fa:	f7ff fdc7 	bl	800148c <SD_TxDataBlock>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d033      	beq.n	800196c <SD_disk_write+0xe4>
      count = 0;
 8001904:	2300      	movs	r3, #0
 8001906:	603b      	str	r3, [r7, #0]
 8001908:	e030      	b.n	800196c <SD_disk_write+0xe4>
  }
  else
  {
    /* WRITE_MULTIPLE_BLOCK */
    if (CardType & CT_SD1)
 800190a:	4b20      	ldr	r3, [pc, #128]	@ (800198c <SD_disk_write+0x104>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d007      	beq.n	8001926 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8001916:	2100      	movs	r1, #0
 8001918:	2077      	movs	r0, #119	@ 0x77
 800191a:	f7ff fdfa 	bl	8001512 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 800191e:	6839      	ldr	r1, [r7, #0]
 8001920:	2057      	movs	r0, #87	@ 0x57
 8001922:	f7ff fdf6 	bl	8001512 <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 8001926:	6879      	ldr	r1, [r7, #4]
 8001928:	2059      	movs	r0, #89	@ 0x59
 800192a:	f7ff fdf2 	bl	8001512 <SD_SendCmd>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d11b      	bne.n	800196c <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001934:	21fc      	movs	r1, #252	@ 0xfc
 8001936:	68b8      	ldr	r0, [r7, #8]
 8001938:	f7ff fda8 	bl	800148c <SD_TxDataBlock>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d00a      	beq.n	8001958 <SD_disk_write+0xd0>
        buff += 512;
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001948:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	3b01      	subs	r3, #1
 800194e:	603b      	str	r3, [r7, #0]
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1ee      	bne.n	8001934 <SD_disk_write+0xac>
 8001956:	e000      	b.n	800195a <SD_disk_write+0xd2>
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001958:	bf00      	nop

      /* STOP_TRAN token */
      if(!SD_TxDataBlock(0, 0xFD))
 800195a:	21fd      	movs	r1, #253	@ 0xfd
 800195c:	2000      	movs	r0, #0
 800195e:	f7ff fd95 	bl	800148c <SD_TxDataBlock>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d101      	bne.n	800196c <SD_disk_write+0xe4>
      {
        count = 1;
 8001968:	2301      	movs	r3, #1
 800196a:	603b      	str	r3, [r7, #0]
      }
    }
  }

  /* Idle */
  DESELECT();
 800196c:	f7ff fc82 	bl	8001274 <DESELECT>
  SPI_RxByte();
 8001970:	f7ff fcc0 	bl	80012f4 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	2b00      	cmp	r3, #0
 8001978:	bf14      	ite	ne
 800197a:	2301      	movne	r3, #1
 800197c:	2300      	moveq	r3, #0
 800197e:	b2db      	uxtb	r3, r3
}
 8001980:	4618      	mov	r0, r3
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000000 	.word	0x20000000
 800198c:	200004ac 	.word	0x200004ac

08001990 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8001990:	b590      	push	{r4, r7, lr}
 8001992:	b08b      	sub	sp, #44	@ 0x2c
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	603a      	str	r2, [r7, #0]
 800199a:	71fb      	strb	r3, [r7, #7]
 800199c:	460b      	mov	r3, r1
 800199e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  uint8_t n, csd[16], *ptr = buff;
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	623b      	str	r3, [r7, #32]
  WORD csize;

  /* pdrv should be 0 */
  if (drv) return RES_PARERR;
 80019a4:	79fb      	ldrb	r3, [r7, #7]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <SD_disk_ioctl+0x1e>
 80019aa:	2304      	movs	r3, #4
 80019ac:	e113      	b.n	8001bd6 <SD_disk_ioctl+0x246>
  res = RES_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (ctrl == CTRL_POWER)
 80019b4:	79bb      	ldrb	r3, [r7, #6]
 80019b6:	2b05      	cmp	r3, #5
 80019b8:	d124      	bne.n	8001a04 <SD_disk_ioctl+0x74>
  {
    switch (*ptr)
 80019ba:	6a3b      	ldr	r3, [r7, #32]
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b02      	cmp	r3, #2
 80019c0:	d012      	beq.n	80019e8 <SD_disk_ioctl+0x58>
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	dc1a      	bgt.n	80019fc <SD_disk_ioctl+0x6c>
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d002      	beq.n	80019d0 <SD_disk_ioctl+0x40>
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d006      	beq.n	80019dc <SD_disk_ioctl+0x4c>
 80019ce:	e015      	b.n	80019fc <SD_disk_ioctl+0x6c>
    {
    case 0:
      SD_PowerOff();    /* Power Off */
 80019d0:	f7ff fd16 	bl	8001400 <SD_PowerOff>
      res = RES_OK;
 80019d4:	2300      	movs	r3, #0
 80019d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80019da:	e0fa      	b.n	8001bd2 <SD_disk_ioctl+0x242>
    case 1:
      SD_PowerOn();   /* Power On */
 80019dc:	f7ff fcce 	bl	800137c <SD_PowerOn>
      res = RES_OK;
 80019e0:	2300      	movs	r3, #0
 80019e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80019e6:	e0f4      	b.n	8001bd2 <SD_disk_ioctl+0x242>
    case 2:
      *(ptr + 1) = SD_CheckPower();
 80019e8:	6a3b      	ldr	r3, [r7, #32]
 80019ea:	1c5c      	adds	r4, r3, #1
 80019ec:	f7ff fd14 	bl	8001418 <SD_CheckPower>
 80019f0:	4603      	mov	r3, r0
 80019f2:	7023      	strb	r3, [r4, #0]
      res = RES_OK;   /* Power Check */
 80019f4:	2300      	movs	r3, #0
 80019f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80019fa:	e0ea      	b.n	8001bd2 <SD_disk_ioctl+0x242>
    default:
      res = RES_PARERR;
 80019fc:	2304      	movs	r3, #4
 80019fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001a02:	e0e6      	b.n	8001bd2 <SD_disk_ioctl+0x242>
    }
  }
  else
  {
    /* no disk */
    if (Stat & STA_NOINIT){
 8001a04:	4b76      	ldr	r3, [pc, #472]	@ (8001be0 <SD_disk_ioctl+0x250>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <SD_disk_ioctl+0x86>
    	return RES_NOTRDY;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e0df      	b.n	8001bd6 <SD_disk_ioctl+0x246>
    }
    SELECT();
 8001a16:	f7ff fc21 	bl	800125c <SELECT>
    switch (ctrl)
 8001a1a:	79bb      	ldrb	r3, [r7, #6]
 8001a1c:	2b0d      	cmp	r3, #13
 8001a1e:	f200 80c9 	bhi.w	8001bb4 <SD_disk_ioctl+0x224>
 8001a22:	a201      	add	r2, pc, #4	@ (adr r2, 8001a28 <SD_disk_ioctl+0x98>)
 8001a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a28:	08001b1f 	.word	0x08001b1f
 8001a2c:	08001a61 	.word	0x08001a61
 8001a30:	08001b0f 	.word	0x08001b0f
 8001a34:	08001bb5 	.word	0x08001bb5
 8001a38:	08001bb5 	.word	0x08001bb5
 8001a3c:	08001bb5 	.word	0x08001bb5
 8001a40:	08001bb5 	.word	0x08001bb5
 8001a44:	08001bb5 	.word	0x08001bb5
 8001a48:	08001bb5 	.word	0x08001bb5
 8001a4c:	08001bb5 	.word	0x08001bb5
 8001a50:	08001bb5 	.word	0x08001bb5
 8001a54:	08001b31 	.word	0x08001b31
 8001a58:	08001b55 	.word	0x08001b55
 8001a5c:	08001b79 	.word	0x08001b79
    {
    case GET_SECTOR_COUNT:
      /* SEND_CSD */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001a60:	2100      	movs	r1, #0
 8001a62:	2049      	movs	r0, #73	@ 0x49
 8001a64:	f7ff fd55 	bl	8001512 <SD_SendCmd>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f040 80a6 	bne.w	8001bbc <SD_disk_ioctl+0x22c>
 8001a70:	f107 030c 	add.w	r3, r7, #12
 8001a74:	2110      	movs	r1, #16
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff fcda 	bl	8001430 <SD_RxDataBlock>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	f000 809c 	beq.w	8001bbc <SD_disk_ioctl+0x22c>
      {
        if ((csd[0] >> 6) == 1)
 8001a84:	7b3b      	ldrb	r3, [r7, #12]
 8001a86:	099b      	lsrs	r3, r3, #6
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d10d      	bne.n	8001aaa <SD_disk_ioctl+0x11a>
        {
          /* SDC V2 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8001a8e:	7d7b      	ldrb	r3, [r7, #21]
 8001a90:	461a      	mov	r2, r3
 8001a92:	7d3b      	ldrb	r3, [r7, #20]
 8001a94:	021b      	lsls	r3, r3, #8
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	4413      	add	r3, r2
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8001aa0:	8bfb      	ldrh	r3, [r7, #30]
 8001aa2:	029a      	lsls	r2, r3, #10
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	e02d      	b.n	8001b06 <SD_disk_ioctl+0x176>
        }
        else
        {
          /* MMC or SDC V1 */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001aaa:	7c7b      	ldrb	r3, [r7, #17]
 8001aac:	f003 030f 	and.w	r3, r3, #15
 8001ab0:	b2da      	uxtb	r2, r3
 8001ab2:	7dbb      	ldrb	r3, [r7, #22]
 8001ab4:	09db      	lsrs	r3, r3, #7
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	4413      	add	r3, r2
 8001aba:	b2da      	uxtb	r2, r3
 8001abc:	7d7b      	ldrb	r3, [r7, #21]
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	f003 0306 	and.w	r3, r3, #6
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	4413      	add	r3, r2
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	3302      	adds	r3, #2
 8001ace:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001ad2:	7d3b      	ldrb	r3, [r7, #20]
 8001ad4:	099b      	lsrs	r3, r3, #6
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	461a      	mov	r2, r3
 8001ada:	7cfb      	ldrb	r3, [r7, #19]
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	b29b      	uxth	r3, r3
 8001ae0:	4413      	add	r3, r2
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	7cbb      	ldrb	r3, [r7, #18]
 8001ae6:	029b      	lsls	r3, r3, #10
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	4413      	add	r3, r2
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	3301      	adds	r3, #1
 8001af6:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8001af8:	8bfa      	ldrh	r2, [r7, #30]
 8001afa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001afe:	3b09      	subs	r3, #9
 8001b00:	409a      	lsls	r2, r3
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	601a      	str	r2, [r3, #0]
        }
        res = RES_OK;
 8001b06:	2300      	movs	r3, #0
 8001b08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8001b0c:	e056      	b.n	8001bbc <SD_disk_ioctl+0x22c>
    case GET_SECTOR_SIZE:
      *(WORD*) buff = 512;
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b14:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8001b16:	2300      	movs	r3, #0
 8001b18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001b1c:	e055      	b.n	8001bca <SD_disk_ioctl+0x23a>
    case CTRL_SYNC:
      if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001b1e:	f7ff fc13 	bl	8001348 <SD_ReadyWait>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2bff      	cmp	r3, #255	@ 0xff
 8001b26:	d14b      	bne.n	8001bc0 <SD_disk_ioctl+0x230>
 8001b28:	2300      	movs	r3, #0
 8001b2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001b2e:	e047      	b.n	8001bc0 <SD_disk_ioctl+0x230>
    case MMC_GET_CSD:
      /* SEND_CSD */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001b30:	2100      	movs	r1, #0
 8001b32:	2049      	movs	r0, #73	@ 0x49
 8001b34:	f7ff fced 	bl	8001512 <SD_SendCmd>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d142      	bne.n	8001bc4 <SD_disk_ioctl+0x234>
 8001b3e:	2110      	movs	r1, #16
 8001b40:	6a38      	ldr	r0, [r7, #32]
 8001b42:	f7ff fc75 	bl	8001430 <SD_RxDataBlock>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d03b      	beq.n	8001bc4 <SD_disk_ioctl+0x234>
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001b52:	e037      	b.n	8001bc4 <SD_disk_ioctl+0x234>
    case MMC_GET_CID:
      /* SEND_CID */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001b54:	2100      	movs	r1, #0
 8001b56:	204a      	movs	r0, #74	@ 0x4a
 8001b58:	f7ff fcdb 	bl	8001512 <SD_SendCmd>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d132      	bne.n	8001bc8 <SD_disk_ioctl+0x238>
 8001b62:	2110      	movs	r1, #16
 8001b64:	6a38      	ldr	r0, [r7, #32]
 8001b66:	f7ff fc63 	bl	8001430 <SD_RxDataBlock>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d02b      	beq.n	8001bc8 <SD_disk_ioctl+0x238>
 8001b70:	2300      	movs	r3, #0
 8001b72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001b76:	e027      	b.n	8001bc8 <SD_disk_ioctl+0x238>
    case MMC_GET_OCR:
      /* READ_OCR */
      if (SD_SendCmd(CMD58, 0) == 0)
 8001b78:	2100      	movs	r1, #0
 8001b7a:	207a      	movs	r0, #122	@ 0x7a
 8001b7c:	f7ff fcc9 	bl	8001512 <SD_SendCmd>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d116      	bne.n	8001bb4 <SD_disk_ioctl+0x224>
      {
        for (n = 0; n < 4; n++)
 8001b86:	2300      	movs	r3, #0
 8001b88:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b8c:	e00b      	b.n	8001ba6 <SD_disk_ioctl+0x216>
        {
          *ptr++ = SPI_RxByte();
 8001b8e:	6a3c      	ldr	r4, [r7, #32]
 8001b90:	1c63      	adds	r3, r4, #1
 8001b92:	623b      	str	r3, [r7, #32]
 8001b94:	f7ff fbae 	bl	80012f4 <SPI_RxByte>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001b9c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001ba6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001baa:	2b03      	cmp	r3, #3
 8001bac:	d9ef      	bls.n	8001b8e <SD_disk_ioctl+0x1fe>
        }
        res = RES_OK;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
    default:
      res = RES_PARERR;
 8001bb4:	2304      	movs	r3, #4
 8001bb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001bba:	e006      	b.n	8001bca <SD_disk_ioctl+0x23a>
      break;
 8001bbc:	bf00      	nop
 8001bbe:	e004      	b.n	8001bca <SD_disk_ioctl+0x23a>
      break;
 8001bc0:	bf00      	nop
 8001bc2:	e002      	b.n	8001bca <SD_disk_ioctl+0x23a>
      break;
 8001bc4:	bf00      	nop
 8001bc6:	e000      	b.n	8001bca <SD_disk_ioctl+0x23a>
      break;
 8001bc8:	bf00      	nop
    }
    DESELECT();
 8001bca:	f7ff fb53 	bl	8001274 <DESELECT>
    SPI_RxByte();
 8001bce:	f7ff fb91 	bl	80012f4 <SPI_RxByte>
  }
  return res;
 8001bd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	372c      	adds	r7, #44	@ 0x2c
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd90      	pop	{r4, r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000000 	.word	0x20000000

08001be4 <buzzer_init>:
 *      Author: aravs
 */

#include "Drivers/buzzer.h"

void buzzer_init(buzzer* bzr) {
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
    pwm_start(&bzr->pwm);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f000 f89a 	bl	8001d28 <pwm_start>
    buzzer_set_volume(bzr, 0.0f);
 8001bf4:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8001c08 <buzzer_init+0x24>
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f000 f807 	bl	8001c0c <buzzer_set_volume>
}
 8001bfe:	bf00      	nop
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	00000000 	.word	0x00000000

08001c0c <buzzer_set_volume>:

void buzzer_set_volume(buzzer* bzr, float volume) {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	ed87 0a00 	vstr	s0, [r7]
    if (volume < 0.0f) volume = 0.0f;
 8001c18:	edd7 7a00 	vldr	s15, [r7]
 8001c1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c24:	d502      	bpl.n	8001c2c <buzzer_set_volume+0x20>
 8001c26:	f04f 0300 	mov.w	r3, #0
 8001c2a:	603b      	str	r3, [r7, #0]
    if (volume > 1.0f) volume = 1.0f;
 8001c2c:	edd7 7a00 	vldr	s15, [r7]
 8001c30:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c3c:	dd02      	ble.n	8001c44 <buzzer_set_volume+0x38>
 8001c3e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001c42:	603b      	str	r3, [r7, #0]

    uint32_t duty = (uint32_t)(volume * bzr->pwm.resolution);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	ee07 3a90 	vmov	s15, r3
 8001c4c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c50:	edd7 7a00 	vldr	s15, [r7]
 8001c54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c5c:	ee17 3a90 	vmov	r3, s15
 8001c60:	60fb      	str	r3, [r7, #12]
    pwm_set_duty(&bzr->pwm, duty);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68f9      	ldr	r1, [r7, #12]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f000 f86e 	bl	8001d48 <pwm_set_duty>
}
 8001c6c:	bf00      	nop
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <rgb_led_start>:

#include "Drivers/led.h"

#include <math.h>

void rgb_led_start(rgb_led* led) {
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
    pwm_start(&led->r_pwm);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f000 f852 	bl	8001d28 <pwm_start>
    pwm_start(&led->g_pwm);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	330c      	adds	r3, #12
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f000 f84d 	bl	8001d28 <pwm_start>
    pwm_start(&led->b_pwm);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	3318      	adds	r3, #24
 8001c92:	4618      	mov	r0, r3
 8001c94:	f000 f848 	bl	8001d28 <pwm_start>

    rgb_led_set_color(led, COLOR_OFF);
 8001c98:	2300      	movs	r3, #0
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f000 f805 	bl	8001cac <rgb_led_set_color>
}
 8001ca2:	bf00      	nop
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
	...

08001cac <rgb_led_set_color>:
    color.g = (uint8_t)((g1 + m) * 255.0f);
    color.b = (uint8_t)((b1 + m) * 255.0f);
    return color;
}

void rgb_led_set_color(rgb_led* led, rgb_color color) {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
	uint32_t r_duty = (color.r * led->r_pwm.resolution) / 255;
 8001cb6:	78bb      	ldrb	r3, [r7, #2]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	fb02 f303 	mul.w	r3, r2, r3
 8001cc2:	4a18      	ldr	r2, [pc, #96]	@ (8001d24 <rgb_led_set_color+0x78>)
 8001cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8001cc8:	09db      	lsrs	r3, r3, #7
 8001cca:	617b      	str	r3, [r7, #20]
    uint32_t g_duty = (color.g * led->g_pwm.resolution) / 255;
 8001ccc:	787b      	ldrb	r3, [r7, #1]
 8001cce:	461a      	mov	r2, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	695b      	ldr	r3, [r3, #20]
 8001cd4:	fb02 f303 	mul.w	r3, r2, r3
 8001cd8:	4a12      	ldr	r2, [pc, #72]	@ (8001d24 <rgb_led_set_color+0x78>)
 8001cda:	fba2 2303 	umull	r2, r3, r2, r3
 8001cde:	09db      	lsrs	r3, r3, #7
 8001ce0:	613b      	str	r3, [r7, #16]
    uint32_t b_duty = (color.b * led->b_pwm.resolution) / 255;
 8001ce2:	783b      	ldrb	r3, [r7, #0]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6a1b      	ldr	r3, [r3, #32]
 8001cea:	fb02 f303 	mul.w	r3, r2, r3
 8001cee:	4a0d      	ldr	r2, [pc, #52]	@ (8001d24 <rgb_led_set_color+0x78>)
 8001cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf4:	09db      	lsrs	r3, r3, #7
 8001cf6:	60fb      	str	r3, [r7, #12]

    pwm_set_duty(&led->r_pwm, r_duty);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6979      	ldr	r1, [r7, #20]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f000 f823 	bl	8001d48 <pwm_set_duty>
    pwm_set_duty(&led->g_pwm, g_duty);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	330c      	adds	r3, #12
 8001d06:	6939      	ldr	r1, [r7, #16]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f000 f81d 	bl	8001d48 <pwm_set_duty>
    pwm_set_duty(&led->b_pwm, b_duty);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	3318      	adds	r3, #24
 8001d12:	68f9      	ldr	r1, [r7, #12]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f000 f817 	bl	8001d48 <pwm_set_duty>
}
 8001d1a:	bf00      	nop
 8001d1c:	3718      	adds	r7, #24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	80808081 	.word	0x80808081

08001d28 <pwm_start>:
 *      Author: aravs
 */

#include "Drivers/pwm.h"

void pwm_start(pwm_channel* pwm) {
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(pwm->htim, pwm->channel);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4610      	mov	r0, r2
 8001d3c:	f00c fcaa 	bl	800e694 <HAL_TIM_PWM_Start>
}
 8001d40:	bf00      	nop
 8001d42:	3708      	adds	r7, #8
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <pwm_set_duty>:

void pwm_stop(pwm_channel* pwm) {
    HAL_TIM_PWM_Stop(pwm->htim, pwm->channel);
}

void pwm_set_duty(pwm_channel* pwm, uint32_t duty) {
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
    if (duty > pwm->resolution) duty = pwm->resolution;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	683a      	ldr	r2, [r7, #0]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d902      	bls.n	8001d62 <pwm_set_duty+0x1a>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	603b      	str	r3, [r7, #0]
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d105      	bne.n	8001d76 <pwm_set_duty+0x2e>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001d74:	e018      	b.n	8001da8 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	2b04      	cmp	r3, #4
 8001d7c:	d105      	bne.n	8001d8a <pwm_set_duty+0x42>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001d88:	e00e      	b.n	8001da8 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	2b08      	cmp	r3, #8
 8001d90:	d105      	bne.n	8001d9e <pwm_set_duty+0x56>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001d9c:	e004      	b.n	8001da8 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <pyro_init>:
 *      Author: aravs
 */

#include "Drivers/pyro.h"

void pyro_init(pyro* p) {
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6818      	ldr	r0, [r3, #0]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	889b      	ldrh	r3, [r3, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	f007 ff0a 	bl	8009be0 <HAL_GPIO_WritePin>
	p->state = PYRO_STANDBY;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	739a      	strb	r2, [r3, #14]
	p->fire_time = 0;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	615a      	str	r2, [r3, #20]
}
 8001dd8:	bf00      	nop
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <pyro_fire>:

void pyro_fire(pyro* p) {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
	GPIO_PinState cont_state = HAL_GPIO_ReadPin(p->cont_port, p->cont_pin);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689a      	ldr	r2, [r3, #8]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	899b      	ldrh	r3, [r3, #12]
 8001df0:	4619      	mov	r1, r3
 8001df2:	4610      	mov	r0, r2
 8001df4:	f007 fedc 	bl	8009bb0 <HAL_GPIO_ReadPin>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	73fb      	strb	r3, [r7, #15]

	if (p->state == PYRO_STANDBY && cont_state == GPIO_PIN_SET) {
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	7b9b      	ldrb	r3, [r3, #14]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d113      	bne.n	8001e2c <pyro_fire+0x4c>
 8001e04:	7bfb      	ldrb	r3, [r7, #15]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d110      	bne.n	8001e2c <pyro_fire+0x4c>
		HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_SET);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6818      	ldr	r0, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	889b      	ldrh	r3, [r3, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	4619      	mov	r1, r3
 8001e16:	f007 fee3 	bl	8009be0 <HAL_GPIO_WritePin>
		p->state = PYRO_FIRING;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	739a      	strb	r2, [r3, #14]
		p->fire_time = HAL_GetTick();
 8001e20:	f006 fa48 	bl	80082b4 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	615a      	str	r2, [r3, #20]
	} else if (p->state == PYRO_STANDBY) {
		p->state = PYRO_BROKEN;
	}
}
 8001e2a:	e006      	b.n	8001e3a <pyro_fire+0x5a>
	} else if (p->state == PYRO_STANDBY) {
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	7b9b      	ldrb	r3, [r3, #14]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d102      	bne.n	8001e3a <pyro_fire+0x5a>
		p->state = PYRO_BROKEN;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2204      	movs	r2, #4
 8001e38:	739a      	strb	r2, [r3, #14]
}
 8001e3a:	bf00      	nop
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}

08001e42 <pyro_update>:

void pyro_update(pyro* p) {
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b086      	sub	sp, #24
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
	GPIO_PinState cont_state = HAL_GPIO_ReadPin(p->cont_port, p->cont_pin);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	689a      	ldr	r2, [r3, #8]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	899b      	ldrh	r3, [r3, #12]
 8001e52:	4619      	mov	r1, r3
 8001e54:	4610      	mov	r0, r2
 8001e56:	f007 feab 	bl	8009bb0 <HAL_GPIO_ReadPin>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	75fb      	strb	r3, [r7, #23]

	if (p->state == PYRO_STANDBY) {
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	7b9b      	ldrb	r3, [r3, #14]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d106      	bne.n	8001e74 <pyro_update+0x32>
		if (cont_state == GPIO_PIN_RESET) p->state = PYRO_BROKEN;
 8001e66:	7dfb      	ldrb	r3, [r7, #23]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d12f      	bne.n	8001ecc <pyro_update+0x8a>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2204      	movs	r2, #4
 8001e70:	739a      	strb	r2, [r3, #14]
		return;
 8001e72:	e02b      	b.n	8001ecc <pyro_update+0x8a>
	}

	if (p->state == PYRO_FIRING) {
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	7b9b      	ldrb	r3, [r3, #14]
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d128      	bne.n	8001ece <pyro_update+0x8c>
		uint32_t now = HAL_GetTick();
 8001e7c:	f006 fa1a 	bl	80082b4 <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]
		uint32_t elapsed = now - p->fire_time;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	695b      	ldr	r3, [r3, #20]
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	60fb      	str	r3, [r7, #12]

		if (cont_state == GPIO_PIN_RESET) {
 8001e8c:	7dfb      	ldrb	r3, [r7, #23]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d10b      	bne.n	8001eaa <pyro_update+0x68>
			p->state = PYRO_CONFIRMED;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2202      	movs	r2, #2
 8001e96:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6818      	ldr	r0, [r3, #0]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	889b      	ldrh	r3, [r3, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	f007 fe9c 	bl	8009be0 <HAL_GPIO_WritePin>
 8001ea8:	e011      	b.n	8001ece <pyro_update+0x8c>
		} else if (elapsed >= p->fire_duration) {
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	691b      	ldr	r3, [r3, #16]
 8001eae:	68fa      	ldr	r2, [r7, #12]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d30c      	bcc.n	8001ece <pyro_update+0x8c>
			p->state = PYRO_TIMEOUT;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2203      	movs	r2, #3
 8001eb8:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6818      	ldr	r0, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	889b      	ldrh	r3, [r3, #4]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	f007 fe8b 	bl	8009be0 <HAL_GPIO_WritePin>
 8001eca:	e000      	b.n	8001ece <pyro_update+0x8c>
		return;
 8001ecc:	bf00      	nop
		}
	}
}
 8001ece:	3718      	adds	r7, #24
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <servo_start>:
 *      Author: aravs
 */

#include "Drivers/servo.h"

void servo_start(servo* s) {
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
	s->angle = s->config.INIT_ANGLE;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	689a      	ldr	r2, [r3, #8]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	601a      	str	r2, [r3, #0]

	pwm_start(&s->pwm);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	331c      	adds	r3, #28
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff ff1d 	bl	8001d28 <pwm_start>
	servo_set_angle(s, s->config.INIT_ANGLE);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ef4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f000 f804 	bl	8001f06 <servo_set_angle>
}
 8001efe:	bf00      	nop
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}

08001f06 <servo_set_angle>:

void servo_stop(servo* s) {
	pwm_stop(&s->pwm);
}

void servo_set_angle(servo* s, float angle) {
 8001f06:	b580      	push	{r7, lr}
 8001f08:	b086      	sub	sp, #24
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	6078      	str	r0, [r7, #4]
 8001f0e:	ed87 0a00 	vstr	s0, [r7]
	if (angle > s->config.MAX_ANGLE) angle = s->config.MAX_ANGLE;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f18:	ed97 7a00 	vldr	s14, [r7]
 8001f1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f24:	dd02      	ble.n	8001f2c <servo_set_angle+0x26>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	603b      	str	r3, [r7, #0]
	if (angle < 0.0f) angle = 0.0f;
 8001f2c:	edd7 7a00 	vldr	s15, [r7]
 8001f30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f38:	d502      	bpl.n	8001f40 <servo_set_angle+0x3a>
 8001f3a:	f04f 0300 	mov.w	r3, #0
 8001f3e:	603b      	str	r3, [r7, #0]

	s->angle = angle;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	683a      	ldr	r2, [r7, #0]
 8001f44:	601a      	str	r2, [r3, #0]

	const float angle_scaler = angle / s->config.MAX_ANGLE;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	ed93 7a01 	vldr	s14, [r3, #4]
 8001f4c:	edd7 6a00 	vldr	s13, [r7]
 8001f50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f54:	edc7 7a05 	vstr	s15, [r7, #20]
	const float delta_pw = s->config.MAX_PW - s->config.MIN_PW;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	ed93 7a04 	vldr	s14, [r3, #16]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f68:	edc7 7a04 	vstr	s15, [r7, #16]

	float pulse = s->config.MIN_PW + angle_scaler * delta_pw;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001f72:	edd7 6a05 	vldr	s13, [r7, #20]
 8001f76:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f82:	edc7 7a03 	vstr	s15, [r7, #12]

	if (s->config.DIRECTION == SERVO_NEGATIVE) {
		pulse = s->config.MAX_PW - (pulse - s->config.MIN_PW);
	}

	uint32_t duty = (pulse / s->config.PERIOD) * s->pwm.resolution;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	edd3 7a05 	vldr	s15, [r3, #20]
 8001f8c:	edd7 6a03 	vldr	s13, [r7, #12]
 8001f90:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f98:	ee07 3a90 	vmov	s15, r3
 8001f9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fa0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fa4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fa8:	ee17 3a90 	vmov	r3, s15
 8001fac:	60bb      	str	r3, [r7, #8]

	pwm_set_duty(&s->pwm, duty);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	331c      	adds	r3, #28
 8001fb2:	68b9      	ldr	r1, [r7, #8]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7ff fec7 	bl	8001d48 <pwm_set_duty>
}
 8001fba:	bf00      	nop
 8001fbc:	3718      	adds	r7, #24
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <cs_on>:
 * @brief  Enables CS (driving it low) of the W25Qxx
 *
 * @param  W25Qxx handle
 * @retval None
 */
static inline void cs_on(W25QXX_HandleTypeDef *w25qxx) {
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	b082      	sub	sp, #8
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
#ifndef W25QXX_QSPI
    HAL_GPIO_WritePin(w25qxx->cs_port, w25qxx->cs_pin, GPIO_PIN_RESET);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6858      	ldr	r0, [r3, #4]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	891b      	ldrh	r3, [r3, #8]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	f007 fe03 	bl	8009be0 <HAL_GPIO_WritePin>
#endif
}
 8001fda:	bf00      	nop
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <cs_off>:
 * @brief  Disables CS (driving it high) of the W25Qxx
 *
 * @param  W25Qxx handle
 * @retval None
 */
static inline void cs_off(W25QXX_HandleTypeDef *w25qxx) {
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	b082      	sub	sp, #8
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(w25qxx->cs_port, w25qxx->cs_pin, GPIO_PIN_SET);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6858      	ldr	r0, [r3, #4]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	891b      	ldrh	r3, [r3, #8]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	f007 fdf3 	bl	8009be0 <HAL_GPIO_WritePin>
}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <w25qxx_transmit>:
 * @param  W25Qxx handle
 * @param  Pointer to buffer with data to transmit
 * @param  Length (in bytes) of data to be transmitted
 * @retval None
 */
W25QXX_result_t w25qxx_transmit(W25QXX_HandleTypeDef *w25qxx, uint8_t *buf, uint32_t len) {
 8002002:	b580      	push	{r7, lr}
 8002004:	b086      	sub	sp, #24
 8002006:	af00      	add	r7, sp, #0
 8002008:	60f8      	str	r0, [r7, #12]
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
    W25QXX_result_t ret = W25QXX_Err;
 800200e:	2301      	movs	r3, #1
 8002010:	75fb      	strb	r3, [r7, #23]
    if (HAL_SPI_Transmit(w25qxx->spiHandle, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	6818      	ldr	r0, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	b29a      	uxth	r2, r3
 800201a:	f04f 33ff 	mov.w	r3, #4294967295
 800201e:	68b9      	ldr	r1, [r7, #8]
 8002020:	f00b fcaf 	bl	800d982 <HAL_SPI_Transmit>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d101      	bne.n	800202e <w25qxx_transmit+0x2c>
        ret = W25QXX_Ok;
 800202a:	2300      	movs	r3, #0
 800202c:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 800202e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002030:	4618      	mov	r0, r3
 8002032:	3718      	adds	r7, #24
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <w25qxx_receive>:

/*
 * Receive data from w25qxx
 */
W25QXX_result_t w25qxx_receive(W25QXX_HandleTypeDef *w25qxx, uint8_t *buf, uint32_t len) {
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
    W25QXX_result_t ret = W25QXX_Err;
 8002044:	2301      	movs	r3, #1
 8002046:	75fb      	strb	r3, [r7, #23]
    if (HAL_SPI_Receive(w25qxx->spiHandle, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	6818      	ldr	r0, [r3, #0]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	b29a      	uxth	r2, r3
 8002050:	f04f 33ff 	mov.w	r3, #4294967295
 8002054:	68b9      	ldr	r1, [r7, #8]
 8002056:	f00b fdd8 	bl	800dc0a <HAL_SPI_Receive>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d101      	bne.n	8002064 <w25qxx_receive+0x2c>
        ret = W25QXX_Ok;
 8002060:	2300      	movs	r3, #0
 8002062:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8002064:	7dfb      	ldrb	r3, [r7, #23]
}
 8002066:	4618      	mov	r0, r3
 8002068:	3718      	adds	r7, #24
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <w25qxx_read_id>:

uint32_t w25qxx_read_id(W25QXX_HandleTypeDef *w25qxx) {
 800206e:	b580      	push	{r7, lr}
 8002070:	b084      	sub	sp, #16
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
    uint32_t ret = 0;
 8002076:	2300      	movs	r3, #0
 8002078:	60fb      	str	r3, [r7, #12]
    uint8_t buf[3];
    cs_on(w25qxx);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f7ff ffa1 	bl	8001fc2 <cs_on>
    buf[0] = W25QXX_GET_ID;
 8002080:	239f      	movs	r3, #159	@ 0x9f
 8002082:	723b      	strb	r3, [r7, #8]
    if (w25qxx_transmit(w25qxx, buf, 1) == W25QXX_Ok) {
 8002084:	f107 0308 	add.w	r3, r7, #8
 8002088:	2201      	movs	r2, #1
 800208a:	4619      	mov	r1, r3
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f7ff ffb8 	bl	8002002 <w25qxx_transmit>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d111      	bne.n	80020bc <w25qxx_read_id+0x4e>
        if (w25qxx_receive(w25qxx, buf, 3) == W25QXX_Ok) {
 8002098:	f107 0308 	add.w	r3, r7, #8
 800209c:	2203      	movs	r2, #3
 800209e:	4619      	mov	r1, r3
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f7ff ffc9 	bl	8002038 <w25qxx_receive>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d107      	bne.n	80020bc <w25qxx_read_id+0x4e>
            ret = (uint32_t) ((buf[0] << 16) | (buf[1] << 8) | (buf[2]));
 80020ac:	7a3b      	ldrb	r3, [r7, #8]
 80020ae:	041a      	lsls	r2, r3, #16
 80020b0:	7a7b      	ldrb	r3, [r7, #9]
 80020b2:	021b      	lsls	r3, r3, #8
 80020b4:	4313      	orrs	r3, r2
 80020b6:	7aba      	ldrb	r2, [r7, #10]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	60fb      	str	r3, [r7, #12]
        }
    }
    cs_off(w25qxx);
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f7ff ff90 	bl	8001fe2 <cs_off>
    return ret;
 80020c2:	68fb      	ldr	r3, [r7, #12]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3710      	adds	r7, #16
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <w25qxx_get_status>:

uint8_t w25qxx_get_status(W25QXX_HandleTypeDef *w25qxx) {
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
    uint8_t ret = 0;
 80020d4:	2300      	movs	r3, #0
 80020d6:	73fb      	strb	r3, [r7, #15]
    uint8_t buf = W25QXX_READ_REGISTER_1;
 80020d8:	2305      	movs	r3, #5
 80020da:	73bb      	strb	r3, [r7, #14]
    cs_on(w25qxx);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f7ff ff70 	bl	8001fc2 <cs_on>
    if (w25qxx_transmit(w25qxx, &buf, 1) == W25QXX_Ok) {
 80020e2:	f107 030e 	add.w	r3, r7, #14
 80020e6:	2201      	movs	r2, #1
 80020e8:	4619      	mov	r1, r3
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f7ff ff89 	bl	8002002 <w25qxx_transmit>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d10b      	bne.n	800210e <w25qxx_get_status+0x42>
        if (w25qxx_receive(w25qxx, &buf, 1) == W25QXX_Ok) {
 80020f6:	f107 030e 	add.w	r3, r7, #14
 80020fa:	2201      	movs	r2, #1
 80020fc:	4619      	mov	r1, r3
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f7ff ff9a 	bl	8002038 <w25qxx_receive>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <w25qxx_get_status+0x42>
            ret = buf;
 800210a:	7bbb      	ldrb	r3, [r7, #14]
 800210c:	73fb      	strb	r3, [r7, #15]
        }
    }
    cs_off(w25qxx);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f7ff ff67 	bl	8001fe2 <cs_off>
    return ret;
 8002114:	7bfb      	ldrb	r3, [r7, #15]
}
 8002116:	4618      	mov	r0, r3
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <w25qxx_write_enable>:

W25QXX_result_t w25qxx_write_enable(W25QXX_HandleTypeDef *w25qxx) {
 800211e:	b580      	push	{r7, lr}
 8002120:	b084      	sub	sp, #16
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
    W25_DBG("w25qxx_write_enable");
    W25QXX_result_t ret = W25QXX_Err;
 8002126:	2301      	movs	r3, #1
 8002128:	73fb      	strb	r3, [r7, #15]
    uint8_t buf[1];
    cs_on(w25qxx);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f7ff ff49 	bl	8001fc2 <cs_on>
    buf[0] = W25QXX_WRITE_ENABLE;
 8002130:	2306      	movs	r3, #6
 8002132:	733b      	strb	r3, [r7, #12]
    if (w25qxx_transmit(w25qxx, buf, 1) == W25QXX_Ok) {
 8002134:	f107 030c 	add.w	r3, r7, #12
 8002138:	2201      	movs	r2, #1
 800213a:	4619      	mov	r1, r3
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f7ff ff60 	bl	8002002 <w25qxx_transmit>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d101      	bne.n	800214c <w25qxx_write_enable+0x2e>
        ret = W25QXX_Ok;
 8002148:	2300      	movs	r3, #0
 800214a:	73fb      	strb	r3, [r7, #15]
    }
    cs_off(w25qxx);
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f7ff ff48 	bl	8001fe2 <cs_off>
    return ret;
 8002152:	7bfb      	ldrb	r3, [r7, #15]
}
 8002154:	4618      	mov	r0, r3
 8002156:	3710      	adds	r7, #16
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}

0800215c <w25qxx_wait_for_ready>:

W25QXX_result_t w25qxx_wait_for_ready(W25QXX_HandleTypeDef *w25qxx, uint32_t timeout) {
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	6039      	str	r1, [r7, #0]
    W25QXX_result_t ret = W25QXX_Ok;
 8002166:	2300      	movs	r3, #0
 8002168:	75fb      	strb	r3, [r7, #23]
    uint32_t begin = HAL_GetTick();
 800216a:	f006 f8a3 	bl	80082b4 <HAL_GetTick>
 800216e:	60f8      	str	r0, [r7, #12]
    uint32_t now = HAL_GetTick();
 8002170:	f006 f8a0 	bl	80082b4 <HAL_GetTick>
 8002174:	6138      	str	r0, [r7, #16]
    // Wait until the busy flags disappear.
    while ((now - begin <= timeout) && (w25qxx_get_status(w25qxx) & 0x01)) {
 8002176:	e002      	b.n	800217e <w25qxx_wait_for_ready+0x22>
        now = HAL_GetTick();
 8002178:	f006 f89c 	bl	80082b4 <HAL_GetTick>
 800217c:	6138      	str	r0, [r7, #16]
    while ((now - begin <= timeout) && (w25qxx_get_status(w25qxx) & 0x01)) {
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	429a      	cmp	r2, r3
 8002188:	d307      	bcc.n	800219a <w25qxx_wait_for_ready+0x3e>
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f7ff ff9e 	bl	80020cc <w25qxx_get_status>
 8002190:	4603      	mov	r3, r0
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	2b00      	cmp	r3, #0
 8002198:	d1ee      	bne.n	8002178 <w25qxx_wait_for_ready+0x1c>
    }
    if (now - begin == timeout)
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	683a      	ldr	r2, [r7, #0]
 80021a2:	429a      	cmp	r2, r3
 80021a4:	d101      	bne.n	80021aa <w25qxx_wait_for_ready+0x4e>
        ret = W25QXX_Timeout;
 80021a6:	2302      	movs	r3, #2
 80021a8:	75fb      	strb	r3, [r7, #23]
    return ret;
 80021aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3718      	adds	r7, #24
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <w25qxx_init>:

#ifdef W25QXX_QSPI
W25QXX_result_t w25qxx_init(W25QXX_HandleTypeDef *w25qxx, QSPI_HandleTypeDef *qhspi) {
#else
W25QXX_result_t w25qxx_init(W25QXX_HandleTypeDef *w25qxx, SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port, uint16_t cs_pin) {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b088      	sub	sp, #32
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
 80021c0:	807b      	strh	r3, [r7, #2]
#endif

    W25QXX_result_t result = W25QXX_Ok;
 80021c2:	2300      	movs	r3, #0
 80021c4:	77fb      	strb	r3, [r7, #31]

    W25_DBG("w25qxx_init");

    char *version_buffer = malloc(strlen(W25QXX_VERSION) + 1);
 80021c6:	2014      	movs	r0, #20
 80021c8:	f015 fd08 	bl	8017bdc <malloc>
 80021cc:	4603      	mov	r3, r0
 80021ce:	61bb      	str	r3, [r7, #24]
    if (version_buffer) {
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d007      	beq.n	80021e6 <w25qxx_init+0x32>
        sprintf(version_buffer, "%s", W25QXX_VERSION);
 80021d6:	4a4a      	ldr	r2, [pc, #296]	@ (8002300 <w25qxx_init+0x14c>)
 80021d8:	494a      	ldr	r1, [pc, #296]	@ (8002304 <w25qxx_init+0x150>)
 80021da:	69b8      	ldr	r0, [r7, #24]
 80021dc:	f017 f9f6 	bl	80195cc <siprintf>
        free(version_buffer);
 80021e0:	69b8      	ldr	r0, [r7, #24]
 80021e2:	f015 fd03 	bl	8017bec <free>
    }

#ifdef W25QXX_QSPI
    w25qxx->qspiHandle = qhspi;
#else
    w25qxx->spiHandle = hspi;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	68ba      	ldr	r2, [r7, #8]
 80021ea:	601a      	str	r2, [r3, #0]
    w25qxx->cs_port = cs_port;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	605a      	str	r2, [r3, #4]
    w25qxx->cs_pin = cs_pin;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	887a      	ldrh	r2, [r7, #2]
 80021f6:	811a      	strh	r2, [r3, #8]

    cs_off(w25qxx);
 80021f8:	68f8      	ldr	r0, [r7, #12]
 80021fa:	f7ff fef2 	bl	8001fe2 <cs_off>
#endif

    uint32_t id = w25qxx_read_id(w25qxx);
 80021fe:	68f8      	ldr	r0, [r7, #12]
 8002200:	f7ff ff35 	bl	800206e <w25qxx_read_id>
 8002204:	6178      	str	r0, [r7, #20]
    if (id) {
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d069      	beq.n	80022e0 <w25qxx_init+0x12c>
        w25qxx->manufacturer_id = (uint8_t) (id >> 16);
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	0c1b      	lsrs	r3, r3, #16
 8002210:	b2da      	uxtb	r2, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	729a      	strb	r2, [r3, #10]
        w25qxx->device_id = (uint16_t) (id & 0xFFFF);
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	b29a      	uxth	r2, r3
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	819a      	strh	r2, [r3, #12]

        switch (w25qxx->manufacturer_id) {
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	7a9b      	ldrb	r3, [r3, #10]
 8002222:	2bc8      	cmp	r3, #200	@ 0xc8
 8002224:	d002      	beq.n	800222c <w25qxx_init+0x78>
 8002226:	2bef      	cmp	r3, #239	@ 0xef
 8002228:	d021      	beq.n	800226e <w25qxx_init+0xba>
 800222a:	e056      	b.n	80022da <w25qxx_init+0x126>
        case W25QXX_MANUFACTURER_GIGADEVICE:

            w25qxx->block_size = 0x10000;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002232:	611a      	str	r2, [r3, #16]
            w25qxx->sector_size = 0x1000;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800223a:	619a      	str	r2, [r3, #24]
            w25qxx->sectors_in_block = 0x10;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2210      	movs	r2, #16
 8002240:	61da      	str	r2, [r3, #28]
            w25qxx->page_size = 0x100;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002248:	621a      	str	r2, [r3, #32]
            w25qxx->pages_in_sector = 0x10;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	2210      	movs	r2, #16
 800224e:	625a      	str	r2, [r3, #36]	@ 0x24

            switch (w25qxx->device_id) {
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	899b      	ldrh	r3, [r3, #12]
 8002254:	461a      	mov	r2, r3
 8002256:	f246 0317 	movw	r3, #24599	@ 0x6017
 800225a:	429a      	cmp	r2, r3
 800225c:	d104      	bne.n	8002268 <w25qxx_init+0xb4>
            case 0x6017:
                w25qxx->block_count = 0x80;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	2280      	movs	r2, #128	@ 0x80
 8002262:	615a      	str	r2, [r3, #20]
                break;
 8002264:	bf00      	nop
            default:
                W25_DBG("Unknown Giga Device device");
                result = W25QXX_Err;
            }

            break;
 8002266:	e03d      	b.n	80022e4 <w25qxx_init+0x130>
                result = W25QXX_Err;
 8002268:	2301      	movs	r3, #1
 800226a:	77fb      	strb	r3, [r7, #31]
            break;
 800226c:	e03a      	b.n	80022e4 <w25qxx_init+0x130>
        case W25QXX_MANUFACTURER_WINBOND:

            w25qxx->block_size = 0x10000;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002274:	611a      	str	r2, [r3, #16]
            w25qxx->sector_size = 0x1000;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800227c:	619a      	str	r2, [r3, #24]
            w25qxx->sectors_in_block = 0x10;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2210      	movs	r2, #16
 8002282:	61da      	str	r2, [r3, #28]
            w25qxx->page_size = 0x100;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800228a:	621a      	str	r2, [r3, #32]
            w25qxx->pages_in_sector = 0x10;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2210      	movs	r2, #16
 8002290:	625a      	str	r2, [r3, #36]	@ 0x24

            switch (w25qxx->device_id) {
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	899b      	ldrh	r3, [r3, #12]
 8002296:	f244 0218 	movw	r2, #16408	@ 0x4018
 800229a:	4293      	cmp	r3, r2
 800229c:	d00c      	beq.n	80022b8 <w25qxx_init+0x104>
 800229e:	f244 0218 	movw	r2, #16408	@ 0x4018
 80022a2:	4293      	cmp	r3, r2
 80022a4:	dc15      	bgt.n	80022d2 <w25qxx_init+0x11e>
 80022a6:	f244 0216 	movw	r2, #16406	@ 0x4016
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d00d      	beq.n	80022ca <w25qxx_init+0x116>
 80022ae:	f244 0217 	movw	r2, #16407	@ 0x4017
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d005      	beq.n	80022c2 <w25qxx_init+0x10e>
 80022b6:	e00c      	b.n	80022d2 <w25qxx_init+0x11e>
            case 0x4018:
                w25qxx->block_count = 0x100;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022be:	615a      	str	r2, [r3, #20]
                break;
 80022c0:	e00a      	b.n	80022d8 <w25qxx_init+0x124>
            case 0x4017:
                w25qxx->block_count = 0x80;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2280      	movs	r2, #128	@ 0x80
 80022c6:	615a      	str	r2, [r3, #20]
                break;
 80022c8:	e006      	b.n	80022d8 <w25qxx_init+0x124>
            case 0x4016:
                w25qxx->block_count = 0x40;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2240      	movs	r2, #64	@ 0x40
 80022ce:	615a      	str	r2, [r3, #20]
                break;
 80022d0:	e002      	b.n	80022d8 <w25qxx_init+0x124>
            default:
                W25_DBG("Unknown Winbond device");
                result = W25QXX_Err;
 80022d2:	2301      	movs	r3, #1
 80022d4:	77fb      	strb	r3, [r7, #31]
            }

            break;
 80022d6:	e005      	b.n	80022e4 <w25qxx_init+0x130>
 80022d8:	e004      	b.n	80022e4 <w25qxx_init+0x130>
        default:
            W25_DBG("Unknown manufacturer");
            result = W25QXX_Err;
 80022da:	2301      	movs	r3, #1
 80022dc:	77fb      	strb	r3, [r7, #31]
 80022de:	e001      	b.n	80022e4 <w25qxx_init+0x130>
        }
    } else {
        result = W25QXX_Err;
 80022e0:	2301      	movs	r3, #1
 80022e2:	77fb      	strb	r3, [r7, #31]
    }

    if (result == W25QXX_Err) {
 80022e4:	7ffb      	ldrb	r3, [r7, #31]
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d104      	bne.n	80022f4 <w25qxx_init+0x140>
        // Zero the handle so it is clear initialization failed!
        memset(w25qxx, 0, sizeof(W25QXX_HandleTypeDef));
 80022ea:	2228      	movs	r2, #40	@ 0x28
 80022ec:	2100      	movs	r1, #0
 80022ee:	68f8      	ldr	r0, [r7, #12]
 80022f0:	f017 f9d1 	bl	8019696 <memset>
    }

    return result;
 80022f4:	7ffb      	ldrb	r3, [r7, #31]

}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3720      	adds	r7, #32
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	0801cc28 	.word	0x0801cc28
 8002304:	0801cc3c 	.word	0x0801cc3c

08002308 <w25qxx_read>:

W25QXX_result_t w25qxx_read(W25QXX_HandleTypeDef *w25qxx, uint32_t address, uint8_t *buf, uint32_t len) {
 8002308:	b580      	push	{r7, lr}
 800230a:	b086      	sub	sp, #24
 800230c:	af00      	add	r7, sp, #0
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	60b9      	str	r1, [r7, #8]
 8002312:	607a      	str	r2, [r7, #4]
 8002314:	603b      	str	r3, [r7, #0]

    W25_DBG("w25qxx_read - address: 0x%08lx, lengh: 0x%04lx", address, len);

    // Transmit buffer holding command and address
    uint8_t tx[4] = {
 8002316:	2303      	movs	r3, #3
 8002318:	753b      	strb	r3, [r7, #20]
    W25QXX_READ_DATA,
            (uint8_t) (address >> 16),
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	0c1b      	lsrs	r3, r3, #16
 800231e:	b2db      	uxtb	r3, r3
    uint8_t tx[4] = {
 8002320:	757b      	strb	r3, [r7, #21]
            (uint8_t) (address >> 8),
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	0a1b      	lsrs	r3, r3, #8
 8002326:	b2db      	uxtb	r3, r3
    uint8_t tx[4] = {
 8002328:	75bb      	strb	r3, [r7, #22]
            (uint8_t) (address)
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	b2db      	uxtb	r3, r3
    uint8_t tx[4] = {
 800232e:	75fb      	strb	r3, [r7, #23]
    };

    // First wait for device to get ready
    if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 8002330:	f04f 31ff 	mov.w	r1, #4294967295
 8002334:	68f8      	ldr	r0, [r7, #12]
 8002336:	f7ff ff11 	bl	800215c <w25qxx_wait_for_ready>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <w25qxx_read+0x3c>
        return W25QXX_Err;
 8002340:	2301      	movs	r3, #1
 8002342:	e01d      	b.n	8002380 <w25qxx_read+0x78>
    }

    cs_on(w25qxx);
 8002344:	68f8      	ldr	r0, [r7, #12]
 8002346:	f7ff fe3c 	bl	8001fc2 <cs_on>
    if (w25qxx_transmit(w25qxx, tx, 4) == W25QXX_Ok) { // size will always be fixed
 800234a:	f107 0314 	add.w	r3, r7, #20
 800234e:	2204      	movs	r2, #4
 8002350:	4619      	mov	r1, r3
 8002352:	68f8      	ldr	r0, [r7, #12]
 8002354:	f7ff fe55 	bl	8002002 <w25qxx_transmit>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d10c      	bne.n	8002378 <w25qxx_read+0x70>
        if (w25qxx_receive(w25qxx, buf, len) != W25QXX_Ok) {
 800235e:	683a      	ldr	r2, [r7, #0]
 8002360:	6879      	ldr	r1, [r7, #4]
 8002362:	68f8      	ldr	r0, [r7, #12]
 8002364:	f7ff fe68 	bl	8002038 <w25qxx_receive>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d004      	beq.n	8002378 <w25qxx_read+0x70>
            cs_off(w25qxx);
 800236e:	68f8      	ldr	r0, [r7, #12]
 8002370:	f7ff fe37 	bl	8001fe2 <cs_off>
            return W25QXX_Err;
 8002374:	2301      	movs	r3, #1
 8002376:	e003      	b.n	8002380 <w25qxx_read+0x78>
        }
    }
    cs_off(w25qxx);
 8002378:	68f8      	ldr	r0, [r7, #12]
 800237a:	f7ff fe32 	bl	8001fe2 <cs_off>

    return W25QXX_Ok;
 800237e:	2300      	movs	r3, #0
}
 8002380:	4618      	mov	r0, r3
 8002382:	3718      	adds	r7, #24
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <w25qxx_write>:

W25QXX_result_t w25qxx_write(W25QXX_HandleTypeDef *w25qxx, uint32_t address, uint8_t *buf, uint32_t len) {
 8002388:	b580      	push	{r7, lr}
 800238a:	b08c      	sub	sp, #48	@ 0x30
 800238c:	af00      	add	r7, sp, #0
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	607a      	str	r2, [r7, #4]
 8002394:	603b      	str	r3, [r7, #0]

    W25_DBG("w25qxx_write - address 0x%08lx len 0x%04lx", address, len);

    // Let's determine the pages
    uint32_t first_page = address / w25qxx->page_size;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	68ba      	ldr	r2, [r7, #8]
 800239c:	fbb2 f3f3 	udiv	r3, r2, r3
 80023a0:	623b      	str	r3, [r7, #32]
    uint32_t last_page = (address + len - 1) / w25qxx->page_size;
 80023a2:	68ba      	ldr	r2, [r7, #8]
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	4413      	add	r3, r2
 80023a8:	1e5a      	subs	r2, r3, #1
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6a1b      	ldr	r3, [r3, #32]
 80023ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80023b2:	61fb      	str	r3, [r7, #28]

    W25_DBG("w25qxx_write %lu pages from %lu to %lu", 1 + last_page - first_page, first_page, last_page);

    uint32_t buffer_offset = 0;
 80023b4:	2300      	movs	r3, #0
 80023b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t start_address = address;
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	62bb      	str	r3, [r7, #40]	@ 0x28

    for (uint32_t page = first_page; page <= last_page; ++page) {
 80023bc:	6a3b      	ldr	r3, [r7, #32]
 80023be:	627b      	str	r3, [r7, #36]	@ 0x24
 80023c0:	e05a      	b.n	8002478 <w25qxx_write+0xf0>

        uint32_t write_len = w25qxx->page_size - (start_address & (w25qxx->page_size - 1));
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6a1a      	ldr	r2, [r3, #32]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	6a1b      	ldr	r3, [r3, #32]
 80023ca:	1e59      	subs	r1, r3, #1
 80023cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023ce:	400b      	ands	r3, r1
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	61bb      	str	r3, [r7, #24]
        write_len = len > write_len ? write_len : len;
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	4293      	cmp	r3, r2
 80023da:	bf28      	it	cs
 80023dc:	4613      	movcs	r3, r2
 80023de:	61bb      	str	r3, [r7, #24]

        W25_DBG("w25qxx_write: handling page %lu start_address = 0x%08lx buffer_offset = 0x%08lx len = %04lx", page, start_address, buffer_offset, write_len);

        // First wait for device to get ready
        if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 80023e0:	f04f 31ff 	mov.w	r1, #4294967295
 80023e4:	68f8      	ldr	r0, [r7, #12]
 80023e6:	f7ff feb9 	bl	800215c <w25qxx_wait_for_ready>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <w25qxx_write+0x6c>
            return W25QXX_Err;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e046      	b.n	8002482 <w25qxx_write+0xfa>
        }

        if (w25qxx_write_enable(w25qxx) == W25QXX_Ok) {
 80023f4:	68f8      	ldr	r0, [r7, #12]
 80023f6:	f7ff fe92 	bl	800211e <w25qxx_write_enable>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d12c      	bne.n	800245a <w25qxx_write+0xd2>

            uint8_t tx[4] = {
 8002400:	2302      	movs	r3, #2
 8002402:	753b      	strb	r3, [r7, #20]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8002404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002406:	0c1b      	lsrs	r3, r3, #16
 8002408:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 800240a:	757b      	strb	r3, [r7, #21]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 800240c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800240e:	0a1b      	lsrs	r3, r3, #8
 8002410:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 8002412:	75bb      	strb	r3, [r7, #22]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8002414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002416:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 8002418:	75fb      	strb	r3, [r7, #23]

            cs_on(w25qxx);
 800241a:	68f8      	ldr	r0, [r7, #12]
 800241c:	f7ff fdd1 	bl	8001fc2 <cs_on>
            if (w25qxx_transmit(w25qxx, tx, 4) == W25QXX_Ok) { // size will always be fixed
 8002420:	f107 0314 	add.w	r3, r7, #20
 8002424:	2204      	movs	r2, #4
 8002426:	4619      	mov	r1, r3
 8002428:	68f8      	ldr	r0, [r7, #12]
 800242a:	f7ff fdea 	bl	8002002 <w25qxx_transmit>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d10f      	bne.n	8002454 <w25qxx_write+0xcc>
                // Now write the buffer
                if (w25qxx_transmit(w25qxx, buf + buffer_offset, write_len) != W25QXX_Ok) {
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002438:	4413      	add	r3, r2
 800243a:	69ba      	ldr	r2, [r7, #24]
 800243c:	4619      	mov	r1, r3
 800243e:	68f8      	ldr	r0, [r7, #12]
 8002440:	f7ff fddf 	bl	8002002 <w25qxx_transmit>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d004      	beq.n	8002454 <w25qxx_write+0xcc>
                    cs_off(w25qxx);
 800244a:	68f8      	ldr	r0, [r7, #12]
 800244c:	f7ff fdc9 	bl	8001fe2 <cs_off>
                    return W25QXX_Err;
 8002450:	2301      	movs	r3, #1
 8002452:	e016      	b.n	8002482 <w25qxx_write+0xfa>
                }
            }
            cs_off(w25qxx);
 8002454:	68f8      	ldr	r0, [r7, #12]
 8002456:	f7ff fdc4 	bl	8001fe2 <cs_off>
        }
        start_address += write_len;
 800245a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	4413      	add	r3, r2
 8002460:	62bb      	str	r3, [r7, #40]	@ 0x28
        buffer_offset += write_len;
 8002462:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002464:	69bb      	ldr	r3, [r7, #24]
 8002466:	4413      	add	r3, r2
 8002468:	62fb      	str	r3, [r7, #44]	@ 0x2c
        len -= write_len;
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	603b      	str	r3, [r7, #0]
    for (uint32_t page = first_page; page <= last_page; ++page) {
 8002472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002474:	3301      	adds	r3, #1
 8002476:	627b      	str	r3, [r7, #36]	@ 0x24
 8002478:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	429a      	cmp	r2, r3
 800247e:	d9a0      	bls.n	80023c2 <w25qxx_write+0x3a>
    }

    return W25QXX_Ok;
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	3730      	adds	r7, #48	@ 0x30
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}

0800248a <w25qxx_chip_erase>:
    }

    return ret;
}

W25QXX_result_t w25qxx_chip_erase(W25QXX_HandleTypeDef *w25qxx) {
 800248a:	b580      	push	{r7, lr}
 800248c:	b084      	sub	sp, #16
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
    if (w25qxx_write_enable(w25qxx) == W25QXX_Ok) {
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f7ff fe43 	bl	800211e <w25qxx_write_enable>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d11d      	bne.n	80024da <w25qxx_chip_erase+0x50>
        uint8_t tx[1] = {
 800249e:	23c7      	movs	r3, #199	@ 0xc7
 80024a0:	733b      	strb	r3, [r7, #12]
        W25QXX_CHIP_ERASE };
        cs_on(w25qxx);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f7ff fd8d 	bl	8001fc2 <cs_on>
        if (w25qxx_transmit(w25qxx, tx, 1) != W25QXX_Ok) {
 80024a8:	f107 030c 	add.w	r3, r7, #12
 80024ac:	2201      	movs	r2, #1
 80024ae:	4619      	mov	r1, r3
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f7ff fda6 	bl	8002002 <w25qxx_transmit>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <w25qxx_chip_erase+0x36>
            return W25QXX_Err;
 80024bc:	2301      	movs	r3, #1
 80024be:	e00d      	b.n	80024dc <w25qxx_chip_erase+0x52>
        }
        cs_off(w25qxx);
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f7ff fd8e 	bl	8001fe2 <cs_off>
        if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 80024c6:	f04f 31ff 	mov.w	r1, #4294967295
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f7ff fe46 	bl	800215c <w25qxx_wait_for_ready>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <w25qxx_chip_erase+0x50>
            return W25QXX_Err;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e000      	b.n	80024dc <w25qxx_chip_erase+0x52>
        }
    }
    return W25QXX_Ok;
 80024da:	2300      	movs	r3, #0
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3710      	adds	r7, #16
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <MadgwickAHRSupdate>:
// Functions

//---------------------------------------------------------------------------------------------------
// AHRS algorithm update

void MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz) {
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b0ae      	sub	sp, #184	@ 0xb8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 80024ee:	edc7 0a08 	vstr	s1, [r7, #32]
 80024f2:	ed87 1a07 	vstr	s2, [r7, #28]
 80024f6:	edc7 1a06 	vstr	s3, [r7, #24]
 80024fa:	ed87 2a05 	vstr	s4, [r7, #20]
 80024fe:	edc7 2a04 	vstr	s5, [r7, #16]
 8002502:	ed87 3a03 	vstr	s6, [r7, #12]
 8002506:	edc7 3a02 	vstr	s7, [r7, #8]
 800250a:	ed87 4a01 	vstr	s8, [r7, #4]
	float qDot1, qDot2, qDot3, qDot4;
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

	// Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
	if((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 800250e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002512:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800251a:	d11d      	bne.n	8002558 <MadgwickAHRSupdate+0x74>
 800251c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002520:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002528:	d116      	bne.n	8002558 <MadgwickAHRSupdate+0x74>
 800252a:	edd7 7a01 	vldr	s15, [r7, #4]
 800252e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002536:	d10f      	bne.n	8002558 <MadgwickAHRSupdate+0x74>
		MadgwickAHRSupdateIMU(gx, gy, gz, ax, ay, az);
 8002538:	edd7 2a04 	vldr	s5, [r7, #16]
 800253c:	ed97 2a05 	vldr	s4, [r7, #20]
 8002540:	edd7 1a06 	vldr	s3, [r7, #24]
 8002544:	ed97 1a07 	vldr	s2, [r7, #28]
 8002548:	edd7 0a08 	vldr	s1, [r7, #32]
 800254c:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8002550:	f000 fede 	bl	8003310 <MadgwickAHRSupdateIMU>
		return;
 8002554:	f000 becc 	b.w	80032f0 <MadgwickAHRSupdate+0xe0c>
	}

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8002558:	4be4      	ldr	r3, [pc, #912]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 800255a:	edd3 7a00 	vldr	s15, [r3]
 800255e:	eeb1 7a67 	vneg.f32	s14, s15
 8002562:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002566:	ee27 7a27 	vmul.f32	s14, s14, s15
 800256a:	4be1      	ldr	r3, [pc, #900]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 800256c:	edd3 6a00 	vldr	s13, [r3]
 8002570:	edd7 7a08 	vldr	s15, [r7, #32]
 8002574:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002578:	ee37 7a67 	vsub.f32	s14, s14, s15
 800257c:	4bdd      	ldr	r3, [pc, #884]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 800257e:	edd3 6a00 	vldr	s13, [r3]
 8002582:	edd7 7a07 	vldr	s15, [r7, #28]
 8002586:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800258a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800258e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002592:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002596:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800259a:	4bd7      	ldr	r3, [pc, #860]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 800259c:	ed93 7a00 	vldr	s14, [r3]
 80025a0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80025a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025a8:	4bd1      	ldr	r3, [pc, #836]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 80025aa:	edd3 6a00 	vldr	s13, [r3]
 80025ae:	edd7 7a07 	vldr	s15, [r7, #28]
 80025b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025ba:	4bce      	ldr	r3, [pc, #824]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 80025bc:	edd3 6a00 	vldr	s13, [r3]
 80025c0:	edd7 7a08 	vldr	s15, [r7, #32]
 80025c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025cc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80025d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025d4:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80025d8:	4bc7      	ldr	r3, [pc, #796]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 80025da:	ed93 7a00 	vldr	s14, [r3]
 80025de:	edd7 7a08 	vldr	s15, [r7, #32]
 80025e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025e6:	4bc1      	ldr	r3, [pc, #772]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 80025e8:	edd3 6a00 	vldr	s13, [r3]
 80025ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80025f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025f8:	4bbe      	ldr	r3, [pc, #760]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 80025fa:	edd3 6a00 	vldr	s13, [r3]
 80025fe:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002602:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002606:	ee77 7a27 	vadd.f32	s15, s14, s15
 800260a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800260e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002612:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8002616:	4bb8      	ldr	r3, [pc, #736]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 8002618:	ed93 7a00 	vldr	s14, [r3]
 800261c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002620:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002624:	4bb1      	ldr	r3, [pc, #708]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 8002626:	edd3 6a00 	vldr	s13, [r3]
 800262a:	edd7 7a08 	vldr	s15, [r7, #32]
 800262e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002632:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002636:	4bae      	ldr	r3, [pc, #696]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 8002638:	edd3 6a00 	vldr	s13, [r3]
 800263c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002640:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002644:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002648:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800264c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002650:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8002654:	edd7 7a06 	vldr	s15, [r7, #24]
 8002658:	eef5 7a40 	vcmp.f32	s15, #0.0
 800265c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002660:	d10e      	bne.n	8002680 <MadgwickAHRSupdate+0x19c>
 8002662:	edd7 7a05 	vldr	s15, [r7, #20]
 8002666:	eef5 7a40 	vcmp.f32	s15, #0.0
 800266a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800266e:	d107      	bne.n	8002680 <MadgwickAHRSupdate+0x19c>
 8002670:	edd7 7a04 	vldr	s15, [r7, #16]
 8002674:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267c:	f000 85ac 	beq.w	80031d8 <MadgwickAHRSupdate+0xcf4>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8002680:	edd7 7a06 	vldr	s15, [r7, #24]
 8002684:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002688:	edd7 7a05 	vldr	s15, [r7, #20]
 800268c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002690:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002694:	edd7 7a04 	vldr	s15, [r7, #16]
 8002698:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800269c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026a0:	eeb0 0a67 	vmov.f32	s0, s15
 80026a4:	f001 f958 	bl	8003958 <invSqrt>
 80026a8:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		ax *= recipNorm;
 80026ac:	ed97 7a06 	vldr	s14, [r7, #24]
 80026b0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80026b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026b8:	edc7 7a06 	vstr	s15, [r7, #24]
		ay *= recipNorm;
 80026bc:	ed97 7a05 	vldr	s14, [r7, #20]
 80026c0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80026c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026c8:	edc7 7a05 	vstr	s15, [r7, #20]
		az *= recipNorm;   
 80026cc:	ed97 7a04 	vldr	s14, [r7, #16]
 80026d0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80026d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026d8:	edc7 7a04 	vstr	s15, [r7, #16]

		// Normalise magnetometer measurement
		recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 80026dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80026e0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80026e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80026e8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80026ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80026f4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80026f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026fc:	eeb0 0a67 	vmov.f32	s0, s15
 8002700:	f001 f92a 	bl	8003958 <invSqrt>
 8002704:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		mx *= recipNorm;
 8002708:	ed97 7a03 	vldr	s14, [r7, #12]
 800270c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002710:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002714:	edc7 7a03 	vstr	s15, [r7, #12]
		my *= recipNorm;
 8002718:	ed97 7a02 	vldr	s14, [r7, #8]
 800271c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002720:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002724:	edc7 7a02 	vstr	s15, [r7, #8]
		mz *= recipNorm;
 8002728:	ed97 7a01 	vldr	s14, [r7, #4]
 800272c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002730:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002734:	edc7 7a01 	vstr	s15, [r7, #4]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0mx = 2.0f * q0 * mx;
 8002738:	4b6f      	ldr	r3, [pc, #444]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 800273a:	edd3 7a00 	vldr	s15, [r3]
 800273e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002742:	ed97 7a03 	vldr	s14, [r7, #12]
 8002746:	ee67 7a27 	vmul.f32	s15, s14, s15
 800274a:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
		_2q0my = 2.0f * q0 * my;
 800274e:	4b6a      	ldr	r3, [pc, #424]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 8002750:	edd3 7a00 	vldr	s15, [r3]
 8002754:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002758:	ed97 7a02 	vldr	s14, [r7, #8]
 800275c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002760:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
		_2q0mz = 2.0f * q0 * mz;
 8002764:	4b64      	ldr	r3, [pc, #400]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 8002766:	edd3 7a00 	vldr	s15, [r3]
 800276a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800276e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002776:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
		_2q1mx = 2.0f * q1 * mx;
 800277a:	4b5c      	ldr	r3, [pc, #368]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 800277c:	edd3 7a00 	vldr	s15, [r3]
 8002780:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002784:	ed97 7a03 	vldr	s14, [r7, #12]
 8002788:	ee67 7a27 	vmul.f32	s15, s14, s15
 800278c:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
		_2q0 = 2.0f * q0;
 8002790:	4b59      	ldr	r3, [pc, #356]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 8002792:	edd3 7a00 	vldr	s15, [r3]
 8002796:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800279a:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
		_2q1 = 2.0f * q1;
 800279e:	4b53      	ldr	r3, [pc, #332]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 80027a0:	edd3 7a00 	vldr	s15, [r3]
 80027a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80027a8:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
		_2q2 = 2.0f * q2;
 80027ac:	4b50      	ldr	r3, [pc, #320]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 80027ae:	edd3 7a00 	vldr	s15, [r3]
 80027b2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80027b6:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
		_2q3 = 2.0f * q3;
 80027ba:	4b4e      	ldr	r3, [pc, #312]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 80027bc:	edd3 7a00 	vldr	s15, [r3]
 80027c0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80027c4:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
		_2q0q2 = 2.0f * q0 * q2;
 80027c8:	4b4b      	ldr	r3, [pc, #300]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 80027ca:	edd3 7a00 	vldr	s15, [r3]
 80027ce:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80027d2:	4b47      	ldr	r3, [pc, #284]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 80027d4:	edd3 7a00 	vldr	s15, [r3]
 80027d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027dc:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		_2q2q3 = 2.0f * q2 * q3;
 80027e0:	4b43      	ldr	r3, [pc, #268]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 80027e2:	edd3 7a00 	vldr	s15, [r3]
 80027e6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80027ea:	4b42      	ldr	r3, [pc, #264]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 80027ec:	edd3 7a00 	vldr	s15, [r3]
 80027f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027f4:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
		q0q0 = q0 * q0;
 80027f8:	4b3f      	ldr	r3, [pc, #252]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 80027fa:	ed93 7a00 	vldr	s14, [r3]
 80027fe:	4b3e      	ldr	r3, [pc, #248]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 8002800:	edd3 7a00 	vldr	s15, [r3]
 8002804:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002808:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
		q0q1 = q0 * q1;
 800280c:	4b3a      	ldr	r3, [pc, #232]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 800280e:	ed93 7a00 	vldr	s14, [r3]
 8002812:	4b36      	ldr	r3, [pc, #216]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 8002814:	edd3 7a00 	vldr	s15, [r3]
 8002818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800281c:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
		q0q2 = q0 * q2;
 8002820:	4b35      	ldr	r3, [pc, #212]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 8002822:	ed93 7a00 	vldr	s14, [r3]
 8002826:	4b32      	ldr	r3, [pc, #200]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 8002828:	edd3 7a00 	vldr	s15, [r3]
 800282c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002830:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
		q0q3 = q0 * q3;
 8002834:	4b30      	ldr	r3, [pc, #192]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 8002836:	ed93 7a00 	vldr	s14, [r3]
 800283a:	4b2e      	ldr	r3, [pc, #184]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 800283c:	edd3 7a00 	vldr	s15, [r3]
 8002840:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002844:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		q1q1 = q1 * q1;
 8002848:	4b28      	ldr	r3, [pc, #160]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 800284a:	ed93 7a00 	vldr	s14, [r3]
 800284e:	4b27      	ldr	r3, [pc, #156]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 8002850:	edd3 7a00 	vldr	s15, [r3]
 8002854:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002858:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		q1q2 = q1 * q2;
 800285c:	4b23      	ldr	r3, [pc, #140]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 800285e:	ed93 7a00 	vldr	s14, [r3]
 8002862:	4b23      	ldr	r3, [pc, #140]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 8002864:	edd3 7a00 	vldr	s15, [r3]
 8002868:	ee67 7a27 	vmul.f32	s15, s14, s15
 800286c:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		q1q3 = q1 * q3;
 8002870:	4b1e      	ldr	r3, [pc, #120]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 8002872:	ed93 7a00 	vldr	s14, [r3]
 8002876:	4b1f      	ldr	r3, [pc, #124]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 8002878:	edd3 7a00 	vldr	s15, [r3]
 800287c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002880:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
		q2q2 = q2 * q2;
 8002884:	4b1a      	ldr	r3, [pc, #104]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 8002886:	ed93 7a00 	vldr	s14, [r3]
 800288a:	4b19      	ldr	r3, [pc, #100]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 800288c:	edd3 7a00 	vldr	s15, [r3]
 8002890:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002894:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		q2q3 = q2 * q3;
 8002898:	4b15      	ldr	r3, [pc, #84]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 800289a:	ed93 7a00 	vldr	s14, [r3]
 800289e:	4b15      	ldr	r3, [pc, #84]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 80028a0:	edd3 7a00 	vldr	s15, [r3]
 80028a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028a8:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		q3q3 = q3 * q3;
 80028ac:	4b11      	ldr	r3, [pc, #68]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 80028ae:	ed93 7a00 	vldr	s14, [r3]
 80028b2:	4b10      	ldr	r3, [pc, #64]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 80028b4:	edd3 7a00 	vldr	s15, [r3]
 80028b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028bc:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

		// Reference direction of Earth's magnetic field
		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 80028c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80028c4:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80028c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028cc:	4b09      	ldr	r3, [pc, #36]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 80028ce:	edd3 6a00 	vldr	s13, [r3]
 80028d2:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80028d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028de:	4b04      	ldr	r3, [pc, #16]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 80028e0:	edd3 6a00 	vldr	s13, [r3]
 80028e4:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80028e8:	e008      	b.n	80028fc <MadgwickAHRSupdate+0x418>
 80028ea:	bf00      	nop
 80028ec:	200004b0 	.word	0x200004b0
 80028f0:	200004b4 	.word	0x200004b4
 80028f4:	200004b8 	.word	0x200004b8
 80028f8:	20000008 	.word	0x20000008
 80028fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002900:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002904:	edd7 6a03 	vldr	s13, [r7, #12]
 8002908:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800290c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002910:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002914:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8002918:	edd7 7a02 	vldr	s15, [r7, #8]
 800291c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002920:	4bf5      	ldr	r3, [pc, #980]	@ (8002cf8 <MadgwickAHRSupdate+0x814>)
 8002922:	edd3 7a00 	vldr	s15, [r3]
 8002926:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800292a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800292e:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8002932:	edd7 7a01 	vldr	s15, [r7, #4]
 8002936:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800293a:	4bf0      	ldr	r3, [pc, #960]	@ (8002cfc <MadgwickAHRSupdate+0x818>)
 800293c:	edd3 7a00 	vldr	s15, [r3]
 8002940:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002944:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002948:	edd7 6a03 	vldr	s13, [r7, #12]
 800294c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002950:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002954:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002958:	edd7 6a03 	vldr	s13, [r7, #12]
 800295c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002960:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002964:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002968:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 800296c:	4be3      	ldr	r3, [pc, #908]	@ (8002cfc <MadgwickAHRSupdate+0x818>)
 800296e:	ed93 7a00 	vldr	s14, [r3]
 8002972:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8002976:	ee27 7a27 	vmul.f32	s14, s14, s15
 800297a:	edd7 6a02 	vldr	s13, [r7, #8]
 800297e:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8002982:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002986:	ee37 7a27 	vadd.f32	s14, s14, s15
 800298a:	4bdd      	ldr	r3, [pc, #884]	@ (8002d00 <MadgwickAHRSupdate+0x81c>)
 800298c:	edd3 6a00 	vldr	s13, [r3]
 8002990:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002994:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002998:	ee37 7a67 	vsub.f32	s14, s14, s15
 800299c:	4bd6      	ldr	r3, [pc, #856]	@ (8002cf8 <MadgwickAHRSupdate+0x814>)
 800299e:	edd3 6a00 	vldr	s13, [r3]
 80029a2:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80029a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029ae:	edd7 6a02 	vldr	s13, [r7, #8]
 80029b2:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80029b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029ba:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029be:	edd7 6a02 	vldr	s13, [r7, #8]
 80029c2:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80029c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029ce:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 80029d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80029d6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80029da:	4bc8      	ldr	r3, [pc, #800]	@ (8002cfc <MadgwickAHRSupdate+0x818>)
 80029dc:	edd3 7a00 	vldr	s15, [r3]
 80029e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029e8:	edd7 6a02 	vldr	s13, [r7, #8]
 80029ec:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80029f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029f8:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_2bx = sqrt(hx * hx + hy * hy);
 80029fc:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002a00:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002a04:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002a08:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002a0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a10:	ee17 0a90 	vmov	r0, s15
 8002a14:	f7fd fda8 	bl	8000568 <__aeabi_f2d>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	460b      	mov	r3, r1
 8002a1c:	ec43 2b10 	vmov	d0, r2, r3
 8002a20:	f019 fb54 	bl	801c0cc <sqrt>
 8002a24:	ec53 2b10 	vmov	r2, r3, d0
 8002a28:	4610      	mov	r0, r2
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	f7fe f8ec 	bl	8000c08 <__aeabi_d2f>
 8002a30:	4603      	mov	r3, r0
 8002a32:	64bb      	str	r3, [r7, #72]	@ 0x48
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 8002a34:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8002a38:	eeb1 7a67 	vneg.f32	s14, s15
 8002a3c:	4bae      	ldr	r3, [pc, #696]	@ (8002cf8 <MadgwickAHRSupdate+0x814>)
 8002a3e:	edd3 7a00 	vldr	s15, [r3]
 8002a42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a46:	4bae      	ldr	r3, [pc, #696]	@ (8002d00 <MadgwickAHRSupdate+0x81c>)
 8002a48:	edd3 6a00 	vldr	s13, [r3]
 8002a4c:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8002a50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a58:	edd7 6a01 	vldr	s13, [r7, #4]
 8002a5c:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8002a60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a68:	4ba4      	ldr	r3, [pc, #656]	@ (8002cfc <MadgwickAHRSupdate+0x818>)
 8002a6a:	edd3 6a00 	vldr	s13, [r3]
 8002a6e:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8002a72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a76:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a7a:	edd7 6a01 	vldr	s13, [r7, #4]
 8002a7e:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002a82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a8a:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 8002a8e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a92:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a96:	4b99      	ldr	r3, [pc, #612]	@ (8002cfc <MadgwickAHRSupdate+0x818>)
 8002a98:	edd3 7a00 	vldr	s15, [r3]
 8002a9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aa0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aa4:	edd7 6a01 	vldr	s13, [r7, #4]
 8002aa8:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ab0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ab4:	edd7 6a01 	vldr	s13, [r7, #4]
 8002ab8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002abc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ac0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ac4:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4bx = 2.0f * _2bx;
 8002ac8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002acc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002ad0:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_4bz = 2.0f * _2bz;
 8002ad4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ad8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002adc:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

		// Gradient decent algorithm corrective step
		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002ae0:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002ae4:	eeb1 7a67 	vneg.f32	s14, s15
 8002ae8:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002aec:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002af0:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002af4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002af8:	edd7 7a06 	vldr	s15, [r7, #24]
 8002afc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002b00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b04:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002b08:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002b0c:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002b10:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002b14:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b18:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b1c:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002b20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b28:	4b73      	ldr	r3, [pc, #460]	@ (8002cf8 <MadgwickAHRSupdate+0x814>)
 8002b2a:	edd3 6a00 	vldr	s13, [r3]
 8002b2e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002b32:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b36:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002b3a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002b3e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b42:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002b46:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b4a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002b4e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002b52:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002b56:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002b5a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002b5e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002b62:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002b66:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002b6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b6e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002b72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b76:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b7a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002b7e:	eef1 6a67 	vneg.f32	s13, s15
 8002b82:	4b5e      	ldr	r3, [pc, #376]	@ (8002cfc <MadgwickAHRSupdate+0x818>)
 8002b84:	edd3 7a00 	vldr	s15, [r3]
 8002b88:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b8c:	4b5c      	ldr	r3, [pc, #368]	@ (8002d00 <MadgwickAHRSupdate+0x81c>)
 8002b8e:	ed93 6a00 	vldr	s12, [r3]
 8002b92:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002b96:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002b9a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002b9e:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002ba2:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002ba6:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002baa:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002bae:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002bb2:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002bb6:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002bba:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002bbe:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002bc2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002bc6:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002bca:	edd7 7a02 	vldr	s15, [r7, #8]
 8002bce:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002bd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bd6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bda:	4b47      	ldr	r3, [pc, #284]	@ (8002cf8 <MadgwickAHRSupdate+0x814>)
 8002bdc:	edd3 6a00 	vldr	s13, [r3]
 8002be0:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002be4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002be8:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002bec:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002bf0:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002bf4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002bf8:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002bfc:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002c00:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002c04:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002c08:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002c0c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002c10:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002c14:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002c18:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c1c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c20:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c2c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002c30:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002c34:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002c38:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002c3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c40:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c44:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c48:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002c4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c50:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002c54:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c58:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002c5c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002c60:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c64:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c68:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002c6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c74:	4b22      	ldr	r3, [pc, #136]	@ (8002d00 <MadgwickAHRSupdate+0x81c>)
 8002c76:	edd3 7a00 	vldr	s15, [r3]
 8002c7a:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002c7e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002c82:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002c86:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002c8a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8002c8e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002c92:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002c96:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002c9a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002c9e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ca2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002ca6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002caa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cae:	4b13      	ldr	r3, [pc, #76]	@ (8002cfc <MadgwickAHRSupdate+0x818>)
 8002cb0:	edd3 6a00 	vldr	s13, [r3]
 8002cb4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002cb8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002cbc:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002cc0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002cc4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002cc8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002ccc:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002cd0:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002cd4:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002cd8:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002cdc:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002ce0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002ce4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ce8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002cec:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002cf0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cf4:	e006      	b.n	8002d04 <MadgwickAHRSupdate+0x820>
 8002cf6:	bf00      	nop
 8002cf8:	200004b4 	.word	0x200004b4
 8002cfc:	200004b8 	.word	0x200004b8
 8002d00:	200004b0 	.word	0x200004b0
 8002d04:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d10:	4bf6      	ldr	r3, [pc, #984]	@ (80030ec <MadgwickAHRSupdate+0xc08>)
 8002d12:	edd3 6a00 	vldr	s13, [r3]
 8002d16:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002d1a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d1e:	4bf4      	ldr	r3, [pc, #976]	@ (80030f0 <MadgwickAHRSupdate+0xc0c>)
 8002d20:	ed93 6a00 	vldr	s12, [r3]
 8002d24:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002d28:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002d2c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002d30:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002d34:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002d38:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002d3c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002d40:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002d44:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002d48:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002d4c:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002d50:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002d54:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002d58:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002d5c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d60:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d6c:	4be1      	ldr	r3, [pc, #900]	@ (80030f4 <MadgwickAHRSupdate+0xc10>)
 8002d6e:	edd3 6a00 	vldr	s13, [r3]
 8002d72:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002d76:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d7a:	4bdf      	ldr	r3, [pc, #892]	@ (80030f8 <MadgwickAHRSupdate+0xc14>)
 8002d7c:	ed93 6a00 	vldr	s12, [r3]
 8002d80:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002d84:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002d88:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d8c:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002d90:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002d94:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002d98:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002d9c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002da0:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002da4:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002da8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002dac:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002db0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002db4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002db8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002dbc:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002dc0:	edd7 7a01 	vldr	s15, [r7, #4]
 8002dc4:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002dc8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dcc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dd0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002dd4:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002dd8:	eeb1 7a67 	vneg.f32	s14, s15
 8002ddc:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002de0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002de4:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002de8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002dec:	edd7 7a06 	vldr	s15, [r7, #24]
 8002df0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002df4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002df8:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002dfc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002e00:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002e04:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002e08:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e0c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e10:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002e14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e18:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e1c:	4bb3      	ldr	r3, [pc, #716]	@ (80030ec <MadgwickAHRSupdate+0xc08>)
 8002e1e:	edd3 7a00 	vldr	s15, [r3]
 8002e22:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002e26:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002e2a:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002e2e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002e32:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8002e36:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e3a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002e3e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002e42:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e46:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e4a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e52:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e56:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002e5a:	eef1 6a67 	vneg.f32	s13, s15
 8002e5e:	4ba3      	ldr	r3, [pc, #652]	@ (80030ec <MadgwickAHRSupdate+0xc08>)
 8002e60:	edd3 7a00 	vldr	s15, [r3]
 8002e64:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e68:	4ba1      	ldr	r3, [pc, #644]	@ (80030f0 <MadgwickAHRSupdate+0xc0c>)
 8002e6a:	ed93 6a00 	vldr	s12, [r3]
 8002e6e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002e72:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002e76:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e7a:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002e7e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002e82:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e86:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002e8a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e8e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002e92:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002e96:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002e9a:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002e9e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002ea2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ea6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002eaa:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002eae:	edd7 7a03 	vldr	s15, [r7, #12]
 8002eb2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002eb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ebe:	4b8e      	ldr	r3, [pc, #568]	@ (80030f8 <MadgwickAHRSupdate+0xc14>)
 8002ec0:	edd3 6a00 	vldr	s13, [r3]
 8002ec4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002ec8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ecc:	4b89      	ldr	r3, [pc, #548]	@ (80030f4 <MadgwickAHRSupdate+0xc10>)
 8002ece:	ed93 6a00 	vldr	s12, [r3]
 8002ed2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ed6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002eda:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002ede:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002ee2:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002ee6:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002eea:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002eee:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002ef2:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002ef6:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002efa:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002efe:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002f02:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002f06:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f0a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f0e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f16:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f1a:	4b75      	ldr	r3, [pc, #468]	@ (80030f0 <MadgwickAHRSupdate+0xc0c>)
 8002f1c:	edd3 6a00 	vldr	s13, [r3]
 8002f20:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002f24:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f28:	4b70      	ldr	r3, [pc, #448]	@ (80030ec <MadgwickAHRSupdate+0xc08>)
 8002f2a:	ed93 6a00 	vldr	s12, [r3]
 8002f2e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002f32:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002f36:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002f3a:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002f3e:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002f42:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f46:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002f4a:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002f4e:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002f52:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002f56:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002f5a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002f5e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002f62:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002f66:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002f6a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f72:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f7e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002f82:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002f86:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002f8a:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002f8e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f92:	edd7 7a06 	vldr	s15, [r7, #24]
 8002f96:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f9a:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002f9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fa2:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002fa6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002faa:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002fae:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002fb2:	edd7 7a05 	vldr	s15, [r7, #20]
 8002fb6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002fba:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002fbe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fc2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fc6:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002fca:	eef1 6a67 	vneg.f32	s13, s15
 8002fce:	4b49      	ldr	r3, [pc, #292]	@ (80030f4 <MadgwickAHRSupdate+0xc10>)
 8002fd0:	edd3 7a00 	vldr	s15, [r3]
 8002fd4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002fd8:	4b47      	ldr	r3, [pc, #284]	@ (80030f8 <MadgwickAHRSupdate+0xc14>)
 8002fda:	ed93 6a00 	vldr	s12, [r3]
 8002fde:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002fe2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002fe6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002fea:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002fee:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002ff2:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002ff6:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002ffa:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002ffe:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003002:	ee26 6a27 	vmul.f32	s12, s12, s15
 8003006:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 800300a:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800300e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8003012:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003016:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800301a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800301e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003022:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003026:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800302a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800302e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003032:	eef1 6a67 	vneg.f32	s13, s15
 8003036:	4b2e      	ldr	r3, [pc, #184]	@ (80030f0 <MadgwickAHRSupdate+0xc0c>)
 8003038:	edd3 7a00 	vldr	s15, [r3]
 800303c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003040:	4b2a      	ldr	r3, [pc, #168]	@ (80030ec <MadgwickAHRSupdate+0xc08>)
 8003042:	ed93 6a00 	vldr	s12, [r3]
 8003046:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800304a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800304e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003052:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8003056:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800305a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800305e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003062:	ee26 6a27 	vmul.f32	s12, s12, s15
 8003066:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 800306a:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800306e:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8003072:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003076:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800307a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800307e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003082:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003086:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800308a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800308e:	4b1a      	ldr	r3, [pc, #104]	@ (80030f8 <MadgwickAHRSupdate+0xc14>)
 8003090:	edd3 6a00 	vldr	s13, [r3]
 8003094:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003098:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800309c:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 80030a0:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80030a4:	ee36 6a27 	vadd.f32	s12, s12, s15
 80030a8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80030ac:	ee26 6a27 	vmul.f32	s12, s12, s15
 80030b0:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 80030b4:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80030b8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80030bc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80030c0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80030c4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80030c8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80030cc:	ee36 6a27 	vadd.f32	s12, s12, s15
 80030d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80030d4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80030d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030e0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80030e4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80030e8:	e008      	b.n	80030fc <MadgwickAHRSupdate+0xc18>
 80030ea:	bf00      	nop
 80030ec:	200004b4 	.word	0x200004b4
 80030f0:	20000008 	.word	0x20000008
 80030f4:	200004b8 	.word	0x200004b8
 80030f8:	200004b0 	.word	0x200004b0
 80030fc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003100:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003104:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003108:	ee37 7a27 	vadd.f32	s14, s14, s15
 800310c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003110:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003114:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003118:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800311c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003120:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003124:	eeb0 0a67 	vmov.f32	s0, s15
 8003128:	f000 fc16 	bl	8003958 <invSqrt>
 800312c:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		s0 *= recipNorm;
 8003130:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8003134:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003138:	ee67 7a27 	vmul.f32	s15, s14, s15
 800313c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		s1 *= recipNorm;
 8003140:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003144:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003148:	ee67 7a27 	vmul.f32	s15, s14, s15
 800314c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s2 *= recipNorm;
 8003150:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003154:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003158:	ee67 7a27 	vmul.f32	s15, s14, s15
 800315c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s3 *= recipNorm;
 8003160:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003164:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003168:	ee67 7a27 	vmul.f32	s15, s14, s15
 800316c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Apply feedback step
		qDot1 -= beta * s0;
 8003170:	4b61      	ldr	r3, [pc, #388]	@ (80032f8 <MadgwickAHRSupdate+0xe14>)
 8003172:	ed93 7a00 	vldr	s14, [r3]
 8003176:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800317a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800317e:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8003182:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003186:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
		qDot2 -= beta * s1;
 800318a:	4b5b      	ldr	r3, [pc, #364]	@ (80032f8 <MadgwickAHRSupdate+0xe14>)
 800318c:	ed93 7a00 	vldr	s14, [r3]
 8003190:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003194:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003198:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 800319c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031a0:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
		qDot3 -= beta * s2;
 80031a4:	4b54      	ldr	r3, [pc, #336]	@ (80032f8 <MadgwickAHRSupdate+0xe14>)
 80031a6:	ed93 7a00 	vldr	s14, [r3]
 80031aa:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80031ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031b2:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 80031b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031ba:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
		qDot4 -= beta * s3;
 80031be:	4b4e      	ldr	r3, [pc, #312]	@ (80032f8 <MadgwickAHRSupdate+0xe14>)
 80031c0:	ed93 7a00 	vldr	s14, [r3]
 80031c4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80031c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031cc:	ed97 7a2a 	vldr	s14, [r7, #168]	@ 0xa8
 80031d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031d4:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 80031d8:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 80031dc:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80032fc <MadgwickAHRSupdate+0xe18>
 80031e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031e4:	4b46      	ldr	r3, [pc, #280]	@ (8003300 <MadgwickAHRSupdate+0xe1c>)
 80031e6:	edd3 7a00 	vldr	s15, [r3]
 80031ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031ee:	4b44      	ldr	r3, [pc, #272]	@ (8003300 <MadgwickAHRSupdate+0xe1c>)
 80031f0:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 80031f4:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80031f8:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80032fc <MadgwickAHRSupdate+0xe18>
 80031fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003200:	4b40      	ldr	r3, [pc, #256]	@ (8003304 <MadgwickAHRSupdate+0xe20>)
 8003202:	edd3 7a00 	vldr	s15, [r3]
 8003206:	ee77 7a27 	vadd.f32	s15, s14, s15
 800320a:	4b3e      	ldr	r3, [pc, #248]	@ (8003304 <MadgwickAHRSupdate+0xe20>)
 800320c:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8003210:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8003214:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80032fc <MadgwickAHRSupdate+0xe18>
 8003218:	ee27 7a87 	vmul.f32	s14, s15, s14
 800321c:	4b3a      	ldr	r3, [pc, #232]	@ (8003308 <MadgwickAHRSupdate+0xe24>)
 800321e:	edd3 7a00 	vldr	s15, [r3]
 8003222:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003226:	4b38      	ldr	r3, [pc, #224]	@ (8003308 <MadgwickAHRSupdate+0xe24>)
 8003228:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 800322c:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8003230:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80032fc <MadgwickAHRSupdate+0xe18>
 8003234:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003238:	4b34      	ldr	r3, [pc, #208]	@ (800330c <MadgwickAHRSupdate+0xe28>)
 800323a:	edd3 7a00 	vldr	s15, [r3]
 800323e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003242:	4b32      	ldr	r3, [pc, #200]	@ (800330c <MadgwickAHRSupdate+0xe28>)
 8003244:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8003248:	4b2d      	ldr	r3, [pc, #180]	@ (8003300 <MadgwickAHRSupdate+0xe1c>)
 800324a:	ed93 7a00 	vldr	s14, [r3]
 800324e:	4b2c      	ldr	r3, [pc, #176]	@ (8003300 <MadgwickAHRSupdate+0xe1c>)
 8003250:	edd3 7a00 	vldr	s15, [r3]
 8003254:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003258:	4b2a      	ldr	r3, [pc, #168]	@ (8003304 <MadgwickAHRSupdate+0xe20>)
 800325a:	edd3 6a00 	vldr	s13, [r3]
 800325e:	4b29      	ldr	r3, [pc, #164]	@ (8003304 <MadgwickAHRSupdate+0xe20>)
 8003260:	edd3 7a00 	vldr	s15, [r3]
 8003264:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003268:	ee37 7a27 	vadd.f32	s14, s14, s15
 800326c:	4b26      	ldr	r3, [pc, #152]	@ (8003308 <MadgwickAHRSupdate+0xe24>)
 800326e:	edd3 6a00 	vldr	s13, [r3]
 8003272:	4b25      	ldr	r3, [pc, #148]	@ (8003308 <MadgwickAHRSupdate+0xe24>)
 8003274:	edd3 7a00 	vldr	s15, [r3]
 8003278:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800327c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003280:	4b22      	ldr	r3, [pc, #136]	@ (800330c <MadgwickAHRSupdate+0xe28>)
 8003282:	edd3 6a00 	vldr	s13, [r3]
 8003286:	4b21      	ldr	r3, [pc, #132]	@ (800330c <MadgwickAHRSupdate+0xe28>)
 8003288:	edd3 7a00 	vldr	s15, [r3]
 800328c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003290:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003294:	eeb0 0a67 	vmov.f32	s0, s15
 8003298:	f000 fb5e 	bl	8003958 <invSqrt>
 800329c:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
	q0 *= recipNorm;
 80032a0:	4b17      	ldr	r3, [pc, #92]	@ (8003300 <MadgwickAHRSupdate+0xe1c>)
 80032a2:	ed93 7a00 	vldr	s14, [r3]
 80032a6:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80032aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ae:	4b14      	ldr	r3, [pc, #80]	@ (8003300 <MadgwickAHRSupdate+0xe1c>)
 80032b0:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 80032b4:	4b13      	ldr	r3, [pc, #76]	@ (8003304 <MadgwickAHRSupdate+0xe20>)
 80032b6:	ed93 7a00 	vldr	s14, [r3]
 80032ba:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80032be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032c2:	4b10      	ldr	r3, [pc, #64]	@ (8003304 <MadgwickAHRSupdate+0xe20>)
 80032c4:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 80032c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003308 <MadgwickAHRSupdate+0xe24>)
 80032ca:	ed93 7a00 	vldr	s14, [r3]
 80032ce:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80032d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032d6:	4b0c      	ldr	r3, [pc, #48]	@ (8003308 <MadgwickAHRSupdate+0xe24>)
 80032d8:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 80032dc:	4b0b      	ldr	r3, [pc, #44]	@ (800330c <MadgwickAHRSupdate+0xe28>)
 80032de:	ed93 7a00 	vldr	s14, [r3]
 80032e2:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80032e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ea:	4b08      	ldr	r3, [pc, #32]	@ (800330c <MadgwickAHRSupdate+0xe28>)
 80032ec:	edc3 7a00 	vstr	s15, [r3]
}
 80032f0:	37b8      	adds	r7, #184	@ 0xb8
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	20000004 	.word	0x20000004
 80032fc:	3a83126f 	.word	0x3a83126f
 8003300:	20000008 	.word	0x20000008
 8003304:	200004b0 	.word	0x200004b0
 8003308:	200004b4 	.word	0x200004b4
 800330c:	200004b8 	.word	0x200004b8

08003310 <MadgwickAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 8003310:	b580      	push	{r7, lr}
 8003312:	b09c      	sub	sp, #112	@ 0x70
 8003314:	af00      	add	r7, sp, #0
 8003316:	ed87 0a05 	vstr	s0, [r7, #20]
 800331a:	edc7 0a04 	vstr	s1, [r7, #16]
 800331e:	ed87 1a03 	vstr	s2, [r7, #12]
 8003322:	edc7 1a02 	vstr	s3, [r7, #8]
 8003326:	ed87 2a01 	vstr	s4, [r7, #4]
 800332a:	edc7 2a00 	vstr	s5, [r7]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800332e:	4bec      	ldr	r3, [pc, #944]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 8003330:	edd3 7a00 	vldr	s15, [r3]
 8003334:	eeb1 7a67 	vneg.f32	s14, s15
 8003338:	edd7 7a05 	vldr	s15, [r7, #20]
 800333c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003340:	4be8      	ldr	r3, [pc, #928]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 8003342:	edd3 6a00 	vldr	s13, [r3]
 8003346:	edd7 7a04 	vldr	s15, [r7, #16]
 800334a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800334e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003352:	4be5      	ldr	r3, [pc, #916]	@ (80036e8 <MadgwickAHRSupdateIMU+0x3d8>)
 8003354:	edd3 6a00 	vldr	s13, [r3]
 8003358:	edd7 7a03 	vldr	s15, [r7, #12]
 800335c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003360:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003364:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003368:	ee67 7a87 	vmul.f32	s15, s15, s14
 800336c:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8003370:	4bde      	ldr	r3, [pc, #888]	@ (80036ec <MadgwickAHRSupdateIMU+0x3dc>)
 8003372:	ed93 7a00 	vldr	s14, [r3]
 8003376:	edd7 7a05 	vldr	s15, [r7, #20]
 800337a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800337e:	4bd9      	ldr	r3, [pc, #868]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 8003380:	edd3 6a00 	vldr	s13, [r3]
 8003384:	edd7 7a03 	vldr	s15, [r7, #12]
 8003388:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800338c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003390:	4bd5      	ldr	r3, [pc, #852]	@ (80036e8 <MadgwickAHRSupdateIMU+0x3d8>)
 8003392:	edd3 6a00 	vldr	s13, [r3]
 8003396:	edd7 7a04 	vldr	s15, [r7, #16]
 800339a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800339e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033a2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80033a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033aa:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80033ae:	4bcf      	ldr	r3, [pc, #828]	@ (80036ec <MadgwickAHRSupdateIMU+0x3dc>)
 80033b0:	ed93 7a00 	vldr	s14, [r3]
 80033b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80033b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033bc:	4bc8      	ldr	r3, [pc, #800]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 80033be:	edd3 6a00 	vldr	s13, [r3]
 80033c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80033c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 80033ce:	4bc6      	ldr	r3, [pc, #792]	@ (80036e8 <MadgwickAHRSupdateIMU+0x3d8>)
 80033d0:	edd3 6a00 	vldr	s13, [r3]
 80033d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80033d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033e0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80033e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033e8:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80033ec:	4bbf      	ldr	r3, [pc, #764]	@ (80036ec <MadgwickAHRSupdateIMU+0x3dc>)
 80033ee:	ed93 7a00 	vldr	s14, [r3]
 80033f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80033f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033fa:	4bb9      	ldr	r3, [pc, #740]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 80033fc:	edd3 6a00 	vldr	s13, [r3]
 8003400:	edd7 7a04 	vldr	s15, [r7, #16]
 8003404:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003408:	ee37 7a27 	vadd.f32	s14, s14, s15
 800340c:	4bb5      	ldr	r3, [pc, #724]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 800340e:	edd3 6a00 	vldr	s13, [r3]
 8003412:	edd7 7a05 	vldr	s15, [r7, #20]
 8003416:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800341a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800341e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003422:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003426:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 800342a:	edd7 7a02 	vldr	s15, [r7, #8]
 800342e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003436:	d10e      	bne.n	8003456 <MadgwickAHRSupdateIMU+0x146>
 8003438:	edd7 7a01 	vldr	s15, [r7, #4]
 800343c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003444:	d107      	bne.n	8003456 <MadgwickAHRSupdateIMU+0x146>
 8003446:	edd7 7a00 	vldr	s15, [r7]
 800344a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800344e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003452:	f000 81e5 	beq.w	8003820 <MadgwickAHRSupdateIMU+0x510>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8003456:	edd7 7a02 	vldr	s15, [r7, #8]
 800345a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800345e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003462:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003466:	ee37 7a27 	vadd.f32	s14, s14, s15
 800346a:	edd7 7a00 	vldr	s15, [r7]
 800346e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003472:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003476:	eeb0 0a67 	vmov.f32	s0, s15
 800347a:	f000 fa6d 	bl	8003958 <invSqrt>
 800347e:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		ax *= recipNorm;
 8003482:	ed97 7a02 	vldr	s14, [r7, #8]
 8003486:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800348a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800348e:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 8003492:	ed97 7a01 	vldr	s14, [r7, #4]
 8003496:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800349a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800349e:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;   
 80034a2:	ed97 7a00 	vldr	s14, [r7]
 80034a6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80034aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034ae:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 80034b2:	4b8e      	ldr	r3, [pc, #568]	@ (80036ec <MadgwickAHRSupdateIMU+0x3dc>)
 80034b4:	edd3 7a00 	vldr	s15, [r3]
 80034b8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80034bc:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		_2q1 = 2.0f * q1;
 80034c0:	4b87      	ldr	r3, [pc, #540]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 80034c2:	edd3 7a00 	vldr	s15, [r3]
 80034c6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80034ca:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		_2q2 = 2.0f * q2;
 80034ce:	4b85      	ldr	r3, [pc, #532]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 80034d0:	edd3 7a00 	vldr	s15, [r3]
 80034d4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80034d8:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		_2q3 = 2.0f * q3;
 80034dc:	4b82      	ldr	r3, [pc, #520]	@ (80036e8 <MadgwickAHRSupdateIMU+0x3d8>)
 80034de:	edd3 7a00 	vldr	s15, [r3]
 80034e2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80034e6:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_4q0 = 4.0f * q0;
 80034ea:	4b80      	ldr	r3, [pc, #512]	@ (80036ec <MadgwickAHRSupdateIMU+0x3dc>)
 80034ec:	edd3 7a00 	vldr	s15, [r3]
 80034f0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80034f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034f8:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		_4q1 = 4.0f * q1;
 80034fc:	4b78      	ldr	r3, [pc, #480]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 80034fe:	edd3 7a00 	vldr	s15, [r3]
 8003502:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003506:	ee67 7a87 	vmul.f32	s15, s15, s14
 800350a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4q2 = 4.0f * q2;
 800350e:	4b75      	ldr	r3, [pc, #468]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 8003510:	edd3 7a00 	vldr	s15, [r3]
 8003514:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003518:	ee67 7a87 	vmul.f32	s15, s15, s14
 800351c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_8q1 = 8.0f * q1;
 8003520:	4b6f      	ldr	r3, [pc, #444]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 8003522:	edd3 7a00 	vldr	s15, [r3]
 8003526:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800352a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800352e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		_8q2 = 8.0f * q2;
 8003532:	4b6c      	ldr	r3, [pc, #432]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 8003534:	edd3 7a00 	vldr	s15, [r3]
 8003538:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800353c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003540:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		q0q0 = q0 * q0;
 8003544:	4b69      	ldr	r3, [pc, #420]	@ (80036ec <MadgwickAHRSupdateIMU+0x3dc>)
 8003546:	ed93 7a00 	vldr	s14, [r3]
 800354a:	4b68      	ldr	r3, [pc, #416]	@ (80036ec <MadgwickAHRSupdateIMU+0x3dc>)
 800354c:	edd3 7a00 	vldr	s15, [r3]
 8003550:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003554:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		q1q1 = q1 * q1;
 8003558:	4b61      	ldr	r3, [pc, #388]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 800355a:	ed93 7a00 	vldr	s14, [r3]
 800355e:	4b60      	ldr	r3, [pc, #384]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 8003560:	edd3 7a00 	vldr	s15, [r3]
 8003564:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003568:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		q2q2 = q2 * q2;
 800356c:	4b5d      	ldr	r3, [pc, #372]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 800356e:	ed93 7a00 	vldr	s14, [r3]
 8003572:	4b5c      	ldr	r3, [pc, #368]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 8003574:	edd3 7a00 	vldr	s15, [r3]
 8003578:	ee67 7a27 	vmul.f32	s15, s14, s15
 800357c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		q3q3 = q3 * q3;
 8003580:	4b59      	ldr	r3, [pc, #356]	@ (80036e8 <MadgwickAHRSupdateIMU+0x3d8>)
 8003582:	ed93 7a00 	vldr	s14, [r3]
 8003586:	4b58      	ldr	r3, [pc, #352]	@ (80036e8 <MadgwickAHRSupdateIMU+0x3d8>)
 8003588:	edd3 7a00 	vldr	s15, [r3]
 800358c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003590:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8003594:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8003598:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800359c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035a0:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80035a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80035a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035b0:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 80035b4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80035b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035c0:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 80035c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80035c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035d0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80035d4:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80035d8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80035dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035e0:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 80035e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80035e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035f0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80035f4:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80035f8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80035fc:	4b38      	ldr	r3, [pc, #224]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 80035fe:	edd3 7a00 	vldr	s15, [r3]
 8003602:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003606:	ee37 7a27 	vadd.f32	s14, s14, s15
 800360a:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 800360e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003612:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003616:	ee37 7a67 	vsub.f32	s14, s14, s15
 800361a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800361e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003622:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8003626:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800362a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800362e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003632:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8003636:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800363a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800363e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003642:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8003646:	edd7 7a00 	vldr	s15, [r7]
 800364a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800364e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003652:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8003656:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800365a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800365e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003662:	4b20      	ldr	r3, [pc, #128]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 8003664:	edd3 7a00 	vldr	s15, [r3]
 8003668:	ee27 7a27 	vmul.f32	s14, s14, s15
 800366c:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8003670:	edd7 7a02 	vldr	s15, [r7, #8]
 8003674:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003678:	ee37 7a27 	vadd.f32	s14, s14, s15
 800367c:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8003680:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003684:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003688:	ee37 7a27 	vadd.f32	s14, s14, s15
 800368c:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8003690:	edd7 7a01 	vldr	s15, [r7, #4]
 8003694:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003698:	ee37 7a67 	vsub.f32	s14, s14, s15
 800369c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80036a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036a4:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 80036a8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80036ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036b4:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 80036b8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80036bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036c4:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 80036c8:	edd7 7a00 	vldr	s15, [r7]
 80036cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036d4:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80036d8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80036dc:	e008      	b.n	80036f0 <MadgwickAHRSupdateIMU+0x3e0>
 80036de:	bf00      	nop
 80036e0:	200004b0 	.word	0x200004b0
 80036e4:	200004b4 	.word	0x200004b4
 80036e8:	200004b8 	.word	0x200004b8
 80036ec:	20000008 	.word	0x20000008
 80036f0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80036f4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036f8:	4b91      	ldr	r3, [pc, #580]	@ (8003940 <MadgwickAHRSupdateIMU+0x630>)
 80036fa:	edd3 7a00 	vldr	s15, [r3]
 80036fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003702:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8003706:	edd7 7a02 	vldr	s15, [r7, #8]
 800370a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800370e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003712:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003716:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800371a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800371e:	4b88      	ldr	r3, [pc, #544]	@ (8003940 <MadgwickAHRSupdateIMU+0x630>)
 8003720:	edd3 7a00 	vldr	s15, [r3]
 8003724:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003728:	ee37 7a27 	vadd.f32	s14, s14, s15
 800372c:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8003730:	edd7 7a01 	vldr	s15, [r7, #4]
 8003734:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003738:	ee77 7a67 	vsub.f32	s15, s14, s15
 800373c:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8003740:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003744:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003748:	edd7 7a08 	vldr	s15, [r7, #32]
 800374c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003750:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003754:	edd7 7a07 	vldr	s15, [r7, #28]
 8003758:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800375c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003760:	edd7 7a06 	vldr	s15, [r7, #24]
 8003764:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003768:	ee77 7a27 	vadd.f32	s15, s14, s15
 800376c:	eeb0 0a67 	vmov.f32	s0, s15
 8003770:	f000 f8f2 	bl	8003958 <invSqrt>
 8003774:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		s0 *= recipNorm;
 8003778:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800377c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003780:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003784:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 *= recipNorm;
 8003788:	ed97 7a08 	vldr	s14, [r7, #32]
 800378c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003790:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003794:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 8003798:	ed97 7a07 	vldr	s14, [r7, #28]
 800379c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80037a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037a4:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 80037a8:	ed97 7a06 	vldr	s14, [r7, #24]
 80037ac:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80037b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037b4:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= beta * s0;
 80037b8:	4b62      	ldr	r3, [pc, #392]	@ (8003944 <MadgwickAHRSupdateIMU+0x634>)
 80037ba:	ed93 7a00 	vldr	s14, [r3]
 80037be:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80037c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037c6:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80037ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037ce:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		qDot2 -= beta * s1;
 80037d2:	4b5c      	ldr	r3, [pc, #368]	@ (8003944 <MadgwickAHRSupdateIMU+0x634>)
 80037d4:	ed93 7a00 	vldr	s14, [r3]
 80037d8:	edd7 7a08 	vldr	s15, [r7, #32]
 80037dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037e0:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 80037e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037e8:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		qDot3 -= beta * s2;
 80037ec:	4b55      	ldr	r3, [pc, #340]	@ (8003944 <MadgwickAHRSupdateIMU+0x634>)
 80037ee:	ed93 7a00 	vldr	s14, [r3]
 80037f2:	edd7 7a07 	vldr	s15, [r7, #28]
 80037f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037fa:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 80037fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003802:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		qDot4 -= beta * s3;
 8003806:	4b4f      	ldr	r3, [pc, #316]	@ (8003944 <MadgwickAHRSupdateIMU+0x634>)
 8003808:	ed93 7a00 	vldr	s14, [r3]
 800380c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003810:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003814:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8003818:	ee77 7a67 	vsub.f32	s15, s14, s15
 800381c:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8003820:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003824:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8003948 <MadgwickAHRSupdateIMU+0x638>
 8003828:	ee27 7a87 	vmul.f32	s14, s15, s14
 800382c:	4b47      	ldr	r3, [pc, #284]	@ (800394c <MadgwickAHRSupdateIMU+0x63c>)
 800382e:	edd3 7a00 	vldr	s15, [r3]
 8003832:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003836:	4b45      	ldr	r3, [pc, #276]	@ (800394c <MadgwickAHRSupdateIMU+0x63c>)
 8003838:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 800383c:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8003840:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8003948 <MadgwickAHRSupdateIMU+0x638>
 8003844:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003848:	4b41      	ldr	r3, [pc, #260]	@ (8003950 <MadgwickAHRSupdateIMU+0x640>)
 800384a:	edd3 7a00 	vldr	s15, [r3]
 800384e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003852:	4b3f      	ldr	r3, [pc, #252]	@ (8003950 <MadgwickAHRSupdateIMU+0x640>)
 8003854:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8003858:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800385c:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8003948 <MadgwickAHRSupdateIMU+0x638>
 8003860:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003864:	4b3b      	ldr	r3, [pc, #236]	@ (8003954 <MadgwickAHRSupdateIMU+0x644>)
 8003866:	edd3 7a00 	vldr	s15, [r3]
 800386a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800386e:	4b39      	ldr	r3, [pc, #228]	@ (8003954 <MadgwickAHRSupdateIMU+0x644>)
 8003870:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8003874:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8003878:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8003948 <MadgwickAHRSupdateIMU+0x638>
 800387c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003880:	4b2f      	ldr	r3, [pc, #188]	@ (8003940 <MadgwickAHRSupdateIMU+0x630>)
 8003882:	edd3 7a00 	vldr	s15, [r3]
 8003886:	ee77 7a27 	vadd.f32	s15, s14, s15
 800388a:	4b2d      	ldr	r3, [pc, #180]	@ (8003940 <MadgwickAHRSupdateIMU+0x630>)
 800388c:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8003890:	4b2e      	ldr	r3, [pc, #184]	@ (800394c <MadgwickAHRSupdateIMU+0x63c>)
 8003892:	ed93 7a00 	vldr	s14, [r3]
 8003896:	4b2d      	ldr	r3, [pc, #180]	@ (800394c <MadgwickAHRSupdateIMU+0x63c>)
 8003898:	edd3 7a00 	vldr	s15, [r3]
 800389c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038a0:	4b2b      	ldr	r3, [pc, #172]	@ (8003950 <MadgwickAHRSupdateIMU+0x640>)
 80038a2:	edd3 6a00 	vldr	s13, [r3]
 80038a6:	4b2a      	ldr	r3, [pc, #168]	@ (8003950 <MadgwickAHRSupdateIMU+0x640>)
 80038a8:	edd3 7a00 	vldr	s15, [r3]
 80038ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80038b4:	4b27      	ldr	r3, [pc, #156]	@ (8003954 <MadgwickAHRSupdateIMU+0x644>)
 80038b6:	edd3 6a00 	vldr	s13, [r3]
 80038ba:	4b26      	ldr	r3, [pc, #152]	@ (8003954 <MadgwickAHRSupdateIMU+0x644>)
 80038bc:	edd3 7a00 	vldr	s15, [r3]
 80038c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80038c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003940 <MadgwickAHRSupdateIMU+0x630>)
 80038ca:	edd3 6a00 	vldr	s13, [r3]
 80038ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003940 <MadgwickAHRSupdateIMU+0x630>)
 80038d0:	edd3 7a00 	vldr	s15, [r3]
 80038d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038dc:	eeb0 0a67 	vmov.f32	s0, s15
 80038e0:	f000 f83a 	bl	8003958 <invSqrt>
 80038e4:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
	q0 *= recipNorm;
 80038e8:	4b18      	ldr	r3, [pc, #96]	@ (800394c <MadgwickAHRSupdateIMU+0x63c>)
 80038ea:	ed93 7a00 	vldr	s14, [r3]
 80038ee:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80038f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038f6:	4b15      	ldr	r3, [pc, #84]	@ (800394c <MadgwickAHRSupdateIMU+0x63c>)
 80038f8:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 80038fc:	4b14      	ldr	r3, [pc, #80]	@ (8003950 <MadgwickAHRSupdateIMU+0x640>)
 80038fe:	ed93 7a00 	vldr	s14, [r3]
 8003902:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800390a:	4b11      	ldr	r3, [pc, #68]	@ (8003950 <MadgwickAHRSupdateIMU+0x640>)
 800390c:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8003910:	4b10      	ldr	r3, [pc, #64]	@ (8003954 <MadgwickAHRSupdateIMU+0x644>)
 8003912:	ed93 7a00 	vldr	s14, [r3]
 8003916:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800391a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800391e:	4b0d      	ldr	r3, [pc, #52]	@ (8003954 <MadgwickAHRSupdateIMU+0x644>)
 8003920:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8003924:	4b06      	ldr	r3, [pc, #24]	@ (8003940 <MadgwickAHRSupdateIMU+0x630>)
 8003926:	ed93 7a00 	vldr	s14, [r3]
 800392a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800392e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003932:	4b03      	ldr	r3, [pc, #12]	@ (8003940 <MadgwickAHRSupdateIMU+0x630>)
 8003934:	edc3 7a00 	vstr	s15, [r3]
}
 8003938:	bf00      	nop
 800393a:	3770      	adds	r7, #112	@ 0x70
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	200004b8 	.word	0x200004b8
 8003944:	20000004 	.word	0x20000004
 8003948:	3a83126f 	.word	0x3a83126f
 800394c:	20000008 	.word	0x20000008
 8003950:	200004b0 	.word	0x200004b0
 8003954:	200004b4 	.word	0x200004b4

08003958 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8003958:	b480      	push	{r7}
 800395a:	b087      	sub	sp, #28
 800395c:	af00      	add	r7, sp, #0
 800395e:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8003962:	edd7 7a01 	vldr	s15, [r7, #4]
 8003966:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800396a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800396e:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8003976:	f107 0310 	add.w	r3, r7, #16
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	105a      	asrs	r2, r3, #1
 8003982:	4b12      	ldr	r3, [pc, #72]	@ (80039cc <invSqrt+0x74>)
 8003984:	1a9b      	subs	r3, r3, r2
 8003986:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8003988:	f107 030c 	add.w	r3, r7, #12
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8003990:	ed97 7a04 	vldr	s14, [r7, #16]
 8003994:	edd7 7a05 	vldr	s15, [r7, #20]
 8003998:	ee27 7a27 	vmul.f32	s14, s14, s15
 800399c:	edd7 7a04 	vldr	s15, [r7, #16]
 80039a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039a4:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80039a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80039ac:	edd7 7a04 	vldr	s15, [r7, #16]
 80039b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039b4:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	ee07 3a90 	vmov	s15, r3
}
 80039be:	eeb0 0a67 	vmov.f32	s0, s15
 80039c2:	371c      	adds	r7, #28
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr
 80039cc:	5f3759df 	.word	0x5f3759df

080039d0 <battery_adc_start>:
float actual_vref = VREFINT_CAL_VREF;
float adc_in0 = 0.0f;

uint8_t battery_adc_ready = 0;

void battery_adc_start() {
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 80039d4:	2202      	movs	r2, #2
 80039d6:	4903      	ldr	r1, [pc, #12]	@ (80039e4 <battery_adc_start+0x14>)
 80039d8:	4803      	ldr	r0, [pc, #12]	@ (80039e8 <battery_adc_start+0x18>)
 80039da:	f004 fcdf 	bl	800839c <HAL_ADC_Start_DMA>
}
 80039de:	bf00      	nop
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	200004bc 	.word	0x200004bc
 80039e8:	20003858 	.word	0x20003858

080039ec <battery_calculate_voltage>:

float battery_calculate_voltage() {
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
	uint16_t raw_in0   = adc_buf[0];
 80039f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003a68 <battery_calculate_voltage+0x7c>)
 80039f4:	881b      	ldrh	r3, [r3, #0]
 80039f6:	80fb      	strh	r3, [r7, #6]
	uint16_t raw_vref  = adc_buf[1];
 80039f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003a68 <battery_calculate_voltage+0x7c>)
 80039fa:	885b      	ldrh	r3, [r3, #2]
 80039fc:	80bb      	strh	r3, [r7, #4]
	uint16_t vref_cal  = *VREFINT_CAL_ADDR;
 80039fe:	4b1b      	ldr	r3, [pc, #108]	@ (8003a6c <battery_calculate_voltage+0x80>)
 8003a00:	881b      	ldrh	r3, [r3, #0]
 8003a02:	807b      	strh	r3, [r7, #2]

	actual_vref = VREFINT_CAL_VREF * 0.001f * ((float)vref_cal / (float)raw_vref);
 8003a04:	887b      	ldrh	r3, [r7, #2]
 8003a06:	ee07 3a90 	vmov	s15, r3
 8003a0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a0e:	88bb      	ldrh	r3, [r7, #4]
 8003a10:	ee07 3a90 	vmov	s15, r3
 8003a14:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a1c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8003a70 <battery_calculate_voltage+0x84>
 8003a20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a24:	4b13      	ldr	r3, [pc, #76]	@ (8003a74 <battery_calculate_voltage+0x88>)
 8003a26:	edc3 7a00 	vstr	s15, [r3]

	adc_in0 = ((float)raw_in0 / ADC_RESOLUTION) * actual_vref;
 8003a2a:	88fb      	ldrh	r3, [r7, #6]
 8003a2c:	ee07 3a90 	vmov	s15, r3
 8003a30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a34:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8003a78 <battery_calculate_voltage+0x8c>
 8003a38:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003a3c:	4b0d      	ldr	r3, [pc, #52]	@ (8003a74 <battery_calculate_voltage+0x88>)
 8003a3e:	edd3 7a00 	vldr	s15, [r3]
 8003a42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a46:	4b0d      	ldr	r3, [pc, #52]	@ (8003a7c <battery_calculate_voltage+0x90>)
 8003a48:	edc3 7a00 	vstr	s15, [r3]

	return adc_in0 * BATTERY_DIVIDER_RATIO;
 8003a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003a7c <battery_calculate_voltage+0x90>)
 8003a4e:	edd3 7a00 	vldr	s15, [r3]
 8003a52:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8003a80 <battery_calculate_voltage+0x94>
 8003a56:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8003a5a:	eeb0 0a67 	vmov.f32	s0, s15
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr
 8003a68:	200004bc 	.word	0x200004bc
 8003a6c:	1fff7a2a 	.word	0x1fff7a2a
 8003a70:	40533334 	.word	0x40533334
 8003a74:	2000000c 	.word	0x2000000c
 8003a78:	457ff000 	.word	0x457ff000
 8003a7c:	200004c0 	.word	0x200004c0
 8003a80:	408aaaab 	.word	0x408aaaab

08003a84 <battery_update_voltage>:

void battery_update_voltage(float* vbat) {
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
	if (battery_adc_ready) {
 8003a8c:	4b08      	ldr	r3, [pc, #32]	@ (8003ab0 <battery_update_voltage+0x2c>)
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d009      	beq.n	8003aa8 <battery_update_voltage+0x24>
		battery_adc_ready = 0;
 8003a94:	4b06      	ldr	r3, [pc, #24]	@ (8003ab0 <battery_update_voltage+0x2c>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	701a      	strb	r2, [r3, #0]
		*vbat = battery_calculate_voltage();
 8003a9a:	f7ff ffa7 	bl	80039ec <battery_calculate_voltage>
 8003a9e:	eef0 7a40 	vmov.f32	s15, s0
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8003aa8:	bf00      	nop
 8003aaa:	3708      	adds	r7, #8
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	200004c4 	.word	0x200004c4

08003ab4 <HAL_ADC_ConvCpltCallback>:

extern void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) {
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a05      	ldr	r2, [pc, #20]	@ (8003ad8 <HAL_ADC_ConvCpltCallback+0x24>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d102      	bne.n	8003acc <HAL_ADC_ConvCpltCallback+0x18>
		battery_adc_ready = 1;
 8003ac6:	4b05      	ldr	r3, [pc, #20]	@ (8003adc <HAL_ADC_ConvCpltCallback+0x28>)
 8003ac8:	2201      	movs	r2, #1
 8003aca:	701a      	strb	r2, [r3, #0]
	}
}
 8003acc:	bf00      	nop
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr
 8003ad8:	40012000 	.word	0x40012000
 8003adc:	200004c4 	.word	0x200004c4

08003ae0 <trim_spaces>:
		float FLT_val;
		char STR_val[TOKEN_STRING_SIZE];
	} value;
} token;

static char* trim_spaces(char* str) {
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
	while (isspace((unsigned char) *str)) str++;
 8003ae8:	e002      	b.n	8003af0 <trim_spaces+0x10>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	3301      	adds	r3, #1
 8003aee:	607b      	str	r3, [r7, #4]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	3301      	adds	r3, #1
 8003af6:	4a18      	ldr	r2, [pc, #96]	@ (8003b58 <trim_spaces+0x78>)
 8003af8:	4413      	add	r3, r2
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	f003 0308 	and.w	r3, r3, #8
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d1f2      	bne.n	8003aea <trim_spaces+0xa>
	if (*str == 0) return str;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d101      	bne.n	8003b10 <trim_spaces+0x30>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	e01e      	b.n	8003b4e <trim_spaces+0x6e>

	char* end = str + strlen(str) - 1;
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f7fc fbbd 	bl	8000290 <strlen>
 8003b16:	4603      	mov	r3, r0
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	60fb      	str	r3, [r7, #12]
	while (end > str && isspace((unsigned char) *end)) end--;
 8003b20:	e002      	b.n	8003b28 <trim_spaces+0x48>
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	3b01      	subs	r3, #1
 8003b26:	60fb      	str	r3, [r7, #12]
 8003b28:	68fa      	ldr	r2, [r7, #12]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d909      	bls.n	8003b44 <trim_spaces+0x64>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	3301      	adds	r3, #1
 8003b36:	4a08      	ldr	r2, [pc, #32]	@ (8003b58 <trim_spaces+0x78>)
 8003b38:	4413      	add	r3, r2
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	f003 0308 	and.w	r3, r3, #8
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d1ee      	bne.n	8003b22 <trim_spaces+0x42>

	*(end + 1) = '\0';
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	3301      	adds	r3, #1
 8003b48:	2200      	movs	r2, #0
 8003b4a:	701a      	strb	r2, [r3, #0]

	return str;
 8003b4c:	687b      	ldr	r3, [r7, #4]
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3710      	adds	r7, #16
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	0801d5c0 	.word	0x0801d5c0

08003b5c <parse_token_line>:

uint8_t parse_token_line(const char* input, token *output) {
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b0aa      	sub	sp, #168	@ 0xa8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
	if (!input || !output) return 0;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d002      	beq.n	8003b72 <parse_token_line+0x16>
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <parse_token_line+0x1a>
 8003b72:	2300      	movs	r3, #0
 8003b74:	e0e0      	b.n	8003d38 <parse_token_line+0x1dc>

	char line[MAX_LINE_LENGTH];
	strncpy(line, input, MAX_LINE_LENGTH);
 8003b76:	f107 0310 	add.w	r3, r7, #16
 8003b7a:	2280      	movs	r2, #128	@ 0x80
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f015 fdcd 	bl	801971e <strncpy>
	line[MAX_LINE_LENGTH - 1] = '\0';
 8003b84:	2300      	movs	r3, #0
 8003b86:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

	char* comment = strpbrk(line, "#");
 8003b8a:	f107 0310 	add.w	r3, r7, #16
 8003b8e:	2123      	movs	r1, #35	@ 0x23
 8003b90:	4618      	mov	r0, r3
 8003b92:	f015 fda5 	bl	80196e0 <strchr>
 8003b96:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
	if (comment) *comment = '\0';
 8003b9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d003      	beq.n	8003baa <parse_token_line+0x4e>
 8003ba2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	701a      	strb	r2, [r3, #0]

	char* equal_sign = strchr(line, '=');
 8003baa:	f107 0310 	add.w	r3, r7, #16
 8003bae:	213d      	movs	r1, #61	@ 0x3d
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f015 fd95 	bl	80196e0 <strchr>
 8003bb6:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
	if (!equal_sign) return 0;
 8003bba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d101      	bne.n	8003bc6 <parse_token_line+0x6a>
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	e0b8      	b.n	8003d38 <parse_token_line+0x1dc>

	*equal_sign = '\0';
 8003bc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003bca:	2200      	movs	r2, #0
 8003bcc:	701a      	strb	r2, [r3, #0]
	char* key = trim_spaces(line);
 8003bce:	f107 0310 	add.w	r3, r7, #16
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7ff ff84 	bl	8003ae0 <trim_spaces>
 8003bd8:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
	char* value = trim_spaces(equal_sign + 1);
 8003bdc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003be0:	3301      	adds	r3, #1
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7ff ff7c 	bl	8003ae0 <trim_spaces>
 8003be8:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

	if (strlen(key) == 0 || strlen(value) == 0) return 0;
 8003bec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d004      	beq.n	8003c00 <parse_token_line+0xa4>
 8003bf6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d101      	bne.n	8003c04 <parse_token_line+0xa8>
 8003c00:	2300      	movs	r3, #0
 8003c02:	e099      	b.n	8003d38 <parse_token_line+0x1dc>

	strncpy(output->key, key, TOKEN_STRING_SIZE);
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	2240      	movs	r2, #64	@ 0x40
 8003c08:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f015 fd86 	bl	801971e <strncpy>
	output->key[TOKEN_STRING_SIZE - 1] = '\0';
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

	// strings
	if (value[0] == '"' && value[strlen(value) - 1] == '"') {
 8003c1a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	2b22      	cmp	r3, #34	@ 0x22
 8003c22:	d12d      	bne.n	8003c80 <parse_token_line+0x124>
 8003c24:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003c28:	f7fc fb32 	bl	8000290 <strlen>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8003c34:	4413      	add	r3, r2
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	2b22      	cmp	r3, #34	@ 0x22
 8003c3a:	d121      	bne.n	8003c80 <parse_token_line+0x124>
		value[strlen(value) - 1] = '\0';
 8003c3c:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003c40:	f7fc fb26 	bl	8000290 <strlen>
 8003c44:	4603      	mov	r3, r0
 8003c46:	3b01      	subs	r3, #1
 8003c48:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8003c4c:	4413      	add	r3, r2
 8003c4e:	2200      	movs	r2, #0
 8003c50:	701a      	strb	r2, [r3, #0]
		value++;
 8003c52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c56:	3301      	adds	r3, #1
 8003c58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

		output->type = TOKEN_TYPE_STR;
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	2202      	movs	r2, #2
 8003c60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

		strncpy(output->value.STR_val, value, TOKEN_STRING_SIZE);
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	3344      	adds	r3, #68	@ 0x44
 8003c68:	2240      	movs	r2, #64	@ 0x40
 8003c6a:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f015 fd55 	bl	801971e <strncpy>
		output->value.STR_val[TOKEN_STRING_SIZE - 1] = '\0';
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83

		return 1;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e05b      	b.n	8003d38 <parse_token_line+0x1dc>
	}

	// bools
	if (strcasecmp(value, "true") == 0) {
 8003c80:	492f      	ldr	r1, [pc, #188]	@ (8003d40 <parse_token_line+0x1e4>)
 8003c82:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003c86:	f015 fd0f 	bl	80196a8 <strcasecmp>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d108      	bne.n	8003ca2 <parse_token_line+0x146>
		output->type = TOKEN_TYPE_INT;
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		output->value.INT_val = 1;
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	645a      	str	r2, [r3, #68]	@ 0x44

		return 1;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e04a      	b.n	8003d38 <parse_token_line+0x1dc>
	} else if (strcasecmp(value, "false") == 0) {
 8003ca2:	4928      	ldr	r1, [pc, #160]	@ (8003d44 <parse_token_line+0x1e8>)
 8003ca4:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003ca8:	f015 fcfe 	bl	80196a8 <strcasecmp>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d108      	bne.n	8003cc4 <parse_token_line+0x168>
		output->type = TOKEN_TYPE_INT;
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		output->value.INT_val = 0;
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	645a      	str	r2, [r3, #68]	@ 0x44

		return 1;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e039      	b.n	8003d38 <parse_token_line+0x1dc>
	}

	// floats
	if (strchr(value, '.')) {
 8003cc4:	212e      	movs	r1, #46	@ 0x2e
 8003cc6:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003cca:	f015 fd09 	bl	80196e0 <strchr>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d018      	beq.n	8003d06 <parse_token_line+0x1aa>
		char* end;
		float val = strtof(value, &end);
 8003cd4:	f107 0308 	add.w	r3, r7, #8
 8003cd8:	4619      	mov	r1, r3
 8003cda:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003cde:	f014 fe3f 	bl	8018960 <strtof>
 8003ce2:	ed87 0a24 	vstr	s0, [r7, #144]	@ 0x90
		if (*end != '\0') return 0;
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	781b      	ldrb	r3, [r3, #0]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <parse_token_line+0x196>
 8003cee:	2300      	movs	r3, #0
 8003cf0:	e022      	b.n	8003d38 <parse_token_line+0x1dc>

		output->type = TOKEN_TYPE_FLT;
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		output->value.FLT_val = val;
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8003d00:	645a      	str	r2, [r3, #68]	@ 0x44

		return 1;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e018      	b.n	8003d38 <parse_token_line+0x1dc>
	}

	// ints
	char* end;
	long val = strtol(value, &end, 10);
 8003d06:	f107 030c 	add.w	r3, r7, #12
 8003d0a:	220a      	movs	r2, #10
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003d12:	f014 ff03 	bl	8018b1c <strtol>
 8003d16:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
	if (*end != '\0') return 0;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d001      	beq.n	8003d26 <parse_token_line+0x1ca>
 8003d22:	2300      	movs	r3, #0
 8003d24:	e008      	b.n	8003d38 <parse_token_line+0x1dc>

	output->type = TOKEN_TYPE_INT;
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	output->value.INT_val = (INT_t)val;
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003d34:	645a      	str	r2, [r3, #68]	@ 0x44

	return 1;
 8003d36:	2301      	movs	r3, #1
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	37a8      	adds	r7, #168	@ 0xa8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	0801cc40 	.word	0x0801cc40
 8003d44:	0801cc48 	.word	0x0801cc48

08003d48 <config_override_settings>:

uint8_t config_override_settings(const token* tok) {
 8003d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d4a:	b085      	sub	sp, #20
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
	if (!tok || strlen(tok->key) == 0) return 0;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d003      	beq.n	8003d5e <config_override_settings+0x16>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	781b      	ldrb	r3, [r3, #0]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d101      	bne.n	8003d62 <config_override_settings+0x1a>
 8003d5e:	2300      	movs	r3, #0
 8003d60:	e1dd      	b.n	800411e <config_override_settings+0x3d6>
                ((char*)&__name)[TOKEN_STRING_SIZE - 1] = '\0';	\
            }													\
            return 1;											\
        }

    SETTINGS
 8003d62:	2301      	movs	r3, #1
 8003d64:	73fb      	strb	r3, [r7, #15]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a9c      	ldr	r2, [pc, #624]	@ (8003fdc <config_override_settings+0x294>)
 8003d6a:	4611      	mov	r1, r2
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7fc fa2f 	bl	80001d0 <strcmp>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d127      	bne.n	8003dc8 <config_override_settings+0x80>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d007      	beq.n	8003d92 <config_override_settings+0x4a>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d11d      	bne.n	8003dc8 <config_override_settings+0x80>
 8003d8c:	7bfb      	ldrb	r3, [r7, #15]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d01a      	beq.n	8003dc8 <config_override_settings+0x80>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	3344      	adds	r3, #68	@ 0x44
 8003d96:	4a92      	ldr	r2, [pc, #584]	@ (8003fe0 <config_override_settings+0x298>)
 8003d98:	461c      	mov	r4, r3
 8003d9a:	4616      	mov	r6, r2
 8003d9c:	f104 0c40 	add.w	ip, r4, #64	@ 0x40
 8003da0:	4635      	mov	r5, r6
 8003da2:	4623      	mov	r3, r4
 8003da4:	6818      	ldr	r0, [r3, #0]
 8003da6:	6859      	ldr	r1, [r3, #4]
 8003da8:	689a      	ldr	r2, [r3, #8]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003dae:	3410      	adds	r4, #16
 8003db0:	3610      	adds	r6, #16
 8003db2:	4564      	cmp	r4, ip
 8003db4:	d1f4      	bne.n	8003da0 <config_override_settings+0x58>
 8003db6:	7bfb      	ldrb	r3, [r7, #15]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d003      	beq.n	8003dc4 <config_override_settings+0x7c>
 8003dbc:	4b88      	ldr	r3, [pc, #544]	@ (8003fe0 <config_override_settings+0x298>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e1aa      	b.n	800411e <config_override_settings+0x3d6>
 8003dc8:	2300      	movs	r3, #0
 8003dca:	73fb      	strb	r3, [r7, #15]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	4a85      	ldr	r2, [pc, #532]	@ (8003fe4 <config_override_settings+0x29c>)
 8003dd0:	4611      	mov	r1, r2
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7fc f9fc 	bl	80001d0 <strcmp>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d11a      	bne.n	8003e14 <config_override_settings+0xcc>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d007      	beq.n	8003df8 <config_override_settings+0xb0>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d110      	bne.n	8003e14 <config_override_settings+0xcc>
 8003df2:	7bfb      	ldrb	r3, [r7, #15]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00d      	beq.n	8003e14 <config_override_settings+0xcc>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3344      	adds	r3, #68	@ 0x44
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	4b79      	ldr	r3, [pc, #484]	@ (8003fe8 <config_override_settings+0x2a0>)
 8003e02:	601a      	str	r2, [r3, #0]
 8003e04:	7bfb      	ldrb	r3, [r7, #15]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d002      	beq.n	8003e10 <config_override_settings+0xc8>
 8003e0a:	4b78      	ldr	r3, [pc, #480]	@ (8003fec <config_override_settings+0x2a4>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	701a      	strb	r2, [r3, #0]
 8003e10:	2301      	movs	r3, #1
 8003e12:	e184      	b.n	800411e <config_override_settings+0x3d6>
 8003e14:	2300      	movs	r3, #0
 8003e16:	73fb      	strb	r3, [r7, #15]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	4a75      	ldr	r2, [pc, #468]	@ (8003ff0 <config_override_settings+0x2a8>)
 8003e1c:	4611      	mov	r1, r2
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f7fc f9d6 	bl	80001d0 <strcmp>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d11a      	bne.n	8003e60 <config_override_settings+0x118>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d007      	beq.n	8003e44 <config_override_settings+0xfc>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d110      	bne.n	8003e60 <config_override_settings+0x118>
 8003e3e:	7bfb      	ldrb	r3, [r7, #15]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d00d      	beq.n	8003e60 <config_override_settings+0x118>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	3344      	adds	r3, #68	@ 0x44
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	4b69      	ldr	r3, [pc, #420]	@ (8003ff4 <config_override_settings+0x2ac>)
 8003e4e:	601a      	str	r2, [r3, #0]
 8003e50:	7bfb      	ldrb	r3, [r7, #15]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d002      	beq.n	8003e5c <config_override_settings+0x114>
 8003e56:	4b68      	ldr	r3, [pc, #416]	@ (8003ff8 <config_override_settings+0x2b0>)
 8003e58:	2200      	movs	r2, #0
 8003e5a:	701a      	strb	r2, [r3, #0]
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e15e      	b.n	800411e <config_override_settings+0x3d6>
 8003e60:	2300      	movs	r3, #0
 8003e62:	73fb      	strb	r3, [r7, #15]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a65      	ldr	r2, [pc, #404]	@ (8003ffc <config_override_settings+0x2b4>)
 8003e68:	4611      	mov	r1, r2
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f7fc f9b0 	bl	80001d0 <strcmp>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d11a      	bne.n	8003eac <config_override_settings+0x164>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d007      	beq.n	8003e90 <config_override_settings+0x148>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d110      	bne.n	8003eac <config_override_settings+0x164>
 8003e8a:	7bfb      	ldrb	r3, [r7, #15]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d00d      	beq.n	8003eac <config_override_settings+0x164>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	3344      	adds	r3, #68	@ 0x44
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	461a      	mov	r2, r3
 8003e98:	4b59      	ldr	r3, [pc, #356]	@ (8004000 <config_override_settings+0x2b8>)
 8003e9a:	601a      	str	r2, [r3, #0]
 8003e9c:	7bfb      	ldrb	r3, [r7, #15]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d002      	beq.n	8003ea8 <config_override_settings+0x160>
 8003ea2:	4b58      	ldr	r3, [pc, #352]	@ (8004004 <config_override_settings+0x2bc>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	701a      	strb	r2, [r3, #0]
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e138      	b.n	800411e <config_override_settings+0x3d6>
 8003eac:	2300      	movs	r3, #0
 8003eae:	73fb      	strb	r3, [r7, #15]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a55      	ldr	r2, [pc, #340]	@ (8004008 <config_override_settings+0x2c0>)
 8003eb4:	4611      	mov	r1, r2
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7fc f98a 	bl	80001d0 <strcmp>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d11a      	bne.n	8003ef8 <config_override_settings+0x1b0>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d007      	beq.n	8003edc <config_override_settings+0x194>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d110      	bne.n	8003ef8 <config_override_settings+0x1b0>
 8003ed6:	7bfb      	ldrb	r3, [r7, #15]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00d      	beq.n	8003ef8 <config_override_settings+0x1b0>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	3344      	adds	r3, #68	@ 0x44
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	4b49      	ldr	r3, [pc, #292]	@ (800400c <config_override_settings+0x2c4>)
 8003ee6:	601a      	str	r2, [r3, #0]
 8003ee8:	7bfb      	ldrb	r3, [r7, #15]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d002      	beq.n	8003ef4 <config_override_settings+0x1ac>
 8003eee:	4b48      	ldr	r3, [pc, #288]	@ (8004010 <config_override_settings+0x2c8>)
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	701a      	strb	r2, [r3, #0]
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e112      	b.n	800411e <config_override_settings+0x3d6>
 8003ef8:	2300      	movs	r3, #0
 8003efa:	73fb      	strb	r3, [r7, #15]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4a45      	ldr	r2, [pc, #276]	@ (8004014 <config_override_settings+0x2cc>)
 8003f00:	4611      	mov	r1, r2
 8003f02:	4618      	mov	r0, r3
 8003f04:	f7fc f964 	bl	80001d0 <strcmp>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d11a      	bne.n	8003f44 <config_override_settings+0x1fc>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d007      	beq.n	8003f28 <config_override_settings+0x1e0>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d110      	bne.n	8003f44 <config_override_settings+0x1fc>
 8003f22:	7bfb      	ldrb	r3, [r7, #15]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d00d      	beq.n	8003f44 <config_override_settings+0x1fc>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	3344      	adds	r3, #68	@ 0x44
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	461a      	mov	r2, r3
 8003f30:	4b39      	ldr	r3, [pc, #228]	@ (8004018 <config_override_settings+0x2d0>)
 8003f32:	601a      	str	r2, [r3, #0]
 8003f34:	7bfb      	ldrb	r3, [r7, #15]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d002      	beq.n	8003f40 <config_override_settings+0x1f8>
 8003f3a:	4b38      	ldr	r3, [pc, #224]	@ (800401c <config_override_settings+0x2d4>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	701a      	strb	r2, [r3, #0]
 8003f40:	2301      	movs	r3, #1
 8003f42:	e0ec      	b.n	800411e <config_override_settings+0x3d6>
 8003f44:	2300      	movs	r3, #0
 8003f46:	73fb      	strb	r3, [r7, #15]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a35      	ldr	r2, [pc, #212]	@ (8004020 <config_override_settings+0x2d8>)
 8003f4c:	4611      	mov	r1, r2
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7fc f93e 	bl	80001d0 <strcmp>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d11a      	bne.n	8003f90 <config_override_settings+0x248>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d007      	beq.n	8003f74 <config_override_settings+0x22c>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d110      	bne.n	8003f90 <config_override_settings+0x248>
 8003f6e:	7bfb      	ldrb	r3, [r7, #15]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00d      	beq.n	8003f90 <config_override_settings+0x248>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	3344      	adds	r3, #68	@ 0x44
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	4b29      	ldr	r3, [pc, #164]	@ (8004024 <config_override_settings+0x2dc>)
 8003f7e:	601a      	str	r2, [r3, #0]
 8003f80:	7bfb      	ldrb	r3, [r7, #15]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d002      	beq.n	8003f8c <config_override_settings+0x244>
 8003f86:	4b28      	ldr	r3, [pc, #160]	@ (8004028 <config_override_settings+0x2e0>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	701a      	strb	r2, [r3, #0]
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e0c6      	b.n	800411e <config_override_settings+0x3d6>
 8003f90:	2300      	movs	r3, #0
 8003f92:	73fb      	strb	r3, [r7, #15]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4a25      	ldr	r2, [pc, #148]	@ (800402c <config_override_settings+0x2e4>)
 8003f98:	4611      	mov	r1, r2
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f7fc f918 	bl	80001d0 <strcmp>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d148      	bne.n	8004038 <config_override_settings+0x2f0>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d007      	beq.n	8003fc0 <config_override_settings+0x278>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d13e      	bne.n	8004038 <config_override_settings+0x2f0>
 8003fba:	7bfb      	ldrb	r3, [r7, #15]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d03b      	beq.n	8004038 <config_override_settings+0x2f0>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	3344      	adds	r3, #68	@ 0x44
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	4b19      	ldr	r3, [pc, #100]	@ (8004030 <config_override_settings+0x2e8>)
 8003fca:	601a      	str	r2, [r3, #0]
 8003fcc:	7bfb      	ldrb	r3, [r7, #15]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <config_override_settings+0x290>
 8003fd2:	4b18      	ldr	r3, [pc, #96]	@ (8004034 <config_override_settings+0x2ec>)
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	701a      	strb	r2, [r3, #0]
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e0a0      	b.n	800411e <config_override_settings+0x3d6>
 8003fdc:	0801cc57 	.word	0x0801cc57
 8003fe0:	20000010 	.word	0x20000010
 8003fe4:	0801cc6b 	.word	0x0801cc6b
 8003fe8:	20000050 	.word	0x20000050
 8003fec:	2000008f 	.word	0x2000008f
 8003ff0:	0801cc7f 	.word	0x0801cc7f
 8003ff4:	200004c8 	.word	0x200004c8
 8003ff8:	20000507 	.word	0x20000507
 8003ffc:	0801cc97 	.word	0x0801cc97
 8004000:	200004cc 	.word	0x200004cc
 8004004:	2000050b 	.word	0x2000050b
 8004008:	0801ccaf 	.word	0x0801ccaf
 800400c:	200004d0 	.word	0x200004d0
 8004010:	2000050f 	.word	0x2000050f
 8004014:	0801ccc7 	.word	0x0801ccc7
 8004018:	20000054 	.word	0x20000054
 800401c:	20000093 	.word	0x20000093
 8004020:	0801ccdf 	.word	0x0801ccdf
 8004024:	20000058 	.word	0x20000058
 8004028:	20000097 	.word	0x20000097
 800402c:	0801ccfb 	.word	0x0801ccfb
 8004030:	2000005c 	.word	0x2000005c
 8004034:	2000009b 	.word	0x2000009b
 8004038:	2300      	movs	r3, #0
 800403a:	73fb      	strb	r3, [r7, #15]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	4a3a      	ldr	r2, [pc, #232]	@ (8004128 <config_override_settings+0x3e0>)
 8004040:	4611      	mov	r1, r2
 8004042:	4618      	mov	r0, r3
 8004044:	f7fc f8c4 	bl	80001d0 <strcmp>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d11a      	bne.n	8004084 <config_override_settings+0x33c>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004054:	2b01      	cmp	r3, #1
 8004056:	d007      	beq.n	8004068 <config_override_settings+0x320>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800405e:	2b02      	cmp	r3, #2
 8004060:	d110      	bne.n	8004084 <config_override_settings+0x33c>
 8004062:	7bfb      	ldrb	r3, [r7, #15]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d00d      	beq.n	8004084 <config_override_settings+0x33c>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	3344      	adds	r3, #68	@ 0x44
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	461a      	mov	r2, r3
 8004070:	4b2e      	ldr	r3, [pc, #184]	@ (800412c <config_override_settings+0x3e4>)
 8004072:	601a      	str	r2, [r3, #0]
 8004074:	7bfb      	ldrb	r3, [r7, #15]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d002      	beq.n	8004080 <config_override_settings+0x338>
 800407a:	4b2d      	ldr	r3, [pc, #180]	@ (8004130 <config_override_settings+0x3e8>)
 800407c:	2200      	movs	r2, #0
 800407e:	701a      	strb	r2, [r3, #0]
 8004080:	2301      	movs	r3, #1
 8004082:	e04c      	b.n	800411e <config_override_settings+0x3d6>
 8004084:	2300      	movs	r3, #0
 8004086:	73fb      	strb	r3, [r7, #15]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	4a2a      	ldr	r2, [pc, #168]	@ (8004134 <config_override_settings+0x3ec>)
 800408c:	4611      	mov	r1, r2
 800408e:	4618      	mov	r0, r3
 8004090:	f7fc f89e 	bl	80001d0 <strcmp>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d11a      	bne.n	80040d0 <config_override_settings+0x388>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d007      	beq.n	80040b4 <config_override_settings+0x36c>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d110      	bne.n	80040d0 <config_override_settings+0x388>
 80040ae:	7bfb      	ldrb	r3, [r7, #15]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d00d      	beq.n	80040d0 <config_override_settings+0x388>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	3344      	adds	r3, #68	@ 0x44
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	461a      	mov	r2, r3
 80040bc:	4b1e      	ldr	r3, [pc, #120]	@ (8004138 <config_override_settings+0x3f0>)
 80040be:	601a      	str	r2, [r3, #0]
 80040c0:	7bfb      	ldrb	r3, [r7, #15]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d002      	beq.n	80040cc <config_override_settings+0x384>
 80040c6:	4b1d      	ldr	r3, [pc, #116]	@ (800413c <config_override_settings+0x3f4>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	701a      	strb	r2, [r3, #0]
 80040cc:	2301      	movs	r3, #1
 80040ce:	e026      	b.n	800411e <config_override_settings+0x3d6>
 80040d0:	2300      	movs	r3, #0
 80040d2:	73fb      	strb	r3, [r7, #15]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a1a      	ldr	r2, [pc, #104]	@ (8004140 <config_override_settings+0x3f8>)
 80040d8:	4611      	mov	r1, r2
 80040da:	4618      	mov	r0, r3
 80040dc:	f7fc f878 	bl	80001d0 <strcmp>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d11a      	bne.n	800411c <config_override_settings+0x3d4>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d007      	beq.n	8004100 <config_override_settings+0x3b8>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d110      	bne.n	800411c <config_override_settings+0x3d4>
 80040fa:	7bfb      	ldrb	r3, [r7, #15]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d00d      	beq.n	800411c <config_override_settings+0x3d4>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	3344      	adds	r3, #68	@ 0x44
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	461a      	mov	r2, r3
 8004108:	4b0e      	ldr	r3, [pc, #56]	@ (8004144 <config_override_settings+0x3fc>)
 800410a:	601a      	str	r2, [r3, #0]
 800410c:	7bfb      	ldrb	r3, [r7, #15]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d002      	beq.n	8004118 <config_override_settings+0x3d0>
 8004112:	4b0d      	ldr	r3, [pc, #52]	@ (8004148 <config_override_settings+0x400>)
 8004114:	2200      	movs	r2, #0
 8004116:	701a      	strb	r2, [r3, #0]
 8004118:	2301      	movs	r3, #1
 800411a:	e000      	b.n	800411e <config_override_settings+0x3d6>
    #undef SETTING

	return 0;
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	3714      	adds	r7, #20
 8004122:	46bd      	mov	sp, r7
 8004124:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004126:	bf00      	nop
 8004128:	0801cd13 	.word	0x0801cd13
 800412c:	20000060 	.word	0x20000060
 8004130:	2000009f 	.word	0x2000009f
 8004134:	0801cd2b 	.word	0x0801cd2b
 8004138:	20000064 	.word	0x20000064
 800413c:	200000a3 	.word	0x200000a3
 8004140:	0801cd47 	.word	0x0801cd47
 8004144:	20000068 	.word	0x20000068
 8004148:	200000a7 	.word	0x200000a7

0800414c <config_load_settings>:

uint8_t config_load_settings() {
 800414c:	b580      	push	{r7, lr}
 800414e:	b0c2      	sub	sp, #264	@ 0x108
 8004150:	af00      	add	r7, sp, #0
	FRESULT res;
	char line[MAX_LINE_LENGTH];

	if (mount_sd() != FR_OK) return 0;
 8004152:	f001 f977 	bl	8005444 <mount_sd>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	d001      	beq.n	8004160 <config_load_settings+0x14>
 800415c:	2300      	movs	r3, #0
 800415e:	e03b      	b.n	80041d8 <config_load_settings+0x8c>

	res = f_open(&settings_file, SETTINGS_FILE, FA_READ);
 8004160:	2201      	movs	r2, #1
 8004162:	4920      	ldr	r1, [pc, #128]	@ (80041e4 <config_load_settings+0x98>)
 8004164:	4820      	ldr	r0, [pc, #128]	@ (80041e8 <config_load_settings+0x9c>)
 8004166:	f012 f981 	bl	801646c <f_open>
 800416a:	4603      	mov	r3, r0
 800416c:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
	if (res != FR_OK) return 0;
 8004170:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 8004174:	2b00      	cmp	r3, #0
 8004176:	d00f      	beq.n	8004198 <config_load_settings+0x4c>
 8004178:	2300      	movs	r3, #0
 800417a:	e02d      	b.n	80041d8 <config_load_settings+0x8c>

	while (f_gets(line, MAX_LINE_LENGTH, &settings_file)) {
		token tok;
		if (parse_token_line(line, &tok)) {
 800417c:	463a      	mov	r2, r7
 800417e:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8004182:	4611      	mov	r1, r2
 8004184:	4618      	mov	r0, r3
 8004186:	f7ff fce9 	bl	8003b5c <parse_token_line>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d003      	beq.n	8004198 <config_load_settings+0x4c>
			config_override_settings(&tok);
 8004190:	463b      	mov	r3, r7
 8004192:	4618      	mov	r0, r3
 8004194:	f7ff fdd8 	bl	8003d48 <config_override_settings>
	while (f_gets(line, MAX_LINE_LENGTH, &settings_file)) {
 8004198:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800419c:	4a12      	ldr	r2, [pc, #72]	@ (80041e8 <config_load_settings+0x9c>)
 800419e:	2180      	movs	r1, #128	@ 0x80
 80041a0:	4618      	mov	r0, r3
 80041a2:	f012 fec6 	bl	8016f32 <f_gets>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d1e7      	bne.n	800417c <config_load_settings+0x30>
		}
	}

	f_close(&settings_file);
 80041ac:	480e      	ldr	r0, [pc, #56]	@ (80041e8 <config_load_settings+0x9c>)
 80041ae:	f012 fe96 	bl	8016ede <f_close>

	CONFIG_CALIBRATE = CONFIG_CALIBRATE_ACC || CONFIG_CALIBRATE_GYR || CONFIG_CALIBRATE_MAG;
 80041b2:	4b0e      	ldr	r3, [pc, #56]	@ (80041ec <config_load_settings+0xa0>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d107      	bne.n	80041ca <config_load_settings+0x7e>
 80041ba:	4b0d      	ldr	r3, [pc, #52]	@ (80041f0 <config_load_settings+0xa4>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d103      	bne.n	80041ca <config_load_settings+0x7e>
 80041c2:	4b0c      	ldr	r3, [pc, #48]	@ (80041f4 <config_load_settings+0xa8>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d001      	beq.n	80041ce <config_load_settings+0x82>
 80041ca:	2301      	movs	r3, #1
 80041cc:	e000      	b.n	80041d0 <config_load_settings+0x84>
 80041ce:	2300      	movs	r3, #0
 80041d0:	b2da      	uxtb	r2, r3
 80041d2:	4b09      	ldr	r3, [pc, #36]	@ (80041f8 <config_load_settings+0xac>)
 80041d4:	701a      	strb	r2, [r3, #0]

	return 1;
 80041d6:	2301      	movs	r3, #1
}
 80041d8:	4618      	mov	r0, r3
 80041da:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	0801cd58 	.word	0x0801cd58
 80041e8:	200004d4 	.word	0x200004d4
 80041ec:	200004c8 	.word	0x200004c8
 80041f0:	200004cc 	.word	0x200004cc
 80041f4:	200004d0 	.word	0x200004d0
 80041f8:	200004c5 	.word	0x200004c5

080041fc <PID_init>:

#include "control.h"

#include <math.h>

void PID_init(PID* pid) {
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
	pid->pt = HAL_GetTick();
 8004204:	f004 f856 	bl	80082b4 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	619a      	str	r2, [r3, #24]
	pid->pe = 0.0f;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f04f 0200 	mov.w	r2, #0
 8004214:	61da      	str	r2, [r3, #28]
	pid->i = 0.0f;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f04f 0200 	mov.w	r2, #0
 800421c:	625a      	str	r2, [r3, #36]	@ 0x24
	pid->d = 0.0f;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f04f 0200 	mov.w	r2, #0
 8004224:	629a      	str	r2, [r3, #40]	@ 0x28
	pid->cfe = 0.0f;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f04f 0200 	mov.w	r2, #0
 800422c:	62da      	str	r2, [r3, #44]	@ 0x2c
	pid->pfe = 0.0f;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f04f 0200 	mov.w	r2, #0
 8004234:	631a      	str	r2, [r3, #48]	@ 0x30
	pid->output = 0.0f;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f04f 0200 	mov.w	r2, #0
 800423c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800423e:	bf00      	nop
 8004240:	3708      	adds	r7, #8
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
	...

08004248 <PID_compute>:

void PID_compute(PID* pid, float target, float current) {
 8004248:	b580      	push	{r7, lr}
 800424a:	b08a      	sub	sp, #40	@ 0x28
 800424c:	af00      	add	r7, sp, #0
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	ed87 0a02 	vstr	s0, [r7, #8]
 8004254:	edc7 0a01 	vstr	s1, [r7, #4]
	uint32_t t = HAL_GetTick();
 8004258:	f004 f82c 	bl	80082b4 <HAL_GetTick>
 800425c:	6238      	str	r0, [r7, #32]

	float dt = ((float)(t - pid->pt)) / 1.0e3f;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	699b      	ldr	r3, [r3, #24]
 8004262:	6a3a      	ldr	r2, [r7, #32]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	ee07 3a90 	vmov	s15, r3
 800426a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800426e:	eddf 6a67 	vldr	s13, [pc, #412]	@ 800440c <PID_compute+0x1c4>
 8004272:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004276:	edc7 7a07 	vstr	s15, [r7, #28]
	pid->pt = t;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	6a3a      	ldr	r2, [r7, #32]
 800427e:	619a      	str	r2, [r3, #24]

	if (dt <= 0.0f) return;
 8004280:	edd7 7a07 	vldr	s15, [r7, #28]
 8004284:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800428c:	f240 80b9 	bls.w	8004402 <PID_compute+0x1ba>

	float error = target - current;
 8004290:	ed97 7a02 	vldr	s14, [r7, #8]
 8004294:	edd7 7a01 	vldr	s15, [r7, #4]
 8004298:	ee77 7a67 	vsub.f32	s15, s14, s15
 800429c:	edc7 7a06 	vstr	s15, [r7, #24]

	pid->cfe = (pid->Ka * pid->pfe) + (1 - pid->Ka) * (error - pid->pe);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	ed93 7a03 	vldr	s14, [r3, #12]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80042ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	edd3 7a03 	vldr	s15, [r3, #12]
 80042b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042ba:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	edd3 7a07 	vldr	s15, [r3, #28]
 80042c4:	ed97 6a06 	vldr	s12, [r7, #24]
 80042c8:	ee76 7a67 	vsub.f32	s15, s12, s15
 80042cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80042d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	pid->pfe = pid->cfe;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	631a      	str	r2, [r3, #48]	@ 0x30

	pid->pe = error;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	69ba      	ldr	r2, [r7, #24]
 80042e6:	61da      	str	r2, [r3, #28]

	pid->p = error;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	69ba      	ldr	r2, [r7, #24]
 80042ec:	621a      	str	r2, [r3, #32]
	pid->i += error * dt;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80042f4:	edd7 6a06 	vldr	s13, [r7, #24]
 80042f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80042fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004300:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	if (pid->Ki != 0.0f) {
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	edd3 7a01 	vldr	s15, [r3, #4]
 8004310:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004318:	d02d      	beq.n	8004376 <PID_compute+0x12e>
	    float i_max = pid->OUT_MAX / pid->Ki;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	edd3 6a04 	vldr	s13, [r3, #16]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	ed93 7a01 	vldr	s14, [r3, #4]
 8004326:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800432a:	edc7 7a05 	vstr	s15, [r7, #20]
	    float i_min = pid->OUT_MIN / pid->Ki;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	edd3 6a05 	vldr	s13, [r3, #20]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	ed93 7a01 	vldr	s14, [r3, #4]
 800433a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800433e:	edc7 7a04 	vstr	s15, [r7, #16]

		if (pid->i > i_max) pid->i = i_max;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8004348:	ed97 7a05 	vldr	s14, [r7, #20]
 800434c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004354:	d502      	bpl.n	800435c <PID_compute+0x114>
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	697a      	ldr	r2, [r7, #20]
 800435a:	625a      	str	r2, [r3, #36]	@ 0x24
	    if (pid->i < i_min) pid->i = i_min;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8004362:	ed97 7a04 	vldr	s14, [r7, #16]
 8004366:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800436a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800436e:	dd02      	ble.n	8004376 <PID_compute+0x12e>
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	693a      	ldr	r2, [r7, #16]
 8004374:	625a      	str	r2, [r3, #36]	@ 0x24
	}

	pid->d = pid->cfe / dt;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800437c:	ed97 7a07 	vldr	s14, [r7, #28]
 8004380:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	float signal = pid->Kp * pid->p + pid->Ki * pid->i + pid->Kd * pid->d;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	ed93 7a00 	vldr	s14, [r3]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	edd3 7a08 	vldr	s15, [r3, #32]
 8004396:	ee27 7a27 	vmul.f32	s14, s14, s15
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	edd3 6a01 	vldr	s13, [r3, #4]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80043a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80043aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	edd3 6a02 	vldr	s13, [r3, #8]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80043ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80043be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043c2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	if (signal > pid->OUT_MAX) signal = pid->OUT_MAX;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	edd3 7a04 	vldr	s15, [r3, #16]
 80043cc:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80043d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043d8:	dd02      	ble.n	80043e0 <PID_compute+0x198>
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	627b      	str	r3, [r7, #36]	@ 0x24
	if (signal < pid->OUT_MIN) signal = pid->OUT_MIN;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	edd3 7a05 	vldr	s15, [r3, #20]
 80043e6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80043ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043f2:	d502      	bpl.n	80043fa <PID_compute+0x1b2>
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	695b      	ldr	r3, [r3, #20]
 80043f8:	627b      	str	r3, [r7, #36]	@ 0x24

	pid->output = signal;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043fe:	635a      	str	r2, [r3, #52]	@ 0x34
 8004400:	e000      	b.n	8004404 <PID_compute+0x1bc>
	if (dt <= 0.0f) return;
 8004402:	bf00      	nop
}
 8004404:	3728      	adds	r7, #40	@ 0x28
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	447a0000 	.word	0x447a0000

08004410 <update_EMA_filter>:

void update_EMA_filter(float sample, float* mean, float* var, float alpha, float min_var) {
 8004410:	b580      	push	{r7, lr}
 8004412:	b088      	sub	sp, #32
 8004414:	af00      	add	r7, sp, #0
 8004416:	ed87 0a05 	vstr	s0, [r7, #20]
 800441a:	6138      	str	r0, [r7, #16]
 800441c:	60f9      	str	r1, [r7, #12]
 800441e:	edc7 0a02 	vstr	s1, [r7, #8]
 8004422:	ed87 1a01 	vstr	s2, [r7, #4]
	*mean = alpha * sample + (1.0f - alpha) * (*mean);
 8004426:	ed97 7a02 	vldr	s14, [r7, #8]
 800442a:	edd7 7a05 	vldr	s15, [r7, #20]
 800442e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004432:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004436:	edd7 7a02 	vldr	s15, [r7, #8]
 800443a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	edd3 7a00 	vldr	s15, [r3]
 8004444:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004448:	ee77 7a27 	vadd.f32	s15, s14, s15
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	edc3 7a00 	vstr	s15, [r3]

	float dev = sample - *mean;
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	edd3 7a00 	vldr	s15, [r3]
 8004458:	ed97 7a05 	vldr	s14, [r7, #20]
 800445c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004460:	edc7 7a07 	vstr	s15, [r7, #28]

	*var = alpha * (dev * dev) + (1.0f - alpha) * (*var);
 8004464:	edd7 7a07 	vldr	s15, [r7, #28]
 8004468:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800446c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004470:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004474:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004478:	edd7 7a02 	vldr	s15, [r7, #8]
 800447c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	edd3 7a00 	vldr	s15, [r3]
 8004486:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800448a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	edc3 7a00 	vstr	s15, [r3]
	*var = fmaxf(*var, min_var);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	edd3 7a00 	vldr	s15, [r3]
 800449a:	eef0 0a67 	vmov.f32	s1, s15
 800449e:	ed97 0a01 	vldr	s0, [r7, #4]
 80044a2:	f017 fe92 	bl	801c1ca <fmaxf>
 80044a6:	eef0 7a40 	vmov.f32	s15, s0
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	edc3 7a00 	vstr	s15, [r3]
}
 80044b0:	bf00      	nop
 80044b2:	3720      	adds	r7, #32
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <Kalman_2D_update_measurement_variance>:

void Kalman_2D_update_measurement_variance(Kalman_2D* kalman, float sample, float alpha, float min_var) {
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	ed87 0a02 	vstr	s0, [r7, #8]
 80044c4:	edc7 0a01 	vstr	s1, [r7, #4]
 80044c8:	ed87 1a00 	vstr	s2, [r7]
	update_EMA_filter(sample, &kalman->measurement_mean, &kalman->measurement_var, alpha, min_var);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	3334      	adds	r3, #52	@ 0x34
 80044d6:	ed97 1a00 	vldr	s2, [r7]
 80044da:	edd7 0a01 	vldr	s1, [r7, #4]
 80044de:	4619      	mov	r1, r3
 80044e0:	4610      	mov	r0, r2
 80044e2:	ed97 0a02 	vldr	s0, [r7, #8]
 80044e6:	f7ff ff93 	bl	8004410 <update_EMA_filter>

	kalman->R = kalman->measurement_var;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80044f2:	bf00      	nop
 80044f4:	3710      	adds	r7, #16
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}

080044fa <Kalman_2D_update_process_variance>:

void Kalman_2D_update_process_variance(Kalman_2D* kalman, float process1_input, float process2_input, float alpha, float min_var) {
 80044fa:	b580      	push	{r7, lr}
 80044fc:	b086      	sub	sp, #24
 80044fe:	af00      	add	r7, sp, #0
 8004500:	6178      	str	r0, [r7, #20]
 8004502:	ed87 0a04 	vstr	s0, [r7, #16]
 8004506:	edc7 0a03 	vstr	s1, [r7, #12]
 800450a:	ed87 1a02 	vstr	s2, [r7, #8]
 800450e:	edc7 1a01 	vstr	s3, [r7, #4]
	update_EMA_filter(process1_input, &kalman->process1_mean, &kalman->process1_var, alpha, min_var);
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	333c      	adds	r3, #60	@ 0x3c
 800451c:	ed97 1a01 	vldr	s2, [r7, #4]
 8004520:	edd7 0a02 	vldr	s1, [r7, #8]
 8004524:	4619      	mov	r1, r3
 8004526:	4610      	mov	r0, r2
 8004528:	ed97 0a04 	vldr	s0, [r7, #16]
 800452c:	f7ff ff70 	bl	8004410 <update_EMA_filter>
	update_EMA_filter(process2_input, &kalman->process2_mean, &kalman->process2_var, alpha, min_var);
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	3344      	adds	r3, #68	@ 0x44
 800453a:	ed97 1a01 	vldr	s2, [r7, #4]
 800453e:	edd7 0a02 	vldr	s1, [r7, #8]
 8004542:	4619      	mov	r1, r3
 8004544:	4610      	mov	r0, r2
 8004546:	ed97 0a03 	vldr	s0, [r7, #12]
 800454a:	f7ff ff61 	bl	8004410 <update_EMA_filter>

	kalman->Q[0][0] = kalman->process1_var;
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	61da      	str	r2, [r3, #28]
	kalman->Q[1][1] = kalman->process2_var;
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800455e:	bf00      	nop
 8004560:	3718      	adds	r7, #24
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}

08004566 <Kalman_2D_altitude_initialize>:

void Kalman_2D_altitude_initialize(Kalman_2D* kalman, float Q[2][2], float R) {
 8004566:	b580      	push	{r7, lr}
 8004568:	b084      	sub	sp, #16
 800456a:	af00      	add	r7, sp, #0
 800456c:	60f8      	str	r0, [r7, #12]
 800456e:	60b9      	str	r1, [r7, #8]
 8004570:	ed87 0a01 	vstr	s0, [r7, #4]
	kalman->time = HAL_GetTick();
 8004574:	f003 fe9e 	bl	80082b4 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	601a      	str	r2, [r3, #0]

	kalman->x[0] = 0.0f;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f04f 0200 	mov.w	r2, #0
 8004584:	605a      	str	r2, [r3, #4]
	kalman->x[1] = 0.0f;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f04f 0200 	mov.w	r2, #0
 800458c:	609a      	str	r2, [r3, #8]

	kalman->P[0][0] = 1.0f;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004594:	60da      	str	r2, [r3, #12]
	kalman->P[0][1] = 0.0f;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f04f 0200 	mov.w	r2, #0
 800459c:	611a      	str	r2, [r3, #16]
	kalman->P[1][0] = 0.0f;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f04f 0200 	mov.w	r2, #0
 80045a4:	615a      	str	r2, [r3, #20]
	kalman->P[1][1] = 1.0f;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80045ac:	619a      	str	r2, [r3, #24]

	kalman->Q[0][0] = Q[0][0];
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	61da      	str	r2, [r3, #28]
	kalman->Q[0][1] = Q[0][1];
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	685a      	ldr	r2, [r3, #4]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	621a      	str	r2, [r3, #32]
	kalman->Q[1][0] = Q[1][0];
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	3308      	adds	r3, #8
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	625a      	str	r2, [r3, #36]	@ 0x24
	kalman->Q[1][1] = Q[1][1];
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	3308      	adds	r3, #8
 80045cc:	685a      	ldr	r2, [r3, #4]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	629a      	str	r2, [r3, #40]	@ 0x28

	kalman->R = R;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	687a      	ldr	r2, [r7, #4]
 80045d6:	62da      	str	r2, [r3, #44]	@ 0x2c

	kalman->measurement_mean = 0.0f;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f04f 0200 	mov.w	r2, #0
 80045de:	631a      	str	r2, [r3, #48]	@ 0x30
	kalman->measurement_var  = R;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	635a      	str	r2, [r3, #52]	@ 0x34

	kalman->process1_mean = 0.0f;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	f04f 0200 	mov.w	r2, #0
 80045ec:	639a      	str	r2, [r3, #56]	@ 0x38
	kalman->process1_var  = Q[0][0];
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	63da      	str	r2, [r3, #60]	@ 0x3c

	kalman->process2_mean = 0.0f;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f04f 0200 	mov.w	r2, #0
 80045fc:	641a      	str	r2, [r3, #64]	@ 0x40
	kalman->process2_var  = Q[1][1];
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	3308      	adds	r3, #8
 8004602:	685a      	ldr	r2, [r3, #4]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8004608:	bf00      	nop
 800460a:	3710      	adds	r7, #16
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <Kalman_2D_altitude_predict>:

void Kalman_2D_altitude_predict(Kalman_2D* kalman, float acceleration, float process_alpha, float process_min_var) {
 8004610:	b580      	push	{r7, lr}
 8004612:	b094      	sub	sp, #80	@ 0x50
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	ed87 0a02 	vstr	s0, [r7, #8]
 800461c:	edc7 0a01 	vstr	s1, [r7, #4]
 8004620:	ed87 1a00 	vstr	s2, [r7]
	uint32_t time = HAL_GetTick();
 8004624:	f003 fe46 	bl	80082b4 <HAL_GetTick>
 8004628:	64f8      	str	r0, [r7, #76]	@ 0x4c
	float dt = ((float)(time - kalman->time)) / 1000.0f;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	ee07 3a90 	vmov	s15, r3
 8004636:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800463a:	eddf 6a90 	vldr	s13, [pc, #576]	@ 800487c <Kalman_2D_altitude_predict+0x26c>
 800463e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004642:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	kalman->time = time;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800464a:	601a      	str	r2, [r3, #0]

	// predict state
	kalman->x[0] += 0.5f * acceleration * dt * dt + kalman->x[1] * dt;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	ed93 7a01 	vldr	s14, [r3, #4]
 8004652:	edd7 7a02 	vldr	s15, [r7, #8]
 8004656:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800465a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800465e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8004662:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004666:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800466a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	ed93 6a02 	vldr	s12, [r3, #8]
 8004674:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8004678:	ee66 7a27 	vmul.f32	s15, s12, s15
 800467c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004680:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	edc3 7a01 	vstr	s15, [r3, #4]
	kalman->x[1] += acceleration * dt;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	ed93 7a02 	vldr	s14, [r3, #8]
 8004690:	edd7 6a02 	vldr	s13, [r7, #8]
 8004694:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8004698:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800469c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	edc3 7a02 	vstr	s15, [r3, #8]

	// update process variance
	float process1_input = 0.5f * acceleration * dt * dt;
 80046a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80046aa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80046ae:	ee27 7a87 	vmul.f32	s14, s15, s14
 80046b2:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80046b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046ba:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80046be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046c2:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	float process2_input = acceleration * dt;
 80046c6:	ed97 7a02 	vldr	s14, [r7, #8]
 80046ca:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80046ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046d2:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	Kalman_2D_update_process_variance(kalman, process1_input, process2_input, process_alpha, process_min_var);
 80046d6:	edd7 1a00 	vldr	s3, [r7]
 80046da:	ed97 1a01 	vldr	s2, [r7, #4]
 80046de:	edd7 0a10 	vldr	s1, [r7, #64]	@ 0x40
 80046e2:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 80046e6:	68f8      	ldr	r0, [r7, #12]
 80046e8:	f7ff ff07 	bl	80044fa <Kalman_2D_update_process_variance>

	// state transition matrix
	float F[2][2] = {
 80046ec:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80046f0:	613b      	str	r3, [r7, #16]
 80046f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046f4:	617b      	str	r3, [r7, #20]
 80046f6:	f04f 0300 	mov.w	r3, #0
 80046fa:	61bb      	str	r3, [r7, #24]
 80046fc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004700:	61fb      	str	r3, [r7, #28]
	};

	// P = F * P * F^T + Q

	// F * P
	float FP00 = F[0][0] * kalman->P[0][0] + F[0][1] * kalman->P[1][0];
 8004702:	ed97 7a04 	vldr	s14, [r7, #16]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	edd3 7a03 	vldr	s15, [r3, #12]
 800470c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004710:	edd7 6a05 	vldr	s13, [r7, #20]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	edd3 7a05 	vldr	s15, [r3, #20]
 800471a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800471e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004722:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
	float FP01 = F[0][0] * kalman->P[0][1] + F[0][1] * kalman->P[1][1];
 8004726:	ed97 7a04 	vldr	s14, [r7, #16]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	edd3 7a04 	vldr	s15, [r3, #16]
 8004730:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004734:	edd7 6a05 	vldr	s13, [r7, #20]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	edd3 7a06 	vldr	s15, [r3, #24]
 800473e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004742:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004746:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	float FP10 = F[1][0] * kalman->P[0][0] + F[1][1] * kalman->P[1][0];
 800474a:	ed97 7a06 	vldr	s14, [r7, #24]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	edd3 7a03 	vldr	s15, [r3, #12]
 8004754:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004758:	edd7 6a07 	vldr	s13, [r7, #28]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	edd3 7a05 	vldr	s15, [r3, #20]
 8004762:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004766:	ee77 7a27 	vadd.f32	s15, s14, s15
 800476a:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	float FP11 = F[1][0] * kalman->P[0][1] + F[1][1] * kalman->P[1][1];
 800476e:	ed97 7a06 	vldr	s14, [r7, #24]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	edd3 7a04 	vldr	s15, [r3, #16]
 8004778:	ee27 7a27 	vmul.f32	s14, s14, s15
 800477c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	edd3 7a06 	vldr	s15, [r3, #24]
 8004786:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800478a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800478e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

	// FP * F^T
	float P00 = FP00 * F[0][0] + FP01 * F[0][1];
 8004792:	ed97 7a04 	vldr	s14, [r7, #16]
 8004796:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800479a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800479e:	edd7 6a05 	vldr	s13, [r7, #20]
 80047a2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80047a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80047aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047ae:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	float P01 = FP00 * F[1][0] + FP01 * F[1][1];
 80047b2:	ed97 7a06 	vldr	s14, [r7, #24]
 80047b6:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80047ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80047be:	edd7 6a07 	vldr	s13, [r7, #28]
 80047c2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80047c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80047ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047ce:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	float P10 = FP10 * F[0][0] + FP11 * F[0][1];
 80047d2:	ed97 7a04 	vldr	s14, [r7, #16]
 80047d6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80047da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80047de:	edd7 6a05 	vldr	s13, [r7, #20]
 80047e2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80047e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80047ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047ee:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float P11 = FP10 * F[1][0] + FP11 * F[1][1];
 80047f2:	ed97 7a06 	vldr	s14, [r7, #24]
 80047f6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80047fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80047fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8004802:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8004806:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800480a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800480e:	edc7 7a08 	vstr	s15, [r7, #32]

	// FPF^T + Q
	P00 += kalman->Q[0][0];
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	edd3 7a07 	vldr	s15, [r3, #28]
 8004818:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800481c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004820:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	P01 += kalman->Q[0][1];
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	edd3 7a08 	vldr	s15, [r3, #32]
 800482a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800482e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004832:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	P10 += kalman->Q[1][0];
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800483c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8004840:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004844:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	P11 += kalman->Q[1][1];
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800484e:	ed97 7a08 	vldr	s14, [r7, #32]
 8004852:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004856:	edc7 7a08 	vstr	s15, [r7, #32]

	kalman->P[0][0] = P00;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800485e:	60da      	str	r2, [r3, #12]
	kalman->P[0][1] = P01;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004864:	611a      	str	r2, [r3, #16]
	kalman->P[1][0] = P10;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800486a:	615a      	str	r2, [r3, #20]
	kalman->P[1][1] = P11;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6a3a      	ldr	r2, [r7, #32]
 8004870:	619a      	str	r2, [r3, #24]
}
 8004872:	bf00      	nop
 8004874:	3750      	adds	r7, #80	@ 0x50
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	447a0000 	.word	0x447a0000

08004880 <Kalman_2D_altitude_update>:

void Kalman_2D_altitude_update(Kalman_2D* kalman, float altitude, float measurement_alpha, float measurement_min_var) {
 8004880:	b580      	push	{r7, lr}
 8004882:	b096      	sub	sp, #88	@ 0x58
 8004884:	af00      	add	r7, sp, #0
 8004886:	60f8      	str	r0, [r7, #12]
 8004888:	ed87 0a02 	vstr	s0, [r7, #8]
 800488c:	edc7 0a01 	vstr	s1, [r7, #4]
 8004890:	ed87 1a00 	vstr	s2, [r7]
	// update measurement variance
	Kalman_2D_update_measurement_variance(kalman, altitude, measurement_alpha, measurement_min_var);
 8004894:	ed97 1a00 	vldr	s2, [r7]
 8004898:	edd7 0a01 	vldr	s1, [r7, #4]
 800489c:	ed97 0a02 	vldr	s0, [r7, #8]
 80048a0:	68f8      	ldr	r0, [r7, #12]
 80048a2:	f7ff fe09 	bl	80044b8 <Kalman_2D_update_measurement_variance>

	// measurement matrix
	float H[2] = {1.0f, 0.0f};
 80048a6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80048aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80048ac:	f04f 0300 	mov.w	r3, #0
 80048b0:	63fb      	str	r3, [r7, #60]	@ 0x3c

	// innovation
	float y = altitude - (H[0] * kalman->x[0] + H[1] * kalman->x[1]);
 80048b2:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	edd3 7a01 	vldr	s15, [r3, #4]
 80048bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80048c0:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	edd3 7a02 	vldr	s15, [r3, #8]
 80048ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80048ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048d2:	ed97 7a02 	vldr	s14, [r7, #8]
 80048d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048da:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

	// S = H * P * H^T + R
	float S =	H[0] * kalman->P[0][0] * H[0] +
 80048de:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	edd3 7a03 	vldr	s15, [r3, #12]
 80048e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80048ec:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80048f0:	ee27 7a27 	vmul.f32	s14, s14, s15
            	H[0] * kalman->P[0][1] * H[1] +
 80048f4:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	edd3 7a04 	vldr	s15, [r3, #16]
 80048fe:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004902:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004906:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float S =	H[0] * kalman->P[0][0] * H[0] +
 800490a:	ee37 7a27 	vadd.f32	s14, s14, s15
				H[1] * kalman->P[1][0] * H[0] +
 800490e:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	edd3 7a05 	vldr	s15, [r3, #20]
 8004918:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800491c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004920:	ee66 7aa7 	vmul.f32	s15, s13, s15
            	H[0] * kalman->P[0][1] * H[1] +
 8004924:	ee37 7a27 	vadd.f32	s14, s14, s15
				H[1] * kalman->P[1][1] * H[1] +
 8004928:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004932:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004936:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800493a:	ee66 7aa7 	vmul.f32	s15, s13, s15
				H[1] * kalman->P[1][0] * H[0] +
 800493e:	ee37 7a27 	vadd.f32	s14, s14, s15
				kalman->R;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
	float S =	H[0] * kalman->P[0][0] * H[0] +
 8004948:	ee77 7a27 	vadd.f32	s15, s14, s15
 800494c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

	// kalman gain
	// K = P * H^T * S^-1
	float K[2];
	K[0] = (kalman->P[0][0] * H[0] + kalman->P[0][1] * H[1]) / S;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	ed93 7a03 	vldr	s14, [r3, #12]
 8004956:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800495a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	edd3 6a04 	vldr	s13, [r3, #16]
 8004964:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004968:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800496c:	ee77 6a27 	vadd.f32	s13, s14, s15
 8004970:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8004974:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004978:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	K[1] = (kalman->P[1][0] * H[0] + kalman->P[1][1] * H[1]) / S;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	ed93 7a05 	vldr	s14, [r3, #20]
 8004982:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004986:	ee27 7a27 	vmul.f32	s14, s14, s15
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	edd3 6a06 	vldr	s13, [r3, #24]
 8004990:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004994:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004998:	ee77 6a27 	vadd.f32	s13, s14, s15
 800499c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80049a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049a4:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

	// update state
	kalman->x[0] += K[0] * y;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	ed93 7a01 	vldr	s14, [r3, #4]
 80049ae:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 80049b2:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80049b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80049ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	edc3 7a01 	vstr	s15, [r3, #4]
	kalman->x[1] += K[1] * y;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	ed93 7a02 	vldr	s14, [r3, #8]
 80049ca:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 80049ce:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80049d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80049d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	edc3 7a02 	vstr	s15, [r3, #8]

	// update covariance
	// P = (I - K * H) * P
	float KH[2][2] = {
		{K[0] * H[0], K[0] * H[1]},
 80049e0:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80049e4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80049e8:	ee67 7a27 	vmul.f32	s15, s14, s15
	float KH[2][2] = {
 80049ec:	edc7 7a08 	vstr	s15, [r7, #32]
		{K[0] * H[0], K[0] * H[1]},
 80049f0:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80049f4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80049f8:	ee67 7a27 	vmul.f32	s15, s14, s15
	float KH[2][2] = {
 80049fc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		{K[1] * H[0], K[1] * H[1]}
 8004a00:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8004a04:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004a08:	ee67 7a27 	vmul.f32	s15, s14, s15
	float KH[2][2] = {
 8004a0c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		{K[1] * H[0], K[1] * H[1]}
 8004a10:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8004a14:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004a18:	ee67 7a27 	vmul.f32	s15, s14, s15
	float KH[2][2] = {
 8004a1c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	};

	float I_KH[2][2] = {
		{1.0f - KH[0][0], 0.0f - KH[0][1]},
 8004a20:	edd7 7a08 	vldr	s15, [r7, #32]
 8004a24:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a28:	ee77 7a67 	vsub.f32	s15, s14, s15
	float I_KH[2][2] = {
 8004a2c:	edc7 7a04 	vstr	s15, [r7, #16]
		{1.0f - KH[0][0], 0.0f - KH[0][1]},
 8004a30:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004a34:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8004b10 <Kalman_2D_altitude_update+0x290>
 8004a38:	ee77 7a67 	vsub.f32	s15, s14, s15
	float I_KH[2][2] = {
 8004a3c:	edc7 7a05 	vstr	s15, [r7, #20]
		{0.0f - KH[1][0], 1.0f - KH[1][1]}
 8004a40:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004a44:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8004b10 <Kalman_2D_altitude_update+0x290>
 8004a48:	ee77 7a67 	vsub.f32	s15, s14, s15
	float I_KH[2][2] = {
 8004a4c:	edc7 7a06 	vstr	s15, [r7, #24]
		{0.0f - KH[1][0], 1.0f - KH[1][1]}
 8004a50:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004a54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a58:	ee77 7a67 	vsub.f32	s15, s14, s15
	float I_KH[2][2] = {
 8004a5c:	edc7 7a07 	vstr	s15, [r7, #28]
	};

	float P00 = I_KH[0][0] * kalman->P[0][0] + I_KH[0][1] * kalman->P[1][0];
 8004a60:	ed97 7a04 	vldr	s14, [r7, #16]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	edd3 7a03 	vldr	s15, [r3, #12]
 8004a6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a6e:	edd7 6a05 	vldr	s13, [r7, #20]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	edd3 7a05 	vldr	s15, [r3, #20]
 8004a78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a80:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
	float P01 = I_KH[0][0] * kalman->P[0][1] + I_KH[0][1] * kalman->P[1][1];
 8004a84:	ed97 7a04 	vldr	s14, [r7, #16]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	edd3 7a04 	vldr	s15, [r3, #16]
 8004a8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a92:	edd7 6a05 	vldr	s13, [r7, #20]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	edd3 7a06 	vldr	s15, [r3, #24]
 8004a9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004aa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004aa4:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	float P10 = I_KH[1][0] * kalman->P[0][0] + I_KH[1][1] * kalman->P[1][0];
 8004aa8:	ed97 7a06 	vldr	s14, [r7, #24]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	edd3 7a03 	vldr	s15, [r3, #12]
 8004ab2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004ab6:	edd7 6a07 	vldr	s13, [r7, #28]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	edd3 7a05 	vldr	s15, [r3, #20]
 8004ac0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ac8:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	float P11 = I_KH[1][0] * kalman->P[0][1] + I_KH[1][1] * kalman->P[1][1];
 8004acc:	ed97 7a06 	vldr	s14, [r7, #24]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	edd3 7a04 	vldr	s15, [r3, #16]
 8004ad6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004ada:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	edd3 7a06 	vldr	s15, [r3, #24]
 8004ae4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ae8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004aec:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

	kalman->P[0][0] = P00;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004af4:	60da      	str	r2, [r3, #12]
	kalman->P[0][1] = P01;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004afa:	611a      	str	r2, [r3, #16]
	kalman->P[1][0] = P10;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b00:	615a      	str	r2, [r3, #20]
	kalman->P[1][1] = P11;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b06:	619a      	str	r2, [r3, #24]
}
 8004b08:	bf00      	nop
 8004b0a:	3758      	adds	r7, #88	@ 0x58
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	00000000 	.word	0x00000000

08004b14 <initialize_esp32>:

uint32_t esp32_tx_counter = 0;

extern void process_esp32_instruction(esp32_instruction* instruction);

void initialize_esp32() {
 8004b14:	b580      	push	{r7, lr}
 8004b16:	af00      	add	r7, sp, #0
	memset(tx_buffers, 0, sizeof(tx_buffers));
 8004b18:	22b4      	movs	r2, #180	@ 0xb4
 8004b1a:	2100      	movs	r1, #0
 8004b1c:	4803      	ldr	r0, [pc, #12]	@ (8004b2c <initialize_esp32+0x18>)
 8004b1e:	f014 fdba 	bl	8019696 <memset>
	HAL_I2C_EnableListen_IT(&hi2c2);
 8004b22:	4803      	ldr	r0, [pc, #12]	@ (8004b30 <initialize_esp32+0x1c>)
 8004b24:	f005 fafe 	bl	800a124 <HAL_I2C_EnableListen_IT>
}
 8004b28:	bf00      	nop
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	20001504 	.word	0x20001504
 8004b30:	2000395c 	.word	0x2000395c

08004b34 <HAL_I2C_ListenCpltCallback>:

extern void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c) {
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a04      	ldr	r2, [pc, #16]	@ (8004b54 <HAL_I2C_ListenCpltCallback+0x20>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d102      	bne.n	8004b4c <HAL_I2C_ListenCpltCallback+0x18>
		HAL_I2C_EnableListen_IT(hi2c);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f005 faec 	bl	800a124 <HAL_I2C_EnableListen_IT>
	}
}
 8004b4c:	bf00      	nop
 8004b4e:	3708      	adds	r7, #8
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	40005800 	.word	0x40005800

08004b58 <HAL_I2C_AddrCallback>:

extern void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode) {
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	460b      	mov	r3, r1
 8004b62:	70fb      	strb	r3, [r7, #3]
 8004b64:	4613      	mov	r3, r2
 8004b66:	803b      	strh	r3, [r7, #0]
	if (hi2c->Instance == I2C2) {
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a1a      	ldr	r2, [pc, #104]	@ (8004bd8 <HAL_I2C_AddrCallback+0x80>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d12e      	bne.n	8004bd0 <HAL_I2C_AddrCallback+0x78>
		if (TransferDirection == I2C_DIRECTION_TRANSMIT) {
 8004b72:	78fb      	ldrb	r3, [r7, #3]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d106      	bne.n	8004b86 <HAL_I2C_AddrCallback+0x2e>
			HAL_I2C_Slave_Seq_Receive_IT(hi2c, rx_buffer, ESP32_RX_BUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
 8004b78:	2308      	movs	r3, #8
 8004b7a:	2222      	movs	r2, #34	@ 0x22
 8004b7c:	4917      	ldr	r1, [pc, #92]	@ (8004bdc <HAL_I2C_AddrCallback+0x84>)
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f005 fa5d 	bl	800a03e <HAL_I2C_Slave_Seq_Receive_IT>
			tx_active = inactive;

			HAL_I2C_Slave_Seq_Transmit_IT(hi2c, tx_buffers[tx_active], ESP32_TX_BUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
		}
	}
}
 8004b84:	e024      	b.n	8004bd0 <HAL_I2C_AddrCallback+0x78>
			uint8_t inactive = !tx_active;
 8004b86:	4b16      	ldr	r3, [pc, #88]	@ (8004be0 <HAL_I2C_AddrCallback+0x88>)
 8004b88:	781b      	ldrb	r3, [r3, #0]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	bf0c      	ite	eq
 8004b8e:	2301      	moveq	r3, #1
 8004b90:	2300      	movne	r3, #0
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	73fb      	strb	r3, [r7, #15]
			memcpy(tx_buffers[inactive], &r_data, sizeof(rocket_data));
 8004b96:	7bfb      	ldrb	r3, [r7, #15]
 8004b98:	225a      	movs	r2, #90	@ 0x5a
 8004b9a:	fb02 f303 	mul.w	r3, r2, r3
 8004b9e:	4a11      	ldr	r2, [pc, #68]	@ (8004be4 <HAL_I2C_AddrCallback+0x8c>)
 8004ba0:	4413      	add	r3, r2
 8004ba2:	4a11      	ldr	r2, [pc, #68]	@ (8004be8 <HAL_I2C_AddrCallback+0x90>)
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	4611      	mov	r1, r2
 8004ba8:	235a      	movs	r3, #90	@ 0x5a
 8004baa:	461a      	mov	r2, r3
 8004bac:	f014 fe51 	bl	8019852 <memcpy>
			tx_active = inactive;
 8004bb0:	4a0b      	ldr	r2, [pc, #44]	@ (8004be0 <HAL_I2C_AddrCallback+0x88>)
 8004bb2:	7bfb      	ldrb	r3, [r7, #15]
 8004bb4:	7013      	strb	r3, [r2, #0]
			HAL_I2C_Slave_Seq_Transmit_IT(hi2c, tx_buffers[tx_active], ESP32_TX_BUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
 8004bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8004be0 <HAL_I2C_AddrCallback+0x88>)
 8004bb8:	781b      	ldrb	r3, [r3, #0]
 8004bba:	461a      	mov	r2, r3
 8004bbc:	235a      	movs	r3, #90	@ 0x5a
 8004bbe:	fb02 f303 	mul.w	r3, r2, r3
 8004bc2:	4a08      	ldr	r2, [pc, #32]	@ (8004be4 <HAL_I2C_AddrCallback+0x8c>)
 8004bc4:	1899      	adds	r1, r3, r2
 8004bc6:	2308      	movs	r3, #8
 8004bc8:	225a      	movs	r2, #90	@ 0x5a
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f005 f9c4 	bl	8009f58 <HAL_I2C_Slave_Seq_Transmit_IT>
}
 8004bd0:	bf00      	nop
 8004bd2:	3710      	adds	r7, #16
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	40005800 	.word	0x40005800
 8004bdc:	200015bc 	.word	0x200015bc
 8004be0:	200015b8 	.word	0x200015b8
 8004be4:	20001504 	.word	0x20001504
 8004be8:	20003c80 	.word	0x20003c80

08004bec <HAL_I2C_SlaveRxCpltCallback>:

extern void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a0d      	ldr	r2, [pc, #52]	@ (8004c30 <HAL_I2C_SlaveRxCpltCallback+0x44>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d114      	bne.n	8004c28 <HAL_I2C_SlaveRxCpltCallback+0x3c>
		instruction.type = rx_buffer[0];
 8004bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8004c34 <HAL_I2C_SlaveRxCpltCallback+0x48>)
 8004c00:	781a      	ldrb	r2, [r3, #0]
 8004c02:	4b0d      	ldr	r3, [pc, #52]	@ (8004c38 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8004c04:	701a      	strb	r2, [r3, #0]
		instruction.payload_size = rx_buffer[1];
 8004c06:	4b0b      	ldr	r3, [pc, #44]	@ (8004c34 <HAL_I2C_SlaveRxCpltCallback+0x48>)
 8004c08:	785a      	ldrb	r2, [r3, #1]
 8004c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8004c38 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8004c0c:	705a      	strb	r2, [r3, #1]
		memcpy(instruction.payload, rx_buffer + 2, instruction.payload_size);
 8004c0e:	490b      	ldr	r1, [pc, #44]	@ (8004c3c <HAL_I2C_SlaveRxCpltCallback+0x50>)
 8004c10:	4b09      	ldr	r3, [pc, #36]	@ (8004c38 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8004c12:	785b      	ldrb	r3, [r3, #1]
 8004c14:	461a      	mov	r2, r3
 8004c16:	480a      	ldr	r0, [pc, #40]	@ (8004c40 <HAL_I2C_SlaveRxCpltCallback+0x54>)
 8004c18:	f014 fe1b 	bl	8019852 <memcpy>

		process_esp32_instruction(&instruction);
 8004c1c:	4806      	ldr	r0, [pc, #24]	@ (8004c38 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8004c1e:	f000 fe2d 	bl	800587c <process_esp32_instruction>

		HAL_I2C_EnableListen_IT(hi2c);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f005 fa7e 	bl	800a124 <HAL_I2C_EnableListen_IT>
	}
}
 8004c28:	bf00      	nop
 8004c2a:	3708      	adds	r7, #8
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	40005800 	.word	0x40005800
 8004c34:	200015bc 	.word	0x200015bc
 8004c38:	200015e0 	.word	0x200015e0
 8004c3c:	200015be 	.word	0x200015be
 8004c40:	200015e2 	.word	0x200015e2

08004c44 <HAL_I2C_SlaveTxCpltCallback>:

extern void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a07      	ldr	r2, [pc, #28]	@ (8004c70 <HAL_I2C_SlaveTxCpltCallback+0x2c>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d107      	bne.n	8004c66 <HAL_I2C_SlaveTxCpltCallback+0x22>
		esp32_tx_counter++;
 8004c56:	4b07      	ldr	r3, [pc, #28]	@ (8004c74 <HAL_I2C_SlaveTxCpltCallback+0x30>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	4a05      	ldr	r2, [pc, #20]	@ (8004c74 <HAL_I2C_SlaveTxCpltCallback+0x30>)
 8004c5e:	6013      	str	r3, [r2, #0]
		HAL_I2C_EnableListen_IT(hi2c);
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	f005 fa5f 	bl	800a124 <HAL_I2C_EnableListen_IT>
	}
}
 8004c66:	bf00      	nop
 8004c68:	3708      	adds	r7, #8
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	40005800 	.word	0x40005800
 8004c74:	20001604 	.word	0x20001604

08004c78 <HAL_I2C_ErrorCallback>:

extern void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b082      	sub	sp, #8
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a07      	ldr	r2, [pc, #28]	@ (8004ca4 <HAL_I2C_ErrorCallback+0x2c>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d108      	bne.n	8004c9c <HAL_I2C_ErrorCallback+0x24>
		HAL_I2C_DeInit(hi2c);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f005 f920 	bl	8009ed0 <HAL_I2C_DeInit>
		HAL_I2C_Init(hi2c);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f004 ffd9 	bl	8009c48 <HAL_I2C_Init>
		HAL_I2C_EnableListen_IT(hi2c);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f005 fa44 	bl	800a124 <HAL_I2C_EnableListen_IT>
	}
}
 8004c9c:	bf00      	nop
 8004c9e:	3708      	adds	r7, #8
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	40005800 	.word	0x40005800

08004ca8 <relative_altitude>:

Kalman_2D state_kalman = {0};
float accel_z_filtered = 0.0f;
float baro_alt_filtered = 0.0f;

float relative_altitude(float P, float P0, float T_C) {
 8004ca8:	b5b0      	push	{r4, r5, r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	ed87 0a03 	vstr	s0, [r7, #12]
 8004cb2:	edc7 0a02 	vstr	s1, [r7, #8]
 8004cb6:	ed87 1a01 	vstr	s2, [r7, #4]
	return (CONSTANT_R * (T_C + CONSTANT_C2K) / CONSTANT_g) * log(P0 / P);
 8004cba:	edd7 7a01 	vldr	s15, [r7, #4]
 8004cbe:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8004d2c <relative_altitude+0x84>
 8004cc2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004cc6:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8004d30 <relative_altitude+0x88>
 8004cca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004cce:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8004d34 <relative_altitude+0x8c>
 8004cd2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004cd6:	ee16 0a90 	vmov	r0, s13
 8004cda:	f7fb fc45 	bl	8000568 <__aeabi_f2d>
 8004cde:	4604      	mov	r4, r0
 8004ce0:	460d      	mov	r5, r1
 8004ce2:	ed97 7a02 	vldr	s14, [r7, #8]
 8004ce6:	edd7 7a03 	vldr	s15, [r7, #12]
 8004cea:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004cee:	ee16 0a90 	vmov	r0, s13
 8004cf2:	f7fb fc39 	bl	8000568 <__aeabi_f2d>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	ec43 2b10 	vmov	d0, r2, r3
 8004cfe:	f017 f9a7 	bl	801c050 <log>
 8004d02:	ec53 2b10 	vmov	r2, r3, d0
 8004d06:	4620      	mov	r0, r4
 8004d08:	4629      	mov	r1, r5
 8004d0a:	f7fb fc85 	bl	8000618 <__aeabi_dmul>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	460b      	mov	r3, r1
 8004d12:	4610      	mov	r0, r2
 8004d14:	4619      	mov	r1, r3
 8004d16:	f7fb ff77 	bl	8000c08 <__aeabi_d2f>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	ee07 3a90 	vmov	s15, r3
}
 8004d20:	eeb0 0a67 	vmov.f32	s0, s15
 8004d24:	3710      	adds	r7, #16
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bdb0      	pop	{r4, r5, r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	43889333 	.word	0x43889333
 8004d30:	438f8666 	.word	0x438f8666
 8004d34:	411ce83e 	.word	0x411ce83e

08004d38 <gravity_compensated_accel>:

float gravity_compensated_accel(float orientation[4], float ax, float ay, float az) {
 8004d38:	b480      	push	{r7}
 8004d3a:	b095      	sub	sp, #84	@ 0x54
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	ed87 0a02 	vstr	s0, [r7, #8]
 8004d44:	edc7 0a01 	vstr	s1, [r7, #4]
 8004d48:	ed87 1a00 	vstr	s2, [r7]
	float w = orientation[0];
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	64fb      	str	r3, [r7, #76]	@ 0x4c
	float x = orientation[1];
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	64bb      	str	r3, [r7, #72]	@ 0x48
	float y = orientation[2];
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	647b      	str	r3, [r7, #68]	@ 0x44
	float z = orientation[3];
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	643b      	str	r3, [r7, #64]	@ 0x40

	// v' = q * v * q^-1
	// q * v
	float qv_w = -x * ax - y * ay - z * az;
 8004d64:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8004d68:	eeb1 7a67 	vneg.f32	s14, s15
 8004d6c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004d70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004d74:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8004d78:	edd7 7a01 	vldr	s15, [r7, #4]
 8004d7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004d80:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004d84:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8004d88:	edd7 7a00 	vldr	s15, [r7]
 8004d8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004d90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d94:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
	float qv_x =  w * ax + y * az - z * ay;
 8004d98:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8004d9c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004da0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004da4:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8004da8:	edd7 7a00 	vldr	s15, [r7]
 8004dac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004db0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004db4:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8004db8:	edd7 7a01 	vldr	s15, [r7, #4]
 8004dbc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004dc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004dc4:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	float qv_y =  w * ay + z * ax - x * az;
 8004dc8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8004dcc:	edd7 7a01 	vldr	s15, [r7, #4]
 8004dd0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004dd4:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8004dd8:	edd7 7a02 	vldr	s15, [r7, #8]
 8004ddc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004de0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004de4:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8004de8:	edd7 7a00 	vldr	s15, [r7]
 8004dec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004df0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004df4:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	float qv_z =  w * az + x * ay - y * ax;
 8004df8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8004dfc:	edd7 7a00 	vldr	s15, [r7]
 8004e00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e04:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8004e08:	edd7 7a01 	vldr	s15, [r7, #4]
 8004e0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e14:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8004e18:	edd7 7a02 	vldr	s15, [r7, #8]
 8004e1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e24:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

	// qv * q^-1
	float inv_w =  w;
 8004e28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float inv_x = -x;
 8004e2c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8004e30:	eef1 7a67 	vneg.f32	s15, s15
 8004e34:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	float inv_y = -y;
 8004e38:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8004e3c:	eef1 7a67 	vneg.f32	s15, s15
 8004e40:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float inv_z = -z;
 8004e44:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004e48:	eef1 7a67 	vneg.f32	s15, s15
 8004e4c:	edc7 7a08 	vstr	s15, [r7, #32]

	float res_x = qv_w * inv_x + qv_x * inv_w + qv_y * inv_z - qv_z * inv_y;
 8004e50:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8004e54:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004e58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e5c:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8004e60:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004e64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e6c:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8004e70:	edd7 7a08 	vldr	s15, [r7, #32]
 8004e74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e78:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e7c:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8004e80:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004e84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e8c:	edc7 7a07 	vstr	s15, [r7, #28]
	float res_y = qv_w * inv_y - qv_x * inv_z + qv_y * inv_w + qv_z * inv_x;
 8004e90:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8004e94:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004e98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e9c:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8004ea0:	edd7 7a08 	vldr	s15, [r7, #32]
 8004ea4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ea8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004eac:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8004eb0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004eb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004eb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004ebc:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8004ec0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004ec4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ec8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ecc:	edc7 7a06 	vstr	s15, [r7, #24]
	float res_z = qv_w * inv_z + qv_x * inv_y - qv_y * inv_x + qv_z * inv_w;
 8004ed0:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8004ed4:	edd7 7a08 	vldr	s15, [r7, #32]
 8004ed8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004edc:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8004ee0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004ee4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ee8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004eec:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8004ef0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004ef4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ef8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004efc:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8004f00:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004f04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004f08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f0c:	edc7 7a05 	vstr	s15, [r7, #20]

	UNUSED(res_x);
	UNUSED(res_y);

	return res_z - CONSTANT_g;
 8004f10:	edd7 7a05 	vldr	s15, [r7, #20]
 8004f14:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8004f2c <gravity_compensated_accel+0x1f4>
 8004f18:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 8004f1c:	eeb0 0a67 	vmov.f32	s0, s15
 8004f20:	3754      	adds	r7, #84	@ 0x54
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	411ce83e 	.word	0x411ce83e

08004f30 <flight_calibrate>:

void flight_calibrate() {
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b082      	sub	sp, #8
 8004f34:	af00      	add	r7, sp, #0
	if (!calibrated) {
 8004f36:	4b30      	ldr	r3, [pc, #192]	@ (8004ff8 <flight_calibrate+0xc8>)
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d157      	bne.n	8004fee <flight_calibrate+0xbe>
		if (calibration_samples > NUM_CALIBRATION_SAMPLES) {
 8004f3e:	4b2f      	ldr	r3, [pc, #188]	@ (8004ffc <flight_calibrate+0xcc>)
 8004f40:	881b      	ldrh	r3, [r3, #0]
 8004f42:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004f46:	d903      	bls.n	8004f50 <flight_calibrate+0x20>
			calibrated = 1;
 8004f48:	4b2b      	ldr	r3, [pc, #172]	@ (8004ff8 <flight_calibrate+0xc8>)
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	701a      	strb	r2, [r3, #0]
				last_sample_time = HAL_GetTick();
				calibration_samples++;
			}
		}
	}
}
 8004f4e:	e04e      	b.n	8004fee <flight_calibrate+0xbe>
			uint32_t elapsed = HAL_GetTick() - last_sample_time;
 8004f50:	f003 f9b0 	bl	80082b4 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	4b2a      	ldr	r3, [pc, #168]	@ (8005000 <flight_calibrate+0xd0>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	1ad3      	subs	r3, r2, r3
 8004f5c:	607b      	str	r3, [r7, #4]
			if (elapsed >= CALIBRATION_SAMPLE_INTERVAL) {
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2b09      	cmp	r3, #9
 8004f62:	d944      	bls.n	8004fee <flight_calibrate+0xbe>
				Psum += data.pressure;
 8004f64:	4b27      	ldr	r3, [pc, #156]	@ (8005004 <flight_calibrate+0xd4>)
 8004f66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f68:	4613      	mov	r3, r2
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	4b26      	ldr	r3, [pc, #152]	@ (8005008 <flight_calibrate+0xd8>)
 8004f6e:	edd3 7a00 	vldr	s15, [r3]
 8004f72:	ee07 2a10 	vmov	s14, r2
 8004f76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f7a:	4b23      	ldr	r3, [pc, #140]	@ (8005008 <flight_calibrate+0xd8>)
 8004f7c:	edc3 7a00 	vstr	s15, [r3]
				quat_sum[0] += orientation_quat[0];
 8004f80:	4b22      	ldr	r3, [pc, #136]	@ (800500c <flight_calibrate+0xdc>)
 8004f82:	ed93 7a00 	vldr	s14, [r3]
 8004f86:	4b22      	ldr	r3, [pc, #136]	@ (8005010 <flight_calibrate+0xe0>)
 8004f88:	edd3 7a00 	vldr	s15, [r3]
 8004f8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f90:	4b1e      	ldr	r3, [pc, #120]	@ (800500c <flight_calibrate+0xdc>)
 8004f92:	edc3 7a00 	vstr	s15, [r3]
				quat_sum[1] += orientation_quat[1];
 8004f96:	4b1d      	ldr	r3, [pc, #116]	@ (800500c <flight_calibrate+0xdc>)
 8004f98:	ed93 7a01 	vldr	s14, [r3, #4]
 8004f9c:	4b1c      	ldr	r3, [pc, #112]	@ (8005010 <flight_calibrate+0xe0>)
 8004f9e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004fa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fa6:	4b19      	ldr	r3, [pc, #100]	@ (800500c <flight_calibrate+0xdc>)
 8004fa8:	edc3 7a01 	vstr	s15, [r3, #4]
				quat_sum[2] += orientation_quat[2];
 8004fac:	4b17      	ldr	r3, [pc, #92]	@ (800500c <flight_calibrate+0xdc>)
 8004fae:	ed93 7a02 	vldr	s14, [r3, #8]
 8004fb2:	4b17      	ldr	r3, [pc, #92]	@ (8005010 <flight_calibrate+0xe0>)
 8004fb4:	edd3 7a02 	vldr	s15, [r3, #8]
 8004fb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fbc:	4b13      	ldr	r3, [pc, #76]	@ (800500c <flight_calibrate+0xdc>)
 8004fbe:	edc3 7a02 	vstr	s15, [r3, #8]
				quat_sum[3] += orientation_quat[3];
 8004fc2:	4b12      	ldr	r3, [pc, #72]	@ (800500c <flight_calibrate+0xdc>)
 8004fc4:	ed93 7a03 	vldr	s14, [r3, #12]
 8004fc8:	4b11      	ldr	r3, [pc, #68]	@ (8005010 <flight_calibrate+0xe0>)
 8004fca:	edd3 7a03 	vldr	s15, [r3, #12]
 8004fce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fd2:	4b0e      	ldr	r3, [pc, #56]	@ (800500c <flight_calibrate+0xdc>)
 8004fd4:	edc3 7a03 	vstr	s15, [r3, #12]
				last_sample_time = HAL_GetTick();
 8004fd8:	f003 f96c 	bl	80082b4 <HAL_GetTick>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	4a08      	ldr	r2, [pc, #32]	@ (8005000 <flight_calibrate+0xd0>)
 8004fe0:	6013      	str	r3, [r2, #0]
				calibration_samples++;
 8004fe2:	4b06      	ldr	r3, [pc, #24]	@ (8004ffc <flight_calibrate+0xcc>)
 8004fe4:	881b      	ldrh	r3, [r3, #0]
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	b29a      	uxth	r2, r3
 8004fea:	4b04      	ldr	r3, [pc, #16]	@ (8004ffc <flight_calibrate+0xcc>)
 8004fec:	801a      	strh	r2, [r3, #0]
}
 8004fee:	bf00      	nop
 8004ff0:	3708      	adds	r7, #8
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	20001624 	.word	0x20001624
 8004ffc:	20001608 	.word	0x20001608
 8005000:	2000160c 	.word	0x2000160c
 8005004:	20003ce0 	.word	0x20003ce0
 8005008:	20001610 	.word	0x20001610
 800500c:	20001614 	.word	0x20001614
 8005010:	20003d14 	.word	0x20003d14

08005014 <flight_set_calibrations>:

void flight_set_calibrations(flight_FSM* f) {
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
	if (!calibration_set && calibrated) {
 800501c:	4b24      	ldr	r3, [pc, #144]	@ (80050b0 <flight_set_calibrations+0x9c>)
 800501e:	781b      	ldrb	r3, [r3, #0]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d141      	bne.n	80050a8 <flight_set_calibrations+0x94>
 8005024:	4b23      	ldr	r3, [pc, #140]	@ (80050b4 <flight_set_calibrations+0xa0>)
 8005026:	781b      	ldrb	r3, [r3, #0]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d03d      	beq.n	80050a8 <flight_set_calibrations+0x94>
		f->vars.P0 = Psum / NUM_CALIBRATION_SAMPLES;
 800502c:	4b22      	ldr	r3, [pc, #136]	@ (80050b8 <flight_set_calibrations+0xa4>)
 800502e:	ed93 7a00 	vldr	s14, [r3]
 8005032:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80050bc <flight_set_calibrations+0xa8>
 8005036:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	edc3 7a04 	vstr	s15, [r3, #16]
		f->vars.quat0[0] = quat_sum[0] / NUM_CALIBRATION_SAMPLES;
 8005040:	4b1f      	ldr	r3, [pc, #124]	@ (80050c0 <flight_set_calibrations+0xac>)
 8005042:	ed93 7a00 	vldr	s14, [r3]
 8005046:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 80050bc <flight_set_calibrations+0xa8>
 800504a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	edc3 7a05 	vstr	s15, [r3, #20]
		f->vars.quat0[1] = quat_sum[1] / NUM_CALIBRATION_SAMPLES;
 8005054:	4b1a      	ldr	r3, [pc, #104]	@ (80050c0 <flight_set_calibrations+0xac>)
 8005056:	ed93 7a01 	vldr	s14, [r3, #4]
 800505a:	eddf 6a18 	vldr	s13, [pc, #96]	@ 80050bc <flight_set_calibrations+0xa8>
 800505e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	edc3 7a06 	vstr	s15, [r3, #24]
		f->vars.quat0[2] = quat_sum[2] / NUM_CALIBRATION_SAMPLES;
 8005068:	4b15      	ldr	r3, [pc, #84]	@ (80050c0 <flight_set_calibrations+0xac>)
 800506a:	ed93 7a02 	vldr	s14, [r3, #8]
 800506e:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80050bc <flight_set_calibrations+0xa8>
 8005072:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	edc3 7a07 	vstr	s15, [r3, #28]
		f->vars.quat0[3] = quat_sum[3] / NUM_CALIBRATION_SAMPLES;
 800507c:	4b10      	ldr	r3, [pc, #64]	@ (80050c0 <flight_set_calibrations+0xac>)
 800507e:	ed93 7a03 	vldr	s14, [r3, #12]
 8005082:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80050bc <flight_set_calibrations+0xa8>
 8005086:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	edc3 7a08 	vstr	s15, [r3, #32]
		calibration_set = 1;
 8005090:	4b07      	ldr	r3, [pc, #28]	@ (80050b0 <flight_set_calibrations+0x9c>)
 8005092:	2201      	movs	r2, #1
 8005094:	701a      	strb	r2, [r3, #0]
		f->calib_ready = 1;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2201      	movs	r2, #1
 800509a:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
		f->vars.time_DO_NOT_USE = HAL_GetTick();
 800509e:	f003 f909 	bl	80082b4 <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	60da      	str	r2, [r3, #12]
	}
}
 80050a8:	bf00      	nop
 80050aa:	3708      	adds	r7, #8
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	20001625 	.word	0x20001625
 80050b4:	20001624 	.word	0x20001624
 80050b8:	20001610 	.word	0x20001610
 80050bc:	447a0000 	.word	0x447a0000
 80050c0:	20001614 	.word	0x20001614

080050c4 <flight_update_vars>:

void flight_update_vars(flight_FSM* f) {
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b086      	sub	sp, #24
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
	if (!calibration_set) return;
 80050cc:	4b5c      	ldr	r3, [pc, #368]	@ (8005240 <flight_update_vars+0x17c>)
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 80af 	beq.w	8005234 <flight_update_vars+0x170>

	uint32_t elapsed = HAL_GetTick() - last_update_time;
 80050d6:	f003 f8ed 	bl	80082b4 <HAL_GetTick>
 80050da:	4602      	mov	r2, r0
 80050dc:	4b59      	ldr	r3, [pc, #356]	@ (8005244 <flight_update_vars+0x180>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	617b      	str	r3, [r7, #20]
	if (elapsed < FSM_UPDATE_INTERVAL) return;
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	2b09      	cmp	r3, #9
 80050e8:	f240 80a6 	bls.w	8005238 <flight_update_vars+0x174>

	uint32_t timems = HAL_GetTick();
 80050ec:	f003 f8e2 	bl	80082b4 <HAL_GetTick>
 80050f0:	6138      	str	r0, [r7, #16]

	if (!f->flags.motor_ignited) {
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80050f8:	f003 0304 	and.w	r3, r3, #4
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d103      	bne.n	800510a <flight_update_vars+0x46>
		f->vars.launch_time = timems;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	693a      	ldr	r2, [r7, #16]
 8005106:	605a      	str	r2, [r3, #4]
 8005108:	e00e      	b.n	8005128 <flight_update_vars+0x64>
	} else {
		f->vars.flight_time = ((float)(timems - f->vars.launch_time)) / 1000.0f;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	693a      	ldr	r2, [r7, #16]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	ee07 3a90 	vmov	s15, r3
 8005116:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800511a:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8005248 <flight_update_vars+0x184>
 800511e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	edc3 7a02 	vstr	s15, [r3, #8]
	}

	// kalman predict
	float accel_z_raw = gravity_compensated_accel(orientation_quat, data.ax, data.ay, data.az);
 8005128:	4b48      	ldr	r3, [pc, #288]	@ (800524c <flight_update_vars+0x188>)
 800512a:	689a      	ldr	r2, [r3, #8]
 800512c:	4613      	mov	r3, r2
 800512e:	461a      	mov	r2, r3
 8005130:	4b46      	ldr	r3, [pc, #280]	@ (800524c <flight_update_vars+0x188>)
 8005132:	68d9      	ldr	r1, [r3, #12]
 8005134:	460b      	mov	r3, r1
 8005136:	4619      	mov	r1, r3
 8005138:	4b44      	ldr	r3, [pc, #272]	@ (800524c <flight_update_vars+0x188>)
 800513a:	691b      	ldr	r3, [r3, #16]
 800513c:	ee01 3a10 	vmov	s2, r3
 8005140:	ee00 1a90 	vmov	s1, r1
 8005144:	ee00 2a10 	vmov	s0, r2
 8005148:	4841      	ldr	r0, [pc, #260]	@ (8005250 <flight_update_vars+0x18c>)
 800514a:	f7ff fdf5 	bl	8004d38 <gravity_compensated_accel>
 800514e:	ed87 0a03 	vstr	s0, [r7, #12]
	accel_z_filtered = V_ACCEL_ALPHA * accel_z_raw + (1.0f - V_ACCEL_ALPHA) * accel_z_filtered;
 8005152:	edd7 7a03 	vldr	s15, [r7, #12]
 8005156:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8005254 <flight_update_vars+0x190>
 800515a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800515e:	4b3e      	ldr	r3, [pc, #248]	@ (8005258 <flight_update_vars+0x194>)
 8005160:	edd3 7a00 	vldr	s15, [r3]
 8005164:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800525c <flight_update_vars+0x198>
 8005168:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800516c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005170:	4b39      	ldr	r3, [pc, #228]	@ (8005258 <flight_update_vars+0x194>)
 8005172:	edc3 7a00 	vstr	s15, [r3]
	Kalman_2D_altitude_predict(&state_kalman, accel_z_filtered, PROCESS_ALPHA, PROCESS_MIN_VAR);
 8005176:	4b38      	ldr	r3, [pc, #224]	@ (8005258 <flight_update_vars+0x194>)
 8005178:	edd3 7a00 	vldr	s15, [r3]
 800517c:	ed9f 1a38 	vldr	s2, [pc, #224]	@ 8005260 <flight_update_vars+0x19c>
 8005180:	eddf 0a38 	vldr	s1, [pc, #224]	@ 8005264 <flight_update_vars+0x1a0>
 8005184:	eeb0 0a67 	vmov.f32	s0, s15
 8005188:	4837      	ldr	r0, [pc, #220]	@ (8005268 <flight_update_vars+0x1a4>)
 800518a:	f7ff fa41 	bl	8004610 <Kalman_2D_altitude_predict>

	// kalman update
	float baro_alt_raw = relative_altitude(data.pressure, f->vars.P0, data.temperature);
 800518e:	4b2f      	ldr	r3, [pc, #188]	@ (800524c <flight_update_vars+0x188>)
 8005190:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005192:	4613      	mov	r3, r2
 8005194:	461a      	mov	r2, r3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	edd3 7a04 	vldr	s15, [r3, #16]
 800519c:	4b2b      	ldr	r3, [pc, #172]	@ (800524c <flight_update_vars+0x188>)
 800519e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051a0:	ee01 3a10 	vmov	s2, r3
 80051a4:	eef0 0a67 	vmov.f32	s1, s15
 80051a8:	ee00 2a10 	vmov	s0, r2
 80051ac:	f7ff fd7c 	bl	8004ca8 <relative_altitude>
 80051b0:	ed87 0a02 	vstr	s0, [r7, #8]
	baro_alt_filtered = ALTITUDE_ALPHA * baro_alt_raw + (1.0f - ALTITUDE_ALPHA) * baro_alt_filtered;
 80051b4:	edd7 7a02 	vldr	s15, [r7, #8]
 80051b8:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8005254 <flight_update_vars+0x190>
 80051bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80051c0:	4b2a      	ldr	r3, [pc, #168]	@ (800526c <flight_update_vars+0x1a8>)
 80051c2:	edd3 7a00 	vldr	s15, [r3]
 80051c6:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800525c <flight_update_vars+0x198>
 80051ca:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80051ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80051d2:	4b26      	ldr	r3, [pc, #152]	@ (800526c <flight_update_vars+0x1a8>)
 80051d4:	edc3 7a00 	vstr	s15, [r3]
	Kalman_2D_altitude_update(&state_kalman, baro_alt_filtered, MEASUREMENT_ALPHA, MEASUREMENT_MIN_VAR);
 80051d8:	4b24      	ldr	r3, [pc, #144]	@ (800526c <flight_update_vars+0x1a8>)
 80051da:	edd3 7a00 	vldr	s15, [r3]
 80051de:	ed9f 1a21 	vldr	s2, [pc, #132]	@ 8005264 <flight_update_vars+0x1a0>
 80051e2:	eddf 0a20 	vldr	s1, [pc, #128]	@ 8005264 <flight_update_vars+0x1a0>
 80051e6:	eeb0 0a67 	vmov.f32	s0, s15
 80051ea:	481f      	ldr	r0, [pc, #124]	@ (8005268 <flight_update_vars+0x1a4>)
 80051ec:	f7ff fb48 	bl	8004880 <Kalman_2D_altitude_update>

	// update altitude, velocity, acceleration
	f->vars.alt = state_kalman.x[0];
 80051f0:	4b1d      	ldr	r3, [pc, #116]	@ (8005268 <flight_update_vars+0x1a4>)
 80051f2:	685a      	ldr	r2, [r3, #4]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	625a      	str	r2, [r3, #36]	@ 0x24
	f->vars.v_vel = state_kalman.x[1];
 80051f8:	4b1b      	ldr	r3, [pc, #108]	@ (8005268 <flight_update_vars+0x1a4>)
 80051fa:	689a      	ldr	r2, [r3, #8]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	62da      	str	r2, [r3, #44]	@ 0x2c
	f->vars.v_accel = accel_z_filtered;
 8005200:	4b15      	ldr	r3, [pc, #84]	@ (8005258 <flight_update_vars+0x194>)
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	631a      	str	r2, [r3, #48]	@ 0x30

	// update max altitude
	if (f->vars.alt > f->vars.max_alt) f->vars.max_alt = f->vars.alt;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8005214:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800521c:	dd03      	ble.n	8005226 <flight_update_vars+0x162>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	629a      	str	r2, [r3, #40]	@ 0x28

	// update times
	f->vars.time_DO_NOT_USE = timems;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	693a      	ldr	r2, [r7, #16]
 800522a:	60da      	str	r2, [r3, #12]
	last_update_time = timems;
 800522c:	4a05      	ldr	r2, [pc, #20]	@ (8005244 <flight_update_vars+0x180>)
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	6013      	str	r3, [r2, #0]
 8005232:	e002      	b.n	800523a <flight_update_vars+0x176>
	if (!calibration_set) return;
 8005234:	bf00      	nop
 8005236:	e000      	b.n	800523a <flight_update_vars+0x176>
	if (elapsed < FSM_UPDATE_INTERVAL) return;
 8005238:	bf00      	nop
}
 800523a:	3718      	adds	r7, #24
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}
 8005240:	20001625 	.word	0x20001625
 8005244:	20001628 	.word	0x20001628
 8005248:	447a0000 	.word	0x447a0000
 800524c:	20003ce0 	.word	0x20003ce0
 8005250:	20003d14 	.word	0x20003d14
 8005254:	3dcccccd 	.word	0x3dcccccd
 8005258:	20001674 	.word	0x20001674
 800525c:	3f666666 	.word	0x3f666666
 8005260:	38d1b717 	.word	0x38d1b717
 8005264:	3c23d70a 	.word	0x3c23d70a
 8005268:	2000162c 	.word	0x2000162c
 800526c:	20001678 	.word	0x20001678

08005270 <flight_change_state>:

void flight_change_state(flight_FSM* f, flight_state state) {
 8005270:	b580      	push	{r7, lr}
 8005272:	b082      	sub	sp, #8
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	460b      	mov	r3, r1
 800527a:	70fb      	strb	r3, [r7, #3]
	f->state = state;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	78fa      	ldrb	r2, [r7, #3]
 8005280:	701a      	strb	r2, [r3, #0]
	f->vars.state_entry_ms = HAL_GetTick();
 8005282:	f003 f817 	bl	80082b4 <HAL_GetTick>
 8005286:	4602      	mov	r2, r0
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800528c:	bf00      	nop
 800528e:	3708      	adds	r7, #8
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}

08005294 <flight_initialize>:

void flight_initialize(flight_FSM* f) {
 8005294:	b590      	push	{r4, r7, lr}
 8005296:	b089      	sub	sp, #36	@ 0x24
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
	flight_change_state(f, FLIGHT_STATE_COUNTDOWN);
 800529c:	2102      	movs	r1, #2
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f7ff ffe6 	bl	8005270 <flight_change_state>

	float Q[2][2] = {
 80052a4:	4b0a      	ldr	r3, [pc, #40]	@ (80052d0 <flight_initialize+0x3c>)
 80052a6:	f107 040c 	add.w	r4, r7, #12
 80052aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80052ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		{0.01f, 0.0f},
		{0.0f, 0.2f}
	};

	float R = 0.5f;
 80052b0:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 80052b4:	61fb      	str	r3, [r7, #28]

	Kalman_2D_altitude_initialize(&state_kalman, Q, R);
 80052b6:	f107 030c 	add.w	r3, r7, #12
 80052ba:	ed97 0a07 	vldr	s0, [r7, #28]
 80052be:	4619      	mov	r1, r3
 80052c0:	4804      	ldr	r0, [pc, #16]	@ (80052d4 <flight_initialize+0x40>)
 80052c2:	f7ff f950 	bl	8004566 <Kalman_2D_altitude_initialize>
}
 80052c6:	bf00      	nop
 80052c8:	3724      	adds	r7, #36	@ 0x24
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd90      	pop	{r4, r7, pc}
 80052ce:	bf00      	nop
 80052d0:	0801cd68 	.word	0x0801cd68
 80052d4:	2000162c 	.word	0x2000162c

080052d8 <build_log_filename>:

FATFS SD_FatFs;
FIL logfile;
FRESULT sd_result;

void build_log_filename(const char* flight_name) {
 80052d8:	b580      	push	{r7, lr}
 80052da:	b086      	sub	sp, #24
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
	size_t suffix_len = strlen(LOG_FILENAME_SUFFIX);
 80052e0:	2309      	movs	r3, #9
 80052e2:	613b      	str	r3, [r7, #16]
	size_t flight_name_len = strlen(flight_name);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f7fa ffd3 	bl	8000290 <strlen>
 80052ea:	6178      	str	r0, [r7, #20]

	size_t max_flight_name_len = LOG_FILENAME_MAX_SIZE - suffix_len - 1;
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 80052f2:	60fb      	str	r3, [r7, #12]

	if (flight_name_len > max_flight_name_len) {
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d901      	bls.n	8005300 <build_log_filename+0x28>
		flight_name_len = max_flight_name_len;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	617b      	str	r3, [r7, #20]
	}

	memcpy(logfile_name, flight_name, flight_name_len);
 8005300:	697a      	ldr	r2, [r7, #20]
 8005302:	6879      	ldr	r1, [r7, #4]
 8005304:	4808      	ldr	r0, [pc, #32]	@ (8005328 <build_log_filename+0x50>)
 8005306:	f014 faa4 	bl	8019852 <memcpy>
	strcpy(logfile_name + flight_name_len, LOG_FILENAME_SUFFIX);
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	4a06      	ldr	r2, [pc, #24]	@ (8005328 <build_log_filename+0x50>)
 800530e:	4413      	add	r3, r2
 8005310:	4906      	ldr	r1, [pc, #24]	@ (800532c <build_log_filename+0x54>)
 8005312:	461a      	mov	r2, r3
 8005314:	460b      	mov	r3, r1
 8005316:	cb03      	ldmia	r3!, {r0, r1}
 8005318:	6010      	str	r0, [r2, #0]
 800531a:	6051      	str	r1, [r2, #4]
 800531c:	881b      	ldrh	r3, [r3, #0]
 800531e:	8113      	strh	r3, [r2, #8]
}
 8005320:	bf00      	nop
 8005322:	3718      	adds	r7, #24
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	200016ac 	.word	0x200016ac
 800532c:	0801cdec 	.word	0x0801cdec

08005330 <logger_flash_init>:
/* SD CARD */

/* FLASH LOGGER */
W25QXX_result_t logger_flash_init() {
 8005330:	b580      	push	{r7, lr}
 8005332:	af00      	add	r7, sp, #0
	_Static_assert(FLASH_LOG_SIZE < FLASH_PAGE_SIZE, "rocket_data too large");

	HAL_Delay(10);
 8005334:	200a      	movs	r0, #10
 8005336:	f002 ffc9 	bl	80082cc <HAL_Delay>

	flash_result = w25qxx_init(&flash, FLASH_SPI, FLASH_CS_GPIO_PORT, FLASH_CS_GPIO_PIN);
 800533a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800533e:	4a08      	ldr	r2, [pc, #32]	@ (8005360 <logger_flash_init+0x30>)
 8005340:	4908      	ldr	r1, [pc, #32]	@ (8005364 <logger_flash_init+0x34>)
 8005342:	4809      	ldr	r0, [pc, #36]	@ (8005368 <logger_flash_init+0x38>)
 8005344:	f7fc ff36 	bl	80021b4 <w25qxx_init>
 8005348:	4603      	mov	r3, r0
 800534a:	461a      	mov	r2, r3
 800534c:	4b07      	ldr	r3, [pc, #28]	@ (800536c <logger_flash_init+0x3c>)
 800534e:	701a      	strb	r2, [r3, #0]

	w25qxx_chip_erase(&flash);
 8005350:	4805      	ldr	r0, [pc, #20]	@ (8005368 <logger_flash_init+0x38>)
 8005352:	f7fd f89a 	bl	800248a <w25qxx_chip_erase>

	return flash_result;
 8005356:	4b05      	ldr	r3, [pc, #20]	@ (800536c <logger_flash_init+0x3c>)
 8005358:	781b      	ldrb	r3, [r3, #0]
}
 800535a:	4618      	mov	r0, r3
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	40020400 	.word	0x40020400
 8005364:	20003a08 	.word	0x20003a08
 8005368:	2000167c 	.word	0x2000167c
 800536c:	200016a4 	.word	0x200016a4

08005370 <logger_flash_log_data>:

W25QXX_result_t logger_flash_log_data(rocket_data* data) {
 8005370:	b580      	push	{r7, lr}
 8005372:	b09a      	sub	sp, #104	@ 0x68
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
	uint8_t log_buffer[FLASH_LOG_SIZE];

	memcpy(log_buffer, data, FLASH_LOG_SIZE);
 8005378:	687a      	ldr	r2, [r7, #4]
 800537a:	f107 030c 	add.w	r3, r7, #12
 800537e:	4611      	mov	r1, r2
 8005380:	225a      	movs	r2, #90	@ 0x5a
 8005382:	4618      	mov	r0, r3
 8005384:	f014 fa65 	bl	8019852 <memcpy>

	if (flash_page_idx <= FLASH_NUM_PAGES) {
 8005388:	4b13      	ldr	r3, [pc, #76]	@ (80053d8 <logger_flash_log_data+0x68>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005390:	d80d      	bhi.n	80053ae <logger_flash_log_data+0x3e>
		flash_result = w25qxx_write(&flash, flash_page_idx * FLASH_PAGE_SIZE, log_buffer, FLASH_LOG_SIZE);
 8005392:	4b11      	ldr	r3, [pc, #68]	@ (80053d8 <logger_flash_log_data+0x68>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	0219      	lsls	r1, r3, #8
 8005398:	f107 020c 	add.w	r2, r7, #12
 800539c:	235a      	movs	r3, #90	@ 0x5a
 800539e:	480f      	ldr	r0, [pc, #60]	@ (80053dc <logger_flash_log_data+0x6c>)
 80053a0:	f7fc fff2 	bl	8002388 <w25qxx_write>
 80053a4:	4603      	mov	r3, r0
 80053a6:	461a      	mov	r2, r3
 80053a8:	4b0d      	ldr	r3, [pc, #52]	@ (80053e0 <logger_flash_log_data+0x70>)
 80053aa:	701a      	strb	r2, [r3, #0]
 80053ac:	e002      	b.n	80053b4 <logger_flash_log_data+0x44>
	} else {
		flash_result = W25QXX_Err;
 80053ae:	4b0c      	ldr	r3, [pc, #48]	@ (80053e0 <logger_flash_log_data+0x70>)
 80053b0:	2201      	movs	r2, #1
 80053b2:	701a      	strb	r2, [r3, #0]
	}

	if (flash_result != W25QXX_Ok) {
 80053b4:	4b0a      	ldr	r3, [pc, #40]	@ (80053e0 <logger_flash_log_data+0x70>)
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d002      	beq.n	80053c2 <logger_flash_log_data+0x52>
		return flash_result;
 80053bc:	4b08      	ldr	r3, [pc, #32]	@ (80053e0 <logger_flash_log_data+0x70>)
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	e006      	b.n	80053d0 <logger_flash_log_data+0x60>
	}

	flash_page_idx++;
 80053c2:	4b05      	ldr	r3, [pc, #20]	@ (80053d8 <logger_flash_log_data+0x68>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	3301      	adds	r3, #1
 80053c8:	4a03      	ldr	r2, [pc, #12]	@ (80053d8 <logger_flash_log_data+0x68>)
 80053ca:	6013      	str	r3, [r2, #0]

	return flash_result;
 80053cc:	4b04      	ldr	r3, [pc, #16]	@ (80053e0 <logger_flash_log_data+0x70>)
 80053ce:	781b      	ldrb	r3, [r3, #0]
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3768      	adds	r7, #104	@ 0x68
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}
 80053d8:	200016a8 	.word	0x200016a8
 80053dc:	2000167c 	.word	0x2000167c
 80053e0:	200016a4 	.word	0x200016a4

080053e4 <logger_flash_read_data>:

W25QXX_result_t logger_flash_read_data(uint32_t idx, rocket_data* data) {
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b09a      	sub	sp, #104	@ 0x68
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
	uint8_t log_buffer[FLASH_LOG_SIZE];

	if (idx > FLASH_NUM_PAGES) return W25QXX_Err;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053f4:	d901      	bls.n	80053fa <logger_flash_read_data+0x16>
 80053f6:	2301      	movs	r3, #1
 80053f8:	e01c      	b.n	8005434 <logger_flash_read_data+0x50>

	flash_result = w25qxx_read(&flash, idx * FLASH_PAGE_SIZE, log_buffer, FLASH_LOG_SIZE);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	0219      	lsls	r1, r3, #8
 80053fe:	f107 020c 	add.w	r2, r7, #12
 8005402:	235a      	movs	r3, #90	@ 0x5a
 8005404:	480d      	ldr	r0, [pc, #52]	@ (800543c <logger_flash_read_data+0x58>)
 8005406:	f7fc ff7f 	bl	8002308 <w25qxx_read>
 800540a:	4603      	mov	r3, r0
 800540c:	461a      	mov	r2, r3
 800540e:	4b0c      	ldr	r3, [pc, #48]	@ (8005440 <logger_flash_read_data+0x5c>)
 8005410:	701a      	strb	r2, [r3, #0]
	if (flash_result != W25QXX_Ok) return flash_result;
 8005412:	4b0b      	ldr	r3, [pc, #44]	@ (8005440 <logger_flash_read_data+0x5c>)
 8005414:	781b      	ldrb	r3, [r3, #0]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d002      	beq.n	8005420 <logger_flash_read_data+0x3c>
 800541a:	4b09      	ldr	r3, [pc, #36]	@ (8005440 <logger_flash_read_data+0x5c>)
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	e009      	b.n	8005434 <logger_flash_read_data+0x50>

	memcpy(data, log_buffer, FLASH_LOG_SIZE);
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	4618      	mov	r0, r3
 8005424:	f107 030c 	add.w	r3, r7, #12
 8005428:	225a      	movs	r2, #90	@ 0x5a
 800542a:	4619      	mov	r1, r3
 800542c:	f014 fa11 	bl	8019852 <memcpy>

	return flash_result;
 8005430:	4b03      	ldr	r3, [pc, #12]	@ (8005440 <logger_flash_read_data+0x5c>)
 8005432:	781b      	ldrb	r3, [r3, #0]
}
 8005434:	4618      	mov	r0, r3
 8005436:	3768      	adds	r7, #104	@ 0x68
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}
 800543c:	2000167c 	.word	0x2000167c
 8005440:	200016a4 	.word	0x200016a4

08005444 <mount_sd>:
/* FLASH LOGGER */

/* SD LOGGER */
FRESULT mount_sd() {
 8005444:	b580      	push	{r7, lr}
 8005446:	af00      	add	r7, sp, #0
	sd_result = f_mount(&SD_FatFs, "", 1);
 8005448:	2201      	movs	r2, #1
 800544a:	4906      	ldr	r1, [pc, #24]	@ (8005464 <mount_sd+0x20>)
 800544c:	4806      	ldr	r0, [pc, #24]	@ (8005468 <mount_sd+0x24>)
 800544e:	f010 ffc7 	bl	80163e0 <f_mount>
 8005452:	4603      	mov	r3, r0
 8005454:	461a      	mov	r2, r3
 8005456:	4b05      	ldr	r3, [pc, #20]	@ (800546c <mount_sd+0x28>)
 8005458:	701a      	strb	r2, [r3, #0]
	return sd_result;
 800545a:	4b04      	ldr	r3, [pc, #16]	@ (800546c <mount_sd+0x28>)
 800545c:	781b      	ldrb	r3, [r3, #0]
}
 800545e:	4618      	mov	r0, r3
 8005460:	bd80      	pop	{r7, pc}
 8005462:	bf00      	nop
 8005464:	0801cdf8 	.word	0x0801cdf8
 8005468:	200017ec 	.word	0x200017ec
 800546c:	20003854 	.word	0x20003854

08005470 <logger_sd_init>:

FRESULT logger_sd_init() {
 8005470:	b590      	push	{r4, r7, lr}
 8005472:	b083      	sub	sp, #12
 8005474:	af00      	add	r7, sp, #0
	build_log_filename(CONFIG_FLIGHT_NAME);
 8005476:	481c      	ldr	r0, [pc, #112]	@ (80054e8 <logger_sd_init+0x78>)
 8005478:	f7ff ff2e 	bl	80052d8 <build_log_filename>

	sd_result = f_open(&logfile, logfile_name, FA_WRITE | FA_OPEN_ALWAYS | FA_OPEN_APPEND);
 800547c:	2232      	movs	r2, #50	@ 0x32
 800547e:	491b      	ldr	r1, [pc, #108]	@ (80054ec <logger_sd_init+0x7c>)
 8005480:	481b      	ldr	r0, [pc, #108]	@ (80054f0 <logger_sd_init+0x80>)
 8005482:	f010 fff3 	bl	801646c <f_open>
 8005486:	4603      	mov	r3, r0
 8005488:	461a      	mov	r2, r3
 800548a:	4b1a      	ldr	r3, [pc, #104]	@ (80054f4 <logger_sd_init+0x84>)
 800548c:	701a      	strb	r2, [r3, #0]
//	if (log_result != FR_OK) return log_result;
//
//	log_result = f_lseek(&logfile, f_size(&logfile));
//	if (log_result != FR_OK) f_close(&logfile);

	if (f_size(&logfile) == 0) {
 800548e:	4b18      	ldr	r3, [pc, #96]	@ (80054f0 <logger_sd_init+0x80>)
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d122      	bne.n	80054dc <logger_sd_init+0x6c>
		UINT bytes_written;
		sd_result = f_write(&logfile, csv_header, strlen(csv_header), &bytes_written);
 8005496:	4b18      	ldr	r3, [pc, #96]	@ (80054f8 <logger_sd_init+0x88>)
 8005498:	681c      	ldr	r4, [r3, #0]
 800549a:	4b17      	ldr	r3, [pc, #92]	@ (80054f8 <logger_sd_init+0x88>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4618      	mov	r0, r3
 80054a0:	f7fa fef6 	bl	8000290 <strlen>
 80054a4:	4602      	mov	r2, r0
 80054a6:	1d3b      	adds	r3, r7, #4
 80054a8:	4621      	mov	r1, r4
 80054aa:	4811      	ldr	r0, [pc, #68]	@ (80054f0 <logger_sd_init+0x80>)
 80054ac:	f011 fb05 	bl	8016aba <f_write>
 80054b0:	4603      	mov	r3, r0
 80054b2:	461a      	mov	r2, r3
 80054b4:	4b0f      	ldr	r3, [pc, #60]	@ (80054f4 <logger_sd_init+0x84>)
 80054b6:	701a      	strb	r2, [r3, #0]
		if (sd_result != FR_OK) return sd_result;
 80054b8:	4b0e      	ldr	r3, [pc, #56]	@ (80054f4 <logger_sd_init+0x84>)
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d002      	beq.n	80054c6 <logger_sd_init+0x56>
 80054c0:	4b0c      	ldr	r3, [pc, #48]	@ (80054f4 <logger_sd_init+0x84>)
 80054c2:	781b      	ldrb	r3, [r3, #0]
 80054c4:	e00b      	b.n	80054de <logger_sd_init+0x6e>
		if (bytes_written != strlen(csv_header)) return FR_DISK_ERR;
 80054c6:	4b0c      	ldr	r3, [pc, #48]	@ (80054f8 <logger_sd_init+0x88>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4618      	mov	r0, r3
 80054cc:	f7fa fee0 	bl	8000290 <strlen>
 80054d0:	4602      	mov	r2, r0
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d001      	beq.n	80054dc <logger_sd_init+0x6c>
 80054d8:	2301      	movs	r3, #1
 80054da:	e000      	b.n	80054de <logger_sd_init+0x6e>
	}

	return FR_OK;
 80054dc:	2300      	movs	r3, #0
}
 80054de:	4618      	mov	r0, r3
 80054e0:	370c      	adds	r7, #12
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd90      	pop	{r4, r7, pc}
 80054e6:	bf00      	nop
 80054e8:	20000010 	.word	0x20000010
 80054ec:	200016ac 	.word	0x200016ac
 80054f0:	20002824 	.word	0x20002824
 80054f4:	20003854 	.word	0x20003854
 80054f8:	2000006c 	.word	0x2000006c

080054fc <logger_sd_log_data>:

FRESULT logger_sd_log_data(rocket_data* data) {
 80054fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005500:	b0d9      	sub	sp, #356	@ 0x164
 8005502:	af2e      	add	r7, sp, #184	@ 0xb8
 8005504:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
		"%.3f,%.3f,%.3f,"     		// mag
		"%.3f,%.3f,%.3f,%.3f,"		// quat
		"%.3f,%.3f,%.3f,%.3f,%.3f,"	// barometer
		"%.3f,%.3f,"          		// tvc
		"%s,%s\r\n",          		// pyro states
		data->T_plus,
 8005508:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800550c:	681b      	ldr	r3, [r3, #0]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 800550e:	4618      	mov	r0, r3
 8005510:	f7fb f82a 	bl	8000568 <__aeabi_f2d>
 8005514:	e9c7 0124 	strd	r0, r1, [r7, #144]	@ 0x90
		data->vbat,
 8005518:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800551c:	685b      	ldr	r3, [r3, #4]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 800551e:	4618      	mov	r0, r3
 8005520:	f7fb f822 	bl	8000568 <__aeabi_f2d>
 8005524:	e9c7 0122 	strd	r0, r1, [r7, #136]	@ 0x88
		data->acc.x, data->acc.y, data->acc.z,
 8005528:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800552c:	689b      	ldr	r3, [r3, #8]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 800552e:	4618      	mov	r0, r3
 8005530:	f7fb f81a 	bl	8000568 <__aeabi_f2d>
 8005534:	e9c7 0120 	strd	r0, r1, [r7, #128]	@ 0x80
		data->acc.x, data->acc.y, data->acc.z,
 8005538:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800553c:	68db      	ldr	r3, [r3, #12]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 800553e:	4618      	mov	r0, r3
 8005540:	f7fb f812 	bl	8000568 <__aeabi_f2d>
 8005544:	e9c7 011e 	strd	r0, r1, [r7, #120]	@ 0x78
		data->acc.x, data->acc.y, data->acc.z,
 8005548:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800554c:	691b      	ldr	r3, [r3, #16]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 800554e:	4618      	mov	r0, r3
 8005550:	f7fb f80a 	bl	8000568 <__aeabi_f2d>
 8005554:	e9c7 011c 	strd	r0, r1, [r7, #112]	@ 0x70
		data->gyr.x, data->gyr.y, data->gyr.z,
 8005558:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800555c:	695b      	ldr	r3, [r3, #20]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 800555e:	4618      	mov	r0, r3
 8005560:	f7fb f802 	bl	8000568 <__aeabi_f2d>
 8005564:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
		data->gyr.x, data->gyr.y, data->gyr.z,
 8005568:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800556c:	699b      	ldr	r3, [r3, #24]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 800556e:	4618      	mov	r0, r3
 8005570:	f7fa fffa 	bl	8000568 <__aeabi_f2d>
 8005574:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
		data->gyr.x, data->gyr.y, data->gyr.z,
 8005578:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800557c:	69db      	ldr	r3, [r3, #28]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 800557e:	4618      	mov	r0, r3
 8005580:	f7fa fff2 	bl	8000568 <__aeabi_f2d>
 8005584:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
		data->mag.x, data->mag.y, data->mag.z,
 8005588:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800558c:	6a1b      	ldr	r3, [r3, #32]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 800558e:	4618      	mov	r0, r3
 8005590:	f7fa ffea 	bl	8000568 <__aeabi_f2d>
 8005594:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
		data->mag.x, data->mag.y, data->mag.z,
 8005598:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800559c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 800559e:	4618      	mov	r0, r3
 80055a0:	f7fa ffe2 	bl	8000568 <__aeabi_f2d>
 80055a4:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
		data->mag.x, data->mag.y, data->mag.z,
 80055a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 80055ae:	4618      	mov	r0, r3
 80055b0:	f7fa ffda 	bl	8000568 <__aeabi_f2d>
 80055b4:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
		data->quat.w, data->quat.x, data->quat.y, data->quat.z,
 80055b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 80055be:	4618      	mov	r0, r3
 80055c0:	f7fa ffd2 	bl	8000568 <__aeabi_f2d>
 80055c4:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
		data->quat.w, data->quat.x, data->quat.y, data->quat.z,
 80055c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7fa ffca 	bl	8000568 <__aeabi_f2d>
 80055d4:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
		data->quat.w, data->quat.x, data->quat.y, data->quat.z,
 80055d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 80055de:	4618      	mov	r0, r3
 80055e0:	f7fa ffc2 	bl	8000568 <__aeabi_f2d>
 80055e4:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
		data->quat.w, data->quat.x, data->quat.y, data->quat.z,
 80055e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 80055ee:	4618      	mov	r0, r3
 80055f0:	f7fa ffba 	bl	8000568 <__aeabi_f2d>
 80055f4:	e9c7 0108 	strd	r0, r1, [r7, #32]
		data->temperature, data->pressure, data->altitude, data->v_velocity, data->v_accel,
 80055f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 80055fe:	4618      	mov	r0, r3
 8005600:	f7fa ffb2 	bl	8000568 <__aeabi_f2d>
 8005604:	e9c7 0106 	strd	r0, r1, [r7, #24]
		data->temperature, data->pressure, data->altitude, data->v_velocity, data->v_accel,
 8005608:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800560c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 800560e:	4618      	mov	r0, r3
 8005610:	f7fa ffaa 	bl	8000568 <__aeabi_f2d>
 8005614:	e9c7 0104 	strd	r0, r1, [r7, #16]
		data->temperature, data->pressure, data->altitude, data->v_velocity, data->v_accel,
 8005618:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800561c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 800561e:	4618      	mov	r0, r3
 8005620:	f7fa ffa2 	bl	8000568 <__aeabi_f2d>
 8005624:	e9c7 0102 	strd	r0, r1, [r7, #8]
		data->temperature, data->pressure, data->altitude, data->v_velocity, data->v_accel,
 8005628:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800562c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 800562e:	4618      	mov	r0, r3
 8005630:	f7fa ff9a 	bl	8000568 <__aeabi_f2d>
 8005634:	e9c7 0100 	strd	r0, r1, [r7]
		data->temperature, data->pressure, data->altitude, data->v_velocity, data->v_accel,
 8005638:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800563c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 800563e:	4618      	mov	r0, r3
 8005640:	f7fa ff92 	bl	8000568 <__aeabi_f2d>
 8005644:	4682      	mov	sl, r0
 8005646:	468b      	mov	fp, r1
		data->tvc.x, data->tvc.y,
 8005648:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800564c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 800564e:	4618      	mov	r0, r3
 8005650:	f7fa ff8a 	bl	8000568 <__aeabi_f2d>
 8005654:	4680      	mov	r8, r0
 8005656:	4689      	mov	r9, r1
		data->tvc.x, data->tvc.y,
 8005658:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800565c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 800565e:	4618      	mov	r0, r3
 8005660:	f7fa ff82 	bl	8000568 <__aeabi_f2d>
 8005664:	4604      	mov	r4, r0
 8005666:	460d      	mov	r5, r1
 8005668:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800566c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005670:	4618      	mov	r0, r3
 8005672:	f002 fbdf 	bl	8007e34 <pyro_state_to_str>
 8005676:	4606      	mov	r6, r0
 8005678:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800567c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005680:	4618      	mov	r0, r3
 8005682:	f002 fbd7 	bl	8007e34 <pyro_state_to_str>
 8005686:	4603      	mov	r3, r0
 8005688:	932d      	str	r3, [sp, #180]	@ 0xb4
 800568a:	962c      	str	r6, [sp, #176]	@ 0xb0
 800568c:	e9cd 452a 	strd	r4, r5, [sp, #168]	@ 0xa8
 8005690:	e9cd 8928 	strd	r8, r9, [sp, #160]	@ 0xa0
 8005694:	e9cd ab26 	strd	sl, fp, [sp, #152]	@ 0x98
 8005698:	ed97 7b00 	vldr	d7, [r7]
 800569c:	ed8d 7b24 	vstr	d7, [sp, #144]	@ 0x90
 80056a0:	ed97 7b02 	vldr	d7, [r7, #8]
 80056a4:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 80056a8:	ed97 7b04 	vldr	d7, [r7, #16]
 80056ac:	ed8d 7b20 	vstr	d7, [sp, #128]	@ 0x80
 80056b0:	ed97 7b06 	vldr	d7, [r7, #24]
 80056b4:	ed8d 7b1e 	vstr	d7, [sp, #120]	@ 0x78
 80056b8:	ed97 7b08 	vldr	d7, [r7, #32]
 80056bc:	ed8d 7b1c 	vstr	d7, [sp, #112]	@ 0x70
 80056c0:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 80056c4:	ed8d 7b1a 	vstr	d7, [sp, #104]	@ 0x68
 80056c8:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80056cc:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 80056d0:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 80056d4:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 80056d8:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 80056dc:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 80056e0:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 80056e4:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 80056e8:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 80056ec:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 80056f0:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 80056f4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80056f8:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 80056fc:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005700:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8005704:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005708:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 800570c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8005710:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8005714:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005718:	ed97 7b20 	vldr	d7, [r7, #128]	@ 0x80
 800571c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005720:	ed97 7b22 	vldr	d7, [r7, #136]	@ 0x88
 8005724:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005728:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 800572c:	ed8d 7b00 	vstr	d7, [sp]
 8005730:	4a19      	ldr	r2, [pc, #100]	@ (8005798 <logger_sd_log_data+0x29c>)
 8005732:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005736:	4819      	ldr	r0, [pc, #100]	@ (800579c <logger_sd_log_data+0x2a0>)
 8005738:	f013 ff12 	bl	8019560 <sniprintf>
 800573c:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
		pyro_state_to_str(data->pyro.motor),
		pyro_state_to_str(data->pyro.parachute)
	);

	if (len < 0 || len >= LOGGER_CSV_ROW_SIZE) return FR_INT_ERR;
 8005740:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005744:	2b00      	cmp	r3, #0
 8005746:	db03      	blt.n	8005750 <logger_sd_log_data+0x254>
 8005748:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800574c:	2bff      	cmp	r3, #255	@ 0xff
 800574e:	dd01      	ble.n	8005754 <logger_sd_log_data+0x258>
 8005750:	2302      	movs	r3, #2
 8005752:	e01b      	b.n	800578c <logger_sd_log_data+0x290>

	sd_result = f_write(&logfile, csv_row, len, &bytes_written);
 8005754:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8005758:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800575c:	490f      	ldr	r1, [pc, #60]	@ (800579c <logger_sd_log_data+0x2a0>)
 800575e:	4810      	ldr	r0, [pc, #64]	@ (80057a0 <logger_sd_log_data+0x2a4>)
 8005760:	f011 f9ab 	bl	8016aba <f_write>
 8005764:	4603      	mov	r3, r0
 8005766:	461a      	mov	r2, r3
 8005768:	4b0e      	ldr	r3, [pc, #56]	@ (80057a4 <logger_sd_log_data+0x2a8>)
 800576a:	701a      	strb	r2, [r3, #0]

	if (sd_result != FR_OK) return sd_result;
 800576c:	4b0d      	ldr	r3, [pc, #52]	@ (80057a4 <logger_sd_log_data+0x2a8>)
 800576e:	781b      	ldrb	r3, [r3, #0]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d002      	beq.n	800577a <logger_sd_log_data+0x27e>
 8005774:	4b0b      	ldr	r3, [pc, #44]	@ (80057a4 <logger_sd_log_data+0x2a8>)
 8005776:	781b      	ldrb	r3, [r3, #0]
 8005778:	e008      	b.n	800578c <logger_sd_log_data+0x290>
	if (bytes_written != len) return FR_DISK_ERR;
 800577a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800577e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005782:	429a      	cmp	r2, r3
 8005784:	d001      	beq.n	800578a <logger_sd_log_data+0x28e>
 8005786:	2301      	movs	r3, #1
 8005788:	e000      	b.n	800578c <logger_sd_log_data+0x290>

	return FR_OK;
 800578a:	2300      	movs	r3, #0
}
 800578c:	4618      	mov	r0, r3
 800578e:	37ac      	adds	r7, #172	@ 0xac
 8005790:	46bd      	mov	sp, r7
 8005792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005796:	bf00      	nop
 8005798:	0801cdfc 	.word	0x0801cdfc
 800579c:	200016ec 	.word	0x200016ec
 80057a0:	20002824 	.word	0x20002824
 80057a4:	20003854 	.word	0x20003854

080057a8 <logger_sd_deinit>:

FRESULT logger_sd_deinit() {
 80057a8:	b580      	push	{r7, lr}
 80057aa:	af00      	add	r7, sp, #0
	sd_result = f_sync(&logfile);
 80057ac:	480c      	ldr	r0, [pc, #48]	@ (80057e0 <logger_sd_deinit+0x38>)
 80057ae:	f011 fb18 	bl	8016de2 <f_sync>
 80057b2:	4603      	mov	r3, r0
 80057b4:	461a      	mov	r2, r3
 80057b6:	4b0b      	ldr	r3, [pc, #44]	@ (80057e4 <logger_sd_deinit+0x3c>)
 80057b8:	701a      	strb	r2, [r3, #0]
	if (sd_result != FR_OK) return sd_result;
 80057ba:	4b0a      	ldr	r3, [pc, #40]	@ (80057e4 <logger_sd_deinit+0x3c>)
 80057bc:	781b      	ldrb	r3, [r3, #0]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d002      	beq.n	80057c8 <logger_sd_deinit+0x20>
 80057c2:	4b08      	ldr	r3, [pc, #32]	@ (80057e4 <logger_sd_deinit+0x3c>)
 80057c4:	781b      	ldrb	r3, [r3, #0]
 80057c6:	e008      	b.n	80057da <logger_sd_deinit+0x32>

	sd_result = f_close(&logfile);
 80057c8:	4805      	ldr	r0, [pc, #20]	@ (80057e0 <logger_sd_deinit+0x38>)
 80057ca:	f011 fb88 	bl	8016ede <f_close>
 80057ce:	4603      	mov	r3, r0
 80057d0:	461a      	mov	r2, r3
 80057d2:	4b04      	ldr	r3, [pc, #16]	@ (80057e4 <logger_sd_deinit+0x3c>)
 80057d4:	701a      	strb	r2, [r3, #0]
	return sd_result;
 80057d6:	4b03      	ldr	r3, [pc, #12]	@ (80057e4 <logger_sd_deinit+0x3c>)
 80057d8:	781b      	ldrb	r3, [r3, #0]
}
 80057da:	4618      	mov	r0, r3
 80057dc:	bd80      	pop	{r7, pc}
 80057de:	bf00      	nop
 80057e0:	20002824 	.word	0x20002824
 80057e4:	20003854 	.word	0x20003854

080057e8 <logger_copy_flash_to_sd>:
/* SD LOGGER */

void logger_copy_flash_to_sd() {
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b098      	sub	sp, #96	@ 0x60
 80057ec:	af00      	add	r7, sp, #0
	rocket_data buffer = {0};
 80057ee:	463b      	mov	r3, r7
 80057f0:	225a      	movs	r2, #90	@ 0x5a
 80057f2:	2100      	movs	r1, #0
 80057f4:	4618      	mov	r0, r3
 80057f6:	f013 ff4e 	bl	8019696 <memset>

	logger_sd_init();
 80057fa:	f7ff fe39 	bl	8005470 <logger_sd_init>

	for (uint32_t idx = 0; idx < flash_page_idx; idx++) {
 80057fe:	2300      	movs	r3, #0
 8005800:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005802:	e00b      	b.n	800581c <logger_copy_flash_to_sd+0x34>
		logger_flash_read_data(idx, &buffer);
 8005804:	463b      	mov	r3, r7
 8005806:	4619      	mov	r1, r3
 8005808:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800580a:	f7ff fdeb 	bl	80053e4 <logger_flash_read_data>
		logger_sd_log_data(&buffer);
 800580e:	463b      	mov	r3, r7
 8005810:	4618      	mov	r0, r3
 8005812:	f7ff fe73 	bl	80054fc <logger_sd_log_data>
	for (uint32_t idx = 0; idx < flash_page_idx; idx++) {
 8005816:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005818:	3301      	adds	r3, #1
 800581a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800581c:	4b05      	ldr	r3, [pc, #20]	@ (8005834 <logger_copy_flash_to_sd+0x4c>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005822:	429a      	cmp	r2, r3
 8005824:	d3ee      	bcc.n	8005804 <logger_copy_flash_to_sd+0x1c>
	}

	logger_sd_deinit();
 8005826:	f7ff ffbf 	bl	80057a8 <logger_sd_deinit>
}
 800582a:	bf00      	nop
 800582c:	3760      	adds	r7, #96	@ 0x60
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	200016a8 	.word	0x200016a8

08005838 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8005838:	b580      	push	{r7, lr}
 800583a:	b084      	sub	sp, #16
 800583c:	af02      	add	r7, sp, #8
 800583e:	6078      	str	r0, [r7, #4]
		run_mag_calibration();
    	calib_mag = mag_cal;
#endif
    }
#ifndef CALIBRATE
	if (htim->Instance == TIM6) {
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a07      	ldr	r2, [pc, #28]	@ (8005864 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d107      	bne.n	800585a <HAL_TIM_PeriodElapsedCallback+0x22>
		calculate_orientation(orientation_quat, flight.vars.quat0, &roll, &pitch, &yaw);
 800584a:	4b07      	ldr	r3, [pc, #28]	@ (8005868 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800584c:	9300      	str	r3, [sp, #0]
 800584e:	4b07      	ldr	r3, [pc, #28]	@ (800586c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8005850:	4a07      	ldr	r2, [pc, #28]	@ (8005870 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8005852:	4908      	ldr	r1, [pc, #32]	@ (8005874 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8005854:	4808      	ldr	r0, [pc, #32]	@ (8005878 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8005856:	f000 ff1b 	bl	8006690 <calculate_orientation>
	}
#endif
}
 800585a:	bf00      	nop
 800585c:	3708      	adds	r7, #8
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	40001000 	.word	0x40001000
 8005868:	20003d2c 	.word	0x20003d2c
 800586c:	20003d28 	.word	0x20003d28
 8005870:	20003d24 	.word	0x20003d24
 8005874:	20003d44 	.word	0x20003d44
 8005878:	20003d14 	.word	0x20003d14

0800587c <process_esp32_instruction>:

void process_esp32_instruction(esp32_instruction* instruction) {
 800587c:	b580      	push	{r7, lr}
 800587e:	b086      	sub	sp, #24
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
	if (instruction->type == ESP32_LAUNCH) {
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	781b      	ldrb	r3, [r3, #0]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d113      	bne.n	80058b4 <process_esp32_instruction+0x38>
		HAL_GPIO_TogglePin(GENERAL_LED_GPIO_Port, GENERAL_LED_Pin);
 800588c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005890:	482d      	ldr	r0, [pc, #180]	@ (8005948 <process_esp32_instruction+0xcc>)
 8005892:	f004 f9be 	bl	8009c12 <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(PYRO_1_GPIO_Port, PYRO_1_Pin, GPIO_PIN_SET);
 8005896:	2201      	movs	r2, #1
 8005898:	2101      	movs	r1, #1
 800589a:	482b      	ldr	r0, [pc, #172]	@ (8005948 <process_esp32_instruction+0xcc>)
 800589c:	f004 f9a0 	bl	8009be0 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 80058a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80058a4:	f002 fd12 	bl	80082cc <HAL_Delay>
		HAL_GPIO_WritePin(PYRO_1_GPIO_Port, PYRO_1_Pin, GPIO_PIN_RESET);
 80058a8:	2200      	movs	r2, #0
 80058aa:	2101      	movs	r1, #1
 80058ac:	4826      	ldr	r0, [pc, #152]	@ (8005948 <process_esp32_instruction+0xcc>)
 80058ae:	f004 f997 	bl	8009be0 <HAL_GPIO_WritePin>
			memcpy(&y_angle, instruction->payload + sizeof(float), sizeof(float));

			tvc_set_angles_f(&tvc, x_angle, y_angle);
		}
	}
}
 80058b2:	e045      	b.n	8005940 <process_esp32_instruction+0xc4>
	} else if (instruction->type == ESP32_TVC_SERVO_X_POS) {
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	781b      	ldrb	r3, [r3, #0]
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d110      	bne.n	80058de <process_esp32_instruction+0x62>
		if (instruction->payload_size == sizeof(float)) {
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	785b      	ldrb	r3, [r3, #1]
 80058c0:	2b04      	cmp	r3, #4
 80058c2:	d13d      	bne.n	8005940 <process_esp32_instruction+0xc4>
			memcpy(&x_angle, instruction->payload, sizeof(float));
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	3302      	adds	r3, #2
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	617b      	str	r3, [r7, #20]
			tvc_set_angle(&tvc, x_angle, TVC_SERVO_X);
 80058cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80058d0:	2100      	movs	r1, #0
 80058d2:	eeb0 0a67 	vmov.f32	s0, s15
 80058d6:	481d      	ldr	r0, [pc, #116]	@ (800594c <process_esp32_instruction+0xd0>)
 80058d8:	f001 fdaa 	bl	8007430 <tvc_set_angle>
}
 80058dc:	e030      	b.n	8005940 <process_esp32_instruction+0xc4>
	} else if (instruction->type == ESP32_TVC_SERVO_Y_POS) {
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d110      	bne.n	8005908 <process_esp32_instruction+0x8c>
		if (instruction->payload_size == sizeof(float)) {
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	785b      	ldrb	r3, [r3, #1]
 80058ea:	2b04      	cmp	r3, #4
 80058ec:	d128      	bne.n	8005940 <process_esp32_instruction+0xc4>
			memcpy(&y_angle, instruction->payload, sizeof(float));
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	3302      	adds	r3, #2
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	613b      	str	r3, [r7, #16]
			tvc_set_angle(&tvc, y_angle, TVC_SERVO_Y);
 80058f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80058fa:	2101      	movs	r1, #1
 80058fc:	eeb0 0a67 	vmov.f32	s0, s15
 8005900:	4812      	ldr	r0, [pc, #72]	@ (800594c <process_esp32_instruction+0xd0>)
 8005902:	f001 fd95 	bl	8007430 <tvc_set_angle>
}
 8005906:	e01b      	b.n	8005940 <process_esp32_instruction+0xc4>
	} else if (instruction->type == ESP32_TVC_DEFLECTION_POS) {
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	2b03      	cmp	r3, #3
 800590e:	d117      	bne.n	8005940 <process_esp32_instruction+0xc4>
		if (instruction->payload_size == 2 * sizeof(float)) {
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	785b      	ldrb	r3, [r3, #1]
 8005914:	2b08      	cmp	r3, #8
 8005916:	d113      	bne.n	8005940 <process_esp32_instruction+0xc4>
			memcpy(&x_angle, instruction->payload, sizeof(float));
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	3302      	adds	r3, #2
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	60fb      	str	r3, [r7, #12]
			memcpy(&y_angle, instruction->payload + sizeof(float), sizeof(float));
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	3302      	adds	r3, #2
 8005924:	3304      	adds	r3, #4
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	60bb      	str	r3, [r7, #8]
			tvc_set_angles_f(&tvc, x_angle, y_angle);
 800592a:	edd7 7a03 	vldr	s15, [r7, #12]
 800592e:	ed97 7a02 	vldr	s14, [r7, #8]
 8005932:	eef0 0a47 	vmov.f32	s1, s14
 8005936:	eeb0 0a67 	vmov.f32	s0, s15
 800593a:	4804      	ldr	r0, [pc, #16]	@ (800594c <process_esp32_instruction+0xd0>)
 800593c:	f001 fdda 	bl	80074f4 <tvc_set_angles_f>
}
 8005940:	bf00      	nop
 8005942:	3718      	adds	r7, #24
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}
 8005948:	40020800 	.word	0x40020800
 800594c:	20000094 	.word	0x20000094

08005950 <fill_rocket_data>:

void fill_rocket_data() {
 8005950:	b580      	push	{r7, lr}
 8005952:	af00      	add	r7, sp, #0
	r_data.T_plus = HAL_GetTick() / 1000.0f;
 8005954:	f002 fcae 	bl	80082b4 <HAL_GetTick>
 8005958:	ee07 0a90 	vmov	s15, r0
 800595c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005960:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8005a30 <fill_rocket_data+0xe0>
 8005964:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005968:	4b32      	ldr	r3, [pc, #200]	@ (8005a34 <fill_rocket_data+0xe4>)
 800596a:	edc3 7a00 	vstr	s15, [r3]

	r_data.vbat = vbat;
 800596e:	4b32      	ldr	r3, [pc, #200]	@ (8005a38 <fill_rocket_data+0xe8>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a30      	ldr	r2, [pc, #192]	@ (8005a34 <fill_rocket_data+0xe4>)
 8005974:	6053      	str	r3, [r2, #4]

	r_data.acc.x = data.ax;
 8005976:	4b31      	ldr	r3, [pc, #196]	@ (8005a3c <fill_rocket_data+0xec>)
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	4a2e      	ldr	r2, [pc, #184]	@ (8005a34 <fill_rocket_data+0xe4>)
 800597c:	6093      	str	r3, [r2, #8]
	r_data.acc.y = data.ay;
 800597e:	4b2f      	ldr	r3, [pc, #188]	@ (8005a3c <fill_rocket_data+0xec>)
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	4a2c      	ldr	r2, [pc, #176]	@ (8005a34 <fill_rocket_data+0xe4>)
 8005984:	60d3      	str	r3, [r2, #12]
	r_data.acc.z = data.az;
 8005986:	4b2d      	ldr	r3, [pc, #180]	@ (8005a3c <fill_rocket_data+0xec>)
 8005988:	691b      	ldr	r3, [r3, #16]
 800598a:	4a2a      	ldr	r2, [pc, #168]	@ (8005a34 <fill_rocket_data+0xe4>)
 800598c:	6113      	str	r3, [r2, #16]

	r_data.gyr.x = data.gx;
 800598e:	4b2b      	ldr	r3, [pc, #172]	@ (8005a3c <fill_rocket_data+0xec>)
 8005990:	695b      	ldr	r3, [r3, #20]
 8005992:	4a28      	ldr	r2, [pc, #160]	@ (8005a34 <fill_rocket_data+0xe4>)
 8005994:	6153      	str	r3, [r2, #20]
	r_data.gyr.y = data.gy;
 8005996:	4b29      	ldr	r3, [pc, #164]	@ (8005a3c <fill_rocket_data+0xec>)
 8005998:	699b      	ldr	r3, [r3, #24]
 800599a:	4a26      	ldr	r2, [pc, #152]	@ (8005a34 <fill_rocket_data+0xe4>)
 800599c:	6193      	str	r3, [r2, #24]
	r_data.gyr.z = data.gz;
 800599e:	4b27      	ldr	r3, [pc, #156]	@ (8005a3c <fill_rocket_data+0xec>)
 80059a0:	69db      	ldr	r3, [r3, #28]
 80059a2:	4a24      	ldr	r2, [pc, #144]	@ (8005a34 <fill_rocket_data+0xe4>)
 80059a4:	61d3      	str	r3, [r2, #28]

	r_data.mag.x = data.mx;
 80059a6:	4b25      	ldr	r3, [pc, #148]	@ (8005a3c <fill_rocket_data+0xec>)
 80059a8:	6a1b      	ldr	r3, [r3, #32]
 80059aa:	4a22      	ldr	r2, [pc, #136]	@ (8005a34 <fill_rocket_data+0xe4>)
 80059ac:	6213      	str	r3, [r2, #32]
	r_data.mag.y = data.my;
 80059ae:	4b23      	ldr	r3, [pc, #140]	@ (8005a3c <fill_rocket_data+0xec>)
 80059b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059b2:	4a20      	ldr	r2, [pc, #128]	@ (8005a34 <fill_rocket_data+0xe4>)
 80059b4:	6253      	str	r3, [r2, #36]	@ 0x24
	r_data.mag.z = data.mz;
 80059b6:	4b21      	ldr	r3, [pc, #132]	@ (8005a3c <fill_rocket_data+0xec>)
 80059b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059ba:	4a1e      	ldr	r2, [pc, #120]	@ (8005a34 <fill_rocket_data+0xe4>)
 80059bc:	6293      	str	r3, [r2, #40]	@ 0x28

	r_data.quat.w = orientation_quat[0];
 80059be:	4b20      	ldr	r3, [pc, #128]	@ (8005a40 <fill_rocket_data+0xf0>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a1c      	ldr	r2, [pc, #112]	@ (8005a34 <fill_rocket_data+0xe4>)
 80059c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
	r_data.quat.x = orientation_quat[1];
 80059c6:	4b1e      	ldr	r3, [pc, #120]	@ (8005a40 <fill_rocket_data+0xf0>)
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	4a1a      	ldr	r2, [pc, #104]	@ (8005a34 <fill_rocket_data+0xe4>)
 80059cc:	6313      	str	r3, [r2, #48]	@ 0x30
	r_data.quat.y = orientation_quat[2];
 80059ce:	4b1c      	ldr	r3, [pc, #112]	@ (8005a40 <fill_rocket_data+0xf0>)
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	4a18      	ldr	r2, [pc, #96]	@ (8005a34 <fill_rocket_data+0xe4>)
 80059d4:	6353      	str	r3, [r2, #52]	@ 0x34
	r_data.quat.z = orientation_quat[3];
 80059d6:	4b1a      	ldr	r3, [pc, #104]	@ (8005a40 <fill_rocket_data+0xf0>)
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	4a16      	ldr	r2, [pc, #88]	@ (8005a34 <fill_rocket_data+0xe4>)
 80059dc:	6393      	str	r3, [r2, #56]	@ 0x38

	r_data.temperature = data.temperature;
 80059de:	4b17      	ldr	r3, [pc, #92]	@ (8005a3c <fill_rocket_data+0xec>)
 80059e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059e2:	4a14      	ldr	r2, [pc, #80]	@ (8005a34 <fill_rocket_data+0xe4>)
 80059e4:	63d3      	str	r3, [r2, #60]	@ 0x3c
	r_data.pressure = data.pressure;
 80059e6:	4b15      	ldr	r3, [pc, #84]	@ (8005a3c <fill_rocket_data+0xec>)
 80059e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ea:	4a12      	ldr	r2, [pc, #72]	@ (8005a34 <fill_rocket_data+0xe4>)
 80059ec:	6413      	str	r3, [r2, #64]	@ 0x40
	r_data.altitude = flight.vars.alt;
 80059ee:	4b15      	ldr	r3, [pc, #84]	@ (8005a44 <fill_rocket_data+0xf4>)
 80059f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f2:	4a10      	ldr	r2, [pc, #64]	@ (8005a34 <fill_rocket_data+0xe4>)
 80059f4:	6453      	str	r3, [r2, #68]	@ 0x44
	r_data.v_velocity = flight.vars.v_vel;
 80059f6:	4b13      	ldr	r3, [pc, #76]	@ (8005a44 <fill_rocket_data+0xf4>)
 80059f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059fa:	4a0e      	ldr	r2, [pc, #56]	@ (8005a34 <fill_rocket_data+0xe4>)
 80059fc:	6493      	str	r3, [r2, #72]	@ 0x48
	r_data.v_accel = flight.vars.v_accel;
 80059fe:	4b11      	ldr	r3, [pc, #68]	@ (8005a44 <fill_rocket_data+0xf4>)
 8005a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a02:	4a0c      	ldr	r2, [pc, #48]	@ (8005a34 <fill_rocket_data+0xe4>)
 8005a04:	64d3      	str	r3, [r2, #76]	@ 0x4c

	r_data.tvc.x = tvc.ax;
 8005a06:	4b10      	ldr	r3, [pc, #64]	@ (8005a48 <fill_rocket_data+0xf8>)
 8005a08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a0a:	4a0a      	ldr	r2, [pc, #40]	@ (8005a34 <fill_rocket_data+0xe4>)
 8005a0c:	6513      	str	r3, [r2, #80]	@ 0x50
	r_data.tvc.y = tvc.ay;
 8005a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8005a48 <fill_rocket_data+0xf8>)
 8005a10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a12:	4a08      	ldr	r2, [pc, #32]	@ (8005a34 <fill_rocket_data+0xe4>)
 8005a14:	6553      	str	r3, [r2, #84]	@ 0x54

	r_data.pyro.motor = motor.state;
 8005a16:	4b0d      	ldr	r3, [pc, #52]	@ (8005a4c <fill_rocket_data+0xfc>)
 8005a18:	7b9a      	ldrb	r2, [r3, #14]
 8005a1a:	4b06      	ldr	r3, [pc, #24]	@ (8005a34 <fill_rocket_data+0xe4>)
 8005a1c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
	r_data.pyro.parachute = parachute.state;
 8005a20:	4b0b      	ldr	r3, [pc, #44]	@ (8005a50 <fill_rocket_data+0x100>)
 8005a22:	7b9a      	ldrb	r2, [r3, #14]
 8005a24:	4b03      	ldr	r3, [pc, #12]	@ (8005a34 <fill_rocket_data+0xe4>)
 8005a26:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
}
 8005a2a:	bf00      	nop
 8005a2c:	bd80      	pop	{r7, pc}
 8005a2e:	bf00      	nop
 8005a30:	447a0000 	.word	0x447a0000
 8005a34:	20003c80 	.word	0x20003c80
 8005a38:	20003cdc 	.word	0x20003cdc
 8005a3c:	20003ce0 	.word	0x20003ce0
 8005a40:	20003d14 	.word	0x20003d14
 8005a44:	20003d30 	.word	0x20003d30
 8005a48:	20000094 	.word	0x20000094
 8005a4c:	2000015c 	.word	0x2000015c
 8005a50:	20000174 	.word	0x20000174

08005a54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b082      	sub	sp, #8
 8005a58:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005a5a:	f002 fbc5 	bl	80081e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005a5e:	f000 f93b 	bl	8005cd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005a62:	f000 fd15 	bl	8006490 <MX_GPIO_Init>
  MX_DMA_Init();
 8005a66:	f000 fceb 	bl	8006440 <MX_DMA_Init>
  MX_FATFS_Init();
 8005a6a:	f00c fadd 	bl	8012028 <MX_FATFS_Init>
  MX_TIM2_Init();
 8005a6e:	f000 fbbb 	bl	80061e8 <MX_TIM2_Init>
  MX_I2C1_Init();
 8005a72:	f000 fa0f 	bl	8005e94 <MX_I2C1_Init>
  MX_SPI2_Init();
 8005a76:	f000 fa9f 	bl	8005fb8 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8005a7a:	f000 fcb7 	bl	80063ec <MX_USART1_UART_Init>
  MX_CRC_Init();
 8005a7e:	f000 f9f5 	bl	8005e6c <MX_CRC_Init>
  MX_TIM1_Init();
 8005a82:	f000 fb05 	bl	8006090 <MX_TIM1_Init>
  MX_ADC1_Init();
 8005a86:	f000 f991 	bl	8005dac <MX_ADC1_Init>
  MX_I2C2_Init();
 8005a8a:	f000 fa31 	bl	8005ef0 <MX_I2C2_Init>
  MX_SPI1_Init();
 8005a8e:	f000 fa5d 	bl	8005f4c <MX_SPI1_Init>
  MX_TIM7_Init();
 8005a92:	f000 fc75 	bl	8006380 <MX_TIM7_Init>
  MX_USB_DEVICE_Init();
 8005a96:	f011 fbad 	bl	80171f4 <MX_USB_DEVICE_Init>
  MX_TIM6_Init();
 8005a9a:	f000 fc3b 	bl	8006314 <MX_TIM6_Init>
  MX_SPI3_Init();
 8005a9e:	f000 fac1 	bl	8006024 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  config_load_settings();
 8005aa2:	f7fe fb53 	bl	800414c <config_load_settings>

  rgb_led_start(&status_led);
 8005aa6:	487c      	ldr	r0, [pc, #496]	@ (8005c98 <main+0x244>)
 8005aa8:	f7fc f8e4 	bl	8001c74 <rgb_led_start>
  buzzer_init(&bzr);
 8005aac:	487b      	ldr	r0, [pc, #492]	@ (8005c9c <main+0x248>)
 8005aae:	f7fc f899 	bl	8001be4 <buzzer_init>
  battery_adc_start();
 8005ab2:	f7fd ff8d 	bl	80039d0 <battery_adc_start>

  tvc_init(&tvc);
 8005ab6:	487a      	ldr	r0, [pc, #488]	@ (8005ca0 <main+0x24c>)
 8005ab8:	f001 fc5e 	bl	8007378 <tvc_init>

#ifndef CALIBRATE
  pyro_init(&motor);
 8005abc:	4879      	ldr	r0, [pc, #484]	@ (8005ca4 <main+0x250>)
 8005abe:	f7fc f979 	bl	8001db4 <pyro_init>
  pyro_init(&parachute);
 8005ac2:	4879      	ldr	r0, [pc, #484]	@ (8005ca8 <main+0x254>)
 8005ac4:	f7fc f976 	bl	8001db4 <pyro_init>

  rgb_led_set_color(&status_led, COLOR_PURPLE);
 8005ac8:	2300      	movs	r3, #0
 8005aca:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8005ace:	f362 0307 	bfi	r3, r2, #0, #8
 8005ad2:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8005ad6:	f362 4317 	bfi	r3, r2, #16, #8
 8005ada:	4619      	mov	r1, r3
 8005adc:	486e      	ldr	r0, [pc, #440]	@ (8005c98 <main+0x244>)
 8005ade:	f7fc f8e5 	bl	8001cac <rgb_led_set_color>

  if (CONFIG_DO_LOGGING) {
 8005ae2:	4b72      	ldr	r3, [pc, #456]	@ (8005cac <main+0x258>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d001      	beq.n	8005aee <main+0x9a>
	  logger_flash_init();
 8005aea:	f7ff fc21 	bl	8005330 <logger_flash_init>
  }
#endif

  initialize_uart_dma();
 8005aee:	f001 fd53 	bl	8007598 <initialize_uart_dma>
  initialize_esp32();
 8005af2:	f7ff f80f 	bl	8004b14 <initialize_esp32>

#ifndef CALIBRATE
  HAL_TIM_Base_Start_IT(&htim6);
 8005af6:	486e      	ldr	r0, [pc, #440]	@ (8005cb0 <main+0x25c>)
 8005af8:	f008 fd02 	bl	800e500 <HAL_TIM_Base_Start_IT>
  initialize_orientation();
 8005afc:	f000 fda4 	bl	8006648 <initialize_orientation>
  initialize_gyr_calibration();
  initialize_mag_calibration();
#endif

#ifndef CALIBRATE
  tvc_start(&tvc);
 8005b00:	4867      	ldr	r0, [pc, #412]	@ (8005ca0 <main+0x24c>)
 8005b02:	f001 fc57 	bl	80073b4 <tvc_start>
  flight_initialize(&flight);
 8005b06:	486b      	ldr	r0, [pc, #428]	@ (8005cb4 <main+0x260>)
 8005b08:	f7ff fbc4 	bl	8005294 <flight_initialize>
  rgb_led_set_color(&status_led, COLOR_GREEN);
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	f443 437f 	orr.w	r3, r3, #65280	@ 0xff00
 8005b12:	4619      	mov	r1, r3
 8005b14:	4860      	ldr	r0, [pc, #384]	@ (8005c98 <main+0x244>)
 8005b16:	f7fc f8c9 	bl	8001cac <rgb_led_set_color>
  flight.flags.motor_ignited = 0x01;
 8005b1a:	4a66      	ldr	r2, [pc, #408]	@ (8005cb4 <main+0x260>)
 8005b1c:	f892 3038 	ldrb.w	r3, [r2, #56]	@ 0x38
 8005b20:	f043 0304 	orr.w	r3, r3, #4
 8005b24:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
#endif
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (!flight.signals.signal_ready)
 8005b28:	e090      	b.n	8005c4c <main+0x1f8>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  battery_update_voltage(&vbat);
 8005b2a:	4863      	ldr	r0, [pc, #396]	@ (8005cb8 <main+0x264>)
 8005b2c:	f7fd ffaa 	bl	8003a84 <battery_update_voltage>

#ifndef CALIBRATE
	  pyro_update(&motor);
 8005b30:	485c      	ldr	r0, [pc, #368]	@ (8005ca4 <main+0x250>)
 8005b32:	f7fc f986 	bl	8001e42 <pyro_update>
	  pyro_update(&parachute);
 8005b36:	485c      	ldr	r0, [pc, #368]	@ (8005ca8 <main+0x254>)
 8005b38:	f7fc f983 	bl	8001e42 <pyro_update>
#endif

	  if (uart_dma_is_data_ready()) {
 8005b3c:	f001 feb6 	bl	80078ac <uart_dma_is_data_ready>
 8005b40:	4603      	mov	r3, r0
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d01b      	beq.n	8005b7e <main+0x12a>
		  uart_dma_reset_data_ready();
 8005b46:	f001 febd 	bl	80078c4 <uart_dma_reset_data_ready>

		  // process packet
		  sensor_packet* latest_packet = uart_dma_get_latest_packet();
 8005b4a:	f001 fec7 	bl	80078dc <uart_dma_get_latest_packet>
 8005b4e:	6078      	str	r0, [r7, #4]
		  process_raw_sensor_data(&latest_packet->data, &data);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	3302      	adds	r3, #2
 8005b54:	4959      	ldr	r1, [pc, #356]	@ (8005cbc <main+0x268>)
 8005b56:	4618      	mov	r0, r3
 8005b58:	f001 ff1e 	bl	8007998 <process_raw_sensor_data>

#ifndef CALIBRATE
		  // log new data
		  fill_rocket_data();
 8005b5c:	f7ff fef8 	bl	8005950 <fill_rocket_data>
		  if (flight.flags.countdown_started && CONFIG_DO_LOGGING) {
 8005b60:	4b54      	ldr	r3, [pc, #336]	@ (8005cb4 <main+0x260>)
 8005b62:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005b66:	f003 0302 	and.w	r3, r3, #2
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d006      	beq.n	8005b7e <main+0x12a>
 8005b70:	4b4e      	ldr	r3, [pc, #312]	@ (8005cac <main+0x258>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d002      	beq.n	8005b7e <main+0x12a>
			  logger_flash_log_data(&r_data);
 8005b78:	4851      	ldr	r0, [pc, #324]	@ (8005cc0 <main+0x26c>)
 8005b7a:	f7ff fbf9 	bl	8005370 <logger_flash_log_data>
		  }
#endif
	  }
#ifndef CALIBRATE
	  // update TVC
	  if (flight.calib_ready) {
 8005b7e:	4b4d      	ldr	r3, [pc, #308]	@ (8005cb4 <main+0x260>)
 8005b80:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d010      	beq.n	8005baa <main+0x156>
		  tvc_update(&tvc, 0.0f, 0.0f, pitch, yaw);
 8005b88:	4b4e      	ldr	r3, [pc, #312]	@ (8005cc4 <main+0x270>)
 8005b8a:	edd3 7a00 	vldr	s15, [r3]
 8005b8e:	4b4e      	ldr	r3, [pc, #312]	@ (8005cc8 <main+0x274>)
 8005b90:	ed93 7a00 	vldr	s14, [r3]
 8005b94:	eef0 1a47 	vmov.f32	s3, s14
 8005b98:	eeb0 1a67 	vmov.f32	s2, s15
 8005b9c:	eddf 0a4b 	vldr	s1, [pc, #300]	@ 8005ccc <main+0x278>
 8005ba0:	ed9f 0a4a 	vldr	s0, [pc, #296]	@ 8005ccc <main+0x278>
 8005ba4:	483e      	ldr	r0, [pc, #248]	@ (8005ca0 <main+0x24c>)
 8005ba6:	f001 fcbd 	bl	8007524 <tvc_update>
	  }

	  // calibrate pressure
	  flight_calibrate();
 8005baa:	f7ff f9c1 	bl	8004f30 <flight_calibrate>
	  flight_set_calibrations(&flight);
 8005bae:	4841      	ldr	r0, [pc, #260]	@ (8005cb4 <main+0x260>)
 8005bb0:	f7ff fa30 	bl	8005014 <flight_set_calibrations>

	  // update FSM
	  flight_update_vars(&flight);
 8005bb4:	483f      	ldr	r0, [pc, #252]	@ (8005cb4 <main+0x260>)
 8005bb6:	f7ff fa85 	bl	80050c4 <flight_update_vars>
	  // flight_update_state(&flight);
	  // flight.inputs.motor_cont = HAL_GPIO_ReadPin(motor.cont_port, motor.cont_pin);
	  // flight.inputs.chute_cont = HAL_GPIO_ReadPin(parachute.cont_port, parachute.cont_pin);

	  // process FSM signals
	  if (flight.signals.ignite_motor) {
 8005bba:	4b3e      	ldr	r3, [pc, #248]	@ (8005cb4 <main+0x260>)
 8005bbc:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8005bc0:	f003 0301 	and.w	r3, r3, #1
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d009      	beq.n	8005bde <main+0x18a>
		  flight.signals.ignite_motor = 0;
 8005bca:	4a3a      	ldr	r2, [pc, #232]	@ (8005cb4 <main+0x260>)
 8005bcc:	f892 303a 	ldrb.w	r3, [r2, #58]	@ 0x3a
 8005bd0:	f023 0301 	bic.w	r3, r3, #1
 8005bd4:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
		  pyro_fire(&motor);
 8005bd8:	4832      	ldr	r0, [pc, #200]	@ (8005ca4 <main+0x250>)
 8005bda:	f7fc f901 	bl	8001de0 <pyro_fire>
	  }

	  if (flight.signals.deploy_chute) {
 8005bde:	4b35      	ldr	r3, [pc, #212]	@ (8005cb4 <main+0x260>)
 8005be0:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8005be4:	f003 0302 	and.w	r3, r3, #2
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d009      	beq.n	8005c02 <main+0x1ae>
		  flight.signals.deploy_chute = 0;
 8005bee:	4a31      	ldr	r2, [pc, #196]	@ (8005cb4 <main+0x260>)
 8005bf0:	f892 303a 	ldrb.w	r3, [r2, #58]	@ 0x3a
 8005bf4:	f023 0302 	bic.w	r3, r3, #2
 8005bf8:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
		  pyro_fire(&parachute);
 8005bfc:	482a      	ldr	r0, [pc, #168]	@ (8005ca8 <main+0x254>)
 8005bfe:	f7fc f8ef 	bl	8001de0 <pyro_fire>
	  }

	  if (flight.signals.log_data) {
 8005c02:	4b2c      	ldr	r3, [pc, #176]	@ (8005cb4 <main+0x260>)
 8005c04:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8005c08:	f003 0304 	and.w	r3, r3, #4
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d01c      	beq.n	8005c4c <main+0x1f8>
		  flight.signals.log_data = 0;
 8005c12:	4a28      	ldr	r2, [pc, #160]	@ (8005cb4 <main+0x260>)
 8005c14:	f892 303a 	ldrb.w	r3, [r2, #58]	@ 0x3a
 8005c18:	f023 0304 	bic.w	r3, r3, #4
 8005c1c:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a

		  if (CONFIG_DO_LOGGING) {
 8005c20:	4b22      	ldr	r3, [pc, #136]	@ (8005cac <main+0x258>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00a      	beq.n	8005c3e <main+0x1ea>

			  HAL_UART_Abort(&huart1);
 8005c28:	4829      	ldr	r0, [pc, #164]	@ (8005cd0 <main+0x27c>)
 8005c2a:	f009 fd48 	bl	800f6be <HAL_UART_Abort>
#ifndef CALIBRATE
			  HAL_TIM_Base_Stop(&htim1);
 8005c2e:	4829      	ldr	r0, [pc, #164]	@ (8005cd4 <main+0x280>)
 8005c30:	f008 fc3f 	bl	800e4b2 <HAL_TIM_Base_Stop>
			  HAL_TIM_Base_Stop(&htim6);
 8005c34:	481e      	ldr	r0, [pc, #120]	@ (8005cb0 <main+0x25c>)
 8005c36:	f008 fc3c 	bl	800e4b2 <HAL_TIM_Base_Stop>
#else
			  HAL_TIM_Base_Stop(&htim7);
#endif
			  logger_copy_flash_to_sd();
 8005c3a:	f7ff fdd5 	bl	80057e8 <logger_copy_flash_to_sd>
		  }

		  flight.inputs.logging_done = 1;
 8005c3e:	4a1d      	ldr	r2, [pc, #116]	@ (8005cb4 <main+0x260>)
 8005c40:	f892 3039 	ldrb.w	r3, [r2, #57]	@ 0x39
 8005c44:	f043 0310 	orr.w	r3, r3, #16
 8005c48:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
  while (!flight.signals.signal_ready)
 8005c4c:	4b19      	ldr	r3, [pc, #100]	@ (8005cb4 <main+0x260>)
 8005c4e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8005c52:	f003 0308 	and.w	r3, r3, #8
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	f43f af66 	beq.w	8005b2a <main+0xd6>
#endif
  }

  // flight end loop
  while (1) {
	  rgb_led_set_color(&status_led, COLOR_PURPLE);
 8005c5e:	2300      	movs	r3, #0
 8005c60:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8005c64:	f362 0307 	bfi	r3, r2, #0, #8
 8005c68:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8005c6c:	f362 4317 	bfi	r3, r2, #16, #8
 8005c70:	4619      	mov	r1, r3
 8005c72:	4809      	ldr	r0, [pc, #36]	@ (8005c98 <main+0x244>)
 8005c74:	f7fc f81a 	bl	8001cac <rgb_led_set_color>
	  HAL_Delay(500);
 8005c78:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005c7c:	f002 fb26 	bl	80082cc <HAL_Delay>
	  rgb_led_set_color(&status_led, COLOR_OFF);
 8005c80:	2300      	movs	r3, #0
 8005c82:	4619      	mov	r1, r3
 8005c84:	4804      	ldr	r0, [pc, #16]	@ (8005c98 <main+0x244>)
 8005c86:	f7fc f811 	bl	8001cac <rgb_led_set_color>
	  HAL_Delay(500);
 8005c8a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005c8e:	f002 fb1d 	bl	80082cc <HAL_Delay>
	  rgb_led_set_color(&status_led, COLOR_PURPLE);
 8005c92:	bf00      	nop
 8005c94:	e7e3      	b.n	8005c5e <main+0x20a>
 8005c96:	bf00      	nop
 8005c98:	20000070 	.word	0x20000070
 8005c9c:	2000018c 	.word	0x2000018c
 8005ca0:	20000094 	.word	0x20000094
 8005ca4:	2000015c 	.word	0x2000015c
 8005ca8:	20000174 	.word	0x20000174
 8005cac:	20000050 	.word	0x20000050
 8005cb0:	20003b48 	.word	0x20003b48
 8005cb4:	20003d30 	.word	0x20003d30
 8005cb8:	20003cdc 	.word	0x20003cdc
 8005cbc:	20003ce0 	.word	0x20003ce0
 8005cc0:	20003c80 	.word	0x20003c80
 8005cc4:	20003d28 	.word	0x20003d28
 8005cc8:	20003d2c 	.word	0x20003d2c
 8005ccc:	00000000 	.word	0x00000000
 8005cd0:	20003bd8 	.word	0x20003bd8
 8005cd4:	20003ab8 	.word	0x20003ab8

08005cd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b094      	sub	sp, #80	@ 0x50
 8005cdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005cde:	f107 0320 	add.w	r3, r7, #32
 8005ce2:	2230      	movs	r2, #48	@ 0x30
 8005ce4:	2100      	movs	r1, #0
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f013 fcd5 	bl	8019696 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005cec:	f107 030c 	add.w	r3, r7, #12
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	601a      	str	r2, [r3, #0]
 8005cf4:	605a      	str	r2, [r3, #4]
 8005cf6:	609a      	str	r2, [r3, #8]
 8005cf8:	60da      	str	r2, [r3, #12]
 8005cfa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	60bb      	str	r3, [r7, #8]
 8005d00:	4b28      	ldr	r3, [pc, #160]	@ (8005da4 <SystemClock_Config+0xcc>)
 8005d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d04:	4a27      	ldr	r2, [pc, #156]	@ (8005da4 <SystemClock_Config+0xcc>)
 8005d06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d0c:	4b25      	ldr	r3, [pc, #148]	@ (8005da4 <SystemClock_Config+0xcc>)
 8005d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d14:	60bb      	str	r3, [r7, #8]
 8005d16:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005d18:	2300      	movs	r3, #0
 8005d1a:	607b      	str	r3, [r7, #4]
 8005d1c:	4b22      	ldr	r3, [pc, #136]	@ (8005da8 <SystemClock_Config+0xd0>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a21      	ldr	r2, [pc, #132]	@ (8005da8 <SystemClock_Config+0xd0>)
 8005d22:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005d26:	6013      	str	r3, [r2, #0]
 8005d28:	4b1f      	ldr	r3, [pc, #124]	@ (8005da8 <SystemClock_Config+0xd0>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d30:	607b      	str	r3, [r7, #4]
 8005d32:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005d34:	2301      	movs	r3, #1
 8005d36:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005d38:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005d3c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005d3e:	2302      	movs	r3, #2
 8005d40:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005d42:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8005d48:	2306      	movs	r3, #6
 8005d4a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8005d4c:	23a8      	movs	r3, #168	@ 0xa8
 8005d4e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005d50:	2302      	movs	r3, #2
 8005d52:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8005d54:	2307      	movs	r3, #7
 8005d56:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005d58:	f107 0320 	add.w	r3, r7, #32
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f007 f92f 	bl	800cfc0 <HAL_RCC_OscConfig>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d001      	beq.n	8005d6c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8005d68:	f000 fc68 	bl	800663c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005d6c:	230f      	movs	r3, #15
 8005d6e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005d70:	2302      	movs	r3, #2
 8005d72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005d74:	2300      	movs	r3, #0
 8005d76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005d78:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8005d7c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005d7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d82:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005d84:	f107 030c 	add.w	r3, r7, #12
 8005d88:	2105      	movs	r1, #5
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f007 fb90 	bl	800d4b0 <HAL_RCC_ClockConfig>
 8005d90:	4603      	mov	r3, r0
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d001      	beq.n	8005d9a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8005d96:	f000 fc51 	bl	800663c <Error_Handler>
  }
}
 8005d9a:	bf00      	nop
 8005d9c:	3750      	adds	r7, #80	@ 0x50
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	bf00      	nop
 8005da4:	40023800 	.word	0x40023800
 8005da8:	40007000 	.word	0x40007000

08005dac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b084      	sub	sp, #16
 8005db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8005db2:	463b      	mov	r3, r7
 8005db4:	2200      	movs	r2, #0
 8005db6:	601a      	str	r2, [r3, #0]
 8005db8:	605a      	str	r2, [r3, #4]
 8005dba:	609a      	str	r2, [r3, #8]
 8005dbc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8005dbe:	4b28      	ldr	r3, [pc, #160]	@ (8005e60 <MX_ADC1_Init+0xb4>)
 8005dc0:	4a28      	ldr	r2, [pc, #160]	@ (8005e64 <MX_ADC1_Init+0xb8>)
 8005dc2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005dc4:	4b26      	ldr	r3, [pc, #152]	@ (8005e60 <MX_ADC1_Init+0xb4>)
 8005dc6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005dca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005dcc:	4b24      	ldr	r3, [pc, #144]	@ (8005e60 <MX_ADC1_Init+0xb4>)
 8005dce:	2200      	movs	r2, #0
 8005dd0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8005dd2:	4b23      	ldr	r3, [pc, #140]	@ (8005e60 <MX_ADC1_Init+0xb4>)
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005dd8:	4b21      	ldr	r3, [pc, #132]	@ (8005e60 <MX_ADC1_Init+0xb4>)
 8005dda:	2201      	movs	r2, #1
 8005ddc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005dde:	4b20      	ldr	r3, [pc, #128]	@ (8005e60 <MX_ADC1_Init+0xb4>)
 8005de0:	2200      	movs	r2, #0
 8005de2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005de6:	4b1e      	ldr	r3, [pc, #120]	@ (8005e60 <MX_ADC1_Init+0xb4>)
 8005de8:	2200      	movs	r2, #0
 8005dea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005dec:	4b1c      	ldr	r3, [pc, #112]	@ (8005e60 <MX_ADC1_Init+0xb4>)
 8005dee:	4a1e      	ldr	r2, [pc, #120]	@ (8005e68 <MX_ADC1_Init+0xbc>)
 8005df0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005df2:	4b1b      	ldr	r3, [pc, #108]	@ (8005e60 <MX_ADC1_Init+0xb4>)
 8005df4:	2200      	movs	r2, #0
 8005df6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8005df8:	4b19      	ldr	r3, [pc, #100]	@ (8005e60 <MX_ADC1_Init+0xb4>)
 8005dfa:	2202      	movs	r2, #2
 8005dfc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8005dfe:	4b18      	ldr	r3, [pc, #96]	@ (8005e60 <MX_ADC1_Init+0xb4>)
 8005e00:	2201      	movs	r2, #1
 8005e02:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005e06:	4b16      	ldr	r3, [pc, #88]	@ (8005e60 <MX_ADC1_Init+0xb4>)
 8005e08:	2201      	movs	r2, #1
 8005e0a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005e0c:	4814      	ldr	r0, [pc, #80]	@ (8005e60 <MX_ADC1_Init+0xb4>)
 8005e0e:	f002 fa81 	bl	8008314 <HAL_ADC_Init>
 8005e12:	4603      	mov	r3, r0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d001      	beq.n	8005e1c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8005e18:	f000 fc10 	bl	800663c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005e20:	2301      	movs	r3, #1
 8005e22:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8005e24:	2307      	movs	r3, #7
 8005e26:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e28:	463b      	mov	r3, r7
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	480c      	ldr	r0, [pc, #48]	@ (8005e60 <MX_ADC1_Init+0xb4>)
 8005e2e:	f002 fbd9 	bl	80085e4 <HAL_ADC_ConfigChannel>
 8005e32:	4603      	mov	r3, r0
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d001      	beq.n	8005e3c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8005e38:	f000 fc00 	bl	800663c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8005e3c:	2311      	movs	r3, #17
 8005e3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8005e40:	2302      	movs	r3, #2
 8005e42:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e44:	463b      	mov	r3, r7
 8005e46:	4619      	mov	r1, r3
 8005e48:	4805      	ldr	r0, [pc, #20]	@ (8005e60 <MX_ADC1_Init+0xb4>)
 8005e4a:	f002 fbcb 	bl	80085e4 <HAL_ADC_ConfigChannel>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d001      	beq.n	8005e58 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8005e54:	f000 fbf2 	bl	800663c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005e58:	bf00      	nop
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}
 8005e60:	20003858 	.word	0x20003858
 8005e64:	40012000 	.word	0x40012000
 8005e68:	0f000001 	.word	0x0f000001

08005e6c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8005e70:	4b06      	ldr	r3, [pc, #24]	@ (8005e8c <MX_CRC_Init+0x20>)
 8005e72:	4a07      	ldr	r2, [pc, #28]	@ (8005e90 <MX_CRC_Init+0x24>)
 8005e74:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8005e76:	4805      	ldr	r0, [pc, #20]	@ (8005e8c <MX_CRC_Init+0x20>)
 8005e78:	f002 ff97 	bl	8008daa <HAL_CRC_Init>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d001      	beq.n	8005e86 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8005e82:	f000 fbdb 	bl	800663c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8005e86:	bf00      	nop
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	20003900 	.word	0x20003900
 8005e90:	40023000 	.word	0x40023000

08005e94 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005e98:	4b12      	ldr	r3, [pc, #72]	@ (8005ee4 <MX_I2C1_Init+0x50>)
 8005e9a:	4a13      	ldr	r2, [pc, #76]	@ (8005ee8 <MX_I2C1_Init+0x54>)
 8005e9c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8005e9e:	4b11      	ldr	r3, [pc, #68]	@ (8005ee4 <MX_I2C1_Init+0x50>)
 8005ea0:	4a12      	ldr	r2, [pc, #72]	@ (8005eec <MX_I2C1_Init+0x58>)
 8005ea2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005ea4:	4b0f      	ldr	r3, [pc, #60]	@ (8005ee4 <MX_I2C1_Init+0x50>)
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 8005eaa:	4b0e      	ldr	r3, [pc, #56]	@ (8005ee4 <MX_I2C1_Init+0x50>)
 8005eac:	2240      	movs	r2, #64	@ 0x40
 8005eae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8005ee4 <MX_I2C1_Init+0x50>)
 8005eb2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005eb6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8005ee4 <MX_I2C1_Init+0x50>)
 8005eba:	2200      	movs	r2, #0
 8005ebc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005ebe:	4b09      	ldr	r3, [pc, #36]	@ (8005ee4 <MX_I2C1_Init+0x50>)
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005ec4:	4b07      	ldr	r3, [pc, #28]	@ (8005ee4 <MX_I2C1_Init+0x50>)
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005eca:	4b06      	ldr	r3, [pc, #24]	@ (8005ee4 <MX_I2C1_Init+0x50>)
 8005ecc:	2200      	movs	r2, #0
 8005ece:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005ed0:	4804      	ldr	r0, [pc, #16]	@ (8005ee4 <MX_I2C1_Init+0x50>)
 8005ed2:	f003 feb9 	bl	8009c48 <HAL_I2C_Init>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d001      	beq.n	8005ee0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8005edc:	f000 fbae 	bl	800663c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005ee0:	bf00      	nop
 8005ee2:	bd80      	pop	{r7, pc}
 8005ee4:	20003908 	.word	0x20003908
 8005ee8:	40005400 	.word	0x40005400
 8005eec:	000186a0 	.word	0x000186a0

08005ef0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8005ef4:	4b12      	ldr	r3, [pc, #72]	@ (8005f40 <MX_I2C2_Init+0x50>)
 8005ef6:	4a13      	ldr	r2, [pc, #76]	@ (8005f44 <MX_I2C2_Init+0x54>)
 8005ef8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8005efa:	4b11      	ldr	r3, [pc, #68]	@ (8005f40 <MX_I2C2_Init+0x50>)
 8005efc:	4a12      	ldr	r2, [pc, #72]	@ (8005f48 <MX_I2C2_Init+0x58>)
 8005efe:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005f00:	4b0f      	ldr	r3, [pc, #60]	@ (8005f40 <MX_I2C2_Init+0x50>)
 8005f02:	2200      	movs	r2, #0
 8005f04:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 80;
 8005f06:	4b0e      	ldr	r3, [pc, #56]	@ (8005f40 <MX_I2C2_Init+0x50>)
 8005f08:	2250      	movs	r2, #80	@ 0x50
 8005f0a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8005f40 <MX_I2C2_Init+0x50>)
 8005f0e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005f12:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005f14:	4b0a      	ldr	r3, [pc, #40]	@ (8005f40 <MX_I2C2_Init+0x50>)
 8005f16:	2200      	movs	r2, #0
 8005f18:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8005f1a:	4b09      	ldr	r3, [pc, #36]	@ (8005f40 <MX_I2C2_Init+0x50>)
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005f20:	4b07      	ldr	r3, [pc, #28]	@ (8005f40 <MX_I2C2_Init+0x50>)
 8005f22:	2200      	movs	r2, #0
 8005f24:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005f26:	4b06      	ldr	r3, [pc, #24]	@ (8005f40 <MX_I2C2_Init+0x50>)
 8005f28:	2200      	movs	r2, #0
 8005f2a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8005f2c:	4804      	ldr	r0, [pc, #16]	@ (8005f40 <MX_I2C2_Init+0x50>)
 8005f2e:	f003 fe8b 	bl	8009c48 <HAL_I2C_Init>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d001      	beq.n	8005f3c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8005f38:	f000 fb80 	bl	800663c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8005f3c:	bf00      	nop
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	2000395c 	.word	0x2000395c
 8005f44:	40005800 	.word	0x40005800
 8005f48:	000186a0 	.word	0x000186a0

08005f4c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8005f50:	4b17      	ldr	r3, [pc, #92]	@ (8005fb0 <MX_SPI1_Init+0x64>)
 8005f52:	4a18      	ldr	r2, [pc, #96]	@ (8005fb4 <MX_SPI1_Init+0x68>)
 8005f54:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005f56:	4b16      	ldr	r3, [pc, #88]	@ (8005fb0 <MX_SPI1_Init+0x64>)
 8005f58:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005f5c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005f5e:	4b14      	ldr	r3, [pc, #80]	@ (8005fb0 <MX_SPI1_Init+0x64>)
 8005f60:	2200      	movs	r2, #0
 8005f62:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005f64:	4b12      	ldr	r3, [pc, #72]	@ (8005fb0 <MX_SPI1_Init+0x64>)
 8005f66:	2200      	movs	r2, #0
 8005f68:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005f6a:	4b11      	ldr	r3, [pc, #68]	@ (8005fb0 <MX_SPI1_Init+0x64>)
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005f70:	4b0f      	ldr	r3, [pc, #60]	@ (8005fb0 <MX_SPI1_Init+0x64>)
 8005f72:	2200      	movs	r2, #0
 8005f74:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005f76:	4b0e      	ldr	r3, [pc, #56]	@ (8005fb0 <MX_SPI1_Init+0x64>)
 8005f78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f7c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005f7e:	4b0c      	ldr	r3, [pc, #48]	@ (8005fb0 <MX_SPI1_Init+0x64>)
 8005f80:	2200      	movs	r2, #0
 8005f82:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005f84:	4b0a      	ldr	r3, [pc, #40]	@ (8005fb0 <MX_SPI1_Init+0x64>)
 8005f86:	2200      	movs	r2, #0
 8005f88:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005f8a:	4b09      	ldr	r3, [pc, #36]	@ (8005fb0 <MX_SPI1_Init+0x64>)
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f90:	4b07      	ldr	r3, [pc, #28]	@ (8005fb0 <MX_SPI1_Init+0x64>)
 8005f92:	2200      	movs	r2, #0
 8005f94:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8005f96:	4b06      	ldr	r3, [pc, #24]	@ (8005fb0 <MX_SPI1_Init+0x64>)
 8005f98:	220a      	movs	r2, #10
 8005f9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005f9c:	4804      	ldr	r0, [pc, #16]	@ (8005fb0 <MX_SPI1_Init+0x64>)
 8005f9e:	f007 fc67 	bl	800d870 <HAL_SPI_Init>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d001      	beq.n	8005fac <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8005fa8:	f000 fb48 	bl	800663c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005fac:	bf00      	nop
 8005fae:	bd80      	pop	{r7, pc}
 8005fb0:	200039b0 	.word	0x200039b0
 8005fb4:	40013000 	.word	0x40013000

08005fb8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8005fbc:	4b17      	ldr	r3, [pc, #92]	@ (800601c <MX_SPI2_Init+0x64>)
 8005fbe:	4a18      	ldr	r2, [pc, #96]	@ (8006020 <MX_SPI2_Init+0x68>)
 8005fc0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8005fc2:	4b16      	ldr	r3, [pc, #88]	@ (800601c <MX_SPI2_Init+0x64>)
 8005fc4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005fc8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8005fca:	4b14      	ldr	r3, [pc, #80]	@ (800601c <MX_SPI2_Init+0x64>)
 8005fcc:	2200      	movs	r2, #0
 8005fce:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8005fd0:	4b12      	ldr	r3, [pc, #72]	@ (800601c <MX_SPI2_Init+0x64>)
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005fd6:	4b11      	ldr	r3, [pc, #68]	@ (800601c <MX_SPI2_Init+0x64>)
 8005fd8:	2200      	movs	r2, #0
 8005fda:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005fdc:	4b0f      	ldr	r3, [pc, #60]	@ (800601c <MX_SPI2_Init+0x64>)
 8005fde:	2200      	movs	r2, #0
 8005fe0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800601c <MX_SPI2_Init+0x64>)
 8005fe4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005fe8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005fea:	4b0c      	ldr	r3, [pc, #48]	@ (800601c <MX_SPI2_Init+0x64>)
 8005fec:	2200      	movs	r2, #0
 8005fee:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800601c <MX_SPI2_Init+0x64>)
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005ff6:	4b09      	ldr	r3, [pc, #36]	@ (800601c <MX_SPI2_Init+0x64>)
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ffc:	4b07      	ldr	r3, [pc, #28]	@ (800601c <MX_SPI2_Init+0x64>)
 8005ffe:	2200      	movs	r2, #0
 8006000:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8006002:	4b06      	ldr	r3, [pc, #24]	@ (800601c <MX_SPI2_Init+0x64>)
 8006004:	220a      	movs	r2, #10
 8006006:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006008:	4804      	ldr	r0, [pc, #16]	@ (800601c <MX_SPI2_Init+0x64>)
 800600a:	f007 fc31 	bl	800d870 <HAL_SPI_Init>
 800600e:	4603      	mov	r3, r0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d001      	beq.n	8006018 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8006014:	f000 fb12 	bl	800663c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006018:	bf00      	nop
 800601a:	bd80      	pop	{r7, pc}
 800601c:	20003a08 	.word	0x20003a08
 8006020:	40003800 	.word	0x40003800

08006024 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8006028:	4b17      	ldr	r3, [pc, #92]	@ (8006088 <MX_SPI3_Init+0x64>)
 800602a:	4a18      	ldr	r2, [pc, #96]	@ (800608c <MX_SPI3_Init+0x68>)
 800602c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800602e:	4b16      	ldr	r3, [pc, #88]	@ (8006088 <MX_SPI3_Init+0x64>)
 8006030:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8006034:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8006036:	4b14      	ldr	r3, [pc, #80]	@ (8006088 <MX_SPI3_Init+0x64>)
 8006038:	2200      	movs	r2, #0
 800603a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800603c:	4b12      	ldr	r3, [pc, #72]	@ (8006088 <MX_SPI3_Init+0x64>)
 800603e:	2200      	movs	r2, #0
 8006040:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006042:	4b11      	ldr	r3, [pc, #68]	@ (8006088 <MX_SPI3_Init+0x64>)
 8006044:	2200      	movs	r2, #0
 8006046:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006048:	4b0f      	ldr	r3, [pc, #60]	@ (8006088 <MX_SPI3_Init+0x64>)
 800604a:	2200      	movs	r2, #0
 800604c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800604e:	4b0e      	ldr	r3, [pc, #56]	@ (8006088 <MX_SPI3_Init+0x64>)
 8006050:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006054:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006056:	4b0c      	ldr	r3, [pc, #48]	@ (8006088 <MX_SPI3_Init+0x64>)
 8006058:	2200      	movs	r2, #0
 800605a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800605c:	4b0a      	ldr	r3, [pc, #40]	@ (8006088 <MX_SPI3_Init+0x64>)
 800605e:	2200      	movs	r2, #0
 8006060:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8006062:	4b09      	ldr	r3, [pc, #36]	@ (8006088 <MX_SPI3_Init+0x64>)
 8006064:	2200      	movs	r2, #0
 8006066:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006068:	4b07      	ldr	r3, [pc, #28]	@ (8006088 <MX_SPI3_Init+0x64>)
 800606a:	2200      	movs	r2, #0
 800606c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 800606e:	4b06      	ldr	r3, [pc, #24]	@ (8006088 <MX_SPI3_Init+0x64>)
 8006070:	220a      	movs	r2, #10
 8006072:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8006074:	4804      	ldr	r0, [pc, #16]	@ (8006088 <MX_SPI3_Init+0x64>)
 8006076:	f007 fbfb 	bl	800d870 <HAL_SPI_Init>
 800607a:	4603      	mov	r3, r0
 800607c:	2b00      	cmp	r3, #0
 800607e:	d001      	beq.n	8006084 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8006080:	f000 fadc 	bl	800663c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8006084:	bf00      	nop
 8006086:	bd80      	pop	{r7, pc}
 8006088:	20003a60 	.word	0x20003a60
 800608c:	40003c00 	.word	0x40003c00

08006090 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b096      	sub	sp, #88	@ 0x58
 8006094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006096:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800609a:	2200      	movs	r2, #0
 800609c:	601a      	str	r2, [r3, #0]
 800609e:	605a      	str	r2, [r3, #4]
 80060a0:	609a      	str	r2, [r3, #8]
 80060a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80060a4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80060a8:	2200      	movs	r2, #0
 80060aa:	601a      	str	r2, [r3, #0]
 80060ac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80060ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80060b2:	2200      	movs	r2, #0
 80060b4:	601a      	str	r2, [r3, #0]
 80060b6:	605a      	str	r2, [r3, #4]
 80060b8:	609a      	str	r2, [r3, #8]
 80060ba:	60da      	str	r2, [r3, #12]
 80060bc:	611a      	str	r2, [r3, #16]
 80060be:	615a      	str	r2, [r3, #20]
 80060c0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80060c2:	1d3b      	adds	r3, r7, #4
 80060c4:	2220      	movs	r2, #32
 80060c6:	2100      	movs	r1, #0
 80060c8:	4618      	mov	r0, r3
 80060ca:	f013 fae4 	bl	8019696 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80060ce:	4b44      	ldr	r3, [pc, #272]	@ (80061e0 <MX_TIM1_Init+0x150>)
 80060d0:	4a44      	ldr	r2, [pc, #272]	@ (80061e4 <MX_TIM1_Init+0x154>)
 80060d2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 80060d4:	4b42      	ldr	r3, [pc, #264]	@ (80061e0 <MX_TIM1_Init+0x150>)
 80060d6:	22a7      	movs	r2, #167	@ 0xa7
 80060d8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80060da:	4b41      	ldr	r3, [pc, #260]	@ (80061e0 <MX_TIM1_Init+0x150>)
 80060dc:	2200      	movs	r2, #0
 80060de:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 80060e0:	4b3f      	ldr	r3, [pc, #252]	@ (80061e0 <MX_TIM1_Init+0x150>)
 80060e2:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80060e6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80060e8:	4b3d      	ldr	r3, [pc, #244]	@ (80061e0 <MX_TIM1_Init+0x150>)
 80060ea:	2200      	movs	r2, #0
 80060ec:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80060ee:	4b3c      	ldr	r3, [pc, #240]	@ (80061e0 <MX_TIM1_Init+0x150>)
 80060f0:	2200      	movs	r2, #0
 80060f2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80060f4:	4b3a      	ldr	r3, [pc, #232]	@ (80061e0 <MX_TIM1_Init+0x150>)
 80060f6:	2200      	movs	r2, #0
 80060f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80060fa:	4839      	ldr	r0, [pc, #228]	@ (80061e0 <MX_TIM1_Init+0x150>)
 80060fc:	f008 f98a 	bl	800e414 <HAL_TIM_Base_Init>
 8006100:	4603      	mov	r3, r0
 8006102:	2b00      	cmp	r3, #0
 8006104:	d001      	beq.n	800610a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8006106:	f000 fa99 	bl	800663c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800610a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800610e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8006110:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8006114:	4619      	mov	r1, r3
 8006116:	4832      	ldr	r0, [pc, #200]	@ (80061e0 <MX_TIM1_Init+0x150>)
 8006118:	f008 fd36 	bl	800eb88 <HAL_TIM_ConfigClockSource>
 800611c:	4603      	mov	r3, r0
 800611e:	2b00      	cmp	r3, #0
 8006120:	d001      	beq.n	8006126 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8006122:	f000 fa8b 	bl	800663c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006126:	482e      	ldr	r0, [pc, #184]	@ (80061e0 <MX_TIM1_Init+0x150>)
 8006128:	f008 fa5a 	bl	800e5e0 <HAL_TIM_PWM_Init>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d001      	beq.n	8006136 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8006132:	f000 fa83 	bl	800663c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006136:	2300      	movs	r3, #0
 8006138:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800613a:	2300      	movs	r3, #0
 800613c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800613e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8006142:	4619      	mov	r1, r3
 8006144:	4826      	ldr	r0, [pc, #152]	@ (80061e0 <MX_TIM1_Init+0x150>)
 8006146:	f009 f92b 	bl	800f3a0 <HAL_TIMEx_MasterConfigSynchronization>
 800614a:	4603      	mov	r3, r0
 800614c:	2b00      	cmp	r3, #0
 800614e:	d001      	beq.n	8006154 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8006150:	f000 fa74 	bl	800663c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006154:	2360      	movs	r3, #96	@ 0x60
 8006156:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8006158:	2300      	movs	r3, #0
 800615a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800615c:	2300      	movs	r3, #0
 800615e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006160:	2300      	movs	r3, #0
 8006162:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006164:	2300      	movs	r3, #0
 8006166:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006168:	2300      	movs	r3, #0
 800616a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800616c:	2300      	movs	r3, #0
 800616e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006170:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006174:	2200      	movs	r2, #0
 8006176:	4619      	mov	r1, r3
 8006178:	4819      	ldr	r0, [pc, #100]	@ (80061e0 <MX_TIM1_Init+0x150>)
 800617a:	f008 fc43 	bl	800ea04 <HAL_TIM_PWM_ConfigChannel>
 800617e:	4603      	mov	r3, r0
 8006180:	2b00      	cmp	r3, #0
 8006182:	d001      	beq.n	8006188 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8006184:	f000 fa5a 	bl	800663c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006188:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800618c:	2208      	movs	r2, #8
 800618e:	4619      	mov	r1, r3
 8006190:	4813      	ldr	r0, [pc, #76]	@ (80061e0 <MX_TIM1_Init+0x150>)
 8006192:	f008 fc37 	bl	800ea04 <HAL_TIM_PWM_ConfigChannel>
 8006196:	4603      	mov	r3, r0
 8006198:	2b00      	cmp	r3, #0
 800619a:	d001      	beq.n	80061a0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800619c:	f000 fa4e 	bl	800663c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80061a0:	2300      	movs	r3, #0
 80061a2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80061a4:	2300      	movs	r3, #0
 80061a6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80061a8:	2300      	movs	r3, #0
 80061aa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80061ac:	2300      	movs	r3, #0
 80061ae:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80061b0:	2300      	movs	r3, #0
 80061b2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80061b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80061b8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80061ba:	2300      	movs	r3, #0
 80061bc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80061be:	1d3b      	adds	r3, r7, #4
 80061c0:	4619      	mov	r1, r3
 80061c2:	4807      	ldr	r0, [pc, #28]	@ (80061e0 <MX_TIM1_Init+0x150>)
 80061c4:	f009 f968 	bl	800f498 <HAL_TIMEx_ConfigBreakDeadTime>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d001      	beq.n	80061d2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80061ce:	f000 fa35 	bl	800663c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80061d2:	4803      	ldr	r0, [pc, #12]	@ (80061e0 <MX_TIM1_Init+0x150>)
 80061d4:	f000 fe72 	bl	8006ebc <HAL_TIM_MspPostInit>

}
 80061d8:	bf00      	nop
 80061da:	3758      	adds	r7, #88	@ 0x58
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}
 80061e0:	20003ab8 	.word	0x20003ab8
 80061e4:	40010000 	.word	0x40010000

080061e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b08e      	sub	sp, #56	@ 0x38
 80061ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80061ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80061f2:	2200      	movs	r2, #0
 80061f4:	601a      	str	r2, [r3, #0]
 80061f6:	605a      	str	r2, [r3, #4]
 80061f8:	609a      	str	r2, [r3, #8]
 80061fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80061fc:	f107 0320 	add.w	r3, r7, #32
 8006200:	2200      	movs	r2, #0
 8006202:	601a      	str	r2, [r3, #0]
 8006204:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006206:	1d3b      	adds	r3, r7, #4
 8006208:	2200      	movs	r2, #0
 800620a:	601a      	str	r2, [r3, #0]
 800620c:	605a      	str	r2, [r3, #4]
 800620e:	609a      	str	r2, [r3, #8]
 8006210:	60da      	str	r2, [r3, #12]
 8006212:	611a      	str	r2, [r3, #16]
 8006214:	615a      	str	r2, [r3, #20]
 8006216:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006218:	4b3d      	ldr	r3, [pc, #244]	@ (8006310 <MX_TIM2_Init+0x128>)
 800621a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800621e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1344-1;
 8006220:	4b3b      	ldr	r3, [pc, #236]	@ (8006310 <MX_TIM2_Init+0x128>)
 8006222:	f240 523f 	movw	r2, #1343	@ 0x53f
 8006226:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006228:	4b39      	ldr	r3, [pc, #228]	@ (8006310 <MX_TIM2_Init+0x128>)
 800622a:	2200      	movs	r2, #0
 800622c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 800622e:	4b38      	ldr	r3, [pc, #224]	@ (8006310 <MX_TIM2_Init+0x128>)
 8006230:	22ff      	movs	r2, #255	@ 0xff
 8006232:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006234:	4b36      	ldr	r3, [pc, #216]	@ (8006310 <MX_TIM2_Init+0x128>)
 8006236:	2200      	movs	r2, #0
 8006238:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800623a:	4b35      	ldr	r3, [pc, #212]	@ (8006310 <MX_TIM2_Init+0x128>)
 800623c:	2280      	movs	r2, #128	@ 0x80
 800623e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006240:	4833      	ldr	r0, [pc, #204]	@ (8006310 <MX_TIM2_Init+0x128>)
 8006242:	f008 f8e7 	bl	800e414 <HAL_TIM_Base_Init>
 8006246:	4603      	mov	r3, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d001      	beq.n	8006250 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800624c:	f000 f9f6 	bl	800663c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006250:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006254:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006256:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800625a:	4619      	mov	r1, r3
 800625c:	482c      	ldr	r0, [pc, #176]	@ (8006310 <MX_TIM2_Init+0x128>)
 800625e:	f008 fc93 	bl	800eb88 <HAL_TIM_ConfigClockSource>
 8006262:	4603      	mov	r3, r0
 8006264:	2b00      	cmp	r3, #0
 8006266:	d001      	beq.n	800626c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8006268:	f000 f9e8 	bl	800663c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800626c:	4828      	ldr	r0, [pc, #160]	@ (8006310 <MX_TIM2_Init+0x128>)
 800626e:	f008 f9b7 	bl	800e5e0 <HAL_TIM_PWM_Init>
 8006272:	4603      	mov	r3, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d001      	beq.n	800627c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8006278:	f000 f9e0 	bl	800663c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800627c:	2300      	movs	r3, #0
 800627e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006280:	2300      	movs	r3, #0
 8006282:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006284:	f107 0320 	add.w	r3, r7, #32
 8006288:	4619      	mov	r1, r3
 800628a:	4821      	ldr	r0, [pc, #132]	@ (8006310 <MX_TIM2_Init+0x128>)
 800628c:	f009 f888 	bl	800f3a0 <HAL_TIMEx_MasterConfigSynchronization>
 8006290:	4603      	mov	r3, r0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d001      	beq.n	800629a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8006296:	f000 f9d1 	bl	800663c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800629a:	2360      	movs	r3, #96	@ 0x60
 800629c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800629e:	2300      	movs	r3, #0
 80062a0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80062a2:	2300      	movs	r3, #0
 80062a4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80062a6:	2300      	movs	r3, #0
 80062a8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80062aa:	1d3b      	adds	r3, r7, #4
 80062ac:	2200      	movs	r2, #0
 80062ae:	4619      	mov	r1, r3
 80062b0:	4817      	ldr	r0, [pc, #92]	@ (8006310 <MX_TIM2_Init+0x128>)
 80062b2:	f008 fba7 	bl	800ea04 <HAL_TIM_PWM_ConfigChannel>
 80062b6:	4603      	mov	r3, r0
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d001      	beq.n	80062c0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80062bc:	f000 f9be 	bl	800663c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80062c0:	1d3b      	adds	r3, r7, #4
 80062c2:	2204      	movs	r2, #4
 80062c4:	4619      	mov	r1, r3
 80062c6:	4812      	ldr	r0, [pc, #72]	@ (8006310 <MX_TIM2_Init+0x128>)
 80062c8:	f008 fb9c 	bl	800ea04 <HAL_TIM_PWM_ConfigChannel>
 80062cc:	4603      	mov	r3, r0
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d001      	beq.n	80062d6 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80062d2:	f000 f9b3 	bl	800663c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80062d6:	1d3b      	adds	r3, r7, #4
 80062d8:	2208      	movs	r2, #8
 80062da:	4619      	mov	r1, r3
 80062dc:	480c      	ldr	r0, [pc, #48]	@ (8006310 <MX_TIM2_Init+0x128>)
 80062de:	f008 fb91 	bl	800ea04 <HAL_TIM_PWM_ConfigChannel>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d001      	beq.n	80062ec <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80062e8:	f000 f9a8 	bl	800663c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80062ec:	1d3b      	adds	r3, r7, #4
 80062ee:	220c      	movs	r2, #12
 80062f0:	4619      	mov	r1, r3
 80062f2:	4807      	ldr	r0, [pc, #28]	@ (8006310 <MX_TIM2_Init+0x128>)
 80062f4:	f008 fb86 	bl	800ea04 <HAL_TIM_PWM_ConfigChannel>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d001      	beq.n	8006302 <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 80062fe:	f000 f99d 	bl	800663c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8006302:	4803      	ldr	r0, [pc, #12]	@ (8006310 <MX_TIM2_Init+0x128>)
 8006304:	f000 fdda 	bl	8006ebc <HAL_TIM_MspPostInit>

}
 8006308:	bf00      	nop
 800630a:	3738      	adds	r7, #56	@ 0x38
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}
 8006310:	20003b00 	.word	0x20003b00

08006314 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b082      	sub	sp, #8
 8006318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800631a:	463b      	mov	r3, r7
 800631c:	2200      	movs	r2, #0
 800631e:	601a      	str	r2, [r3, #0]
 8006320:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8006322:	4b15      	ldr	r3, [pc, #84]	@ (8006378 <MX_TIM6_Init+0x64>)
 8006324:	4a15      	ldr	r2, [pc, #84]	@ (800637c <MX_TIM6_Init+0x68>)
 8006326:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 8006328:	4b13      	ldr	r3, [pc, #76]	@ (8006378 <MX_TIM6_Init+0x64>)
 800632a:	2253      	movs	r2, #83	@ 0x53
 800632c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800632e:	4b12      	ldr	r3, [pc, #72]	@ (8006378 <MX_TIM6_Init+0x64>)
 8006330:	2200      	movs	r2, #0
 8006332:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8006334:	4b10      	ldr	r3, [pc, #64]	@ (8006378 <MX_TIM6_Init+0x64>)
 8006336:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800633a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800633c:	4b0e      	ldr	r3, [pc, #56]	@ (8006378 <MX_TIM6_Init+0x64>)
 800633e:	2200      	movs	r2, #0
 8006340:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8006342:	480d      	ldr	r0, [pc, #52]	@ (8006378 <MX_TIM6_Init+0x64>)
 8006344:	f008 f866 	bl	800e414 <HAL_TIM_Base_Init>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800634e:	f000 f975 	bl	800663c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006352:	2300      	movs	r3, #0
 8006354:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006356:	2300      	movs	r3, #0
 8006358:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800635a:	463b      	mov	r3, r7
 800635c:	4619      	mov	r1, r3
 800635e:	4806      	ldr	r0, [pc, #24]	@ (8006378 <MX_TIM6_Init+0x64>)
 8006360:	f009 f81e 	bl	800f3a0 <HAL_TIMEx_MasterConfigSynchronization>
 8006364:	4603      	mov	r3, r0
 8006366:	2b00      	cmp	r3, #0
 8006368:	d001      	beq.n	800636e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800636a:	f000 f967 	bl	800663c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800636e:	bf00      	nop
 8006370:	3708      	adds	r7, #8
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}
 8006376:	bf00      	nop
 8006378:	20003b48 	.word	0x20003b48
 800637c:	40001000 	.word	0x40001000

08006380 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b082      	sub	sp, #8
 8006384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006386:	463b      	mov	r3, r7
 8006388:	2200      	movs	r2, #0
 800638a:	601a      	str	r2, [r3, #0]
 800638c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800638e:	4b15      	ldr	r3, [pc, #84]	@ (80063e4 <MX_TIM7_Init+0x64>)
 8006390:	4a15      	ldr	r2, [pc, #84]	@ (80063e8 <MX_TIM7_Init+0x68>)
 8006392:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 8006394:	4b13      	ldr	r3, [pc, #76]	@ (80063e4 <MX_TIM7_Init+0x64>)
 8006396:	2253      	movs	r2, #83	@ 0x53
 8006398:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800639a:	4b12      	ldr	r3, [pc, #72]	@ (80063e4 <MX_TIM7_Init+0x64>)
 800639c:	2200      	movs	r2, #0
 800639e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50000-1;
 80063a0:	4b10      	ldr	r3, [pc, #64]	@ (80063e4 <MX_TIM7_Init+0x64>)
 80063a2:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80063a6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80063a8:	4b0e      	ldr	r3, [pc, #56]	@ (80063e4 <MX_TIM7_Init+0x64>)
 80063aa:	2200      	movs	r2, #0
 80063ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80063ae:	480d      	ldr	r0, [pc, #52]	@ (80063e4 <MX_TIM7_Init+0x64>)
 80063b0:	f008 f830 	bl	800e414 <HAL_TIM_Base_Init>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d001      	beq.n	80063be <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80063ba:	f000 f93f 	bl	800663c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80063be:	2300      	movs	r3, #0
 80063c0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80063c2:	2300      	movs	r3, #0
 80063c4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80063c6:	463b      	mov	r3, r7
 80063c8:	4619      	mov	r1, r3
 80063ca:	4806      	ldr	r0, [pc, #24]	@ (80063e4 <MX_TIM7_Init+0x64>)
 80063cc:	f008 ffe8 	bl	800f3a0 <HAL_TIMEx_MasterConfigSynchronization>
 80063d0:	4603      	mov	r3, r0
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d001      	beq.n	80063da <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80063d6:	f000 f931 	bl	800663c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80063da:	bf00      	nop
 80063dc:	3708      	adds	r7, #8
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
 80063e2:	bf00      	nop
 80063e4:	20003b90 	.word	0x20003b90
 80063e8:	40001400 	.word	0x40001400

080063ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80063f0:	4b11      	ldr	r3, [pc, #68]	@ (8006438 <MX_USART1_UART_Init+0x4c>)
 80063f2:	4a12      	ldr	r2, [pc, #72]	@ (800643c <MX_USART1_UART_Init+0x50>)
 80063f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80063f6:	4b10      	ldr	r3, [pc, #64]	@ (8006438 <MX_USART1_UART_Init+0x4c>)
 80063f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80063fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80063fe:	4b0e      	ldr	r3, [pc, #56]	@ (8006438 <MX_USART1_UART_Init+0x4c>)
 8006400:	2200      	movs	r2, #0
 8006402:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006404:	4b0c      	ldr	r3, [pc, #48]	@ (8006438 <MX_USART1_UART_Init+0x4c>)
 8006406:	2200      	movs	r2, #0
 8006408:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800640a:	4b0b      	ldr	r3, [pc, #44]	@ (8006438 <MX_USART1_UART_Init+0x4c>)
 800640c:	2200      	movs	r2, #0
 800640e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006410:	4b09      	ldr	r3, [pc, #36]	@ (8006438 <MX_USART1_UART_Init+0x4c>)
 8006412:	220c      	movs	r2, #12
 8006414:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006416:	4b08      	ldr	r3, [pc, #32]	@ (8006438 <MX_USART1_UART_Init+0x4c>)
 8006418:	2200      	movs	r2, #0
 800641a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800641c:	4b06      	ldr	r3, [pc, #24]	@ (8006438 <MX_USART1_UART_Init+0x4c>)
 800641e:	2200      	movs	r2, #0
 8006420:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006422:	4805      	ldr	r0, [pc, #20]	@ (8006438 <MX_USART1_UART_Init+0x4c>)
 8006424:	f009 f89e 	bl	800f564 <HAL_UART_Init>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d001      	beq.n	8006432 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800642e:	f000 f905 	bl	800663c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006432:	bf00      	nop
 8006434:	bd80      	pop	{r7, pc}
 8006436:	bf00      	nop
 8006438:	20003bd8 	.word	0x20003bd8
 800643c:	40011000 	.word	0x40011000

08006440 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8006446:	2300      	movs	r3, #0
 8006448:	607b      	str	r3, [r7, #4]
 800644a:	4b10      	ldr	r3, [pc, #64]	@ (800648c <MX_DMA_Init+0x4c>)
 800644c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800644e:	4a0f      	ldr	r2, [pc, #60]	@ (800648c <MX_DMA_Init+0x4c>)
 8006450:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006454:	6313      	str	r3, [r2, #48]	@ 0x30
 8006456:	4b0d      	ldr	r3, [pc, #52]	@ (800648c <MX_DMA_Init+0x4c>)
 8006458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800645a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800645e:	607b      	str	r3, [r7, #4]
 8006460:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8006462:	2200      	movs	r2, #0
 8006464:	2100      	movs	r1, #0
 8006466:	2038      	movs	r0, #56	@ 0x38
 8006468:	f002 fc5b 	bl	8008d22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800646c:	2038      	movs	r0, #56	@ 0x38
 800646e:	f002 fc74 	bl	8008d5a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8006472:	2200      	movs	r2, #0
 8006474:	2100      	movs	r1, #0
 8006476:	203a      	movs	r0, #58	@ 0x3a
 8006478:	f002 fc53 	bl	8008d22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800647c:	203a      	movs	r0, #58	@ 0x3a
 800647e:	f002 fc6c 	bl	8008d5a <HAL_NVIC_EnableIRQ>

}
 8006482:	bf00      	nop
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}
 800648a:	bf00      	nop
 800648c:	40023800 	.word	0x40023800

08006490 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b08a      	sub	sp, #40	@ 0x28
 8006494:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006496:	f107 0314 	add.w	r3, r7, #20
 800649a:	2200      	movs	r2, #0
 800649c:	601a      	str	r2, [r3, #0]
 800649e:	605a      	str	r2, [r3, #4]
 80064a0:	609a      	str	r2, [r3, #8]
 80064a2:	60da      	str	r2, [r3, #12]
 80064a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80064a6:	2300      	movs	r3, #0
 80064a8:	613b      	str	r3, [r7, #16]
 80064aa:	4b5f      	ldr	r3, [pc, #380]	@ (8006628 <MX_GPIO_Init+0x198>)
 80064ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ae:	4a5e      	ldr	r2, [pc, #376]	@ (8006628 <MX_GPIO_Init+0x198>)
 80064b0:	f043 0304 	orr.w	r3, r3, #4
 80064b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80064b6:	4b5c      	ldr	r3, [pc, #368]	@ (8006628 <MX_GPIO_Init+0x198>)
 80064b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ba:	f003 0304 	and.w	r3, r3, #4
 80064be:	613b      	str	r3, [r7, #16]
 80064c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80064c2:	2300      	movs	r3, #0
 80064c4:	60fb      	str	r3, [r7, #12]
 80064c6:	4b58      	ldr	r3, [pc, #352]	@ (8006628 <MX_GPIO_Init+0x198>)
 80064c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ca:	4a57      	ldr	r2, [pc, #348]	@ (8006628 <MX_GPIO_Init+0x198>)
 80064cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80064d2:	4b55      	ldr	r3, [pc, #340]	@ (8006628 <MX_GPIO_Init+0x198>)
 80064d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064da:	60fb      	str	r3, [r7, #12]
 80064dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80064de:	2300      	movs	r3, #0
 80064e0:	60bb      	str	r3, [r7, #8]
 80064e2:	4b51      	ldr	r3, [pc, #324]	@ (8006628 <MX_GPIO_Init+0x198>)
 80064e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064e6:	4a50      	ldr	r2, [pc, #320]	@ (8006628 <MX_GPIO_Init+0x198>)
 80064e8:	f043 0301 	orr.w	r3, r3, #1
 80064ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80064ee:	4b4e      	ldr	r3, [pc, #312]	@ (8006628 <MX_GPIO_Init+0x198>)
 80064f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064f2:	f003 0301 	and.w	r3, r3, #1
 80064f6:	60bb      	str	r3, [r7, #8]
 80064f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80064fa:	2300      	movs	r3, #0
 80064fc:	607b      	str	r3, [r7, #4]
 80064fe:	4b4a      	ldr	r3, [pc, #296]	@ (8006628 <MX_GPIO_Init+0x198>)
 8006500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006502:	4a49      	ldr	r2, [pc, #292]	@ (8006628 <MX_GPIO_Init+0x198>)
 8006504:	f043 0302 	orr.w	r3, r3, #2
 8006508:	6313      	str	r3, [r2, #48]	@ 0x30
 800650a:	4b47      	ldr	r3, [pc, #284]	@ (8006628 <MX_GPIO_Init+0x198>)
 800650c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800650e:	f003 0302 	and.w	r3, r3, #2
 8006512:	607b      	str	r3, [r7, #4]
 8006514:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006516:	2300      	movs	r3, #0
 8006518:	603b      	str	r3, [r7, #0]
 800651a:	4b43      	ldr	r3, [pc, #268]	@ (8006628 <MX_GPIO_Init+0x198>)
 800651c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800651e:	4a42      	ldr	r2, [pc, #264]	@ (8006628 <MX_GPIO_Init+0x198>)
 8006520:	f043 0308 	orr.w	r3, r3, #8
 8006524:	6313      	str	r3, [r2, #48]	@ 0x30
 8006526:	4b40      	ldr	r3, [pc, #256]	@ (8006628 <MX_GPIO_Init+0x198>)
 8006528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800652a:	f003 0308 	and.w	r3, r3, #8
 800652e:	603b      	str	r3, [r7, #0]
 8006530:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 8006532:	2200      	movs	r2, #0
 8006534:	f243 4125 	movw	r1, #13349	@ 0x3425
 8006538:	483c      	ldr	r0, [pc, #240]	@ (800662c <MX_GPIO_Init+0x19c>)
 800653a:	f003 fb51 	bl	8009be0 <HAL_GPIO_WritePin>
                          |ERROR_LED_Pin|RADIO_RESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_RESET);
 800653e:	2200      	movs	r2, #0
 8006540:	2110      	movs	r1, #16
 8006542:	483b      	ldr	r0, [pc, #236]	@ (8006630 <MX_GPIO_Init+0x1a0>)
 8006544:	f003 fb4c 	bl	8009be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PYRO_4_Pin|SPI2_CSB_Pin, GPIO_PIN_RESET);
 8006548:	2200      	movs	r2, #0
 800654a:	f241 0102 	movw	r1, #4098	@ 0x1002
 800654e:	4839      	ldr	r0, [pc, #228]	@ (8006634 <MX_GPIO_Init+0x1a4>)
 8006550:	f003 fb46 	bl	8009be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CSB_GPIO_Port, SPI3_CSB_Pin, GPIO_PIN_RESET);
 8006554:	2200      	movs	r2, #0
 8006556:	2104      	movs	r1, #4
 8006558:	4837      	ldr	r0, [pc, #220]	@ (8006638 <MX_GPIO_Init+0x1a8>)
 800655a:	f003 fb41 	bl	8009be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin PYRO_1_Pin PYRO_2_Pin PYRO_3_Pin
                           ERROR_LED_Pin RADIO_RESET_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 800655e:	f243 4325 	movw	r3, #13349	@ 0x3425
 8006562:	617b      	str	r3, [r7, #20]
                          |ERROR_LED_Pin|RADIO_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006564:	2301      	movs	r3, #1
 8006566:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006568:	2300      	movs	r3, #0
 800656a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800656c:	2300      	movs	r3, #0
 800656e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006570:	f107 0314 	add.w	r3, r7, #20
 8006574:	4619      	mov	r1, r3
 8006576:	482d      	ldr	r0, [pc, #180]	@ (800662c <MX_GPIO_Init+0x19c>)
 8006578:	f003 f882 	bl	8009680 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_1_SENSE_Pin PYRO_2_SENSE_Pin SD_DETECT_Pin */
  GPIO_InitStruct.Pin = PYRO_1_SENSE_Pin|PYRO_2_SENSE_Pin|SD_DETECT_Pin;
 800657c:	231a      	movs	r3, #26
 800657e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006580:	2300      	movs	r3, #0
 8006582:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006584:	2300      	movs	r3, #0
 8006586:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006588:	f107 0314 	add.w	r3, r7, #20
 800658c:	4619      	mov	r1, r3
 800658e:	4827      	ldr	r0, [pc, #156]	@ (800662c <MX_GPIO_Init+0x19c>)
 8006590:	f003 f876 	bl	8009680 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CSB_Pin */
  GPIO_InitStruct.Pin = SPI1_CSB_Pin;
 8006594:	2310      	movs	r3, #16
 8006596:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8006598:	2311      	movs	r3, #17
 800659a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800659c:	2300      	movs	r3, #0
 800659e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80065a0:	2300      	movs	r3, #0
 80065a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CSB_GPIO_Port, &GPIO_InitStruct);
 80065a4:	f107 0314 	add.w	r3, r7, #20
 80065a8:	4619      	mov	r1, r3
 80065aa:	4821      	ldr	r0, [pc, #132]	@ (8006630 <MX_GPIO_Init+0x1a0>)
 80065ac:	f003 f868 	bl	8009680 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_3_SENSE_Pin PYRO_4_SENSE_Pin */
  GPIO_InitStruct.Pin = PYRO_3_SENSE_Pin|PYRO_4_SENSE_Pin;
 80065b0:	2305      	movs	r3, #5
 80065b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80065b4:	2300      	movs	r3, #0
 80065b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065b8:	2300      	movs	r3, #0
 80065ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065bc:	f107 0314 	add.w	r3, r7, #20
 80065c0:	4619      	mov	r1, r3
 80065c2:	481c      	ldr	r0, [pc, #112]	@ (8006634 <MX_GPIO_Init+0x1a4>)
 80065c4:	f003 f85c 	bl	8009680 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_4_Pin SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = PYRO_4_Pin|SPI2_CSB_Pin;
 80065c8:	f241 0302 	movw	r3, #4098	@ 0x1002
 80065cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80065ce:	2301      	movs	r3, #1
 80065d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065d2:	2300      	movs	r3, #0
 80065d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80065d6:	2300      	movs	r3, #0
 80065d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065da:	f107 0314 	add.w	r3, r7, #20
 80065de:	4619      	mov	r1, r3
 80065e0:	4814      	ldr	r0, [pc, #80]	@ (8006634 <MX_GPIO_Init+0x1a4>)
 80065e2:	f003 f84d 	bl	8009680 <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_INT_Pin */
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 80065e6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80065ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80065ec:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80065f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065f2:	2300      	movs	r3, #0
 80065f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 80065f6:	f107 0314 	add.w	r3, r7, #20
 80065fa:	4619      	mov	r1, r3
 80065fc:	480b      	ldr	r0, [pc, #44]	@ (800662c <MX_GPIO_Init+0x19c>)
 80065fe:	f003 f83f 	bl	8009680 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CSB_Pin */
  GPIO_InitStruct.Pin = SPI3_CSB_Pin;
 8006602:	2304      	movs	r3, #4
 8006604:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006606:	2301      	movs	r3, #1
 8006608:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800660a:	2300      	movs	r3, #0
 800660c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800660e:	2300      	movs	r3, #0
 8006610:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CSB_GPIO_Port, &GPIO_InitStruct);
 8006612:	f107 0314 	add.w	r3, r7, #20
 8006616:	4619      	mov	r1, r3
 8006618:	4807      	ldr	r0, [pc, #28]	@ (8006638 <MX_GPIO_Init+0x1a8>)
 800661a:	f003 f831 	bl	8009680 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800661e:	bf00      	nop
 8006620:	3728      	adds	r7, #40	@ 0x28
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}
 8006626:	bf00      	nop
 8006628:	40023800 	.word	0x40023800
 800662c:	40020800 	.word	0x40020800
 8006630:	40020000 	.word	0x40020000
 8006634:	40020400 	.word	0x40020400
 8006638:	40020c00 	.word	0x40020c00

0800663c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800663c:	b480      	push	{r7}
 800663e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006640:	b672      	cpsid	i
}
 8006642:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006644:	bf00      	nop
 8006646:	e7fd      	b.n	8006644 <Error_Handler+0x8>

08006648 <initialize_orientation>:

float orientation_freq;

extern uint8_t calibration_set;

void initialize_orientation() {
 8006648:	b480      	push	{r7}
 800664a:	af00      	add	r7, sp, #0
	q0 = 0.0f;
 800664c:	4b0b      	ldr	r3, [pc, #44]	@ (800667c <initialize_orientation+0x34>)
 800664e:	f04f 0200 	mov.w	r2, #0
 8006652:	601a      	str	r2, [r3, #0]
	q1 = -0.5f * sqrt(2.0f);
 8006654:	4b0a      	ldr	r3, [pc, #40]	@ (8006680 <initialize_orientation+0x38>)
 8006656:	4a0b      	ldr	r2, [pc, #44]	@ (8006684 <initialize_orientation+0x3c>)
 8006658:	601a      	str	r2, [r3, #0]
	q2 = -q1;
 800665a:	4b09      	ldr	r3, [pc, #36]	@ (8006680 <initialize_orientation+0x38>)
 800665c:	edd3 7a00 	vldr	s15, [r3]
 8006660:	eef1 7a67 	vneg.f32	s15, s15
 8006664:	4b08      	ldr	r3, [pc, #32]	@ (8006688 <initialize_orientation+0x40>)
 8006666:	edc3 7a00 	vstr	s15, [r3]
	q3 = 0.0f;
 800666a:	4b08      	ldr	r3, [pc, #32]	@ (800668c <initialize_orientation+0x44>)
 800666c:	f04f 0200 	mov.w	r2, #0
 8006670:	601a      	str	r2, [r3, #0]
}
 8006672:	bf00      	nop
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr
 800667c:	20000008 	.word	0x20000008
 8006680:	200004b0 	.word	0x200004b0
 8006684:	bf3504f3 	.word	0xbf3504f3
 8006688:	200004b4 	.word	0x200004b4
 800668c:	200004b8 	.word	0x200004b8

08006690 <calculate_orientation>:

void calculate_orientation(float* quaternion, float* quat0, float* roll, float* pitch, float* yaw) {
 8006690:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006692:	b08d      	sub	sp, #52	@ 0x34
 8006694:	af00      	add	r7, sp, #0
 8006696:	60f8      	str	r0, [r7, #12]
 8006698:	60b9      	str	r1, [r7, #8]
 800669a:	607a      	str	r2, [r7, #4]
 800669c:	603b      	str	r3, [r7, #0]
	last_time = current_time;
 800669e:	4b9e      	ldr	r3, [pc, #632]	@ (8006918 <calculate_orientation+0x288>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a9e      	ldr	r2, [pc, #632]	@ (800691c <calculate_orientation+0x28c>)
 80066a4:	6013      	str	r3, [r2, #0]
	current_time = HAL_GetTick();
 80066a6:	f001 fe05 	bl	80082b4 <HAL_GetTick>
 80066aa:	ee07 0a90 	vmov	s15, r0
 80066ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066b2:	4b99      	ldr	r3, [pc, #612]	@ (8006918 <calculate_orientation+0x288>)
 80066b4:	edc3 7a00 	vstr	s15, [r3]
	dt = current_time - last_time;
 80066b8:	4b97      	ldr	r3, [pc, #604]	@ (8006918 <calculate_orientation+0x288>)
 80066ba:	ed93 7a00 	vldr	s14, [r3]
 80066be:	4b97      	ldr	r3, [pc, #604]	@ (800691c <calculate_orientation+0x28c>)
 80066c0:	edd3 7a00 	vldr	s15, [r3]
 80066c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066c8:	4b95      	ldr	r3, [pc, #596]	@ (8006920 <calculate_orientation+0x290>)
 80066ca:	edc3 7a00 	vstr	s15, [r3]
	orientation_freq = 1.0f / dt;
 80066ce:	4b94      	ldr	r3, [pc, #592]	@ (8006920 <calculate_orientation+0x290>)
 80066d0:	ed93 7a00 	vldr	s14, [r3]
 80066d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066dc:	4b91      	ldr	r3, [pc, #580]	@ (8006924 <calculate_orientation+0x294>)
 80066de:	edc3 7a00 	vstr	s15, [r3]

	MadgwickAHRSupdate(data.gx, data.gy, data.gz, data.ax, data.ay, data.az, data.mx, data.my, data.mz);
 80066e2:	4b91      	ldr	r3, [pc, #580]	@ (8006928 <calculate_orientation+0x298>)
 80066e4:	695a      	ldr	r2, [r3, #20]
 80066e6:	4613      	mov	r3, r2
 80066e8:	461a      	mov	r2, r3
 80066ea:	4b8f      	ldr	r3, [pc, #572]	@ (8006928 <calculate_orientation+0x298>)
 80066ec:	6999      	ldr	r1, [r3, #24]
 80066ee:	460b      	mov	r3, r1
 80066f0:	4619      	mov	r1, r3
 80066f2:	4b8d      	ldr	r3, [pc, #564]	@ (8006928 <calculate_orientation+0x298>)
 80066f4:	69d8      	ldr	r0, [r3, #28]
 80066f6:	4603      	mov	r3, r0
 80066f8:	4618      	mov	r0, r3
 80066fa:	4b8b      	ldr	r3, [pc, #556]	@ (8006928 <calculate_orientation+0x298>)
 80066fc:	689c      	ldr	r4, [r3, #8]
 80066fe:	4623      	mov	r3, r4
 8006700:	461c      	mov	r4, r3
 8006702:	4b89      	ldr	r3, [pc, #548]	@ (8006928 <calculate_orientation+0x298>)
 8006704:	68dd      	ldr	r5, [r3, #12]
 8006706:	462b      	mov	r3, r5
 8006708:	461d      	mov	r5, r3
 800670a:	4b87      	ldr	r3, [pc, #540]	@ (8006928 <calculate_orientation+0x298>)
 800670c:	691e      	ldr	r6, [r3, #16]
 800670e:	4633      	mov	r3, r6
 8006710:	461e      	mov	r6, r3
 8006712:	4b85      	ldr	r3, [pc, #532]	@ (8006928 <calculate_orientation+0x298>)
 8006714:	f8d3 c020 	ldr.w	ip, [r3, #32]
 8006718:	4663      	mov	r3, ip
 800671a:	469c      	mov	ip, r3
 800671c:	4b82      	ldr	r3, [pc, #520]	@ (8006928 <calculate_orientation+0x298>)
 800671e:	f8d3 e024 	ldr.w	lr, [r3, #36]	@ 0x24
 8006722:	4673      	mov	r3, lr
 8006724:	469e      	mov	lr, r3
 8006726:	4b80      	ldr	r3, [pc, #512]	@ (8006928 <calculate_orientation+0x298>)
 8006728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800672a:	ee04 3a10 	vmov	s8, r3
 800672e:	ee03 ea90 	vmov	s7, lr
 8006732:	ee03 ca10 	vmov	s6, ip
 8006736:	ee02 6a90 	vmov	s5, r6
 800673a:	ee02 5a10 	vmov	s4, r5
 800673e:	ee01 4a90 	vmov	s3, r4
 8006742:	ee01 0a10 	vmov	s2, r0
 8006746:	ee00 1a90 	vmov	s1, r1
 800674a:	ee00 2a10 	vmov	s0, r2
 800674e:	f7fb fec9 	bl	80024e4 <MadgwickAHRSupdate>

	float temp_quat[4] = {0};
 8006752:	f107 0310 	add.w	r3, r7, #16
 8006756:	2200      	movs	r2, #0
 8006758:	601a      	str	r2, [r3, #0]
 800675a:	605a      	str	r2, [r3, #4]
 800675c:	609a      	str	r2, [r3, #8]
 800675e:	60da      	str	r2, [r3, #12]

	temp_quat[0] = q0;
 8006760:	4b72      	ldr	r3, [pc, #456]	@ (800692c <calculate_orientation+0x29c>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	613b      	str	r3, [r7, #16]
	temp_quat[1] = q1;
 8006766:	4b72      	ldr	r3, [pc, #456]	@ (8006930 <calculate_orientation+0x2a0>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	617b      	str	r3, [r7, #20]
	temp_quat[2] = q2;
 800676c:	4b71      	ldr	r3, [pc, #452]	@ (8006934 <calculate_orientation+0x2a4>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	61bb      	str	r3, [r7, #24]
	temp_quat[3] = q3;
 8006772:	4b71      	ldr	r3, [pc, #452]	@ (8006938 <calculate_orientation+0x2a8>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	61fb      	str	r3, [r7, #28]

	if (calibration_set) {
 8006778:	4b70      	ldr	r3, [pc, #448]	@ (800693c <calculate_orientation+0x2ac>)
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d007      	beq.n	8006790 <calculate_orientation+0x100>
		quat_relative(quat0, temp_quat, quaternion);
 8006780:	f107 0310 	add.w	r3, r7, #16
 8006784:	68fa      	ldr	r2, [r7, #12]
 8006786:	4619      	mov	r1, r3
 8006788:	68b8      	ldr	r0, [r7, #8]
 800678a:	f001 fcd3 	bl	8008134 <quat_relative>
 800678e:	e00e      	b.n	80067ae <calculate_orientation+0x11e>
	} else {
		quaternion[0] = temp_quat[0];
 8006790:	693a      	ldr	r2, [r7, #16]
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	601a      	str	r2, [r3, #0]
		quaternion[1] = temp_quat[1];
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	3304      	adds	r3, #4
 800679a:	697a      	ldr	r2, [r7, #20]
 800679c:	601a      	str	r2, [r3, #0]
		quaternion[2] = temp_quat[2];
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	3308      	adds	r3, #8
 80067a2:	69ba      	ldr	r2, [r7, #24]
 80067a4:	601a      	str	r2, [r3, #0]
		quaternion[3] = temp_quat[3];
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	330c      	adds	r3, #12
 80067aa:	69fa      	ldr	r2, [r7, #28]
 80067ac:	601a      	str	r2, [r3, #0]
	}

	float _q0 = quaternion[0];
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float _q1 = quaternion[1];
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	62bb      	str	r3, [r7, #40]	@ 0x28
	float _q2 = quaternion[2];
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	627b      	str	r3, [r7, #36]	@ 0x24
	float _q3 = quaternion[3];
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	623b      	str	r3, [r7, #32]

	*roll = RAD_TO_DEG * -atan2f(2.0f * (_q0*_q3 + _q1*_q2), 1.0f - 2.0f * (_q2*_q2 + _q3*_q3));
 80067c6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80067ca:	edd7 7a08 	vldr	s15, [r7, #32]
 80067ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80067d2:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80067d6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80067da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80067e2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80067e6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80067ea:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80067ee:	edd7 7a08 	vldr	s15, [r7, #32]
 80067f2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80067f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80067fa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80067fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006802:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006806:	eef0 0a67 	vmov.f32	s1, s15
 800680a:	eeb0 0a66 	vmov.f32	s0, s13
 800680e:	f015 fcb5 	bl	801c17c <atan2f>
 8006812:	eef0 7a40 	vmov.f32	s15, s0
 8006816:	eef1 7a67 	vneg.f32	s15, s15
 800681a:	ee17 3a90 	vmov	r3, s15
 800681e:	4618      	mov	r0, r3
 8006820:	f7f9 fea2 	bl	8000568 <__aeabi_f2d>
 8006824:	a33a      	add	r3, pc, #232	@ (adr r3, 8006910 <calculate_orientation+0x280>)
 8006826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800682a:	f7f9 fef5 	bl	8000618 <__aeabi_dmul>
 800682e:	4602      	mov	r2, r0
 8006830:	460b      	mov	r3, r1
 8006832:	4610      	mov	r0, r2
 8006834:	4619      	mov	r1, r3
 8006836:	f7fa f9e7 	bl	8000c08 <__aeabi_d2f>
 800683a:	4602      	mov	r2, r0
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	601a      	str	r2, [r3, #0]
	*yaw = RAD_TO_DEG * -asinf(2.0f * (_q0*_q2 - _q3*_q1));
 8006840:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8006844:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8006848:	ee27 7a27 	vmul.f32	s14, s14, s15
 800684c:	edd7 6a08 	vldr	s13, [r7, #32]
 8006850:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8006854:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006858:	ee77 7a67 	vsub.f32	s15, s14, s15
 800685c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006860:	eeb0 0a67 	vmov.f32	s0, s15
 8006864:	f015 fc5e 	bl	801c124 <asinf>
 8006868:	eef0 7a40 	vmov.f32	s15, s0
 800686c:	eef1 7a67 	vneg.f32	s15, s15
 8006870:	ee17 3a90 	vmov	r3, s15
 8006874:	4618      	mov	r0, r3
 8006876:	f7f9 fe77 	bl	8000568 <__aeabi_f2d>
 800687a:	a325      	add	r3, pc, #148	@ (adr r3, 8006910 <calculate_orientation+0x280>)
 800687c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006880:	f7f9 feca 	bl	8000618 <__aeabi_dmul>
 8006884:	4602      	mov	r2, r0
 8006886:	460b      	mov	r3, r1
 8006888:	4610      	mov	r0, r2
 800688a:	4619      	mov	r1, r3
 800688c:	f7fa f9bc 	bl	8000c08 <__aeabi_d2f>
 8006890:	4602      	mov	r2, r0
 8006892:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006894:	601a      	str	r2, [r3, #0]
	*pitch = RAD_TO_DEG * atan2f(2.0f * (_q0*_q1 + _q2*_q3), 1.0f - 2.0f * (_q1*_q1 + _q2*_q2));
 8006896:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800689a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800689e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80068a2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80068a6:	edd7 7a08 	vldr	s15, [r7, #32]
 80068aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80068b2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80068b6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80068ba:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80068be:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80068c2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80068c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80068ca:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80068ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80068d6:	eef0 0a67 	vmov.f32	s1, s15
 80068da:	eeb0 0a66 	vmov.f32	s0, s13
 80068de:	f015 fc4d 	bl	801c17c <atan2f>
 80068e2:	ee10 3a10 	vmov	r3, s0
 80068e6:	4618      	mov	r0, r3
 80068e8:	f7f9 fe3e 	bl	8000568 <__aeabi_f2d>
 80068ec:	a308      	add	r3, pc, #32	@ (adr r3, 8006910 <calculate_orientation+0x280>)
 80068ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f2:	f7f9 fe91 	bl	8000618 <__aeabi_dmul>
 80068f6:	4602      	mov	r2, r0
 80068f8:	460b      	mov	r3, r1
 80068fa:	4610      	mov	r0, r2
 80068fc:	4619      	mov	r1, r3
 80068fe:	f7fa f983 	bl	8000c08 <__aeabi_d2f>
 8006902:	4602      	mov	r2, r0
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	601a      	str	r2, [r3, #0]
//	} else if (c_pitch < 0.0f) {
//		*pitch = -180.0f - c_pitch;
//	} else {
//		*pitch = 0.0f;
//	}
}
 8006908:	bf00      	nop
 800690a:	3734      	adds	r7, #52	@ 0x34
 800690c:	46bd      	mov	sp, r7
 800690e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006910:	1a63c1f8 	.word	0x1a63c1f8
 8006914:	404ca5dc 	.word	0x404ca5dc
 8006918:	20003d70 	.word	0x20003d70
 800691c:	20003d6c 	.word	0x20003d6c
 8006920:	20003d74 	.word	0x20003d74
 8006924:	20003d78 	.word	0x20003d78
 8006928:	20003ce0 	.word	0x20003ce0
 800692c:	20000008 	.word	0x20000008
 8006930:	200004b0 	.word	0x200004b0
 8006934:	200004b4 	.word	0x200004b4
 8006938:	200004b8 	.word	0x200004b8
 800693c:	20001625 	.word	0x20001625

08006940 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006946:	2300      	movs	r3, #0
 8006948:	607b      	str	r3, [r7, #4]
 800694a:	4b10      	ldr	r3, [pc, #64]	@ (800698c <HAL_MspInit+0x4c>)
 800694c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800694e:	4a0f      	ldr	r2, [pc, #60]	@ (800698c <HAL_MspInit+0x4c>)
 8006950:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006954:	6453      	str	r3, [r2, #68]	@ 0x44
 8006956:	4b0d      	ldr	r3, [pc, #52]	@ (800698c <HAL_MspInit+0x4c>)
 8006958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800695a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800695e:	607b      	str	r3, [r7, #4]
 8006960:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006962:	2300      	movs	r3, #0
 8006964:	603b      	str	r3, [r7, #0]
 8006966:	4b09      	ldr	r3, [pc, #36]	@ (800698c <HAL_MspInit+0x4c>)
 8006968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800696a:	4a08      	ldr	r2, [pc, #32]	@ (800698c <HAL_MspInit+0x4c>)
 800696c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006970:	6413      	str	r3, [r2, #64]	@ 0x40
 8006972:	4b06      	ldr	r3, [pc, #24]	@ (800698c <HAL_MspInit+0x4c>)
 8006974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800697a:	603b      	str	r3, [r7, #0]
 800697c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800697e:	bf00      	nop
 8006980:	370c      	adds	r7, #12
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr
 800698a:	bf00      	nop
 800698c:	40023800 	.word	0x40023800

08006990 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b08a      	sub	sp, #40	@ 0x28
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006998:	f107 0314 	add.w	r3, r7, #20
 800699c:	2200      	movs	r2, #0
 800699e:	601a      	str	r2, [r3, #0]
 80069a0:	605a      	str	r2, [r3, #4]
 80069a2:	609a      	str	r2, [r3, #8]
 80069a4:	60da      	str	r2, [r3, #12]
 80069a6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a2f      	ldr	r2, [pc, #188]	@ (8006a6c <HAL_ADC_MspInit+0xdc>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d157      	bne.n	8006a62 <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80069b2:	2300      	movs	r3, #0
 80069b4:	613b      	str	r3, [r7, #16]
 80069b6:	4b2e      	ldr	r3, [pc, #184]	@ (8006a70 <HAL_ADC_MspInit+0xe0>)
 80069b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ba:	4a2d      	ldr	r2, [pc, #180]	@ (8006a70 <HAL_ADC_MspInit+0xe0>)
 80069bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80069c2:	4b2b      	ldr	r3, [pc, #172]	@ (8006a70 <HAL_ADC_MspInit+0xe0>)
 80069c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069ca:	613b      	str	r3, [r7, #16]
 80069cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80069ce:	2300      	movs	r3, #0
 80069d0:	60fb      	str	r3, [r7, #12]
 80069d2:	4b27      	ldr	r3, [pc, #156]	@ (8006a70 <HAL_ADC_MspInit+0xe0>)
 80069d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069d6:	4a26      	ldr	r2, [pc, #152]	@ (8006a70 <HAL_ADC_MspInit+0xe0>)
 80069d8:	f043 0301 	orr.w	r3, r3, #1
 80069dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80069de:	4b24      	ldr	r3, [pc, #144]	@ (8006a70 <HAL_ADC_MspInit+0xe0>)
 80069e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069e2:	f003 0301 	and.w	r3, r3, #1
 80069e6:	60fb      	str	r3, [r7, #12]
 80069e8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = VBAT_SENSING_Pin;
 80069ea:	2301      	movs	r3, #1
 80069ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80069ee:	2303      	movs	r3, #3
 80069f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069f2:	2300      	movs	r3, #0
 80069f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBAT_SENSING_GPIO_Port, &GPIO_InitStruct);
 80069f6:	f107 0314 	add.w	r3, r7, #20
 80069fa:	4619      	mov	r1, r3
 80069fc:	481d      	ldr	r0, [pc, #116]	@ (8006a74 <HAL_ADC_MspInit+0xe4>)
 80069fe:	f002 fe3f 	bl	8009680 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8006a02:	4b1d      	ldr	r3, [pc, #116]	@ (8006a78 <HAL_ADC_MspInit+0xe8>)
 8006a04:	4a1d      	ldr	r2, [pc, #116]	@ (8006a7c <HAL_ADC_MspInit+0xec>)
 8006a06:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8006a08:	4b1b      	ldr	r3, [pc, #108]	@ (8006a78 <HAL_ADC_MspInit+0xe8>)
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006a0e:	4b1a      	ldr	r3, [pc, #104]	@ (8006a78 <HAL_ADC_MspInit+0xe8>)
 8006a10:	2200      	movs	r2, #0
 8006a12:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006a14:	4b18      	ldr	r3, [pc, #96]	@ (8006a78 <HAL_ADC_MspInit+0xe8>)
 8006a16:	2200      	movs	r2, #0
 8006a18:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006a1a:	4b17      	ldr	r3, [pc, #92]	@ (8006a78 <HAL_ADC_MspInit+0xe8>)
 8006a1c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006a20:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006a22:	4b15      	ldr	r3, [pc, #84]	@ (8006a78 <HAL_ADC_MspInit+0xe8>)
 8006a24:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006a28:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006a2a:	4b13      	ldr	r3, [pc, #76]	@ (8006a78 <HAL_ADC_MspInit+0xe8>)
 8006a2c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006a30:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006a32:	4b11      	ldr	r3, [pc, #68]	@ (8006a78 <HAL_ADC_MspInit+0xe8>)
 8006a34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a38:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8006a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8006a78 <HAL_ADC_MspInit+0xe8>)
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006a40:	4b0d      	ldr	r3, [pc, #52]	@ (8006a78 <HAL_ADC_MspInit+0xe8>)
 8006a42:	2200      	movs	r2, #0
 8006a44:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006a46:	480c      	ldr	r0, [pc, #48]	@ (8006a78 <HAL_ADC_MspInit+0xe8>)
 8006a48:	f002 f9fe 	bl	8008e48 <HAL_DMA_Init>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d001      	beq.n	8006a56 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8006a52:	f7ff fdf3 	bl	800663c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	4a07      	ldr	r2, [pc, #28]	@ (8006a78 <HAL_ADC_MspInit+0xe8>)
 8006a5a:	639a      	str	r2, [r3, #56]	@ 0x38
 8006a5c:	4a06      	ldr	r2, [pc, #24]	@ (8006a78 <HAL_ADC_MspInit+0xe8>)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8006a62:	bf00      	nop
 8006a64:	3728      	adds	r7, #40	@ 0x28
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}
 8006a6a:	bf00      	nop
 8006a6c:	40012000 	.word	0x40012000
 8006a70:	40023800 	.word	0x40023800
 8006a74:	40020000 	.word	0x40020000
 8006a78:	200038a0 	.word	0x200038a0
 8006a7c:	40026410 	.word	0x40026410

08006a80 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b085      	sub	sp, #20
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a0b      	ldr	r2, [pc, #44]	@ (8006abc <HAL_CRC_MspInit+0x3c>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d10d      	bne.n	8006aae <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8006a92:	2300      	movs	r3, #0
 8006a94:	60fb      	str	r3, [r7, #12]
 8006a96:	4b0a      	ldr	r3, [pc, #40]	@ (8006ac0 <HAL_CRC_MspInit+0x40>)
 8006a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a9a:	4a09      	ldr	r2, [pc, #36]	@ (8006ac0 <HAL_CRC_MspInit+0x40>)
 8006a9c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006aa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8006aa2:	4b07      	ldr	r3, [pc, #28]	@ (8006ac0 <HAL_CRC_MspInit+0x40>)
 8006aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aa6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006aaa:	60fb      	str	r3, [r7, #12]
 8006aac:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8006aae:	bf00      	nop
 8006ab0:	3714      	adds	r7, #20
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr
 8006aba:	bf00      	nop
 8006abc:	40023000 	.word	0x40023000
 8006ac0:	40023800 	.word	0x40023800

08006ac4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b08c      	sub	sp, #48	@ 0x30
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006acc:	f107 031c 	add.w	r3, r7, #28
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	601a      	str	r2, [r3, #0]
 8006ad4:	605a      	str	r2, [r3, #4]
 8006ad6:	609a      	str	r2, [r3, #8]
 8006ad8:	60da      	str	r2, [r3, #12]
 8006ada:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a3f      	ldr	r2, [pc, #252]	@ (8006be0 <HAL_I2C_MspInit+0x11c>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d135      	bne.n	8006b52 <HAL_I2C_MspInit+0x8e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	61bb      	str	r3, [r7, #24]
 8006aea:	4b3e      	ldr	r3, [pc, #248]	@ (8006be4 <HAL_I2C_MspInit+0x120>)
 8006aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aee:	4a3d      	ldr	r2, [pc, #244]	@ (8006be4 <HAL_I2C_MspInit+0x120>)
 8006af0:	f043 0302 	orr.w	r3, r3, #2
 8006af4:	6313      	str	r3, [r2, #48]	@ 0x30
 8006af6:	4b3b      	ldr	r3, [pc, #236]	@ (8006be4 <HAL_I2C_MspInit+0x120>)
 8006af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006afa:	f003 0302 	and.w	r3, r3, #2
 8006afe:	61bb      	str	r3, [r7, #24]
 8006b00:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006b02:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006b06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006b08:	2312      	movs	r3, #18
 8006b0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006b10:	2303      	movs	r3, #3
 8006b12:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006b14:	2304      	movs	r3, #4
 8006b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006b18:	f107 031c 	add.w	r3, r7, #28
 8006b1c:	4619      	mov	r1, r3
 8006b1e:	4832      	ldr	r0, [pc, #200]	@ (8006be8 <HAL_I2C_MspInit+0x124>)
 8006b20:	f002 fdae 	bl	8009680 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006b24:	2300      	movs	r3, #0
 8006b26:	617b      	str	r3, [r7, #20]
 8006b28:	4b2e      	ldr	r3, [pc, #184]	@ (8006be4 <HAL_I2C_MspInit+0x120>)
 8006b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b2c:	4a2d      	ldr	r2, [pc, #180]	@ (8006be4 <HAL_I2C_MspInit+0x120>)
 8006b2e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006b32:	6413      	str	r3, [r2, #64]	@ 0x40
 8006b34:	4b2b      	ldr	r3, [pc, #172]	@ (8006be4 <HAL_I2C_MspInit+0x120>)
 8006b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006b3c:	617b      	str	r3, [r7, #20]
 8006b3e:	697b      	ldr	r3, [r7, #20]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8006b40:	2200      	movs	r2, #0
 8006b42:	2100      	movs	r1, #0
 8006b44:	201f      	movs	r0, #31
 8006b46:	f002 f8ec 	bl	8008d22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8006b4a:	201f      	movs	r0, #31
 8006b4c:	f002 f905 	bl	8008d5a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8006b50:	e041      	b.n	8006bd6 <HAL_I2C_MspInit+0x112>
  else if(hi2c->Instance==I2C2)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a25      	ldr	r2, [pc, #148]	@ (8006bec <HAL_I2C_MspInit+0x128>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d13c      	bne.n	8006bd6 <HAL_I2C_MspInit+0x112>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	613b      	str	r3, [r7, #16]
 8006b60:	4b20      	ldr	r3, [pc, #128]	@ (8006be4 <HAL_I2C_MspInit+0x120>)
 8006b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b64:	4a1f      	ldr	r2, [pc, #124]	@ (8006be4 <HAL_I2C_MspInit+0x120>)
 8006b66:	f043 0302 	orr.w	r3, r3, #2
 8006b6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8006b6c:	4b1d      	ldr	r3, [pc, #116]	@ (8006be4 <HAL_I2C_MspInit+0x120>)
 8006b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b70:	f003 0302 	and.w	r3, r3, #2
 8006b74:	613b      	str	r3, [r7, #16]
 8006b76:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006b78:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006b7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006b7e:	2312      	movs	r3, #18
 8006b80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b82:	2300      	movs	r3, #0
 8006b84:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006b86:	2303      	movs	r3, #3
 8006b88:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006b8a:	2304      	movs	r3, #4
 8006b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006b8e:	f107 031c 	add.w	r3, r7, #28
 8006b92:	4619      	mov	r1, r3
 8006b94:	4814      	ldr	r0, [pc, #80]	@ (8006be8 <HAL_I2C_MspInit+0x124>)
 8006b96:	f002 fd73 	bl	8009680 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	60fb      	str	r3, [r7, #12]
 8006b9e:	4b11      	ldr	r3, [pc, #68]	@ (8006be4 <HAL_I2C_MspInit+0x120>)
 8006ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ba2:	4a10      	ldr	r2, [pc, #64]	@ (8006be4 <HAL_I2C_MspInit+0x120>)
 8006ba4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006ba8:	6413      	str	r3, [r2, #64]	@ 0x40
 8006baa:	4b0e      	ldr	r3, [pc, #56]	@ (8006be4 <HAL_I2C_MspInit+0x120>)
 8006bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006bb2:	60fb      	str	r3, [r7, #12]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	2100      	movs	r1, #0
 8006bba:	2021      	movs	r0, #33	@ 0x21
 8006bbc:	f002 f8b1 	bl	8008d22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8006bc0:	2021      	movs	r0, #33	@ 0x21
 8006bc2:	f002 f8ca 	bl	8008d5a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	2100      	movs	r1, #0
 8006bca:	2022      	movs	r0, #34	@ 0x22
 8006bcc:	f002 f8a9 	bl	8008d22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8006bd0:	2022      	movs	r0, #34	@ 0x22
 8006bd2:	f002 f8c2 	bl	8008d5a <HAL_NVIC_EnableIRQ>
}
 8006bd6:	bf00      	nop
 8006bd8:	3730      	adds	r7, #48	@ 0x30
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop
 8006be0:	40005400 	.word	0x40005400
 8006be4:	40023800 	.word	0x40023800
 8006be8:	40020400 	.word	0x40020400
 8006bec:	40005800 	.word	0x40005800

08006bf0 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b082      	sub	sp, #8
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a1a      	ldr	r2, [pc, #104]	@ (8006c68 <HAL_I2C_MspDeInit+0x78>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d113      	bne.n	8006c2a <HAL_I2C_MspDeInit+0x3a>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8006c02:	4b1a      	ldr	r3, [pc, #104]	@ (8006c6c <HAL_I2C_MspDeInit+0x7c>)
 8006c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c06:	4a19      	ldr	r2, [pc, #100]	@ (8006c6c <HAL_I2C_MspDeInit+0x7c>)
 8006c08:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006c0c:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8006c0e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006c12:	4817      	ldr	r0, [pc, #92]	@ (8006c70 <HAL_I2C_MspDeInit+0x80>)
 8006c14:	f002 fed0 	bl	80099b8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8006c18:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006c1c:	4814      	ldr	r0, [pc, #80]	@ (8006c70 <HAL_I2C_MspDeInit+0x80>)
 8006c1e:	f002 fecb 	bl	80099b8 <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8006c22:	201f      	movs	r0, #31
 8006c24:	f002 f8a7 	bl	8008d76 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8006c28:	e01a      	b.n	8006c60 <HAL_I2C_MspDeInit+0x70>
  else if(hi2c->Instance==I2C2)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a11      	ldr	r2, [pc, #68]	@ (8006c74 <HAL_I2C_MspDeInit+0x84>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d115      	bne.n	8006c60 <HAL_I2C_MspDeInit+0x70>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8006c34:	4b0d      	ldr	r3, [pc, #52]	@ (8006c6c <HAL_I2C_MspDeInit+0x7c>)
 8006c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c38:	4a0c      	ldr	r2, [pc, #48]	@ (8006c6c <HAL_I2C_MspDeInit+0x7c>)
 8006c3a:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8006c3e:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8006c40:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006c44:	480a      	ldr	r0, [pc, #40]	@ (8006c70 <HAL_I2C_MspDeInit+0x80>)
 8006c46:	f002 feb7 	bl	80099b8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8006c4a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006c4e:	4808      	ldr	r0, [pc, #32]	@ (8006c70 <HAL_I2C_MspDeInit+0x80>)
 8006c50:	f002 feb2 	bl	80099b8 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 8006c54:	2021      	movs	r0, #33	@ 0x21
 8006c56:	f002 f88e 	bl	8008d76 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 8006c5a:	2022      	movs	r0, #34	@ 0x22
 8006c5c:	f002 f88b 	bl	8008d76 <HAL_NVIC_DisableIRQ>
}
 8006c60:	bf00      	nop
 8006c62:	3708      	adds	r7, #8
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}
 8006c68:	40005400 	.word	0x40005400
 8006c6c:	40023800 	.word	0x40023800
 8006c70:	40020400 	.word	0x40020400
 8006c74:	40005800 	.word	0x40005800

08006c78 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b08e      	sub	sp, #56	@ 0x38
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c84:	2200      	movs	r2, #0
 8006c86:	601a      	str	r2, [r3, #0]
 8006c88:	605a      	str	r2, [r3, #4]
 8006c8a:	609a      	str	r2, [r3, #8]
 8006c8c:	60da      	str	r2, [r3, #12]
 8006c8e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a4b      	ldr	r2, [pc, #300]	@ (8006dc4 <HAL_SPI_MspInit+0x14c>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d12c      	bne.n	8006cf4 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	623b      	str	r3, [r7, #32]
 8006c9e:	4b4a      	ldr	r3, [pc, #296]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ca2:	4a49      	ldr	r2, [pc, #292]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006ca4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006ca8:	6453      	str	r3, [r2, #68]	@ 0x44
 8006caa:	4b47      	ldr	r3, [pc, #284]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006cb2:	623b      	str	r3, [r7, #32]
 8006cb4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	61fb      	str	r3, [r7, #28]
 8006cba:	4b43      	ldr	r3, [pc, #268]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cbe:	4a42      	ldr	r2, [pc, #264]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006cc0:	f043 0301 	orr.w	r3, r3, #1
 8006cc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8006cc6:	4b40      	ldr	r3, [pc, #256]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cca:	f003 0301 	and.w	r3, r3, #1
 8006cce:	61fb      	str	r3, [r7, #28]
 8006cd0:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8006cd2:	23e0      	movs	r3, #224	@ 0xe0
 8006cd4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006cd6:	2302      	movs	r3, #2
 8006cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006cde:	2303      	movs	r3, #3
 8006ce0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006ce2:	2305      	movs	r3, #5
 8006ce4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006ce6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006cea:	4619      	mov	r1, r3
 8006cec:	4837      	ldr	r0, [pc, #220]	@ (8006dcc <HAL_SPI_MspInit+0x154>)
 8006cee:	f002 fcc7 	bl	8009680 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8006cf2:	e063      	b.n	8006dbc <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI2)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a35      	ldr	r2, [pc, #212]	@ (8006dd0 <HAL_SPI_MspInit+0x158>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d12d      	bne.n	8006d5a <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006cfe:	2300      	movs	r3, #0
 8006d00:	61bb      	str	r3, [r7, #24]
 8006d02:	4b31      	ldr	r3, [pc, #196]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d06:	4a30      	ldr	r2, [pc, #192]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006d08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006d0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8006d0e:	4b2e      	ldr	r3, [pc, #184]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d16:	61bb      	str	r3, [r7, #24]
 8006d18:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	617b      	str	r3, [r7, #20]
 8006d1e:	4b2a      	ldr	r3, [pc, #168]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d22:	4a29      	ldr	r2, [pc, #164]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006d24:	f043 0302 	orr.w	r3, r3, #2
 8006d28:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d2a:	4b27      	ldr	r3, [pc, #156]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d2e:	f003 0302 	and.w	r3, r3, #2
 8006d32:	617b      	str	r3, [r7, #20]
 8006d34:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8006d36:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8006d3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d3c:	2302      	movs	r3, #2
 8006d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d40:	2300      	movs	r3, #0
 8006d42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d44:	2303      	movs	r3, #3
 8006d46:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006d48:	2305      	movs	r3, #5
 8006d4a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006d50:	4619      	mov	r1, r3
 8006d52:	4820      	ldr	r0, [pc, #128]	@ (8006dd4 <HAL_SPI_MspInit+0x15c>)
 8006d54:	f002 fc94 	bl	8009680 <HAL_GPIO_Init>
}
 8006d58:	e030      	b.n	8006dbc <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI3)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a1e      	ldr	r2, [pc, #120]	@ (8006dd8 <HAL_SPI_MspInit+0x160>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d12b      	bne.n	8006dbc <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006d64:	2300      	movs	r3, #0
 8006d66:	613b      	str	r3, [r7, #16]
 8006d68:	4b17      	ldr	r3, [pc, #92]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d6c:	4a16      	ldr	r2, [pc, #88]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006d6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d72:	6413      	str	r3, [r2, #64]	@ 0x40
 8006d74:	4b14      	ldr	r3, [pc, #80]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006d7c:	613b      	str	r3, [r7, #16]
 8006d7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006d80:	2300      	movs	r3, #0
 8006d82:	60fb      	str	r3, [r7, #12]
 8006d84:	4b10      	ldr	r3, [pc, #64]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d88:	4a0f      	ldr	r2, [pc, #60]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006d8a:	f043 0302 	orr.w	r3, r3, #2
 8006d8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d90:	4b0d      	ldr	r3, [pc, #52]	@ (8006dc8 <HAL_SPI_MspInit+0x150>)
 8006d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d94:	f003 0302 	and.w	r3, r3, #2
 8006d98:	60fb      	str	r3, [r7, #12]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8006d9c:	2338      	movs	r3, #56	@ 0x38
 8006d9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006da0:	2302      	movs	r3, #2
 8006da2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006da4:	2300      	movs	r3, #0
 8006da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006da8:	2303      	movs	r3, #3
 8006daa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006dac:	2306      	movs	r3, #6
 8006dae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006db0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006db4:	4619      	mov	r1, r3
 8006db6:	4807      	ldr	r0, [pc, #28]	@ (8006dd4 <HAL_SPI_MspInit+0x15c>)
 8006db8:	f002 fc62 	bl	8009680 <HAL_GPIO_Init>
}
 8006dbc:	bf00      	nop
 8006dbe:	3738      	adds	r7, #56	@ 0x38
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}
 8006dc4:	40013000 	.word	0x40013000
 8006dc8:	40023800 	.word	0x40023800
 8006dcc:	40020000 	.word	0x40020000
 8006dd0:	40003800 	.word	0x40003800
 8006dd4:	40020400 	.word	0x40020400
 8006dd8:	40003c00 	.word	0x40003c00

08006ddc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b086      	sub	sp, #24
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a30      	ldr	r2, [pc, #192]	@ (8006eac <HAL_TIM_Base_MspInit+0xd0>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d10e      	bne.n	8006e0c <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006dee:	2300      	movs	r3, #0
 8006df0:	617b      	str	r3, [r7, #20]
 8006df2:	4b2f      	ldr	r3, [pc, #188]	@ (8006eb0 <HAL_TIM_Base_MspInit+0xd4>)
 8006df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006df6:	4a2e      	ldr	r2, [pc, #184]	@ (8006eb0 <HAL_TIM_Base_MspInit+0xd4>)
 8006df8:	f043 0301 	orr.w	r3, r3, #1
 8006dfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8006dfe:	4b2c      	ldr	r3, [pc, #176]	@ (8006eb0 <HAL_TIM_Base_MspInit+0xd4>)
 8006e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e02:	f003 0301 	and.w	r3, r3, #1
 8006e06:	617b      	str	r3, [r7, #20]
 8006e08:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }

}
 8006e0a:	e04a      	b.n	8006ea2 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e14:	d10e      	bne.n	8006e34 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006e16:	2300      	movs	r3, #0
 8006e18:	613b      	str	r3, [r7, #16]
 8006e1a:	4b25      	ldr	r3, [pc, #148]	@ (8006eb0 <HAL_TIM_Base_MspInit+0xd4>)
 8006e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e1e:	4a24      	ldr	r2, [pc, #144]	@ (8006eb0 <HAL_TIM_Base_MspInit+0xd4>)
 8006e20:	f043 0301 	orr.w	r3, r3, #1
 8006e24:	6413      	str	r3, [r2, #64]	@ 0x40
 8006e26:	4b22      	ldr	r3, [pc, #136]	@ (8006eb0 <HAL_TIM_Base_MspInit+0xd4>)
 8006e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e2a:	f003 0301 	and.w	r3, r3, #1
 8006e2e:	613b      	str	r3, [r7, #16]
 8006e30:	693b      	ldr	r3, [r7, #16]
}
 8006e32:	e036      	b.n	8006ea2 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM6)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a1e      	ldr	r2, [pc, #120]	@ (8006eb4 <HAL_TIM_Base_MspInit+0xd8>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d116      	bne.n	8006e6c <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006e3e:	2300      	movs	r3, #0
 8006e40:	60fb      	str	r3, [r7, #12]
 8006e42:	4b1b      	ldr	r3, [pc, #108]	@ (8006eb0 <HAL_TIM_Base_MspInit+0xd4>)
 8006e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e46:	4a1a      	ldr	r2, [pc, #104]	@ (8006eb0 <HAL_TIM_Base_MspInit+0xd4>)
 8006e48:	f043 0310 	orr.w	r3, r3, #16
 8006e4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8006e4e:	4b18      	ldr	r3, [pc, #96]	@ (8006eb0 <HAL_TIM_Base_MspInit+0xd4>)
 8006e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e52:	f003 0310 	and.w	r3, r3, #16
 8006e56:	60fb      	str	r3, [r7, #12]
 8006e58:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	2100      	movs	r1, #0
 8006e5e:	2036      	movs	r0, #54	@ 0x36
 8006e60:	f001 ff5f 	bl	8008d22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006e64:	2036      	movs	r0, #54	@ 0x36
 8006e66:	f001 ff78 	bl	8008d5a <HAL_NVIC_EnableIRQ>
}
 8006e6a:	e01a      	b.n	8006ea2 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM7)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a11      	ldr	r2, [pc, #68]	@ (8006eb8 <HAL_TIM_Base_MspInit+0xdc>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d115      	bne.n	8006ea2 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006e76:	2300      	movs	r3, #0
 8006e78:	60bb      	str	r3, [r7, #8]
 8006e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8006eb0 <HAL_TIM_Base_MspInit+0xd4>)
 8006e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e7e:	4a0c      	ldr	r2, [pc, #48]	@ (8006eb0 <HAL_TIM_Base_MspInit+0xd4>)
 8006e80:	f043 0320 	orr.w	r3, r3, #32
 8006e84:	6413      	str	r3, [r2, #64]	@ 0x40
 8006e86:	4b0a      	ldr	r3, [pc, #40]	@ (8006eb0 <HAL_TIM_Base_MspInit+0xd4>)
 8006e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e8a:	f003 0320 	and.w	r3, r3, #32
 8006e8e:	60bb      	str	r3, [r7, #8]
 8006e90:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8006e92:	2200      	movs	r2, #0
 8006e94:	2100      	movs	r1, #0
 8006e96:	2037      	movs	r0, #55	@ 0x37
 8006e98:	f001 ff43 	bl	8008d22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006e9c:	2037      	movs	r0, #55	@ 0x37
 8006e9e:	f001 ff5c 	bl	8008d5a <HAL_NVIC_EnableIRQ>
}
 8006ea2:	bf00      	nop
 8006ea4:	3718      	adds	r7, #24
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}
 8006eaa:	bf00      	nop
 8006eac:	40010000 	.word	0x40010000
 8006eb0:	40023800 	.word	0x40023800
 8006eb4:	40001000 	.word	0x40001000
 8006eb8:	40001400 	.word	0x40001400

08006ebc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b08a      	sub	sp, #40	@ 0x28
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ec4:	f107 0314 	add.w	r3, r7, #20
 8006ec8:	2200      	movs	r2, #0
 8006eca:	601a      	str	r2, [r3, #0]
 8006ecc:	605a      	str	r2, [r3, #4]
 8006ece:	609a      	str	r2, [r3, #8]
 8006ed0:	60da      	str	r2, [r3, #12]
 8006ed2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a25      	ldr	r2, [pc, #148]	@ (8006f70 <HAL_TIM_MspPostInit+0xb4>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d11f      	bne.n	8006f1e <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ede:	2300      	movs	r3, #0
 8006ee0:	613b      	str	r3, [r7, #16]
 8006ee2:	4b24      	ldr	r3, [pc, #144]	@ (8006f74 <HAL_TIM_MspPostInit+0xb8>)
 8006ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ee6:	4a23      	ldr	r2, [pc, #140]	@ (8006f74 <HAL_TIM_MspPostInit+0xb8>)
 8006ee8:	f043 0301 	orr.w	r3, r3, #1
 8006eec:	6313      	str	r3, [r2, #48]	@ 0x30
 8006eee:	4b21      	ldr	r3, [pc, #132]	@ (8006f74 <HAL_TIM_MspPostInit+0xb8>)
 8006ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ef2:	f003 0301 	and.w	r3, r3, #1
 8006ef6:	613b      	str	r3, [r7, #16]
 8006ef8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = TVC_SERVO_X_Pin|TVC_SERVO_Y_Pin;
 8006efa:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8006efe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f00:	2302      	movs	r3, #2
 8006f02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f04:	2300      	movs	r3, #0
 8006f06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f08:	2300      	movs	r3, #0
 8006f0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f10:	f107 0314 	add.w	r3, r7, #20
 8006f14:	4619      	mov	r1, r3
 8006f16:	4818      	ldr	r0, [pc, #96]	@ (8006f78 <HAL_TIM_MspPostInit+0xbc>)
 8006f18:	f002 fbb2 	bl	8009680 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8006f1c:	e023      	b.n	8006f66 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM2)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f26:	d11e      	bne.n	8006f66 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f28:	2300      	movs	r3, #0
 8006f2a:	60fb      	str	r3, [r7, #12]
 8006f2c:	4b11      	ldr	r3, [pc, #68]	@ (8006f74 <HAL_TIM_MspPostInit+0xb8>)
 8006f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f30:	4a10      	ldr	r2, [pc, #64]	@ (8006f74 <HAL_TIM_MspPostInit+0xb8>)
 8006f32:	f043 0301 	orr.w	r3, r3, #1
 8006f36:	6313      	str	r3, [r2, #48]	@ 0x30
 8006f38:	4b0e      	ldr	r3, [pc, #56]	@ (8006f74 <HAL_TIM_MspPostInit+0xb8>)
 8006f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f3c:	f003 0301 	and.w	r3, r3, #1
 8006f40:	60fb      	str	r3, [r7, #12]
 8006f42:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin|BUZZER_Pin;
 8006f44:	f248 030e 	movw	r3, #32782	@ 0x800e
 8006f48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f4a:	2302      	movs	r3, #2
 8006f4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f52:	2300      	movs	r3, #0
 8006f54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006f56:	2301      	movs	r3, #1
 8006f58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f5a:	f107 0314 	add.w	r3, r7, #20
 8006f5e:	4619      	mov	r1, r3
 8006f60:	4805      	ldr	r0, [pc, #20]	@ (8006f78 <HAL_TIM_MspPostInit+0xbc>)
 8006f62:	f002 fb8d 	bl	8009680 <HAL_GPIO_Init>
}
 8006f66:	bf00      	nop
 8006f68:	3728      	adds	r7, #40	@ 0x28
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	bd80      	pop	{r7, pc}
 8006f6e:	bf00      	nop
 8006f70:	40010000 	.word	0x40010000
 8006f74:	40023800 	.word	0x40023800
 8006f78:	40020000 	.word	0x40020000

08006f7c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b08a      	sub	sp, #40	@ 0x28
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f84:	f107 0314 	add.w	r3, r7, #20
 8006f88:	2200      	movs	r2, #0
 8006f8a:	601a      	str	r2, [r3, #0]
 8006f8c:	605a      	str	r2, [r3, #4]
 8006f8e:	609a      	str	r2, [r3, #8]
 8006f90:	60da      	str	r2, [r3, #12]
 8006f92:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a35      	ldr	r2, [pc, #212]	@ (8007070 <HAL_UART_MspInit+0xf4>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d163      	bne.n	8007066 <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	613b      	str	r3, [r7, #16]
 8006fa2:	4b34      	ldr	r3, [pc, #208]	@ (8007074 <HAL_UART_MspInit+0xf8>)
 8006fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fa6:	4a33      	ldr	r2, [pc, #204]	@ (8007074 <HAL_UART_MspInit+0xf8>)
 8006fa8:	f043 0310 	orr.w	r3, r3, #16
 8006fac:	6453      	str	r3, [r2, #68]	@ 0x44
 8006fae:	4b31      	ldr	r3, [pc, #196]	@ (8007074 <HAL_UART_MspInit+0xf8>)
 8006fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fb2:	f003 0310 	and.w	r3, r3, #16
 8006fb6:	613b      	str	r3, [r7, #16]
 8006fb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006fba:	2300      	movs	r3, #0
 8006fbc:	60fb      	str	r3, [r7, #12]
 8006fbe:	4b2d      	ldr	r3, [pc, #180]	@ (8007074 <HAL_UART_MspInit+0xf8>)
 8006fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fc2:	4a2c      	ldr	r2, [pc, #176]	@ (8007074 <HAL_UART_MspInit+0xf8>)
 8006fc4:	f043 0302 	orr.w	r3, r3, #2
 8006fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8006fca:	4b2a      	ldr	r3, [pc, #168]	@ (8007074 <HAL_UART_MspInit+0xf8>)
 8006fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fce:	f003 0302 	and.w	r3, r3, #2
 8006fd2:	60fb      	str	r3, [r7, #12]
 8006fd4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006fd6:	23c0      	movs	r3, #192	@ 0xc0
 8006fd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fda:	2302      	movs	r3, #2
 8006fdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006fe2:	2303      	movs	r3, #3
 8006fe4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006fe6:	2307      	movs	r3, #7
 8006fe8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006fea:	f107 0314 	add.w	r3, r7, #20
 8006fee:	4619      	mov	r1, r3
 8006ff0:	4821      	ldr	r0, [pc, #132]	@ (8007078 <HAL_UART_MspInit+0xfc>)
 8006ff2:	f002 fb45 	bl	8009680 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8006ff6:	4b21      	ldr	r3, [pc, #132]	@ (800707c <HAL_UART_MspInit+0x100>)
 8006ff8:	4a21      	ldr	r2, [pc, #132]	@ (8007080 <HAL_UART_MspInit+0x104>)
 8006ffa:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8006ffc:	4b1f      	ldr	r3, [pc, #124]	@ (800707c <HAL_UART_MspInit+0x100>)
 8006ffe:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8007002:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007004:	4b1d      	ldr	r3, [pc, #116]	@ (800707c <HAL_UART_MspInit+0x100>)
 8007006:	2200      	movs	r2, #0
 8007008:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800700a:	4b1c      	ldr	r3, [pc, #112]	@ (800707c <HAL_UART_MspInit+0x100>)
 800700c:	2200      	movs	r2, #0
 800700e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007010:	4b1a      	ldr	r3, [pc, #104]	@ (800707c <HAL_UART_MspInit+0x100>)
 8007012:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007016:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007018:	4b18      	ldr	r3, [pc, #96]	@ (800707c <HAL_UART_MspInit+0x100>)
 800701a:	2200      	movs	r2, #0
 800701c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800701e:	4b17      	ldr	r3, [pc, #92]	@ (800707c <HAL_UART_MspInit+0x100>)
 8007020:	2200      	movs	r2, #0
 8007022:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8007024:	4b15      	ldr	r3, [pc, #84]	@ (800707c <HAL_UART_MspInit+0x100>)
 8007026:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800702a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800702c:	4b13      	ldr	r3, [pc, #76]	@ (800707c <HAL_UART_MspInit+0x100>)
 800702e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007032:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007034:	4b11      	ldr	r3, [pc, #68]	@ (800707c <HAL_UART_MspInit+0x100>)
 8007036:	2200      	movs	r2, #0
 8007038:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800703a:	4810      	ldr	r0, [pc, #64]	@ (800707c <HAL_UART_MspInit+0x100>)
 800703c:	f001 ff04 	bl	8008e48 <HAL_DMA_Init>
 8007040:	4603      	mov	r3, r0
 8007042:	2b00      	cmp	r3, #0
 8007044:	d001      	beq.n	800704a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8007046:	f7ff faf9 	bl	800663c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a0b      	ldr	r2, [pc, #44]	@ (800707c <HAL_UART_MspInit+0x100>)
 800704e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007050:	4a0a      	ldr	r2, [pc, #40]	@ (800707c <HAL_UART_MspInit+0x100>)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8007056:	2200      	movs	r2, #0
 8007058:	2100      	movs	r1, #0
 800705a:	2025      	movs	r0, #37	@ 0x25
 800705c:	f001 fe61 	bl	8008d22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007060:	2025      	movs	r0, #37	@ 0x25
 8007062:	f001 fe7a 	bl	8008d5a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8007066:	bf00      	nop
 8007068:	3728      	adds	r7, #40	@ 0x28
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
 800706e:	bf00      	nop
 8007070:	40011000 	.word	0x40011000
 8007074:	40023800 	.word	0x40023800
 8007078:	40020400 	.word	0x40020400
 800707c:	20003c20 	.word	0x20003c20
 8007080:	40026440 	.word	0x40026440

08007084 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007084:	b480      	push	{r7}
 8007086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007088:	bf00      	nop
 800708a:	e7fd      	b.n	8007088 <NMI_Handler+0x4>

0800708c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800708c:	b480      	push	{r7}
 800708e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007090:	bf00      	nop
 8007092:	e7fd      	b.n	8007090 <HardFault_Handler+0x4>

08007094 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007094:	b480      	push	{r7}
 8007096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007098:	bf00      	nop
 800709a:	e7fd      	b.n	8007098 <MemManage_Handler+0x4>

0800709c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800709c:	b480      	push	{r7}
 800709e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80070a0:	bf00      	nop
 80070a2:	e7fd      	b.n	80070a0 <BusFault_Handler+0x4>

080070a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80070a4:	b480      	push	{r7}
 80070a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80070a8:	bf00      	nop
 80070aa:	e7fd      	b.n	80070a8 <UsageFault_Handler+0x4>

080070ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80070ac:	b480      	push	{r7}
 80070ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80070b0:	bf00      	nop
 80070b2:	46bd      	mov	sp, r7
 80070b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b8:	4770      	bx	lr

080070ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80070ba:	b480      	push	{r7}
 80070bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80070be:	bf00      	nop
 80070c0:	46bd      	mov	sp, r7
 80070c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c6:	4770      	bx	lr

080070c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80070c8:	b480      	push	{r7}
 80070ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80070cc:	bf00      	nop
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr
	...

080070d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  if (Timer1 > 0)
 80070dc:	4b0b      	ldr	r3, [pc, #44]	@ (800710c <SysTick_Handler+0x34>)
 80070de:	881b      	ldrh	r3, [r3, #0]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d005      	beq.n	80070f0 <SysTick_Handler+0x18>
	  Timer1--;
 80070e4:	4b09      	ldr	r3, [pc, #36]	@ (800710c <SysTick_Handler+0x34>)
 80070e6:	881b      	ldrh	r3, [r3, #0]
 80070e8:	3b01      	subs	r3, #1
 80070ea:	b29a      	uxth	r2, r3
 80070ec:	4b07      	ldr	r3, [pc, #28]	@ (800710c <SysTick_Handler+0x34>)
 80070ee:	801a      	strh	r2, [r3, #0]
  if (Timer2 > 0)
 80070f0:	4b07      	ldr	r3, [pc, #28]	@ (8007110 <SysTick_Handler+0x38>)
 80070f2:	881b      	ldrh	r3, [r3, #0]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d005      	beq.n	8007104 <SysTick_Handler+0x2c>
	  Timer2--;
 80070f8:	4b05      	ldr	r3, [pc, #20]	@ (8007110 <SysTick_Handler+0x38>)
 80070fa:	881b      	ldrh	r3, [r3, #0]
 80070fc:	3b01      	subs	r3, #1
 80070fe:	b29a      	uxth	r2, r3
 8007100:	4b03      	ldr	r3, [pc, #12]	@ (8007110 <SysTick_Handler+0x38>)
 8007102:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007104:	f001 f8c2 	bl	800828c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007108:	bf00      	nop
 800710a:	bd80      	pop	{r7, pc}
 800710c:	200004a8 	.word	0x200004a8
 8007110:	200004aa 	.word	0x200004aa

08007114 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8007118:	4802      	ldr	r0, [pc, #8]	@ (8007124 <I2C1_EV_IRQHandler+0x10>)
 800711a:	f003 f839 	bl	800a190 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800711e:	bf00      	nop
 8007120:	bd80      	pop	{r7, pc}
 8007122:	bf00      	nop
 8007124:	20003908 	.word	0x20003908

08007128 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 800712c:	4802      	ldr	r0, [pc, #8]	@ (8007138 <I2C2_EV_IRQHandler+0x10>)
 800712e:	f003 f82f 	bl	800a190 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8007132:	bf00      	nop
 8007134:	bd80      	pop	{r7, pc}
 8007136:	bf00      	nop
 8007138:	2000395c 	.word	0x2000395c

0800713c <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8007140:	4802      	ldr	r0, [pc, #8]	@ (800714c <I2C2_ER_IRQHandler+0x10>)
 8007142:	f003 f996 	bl	800a472 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8007146:	bf00      	nop
 8007148:	bd80      	pop	{r7, pc}
 800714a:	bf00      	nop
 800714c:	2000395c 	.word	0x2000395c

08007150 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8007154:	4802      	ldr	r0, [pc, #8]	@ (8007160 <USART1_IRQHandler+0x10>)
 8007156:	f008 fb9d 	bl	800f894 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800715a:	bf00      	nop
 800715c:	bd80      	pop	{r7, pc}
 800715e:	bf00      	nop
 8007160:	20003bd8 	.word	0x20003bd8

08007164 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007168:	4802      	ldr	r0, [pc, #8]	@ (8007174 <TIM6_DAC_IRQHandler+0x10>)
 800716a:	f007 fb5b 	bl	800e824 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800716e:	bf00      	nop
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	20003b48 	.word	0x20003b48

08007178 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800717c:	4802      	ldr	r0, [pc, #8]	@ (8007188 <TIM7_IRQHandler+0x10>)
 800717e:	f007 fb51 	bl	800e824 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8007182:	bf00      	nop
 8007184:	bd80      	pop	{r7, pc}
 8007186:	bf00      	nop
 8007188:	20003b90 	.word	0x20003b90

0800718c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007190:	4802      	ldr	r0, [pc, #8]	@ (800719c <DMA2_Stream0_IRQHandler+0x10>)
 8007192:	f001 fff1 	bl	8009178 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8007196:	bf00      	nop
 8007198:	bd80      	pop	{r7, pc}
 800719a:	bf00      	nop
 800719c:	200038a0 	.word	0x200038a0

080071a0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80071a4:	4802      	ldr	r0, [pc, #8]	@ (80071b0 <DMA2_Stream2_IRQHandler+0x10>)
 80071a6:	f001 ffe7 	bl	8009178 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80071aa:	bf00      	nop
 80071ac:	bd80      	pop	{r7, pc}
 80071ae:	bf00      	nop
 80071b0:	20003c20 	.word	0x20003c20

080071b4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80071b8:	4802      	ldr	r0, [pc, #8]	@ (80071c4 <OTG_FS_IRQHandler+0x10>)
 80071ba:	f004 fdf2 	bl	800bda2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80071be:	bf00      	nop
 80071c0:	bd80      	pop	{r7, pc}
 80071c2:	bf00      	nop
 80071c4:	20008b68 	.word	0x20008b68

080071c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80071c8:	b480      	push	{r7}
 80071ca:	af00      	add	r7, sp, #0
  return 1;
 80071cc:	2301      	movs	r3, #1
}
 80071ce:	4618      	mov	r0, r3
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr

080071d8 <_kill>:

int _kill(int pid, int sig)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b082      	sub	sp, #8
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80071e2:	f012 fb09 	bl	80197f8 <__errno>
 80071e6:	4603      	mov	r3, r0
 80071e8:	2216      	movs	r2, #22
 80071ea:	601a      	str	r2, [r3, #0]
  return -1;
 80071ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3708      	adds	r7, #8
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <_exit>:

void _exit (int status)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b082      	sub	sp, #8
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007200:	f04f 31ff 	mov.w	r1, #4294967295
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f7ff ffe7 	bl	80071d8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800720a:	bf00      	nop
 800720c:	e7fd      	b.n	800720a <_exit+0x12>

0800720e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800720e:	b580      	push	{r7, lr}
 8007210:	b086      	sub	sp, #24
 8007212:	af00      	add	r7, sp, #0
 8007214:	60f8      	str	r0, [r7, #12]
 8007216:	60b9      	str	r1, [r7, #8]
 8007218:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800721a:	2300      	movs	r3, #0
 800721c:	617b      	str	r3, [r7, #20]
 800721e:	e00a      	b.n	8007236 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007220:	f3af 8000 	nop.w
 8007224:	4601      	mov	r1, r0
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	1c5a      	adds	r2, r3, #1
 800722a:	60ba      	str	r2, [r7, #8]
 800722c:	b2ca      	uxtb	r2, r1
 800722e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	3301      	adds	r3, #1
 8007234:	617b      	str	r3, [r7, #20]
 8007236:	697a      	ldr	r2, [r7, #20]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	429a      	cmp	r2, r3
 800723c:	dbf0      	blt.n	8007220 <_read+0x12>
  }

  return len;
 800723e:	687b      	ldr	r3, [r7, #4]
}
 8007240:	4618      	mov	r0, r3
 8007242:	3718      	adds	r7, #24
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}

08007248 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b086      	sub	sp, #24
 800724c:	af00      	add	r7, sp, #0
 800724e:	60f8      	str	r0, [r7, #12]
 8007250:	60b9      	str	r1, [r7, #8]
 8007252:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007254:	2300      	movs	r3, #0
 8007256:	617b      	str	r3, [r7, #20]
 8007258:	e009      	b.n	800726e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	1c5a      	adds	r2, r3, #1
 800725e:	60ba      	str	r2, [r7, #8]
 8007260:	781b      	ldrb	r3, [r3, #0]
 8007262:	4618      	mov	r0, r3
 8007264:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	3301      	adds	r3, #1
 800726c:	617b      	str	r3, [r7, #20]
 800726e:	697a      	ldr	r2, [r7, #20]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	429a      	cmp	r2, r3
 8007274:	dbf1      	blt.n	800725a <_write+0x12>
  }
  return len;
 8007276:	687b      	ldr	r3, [r7, #4]
}
 8007278:	4618      	mov	r0, r3
 800727a:	3718      	adds	r7, #24
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}

08007280 <_close>:

int _close(int file)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007288:	f04f 33ff 	mov.w	r3, #4294967295
}
 800728c:	4618      	mov	r0, r3
 800728e:	370c      	adds	r7, #12
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80072a8:	605a      	str	r2, [r3, #4]
  return 0;
 80072aa:	2300      	movs	r3, #0
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	370c      	adds	r7, #12
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr

080072b8 <_isatty>:

int _isatty(int file)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b083      	sub	sp, #12
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80072c0:	2301      	movs	r3, #1
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	370c      	adds	r7, #12
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr

080072ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80072ce:	b480      	push	{r7}
 80072d0:	b085      	sub	sp, #20
 80072d2:	af00      	add	r7, sp, #0
 80072d4:	60f8      	str	r0, [r7, #12]
 80072d6:	60b9      	str	r1, [r7, #8]
 80072d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80072da:	2300      	movs	r3, #0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3714      	adds	r7, #20
 80072e0:	46bd      	mov	sp, r7
 80072e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e6:	4770      	bx	lr

080072e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b086      	sub	sp, #24
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80072f0:	4a14      	ldr	r2, [pc, #80]	@ (8007344 <_sbrk+0x5c>)
 80072f2:	4b15      	ldr	r3, [pc, #84]	@ (8007348 <_sbrk+0x60>)
 80072f4:	1ad3      	subs	r3, r2, r3
 80072f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80072fc:	4b13      	ldr	r3, [pc, #76]	@ (800734c <_sbrk+0x64>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d102      	bne.n	800730a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007304:	4b11      	ldr	r3, [pc, #68]	@ (800734c <_sbrk+0x64>)
 8007306:	4a12      	ldr	r2, [pc, #72]	@ (8007350 <_sbrk+0x68>)
 8007308:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800730a:	4b10      	ldr	r3, [pc, #64]	@ (800734c <_sbrk+0x64>)
 800730c:	681a      	ldr	r2, [r3, #0]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	4413      	add	r3, r2
 8007312:	693a      	ldr	r2, [r7, #16]
 8007314:	429a      	cmp	r2, r3
 8007316:	d207      	bcs.n	8007328 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007318:	f012 fa6e 	bl	80197f8 <__errno>
 800731c:	4603      	mov	r3, r0
 800731e:	220c      	movs	r2, #12
 8007320:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007322:	f04f 33ff 	mov.w	r3, #4294967295
 8007326:	e009      	b.n	800733c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007328:	4b08      	ldr	r3, [pc, #32]	@ (800734c <_sbrk+0x64>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800732e:	4b07      	ldr	r3, [pc, #28]	@ (800734c <_sbrk+0x64>)
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	4413      	add	r3, r2
 8007336:	4a05      	ldr	r2, [pc, #20]	@ (800734c <_sbrk+0x64>)
 8007338:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800733a:	68fb      	ldr	r3, [r7, #12]
}
 800733c:	4618      	mov	r0, r3
 800733e:	3718      	adds	r7, #24
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}
 8007344:	20020000 	.word	0x20020000
 8007348:	00000400 	.word	0x00000400
 800734c:	20003d7c 	.word	0x20003d7c
 8007350:	200093b8 	.word	0x200093b8

08007354 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007354:	b480      	push	{r7}
 8007356:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007358:	4b06      	ldr	r3, [pc, #24]	@ (8007374 <SystemInit+0x20>)
 800735a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800735e:	4a05      	ldr	r2, [pc, #20]	@ (8007374 <SystemInit+0x20>)
 8007360:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007364:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007368:	bf00      	nop
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr
 8007372:	bf00      	nop
 8007374:	e000ed00 	.word	0xe000ed00

08007378 <tvc_init>:

#include "tvc.h"

#include "util.h"

void tvc_init(tvc_mount* tvc) {
 8007378:	b580      	push	{r7, lr}
 800737a:	b082      	sub	sp, #8
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
	tvc->x.config.INIT_ANGLE = CONFIG_TVC_X_INIT_ANGLE;
 8007380:	4b0a      	ldr	r3, [pc, #40]	@ (80073ac <tvc_init+0x34>)
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	609a      	str	r2, [r3, #8]
	tvc->y.config.INIT_ANGLE = CONFIG_TVC_Y_INIT_ANGLE;
 8007388:	4b09      	ldr	r3, [pc, #36]	@ (80073b0 <tvc_init+0x38>)
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	631a      	str	r2, [r3, #48]	@ 0x30

	servo_start(&tvc->x);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	4618      	mov	r0, r3
 8007394:	f7fa fd9e 	bl	8001ed4 <servo_start>
	servo_start(&tvc->y);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	3328      	adds	r3, #40	@ 0x28
 800739c:	4618      	mov	r0, r3
 800739e:	f7fa fd99 	bl	8001ed4 <servo_start>
}
 80073a2:	bf00      	nop
 80073a4:	3708      	adds	r7, #8
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	bf00      	nop
 80073ac:	20000054 	.word	0x20000054
 80073b0:	20000060 	.word	0x20000060

080073b4 <tvc_start>:

void tvc_start(tvc_mount* tvc) {
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b082      	sub	sp, #8
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
	PID_init(&tvc->pid_x);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	3358      	adds	r3, #88	@ 0x58
 80073c0:	4618      	mov	r0, r3
 80073c2:	f7fc ff1b 	bl	80041fc <PID_init>
	PID_init(&tvc->pid_y);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	3390      	adds	r3, #144	@ 0x90
 80073ca:	4618      	mov	r0, r3
 80073cc:	f7fc ff16 	bl	80041fc <PID_init>
}
 80073d0:	bf00      	nop
 80073d2:	3708      	adds	r7, #8
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <clamp_angle>:
void tvc_stop(tvc_mount* tvc) {
	servo_stop(&tvc->x);
	servo_stop(&tvc->y);
}

static float clamp_angle(float angle, float max_deviation) {
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
 80073de:	ed87 0a01 	vstr	s0, [r7, #4]
 80073e2:	edc7 0a00 	vstr	s1, [r7]
	if (angle >  max_deviation) {
 80073e6:	ed97 7a01 	vldr	s14, [r7, #4]
 80073ea:	edd7 7a00 	vldr	s15, [r7]
 80073ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80073f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073f6:	dd02      	ble.n	80073fe <clamp_angle+0x26>
		return max_deviation;
 80073f8:	edd7 7a00 	vldr	s15, [r7]
 80073fc:	e011      	b.n	8007422 <clamp_angle+0x4a>
	} else if (angle < -max_deviation) {
 80073fe:	edd7 7a00 	vldr	s15, [r7]
 8007402:	eef1 7a67 	vneg.f32	s15, s15
 8007406:	ed97 7a01 	vldr	s14, [r7, #4]
 800740a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800740e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007412:	d504      	bpl.n	800741e <clamp_angle+0x46>
		return -max_deviation;
 8007414:	edd7 7a00 	vldr	s15, [r7]
 8007418:	eef1 7a67 	vneg.f32	s15, s15
 800741c:	e001      	b.n	8007422 <clamp_angle+0x4a>
	} else {
		return angle;
 800741e:	edd7 7a01 	vldr	s15, [r7, #4]
	}
}
 8007422:	eeb0 0a67 	vmov.f32	s0, s15
 8007426:	370c      	adds	r7, #12
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <tvc_set_angle>:

void tvc_set_angle(tvc_mount* tvc, float angle, tvc_servo_type servo) {
 8007430:	b580      	push	{r7, lr}
 8007432:	b086      	sub	sp, #24
 8007434:	af00      	add	r7, sp, #0
 8007436:	60f8      	str	r0, [r7, #12]
 8007438:	ed87 0a02 	vstr	s0, [r7, #8]
 800743c:	460b      	mov	r3, r1
 800743e:	71fb      	strb	r3, [r7, #7]
	if (servo == TVC_SERVO_X) {
 8007440:	79fb      	ldrb	r3, [r7, #7]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d121      	bne.n	800748a <tvc_set_angle+0x5a>
		float X = angle * CONFIG_TVC_X_SCALE_FAC;
 8007446:	4b25      	ldr	r3, [pc, #148]	@ (80074dc <tvc_set_angle+0xac>)
 8007448:	edd3 7a00 	vldr	s15, [r3]
 800744c:	ed97 7a02 	vldr	s14, [r7, #8]
 8007450:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007454:	edc7 7a04 	vstr	s15, [r7, #16]
		X = CONFIG_TVC_X_INIT_ANGLE + clamp_angle(X, CONFIG_TVC_X_MAX_D_ANGLE);
 8007458:	4b21      	ldr	r3, [pc, #132]	@ (80074e0 <tvc_set_angle+0xb0>)
 800745a:	edd3 7a00 	vldr	s15, [r3]
 800745e:	eef0 0a67 	vmov.f32	s1, s15
 8007462:	ed97 0a04 	vldr	s0, [r7, #16]
 8007466:	f7ff ffb7 	bl	80073d8 <clamp_angle>
 800746a:	eeb0 7a40 	vmov.f32	s14, s0
 800746e:	4b1d      	ldr	r3, [pc, #116]	@ (80074e4 <tvc_set_angle+0xb4>)
 8007470:	edd3 7a00 	vldr	s15, [r3]
 8007474:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007478:	edc7 7a04 	vstr	s15, [r7, #16]

		servo_set_angle(&tvc->x, X);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	ed97 0a04 	vldr	s0, [r7, #16]
 8007482:	4618      	mov	r0, r3
 8007484:	f7fa fd3f 	bl	8001f06 <servo_set_angle>
		float Y = angle * CONFIG_TVC_Y_SCALE_FAC;
		Y = CONFIG_TVC_Y_INIT_ANGLE + clamp_angle(Y, CONFIG_TVC_Y_MAX_D_ANGLE);

		servo_set_angle(&tvc->y, Y);
	}
}
 8007488:	e024      	b.n	80074d4 <tvc_set_angle+0xa4>
	} else if (servo == TVC_SERVO_Y) {
 800748a:	79fb      	ldrb	r3, [r7, #7]
 800748c:	2b01      	cmp	r3, #1
 800748e:	d121      	bne.n	80074d4 <tvc_set_angle+0xa4>
		float Y = angle * CONFIG_TVC_Y_SCALE_FAC;
 8007490:	4b15      	ldr	r3, [pc, #84]	@ (80074e8 <tvc_set_angle+0xb8>)
 8007492:	edd3 7a00 	vldr	s15, [r3]
 8007496:	ed97 7a02 	vldr	s14, [r7, #8]
 800749a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800749e:	edc7 7a05 	vstr	s15, [r7, #20]
		Y = CONFIG_TVC_Y_INIT_ANGLE + clamp_angle(Y, CONFIG_TVC_Y_MAX_D_ANGLE);
 80074a2:	4b12      	ldr	r3, [pc, #72]	@ (80074ec <tvc_set_angle+0xbc>)
 80074a4:	edd3 7a00 	vldr	s15, [r3]
 80074a8:	eef0 0a67 	vmov.f32	s1, s15
 80074ac:	ed97 0a05 	vldr	s0, [r7, #20]
 80074b0:	f7ff ff92 	bl	80073d8 <clamp_angle>
 80074b4:	eeb0 7a40 	vmov.f32	s14, s0
 80074b8:	4b0d      	ldr	r3, [pc, #52]	@ (80074f0 <tvc_set_angle+0xc0>)
 80074ba:	edd3 7a00 	vldr	s15, [r3]
 80074be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80074c2:	edc7 7a05 	vstr	s15, [r7, #20]
		servo_set_angle(&tvc->y, Y);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	3328      	adds	r3, #40	@ 0x28
 80074ca:	ed97 0a05 	vldr	s0, [r7, #20]
 80074ce:	4618      	mov	r0, r3
 80074d0:	f7fa fd19 	bl	8001f06 <servo_set_angle>
}
 80074d4:	bf00      	nop
 80074d6:	3718      	adds	r7, #24
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}
 80074dc:	2000005c 	.word	0x2000005c
 80074e0:	20000058 	.word	0x20000058
 80074e4:	20000054 	.word	0x20000054
 80074e8:	20000068 	.word	0x20000068
 80074ec:	20000064 	.word	0x20000064
 80074f0:	20000060 	.word	0x20000060

080074f4 <tvc_set_angles_f>:

void tvc_set_angles_f(tvc_mount* tvc, float x, float y) {
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b084      	sub	sp, #16
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	60f8      	str	r0, [r7, #12]
 80074fc:	ed87 0a02 	vstr	s0, [r7, #8]
 8007500:	edc7 0a01 	vstr	s1, [r7, #4]
	tvc_set_angle(tvc, x, TVC_SERVO_X);
 8007504:	2100      	movs	r1, #0
 8007506:	ed97 0a02 	vldr	s0, [r7, #8]
 800750a:	68f8      	ldr	r0, [r7, #12]
 800750c:	f7ff ff90 	bl	8007430 <tvc_set_angle>
	tvc_set_angle(tvc, y, TVC_SERVO_Y);
 8007510:	2101      	movs	r1, #1
 8007512:	ed97 0a01 	vldr	s0, [r7, #4]
 8007516:	68f8      	ldr	r0, [r7, #12]
 8007518:	f7ff ff8a 	bl	8007430 <tvc_set_angle>
}
 800751c:	bf00      	nop
 800751e:	3710      	adds	r7, #16
 8007520:	46bd      	mov	sp, r7
 8007522:	bd80      	pop	{r7, pc}

08007524 <tvc_update>:

void tvc_update(tvc_mount* tvc, float target_pitch, float target_yaw, float current_pitch, float current_yaw) {
 8007524:	b580      	push	{r7, lr}
 8007526:	b086      	sub	sp, #24
 8007528:	af00      	add	r7, sp, #0
 800752a:	6178      	str	r0, [r7, #20]
 800752c:	ed87 0a04 	vstr	s0, [r7, #16]
 8007530:	edc7 0a03 	vstr	s1, [r7, #12]
 8007534:	ed87 1a02 	vstr	s2, [r7, #8]
 8007538:	edc7 1a01 	vstr	s3, [r7, #4]
	PID_compute(&tvc->pid_x, target_pitch, current_pitch);
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	3358      	adds	r3, #88	@ 0x58
 8007540:	edd7 0a02 	vldr	s1, [r7, #8]
 8007544:	ed97 0a04 	vldr	s0, [r7, #16]
 8007548:	4618      	mov	r0, r3
 800754a:	f7fc fe7d 	bl	8004248 <PID_compute>
	PID_compute(&tvc->pid_y, target_yaw, current_yaw);
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	3390      	adds	r3, #144	@ 0x90
 8007552:	edd7 0a01 	vldr	s1, [r7, #4]
 8007556:	ed97 0a03 	vldr	s0, [r7, #12]
 800755a:	4618      	mov	r0, r3
 800755c:	f7fc fe74 	bl	8004248 <PID_compute>

	tvc->ax = tvc->pid_x.output;
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	651a      	str	r2, [r3, #80]	@ 0x50
	tvc->ay = tvc->pid_y.output;
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8007570:	697b      	ldr	r3, [r7, #20]
 8007572:	655a      	str	r2, [r3, #84]	@ 0x54

	tvc_set_angles_f(tvc, tvc->pid_x.output, tvc->pid_y.output);
 8007574:	697b      	ldr	r3, [r7, #20]
 8007576:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	ed93 7a31 	vldr	s14, [r3, #196]	@ 0xc4
 8007580:	eef0 0a47 	vmov.f32	s1, s14
 8007584:	eeb0 0a67 	vmov.f32	s0, s15
 8007588:	6978      	ldr	r0, [r7, #20]
 800758a:	f7ff ffb3 	bl	80074f4 <tvc_set_angles_f>
}
 800758e:	bf00      	nop
 8007590:	3718      	adds	r7, #24
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}
	...

08007598 <initialize_uart_dma>:
uint32_t valid_packets = 0;
uint32_t invalid_packets = 0;
uint32_t corrupted_packets = 0;
uint32_t missed_packets = 0;

void initialize_uart_dma() {
 8007598:	b580      	push	{r7, lr}
 800759a:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 800759c:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 80075a0:	4906      	ldr	r1, [pc, #24]	@ (80075bc <initialize_uart_dma+0x24>)
 80075a2:	4807      	ldr	r0, [pc, #28]	@ (80075c0 <initialize_uart_dma+0x28>)
 80075a4:	f008 f82e 	bl	800f604 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 80075a8:	4b06      	ldr	r3, [pc, #24]	@ (80075c4 <initialize_uart_dma+0x2c>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	681a      	ldr	r2, [r3, #0]
 80075ae:	4b05      	ldr	r3, [pc, #20]	@ (80075c4 <initialize_uart_dma+0x2c>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f022 0208 	bic.w	r2, r2, #8
 80075b6:	601a      	str	r2, [r3, #0]
}
 80075b8:	bf00      	nop
 80075ba:	bd80      	pop	{r7, pc}
 80075bc:	20003e28 	.word	0x20003e28
 80075c0:	20003bd8 	.word	0x20003bd8
 80075c4:	20003c20 	.word	0x20003c20

080075c8 <HAL_UARTEx_RxEventCallback>:

extern void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80075c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075ca:	b085      	sub	sp, #20
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	460b      	mov	r3, r1
 80075d2:	807b      	strh	r3, [r7, #2]
	if (huart->Instance != USART1) return;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a8f      	ldr	r2, [pc, #572]	@ (8007818 <HAL_UARTEx_RxEventCallback+0x250>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	f040 8115 	bne.w	800780a <HAL_UARTEx_RxEventCallback+0x242>

	rx_callback_counter++;
 80075e0:	4b8e      	ldr	r3, [pc, #568]	@ (800781c <HAL_UARTEx_RxEventCallback+0x254>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	3301      	adds	r3, #1
 80075e6:	4a8d      	ldr	r2, [pc, #564]	@ (800781c <HAL_UARTEx_RxEventCallback+0x254>)
 80075e8:	6013      	str	r3, [r2, #0]

	rx_tail = rx_head;
 80075ea:	4b8d      	ldr	r3, [pc, #564]	@ (8007820 <HAL_UARTEx_RxEventCallback+0x258>)
 80075ec:	881a      	ldrh	r2, [r3, #0]
 80075ee:	4b8d      	ldr	r3, [pc, #564]	@ (8007824 <HAL_UARTEx_RxEventCallback+0x25c>)
 80075f0:	801a      	strh	r2, [r3, #0]

	if (Size == RX_BUFFER_SIZE) {
 80075f2:	887b      	ldrh	r3, [r7, #2]
 80075f4:	f5b3 5f58 	cmp.w	r3, #13824	@ 0x3600
 80075f8:	d103      	bne.n	8007602 <HAL_UARTEx_RxEventCallback+0x3a>
		rx_head = 0;
 80075fa:	4b89      	ldr	r3, [pc, #548]	@ (8007820 <HAL_UARTEx_RxEventCallback+0x258>)
 80075fc:	2200      	movs	r2, #0
 80075fe:	801a      	strh	r2, [r3, #0]
 8007600:	e002      	b.n	8007608 <HAL_UARTEx_RxEventCallback+0x40>
	} else {
		rx_head = Size;
 8007602:	4a87      	ldr	r2, [pc, #540]	@ (8007820 <HAL_UARTEx_RxEventCallback+0x258>)
 8007604:	887b      	ldrh	r3, [r7, #2]
 8007606:	8013      	strh	r3, [r2, #0]
	}

	if (wrap_size != 0) {
 8007608:	4b87      	ldr	r3, [pc, #540]	@ (8007828 <HAL_UARTEx_RxEventCallback+0x260>)
 800760a:	881b      	ldrh	r3, [r3, #0]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d033      	beq.n	8007678 <HAL_UARTEx_RxEventCallback+0xb0>
		rx_bytes = Size + wrap_size;
 8007610:	4b85      	ldr	r3, [pc, #532]	@ (8007828 <HAL_UARTEx_RxEventCallback+0x260>)
 8007612:	881a      	ldrh	r2, [r3, #0]
 8007614:	887b      	ldrh	r3, [r7, #2]
 8007616:	4413      	add	r3, r2
 8007618:	b29a      	uxth	r2, r3
 800761a:	4b84      	ldr	r3, [pc, #528]	@ (800782c <HAL_UARTEx_RxEventCallback+0x264>)
 800761c:	801a      	strh	r2, [r3, #0]

		if (rx_bytes != PACKET_SIZE) {
 800761e:	4b83      	ldr	r3, [pc, #524]	@ (800782c <HAL_UARTEx_RxEventCallback+0x264>)
 8007620:	881b      	ldrh	r3, [r3, #0]
 8007622:	2b36      	cmp	r3, #54	@ 0x36
 8007624:	d00e      	beq.n	8007644 <HAL_UARTEx_RxEventCallback+0x7c>
			invalid_packets++;
 8007626:	4b82      	ldr	r3, [pc, #520]	@ (8007830 <HAL_UARTEx_RxEventCallback+0x268>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	3301      	adds	r3, #1
 800762c:	4a80      	ldr	r2, [pc, #512]	@ (8007830 <HAL_UARTEx_RxEventCallback+0x268>)
 800762e:	6013      	str	r3, [r2, #0]
			wrap_size = 0;
 8007630:	4b7d      	ldr	r3, [pc, #500]	@ (8007828 <HAL_UARTEx_RxEventCallback+0x260>)
 8007632:	2200      	movs	r2, #0
 8007634:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8007636:	2201      	movs	r2, #1
 8007638:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800763c:	487d      	ldr	r0, [pc, #500]	@ (8007834 <HAL_UARTEx_RxEventCallback+0x26c>)
 800763e:	f002 facf 	bl	8009be0 <HAL_GPIO_WritePin>
			return;
 8007642:	e0e5      	b.n	8007810 <HAL_UARTEx_RxEventCallback+0x248>
		}

		memcpy(rx_data_buffer, &rx_dma_buffer[RX_BUFFER_SIZE - wrap_size], wrap_size);
 8007644:	4b78      	ldr	r3, [pc, #480]	@ (8007828 <HAL_UARTEx_RxEventCallback+0x260>)
 8007646:	881b      	ldrh	r3, [r3, #0]
 8007648:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 800764c:	4a7a      	ldr	r2, [pc, #488]	@ (8007838 <HAL_UARTEx_RxEventCallback+0x270>)
 800764e:	4413      	add	r3, r2
 8007650:	4a75      	ldr	r2, [pc, #468]	@ (8007828 <HAL_UARTEx_RxEventCallback+0x260>)
 8007652:	8812      	ldrh	r2, [r2, #0]
 8007654:	4619      	mov	r1, r3
 8007656:	4879      	ldr	r0, [pc, #484]	@ (800783c <HAL_UARTEx_RxEventCallback+0x274>)
 8007658:	f012 f8fb 	bl	8019852 <memcpy>
		memcpy(&rx_data_buffer[wrap_size], rx_dma_buffer, Size);
 800765c:	4b72      	ldr	r3, [pc, #456]	@ (8007828 <HAL_UARTEx_RxEventCallback+0x260>)
 800765e:	881b      	ldrh	r3, [r3, #0]
 8007660:	461a      	mov	r2, r3
 8007662:	4b76      	ldr	r3, [pc, #472]	@ (800783c <HAL_UARTEx_RxEventCallback+0x274>)
 8007664:	4413      	add	r3, r2
 8007666:	887a      	ldrh	r2, [r7, #2]
 8007668:	4973      	ldr	r1, [pc, #460]	@ (8007838 <HAL_UARTEx_RxEventCallback+0x270>)
 800766a:	4618      	mov	r0, r3
 800766c:	f012 f8f1 	bl	8019852 <memcpy>

		wrap_size = 0;
 8007670:	4b6d      	ldr	r3, [pc, #436]	@ (8007828 <HAL_UARTEx_RxEventCallback+0x260>)
 8007672:	2200      	movs	r2, #0
 8007674:	801a      	strh	r2, [r3, #0]
 8007676:	e083      	b.n	8007780 <HAL_UARTEx_RxEventCallback+0x1b8>
	} else {
		if (rx_tail > rx_head) {
 8007678:	4b6a      	ldr	r3, [pc, #424]	@ (8007824 <HAL_UARTEx_RxEventCallback+0x25c>)
 800767a:	881a      	ldrh	r2, [r3, #0]
 800767c:	4b68      	ldr	r3, [pc, #416]	@ (8007820 <HAL_UARTEx_RxEventCallback+0x258>)
 800767e:	881b      	ldrh	r3, [r3, #0]
 8007680:	429a      	cmp	r2, r3
 8007682:	d942      	bls.n	800770a <HAL_UARTEx_RxEventCallback+0x142>
			if (rx_head == 0) {
 8007684:	4b66      	ldr	r3, [pc, #408]	@ (8007820 <HAL_UARTEx_RxEventCallback+0x258>)
 8007686:	881b      	ldrh	r3, [r3, #0]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d12f      	bne.n	80076ec <HAL_UARTEx_RxEventCallback+0x124>
				wrap_size = RX_BUFFER_SIZE - rx_tail;
 800768c:	4b65      	ldr	r3, [pc, #404]	@ (8007824 <HAL_UARTEx_RxEventCallback+0x25c>)
 800768e:	881b      	ldrh	r3, [r3, #0]
 8007690:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8007694:	b29a      	uxth	r2, r3
 8007696:	4b64      	ldr	r3, [pc, #400]	@ (8007828 <HAL_UARTEx_RxEventCallback+0x260>)
 8007698:	801a      	strh	r2, [r3, #0]
				if (wrap_size == PACKET_SIZE) {
 800769a:	4b63      	ldr	r3, [pc, #396]	@ (8007828 <HAL_UARTEx_RxEventCallback+0x260>)
 800769c:	881b      	ldrh	r3, [r3, #0]
 800769e:	2b36      	cmp	r3, #54	@ 0x36
 80076a0:	d11e      	bne.n	80076e0 <HAL_UARTEx_RxEventCallback+0x118>
					memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 80076a2:	4b60      	ldr	r3, [pc, #384]	@ (8007824 <HAL_UARTEx_RxEventCallback+0x25c>)
 80076a4:	881b      	ldrh	r3, [r3, #0]
 80076a6:	461a      	mov	r2, r3
 80076a8:	4b63      	ldr	r3, [pc, #396]	@ (8007838 <HAL_UARTEx_RxEventCallback+0x270>)
 80076aa:	4413      	add	r3, r2
 80076ac:	4a63      	ldr	r2, [pc, #396]	@ (800783c <HAL_UARTEx_RxEventCallback+0x274>)
 80076ae:	461c      	mov	r4, r3
 80076b0:	4616      	mov	r6, r2
 80076b2:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 80076b6:	4635      	mov	r5, r6
 80076b8:	4623      	mov	r3, r4
 80076ba:	6818      	ldr	r0, [r3, #0]
 80076bc:	6859      	ldr	r1, [r3, #4]
 80076be:	689a      	ldr	r2, [r3, #8]
 80076c0:	68db      	ldr	r3, [r3, #12]
 80076c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80076c4:	3410      	adds	r4, #16
 80076c6:	3610      	adds	r6, #16
 80076c8:	4564      	cmp	r4, ip
 80076ca:	d1f4      	bne.n	80076b6 <HAL_UARTEx_RxEventCallback+0xee>
 80076cc:	4633      	mov	r3, r6
 80076ce:	4622      	mov	r2, r4
 80076d0:	6810      	ldr	r0, [r2, #0]
 80076d2:	6018      	str	r0, [r3, #0]
 80076d4:	8892      	ldrh	r2, [r2, #4]
 80076d6:	809a      	strh	r2, [r3, #4]
					wrap_size = 0;
 80076d8:	4b53      	ldr	r3, [pc, #332]	@ (8007828 <HAL_UARTEx_RxEventCallback+0x260>)
 80076da:	2200      	movs	r2, #0
 80076dc:	801a      	strh	r2, [r3, #0]
 80076de:	e04f      	b.n	8007780 <HAL_UARTEx_RxEventCallback+0x1b8>
				} else {
					rx_wrap_counter++;
 80076e0:	4b57      	ldr	r3, [pc, #348]	@ (8007840 <HAL_UARTEx_RxEventCallback+0x278>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	3301      	adds	r3, #1
 80076e6:	4a56      	ldr	r2, [pc, #344]	@ (8007840 <HAL_UARTEx_RxEventCallback+0x278>)
 80076e8:	6013      	str	r3, [r2, #0]
					return;
 80076ea:	e091      	b.n	8007810 <HAL_UARTEx_RxEventCallback+0x248>
				}
			} else {
				invalid_packets++;
 80076ec:	4b50      	ldr	r3, [pc, #320]	@ (8007830 <HAL_UARTEx_RxEventCallback+0x268>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	3301      	adds	r3, #1
 80076f2:	4a4f      	ldr	r2, [pc, #316]	@ (8007830 <HAL_UARTEx_RxEventCallback+0x268>)
 80076f4:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 80076f6:	4b4c      	ldr	r3, [pc, #304]	@ (8007828 <HAL_UARTEx_RxEventCallback+0x260>)
 80076f8:	2200      	movs	r2, #0
 80076fa:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 80076fc:	2201      	movs	r2, #1
 80076fe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007702:	484c      	ldr	r0, [pc, #304]	@ (8007834 <HAL_UARTEx_RxEventCallback+0x26c>)
 8007704:	f002 fa6c 	bl	8009be0 <HAL_GPIO_WritePin>
				return;
 8007708:	e082      	b.n	8007810 <HAL_UARTEx_RxEventCallback+0x248>
			}
		} else {
			rx_bytes = rx_head - rx_tail;
 800770a:	4b45      	ldr	r3, [pc, #276]	@ (8007820 <HAL_UARTEx_RxEventCallback+0x258>)
 800770c:	881a      	ldrh	r2, [r3, #0]
 800770e:	4b45      	ldr	r3, [pc, #276]	@ (8007824 <HAL_UARTEx_RxEventCallback+0x25c>)
 8007710:	881b      	ldrh	r3, [r3, #0]
 8007712:	1ad3      	subs	r3, r2, r3
 8007714:	b29a      	uxth	r2, r3
 8007716:	4b45      	ldr	r3, [pc, #276]	@ (800782c <HAL_UARTEx_RxEventCallback+0x264>)
 8007718:	801a      	strh	r2, [r3, #0]

			if (rx_bytes == PACKET_SIZE) {
 800771a:	4b44      	ldr	r3, [pc, #272]	@ (800782c <HAL_UARTEx_RxEventCallback+0x264>)
 800771c:	881b      	ldrh	r3, [r3, #0]
 800771e:	2b36      	cmp	r3, #54	@ 0x36
 8007720:	d11b      	bne.n	800775a <HAL_UARTEx_RxEventCallback+0x192>
				memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8007722:	4b40      	ldr	r3, [pc, #256]	@ (8007824 <HAL_UARTEx_RxEventCallback+0x25c>)
 8007724:	881b      	ldrh	r3, [r3, #0]
 8007726:	461a      	mov	r2, r3
 8007728:	4b43      	ldr	r3, [pc, #268]	@ (8007838 <HAL_UARTEx_RxEventCallback+0x270>)
 800772a:	4413      	add	r3, r2
 800772c:	4a43      	ldr	r2, [pc, #268]	@ (800783c <HAL_UARTEx_RxEventCallback+0x274>)
 800772e:	461c      	mov	r4, r3
 8007730:	4616      	mov	r6, r2
 8007732:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8007736:	4635      	mov	r5, r6
 8007738:	4623      	mov	r3, r4
 800773a:	6818      	ldr	r0, [r3, #0]
 800773c:	6859      	ldr	r1, [r3, #4]
 800773e:	689a      	ldr	r2, [r3, #8]
 8007740:	68db      	ldr	r3, [r3, #12]
 8007742:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007744:	3410      	adds	r4, #16
 8007746:	3610      	adds	r6, #16
 8007748:	4564      	cmp	r4, ip
 800774a:	d1f4      	bne.n	8007736 <HAL_UARTEx_RxEventCallback+0x16e>
 800774c:	4633      	mov	r3, r6
 800774e:	4622      	mov	r2, r4
 8007750:	6810      	ldr	r0, [r2, #0]
 8007752:	6018      	str	r0, [r3, #0]
 8007754:	8892      	ldrh	r2, [r2, #4]
 8007756:	809a      	strh	r2, [r3, #4]
 8007758:	e012      	b.n	8007780 <HAL_UARTEx_RxEventCallback+0x1b8>
			} else if (rx_bytes == 0) {
 800775a:	4b34      	ldr	r3, [pc, #208]	@ (800782c <HAL_UARTEx_RxEventCallback+0x264>)
 800775c:	881b      	ldrh	r3, [r3, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d055      	beq.n	800780e <HAL_UARTEx_RxEventCallback+0x246>
				return;
			} else {
				invalid_packets++;
 8007762:	4b33      	ldr	r3, [pc, #204]	@ (8007830 <HAL_UARTEx_RxEventCallback+0x268>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	3301      	adds	r3, #1
 8007768:	4a31      	ldr	r2, [pc, #196]	@ (8007830 <HAL_UARTEx_RxEventCallback+0x268>)
 800776a:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 800776c:	4b2e      	ldr	r3, [pc, #184]	@ (8007828 <HAL_UARTEx_RxEventCallback+0x260>)
 800776e:	2200      	movs	r2, #0
 8007770:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8007772:	2201      	movs	r2, #1
 8007774:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007778:	482e      	ldr	r0, [pc, #184]	@ (8007834 <HAL_UARTEx_RxEventCallback+0x26c>)
 800777a:	f002 fa31 	bl	8009be0 <HAL_GPIO_WritePin>
				return;
 800777e:	e047      	b.n	8007810 <HAL_UARTEx_RxEventCallback+0x248>
			}
		}
	}

	bytes_to_packet(rx_data_buffer, write_packet);
 8007780:	4b30      	ldr	r3, [pc, #192]	@ (8007844 <HAL_UARTEx_RxEventCallback+0x27c>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4619      	mov	r1, r3
 8007786:	482d      	ldr	r0, [pc, #180]	@ (800783c <HAL_UARTEx_RxEventCallback+0x274>)
 8007788:	f000 fb46 	bl	8007e18 <bytes_to_packet>
	uint8_t is_valid = validate_packet(write_packet);
 800778c:	4b2d      	ldr	r3, [pc, #180]	@ (8007844 <HAL_UARTEx_RxEventCallback+0x27c>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4618      	mov	r0, r3
 8007792:	f000 f8df 	bl	8007954 <validate_packet>
 8007796:	4603      	mov	r3, r0
 8007798:	73fb      	strb	r3, [r7, #15]

	if (is_valid) {
 800779a:	7bfb      	ldrb	r3, [r7, #15]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d018      	beq.n	80077d2 <HAL_UARTEx_RxEventCallback+0x20a>
		// Swap read/write buffers
		sensor_packet* temp = write_packet;
 80077a0:	4b28      	ldr	r3, [pc, #160]	@ (8007844 <HAL_UARTEx_RxEventCallback+0x27c>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	60bb      	str	r3, [r7, #8]
		write_packet = read_packet;
 80077a6:	4b28      	ldr	r3, [pc, #160]	@ (8007848 <HAL_UARTEx_RxEventCallback+0x280>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4a26      	ldr	r2, [pc, #152]	@ (8007844 <HAL_UARTEx_RxEventCallback+0x27c>)
 80077ac:	6013      	str	r3, [r2, #0]
		read_packet = temp;
 80077ae:	4a26      	ldr	r2, [pc, #152]	@ (8007848 <HAL_UARTEx_RxEventCallback+0x280>)
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	6013      	str	r3, [r2, #0]

		data_ready = 1;
 80077b4:	4b25      	ldr	r3, [pc, #148]	@ (800784c <HAL_UARTEx_RxEventCallback+0x284>)
 80077b6:	2201      	movs	r2, #1
 80077b8:	701a      	strb	r2, [r3, #0]
		valid_packets++;
 80077ba:	4b25      	ldr	r3, [pc, #148]	@ (8007850 <HAL_UARTEx_RxEventCallback+0x288>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	3301      	adds	r3, #1
 80077c0:	4a23      	ldr	r2, [pc, #140]	@ (8007850 <HAL_UARTEx_RxEventCallback+0x288>)
 80077c2:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 80077c4:	2200      	movs	r2, #0
 80077c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80077ca:	481a      	ldr	r0, [pc, #104]	@ (8007834 <HAL_UARTEx_RxEventCallback+0x26c>)
 80077cc:	f002 fa08 	bl	8009be0 <HAL_GPIO_WritePin>
 80077d0:	e00a      	b.n	80077e8 <HAL_UARTEx_RxEventCallback+0x220>
	} else {
		corrupted_packets++;
 80077d2:	4b20      	ldr	r3, [pc, #128]	@ (8007854 <HAL_UARTEx_RxEventCallback+0x28c>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	3301      	adds	r3, #1
 80077d8:	4a1e      	ldr	r2, [pc, #120]	@ (8007854 <HAL_UARTEx_RxEventCallback+0x28c>)
 80077da:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 80077dc:	2201      	movs	r2, #1
 80077de:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80077e2:	4814      	ldr	r0, [pc, #80]	@ (8007834 <HAL_UARTEx_RxEventCallback+0x26c>)
 80077e4:	f002 f9fc 	bl	8009be0 <HAL_GPIO_WritePin>
	}

	missed_packets = rx_callback_counter - (rx_wrap_counter + valid_packets + invalid_packets + corrupted_packets);
 80077e8:	4b0c      	ldr	r3, [pc, #48]	@ (800781c <HAL_UARTEx_RxEventCallback+0x254>)
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	4b14      	ldr	r3, [pc, #80]	@ (8007840 <HAL_UARTEx_RxEventCallback+0x278>)
 80077ee:	6819      	ldr	r1, [r3, #0]
 80077f0:	4b17      	ldr	r3, [pc, #92]	@ (8007850 <HAL_UARTEx_RxEventCallback+0x288>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4419      	add	r1, r3
 80077f6:	4b0e      	ldr	r3, [pc, #56]	@ (8007830 <HAL_UARTEx_RxEventCallback+0x268>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4419      	add	r1, r3
 80077fc:	4b15      	ldr	r3, [pc, #84]	@ (8007854 <HAL_UARTEx_RxEventCallback+0x28c>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	440b      	add	r3, r1
 8007802:	1ad3      	subs	r3, r2, r3
 8007804:	4a14      	ldr	r2, [pc, #80]	@ (8007858 <HAL_UARTEx_RxEventCallback+0x290>)
 8007806:	6013      	str	r3, [r2, #0]
 8007808:	e002      	b.n	8007810 <HAL_UARTEx_RxEventCallback+0x248>
	if (huart->Instance != USART1) return;
 800780a:	bf00      	nop
 800780c:	e000      	b.n	8007810 <HAL_UARTEx_RxEventCallback+0x248>
				return;
 800780e:	bf00      	nop
}
 8007810:	3714      	adds	r7, #20
 8007812:	46bd      	mov	sp, r7
 8007814:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007816:	bf00      	nop
 8007818:	40011000 	.word	0x40011000
 800781c:	20007430 	.word	0x20007430
 8007820:	2000742a 	.word	0x2000742a
 8007824:	20007428 	.word	0x20007428
 8007828:	2000742e 	.word	0x2000742e
 800782c:	2000742c 	.word	0x2000742c
 8007830:	2000743c 	.word	0x2000743c
 8007834:	40020800 	.word	0x40020800
 8007838:	20003e28 	.word	0x20003e28
 800783c:	20003df0 	.word	0x20003df0
 8007840:	20007434 	.word	0x20007434
 8007844:	2000019c 	.word	0x2000019c
 8007848:	200001a0 	.word	0x200001a0
 800784c:	20003dee 	.word	0x20003dee
 8007850:	20007438 	.word	0x20007438
 8007854:	20007440 	.word	0x20007440
 8007858:	20007444 	.word	0x20007444

0800785c <HAL_UART_ErrorCallback>:

extern void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800785c:	b580      	push	{r7, lr}
 800785e:	b082      	sub	sp, #8
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
	if (huart->Instance != USART1) return;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4a0c      	ldr	r2, [pc, #48]	@ (800789c <HAL_UART_ErrorCallback+0x40>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d111      	bne.n	8007892 <HAL_UART_ErrorCallback+0x36>

	HAL_UART_Abort(&huart1);
 800786e:	480c      	ldr	r0, [pc, #48]	@ (80078a0 <HAL_UART_ErrorCallback+0x44>)
 8007870:	f007 ff25 	bl	800f6be <HAL_UART_Abort>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8007874:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8007878:	490a      	ldr	r1, [pc, #40]	@ (80078a4 <HAL_UART_ErrorCallback+0x48>)
 800787a:	4809      	ldr	r0, [pc, #36]	@ (80078a0 <HAL_UART_ErrorCallback+0x44>)
 800787c:	f007 fec2 	bl	800f604 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8007880:	4b09      	ldr	r3, [pc, #36]	@ (80078a8 <HAL_UART_ErrorCallback+0x4c>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	681a      	ldr	r2, [r3, #0]
 8007886:	4b08      	ldr	r3, [pc, #32]	@ (80078a8 <HAL_UART_ErrorCallback+0x4c>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f022 0208 	bic.w	r2, r2, #8
 800788e:	601a      	str	r2, [r3, #0]
 8007890:	e000      	b.n	8007894 <HAL_UART_ErrorCallback+0x38>
	if (huart->Instance != USART1) return;
 8007892:	bf00      	nop
}
 8007894:	3708      	adds	r7, #8
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
 800789a:	bf00      	nop
 800789c:	40011000 	.word	0x40011000
 80078a0:	20003bd8 	.word	0x20003bd8
 80078a4:	20003e28 	.word	0x20003e28
 80078a8:	20003c20 	.word	0x20003c20

080078ac <uart_dma_is_data_ready>:

uint8_t uart_dma_is_data_ready() {
 80078ac:	b480      	push	{r7}
 80078ae:	af00      	add	r7, sp, #0
	return data_ready;
 80078b0:	4b03      	ldr	r3, [pc, #12]	@ (80078c0 <uart_dma_is_data_ready+0x14>)
 80078b2:	781b      	ldrb	r3, [r3, #0]
 80078b4:	b2db      	uxtb	r3, r3
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr
 80078c0:	20003dee 	.word	0x20003dee

080078c4 <uart_dma_reset_data_ready>:

void uart_dma_reset_data_ready() {
 80078c4:	b480      	push	{r7}
 80078c6:	af00      	add	r7, sp, #0
	data_ready = 0;
 80078c8:	4b03      	ldr	r3, [pc, #12]	@ (80078d8 <uart_dma_reset_data_ready+0x14>)
 80078ca:	2200      	movs	r2, #0
 80078cc:	701a      	strb	r2, [r3, #0]
}
 80078ce:	bf00      	nop
 80078d0:	46bd      	mov	sp, r7
 80078d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d6:	4770      	bx	lr
 80078d8:	20003dee 	.word	0x20003dee

080078dc <uart_dma_get_latest_packet>:

sensor_packet* uart_dma_get_latest_packet() {
 80078dc:	b480      	push	{r7}
 80078de:	af00      	add	r7, sp, #0
	return read_packet;
 80078e0:	4b03      	ldr	r3, [pc, #12]	@ (80078f0 <uart_dma_get_latest_packet+0x14>)
 80078e2:	681b      	ldr	r3, [r3, #0]
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	46bd      	mov	sp, r7
 80078e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ec:	4770      	bx	lr
 80078ee:	bf00      	nop
 80078f0:	200001a0 	.word	0x200001a0

080078f4 <calculate_crc32>:
	{0.0194550008f, -0.0388180017f, 1.11827302f}
};

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b0a0      	sub	sp, #128	@ 0x80
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
 80078fc:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	3303      	adds	r3, #3
 8007902:	f023 0303 	bic.w	r3, r3, #3
 8007906:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 8007908:	236c      	movs	r3, #108	@ 0x6c
 800790a:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 800790c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800790e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007910:	429a      	cmp	r2, r3
 8007912:	d901      	bls.n	8007918 <calculate_crc32+0x24>
 8007914:	2300      	movs	r3, #0
 8007916:	e016      	b.n	8007946 <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 8007918:	f107 030c 	add.w	r3, r7, #12
 800791c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800791e:	2100      	movs	r1, #0
 8007920:	4618      	mov	r0, r3
 8007922:	f011 feb8 	bl	8019696 <memset>
    memcpy(buffer, data, len);
 8007926:	f107 030c 	add.w	r3, r7, #12
 800792a:	683a      	ldr	r2, [r7, #0]
 800792c:	6879      	ldr	r1, [r7, #4]
 800792e:	4618      	mov	r0, r3
 8007930:	f011 ff8f 	bl	8019852 <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 8007934:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007936:	089a      	lsrs	r2, r3, #2
 8007938:	f107 030c 	add.w	r3, r7, #12
 800793c:	4619      	mov	r1, r3
 800793e:	4804      	ldr	r0, [pc, #16]	@ (8007950 <calculate_crc32+0x5c>)
 8007940:	f001 fa4f 	bl	8008de2 <HAL_CRC_Calculate>
 8007944:	4603      	mov	r3, r0
}
 8007946:	4618      	mov	r0, r3
 8007948:	3780      	adds	r7, #128	@ 0x80
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
 800794e:	bf00      	nop
 8007950:	20003900 	.word	0x20003900

08007954 <validate_packet>:
	packet->header = PACKET_HEADER;
	packet->data = *data;
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
}

uint8_t validate_packet(sensor_packet *packet) {
 8007954:	b580      	push	{r7, lr}
 8007956:	b084      	sub	sp, #16
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
    if (packet->header != PACKET_HEADER) return 0;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	881b      	ldrh	r3, [r3, #0]
 8007960:	b29b      	uxth	r3, r3
 8007962:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 8007966:	4293      	cmp	r3, r2
 8007968:	d001      	beq.n	800796e <validate_packet+0x1a>
 800796a:	2300      	movs	r3, #0
 800796c:	e00f      	b.n	800798e <validate_packet+0x3a>
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	3302      	adds	r3, #2
 8007972:	2130      	movs	r1, #48	@ 0x30
 8007974:	4618      	mov	r0, r3
 8007976:	f7ff ffbd 	bl	80078f4 <calculate_crc32>
 800797a:	60f8      	str	r0, [r7, #12]
    return (packet->crc == expected);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f8d3 3032 	ldr.w	r3, [r3, #50]	@ 0x32
 8007982:	68fa      	ldr	r2, [r7, #12]
 8007984:	429a      	cmp	r2, r3
 8007986:	bf0c      	ite	eq
 8007988:	2301      	moveq	r3, #1
 800798a:	2300      	movne	r3, #0
 800798c:	b2db      	uxtb	r3, r3
}
 800798e:	4618      	mov	r0, r3
 8007990:	3710      	adds	r7, #16
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}
	...

08007998 <process_raw_sensor_data>:

void process_raw_sensor_data(raw_sensor_data* raw_data, sensor_data* data) {
 8007998:	b5b0      	push	{r4, r5, r7, lr}
 800799a:	b086      	sub	sp, #24
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
 80079a0:	6039      	str	r1, [r7, #0]
	data->time = raw_data->time;
 80079a2:	6879      	ldr	r1, [r7, #4]
 80079a4:	680a      	ldr	r2, [r1, #0]
 80079a6:	684b      	ldr	r3, [r1, #4]
 80079a8:	6839      	ldr	r1, [r7, #0]
 80079aa:	600a      	str	r2, [r1, #0]
 80079ac:	604b      	str	r3, [r1, #4]

	data->pressure = PRESSURE_SCALER * raw_data->bmp390.pressure;
 80079ae:	6879      	ldr	r1, [r7, #4]
 80079b0:	f8d1 201a 	ldr.w	r2, [r1, #26]
 80079b4:	f8d1 301e 	ldr.w	r3, [r1, #30]
 80079b8:	4610      	mov	r0, r2
 80079ba:	4619      	mov	r1, r3
 80079bc:	f7f9 fa3c 	bl	8000e38 <__aeabi_ul2f>
 80079c0:	ee07 0a10 	vmov	s14, r0
 80079c4:	eddf 7ada 	vldr	s15, [pc, #872]	@ 8007d30 <process_raw_sensor_data+0x398>
 80079c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	ee17 2a90 	vmov	r2, s15
 80079d2:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = TEMPERATURE_SCALER * raw_data->bmp390.temperature;
 80079d4:	6879      	ldr	r1, [r7, #4]
 80079d6:	f8d1 2022 	ldr.w	r2, [r1, #34]	@ 0x22
 80079da:	f8d1 3026 	ldr.w	r3, [r1, #38]	@ 0x26
 80079de:	4610      	mov	r0, r2
 80079e0:	4619      	mov	r1, r3
 80079e2:	f7f9 fa31 	bl	8000e48 <__aeabi_l2f>
 80079e6:	ee07 0a10 	vmov	s14, r0
 80079ea:	eddf 7ad1 	vldr	s15, [pc, #836]	@ 8007d30 <process_raw_sensor_data+0x398>
 80079ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	ee17 2a90 	vmov	r2, s15
 80079f8:	631a      	str	r2, [r3, #48]	@ 0x30

	// swap x-y
	data->ax = ACC_SCALER * (int16_t)raw_data->bno055.ay;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	895b      	ldrh	r3, [r3, #10]
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	b21b      	sxth	r3, r3
 8007a02:	ee07 3a90 	vmov	s15, r3
 8007a06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a0a:	ed9f 7ac9 	vldr	s14, [pc, #804]	@ 8007d30 <process_raw_sensor_data+0x398>
 8007a0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	ee17 2a90 	vmov	r2, s15
 8007a18:	609a      	str	r2, [r3, #8]
	data->gx = GYR_SCALER * (int16_t)raw_data->bno055.gy;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	8a1b      	ldrh	r3, [r3, #16]
 8007a1e:	b29b      	uxth	r3, r3
 8007a20:	b21b      	sxth	r3, r3
 8007a22:	ee07 3a90 	vmov	s15, r3
 8007a26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a2a:	ed9f 7ac2 	vldr	s14, [pc, #776]	@ 8007d34 <process_raw_sensor_data+0x39c>
 8007a2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	ee17 2a90 	vmov	r2, s15
 8007a38:	615a      	str	r2, [r3, #20]
	data->mx = MAG_SCALER * (int16_t)raw_data->bno055.my;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	8adb      	ldrh	r3, [r3, #22]
 8007a3e:	b29b      	uxth	r3, r3
 8007a40:	b21b      	sxth	r3, r3
 8007a42:	ee07 3a90 	vmov	s15, r3
 8007a46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a4a:	ed9f 7abb 	vldr	s14, [pc, #748]	@ 8007d38 <process_raw_sensor_data+0x3a0>
 8007a4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	ee17 2a90 	vmov	r2, s15
 8007a58:	621a      	str	r2, [r3, #32]

	// swap x-y
	data->ay = ACC_SCALER * (int16_t)raw_data->bno055.ax;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	891b      	ldrh	r3, [r3, #8]
 8007a5e:	b29b      	uxth	r3, r3
 8007a60:	b21b      	sxth	r3, r3
 8007a62:	ee07 3a90 	vmov	s15, r3
 8007a66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a6a:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8007d30 <process_raw_sensor_data+0x398>
 8007a6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	ee17 2a90 	vmov	r2, s15
 8007a78:	60da      	str	r2, [r3, #12]
	data->gy = GYR_SCALER * (int16_t)raw_data->bno055.gx;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	89db      	ldrh	r3, [r3, #14]
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	b21b      	sxth	r3, r3
 8007a82:	ee07 3a90 	vmov	s15, r3
 8007a86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a8a:	ed9f 7aaa 	vldr	s14, [pc, #680]	@ 8007d34 <process_raw_sensor_data+0x39c>
 8007a8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	ee17 2a90 	vmov	r2, s15
 8007a98:	619a      	str	r2, [r3, #24]
	data->my = MAG_SCALER * (int16_t)raw_data->bno055.mx;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	8a9b      	ldrh	r3, [r3, #20]
 8007a9e:	b29b      	uxth	r3, r3
 8007aa0:	b21b      	sxth	r3, r3
 8007aa2:	ee07 3a90 	vmov	s15, r3
 8007aa6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007aaa:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 8007d38 <process_raw_sensor_data+0x3a0>
 8007aae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	ee17 2a90 	vmov	r2, s15
 8007ab8:	625a      	str	r2, [r3, #36]	@ 0x24

	// invert z
	data->az = -ACC_SCALER * (int16_t)raw_data->bno055.az;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	899b      	ldrh	r3, [r3, #12]
 8007abe:	b29b      	uxth	r3, r3
 8007ac0:	b21b      	sxth	r3, r3
 8007ac2:	ee07 3a90 	vmov	s15, r3
 8007ac6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007aca:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 8007d3c <process_raw_sensor_data+0x3a4>
 8007ace:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	ee17 2a90 	vmov	r2, s15
 8007ad8:	611a      	str	r2, [r3, #16]
	data->gz = -GYR_SCALER * (int16_t)raw_data->bno055.gz;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	8a5b      	ldrh	r3, [r3, #18]
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	b21b      	sxth	r3, r3
 8007ae2:	ee07 3a90 	vmov	s15, r3
 8007ae6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007aea:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8007d40 <process_raw_sensor_data+0x3a8>
 8007aee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	ee17 2a90 	vmov	r2, s15
 8007af8:	61da      	str	r2, [r3, #28]
	data->mz = -MAG_SCALER * (int16_t)raw_data->bno055.mz;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	8b1b      	ldrh	r3, [r3, #24]
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	b21b      	sxth	r3, r3
 8007b02:	ee07 3a90 	vmov	s15, r3
 8007b06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007b0a:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8007d44 <process_raw_sensor_data+0x3ac>
 8007b0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	ee17 2a90 	vmov	r2, s15
 8007b18:	629a      	str	r2, [r3, #40]	@ 0x28

	// remove biases
#ifndef CALIBRATE_ACC
	data->ax = (data->ax / CONSTANT_g - ACC_BIAS[0]) * ACC_SCALE_FACTOR[0][0] * CONSTANT_g;
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8007d48 <process_raw_sensor_data+0x3b0>
 8007b22:	ee07 3a90 	vmov	s15, r3
 8007b26:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8007b2a:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8007d4c <process_raw_sensor_data+0x3b4>
 8007b2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007b32:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8007d50 <process_raw_sensor_data+0x3b8>
 8007b36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b3a:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8007d48 <process_raw_sensor_data+0x3b0>
 8007b3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	ee17 2a90 	vmov	r2, s15
 8007b48:	609a      	str	r2, [r3, #8]
	data->ay = (data->ay / CONSTANT_g - ACC_BIAS[1]) * ACC_SCALE_FACTOR[1][1] * CONSTANT_g;
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	68db      	ldr	r3, [r3, #12]
 8007b4e:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8007d48 <process_raw_sensor_data+0x3b0>
 8007b52:	ee07 3a90 	vmov	s15, r3
 8007b56:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8007b5a:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8007d54 <process_raw_sensor_data+0x3bc>
 8007b5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007b62:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8007d58 <process_raw_sensor_data+0x3c0>
 8007b66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b6a:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 8007d48 <process_raw_sensor_data+0x3b0>
 8007b6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	ee17 2a90 	vmov	r2, s15
 8007b78:	60da      	str	r2, [r3, #12]
	data->az = (data->az / CONSTANT_g - ACC_BIAS[2]) * ACC_SCALE_FACTOR[2][2] * CONSTANT_g;
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	691b      	ldr	r3, [r3, #16]
 8007b7e:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8007d48 <process_raw_sensor_data+0x3b0>
 8007b82:	ee07 3a90 	vmov	s15, r3
 8007b86:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8007b8a:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8007d5c <process_raw_sensor_data+0x3c4>
 8007b8e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007b92:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8007d60 <process_raw_sensor_data+0x3c8>
 8007b96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b9a:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8007d48 <process_raw_sensor_data+0x3b0>
 8007b9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	ee17 2a90 	vmov	r2, s15
 8007ba8:	611a      	str	r2, [r3, #16]
#endif

#ifndef CALIBRATE_GYR
	data->gx = (data->gx - GYR_BIAS[0] / RAD_TO_DEG);
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	695b      	ldr	r3, [r3, #20]
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7f8 fcda 	bl	8000568 <__aeabi_f2d>
 8007bb4:	4604      	mov	r4, r0
 8007bb6:	460d      	mov	r5, r1
 8007bb8:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8007d64 <process_raw_sensor_data+0x3cc>
 8007bbc:	eddf 7a6a 	vldr	s15, [pc, #424]	@ 8007d68 <process_raw_sensor_data+0x3d0>
 8007bc0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007bc4:	ee16 0a90 	vmov	r0, s13
 8007bc8:	f7f8 fcce 	bl	8000568 <__aeabi_f2d>
 8007bcc:	a356      	add	r3, pc, #344	@ (adr r3, 8007d28 <process_raw_sensor_data+0x390>)
 8007bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd2:	f7f8 fe4b 	bl	800086c <__aeabi_ddiv>
 8007bd6:	4602      	mov	r2, r0
 8007bd8:	460b      	mov	r3, r1
 8007bda:	4620      	mov	r0, r4
 8007bdc:	4629      	mov	r1, r5
 8007bde:	f7f8 fb63 	bl	80002a8 <__aeabi_dsub>
 8007be2:	4602      	mov	r2, r0
 8007be4:	460b      	mov	r3, r1
 8007be6:	4610      	mov	r0, r2
 8007be8:	4619      	mov	r1, r3
 8007bea:	f7f9 f80d 	bl	8000c08 <__aeabi_d2f>
 8007bee:	4602      	mov	r2, r0
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	615a      	str	r2, [r3, #20]
	data->gy = (data->gy - GYR_BIAS[1] / RAD_TO_DEG);
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	699b      	ldr	r3, [r3, #24]
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f7f8 fcb5 	bl	8000568 <__aeabi_f2d>
 8007bfe:	4604      	mov	r4, r0
 8007c00:	460d      	mov	r5, r1
 8007c02:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8007d6c <process_raw_sensor_data+0x3d4>
 8007c06:	eddf 7a58 	vldr	s15, [pc, #352]	@ 8007d68 <process_raw_sensor_data+0x3d0>
 8007c0a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007c0e:	ee16 0a90 	vmov	r0, s13
 8007c12:	f7f8 fca9 	bl	8000568 <__aeabi_f2d>
 8007c16:	a344      	add	r3, pc, #272	@ (adr r3, 8007d28 <process_raw_sensor_data+0x390>)
 8007c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c1c:	f7f8 fe26 	bl	800086c <__aeabi_ddiv>
 8007c20:	4602      	mov	r2, r0
 8007c22:	460b      	mov	r3, r1
 8007c24:	4620      	mov	r0, r4
 8007c26:	4629      	mov	r1, r5
 8007c28:	f7f8 fb3e 	bl	80002a8 <__aeabi_dsub>
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	460b      	mov	r3, r1
 8007c30:	4610      	mov	r0, r2
 8007c32:	4619      	mov	r1, r3
 8007c34:	f7f8 ffe8 	bl	8000c08 <__aeabi_d2f>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	619a      	str	r2, [r3, #24]
	data->gz = (data->gz - GYR_BIAS[2] / RAD_TO_DEG);
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	69db      	ldr	r3, [r3, #28]
 8007c42:	4618      	mov	r0, r3
 8007c44:	f7f8 fc90 	bl	8000568 <__aeabi_f2d>
 8007c48:	4604      	mov	r4, r0
 8007c4a:	460d      	mov	r5, r1
 8007c4c:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8007d70 <process_raw_sensor_data+0x3d8>
 8007c50:	eddf 7a45 	vldr	s15, [pc, #276]	@ 8007d68 <process_raw_sensor_data+0x3d0>
 8007c54:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007c58:	ee16 0a90 	vmov	r0, s13
 8007c5c:	f7f8 fc84 	bl	8000568 <__aeabi_f2d>
 8007c60:	a331      	add	r3, pc, #196	@ (adr r3, 8007d28 <process_raw_sensor_data+0x390>)
 8007c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c66:	f7f8 fe01 	bl	800086c <__aeabi_ddiv>
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	460b      	mov	r3, r1
 8007c6e:	4620      	mov	r0, r4
 8007c70:	4629      	mov	r1, r5
 8007c72:	f7f8 fb19 	bl	80002a8 <__aeabi_dsub>
 8007c76:	4602      	mov	r2, r0
 8007c78:	460b      	mov	r3, r1
 8007c7a:	4610      	mov	r0, r2
 8007c7c:	4619      	mov	r1, r3
 8007c7e:	f7f8 ffc3 	bl	8000c08 <__aeabi_d2f>
 8007c82:	4602      	mov	r2, r0
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	61da      	str	r2, [r3, #28]
#endif

#ifndef CALIBRATE_MAG
	data->mx = (data->mx - MAG_BIAS[0]);
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	6a1b      	ldr	r3, [r3, #32]
 8007c8c:	eddf 7a39 	vldr	s15, [pc, #228]	@ 8007d74 <process_raw_sensor_data+0x3dc>
 8007c90:	ee07 3a10 	vmov	s14, r3
 8007c94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	ee17 2a90 	vmov	r2, s15
 8007c9e:	621a      	str	r2, [r3, #32]
	data->my = (data->my - MAG_BIAS[1]);
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca4:	eddf 7a34 	vldr	s15, [pc, #208]	@ 8007d78 <process_raw_sensor_data+0x3e0>
 8007ca8:	ee07 3a10 	vmov	s14, r3
 8007cac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	ee17 2a90 	vmov	r2, s15
 8007cb6:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = (data->mz - MAG_BIAS[2]);
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cbc:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8007d7c <process_raw_sensor_data+0x3e4>
 8007cc0:	ee07 3a10 	vmov	s14, r3
 8007cc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	ee17 2a90 	vmov	r2, s15
 8007cce:	629a      	str	r2, [r3, #40]	@ 0x28

	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	6a1b      	ldr	r3, [r3, #32]
 8007cd4:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 8007d80 <process_raw_sensor_data+0x3e8>
 8007cd8:	ee07 3a10 	vmov	s14, r3
 8007cdc:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[0][1] +
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ce4:	eddf 7a27 	vldr	s15, [pc, #156]	@ 8007d84 <process_raw_sensor_data+0x3ec>
 8007ce8:	ee06 3a90 	vmov	s13, r3
 8007cec:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8007cf0:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[0][2];
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cf8:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8007d8c <process_raw_sensor_data+0x3f4>
 8007cfc:	ee06 3a90 	vmov	s13, r3
 8007d00:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8007d04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d08:	edc7 7a05 	vstr	s15, [r7, #20]

	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	6a1b      	ldr	r3, [r3, #32]
 8007d10:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 8007d84 <process_raw_sensor_data+0x3ec>
 8007d14:	ee07 3a10 	vmov	s14, r3
 8007d18:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[1][1] +
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d20:	e03a      	b.n	8007d98 <process_raw_sensor_data+0x400>
 8007d22:	bf00      	nop
 8007d24:	f3af 8000 	nop.w
 8007d28:	54442d18 	.word	0x54442d18
 8007d2c:	400921fb 	.word	0x400921fb
 8007d30:	3c23d70a 	.word	0x3c23d70a
 8007d34:	3a91a2b4 	.word	0x3a91a2b4
 8007d38:	3d800000 	.word	0x3d800000
 8007d3c:	bc23d70a 	.word	0xbc23d70a
 8007d40:	ba91a2b4 	.word	0xba91a2b4
 8007d44:	bd800000 	.word	0xbd800000
 8007d48:	411ce83e 	.word	0x411ce83e
 8007d4c:	3b83126f 	.word	0x3b83126f
 8007d50:	3f7f52d4 	.word	0x3f7f52d4
 8007d54:	bd3c6a80 	.word	0xbd3c6a80
 8007d58:	3f7bec2b 	.word	0x3f7bec2b
 8007d5c:	3d03126f 	.word	0x3d03126f
 8007d60:	3f7dcd1c 	.word	0x3f7dcd1c
 8007d64:	be019cc0 	.word	0xbe019cc0
 8007d68:	43340000 	.word	0x43340000
 8007d6c:	bcdee7d2 	.word	0xbcdee7d2
 8007d70:	be288711 	.word	0xbe288711
 8007d74:	c2300000 	.word	0xc2300000
 8007d78:	c274cccd 	.word	0xc274cccd
 8007d7c:	41aa6667 	.word	0x41aa6667
 8007d80:	3f900ee9 	.word	0x3f900ee9
 8007d84:	3d65bfad 	.word	0x3d65bfad
 8007d88:	3f7f4d49 	.word	0x3f7f4d49
 8007d8c:	3c9f6018 	.word	0x3c9f6018
 8007d90:	bd1effa0 	.word	0xbd1effa0
 8007d94:	3f8f2392 	.word	0x3f8f2392
 8007d98:	ed5f 7a05 	vldr	s15, [pc, #-20]	@ 8007d88 <process_raw_sensor_data+0x3f0>
 8007d9c:	ee06 3a90 	vmov	s13, r3
 8007da0:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8007da4:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[1][2];
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dac:	ed5f 7a08 	vldr	s15, [pc, #-32]	@ 8007d90 <process_raw_sensor_data+0x3f8>
 8007db0:	ee06 3a90 	vmov	s13, r3
 8007db4:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8007db8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007dbc:	edc7 7a04 	vstr	s15, [r7, #16]

	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	6a1b      	ldr	r3, [r3, #32]
 8007dc4:	ed5f 7a0f 	vldr	s15, [pc, #-60]	@ 8007d8c <process_raw_sensor_data+0x3f4>
 8007dc8:	ee07 3a10 	vmov	s14, r3
 8007dcc:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[2][1] +
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dd4:	ed5f 7a12 	vldr	s15, [pc, #-72]	@ 8007d90 <process_raw_sensor_data+0x3f8>
 8007dd8:	ee06 3a90 	vmov	s13, r3
 8007ddc:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8007de0:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[2][2];
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007de8:	ed5f 7a16 	vldr	s15, [pc, #-88]	@ 8007d94 <process_raw_sensor_data+0x3fc>
 8007dec:	ee06 3a90 	vmov	s13, r3
 8007df0:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8007df4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007df8:	edc7 7a03 	vstr	s15, [r7, #12]

	data->mx = cal_mx;
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	697a      	ldr	r2, [r7, #20]
 8007e00:	621a      	str	r2, [r3, #32]
	data->my = cal_my;
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	693a      	ldr	r2, [r7, #16]
 8007e06:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = cal_mz;
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	68fa      	ldr	r2, [r7, #12]
 8007e0c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
}
 8007e0e:	bf00      	nop
 8007e10:	3718      	adds	r7, #24
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bdb0      	pop	{r4, r5, r7, pc}
 8007e16:	bf00      	nop

08007e18 <bytes_to_packet>:

void bytes_to_packet(uint8_t* bytes, sensor_packet* packet) {
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b082      	sub	sp, #8
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
 8007e20:	6039      	str	r1, [r7, #0]
	memcpy(packet, bytes, sizeof(sensor_packet));
 8007e22:	2236      	movs	r2, #54	@ 0x36
 8007e24:	6879      	ldr	r1, [r7, #4]
 8007e26:	6838      	ldr	r0, [r7, #0]
 8007e28:	f011 fd13 	bl	8019852 <memcpy>
}
 8007e2c:	bf00      	nop
 8007e2e:	3708      	adds	r7, #8
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <pyro_state_to_str>:

const char* pyro_state_to_str(uint8_t state) {
 8007e34:	b480      	push	{r7}
 8007e36:	b083      	sub	sp, #12
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	71fb      	strb	r3, [r7, #7]
        "CONFIRMED",
        "TIMEOUT",
        "BROKEN"
    };

    if (state >= PYRO_STANDBY && state <= PYRO_BROKEN) {
 8007e3e:	79fb      	ldrb	r3, [r7, #7]
 8007e40:	2b04      	cmp	r3, #4
 8007e42:	d804      	bhi.n	8007e4e <pyro_state_to_str+0x1a>
        return names[state];
 8007e44:	79fb      	ldrb	r3, [r7, #7]
 8007e46:	4a05      	ldr	r2, [pc, #20]	@ (8007e5c <pyro_state_to_str+0x28>)
 8007e48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e4c:	e000      	b.n	8007e50 <pyro_state_to_str+0x1c>
    }

    return "UNKNOWN";
 8007e4e:	4b04      	ldr	r3, [pc, #16]	@ (8007e60 <pyro_state_to_str+0x2c>)
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	370c      	adds	r7, #12
 8007e54:	46bd      	mov	sp, r7
 8007e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5a:	4770      	bx	lr
 8007e5c:	200001a4 	.word	0x200001a4
 8007e60:	0801ce74 	.word	0x0801ce74

08007e64 <quat_normalize>:

void quat_normalize(float q[4]) {
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
    float norm = sqrtf(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	ed93 7a00 	vldr	s14, [r3]
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	edd3 7a00 	vldr	s15, [r3]
 8007e78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	3304      	adds	r3, #4
 8007e80:	edd3 6a00 	vldr	s13, [r3]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	3304      	adds	r3, #4
 8007e88:	edd3 7a00 	vldr	s15, [r3]
 8007e8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007e90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	3308      	adds	r3, #8
 8007e98:	edd3 6a00 	vldr	s13, [r3]
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	3308      	adds	r3, #8
 8007ea0:	edd3 7a00 	vldr	s15, [r3]
 8007ea4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007ea8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	330c      	adds	r3, #12
 8007eb0:	edd3 6a00 	vldr	s13, [r3]
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	330c      	adds	r3, #12
 8007eb8:	edd3 7a00 	vldr	s15, [r3]
 8007ebc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007ec0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ec4:	eeb0 0a67 	vmov.f32	s0, s15
 8007ec8:	f014 f95a 	bl	801c180 <sqrtf>
 8007ecc:	ed87 0a03 	vstr	s0, [r7, #12]
    if (norm > 0.0f) {
 8007ed0:	edd7 7a03 	vldr	s15, [r7, #12]
 8007ed4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007edc:	dc00      	bgt.n	8007ee0 <quat_normalize+0x7c>
        q[0] /= norm;
        q[1] /= norm;
        q[2] /= norm;
        q[3] /= norm;
    }
}
 8007ede:	e02d      	b.n	8007f3c <quat_normalize+0xd8>
        q[0] /= norm;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	edd3 6a00 	vldr	s13, [r3]
 8007ee6:	ed97 7a03 	vldr	s14, [r7, #12]
 8007eea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	edc3 7a00 	vstr	s15, [r3]
        q[1] /= norm;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	3304      	adds	r3, #4
 8007ef8:	edd3 6a00 	vldr	s13, [r3]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	3304      	adds	r3, #4
 8007f00:	ed97 7a03 	vldr	s14, [r7, #12]
 8007f04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f08:	edc3 7a00 	vstr	s15, [r3]
        q[2] /= norm;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	3308      	adds	r3, #8
 8007f10:	edd3 6a00 	vldr	s13, [r3]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	3308      	adds	r3, #8
 8007f18:	ed97 7a03 	vldr	s14, [r7, #12]
 8007f1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f20:	edc3 7a00 	vstr	s15, [r3]
        q[3] /= norm;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	330c      	adds	r3, #12
 8007f28:	edd3 6a00 	vldr	s13, [r3]
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	330c      	adds	r3, #12
 8007f30:	ed97 7a03 	vldr	s14, [r7, #12]
 8007f34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f38:	edc3 7a00 	vstr	s15, [r3]
}
 8007f3c:	bf00      	nop
 8007f3e:	3710      	adds	r7, #16
 8007f40:	46bd      	mov	sp, r7
 8007f42:	bd80      	pop	{r7, pc}

08007f44 <quat_conjugate>:

void quat_conjugate(const float q_in[4], float q_out[4]) {
 8007f44:	b480      	push	{r7}
 8007f46:	b083      	sub	sp, #12
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
 8007f4c:	6039      	str	r1, [r7, #0]
    q_out[0] =  q_in[0];
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681a      	ldr	r2, [r3, #0]
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	601a      	str	r2, [r3, #0]
    q_out[1] = -q_in[1];
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	3304      	adds	r3, #4
 8007f5a:	edd3 7a00 	vldr	s15, [r3]
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	3304      	adds	r3, #4
 8007f62:	eef1 7a67 	vneg.f32	s15, s15
 8007f66:	edc3 7a00 	vstr	s15, [r3]
    q_out[2] = -q_in[2];
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	3308      	adds	r3, #8
 8007f6e:	edd3 7a00 	vldr	s15, [r3]
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	3308      	adds	r3, #8
 8007f76:	eef1 7a67 	vneg.f32	s15, s15
 8007f7a:	edc3 7a00 	vstr	s15, [r3]
    q_out[3] = -q_in[3];
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	330c      	adds	r3, #12
 8007f82:	edd3 7a00 	vldr	s15, [r3]
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	330c      	adds	r3, #12
 8007f8a:	eef1 7a67 	vneg.f32	s15, s15
 8007f8e:	edc3 7a00 	vstr	s15, [r3]
}
 8007f92:	bf00      	nop
 8007f94:	370c      	adds	r7, #12
 8007f96:	46bd      	mov	sp, r7
 8007f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9c:	4770      	bx	lr

08007f9e <quat_multiply>:

void quat_multiply(const float q1[4], const float q2[4], float q_out[4]) {
 8007f9e:	b480      	push	{r7}
 8007fa0:	b085      	sub	sp, #20
 8007fa2:	af00      	add	r7, sp, #0
 8007fa4:	60f8      	str	r0, [r7, #12]
 8007fa6:	60b9      	str	r1, [r7, #8]
 8007fa8:	607a      	str	r2, [r7, #4]
    q_out[0] = q1[0] * q2[0] - q1[1] * q2[1] - q1[2] * q2[2] - q1[3] * q2[3];
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	ed93 7a00 	vldr	s14, [r3]
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	edd3 7a00 	vldr	s15, [r3]
 8007fb6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	3304      	adds	r3, #4
 8007fbe:	edd3 6a00 	vldr	s13, [r3]
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	3304      	adds	r3, #4
 8007fc6:	edd3 7a00 	vldr	s15, [r3]
 8007fca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007fce:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	3308      	adds	r3, #8
 8007fd6:	edd3 6a00 	vldr	s13, [r3]
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	3308      	adds	r3, #8
 8007fde:	edd3 7a00 	vldr	s15, [r3]
 8007fe2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007fe6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	330c      	adds	r3, #12
 8007fee:	edd3 6a00 	vldr	s13, [r3]
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	330c      	adds	r3, #12
 8007ff6:	edd3 7a00 	vldr	s15, [r3]
 8007ffa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007ffe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	edc3 7a00 	vstr	s15, [r3]
    q_out[1] = q1[0] * q2[1] + q1[1] * q2[0] + q1[2] * q2[3] - q1[3] * q2[2];
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	ed93 7a00 	vldr	s14, [r3]
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	3304      	adds	r3, #4
 8008012:	edd3 7a00 	vldr	s15, [r3]
 8008016:	ee27 7a27 	vmul.f32	s14, s14, s15
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	3304      	adds	r3, #4
 800801e:	edd3 6a00 	vldr	s13, [r3]
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	edd3 7a00 	vldr	s15, [r3]
 8008028:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800802c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	3308      	adds	r3, #8
 8008034:	edd3 6a00 	vldr	s13, [r3]
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	330c      	adds	r3, #12
 800803c:	edd3 7a00 	vldr	s15, [r3]
 8008040:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008044:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	330c      	adds	r3, #12
 800804c:	edd3 6a00 	vldr	s13, [r3]
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	3308      	adds	r3, #8
 8008054:	edd3 7a00 	vldr	s15, [r3]
 8008058:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	3304      	adds	r3, #4
 8008060:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008064:	edc3 7a00 	vstr	s15, [r3]
    q_out[2] = q1[0] * q2[2] - q1[1] * q2[3] + q1[2] * q2[0] + q1[3] * q2[1];
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	ed93 7a00 	vldr	s14, [r3]
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	3308      	adds	r3, #8
 8008072:	edd3 7a00 	vldr	s15, [r3]
 8008076:	ee27 7a27 	vmul.f32	s14, s14, s15
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	3304      	adds	r3, #4
 800807e:	edd3 6a00 	vldr	s13, [r3]
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	330c      	adds	r3, #12
 8008086:	edd3 7a00 	vldr	s15, [r3]
 800808a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800808e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	3308      	adds	r3, #8
 8008096:	edd3 6a00 	vldr	s13, [r3]
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	edd3 7a00 	vldr	s15, [r3]
 80080a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80080a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	330c      	adds	r3, #12
 80080ac:	edd3 6a00 	vldr	s13, [r3]
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	3304      	adds	r3, #4
 80080b4:	edd3 7a00 	vldr	s15, [r3]
 80080b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	3308      	adds	r3, #8
 80080c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80080c4:	edc3 7a00 	vstr	s15, [r3]
    q_out[3] = q1[0] * q2[3] + q1[1] * q2[2] - q1[2] * q2[1] + q1[3] * q2[0];
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	ed93 7a00 	vldr	s14, [r3]
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	330c      	adds	r3, #12
 80080d2:	edd3 7a00 	vldr	s15, [r3]
 80080d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	3304      	adds	r3, #4
 80080de:	edd3 6a00 	vldr	s13, [r3]
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	3308      	adds	r3, #8
 80080e6:	edd3 7a00 	vldr	s15, [r3]
 80080ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80080ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	3308      	adds	r3, #8
 80080f6:	edd3 6a00 	vldr	s13, [r3]
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	3304      	adds	r3, #4
 80080fe:	edd3 7a00 	vldr	s15, [r3]
 8008102:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008106:	ee37 7a67 	vsub.f32	s14, s14, s15
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	330c      	adds	r3, #12
 800810e:	edd3 6a00 	vldr	s13, [r3]
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	edd3 7a00 	vldr	s15, [r3]
 8008118:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	330c      	adds	r3, #12
 8008120:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008124:	edc3 7a00 	vstr	s15, [r3]
}
 8008128:	bf00      	nop
 800812a:	3714      	adds	r7, #20
 800812c:	46bd      	mov	sp, r7
 800812e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008132:	4770      	bx	lr

08008134 <quat_relative>:

void quat_relative(const float q0[4], const float q[4], float q_rel[4]) {
 8008134:	b580      	push	{r7, lr}
 8008136:	b08e      	sub	sp, #56	@ 0x38
 8008138:	af00      	add	r7, sp, #0
 800813a:	60f8      	str	r0, [r7, #12]
 800813c:	60b9      	str	r1, [r7, #8]
 800813e:	607a      	str	r2, [r7, #4]
    float q0_conj[4];
    quat_conjugate(q0, q0_conj);
 8008140:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008144:	4619      	mov	r1, r3
 8008146:	68f8      	ldr	r0, [r7, #12]
 8008148:	f7ff fefc 	bl	8007f44 <quat_conjugate>

    float q_tmp[4];
    quat_multiply(q0_conj, q, q_tmp);
 800814c:	f107 0214 	add.w	r2, r7, #20
 8008150:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008154:	68b9      	ldr	r1, [r7, #8]
 8008156:	4618      	mov	r0, r3
 8008158:	f7ff ff21 	bl	8007f9e <quat_multiply>

    for (int i = 0; i < 4; i++) {
 800815c:	2300      	movs	r3, #0
 800815e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008160:	e00d      	b.n	800817e <quat_relative+0x4a>
        q_rel[i] = q_tmp[i];
 8008162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008164:	009b      	lsls	r3, r3, #2
 8008166:	687a      	ldr	r2, [r7, #4]
 8008168:	4413      	add	r3, r2
 800816a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800816c:	0092      	lsls	r2, r2, #2
 800816e:	3238      	adds	r2, #56	@ 0x38
 8008170:	443a      	add	r2, r7
 8008172:	3a24      	subs	r2, #36	@ 0x24
 8008174:	6812      	ldr	r2, [r2, #0]
 8008176:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8008178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800817a:	3301      	adds	r3, #1
 800817c:	637b      	str	r3, [r7, #52]	@ 0x34
 800817e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008180:	2b03      	cmp	r3, #3
 8008182:	ddee      	ble.n	8008162 <quat_relative+0x2e>
    }

    quat_normalize(q_rel);
 8008184:	6878      	ldr	r0, [r7, #4]
 8008186:	f7ff fe6d 	bl	8007e64 <quat_normalize>
}
 800818a:	bf00      	nop
 800818c:	3738      	adds	r7, #56	@ 0x38
 800818e:	46bd      	mov	sp, r7
 8008190:	bd80      	pop	{r7, pc}
	...

08008194 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8008194:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80081cc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8008198:	f7ff f8dc 	bl	8007354 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800819c:	480c      	ldr	r0, [pc, #48]	@ (80081d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800819e:	490d      	ldr	r1, [pc, #52]	@ (80081d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80081a0:	4a0d      	ldr	r2, [pc, #52]	@ (80081d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80081a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80081a4:	e002      	b.n	80081ac <LoopCopyDataInit>

080081a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80081a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80081a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80081aa:	3304      	adds	r3, #4

080081ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80081ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80081ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80081b0:	d3f9      	bcc.n	80081a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80081b2:	4a0a      	ldr	r2, [pc, #40]	@ (80081dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80081b4:	4c0a      	ldr	r4, [pc, #40]	@ (80081e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80081b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80081b8:	e001      	b.n	80081be <LoopFillZerobss>

080081ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80081ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80081bc:	3204      	adds	r2, #4

080081be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80081be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80081c0:	d3fb      	bcc.n	80081ba <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80081c2:	f011 fb1f 	bl	8019804 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80081c6:	f7fd fc45 	bl	8005a54 <main>
  bx  lr    
 80081ca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80081cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80081d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80081d4:	2000048c 	.word	0x2000048c
  ldr r2, =_sidata
 80081d8:	0801d818 	.word	0x0801d818
  ldr r2, =_sbss
 80081dc:	2000048c 	.word	0x2000048c
  ldr r4, =_ebss
 80081e0:	200093b8 	.word	0x200093b8

080081e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80081e4:	e7fe      	b.n	80081e4 <ADC_IRQHandler>
	...

080081e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80081ec:	4b0e      	ldr	r3, [pc, #56]	@ (8008228 <HAL_Init+0x40>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	4a0d      	ldr	r2, [pc, #52]	@ (8008228 <HAL_Init+0x40>)
 80081f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80081f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80081f8:	4b0b      	ldr	r3, [pc, #44]	@ (8008228 <HAL_Init+0x40>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4a0a      	ldr	r2, [pc, #40]	@ (8008228 <HAL_Init+0x40>)
 80081fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008202:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008204:	4b08      	ldr	r3, [pc, #32]	@ (8008228 <HAL_Init+0x40>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4a07      	ldr	r2, [pc, #28]	@ (8008228 <HAL_Init+0x40>)
 800820a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800820e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008210:	2003      	movs	r0, #3
 8008212:	f000 fd7b 	bl	8008d0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008216:	200f      	movs	r0, #15
 8008218:	f000 f808 	bl	800822c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800821c:	f7fe fb90 	bl	8006940 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008220:	2300      	movs	r3, #0
}
 8008222:	4618      	mov	r0, r3
 8008224:	bd80      	pop	{r7, pc}
 8008226:	bf00      	nop
 8008228:	40023c00 	.word	0x40023c00

0800822c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b082      	sub	sp, #8
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8008234:	4b12      	ldr	r3, [pc, #72]	@ (8008280 <HAL_InitTick+0x54>)
 8008236:	681a      	ldr	r2, [r3, #0]
 8008238:	4b12      	ldr	r3, [pc, #72]	@ (8008284 <HAL_InitTick+0x58>)
 800823a:	781b      	ldrb	r3, [r3, #0]
 800823c:	4619      	mov	r1, r3
 800823e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008242:	fbb3 f3f1 	udiv	r3, r3, r1
 8008246:	fbb2 f3f3 	udiv	r3, r2, r3
 800824a:	4618      	mov	r0, r3
 800824c:	f000 fda1 	bl	8008d92 <HAL_SYSTICK_Config>
 8008250:	4603      	mov	r3, r0
 8008252:	2b00      	cmp	r3, #0
 8008254:	d001      	beq.n	800825a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8008256:	2301      	movs	r3, #1
 8008258:	e00e      	b.n	8008278 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2b0f      	cmp	r3, #15
 800825e:	d80a      	bhi.n	8008276 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008260:	2200      	movs	r2, #0
 8008262:	6879      	ldr	r1, [r7, #4]
 8008264:	f04f 30ff 	mov.w	r0, #4294967295
 8008268:	f000 fd5b 	bl	8008d22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800826c:	4a06      	ldr	r2, [pc, #24]	@ (8008288 <HAL_InitTick+0x5c>)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8008272:	2300      	movs	r3, #0
 8008274:	e000      	b.n	8008278 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008276:	2301      	movs	r3, #1
}
 8008278:	4618      	mov	r0, r3
 800827a:	3708      	adds	r7, #8
 800827c:	46bd      	mov	sp, r7
 800827e:	bd80      	pop	{r7, pc}
 8008280:	20000198 	.word	0x20000198
 8008284:	200001bc 	.word	0x200001bc
 8008288:	200001b8 	.word	0x200001b8

0800828c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800828c:	b480      	push	{r7}
 800828e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008290:	4b06      	ldr	r3, [pc, #24]	@ (80082ac <HAL_IncTick+0x20>)
 8008292:	781b      	ldrb	r3, [r3, #0]
 8008294:	461a      	mov	r2, r3
 8008296:	4b06      	ldr	r3, [pc, #24]	@ (80082b0 <HAL_IncTick+0x24>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4413      	add	r3, r2
 800829c:	4a04      	ldr	r2, [pc, #16]	@ (80082b0 <HAL_IncTick+0x24>)
 800829e:	6013      	str	r3, [r2, #0]
}
 80082a0:	bf00      	nop
 80082a2:	46bd      	mov	sp, r7
 80082a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a8:	4770      	bx	lr
 80082aa:	bf00      	nop
 80082ac:	200001bc 	.word	0x200001bc
 80082b0:	20007448 	.word	0x20007448

080082b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80082b4:	b480      	push	{r7}
 80082b6:	af00      	add	r7, sp, #0
  return uwTick;
 80082b8:	4b03      	ldr	r3, [pc, #12]	@ (80082c8 <HAL_GetTick+0x14>)
 80082ba:	681b      	ldr	r3, [r3, #0]
}
 80082bc:	4618      	mov	r0, r3
 80082be:	46bd      	mov	sp, r7
 80082c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c4:	4770      	bx	lr
 80082c6:	bf00      	nop
 80082c8:	20007448 	.word	0x20007448

080082cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b084      	sub	sp, #16
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80082d4:	f7ff ffee 	bl	80082b4 <HAL_GetTick>
 80082d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082e4:	d005      	beq.n	80082f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80082e6:	4b0a      	ldr	r3, [pc, #40]	@ (8008310 <HAL_Delay+0x44>)
 80082e8:	781b      	ldrb	r3, [r3, #0]
 80082ea:	461a      	mov	r2, r3
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	4413      	add	r3, r2
 80082f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80082f2:	bf00      	nop
 80082f4:	f7ff ffde 	bl	80082b4 <HAL_GetTick>
 80082f8:	4602      	mov	r2, r0
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	1ad3      	subs	r3, r2, r3
 80082fe:	68fa      	ldr	r2, [r7, #12]
 8008300:	429a      	cmp	r2, r3
 8008302:	d8f7      	bhi.n	80082f4 <HAL_Delay+0x28>
  {
  }
}
 8008304:	bf00      	nop
 8008306:	bf00      	nop
 8008308:	3710      	adds	r7, #16
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}
 800830e:	bf00      	nop
 8008310:	200001bc 	.word	0x200001bc

08008314 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b084      	sub	sp, #16
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800831c:	2300      	movs	r3, #0
 800831e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d101      	bne.n	800832a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8008326:	2301      	movs	r3, #1
 8008328:	e033      	b.n	8008392 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800832e:	2b00      	cmp	r3, #0
 8008330:	d109      	bne.n	8008346 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f7fe fb2c 	bl	8006990 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2200      	movs	r2, #0
 800833c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800834a:	f003 0310 	and.w	r3, r3, #16
 800834e:	2b00      	cmp	r3, #0
 8008350:	d118      	bne.n	8008384 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008356:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800835a:	f023 0302 	bic.w	r3, r3, #2
 800835e:	f043 0202 	orr.w	r2, r3, #2
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f000 fa5e 	bl	8008828 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2200      	movs	r2, #0
 8008370:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008376:	f023 0303 	bic.w	r3, r3, #3
 800837a:	f043 0201 	orr.w	r2, r3, #1
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	641a      	str	r2, [r3, #64]	@ 0x40
 8008382:	e001      	b.n	8008388 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8008384:	2301      	movs	r3, #1
 8008386:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2200      	movs	r2, #0
 800838c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8008390:	7bfb      	ldrb	r3, [r7, #15]
}
 8008392:	4618      	mov	r0, r3
 8008394:	3710      	adds	r7, #16
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}
	...

0800839c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b086      	sub	sp, #24
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	60f8      	str	r0, [r7, #12]
 80083a4:	60b9      	str	r1, [r7, #8]
 80083a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80083a8:	2300      	movs	r3, #0
 80083aa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	d101      	bne.n	80083ba <HAL_ADC_Start_DMA+0x1e>
 80083b6:	2302      	movs	r3, #2
 80083b8:	e0e9      	b.n	800858e <HAL_ADC_Start_DMA+0x1f2>
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	2201      	movs	r2, #1
 80083be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	689b      	ldr	r3, [r3, #8]
 80083c8:	f003 0301 	and.w	r3, r3, #1
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d018      	beq.n	8008402 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	689a      	ldr	r2, [r3, #8]
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f042 0201 	orr.w	r2, r2, #1
 80083de:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80083e0:	4b6d      	ldr	r3, [pc, #436]	@ (8008598 <HAL_ADC_Start_DMA+0x1fc>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4a6d      	ldr	r2, [pc, #436]	@ (800859c <HAL_ADC_Start_DMA+0x200>)
 80083e6:	fba2 2303 	umull	r2, r3, r2, r3
 80083ea:	0c9a      	lsrs	r2, r3, #18
 80083ec:	4613      	mov	r3, r2
 80083ee:	005b      	lsls	r3, r3, #1
 80083f0:	4413      	add	r3, r2
 80083f2:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80083f4:	e002      	b.n	80083fc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80083f6:	693b      	ldr	r3, [r7, #16]
 80083f8:	3b01      	subs	r3, #1
 80083fa:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80083fc:	693b      	ldr	r3, [r7, #16]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d1f9      	bne.n	80083f6 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	689b      	ldr	r3, [r3, #8]
 8008408:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800840c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008410:	d107      	bne.n	8008422 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	689a      	ldr	r2, [r3, #8]
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008420:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	689b      	ldr	r3, [r3, #8]
 8008428:	f003 0301 	and.w	r3, r3, #1
 800842c:	2b01      	cmp	r3, #1
 800842e:	f040 80a1 	bne.w	8008574 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008436:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800843a:	f023 0301 	bic.w	r3, r3, #1
 800843e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	685b      	ldr	r3, [r3, #4]
 800844c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008450:	2b00      	cmp	r3, #0
 8008452:	d007      	beq.n	8008464 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008458:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800845c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008468:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800846c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008470:	d106      	bne.n	8008480 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008476:	f023 0206 	bic.w	r2, r3, #6
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	645a      	str	r2, [r3, #68]	@ 0x44
 800847e:	e002      	b.n	8008486 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	2200      	movs	r2, #0
 8008484:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	2200      	movs	r2, #0
 800848a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800848e:	4b44      	ldr	r3, [pc, #272]	@ (80085a0 <HAL_ADC_Start_DMA+0x204>)
 8008490:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008496:	4a43      	ldr	r2, [pc, #268]	@ (80085a4 <HAL_ADC_Start_DMA+0x208>)
 8008498:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800849e:	4a42      	ldr	r2, [pc, #264]	@ (80085a8 <HAL_ADC_Start_DMA+0x20c>)
 80084a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084a6:	4a41      	ldr	r2, [pc, #260]	@ (80085ac <HAL_ADC_Start_DMA+0x210>)
 80084a8:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80084b2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	685a      	ldr	r2, [r3, #4]
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80084c2:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	689a      	ldr	r2, [r3, #8]
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80084d2:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	334c      	adds	r3, #76	@ 0x4c
 80084de:	4619      	mov	r1, r3
 80084e0:	68ba      	ldr	r2, [r7, #8]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f000 fd5e 	bl	8008fa4 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	f003 031f 	and.w	r3, r3, #31
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d12a      	bne.n	800854a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4a2d      	ldr	r2, [pc, #180]	@ (80085b0 <HAL_ADC_Start_DMA+0x214>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d015      	beq.n	800852a <HAL_ADC_Start_DMA+0x18e>
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a2c      	ldr	r2, [pc, #176]	@ (80085b4 <HAL_ADC_Start_DMA+0x218>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d105      	bne.n	8008514 <HAL_ADC_Start_DMA+0x178>
 8008508:	4b25      	ldr	r3, [pc, #148]	@ (80085a0 <HAL_ADC_Start_DMA+0x204>)
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	f003 031f 	and.w	r3, r3, #31
 8008510:	2b00      	cmp	r3, #0
 8008512:	d00a      	beq.n	800852a <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4a27      	ldr	r2, [pc, #156]	@ (80085b8 <HAL_ADC_Start_DMA+0x21c>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d136      	bne.n	800858c <HAL_ADC_Start_DMA+0x1f0>
 800851e:	4b20      	ldr	r3, [pc, #128]	@ (80085a0 <HAL_ADC_Start_DMA+0x204>)
 8008520:	685b      	ldr	r3, [r3, #4]
 8008522:	f003 0310 	and.w	r3, r3, #16
 8008526:	2b00      	cmp	r3, #0
 8008528:	d130      	bne.n	800858c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	689b      	ldr	r3, [r3, #8]
 8008530:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008534:	2b00      	cmp	r3, #0
 8008536:	d129      	bne.n	800858c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	689a      	ldr	r2, [r3, #8]
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8008546:	609a      	str	r2, [r3, #8]
 8008548:	e020      	b.n	800858c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4a18      	ldr	r2, [pc, #96]	@ (80085b0 <HAL_ADC_Start_DMA+0x214>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d11b      	bne.n	800858c <HAL_ADC_Start_DMA+0x1f0>
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	689b      	ldr	r3, [r3, #8]
 800855a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800855e:	2b00      	cmp	r3, #0
 8008560:	d114      	bne.n	800858c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	689a      	ldr	r2, [r3, #8]
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8008570:	609a      	str	r2, [r3, #8]
 8008572:	e00b      	b.n	800858c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008578:	f043 0210 	orr.w	r2, r3, #16
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008584:	f043 0201 	orr.w	r2, r3, #1
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800858c:	2300      	movs	r3, #0
}
 800858e:	4618      	mov	r0, r3
 8008590:	3718      	adds	r7, #24
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}
 8008596:	bf00      	nop
 8008598:	20000198 	.word	0x20000198
 800859c:	431bde83 	.word	0x431bde83
 80085a0:	40012300 	.word	0x40012300
 80085a4:	08008a21 	.word	0x08008a21
 80085a8:	08008adb 	.word	0x08008adb
 80085ac:	08008af7 	.word	0x08008af7
 80085b0:	40012000 	.word	0x40012000
 80085b4:	40012100 	.word	0x40012100
 80085b8:	40012200 	.word	0x40012200

080085bc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80085bc:	b480      	push	{r7}
 80085be:	b083      	sub	sp, #12
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80085c4:	bf00      	nop
 80085c6:	370c      	adds	r7, #12
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr

080085d0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b083      	sub	sp, #12
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80085d8:	bf00      	nop
 80085da:	370c      	adds	r7, #12
 80085dc:	46bd      	mov	sp, r7
 80085de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e2:	4770      	bx	lr

080085e4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b085      	sub	sp, #20
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80085ee:	2300      	movs	r3, #0
 80085f0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085f8:	2b01      	cmp	r3, #1
 80085fa:	d101      	bne.n	8008600 <HAL_ADC_ConfigChannel+0x1c>
 80085fc:	2302      	movs	r3, #2
 80085fe:	e105      	b.n	800880c <HAL_ADC_ConfigChannel+0x228>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2201      	movs	r2, #1
 8008604:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	2b09      	cmp	r3, #9
 800860e:	d925      	bls.n	800865c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	68d9      	ldr	r1, [r3, #12]
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	b29b      	uxth	r3, r3
 800861c:	461a      	mov	r2, r3
 800861e:	4613      	mov	r3, r2
 8008620:	005b      	lsls	r3, r3, #1
 8008622:	4413      	add	r3, r2
 8008624:	3b1e      	subs	r3, #30
 8008626:	2207      	movs	r2, #7
 8008628:	fa02 f303 	lsl.w	r3, r2, r3
 800862c:	43da      	mvns	r2, r3
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	400a      	ands	r2, r1
 8008634:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	68d9      	ldr	r1, [r3, #12]
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	689a      	ldr	r2, [r3, #8]
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	b29b      	uxth	r3, r3
 8008646:	4618      	mov	r0, r3
 8008648:	4603      	mov	r3, r0
 800864a:	005b      	lsls	r3, r3, #1
 800864c:	4403      	add	r3, r0
 800864e:	3b1e      	subs	r3, #30
 8008650:	409a      	lsls	r2, r3
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	430a      	orrs	r2, r1
 8008658:	60da      	str	r2, [r3, #12]
 800865a:	e022      	b.n	80086a2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	6919      	ldr	r1, [r3, #16]
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	b29b      	uxth	r3, r3
 8008668:	461a      	mov	r2, r3
 800866a:	4613      	mov	r3, r2
 800866c:	005b      	lsls	r3, r3, #1
 800866e:	4413      	add	r3, r2
 8008670:	2207      	movs	r2, #7
 8008672:	fa02 f303 	lsl.w	r3, r2, r3
 8008676:	43da      	mvns	r2, r3
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	400a      	ands	r2, r1
 800867e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	6919      	ldr	r1, [r3, #16]
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	689a      	ldr	r2, [r3, #8]
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	b29b      	uxth	r3, r3
 8008690:	4618      	mov	r0, r3
 8008692:	4603      	mov	r3, r0
 8008694:	005b      	lsls	r3, r3, #1
 8008696:	4403      	add	r3, r0
 8008698:	409a      	lsls	r2, r3
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	430a      	orrs	r2, r1
 80086a0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	685b      	ldr	r3, [r3, #4]
 80086a6:	2b06      	cmp	r3, #6
 80086a8:	d824      	bhi.n	80086f4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	685a      	ldr	r2, [r3, #4]
 80086b4:	4613      	mov	r3, r2
 80086b6:	009b      	lsls	r3, r3, #2
 80086b8:	4413      	add	r3, r2
 80086ba:	3b05      	subs	r3, #5
 80086bc:	221f      	movs	r2, #31
 80086be:	fa02 f303 	lsl.w	r3, r2, r3
 80086c2:	43da      	mvns	r2, r3
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	400a      	ands	r2, r1
 80086ca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	4618      	mov	r0, r3
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	685a      	ldr	r2, [r3, #4]
 80086de:	4613      	mov	r3, r2
 80086e0:	009b      	lsls	r3, r3, #2
 80086e2:	4413      	add	r3, r2
 80086e4:	3b05      	subs	r3, #5
 80086e6:	fa00 f203 	lsl.w	r2, r0, r3
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	430a      	orrs	r2, r1
 80086f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80086f2:	e04c      	b.n	800878e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	685b      	ldr	r3, [r3, #4]
 80086f8:	2b0c      	cmp	r3, #12
 80086fa:	d824      	bhi.n	8008746 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	685a      	ldr	r2, [r3, #4]
 8008706:	4613      	mov	r3, r2
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	4413      	add	r3, r2
 800870c:	3b23      	subs	r3, #35	@ 0x23
 800870e:	221f      	movs	r2, #31
 8008710:	fa02 f303 	lsl.w	r3, r2, r3
 8008714:	43da      	mvns	r2, r3
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	400a      	ands	r2, r1
 800871c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	b29b      	uxth	r3, r3
 800872a:	4618      	mov	r0, r3
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	685a      	ldr	r2, [r3, #4]
 8008730:	4613      	mov	r3, r2
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	4413      	add	r3, r2
 8008736:	3b23      	subs	r3, #35	@ 0x23
 8008738:	fa00 f203 	lsl.w	r2, r0, r3
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	430a      	orrs	r2, r1
 8008742:	631a      	str	r2, [r3, #48]	@ 0x30
 8008744:	e023      	b.n	800878e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	685a      	ldr	r2, [r3, #4]
 8008750:	4613      	mov	r3, r2
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	4413      	add	r3, r2
 8008756:	3b41      	subs	r3, #65	@ 0x41
 8008758:	221f      	movs	r2, #31
 800875a:	fa02 f303 	lsl.w	r3, r2, r3
 800875e:	43da      	mvns	r2, r3
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	400a      	ands	r2, r1
 8008766:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	b29b      	uxth	r3, r3
 8008774:	4618      	mov	r0, r3
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	685a      	ldr	r2, [r3, #4]
 800877a:	4613      	mov	r3, r2
 800877c:	009b      	lsls	r3, r3, #2
 800877e:	4413      	add	r3, r2
 8008780:	3b41      	subs	r3, #65	@ 0x41
 8008782:	fa00 f203 	lsl.w	r2, r0, r3
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	430a      	orrs	r2, r1
 800878c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800878e:	4b22      	ldr	r3, [pc, #136]	@ (8008818 <HAL_ADC_ConfigChannel+0x234>)
 8008790:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4a21      	ldr	r2, [pc, #132]	@ (800881c <HAL_ADC_ConfigChannel+0x238>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d109      	bne.n	80087b0 <HAL_ADC_ConfigChannel+0x1cc>
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	2b12      	cmp	r3, #18
 80087a2:	d105      	bne.n	80087b0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4a19      	ldr	r2, [pc, #100]	@ (800881c <HAL_ADC_ConfigChannel+0x238>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d123      	bne.n	8008802 <HAL_ADC_ConfigChannel+0x21e>
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	2b10      	cmp	r3, #16
 80087c0:	d003      	beq.n	80087ca <HAL_ADC_ConfigChannel+0x1e6>
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	2b11      	cmp	r3, #17
 80087c8:	d11b      	bne.n	8008802 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	685b      	ldr	r3, [r3, #4]
 80087ce:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2b10      	cmp	r3, #16
 80087dc:	d111      	bne.n	8008802 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80087de:	4b10      	ldr	r3, [pc, #64]	@ (8008820 <HAL_ADC_ConfigChannel+0x23c>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a10      	ldr	r2, [pc, #64]	@ (8008824 <HAL_ADC_ConfigChannel+0x240>)
 80087e4:	fba2 2303 	umull	r2, r3, r2, r3
 80087e8:	0c9a      	lsrs	r2, r3, #18
 80087ea:	4613      	mov	r3, r2
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	4413      	add	r3, r2
 80087f0:	005b      	lsls	r3, r3, #1
 80087f2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80087f4:	e002      	b.n	80087fc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	3b01      	subs	r3, #1
 80087fa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d1f9      	bne.n	80087f6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2200      	movs	r2, #0
 8008806:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800880a:	2300      	movs	r3, #0
}
 800880c:	4618      	mov	r0, r3
 800880e:	3714      	adds	r7, #20
 8008810:	46bd      	mov	sp, r7
 8008812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008816:	4770      	bx	lr
 8008818:	40012300 	.word	0x40012300
 800881c:	40012000 	.word	0x40012000
 8008820:	20000198 	.word	0x20000198
 8008824:	431bde83 	.word	0x431bde83

08008828 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008828:	b480      	push	{r7}
 800882a:	b085      	sub	sp, #20
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008830:	4b79      	ldr	r3, [pc, #484]	@ (8008a18 <ADC_Init+0x1f0>)
 8008832:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	685b      	ldr	r3, [r3, #4]
 8008838:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	685a      	ldr	r2, [r3, #4]
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	431a      	orrs	r2, r3
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	685a      	ldr	r2, [r3, #4]
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800885c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	6859      	ldr	r1, [r3, #4]
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	691b      	ldr	r3, [r3, #16]
 8008868:	021a      	lsls	r2, r3, #8
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	430a      	orrs	r2, r1
 8008870:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	685a      	ldr	r2, [r3, #4]
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8008880:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	6859      	ldr	r1, [r3, #4]
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	689a      	ldr	r2, [r3, #8]
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	430a      	orrs	r2, r1
 8008892:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	689a      	ldr	r2, [r3, #8]
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80088a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	6899      	ldr	r1, [r3, #8]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	68da      	ldr	r2, [r3, #12]
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	430a      	orrs	r2, r1
 80088b4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ba:	4a58      	ldr	r2, [pc, #352]	@ (8008a1c <ADC_Init+0x1f4>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d022      	beq.n	8008906 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	689a      	ldr	r2, [r3, #8]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80088ce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	6899      	ldr	r1, [r3, #8]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	430a      	orrs	r2, r1
 80088e0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	689a      	ldr	r2, [r3, #8]
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80088f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	6899      	ldr	r1, [r3, #8]
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	430a      	orrs	r2, r1
 8008902:	609a      	str	r2, [r3, #8]
 8008904:	e00f      	b.n	8008926 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	689a      	ldr	r2, [r3, #8]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008914:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	689a      	ldr	r2, [r3, #8]
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8008924:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	689a      	ldr	r2, [r3, #8]
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f022 0202 	bic.w	r2, r2, #2
 8008934:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	6899      	ldr	r1, [r3, #8]
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	7e1b      	ldrb	r3, [r3, #24]
 8008940:	005a      	lsls	r2, r3, #1
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	430a      	orrs	r2, r1
 8008948:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d01b      	beq.n	800898c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	685a      	ldr	r2, [r3, #4]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008962:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	685a      	ldr	r2, [r3, #4]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8008972:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	6859      	ldr	r1, [r3, #4]
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800897e:	3b01      	subs	r3, #1
 8008980:	035a      	lsls	r2, r3, #13
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	430a      	orrs	r2, r1
 8008988:	605a      	str	r2, [r3, #4]
 800898a:	e007      	b.n	800899c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	685a      	ldr	r2, [r3, #4]
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800899a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80089aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	69db      	ldr	r3, [r3, #28]
 80089b6:	3b01      	subs	r3, #1
 80089b8:	051a      	lsls	r2, r3, #20
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	430a      	orrs	r2, r1
 80089c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	689a      	ldr	r2, [r3, #8]
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80089d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	6899      	ldr	r1, [r3, #8]
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80089de:	025a      	lsls	r2, r3, #9
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	430a      	orrs	r2, r1
 80089e6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	689a      	ldr	r2, [r3, #8]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80089f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	6899      	ldr	r1, [r3, #8]
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	695b      	ldr	r3, [r3, #20]
 8008a02:	029a      	lsls	r2, r3, #10
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	430a      	orrs	r2, r1
 8008a0a:	609a      	str	r2, [r3, #8]
}
 8008a0c:	bf00      	nop
 8008a0e:	3714      	adds	r7, #20
 8008a10:	46bd      	mov	sp, r7
 8008a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a16:	4770      	bx	lr
 8008a18:	40012300 	.word	0x40012300
 8008a1c:	0f000001 	.word	0x0f000001

08008a20 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a2c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a32:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d13c      	bne.n	8008ab4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a3e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	689b      	ldr	r3, [r3, #8]
 8008a4c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d12b      	bne.n	8008aac <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d127      	bne.n	8008aac <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a62:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d006      	beq.n	8008a78 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	689b      	ldr	r3, [r3, #8]
 8008a70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d119      	bne.n	8008aac <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	685a      	ldr	r2, [r3, #4]
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f022 0220 	bic.w	r2, r2, #32
 8008a86:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d105      	bne.n	8008aac <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aa4:	f043 0201 	orr.w	r2, r3, #1
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008aac:	68f8      	ldr	r0, [r7, #12]
 8008aae:	f7fb f801 	bl	8003ab4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008ab2:	e00e      	b.n	8008ad2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ab8:	f003 0310 	and.w	r3, r3, #16
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d003      	beq.n	8008ac8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8008ac0:	68f8      	ldr	r0, [r7, #12]
 8008ac2:	f7ff fd85 	bl	80085d0 <HAL_ADC_ErrorCallback>
}
 8008ac6:	e004      	b.n	8008ad2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	4798      	blx	r3
}
 8008ad2:	bf00      	nop
 8008ad4:	3710      	adds	r7, #16
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}

08008ada <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8008ada:	b580      	push	{r7, lr}
 8008adc:	b084      	sub	sp, #16
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ae6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8008ae8:	68f8      	ldr	r0, [r7, #12]
 8008aea:	f7ff fd67 	bl	80085bc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008aee:	bf00      	nop
 8008af0:	3710      	adds	r7, #16
 8008af2:	46bd      	mov	sp, r7
 8008af4:	bd80      	pop	{r7, pc}

08008af6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8008af6:	b580      	push	{r7, lr}
 8008af8:	b084      	sub	sp, #16
 8008afa:	af00      	add	r7, sp, #0
 8008afc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b02:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	2240      	movs	r2, #64	@ 0x40
 8008b08:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b0e:	f043 0204 	orr.w	r2, r3, #4
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8008b16:	68f8      	ldr	r0, [r7, #12]
 8008b18:	f7ff fd5a 	bl	80085d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008b1c:	bf00      	nop
 8008b1e:	3710      	adds	r7, #16
 8008b20:	46bd      	mov	sp, r7
 8008b22:	bd80      	pop	{r7, pc}

08008b24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008b24:	b480      	push	{r7}
 8008b26:	b085      	sub	sp, #20
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f003 0307 	and.w	r3, r3, #7
 8008b32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008b34:	4b0c      	ldr	r3, [pc, #48]	@ (8008b68 <__NVIC_SetPriorityGrouping+0x44>)
 8008b36:	68db      	ldr	r3, [r3, #12]
 8008b38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008b3a:	68ba      	ldr	r2, [r7, #8]
 8008b3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008b40:	4013      	ands	r3, r2
 8008b42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008b4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008b50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008b56:	4a04      	ldr	r2, [pc, #16]	@ (8008b68 <__NVIC_SetPriorityGrouping+0x44>)
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	60d3      	str	r3, [r2, #12]
}
 8008b5c:	bf00      	nop
 8008b5e:	3714      	adds	r7, #20
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr
 8008b68:	e000ed00 	.word	0xe000ed00

08008b6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008b70:	4b04      	ldr	r3, [pc, #16]	@ (8008b84 <__NVIC_GetPriorityGrouping+0x18>)
 8008b72:	68db      	ldr	r3, [r3, #12]
 8008b74:	0a1b      	lsrs	r3, r3, #8
 8008b76:	f003 0307 	and.w	r3, r3, #7
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr
 8008b84:	e000ed00 	.word	0xe000ed00

08008b88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008b88:	b480      	push	{r7}
 8008b8a:	b083      	sub	sp, #12
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	4603      	mov	r3, r0
 8008b90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	db0b      	blt.n	8008bb2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008b9a:	79fb      	ldrb	r3, [r7, #7]
 8008b9c:	f003 021f 	and.w	r2, r3, #31
 8008ba0:	4907      	ldr	r1, [pc, #28]	@ (8008bc0 <__NVIC_EnableIRQ+0x38>)
 8008ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ba6:	095b      	lsrs	r3, r3, #5
 8008ba8:	2001      	movs	r0, #1
 8008baa:	fa00 f202 	lsl.w	r2, r0, r2
 8008bae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008bb2:	bf00      	nop
 8008bb4:	370c      	adds	r7, #12
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbc:	4770      	bx	lr
 8008bbe:	bf00      	nop
 8008bc0:	e000e100 	.word	0xe000e100

08008bc4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b083      	sub	sp, #12
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	4603      	mov	r3, r0
 8008bcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	db12      	blt.n	8008bfc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008bd6:	79fb      	ldrb	r3, [r7, #7]
 8008bd8:	f003 021f 	and.w	r2, r3, #31
 8008bdc:	490a      	ldr	r1, [pc, #40]	@ (8008c08 <__NVIC_DisableIRQ+0x44>)
 8008bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008be2:	095b      	lsrs	r3, r3, #5
 8008be4:	2001      	movs	r0, #1
 8008be6:	fa00 f202 	lsl.w	r2, r0, r2
 8008bea:	3320      	adds	r3, #32
 8008bec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8008bf0:	f3bf 8f4f 	dsb	sy
}
 8008bf4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008bf6:	f3bf 8f6f 	isb	sy
}
 8008bfa:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8008bfc:	bf00      	nop
 8008bfe:	370c      	adds	r7, #12
 8008c00:	46bd      	mov	sp, r7
 8008c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c06:	4770      	bx	lr
 8008c08:	e000e100 	.word	0xe000e100

08008c0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b083      	sub	sp, #12
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	4603      	mov	r3, r0
 8008c14:	6039      	str	r1, [r7, #0]
 8008c16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008c18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	db0a      	blt.n	8008c36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	b2da      	uxtb	r2, r3
 8008c24:	490c      	ldr	r1, [pc, #48]	@ (8008c58 <__NVIC_SetPriority+0x4c>)
 8008c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008c2a:	0112      	lsls	r2, r2, #4
 8008c2c:	b2d2      	uxtb	r2, r2
 8008c2e:	440b      	add	r3, r1
 8008c30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008c34:	e00a      	b.n	8008c4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	b2da      	uxtb	r2, r3
 8008c3a:	4908      	ldr	r1, [pc, #32]	@ (8008c5c <__NVIC_SetPriority+0x50>)
 8008c3c:	79fb      	ldrb	r3, [r7, #7]
 8008c3e:	f003 030f 	and.w	r3, r3, #15
 8008c42:	3b04      	subs	r3, #4
 8008c44:	0112      	lsls	r2, r2, #4
 8008c46:	b2d2      	uxtb	r2, r2
 8008c48:	440b      	add	r3, r1
 8008c4a:	761a      	strb	r2, [r3, #24]
}
 8008c4c:	bf00      	nop
 8008c4e:	370c      	adds	r7, #12
 8008c50:	46bd      	mov	sp, r7
 8008c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c56:	4770      	bx	lr
 8008c58:	e000e100 	.word	0xe000e100
 8008c5c:	e000ed00 	.word	0xe000ed00

08008c60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008c60:	b480      	push	{r7}
 8008c62:	b089      	sub	sp, #36	@ 0x24
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	60f8      	str	r0, [r7, #12]
 8008c68:	60b9      	str	r1, [r7, #8]
 8008c6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	f003 0307 	and.w	r3, r3, #7
 8008c72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008c74:	69fb      	ldr	r3, [r7, #28]
 8008c76:	f1c3 0307 	rsb	r3, r3, #7
 8008c7a:	2b04      	cmp	r3, #4
 8008c7c:	bf28      	it	cs
 8008c7e:	2304      	movcs	r3, #4
 8008c80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008c82:	69fb      	ldr	r3, [r7, #28]
 8008c84:	3304      	adds	r3, #4
 8008c86:	2b06      	cmp	r3, #6
 8008c88:	d902      	bls.n	8008c90 <NVIC_EncodePriority+0x30>
 8008c8a:	69fb      	ldr	r3, [r7, #28]
 8008c8c:	3b03      	subs	r3, #3
 8008c8e:	e000      	b.n	8008c92 <NVIC_EncodePriority+0x32>
 8008c90:	2300      	movs	r3, #0
 8008c92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008c94:	f04f 32ff 	mov.w	r2, #4294967295
 8008c98:	69bb      	ldr	r3, [r7, #24]
 8008c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c9e:	43da      	mvns	r2, r3
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	401a      	ands	r2, r3
 8008ca4:	697b      	ldr	r3, [r7, #20]
 8008ca6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008ca8:	f04f 31ff 	mov.w	r1, #4294967295
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	fa01 f303 	lsl.w	r3, r1, r3
 8008cb2:	43d9      	mvns	r1, r3
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008cb8:	4313      	orrs	r3, r2
         );
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	3724      	adds	r7, #36	@ 0x24
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc4:	4770      	bx	lr
	...

08008cc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b082      	sub	sp, #8
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	3b01      	subs	r3, #1
 8008cd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008cd8:	d301      	bcc.n	8008cde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008cda:	2301      	movs	r3, #1
 8008cdc:	e00f      	b.n	8008cfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008cde:	4a0a      	ldr	r2, [pc, #40]	@ (8008d08 <SysTick_Config+0x40>)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	3b01      	subs	r3, #1
 8008ce4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008ce6:	210f      	movs	r1, #15
 8008ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8008cec:	f7ff ff8e 	bl	8008c0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008cf0:	4b05      	ldr	r3, [pc, #20]	@ (8008d08 <SysTick_Config+0x40>)
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008cf6:	4b04      	ldr	r3, [pc, #16]	@ (8008d08 <SysTick_Config+0x40>)
 8008cf8:	2207      	movs	r2, #7
 8008cfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008cfc:	2300      	movs	r3, #0
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3708      	adds	r7, #8
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}
 8008d06:	bf00      	nop
 8008d08:	e000e010 	.word	0xe000e010

08008d0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b082      	sub	sp, #8
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f7ff ff05 	bl	8008b24 <__NVIC_SetPriorityGrouping>
}
 8008d1a:	bf00      	nop
 8008d1c:	3708      	adds	r7, #8
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}

08008d22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008d22:	b580      	push	{r7, lr}
 8008d24:	b086      	sub	sp, #24
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	4603      	mov	r3, r0
 8008d2a:	60b9      	str	r1, [r7, #8]
 8008d2c:	607a      	str	r2, [r7, #4]
 8008d2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008d30:	2300      	movs	r3, #0
 8008d32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008d34:	f7ff ff1a 	bl	8008b6c <__NVIC_GetPriorityGrouping>
 8008d38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008d3a:	687a      	ldr	r2, [r7, #4]
 8008d3c:	68b9      	ldr	r1, [r7, #8]
 8008d3e:	6978      	ldr	r0, [r7, #20]
 8008d40:	f7ff ff8e 	bl	8008c60 <NVIC_EncodePriority>
 8008d44:	4602      	mov	r2, r0
 8008d46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d4a:	4611      	mov	r1, r2
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f7ff ff5d 	bl	8008c0c <__NVIC_SetPriority>
}
 8008d52:	bf00      	nop
 8008d54:	3718      	adds	r7, #24
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}

08008d5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008d5a:	b580      	push	{r7, lr}
 8008d5c:	b082      	sub	sp, #8
 8008d5e:	af00      	add	r7, sp, #0
 8008d60:	4603      	mov	r3, r0
 8008d62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008d64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d68:	4618      	mov	r0, r3
 8008d6a:	f7ff ff0d 	bl	8008b88 <__NVIC_EnableIRQ>
}
 8008d6e:	bf00      	nop
 8008d70:	3708      	adds	r7, #8
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}

08008d76 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008d76:	b580      	push	{r7, lr}
 8008d78:	b082      	sub	sp, #8
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8008d80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d84:	4618      	mov	r0, r3
 8008d86:	f7ff ff1d 	bl	8008bc4 <__NVIC_DisableIRQ>
}
 8008d8a:	bf00      	nop
 8008d8c:	3708      	adds	r7, #8
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}

08008d92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008d92:	b580      	push	{r7, lr}
 8008d94:	b082      	sub	sp, #8
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f7ff ff94 	bl	8008cc8 <SysTick_Config>
 8008da0:	4603      	mov	r3, r0
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	3708      	adds	r7, #8
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}

08008daa <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8008daa:	b580      	push	{r7, lr}
 8008dac:	b082      	sub	sp, #8
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d101      	bne.n	8008dbc <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8008db8:	2301      	movs	r3, #1
 8008dba:	e00e      	b.n	8008dda <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	795b      	ldrb	r3, [r3, #5]
 8008dc0:	b2db      	uxtb	r3, r3
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d105      	bne.n	8008dd2 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f7fd fe57 	bl	8006a80 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2201      	movs	r2, #1
 8008dd6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8008dd8:	2300      	movs	r3, #0
}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	3708      	adds	r7, #8
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd80      	pop	{r7, pc}

08008de2 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8008de2:	b480      	push	{r7}
 8008de4:	b087      	sub	sp, #28
 8008de6:	af00      	add	r7, sp, #0
 8008de8:	60f8      	str	r0, [r7, #12]
 8008dea:	60b9      	str	r1, [r7, #8]
 8008dec:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8008dee:	2300      	movs	r3, #0
 8008df0:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	2202      	movs	r2, #2
 8008df6:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	689a      	ldr	r2, [r3, #8]
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f042 0201 	orr.w	r2, r2, #1
 8008e06:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8008e08:	2300      	movs	r3, #0
 8008e0a:	617b      	str	r3, [r7, #20]
 8008e0c:	e00a      	b.n	8008e24 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	009b      	lsls	r3, r3, #2
 8008e12:	68ba      	ldr	r2, [r7, #8]
 8008e14:	441a      	add	r2, r3
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	6812      	ldr	r2, [r2, #0]
 8008e1c:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	3301      	adds	r3, #1
 8008e22:	617b      	str	r3, [r7, #20]
 8008e24:	697a      	ldr	r2, [r7, #20]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	429a      	cmp	r2, r3
 8008e2a:	d3f0      	bcc.n	8008e0e <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	2201      	movs	r2, #1
 8008e38:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8008e3a:	693b      	ldr	r3, [r7, #16]
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	371c      	adds	r7, #28
 8008e40:	46bd      	mov	sp, r7
 8008e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e46:	4770      	bx	lr

08008e48 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b086      	sub	sp, #24
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008e50:	2300      	movs	r3, #0
 8008e52:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8008e54:	f7ff fa2e 	bl	80082b4 <HAL_GetTick>
 8008e58:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d101      	bne.n	8008e64 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008e60:	2301      	movs	r3, #1
 8008e62:	e099      	b.n	8008f98 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2202      	movs	r2, #2
 8008e68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	681a      	ldr	r2, [r3, #0]
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f022 0201 	bic.w	r2, r2, #1
 8008e82:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008e84:	e00f      	b.n	8008ea6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008e86:	f7ff fa15 	bl	80082b4 <HAL_GetTick>
 8008e8a:	4602      	mov	r2, r0
 8008e8c:	693b      	ldr	r3, [r7, #16]
 8008e8e:	1ad3      	subs	r3, r2, r3
 8008e90:	2b05      	cmp	r3, #5
 8008e92:	d908      	bls.n	8008ea6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2220      	movs	r2, #32
 8008e98:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2203      	movs	r2, #3
 8008e9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8008ea2:	2303      	movs	r3, #3
 8008ea4:	e078      	b.n	8008f98 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f003 0301 	and.w	r3, r3, #1
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d1e8      	bne.n	8008e86 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008ebc:	697a      	ldr	r2, [r7, #20]
 8008ebe:	4b38      	ldr	r3, [pc, #224]	@ (8008fa0 <HAL_DMA_Init+0x158>)
 8008ec0:	4013      	ands	r3, r2
 8008ec2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	685a      	ldr	r2, [r3, #4]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	689b      	ldr	r3, [r3, #8]
 8008ecc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008ed2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	691b      	ldr	r3, [r3, #16]
 8008ed8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008ede:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	699b      	ldr	r3, [r3, #24]
 8008ee4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008eea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6a1b      	ldr	r3, [r3, #32]
 8008ef0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008ef2:	697a      	ldr	r2, [r7, #20]
 8008ef4:	4313      	orrs	r3, r2
 8008ef6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008efc:	2b04      	cmp	r3, #4
 8008efe:	d107      	bne.n	8008f10 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f08:	4313      	orrs	r3, r2
 8008f0a:	697a      	ldr	r2, [r7, #20]
 8008f0c:	4313      	orrs	r3, r2
 8008f0e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	697a      	ldr	r2, [r7, #20]
 8008f16:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	695b      	ldr	r3, [r3, #20]
 8008f1e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	f023 0307 	bic.w	r3, r3, #7
 8008f26:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f2c:	697a      	ldr	r2, [r7, #20]
 8008f2e:	4313      	orrs	r3, r2
 8008f30:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f36:	2b04      	cmp	r3, #4
 8008f38:	d117      	bne.n	8008f6a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f3e:	697a      	ldr	r2, [r7, #20]
 8008f40:	4313      	orrs	r3, r2
 8008f42:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d00e      	beq.n	8008f6a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008f4c:	6878      	ldr	r0, [r7, #4]
 8008f4e:	f000 fb1b 	bl	8009588 <DMA_CheckFifoParam>
 8008f52:	4603      	mov	r3, r0
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d008      	beq.n	8008f6a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2240      	movs	r2, #64	@ 0x40
 8008f5c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2201      	movs	r2, #1
 8008f62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8008f66:	2301      	movs	r3, #1
 8008f68:	e016      	b.n	8008f98 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	697a      	ldr	r2, [r7, #20]
 8008f70:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 fad2 	bl	800951c <DMA_CalcBaseAndBitshift>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f80:	223f      	movs	r2, #63	@ 0x3f
 8008f82:	409a      	lsls	r2, r3
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2201      	movs	r2, #1
 8008f92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8008f96:	2300      	movs	r3, #0
}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	3718      	adds	r7, #24
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bd80      	pop	{r7, pc}
 8008fa0:	f010803f 	.word	0xf010803f

08008fa4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b086      	sub	sp, #24
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	60f8      	str	r0, [r7, #12]
 8008fac:	60b9      	str	r1, [r7, #8]
 8008fae:	607a      	str	r2, [r7, #4]
 8008fb0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fba:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008fc2:	2b01      	cmp	r3, #1
 8008fc4:	d101      	bne.n	8008fca <HAL_DMA_Start_IT+0x26>
 8008fc6:	2302      	movs	r3, #2
 8008fc8:	e040      	b.n	800904c <HAL_DMA_Start_IT+0xa8>
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	2201      	movs	r2, #1
 8008fce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008fd8:	b2db      	uxtb	r3, r3
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d12f      	bne.n	800903e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2202      	movs	r2, #2
 8008fe2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	687a      	ldr	r2, [r7, #4]
 8008ff0:	68b9      	ldr	r1, [r7, #8]
 8008ff2:	68f8      	ldr	r0, [r7, #12]
 8008ff4:	f000 fa64 	bl	80094c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ffc:	223f      	movs	r2, #63	@ 0x3f
 8008ffe:	409a      	lsls	r2, r3
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f042 0216 	orr.w	r2, r2, #22
 8009012:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009018:	2b00      	cmp	r3, #0
 800901a:	d007      	beq.n	800902c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	681a      	ldr	r2, [r3, #0]
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f042 0208 	orr.w	r2, r2, #8
 800902a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	681a      	ldr	r2, [r3, #0]
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f042 0201 	orr.w	r2, r2, #1
 800903a:	601a      	str	r2, [r3, #0]
 800903c:	e005      	b.n	800904a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	2200      	movs	r2, #0
 8009042:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8009046:	2302      	movs	r3, #2
 8009048:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800904a:	7dfb      	ldrb	r3, [r7, #23]
}
 800904c:	4618      	mov	r0, r3
 800904e:	3718      	adds	r7, #24
 8009050:	46bd      	mov	sp, r7
 8009052:	bd80      	pop	{r7, pc}

08009054 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b084      	sub	sp, #16
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009060:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8009062:	f7ff f927 	bl	80082b4 <HAL_GetTick>
 8009066:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800906e:	b2db      	uxtb	r3, r3
 8009070:	2b02      	cmp	r3, #2
 8009072:	d008      	beq.n	8009086 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2280      	movs	r2, #128	@ 0x80
 8009078:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2200      	movs	r2, #0
 800907e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8009082:	2301      	movs	r3, #1
 8009084:	e052      	b.n	800912c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	681a      	ldr	r2, [r3, #0]
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f022 0216 	bic.w	r2, r2, #22
 8009094:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	695a      	ldr	r2, [r3, #20]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80090a4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d103      	bne.n	80090b6 <HAL_DMA_Abort+0x62>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d007      	beq.n	80090c6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	681a      	ldr	r2, [r3, #0]
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f022 0208 	bic.w	r2, r2, #8
 80090c4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f022 0201 	bic.w	r2, r2, #1
 80090d4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80090d6:	e013      	b.n	8009100 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80090d8:	f7ff f8ec 	bl	80082b4 <HAL_GetTick>
 80090dc:	4602      	mov	r2, r0
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	1ad3      	subs	r3, r2, r3
 80090e2:	2b05      	cmp	r3, #5
 80090e4:	d90c      	bls.n	8009100 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2220      	movs	r2, #32
 80090ea:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2203      	movs	r2, #3
 80090f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2200      	movs	r2, #0
 80090f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80090fc:	2303      	movs	r3, #3
 80090fe:	e015      	b.n	800912c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f003 0301 	and.w	r3, r3, #1
 800910a:	2b00      	cmp	r3, #0
 800910c:	d1e4      	bne.n	80090d8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009112:	223f      	movs	r2, #63	@ 0x3f
 8009114:	409a      	lsls	r2, r3
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2201      	movs	r2, #1
 800911e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2200      	movs	r2, #0
 8009126:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800912a:	2300      	movs	r3, #0
}
 800912c:	4618      	mov	r0, r3
 800912e:	3710      	adds	r7, #16
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}

08009134 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009134:	b480      	push	{r7}
 8009136:	b083      	sub	sp, #12
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009142:	b2db      	uxtb	r3, r3
 8009144:	2b02      	cmp	r3, #2
 8009146:	d004      	beq.n	8009152 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2280      	movs	r2, #128	@ 0x80
 800914c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800914e:	2301      	movs	r3, #1
 8009150:	e00c      	b.n	800916c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2205      	movs	r2, #5
 8009156:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	681a      	ldr	r2, [r3, #0]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f022 0201 	bic.w	r2, r2, #1
 8009168:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800916a:	2300      	movs	r3, #0
}
 800916c:	4618      	mov	r0, r3
 800916e:	370c      	adds	r7, #12
 8009170:	46bd      	mov	sp, r7
 8009172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009176:	4770      	bx	lr

08009178 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b086      	sub	sp, #24
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8009180:	2300      	movs	r3, #0
 8009182:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009184:	4b8e      	ldr	r3, [pc, #568]	@ (80093c0 <HAL_DMA_IRQHandler+0x248>)
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	4a8e      	ldr	r2, [pc, #568]	@ (80093c4 <HAL_DMA_IRQHandler+0x24c>)
 800918a:	fba2 2303 	umull	r2, r3, r2, r3
 800918e:	0a9b      	lsrs	r3, r3, #10
 8009190:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009196:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8009198:	693b      	ldr	r3, [r7, #16]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091a2:	2208      	movs	r2, #8
 80091a4:	409a      	lsls	r2, r3
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	4013      	ands	r3, r2
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d01a      	beq.n	80091e4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f003 0304 	and.w	r3, r3, #4
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d013      	beq.n	80091e4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	681a      	ldr	r2, [r3, #0]
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f022 0204 	bic.w	r2, r2, #4
 80091ca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091d0:	2208      	movs	r2, #8
 80091d2:	409a      	lsls	r2, r3
 80091d4:	693b      	ldr	r3, [r7, #16]
 80091d6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091dc:	f043 0201 	orr.w	r2, r3, #1
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091e8:	2201      	movs	r2, #1
 80091ea:	409a      	lsls	r2, r3
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	4013      	ands	r3, r2
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d012      	beq.n	800921a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	695b      	ldr	r3, [r3, #20]
 80091fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d00b      	beq.n	800921a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009206:	2201      	movs	r2, #1
 8009208:	409a      	lsls	r2, r3
 800920a:	693b      	ldr	r3, [r7, #16]
 800920c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009212:	f043 0202 	orr.w	r2, r3, #2
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800921e:	2204      	movs	r2, #4
 8009220:	409a      	lsls	r2, r3
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	4013      	ands	r3, r2
 8009226:	2b00      	cmp	r3, #0
 8009228:	d012      	beq.n	8009250 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f003 0302 	and.w	r3, r3, #2
 8009234:	2b00      	cmp	r3, #0
 8009236:	d00b      	beq.n	8009250 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800923c:	2204      	movs	r2, #4
 800923e:	409a      	lsls	r2, r3
 8009240:	693b      	ldr	r3, [r7, #16]
 8009242:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009248:	f043 0204 	orr.w	r2, r3, #4
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009254:	2210      	movs	r2, #16
 8009256:	409a      	lsls	r2, r3
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	4013      	ands	r3, r2
 800925c:	2b00      	cmp	r3, #0
 800925e:	d043      	beq.n	80092e8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f003 0308 	and.w	r3, r3, #8
 800926a:	2b00      	cmp	r3, #0
 800926c:	d03c      	beq.n	80092e8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009272:	2210      	movs	r2, #16
 8009274:	409a      	lsls	r2, r3
 8009276:	693b      	ldr	r3, [r7, #16]
 8009278:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009284:	2b00      	cmp	r3, #0
 8009286:	d018      	beq.n	80092ba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009292:	2b00      	cmp	r3, #0
 8009294:	d108      	bne.n	80092a8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800929a:	2b00      	cmp	r3, #0
 800929c:	d024      	beq.n	80092e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	4798      	blx	r3
 80092a6:	e01f      	b.n	80092e8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d01b      	beq.n	80092e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	4798      	blx	r3
 80092b8:	e016      	b.n	80092e8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d107      	bne.n	80092d8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	681a      	ldr	r2, [r3, #0]
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f022 0208 	bic.w	r2, r2, #8
 80092d6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d003      	beq.n	80092e8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092ec:	2220      	movs	r2, #32
 80092ee:	409a      	lsls	r2, r3
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	4013      	ands	r3, r2
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	f000 808f 	beq.w	8009418 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f003 0310 	and.w	r3, r3, #16
 8009304:	2b00      	cmp	r3, #0
 8009306:	f000 8087 	beq.w	8009418 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800930e:	2220      	movs	r2, #32
 8009310:	409a      	lsls	r2, r3
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800931c:	b2db      	uxtb	r3, r3
 800931e:	2b05      	cmp	r3, #5
 8009320:	d136      	bne.n	8009390 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	681a      	ldr	r2, [r3, #0]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f022 0216 	bic.w	r2, r2, #22
 8009330:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	695a      	ldr	r2, [r3, #20]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009340:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009346:	2b00      	cmp	r3, #0
 8009348:	d103      	bne.n	8009352 <HAL_DMA_IRQHandler+0x1da>
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800934e:	2b00      	cmp	r3, #0
 8009350:	d007      	beq.n	8009362 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	681a      	ldr	r2, [r3, #0]
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f022 0208 	bic.w	r2, r2, #8
 8009360:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009366:	223f      	movs	r2, #63	@ 0x3f
 8009368:	409a      	lsls	r2, r3
 800936a:	693b      	ldr	r3, [r7, #16]
 800936c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2201      	movs	r2, #1
 8009372:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	2200      	movs	r2, #0
 800937a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009382:	2b00      	cmp	r3, #0
 8009384:	d07e      	beq.n	8009484 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	4798      	blx	r3
        }
        return;
 800938e:	e079      	b.n	8009484 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800939a:	2b00      	cmp	r3, #0
 800939c:	d01d      	beq.n	80093da <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d10d      	bne.n	80093c8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d031      	beq.n	8009418 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	4798      	blx	r3
 80093bc:	e02c      	b.n	8009418 <HAL_DMA_IRQHandler+0x2a0>
 80093be:	bf00      	nop
 80093c0:	20000198 	.word	0x20000198
 80093c4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d023      	beq.n	8009418 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	4798      	blx	r3
 80093d8:	e01e      	b.n	8009418 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d10f      	bne.n	8009408 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	681a      	ldr	r2, [r3, #0]
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f022 0210 	bic.w	r2, r2, #16
 80093f6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2201      	movs	r2, #1
 80093fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2200      	movs	r2, #0
 8009404:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800940c:	2b00      	cmp	r3, #0
 800940e:	d003      	beq.n	8009418 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800941c:	2b00      	cmp	r3, #0
 800941e:	d032      	beq.n	8009486 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009424:	f003 0301 	and.w	r3, r3, #1
 8009428:	2b00      	cmp	r3, #0
 800942a:	d022      	beq.n	8009472 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2205      	movs	r2, #5
 8009430:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	681a      	ldr	r2, [r3, #0]
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f022 0201 	bic.w	r2, r2, #1
 8009442:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	3301      	adds	r3, #1
 8009448:	60bb      	str	r3, [r7, #8]
 800944a:	697a      	ldr	r2, [r7, #20]
 800944c:	429a      	cmp	r2, r3
 800944e:	d307      	bcc.n	8009460 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f003 0301 	and.w	r3, r3, #1
 800945a:	2b00      	cmp	r3, #0
 800945c:	d1f2      	bne.n	8009444 <HAL_DMA_IRQHandler+0x2cc>
 800945e:	e000      	b.n	8009462 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8009460:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2201      	movs	r2, #1
 8009466:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2200      	movs	r2, #0
 800946e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009476:	2b00      	cmp	r3, #0
 8009478:	d005      	beq.n	8009486 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	4798      	blx	r3
 8009482:	e000      	b.n	8009486 <HAL_DMA_IRQHandler+0x30e>
        return;
 8009484:	bf00      	nop
    }
  }
}
 8009486:	3718      	adds	r7, #24
 8009488:	46bd      	mov	sp, r7
 800948a:	bd80      	pop	{r7, pc}

0800948c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800948c:	b480      	push	{r7}
 800948e:	b083      	sub	sp, #12
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800949a:	b2db      	uxtb	r3, r3
}
 800949c:	4618      	mov	r0, r3
 800949e:	370c      	adds	r7, #12
 80094a0:	46bd      	mov	sp, r7
 80094a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a6:	4770      	bx	lr

080094a8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80094a8:	b480      	push	{r7}
 80094aa:	b083      	sub	sp, #12
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	370c      	adds	r7, #12
 80094b8:	46bd      	mov	sp, r7
 80094ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094be:	4770      	bx	lr

080094c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80094c0:	b480      	push	{r7}
 80094c2:	b085      	sub	sp, #20
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	60f8      	str	r0, [r7, #12]
 80094c8:	60b9      	str	r1, [r7, #8]
 80094ca:	607a      	str	r2, [r7, #4]
 80094cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	681a      	ldr	r2, [r3, #0]
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80094dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	683a      	ldr	r2, [r7, #0]
 80094e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	689b      	ldr	r3, [r3, #8]
 80094ea:	2b40      	cmp	r3, #64	@ 0x40
 80094ec:	d108      	bne.n	8009500 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	687a      	ldr	r2, [r7, #4]
 80094f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	68ba      	ldr	r2, [r7, #8]
 80094fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80094fe:	e007      	b.n	8009510 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	68ba      	ldr	r2, [r7, #8]
 8009506:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	687a      	ldr	r2, [r7, #4]
 800950e:	60da      	str	r2, [r3, #12]
}
 8009510:	bf00      	nop
 8009512:	3714      	adds	r7, #20
 8009514:	46bd      	mov	sp, r7
 8009516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951a:	4770      	bx	lr

0800951c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800951c:	b480      	push	{r7}
 800951e:	b085      	sub	sp, #20
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	b2db      	uxtb	r3, r3
 800952a:	3b10      	subs	r3, #16
 800952c:	4a14      	ldr	r2, [pc, #80]	@ (8009580 <DMA_CalcBaseAndBitshift+0x64>)
 800952e:	fba2 2303 	umull	r2, r3, r2, r3
 8009532:	091b      	lsrs	r3, r3, #4
 8009534:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8009536:	4a13      	ldr	r2, [pc, #76]	@ (8009584 <DMA_CalcBaseAndBitshift+0x68>)
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	4413      	add	r3, r2
 800953c:	781b      	ldrb	r3, [r3, #0]
 800953e:	461a      	mov	r2, r3
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	2b03      	cmp	r3, #3
 8009548:	d909      	bls.n	800955e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8009552:	f023 0303 	bic.w	r3, r3, #3
 8009556:	1d1a      	adds	r2, r3, #4
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	659a      	str	r2, [r3, #88]	@ 0x58
 800955c:	e007      	b.n	800956e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8009566:	f023 0303 	bic.w	r3, r3, #3
 800956a:	687a      	ldr	r2, [r7, #4]
 800956c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8009572:	4618      	mov	r0, r3
 8009574:	3714      	adds	r7, #20
 8009576:	46bd      	mov	sp, r7
 8009578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957c:	4770      	bx	lr
 800957e:	bf00      	nop
 8009580:	aaaaaaab 	.word	0xaaaaaaab
 8009584:	0801cf50 	.word	0x0801cf50

08009588 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8009588:	b480      	push	{r7}
 800958a:	b085      	sub	sp, #20
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009590:	2300      	movs	r3, #0
 8009592:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009598:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	699b      	ldr	r3, [r3, #24]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d11f      	bne.n	80095e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	2b03      	cmp	r3, #3
 80095a6:	d856      	bhi.n	8009656 <DMA_CheckFifoParam+0xce>
 80095a8:	a201      	add	r2, pc, #4	@ (adr r2, 80095b0 <DMA_CheckFifoParam+0x28>)
 80095aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095ae:	bf00      	nop
 80095b0:	080095c1 	.word	0x080095c1
 80095b4:	080095d3 	.word	0x080095d3
 80095b8:	080095c1 	.word	0x080095c1
 80095bc:	08009657 	.word	0x08009657
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d046      	beq.n	800965a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80095cc:	2301      	movs	r3, #1
 80095ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80095d0:	e043      	b.n	800965a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095d6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80095da:	d140      	bne.n	800965e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80095dc:	2301      	movs	r3, #1
 80095de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80095e0:	e03d      	b.n	800965e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	699b      	ldr	r3, [r3, #24]
 80095e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80095ea:	d121      	bne.n	8009630 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80095ec:	68bb      	ldr	r3, [r7, #8]
 80095ee:	2b03      	cmp	r3, #3
 80095f0:	d837      	bhi.n	8009662 <DMA_CheckFifoParam+0xda>
 80095f2:	a201      	add	r2, pc, #4	@ (adr r2, 80095f8 <DMA_CheckFifoParam+0x70>)
 80095f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095f8:	08009609 	.word	0x08009609
 80095fc:	0800960f 	.word	0x0800960f
 8009600:	08009609 	.word	0x08009609
 8009604:	08009621 	.word	0x08009621
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8009608:	2301      	movs	r3, #1
 800960a:	73fb      	strb	r3, [r7, #15]
      break;
 800960c:	e030      	b.n	8009670 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009612:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009616:	2b00      	cmp	r3, #0
 8009618:	d025      	beq.n	8009666 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800961a:	2301      	movs	r3, #1
 800961c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800961e:	e022      	b.n	8009666 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009624:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009628:	d11f      	bne.n	800966a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800962a:	2301      	movs	r3, #1
 800962c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800962e:	e01c      	b.n	800966a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	2b02      	cmp	r3, #2
 8009634:	d903      	bls.n	800963e <DMA_CheckFifoParam+0xb6>
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	2b03      	cmp	r3, #3
 800963a:	d003      	beq.n	8009644 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800963c:	e018      	b.n	8009670 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800963e:	2301      	movs	r3, #1
 8009640:	73fb      	strb	r3, [r7, #15]
      break;
 8009642:	e015      	b.n	8009670 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009648:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800964c:	2b00      	cmp	r3, #0
 800964e:	d00e      	beq.n	800966e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8009650:	2301      	movs	r3, #1
 8009652:	73fb      	strb	r3, [r7, #15]
      break;
 8009654:	e00b      	b.n	800966e <DMA_CheckFifoParam+0xe6>
      break;
 8009656:	bf00      	nop
 8009658:	e00a      	b.n	8009670 <DMA_CheckFifoParam+0xe8>
      break;
 800965a:	bf00      	nop
 800965c:	e008      	b.n	8009670 <DMA_CheckFifoParam+0xe8>
      break;
 800965e:	bf00      	nop
 8009660:	e006      	b.n	8009670 <DMA_CheckFifoParam+0xe8>
      break;
 8009662:	bf00      	nop
 8009664:	e004      	b.n	8009670 <DMA_CheckFifoParam+0xe8>
      break;
 8009666:	bf00      	nop
 8009668:	e002      	b.n	8009670 <DMA_CheckFifoParam+0xe8>
      break;   
 800966a:	bf00      	nop
 800966c:	e000      	b.n	8009670 <DMA_CheckFifoParam+0xe8>
      break;
 800966e:	bf00      	nop
    }
  } 
  
  return status; 
 8009670:	7bfb      	ldrb	r3, [r7, #15]
}
 8009672:	4618      	mov	r0, r3
 8009674:	3714      	adds	r7, #20
 8009676:	46bd      	mov	sp, r7
 8009678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967c:	4770      	bx	lr
 800967e:	bf00      	nop

08009680 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009680:	b480      	push	{r7}
 8009682:	b089      	sub	sp, #36	@ 0x24
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
 8009688:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800968a:	2300      	movs	r3, #0
 800968c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800968e:	2300      	movs	r3, #0
 8009690:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8009692:	2300      	movs	r3, #0
 8009694:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009696:	2300      	movs	r3, #0
 8009698:	61fb      	str	r3, [r7, #28]
 800969a:	e16b      	b.n	8009974 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800969c:	2201      	movs	r2, #1
 800969e:	69fb      	ldr	r3, [r7, #28]
 80096a0:	fa02 f303 	lsl.w	r3, r2, r3
 80096a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	697a      	ldr	r2, [r7, #20]
 80096ac:	4013      	ands	r3, r2
 80096ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80096b0:	693a      	ldr	r2, [r7, #16]
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	429a      	cmp	r2, r3
 80096b6:	f040 815a 	bne.w	800996e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	f003 0303 	and.w	r3, r3, #3
 80096c2:	2b01      	cmp	r3, #1
 80096c4:	d005      	beq.n	80096d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	685b      	ldr	r3, [r3, #4]
 80096ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80096ce:	2b02      	cmp	r3, #2
 80096d0:	d130      	bne.n	8009734 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	689b      	ldr	r3, [r3, #8]
 80096d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80096d8:	69fb      	ldr	r3, [r7, #28]
 80096da:	005b      	lsls	r3, r3, #1
 80096dc:	2203      	movs	r2, #3
 80096de:	fa02 f303 	lsl.w	r3, r2, r3
 80096e2:	43db      	mvns	r3, r3
 80096e4:	69ba      	ldr	r2, [r7, #24]
 80096e6:	4013      	ands	r3, r2
 80096e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	68da      	ldr	r2, [r3, #12]
 80096ee:	69fb      	ldr	r3, [r7, #28]
 80096f0:	005b      	lsls	r3, r3, #1
 80096f2:	fa02 f303 	lsl.w	r3, r2, r3
 80096f6:	69ba      	ldr	r2, [r7, #24]
 80096f8:	4313      	orrs	r3, r2
 80096fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	69ba      	ldr	r2, [r7, #24]
 8009700:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	685b      	ldr	r3, [r3, #4]
 8009706:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009708:	2201      	movs	r2, #1
 800970a:	69fb      	ldr	r3, [r7, #28]
 800970c:	fa02 f303 	lsl.w	r3, r2, r3
 8009710:	43db      	mvns	r3, r3
 8009712:	69ba      	ldr	r2, [r7, #24]
 8009714:	4013      	ands	r3, r2
 8009716:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	685b      	ldr	r3, [r3, #4]
 800971c:	091b      	lsrs	r3, r3, #4
 800971e:	f003 0201 	and.w	r2, r3, #1
 8009722:	69fb      	ldr	r3, [r7, #28]
 8009724:	fa02 f303 	lsl.w	r3, r2, r3
 8009728:	69ba      	ldr	r2, [r7, #24]
 800972a:	4313      	orrs	r3, r2
 800972c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	69ba      	ldr	r2, [r7, #24]
 8009732:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	f003 0303 	and.w	r3, r3, #3
 800973c:	2b03      	cmp	r3, #3
 800973e:	d017      	beq.n	8009770 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	68db      	ldr	r3, [r3, #12]
 8009744:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8009746:	69fb      	ldr	r3, [r7, #28]
 8009748:	005b      	lsls	r3, r3, #1
 800974a:	2203      	movs	r2, #3
 800974c:	fa02 f303 	lsl.w	r3, r2, r3
 8009750:	43db      	mvns	r3, r3
 8009752:	69ba      	ldr	r2, [r7, #24]
 8009754:	4013      	ands	r3, r2
 8009756:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	689a      	ldr	r2, [r3, #8]
 800975c:	69fb      	ldr	r3, [r7, #28]
 800975e:	005b      	lsls	r3, r3, #1
 8009760:	fa02 f303 	lsl.w	r3, r2, r3
 8009764:	69ba      	ldr	r2, [r7, #24]
 8009766:	4313      	orrs	r3, r2
 8009768:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	69ba      	ldr	r2, [r7, #24]
 800976e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	685b      	ldr	r3, [r3, #4]
 8009774:	f003 0303 	and.w	r3, r3, #3
 8009778:	2b02      	cmp	r3, #2
 800977a:	d123      	bne.n	80097c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800977c:	69fb      	ldr	r3, [r7, #28]
 800977e:	08da      	lsrs	r2, r3, #3
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	3208      	adds	r2, #8
 8009784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009788:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800978a:	69fb      	ldr	r3, [r7, #28]
 800978c:	f003 0307 	and.w	r3, r3, #7
 8009790:	009b      	lsls	r3, r3, #2
 8009792:	220f      	movs	r2, #15
 8009794:	fa02 f303 	lsl.w	r3, r2, r3
 8009798:	43db      	mvns	r3, r3
 800979a:	69ba      	ldr	r2, [r7, #24]
 800979c:	4013      	ands	r3, r2
 800979e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	691a      	ldr	r2, [r3, #16]
 80097a4:	69fb      	ldr	r3, [r7, #28]
 80097a6:	f003 0307 	and.w	r3, r3, #7
 80097aa:	009b      	lsls	r3, r3, #2
 80097ac:	fa02 f303 	lsl.w	r3, r2, r3
 80097b0:	69ba      	ldr	r2, [r7, #24]
 80097b2:	4313      	orrs	r3, r2
 80097b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80097b6:	69fb      	ldr	r3, [r7, #28]
 80097b8:	08da      	lsrs	r2, r3, #3
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	3208      	adds	r2, #8
 80097be:	69b9      	ldr	r1, [r7, #24]
 80097c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80097ca:	69fb      	ldr	r3, [r7, #28]
 80097cc:	005b      	lsls	r3, r3, #1
 80097ce:	2203      	movs	r2, #3
 80097d0:	fa02 f303 	lsl.w	r3, r2, r3
 80097d4:	43db      	mvns	r3, r3
 80097d6:	69ba      	ldr	r2, [r7, #24]
 80097d8:	4013      	ands	r3, r2
 80097da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	f003 0203 	and.w	r2, r3, #3
 80097e4:	69fb      	ldr	r3, [r7, #28]
 80097e6:	005b      	lsls	r3, r3, #1
 80097e8:	fa02 f303 	lsl.w	r3, r2, r3
 80097ec:	69ba      	ldr	r2, [r7, #24]
 80097ee:	4313      	orrs	r3, r2
 80097f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	69ba      	ldr	r2, [r7, #24]
 80097f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	685b      	ldr	r3, [r3, #4]
 80097fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009800:	2b00      	cmp	r3, #0
 8009802:	f000 80b4 	beq.w	800996e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009806:	2300      	movs	r3, #0
 8009808:	60fb      	str	r3, [r7, #12]
 800980a:	4b60      	ldr	r3, [pc, #384]	@ (800998c <HAL_GPIO_Init+0x30c>)
 800980c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800980e:	4a5f      	ldr	r2, [pc, #380]	@ (800998c <HAL_GPIO_Init+0x30c>)
 8009810:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009814:	6453      	str	r3, [r2, #68]	@ 0x44
 8009816:	4b5d      	ldr	r3, [pc, #372]	@ (800998c <HAL_GPIO_Init+0x30c>)
 8009818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800981a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800981e:	60fb      	str	r3, [r7, #12]
 8009820:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009822:	4a5b      	ldr	r2, [pc, #364]	@ (8009990 <HAL_GPIO_Init+0x310>)
 8009824:	69fb      	ldr	r3, [r7, #28]
 8009826:	089b      	lsrs	r3, r3, #2
 8009828:	3302      	adds	r3, #2
 800982a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800982e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8009830:	69fb      	ldr	r3, [r7, #28]
 8009832:	f003 0303 	and.w	r3, r3, #3
 8009836:	009b      	lsls	r3, r3, #2
 8009838:	220f      	movs	r2, #15
 800983a:	fa02 f303 	lsl.w	r3, r2, r3
 800983e:	43db      	mvns	r3, r3
 8009840:	69ba      	ldr	r2, [r7, #24]
 8009842:	4013      	ands	r3, r2
 8009844:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	4a52      	ldr	r2, [pc, #328]	@ (8009994 <HAL_GPIO_Init+0x314>)
 800984a:	4293      	cmp	r3, r2
 800984c:	d02b      	beq.n	80098a6 <HAL_GPIO_Init+0x226>
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	4a51      	ldr	r2, [pc, #324]	@ (8009998 <HAL_GPIO_Init+0x318>)
 8009852:	4293      	cmp	r3, r2
 8009854:	d025      	beq.n	80098a2 <HAL_GPIO_Init+0x222>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	4a50      	ldr	r2, [pc, #320]	@ (800999c <HAL_GPIO_Init+0x31c>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d01f      	beq.n	800989e <HAL_GPIO_Init+0x21e>
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	4a4f      	ldr	r2, [pc, #316]	@ (80099a0 <HAL_GPIO_Init+0x320>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d019      	beq.n	800989a <HAL_GPIO_Init+0x21a>
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	4a4e      	ldr	r2, [pc, #312]	@ (80099a4 <HAL_GPIO_Init+0x324>)
 800986a:	4293      	cmp	r3, r2
 800986c:	d013      	beq.n	8009896 <HAL_GPIO_Init+0x216>
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	4a4d      	ldr	r2, [pc, #308]	@ (80099a8 <HAL_GPIO_Init+0x328>)
 8009872:	4293      	cmp	r3, r2
 8009874:	d00d      	beq.n	8009892 <HAL_GPIO_Init+0x212>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	4a4c      	ldr	r2, [pc, #304]	@ (80099ac <HAL_GPIO_Init+0x32c>)
 800987a:	4293      	cmp	r3, r2
 800987c:	d007      	beq.n	800988e <HAL_GPIO_Init+0x20e>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	4a4b      	ldr	r2, [pc, #300]	@ (80099b0 <HAL_GPIO_Init+0x330>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d101      	bne.n	800988a <HAL_GPIO_Init+0x20a>
 8009886:	2307      	movs	r3, #7
 8009888:	e00e      	b.n	80098a8 <HAL_GPIO_Init+0x228>
 800988a:	2308      	movs	r3, #8
 800988c:	e00c      	b.n	80098a8 <HAL_GPIO_Init+0x228>
 800988e:	2306      	movs	r3, #6
 8009890:	e00a      	b.n	80098a8 <HAL_GPIO_Init+0x228>
 8009892:	2305      	movs	r3, #5
 8009894:	e008      	b.n	80098a8 <HAL_GPIO_Init+0x228>
 8009896:	2304      	movs	r3, #4
 8009898:	e006      	b.n	80098a8 <HAL_GPIO_Init+0x228>
 800989a:	2303      	movs	r3, #3
 800989c:	e004      	b.n	80098a8 <HAL_GPIO_Init+0x228>
 800989e:	2302      	movs	r3, #2
 80098a0:	e002      	b.n	80098a8 <HAL_GPIO_Init+0x228>
 80098a2:	2301      	movs	r3, #1
 80098a4:	e000      	b.n	80098a8 <HAL_GPIO_Init+0x228>
 80098a6:	2300      	movs	r3, #0
 80098a8:	69fa      	ldr	r2, [r7, #28]
 80098aa:	f002 0203 	and.w	r2, r2, #3
 80098ae:	0092      	lsls	r2, r2, #2
 80098b0:	4093      	lsls	r3, r2
 80098b2:	69ba      	ldr	r2, [r7, #24]
 80098b4:	4313      	orrs	r3, r2
 80098b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80098b8:	4935      	ldr	r1, [pc, #212]	@ (8009990 <HAL_GPIO_Init+0x310>)
 80098ba:	69fb      	ldr	r3, [r7, #28]
 80098bc:	089b      	lsrs	r3, r3, #2
 80098be:	3302      	adds	r3, #2
 80098c0:	69ba      	ldr	r2, [r7, #24]
 80098c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80098c6:	4b3b      	ldr	r3, [pc, #236]	@ (80099b4 <HAL_GPIO_Init+0x334>)
 80098c8:	689b      	ldr	r3, [r3, #8]
 80098ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	43db      	mvns	r3, r3
 80098d0:	69ba      	ldr	r2, [r7, #24]
 80098d2:	4013      	ands	r3, r2
 80098d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	685b      	ldr	r3, [r3, #4]
 80098da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d003      	beq.n	80098ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80098e2:	69ba      	ldr	r2, [r7, #24]
 80098e4:	693b      	ldr	r3, [r7, #16]
 80098e6:	4313      	orrs	r3, r2
 80098e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80098ea:	4a32      	ldr	r2, [pc, #200]	@ (80099b4 <HAL_GPIO_Init+0x334>)
 80098ec:	69bb      	ldr	r3, [r7, #24]
 80098ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80098f0:	4b30      	ldr	r3, [pc, #192]	@ (80099b4 <HAL_GPIO_Init+0x334>)
 80098f2:	68db      	ldr	r3, [r3, #12]
 80098f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80098f6:	693b      	ldr	r3, [r7, #16]
 80098f8:	43db      	mvns	r3, r3
 80098fa:	69ba      	ldr	r2, [r7, #24]
 80098fc:	4013      	ands	r3, r2
 80098fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009908:	2b00      	cmp	r3, #0
 800990a:	d003      	beq.n	8009914 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800990c:	69ba      	ldr	r2, [r7, #24]
 800990e:	693b      	ldr	r3, [r7, #16]
 8009910:	4313      	orrs	r3, r2
 8009912:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8009914:	4a27      	ldr	r2, [pc, #156]	@ (80099b4 <HAL_GPIO_Init+0x334>)
 8009916:	69bb      	ldr	r3, [r7, #24]
 8009918:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800991a:	4b26      	ldr	r3, [pc, #152]	@ (80099b4 <HAL_GPIO_Init+0x334>)
 800991c:	685b      	ldr	r3, [r3, #4]
 800991e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009920:	693b      	ldr	r3, [r7, #16]
 8009922:	43db      	mvns	r3, r3
 8009924:	69ba      	ldr	r2, [r7, #24]
 8009926:	4013      	ands	r3, r2
 8009928:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	685b      	ldr	r3, [r3, #4]
 800992e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009932:	2b00      	cmp	r3, #0
 8009934:	d003      	beq.n	800993e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8009936:	69ba      	ldr	r2, [r7, #24]
 8009938:	693b      	ldr	r3, [r7, #16]
 800993a:	4313      	orrs	r3, r2
 800993c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800993e:	4a1d      	ldr	r2, [pc, #116]	@ (80099b4 <HAL_GPIO_Init+0x334>)
 8009940:	69bb      	ldr	r3, [r7, #24]
 8009942:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8009944:	4b1b      	ldr	r3, [pc, #108]	@ (80099b4 <HAL_GPIO_Init+0x334>)
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800994a:	693b      	ldr	r3, [r7, #16]
 800994c:	43db      	mvns	r3, r3
 800994e:	69ba      	ldr	r2, [r7, #24]
 8009950:	4013      	ands	r3, r2
 8009952:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	685b      	ldr	r3, [r3, #4]
 8009958:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800995c:	2b00      	cmp	r3, #0
 800995e:	d003      	beq.n	8009968 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8009960:	69ba      	ldr	r2, [r7, #24]
 8009962:	693b      	ldr	r3, [r7, #16]
 8009964:	4313      	orrs	r3, r2
 8009966:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8009968:	4a12      	ldr	r2, [pc, #72]	@ (80099b4 <HAL_GPIO_Init+0x334>)
 800996a:	69bb      	ldr	r3, [r7, #24]
 800996c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800996e:	69fb      	ldr	r3, [r7, #28]
 8009970:	3301      	adds	r3, #1
 8009972:	61fb      	str	r3, [r7, #28]
 8009974:	69fb      	ldr	r3, [r7, #28]
 8009976:	2b0f      	cmp	r3, #15
 8009978:	f67f ae90 	bls.w	800969c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800997c:	bf00      	nop
 800997e:	bf00      	nop
 8009980:	3724      	adds	r7, #36	@ 0x24
 8009982:	46bd      	mov	sp, r7
 8009984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009988:	4770      	bx	lr
 800998a:	bf00      	nop
 800998c:	40023800 	.word	0x40023800
 8009990:	40013800 	.word	0x40013800
 8009994:	40020000 	.word	0x40020000
 8009998:	40020400 	.word	0x40020400
 800999c:	40020800 	.word	0x40020800
 80099a0:	40020c00 	.word	0x40020c00
 80099a4:	40021000 	.word	0x40021000
 80099a8:	40021400 	.word	0x40021400
 80099ac:	40021800 	.word	0x40021800
 80099b0:	40021c00 	.word	0x40021c00
 80099b4:	40013c00 	.word	0x40013c00

080099b8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b087      	sub	sp, #28
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
 80099c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80099c2:	2300      	movs	r3, #0
 80099c4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80099c6:	2300      	movs	r3, #0
 80099c8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80099ca:	2300      	movs	r3, #0
 80099cc:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80099ce:	2300      	movs	r3, #0
 80099d0:	617b      	str	r3, [r7, #20]
 80099d2:	e0cd      	b.n	8009b70 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80099d4:	2201      	movs	r2, #1
 80099d6:	697b      	ldr	r3, [r7, #20]
 80099d8:	fa02 f303 	lsl.w	r3, r2, r3
 80099dc:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80099de:	683a      	ldr	r2, [r7, #0]
 80099e0:	693b      	ldr	r3, [r7, #16]
 80099e2:	4013      	ands	r3, r2
 80099e4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80099e6:	68fa      	ldr	r2, [r7, #12]
 80099e8:	693b      	ldr	r3, [r7, #16]
 80099ea:	429a      	cmp	r2, r3
 80099ec:	f040 80bd 	bne.w	8009b6a <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80099f0:	4a65      	ldr	r2, [pc, #404]	@ (8009b88 <HAL_GPIO_DeInit+0x1d0>)
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	089b      	lsrs	r3, r3, #2
 80099f6:	3302      	adds	r3, #2
 80099f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80099fc:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80099fe:	697b      	ldr	r3, [r7, #20]
 8009a00:	f003 0303 	and.w	r3, r3, #3
 8009a04:	009b      	lsls	r3, r3, #2
 8009a06:	220f      	movs	r2, #15
 8009a08:	fa02 f303 	lsl.w	r3, r2, r3
 8009a0c:	68ba      	ldr	r2, [r7, #8]
 8009a0e:	4013      	ands	r3, r2
 8009a10:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	4a5d      	ldr	r2, [pc, #372]	@ (8009b8c <HAL_GPIO_DeInit+0x1d4>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d02b      	beq.n	8009a72 <HAL_GPIO_DeInit+0xba>
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	4a5c      	ldr	r2, [pc, #368]	@ (8009b90 <HAL_GPIO_DeInit+0x1d8>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d025      	beq.n	8009a6e <HAL_GPIO_DeInit+0xb6>
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	4a5b      	ldr	r2, [pc, #364]	@ (8009b94 <HAL_GPIO_DeInit+0x1dc>)
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d01f      	beq.n	8009a6a <HAL_GPIO_DeInit+0xb2>
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	4a5a      	ldr	r2, [pc, #360]	@ (8009b98 <HAL_GPIO_DeInit+0x1e0>)
 8009a2e:	4293      	cmp	r3, r2
 8009a30:	d019      	beq.n	8009a66 <HAL_GPIO_DeInit+0xae>
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	4a59      	ldr	r2, [pc, #356]	@ (8009b9c <HAL_GPIO_DeInit+0x1e4>)
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d013      	beq.n	8009a62 <HAL_GPIO_DeInit+0xaa>
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	4a58      	ldr	r2, [pc, #352]	@ (8009ba0 <HAL_GPIO_DeInit+0x1e8>)
 8009a3e:	4293      	cmp	r3, r2
 8009a40:	d00d      	beq.n	8009a5e <HAL_GPIO_DeInit+0xa6>
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	4a57      	ldr	r2, [pc, #348]	@ (8009ba4 <HAL_GPIO_DeInit+0x1ec>)
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d007      	beq.n	8009a5a <HAL_GPIO_DeInit+0xa2>
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	4a56      	ldr	r2, [pc, #344]	@ (8009ba8 <HAL_GPIO_DeInit+0x1f0>)
 8009a4e:	4293      	cmp	r3, r2
 8009a50:	d101      	bne.n	8009a56 <HAL_GPIO_DeInit+0x9e>
 8009a52:	2307      	movs	r3, #7
 8009a54:	e00e      	b.n	8009a74 <HAL_GPIO_DeInit+0xbc>
 8009a56:	2308      	movs	r3, #8
 8009a58:	e00c      	b.n	8009a74 <HAL_GPIO_DeInit+0xbc>
 8009a5a:	2306      	movs	r3, #6
 8009a5c:	e00a      	b.n	8009a74 <HAL_GPIO_DeInit+0xbc>
 8009a5e:	2305      	movs	r3, #5
 8009a60:	e008      	b.n	8009a74 <HAL_GPIO_DeInit+0xbc>
 8009a62:	2304      	movs	r3, #4
 8009a64:	e006      	b.n	8009a74 <HAL_GPIO_DeInit+0xbc>
 8009a66:	2303      	movs	r3, #3
 8009a68:	e004      	b.n	8009a74 <HAL_GPIO_DeInit+0xbc>
 8009a6a:	2302      	movs	r3, #2
 8009a6c:	e002      	b.n	8009a74 <HAL_GPIO_DeInit+0xbc>
 8009a6e:	2301      	movs	r3, #1
 8009a70:	e000      	b.n	8009a74 <HAL_GPIO_DeInit+0xbc>
 8009a72:	2300      	movs	r3, #0
 8009a74:	697a      	ldr	r2, [r7, #20]
 8009a76:	f002 0203 	and.w	r2, r2, #3
 8009a7a:	0092      	lsls	r2, r2, #2
 8009a7c:	4093      	lsls	r3, r2
 8009a7e:	68ba      	ldr	r2, [r7, #8]
 8009a80:	429a      	cmp	r2, r3
 8009a82:	d132      	bne.n	8009aea <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8009a84:	4b49      	ldr	r3, [pc, #292]	@ (8009bac <HAL_GPIO_DeInit+0x1f4>)
 8009a86:	681a      	ldr	r2, [r3, #0]
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	43db      	mvns	r3, r3
 8009a8c:	4947      	ldr	r1, [pc, #284]	@ (8009bac <HAL_GPIO_DeInit+0x1f4>)
 8009a8e:	4013      	ands	r3, r2
 8009a90:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8009a92:	4b46      	ldr	r3, [pc, #280]	@ (8009bac <HAL_GPIO_DeInit+0x1f4>)
 8009a94:	685a      	ldr	r2, [r3, #4]
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	43db      	mvns	r3, r3
 8009a9a:	4944      	ldr	r1, [pc, #272]	@ (8009bac <HAL_GPIO_DeInit+0x1f4>)
 8009a9c:	4013      	ands	r3, r2
 8009a9e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8009aa0:	4b42      	ldr	r3, [pc, #264]	@ (8009bac <HAL_GPIO_DeInit+0x1f4>)
 8009aa2:	68da      	ldr	r2, [r3, #12]
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	43db      	mvns	r3, r3
 8009aa8:	4940      	ldr	r1, [pc, #256]	@ (8009bac <HAL_GPIO_DeInit+0x1f4>)
 8009aaa:	4013      	ands	r3, r2
 8009aac:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8009aae:	4b3f      	ldr	r3, [pc, #252]	@ (8009bac <HAL_GPIO_DeInit+0x1f4>)
 8009ab0:	689a      	ldr	r2, [r3, #8]
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	43db      	mvns	r3, r3
 8009ab6:	493d      	ldr	r1, [pc, #244]	@ (8009bac <HAL_GPIO_DeInit+0x1f4>)
 8009ab8:	4013      	ands	r3, r2
 8009aba:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8009abc:	697b      	ldr	r3, [r7, #20]
 8009abe:	f003 0303 	and.w	r3, r3, #3
 8009ac2:	009b      	lsls	r3, r3, #2
 8009ac4:	220f      	movs	r2, #15
 8009ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8009aca:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8009acc:	4a2e      	ldr	r2, [pc, #184]	@ (8009b88 <HAL_GPIO_DeInit+0x1d0>)
 8009ace:	697b      	ldr	r3, [r7, #20]
 8009ad0:	089b      	lsrs	r3, r3, #2
 8009ad2:	3302      	adds	r3, #2
 8009ad4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8009ad8:	68bb      	ldr	r3, [r7, #8]
 8009ada:	43da      	mvns	r2, r3
 8009adc:	482a      	ldr	r0, [pc, #168]	@ (8009b88 <HAL_GPIO_DeInit+0x1d0>)
 8009ade:	697b      	ldr	r3, [r7, #20]
 8009ae0:	089b      	lsrs	r3, r3, #2
 8009ae2:	400a      	ands	r2, r1
 8009ae4:	3302      	adds	r3, #2
 8009ae6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681a      	ldr	r2, [r3, #0]
 8009aee:	697b      	ldr	r3, [r7, #20]
 8009af0:	005b      	lsls	r3, r3, #1
 8009af2:	2103      	movs	r1, #3
 8009af4:	fa01 f303 	lsl.w	r3, r1, r3
 8009af8:	43db      	mvns	r3, r3
 8009afa:	401a      	ands	r2, r3
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8009b00:	697b      	ldr	r3, [r7, #20]
 8009b02:	08da      	lsrs	r2, r3, #3
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	3208      	adds	r2, #8
 8009b08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	f003 0307 	and.w	r3, r3, #7
 8009b12:	009b      	lsls	r3, r3, #2
 8009b14:	220f      	movs	r2, #15
 8009b16:	fa02 f303 	lsl.w	r3, r2, r3
 8009b1a:	43db      	mvns	r3, r3
 8009b1c:	697a      	ldr	r2, [r7, #20]
 8009b1e:	08d2      	lsrs	r2, r2, #3
 8009b20:	4019      	ands	r1, r3
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	3208      	adds	r2, #8
 8009b26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	68da      	ldr	r2, [r3, #12]
 8009b2e:	697b      	ldr	r3, [r7, #20]
 8009b30:	005b      	lsls	r3, r3, #1
 8009b32:	2103      	movs	r1, #3
 8009b34:	fa01 f303 	lsl.w	r3, r1, r3
 8009b38:	43db      	mvns	r3, r3
 8009b3a:	401a      	ands	r2, r3
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	685a      	ldr	r2, [r3, #4]
 8009b44:	2101      	movs	r1, #1
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	fa01 f303 	lsl.w	r3, r1, r3
 8009b4c:	43db      	mvns	r3, r3
 8009b4e:	401a      	ands	r2, r3
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	689a      	ldr	r2, [r3, #8]
 8009b58:	697b      	ldr	r3, [r7, #20]
 8009b5a:	005b      	lsls	r3, r3, #1
 8009b5c:	2103      	movs	r1, #3
 8009b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8009b62:	43db      	mvns	r3, r3
 8009b64:	401a      	ands	r2, r3
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	3301      	adds	r3, #1
 8009b6e:	617b      	str	r3, [r7, #20]
 8009b70:	697b      	ldr	r3, [r7, #20]
 8009b72:	2b0f      	cmp	r3, #15
 8009b74:	f67f af2e 	bls.w	80099d4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8009b78:	bf00      	nop
 8009b7a:	bf00      	nop
 8009b7c:	371c      	adds	r7, #28
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b84:	4770      	bx	lr
 8009b86:	bf00      	nop
 8009b88:	40013800 	.word	0x40013800
 8009b8c:	40020000 	.word	0x40020000
 8009b90:	40020400 	.word	0x40020400
 8009b94:	40020800 	.word	0x40020800
 8009b98:	40020c00 	.word	0x40020c00
 8009b9c:	40021000 	.word	0x40021000
 8009ba0:	40021400 	.word	0x40021400
 8009ba4:	40021800 	.word	0x40021800
 8009ba8:	40021c00 	.word	0x40021c00
 8009bac:	40013c00 	.word	0x40013c00

08009bb0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009bb0:	b480      	push	{r7}
 8009bb2:	b085      	sub	sp, #20
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
 8009bb8:	460b      	mov	r3, r1
 8009bba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	691a      	ldr	r2, [r3, #16]
 8009bc0:	887b      	ldrh	r3, [r7, #2]
 8009bc2:	4013      	ands	r3, r2
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d002      	beq.n	8009bce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	73fb      	strb	r3, [r7, #15]
 8009bcc:	e001      	b.n	8009bd2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009bd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	3714      	adds	r7, #20
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bde:	4770      	bx	lr

08009be0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009be0:	b480      	push	{r7}
 8009be2:	b083      	sub	sp, #12
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
 8009be8:	460b      	mov	r3, r1
 8009bea:	807b      	strh	r3, [r7, #2]
 8009bec:	4613      	mov	r3, r2
 8009bee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009bf0:	787b      	ldrb	r3, [r7, #1]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d003      	beq.n	8009bfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009bf6:	887a      	ldrh	r2, [r7, #2]
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8009bfc:	e003      	b.n	8009c06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8009bfe:	887b      	ldrh	r3, [r7, #2]
 8009c00:	041a      	lsls	r2, r3, #16
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	619a      	str	r2, [r3, #24]
}
 8009c06:	bf00      	nop
 8009c08:	370c      	adds	r7, #12
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c10:	4770      	bx	lr

08009c12 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009c12:	b480      	push	{r7}
 8009c14:	b085      	sub	sp, #20
 8009c16:	af00      	add	r7, sp, #0
 8009c18:	6078      	str	r0, [r7, #4]
 8009c1a:	460b      	mov	r3, r1
 8009c1c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	695b      	ldr	r3, [r3, #20]
 8009c22:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8009c24:	887a      	ldrh	r2, [r7, #2]
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	4013      	ands	r3, r2
 8009c2a:	041a      	lsls	r2, r3, #16
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	43d9      	mvns	r1, r3
 8009c30:	887b      	ldrh	r3, [r7, #2]
 8009c32:	400b      	ands	r3, r1
 8009c34:	431a      	orrs	r2, r3
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	619a      	str	r2, [r3, #24]
}
 8009c3a:	bf00      	nop
 8009c3c:	3714      	adds	r7, #20
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c44:	4770      	bx	lr
	...

08009c48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b084      	sub	sp, #16
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d101      	bne.n	8009c5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009c56:	2301      	movs	r3, #1
 8009c58:	e12b      	b.n	8009eb2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c60:	b2db      	uxtb	r3, r3
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d106      	bne.n	8009c74 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8009c6e:	6878      	ldr	r0, [r7, #4]
 8009c70:	f7fc ff28 	bl	8006ac4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2224      	movs	r2, #36	@ 0x24
 8009c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	681a      	ldr	r2, [r3, #0]
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f022 0201 	bic.w	r2, r2, #1
 8009c8a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	681a      	ldr	r2, [r3, #0]
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009c9a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	681a      	ldr	r2, [r3, #0]
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009caa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8009cac:	f003 fdb8 	bl	800d820 <HAL_RCC_GetPCLK1Freq>
 8009cb0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	685b      	ldr	r3, [r3, #4]
 8009cb6:	4a81      	ldr	r2, [pc, #516]	@ (8009ebc <HAL_I2C_Init+0x274>)
 8009cb8:	4293      	cmp	r3, r2
 8009cba:	d807      	bhi.n	8009ccc <HAL_I2C_Init+0x84>
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	4a80      	ldr	r2, [pc, #512]	@ (8009ec0 <HAL_I2C_Init+0x278>)
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	bf94      	ite	ls
 8009cc4:	2301      	movls	r3, #1
 8009cc6:	2300      	movhi	r3, #0
 8009cc8:	b2db      	uxtb	r3, r3
 8009cca:	e006      	b.n	8009cda <HAL_I2C_Init+0x92>
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	4a7d      	ldr	r2, [pc, #500]	@ (8009ec4 <HAL_I2C_Init+0x27c>)
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	bf94      	ite	ls
 8009cd4:	2301      	movls	r3, #1
 8009cd6:	2300      	movhi	r3, #0
 8009cd8:	b2db      	uxtb	r3, r3
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d001      	beq.n	8009ce2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8009cde:	2301      	movs	r3, #1
 8009ce0:	e0e7      	b.n	8009eb2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	4a78      	ldr	r2, [pc, #480]	@ (8009ec8 <HAL_I2C_Init+0x280>)
 8009ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8009cea:	0c9b      	lsrs	r3, r3, #18
 8009cec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	685b      	ldr	r3, [r3, #4]
 8009cf4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	68ba      	ldr	r2, [r7, #8]
 8009cfe:	430a      	orrs	r2, r1
 8009d00:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	6a1b      	ldr	r3, [r3, #32]
 8009d08:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	4a6a      	ldr	r2, [pc, #424]	@ (8009ebc <HAL_I2C_Init+0x274>)
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d802      	bhi.n	8009d1c <HAL_I2C_Init+0xd4>
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	3301      	adds	r3, #1
 8009d1a:	e009      	b.n	8009d30 <HAL_I2C_Init+0xe8>
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8009d22:	fb02 f303 	mul.w	r3, r2, r3
 8009d26:	4a69      	ldr	r2, [pc, #420]	@ (8009ecc <HAL_I2C_Init+0x284>)
 8009d28:	fba2 2303 	umull	r2, r3, r2, r3
 8009d2c:	099b      	lsrs	r3, r3, #6
 8009d2e:	3301      	adds	r3, #1
 8009d30:	687a      	ldr	r2, [r7, #4]
 8009d32:	6812      	ldr	r2, [r2, #0]
 8009d34:	430b      	orrs	r3, r1
 8009d36:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	69db      	ldr	r3, [r3, #28]
 8009d3e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8009d42:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	685b      	ldr	r3, [r3, #4]
 8009d4a:	495c      	ldr	r1, [pc, #368]	@ (8009ebc <HAL_I2C_Init+0x274>)
 8009d4c:	428b      	cmp	r3, r1
 8009d4e:	d819      	bhi.n	8009d84 <HAL_I2C_Init+0x13c>
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	1e59      	subs	r1, r3, #1
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	685b      	ldr	r3, [r3, #4]
 8009d58:	005b      	lsls	r3, r3, #1
 8009d5a:	fbb1 f3f3 	udiv	r3, r1, r3
 8009d5e:	1c59      	adds	r1, r3, #1
 8009d60:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8009d64:	400b      	ands	r3, r1
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d00a      	beq.n	8009d80 <HAL_I2C_Init+0x138>
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	1e59      	subs	r1, r3, #1
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	685b      	ldr	r3, [r3, #4]
 8009d72:	005b      	lsls	r3, r3, #1
 8009d74:	fbb1 f3f3 	udiv	r3, r1, r3
 8009d78:	3301      	adds	r3, #1
 8009d7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009d7e:	e051      	b.n	8009e24 <HAL_I2C_Init+0x1dc>
 8009d80:	2304      	movs	r3, #4
 8009d82:	e04f      	b.n	8009e24 <HAL_I2C_Init+0x1dc>
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	689b      	ldr	r3, [r3, #8]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d111      	bne.n	8009db0 <HAL_I2C_Init+0x168>
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	1e58      	subs	r0, r3, #1
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	6859      	ldr	r1, [r3, #4]
 8009d94:	460b      	mov	r3, r1
 8009d96:	005b      	lsls	r3, r3, #1
 8009d98:	440b      	add	r3, r1
 8009d9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8009d9e:	3301      	adds	r3, #1
 8009da0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	bf0c      	ite	eq
 8009da8:	2301      	moveq	r3, #1
 8009daa:	2300      	movne	r3, #0
 8009dac:	b2db      	uxtb	r3, r3
 8009dae:	e012      	b.n	8009dd6 <HAL_I2C_Init+0x18e>
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	1e58      	subs	r0, r3, #1
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	6859      	ldr	r1, [r3, #4]
 8009db8:	460b      	mov	r3, r1
 8009dba:	009b      	lsls	r3, r3, #2
 8009dbc:	440b      	add	r3, r1
 8009dbe:	0099      	lsls	r1, r3, #2
 8009dc0:	440b      	add	r3, r1
 8009dc2:	fbb0 f3f3 	udiv	r3, r0, r3
 8009dc6:	3301      	adds	r3, #1
 8009dc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	bf0c      	ite	eq
 8009dd0:	2301      	moveq	r3, #1
 8009dd2:	2300      	movne	r3, #0
 8009dd4:	b2db      	uxtb	r3, r3
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d001      	beq.n	8009dde <HAL_I2C_Init+0x196>
 8009dda:	2301      	movs	r3, #1
 8009ddc:	e022      	b.n	8009e24 <HAL_I2C_Init+0x1dc>
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	689b      	ldr	r3, [r3, #8]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d10e      	bne.n	8009e04 <HAL_I2C_Init+0x1bc>
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	1e58      	subs	r0, r3, #1
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	6859      	ldr	r1, [r3, #4]
 8009dee:	460b      	mov	r3, r1
 8009df0:	005b      	lsls	r3, r3, #1
 8009df2:	440b      	add	r3, r1
 8009df4:	fbb0 f3f3 	udiv	r3, r0, r3
 8009df8:	3301      	adds	r3, #1
 8009dfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009dfe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009e02:	e00f      	b.n	8009e24 <HAL_I2C_Init+0x1dc>
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	1e58      	subs	r0, r3, #1
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6859      	ldr	r1, [r3, #4]
 8009e0c:	460b      	mov	r3, r1
 8009e0e:	009b      	lsls	r3, r3, #2
 8009e10:	440b      	add	r3, r1
 8009e12:	0099      	lsls	r1, r3, #2
 8009e14:	440b      	add	r3, r1
 8009e16:	fbb0 f3f3 	udiv	r3, r0, r3
 8009e1a:	3301      	adds	r3, #1
 8009e1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009e20:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009e24:	6879      	ldr	r1, [r7, #4]
 8009e26:	6809      	ldr	r1, [r1, #0]
 8009e28:	4313      	orrs	r3, r2
 8009e2a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	69da      	ldr	r2, [r3, #28]
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6a1b      	ldr	r3, [r3, #32]
 8009e3e:	431a      	orrs	r2, r3
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	430a      	orrs	r2, r1
 8009e46:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	689b      	ldr	r3, [r3, #8]
 8009e4e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8009e52:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8009e56:	687a      	ldr	r2, [r7, #4]
 8009e58:	6911      	ldr	r1, [r2, #16]
 8009e5a:	687a      	ldr	r2, [r7, #4]
 8009e5c:	68d2      	ldr	r2, [r2, #12]
 8009e5e:	4311      	orrs	r1, r2
 8009e60:	687a      	ldr	r2, [r7, #4]
 8009e62:	6812      	ldr	r2, [r2, #0]
 8009e64:	430b      	orrs	r3, r1
 8009e66:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	68db      	ldr	r3, [r3, #12]
 8009e6e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	695a      	ldr	r2, [r3, #20]
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	699b      	ldr	r3, [r3, #24]
 8009e7a:	431a      	orrs	r2, r3
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	430a      	orrs	r2, r1
 8009e82:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	681a      	ldr	r2, [r3, #0]
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f042 0201 	orr.w	r2, r2, #1
 8009e92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2200      	movs	r2, #0
 8009e98:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2220      	movs	r2, #32
 8009e9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2200      	movs	r2, #0
 8009eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8009eb0:	2300      	movs	r3, #0
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	3710      	adds	r7, #16
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}
 8009eba:	bf00      	nop
 8009ebc:	000186a0 	.word	0x000186a0
 8009ec0:	001e847f 	.word	0x001e847f
 8009ec4:	003d08ff 	.word	0x003d08ff
 8009ec8:	431bde83 	.word	0x431bde83
 8009ecc:	10624dd3 	.word	0x10624dd3

08009ed0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b082      	sub	sp, #8
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d101      	bne.n	8009ee2 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8009ede:	2301      	movs	r3, #1
 8009ee0:	e021      	b.n	8009f26 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	2224      	movs	r2, #36	@ 0x24
 8009ee6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	681a      	ldr	r2, [r3, #0]
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	f022 0201 	bic.w	r2, r2, #1
 8009ef8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8009efa:	6878      	ldr	r0, [r7, #4]
 8009efc:	f7fc fe78 	bl	8006bf0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2200      	movs	r2, #0
 8009f04:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	2200      	movs	r2, #0
 8009f12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2200      	movs	r2, #0
 8009f18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2200      	movs	r2, #0
 8009f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009f24:	2300      	movs	r3, #0
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	3708      	adds	r7, #8
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}

08009f2e <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8009f2e:	b480      	push	{r7}
 8009f30:	b083      	sub	sp, #12
 8009f32:	af00      	add	r7, sp, #0
 8009f34:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	695b      	ldr	r3, [r3, #20]
 8009f3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f40:	2b80      	cmp	r3, #128	@ 0x80
 8009f42:	d103      	bne.n	8009f4c <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	2200      	movs	r2, #0
 8009f4a:	611a      	str	r2, [r3, #16]
  }
}
 8009f4c:	bf00      	nop
 8009f4e:	370c      	adds	r7, #12
 8009f50:	46bd      	mov	sp, r7
 8009f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f56:	4770      	bx	lr

08009f58 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b087      	sub	sp, #28
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	60f8      	str	r0, [r7, #12]
 8009f60:	60b9      	str	r1, [r7, #8]
 8009f62:	603b      	str	r3, [r7, #0]
 8009f64:	4613      	mov	r3, r2
 8009f66:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f6e:	b2db      	uxtb	r3, r3
 8009f70:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009f74:	2b28      	cmp	r3, #40	@ 0x28
 8009f76:	d15b      	bne.n	800a030 <HAL_I2C_Slave_Seq_Transmit_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d002      	beq.n	8009f84 <HAL_I2C_Slave_Seq_Transmit_IT+0x2c>
 8009f7e:	88fb      	ldrh	r3, [r7, #6]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d101      	bne.n	8009f88 <HAL_I2C_Slave_Seq_Transmit_IT+0x30>
    {
      return  HAL_ERROR;
 8009f84:	2301      	movs	r3, #1
 8009f86:	e054      	b.n	800a032 <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009f8e:	2b01      	cmp	r3, #1
 8009f90:	d101      	bne.n	8009f96 <HAL_I2C_Slave_Seq_Transmit_IT+0x3e>
 8009f92:	2302      	movs	r3, #2
 8009f94:	e04d      	b.n	800a032 <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	2201      	movs	r2, #1
 8009f9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	f003 0301 	and.w	r3, r3, #1
 8009fa8:	2b01      	cmp	r3, #1
 8009faa:	d007      	beq.n	8009fbc <HAL_I2C_Slave_Seq_Transmit_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	681a      	ldr	r2, [r3, #0]
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f042 0201 	orr.w	r2, r2, #1
 8009fba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	681a      	ldr	r2, [r3, #0]
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009fca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	2229      	movs	r2, #41	@ 0x29
 8009fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	2220      	movs	r2, #32
 8009fd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	2200      	movs	r2, #0
 8009fe0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	68ba      	ldr	r2, [r7, #8]
 8009fe6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	88fa      	ldrh	r2, [r7, #6]
 8009fec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ff2:	b29a      	uxth	r2, r3
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	683a      	ldr	r2, [r7, #0]
 8009ffc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009ffe:	2300      	movs	r3, #0
 800a000:	617b      	str	r3, [r7, #20]
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	695b      	ldr	r3, [r3, #20]
 800a008:	617b      	str	r3, [r7, #20]
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	699b      	ldr	r3, [r3, #24]
 800a010:	617b      	str	r3, [r7, #20]
 800a012:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	2200      	movs	r2, #0
 800a018:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	685a      	ldr	r2, [r3, #4]
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 800a02a:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800a02c:	2300      	movs	r3, #0
 800a02e:	e000      	b.n	800a032 <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 800a030:	2302      	movs	r3, #2
  }
}
 800a032:	4618      	mov	r0, r3
 800a034:	371c      	adds	r7, #28
 800a036:	46bd      	mov	sp, r7
 800a038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03c:	4770      	bx	lr

0800a03e <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800a03e:	b480      	push	{r7}
 800a040:	b087      	sub	sp, #28
 800a042:	af00      	add	r7, sp, #0
 800a044:	60f8      	str	r0, [r7, #12]
 800a046:	60b9      	str	r1, [r7, #8]
 800a048:	603b      	str	r3, [r7, #0]
 800a04a:	4613      	mov	r3, r2
 800a04c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a054:	b2db      	uxtb	r3, r3
 800a056:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a05a:	2b28      	cmp	r3, #40	@ 0x28
 800a05c:	d15b      	bne.n	800a116 <HAL_I2C_Slave_Seq_Receive_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d002      	beq.n	800a06a <HAL_I2C_Slave_Seq_Receive_IT+0x2c>
 800a064:	88fb      	ldrh	r3, [r7, #6]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d101      	bne.n	800a06e <HAL_I2C_Slave_Seq_Receive_IT+0x30>
    {
      return  HAL_ERROR;
 800a06a:	2301      	movs	r3, #1
 800a06c:	e054      	b.n	800a118 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a074:	2b01      	cmp	r3, #1
 800a076:	d101      	bne.n	800a07c <HAL_I2C_Slave_Seq_Receive_IT+0x3e>
 800a078:	2302      	movs	r3, #2
 800a07a:	e04d      	b.n	800a118 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	2201      	movs	r2, #1
 800a080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f003 0301 	and.w	r3, r3, #1
 800a08e:	2b01      	cmp	r3, #1
 800a090:	d007      	beq.n	800a0a2 <HAL_I2C_Slave_Seq_Receive_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	681a      	ldr	r2, [r3, #0]
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	f042 0201 	orr.w	r2, r2, #1
 800a0a0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	681a      	ldr	r2, [r3, #0]
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a0b0:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	222a      	movs	r2, #42	@ 0x2a
 800a0b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	2220      	movs	r2, #32
 800a0be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	68ba      	ldr	r2, [r7, #8]
 800a0cc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	88fa      	ldrh	r2, [r7, #6]
 800a0d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a0d8:	b29a      	uxth	r2, r3
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	683a      	ldr	r2, [r7, #0]
 800a0e2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	617b      	str	r3, [r7, #20]
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	695b      	ldr	r3, [r3, #20]
 800a0ee:	617b      	str	r3, [r7, #20]
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	699b      	ldr	r3, [r3, #24]
 800a0f6:	617b      	str	r3, [r7, #20]
 800a0f8:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	685a      	ldr	r2, [r3, #4]
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 800a110:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800a112:	2300      	movs	r3, #0
 800a114:	e000      	b.n	800a118 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 800a116:	2302      	movs	r3, #2
  }
}
 800a118:	4618      	mov	r0, r3
 800a11a:	371c      	adds	r7, #28
 800a11c:	46bd      	mov	sp, r7
 800a11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a122:	4770      	bx	lr

0800a124 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 800a124:	b480      	push	{r7}
 800a126:	b083      	sub	sp, #12
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a132:	b2db      	uxtb	r3, r3
 800a134:	2b20      	cmp	r3, #32
 800a136:	d124      	bne.n	800a182 <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2228      	movs	r2, #40	@ 0x28
 800a13c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	f003 0301 	and.w	r3, r3, #1
 800a14a:	2b01      	cmp	r3, #1
 800a14c:	d007      	beq.n	800a15e <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	681a      	ldr	r2, [r3, #0]
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	f042 0201 	orr.w	r2, r2, #1
 800a15c:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	681a      	ldr	r2, [r3, #0]
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a16c:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	685a      	ldr	r2, [r3, #4]
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800a17c:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800a17e:	2300      	movs	r3, #0
 800a180:	e000      	b.n	800a184 <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800a182:	2302      	movs	r3, #2
  }
}
 800a184:	4618      	mov	r0, r3
 800a186:	370c      	adds	r7, #12
 800a188:	46bd      	mov	sp, r7
 800a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18e:	4770      	bx	lr

0800a190 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b088      	sub	sp, #32
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800a198:	2300      	movs	r3, #0
 800a19a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	685b      	ldr	r3, [r3, #4]
 800a1a2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1a8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a1b0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a1b8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800a1ba:	7bfb      	ldrb	r3, [r7, #15]
 800a1bc:	2b10      	cmp	r3, #16
 800a1be:	d003      	beq.n	800a1c8 <HAL_I2C_EV_IRQHandler+0x38>
 800a1c0:	7bfb      	ldrb	r3, [r7, #15]
 800a1c2:	2b40      	cmp	r3, #64	@ 0x40
 800a1c4:	f040 80c1 	bne.w	800a34a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	699b      	ldr	r3, [r3, #24]
 800a1ce:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	695b      	ldr	r3, [r3, #20]
 800a1d6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800a1d8:	69fb      	ldr	r3, [r7, #28]
 800a1da:	f003 0301 	and.w	r3, r3, #1
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d10d      	bne.n	800a1fe <HAL_I2C_EV_IRQHandler+0x6e>
 800a1e2:	693b      	ldr	r3, [r7, #16]
 800a1e4:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800a1e8:	d003      	beq.n	800a1f2 <HAL_I2C_EV_IRQHandler+0x62>
 800a1ea:	693b      	ldr	r3, [r7, #16]
 800a1ec:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800a1f0:	d101      	bne.n	800a1f6 <HAL_I2C_EV_IRQHandler+0x66>
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	e000      	b.n	800a1f8 <HAL_I2C_EV_IRQHandler+0x68>
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	2b01      	cmp	r3, #1
 800a1fa:	f000 8132 	beq.w	800a462 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a1fe:	69fb      	ldr	r3, [r7, #28]
 800a200:	f003 0301 	and.w	r3, r3, #1
 800a204:	2b00      	cmp	r3, #0
 800a206:	d00c      	beq.n	800a222 <HAL_I2C_EV_IRQHandler+0x92>
 800a208:	697b      	ldr	r3, [r7, #20]
 800a20a:	0a5b      	lsrs	r3, r3, #9
 800a20c:	f003 0301 	and.w	r3, r3, #1
 800a210:	2b00      	cmp	r3, #0
 800a212:	d006      	beq.n	800a222 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800a214:	6878      	ldr	r0, [r7, #4]
 800a216:	f001 fc65 	bl	800bae4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	f000 fd69 	bl	800acf2 <I2C_Master_SB>
 800a220:	e092      	b.n	800a348 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a222:	69fb      	ldr	r3, [r7, #28]
 800a224:	08db      	lsrs	r3, r3, #3
 800a226:	f003 0301 	and.w	r3, r3, #1
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d009      	beq.n	800a242 <HAL_I2C_EV_IRQHandler+0xb2>
 800a22e:	697b      	ldr	r3, [r7, #20]
 800a230:	0a5b      	lsrs	r3, r3, #9
 800a232:	f003 0301 	and.w	r3, r3, #1
 800a236:	2b00      	cmp	r3, #0
 800a238:	d003      	beq.n	800a242 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	f000 fddf 	bl	800adfe <I2C_Master_ADD10>
 800a240:	e082      	b.n	800a348 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a242:	69fb      	ldr	r3, [r7, #28]
 800a244:	085b      	lsrs	r3, r3, #1
 800a246:	f003 0301 	and.w	r3, r3, #1
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d009      	beq.n	800a262 <HAL_I2C_EV_IRQHandler+0xd2>
 800a24e:	697b      	ldr	r3, [r7, #20]
 800a250:	0a5b      	lsrs	r3, r3, #9
 800a252:	f003 0301 	and.w	r3, r3, #1
 800a256:	2b00      	cmp	r3, #0
 800a258:	d003      	beq.n	800a262 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	f000 fdf9 	bl	800ae52 <I2C_Master_ADDR>
 800a260:	e072      	b.n	800a348 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800a262:	69bb      	ldr	r3, [r7, #24]
 800a264:	089b      	lsrs	r3, r3, #2
 800a266:	f003 0301 	and.w	r3, r3, #1
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d03b      	beq.n	800a2e6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a278:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a27c:	f000 80f3 	beq.w	800a466 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a280:	69fb      	ldr	r3, [r7, #28]
 800a282:	09db      	lsrs	r3, r3, #7
 800a284:	f003 0301 	and.w	r3, r3, #1
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d00f      	beq.n	800a2ac <HAL_I2C_EV_IRQHandler+0x11c>
 800a28c:	697b      	ldr	r3, [r7, #20]
 800a28e:	0a9b      	lsrs	r3, r3, #10
 800a290:	f003 0301 	and.w	r3, r3, #1
 800a294:	2b00      	cmp	r3, #0
 800a296:	d009      	beq.n	800a2ac <HAL_I2C_EV_IRQHandler+0x11c>
 800a298:	69fb      	ldr	r3, [r7, #28]
 800a29a:	089b      	lsrs	r3, r3, #2
 800a29c:	f003 0301 	and.w	r3, r3, #1
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d103      	bne.n	800a2ac <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f000 f9bd 	bl	800a624 <I2C_MasterTransmit_TXE>
 800a2aa:	e04d      	b.n	800a348 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a2ac:	69fb      	ldr	r3, [r7, #28]
 800a2ae:	089b      	lsrs	r3, r3, #2
 800a2b0:	f003 0301 	and.w	r3, r3, #1
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	f000 80d6 	beq.w	800a466 <HAL_I2C_EV_IRQHandler+0x2d6>
 800a2ba:	697b      	ldr	r3, [r7, #20]
 800a2bc:	0a5b      	lsrs	r3, r3, #9
 800a2be:	f003 0301 	and.w	r3, r3, #1
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	f000 80cf 	beq.w	800a466 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800a2c8:	7bbb      	ldrb	r3, [r7, #14]
 800a2ca:	2b21      	cmp	r3, #33	@ 0x21
 800a2cc:	d103      	bne.n	800a2d6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f000 fa44 	bl	800a75c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a2d4:	e0c7      	b.n	800a466 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800a2d6:	7bfb      	ldrb	r3, [r7, #15]
 800a2d8:	2b40      	cmp	r3, #64	@ 0x40
 800a2da:	f040 80c4 	bne.w	800a466 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	f000 fab2 	bl	800a848 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a2e4:	e0bf      	b.n	800a466 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	685b      	ldr	r3, [r3, #4]
 800a2ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a2f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a2f4:	f000 80b7 	beq.w	800a466 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a2f8:	69fb      	ldr	r3, [r7, #28]
 800a2fa:	099b      	lsrs	r3, r3, #6
 800a2fc:	f003 0301 	and.w	r3, r3, #1
 800a300:	2b00      	cmp	r3, #0
 800a302:	d00f      	beq.n	800a324 <HAL_I2C_EV_IRQHandler+0x194>
 800a304:	697b      	ldr	r3, [r7, #20]
 800a306:	0a9b      	lsrs	r3, r3, #10
 800a308:	f003 0301 	and.w	r3, r3, #1
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d009      	beq.n	800a324 <HAL_I2C_EV_IRQHandler+0x194>
 800a310:	69fb      	ldr	r3, [r7, #28]
 800a312:	089b      	lsrs	r3, r3, #2
 800a314:	f003 0301 	and.w	r3, r3, #1
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d103      	bne.n	800a324 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f000 fb2b 	bl	800a978 <I2C_MasterReceive_RXNE>
 800a322:	e011      	b.n	800a348 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a324:	69fb      	ldr	r3, [r7, #28]
 800a326:	089b      	lsrs	r3, r3, #2
 800a328:	f003 0301 	and.w	r3, r3, #1
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	f000 809a 	beq.w	800a466 <HAL_I2C_EV_IRQHandler+0x2d6>
 800a332:	697b      	ldr	r3, [r7, #20]
 800a334:	0a5b      	lsrs	r3, r3, #9
 800a336:	f003 0301 	and.w	r3, r3, #1
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	f000 8093 	beq.w	800a466 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f000 fbe1 	bl	800ab08 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a346:	e08e      	b.n	800a466 <HAL_I2C_EV_IRQHandler+0x2d6>
 800a348:	e08d      	b.n	800a466 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d004      	beq.n	800a35c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	695b      	ldr	r3, [r3, #20]
 800a358:	61fb      	str	r3, [r7, #28]
 800a35a:	e007      	b.n	800a36c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	699b      	ldr	r3, [r3, #24]
 800a362:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	695b      	ldr	r3, [r3, #20]
 800a36a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a36c:	69fb      	ldr	r3, [r7, #28]
 800a36e:	085b      	lsrs	r3, r3, #1
 800a370:	f003 0301 	and.w	r3, r3, #1
 800a374:	2b00      	cmp	r3, #0
 800a376:	d012      	beq.n	800a39e <HAL_I2C_EV_IRQHandler+0x20e>
 800a378:	697b      	ldr	r3, [r7, #20]
 800a37a:	0a5b      	lsrs	r3, r3, #9
 800a37c:	f003 0301 	and.w	r3, r3, #1
 800a380:	2b00      	cmp	r3, #0
 800a382:	d00c      	beq.n	800a39e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d003      	beq.n	800a394 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	699b      	ldr	r3, [r3, #24]
 800a392:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800a394:	69b9      	ldr	r1, [r7, #24]
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	f000 ffaa 	bl	800b2f0 <I2C_Slave_ADDR>
 800a39c:	e066      	b.n	800a46c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a39e:	69fb      	ldr	r3, [r7, #28]
 800a3a0:	091b      	lsrs	r3, r3, #4
 800a3a2:	f003 0301 	and.w	r3, r3, #1
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d009      	beq.n	800a3be <HAL_I2C_EV_IRQHandler+0x22e>
 800a3aa:	697b      	ldr	r3, [r7, #20]
 800a3ac:	0a5b      	lsrs	r3, r3, #9
 800a3ae:	f003 0301 	and.w	r3, r3, #1
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d003      	beq.n	800a3be <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f000 ffe4 	bl	800b384 <I2C_Slave_STOPF>
 800a3bc:	e056      	b.n	800a46c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a3be:	7bbb      	ldrb	r3, [r7, #14]
 800a3c0:	2b21      	cmp	r3, #33	@ 0x21
 800a3c2:	d002      	beq.n	800a3ca <HAL_I2C_EV_IRQHandler+0x23a>
 800a3c4:	7bbb      	ldrb	r3, [r7, #14]
 800a3c6:	2b29      	cmp	r3, #41	@ 0x29
 800a3c8:	d125      	bne.n	800a416 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a3ca:	69fb      	ldr	r3, [r7, #28]
 800a3cc:	09db      	lsrs	r3, r3, #7
 800a3ce:	f003 0301 	and.w	r3, r3, #1
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d00f      	beq.n	800a3f6 <HAL_I2C_EV_IRQHandler+0x266>
 800a3d6:	697b      	ldr	r3, [r7, #20]
 800a3d8:	0a9b      	lsrs	r3, r3, #10
 800a3da:	f003 0301 	and.w	r3, r3, #1
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d009      	beq.n	800a3f6 <HAL_I2C_EV_IRQHandler+0x266>
 800a3e2:	69fb      	ldr	r3, [r7, #28]
 800a3e4:	089b      	lsrs	r3, r3, #2
 800a3e6:	f003 0301 	and.w	r3, r3, #1
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d103      	bne.n	800a3f6 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	f000 fec0 	bl	800b174 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a3f4:	e039      	b.n	800a46a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a3f6:	69fb      	ldr	r3, [r7, #28]
 800a3f8:	089b      	lsrs	r3, r3, #2
 800a3fa:	f003 0301 	and.w	r3, r3, #1
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d033      	beq.n	800a46a <HAL_I2C_EV_IRQHandler+0x2da>
 800a402:	697b      	ldr	r3, [r7, #20]
 800a404:	0a5b      	lsrs	r3, r3, #9
 800a406:	f003 0301 	and.w	r3, r3, #1
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d02d      	beq.n	800a46a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800a40e:	6878      	ldr	r0, [r7, #4]
 800a410:	f000 feed 	bl	800b1ee <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a414:	e029      	b.n	800a46a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a416:	69fb      	ldr	r3, [r7, #28]
 800a418:	099b      	lsrs	r3, r3, #6
 800a41a:	f003 0301 	and.w	r3, r3, #1
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d00f      	beq.n	800a442 <HAL_I2C_EV_IRQHandler+0x2b2>
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	0a9b      	lsrs	r3, r3, #10
 800a426:	f003 0301 	and.w	r3, r3, #1
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d009      	beq.n	800a442 <HAL_I2C_EV_IRQHandler+0x2b2>
 800a42e:	69fb      	ldr	r3, [r7, #28]
 800a430:	089b      	lsrs	r3, r3, #2
 800a432:	f003 0301 	and.w	r3, r3, #1
 800a436:	2b00      	cmp	r3, #0
 800a438:	d103      	bne.n	800a442 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800a43a:	6878      	ldr	r0, [r7, #4]
 800a43c:	f000 fef8 	bl	800b230 <I2C_SlaveReceive_RXNE>
 800a440:	e014      	b.n	800a46c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a442:	69fb      	ldr	r3, [r7, #28]
 800a444:	089b      	lsrs	r3, r3, #2
 800a446:	f003 0301 	and.w	r3, r3, #1
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d00e      	beq.n	800a46c <HAL_I2C_EV_IRQHandler+0x2dc>
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	0a5b      	lsrs	r3, r3, #9
 800a452:	f003 0301 	and.w	r3, r3, #1
 800a456:	2b00      	cmp	r3, #0
 800a458:	d008      	beq.n	800a46c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f000 ff26 	bl	800b2ac <I2C_SlaveReceive_BTF>
 800a460:	e004      	b.n	800a46c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800a462:	bf00      	nop
 800a464:	e002      	b.n	800a46c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a466:	bf00      	nop
 800a468:	e000      	b.n	800a46c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a46a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800a46c:	3720      	adds	r7, #32
 800a46e:	46bd      	mov	sp, r7
 800a470:	bd80      	pop	{r7, pc}

0800a472 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800a472:	b580      	push	{r7, lr}
 800a474:	b08a      	sub	sp, #40	@ 0x28
 800a476:	af00      	add	r7, sp, #0
 800a478:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	695b      	ldr	r3, [r3, #20]
 800a480:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	685b      	ldr	r3, [r3, #4]
 800a488:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800a48a:	2300      	movs	r3, #0
 800a48c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a494:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800a496:	6a3b      	ldr	r3, [r7, #32]
 800a498:	0a1b      	lsrs	r3, r3, #8
 800a49a:	f003 0301 	and.w	r3, r3, #1
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d00e      	beq.n	800a4c0 <HAL_I2C_ER_IRQHandler+0x4e>
 800a4a2:	69fb      	ldr	r3, [r7, #28]
 800a4a4:	0a1b      	lsrs	r3, r3, #8
 800a4a6:	f003 0301 	and.w	r3, r3, #1
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d008      	beq.n	800a4c0 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800a4ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4b0:	f043 0301 	orr.w	r3, r3, #1
 800a4b4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a4be:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800a4c0:	6a3b      	ldr	r3, [r7, #32]
 800a4c2:	0a5b      	lsrs	r3, r3, #9
 800a4c4:	f003 0301 	and.w	r3, r3, #1
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d00e      	beq.n	800a4ea <HAL_I2C_ER_IRQHandler+0x78>
 800a4cc:	69fb      	ldr	r3, [r7, #28]
 800a4ce:	0a1b      	lsrs	r3, r3, #8
 800a4d0:	f003 0301 	and.w	r3, r3, #1
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d008      	beq.n	800a4ea <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800a4d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4da:	f043 0302 	orr.w	r3, r3, #2
 800a4de:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 800a4e8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800a4ea:	6a3b      	ldr	r3, [r7, #32]
 800a4ec:	0a9b      	lsrs	r3, r3, #10
 800a4ee:	f003 0301 	and.w	r3, r3, #1
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d03f      	beq.n	800a576 <HAL_I2C_ER_IRQHandler+0x104>
 800a4f6:	69fb      	ldr	r3, [r7, #28]
 800a4f8:	0a1b      	lsrs	r3, r3, #8
 800a4fa:	f003 0301 	and.w	r3, r3, #1
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d039      	beq.n	800a576 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800a502:	7efb      	ldrb	r3, [r7, #27]
 800a504:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a50a:	b29b      	uxth	r3, r3
 800a50c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a514:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a51a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800a51c:	7ebb      	ldrb	r3, [r7, #26]
 800a51e:	2b20      	cmp	r3, #32
 800a520:	d112      	bne.n	800a548 <HAL_I2C_ER_IRQHandler+0xd6>
 800a522:	697b      	ldr	r3, [r7, #20]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d10f      	bne.n	800a548 <HAL_I2C_ER_IRQHandler+0xd6>
 800a528:	7cfb      	ldrb	r3, [r7, #19]
 800a52a:	2b21      	cmp	r3, #33	@ 0x21
 800a52c:	d008      	beq.n	800a540 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800a52e:	7cfb      	ldrb	r3, [r7, #19]
 800a530:	2b29      	cmp	r3, #41	@ 0x29
 800a532:	d005      	beq.n	800a540 <HAL_I2C_ER_IRQHandler+0xce>
 800a534:	7cfb      	ldrb	r3, [r7, #19]
 800a536:	2b28      	cmp	r3, #40	@ 0x28
 800a538:	d106      	bne.n	800a548 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	2b21      	cmp	r3, #33	@ 0x21
 800a53e:	d103      	bne.n	800a548 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800a540:	6878      	ldr	r0, [r7, #4]
 800a542:	f001 f84f 	bl	800b5e4 <I2C_Slave_AF>
 800a546:	e016      	b.n	800a576 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a550:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800a552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a554:	f043 0304 	orr.w	r3, r3, #4
 800a558:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800a55a:	7efb      	ldrb	r3, [r7, #27]
 800a55c:	2b10      	cmp	r3, #16
 800a55e:	d002      	beq.n	800a566 <HAL_I2C_ER_IRQHandler+0xf4>
 800a560:	7efb      	ldrb	r3, [r7, #27]
 800a562:	2b40      	cmp	r3, #64	@ 0x40
 800a564:	d107      	bne.n	800a576 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	681a      	ldr	r2, [r3, #0]
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a574:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800a576:	6a3b      	ldr	r3, [r7, #32]
 800a578:	0adb      	lsrs	r3, r3, #11
 800a57a:	f003 0301 	and.w	r3, r3, #1
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d00e      	beq.n	800a5a0 <HAL_I2C_ER_IRQHandler+0x12e>
 800a582:	69fb      	ldr	r3, [r7, #28]
 800a584:	0a1b      	lsrs	r3, r3, #8
 800a586:	f003 0301 	and.w	r3, r3, #1
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d008      	beq.n	800a5a0 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800a58e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a590:	f043 0308 	orr.w	r3, r3, #8
 800a594:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800a59e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800a5a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d008      	beq.n	800a5b8 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a5aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ac:	431a      	orrs	r2, r3
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800a5b2:	6878      	ldr	r0, [r7, #4]
 800a5b4:	f001 f88a 	bl	800b6cc <I2C_ITError>
  }
}
 800a5b8:	bf00      	nop
 800a5ba:	3728      	adds	r7, #40	@ 0x28
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	bd80      	pop	{r7, pc}

0800a5c0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b083      	sub	sp, #12
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800a5c8:	bf00      	nop
 800a5ca:	370c      	adds	r7, #12
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d2:	4770      	bx	lr

0800a5d4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a5d4:	b480      	push	{r7}
 800a5d6:	b083      	sub	sp, #12
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800a5dc:	bf00      	nop
 800a5de:	370c      	adds	r7, #12
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e6:	4770      	bx	lr

0800a5e8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b083      	sub	sp, #12
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800a5f0:	bf00      	nop
 800a5f2:	370c      	adds	r7, #12
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fa:	4770      	bx	lr

0800a5fc <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a5fc:	b480      	push	{r7}
 800a5fe:	b083      	sub	sp, #12
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800a604:	bf00      	nop
 800a606:	370c      	adds	r7, #12
 800a608:	46bd      	mov	sp, r7
 800a60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60e:	4770      	bx	lr

0800a610 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a610:	b480      	push	{r7}
 800a612:	b083      	sub	sp, #12
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800a618:	bf00      	nop
 800a61a:	370c      	adds	r7, #12
 800a61c:	46bd      	mov	sp, r7
 800a61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a622:	4770      	bx	lr

0800a624 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800a624:	b580      	push	{r7, lr}
 800a626:	b084      	sub	sp, #16
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a632:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a63a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a640:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a646:	2b00      	cmp	r3, #0
 800a648:	d150      	bne.n	800a6ec <I2C_MasterTransmit_TXE+0xc8>
 800a64a:	7bfb      	ldrb	r3, [r7, #15]
 800a64c:	2b21      	cmp	r3, #33	@ 0x21
 800a64e:	d14d      	bne.n	800a6ec <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a650:	68bb      	ldr	r3, [r7, #8]
 800a652:	2b08      	cmp	r3, #8
 800a654:	d01d      	beq.n	800a692 <I2C_MasterTransmit_TXE+0x6e>
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	2b20      	cmp	r3, #32
 800a65a:	d01a      	beq.n	800a692 <I2C_MasterTransmit_TXE+0x6e>
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a662:	d016      	beq.n	800a692 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	685a      	ldr	r2, [r3, #4]
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a672:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2211      	movs	r2, #17
 800a678:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2200      	movs	r2, #0
 800a67e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2220      	movs	r2, #32
 800a686:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800a68a:	6878      	ldr	r0, [r7, #4]
 800a68c:	f7ff ff98 	bl	800a5c0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a690:	e060      	b.n	800a754 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	685a      	ldr	r2, [r3, #4]
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a6a0:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	681a      	ldr	r2, [r3, #0]
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a6b0:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2220      	movs	r2, #32
 800a6bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a6c6:	b2db      	uxtb	r3, r3
 800a6c8:	2b40      	cmp	r3, #64	@ 0x40
 800a6ca:	d107      	bne.n	800a6dc <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800a6d4:	6878      	ldr	r0, [r7, #4]
 800a6d6:	f7ff ff87 	bl	800a5e8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a6da:	e03b      	b.n	800a754 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2200      	movs	r2, #0
 800a6e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f7ff ff6b 	bl	800a5c0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a6ea:	e033      	b.n	800a754 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800a6ec:	7bfb      	ldrb	r3, [r7, #15]
 800a6ee:	2b21      	cmp	r3, #33	@ 0x21
 800a6f0:	d005      	beq.n	800a6fe <I2C_MasterTransmit_TXE+0xda>
 800a6f2:	7bbb      	ldrb	r3, [r7, #14]
 800a6f4:	2b40      	cmp	r3, #64	@ 0x40
 800a6f6:	d12d      	bne.n	800a754 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800a6f8:	7bfb      	ldrb	r3, [r7, #15]
 800a6fa:	2b22      	cmp	r3, #34	@ 0x22
 800a6fc:	d12a      	bne.n	800a754 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a702:	b29b      	uxth	r3, r3
 800a704:	2b00      	cmp	r3, #0
 800a706:	d108      	bne.n	800a71a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	685a      	ldr	r2, [r3, #4]
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a716:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800a718:	e01c      	b.n	800a754 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a720:	b2db      	uxtb	r3, r3
 800a722:	2b40      	cmp	r3, #64	@ 0x40
 800a724:	d103      	bne.n	800a72e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f000 f88e 	bl	800a848 <I2C_MemoryTransmit_TXE_BTF>
}
 800a72c:	e012      	b.n	800a754 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a732:	781a      	ldrb	r2, [r3, #0]
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a73e:	1c5a      	adds	r2, r3, #1
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a748:	b29b      	uxth	r3, r3
 800a74a:	3b01      	subs	r3, #1
 800a74c:	b29a      	uxth	r2, r3
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800a752:	e7ff      	b.n	800a754 <I2C_MasterTransmit_TXE+0x130>
 800a754:	bf00      	nop
 800a756:	3710      	adds	r7, #16
 800a758:	46bd      	mov	sp, r7
 800a75a:	bd80      	pop	{r7, pc}

0800a75c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b084      	sub	sp, #16
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a768:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a770:	b2db      	uxtb	r3, r3
 800a772:	2b21      	cmp	r3, #33	@ 0x21
 800a774:	d164      	bne.n	800a840 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a77a:	b29b      	uxth	r3, r3
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d012      	beq.n	800a7a6 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a784:	781a      	ldrb	r2, [r3, #0]
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a790:	1c5a      	adds	r2, r3, #1
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a79a:	b29b      	uxth	r3, r3
 800a79c:	3b01      	subs	r3, #1
 800a79e:	b29a      	uxth	r2, r3
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800a7a4:	e04c      	b.n	800a840 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	2b08      	cmp	r3, #8
 800a7aa:	d01d      	beq.n	800a7e8 <I2C_MasterTransmit_BTF+0x8c>
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	2b20      	cmp	r3, #32
 800a7b0:	d01a      	beq.n	800a7e8 <I2C_MasterTransmit_BTF+0x8c>
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a7b8:	d016      	beq.n	800a7e8 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	685a      	ldr	r2, [r3, #4]
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a7c8:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2211      	movs	r2, #17
 800a7ce:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2220      	movs	r2, #32
 800a7dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800a7e0:	6878      	ldr	r0, [r7, #4]
 800a7e2:	f7ff feed 	bl	800a5c0 <HAL_I2C_MasterTxCpltCallback>
}
 800a7e6:	e02b      	b.n	800a840 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	685a      	ldr	r2, [r3, #4]
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a7f6:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	681a      	ldr	r2, [r3, #0]
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a806:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2200      	movs	r2, #0
 800a80c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	2220      	movs	r2, #32
 800a812:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a81c:	b2db      	uxtb	r3, r3
 800a81e:	2b40      	cmp	r3, #64	@ 0x40
 800a820:	d107      	bne.n	800a832 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2200      	movs	r2, #0
 800a826:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800a82a:	6878      	ldr	r0, [r7, #4]
 800a82c:	f7ff fedc 	bl	800a5e8 <HAL_I2C_MemTxCpltCallback>
}
 800a830:	e006      	b.n	800a840 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2200      	movs	r2, #0
 800a836:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	f7ff fec0 	bl	800a5c0 <HAL_I2C_MasterTxCpltCallback>
}
 800a840:	bf00      	nop
 800a842:	3710      	adds	r7, #16
 800a844:	46bd      	mov	sp, r7
 800a846:	bd80      	pop	{r7, pc}

0800a848 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b084      	sub	sp, #16
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a856:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d11d      	bne.n	800a89c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a864:	2b01      	cmp	r3, #1
 800a866:	d10b      	bne.n	800a880 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a86c:	b2da      	uxtb	r2, r3
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a878:	1c9a      	adds	r2, r3, #2
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800a87e:	e077      	b.n	800a970 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a884:	b29b      	uxth	r3, r3
 800a886:	121b      	asrs	r3, r3, #8
 800a888:	b2da      	uxtb	r2, r3
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a894:	1c5a      	adds	r2, r3, #1
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a89a:	e069      	b.n	800a970 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8a0:	2b01      	cmp	r3, #1
 800a8a2:	d10b      	bne.n	800a8bc <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a8a8:	b2da      	uxtb	r2, r3
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8b4:	1c5a      	adds	r2, r3, #1
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a8ba:	e059      	b.n	800a970 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8c0:	2b02      	cmp	r3, #2
 800a8c2:	d152      	bne.n	800a96a <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800a8c4:	7bfb      	ldrb	r3, [r7, #15]
 800a8c6:	2b22      	cmp	r3, #34	@ 0x22
 800a8c8:	d10d      	bne.n	800a8e6 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	681a      	ldr	r2, [r3, #0]
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a8d8:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8de:	1c5a      	adds	r2, r3, #1
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a8e4:	e044      	b.n	800a970 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8ea:	b29b      	uxth	r3, r3
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d015      	beq.n	800a91c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800a8f0:	7bfb      	ldrb	r3, [r7, #15]
 800a8f2:	2b21      	cmp	r3, #33	@ 0x21
 800a8f4:	d112      	bne.n	800a91c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8fa:	781a      	ldrb	r2, [r3, #0]
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a906:	1c5a      	adds	r2, r3, #1
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a910:	b29b      	uxth	r3, r3
 800a912:	3b01      	subs	r3, #1
 800a914:	b29a      	uxth	r2, r3
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800a91a:	e029      	b.n	800a970 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a920:	b29b      	uxth	r3, r3
 800a922:	2b00      	cmp	r3, #0
 800a924:	d124      	bne.n	800a970 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800a926:	7bfb      	ldrb	r3, [r7, #15]
 800a928:	2b21      	cmp	r3, #33	@ 0x21
 800a92a:	d121      	bne.n	800a970 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	685a      	ldr	r2, [r3, #4]
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a93a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	681a      	ldr	r2, [r3, #0]
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a94a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	2200      	movs	r2, #0
 800a950:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	2220      	movs	r2, #32
 800a956:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	2200      	movs	r2, #0
 800a95e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	f7ff fe40 	bl	800a5e8 <HAL_I2C_MemTxCpltCallback>
}
 800a968:	e002      	b.n	800a970 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800a96a:	6878      	ldr	r0, [r7, #4]
 800a96c:	f7ff fadf 	bl	8009f2e <I2C_Flush_DR>
}
 800a970:	bf00      	nop
 800a972:	3710      	adds	r7, #16
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}

0800a978 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b084      	sub	sp, #16
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a986:	b2db      	uxtb	r3, r3
 800a988:	2b22      	cmp	r3, #34	@ 0x22
 800a98a:	f040 80b9 	bne.w	800ab00 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a992:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a998:	b29b      	uxth	r3, r3
 800a99a:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800a99c:	68bb      	ldr	r3, [r7, #8]
 800a99e:	2b03      	cmp	r3, #3
 800a9a0:	d921      	bls.n	800a9e6 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	691a      	ldr	r2, [r3, #16]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9ac:	b2d2      	uxtb	r2, r2
 800a9ae:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9b4:	1c5a      	adds	r2, r3, #1
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9be:	b29b      	uxth	r3, r3
 800a9c0:	3b01      	subs	r3, #1
 800a9c2:	b29a      	uxth	r2, r3
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9cc:	b29b      	uxth	r3, r3
 800a9ce:	2b03      	cmp	r3, #3
 800a9d0:	f040 8096 	bne.w	800ab00 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	685a      	ldr	r2, [r3, #4]
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a9e2:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800a9e4:	e08c      	b.n	800ab00 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9ea:	2b02      	cmp	r3, #2
 800a9ec:	d07f      	beq.n	800aaee <I2C_MasterReceive_RXNE+0x176>
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	2b01      	cmp	r3, #1
 800a9f2:	d002      	beq.n	800a9fa <I2C_MasterReceive_RXNE+0x82>
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d179      	bne.n	800aaee <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f001 f840 	bl	800ba80 <I2C_WaitOnSTOPRequestThroughIT>
 800aa00:	4603      	mov	r3, r0
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d14c      	bne.n	800aaa0 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	681a      	ldr	r2, [r3, #0]
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa14:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	685a      	ldr	r2, [r3, #4]
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800aa24:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	691a      	ldr	r2, [r3, #16]
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa30:	b2d2      	uxtb	r2, r2
 800aa32:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa38:	1c5a      	adds	r2, r3, #1
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa42:	b29b      	uxth	r3, r3
 800aa44:	3b01      	subs	r3, #1
 800aa46:	b29a      	uxth	r2, r3
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2220      	movs	r2, #32
 800aa50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800aa5a:	b2db      	uxtb	r3, r3
 800aa5c:	2b40      	cmp	r3, #64	@ 0x40
 800aa5e:	d10a      	bne.n	800aa76 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2200      	movs	r2, #0
 800aa64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f7ff fdc4 	bl	800a5fc <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800aa74:	e044      	b.n	800ab00 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2200      	movs	r2, #0
 800aa7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	2b08      	cmp	r3, #8
 800aa82:	d002      	beq.n	800aa8a <I2C_MasterReceive_RXNE+0x112>
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	2b20      	cmp	r3, #32
 800aa88:	d103      	bne.n	800aa92 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	631a      	str	r2, [r3, #48]	@ 0x30
 800aa90:	e002      	b.n	800aa98 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	2212      	movs	r2, #18
 800aa96:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f7ff fd9b 	bl	800a5d4 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800aa9e:	e02f      	b.n	800ab00 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	685a      	ldr	r2, [r3, #4]
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800aaae:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	691a      	ldr	r2, [r3, #16]
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaba:	b2d2      	uxtb	r2, r2
 800aabc:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aac2:	1c5a      	adds	r2, r3, #1
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aacc:	b29b      	uxth	r3, r3
 800aace:	3b01      	subs	r3, #1
 800aad0:	b29a      	uxth	r2, r3
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2220      	movs	r2, #32
 800aada:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2200      	movs	r2, #0
 800aae2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f7fa f8c6 	bl	8004c78 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800aaec:	e008      	b.n	800ab00 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	685a      	ldr	r2, [r3, #4]
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aafc:	605a      	str	r2, [r3, #4]
}
 800aafe:	e7ff      	b.n	800ab00 <I2C_MasterReceive_RXNE+0x188>
 800ab00:	bf00      	nop
 800ab02:	3710      	adds	r7, #16
 800ab04:	46bd      	mov	sp, r7
 800ab06:	bd80      	pop	{r7, pc}

0800ab08 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b084      	sub	sp, #16
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab14:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab1a:	b29b      	uxth	r3, r3
 800ab1c:	2b04      	cmp	r3, #4
 800ab1e:	d11b      	bne.n	800ab58 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	685a      	ldr	r2, [r3, #4]
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ab2e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	691a      	ldr	r2, [r3, #16]
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab3a:	b2d2      	uxtb	r2, r2
 800ab3c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab42:	1c5a      	adds	r2, r3, #1
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab4c:	b29b      	uxth	r3, r3
 800ab4e:	3b01      	subs	r3, #1
 800ab50:	b29a      	uxth	r2, r3
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800ab56:	e0c8      	b.n	800acea <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab5c:	b29b      	uxth	r3, r3
 800ab5e:	2b03      	cmp	r3, #3
 800ab60:	d129      	bne.n	800abb6 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	685a      	ldr	r2, [r3, #4]
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ab70:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	2b04      	cmp	r3, #4
 800ab76:	d00a      	beq.n	800ab8e <I2C_MasterReceive_BTF+0x86>
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	2b02      	cmp	r3, #2
 800ab7c:	d007      	beq.n	800ab8e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	681a      	ldr	r2, [r3, #0]
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ab8c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	691a      	ldr	r2, [r3, #16]
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab98:	b2d2      	uxtb	r2, r2
 800ab9a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aba0:	1c5a      	adds	r2, r3, #1
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abaa:	b29b      	uxth	r3, r3
 800abac:	3b01      	subs	r3, #1
 800abae:	b29a      	uxth	r2, r3
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800abb4:	e099      	b.n	800acea <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abba:	b29b      	uxth	r3, r3
 800abbc:	2b02      	cmp	r3, #2
 800abbe:	f040 8081 	bne.w	800acc4 <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	2b01      	cmp	r3, #1
 800abc6:	d002      	beq.n	800abce <I2C_MasterReceive_BTF+0xc6>
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	2b10      	cmp	r3, #16
 800abcc:	d108      	bne.n	800abe0 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	681a      	ldr	r2, [r3, #0]
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800abdc:	601a      	str	r2, [r3, #0]
 800abde:	e019      	b.n	800ac14 <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	2b04      	cmp	r3, #4
 800abe4:	d002      	beq.n	800abec <I2C_MasterReceive_BTF+0xe4>
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	2b02      	cmp	r3, #2
 800abea:	d108      	bne.n	800abfe <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	681a      	ldr	r2, [r3, #0]
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800abfa:	601a      	str	r2, [r3, #0]
 800abfc:	e00a      	b.n	800ac14 <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	2b10      	cmp	r3, #16
 800ac02:	d007      	beq.n	800ac14 <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	681a      	ldr	r2, [r3, #0]
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ac12:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	691a      	ldr	r2, [r3, #16]
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac1e:	b2d2      	uxtb	r2, r2
 800ac20:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac26:	1c5a      	adds	r2, r3, #1
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac30:	b29b      	uxth	r3, r3
 800ac32:	3b01      	subs	r3, #1
 800ac34:	b29a      	uxth	r2, r3
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	691a      	ldr	r2, [r3, #16]
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac44:	b2d2      	uxtb	r2, r2
 800ac46:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac4c:	1c5a      	adds	r2, r3, #1
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac56:	b29b      	uxth	r3, r3
 800ac58:	3b01      	subs	r3, #1
 800ac5a:	b29a      	uxth	r2, r3
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	685a      	ldr	r2, [r3, #4]
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800ac6e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2220      	movs	r2, #32
 800ac74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ac7e:	b2db      	uxtb	r3, r3
 800ac80:	2b40      	cmp	r3, #64	@ 0x40
 800ac82:	d10a      	bne.n	800ac9a <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2200      	movs	r2, #0
 800ac88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2200      	movs	r2, #0
 800ac90:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800ac92:	6878      	ldr	r0, [r7, #4]
 800ac94:	f7ff fcb2 	bl	800a5fc <HAL_I2C_MemRxCpltCallback>
}
 800ac98:	e027      	b.n	800acea <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	2b08      	cmp	r3, #8
 800aca6:	d002      	beq.n	800acae <I2C_MasterReceive_BTF+0x1a6>
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	2b20      	cmp	r3, #32
 800acac:	d103      	bne.n	800acb6 <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	2200      	movs	r2, #0
 800acb2:	631a      	str	r2, [r3, #48]	@ 0x30
 800acb4:	e002      	b.n	800acbc <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	2212      	movs	r2, #18
 800acba:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800acbc:	6878      	ldr	r0, [r7, #4]
 800acbe:	f7ff fc89 	bl	800a5d4 <HAL_I2C_MasterRxCpltCallback>
}
 800acc2:	e012      	b.n	800acea <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	691a      	ldr	r2, [r3, #16]
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acce:	b2d2      	uxtb	r2, r2
 800acd0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acd6:	1c5a      	adds	r2, r3, #1
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ace0:	b29b      	uxth	r3, r3
 800ace2:	3b01      	subs	r3, #1
 800ace4:	b29a      	uxth	r2, r3
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800acea:	bf00      	nop
 800acec:	3710      	adds	r7, #16
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}

0800acf2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800acf2:	b480      	push	{r7}
 800acf4:	b083      	sub	sp, #12
 800acf6:	af00      	add	r7, sp, #0
 800acf8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ad00:	b2db      	uxtb	r3, r3
 800ad02:	2b40      	cmp	r3, #64	@ 0x40
 800ad04:	d117      	bne.n	800ad36 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d109      	bne.n	800ad22 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad12:	b2db      	uxtb	r3, r3
 800ad14:	461a      	mov	r2, r3
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800ad1e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800ad20:	e067      	b.n	800adf2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad26:	b2db      	uxtb	r3, r3
 800ad28:	f043 0301 	orr.w	r3, r3, #1
 800ad2c:	b2da      	uxtb	r2, r3
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	611a      	str	r2, [r3, #16]
}
 800ad34:	e05d      	b.n	800adf2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	691b      	ldr	r3, [r3, #16]
 800ad3a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ad3e:	d133      	bne.n	800ada8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ad46:	b2db      	uxtb	r3, r3
 800ad48:	2b21      	cmp	r3, #33	@ 0x21
 800ad4a:	d109      	bne.n	800ad60 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad50:	b2db      	uxtb	r3, r3
 800ad52:	461a      	mov	r2, r3
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800ad5c:	611a      	str	r2, [r3, #16]
 800ad5e:	e008      	b.n	800ad72 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad64:	b2db      	uxtb	r3, r3
 800ad66:	f043 0301 	orr.w	r3, r3, #1
 800ad6a:	b2da      	uxtb	r2, r3
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d004      	beq.n	800ad84 <I2C_Master_SB+0x92>
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d108      	bne.n	800ad96 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d032      	beq.n	800adf2 <I2C_Master_SB+0x100>
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d02d      	beq.n	800adf2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	685a      	ldr	r2, [r3, #4]
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ada4:	605a      	str	r2, [r3, #4]
}
 800ada6:	e024      	b.n	800adf2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800adac:	2b00      	cmp	r3, #0
 800adae:	d10e      	bne.n	800adce <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adb4:	b29b      	uxth	r3, r3
 800adb6:	11db      	asrs	r3, r3, #7
 800adb8:	b2db      	uxtb	r3, r3
 800adba:	f003 0306 	and.w	r3, r3, #6
 800adbe:	b2db      	uxtb	r3, r3
 800adc0:	f063 030f 	orn	r3, r3, #15
 800adc4:	b2da      	uxtb	r2, r3
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	611a      	str	r2, [r3, #16]
}
 800adcc:	e011      	b.n	800adf2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800add2:	2b01      	cmp	r3, #1
 800add4:	d10d      	bne.n	800adf2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adda:	b29b      	uxth	r3, r3
 800addc:	11db      	asrs	r3, r3, #7
 800adde:	b2db      	uxtb	r3, r3
 800ade0:	f003 0306 	and.w	r3, r3, #6
 800ade4:	b2db      	uxtb	r3, r3
 800ade6:	f063 030e 	orn	r3, r3, #14
 800adea:	b2da      	uxtb	r2, r3
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	611a      	str	r2, [r3, #16]
}
 800adf2:	bf00      	nop
 800adf4:	370c      	adds	r7, #12
 800adf6:	46bd      	mov	sp, r7
 800adf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfc:	4770      	bx	lr

0800adfe <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800adfe:	b480      	push	{r7}
 800ae00:	b083      	sub	sp, #12
 800ae02:	af00      	add	r7, sp, #0
 800ae04:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae0a:	b2da      	uxtb	r2, r3
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d004      	beq.n	800ae24 <I2C_Master_ADD10+0x26>
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d108      	bne.n	800ae36 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d00c      	beq.n	800ae46 <I2C_Master_ADD10+0x48>
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d007      	beq.n	800ae46 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	685a      	ldr	r2, [r3, #4]
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ae44:	605a      	str	r2, [r3, #4]
  }
}
 800ae46:	bf00      	nop
 800ae48:	370c      	adds	r7, #12
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae50:	4770      	bx	lr

0800ae52 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800ae52:	b480      	push	{r7}
 800ae54:	b091      	sub	sp, #68	@ 0x44
 800ae56:	af00      	add	r7, sp, #0
 800ae58:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ae60:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae68:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae6e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ae76:	b2db      	uxtb	r3, r3
 800ae78:	2b22      	cmp	r3, #34	@ 0x22
 800ae7a:	f040 8169 	bne.w	800b150 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d10f      	bne.n	800aea6 <I2C_Master_ADDR+0x54>
 800ae86:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ae8a:	2b40      	cmp	r3, #64	@ 0x40
 800ae8c:	d10b      	bne.n	800aea6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ae8e:	2300      	movs	r3, #0
 800ae90:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	695b      	ldr	r3, [r3, #20]
 800ae98:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	699b      	ldr	r3, [r3, #24]
 800aea0:	633b      	str	r3, [r7, #48]	@ 0x30
 800aea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aea4:	e160      	b.n	800b168 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d11d      	bne.n	800aeea <I2C_Master_ADDR+0x98>
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	691b      	ldr	r3, [r3, #16]
 800aeb2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800aeb6:	d118      	bne.n	800aeea <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800aeb8:	2300      	movs	r3, #0
 800aeba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	695b      	ldr	r3, [r3, #20]
 800aec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	699b      	ldr	r3, [r3, #24]
 800aeca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	681a      	ldr	r2, [r3, #0]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800aedc:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aee2:	1c5a      	adds	r2, r3, #1
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	651a      	str	r2, [r3, #80]	@ 0x50
 800aee8:	e13e      	b.n	800b168 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aeee:	b29b      	uxth	r3, r3
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d113      	bne.n	800af1c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800aef4:	2300      	movs	r3, #0
 800aef6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	695b      	ldr	r3, [r3, #20]
 800aefe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	699b      	ldr	r3, [r3, #24]
 800af06:	62bb      	str	r3, [r7, #40]	@ 0x28
 800af08:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	681a      	ldr	r2, [r3, #0]
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800af18:	601a      	str	r2, [r3, #0]
 800af1a:	e115      	b.n	800b148 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af20:	b29b      	uxth	r3, r3
 800af22:	2b01      	cmp	r3, #1
 800af24:	f040 808a 	bne.w	800b03c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800af28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af2a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800af2e:	d137      	bne.n	800afa0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	681a      	ldr	r2, [r3, #0]
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800af3e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	685b      	ldr	r3, [r3, #4]
 800af46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800af4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af4e:	d113      	bne.n	800af78 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	681a      	ldr	r2, [r3, #0]
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800af5e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800af60:	2300      	movs	r3, #0
 800af62:	627b      	str	r3, [r7, #36]	@ 0x24
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	695b      	ldr	r3, [r3, #20]
 800af6a:	627b      	str	r3, [r7, #36]	@ 0x24
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	699b      	ldr	r3, [r3, #24]
 800af72:	627b      	str	r3, [r7, #36]	@ 0x24
 800af74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af76:	e0e7      	b.n	800b148 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800af78:	2300      	movs	r3, #0
 800af7a:	623b      	str	r3, [r7, #32]
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	695b      	ldr	r3, [r3, #20]
 800af82:	623b      	str	r3, [r7, #32]
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	699b      	ldr	r3, [r3, #24]
 800af8a:	623b      	str	r3, [r7, #32]
 800af8c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	681a      	ldr	r2, [r3, #0]
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800af9c:	601a      	str	r2, [r3, #0]
 800af9e:	e0d3      	b.n	800b148 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800afa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afa2:	2b08      	cmp	r3, #8
 800afa4:	d02e      	beq.n	800b004 <I2C_Master_ADDR+0x1b2>
 800afa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afa8:	2b20      	cmp	r3, #32
 800afaa:	d02b      	beq.n	800b004 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800afac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afae:	2b12      	cmp	r3, #18
 800afb0:	d102      	bne.n	800afb8 <I2C_Master_ADDR+0x166>
 800afb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afb4:	2b01      	cmp	r3, #1
 800afb6:	d125      	bne.n	800b004 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800afb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afba:	2b04      	cmp	r3, #4
 800afbc:	d00e      	beq.n	800afdc <I2C_Master_ADDR+0x18a>
 800afbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afc0:	2b02      	cmp	r3, #2
 800afc2:	d00b      	beq.n	800afdc <I2C_Master_ADDR+0x18a>
 800afc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afc6:	2b10      	cmp	r3, #16
 800afc8:	d008      	beq.n	800afdc <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	681a      	ldr	r2, [r3, #0]
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800afd8:	601a      	str	r2, [r3, #0]
 800afda:	e007      	b.n	800afec <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	681a      	ldr	r2, [r3, #0]
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800afea:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800afec:	2300      	movs	r3, #0
 800afee:	61fb      	str	r3, [r7, #28]
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	695b      	ldr	r3, [r3, #20]
 800aff6:	61fb      	str	r3, [r7, #28]
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	699b      	ldr	r3, [r3, #24]
 800affe:	61fb      	str	r3, [r7, #28]
 800b000:	69fb      	ldr	r3, [r7, #28]
 800b002:	e0a1      	b.n	800b148 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	681a      	ldr	r2, [r3, #0]
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b012:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b014:	2300      	movs	r3, #0
 800b016:	61bb      	str	r3, [r7, #24]
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	695b      	ldr	r3, [r3, #20]
 800b01e:	61bb      	str	r3, [r7, #24]
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	699b      	ldr	r3, [r3, #24]
 800b026:	61bb      	str	r3, [r7, #24]
 800b028:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	681a      	ldr	r2, [r3, #0]
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b038:	601a      	str	r2, [r3, #0]
 800b03a:	e085      	b.n	800b148 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b040:	b29b      	uxth	r3, r3
 800b042:	2b02      	cmp	r3, #2
 800b044:	d14d      	bne.n	800b0e2 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800b046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b048:	2b04      	cmp	r3, #4
 800b04a:	d016      	beq.n	800b07a <I2C_Master_ADDR+0x228>
 800b04c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b04e:	2b02      	cmp	r3, #2
 800b050:	d013      	beq.n	800b07a <I2C_Master_ADDR+0x228>
 800b052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b054:	2b10      	cmp	r3, #16
 800b056:	d010      	beq.n	800b07a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	681a      	ldr	r2, [r3, #0]
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b066:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	681a      	ldr	r2, [r3, #0]
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b076:	601a      	str	r2, [r3, #0]
 800b078:	e007      	b.n	800b08a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	681a      	ldr	r2, [r3, #0]
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b088:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	685b      	ldr	r3, [r3, #4]
 800b090:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b094:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b098:	d117      	bne.n	800b0ca <I2C_Master_ADDR+0x278>
 800b09a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b09c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b0a0:	d00b      	beq.n	800b0ba <I2C_Master_ADDR+0x268>
 800b0a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0a4:	2b01      	cmp	r3, #1
 800b0a6:	d008      	beq.n	800b0ba <I2C_Master_ADDR+0x268>
 800b0a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0aa:	2b08      	cmp	r3, #8
 800b0ac:	d005      	beq.n	800b0ba <I2C_Master_ADDR+0x268>
 800b0ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0b0:	2b10      	cmp	r3, #16
 800b0b2:	d002      	beq.n	800b0ba <I2C_Master_ADDR+0x268>
 800b0b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0b6:	2b20      	cmp	r3, #32
 800b0b8:	d107      	bne.n	800b0ca <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	685a      	ldr	r2, [r3, #4]
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b0c8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	617b      	str	r3, [r7, #20]
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	695b      	ldr	r3, [r3, #20]
 800b0d4:	617b      	str	r3, [r7, #20]
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	699b      	ldr	r3, [r3, #24]
 800b0dc:	617b      	str	r3, [r7, #20]
 800b0de:	697b      	ldr	r3, [r7, #20]
 800b0e0:	e032      	b.n	800b148 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	681a      	ldr	r2, [r3, #0]
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b0f0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	685b      	ldr	r3, [r3, #4]
 800b0f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b0fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b100:	d117      	bne.n	800b132 <I2C_Master_ADDR+0x2e0>
 800b102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b104:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b108:	d00b      	beq.n	800b122 <I2C_Master_ADDR+0x2d0>
 800b10a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b10c:	2b01      	cmp	r3, #1
 800b10e:	d008      	beq.n	800b122 <I2C_Master_ADDR+0x2d0>
 800b110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b112:	2b08      	cmp	r3, #8
 800b114:	d005      	beq.n	800b122 <I2C_Master_ADDR+0x2d0>
 800b116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b118:	2b10      	cmp	r3, #16
 800b11a:	d002      	beq.n	800b122 <I2C_Master_ADDR+0x2d0>
 800b11c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b11e:	2b20      	cmp	r3, #32
 800b120:	d107      	bne.n	800b132 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	685a      	ldr	r2, [r3, #4]
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b130:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b132:	2300      	movs	r3, #0
 800b134:	613b      	str	r3, [r7, #16]
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	695b      	ldr	r3, [r3, #20]
 800b13c:	613b      	str	r3, [r7, #16]
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	699b      	ldr	r3, [r3, #24]
 800b144:	613b      	str	r3, [r7, #16]
 800b146:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	2200      	movs	r2, #0
 800b14c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800b14e:	e00b      	b.n	800b168 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b150:	2300      	movs	r3, #0
 800b152:	60fb      	str	r3, [r7, #12]
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	695b      	ldr	r3, [r3, #20]
 800b15a:	60fb      	str	r3, [r7, #12]
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	699b      	ldr	r3, [r3, #24]
 800b162:	60fb      	str	r3, [r7, #12]
 800b164:	68fb      	ldr	r3, [r7, #12]
}
 800b166:	e7ff      	b.n	800b168 <I2C_Master_ADDR+0x316>
 800b168:	bf00      	nop
 800b16a:	3744      	adds	r7, #68	@ 0x44
 800b16c:	46bd      	mov	sp, r7
 800b16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b172:	4770      	bx	lr

0800b174 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b084      	sub	sp, #16
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b182:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b188:	b29b      	uxth	r3, r3
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d02b      	beq.n	800b1e6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b192:	781a      	ldrb	r2, [r3, #0]
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b19e:	1c5a      	adds	r2, r3, #1
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1a8:	b29b      	uxth	r3, r3
 800b1aa:	3b01      	subs	r3, #1
 800b1ac:	b29a      	uxth	r2, r3
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1b6:	b29b      	uxth	r3, r3
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d114      	bne.n	800b1e6 <I2C_SlaveTransmit_TXE+0x72>
 800b1bc:	7bfb      	ldrb	r3, [r7, #15]
 800b1be:	2b29      	cmp	r3, #41	@ 0x29
 800b1c0:	d111      	bne.n	800b1e6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	685a      	ldr	r2, [r3, #4]
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b1d0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	2221      	movs	r2, #33	@ 0x21
 800b1d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	2228      	movs	r2, #40	@ 0x28
 800b1dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f7f9 fd2f 	bl	8004c44 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800b1e6:	bf00      	nop
 800b1e8:	3710      	adds	r7, #16
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	bd80      	pop	{r7, pc}

0800b1ee <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800b1ee:	b480      	push	{r7}
 800b1f0:	b083      	sub	sp, #12
 800b1f2:	af00      	add	r7, sp, #0
 800b1f4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1fa:	b29b      	uxth	r3, r3
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d011      	beq.n	800b224 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b204:	781a      	ldrb	r2, [r3, #0]
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b210:	1c5a      	adds	r2, r3, #1
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b21a:	b29b      	uxth	r3, r3
 800b21c:	3b01      	subs	r3, #1
 800b21e:	b29a      	uxth	r2, r3
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800b224:	bf00      	nop
 800b226:	370c      	adds	r7, #12
 800b228:	46bd      	mov	sp, r7
 800b22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22e:	4770      	bx	lr

0800b230 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800b230:	b580      	push	{r7, lr}
 800b232:	b084      	sub	sp, #16
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b23e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b244:	b29b      	uxth	r3, r3
 800b246:	2b00      	cmp	r3, #0
 800b248:	d02c      	beq.n	800b2a4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	691a      	ldr	r2, [r3, #16]
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b254:	b2d2      	uxtb	r2, r2
 800b256:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b25c:	1c5a      	adds	r2, r3, #1
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b266:	b29b      	uxth	r3, r3
 800b268:	3b01      	subs	r3, #1
 800b26a:	b29a      	uxth	r2, r3
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b274:	b29b      	uxth	r3, r3
 800b276:	2b00      	cmp	r3, #0
 800b278:	d114      	bne.n	800b2a4 <I2C_SlaveReceive_RXNE+0x74>
 800b27a:	7bfb      	ldrb	r3, [r7, #15]
 800b27c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b27e:	d111      	bne.n	800b2a4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	685a      	ldr	r2, [r3, #4]
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b28e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2222      	movs	r2, #34	@ 0x22
 800b294:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	2228      	movs	r2, #40	@ 0x28
 800b29a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b29e:	6878      	ldr	r0, [r7, #4]
 800b2a0:	f7f9 fca4 	bl	8004bec <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800b2a4:	bf00      	nop
 800b2a6:	3710      	adds	r7, #16
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	bd80      	pop	{r7, pc}

0800b2ac <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800b2ac:	b480      	push	{r7}
 800b2ae:	b083      	sub	sp, #12
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b2b8:	b29b      	uxth	r3, r3
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d012      	beq.n	800b2e4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	691a      	ldr	r2, [r3, #16]
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2c8:	b2d2      	uxtb	r2, r2
 800b2ca:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2d0:	1c5a      	adds	r2, r3, #1
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b2da:	b29b      	uxth	r3, r3
 800b2dc:	3b01      	subs	r3, #1
 800b2de:	b29a      	uxth	r2, r3
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800b2e4:	bf00      	nop
 800b2e6:	370c      	adds	r7, #12
 800b2e8:	46bd      	mov	sp, r7
 800b2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ee:	4770      	bx	lr

0800b2f0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b084      	sub	sp, #16
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	6078      	str	r0, [r7, #4]
 800b2f8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b304:	b2db      	uxtb	r3, r3
 800b306:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b30a:	2b28      	cmp	r3, #40	@ 0x28
 800b30c:	d127      	bne.n	800b35e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	685a      	ldr	r2, [r3, #4]
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b31c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	089b      	lsrs	r3, r3, #2
 800b322:	f003 0301 	and.w	r3, r3, #1
 800b326:	2b00      	cmp	r3, #0
 800b328:	d101      	bne.n	800b32e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800b32a:	2301      	movs	r3, #1
 800b32c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	09db      	lsrs	r3, r3, #7
 800b332:	f003 0301 	and.w	r3, r3, #1
 800b336:	2b00      	cmp	r3, #0
 800b338:	d103      	bne.n	800b342 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	68db      	ldr	r3, [r3, #12]
 800b33e:	81bb      	strh	r3, [r7, #12]
 800b340:	e002      	b.n	800b348 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	699b      	ldr	r3, [r3, #24]
 800b346:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	2200      	movs	r2, #0
 800b34c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800b350:	89ba      	ldrh	r2, [r7, #12]
 800b352:	7bfb      	ldrb	r3, [r7, #15]
 800b354:	4619      	mov	r1, r3
 800b356:	6878      	ldr	r0, [r7, #4]
 800b358:	f7f9 fbfe 	bl	8004b58 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800b35c:	e00e      	b.n	800b37c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b35e:	2300      	movs	r3, #0
 800b360:	60bb      	str	r3, [r7, #8]
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	695b      	ldr	r3, [r3, #20]
 800b368:	60bb      	str	r3, [r7, #8]
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	699b      	ldr	r3, [r3, #24]
 800b370:	60bb      	str	r3, [r7, #8]
 800b372:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	2200      	movs	r2, #0
 800b378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800b37c:	bf00      	nop
 800b37e:	3710      	adds	r7, #16
 800b380:	46bd      	mov	sp, r7
 800b382:	bd80      	pop	{r7, pc}

0800b384 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b084      	sub	sp, #16
 800b388:	af00      	add	r7, sp, #0
 800b38a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b392:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	685a      	ldr	r2, [r3, #4]
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b3a2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	60bb      	str	r3, [r7, #8]
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	695b      	ldr	r3, [r3, #20]
 800b3ae:	60bb      	str	r3, [r7, #8]
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	681a      	ldr	r2, [r3, #0]
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f042 0201 	orr.w	r2, r2, #1
 800b3be:	601a      	str	r2, [r3, #0]
 800b3c0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	681a      	ldr	r2, [r3, #0]
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b3d0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	685b      	ldr	r3, [r3, #4]
 800b3d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b3dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b3e0:	d172      	bne.n	800b4c8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800b3e2:	7bfb      	ldrb	r3, [r7, #15]
 800b3e4:	2b22      	cmp	r3, #34	@ 0x22
 800b3e6:	d002      	beq.n	800b3ee <I2C_Slave_STOPF+0x6a>
 800b3e8:	7bfb      	ldrb	r3, [r7, #15]
 800b3ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3ec:	d135      	bne.n	800b45a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	685b      	ldr	r3, [r3, #4]
 800b3f6:	b29a      	uxth	r2, r3
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b400:	b29b      	uxth	r3, r3
 800b402:	2b00      	cmp	r3, #0
 800b404:	d005      	beq.n	800b412 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b40a:	f043 0204 	orr.w	r2, r3, #4
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	685a      	ldr	r2, [r3, #4]
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b420:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b426:	4618      	mov	r0, r3
 800b428:	f7fe f830 	bl	800948c <HAL_DMA_GetState>
 800b42c:	4603      	mov	r3, r0
 800b42e:	2b01      	cmp	r3, #1
 800b430:	d049      	beq.n	800b4c6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b436:	4a69      	ldr	r2, [pc, #420]	@ (800b5dc <I2C_Slave_STOPF+0x258>)
 800b438:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b43e:	4618      	mov	r0, r3
 800b440:	f7fd fe78 	bl	8009134 <HAL_DMA_Abort_IT>
 800b444:	4603      	mov	r3, r0
 800b446:	2b00      	cmp	r3, #0
 800b448:	d03d      	beq.n	800b4c6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b44e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b450:	687a      	ldr	r2, [r7, #4]
 800b452:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b454:	4610      	mov	r0, r2
 800b456:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b458:	e035      	b.n	800b4c6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	685b      	ldr	r3, [r3, #4]
 800b462:	b29a      	uxth	r2, r3
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b46c:	b29b      	uxth	r3, r3
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d005      	beq.n	800b47e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b476:	f043 0204 	orr.w	r2, r3, #4
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	685a      	ldr	r2, [r3, #4]
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b48c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b492:	4618      	mov	r0, r3
 800b494:	f7fd fffa 	bl	800948c <HAL_DMA_GetState>
 800b498:	4603      	mov	r3, r0
 800b49a:	2b01      	cmp	r3, #1
 800b49c:	d014      	beq.n	800b4c8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4a2:	4a4e      	ldr	r2, [pc, #312]	@ (800b5dc <I2C_Slave_STOPF+0x258>)
 800b4a4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	f7fd fe42 	bl	8009134 <HAL_DMA_Abort_IT>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d008      	beq.n	800b4c8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4bc:	687a      	ldr	r2, [r7, #4]
 800b4be:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b4c0:	4610      	mov	r0, r2
 800b4c2:	4798      	blx	r3
 800b4c4:	e000      	b.n	800b4c8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b4c6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b4cc:	b29b      	uxth	r3, r3
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d03e      	beq.n	800b550 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	695b      	ldr	r3, [r3, #20]
 800b4d8:	f003 0304 	and.w	r3, r3, #4
 800b4dc:	2b04      	cmp	r3, #4
 800b4de:	d112      	bne.n	800b506 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	691a      	ldr	r2, [r3, #16]
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4ea:	b2d2      	uxtb	r2, r2
 800b4ec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4f2:	1c5a      	adds	r2, r3, #1
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b4fc:	b29b      	uxth	r3, r3
 800b4fe:	3b01      	subs	r3, #1
 800b500:	b29a      	uxth	r2, r3
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	695b      	ldr	r3, [r3, #20]
 800b50c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b510:	2b40      	cmp	r3, #64	@ 0x40
 800b512:	d112      	bne.n	800b53a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	691a      	ldr	r2, [r3, #16]
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b51e:	b2d2      	uxtb	r2, r2
 800b520:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b526:	1c5a      	adds	r2, r3, #1
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b530:	b29b      	uxth	r3, r3
 800b532:	3b01      	subs	r3, #1
 800b534:	b29a      	uxth	r2, r3
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b53e:	b29b      	uxth	r3, r3
 800b540:	2b00      	cmp	r3, #0
 800b542:	d005      	beq.n	800b550 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b548:	f043 0204 	orr.w	r2, r3, #4
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b554:	2b00      	cmp	r3, #0
 800b556:	d003      	beq.n	800b560 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800b558:	6878      	ldr	r0, [r7, #4]
 800b55a:	f000 f8b7 	bl	800b6cc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800b55e:	e039      	b.n	800b5d4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800b560:	7bfb      	ldrb	r3, [r7, #15]
 800b562:	2b2a      	cmp	r3, #42	@ 0x2a
 800b564:	d109      	bne.n	800b57a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	2200      	movs	r2, #0
 800b56a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	2228      	movs	r2, #40	@ 0x28
 800b570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b574:	6878      	ldr	r0, [r7, #4]
 800b576:	f7f9 fb39 	bl	8004bec <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b580:	b2db      	uxtb	r3, r3
 800b582:	2b28      	cmp	r3, #40	@ 0x28
 800b584:	d111      	bne.n	800b5aa <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	4a15      	ldr	r2, [pc, #84]	@ (800b5e0 <I2C_Slave_STOPF+0x25c>)
 800b58a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2200      	movs	r2, #0
 800b590:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	2220      	movs	r2, #32
 800b596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	2200      	movs	r2, #0
 800b59e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800b5a2:	6878      	ldr	r0, [r7, #4]
 800b5a4:	f7f9 fac6 	bl	8004b34 <HAL_I2C_ListenCpltCallback>
}
 800b5a8:	e014      	b.n	800b5d4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5ae:	2b22      	cmp	r3, #34	@ 0x22
 800b5b0:	d002      	beq.n	800b5b8 <I2C_Slave_STOPF+0x234>
 800b5b2:	7bfb      	ldrb	r3, [r7, #15]
 800b5b4:	2b22      	cmp	r3, #34	@ 0x22
 800b5b6:	d10d      	bne.n	800b5d4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	2220      	movs	r2, #32
 800b5c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b5ce:	6878      	ldr	r0, [r7, #4]
 800b5d0:	f7f9 fb0c 	bl	8004bec <HAL_I2C_SlaveRxCpltCallback>
}
 800b5d4:	bf00      	nop
 800b5d6:	3710      	adds	r7, #16
 800b5d8:	46bd      	mov	sp, r7
 800b5da:	bd80      	pop	{r7, pc}
 800b5dc:	0800b931 	.word	0x0800b931
 800b5e0:	ffff0000 	.word	0xffff0000

0800b5e4 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	b084      	sub	sp, #16
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b5f2:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5f8:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800b5fa:	68bb      	ldr	r3, [r7, #8]
 800b5fc:	2b08      	cmp	r3, #8
 800b5fe:	d002      	beq.n	800b606 <I2C_Slave_AF+0x22>
 800b600:	68bb      	ldr	r3, [r7, #8]
 800b602:	2b20      	cmp	r3, #32
 800b604:	d129      	bne.n	800b65a <I2C_Slave_AF+0x76>
 800b606:	7bfb      	ldrb	r3, [r7, #15]
 800b608:	2b28      	cmp	r3, #40	@ 0x28
 800b60a:	d126      	bne.n	800b65a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	4a2e      	ldr	r2, [pc, #184]	@ (800b6c8 <I2C_Slave_AF+0xe4>)
 800b610:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	685a      	ldr	r2, [r3, #4]
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b620:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800b62a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	681a      	ldr	r2, [r3, #0]
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b63a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	2200      	movs	r2, #0
 800b640:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	2220      	movs	r2, #32
 800b646:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	2200      	movs	r2, #0
 800b64e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	f7f9 fa6e 	bl	8004b34 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800b658:	e031      	b.n	800b6be <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800b65a:	7bfb      	ldrb	r3, [r7, #15]
 800b65c:	2b21      	cmp	r3, #33	@ 0x21
 800b65e:	d129      	bne.n	800b6b4 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	4a19      	ldr	r2, [pc, #100]	@ (800b6c8 <I2C_Slave_AF+0xe4>)
 800b664:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2221      	movs	r2, #33	@ 0x21
 800b66a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2220      	movs	r2, #32
 800b670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2200      	movs	r2, #0
 800b678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	685a      	ldr	r2, [r3, #4]
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b68a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800b694:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	681a      	ldr	r2, [r3, #0]
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b6a4:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800b6a6:	6878      	ldr	r0, [r7, #4]
 800b6a8:	f7fe fc41 	bl	8009f2e <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b6ac:	6878      	ldr	r0, [r7, #4]
 800b6ae:	f7f9 fac9 	bl	8004c44 <HAL_I2C_SlaveTxCpltCallback>
}
 800b6b2:	e004      	b.n	800b6be <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800b6bc:	615a      	str	r2, [r3, #20]
}
 800b6be:	bf00      	nop
 800b6c0:	3710      	adds	r7, #16
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	bd80      	pop	{r7, pc}
 800b6c6:	bf00      	nop
 800b6c8:	ffff0000 	.word	0xffff0000

0800b6cc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800b6cc:	b580      	push	{r7, lr}
 800b6ce:	b084      	sub	sp, #16
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6da:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b6e2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800b6e4:	7bbb      	ldrb	r3, [r7, #14]
 800b6e6:	2b10      	cmp	r3, #16
 800b6e8:	d002      	beq.n	800b6f0 <I2C_ITError+0x24>
 800b6ea:	7bbb      	ldrb	r3, [r7, #14]
 800b6ec:	2b40      	cmp	r3, #64	@ 0x40
 800b6ee:	d10a      	bne.n	800b706 <I2C_ITError+0x3a>
 800b6f0:	7bfb      	ldrb	r3, [r7, #15]
 800b6f2:	2b22      	cmp	r3, #34	@ 0x22
 800b6f4:	d107      	bne.n	800b706 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	681a      	ldr	r2, [r3, #0]
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b704:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b706:	7bfb      	ldrb	r3, [r7, #15]
 800b708:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b70c:	2b28      	cmp	r3, #40	@ 0x28
 800b70e:	d107      	bne.n	800b720 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2200      	movs	r2, #0
 800b714:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	2228      	movs	r2, #40	@ 0x28
 800b71a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800b71e:	e015      	b.n	800b74c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	685b      	ldr	r3, [r3, #4]
 800b726:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b72a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b72e:	d00a      	beq.n	800b746 <I2C_ITError+0x7a>
 800b730:	7bfb      	ldrb	r3, [r7, #15]
 800b732:	2b60      	cmp	r3, #96	@ 0x60
 800b734:	d007      	beq.n	800b746 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	2220      	movs	r2, #32
 800b73a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	2200      	movs	r2, #0
 800b742:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	2200      	movs	r2, #0
 800b74a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	685b      	ldr	r3, [r3, #4]
 800b752:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b756:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b75a:	d162      	bne.n	800b822 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	685a      	ldr	r2, [r3, #4]
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b76a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b770:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800b774:	b2db      	uxtb	r3, r3
 800b776:	2b01      	cmp	r3, #1
 800b778:	d020      	beq.n	800b7bc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b77e:	4a6a      	ldr	r2, [pc, #424]	@ (800b928 <I2C_ITError+0x25c>)
 800b780:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b786:	4618      	mov	r0, r3
 800b788:	f7fd fcd4 	bl	8009134 <HAL_DMA_Abort_IT>
 800b78c:	4603      	mov	r3, r0
 800b78e:	2b00      	cmp	r3, #0
 800b790:	f000 8089 	beq.w	800b8a6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	681a      	ldr	r2, [r3, #0]
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	f022 0201 	bic.w	r2, r2, #1
 800b7a2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	2220      	movs	r2, #32
 800b7a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b7b2:	687a      	ldr	r2, [r7, #4]
 800b7b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b7b6:	4610      	mov	r0, r2
 800b7b8:	4798      	blx	r3
 800b7ba:	e074      	b.n	800b8a6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7c0:	4a59      	ldr	r2, [pc, #356]	@ (800b928 <I2C_ITError+0x25c>)
 800b7c2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	f7fd fcb3 	bl	8009134 <HAL_DMA_Abort_IT>
 800b7ce:	4603      	mov	r3, r0
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d068      	beq.n	800b8a6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	695b      	ldr	r3, [r3, #20]
 800b7da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7de:	2b40      	cmp	r3, #64	@ 0x40
 800b7e0:	d10b      	bne.n	800b7fa <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	691a      	ldr	r2, [r3, #16]
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7ec:	b2d2      	uxtb	r2, r2
 800b7ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7f4:	1c5a      	adds	r2, r3, #1
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	681a      	ldr	r2, [r3, #0]
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	f022 0201 	bic.w	r2, r2, #1
 800b808:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	2220      	movs	r2, #32
 800b80e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b816:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b818:	687a      	ldr	r2, [r7, #4]
 800b81a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b81c:	4610      	mov	r0, r2
 800b81e:	4798      	blx	r3
 800b820:	e041      	b.n	800b8a6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b828:	b2db      	uxtb	r3, r3
 800b82a:	2b60      	cmp	r3, #96	@ 0x60
 800b82c:	d125      	bne.n	800b87a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	2220      	movs	r2, #32
 800b832:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	2200      	movs	r2, #0
 800b83a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	695b      	ldr	r3, [r3, #20]
 800b842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b846:	2b40      	cmp	r3, #64	@ 0x40
 800b848:	d10b      	bne.n	800b862 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	691a      	ldr	r2, [r3, #16]
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b854:	b2d2      	uxtb	r2, r2
 800b856:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b85c:	1c5a      	adds	r2, r3, #1
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	681a      	ldr	r2, [r3, #0]
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	f022 0201 	bic.w	r2, r2, #1
 800b870:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800b872:	6878      	ldr	r0, [r7, #4]
 800b874:	f7fe fecc 	bl	800a610 <HAL_I2C_AbortCpltCallback>
 800b878:	e015      	b.n	800b8a6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	695b      	ldr	r3, [r3, #20]
 800b880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b884:	2b40      	cmp	r3, #64	@ 0x40
 800b886:	d10b      	bne.n	800b8a0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	691a      	ldr	r2, [r3, #16]
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b892:	b2d2      	uxtb	r2, r2
 800b894:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b89a:	1c5a      	adds	r2, r3, #1
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800b8a0:	6878      	ldr	r0, [r7, #4]
 800b8a2:	f7f9 f9e9 	bl	8004c78 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8aa:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800b8ac:	68bb      	ldr	r3, [r7, #8]
 800b8ae:	f003 0301 	and.w	r3, r3, #1
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d10e      	bne.n	800b8d4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800b8b6:	68bb      	ldr	r3, [r7, #8]
 800b8b8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d109      	bne.n	800b8d4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800b8c0:	68bb      	ldr	r3, [r7, #8]
 800b8c2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d104      	bne.n	800b8d4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d007      	beq.n	800b8e4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	685a      	ldr	r2, [r3, #4]
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b8e2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b8ea:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8f0:	f003 0304 	and.w	r3, r3, #4
 800b8f4:	2b04      	cmp	r3, #4
 800b8f6:	d113      	bne.n	800b920 <I2C_ITError+0x254>
 800b8f8:	7bfb      	ldrb	r3, [r7, #15]
 800b8fa:	2b28      	cmp	r3, #40	@ 0x28
 800b8fc:	d110      	bne.n	800b920 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	4a0a      	ldr	r2, [pc, #40]	@ (800b92c <I2C_ITError+0x260>)
 800b902:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	2200      	movs	r2, #0
 800b908:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	2220      	movs	r2, #32
 800b90e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	2200      	movs	r2, #0
 800b916:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	f7f9 f90a 	bl	8004b34 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b920:	bf00      	nop
 800b922:	3710      	adds	r7, #16
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}
 800b928:	0800b931 	.word	0x0800b931
 800b92c:	ffff0000 	.word	0xffff0000

0800b930 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b086      	sub	sp, #24
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b938:	2300      	movs	r3, #0
 800b93a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b940:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b942:	697b      	ldr	r3, [r7, #20]
 800b944:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b948:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800b94a:	4b4b      	ldr	r3, [pc, #300]	@ (800ba78 <I2C_DMAAbort+0x148>)
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	08db      	lsrs	r3, r3, #3
 800b950:	4a4a      	ldr	r2, [pc, #296]	@ (800ba7c <I2C_DMAAbort+0x14c>)
 800b952:	fba2 2303 	umull	r2, r3, r2, r3
 800b956:	0a1a      	lsrs	r2, r3, #8
 800b958:	4613      	mov	r3, r2
 800b95a:	009b      	lsls	r3, r3, #2
 800b95c:	4413      	add	r3, r2
 800b95e:	00da      	lsls	r2, r3, #3
 800b960:	1ad3      	subs	r3, r2, r3
 800b962:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	2b00      	cmp	r3, #0
 800b968:	d106      	bne.n	800b978 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b96a:	697b      	ldr	r3, [r7, #20]
 800b96c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b96e:	f043 0220 	orr.w	r2, r3, #32
 800b972:	697b      	ldr	r3, [r7, #20]
 800b974:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800b976:	e00a      	b.n	800b98e <I2C_DMAAbort+0x5e>
    }
    count--;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	3b01      	subs	r3, #1
 800b97c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800b97e:	697b      	ldr	r3, [r7, #20]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b988:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b98c:	d0ea      	beq.n	800b964 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800b98e:	697b      	ldr	r3, [r7, #20]
 800b990:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b992:	2b00      	cmp	r3, #0
 800b994:	d003      	beq.n	800b99e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800b996:	697b      	ldr	r3, [r7, #20]
 800b998:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b99a:	2200      	movs	r2, #0
 800b99c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800b99e:	697b      	ldr	r3, [r7, #20]
 800b9a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d003      	beq.n	800b9ae <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800b9a6:	697b      	ldr	r3, [r7, #20]
 800b9a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b9ae:	697b      	ldr	r3, [r7, #20]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	681a      	ldr	r2, [r3, #0]
 800b9b4:	697b      	ldr	r3, [r7, #20]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b9bc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800b9be:	697b      	ldr	r3, [r7, #20]
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800b9c4:	697b      	ldr	r3, [r7, #20]
 800b9c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d003      	beq.n	800b9d4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800b9cc:	697b      	ldr	r3, [r7, #20]
 800b9ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b9d0:	2200      	movs	r2, #0
 800b9d2:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800b9d4:	697b      	ldr	r3, [r7, #20]
 800b9d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d003      	beq.n	800b9e4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800b9dc:	697b      	ldr	r3, [r7, #20]
 800b9de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800b9e4:	697b      	ldr	r3, [r7, #20]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	681a      	ldr	r2, [r3, #0]
 800b9ea:	697b      	ldr	r3, [r7, #20]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	f022 0201 	bic.w	r2, r2, #1
 800b9f2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800b9f4:	697b      	ldr	r3, [r7, #20]
 800b9f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b9fa:	b2db      	uxtb	r3, r3
 800b9fc:	2b60      	cmp	r3, #96	@ 0x60
 800b9fe:	d10e      	bne.n	800ba1e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800ba00:	697b      	ldr	r3, [r7, #20]
 800ba02:	2220      	movs	r2, #32
 800ba04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800ba08:	697b      	ldr	r3, [r7, #20]
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800ba10:	697b      	ldr	r3, [r7, #20]
 800ba12:	2200      	movs	r2, #0
 800ba14:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800ba16:	6978      	ldr	r0, [r7, #20]
 800ba18:	f7fe fdfa 	bl	800a610 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800ba1c:	e027      	b.n	800ba6e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800ba1e:	7cfb      	ldrb	r3, [r7, #19]
 800ba20:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800ba24:	2b28      	cmp	r3, #40	@ 0x28
 800ba26:	d117      	bne.n	800ba58 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800ba28:	697b      	ldr	r3, [r7, #20]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	681a      	ldr	r2, [r3, #0]
 800ba2e:	697b      	ldr	r3, [r7, #20]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	f042 0201 	orr.w	r2, r2, #1
 800ba36:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ba38:	697b      	ldr	r3, [r7, #20]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	681a      	ldr	r2, [r3, #0]
 800ba3e:	697b      	ldr	r3, [r7, #20]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ba46:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800ba48:	697b      	ldr	r3, [r7, #20]
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800ba4e:	697b      	ldr	r3, [r7, #20]
 800ba50:	2228      	movs	r2, #40	@ 0x28
 800ba52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800ba56:	e007      	b.n	800ba68 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	2220      	movs	r2, #32
 800ba5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ba60:	697b      	ldr	r3, [r7, #20]
 800ba62:	2200      	movs	r2, #0
 800ba64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800ba68:	6978      	ldr	r0, [r7, #20]
 800ba6a:	f7f9 f905 	bl	8004c78 <HAL_I2C_ErrorCallback>
}
 800ba6e:	bf00      	nop
 800ba70:	3718      	adds	r7, #24
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bd80      	pop	{r7, pc}
 800ba76:	bf00      	nop
 800ba78:	20000198 	.word	0x20000198
 800ba7c:	14f8b589 	.word	0x14f8b589

0800ba80 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800ba80:	b480      	push	{r7}
 800ba82:	b085      	sub	sp, #20
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ba88:	2300      	movs	r3, #0
 800ba8a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800ba8c:	4b13      	ldr	r3, [pc, #76]	@ (800badc <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	08db      	lsrs	r3, r3, #3
 800ba92:	4a13      	ldr	r2, [pc, #76]	@ (800bae0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800ba94:	fba2 2303 	umull	r2, r3, r2, r3
 800ba98:	0a1a      	lsrs	r2, r3, #8
 800ba9a:	4613      	mov	r3, r2
 800ba9c:	009b      	lsls	r3, r3, #2
 800ba9e:	4413      	add	r3, r2
 800baa0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	3b01      	subs	r3, #1
 800baa6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d107      	bne.n	800babe <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bab2:	f043 0220 	orr.w	r2, r3, #32
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800baba:	2301      	movs	r3, #1
 800babc:	e008      	b.n	800bad0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bac8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bacc:	d0e9      	beq.n	800baa2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800bace:	2300      	movs	r3, #0
}
 800bad0:	4618      	mov	r0, r3
 800bad2:	3714      	adds	r7, #20
 800bad4:	46bd      	mov	sp, r7
 800bad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bada:	4770      	bx	lr
 800badc:	20000198 	.word	0x20000198
 800bae0:	14f8b589 	.word	0x14f8b589

0800bae4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800bae4:	b480      	push	{r7}
 800bae6:	b083      	sub	sp, #12
 800bae8:	af00      	add	r7, sp, #0
 800baea:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baf0:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800baf4:	d103      	bne.n	800bafe <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	2201      	movs	r2, #1
 800bafa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800bafc:	e007      	b.n	800bb0e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb02:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800bb06:	d102      	bne.n	800bb0e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	2208      	movs	r2, #8
 800bb0c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800bb0e:	bf00      	nop
 800bb10:	370c      	adds	r7, #12
 800bb12:	46bd      	mov	sp, r7
 800bb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb18:	4770      	bx	lr

0800bb1a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800bb1a:	b580      	push	{r7, lr}
 800bb1c:	b086      	sub	sp, #24
 800bb1e:	af02      	add	r7, sp, #8
 800bb20:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d101      	bne.n	800bb2c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800bb28:	2301      	movs	r3, #1
 800bb2a:	e101      	b.n	800bd30 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800bb38:	b2db      	uxtb	r3, r3
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d106      	bne.n	800bb4c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	2200      	movs	r2, #0
 800bb42:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800bb46:	6878      	ldr	r0, [r7, #4]
 800bb48:	f00b fd34 	bl	80175b4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	2203      	movs	r2, #3
 800bb50:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800bb54:	68bb      	ldr	r3, [r7, #8]
 800bb56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bb5a:	d102      	bne.n	800bb62 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	2200      	movs	r2, #0
 800bb60:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	4618      	mov	r0, r3
 800bb68:	f005 f82d 	bl	8010bc6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	6818      	ldr	r0, [r3, #0]
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	7c1a      	ldrb	r2, [r3, #16]
 800bb74:	f88d 2000 	strb.w	r2, [sp]
 800bb78:	3304      	adds	r3, #4
 800bb7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bb7c:	f004 ff0c 	bl	8010998 <USB_CoreInit>
 800bb80:	4603      	mov	r3, r0
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d005      	beq.n	800bb92 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	2202      	movs	r2, #2
 800bb8a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bb8e:	2301      	movs	r3, #1
 800bb90:	e0ce      	b.n	800bd30 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	2100      	movs	r1, #0
 800bb98:	4618      	mov	r0, r3
 800bb9a:	f005 f825 	bl	8010be8 <USB_SetCurrentMode>
 800bb9e:	4603      	mov	r3, r0
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d005      	beq.n	800bbb0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2202      	movs	r2, #2
 800bba8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bbac:	2301      	movs	r3, #1
 800bbae:	e0bf      	b.n	800bd30 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	73fb      	strb	r3, [r7, #15]
 800bbb4:	e04a      	b.n	800bc4c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800bbb6:	7bfa      	ldrb	r2, [r7, #15]
 800bbb8:	6879      	ldr	r1, [r7, #4]
 800bbba:	4613      	mov	r3, r2
 800bbbc:	00db      	lsls	r3, r3, #3
 800bbbe:	4413      	add	r3, r2
 800bbc0:	009b      	lsls	r3, r3, #2
 800bbc2:	440b      	add	r3, r1
 800bbc4:	3315      	adds	r3, #21
 800bbc6:	2201      	movs	r2, #1
 800bbc8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800bbca:	7bfa      	ldrb	r2, [r7, #15]
 800bbcc:	6879      	ldr	r1, [r7, #4]
 800bbce:	4613      	mov	r3, r2
 800bbd0:	00db      	lsls	r3, r3, #3
 800bbd2:	4413      	add	r3, r2
 800bbd4:	009b      	lsls	r3, r3, #2
 800bbd6:	440b      	add	r3, r1
 800bbd8:	3314      	adds	r3, #20
 800bbda:	7bfa      	ldrb	r2, [r7, #15]
 800bbdc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800bbde:	7bfa      	ldrb	r2, [r7, #15]
 800bbe0:	7bfb      	ldrb	r3, [r7, #15]
 800bbe2:	b298      	uxth	r0, r3
 800bbe4:	6879      	ldr	r1, [r7, #4]
 800bbe6:	4613      	mov	r3, r2
 800bbe8:	00db      	lsls	r3, r3, #3
 800bbea:	4413      	add	r3, r2
 800bbec:	009b      	lsls	r3, r3, #2
 800bbee:	440b      	add	r3, r1
 800bbf0:	332e      	adds	r3, #46	@ 0x2e
 800bbf2:	4602      	mov	r2, r0
 800bbf4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800bbf6:	7bfa      	ldrb	r2, [r7, #15]
 800bbf8:	6879      	ldr	r1, [r7, #4]
 800bbfa:	4613      	mov	r3, r2
 800bbfc:	00db      	lsls	r3, r3, #3
 800bbfe:	4413      	add	r3, r2
 800bc00:	009b      	lsls	r3, r3, #2
 800bc02:	440b      	add	r3, r1
 800bc04:	3318      	adds	r3, #24
 800bc06:	2200      	movs	r2, #0
 800bc08:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800bc0a:	7bfa      	ldrb	r2, [r7, #15]
 800bc0c:	6879      	ldr	r1, [r7, #4]
 800bc0e:	4613      	mov	r3, r2
 800bc10:	00db      	lsls	r3, r3, #3
 800bc12:	4413      	add	r3, r2
 800bc14:	009b      	lsls	r3, r3, #2
 800bc16:	440b      	add	r3, r1
 800bc18:	331c      	adds	r3, #28
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800bc1e:	7bfa      	ldrb	r2, [r7, #15]
 800bc20:	6879      	ldr	r1, [r7, #4]
 800bc22:	4613      	mov	r3, r2
 800bc24:	00db      	lsls	r3, r3, #3
 800bc26:	4413      	add	r3, r2
 800bc28:	009b      	lsls	r3, r3, #2
 800bc2a:	440b      	add	r3, r1
 800bc2c:	3320      	adds	r3, #32
 800bc2e:	2200      	movs	r2, #0
 800bc30:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800bc32:	7bfa      	ldrb	r2, [r7, #15]
 800bc34:	6879      	ldr	r1, [r7, #4]
 800bc36:	4613      	mov	r3, r2
 800bc38:	00db      	lsls	r3, r3, #3
 800bc3a:	4413      	add	r3, r2
 800bc3c:	009b      	lsls	r3, r3, #2
 800bc3e:	440b      	add	r3, r1
 800bc40:	3324      	adds	r3, #36	@ 0x24
 800bc42:	2200      	movs	r2, #0
 800bc44:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bc46:	7bfb      	ldrb	r3, [r7, #15]
 800bc48:	3301      	adds	r3, #1
 800bc4a:	73fb      	strb	r3, [r7, #15]
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	791b      	ldrb	r3, [r3, #4]
 800bc50:	7bfa      	ldrb	r2, [r7, #15]
 800bc52:	429a      	cmp	r2, r3
 800bc54:	d3af      	bcc.n	800bbb6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bc56:	2300      	movs	r3, #0
 800bc58:	73fb      	strb	r3, [r7, #15]
 800bc5a:	e044      	b.n	800bce6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800bc5c:	7bfa      	ldrb	r2, [r7, #15]
 800bc5e:	6879      	ldr	r1, [r7, #4]
 800bc60:	4613      	mov	r3, r2
 800bc62:	00db      	lsls	r3, r3, #3
 800bc64:	4413      	add	r3, r2
 800bc66:	009b      	lsls	r3, r3, #2
 800bc68:	440b      	add	r3, r1
 800bc6a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800bc6e:	2200      	movs	r2, #0
 800bc70:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800bc72:	7bfa      	ldrb	r2, [r7, #15]
 800bc74:	6879      	ldr	r1, [r7, #4]
 800bc76:	4613      	mov	r3, r2
 800bc78:	00db      	lsls	r3, r3, #3
 800bc7a:	4413      	add	r3, r2
 800bc7c:	009b      	lsls	r3, r3, #2
 800bc7e:	440b      	add	r3, r1
 800bc80:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800bc84:	7bfa      	ldrb	r2, [r7, #15]
 800bc86:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800bc88:	7bfa      	ldrb	r2, [r7, #15]
 800bc8a:	6879      	ldr	r1, [r7, #4]
 800bc8c:	4613      	mov	r3, r2
 800bc8e:	00db      	lsls	r3, r3, #3
 800bc90:	4413      	add	r3, r2
 800bc92:	009b      	lsls	r3, r3, #2
 800bc94:	440b      	add	r3, r1
 800bc96:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800bc9e:	7bfa      	ldrb	r2, [r7, #15]
 800bca0:	6879      	ldr	r1, [r7, #4]
 800bca2:	4613      	mov	r3, r2
 800bca4:	00db      	lsls	r3, r3, #3
 800bca6:	4413      	add	r3, r2
 800bca8:	009b      	lsls	r3, r3, #2
 800bcaa:	440b      	add	r3, r1
 800bcac:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800bcb4:	7bfa      	ldrb	r2, [r7, #15]
 800bcb6:	6879      	ldr	r1, [r7, #4]
 800bcb8:	4613      	mov	r3, r2
 800bcba:	00db      	lsls	r3, r3, #3
 800bcbc:	4413      	add	r3, r2
 800bcbe:	009b      	lsls	r3, r3, #2
 800bcc0:	440b      	add	r3, r1
 800bcc2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800bcca:	7bfa      	ldrb	r2, [r7, #15]
 800bccc:	6879      	ldr	r1, [r7, #4]
 800bcce:	4613      	mov	r3, r2
 800bcd0:	00db      	lsls	r3, r3, #3
 800bcd2:	4413      	add	r3, r2
 800bcd4:	009b      	lsls	r3, r3, #2
 800bcd6:	440b      	add	r3, r1
 800bcd8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800bcdc:	2200      	movs	r2, #0
 800bcde:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bce0:	7bfb      	ldrb	r3, [r7, #15]
 800bce2:	3301      	adds	r3, #1
 800bce4:	73fb      	strb	r3, [r7, #15]
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	791b      	ldrb	r3, [r3, #4]
 800bcea:	7bfa      	ldrb	r2, [r7, #15]
 800bcec:	429a      	cmp	r2, r3
 800bcee:	d3b5      	bcc.n	800bc5c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	6818      	ldr	r0, [r3, #0]
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	7c1a      	ldrb	r2, [r3, #16]
 800bcf8:	f88d 2000 	strb.w	r2, [sp]
 800bcfc:	3304      	adds	r3, #4
 800bcfe:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bd00:	f004 ffbe 	bl	8010c80 <USB_DevInit>
 800bd04:	4603      	mov	r3, r0
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d005      	beq.n	800bd16 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	2202      	movs	r2, #2
 800bd0e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bd12:	2301      	movs	r3, #1
 800bd14:	e00c      	b.n	800bd30 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	2200      	movs	r2, #0
 800bd1a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	2201      	movs	r2, #1
 800bd20:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	4618      	mov	r0, r3
 800bd2a:	f006 f808 	bl	8011d3e <USB_DevDisconnect>

  return HAL_OK;
 800bd2e:	2300      	movs	r3, #0
}
 800bd30:	4618      	mov	r0, r3
 800bd32:	3710      	adds	r7, #16
 800bd34:	46bd      	mov	sp, r7
 800bd36:	bd80      	pop	{r7, pc}

0800bd38 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800bd38:	b580      	push	{r7, lr}
 800bd3a:	b084      	sub	sp, #16
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800bd4c:	2b01      	cmp	r3, #1
 800bd4e:	d101      	bne.n	800bd54 <HAL_PCD_Start+0x1c>
 800bd50:	2302      	movs	r3, #2
 800bd52:	e022      	b.n	800bd9a <HAL_PCD_Start+0x62>
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	2201      	movs	r2, #1
 800bd58:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	68db      	ldr	r3, [r3, #12]
 800bd60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d009      	beq.n	800bd7c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800bd6c:	2b01      	cmp	r3, #1
 800bd6e:	d105      	bne.n	800bd7c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd74:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	4618      	mov	r0, r3
 800bd82:	f004 ff0f 	bl	8010ba4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	f005 ffb6 	bl	8011cfc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	2200      	movs	r2, #0
 800bd94:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800bd98:	2300      	movs	r3, #0
}
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	3710      	adds	r7, #16
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	bd80      	pop	{r7, pc}

0800bda2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800bda2:	b590      	push	{r4, r7, lr}
 800bda4:	b08d      	sub	sp, #52	@ 0x34
 800bda6:	af00      	add	r7, sp, #0
 800bda8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bdb0:	6a3b      	ldr	r3, [r7, #32]
 800bdb2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	4618      	mov	r0, r3
 800bdba:	f006 f874 	bl	8011ea6 <USB_GetMode>
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	f040 848c 	bne.w	800c6de <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f005 ffd8 	bl	8011d80 <USB_ReadInterrupts>
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	f000 8482 	beq.w	800c6dc <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800bdd8:	69fb      	ldr	r3, [r7, #28]
 800bdda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bdde:	689b      	ldr	r3, [r3, #8]
 800bde0:	0a1b      	lsrs	r3, r3, #8
 800bde2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	f005 ffc5 	bl	8011d80 <USB_ReadInterrupts>
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	f003 0302 	and.w	r3, r3, #2
 800bdfc:	2b02      	cmp	r3, #2
 800bdfe:	d107      	bne.n	800be10 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	695a      	ldr	r2, [r3, #20]
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	f002 0202 	and.w	r2, r2, #2
 800be0e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	4618      	mov	r0, r3
 800be16:	f005 ffb3 	bl	8011d80 <USB_ReadInterrupts>
 800be1a:	4603      	mov	r3, r0
 800be1c:	f003 0310 	and.w	r3, r3, #16
 800be20:	2b10      	cmp	r3, #16
 800be22:	d161      	bne.n	800bee8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	699a      	ldr	r2, [r3, #24]
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	f022 0210 	bic.w	r2, r2, #16
 800be32:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800be34:	6a3b      	ldr	r3, [r7, #32]
 800be36:	6a1b      	ldr	r3, [r3, #32]
 800be38:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800be3a:	69bb      	ldr	r3, [r7, #24]
 800be3c:	f003 020f 	and.w	r2, r3, #15
 800be40:	4613      	mov	r3, r2
 800be42:	00db      	lsls	r3, r3, #3
 800be44:	4413      	add	r3, r2
 800be46:	009b      	lsls	r3, r3, #2
 800be48:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800be4c:	687a      	ldr	r2, [r7, #4]
 800be4e:	4413      	add	r3, r2
 800be50:	3304      	adds	r3, #4
 800be52:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800be54:	69bb      	ldr	r3, [r7, #24]
 800be56:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800be5a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800be5e:	d124      	bne.n	800beaa <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800be60:	69ba      	ldr	r2, [r7, #24]
 800be62:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800be66:	4013      	ands	r3, r2
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d035      	beq.n	800bed8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800be6c:	697b      	ldr	r3, [r7, #20]
 800be6e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800be70:	69bb      	ldr	r3, [r7, #24]
 800be72:	091b      	lsrs	r3, r3, #4
 800be74:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800be76:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800be7a:	b29b      	uxth	r3, r3
 800be7c:	461a      	mov	r2, r3
 800be7e:	6a38      	ldr	r0, [r7, #32]
 800be80:	f005 fdea 	bl	8011a58 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800be84:	697b      	ldr	r3, [r7, #20]
 800be86:	68da      	ldr	r2, [r3, #12]
 800be88:	69bb      	ldr	r3, [r7, #24]
 800be8a:	091b      	lsrs	r3, r3, #4
 800be8c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800be90:	441a      	add	r2, r3
 800be92:	697b      	ldr	r3, [r7, #20]
 800be94:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800be96:	697b      	ldr	r3, [r7, #20]
 800be98:	695a      	ldr	r2, [r3, #20]
 800be9a:	69bb      	ldr	r3, [r7, #24]
 800be9c:	091b      	lsrs	r3, r3, #4
 800be9e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bea2:	441a      	add	r2, r3
 800bea4:	697b      	ldr	r3, [r7, #20]
 800bea6:	615a      	str	r2, [r3, #20]
 800bea8:	e016      	b.n	800bed8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800beaa:	69bb      	ldr	r3, [r7, #24]
 800beac:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800beb0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800beb4:	d110      	bne.n	800bed8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bebc:	2208      	movs	r2, #8
 800bebe:	4619      	mov	r1, r3
 800bec0:	6a38      	ldr	r0, [r7, #32]
 800bec2:	f005 fdc9 	bl	8011a58 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bec6:	697b      	ldr	r3, [r7, #20]
 800bec8:	695a      	ldr	r2, [r3, #20]
 800beca:	69bb      	ldr	r3, [r7, #24]
 800becc:	091b      	lsrs	r3, r3, #4
 800bece:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bed2:	441a      	add	r2, r3
 800bed4:	697b      	ldr	r3, [r7, #20]
 800bed6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	699a      	ldr	r2, [r3, #24]
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	f042 0210 	orr.w	r2, r2, #16
 800bee6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	4618      	mov	r0, r3
 800beee:	f005 ff47 	bl	8011d80 <USB_ReadInterrupts>
 800bef2:	4603      	mov	r3, r0
 800bef4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bef8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800befc:	f040 80a7 	bne.w	800c04e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800bf00:	2300      	movs	r3, #0
 800bf02:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f005 ff4c 	bl	8011da6 <USB_ReadDevAllOutEpInterrupt>
 800bf0e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800bf10:	e099      	b.n	800c046 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800bf12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf14:	f003 0301 	and.w	r3, r3, #1
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	f000 808e 	beq.w	800c03a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf24:	b2d2      	uxtb	r2, r2
 800bf26:	4611      	mov	r1, r2
 800bf28:	4618      	mov	r0, r3
 800bf2a:	f005 ff70 	bl	8011e0e <USB_ReadDevOutEPInterrupt>
 800bf2e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800bf30:	693b      	ldr	r3, [r7, #16]
 800bf32:	f003 0301 	and.w	r3, r3, #1
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d00c      	beq.n	800bf54 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800bf3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf3c:	015a      	lsls	r2, r3, #5
 800bf3e:	69fb      	ldr	r3, [r7, #28]
 800bf40:	4413      	add	r3, r2
 800bf42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf46:	461a      	mov	r2, r3
 800bf48:	2301      	movs	r3, #1
 800bf4a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800bf4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bf4e:	6878      	ldr	r0, [r7, #4]
 800bf50:	f000 fea4 	bl	800cc9c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800bf54:	693b      	ldr	r3, [r7, #16]
 800bf56:	f003 0308 	and.w	r3, r3, #8
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d00c      	beq.n	800bf78 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800bf5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf60:	015a      	lsls	r2, r3, #5
 800bf62:	69fb      	ldr	r3, [r7, #28]
 800bf64:	4413      	add	r3, r2
 800bf66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf6a:	461a      	mov	r2, r3
 800bf6c:	2308      	movs	r3, #8
 800bf6e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800bf70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bf72:	6878      	ldr	r0, [r7, #4]
 800bf74:	f000 ff7a 	bl	800ce6c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800bf78:	693b      	ldr	r3, [r7, #16]
 800bf7a:	f003 0310 	and.w	r3, r3, #16
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d008      	beq.n	800bf94 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800bf82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf84:	015a      	lsls	r2, r3, #5
 800bf86:	69fb      	ldr	r3, [r7, #28]
 800bf88:	4413      	add	r3, r2
 800bf8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf8e:	461a      	mov	r2, r3
 800bf90:	2310      	movs	r3, #16
 800bf92:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800bf94:	693b      	ldr	r3, [r7, #16]
 800bf96:	f003 0302 	and.w	r3, r3, #2
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d030      	beq.n	800c000 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800bf9e:	6a3b      	ldr	r3, [r7, #32]
 800bfa0:	695b      	ldr	r3, [r3, #20]
 800bfa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bfa6:	2b80      	cmp	r3, #128	@ 0x80
 800bfa8:	d109      	bne.n	800bfbe <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800bfaa:	69fb      	ldr	r3, [r7, #28]
 800bfac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bfb0:	685b      	ldr	r3, [r3, #4]
 800bfb2:	69fa      	ldr	r2, [r7, #28]
 800bfb4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bfb8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bfbc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800bfbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bfc0:	4613      	mov	r3, r2
 800bfc2:	00db      	lsls	r3, r3, #3
 800bfc4:	4413      	add	r3, r2
 800bfc6:	009b      	lsls	r3, r3, #2
 800bfc8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800bfcc:	687a      	ldr	r2, [r7, #4]
 800bfce:	4413      	add	r3, r2
 800bfd0:	3304      	adds	r3, #4
 800bfd2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800bfd4:	697b      	ldr	r3, [r7, #20]
 800bfd6:	78db      	ldrb	r3, [r3, #3]
 800bfd8:	2b01      	cmp	r3, #1
 800bfda:	d108      	bne.n	800bfee <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800bfdc:	697b      	ldr	r3, [r7, #20]
 800bfde:	2200      	movs	r2, #0
 800bfe0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800bfe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfe4:	b2db      	uxtb	r3, r3
 800bfe6:	4619      	mov	r1, r3
 800bfe8:	6878      	ldr	r0, [r7, #4]
 800bfea:	f00b fbe9 	bl	80177c0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800bfee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bff0:	015a      	lsls	r2, r3, #5
 800bff2:	69fb      	ldr	r3, [r7, #28]
 800bff4:	4413      	add	r3, r2
 800bff6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bffa:	461a      	mov	r2, r3
 800bffc:	2302      	movs	r3, #2
 800bffe:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800c000:	693b      	ldr	r3, [r7, #16]
 800c002:	f003 0320 	and.w	r3, r3, #32
 800c006:	2b00      	cmp	r3, #0
 800c008:	d008      	beq.n	800c01c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c00a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c00c:	015a      	lsls	r2, r3, #5
 800c00e:	69fb      	ldr	r3, [r7, #28]
 800c010:	4413      	add	r3, r2
 800c012:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c016:	461a      	mov	r2, r3
 800c018:	2320      	movs	r3, #32
 800c01a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800c01c:	693b      	ldr	r3, [r7, #16]
 800c01e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c022:	2b00      	cmp	r3, #0
 800c024:	d009      	beq.n	800c03a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800c026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c028:	015a      	lsls	r2, r3, #5
 800c02a:	69fb      	ldr	r3, [r7, #28]
 800c02c:	4413      	add	r3, r2
 800c02e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c032:	461a      	mov	r2, r3
 800c034:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c038:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800c03a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c03c:	3301      	adds	r3, #1
 800c03e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c042:	085b      	lsrs	r3, r3, #1
 800c044:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c048:	2b00      	cmp	r3, #0
 800c04a:	f47f af62 	bne.w	800bf12 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	4618      	mov	r0, r3
 800c054:	f005 fe94 	bl	8011d80 <USB_ReadInterrupts>
 800c058:	4603      	mov	r3, r0
 800c05a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c05e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c062:	f040 80db 	bne.w	800c21c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	4618      	mov	r0, r3
 800c06c:	f005 feb5 	bl	8011dda <USB_ReadDevAllInEpInterrupt>
 800c070:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800c072:	2300      	movs	r3, #0
 800c074:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800c076:	e0cd      	b.n	800c214 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800c078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c07a:	f003 0301 	and.w	r3, r3, #1
 800c07e:	2b00      	cmp	r3, #0
 800c080:	f000 80c2 	beq.w	800c208 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c08a:	b2d2      	uxtb	r2, r2
 800c08c:	4611      	mov	r1, r2
 800c08e:	4618      	mov	r0, r3
 800c090:	f005 fedb 	bl	8011e4a <USB_ReadDevInEPInterrupt>
 800c094:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800c096:	693b      	ldr	r3, [r7, #16]
 800c098:	f003 0301 	and.w	r3, r3, #1
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d057      	beq.n	800c150 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0a2:	f003 030f 	and.w	r3, r3, #15
 800c0a6:	2201      	movs	r2, #1
 800c0a8:	fa02 f303 	lsl.w	r3, r2, r3
 800c0ac:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c0ae:	69fb      	ldr	r3, [r7, #28]
 800c0b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c0b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	43db      	mvns	r3, r3
 800c0ba:	69f9      	ldr	r1, [r7, #28]
 800c0bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c0c0:	4013      	ands	r3, r2
 800c0c2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800c0c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0c6:	015a      	lsls	r2, r3, #5
 800c0c8:	69fb      	ldr	r3, [r7, #28]
 800c0ca:	4413      	add	r3, r2
 800c0cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0d0:	461a      	mov	r2, r3
 800c0d2:	2301      	movs	r3, #1
 800c0d4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	799b      	ldrb	r3, [r3, #6]
 800c0da:	2b01      	cmp	r3, #1
 800c0dc:	d132      	bne.n	800c144 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800c0de:	6879      	ldr	r1, [r7, #4]
 800c0e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0e2:	4613      	mov	r3, r2
 800c0e4:	00db      	lsls	r3, r3, #3
 800c0e6:	4413      	add	r3, r2
 800c0e8:	009b      	lsls	r3, r3, #2
 800c0ea:	440b      	add	r3, r1
 800c0ec:	3320      	adds	r3, #32
 800c0ee:	6819      	ldr	r1, [r3, #0]
 800c0f0:	6878      	ldr	r0, [r7, #4]
 800c0f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0f4:	4613      	mov	r3, r2
 800c0f6:	00db      	lsls	r3, r3, #3
 800c0f8:	4413      	add	r3, r2
 800c0fa:	009b      	lsls	r3, r3, #2
 800c0fc:	4403      	add	r3, r0
 800c0fe:	331c      	adds	r3, #28
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	4419      	add	r1, r3
 800c104:	6878      	ldr	r0, [r7, #4]
 800c106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c108:	4613      	mov	r3, r2
 800c10a:	00db      	lsls	r3, r3, #3
 800c10c:	4413      	add	r3, r2
 800c10e:	009b      	lsls	r3, r3, #2
 800c110:	4403      	add	r3, r0
 800c112:	3320      	adds	r3, #32
 800c114:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800c116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d113      	bne.n	800c144 <HAL_PCD_IRQHandler+0x3a2>
 800c11c:	6879      	ldr	r1, [r7, #4]
 800c11e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c120:	4613      	mov	r3, r2
 800c122:	00db      	lsls	r3, r3, #3
 800c124:	4413      	add	r3, r2
 800c126:	009b      	lsls	r3, r3, #2
 800c128:	440b      	add	r3, r1
 800c12a:	3324      	adds	r3, #36	@ 0x24
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d108      	bne.n	800c144 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	6818      	ldr	r0, [r3, #0]
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c13c:	461a      	mov	r2, r3
 800c13e:	2101      	movs	r1, #1
 800c140:	f005 fee2 	bl	8011f08 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800c144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c146:	b2db      	uxtb	r3, r3
 800c148:	4619      	mov	r1, r3
 800c14a:	6878      	ldr	r0, [r7, #4]
 800c14c:	f00b fab3 	bl	80176b6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800c150:	693b      	ldr	r3, [r7, #16]
 800c152:	f003 0308 	and.w	r3, r3, #8
 800c156:	2b00      	cmp	r3, #0
 800c158:	d008      	beq.n	800c16c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800c15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c15c:	015a      	lsls	r2, r3, #5
 800c15e:	69fb      	ldr	r3, [r7, #28]
 800c160:	4413      	add	r3, r2
 800c162:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c166:	461a      	mov	r2, r3
 800c168:	2308      	movs	r3, #8
 800c16a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800c16c:	693b      	ldr	r3, [r7, #16]
 800c16e:	f003 0310 	and.w	r3, r3, #16
 800c172:	2b00      	cmp	r3, #0
 800c174:	d008      	beq.n	800c188 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800c176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c178:	015a      	lsls	r2, r3, #5
 800c17a:	69fb      	ldr	r3, [r7, #28]
 800c17c:	4413      	add	r3, r2
 800c17e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c182:	461a      	mov	r2, r3
 800c184:	2310      	movs	r3, #16
 800c186:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800c188:	693b      	ldr	r3, [r7, #16]
 800c18a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d008      	beq.n	800c1a4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800c192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c194:	015a      	lsls	r2, r3, #5
 800c196:	69fb      	ldr	r3, [r7, #28]
 800c198:	4413      	add	r3, r2
 800c19a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c19e:	461a      	mov	r2, r3
 800c1a0:	2340      	movs	r3, #64	@ 0x40
 800c1a2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800c1a4:	693b      	ldr	r3, [r7, #16]
 800c1a6:	f003 0302 	and.w	r3, r3, #2
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d023      	beq.n	800c1f6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800c1ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c1b0:	6a38      	ldr	r0, [r7, #32]
 800c1b2:	f004 fec9 	bl	8010f48 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800c1b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1b8:	4613      	mov	r3, r2
 800c1ba:	00db      	lsls	r3, r3, #3
 800c1bc:	4413      	add	r3, r2
 800c1be:	009b      	lsls	r3, r3, #2
 800c1c0:	3310      	adds	r3, #16
 800c1c2:	687a      	ldr	r2, [r7, #4]
 800c1c4:	4413      	add	r3, r2
 800c1c6:	3304      	adds	r3, #4
 800c1c8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c1ca:	697b      	ldr	r3, [r7, #20]
 800c1cc:	78db      	ldrb	r3, [r3, #3]
 800c1ce:	2b01      	cmp	r3, #1
 800c1d0:	d108      	bne.n	800c1e4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800c1d2:	697b      	ldr	r3, [r7, #20]
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800c1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1da:	b2db      	uxtb	r3, r3
 800c1dc:	4619      	mov	r1, r3
 800c1de:	6878      	ldr	r0, [r7, #4]
 800c1e0:	f00b fb00 	bl	80177e4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800c1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1e6:	015a      	lsls	r2, r3, #5
 800c1e8:	69fb      	ldr	r3, [r7, #28]
 800c1ea:	4413      	add	r3, r2
 800c1ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1f0:	461a      	mov	r2, r3
 800c1f2:	2302      	movs	r3, #2
 800c1f4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800c1f6:	693b      	ldr	r3, [r7, #16]
 800c1f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d003      	beq.n	800c208 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800c200:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c202:	6878      	ldr	r0, [r7, #4]
 800c204:	f000 fcbd 	bl	800cb82 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800c208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c20a:	3301      	adds	r3, #1
 800c20c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c20e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c210:	085b      	lsrs	r3, r3, #1
 800c212:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c216:	2b00      	cmp	r3, #0
 800c218:	f47f af2e 	bne.w	800c078 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	4618      	mov	r0, r3
 800c222:	f005 fdad 	bl	8011d80 <USB_ReadInterrupts>
 800c226:	4603      	mov	r3, r0
 800c228:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c22c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c230:	d122      	bne.n	800c278 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c232:	69fb      	ldr	r3, [r7, #28]
 800c234:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c238:	685b      	ldr	r3, [r3, #4]
 800c23a:	69fa      	ldr	r2, [r7, #28]
 800c23c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c240:	f023 0301 	bic.w	r3, r3, #1
 800c244:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c24c:	2b01      	cmp	r3, #1
 800c24e:	d108      	bne.n	800c262 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	2200      	movs	r2, #0
 800c254:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c258:	2100      	movs	r1, #0
 800c25a:	6878      	ldr	r0, [r7, #4]
 800c25c:	f000 fea4 	bl	800cfa8 <HAL_PCDEx_LPM_Callback>
 800c260:	e002      	b.n	800c268 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800c262:	6878      	ldr	r0, [r7, #4]
 800c264:	f00b fa9e 	bl	80177a4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	695a      	ldr	r2, [r3, #20]
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800c276:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	4618      	mov	r0, r3
 800c27e:	f005 fd7f 	bl	8011d80 <USB_ReadInterrupts>
 800c282:	4603      	mov	r3, r0
 800c284:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c288:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c28c:	d112      	bne.n	800c2b4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800c28e:	69fb      	ldr	r3, [r7, #28]
 800c290:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c294:	689b      	ldr	r3, [r3, #8]
 800c296:	f003 0301 	and.w	r3, r3, #1
 800c29a:	2b01      	cmp	r3, #1
 800c29c:	d102      	bne.n	800c2a4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c29e:	6878      	ldr	r0, [r7, #4]
 800c2a0:	f00b fa5a 	bl	8017758 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	695a      	ldr	r2, [r3, #20]
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800c2b2:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	f005 fd61 	bl	8011d80 <USB_ReadInterrupts>
 800c2be:	4603      	mov	r3, r0
 800c2c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c2c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c2c8:	f040 80b7 	bne.w	800c43a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c2cc:	69fb      	ldr	r3, [r7, #28]
 800c2ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c2d2:	685b      	ldr	r3, [r3, #4]
 800c2d4:	69fa      	ldr	r2, [r7, #28]
 800c2d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c2da:	f023 0301 	bic.w	r3, r3, #1
 800c2de:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	2110      	movs	r1, #16
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	f004 fe2e 	bl	8010f48 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c2ec:	2300      	movs	r3, #0
 800c2ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c2f0:	e046      	b.n	800c380 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800c2f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2f4:	015a      	lsls	r2, r3, #5
 800c2f6:	69fb      	ldr	r3, [r7, #28]
 800c2f8:	4413      	add	r3, r2
 800c2fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2fe:	461a      	mov	r2, r3
 800c300:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c304:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c308:	015a      	lsls	r2, r3, #5
 800c30a:	69fb      	ldr	r3, [r7, #28]
 800c30c:	4413      	add	r3, r2
 800c30e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c316:	0151      	lsls	r1, r2, #5
 800c318:	69fa      	ldr	r2, [r7, #28]
 800c31a:	440a      	add	r2, r1
 800c31c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c320:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c324:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800c326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c328:	015a      	lsls	r2, r3, #5
 800c32a:	69fb      	ldr	r3, [r7, #28]
 800c32c:	4413      	add	r3, r2
 800c32e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c332:	461a      	mov	r2, r3
 800c334:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c338:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c33a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c33c:	015a      	lsls	r2, r3, #5
 800c33e:	69fb      	ldr	r3, [r7, #28]
 800c340:	4413      	add	r3, r2
 800c342:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c34a:	0151      	lsls	r1, r2, #5
 800c34c:	69fa      	ldr	r2, [r7, #28]
 800c34e:	440a      	add	r2, r1
 800c350:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c354:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c358:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c35a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c35c:	015a      	lsls	r2, r3, #5
 800c35e:	69fb      	ldr	r3, [r7, #28]
 800c360:	4413      	add	r3, r2
 800c362:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c36a:	0151      	lsls	r1, r2, #5
 800c36c:	69fa      	ldr	r2, [r7, #28]
 800c36e:	440a      	add	r2, r1
 800c370:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c374:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c378:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c37a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c37c:	3301      	adds	r3, #1
 800c37e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	791b      	ldrb	r3, [r3, #4]
 800c384:	461a      	mov	r2, r3
 800c386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c388:	4293      	cmp	r3, r2
 800c38a:	d3b2      	bcc.n	800c2f2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800c38c:	69fb      	ldr	r3, [r7, #28]
 800c38e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c392:	69db      	ldr	r3, [r3, #28]
 800c394:	69fa      	ldr	r2, [r7, #28]
 800c396:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c39a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800c39e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	7bdb      	ldrb	r3, [r3, #15]
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d016      	beq.n	800c3d6 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800c3a8:	69fb      	ldr	r3, [r7, #28]
 800c3aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3b2:	69fa      	ldr	r2, [r7, #28]
 800c3b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c3b8:	f043 030b 	orr.w	r3, r3, #11
 800c3bc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800c3c0:	69fb      	ldr	r3, [r7, #28]
 800c3c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3c8:	69fa      	ldr	r2, [r7, #28]
 800c3ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c3ce:	f043 030b 	orr.w	r3, r3, #11
 800c3d2:	6453      	str	r3, [r2, #68]	@ 0x44
 800c3d4:	e015      	b.n	800c402 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800c3d6:	69fb      	ldr	r3, [r7, #28]
 800c3d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3dc:	695b      	ldr	r3, [r3, #20]
 800c3de:	69fa      	ldr	r2, [r7, #28]
 800c3e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c3e4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800c3e8:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800c3ec:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800c3ee:	69fb      	ldr	r3, [r7, #28]
 800c3f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3f4:	691b      	ldr	r3, [r3, #16]
 800c3f6:	69fa      	ldr	r2, [r7, #28]
 800c3f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c3fc:	f043 030b 	orr.w	r3, r3, #11
 800c400:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800c402:	69fb      	ldr	r3, [r7, #28]
 800c404:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	69fa      	ldr	r2, [r7, #28]
 800c40c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c410:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c414:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	6818      	ldr	r0, [r3, #0]
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c424:	461a      	mov	r2, r3
 800c426:	f005 fd6f 	bl	8011f08 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	695a      	ldr	r2, [r3, #20]
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800c438:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	4618      	mov	r0, r3
 800c440:	f005 fc9e 	bl	8011d80 <USB_ReadInterrupts>
 800c444:	4603      	mov	r3, r0
 800c446:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c44a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c44e:	d123      	bne.n	800c498 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	4618      	mov	r0, r3
 800c456:	f005 fd34 	bl	8011ec2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	4618      	mov	r0, r3
 800c460:	f004 fdeb 	bl	801103a <USB_GetDevSpeed>
 800c464:	4603      	mov	r3, r0
 800c466:	461a      	mov	r2, r3
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681c      	ldr	r4, [r3, #0]
 800c470:	f001 f9ca 	bl	800d808 <HAL_RCC_GetHCLKFreq>
 800c474:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c47a:	461a      	mov	r2, r3
 800c47c:	4620      	mov	r0, r4
 800c47e:	f004 faef 	bl	8010a60 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800c482:	6878      	ldr	r0, [r7, #4]
 800c484:	f00b f93f 	bl	8017706 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	695a      	ldr	r2, [r3, #20]
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800c496:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	4618      	mov	r0, r3
 800c49e:	f005 fc6f 	bl	8011d80 <USB_ReadInterrupts>
 800c4a2:	4603      	mov	r3, r0
 800c4a4:	f003 0308 	and.w	r3, r3, #8
 800c4a8:	2b08      	cmp	r3, #8
 800c4aa:	d10a      	bne.n	800c4c2 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800c4ac:	6878      	ldr	r0, [r7, #4]
 800c4ae:	f00b f91c 	bl	80176ea <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	695a      	ldr	r2, [r3, #20]
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	f002 0208 	and.w	r2, r2, #8
 800c4c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	f005 fc5a 	bl	8011d80 <USB_ReadInterrupts>
 800c4cc:	4603      	mov	r3, r0
 800c4ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c4d2:	2b80      	cmp	r3, #128	@ 0x80
 800c4d4:	d123      	bne.n	800c51e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800c4d6:	6a3b      	ldr	r3, [r7, #32]
 800c4d8:	699b      	ldr	r3, [r3, #24]
 800c4da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c4de:	6a3b      	ldr	r3, [r7, #32]
 800c4e0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c4e2:	2301      	movs	r3, #1
 800c4e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800c4e6:	e014      	b.n	800c512 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800c4e8:	6879      	ldr	r1, [r7, #4]
 800c4ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c4ec:	4613      	mov	r3, r2
 800c4ee:	00db      	lsls	r3, r3, #3
 800c4f0:	4413      	add	r3, r2
 800c4f2:	009b      	lsls	r3, r3, #2
 800c4f4:	440b      	add	r3, r1
 800c4f6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c4fa:	781b      	ldrb	r3, [r3, #0]
 800c4fc:	2b01      	cmp	r3, #1
 800c4fe:	d105      	bne.n	800c50c <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800c500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c502:	b2db      	uxtb	r3, r3
 800c504:	4619      	mov	r1, r3
 800c506:	6878      	ldr	r0, [r7, #4]
 800c508:	f000 fb0a 	bl	800cb20 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c50c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c50e:	3301      	adds	r3, #1
 800c510:	627b      	str	r3, [r7, #36]	@ 0x24
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	791b      	ldrb	r3, [r3, #4]
 800c516:	461a      	mov	r2, r3
 800c518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c51a:	4293      	cmp	r3, r2
 800c51c:	d3e4      	bcc.n	800c4e8 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	4618      	mov	r0, r3
 800c524:	f005 fc2c 	bl	8011d80 <USB_ReadInterrupts>
 800c528:	4603      	mov	r3, r0
 800c52a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c52e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c532:	d13c      	bne.n	800c5ae <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c534:	2301      	movs	r3, #1
 800c536:	627b      	str	r3, [r7, #36]	@ 0x24
 800c538:	e02b      	b.n	800c592 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800c53a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c53c:	015a      	lsls	r2, r3, #5
 800c53e:	69fb      	ldr	r3, [r7, #28]
 800c540:	4413      	add	r3, r2
 800c542:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c54a:	6879      	ldr	r1, [r7, #4]
 800c54c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c54e:	4613      	mov	r3, r2
 800c550:	00db      	lsls	r3, r3, #3
 800c552:	4413      	add	r3, r2
 800c554:	009b      	lsls	r3, r3, #2
 800c556:	440b      	add	r3, r1
 800c558:	3318      	adds	r3, #24
 800c55a:	781b      	ldrb	r3, [r3, #0]
 800c55c:	2b01      	cmp	r3, #1
 800c55e:	d115      	bne.n	800c58c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800c560:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c562:	2b00      	cmp	r3, #0
 800c564:	da12      	bge.n	800c58c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800c566:	6879      	ldr	r1, [r7, #4]
 800c568:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c56a:	4613      	mov	r3, r2
 800c56c:	00db      	lsls	r3, r3, #3
 800c56e:	4413      	add	r3, r2
 800c570:	009b      	lsls	r3, r3, #2
 800c572:	440b      	add	r3, r1
 800c574:	3317      	adds	r3, #23
 800c576:	2201      	movs	r2, #1
 800c578:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800c57a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c57c:	b2db      	uxtb	r3, r3
 800c57e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c582:	b2db      	uxtb	r3, r3
 800c584:	4619      	mov	r1, r3
 800c586:	6878      	ldr	r0, [r7, #4]
 800c588:	f000 faca 	bl	800cb20 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c58c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c58e:	3301      	adds	r3, #1
 800c590:	627b      	str	r3, [r7, #36]	@ 0x24
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	791b      	ldrb	r3, [r3, #4]
 800c596:	461a      	mov	r2, r3
 800c598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c59a:	4293      	cmp	r3, r2
 800c59c:	d3cd      	bcc.n	800c53a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	695a      	ldr	r2, [r3, #20]
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800c5ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	4618      	mov	r0, r3
 800c5b4:	f005 fbe4 	bl	8011d80 <USB_ReadInterrupts>
 800c5b8:	4603      	mov	r3, r0
 800c5ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c5be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c5c2:	d156      	bne.n	800c672 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c5c4:	2301      	movs	r3, #1
 800c5c6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c5c8:	e045      	b.n	800c656 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800c5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5cc:	015a      	lsls	r2, r3, #5
 800c5ce:	69fb      	ldr	r3, [r7, #28]
 800c5d0:	4413      	add	r3, r2
 800c5d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c5da:	6879      	ldr	r1, [r7, #4]
 800c5dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c5de:	4613      	mov	r3, r2
 800c5e0:	00db      	lsls	r3, r3, #3
 800c5e2:	4413      	add	r3, r2
 800c5e4:	009b      	lsls	r3, r3, #2
 800c5e6:	440b      	add	r3, r1
 800c5e8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800c5ec:	781b      	ldrb	r3, [r3, #0]
 800c5ee:	2b01      	cmp	r3, #1
 800c5f0:	d12e      	bne.n	800c650 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c5f2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	da2b      	bge.n	800c650 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800c5f8:	69bb      	ldr	r3, [r7, #24]
 800c5fa:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800c604:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c608:	429a      	cmp	r2, r3
 800c60a:	d121      	bne.n	800c650 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800c60c:	6879      	ldr	r1, [r7, #4]
 800c60e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c610:	4613      	mov	r3, r2
 800c612:	00db      	lsls	r3, r3, #3
 800c614:	4413      	add	r3, r2
 800c616:	009b      	lsls	r3, r3, #2
 800c618:	440b      	add	r3, r1
 800c61a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c61e:	2201      	movs	r2, #1
 800c620:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800c622:	6a3b      	ldr	r3, [r7, #32]
 800c624:	699b      	ldr	r3, [r3, #24]
 800c626:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c62a:	6a3b      	ldr	r3, [r7, #32]
 800c62c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800c62e:	6a3b      	ldr	r3, [r7, #32]
 800c630:	695b      	ldr	r3, [r3, #20]
 800c632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c636:	2b00      	cmp	r3, #0
 800c638:	d10a      	bne.n	800c650 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800c63a:	69fb      	ldr	r3, [r7, #28]
 800c63c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c640:	685b      	ldr	r3, [r3, #4]
 800c642:	69fa      	ldr	r2, [r7, #28]
 800c644:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c648:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c64c:	6053      	str	r3, [r2, #4]
            break;
 800c64e:	e008      	b.n	800c662 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c652:	3301      	adds	r3, #1
 800c654:	627b      	str	r3, [r7, #36]	@ 0x24
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	791b      	ldrb	r3, [r3, #4]
 800c65a:	461a      	mov	r2, r3
 800c65c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c65e:	4293      	cmp	r3, r2
 800c660:	d3b3      	bcc.n	800c5ca <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	695a      	ldr	r2, [r3, #20]
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800c670:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	4618      	mov	r0, r3
 800c678:	f005 fb82 	bl	8011d80 <USB_ReadInterrupts>
 800c67c:	4603      	mov	r3, r0
 800c67e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c682:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c686:	d10a      	bne.n	800c69e <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800c688:	6878      	ldr	r0, [r7, #4]
 800c68a:	f00b f8bd 	bl	8017808 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	695a      	ldr	r2, [r3, #20]
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800c69c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	4618      	mov	r0, r3
 800c6a4:	f005 fb6c 	bl	8011d80 <USB_ReadInterrupts>
 800c6a8:	4603      	mov	r3, r0
 800c6aa:	f003 0304 	and.w	r3, r3, #4
 800c6ae:	2b04      	cmp	r3, #4
 800c6b0:	d115      	bne.n	800c6de <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	685b      	ldr	r3, [r3, #4]
 800c6b8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800c6ba:	69bb      	ldr	r3, [r7, #24]
 800c6bc:	f003 0304 	and.w	r3, r3, #4
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d002      	beq.n	800c6ca <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800c6c4:	6878      	ldr	r0, [r7, #4]
 800c6c6:	f00b f8ad 	bl	8017824 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	6859      	ldr	r1, [r3, #4]
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	69ba      	ldr	r2, [r7, #24]
 800c6d6:	430a      	orrs	r2, r1
 800c6d8:	605a      	str	r2, [r3, #4]
 800c6da:	e000      	b.n	800c6de <HAL_PCD_IRQHandler+0x93c>
      return;
 800c6dc:	bf00      	nop
    }
  }
}
 800c6de:	3734      	adds	r7, #52	@ 0x34
 800c6e0:	46bd      	mov	sp, r7
 800c6e2:	bd90      	pop	{r4, r7, pc}

0800c6e4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c6e4:	b580      	push	{r7, lr}
 800c6e6:	b082      	sub	sp, #8
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	6078      	str	r0, [r7, #4]
 800c6ec:	460b      	mov	r3, r1
 800c6ee:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c6f6:	2b01      	cmp	r3, #1
 800c6f8:	d101      	bne.n	800c6fe <HAL_PCD_SetAddress+0x1a>
 800c6fa:	2302      	movs	r3, #2
 800c6fc:	e012      	b.n	800c724 <HAL_PCD_SetAddress+0x40>
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	2201      	movs	r2, #1
 800c702:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	78fa      	ldrb	r2, [r7, #3]
 800c70a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	78fa      	ldrb	r2, [r7, #3]
 800c712:	4611      	mov	r1, r2
 800c714:	4618      	mov	r0, r3
 800c716:	f005 facb 	bl	8011cb0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	2200      	movs	r2, #0
 800c71e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c722:	2300      	movs	r3, #0
}
 800c724:	4618      	mov	r0, r3
 800c726:	3708      	adds	r7, #8
 800c728:	46bd      	mov	sp, r7
 800c72a:	bd80      	pop	{r7, pc}

0800c72c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c72c:	b580      	push	{r7, lr}
 800c72e:	b084      	sub	sp, #16
 800c730:	af00      	add	r7, sp, #0
 800c732:	6078      	str	r0, [r7, #4]
 800c734:	4608      	mov	r0, r1
 800c736:	4611      	mov	r1, r2
 800c738:	461a      	mov	r2, r3
 800c73a:	4603      	mov	r3, r0
 800c73c:	70fb      	strb	r3, [r7, #3]
 800c73e:	460b      	mov	r3, r1
 800c740:	803b      	strh	r3, [r7, #0]
 800c742:	4613      	mov	r3, r2
 800c744:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800c746:	2300      	movs	r3, #0
 800c748:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c74a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	da0f      	bge.n	800c772 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c752:	78fb      	ldrb	r3, [r7, #3]
 800c754:	f003 020f 	and.w	r2, r3, #15
 800c758:	4613      	mov	r3, r2
 800c75a:	00db      	lsls	r3, r3, #3
 800c75c:	4413      	add	r3, r2
 800c75e:	009b      	lsls	r3, r3, #2
 800c760:	3310      	adds	r3, #16
 800c762:	687a      	ldr	r2, [r7, #4]
 800c764:	4413      	add	r3, r2
 800c766:	3304      	adds	r3, #4
 800c768:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	2201      	movs	r2, #1
 800c76e:	705a      	strb	r2, [r3, #1]
 800c770:	e00f      	b.n	800c792 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c772:	78fb      	ldrb	r3, [r7, #3]
 800c774:	f003 020f 	and.w	r2, r3, #15
 800c778:	4613      	mov	r3, r2
 800c77a:	00db      	lsls	r3, r3, #3
 800c77c:	4413      	add	r3, r2
 800c77e:	009b      	lsls	r3, r3, #2
 800c780:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c784:	687a      	ldr	r2, [r7, #4]
 800c786:	4413      	add	r3, r2
 800c788:	3304      	adds	r3, #4
 800c78a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	2200      	movs	r2, #0
 800c790:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c792:	78fb      	ldrb	r3, [r7, #3]
 800c794:	f003 030f 	and.w	r3, r3, #15
 800c798:	b2da      	uxtb	r2, r3
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800c79e:	883b      	ldrh	r3, [r7, #0]
 800c7a0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	78ba      	ldrb	r2, [r7, #2]
 800c7ac:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	785b      	ldrb	r3, [r3, #1]
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d004      	beq.n	800c7c0 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	781b      	ldrb	r3, [r3, #0]
 800c7ba:	461a      	mov	r2, r3
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c7c0:	78bb      	ldrb	r3, [r7, #2]
 800c7c2:	2b02      	cmp	r3, #2
 800c7c4:	d102      	bne.n	800c7cc <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	2200      	movs	r2, #0
 800c7ca:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c7d2:	2b01      	cmp	r3, #1
 800c7d4:	d101      	bne.n	800c7da <HAL_PCD_EP_Open+0xae>
 800c7d6:	2302      	movs	r3, #2
 800c7d8:	e00e      	b.n	800c7f8 <HAL_PCD_EP_Open+0xcc>
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	2201      	movs	r2, #1
 800c7de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	68f9      	ldr	r1, [r7, #12]
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	f004 fc4b 	bl	8011084 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800c7f6:	7afb      	ldrb	r3, [r7, #11]
}
 800c7f8:	4618      	mov	r0, r3
 800c7fa:	3710      	adds	r7, #16
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	bd80      	pop	{r7, pc}

0800c800 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c800:	b580      	push	{r7, lr}
 800c802:	b084      	sub	sp, #16
 800c804:	af00      	add	r7, sp, #0
 800c806:	6078      	str	r0, [r7, #4]
 800c808:	460b      	mov	r3, r1
 800c80a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c80c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c810:	2b00      	cmp	r3, #0
 800c812:	da0f      	bge.n	800c834 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c814:	78fb      	ldrb	r3, [r7, #3]
 800c816:	f003 020f 	and.w	r2, r3, #15
 800c81a:	4613      	mov	r3, r2
 800c81c:	00db      	lsls	r3, r3, #3
 800c81e:	4413      	add	r3, r2
 800c820:	009b      	lsls	r3, r3, #2
 800c822:	3310      	adds	r3, #16
 800c824:	687a      	ldr	r2, [r7, #4]
 800c826:	4413      	add	r3, r2
 800c828:	3304      	adds	r3, #4
 800c82a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	2201      	movs	r2, #1
 800c830:	705a      	strb	r2, [r3, #1]
 800c832:	e00f      	b.n	800c854 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c834:	78fb      	ldrb	r3, [r7, #3]
 800c836:	f003 020f 	and.w	r2, r3, #15
 800c83a:	4613      	mov	r3, r2
 800c83c:	00db      	lsls	r3, r3, #3
 800c83e:	4413      	add	r3, r2
 800c840:	009b      	lsls	r3, r3, #2
 800c842:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c846:	687a      	ldr	r2, [r7, #4]
 800c848:	4413      	add	r3, r2
 800c84a:	3304      	adds	r3, #4
 800c84c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	2200      	movs	r2, #0
 800c852:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800c854:	78fb      	ldrb	r3, [r7, #3]
 800c856:	f003 030f 	and.w	r3, r3, #15
 800c85a:	b2da      	uxtb	r2, r3
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c866:	2b01      	cmp	r3, #1
 800c868:	d101      	bne.n	800c86e <HAL_PCD_EP_Close+0x6e>
 800c86a:	2302      	movs	r3, #2
 800c86c:	e00e      	b.n	800c88c <HAL_PCD_EP_Close+0x8c>
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	2201      	movs	r2, #1
 800c872:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	68f9      	ldr	r1, [r7, #12]
 800c87c:	4618      	mov	r0, r3
 800c87e:	f004 fc89 	bl	8011194 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	2200      	movs	r2, #0
 800c886:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800c88a:	2300      	movs	r3, #0
}
 800c88c:	4618      	mov	r0, r3
 800c88e:	3710      	adds	r7, #16
 800c890:	46bd      	mov	sp, r7
 800c892:	bd80      	pop	{r7, pc}

0800c894 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c894:	b580      	push	{r7, lr}
 800c896:	b086      	sub	sp, #24
 800c898:	af00      	add	r7, sp, #0
 800c89a:	60f8      	str	r0, [r7, #12]
 800c89c:	607a      	str	r2, [r7, #4]
 800c89e:	603b      	str	r3, [r7, #0]
 800c8a0:	460b      	mov	r3, r1
 800c8a2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c8a4:	7afb      	ldrb	r3, [r7, #11]
 800c8a6:	f003 020f 	and.w	r2, r3, #15
 800c8aa:	4613      	mov	r3, r2
 800c8ac:	00db      	lsls	r3, r3, #3
 800c8ae:	4413      	add	r3, r2
 800c8b0:	009b      	lsls	r3, r3, #2
 800c8b2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c8b6:	68fa      	ldr	r2, [r7, #12]
 800c8b8:	4413      	add	r3, r2
 800c8ba:	3304      	adds	r3, #4
 800c8bc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c8be:	697b      	ldr	r3, [r7, #20]
 800c8c0:	687a      	ldr	r2, [r7, #4]
 800c8c2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c8c4:	697b      	ldr	r3, [r7, #20]
 800c8c6:	683a      	ldr	r2, [r7, #0]
 800c8c8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c8ca:	697b      	ldr	r3, [r7, #20]
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800c8d0:	697b      	ldr	r3, [r7, #20]
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c8d6:	7afb      	ldrb	r3, [r7, #11]
 800c8d8:	f003 030f 	and.w	r3, r3, #15
 800c8dc:	b2da      	uxtb	r2, r3
 800c8de:	697b      	ldr	r3, [r7, #20]
 800c8e0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	799b      	ldrb	r3, [r3, #6]
 800c8e6:	2b01      	cmp	r3, #1
 800c8e8:	d102      	bne.n	800c8f0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c8ea:	687a      	ldr	r2, [r7, #4]
 800c8ec:	697b      	ldr	r3, [r7, #20]
 800c8ee:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	6818      	ldr	r0, [r3, #0]
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	799b      	ldrb	r3, [r3, #6]
 800c8f8:	461a      	mov	r2, r3
 800c8fa:	6979      	ldr	r1, [r7, #20]
 800c8fc:	f004 fd26 	bl	801134c <USB_EPStartXfer>

  return HAL_OK;
 800c900:	2300      	movs	r3, #0
}
 800c902:	4618      	mov	r0, r3
 800c904:	3718      	adds	r7, #24
 800c906:	46bd      	mov	sp, r7
 800c908:	bd80      	pop	{r7, pc}

0800c90a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800c90a:	b480      	push	{r7}
 800c90c:	b083      	sub	sp, #12
 800c90e:	af00      	add	r7, sp, #0
 800c910:	6078      	str	r0, [r7, #4]
 800c912:	460b      	mov	r3, r1
 800c914:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c916:	78fb      	ldrb	r3, [r7, #3]
 800c918:	f003 020f 	and.w	r2, r3, #15
 800c91c:	6879      	ldr	r1, [r7, #4]
 800c91e:	4613      	mov	r3, r2
 800c920:	00db      	lsls	r3, r3, #3
 800c922:	4413      	add	r3, r2
 800c924:	009b      	lsls	r3, r3, #2
 800c926:	440b      	add	r3, r1
 800c928:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800c92c:	681b      	ldr	r3, [r3, #0]
}
 800c92e:	4618      	mov	r0, r3
 800c930:	370c      	adds	r7, #12
 800c932:	46bd      	mov	sp, r7
 800c934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c938:	4770      	bx	lr

0800c93a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c93a:	b580      	push	{r7, lr}
 800c93c:	b086      	sub	sp, #24
 800c93e:	af00      	add	r7, sp, #0
 800c940:	60f8      	str	r0, [r7, #12]
 800c942:	607a      	str	r2, [r7, #4]
 800c944:	603b      	str	r3, [r7, #0]
 800c946:	460b      	mov	r3, r1
 800c948:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c94a:	7afb      	ldrb	r3, [r7, #11]
 800c94c:	f003 020f 	and.w	r2, r3, #15
 800c950:	4613      	mov	r3, r2
 800c952:	00db      	lsls	r3, r3, #3
 800c954:	4413      	add	r3, r2
 800c956:	009b      	lsls	r3, r3, #2
 800c958:	3310      	adds	r3, #16
 800c95a:	68fa      	ldr	r2, [r7, #12]
 800c95c:	4413      	add	r3, r2
 800c95e:	3304      	adds	r3, #4
 800c960:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c962:	697b      	ldr	r3, [r7, #20]
 800c964:	687a      	ldr	r2, [r7, #4]
 800c966:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c968:	697b      	ldr	r3, [r7, #20]
 800c96a:	683a      	ldr	r2, [r7, #0]
 800c96c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c96e:	697b      	ldr	r3, [r7, #20]
 800c970:	2200      	movs	r2, #0
 800c972:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800c974:	697b      	ldr	r3, [r7, #20]
 800c976:	2201      	movs	r2, #1
 800c978:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c97a:	7afb      	ldrb	r3, [r7, #11]
 800c97c:	f003 030f 	and.w	r3, r3, #15
 800c980:	b2da      	uxtb	r2, r3
 800c982:	697b      	ldr	r3, [r7, #20]
 800c984:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	799b      	ldrb	r3, [r3, #6]
 800c98a:	2b01      	cmp	r3, #1
 800c98c:	d102      	bne.n	800c994 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c98e:	687a      	ldr	r2, [r7, #4]
 800c990:	697b      	ldr	r3, [r7, #20]
 800c992:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	6818      	ldr	r0, [r3, #0]
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	799b      	ldrb	r3, [r3, #6]
 800c99c:	461a      	mov	r2, r3
 800c99e:	6979      	ldr	r1, [r7, #20]
 800c9a0:	f004 fcd4 	bl	801134c <USB_EPStartXfer>

  return HAL_OK;
 800c9a4:	2300      	movs	r3, #0
}
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	3718      	adds	r7, #24
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	bd80      	pop	{r7, pc}

0800c9ae <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c9ae:	b580      	push	{r7, lr}
 800c9b0:	b084      	sub	sp, #16
 800c9b2:	af00      	add	r7, sp, #0
 800c9b4:	6078      	str	r0, [r7, #4]
 800c9b6:	460b      	mov	r3, r1
 800c9b8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800c9ba:	78fb      	ldrb	r3, [r7, #3]
 800c9bc:	f003 030f 	and.w	r3, r3, #15
 800c9c0:	687a      	ldr	r2, [r7, #4]
 800c9c2:	7912      	ldrb	r2, [r2, #4]
 800c9c4:	4293      	cmp	r3, r2
 800c9c6:	d901      	bls.n	800c9cc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800c9c8:	2301      	movs	r3, #1
 800c9ca:	e04f      	b.n	800ca6c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c9cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	da0f      	bge.n	800c9f4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c9d4:	78fb      	ldrb	r3, [r7, #3]
 800c9d6:	f003 020f 	and.w	r2, r3, #15
 800c9da:	4613      	mov	r3, r2
 800c9dc:	00db      	lsls	r3, r3, #3
 800c9de:	4413      	add	r3, r2
 800c9e0:	009b      	lsls	r3, r3, #2
 800c9e2:	3310      	adds	r3, #16
 800c9e4:	687a      	ldr	r2, [r7, #4]
 800c9e6:	4413      	add	r3, r2
 800c9e8:	3304      	adds	r3, #4
 800c9ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	2201      	movs	r2, #1
 800c9f0:	705a      	strb	r2, [r3, #1]
 800c9f2:	e00d      	b.n	800ca10 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c9f4:	78fa      	ldrb	r2, [r7, #3]
 800c9f6:	4613      	mov	r3, r2
 800c9f8:	00db      	lsls	r3, r3, #3
 800c9fa:	4413      	add	r3, r2
 800c9fc:	009b      	lsls	r3, r3, #2
 800c9fe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ca02:	687a      	ldr	r2, [r7, #4]
 800ca04:	4413      	add	r3, r2
 800ca06:	3304      	adds	r3, #4
 800ca08:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	2200      	movs	r2, #0
 800ca0e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	2201      	movs	r2, #1
 800ca14:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ca16:	78fb      	ldrb	r3, [r7, #3]
 800ca18:	f003 030f 	and.w	r3, r3, #15
 800ca1c:	b2da      	uxtb	r2, r3
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ca28:	2b01      	cmp	r3, #1
 800ca2a:	d101      	bne.n	800ca30 <HAL_PCD_EP_SetStall+0x82>
 800ca2c:	2302      	movs	r3, #2
 800ca2e:	e01d      	b.n	800ca6c <HAL_PCD_EP_SetStall+0xbe>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	2201      	movs	r2, #1
 800ca34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	68f9      	ldr	r1, [r7, #12]
 800ca3e:	4618      	mov	r0, r3
 800ca40:	f005 f862 	bl	8011b08 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800ca44:	78fb      	ldrb	r3, [r7, #3]
 800ca46:	f003 030f 	and.w	r3, r3, #15
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d109      	bne.n	800ca62 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	6818      	ldr	r0, [r3, #0]
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	7999      	ldrb	r1, [r3, #6]
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ca5c:	461a      	mov	r2, r3
 800ca5e:	f005 fa53 	bl	8011f08 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	2200      	movs	r2, #0
 800ca66:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800ca6a:	2300      	movs	r3, #0
}
 800ca6c:	4618      	mov	r0, r3
 800ca6e:	3710      	adds	r7, #16
 800ca70:	46bd      	mov	sp, r7
 800ca72:	bd80      	pop	{r7, pc}

0800ca74 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ca74:	b580      	push	{r7, lr}
 800ca76:	b084      	sub	sp, #16
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	6078      	str	r0, [r7, #4]
 800ca7c:	460b      	mov	r3, r1
 800ca7e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800ca80:	78fb      	ldrb	r3, [r7, #3]
 800ca82:	f003 030f 	and.w	r3, r3, #15
 800ca86:	687a      	ldr	r2, [r7, #4]
 800ca88:	7912      	ldrb	r2, [r2, #4]
 800ca8a:	4293      	cmp	r3, r2
 800ca8c:	d901      	bls.n	800ca92 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800ca8e:	2301      	movs	r3, #1
 800ca90:	e042      	b.n	800cb18 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ca92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	da0f      	bge.n	800caba <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ca9a:	78fb      	ldrb	r3, [r7, #3]
 800ca9c:	f003 020f 	and.w	r2, r3, #15
 800caa0:	4613      	mov	r3, r2
 800caa2:	00db      	lsls	r3, r3, #3
 800caa4:	4413      	add	r3, r2
 800caa6:	009b      	lsls	r3, r3, #2
 800caa8:	3310      	adds	r3, #16
 800caaa:	687a      	ldr	r2, [r7, #4]
 800caac:	4413      	add	r3, r2
 800caae:	3304      	adds	r3, #4
 800cab0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	2201      	movs	r2, #1
 800cab6:	705a      	strb	r2, [r3, #1]
 800cab8:	e00f      	b.n	800cada <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800caba:	78fb      	ldrb	r3, [r7, #3]
 800cabc:	f003 020f 	and.w	r2, r3, #15
 800cac0:	4613      	mov	r3, r2
 800cac2:	00db      	lsls	r3, r3, #3
 800cac4:	4413      	add	r3, r2
 800cac6:	009b      	lsls	r3, r3, #2
 800cac8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cacc:	687a      	ldr	r2, [r7, #4]
 800cace:	4413      	add	r3, r2
 800cad0:	3304      	adds	r3, #4
 800cad2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	2200      	movs	r2, #0
 800cad8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	2200      	movs	r2, #0
 800cade:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cae0:	78fb      	ldrb	r3, [r7, #3]
 800cae2:	f003 030f 	and.w	r3, r3, #15
 800cae6:	b2da      	uxtb	r2, r3
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800caf2:	2b01      	cmp	r3, #1
 800caf4:	d101      	bne.n	800cafa <HAL_PCD_EP_ClrStall+0x86>
 800caf6:	2302      	movs	r3, #2
 800caf8:	e00e      	b.n	800cb18 <HAL_PCD_EP_ClrStall+0xa4>
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	2201      	movs	r2, #1
 800cafe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	68f9      	ldr	r1, [r7, #12]
 800cb08:	4618      	mov	r0, r3
 800cb0a:	f005 f86b 	bl	8011be4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	2200      	movs	r2, #0
 800cb12:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800cb16:	2300      	movs	r3, #0
}
 800cb18:	4618      	mov	r0, r3
 800cb1a:	3710      	adds	r7, #16
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	bd80      	pop	{r7, pc}

0800cb20 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cb20:	b580      	push	{r7, lr}
 800cb22:	b084      	sub	sp, #16
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	6078      	str	r0, [r7, #4]
 800cb28:	460b      	mov	r3, r1
 800cb2a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800cb2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	da0c      	bge.n	800cb4e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cb34:	78fb      	ldrb	r3, [r7, #3]
 800cb36:	f003 020f 	and.w	r2, r3, #15
 800cb3a:	4613      	mov	r3, r2
 800cb3c:	00db      	lsls	r3, r3, #3
 800cb3e:	4413      	add	r3, r2
 800cb40:	009b      	lsls	r3, r3, #2
 800cb42:	3310      	adds	r3, #16
 800cb44:	687a      	ldr	r2, [r7, #4]
 800cb46:	4413      	add	r3, r2
 800cb48:	3304      	adds	r3, #4
 800cb4a:	60fb      	str	r3, [r7, #12]
 800cb4c:	e00c      	b.n	800cb68 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cb4e:	78fb      	ldrb	r3, [r7, #3]
 800cb50:	f003 020f 	and.w	r2, r3, #15
 800cb54:	4613      	mov	r3, r2
 800cb56:	00db      	lsls	r3, r3, #3
 800cb58:	4413      	add	r3, r2
 800cb5a:	009b      	lsls	r3, r3, #2
 800cb5c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cb60:	687a      	ldr	r2, [r7, #4]
 800cb62:	4413      	add	r3, r2
 800cb64:	3304      	adds	r3, #4
 800cb66:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	68f9      	ldr	r1, [r7, #12]
 800cb6e:	4618      	mov	r0, r3
 800cb70:	f004 fe8a 	bl	8011888 <USB_EPStopXfer>
 800cb74:	4603      	mov	r3, r0
 800cb76:	72fb      	strb	r3, [r7, #11]

  return ret;
 800cb78:	7afb      	ldrb	r3, [r7, #11]
}
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	3710      	adds	r7, #16
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	bd80      	pop	{r7, pc}

0800cb82 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cb82:	b580      	push	{r7, lr}
 800cb84:	b08a      	sub	sp, #40	@ 0x28
 800cb86:	af02      	add	r7, sp, #8
 800cb88:	6078      	str	r0, [r7, #4]
 800cb8a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb92:	697b      	ldr	r3, [r7, #20]
 800cb94:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800cb96:	683a      	ldr	r2, [r7, #0]
 800cb98:	4613      	mov	r3, r2
 800cb9a:	00db      	lsls	r3, r3, #3
 800cb9c:	4413      	add	r3, r2
 800cb9e:	009b      	lsls	r3, r3, #2
 800cba0:	3310      	adds	r3, #16
 800cba2:	687a      	ldr	r2, [r7, #4]
 800cba4:	4413      	add	r3, r2
 800cba6:	3304      	adds	r3, #4
 800cba8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	695a      	ldr	r2, [r3, #20]
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	691b      	ldr	r3, [r3, #16]
 800cbb2:	429a      	cmp	r2, r3
 800cbb4:	d901      	bls.n	800cbba <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800cbb6:	2301      	movs	r3, #1
 800cbb8:	e06b      	b.n	800cc92 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	691a      	ldr	r2, [r3, #16]
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	695b      	ldr	r3, [r3, #20]
 800cbc2:	1ad3      	subs	r3, r2, r3
 800cbc4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	689b      	ldr	r3, [r3, #8]
 800cbca:	69fa      	ldr	r2, [r7, #28]
 800cbcc:	429a      	cmp	r2, r3
 800cbce:	d902      	bls.n	800cbd6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	689b      	ldr	r3, [r3, #8]
 800cbd4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800cbd6:	69fb      	ldr	r3, [r7, #28]
 800cbd8:	3303      	adds	r3, #3
 800cbda:	089b      	lsrs	r3, r3, #2
 800cbdc:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cbde:	e02a      	b.n	800cc36 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	691a      	ldr	r2, [r3, #16]
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	695b      	ldr	r3, [r3, #20]
 800cbe8:	1ad3      	subs	r3, r2, r3
 800cbea:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	689b      	ldr	r3, [r3, #8]
 800cbf0:	69fa      	ldr	r2, [r7, #28]
 800cbf2:	429a      	cmp	r2, r3
 800cbf4:	d902      	bls.n	800cbfc <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	689b      	ldr	r3, [r3, #8]
 800cbfa:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800cbfc:	69fb      	ldr	r3, [r7, #28]
 800cbfe:	3303      	adds	r3, #3
 800cc00:	089b      	lsrs	r3, r3, #2
 800cc02:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	68d9      	ldr	r1, [r3, #12]
 800cc08:	683b      	ldr	r3, [r7, #0]
 800cc0a:	b2da      	uxtb	r2, r3
 800cc0c:	69fb      	ldr	r3, [r7, #28]
 800cc0e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800cc14:	9300      	str	r3, [sp, #0]
 800cc16:	4603      	mov	r3, r0
 800cc18:	6978      	ldr	r0, [r7, #20]
 800cc1a:	f004 fedf 	bl	80119dc <USB_WritePacket>

    ep->xfer_buff  += len;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	68da      	ldr	r2, [r3, #12]
 800cc22:	69fb      	ldr	r3, [r7, #28]
 800cc24:	441a      	add	r2, r3
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	695a      	ldr	r2, [r3, #20]
 800cc2e:	69fb      	ldr	r3, [r7, #28]
 800cc30:	441a      	add	r2, r3
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cc36:	683b      	ldr	r3, [r7, #0]
 800cc38:	015a      	lsls	r2, r3, #5
 800cc3a:	693b      	ldr	r3, [r7, #16]
 800cc3c:	4413      	add	r3, r2
 800cc3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc42:	699b      	ldr	r3, [r3, #24]
 800cc44:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800cc46:	69ba      	ldr	r2, [r7, #24]
 800cc48:	429a      	cmp	r2, r3
 800cc4a:	d809      	bhi.n	800cc60 <PCD_WriteEmptyTxFifo+0xde>
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	695a      	ldr	r2, [r3, #20]
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cc54:	429a      	cmp	r2, r3
 800cc56:	d203      	bcs.n	800cc60 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	691b      	ldr	r3, [r3, #16]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d1bf      	bne.n	800cbe0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	691a      	ldr	r2, [r3, #16]
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	695b      	ldr	r3, [r3, #20]
 800cc68:	429a      	cmp	r2, r3
 800cc6a:	d811      	bhi.n	800cc90 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800cc6c:	683b      	ldr	r3, [r7, #0]
 800cc6e:	f003 030f 	and.w	r3, r3, #15
 800cc72:	2201      	movs	r2, #1
 800cc74:	fa02 f303 	lsl.w	r3, r2, r3
 800cc78:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800cc7a:	693b      	ldr	r3, [r7, #16]
 800cc7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cc80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cc82:	68bb      	ldr	r3, [r7, #8]
 800cc84:	43db      	mvns	r3, r3
 800cc86:	6939      	ldr	r1, [r7, #16]
 800cc88:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cc8c:	4013      	ands	r3, r2
 800cc8e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800cc90:	2300      	movs	r3, #0
}
 800cc92:	4618      	mov	r0, r3
 800cc94:	3720      	adds	r7, #32
 800cc96:	46bd      	mov	sp, r7
 800cc98:	bd80      	pop	{r7, pc}
	...

0800cc9c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cc9c:	b580      	push	{r7, lr}
 800cc9e:	b088      	sub	sp, #32
 800cca0:	af00      	add	r7, sp, #0
 800cca2:	6078      	str	r0, [r7, #4]
 800cca4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ccac:	69fb      	ldr	r3, [r7, #28]
 800ccae:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800ccb0:	69fb      	ldr	r3, [r7, #28]
 800ccb2:	333c      	adds	r3, #60	@ 0x3c
 800ccb4:	3304      	adds	r3, #4
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ccba:	683b      	ldr	r3, [r7, #0]
 800ccbc:	015a      	lsls	r2, r3, #5
 800ccbe:	69bb      	ldr	r3, [r7, #24]
 800ccc0:	4413      	add	r3, r2
 800ccc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ccc6:	689b      	ldr	r3, [r3, #8]
 800ccc8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	799b      	ldrb	r3, [r3, #6]
 800ccce:	2b01      	cmp	r3, #1
 800ccd0:	d17b      	bne.n	800cdca <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800ccd2:	693b      	ldr	r3, [r7, #16]
 800ccd4:	f003 0308 	and.w	r3, r3, #8
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d015      	beq.n	800cd08 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ccdc:	697b      	ldr	r3, [r7, #20]
 800ccde:	4a61      	ldr	r2, [pc, #388]	@ (800ce64 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800cce0:	4293      	cmp	r3, r2
 800cce2:	f240 80b9 	bls.w	800ce58 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cce6:	693b      	ldr	r3, [r7, #16]
 800cce8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	f000 80b3 	beq.w	800ce58 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ccf2:	683b      	ldr	r3, [r7, #0]
 800ccf4:	015a      	lsls	r2, r3, #5
 800ccf6:	69bb      	ldr	r3, [r7, #24]
 800ccf8:	4413      	add	r3, r2
 800ccfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ccfe:	461a      	mov	r2, r3
 800cd00:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cd04:	6093      	str	r3, [r2, #8]
 800cd06:	e0a7      	b.n	800ce58 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800cd08:	693b      	ldr	r3, [r7, #16]
 800cd0a:	f003 0320 	and.w	r3, r3, #32
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d009      	beq.n	800cd26 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800cd12:	683b      	ldr	r3, [r7, #0]
 800cd14:	015a      	lsls	r2, r3, #5
 800cd16:	69bb      	ldr	r3, [r7, #24]
 800cd18:	4413      	add	r3, r2
 800cd1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd1e:	461a      	mov	r2, r3
 800cd20:	2320      	movs	r3, #32
 800cd22:	6093      	str	r3, [r2, #8]
 800cd24:	e098      	b.n	800ce58 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800cd26:	693b      	ldr	r3, [r7, #16]
 800cd28:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	f040 8093 	bne.w	800ce58 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd32:	697b      	ldr	r3, [r7, #20]
 800cd34:	4a4b      	ldr	r2, [pc, #300]	@ (800ce64 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800cd36:	4293      	cmp	r3, r2
 800cd38:	d90f      	bls.n	800cd5a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cd3a:	693b      	ldr	r3, [r7, #16]
 800cd3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d00a      	beq.n	800cd5a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cd44:	683b      	ldr	r3, [r7, #0]
 800cd46:	015a      	lsls	r2, r3, #5
 800cd48:	69bb      	ldr	r3, [r7, #24]
 800cd4a:	4413      	add	r3, r2
 800cd4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd50:	461a      	mov	r2, r3
 800cd52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cd56:	6093      	str	r3, [r2, #8]
 800cd58:	e07e      	b.n	800ce58 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800cd5a:	683a      	ldr	r2, [r7, #0]
 800cd5c:	4613      	mov	r3, r2
 800cd5e:	00db      	lsls	r3, r3, #3
 800cd60:	4413      	add	r3, r2
 800cd62:	009b      	lsls	r3, r3, #2
 800cd64:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cd68:	687a      	ldr	r2, [r7, #4]
 800cd6a:	4413      	add	r3, r2
 800cd6c:	3304      	adds	r3, #4
 800cd6e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	6a1a      	ldr	r2, [r3, #32]
 800cd74:	683b      	ldr	r3, [r7, #0]
 800cd76:	0159      	lsls	r1, r3, #5
 800cd78:	69bb      	ldr	r3, [r7, #24]
 800cd7a:	440b      	add	r3, r1
 800cd7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd80:	691b      	ldr	r3, [r3, #16]
 800cd82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cd86:	1ad2      	subs	r2, r2, r3
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d114      	bne.n	800cdbc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	691b      	ldr	r3, [r3, #16]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d109      	bne.n	800cdae <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	6818      	ldr	r0, [r3, #0]
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cda4:	461a      	mov	r2, r3
 800cda6:	2101      	movs	r1, #1
 800cda8:	f005 f8ae 	bl	8011f08 <USB_EP0_OutStart>
 800cdac:	e006      	b.n	800cdbc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	68da      	ldr	r2, [r3, #12]
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	695b      	ldr	r3, [r3, #20]
 800cdb6:	441a      	add	r2, r3
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	b2db      	uxtb	r3, r3
 800cdc0:	4619      	mov	r1, r3
 800cdc2:	6878      	ldr	r0, [r7, #4]
 800cdc4:	f00a fc5c 	bl	8017680 <HAL_PCD_DataOutStageCallback>
 800cdc8:	e046      	b.n	800ce58 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800cdca:	697b      	ldr	r3, [r7, #20]
 800cdcc:	4a26      	ldr	r2, [pc, #152]	@ (800ce68 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800cdce:	4293      	cmp	r3, r2
 800cdd0:	d124      	bne.n	800ce1c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800cdd2:	693b      	ldr	r3, [r7, #16]
 800cdd4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d00a      	beq.n	800cdf2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cddc:	683b      	ldr	r3, [r7, #0]
 800cdde:	015a      	lsls	r2, r3, #5
 800cde0:	69bb      	ldr	r3, [r7, #24]
 800cde2:	4413      	add	r3, r2
 800cde4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cde8:	461a      	mov	r2, r3
 800cdea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cdee:	6093      	str	r3, [r2, #8]
 800cdf0:	e032      	b.n	800ce58 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800cdf2:	693b      	ldr	r3, [r7, #16]
 800cdf4:	f003 0320 	and.w	r3, r3, #32
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d008      	beq.n	800ce0e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800cdfc:	683b      	ldr	r3, [r7, #0]
 800cdfe:	015a      	lsls	r2, r3, #5
 800ce00:	69bb      	ldr	r3, [r7, #24]
 800ce02:	4413      	add	r3, r2
 800ce04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce08:	461a      	mov	r2, r3
 800ce0a:	2320      	movs	r3, #32
 800ce0c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ce0e:	683b      	ldr	r3, [r7, #0]
 800ce10:	b2db      	uxtb	r3, r3
 800ce12:	4619      	mov	r1, r3
 800ce14:	6878      	ldr	r0, [r7, #4]
 800ce16:	f00a fc33 	bl	8017680 <HAL_PCD_DataOutStageCallback>
 800ce1a:	e01d      	b.n	800ce58 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800ce1c:	683b      	ldr	r3, [r7, #0]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d114      	bne.n	800ce4c <PCD_EP_OutXfrComplete_int+0x1b0>
 800ce22:	6879      	ldr	r1, [r7, #4]
 800ce24:	683a      	ldr	r2, [r7, #0]
 800ce26:	4613      	mov	r3, r2
 800ce28:	00db      	lsls	r3, r3, #3
 800ce2a:	4413      	add	r3, r2
 800ce2c:	009b      	lsls	r3, r3, #2
 800ce2e:	440b      	add	r3, r1
 800ce30:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d108      	bne.n	800ce4c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	6818      	ldr	r0, [r3, #0]
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ce44:	461a      	mov	r2, r3
 800ce46:	2100      	movs	r1, #0
 800ce48:	f005 f85e 	bl	8011f08 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ce4c:	683b      	ldr	r3, [r7, #0]
 800ce4e:	b2db      	uxtb	r3, r3
 800ce50:	4619      	mov	r1, r3
 800ce52:	6878      	ldr	r0, [r7, #4]
 800ce54:	f00a fc14 	bl	8017680 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800ce58:	2300      	movs	r3, #0
}
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	3720      	adds	r7, #32
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	bd80      	pop	{r7, pc}
 800ce62:	bf00      	nop
 800ce64:	4f54300a 	.word	0x4f54300a
 800ce68:	4f54310a 	.word	0x4f54310a

0800ce6c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	b086      	sub	sp, #24
 800ce70:	af00      	add	r7, sp, #0
 800ce72:	6078      	str	r0, [r7, #4]
 800ce74:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce7c:	697b      	ldr	r3, [r7, #20]
 800ce7e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800ce80:	697b      	ldr	r3, [r7, #20]
 800ce82:	333c      	adds	r3, #60	@ 0x3c
 800ce84:	3304      	adds	r3, #4
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ce8a:	683b      	ldr	r3, [r7, #0]
 800ce8c:	015a      	lsls	r2, r3, #5
 800ce8e:	693b      	ldr	r3, [r7, #16]
 800ce90:	4413      	add	r3, r2
 800ce92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce96:	689b      	ldr	r3, [r3, #8]
 800ce98:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	4a15      	ldr	r2, [pc, #84]	@ (800cef4 <PCD_EP_OutSetupPacket_int+0x88>)
 800ce9e:	4293      	cmp	r3, r2
 800cea0:	d90e      	bls.n	800cec0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cea2:	68bb      	ldr	r3, [r7, #8]
 800cea4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d009      	beq.n	800cec0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ceac:	683b      	ldr	r3, [r7, #0]
 800ceae:	015a      	lsls	r2, r3, #5
 800ceb0:	693b      	ldr	r3, [r7, #16]
 800ceb2:	4413      	add	r3, r2
 800ceb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ceb8:	461a      	mov	r2, r3
 800ceba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cebe:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800cec0:	6878      	ldr	r0, [r7, #4]
 800cec2:	f00a fbcb 	bl	801765c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	4a0a      	ldr	r2, [pc, #40]	@ (800cef4 <PCD_EP_OutSetupPacket_int+0x88>)
 800ceca:	4293      	cmp	r3, r2
 800cecc:	d90c      	bls.n	800cee8 <PCD_EP_OutSetupPacket_int+0x7c>
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	799b      	ldrb	r3, [r3, #6]
 800ced2:	2b01      	cmp	r3, #1
 800ced4:	d108      	bne.n	800cee8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	6818      	ldr	r0, [r3, #0]
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cee0:	461a      	mov	r2, r3
 800cee2:	2101      	movs	r1, #1
 800cee4:	f005 f810 	bl	8011f08 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800cee8:	2300      	movs	r3, #0
}
 800ceea:	4618      	mov	r0, r3
 800ceec:	3718      	adds	r7, #24
 800ceee:	46bd      	mov	sp, r7
 800cef0:	bd80      	pop	{r7, pc}
 800cef2:	bf00      	nop
 800cef4:	4f54300a 	.word	0x4f54300a

0800cef8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800cef8:	b480      	push	{r7}
 800cefa:	b085      	sub	sp, #20
 800cefc:	af00      	add	r7, sp, #0
 800cefe:	6078      	str	r0, [r7, #4]
 800cf00:	460b      	mov	r3, r1
 800cf02:	70fb      	strb	r3, [r7, #3]
 800cf04:	4613      	mov	r3, r2
 800cf06:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf0e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800cf10:	78fb      	ldrb	r3, [r7, #3]
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d107      	bne.n	800cf26 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800cf16:	883b      	ldrh	r3, [r7, #0]
 800cf18:	0419      	lsls	r1, r3, #16
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	68ba      	ldr	r2, [r7, #8]
 800cf20:	430a      	orrs	r2, r1
 800cf22:	629a      	str	r2, [r3, #40]	@ 0x28
 800cf24:	e028      	b.n	800cf78 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf2c:	0c1b      	lsrs	r3, r3, #16
 800cf2e:	68ba      	ldr	r2, [r7, #8]
 800cf30:	4413      	add	r3, r2
 800cf32:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800cf34:	2300      	movs	r3, #0
 800cf36:	73fb      	strb	r3, [r7, #15]
 800cf38:	e00d      	b.n	800cf56 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	681a      	ldr	r2, [r3, #0]
 800cf3e:	7bfb      	ldrb	r3, [r7, #15]
 800cf40:	3340      	adds	r3, #64	@ 0x40
 800cf42:	009b      	lsls	r3, r3, #2
 800cf44:	4413      	add	r3, r2
 800cf46:	685b      	ldr	r3, [r3, #4]
 800cf48:	0c1b      	lsrs	r3, r3, #16
 800cf4a:	68ba      	ldr	r2, [r7, #8]
 800cf4c:	4413      	add	r3, r2
 800cf4e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800cf50:	7bfb      	ldrb	r3, [r7, #15]
 800cf52:	3301      	adds	r3, #1
 800cf54:	73fb      	strb	r3, [r7, #15]
 800cf56:	7bfa      	ldrb	r2, [r7, #15]
 800cf58:	78fb      	ldrb	r3, [r7, #3]
 800cf5a:	3b01      	subs	r3, #1
 800cf5c:	429a      	cmp	r2, r3
 800cf5e:	d3ec      	bcc.n	800cf3a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800cf60:	883b      	ldrh	r3, [r7, #0]
 800cf62:	0418      	lsls	r0, r3, #16
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	6819      	ldr	r1, [r3, #0]
 800cf68:	78fb      	ldrb	r3, [r7, #3]
 800cf6a:	3b01      	subs	r3, #1
 800cf6c:	68ba      	ldr	r2, [r7, #8]
 800cf6e:	4302      	orrs	r2, r0
 800cf70:	3340      	adds	r3, #64	@ 0x40
 800cf72:	009b      	lsls	r3, r3, #2
 800cf74:	440b      	add	r3, r1
 800cf76:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800cf78:	2300      	movs	r3, #0
}
 800cf7a:	4618      	mov	r0, r3
 800cf7c:	3714      	adds	r7, #20
 800cf7e:	46bd      	mov	sp, r7
 800cf80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf84:	4770      	bx	lr

0800cf86 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800cf86:	b480      	push	{r7}
 800cf88:	b083      	sub	sp, #12
 800cf8a:	af00      	add	r7, sp, #0
 800cf8c:	6078      	str	r0, [r7, #4]
 800cf8e:	460b      	mov	r3, r1
 800cf90:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	887a      	ldrh	r2, [r7, #2]
 800cf98:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800cf9a:	2300      	movs	r3, #0
}
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	370c      	adds	r7, #12
 800cfa0:	46bd      	mov	sp, r7
 800cfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa6:	4770      	bx	lr

0800cfa8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800cfa8:	b480      	push	{r7}
 800cfaa:	b083      	sub	sp, #12
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
 800cfb0:	460b      	mov	r3, r1
 800cfb2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800cfb4:	bf00      	nop
 800cfb6:	370c      	adds	r7, #12
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfbe:	4770      	bx	lr

0800cfc0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b086      	sub	sp, #24
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d101      	bne.n	800cfd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800cfce:	2301      	movs	r3, #1
 800cfd0:	e267      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	f003 0301 	and.w	r3, r3, #1
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d075      	beq.n	800d0ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800cfde:	4b88      	ldr	r3, [pc, #544]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800cfe0:	689b      	ldr	r3, [r3, #8]
 800cfe2:	f003 030c 	and.w	r3, r3, #12
 800cfe6:	2b04      	cmp	r3, #4
 800cfe8:	d00c      	beq.n	800d004 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cfea:	4b85      	ldr	r3, [pc, #532]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800cfec:	689b      	ldr	r3, [r3, #8]
 800cfee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800cff2:	2b08      	cmp	r3, #8
 800cff4:	d112      	bne.n	800d01c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cff6:	4b82      	ldr	r3, [pc, #520]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800cff8:	685b      	ldr	r3, [r3, #4]
 800cffa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cffe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d002:	d10b      	bne.n	800d01c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d004:	4b7e      	ldr	r3, [pc, #504]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d05b      	beq.n	800d0c8 <HAL_RCC_OscConfig+0x108>
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	685b      	ldr	r3, [r3, #4]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d157      	bne.n	800d0c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d018:	2301      	movs	r3, #1
 800d01a:	e242      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	685b      	ldr	r3, [r3, #4]
 800d020:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d024:	d106      	bne.n	800d034 <HAL_RCC_OscConfig+0x74>
 800d026:	4b76      	ldr	r3, [pc, #472]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	4a75      	ldr	r2, [pc, #468]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d02c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d030:	6013      	str	r3, [r2, #0]
 800d032:	e01d      	b.n	800d070 <HAL_RCC_OscConfig+0xb0>
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	685b      	ldr	r3, [r3, #4]
 800d038:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d03c:	d10c      	bne.n	800d058 <HAL_RCC_OscConfig+0x98>
 800d03e:	4b70      	ldr	r3, [pc, #448]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	4a6f      	ldr	r2, [pc, #444]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d044:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d048:	6013      	str	r3, [r2, #0]
 800d04a:	4b6d      	ldr	r3, [pc, #436]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	4a6c      	ldr	r2, [pc, #432]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d050:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d054:	6013      	str	r3, [r2, #0]
 800d056:	e00b      	b.n	800d070 <HAL_RCC_OscConfig+0xb0>
 800d058:	4b69      	ldr	r3, [pc, #420]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	4a68      	ldr	r2, [pc, #416]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d05e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d062:	6013      	str	r3, [r2, #0]
 800d064:	4b66      	ldr	r3, [pc, #408]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	4a65      	ldr	r2, [pc, #404]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d06a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d06e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	685b      	ldr	r3, [r3, #4]
 800d074:	2b00      	cmp	r3, #0
 800d076:	d013      	beq.n	800d0a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d078:	f7fb f91c 	bl	80082b4 <HAL_GetTick>
 800d07c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d07e:	e008      	b.n	800d092 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d080:	f7fb f918 	bl	80082b4 <HAL_GetTick>
 800d084:	4602      	mov	r2, r0
 800d086:	693b      	ldr	r3, [r7, #16]
 800d088:	1ad3      	subs	r3, r2, r3
 800d08a:	2b64      	cmp	r3, #100	@ 0x64
 800d08c:	d901      	bls.n	800d092 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d08e:	2303      	movs	r3, #3
 800d090:	e207      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d092:	4b5b      	ldr	r3, [pc, #364]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d0f0      	beq.n	800d080 <HAL_RCC_OscConfig+0xc0>
 800d09e:	e014      	b.n	800d0ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d0a0:	f7fb f908 	bl	80082b4 <HAL_GetTick>
 800d0a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d0a6:	e008      	b.n	800d0ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d0a8:	f7fb f904 	bl	80082b4 <HAL_GetTick>
 800d0ac:	4602      	mov	r2, r0
 800d0ae:	693b      	ldr	r3, [r7, #16]
 800d0b0:	1ad3      	subs	r3, r2, r3
 800d0b2:	2b64      	cmp	r3, #100	@ 0x64
 800d0b4:	d901      	bls.n	800d0ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d0b6:	2303      	movs	r3, #3
 800d0b8:	e1f3      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d0ba:	4b51      	ldr	r3, [pc, #324]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d1f0      	bne.n	800d0a8 <HAL_RCC_OscConfig+0xe8>
 800d0c6:	e000      	b.n	800d0ca <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d0c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	f003 0302 	and.w	r3, r3, #2
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d063      	beq.n	800d19e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800d0d6:	4b4a      	ldr	r3, [pc, #296]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d0d8:	689b      	ldr	r3, [r3, #8]
 800d0da:	f003 030c 	and.w	r3, r3, #12
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d00b      	beq.n	800d0fa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d0e2:	4b47      	ldr	r3, [pc, #284]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d0e4:	689b      	ldr	r3, [r3, #8]
 800d0e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800d0ea:	2b08      	cmp	r3, #8
 800d0ec:	d11c      	bne.n	800d128 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d0ee:	4b44      	ldr	r3, [pc, #272]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d0f0:	685b      	ldr	r3, [r3, #4]
 800d0f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d116      	bne.n	800d128 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d0fa:	4b41      	ldr	r3, [pc, #260]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	f003 0302 	and.w	r3, r3, #2
 800d102:	2b00      	cmp	r3, #0
 800d104:	d005      	beq.n	800d112 <HAL_RCC_OscConfig+0x152>
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	68db      	ldr	r3, [r3, #12]
 800d10a:	2b01      	cmp	r3, #1
 800d10c:	d001      	beq.n	800d112 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800d10e:	2301      	movs	r3, #1
 800d110:	e1c7      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d112:	4b3b      	ldr	r3, [pc, #236]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	691b      	ldr	r3, [r3, #16]
 800d11e:	00db      	lsls	r3, r3, #3
 800d120:	4937      	ldr	r1, [pc, #220]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d122:	4313      	orrs	r3, r2
 800d124:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d126:	e03a      	b.n	800d19e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	68db      	ldr	r3, [r3, #12]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d020      	beq.n	800d172 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d130:	4b34      	ldr	r3, [pc, #208]	@ (800d204 <HAL_RCC_OscConfig+0x244>)
 800d132:	2201      	movs	r2, #1
 800d134:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d136:	f7fb f8bd 	bl	80082b4 <HAL_GetTick>
 800d13a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d13c:	e008      	b.n	800d150 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d13e:	f7fb f8b9 	bl	80082b4 <HAL_GetTick>
 800d142:	4602      	mov	r2, r0
 800d144:	693b      	ldr	r3, [r7, #16]
 800d146:	1ad3      	subs	r3, r2, r3
 800d148:	2b02      	cmp	r3, #2
 800d14a:	d901      	bls.n	800d150 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800d14c:	2303      	movs	r3, #3
 800d14e:	e1a8      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d150:	4b2b      	ldr	r3, [pc, #172]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	f003 0302 	and.w	r3, r3, #2
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d0f0      	beq.n	800d13e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d15c:	4b28      	ldr	r3, [pc, #160]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	691b      	ldr	r3, [r3, #16]
 800d168:	00db      	lsls	r3, r3, #3
 800d16a:	4925      	ldr	r1, [pc, #148]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d16c:	4313      	orrs	r3, r2
 800d16e:	600b      	str	r3, [r1, #0]
 800d170:	e015      	b.n	800d19e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d172:	4b24      	ldr	r3, [pc, #144]	@ (800d204 <HAL_RCC_OscConfig+0x244>)
 800d174:	2200      	movs	r2, #0
 800d176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d178:	f7fb f89c 	bl	80082b4 <HAL_GetTick>
 800d17c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d17e:	e008      	b.n	800d192 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d180:	f7fb f898 	bl	80082b4 <HAL_GetTick>
 800d184:	4602      	mov	r2, r0
 800d186:	693b      	ldr	r3, [r7, #16]
 800d188:	1ad3      	subs	r3, r2, r3
 800d18a:	2b02      	cmp	r3, #2
 800d18c:	d901      	bls.n	800d192 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800d18e:	2303      	movs	r3, #3
 800d190:	e187      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d192:	4b1b      	ldr	r3, [pc, #108]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	f003 0302 	and.w	r3, r3, #2
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d1f0      	bne.n	800d180 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	f003 0308 	and.w	r3, r3, #8
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d036      	beq.n	800d218 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	695b      	ldr	r3, [r3, #20]
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d016      	beq.n	800d1e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d1b2:	4b15      	ldr	r3, [pc, #84]	@ (800d208 <HAL_RCC_OscConfig+0x248>)
 800d1b4:	2201      	movs	r2, #1
 800d1b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d1b8:	f7fb f87c 	bl	80082b4 <HAL_GetTick>
 800d1bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d1be:	e008      	b.n	800d1d2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d1c0:	f7fb f878 	bl	80082b4 <HAL_GetTick>
 800d1c4:	4602      	mov	r2, r0
 800d1c6:	693b      	ldr	r3, [r7, #16]
 800d1c8:	1ad3      	subs	r3, r2, r3
 800d1ca:	2b02      	cmp	r3, #2
 800d1cc:	d901      	bls.n	800d1d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800d1ce:	2303      	movs	r3, #3
 800d1d0:	e167      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d1d2:	4b0b      	ldr	r3, [pc, #44]	@ (800d200 <HAL_RCC_OscConfig+0x240>)
 800d1d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d1d6:	f003 0302 	and.w	r3, r3, #2
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d0f0      	beq.n	800d1c0 <HAL_RCC_OscConfig+0x200>
 800d1de:	e01b      	b.n	800d218 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d1e0:	4b09      	ldr	r3, [pc, #36]	@ (800d208 <HAL_RCC_OscConfig+0x248>)
 800d1e2:	2200      	movs	r2, #0
 800d1e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d1e6:	f7fb f865 	bl	80082b4 <HAL_GetTick>
 800d1ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d1ec:	e00e      	b.n	800d20c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d1ee:	f7fb f861 	bl	80082b4 <HAL_GetTick>
 800d1f2:	4602      	mov	r2, r0
 800d1f4:	693b      	ldr	r3, [r7, #16]
 800d1f6:	1ad3      	subs	r3, r2, r3
 800d1f8:	2b02      	cmp	r3, #2
 800d1fa:	d907      	bls.n	800d20c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800d1fc:	2303      	movs	r3, #3
 800d1fe:	e150      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
 800d200:	40023800 	.word	0x40023800
 800d204:	42470000 	.word	0x42470000
 800d208:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d20c:	4b88      	ldr	r3, [pc, #544]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d20e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d210:	f003 0302 	and.w	r3, r3, #2
 800d214:	2b00      	cmp	r3, #0
 800d216:	d1ea      	bne.n	800d1ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	f003 0304 	and.w	r3, r3, #4
 800d220:	2b00      	cmp	r3, #0
 800d222:	f000 8097 	beq.w	800d354 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d226:	2300      	movs	r3, #0
 800d228:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d22a:	4b81      	ldr	r3, [pc, #516]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d22c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d22e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d232:	2b00      	cmp	r3, #0
 800d234:	d10f      	bne.n	800d256 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d236:	2300      	movs	r3, #0
 800d238:	60bb      	str	r3, [r7, #8]
 800d23a:	4b7d      	ldr	r3, [pc, #500]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d23c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d23e:	4a7c      	ldr	r2, [pc, #496]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d240:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d244:	6413      	str	r3, [r2, #64]	@ 0x40
 800d246:	4b7a      	ldr	r3, [pc, #488]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d24a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d24e:	60bb      	str	r3, [r7, #8]
 800d250:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d252:	2301      	movs	r3, #1
 800d254:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d256:	4b77      	ldr	r3, [pc, #476]	@ (800d434 <HAL_RCC_OscConfig+0x474>)
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d118      	bne.n	800d294 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800d262:	4b74      	ldr	r3, [pc, #464]	@ (800d434 <HAL_RCC_OscConfig+0x474>)
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	4a73      	ldr	r2, [pc, #460]	@ (800d434 <HAL_RCC_OscConfig+0x474>)
 800d268:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d26c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d26e:	f7fb f821 	bl	80082b4 <HAL_GetTick>
 800d272:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d274:	e008      	b.n	800d288 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d276:	f7fb f81d 	bl	80082b4 <HAL_GetTick>
 800d27a:	4602      	mov	r2, r0
 800d27c:	693b      	ldr	r3, [r7, #16]
 800d27e:	1ad3      	subs	r3, r2, r3
 800d280:	2b02      	cmp	r3, #2
 800d282:	d901      	bls.n	800d288 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800d284:	2303      	movs	r3, #3
 800d286:	e10c      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d288:	4b6a      	ldr	r3, [pc, #424]	@ (800d434 <HAL_RCC_OscConfig+0x474>)
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d290:	2b00      	cmp	r3, #0
 800d292:	d0f0      	beq.n	800d276 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	689b      	ldr	r3, [r3, #8]
 800d298:	2b01      	cmp	r3, #1
 800d29a:	d106      	bne.n	800d2aa <HAL_RCC_OscConfig+0x2ea>
 800d29c:	4b64      	ldr	r3, [pc, #400]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d29e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d2a0:	4a63      	ldr	r2, [pc, #396]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d2a2:	f043 0301 	orr.w	r3, r3, #1
 800d2a6:	6713      	str	r3, [r2, #112]	@ 0x70
 800d2a8:	e01c      	b.n	800d2e4 <HAL_RCC_OscConfig+0x324>
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	689b      	ldr	r3, [r3, #8]
 800d2ae:	2b05      	cmp	r3, #5
 800d2b0:	d10c      	bne.n	800d2cc <HAL_RCC_OscConfig+0x30c>
 800d2b2:	4b5f      	ldr	r3, [pc, #380]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d2b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d2b6:	4a5e      	ldr	r2, [pc, #376]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d2b8:	f043 0304 	orr.w	r3, r3, #4
 800d2bc:	6713      	str	r3, [r2, #112]	@ 0x70
 800d2be:	4b5c      	ldr	r3, [pc, #368]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d2c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d2c2:	4a5b      	ldr	r2, [pc, #364]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d2c4:	f043 0301 	orr.w	r3, r3, #1
 800d2c8:	6713      	str	r3, [r2, #112]	@ 0x70
 800d2ca:	e00b      	b.n	800d2e4 <HAL_RCC_OscConfig+0x324>
 800d2cc:	4b58      	ldr	r3, [pc, #352]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d2ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d2d0:	4a57      	ldr	r2, [pc, #348]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d2d2:	f023 0301 	bic.w	r3, r3, #1
 800d2d6:	6713      	str	r3, [r2, #112]	@ 0x70
 800d2d8:	4b55      	ldr	r3, [pc, #340]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d2da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d2dc:	4a54      	ldr	r2, [pc, #336]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d2de:	f023 0304 	bic.w	r3, r3, #4
 800d2e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	689b      	ldr	r3, [r3, #8]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d015      	beq.n	800d318 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d2ec:	f7fa ffe2 	bl	80082b4 <HAL_GetTick>
 800d2f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d2f2:	e00a      	b.n	800d30a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d2f4:	f7fa ffde 	bl	80082b4 <HAL_GetTick>
 800d2f8:	4602      	mov	r2, r0
 800d2fa:	693b      	ldr	r3, [r7, #16]
 800d2fc:	1ad3      	subs	r3, r2, r3
 800d2fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d302:	4293      	cmp	r3, r2
 800d304:	d901      	bls.n	800d30a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800d306:	2303      	movs	r3, #3
 800d308:	e0cb      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d30a:	4b49      	ldr	r3, [pc, #292]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d30c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d30e:	f003 0302 	and.w	r3, r3, #2
 800d312:	2b00      	cmp	r3, #0
 800d314:	d0ee      	beq.n	800d2f4 <HAL_RCC_OscConfig+0x334>
 800d316:	e014      	b.n	800d342 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d318:	f7fa ffcc 	bl	80082b4 <HAL_GetTick>
 800d31c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d31e:	e00a      	b.n	800d336 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d320:	f7fa ffc8 	bl	80082b4 <HAL_GetTick>
 800d324:	4602      	mov	r2, r0
 800d326:	693b      	ldr	r3, [r7, #16]
 800d328:	1ad3      	subs	r3, r2, r3
 800d32a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d32e:	4293      	cmp	r3, r2
 800d330:	d901      	bls.n	800d336 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800d332:	2303      	movs	r3, #3
 800d334:	e0b5      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d336:	4b3e      	ldr	r3, [pc, #248]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d33a:	f003 0302 	and.w	r3, r3, #2
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d1ee      	bne.n	800d320 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d342:	7dfb      	ldrb	r3, [r7, #23]
 800d344:	2b01      	cmp	r3, #1
 800d346:	d105      	bne.n	800d354 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d348:	4b39      	ldr	r3, [pc, #228]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d34a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d34c:	4a38      	ldr	r2, [pc, #224]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d34e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d352:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	699b      	ldr	r3, [r3, #24]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	f000 80a1 	beq.w	800d4a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d35e:	4b34      	ldr	r3, [pc, #208]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d360:	689b      	ldr	r3, [r3, #8]
 800d362:	f003 030c 	and.w	r3, r3, #12
 800d366:	2b08      	cmp	r3, #8
 800d368:	d05c      	beq.n	800d424 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	699b      	ldr	r3, [r3, #24]
 800d36e:	2b02      	cmp	r3, #2
 800d370:	d141      	bne.n	800d3f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d372:	4b31      	ldr	r3, [pc, #196]	@ (800d438 <HAL_RCC_OscConfig+0x478>)
 800d374:	2200      	movs	r2, #0
 800d376:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d378:	f7fa ff9c 	bl	80082b4 <HAL_GetTick>
 800d37c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d37e:	e008      	b.n	800d392 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d380:	f7fa ff98 	bl	80082b4 <HAL_GetTick>
 800d384:	4602      	mov	r2, r0
 800d386:	693b      	ldr	r3, [r7, #16]
 800d388:	1ad3      	subs	r3, r2, r3
 800d38a:	2b02      	cmp	r3, #2
 800d38c:	d901      	bls.n	800d392 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800d38e:	2303      	movs	r3, #3
 800d390:	e087      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d392:	4b27      	ldr	r3, [pc, #156]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d1f0      	bne.n	800d380 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	69da      	ldr	r2, [r3, #28]
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	6a1b      	ldr	r3, [r3, #32]
 800d3a6:	431a      	orrs	r2, r3
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3ac:	019b      	lsls	r3, r3, #6
 800d3ae:	431a      	orrs	r2, r3
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3b4:	085b      	lsrs	r3, r3, #1
 800d3b6:	3b01      	subs	r3, #1
 800d3b8:	041b      	lsls	r3, r3, #16
 800d3ba:	431a      	orrs	r2, r3
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3c0:	061b      	lsls	r3, r3, #24
 800d3c2:	491b      	ldr	r1, [pc, #108]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d3c4:	4313      	orrs	r3, r2
 800d3c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d3c8:	4b1b      	ldr	r3, [pc, #108]	@ (800d438 <HAL_RCC_OscConfig+0x478>)
 800d3ca:	2201      	movs	r2, #1
 800d3cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d3ce:	f7fa ff71 	bl	80082b4 <HAL_GetTick>
 800d3d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d3d4:	e008      	b.n	800d3e8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d3d6:	f7fa ff6d 	bl	80082b4 <HAL_GetTick>
 800d3da:	4602      	mov	r2, r0
 800d3dc:	693b      	ldr	r3, [r7, #16]
 800d3de:	1ad3      	subs	r3, r2, r3
 800d3e0:	2b02      	cmp	r3, #2
 800d3e2:	d901      	bls.n	800d3e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800d3e4:	2303      	movs	r3, #3
 800d3e6:	e05c      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d3e8:	4b11      	ldr	r3, [pc, #68]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d0f0      	beq.n	800d3d6 <HAL_RCC_OscConfig+0x416>
 800d3f4:	e054      	b.n	800d4a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d3f6:	4b10      	ldr	r3, [pc, #64]	@ (800d438 <HAL_RCC_OscConfig+0x478>)
 800d3f8:	2200      	movs	r2, #0
 800d3fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d3fc:	f7fa ff5a 	bl	80082b4 <HAL_GetTick>
 800d400:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d402:	e008      	b.n	800d416 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d404:	f7fa ff56 	bl	80082b4 <HAL_GetTick>
 800d408:	4602      	mov	r2, r0
 800d40a:	693b      	ldr	r3, [r7, #16]
 800d40c:	1ad3      	subs	r3, r2, r3
 800d40e:	2b02      	cmp	r3, #2
 800d410:	d901      	bls.n	800d416 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800d412:	2303      	movs	r3, #3
 800d414:	e045      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d416:	4b06      	ldr	r3, [pc, #24]	@ (800d430 <HAL_RCC_OscConfig+0x470>)
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d1f0      	bne.n	800d404 <HAL_RCC_OscConfig+0x444>
 800d422:	e03d      	b.n	800d4a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	699b      	ldr	r3, [r3, #24]
 800d428:	2b01      	cmp	r3, #1
 800d42a:	d107      	bne.n	800d43c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800d42c:	2301      	movs	r3, #1
 800d42e:	e038      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
 800d430:	40023800 	.word	0x40023800
 800d434:	40007000 	.word	0x40007000
 800d438:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800d43c:	4b1b      	ldr	r3, [pc, #108]	@ (800d4ac <HAL_RCC_OscConfig+0x4ec>)
 800d43e:	685b      	ldr	r3, [r3, #4]
 800d440:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	699b      	ldr	r3, [r3, #24]
 800d446:	2b01      	cmp	r3, #1
 800d448:	d028      	beq.n	800d49c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d454:	429a      	cmp	r2, r3
 800d456:	d121      	bne.n	800d49c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d462:	429a      	cmp	r2, r3
 800d464:	d11a      	bne.n	800d49c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800d466:	68fa      	ldr	r2, [r7, #12]
 800d468:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800d46c:	4013      	ands	r3, r2
 800d46e:	687a      	ldr	r2, [r7, #4]
 800d470:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d472:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800d474:	4293      	cmp	r3, r2
 800d476:	d111      	bne.n	800d49c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d482:	085b      	lsrs	r3, r3, #1
 800d484:	3b01      	subs	r3, #1
 800d486:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800d488:	429a      	cmp	r2, r3
 800d48a:	d107      	bne.n	800d49c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d496:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800d498:	429a      	cmp	r2, r3
 800d49a:	d001      	beq.n	800d4a0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800d49c:	2301      	movs	r3, #1
 800d49e:	e000      	b.n	800d4a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800d4a0:	2300      	movs	r3, #0
}
 800d4a2:	4618      	mov	r0, r3
 800d4a4:	3718      	adds	r7, #24
 800d4a6:	46bd      	mov	sp, r7
 800d4a8:	bd80      	pop	{r7, pc}
 800d4aa:	bf00      	nop
 800d4ac:	40023800 	.word	0x40023800

0800d4b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d4b0:	b580      	push	{r7, lr}
 800d4b2:	b084      	sub	sp, #16
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	6078      	str	r0, [r7, #4]
 800d4b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d101      	bne.n	800d4c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d4c0:	2301      	movs	r3, #1
 800d4c2:	e0cc      	b.n	800d65e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d4c4:	4b68      	ldr	r3, [pc, #416]	@ (800d668 <HAL_RCC_ClockConfig+0x1b8>)
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	f003 0307 	and.w	r3, r3, #7
 800d4cc:	683a      	ldr	r2, [r7, #0]
 800d4ce:	429a      	cmp	r2, r3
 800d4d0:	d90c      	bls.n	800d4ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d4d2:	4b65      	ldr	r3, [pc, #404]	@ (800d668 <HAL_RCC_ClockConfig+0x1b8>)
 800d4d4:	683a      	ldr	r2, [r7, #0]
 800d4d6:	b2d2      	uxtb	r2, r2
 800d4d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d4da:	4b63      	ldr	r3, [pc, #396]	@ (800d668 <HAL_RCC_ClockConfig+0x1b8>)
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	f003 0307 	and.w	r3, r3, #7
 800d4e2:	683a      	ldr	r2, [r7, #0]
 800d4e4:	429a      	cmp	r2, r3
 800d4e6:	d001      	beq.n	800d4ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800d4e8:	2301      	movs	r3, #1
 800d4ea:	e0b8      	b.n	800d65e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	f003 0302 	and.w	r3, r3, #2
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d020      	beq.n	800d53a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	f003 0304 	and.w	r3, r3, #4
 800d500:	2b00      	cmp	r3, #0
 800d502:	d005      	beq.n	800d510 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d504:	4b59      	ldr	r3, [pc, #356]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d506:	689b      	ldr	r3, [r3, #8]
 800d508:	4a58      	ldr	r2, [pc, #352]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d50a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800d50e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	f003 0308 	and.w	r3, r3, #8
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d005      	beq.n	800d528 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800d51c:	4b53      	ldr	r3, [pc, #332]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d51e:	689b      	ldr	r3, [r3, #8]
 800d520:	4a52      	ldr	r2, [pc, #328]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d522:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800d526:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d528:	4b50      	ldr	r3, [pc, #320]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d52a:	689b      	ldr	r3, [r3, #8]
 800d52c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	689b      	ldr	r3, [r3, #8]
 800d534:	494d      	ldr	r1, [pc, #308]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d536:	4313      	orrs	r3, r2
 800d538:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	f003 0301 	and.w	r3, r3, #1
 800d542:	2b00      	cmp	r3, #0
 800d544:	d044      	beq.n	800d5d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	685b      	ldr	r3, [r3, #4]
 800d54a:	2b01      	cmp	r3, #1
 800d54c:	d107      	bne.n	800d55e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d54e:	4b47      	ldr	r3, [pc, #284]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d556:	2b00      	cmp	r3, #0
 800d558:	d119      	bne.n	800d58e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d55a:	2301      	movs	r3, #1
 800d55c:	e07f      	b.n	800d65e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	685b      	ldr	r3, [r3, #4]
 800d562:	2b02      	cmp	r3, #2
 800d564:	d003      	beq.n	800d56e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d56a:	2b03      	cmp	r3, #3
 800d56c:	d107      	bne.n	800d57e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d56e:	4b3f      	ldr	r3, [pc, #252]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d576:	2b00      	cmp	r3, #0
 800d578:	d109      	bne.n	800d58e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d57a:	2301      	movs	r3, #1
 800d57c:	e06f      	b.n	800d65e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d57e:	4b3b      	ldr	r3, [pc, #236]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	f003 0302 	and.w	r3, r3, #2
 800d586:	2b00      	cmp	r3, #0
 800d588:	d101      	bne.n	800d58e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d58a:	2301      	movs	r3, #1
 800d58c:	e067      	b.n	800d65e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800d58e:	4b37      	ldr	r3, [pc, #220]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d590:	689b      	ldr	r3, [r3, #8]
 800d592:	f023 0203 	bic.w	r2, r3, #3
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	685b      	ldr	r3, [r3, #4]
 800d59a:	4934      	ldr	r1, [pc, #208]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d59c:	4313      	orrs	r3, r2
 800d59e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800d5a0:	f7fa fe88 	bl	80082b4 <HAL_GetTick>
 800d5a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d5a6:	e00a      	b.n	800d5be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d5a8:	f7fa fe84 	bl	80082b4 <HAL_GetTick>
 800d5ac:	4602      	mov	r2, r0
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	1ad3      	subs	r3, r2, r3
 800d5b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d5b6:	4293      	cmp	r3, r2
 800d5b8:	d901      	bls.n	800d5be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800d5ba:	2303      	movs	r3, #3
 800d5bc:	e04f      	b.n	800d65e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d5be:	4b2b      	ldr	r3, [pc, #172]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d5c0:	689b      	ldr	r3, [r3, #8]
 800d5c2:	f003 020c 	and.w	r2, r3, #12
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	685b      	ldr	r3, [r3, #4]
 800d5ca:	009b      	lsls	r3, r3, #2
 800d5cc:	429a      	cmp	r2, r3
 800d5ce:	d1eb      	bne.n	800d5a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d5d0:	4b25      	ldr	r3, [pc, #148]	@ (800d668 <HAL_RCC_ClockConfig+0x1b8>)
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	f003 0307 	and.w	r3, r3, #7
 800d5d8:	683a      	ldr	r2, [r7, #0]
 800d5da:	429a      	cmp	r2, r3
 800d5dc:	d20c      	bcs.n	800d5f8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d5de:	4b22      	ldr	r3, [pc, #136]	@ (800d668 <HAL_RCC_ClockConfig+0x1b8>)
 800d5e0:	683a      	ldr	r2, [r7, #0]
 800d5e2:	b2d2      	uxtb	r2, r2
 800d5e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d5e6:	4b20      	ldr	r3, [pc, #128]	@ (800d668 <HAL_RCC_ClockConfig+0x1b8>)
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	f003 0307 	and.w	r3, r3, #7
 800d5ee:	683a      	ldr	r2, [r7, #0]
 800d5f0:	429a      	cmp	r2, r3
 800d5f2:	d001      	beq.n	800d5f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800d5f4:	2301      	movs	r3, #1
 800d5f6:	e032      	b.n	800d65e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	f003 0304 	and.w	r3, r3, #4
 800d600:	2b00      	cmp	r3, #0
 800d602:	d008      	beq.n	800d616 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d604:	4b19      	ldr	r3, [pc, #100]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d606:	689b      	ldr	r3, [r3, #8]
 800d608:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	68db      	ldr	r3, [r3, #12]
 800d610:	4916      	ldr	r1, [pc, #88]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d612:	4313      	orrs	r3, r2
 800d614:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	681b      	ldr	r3, [r3, #0]
 800d61a:	f003 0308 	and.w	r3, r3, #8
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d009      	beq.n	800d636 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d622:	4b12      	ldr	r3, [pc, #72]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d624:	689b      	ldr	r3, [r3, #8]
 800d626:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	691b      	ldr	r3, [r3, #16]
 800d62e:	00db      	lsls	r3, r3, #3
 800d630:	490e      	ldr	r1, [pc, #56]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d632:	4313      	orrs	r3, r2
 800d634:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800d636:	f000 f821 	bl	800d67c <HAL_RCC_GetSysClockFreq>
 800d63a:	4602      	mov	r2, r0
 800d63c:	4b0b      	ldr	r3, [pc, #44]	@ (800d66c <HAL_RCC_ClockConfig+0x1bc>)
 800d63e:	689b      	ldr	r3, [r3, #8]
 800d640:	091b      	lsrs	r3, r3, #4
 800d642:	f003 030f 	and.w	r3, r3, #15
 800d646:	490a      	ldr	r1, [pc, #40]	@ (800d670 <HAL_RCC_ClockConfig+0x1c0>)
 800d648:	5ccb      	ldrb	r3, [r1, r3]
 800d64a:	fa22 f303 	lsr.w	r3, r2, r3
 800d64e:	4a09      	ldr	r2, [pc, #36]	@ (800d674 <HAL_RCC_ClockConfig+0x1c4>)
 800d650:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800d652:	4b09      	ldr	r3, [pc, #36]	@ (800d678 <HAL_RCC_ClockConfig+0x1c8>)
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	4618      	mov	r0, r3
 800d658:	f7fa fde8 	bl	800822c <HAL_InitTick>

  return HAL_OK;
 800d65c:	2300      	movs	r3, #0
}
 800d65e:	4618      	mov	r0, r3
 800d660:	3710      	adds	r7, #16
 800d662:	46bd      	mov	sp, r7
 800d664:	bd80      	pop	{r7, pc}
 800d666:	bf00      	nop
 800d668:	40023c00 	.word	0x40023c00
 800d66c:	40023800 	.word	0x40023800
 800d670:	0801cf38 	.word	0x0801cf38
 800d674:	20000198 	.word	0x20000198
 800d678:	200001b8 	.word	0x200001b8

0800d67c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d67c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d680:	b090      	sub	sp, #64	@ 0x40
 800d682:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800d684:	2300      	movs	r3, #0
 800d686:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800d688:	2300      	movs	r3, #0
 800d68a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800d68c:	2300      	movs	r3, #0
 800d68e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800d690:	2300      	movs	r3, #0
 800d692:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d694:	4b59      	ldr	r3, [pc, #356]	@ (800d7fc <HAL_RCC_GetSysClockFreq+0x180>)
 800d696:	689b      	ldr	r3, [r3, #8]
 800d698:	f003 030c 	and.w	r3, r3, #12
 800d69c:	2b08      	cmp	r3, #8
 800d69e:	d00d      	beq.n	800d6bc <HAL_RCC_GetSysClockFreq+0x40>
 800d6a0:	2b08      	cmp	r3, #8
 800d6a2:	f200 80a1 	bhi.w	800d7e8 <HAL_RCC_GetSysClockFreq+0x16c>
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d002      	beq.n	800d6b0 <HAL_RCC_GetSysClockFreq+0x34>
 800d6aa:	2b04      	cmp	r3, #4
 800d6ac:	d003      	beq.n	800d6b6 <HAL_RCC_GetSysClockFreq+0x3a>
 800d6ae:	e09b      	b.n	800d7e8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800d6b0:	4b53      	ldr	r3, [pc, #332]	@ (800d800 <HAL_RCC_GetSysClockFreq+0x184>)
 800d6b2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800d6b4:	e09b      	b.n	800d7ee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800d6b6:	4b53      	ldr	r3, [pc, #332]	@ (800d804 <HAL_RCC_GetSysClockFreq+0x188>)
 800d6b8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800d6ba:	e098      	b.n	800d7ee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800d6bc:	4b4f      	ldr	r3, [pc, #316]	@ (800d7fc <HAL_RCC_GetSysClockFreq+0x180>)
 800d6be:	685b      	ldr	r3, [r3, #4]
 800d6c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d6c4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800d6c6:	4b4d      	ldr	r3, [pc, #308]	@ (800d7fc <HAL_RCC_GetSysClockFreq+0x180>)
 800d6c8:	685b      	ldr	r3, [r3, #4]
 800d6ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d028      	beq.n	800d724 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d6d2:	4b4a      	ldr	r3, [pc, #296]	@ (800d7fc <HAL_RCC_GetSysClockFreq+0x180>)
 800d6d4:	685b      	ldr	r3, [r3, #4]
 800d6d6:	099b      	lsrs	r3, r3, #6
 800d6d8:	2200      	movs	r2, #0
 800d6da:	623b      	str	r3, [r7, #32]
 800d6dc:	627a      	str	r2, [r7, #36]	@ 0x24
 800d6de:	6a3b      	ldr	r3, [r7, #32]
 800d6e0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800d6e4:	2100      	movs	r1, #0
 800d6e6:	4b47      	ldr	r3, [pc, #284]	@ (800d804 <HAL_RCC_GetSysClockFreq+0x188>)
 800d6e8:	fb03 f201 	mul.w	r2, r3, r1
 800d6ec:	2300      	movs	r3, #0
 800d6ee:	fb00 f303 	mul.w	r3, r0, r3
 800d6f2:	4413      	add	r3, r2
 800d6f4:	4a43      	ldr	r2, [pc, #268]	@ (800d804 <HAL_RCC_GetSysClockFreq+0x188>)
 800d6f6:	fba0 1202 	umull	r1, r2, r0, r2
 800d6fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d6fc:	460a      	mov	r2, r1
 800d6fe:	62ba      	str	r2, [r7, #40]	@ 0x28
 800d700:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d702:	4413      	add	r3, r2
 800d704:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d708:	2200      	movs	r2, #0
 800d70a:	61bb      	str	r3, [r7, #24]
 800d70c:	61fa      	str	r2, [r7, #28]
 800d70e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d712:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800d716:	f7f3 fbd5 	bl	8000ec4 <__aeabi_uldivmod>
 800d71a:	4602      	mov	r2, r0
 800d71c:	460b      	mov	r3, r1
 800d71e:	4613      	mov	r3, r2
 800d720:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d722:	e053      	b.n	800d7cc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d724:	4b35      	ldr	r3, [pc, #212]	@ (800d7fc <HAL_RCC_GetSysClockFreq+0x180>)
 800d726:	685b      	ldr	r3, [r3, #4]
 800d728:	099b      	lsrs	r3, r3, #6
 800d72a:	2200      	movs	r2, #0
 800d72c:	613b      	str	r3, [r7, #16]
 800d72e:	617a      	str	r2, [r7, #20]
 800d730:	693b      	ldr	r3, [r7, #16]
 800d732:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800d736:	f04f 0b00 	mov.w	fp, #0
 800d73a:	4652      	mov	r2, sl
 800d73c:	465b      	mov	r3, fp
 800d73e:	f04f 0000 	mov.w	r0, #0
 800d742:	f04f 0100 	mov.w	r1, #0
 800d746:	0159      	lsls	r1, r3, #5
 800d748:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800d74c:	0150      	lsls	r0, r2, #5
 800d74e:	4602      	mov	r2, r0
 800d750:	460b      	mov	r3, r1
 800d752:	ebb2 080a 	subs.w	r8, r2, sl
 800d756:	eb63 090b 	sbc.w	r9, r3, fp
 800d75a:	f04f 0200 	mov.w	r2, #0
 800d75e:	f04f 0300 	mov.w	r3, #0
 800d762:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800d766:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800d76a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800d76e:	ebb2 0408 	subs.w	r4, r2, r8
 800d772:	eb63 0509 	sbc.w	r5, r3, r9
 800d776:	f04f 0200 	mov.w	r2, #0
 800d77a:	f04f 0300 	mov.w	r3, #0
 800d77e:	00eb      	lsls	r3, r5, #3
 800d780:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d784:	00e2      	lsls	r2, r4, #3
 800d786:	4614      	mov	r4, r2
 800d788:	461d      	mov	r5, r3
 800d78a:	eb14 030a 	adds.w	r3, r4, sl
 800d78e:	603b      	str	r3, [r7, #0]
 800d790:	eb45 030b 	adc.w	r3, r5, fp
 800d794:	607b      	str	r3, [r7, #4]
 800d796:	f04f 0200 	mov.w	r2, #0
 800d79a:	f04f 0300 	mov.w	r3, #0
 800d79e:	e9d7 4500 	ldrd	r4, r5, [r7]
 800d7a2:	4629      	mov	r1, r5
 800d7a4:	028b      	lsls	r3, r1, #10
 800d7a6:	4621      	mov	r1, r4
 800d7a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800d7ac:	4621      	mov	r1, r4
 800d7ae:	028a      	lsls	r2, r1, #10
 800d7b0:	4610      	mov	r0, r2
 800d7b2:	4619      	mov	r1, r3
 800d7b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7b6:	2200      	movs	r2, #0
 800d7b8:	60bb      	str	r3, [r7, #8]
 800d7ba:	60fa      	str	r2, [r7, #12]
 800d7bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d7c0:	f7f3 fb80 	bl	8000ec4 <__aeabi_uldivmod>
 800d7c4:	4602      	mov	r2, r0
 800d7c6:	460b      	mov	r3, r1
 800d7c8:	4613      	mov	r3, r2
 800d7ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800d7cc:	4b0b      	ldr	r3, [pc, #44]	@ (800d7fc <HAL_RCC_GetSysClockFreq+0x180>)
 800d7ce:	685b      	ldr	r3, [r3, #4]
 800d7d0:	0c1b      	lsrs	r3, r3, #16
 800d7d2:	f003 0303 	and.w	r3, r3, #3
 800d7d6:	3301      	adds	r3, #1
 800d7d8:	005b      	lsls	r3, r3, #1
 800d7da:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800d7dc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d7de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d7e4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800d7e6:	e002      	b.n	800d7ee <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800d7e8:	4b05      	ldr	r3, [pc, #20]	@ (800d800 <HAL_RCC_GetSysClockFreq+0x184>)
 800d7ea:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800d7ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 800d7ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	3740      	adds	r7, #64	@ 0x40
 800d7f4:	46bd      	mov	sp, r7
 800d7f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d7fa:	bf00      	nop
 800d7fc:	40023800 	.word	0x40023800
 800d800:	00f42400 	.word	0x00f42400
 800d804:	00b71b00 	.word	0x00b71b00

0800d808 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d808:	b480      	push	{r7}
 800d80a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d80c:	4b03      	ldr	r3, [pc, #12]	@ (800d81c <HAL_RCC_GetHCLKFreq+0x14>)
 800d80e:	681b      	ldr	r3, [r3, #0]
}
 800d810:	4618      	mov	r0, r3
 800d812:	46bd      	mov	sp, r7
 800d814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d818:	4770      	bx	lr
 800d81a:	bf00      	nop
 800d81c:	20000198 	.word	0x20000198

0800d820 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d820:	b580      	push	{r7, lr}
 800d822:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800d824:	f7ff fff0 	bl	800d808 <HAL_RCC_GetHCLKFreq>
 800d828:	4602      	mov	r2, r0
 800d82a:	4b05      	ldr	r3, [pc, #20]	@ (800d840 <HAL_RCC_GetPCLK1Freq+0x20>)
 800d82c:	689b      	ldr	r3, [r3, #8]
 800d82e:	0a9b      	lsrs	r3, r3, #10
 800d830:	f003 0307 	and.w	r3, r3, #7
 800d834:	4903      	ldr	r1, [pc, #12]	@ (800d844 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d836:	5ccb      	ldrb	r3, [r1, r3]
 800d838:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d83c:	4618      	mov	r0, r3
 800d83e:	bd80      	pop	{r7, pc}
 800d840:	40023800 	.word	0x40023800
 800d844:	0801cf48 	.word	0x0801cf48

0800d848 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d848:	b580      	push	{r7, lr}
 800d84a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800d84c:	f7ff ffdc 	bl	800d808 <HAL_RCC_GetHCLKFreq>
 800d850:	4602      	mov	r2, r0
 800d852:	4b05      	ldr	r3, [pc, #20]	@ (800d868 <HAL_RCC_GetPCLK2Freq+0x20>)
 800d854:	689b      	ldr	r3, [r3, #8]
 800d856:	0b5b      	lsrs	r3, r3, #13
 800d858:	f003 0307 	and.w	r3, r3, #7
 800d85c:	4903      	ldr	r1, [pc, #12]	@ (800d86c <HAL_RCC_GetPCLK2Freq+0x24>)
 800d85e:	5ccb      	ldrb	r3, [r1, r3]
 800d860:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d864:	4618      	mov	r0, r3
 800d866:	bd80      	pop	{r7, pc}
 800d868:	40023800 	.word	0x40023800
 800d86c:	0801cf48 	.word	0x0801cf48

0800d870 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d870:	b580      	push	{r7, lr}
 800d872:	b082      	sub	sp, #8
 800d874:	af00      	add	r7, sp, #0
 800d876:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d101      	bne.n	800d882 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d87e:	2301      	movs	r3, #1
 800d880:	e07b      	b.n	800d97a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d886:	2b00      	cmp	r3, #0
 800d888:	d108      	bne.n	800d89c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	685b      	ldr	r3, [r3, #4]
 800d88e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d892:	d009      	beq.n	800d8a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	2200      	movs	r2, #0
 800d898:	61da      	str	r2, [r3, #28]
 800d89a:	e005      	b.n	800d8a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	2200      	movs	r2, #0
 800d8a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	2200      	movs	r2, #0
 800d8ac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d8b4:	b2db      	uxtb	r3, r3
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d106      	bne.n	800d8c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	2200      	movs	r2, #0
 800d8be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d8c2:	6878      	ldr	r0, [r7, #4]
 800d8c4:	f7f9 f9d8 	bl	8006c78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	2202      	movs	r2, #2
 800d8cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	681a      	ldr	r2, [r3, #0]
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d8de:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	685b      	ldr	r3, [r3, #4]
 800d8e4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	689b      	ldr	r3, [r3, #8]
 800d8ec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800d8f0:	431a      	orrs	r2, r3
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	68db      	ldr	r3, [r3, #12]
 800d8f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d8fa:	431a      	orrs	r2, r3
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	691b      	ldr	r3, [r3, #16]
 800d900:	f003 0302 	and.w	r3, r3, #2
 800d904:	431a      	orrs	r2, r3
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	695b      	ldr	r3, [r3, #20]
 800d90a:	f003 0301 	and.w	r3, r3, #1
 800d90e:	431a      	orrs	r2, r3
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	699b      	ldr	r3, [r3, #24]
 800d914:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d918:	431a      	orrs	r2, r3
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	69db      	ldr	r3, [r3, #28]
 800d91e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d922:	431a      	orrs	r2, r3
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	6a1b      	ldr	r3, [r3, #32]
 800d928:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d92c:	ea42 0103 	orr.w	r1, r2, r3
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d934:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	430a      	orrs	r2, r1
 800d93e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	699b      	ldr	r3, [r3, #24]
 800d944:	0c1b      	lsrs	r3, r3, #16
 800d946:	f003 0104 	and.w	r1, r3, #4
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d94e:	f003 0210 	and.w	r2, r3, #16
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	430a      	orrs	r2, r1
 800d958:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	69da      	ldr	r2, [r3, #28]
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d968:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	2200      	movs	r2, #0
 800d96e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	2201      	movs	r2, #1
 800d974:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800d978:	2300      	movs	r3, #0
}
 800d97a:	4618      	mov	r0, r3
 800d97c:	3708      	adds	r7, #8
 800d97e:	46bd      	mov	sp, r7
 800d980:	bd80      	pop	{r7, pc}

0800d982 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d982:	b580      	push	{r7, lr}
 800d984:	b088      	sub	sp, #32
 800d986:	af00      	add	r7, sp, #0
 800d988:	60f8      	str	r0, [r7, #12]
 800d98a:	60b9      	str	r1, [r7, #8]
 800d98c:	603b      	str	r3, [r7, #0]
 800d98e:	4613      	mov	r3, r2
 800d990:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d992:	f7fa fc8f 	bl	80082b4 <HAL_GetTick>
 800d996:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800d998:	88fb      	ldrh	r3, [r7, #6]
 800d99a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d9a2:	b2db      	uxtb	r3, r3
 800d9a4:	2b01      	cmp	r3, #1
 800d9a6:	d001      	beq.n	800d9ac <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800d9a8:	2302      	movs	r3, #2
 800d9aa:	e12a      	b.n	800dc02 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800d9ac:	68bb      	ldr	r3, [r7, #8]
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d002      	beq.n	800d9b8 <HAL_SPI_Transmit+0x36>
 800d9b2:	88fb      	ldrh	r3, [r7, #6]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d101      	bne.n	800d9bc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800d9b8:	2301      	movs	r3, #1
 800d9ba:	e122      	b.n	800dc02 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800d9c2:	2b01      	cmp	r3, #1
 800d9c4:	d101      	bne.n	800d9ca <HAL_SPI_Transmit+0x48>
 800d9c6:	2302      	movs	r3, #2
 800d9c8:	e11b      	b.n	800dc02 <HAL_SPI_Transmit+0x280>
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	2201      	movs	r2, #1
 800d9ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	2203      	movs	r2, #3
 800d9d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	2200      	movs	r2, #0
 800d9de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	68ba      	ldr	r2, [r7, #8]
 800d9e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	88fa      	ldrh	r2, [r7, #6]
 800d9ea:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	88fa      	ldrh	r2, [r7, #6]
 800d9f0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800d9f8:	68fb      	ldr	r3, [r7, #12]
 800d9fa:	2200      	movs	r2, #0
 800d9fc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	2200      	movs	r2, #0
 800da02:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	2200      	movs	r2, #0
 800da08:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	2200      	movs	r2, #0
 800da0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800da10:	68fb      	ldr	r3, [r7, #12]
 800da12:	689b      	ldr	r3, [r3, #8]
 800da14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800da18:	d10f      	bne.n	800da3a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	681a      	ldr	r2, [r3, #0]
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800da28:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	681a      	ldr	r2, [r3, #0]
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800da38:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da44:	2b40      	cmp	r3, #64	@ 0x40
 800da46:	d007      	beq.n	800da58 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	681a      	ldr	r2, [r3, #0]
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800da56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	68db      	ldr	r3, [r3, #12]
 800da5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800da60:	d152      	bne.n	800db08 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	685b      	ldr	r3, [r3, #4]
 800da66:	2b00      	cmp	r3, #0
 800da68:	d002      	beq.n	800da70 <HAL_SPI_Transmit+0xee>
 800da6a:	8b7b      	ldrh	r3, [r7, #26]
 800da6c:	2b01      	cmp	r3, #1
 800da6e:	d145      	bne.n	800dafc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da74:	881a      	ldrh	r2, [r3, #0]
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da80:	1c9a      	adds	r2, r3, #2
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800da8a:	b29b      	uxth	r3, r3
 800da8c:	3b01      	subs	r3, #1
 800da8e:	b29a      	uxth	r2, r3
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800da94:	e032      	b.n	800dafc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	689b      	ldr	r3, [r3, #8]
 800da9c:	f003 0302 	and.w	r3, r3, #2
 800daa0:	2b02      	cmp	r3, #2
 800daa2:	d112      	bne.n	800daca <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800daa8:	881a      	ldrh	r2, [r3, #0]
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dab4:	1c9a      	adds	r2, r3, #2
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800dabe:	b29b      	uxth	r3, r3
 800dac0:	3b01      	subs	r3, #1
 800dac2:	b29a      	uxth	r2, r3
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	86da      	strh	r2, [r3, #54]	@ 0x36
 800dac8:	e018      	b.n	800dafc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800daca:	f7fa fbf3 	bl	80082b4 <HAL_GetTick>
 800dace:	4602      	mov	r2, r0
 800dad0:	69fb      	ldr	r3, [r7, #28]
 800dad2:	1ad3      	subs	r3, r2, r3
 800dad4:	683a      	ldr	r2, [r7, #0]
 800dad6:	429a      	cmp	r2, r3
 800dad8:	d803      	bhi.n	800dae2 <HAL_SPI_Transmit+0x160>
 800dada:	683b      	ldr	r3, [r7, #0]
 800dadc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dae0:	d102      	bne.n	800dae8 <HAL_SPI_Transmit+0x166>
 800dae2:	683b      	ldr	r3, [r7, #0]
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d109      	bne.n	800dafc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	2201      	movs	r2, #1
 800daec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	2200      	movs	r2, #0
 800daf4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800daf8:	2303      	movs	r3, #3
 800dafa:	e082      	b.n	800dc02 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800db00:	b29b      	uxth	r3, r3
 800db02:	2b00      	cmp	r3, #0
 800db04:	d1c7      	bne.n	800da96 <HAL_SPI_Transmit+0x114>
 800db06:	e053      	b.n	800dbb0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	685b      	ldr	r3, [r3, #4]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d002      	beq.n	800db16 <HAL_SPI_Transmit+0x194>
 800db10:	8b7b      	ldrh	r3, [r7, #26]
 800db12:	2b01      	cmp	r3, #1
 800db14:	d147      	bne.n	800dba6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	330c      	adds	r3, #12
 800db20:	7812      	ldrb	r2, [r2, #0]
 800db22:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db28:	1c5a      	adds	r2, r3, #1
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800db32:	b29b      	uxth	r3, r3
 800db34:	3b01      	subs	r3, #1
 800db36:	b29a      	uxth	r2, r3
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800db3c:	e033      	b.n	800dba6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	689b      	ldr	r3, [r3, #8]
 800db44:	f003 0302 	and.w	r3, r3, #2
 800db48:	2b02      	cmp	r3, #2
 800db4a:	d113      	bne.n	800db74 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	330c      	adds	r3, #12
 800db56:	7812      	ldrb	r2, [r2, #0]
 800db58:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db5e:	1c5a      	adds	r2, r3, #1
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800db68:	b29b      	uxth	r3, r3
 800db6a:	3b01      	subs	r3, #1
 800db6c:	b29a      	uxth	r2, r3
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	86da      	strh	r2, [r3, #54]	@ 0x36
 800db72:	e018      	b.n	800dba6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800db74:	f7fa fb9e 	bl	80082b4 <HAL_GetTick>
 800db78:	4602      	mov	r2, r0
 800db7a:	69fb      	ldr	r3, [r7, #28]
 800db7c:	1ad3      	subs	r3, r2, r3
 800db7e:	683a      	ldr	r2, [r7, #0]
 800db80:	429a      	cmp	r2, r3
 800db82:	d803      	bhi.n	800db8c <HAL_SPI_Transmit+0x20a>
 800db84:	683b      	ldr	r3, [r7, #0]
 800db86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db8a:	d102      	bne.n	800db92 <HAL_SPI_Transmit+0x210>
 800db8c:	683b      	ldr	r3, [r7, #0]
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d109      	bne.n	800dba6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	2201      	movs	r2, #1
 800db96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	2200      	movs	r2, #0
 800db9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800dba2:	2303      	movs	r3, #3
 800dba4:	e02d      	b.n	800dc02 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800dbaa:	b29b      	uxth	r3, r3
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d1c6      	bne.n	800db3e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800dbb0:	69fa      	ldr	r2, [r7, #28]
 800dbb2:	6839      	ldr	r1, [r7, #0]
 800dbb4:	68f8      	ldr	r0, [r7, #12]
 800dbb6:	f000 fbd9 	bl	800e36c <SPI_EndRxTxTransaction>
 800dbba:	4603      	mov	r3, r0
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d002      	beq.n	800dbc6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	2220      	movs	r2, #32
 800dbc4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	689b      	ldr	r3, [r3, #8]
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d10a      	bne.n	800dbe4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800dbce:	2300      	movs	r3, #0
 800dbd0:	617b      	str	r3, [r7, #20]
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	68db      	ldr	r3, [r3, #12]
 800dbd8:	617b      	str	r3, [r7, #20]
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	689b      	ldr	r3, [r3, #8]
 800dbe0:	617b      	str	r3, [r7, #20]
 800dbe2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	2201      	movs	r2, #1
 800dbe8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	2200      	movs	r2, #0
 800dbf0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d001      	beq.n	800dc00 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800dbfc:	2301      	movs	r3, #1
 800dbfe:	e000      	b.n	800dc02 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800dc00:	2300      	movs	r3, #0
  }
}
 800dc02:	4618      	mov	r0, r3
 800dc04:	3720      	adds	r7, #32
 800dc06:	46bd      	mov	sp, r7
 800dc08:	bd80      	pop	{r7, pc}

0800dc0a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dc0a:	b580      	push	{r7, lr}
 800dc0c:	b088      	sub	sp, #32
 800dc0e:	af02      	add	r7, sp, #8
 800dc10:	60f8      	str	r0, [r7, #12]
 800dc12:	60b9      	str	r1, [r7, #8]
 800dc14:	603b      	str	r3, [r7, #0]
 800dc16:	4613      	mov	r3, r2
 800dc18:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800dc20:	b2db      	uxtb	r3, r3
 800dc22:	2b01      	cmp	r3, #1
 800dc24:	d001      	beq.n	800dc2a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800dc26:	2302      	movs	r3, #2
 800dc28:	e104      	b.n	800de34 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	685b      	ldr	r3, [r3, #4]
 800dc2e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dc32:	d112      	bne.n	800dc5a <HAL_SPI_Receive+0x50>
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	689b      	ldr	r3, [r3, #8]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d10e      	bne.n	800dc5a <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	2204      	movs	r2, #4
 800dc40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800dc44:	88fa      	ldrh	r2, [r7, #6]
 800dc46:	683b      	ldr	r3, [r7, #0]
 800dc48:	9300      	str	r3, [sp, #0]
 800dc4a:	4613      	mov	r3, r2
 800dc4c:	68ba      	ldr	r2, [r7, #8]
 800dc4e:	68b9      	ldr	r1, [r7, #8]
 800dc50:	68f8      	ldr	r0, [r7, #12]
 800dc52:	f000 f8f3 	bl	800de3c <HAL_SPI_TransmitReceive>
 800dc56:	4603      	mov	r3, r0
 800dc58:	e0ec      	b.n	800de34 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800dc5a:	f7fa fb2b 	bl	80082b4 <HAL_GetTick>
 800dc5e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800dc60:	68bb      	ldr	r3, [r7, #8]
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d002      	beq.n	800dc6c <HAL_SPI_Receive+0x62>
 800dc66:	88fb      	ldrh	r3, [r7, #6]
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d101      	bne.n	800dc70 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800dc6c:	2301      	movs	r3, #1
 800dc6e:	e0e1      	b.n	800de34 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800dc76:	2b01      	cmp	r3, #1
 800dc78:	d101      	bne.n	800dc7e <HAL_SPI_Receive+0x74>
 800dc7a:	2302      	movs	r3, #2
 800dc7c:	e0da      	b.n	800de34 <HAL_SPI_Receive+0x22a>
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	2201      	movs	r2, #1
 800dc82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	2204      	movs	r2, #4
 800dc8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	2200      	movs	r2, #0
 800dc92:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	68ba      	ldr	r2, [r7, #8]
 800dc98:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	88fa      	ldrh	r2, [r7, #6]
 800dc9e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	88fa      	ldrh	r2, [r7, #6]
 800dca4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	2200      	movs	r2, #0
 800dcaa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	2200      	movs	r2, #0
 800dcb0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	2200      	movs	r2, #0
 800dcb6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	2200      	movs	r2, #0
 800dcbc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	2200      	movs	r2, #0
 800dcc2:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	689b      	ldr	r3, [r3, #8]
 800dcc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dccc:	d10f      	bne.n	800dcee <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	681a      	ldr	r2, [r3, #0]
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dcdc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	681a      	ldr	r2, [r3, #0]
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800dcec:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dcf8:	2b40      	cmp	r3, #64	@ 0x40
 800dcfa:	d007      	beq.n	800dd0c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	681a      	ldr	r2, [r3, #0]
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800dd0a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	68db      	ldr	r3, [r3, #12]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d170      	bne.n	800ddf6 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800dd14:	e035      	b.n	800dd82 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	689b      	ldr	r3, [r3, #8]
 800dd1c:	f003 0301 	and.w	r3, r3, #1
 800dd20:	2b01      	cmp	r3, #1
 800dd22:	d115      	bne.n	800dd50 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	f103 020c 	add.w	r2, r3, #12
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd30:	7812      	ldrb	r2, [r2, #0]
 800dd32:	b2d2      	uxtb	r2, r2
 800dd34:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd3a:	1c5a      	adds	r2, r3, #1
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dd44:	b29b      	uxth	r3, r3
 800dd46:	3b01      	subs	r3, #1
 800dd48:	b29a      	uxth	r2, r3
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800dd4e:	e018      	b.n	800dd82 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dd50:	f7fa fab0 	bl	80082b4 <HAL_GetTick>
 800dd54:	4602      	mov	r2, r0
 800dd56:	697b      	ldr	r3, [r7, #20]
 800dd58:	1ad3      	subs	r3, r2, r3
 800dd5a:	683a      	ldr	r2, [r7, #0]
 800dd5c:	429a      	cmp	r2, r3
 800dd5e:	d803      	bhi.n	800dd68 <HAL_SPI_Receive+0x15e>
 800dd60:	683b      	ldr	r3, [r7, #0]
 800dd62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd66:	d102      	bne.n	800dd6e <HAL_SPI_Receive+0x164>
 800dd68:	683b      	ldr	r3, [r7, #0]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d109      	bne.n	800dd82 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	2201      	movs	r2, #1
 800dd72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	2200      	movs	r2, #0
 800dd7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800dd7e:	2303      	movs	r3, #3
 800dd80:	e058      	b.n	800de34 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dd86:	b29b      	uxth	r3, r3
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d1c4      	bne.n	800dd16 <HAL_SPI_Receive+0x10c>
 800dd8c:	e038      	b.n	800de00 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	689b      	ldr	r3, [r3, #8]
 800dd94:	f003 0301 	and.w	r3, r3, #1
 800dd98:	2b01      	cmp	r3, #1
 800dd9a:	d113      	bne.n	800ddc4 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	68da      	ldr	r2, [r3, #12]
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dda6:	b292      	uxth	r2, r2
 800dda8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddae:	1c9a      	adds	r2, r3, #2
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ddb8:	b29b      	uxth	r3, r3
 800ddba:	3b01      	subs	r3, #1
 800ddbc:	b29a      	uxth	r2, r3
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ddc2:	e018      	b.n	800ddf6 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ddc4:	f7fa fa76 	bl	80082b4 <HAL_GetTick>
 800ddc8:	4602      	mov	r2, r0
 800ddca:	697b      	ldr	r3, [r7, #20]
 800ddcc:	1ad3      	subs	r3, r2, r3
 800ddce:	683a      	ldr	r2, [r7, #0]
 800ddd0:	429a      	cmp	r2, r3
 800ddd2:	d803      	bhi.n	800dddc <HAL_SPI_Receive+0x1d2>
 800ddd4:	683b      	ldr	r3, [r7, #0]
 800ddd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ddda:	d102      	bne.n	800dde2 <HAL_SPI_Receive+0x1d8>
 800dddc:	683b      	ldr	r3, [r7, #0]
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d109      	bne.n	800ddf6 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	2201      	movs	r2, #1
 800dde6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	2200      	movs	r2, #0
 800ddee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800ddf2:	2303      	movs	r3, #3
 800ddf4:	e01e      	b.n	800de34 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ddfa:	b29b      	uxth	r3, r3
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d1c6      	bne.n	800dd8e <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800de00:	697a      	ldr	r2, [r7, #20]
 800de02:	6839      	ldr	r1, [r7, #0]
 800de04:	68f8      	ldr	r0, [r7, #12]
 800de06:	f000 fa4b 	bl	800e2a0 <SPI_EndRxTransaction>
 800de0a:	4603      	mov	r3, r0
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d002      	beq.n	800de16 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	2220      	movs	r2, #32
 800de14:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	2201      	movs	r2, #1
 800de1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	2200      	movs	r2, #0
 800de22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d001      	beq.n	800de32 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800de2e:	2301      	movs	r3, #1
 800de30:	e000      	b.n	800de34 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800de32:	2300      	movs	r3, #0
  }
}
 800de34:	4618      	mov	r0, r3
 800de36:	3718      	adds	r7, #24
 800de38:	46bd      	mov	sp, r7
 800de3a:	bd80      	pop	{r7, pc}

0800de3c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800de3c:	b580      	push	{r7, lr}
 800de3e:	b08a      	sub	sp, #40	@ 0x28
 800de40:	af00      	add	r7, sp, #0
 800de42:	60f8      	str	r0, [r7, #12]
 800de44:	60b9      	str	r1, [r7, #8]
 800de46:	607a      	str	r2, [r7, #4]
 800de48:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800de4a:	2301      	movs	r3, #1
 800de4c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800de4e:	f7fa fa31 	bl	80082b4 <HAL_GetTick>
 800de52:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800de5a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	685b      	ldr	r3, [r3, #4]
 800de60:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800de62:	887b      	ldrh	r3, [r7, #2]
 800de64:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800de66:	7ffb      	ldrb	r3, [r7, #31]
 800de68:	2b01      	cmp	r3, #1
 800de6a:	d00c      	beq.n	800de86 <HAL_SPI_TransmitReceive+0x4a>
 800de6c:	69bb      	ldr	r3, [r7, #24]
 800de6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800de72:	d106      	bne.n	800de82 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	689b      	ldr	r3, [r3, #8]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d102      	bne.n	800de82 <HAL_SPI_TransmitReceive+0x46>
 800de7c:	7ffb      	ldrb	r3, [r7, #31]
 800de7e:	2b04      	cmp	r3, #4
 800de80:	d001      	beq.n	800de86 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800de82:	2302      	movs	r3, #2
 800de84:	e17f      	b.n	800e186 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800de86:	68bb      	ldr	r3, [r7, #8]
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d005      	beq.n	800de98 <HAL_SPI_TransmitReceive+0x5c>
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d002      	beq.n	800de98 <HAL_SPI_TransmitReceive+0x5c>
 800de92:	887b      	ldrh	r3, [r7, #2]
 800de94:	2b00      	cmp	r3, #0
 800de96:	d101      	bne.n	800de9c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800de98:	2301      	movs	r3, #1
 800de9a:	e174      	b.n	800e186 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800dea2:	2b01      	cmp	r3, #1
 800dea4:	d101      	bne.n	800deaa <HAL_SPI_TransmitReceive+0x6e>
 800dea6:	2302      	movs	r3, #2
 800dea8:	e16d      	b.n	800e186 <HAL_SPI_TransmitReceive+0x34a>
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	2201      	movs	r2, #1
 800deae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800deb8:	b2db      	uxtb	r3, r3
 800deba:	2b04      	cmp	r3, #4
 800debc:	d003      	beq.n	800dec6 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	2205      	movs	r2, #5
 800dec2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	2200      	movs	r2, #0
 800deca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	687a      	ldr	r2, [r7, #4]
 800ded0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	887a      	ldrh	r2, [r7, #2]
 800ded6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	887a      	ldrh	r2, [r7, #2]
 800dedc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	68ba      	ldr	r2, [r7, #8]
 800dee2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	887a      	ldrh	r2, [r7, #2]
 800dee8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	887a      	ldrh	r2, [r7, #2]
 800deee:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	2200      	movs	r2, #0
 800def4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	2200      	movs	r2, #0
 800defa:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df06:	2b40      	cmp	r3, #64	@ 0x40
 800df08:	d007      	beq.n	800df1a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	681a      	ldr	r2, [r3, #0]
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800df18:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	68db      	ldr	r3, [r3, #12]
 800df1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800df22:	d17e      	bne.n	800e022 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	685b      	ldr	r3, [r3, #4]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d002      	beq.n	800df32 <HAL_SPI_TransmitReceive+0xf6>
 800df2c:	8afb      	ldrh	r3, [r7, #22]
 800df2e:	2b01      	cmp	r3, #1
 800df30:	d16c      	bne.n	800e00c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df36:	881a      	ldrh	r2, [r3, #0]
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df42:	1c9a      	adds	r2, r3, #2
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800df4c:	b29b      	uxth	r3, r3
 800df4e:	3b01      	subs	r3, #1
 800df50:	b29a      	uxth	r2, r3
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800df56:	e059      	b.n	800e00c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	689b      	ldr	r3, [r3, #8]
 800df5e:	f003 0302 	and.w	r3, r3, #2
 800df62:	2b02      	cmp	r3, #2
 800df64:	d11b      	bne.n	800df9e <HAL_SPI_TransmitReceive+0x162>
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800df6a:	b29b      	uxth	r3, r3
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d016      	beq.n	800df9e <HAL_SPI_TransmitReceive+0x162>
 800df70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df72:	2b01      	cmp	r3, #1
 800df74:	d113      	bne.n	800df9e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df7a:	881a      	ldrh	r2, [r3, #0]
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df86:	1c9a      	adds	r2, r3, #2
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800df90:	b29b      	uxth	r3, r3
 800df92:	3b01      	subs	r3, #1
 800df94:	b29a      	uxth	r2, r3
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800df9a:	2300      	movs	r3, #0
 800df9c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	689b      	ldr	r3, [r3, #8]
 800dfa4:	f003 0301 	and.w	r3, r3, #1
 800dfa8:	2b01      	cmp	r3, #1
 800dfaa:	d119      	bne.n	800dfe0 <HAL_SPI_TransmitReceive+0x1a4>
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dfb0:	b29b      	uxth	r3, r3
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d014      	beq.n	800dfe0 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	68da      	ldr	r2, [r3, #12]
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfc0:	b292      	uxth	r2, r2
 800dfc2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfc8:	1c9a      	adds	r2, r3, #2
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dfd2:	b29b      	uxth	r3, r3
 800dfd4:	3b01      	subs	r3, #1
 800dfd6:	b29a      	uxth	r2, r3
 800dfd8:	68fb      	ldr	r3, [r7, #12]
 800dfda:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800dfdc:	2301      	movs	r3, #1
 800dfde:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800dfe0:	f7fa f968 	bl	80082b4 <HAL_GetTick>
 800dfe4:	4602      	mov	r2, r0
 800dfe6:	6a3b      	ldr	r3, [r7, #32]
 800dfe8:	1ad3      	subs	r3, r2, r3
 800dfea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dfec:	429a      	cmp	r2, r3
 800dfee:	d80d      	bhi.n	800e00c <HAL_SPI_TransmitReceive+0x1d0>
 800dff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dff6:	d009      	beq.n	800e00c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	2201      	movs	r2, #1
 800dffc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	2200      	movs	r2, #0
 800e004:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800e008:	2303      	movs	r3, #3
 800e00a:	e0bc      	b.n	800e186 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e010:	b29b      	uxth	r3, r3
 800e012:	2b00      	cmp	r3, #0
 800e014:	d1a0      	bne.n	800df58 <HAL_SPI_TransmitReceive+0x11c>
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e01a:	b29b      	uxth	r3, r3
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d19b      	bne.n	800df58 <HAL_SPI_TransmitReceive+0x11c>
 800e020:	e082      	b.n	800e128 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	685b      	ldr	r3, [r3, #4]
 800e026:	2b00      	cmp	r3, #0
 800e028:	d002      	beq.n	800e030 <HAL_SPI_TransmitReceive+0x1f4>
 800e02a:	8afb      	ldrh	r3, [r7, #22]
 800e02c:	2b01      	cmp	r3, #1
 800e02e:	d171      	bne.n	800e114 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	330c      	adds	r3, #12
 800e03a:	7812      	ldrb	r2, [r2, #0]
 800e03c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e042:	1c5a      	adds	r2, r3, #1
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e04c:	b29b      	uxth	r3, r3
 800e04e:	3b01      	subs	r3, #1
 800e050:	b29a      	uxth	r2, r3
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e056:	e05d      	b.n	800e114 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	689b      	ldr	r3, [r3, #8]
 800e05e:	f003 0302 	and.w	r3, r3, #2
 800e062:	2b02      	cmp	r3, #2
 800e064:	d11c      	bne.n	800e0a0 <HAL_SPI_TransmitReceive+0x264>
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e06a:	b29b      	uxth	r3, r3
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d017      	beq.n	800e0a0 <HAL_SPI_TransmitReceive+0x264>
 800e070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e072:	2b01      	cmp	r3, #1
 800e074:	d114      	bne.n	800e0a0 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	330c      	adds	r3, #12
 800e080:	7812      	ldrb	r2, [r2, #0]
 800e082:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e088:	1c5a      	adds	r2, r3, #1
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e092:	b29b      	uxth	r3, r3
 800e094:	3b01      	subs	r3, #1
 800e096:	b29a      	uxth	r2, r3
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e09c:	2300      	movs	r3, #0
 800e09e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	689b      	ldr	r3, [r3, #8]
 800e0a6:	f003 0301 	and.w	r3, r3, #1
 800e0aa:	2b01      	cmp	r3, #1
 800e0ac:	d119      	bne.n	800e0e2 <HAL_SPI_TransmitReceive+0x2a6>
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e0b2:	b29b      	uxth	r3, r3
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d014      	beq.n	800e0e2 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	68da      	ldr	r2, [r3, #12]
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0c2:	b2d2      	uxtb	r2, r2
 800e0c4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0ca:	1c5a      	adds	r2, r3, #1
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e0d4:	b29b      	uxth	r3, r3
 800e0d6:	3b01      	subs	r3, #1
 800e0d8:	b29a      	uxth	r2, r3
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e0de:	2301      	movs	r3, #1
 800e0e0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800e0e2:	f7fa f8e7 	bl	80082b4 <HAL_GetTick>
 800e0e6:	4602      	mov	r2, r0
 800e0e8:	6a3b      	ldr	r3, [r7, #32]
 800e0ea:	1ad3      	subs	r3, r2, r3
 800e0ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e0ee:	429a      	cmp	r2, r3
 800e0f0:	d803      	bhi.n	800e0fa <HAL_SPI_TransmitReceive+0x2be>
 800e0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0f8:	d102      	bne.n	800e100 <HAL_SPI_TransmitReceive+0x2c4>
 800e0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d109      	bne.n	800e114 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	2201      	movs	r2, #1
 800e104:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	2200      	movs	r2, #0
 800e10c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800e110:	2303      	movs	r3, #3
 800e112:	e038      	b.n	800e186 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e118:	b29b      	uxth	r3, r3
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d19c      	bne.n	800e058 <HAL_SPI_TransmitReceive+0x21c>
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e122:	b29b      	uxth	r3, r3
 800e124:	2b00      	cmp	r3, #0
 800e126:	d197      	bne.n	800e058 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e128:	6a3a      	ldr	r2, [r7, #32]
 800e12a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e12c:	68f8      	ldr	r0, [r7, #12]
 800e12e:	f000 f91d 	bl	800e36c <SPI_EndRxTxTransaction>
 800e132:	4603      	mov	r3, r0
 800e134:	2b00      	cmp	r3, #0
 800e136:	d008      	beq.n	800e14a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	2220      	movs	r2, #32
 800e13c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	2200      	movs	r2, #0
 800e142:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800e146:	2301      	movs	r3, #1
 800e148:	e01d      	b.n	800e186 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	689b      	ldr	r3, [r3, #8]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d10a      	bne.n	800e168 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e152:	2300      	movs	r3, #0
 800e154:	613b      	str	r3, [r7, #16]
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	68db      	ldr	r3, [r3, #12]
 800e15c:	613b      	str	r3, [r7, #16]
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	689b      	ldr	r3, [r3, #8]
 800e164:	613b      	str	r3, [r7, #16]
 800e166:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	2201      	movs	r2, #1
 800e16c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	2200      	movs	r2, #0
 800e174:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d001      	beq.n	800e184 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800e180:	2301      	movs	r3, #1
 800e182:	e000      	b.n	800e186 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800e184:	2300      	movs	r3, #0
  }
}
 800e186:	4618      	mov	r0, r3
 800e188:	3728      	adds	r7, #40	@ 0x28
 800e18a:	46bd      	mov	sp, r7
 800e18c:	bd80      	pop	{r7, pc}
	...

0800e190 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e190:	b580      	push	{r7, lr}
 800e192:	b088      	sub	sp, #32
 800e194:	af00      	add	r7, sp, #0
 800e196:	60f8      	str	r0, [r7, #12]
 800e198:	60b9      	str	r1, [r7, #8]
 800e19a:	603b      	str	r3, [r7, #0]
 800e19c:	4613      	mov	r3, r2
 800e19e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800e1a0:	f7fa f888 	bl	80082b4 <HAL_GetTick>
 800e1a4:	4602      	mov	r2, r0
 800e1a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1a8:	1a9b      	subs	r3, r3, r2
 800e1aa:	683a      	ldr	r2, [r7, #0]
 800e1ac:	4413      	add	r3, r2
 800e1ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800e1b0:	f7fa f880 	bl	80082b4 <HAL_GetTick>
 800e1b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800e1b6:	4b39      	ldr	r3, [pc, #228]	@ (800e29c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	015b      	lsls	r3, r3, #5
 800e1bc:	0d1b      	lsrs	r3, r3, #20
 800e1be:	69fa      	ldr	r2, [r7, #28]
 800e1c0:	fb02 f303 	mul.w	r3, r2, r3
 800e1c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e1c6:	e054      	b.n	800e272 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800e1c8:	683b      	ldr	r3, [r7, #0]
 800e1ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1ce:	d050      	beq.n	800e272 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e1d0:	f7fa f870 	bl	80082b4 <HAL_GetTick>
 800e1d4:	4602      	mov	r2, r0
 800e1d6:	69bb      	ldr	r3, [r7, #24]
 800e1d8:	1ad3      	subs	r3, r2, r3
 800e1da:	69fa      	ldr	r2, [r7, #28]
 800e1dc:	429a      	cmp	r2, r3
 800e1de:	d902      	bls.n	800e1e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800e1e0:	69fb      	ldr	r3, [r7, #28]
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d13d      	bne.n	800e262 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	685a      	ldr	r2, [r3, #4]
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800e1f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	685b      	ldr	r3, [r3, #4]
 800e1fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e1fe:	d111      	bne.n	800e224 <SPI_WaitFlagStateUntilTimeout+0x94>
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	689b      	ldr	r3, [r3, #8]
 800e204:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e208:	d004      	beq.n	800e214 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	689b      	ldr	r3, [r3, #8]
 800e20e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e212:	d107      	bne.n	800e224 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	681a      	ldr	r2, [r3, #0]
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e222:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e228:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e22c:	d10f      	bne.n	800e24e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	681a      	ldr	r2, [r3, #0]
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e23c:	601a      	str	r2, [r3, #0]
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	681a      	ldr	r2, [r3, #0]
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e24c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	2201      	movs	r2, #1
 800e252:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	2200      	movs	r2, #0
 800e25a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800e25e:	2303      	movs	r3, #3
 800e260:	e017      	b.n	800e292 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e262:	697b      	ldr	r3, [r7, #20]
 800e264:	2b00      	cmp	r3, #0
 800e266:	d101      	bne.n	800e26c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800e268:	2300      	movs	r3, #0
 800e26a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800e26c:	697b      	ldr	r3, [r7, #20]
 800e26e:	3b01      	subs	r3, #1
 800e270:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	689a      	ldr	r2, [r3, #8]
 800e278:	68bb      	ldr	r3, [r7, #8]
 800e27a:	4013      	ands	r3, r2
 800e27c:	68ba      	ldr	r2, [r7, #8]
 800e27e:	429a      	cmp	r2, r3
 800e280:	bf0c      	ite	eq
 800e282:	2301      	moveq	r3, #1
 800e284:	2300      	movne	r3, #0
 800e286:	b2db      	uxtb	r3, r3
 800e288:	461a      	mov	r2, r3
 800e28a:	79fb      	ldrb	r3, [r7, #7]
 800e28c:	429a      	cmp	r2, r3
 800e28e:	d19b      	bne.n	800e1c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800e290:	2300      	movs	r3, #0
}
 800e292:	4618      	mov	r0, r3
 800e294:	3720      	adds	r7, #32
 800e296:	46bd      	mov	sp, r7
 800e298:	bd80      	pop	{r7, pc}
 800e29a:	bf00      	nop
 800e29c:	20000198 	.word	0x20000198

0800e2a0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800e2a0:	b580      	push	{r7, lr}
 800e2a2:	b086      	sub	sp, #24
 800e2a4:	af02      	add	r7, sp, #8
 800e2a6:	60f8      	str	r0, [r7, #12]
 800e2a8:	60b9      	str	r1, [r7, #8]
 800e2aa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	685b      	ldr	r3, [r3, #4]
 800e2b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e2b4:	d111      	bne.n	800e2da <SPI_EndRxTransaction+0x3a>
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	689b      	ldr	r3, [r3, #8]
 800e2ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e2be:	d004      	beq.n	800e2ca <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	689b      	ldr	r3, [r3, #8]
 800e2c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e2c8:	d107      	bne.n	800e2da <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	681a      	ldr	r2, [r3, #0]
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e2d8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	685b      	ldr	r3, [r3, #4]
 800e2de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e2e2:	d12a      	bne.n	800e33a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	689b      	ldr	r3, [r3, #8]
 800e2e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e2ec:	d012      	beq.n	800e314 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	9300      	str	r3, [sp, #0]
 800e2f2:	68bb      	ldr	r3, [r7, #8]
 800e2f4:	2200      	movs	r2, #0
 800e2f6:	2180      	movs	r1, #128	@ 0x80
 800e2f8:	68f8      	ldr	r0, [r7, #12]
 800e2fa:	f7ff ff49 	bl	800e190 <SPI_WaitFlagStateUntilTimeout>
 800e2fe:	4603      	mov	r3, r0
 800e300:	2b00      	cmp	r3, #0
 800e302:	d02d      	beq.n	800e360 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e308:	f043 0220 	orr.w	r2, r3, #32
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800e310:	2303      	movs	r3, #3
 800e312:	e026      	b.n	800e362 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	9300      	str	r3, [sp, #0]
 800e318:	68bb      	ldr	r3, [r7, #8]
 800e31a:	2200      	movs	r2, #0
 800e31c:	2101      	movs	r1, #1
 800e31e:	68f8      	ldr	r0, [r7, #12]
 800e320:	f7ff ff36 	bl	800e190 <SPI_WaitFlagStateUntilTimeout>
 800e324:	4603      	mov	r3, r0
 800e326:	2b00      	cmp	r3, #0
 800e328:	d01a      	beq.n	800e360 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e32e:	f043 0220 	orr.w	r2, r3, #32
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800e336:	2303      	movs	r3, #3
 800e338:	e013      	b.n	800e362 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	9300      	str	r3, [sp, #0]
 800e33e:	68bb      	ldr	r3, [r7, #8]
 800e340:	2200      	movs	r2, #0
 800e342:	2101      	movs	r1, #1
 800e344:	68f8      	ldr	r0, [r7, #12]
 800e346:	f7ff ff23 	bl	800e190 <SPI_WaitFlagStateUntilTimeout>
 800e34a:	4603      	mov	r3, r0
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d007      	beq.n	800e360 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e354:	f043 0220 	orr.w	r2, r3, #32
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800e35c:	2303      	movs	r3, #3
 800e35e:	e000      	b.n	800e362 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800e360:	2300      	movs	r3, #0
}
 800e362:	4618      	mov	r0, r3
 800e364:	3710      	adds	r7, #16
 800e366:	46bd      	mov	sp, r7
 800e368:	bd80      	pop	{r7, pc}
	...

0800e36c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800e36c:	b580      	push	{r7, lr}
 800e36e:	b088      	sub	sp, #32
 800e370:	af02      	add	r7, sp, #8
 800e372:	60f8      	str	r0, [r7, #12]
 800e374:	60b9      	str	r1, [r7, #8]
 800e376:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	9300      	str	r3, [sp, #0]
 800e37c:	68bb      	ldr	r3, [r7, #8]
 800e37e:	2201      	movs	r2, #1
 800e380:	2102      	movs	r1, #2
 800e382:	68f8      	ldr	r0, [r7, #12]
 800e384:	f7ff ff04 	bl	800e190 <SPI_WaitFlagStateUntilTimeout>
 800e388:	4603      	mov	r3, r0
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d007      	beq.n	800e39e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e392:	f043 0220 	orr.w	r2, r3, #32
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800e39a:	2303      	movs	r3, #3
 800e39c:	e032      	b.n	800e404 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800e39e:	4b1b      	ldr	r3, [pc, #108]	@ (800e40c <SPI_EndRxTxTransaction+0xa0>)
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	4a1b      	ldr	r2, [pc, #108]	@ (800e410 <SPI_EndRxTxTransaction+0xa4>)
 800e3a4:	fba2 2303 	umull	r2, r3, r2, r3
 800e3a8:	0d5b      	lsrs	r3, r3, #21
 800e3aa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e3ae:	fb02 f303 	mul.w	r3, r2, r3
 800e3b2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	685b      	ldr	r3, [r3, #4]
 800e3b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e3bc:	d112      	bne.n	800e3e4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	9300      	str	r3, [sp, #0]
 800e3c2:	68bb      	ldr	r3, [r7, #8]
 800e3c4:	2200      	movs	r2, #0
 800e3c6:	2180      	movs	r1, #128	@ 0x80
 800e3c8:	68f8      	ldr	r0, [r7, #12]
 800e3ca:	f7ff fee1 	bl	800e190 <SPI_WaitFlagStateUntilTimeout>
 800e3ce:	4603      	mov	r3, r0
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d016      	beq.n	800e402 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e3d8:	f043 0220 	orr.w	r2, r3, #32
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800e3e0:	2303      	movs	r3, #3
 800e3e2:	e00f      	b.n	800e404 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800e3e4:	697b      	ldr	r3, [r7, #20]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d00a      	beq.n	800e400 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800e3ea:	697b      	ldr	r3, [r7, #20]
 800e3ec:	3b01      	subs	r3, #1
 800e3ee:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	689b      	ldr	r3, [r3, #8]
 800e3f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e3fa:	2b80      	cmp	r3, #128	@ 0x80
 800e3fc:	d0f2      	beq.n	800e3e4 <SPI_EndRxTxTransaction+0x78>
 800e3fe:	e000      	b.n	800e402 <SPI_EndRxTxTransaction+0x96>
        break;
 800e400:	bf00      	nop
  }

  return HAL_OK;
 800e402:	2300      	movs	r3, #0
}
 800e404:	4618      	mov	r0, r3
 800e406:	3718      	adds	r7, #24
 800e408:	46bd      	mov	sp, r7
 800e40a:	bd80      	pop	{r7, pc}
 800e40c:	20000198 	.word	0x20000198
 800e410:	165e9f81 	.word	0x165e9f81

0800e414 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e414:	b580      	push	{r7, lr}
 800e416:	b082      	sub	sp, #8
 800e418:	af00      	add	r7, sp, #0
 800e41a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d101      	bne.n	800e426 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e422:	2301      	movs	r3, #1
 800e424:	e041      	b.n	800e4aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e42c:	b2db      	uxtb	r3, r3
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d106      	bne.n	800e440 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	2200      	movs	r2, #0
 800e436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e43a:	6878      	ldr	r0, [r7, #4]
 800e43c:	f7f8 fcce 	bl	8006ddc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	2202      	movs	r2, #2
 800e444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	681a      	ldr	r2, [r3, #0]
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	3304      	adds	r3, #4
 800e450:	4619      	mov	r1, r3
 800e452:	4610      	mov	r0, r2
 800e454:	f000 fc88 	bl	800ed68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	2201      	movs	r2, #1
 800e45c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	2201      	movs	r2, #1
 800e464:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	2201      	movs	r2, #1
 800e46c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	2201      	movs	r2, #1
 800e474:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	2201      	movs	r2, #1
 800e47c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	2201      	movs	r2, #1
 800e484:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	2201      	movs	r2, #1
 800e48c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	2201      	movs	r2, #1
 800e494:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	2201      	movs	r2, #1
 800e49c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	2201      	movs	r2, #1
 800e4a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e4a8:	2300      	movs	r3, #0
}
 800e4aa:	4618      	mov	r0, r3
 800e4ac:	3708      	adds	r7, #8
 800e4ae:	46bd      	mov	sp, r7
 800e4b0:	bd80      	pop	{r7, pc}

0800e4b2 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800e4b2:	b480      	push	{r7}
 800e4b4:	b083      	sub	sp, #12
 800e4b6:	af00      	add	r7, sp, #0
 800e4b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	6a1a      	ldr	r2, [r3, #32]
 800e4c0:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e4c4:	4013      	ands	r3, r2
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d10f      	bne.n	800e4ea <HAL_TIM_Base_Stop+0x38>
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	6a1a      	ldr	r2, [r3, #32]
 800e4d0:	f240 4344 	movw	r3, #1092	@ 0x444
 800e4d4:	4013      	ands	r3, r2
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d107      	bne.n	800e4ea <HAL_TIM_Base_Stop+0x38>
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	681a      	ldr	r2, [r3, #0]
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	f022 0201 	bic.w	r2, r2, #1
 800e4e8:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	2201      	movs	r2, #1
 800e4ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800e4f2:	2300      	movs	r3, #0
}
 800e4f4:	4618      	mov	r0, r3
 800e4f6:	370c      	adds	r7, #12
 800e4f8:	46bd      	mov	sp, r7
 800e4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4fe:	4770      	bx	lr

0800e500 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e500:	b480      	push	{r7}
 800e502:	b085      	sub	sp, #20
 800e504:	af00      	add	r7, sp, #0
 800e506:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e50e:	b2db      	uxtb	r3, r3
 800e510:	2b01      	cmp	r3, #1
 800e512:	d001      	beq.n	800e518 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e514:	2301      	movs	r3, #1
 800e516:	e04e      	b.n	800e5b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	2202      	movs	r2, #2
 800e51c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	68da      	ldr	r2, [r3, #12]
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	f042 0201 	orr.w	r2, r2, #1
 800e52e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	4a23      	ldr	r2, [pc, #140]	@ (800e5c4 <HAL_TIM_Base_Start_IT+0xc4>)
 800e536:	4293      	cmp	r3, r2
 800e538:	d022      	beq.n	800e580 <HAL_TIM_Base_Start_IT+0x80>
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e542:	d01d      	beq.n	800e580 <HAL_TIM_Base_Start_IT+0x80>
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	4a1f      	ldr	r2, [pc, #124]	@ (800e5c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800e54a:	4293      	cmp	r3, r2
 800e54c:	d018      	beq.n	800e580 <HAL_TIM_Base_Start_IT+0x80>
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	4a1e      	ldr	r2, [pc, #120]	@ (800e5cc <HAL_TIM_Base_Start_IT+0xcc>)
 800e554:	4293      	cmp	r3, r2
 800e556:	d013      	beq.n	800e580 <HAL_TIM_Base_Start_IT+0x80>
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	4a1c      	ldr	r2, [pc, #112]	@ (800e5d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800e55e:	4293      	cmp	r3, r2
 800e560:	d00e      	beq.n	800e580 <HAL_TIM_Base_Start_IT+0x80>
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	4a1b      	ldr	r2, [pc, #108]	@ (800e5d4 <HAL_TIM_Base_Start_IT+0xd4>)
 800e568:	4293      	cmp	r3, r2
 800e56a:	d009      	beq.n	800e580 <HAL_TIM_Base_Start_IT+0x80>
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	4a19      	ldr	r2, [pc, #100]	@ (800e5d8 <HAL_TIM_Base_Start_IT+0xd8>)
 800e572:	4293      	cmp	r3, r2
 800e574:	d004      	beq.n	800e580 <HAL_TIM_Base_Start_IT+0x80>
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	4a18      	ldr	r2, [pc, #96]	@ (800e5dc <HAL_TIM_Base_Start_IT+0xdc>)
 800e57c:	4293      	cmp	r3, r2
 800e57e:	d111      	bne.n	800e5a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	689b      	ldr	r3, [r3, #8]
 800e586:	f003 0307 	and.w	r3, r3, #7
 800e58a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	2b06      	cmp	r3, #6
 800e590:	d010      	beq.n	800e5b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	681a      	ldr	r2, [r3, #0]
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	f042 0201 	orr.w	r2, r2, #1
 800e5a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e5a2:	e007      	b.n	800e5b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	681a      	ldr	r2, [r3, #0]
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	f042 0201 	orr.w	r2, r2, #1
 800e5b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e5b4:	2300      	movs	r3, #0
}
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	3714      	adds	r7, #20
 800e5ba:	46bd      	mov	sp, r7
 800e5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c0:	4770      	bx	lr
 800e5c2:	bf00      	nop
 800e5c4:	40010000 	.word	0x40010000
 800e5c8:	40000400 	.word	0x40000400
 800e5cc:	40000800 	.word	0x40000800
 800e5d0:	40000c00 	.word	0x40000c00
 800e5d4:	40010400 	.word	0x40010400
 800e5d8:	40014000 	.word	0x40014000
 800e5dc:	40001800 	.word	0x40001800

0800e5e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b082      	sub	sp, #8
 800e5e4:	af00      	add	r7, sp, #0
 800e5e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d101      	bne.n	800e5f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e5ee:	2301      	movs	r3, #1
 800e5f0:	e041      	b.n	800e676 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e5f8:	b2db      	uxtb	r3, r3
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d106      	bne.n	800e60c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	2200      	movs	r2, #0
 800e602:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e606:	6878      	ldr	r0, [r7, #4]
 800e608:	f000 f839 	bl	800e67e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	2202      	movs	r2, #2
 800e610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	681a      	ldr	r2, [r3, #0]
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	3304      	adds	r3, #4
 800e61c:	4619      	mov	r1, r3
 800e61e:	4610      	mov	r0, r2
 800e620:	f000 fba2 	bl	800ed68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	2201      	movs	r2, #1
 800e628:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	2201      	movs	r2, #1
 800e630:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	2201      	movs	r2, #1
 800e638:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	2201      	movs	r2, #1
 800e640:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	2201      	movs	r2, #1
 800e648:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	2201      	movs	r2, #1
 800e650:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	2201      	movs	r2, #1
 800e658:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	2201      	movs	r2, #1
 800e660:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	2201      	movs	r2, #1
 800e668:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	2201      	movs	r2, #1
 800e670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e674:	2300      	movs	r3, #0
}
 800e676:	4618      	mov	r0, r3
 800e678:	3708      	adds	r7, #8
 800e67a:	46bd      	mov	sp, r7
 800e67c:	bd80      	pop	{r7, pc}

0800e67e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800e67e:	b480      	push	{r7}
 800e680:	b083      	sub	sp, #12
 800e682:	af00      	add	r7, sp, #0
 800e684:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800e686:	bf00      	nop
 800e688:	370c      	adds	r7, #12
 800e68a:	46bd      	mov	sp, r7
 800e68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e690:	4770      	bx	lr
	...

0800e694 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e694:	b580      	push	{r7, lr}
 800e696:	b084      	sub	sp, #16
 800e698:	af00      	add	r7, sp, #0
 800e69a:	6078      	str	r0, [r7, #4]
 800e69c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e69e:	683b      	ldr	r3, [r7, #0]
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d109      	bne.n	800e6b8 <HAL_TIM_PWM_Start+0x24>
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e6aa:	b2db      	uxtb	r3, r3
 800e6ac:	2b01      	cmp	r3, #1
 800e6ae:	bf14      	ite	ne
 800e6b0:	2301      	movne	r3, #1
 800e6b2:	2300      	moveq	r3, #0
 800e6b4:	b2db      	uxtb	r3, r3
 800e6b6:	e022      	b.n	800e6fe <HAL_TIM_PWM_Start+0x6a>
 800e6b8:	683b      	ldr	r3, [r7, #0]
 800e6ba:	2b04      	cmp	r3, #4
 800e6bc:	d109      	bne.n	800e6d2 <HAL_TIM_PWM_Start+0x3e>
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e6c4:	b2db      	uxtb	r3, r3
 800e6c6:	2b01      	cmp	r3, #1
 800e6c8:	bf14      	ite	ne
 800e6ca:	2301      	movne	r3, #1
 800e6cc:	2300      	moveq	r3, #0
 800e6ce:	b2db      	uxtb	r3, r3
 800e6d0:	e015      	b.n	800e6fe <HAL_TIM_PWM_Start+0x6a>
 800e6d2:	683b      	ldr	r3, [r7, #0]
 800e6d4:	2b08      	cmp	r3, #8
 800e6d6:	d109      	bne.n	800e6ec <HAL_TIM_PWM_Start+0x58>
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e6de:	b2db      	uxtb	r3, r3
 800e6e0:	2b01      	cmp	r3, #1
 800e6e2:	bf14      	ite	ne
 800e6e4:	2301      	movne	r3, #1
 800e6e6:	2300      	moveq	r3, #0
 800e6e8:	b2db      	uxtb	r3, r3
 800e6ea:	e008      	b.n	800e6fe <HAL_TIM_PWM_Start+0x6a>
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e6f2:	b2db      	uxtb	r3, r3
 800e6f4:	2b01      	cmp	r3, #1
 800e6f6:	bf14      	ite	ne
 800e6f8:	2301      	movne	r3, #1
 800e6fa:	2300      	moveq	r3, #0
 800e6fc:	b2db      	uxtb	r3, r3
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d001      	beq.n	800e706 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800e702:	2301      	movs	r3, #1
 800e704:	e07c      	b.n	800e800 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e706:	683b      	ldr	r3, [r7, #0]
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d104      	bne.n	800e716 <HAL_TIM_PWM_Start+0x82>
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	2202      	movs	r2, #2
 800e710:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e714:	e013      	b.n	800e73e <HAL_TIM_PWM_Start+0xaa>
 800e716:	683b      	ldr	r3, [r7, #0]
 800e718:	2b04      	cmp	r3, #4
 800e71a:	d104      	bne.n	800e726 <HAL_TIM_PWM_Start+0x92>
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	2202      	movs	r2, #2
 800e720:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e724:	e00b      	b.n	800e73e <HAL_TIM_PWM_Start+0xaa>
 800e726:	683b      	ldr	r3, [r7, #0]
 800e728:	2b08      	cmp	r3, #8
 800e72a:	d104      	bne.n	800e736 <HAL_TIM_PWM_Start+0xa2>
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	2202      	movs	r2, #2
 800e730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e734:	e003      	b.n	800e73e <HAL_TIM_PWM_Start+0xaa>
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	2202      	movs	r2, #2
 800e73a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	2201      	movs	r2, #1
 800e744:	6839      	ldr	r1, [r7, #0]
 800e746:	4618      	mov	r0, r3
 800e748:	f000 fe04 	bl	800f354 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	4a2d      	ldr	r2, [pc, #180]	@ (800e808 <HAL_TIM_PWM_Start+0x174>)
 800e752:	4293      	cmp	r3, r2
 800e754:	d004      	beq.n	800e760 <HAL_TIM_PWM_Start+0xcc>
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	4a2c      	ldr	r2, [pc, #176]	@ (800e80c <HAL_TIM_PWM_Start+0x178>)
 800e75c:	4293      	cmp	r3, r2
 800e75e:	d101      	bne.n	800e764 <HAL_TIM_PWM_Start+0xd0>
 800e760:	2301      	movs	r3, #1
 800e762:	e000      	b.n	800e766 <HAL_TIM_PWM_Start+0xd2>
 800e764:	2300      	movs	r3, #0
 800e766:	2b00      	cmp	r3, #0
 800e768:	d007      	beq.n	800e77a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e778:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	4a22      	ldr	r2, [pc, #136]	@ (800e808 <HAL_TIM_PWM_Start+0x174>)
 800e780:	4293      	cmp	r3, r2
 800e782:	d022      	beq.n	800e7ca <HAL_TIM_PWM_Start+0x136>
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e78c:	d01d      	beq.n	800e7ca <HAL_TIM_PWM_Start+0x136>
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	4a1f      	ldr	r2, [pc, #124]	@ (800e810 <HAL_TIM_PWM_Start+0x17c>)
 800e794:	4293      	cmp	r3, r2
 800e796:	d018      	beq.n	800e7ca <HAL_TIM_PWM_Start+0x136>
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	4a1d      	ldr	r2, [pc, #116]	@ (800e814 <HAL_TIM_PWM_Start+0x180>)
 800e79e:	4293      	cmp	r3, r2
 800e7a0:	d013      	beq.n	800e7ca <HAL_TIM_PWM_Start+0x136>
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	4a1c      	ldr	r2, [pc, #112]	@ (800e818 <HAL_TIM_PWM_Start+0x184>)
 800e7a8:	4293      	cmp	r3, r2
 800e7aa:	d00e      	beq.n	800e7ca <HAL_TIM_PWM_Start+0x136>
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	4a16      	ldr	r2, [pc, #88]	@ (800e80c <HAL_TIM_PWM_Start+0x178>)
 800e7b2:	4293      	cmp	r3, r2
 800e7b4:	d009      	beq.n	800e7ca <HAL_TIM_PWM_Start+0x136>
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	4a18      	ldr	r2, [pc, #96]	@ (800e81c <HAL_TIM_PWM_Start+0x188>)
 800e7bc:	4293      	cmp	r3, r2
 800e7be:	d004      	beq.n	800e7ca <HAL_TIM_PWM_Start+0x136>
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	4a16      	ldr	r2, [pc, #88]	@ (800e820 <HAL_TIM_PWM_Start+0x18c>)
 800e7c6:	4293      	cmp	r3, r2
 800e7c8:	d111      	bne.n	800e7ee <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	681b      	ldr	r3, [r3, #0]
 800e7ce:	689b      	ldr	r3, [r3, #8]
 800e7d0:	f003 0307 	and.w	r3, r3, #7
 800e7d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	2b06      	cmp	r3, #6
 800e7da:	d010      	beq.n	800e7fe <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	681a      	ldr	r2, [r3, #0]
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	f042 0201 	orr.w	r2, r2, #1
 800e7ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e7ec:	e007      	b.n	800e7fe <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	681a      	ldr	r2, [r3, #0]
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	f042 0201 	orr.w	r2, r2, #1
 800e7fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e7fe:	2300      	movs	r3, #0
}
 800e800:	4618      	mov	r0, r3
 800e802:	3710      	adds	r7, #16
 800e804:	46bd      	mov	sp, r7
 800e806:	bd80      	pop	{r7, pc}
 800e808:	40010000 	.word	0x40010000
 800e80c:	40010400 	.word	0x40010400
 800e810:	40000400 	.word	0x40000400
 800e814:	40000800 	.word	0x40000800
 800e818:	40000c00 	.word	0x40000c00
 800e81c:	40014000 	.word	0x40014000
 800e820:	40001800 	.word	0x40001800

0800e824 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e824:	b580      	push	{r7, lr}
 800e826:	b084      	sub	sp, #16
 800e828:	af00      	add	r7, sp, #0
 800e82a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	68db      	ldr	r3, [r3, #12]
 800e832:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	691b      	ldr	r3, [r3, #16]
 800e83a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e83c:	68bb      	ldr	r3, [r7, #8]
 800e83e:	f003 0302 	and.w	r3, r3, #2
 800e842:	2b00      	cmp	r3, #0
 800e844:	d020      	beq.n	800e888 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	f003 0302 	and.w	r3, r3, #2
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d01b      	beq.n	800e888 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	f06f 0202 	mvn.w	r2, #2
 800e858:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	2201      	movs	r2, #1
 800e85e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	699b      	ldr	r3, [r3, #24]
 800e866:	f003 0303 	and.w	r3, r3, #3
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d003      	beq.n	800e876 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e86e:	6878      	ldr	r0, [r7, #4]
 800e870:	f000 fa5b 	bl	800ed2a <HAL_TIM_IC_CaptureCallback>
 800e874:	e005      	b.n	800e882 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e876:	6878      	ldr	r0, [r7, #4]
 800e878:	f000 fa4d 	bl	800ed16 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e87c:	6878      	ldr	r0, [r7, #4]
 800e87e:	f000 fa5e 	bl	800ed3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	2200      	movs	r2, #0
 800e886:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e888:	68bb      	ldr	r3, [r7, #8]
 800e88a:	f003 0304 	and.w	r3, r3, #4
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d020      	beq.n	800e8d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	f003 0304 	and.w	r3, r3, #4
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d01b      	beq.n	800e8d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	f06f 0204 	mvn.w	r2, #4
 800e8a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	2202      	movs	r2, #2
 800e8aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	699b      	ldr	r3, [r3, #24]
 800e8b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d003      	beq.n	800e8c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e8ba:	6878      	ldr	r0, [r7, #4]
 800e8bc:	f000 fa35 	bl	800ed2a <HAL_TIM_IC_CaptureCallback>
 800e8c0:	e005      	b.n	800e8ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e8c2:	6878      	ldr	r0, [r7, #4]
 800e8c4:	f000 fa27 	bl	800ed16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e8c8:	6878      	ldr	r0, [r7, #4]
 800e8ca:	f000 fa38 	bl	800ed3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e8d4:	68bb      	ldr	r3, [r7, #8]
 800e8d6:	f003 0308 	and.w	r3, r3, #8
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d020      	beq.n	800e920 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	f003 0308 	and.w	r3, r3, #8
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d01b      	beq.n	800e920 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	f06f 0208 	mvn.w	r2, #8
 800e8f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	2204      	movs	r2, #4
 800e8f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	69db      	ldr	r3, [r3, #28]
 800e8fe:	f003 0303 	and.w	r3, r3, #3
 800e902:	2b00      	cmp	r3, #0
 800e904:	d003      	beq.n	800e90e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e906:	6878      	ldr	r0, [r7, #4]
 800e908:	f000 fa0f 	bl	800ed2a <HAL_TIM_IC_CaptureCallback>
 800e90c:	e005      	b.n	800e91a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e90e:	6878      	ldr	r0, [r7, #4]
 800e910:	f000 fa01 	bl	800ed16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e914:	6878      	ldr	r0, [r7, #4]
 800e916:	f000 fa12 	bl	800ed3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	2200      	movs	r2, #0
 800e91e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e920:	68bb      	ldr	r3, [r7, #8]
 800e922:	f003 0310 	and.w	r3, r3, #16
 800e926:	2b00      	cmp	r3, #0
 800e928:	d020      	beq.n	800e96c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	f003 0310 	and.w	r3, r3, #16
 800e930:	2b00      	cmp	r3, #0
 800e932:	d01b      	beq.n	800e96c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	f06f 0210 	mvn.w	r2, #16
 800e93c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	2208      	movs	r2, #8
 800e942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	69db      	ldr	r3, [r3, #28]
 800e94a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d003      	beq.n	800e95a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e952:	6878      	ldr	r0, [r7, #4]
 800e954:	f000 f9e9 	bl	800ed2a <HAL_TIM_IC_CaptureCallback>
 800e958:	e005      	b.n	800e966 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e95a:	6878      	ldr	r0, [r7, #4]
 800e95c:	f000 f9db 	bl	800ed16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e960:	6878      	ldr	r0, [r7, #4]
 800e962:	f000 f9ec 	bl	800ed3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	2200      	movs	r2, #0
 800e96a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800e96c:	68bb      	ldr	r3, [r7, #8]
 800e96e:	f003 0301 	and.w	r3, r3, #1
 800e972:	2b00      	cmp	r3, #0
 800e974:	d00c      	beq.n	800e990 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	f003 0301 	and.w	r3, r3, #1
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d007      	beq.n	800e990 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	f06f 0201 	mvn.w	r2, #1
 800e988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e98a:	6878      	ldr	r0, [r7, #4]
 800e98c:	f7f6 ff54 	bl	8005838 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800e990:	68bb      	ldr	r3, [r7, #8]
 800e992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e996:	2b00      	cmp	r3, #0
 800e998:	d00c      	beq.n	800e9b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d007      	beq.n	800e9b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800e9ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e9ae:	6878      	ldr	r0, [r7, #4]
 800e9b0:	f000 fdce 	bl	800f550 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e9b4:	68bb      	ldr	r3, [r7, #8]
 800e9b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d00c      	beq.n	800e9d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d007      	beq.n	800e9d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e9d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e9d2:	6878      	ldr	r0, [r7, #4]
 800e9d4:	f000 f9bd 	bl	800ed52 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e9d8:	68bb      	ldr	r3, [r7, #8]
 800e9da:	f003 0320 	and.w	r3, r3, #32
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d00c      	beq.n	800e9fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e9e2:	68fb      	ldr	r3, [r7, #12]
 800e9e4:	f003 0320 	and.w	r3, r3, #32
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d007      	beq.n	800e9fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	f06f 0220 	mvn.w	r2, #32
 800e9f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e9f6:	6878      	ldr	r0, [r7, #4]
 800e9f8:	f000 fda0 	bl	800f53c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e9fc:	bf00      	nop
 800e9fe:	3710      	adds	r7, #16
 800ea00:	46bd      	mov	sp, r7
 800ea02:	bd80      	pop	{r7, pc}

0800ea04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ea04:	b580      	push	{r7, lr}
 800ea06:	b086      	sub	sp, #24
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	60f8      	str	r0, [r7, #12]
 800ea0c:	60b9      	str	r1, [r7, #8]
 800ea0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ea10:	2300      	movs	r3, #0
 800ea12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ea1a:	2b01      	cmp	r3, #1
 800ea1c:	d101      	bne.n	800ea22 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ea1e:	2302      	movs	r3, #2
 800ea20:	e0ae      	b.n	800eb80 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800ea22:	68fb      	ldr	r3, [r7, #12]
 800ea24:	2201      	movs	r2, #1
 800ea26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	2b0c      	cmp	r3, #12
 800ea2e:	f200 809f 	bhi.w	800eb70 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800ea32:	a201      	add	r2, pc, #4	@ (adr r2, 800ea38 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ea34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea38:	0800ea6d 	.word	0x0800ea6d
 800ea3c:	0800eb71 	.word	0x0800eb71
 800ea40:	0800eb71 	.word	0x0800eb71
 800ea44:	0800eb71 	.word	0x0800eb71
 800ea48:	0800eaad 	.word	0x0800eaad
 800ea4c:	0800eb71 	.word	0x0800eb71
 800ea50:	0800eb71 	.word	0x0800eb71
 800ea54:	0800eb71 	.word	0x0800eb71
 800ea58:	0800eaef 	.word	0x0800eaef
 800ea5c:	0800eb71 	.word	0x0800eb71
 800ea60:	0800eb71 	.word	0x0800eb71
 800ea64:	0800eb71 	.word	0x0800eb71
 800ea68:	0800eb2f 	.word	0x0800eb2f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	68b9      	ldr	r1, [r7, #8]
 800ea72:	4618      	mov	r0, r3
 800ea74:	f000 fa24 	bl	800eec0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	699a      	ldr	r2, [r3, #24]
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	f042 0208 	orr.w	r2, r2, #8
 800ea86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	681b      	ldr	r3, [r3, #0]
 800ea8c:	699a      	ldr	r2, [r3, #24]
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	f022 0204 	bic.w	r2, r2, #4
 800ea96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	6999      	ldr	r1, [r3, #24]
 800ea9e:	68bb      	ldr	r3, [r7, #8]
 800eaa0:	691a      	ldr	r2, [r3, #16]
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	681b      	ldr	r3, [r3, #0]
 800eaa6:	430a      	orrs	r2, r1
 800eaa8:	619a      	str	r2, [r3, #24]
      break;
 800eaaa:	e064      	b.n	800eb76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	68b9      	ldr	r1, [r7, #8]
 800eab2:	4618      	mov	r0, r3
 800eab4:	f000 fa74 	bl	800efa0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	699a      	ldr	r2, [r3, #24]
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800eac6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	699a      	ldr	r2, [r3, #24]
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ead6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	6999      	ldr	r1, [r3, #24]
 800eade:	68bb      	ldr	r3, [r7, #8]
 800eae0:	691b      	ldr	r3, [r3, #16]
 800eae2:	021a      	lsls	r2, r3, #8
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	430a      	orrs	r2, r1
 800eaea:	619a      	str	r2, [r3, #24]
      break;
 800eaec:	e043      	b.n	800eb76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	68b9      	ldr	r1, [r7, #8]
 800eaf4:	4618      	mov	r0, r3
 800eaf6:	f000 fac9 	bl	800f08c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	681b      	ldr	r3, [r3, #0]
 800eafe:	69da      	ldr	r2, [r3, #28]
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	f042 0208 	orr.w	r2, r2, #8
 800eb08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	69da      	ldr	r2, [r3, #28]
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	f022 0204 	bic.w	r2, r2, #4
 800eb18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	69d9      	ldr	r1, [r3, #28]
 800eb20:	68bb      	ldr	r3, [r7, #8]
 800eb22:	691a      	ldr	r2, [r3, #16]
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	430a      	orrs	r2, r1
 800eb2a:	61da      	str	r2, [r3, #28]
      break;
 800eb2c:	e023      	b.n	800eb76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	68b9      	ldr	r1, [r7, #8]
 800eb34:	4618      	mov	r0, r3
 800eb36:	f000 fb1d 	bl	800f174 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	69da      	ldr	r2, [r3, #28]
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800eb48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	69da      	ldr	r2, [r3, #28]
 800eb50:	68fb      	ldr	r3, [r7, #12]
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800eb58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	69d9      	ldr	r1, [r3, #28]
 800eb60:	68bb      	ldr	r3, [r7, #8]
 800eb62:	691b      	ldr	r3, [r3, #16]
 800eb64:	021a      	lsls	r2, r3, #8
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	430a      	orrs	r2, r1
 800eb6c:	61da      	str	r2, [r3, #28]
      break;
 800eb6e:	e002      	b.n	800eb76 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800eb70:	2301      	movs	r3, #1
 800eb72:	75fb      	strb	r3, [r7, #23]
      break;
 800eb74:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	2200      	movs	r2, #0
 800eb7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800eb7e:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb80:	4618      	mov	r0, r3
 800eb82:	3718      	adds	r7, #24
 800eb84:	46bd      	mov	sp, r7
 800eb86:	bd80      	pop	{r7, pc}

0800eb88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800eb88:	b580      	push	{r7, lr}
 800eb8a:	b084      	sub	sp, #16
 800eb8c:	af00      	add	r7, sp, #0
 800eb8e:	6078      	str	r0, [r7, #4]
 800eb90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800eb92:	2300      	movs	r3, #0
 800eb94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eb9c:	2b01      	cmp	r3, #1
 800eb9e:	d101      	bne.n	800eba4 <HAL_TIM_ConfigClockSource+0x1c>
 800eba0:	2302      	movs	r3, #2
 800eba2:	e0b4      	b.n	800ed0e <HAL_TIM_ConfigClockSource+0x186>
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	2201      	movs	r2, #1
 800eba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	2202      	movs	r2, #2
 800ebb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	689b      	ldr	r3, [r3, #8]
 800ebba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ebbc:	68bb      	ldr	r3, [r7, #8]
 800ebbe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ebc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ebc4:	68bb      	ldr	r3, [r7, #8]
 800ebc6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ebca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	68ba      	ldr	r2, [r7, #8]
 800ebd2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ebd4:	683b      	ldr	r3, [r7, #0]
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ebdc:	d03e      	beq.n	800ec5c <HAL_TIM_ConfigClockSource+0xd4>
 800ebde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ebe2:	f200 8087 	bhi.w	800ecf4 <HAL_TIM_ConfigClockSource+0x16c>
 800ebe6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ebea:	f000 8086 	beq.w	800ecfa <HAL_TIM_ConfigClockSource+0x172>
 800ebee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ebf2:	d87f      	bhi.n	800ecf4 <HAL_TIM_ConfigClockSource+0x16c>
 800ebf4:	2b70      	cmp	r3, #112	@ 0x70
 800ebf6:	d01a      	beq.n	800ec2e <HAL_TIM_ConfigClockSource+0xa6>
 800ebf8:	2b70      	cmp	r3, #112	@ 0x70
 800ebfa:	d87b      	bhi.n	800ecf4 <HAL_TIM_ConfigClockSource+0x16c>
 800ebfc:	2b60      	cmp	r3, #96	@ 0x60
 800ebfe:	d050      	beq.n	800eca2 <HAL_TIM_ConfigClockSource+0x11a>
 800ec00:	2b60      	cmp	r3, #96	@ 0x60
 800ec02:	d877      	bhi.n	800ecf4 <HAL_TIM_ConfigClockSource+0x16c>
 800ec04:	2b50      	cmp	r3, #80	@ 0x50
 800ec06:	d03c      	beq.n	800ec82 <HAL_TIM_ConfigClockSource+0xfa>
 800ec08:	2b50      	cmp	r3, #80	@ 0x50
 800ec0a:	d873      	bhi.n	800ecf4 <HAL_TIM_ConfigClockSource+0x16c>
 800ec0c:	2b40      	cmp	r3, #64	@ 0x40
 800ec0e:	d058      	beq.n	800ecc2 <HAL_TIM_ConfigClockSource+0x13a>
 800ec10:	2b40      	cmp	r3, #64	@ 0x40
 800ec12:	d86f      	bhi.n	800ecf4 <HAL_TIM_ConfigClockSource+0x16c>
 800ec14:	2b30      	cmp	r3, #48	@ 0x30
 800ec16:	d064      	beq.n	800ece2 <HAL_TIM_ConfigClockSource+0x15a>
 800ec18:	2b30      	cmp	r3, #48	@ 0x30
 800ec1a:	d86b      	bhi.n	800ecf4 <HAL_TIM_ConfigClockSource+0x16c>
 800ec1c:	2b20      	cmp	r3, #32
 800ec1e:	d060      	beq.n	800ece2 <HAL_TIM_ConfigClockSource+0x15a>
 800ec20:	2b20      	cmp	r3, #32
 800ec22:	d867      	bhi.n	800ecf4 <HAL_TIM_ConfigClockSource+0x16c>
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d05c      	beq.n	800ece2 <HAL_TIM_ConfigClockSource+0x15a>
 800ec28:	2b10      	cmp	r3, #16
 800ec2a:	d05a      	beq.n	800ece2 <HAL_TIM_ConfigClockSource+0x15a>
 800ec2c:	e062      	b.n	800ecf4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ec32:	683b      	ldr	r3, [r7, #0]
 800ec34:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ec36:	683b      	ldr	r3, [r7, #0]
 800ec38:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ec3a:	683b      	ldr	r3, [r7, #0]
 800ec3c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ec3e:	f000 fb69 	bl	800f314 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	689b      	ldr	r3, [r3, #8]
 800ec48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ec4a:	68bb      	ldr	r3, [r7, #8]
 800ec4c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ec50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	68ba      	ldr	r2, [r7, #8]
 800ec58:	609a      	str	r2, [r3, #8]
      break;
 800ec5a:	e04f      	b.n	800ecfc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ec60:	683b      	ldr	r3, [r7, #0]
 800ec62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ec64:	683b      	ldr	r3, [r7, #0]
 800ec66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ec68:	683b      	ldr	r3, [r7, #0]
 800ec6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ec6c:	f000 fb52 	bl	800f314 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	689a      	ldr	r2, [r3, #8]
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ec7e:	609a      	str	r2, [r3, #8]
      break;
 800ec80:	e03c      	b.n	800ecfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ec86:	683b      	ldr	r3, [r7, #0]
 800ec88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ec8a:	683b      	ldr	r3, [r7, #0]
 800ec8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ec8e:	461a      	mov	r2, r3
 800ec90:	f000 fac6 	bl	800f220 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	2150      	movs	r1, #80	@ 0x50
 800ec9a:	4618      	mov	r0, r3
 800ec9c:	f000 fb1f 	bl	800f2de <TIM_ITRx_SetConfig>
      break;
 800eca0:	e02c      	b.n	800ecfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800eca6:	683b      	ldr	r3, [r7, #0]
 800eca8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ecaa:	683b      	ldr	r3, [r7, #0]
 800ecac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ecae:	461a      	mov	r2, r3
 800ecb0:	f000 fae5 	bl	800f27e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	2160      	movs	r1, #96	@ 0x60
 800ecba:	4618      	mov	r0, r3
 800ecbc:	f000 fb0f 	bl	800f2de <TIM_ITRx_SetConfig>
      break;
 800ecc0:	e01c      	b.n	800ecfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ecc6:	683b      	ldr	r3, [r7, #0]
 800ecc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ecca:	683b      	ldr	r3, [r7, #0]
 800eccc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ecce:	461a      	mov	r2, r3
 800ecd0:	f000 faa6 	bl	800f220 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	681b      	ldr	r3, [r3, #0]
 800ecd8:	2140      	movs	r1, #64	@ 0x40
 800ecda:	4618      	mov	r0, r3
 800ecdc:	f000 faff 	bl	800f2de <TIM_ITRx_SetConfig>
      break;
 800ece0:	e00c      	b.n	800ecfc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	681a      	ldr	r2, [r3, #0]
 800ece6:	683b      	ldr	r3, [r7, #0]
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	4619      	mov	r1, r3
 800ecec:	4610      	mov	r0, r2
 800ecee:	f000 faf6 	bl	800f2de <TIM_ITRx_SetConfig>
      break;
 800ecf2:	e003      	b.n	800ecfc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800ecf4:	2301      	movs	r3, #1
 800ecf6:	73fb      	strb	r3, [r7, #15]
      break;
 800ecf8:	e000      	b.n	800ecfc <HAL_TIM_ConfigClockSource+0x174>
      break;
 800ecfa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	2201      	movs	r2, #1
 800ed00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	2200      	movs	r2, #0
 800ed08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ed0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed0e:	4618      	mov	r0, r3
 800ed10:	3710      	adds	r7, #16
 800ed12:	46bd      	mov	sp, r7
 800ed14:	bd80      	pop	{r7, pc}

0800ed16 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ed16:	b480      	push	{r7}
 800ed18:	b083      	sub	sp, #12
 800ed1a:	af00      	add	r7, sp, #0
 800ed1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ed1e:	bf00      	nop
 800ed20:	370c      	adds	r7, #12
 800ed22:	46bd      	mov	sp, r7
 800ed24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed28:	4770      	bx	lr

0800ed2a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ed2a:	b480      	push	{r7}
 800ed2c:	b083      	sub	sp, #12
 800ed2e:	af00      	add	r7, sp, #0
 800ed30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ed32:	bf00      	nop
 800ed34:	370c      	adds	r7, #12
 800ed36:	46bd      	mov	sp, r7
 800ed38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed3c:	4770      	bx	lr

0800ed3e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ed3e:	b480      	push	{r7}
 800ed40:	b083      	sub	sp, #12
 800ed42:	af00      	add	r7, sp, #0
 800ed44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ed46:	bf00      	nop
 800ed48:	370c      	adds	r7, #12
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed50:	4770      	bx	lr

0800ed52 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ed52:	b480      	push	{r7}
 800ed54:	b083      	sub	sp, #12
 800ed56:	af00      	add	r7, sp, #0
 800ed58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ed5a:	bf00      	nop
 800ed5c:	370c      	adds	r7, #12
 800ed5e:	46bd      	mov	sp, r7
 800ed60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed64:	4770      	bx	lr
	...

0800ed68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ed68:	b480      	push	{r7}
 800ed6a:	b085      	sub	sp, #20
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	6078      	str	r0, [r7, #4]
 800ed70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	4a46      	ldr	r2, [pc, #280]	@ (800ee94 <TIM_Base_SetConfig+0x12c>)
 800ed7c:	4293      	cmp	r3, r2
 800ed7e:	d013      	beq.n	800eda8 <TIM_Base_SetConfig+0x40>
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed86:	d00f      	beq.n	800eda8 <TIM_Base_SetConfig+0x40>
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	4a43      	ldr	r2, [pc, #268]	@ (800ee98 <TIM_Base_SetConfig+0x130>)
 800ed8c:	4293      	cmp	r3, r2
 800ed8e:	d00b      	beq.n	800eda8 <TIM_Base_SetConfig+0x40>
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	4a42      	ldr	r2, [pc, #264]	@ (800ee9c <TIM_Base_SetConfig+0x134>)
 800ed94:	4293      	cmp	r3, r2
 800ed96:	d007      	beq.n	800eda8 <TIM_Base_SetConfig+0x40>
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	4a41      	ldr	r2, [pc, #260]	@ (800eea0 <TIM_Base_SetConfig+0x138>)
 800ed9c:	4293      	cmp	r3, r2
 800ed9e:	d003      	beq.n	800eda8 <TIM_Base_SetConfig+0x40>
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	4a40      	ldr	r2, [pc, #256]	@ (800eea4 <TIM_Base_SetConfig+0x13c>)
 800eda4:	4293      	cmp	r3, r2
 800eda6:	d108      	bne.n	800edba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800edae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800edb0:	683b      	ldr	r3, [r7, #0]
 800edb2:	685b      	ldr	r3, [r3, #4]
 800edb4:	68fa      	ldr	r2, [r7, #12]
 800edb6:	4313      	orrs	r3, r2
 800edb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	4a35      	ldr	r2, [pc, #212]	@ (800ee94 <TIM_Base_SetConfig+0x12c>)
 800edbe:	4293      	cmp	r3, r2
 800edc0:	d02b      	beq.n	800ee1a <TIM_Base_SetConfig+0xb2>
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800edc8:	d027      	beq.n	800ee1a <TIM_Base_SetConfig+0xb2>
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	4a32      	ldr	r2, [pc, #200]	@ (800ee98 <TIM_Base_SetConfig+0x130>)
 800edce:	4293      	cmp	r3, r2
 800edd0:	d023      	beq.n	800ee1a <TIM_Base_SetConfig+0xb2>
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	4a31      	ldr	r2, [pc, #196]	@ (800ee9c <TIM_Base_SetConfig+0x134>)
 800edd6:	4293      	cmp	r3, r2
 800edd8:	d01f      	beq.n	800ee1a <TIM_Base_SetConfig+0xb2>
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	4a30      	ldr	r2, [pc, #192]	@ (800eea0 <TIM_Base_SetConfig+0x138>)
 800edde:	4293      	cmp	r3, r2
 800ede0:	d01b      	beq.n	800ee1a <TIM_Base_SetConfig+0xb2>
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	4a2f      	ldr	r2, [pc, #188]	@ (800eea4 <TIM_Base_SetConfig+0x13c>)
 800ede6:	4293      	cmp	r3, r2
 800ede8:	d017      	beq.n	800ee1a <TIM_Base_SetConfig+0xb2>
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	4a2e      	ldr	r2, [pc, #184]	@ (800eea8 <TIM_Base_SetConfig+0x140>)
 800edee:	4293      	cmp	r3, r2
 800edf0:	d013      	beq.n	800ee1a <TIM_Base_SetConfig+0xb2>
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	4a2d      	ldr	r2, [pc, #180]	@ (800eeac <TIM_Base_SetConfig+0x144>)
 800edf6:	4293      	cmp	r3, r2
 800edf8:	d00f      	beq.n	800ee1a <TIM_Base_SetConfig+0xb2>
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	4a2c      	ldr	r2, [pc, #176]	@ (800eeb0 <TIM_Base_SetConfig+0x148>)
 800edfe:	4293      	cmp	r3, r2
 800ee00:	d00b      	beq.n	800ee1a <TIM_Base_SetConfig+0xb2>
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	4a2b      	ldr	r2, [pc, #172]	@ (800eeb4 <TIM_Base_SetConfig+0x14c>)
 800ee06:	4293      	cmp	r3, r2
 800ee08:	d007      	beq.n	800ee1a <TIM_Base_SetConfig+0xb2>
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	4a2a      	ldr	r2, [pc, #168]	@ (800eeb8 <TIM_Base_SetConfig+0x150>)
 800ee0e:	4293      	cmp	r3, r2
 800ee10:	d003      	beq.n	800ee1a <TIM_Base_SetConfig+0xb2>
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	4a29      	ldr	r2, [pc, #164]	@ (800eebc <TIM_Base_SetConfig+0x154>)
 800ee16:	4293      	cmp	r3, r2
 800ee18:	d108      	bne.n	800ee2c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ee20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ee22:	683b      	ldr	r3, [r7, #0]
 800ee24:	68db      	ldr	r3, [r3, #12]
 800ee26:	68fa      	ldr	r2, [r7, #12]
 800ee28:	4313      	orrs	r3, r2
 800ee2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ee32:	683b      	ldr	r3, [r7, #0]
 800ee34:	695b      	ldr	r3, [r3, #20]
 800ee36:	4313      	orrs	r3, r2
 800ee38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	68fa      	ldr	r2, [r7, #12]
 800ee3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ee40:	683b      	ldr	r3, [r7, #0]
 800ee42:	689a      	ldr	r2, [r3, #8]
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ee48:	683b      	ldr	r3, [r7, #0]
 800ee4a:	681a      	ldr	r2, [r3, #0]
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	4a10      	ldr	r2, [pc, #64]	@ (800ee94 <TIM_Base_SetConfig+0x12c>)
 800ee54:	4293      	cmp	r3, r2
 800ee56:	d003      	beq.n	800ee60 <TIM_Base_SetConfig+0xf8>
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	4a12      	ldr	r2, [pc, #72]	@ (800eea4 <TIM_Base_SetConfig+0x13c>)
 800ee5c:	4293      	cmp	r3, r2
 800ee5e:	d103      	bne.n	800ee68 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ee60:	683b      	ldr	r3, [r7, #0]
 800ee62:	691a      	ldr	r2, [r3, #16]
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	2201      	movs	r2, #1
 800ee6c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	691b      	ldr	r3, [r3, #16]
 800ee72:	f003 0301 	and.w	r3, r3, #1
 800ee76:	2b01      	cmp	r3, #1
 800ee78:	d105      	bne.n	800ee86 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	691b      	ldr	r3, [r3, #16]
 800ee7e:	f023 0201 	bic.w	r2, r3, #1
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	611a      	str	r2, [r3, #16]
  }
}
 800ee86:	bf00      	nop
 800ee88:	3714      	adds	r7, #20
 800ee8a:	46bd      	mov	sp, r7
 800ee8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee90:	4770      	bx	lr
 800ee92:	bf00      	nop
 800ee94:	40010000 	.word	0x40010000
 800ee98:	40000400 	.word	0x40000400
 800ee9c:	40000800 	.word	0x40000800
 800eea0:	40000c00 	.word	0x40000c00
 800eea4:	40010400 	.word	0x40010400
 800eea8:	40014000 	.word	0x40014000
 800eeac:	40014400 	.word	0x40014400
 800eeb0:	40014800 	.word	0x40014800
 800eeb4:	40001800 	.word	0x40001800
 800eeb8:	40001c00 	.word	0x40001c00
 800eebc:	40002000 	.word	0x40002000

0800eec0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800eec0:	b480      	push	{r7}
 800eec2:	b087      	sub	sp, #28
 800eec4:	af00      	add	r7, sp, #0
 800eec6:	6078      	str	r0, [r7, #4]
 800eec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	6a1b      	ldr	r3, [r3, #32]
 800eece:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	6a1b      	ldr	r3, [r3, #32]
 800eed4:	f023 0201 	bic.w	r2, r3, #1
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	685b      	ldr	r3, [r3, #4]
 800eee0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	699b      	ldr	r3, [r3, #24]
 800eee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eeee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	f023 0303 	bic.w	r3, r3, #3
 800eef6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800eef8:	683b      	ldr	r3, [r7, #0]
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	68fa      	ldr	r2, [r7, #12]
 800eefe:	4313      	orrs	r3, r2
 800ef00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ef02:	697b      	ldr	r3, [r7, #20]
 800ef04:	f023 0302 	bic.w	r3, r3, #2
 800ef08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ef0a:	683b      	ldr	r3, [r7, #0]
 800ef0c:	689b      	ldr	r3, [r3, #8]
 800ef0e:	697a      	ldr	r2, [r7, #20]
 800ef10:	4313      	orrs	r3, r2
 800ef12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	4a20      	ldr	r2, [pc, #128]	@ (800ef98 <TIM_OC1_SetConfig+0xd8>)
 800ef18:	4293      	cmp	r3, r2
 800ef1a:	d003      	beq.n	800ef24 <TIM_OC1_SetConfig+0x64>
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	4a1f      	ldr	r2, [pc, #124]	@ (800ef9c <TIM_OC1_SetConfig+0xdc>)
 800ef20:	4293      	cmp	r3, r2
 800ef22:	d10c      	bne.n	800ef3e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ef24:	697b      	ldr	r3, [r7, #20]
 800ef26:	f023 0308 	bic.w	r3, r3, #8
 800ef2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ef2c:	683b      	ldr	r3, [r7, #0]
 800ef2e:	68db      	ldr	r3, [r3, #12]
 800ef30:	697a      	ldr	r2, [r7, #20]
 800ef32:	4313      	orrs	r3, r2
 800ef34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ef36:	697b      	ldr	r3, [r7, #20]
 800ef38:	f023 0304 	bic.w	r3, r3, #4
 800ef3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	4a15      	ldr	r2, [pc, #84]	@ (800ef98 <TIM_OC1_SetConfig+0xd8>)
 800ef42:	4293      	cmp	r3, r2
 800ef44:	d003      	beq.n	800ef4e <TIM_OC1_SetConfig+0x8e>
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	4a14      	ldr	r2, [pc, #80]	@ (800ef9c <TIM_OC1_SetConfig+0xdc>)
 800ef4a:	4293      	cmp	r3, r2
 800ef4c:	d111      	bne.n	800ef72 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ef4e:	693b      	ldr	r3, [r7, #16]
 800ef50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ef54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ef56:	693b      	ldr	r3, [r7, #16]
 800ef58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ef5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ef5e:	683b      	ldr	r3, [r7, #0]
 800ef60:	695b      	ldr	r3, [r3, #20]
 800ef62:	693a      	ldr	r2, [r7, #16]
 800ef64:	4313      	orrs	r3, r2
 800ef66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ef68:	683b      	ldr	r3, [r7, #0]
 800ef6a:	699b      	ldr	r3, [r3, #24]
 800ef6c:	693a      	ldr	r2, [r7, #16]
 800ef6e:	4313      	orrs	r3, r2
 800ef70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	693a      	ldr	r2, [r7, #16]
 800ef76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	68fa      	ldr	r2, [r7, #12]
 800ef7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ef7e:	683b      	ldr	r3, [r7, #0]
 800ef80:	685a      	ldr	r2, [r3, #4]
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	697a      	ldr	r2, [r7, #20]
 800ef8a:	621a      	str	r2, [r3, #32]
}
 800ef8c:	bf00      	nop
 800ef8e:	371c      	adds	r7, #28
 800ef90:	46bd      	mov	sp, r7
 800ef92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef96:	4770      	bx	lr
 800ef98:	40010000 	.word	0x40010000
 800ef9c:	40010400 	.word	0x40010400

0800efa0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800efa0:	b480      	push	{r7}
 800efa2:	b087      	sub	sp, #28
 800efa4:	af00      	add	r7, sp, #0
 800efa6:	6078      	str	r0, [r7, #4]
 800efa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	6a1b      	ldr	r3, [r3, #32]
 800efae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	6a1b      	ldr	r3, [r3, #32]
 800efb4:	f023 0210 	bic.w	r2, r3, #16
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	685b      	ldr	r3, [r3, #4]
 800efc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	699b      	ldr	r3, [r3, #24]
 800efc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800efce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800efd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800efd8:	683b      	ldr	r3, [r7, #0]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	021b      	lsls	r3, r3, #8
 800efde:	68fa      	ldr	r2, [r7, #12]
 800efe0:	4313      	orrs	r3, r2
 800efe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800efe4:	697b      	ldr	r3, [r7, #20]
 800efe6:	f023 0320 	bic.w	r3, r3, #32
 800efea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800efec:	683b      	ldr	r3, [r7, #0]
 800efee:	689b      	ldr	r3, [r3, #8]
 800eff0:	011b      	lsls	r3, r3, #4
 800eff2:	697a      	ldr	r2, [r7, #20]
 800eff4:	4313      	orrs	r3, r2
 800eff6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	4a22      	ldr	r2, [pc, #136]	@ (800f084 <TIM_OC2_SetConfig+0xe4>)
 800effc:	4293      	cmp	r3, r2
 800effe:	d003      	beq.n	800f008 <TIM_OC2_SetConfig+0x68>
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	4a21      	ldr	r2, [pc, #132]	@ (800f088 <TIM_OC2_SetConfig+0xe8>)
 800f004:	4293      	cmp	r3, r2
 800f006:	d10d      	bne.n	800f024 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f008:	697b      	ldr	r3, [r7, #20]
 800f00a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f00e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f010:	683b      	ldr	r3, [r7, #0]
 800f012:	68db      	ldr	r3, [r3, #12]
 800f014:	011b      	lsls	r3, r3, #4
 800f016:	697a      	ldr	r2, [r7, #20]
 800f018:	4313      	orrs	r3, r2
 800f01a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f01c:	697b      	ldr	r3, [r7, #20]
 800f01e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f022:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	4a17      	ldr	r2, [pc, #92]	@ (800f084 <TIM_OC2_SetConfig+0xe4>)
 800f028:	4293      	cmp	r3, r2
 800f02a:	d003      	beq.n	800f034 <TIM_OC2_SetConfig+0x94>
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	4a16      	ldr	r2, [pc, #88]	@ (800f088 <TIM_OC2_SetConfig+0xe8>)
 800f030:	4293      	cmp	r3, r2
 800f032:	d113      	bne.n	800f05c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f034:	693b      	ldr	r3, [r7, #16]
 800f036:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f03a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f03c:	693b      	ldr	r3, [r7, #16]
 800f03e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f042:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f044:	683b      	ldr	r3, [r7, #0]
 800f046:	695b      	ldr	r3, [r3, #20]
 800f048:	009b      	lsls	r3, r3, #2
 800f04a:	693a      	ldr	r2, [r7, #16]
 800f04c:	4313      	orrs	r3, r2
 800f04e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f050:	683b      	ldr	r3, [r7, #0]
 800f052:	699b      	ldr	r3, [r3, #24]
 800f054:	009b      	lsls	r3, r3, #2
 800f056:	693a      	ldr	r2, [r7, #16]
 800f058:	4313      	orrs	r3, r2
 800f05a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	693a      	ldr	r2, [r7, #16]
 800f060:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	68fa      	ldr	r2, [r7, #12]
 800f066:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f068:	683b      	ldr	r3, [r7, #0]
 800f06a:	685a      	ldr	r2, [r3, #4]
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	697a      	ldr	r2, [r7, #20]
 800f074:	621a      	str	r2, [r3, #32]
}
 800f076:	bf00      	nop
 800f078:	371c      	adds	r7, #28
 800f07a:	46bd      	mov	sp, r7
 800f07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f080:	4770      	bx	lr
 800f082:	bf00      	nop
 800f084:	40010000 	.word	0x40010000
 800f088:	40010400 	.word	0x40010400

0800f08c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f08c:	b480      	push	{r7}
 800f08e:	b087      	sub	sp, #28
 800f090:	af00      	add	r7, sp, #0
 800f092:	6078      	str	r0, [r7, #4]
 800f094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	6a1b      	ldr	r3, [r3, #32]
 800f09a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	6a1b      	ldr	r3, [r3, #32]
 800f0a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	685b      	ldr	r3, [r3, #4]
 800f0ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	69db      	ldr	r3, [r3, #28]
 800f0b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f0ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	f023 0303 	bic.w	r3, r3, #3
 800f0c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f0c4:	683b      	ldr	r3, [r7, #0]
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	68fa      	ldr	r2, [r7, #12]
 800f0ca:	4313      	orrs	r3, r2
 800f0cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f0ce:	697b      	ldr	r3, [r7, #20]
 800f0d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f0d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f0d6:	683b      	ldr	r3, [r7, #0]
 800f0d8:	689b      	ldr	r3, [r3, #8]
 800f0da:	021b      	lsls	r3, r3, #8
 800f0dc:	697a      	ldr	r2, [r7, #20]
 800f0de:	4313      	orrs	r3, r2
 800f0e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	4a21      	ldr	r2, [pc, #132]	@ (800f16c <TIM_OC3_SetConfig+0xe0>)
 800f0e6:	4293      	cmp	r3, r2
 800f0e8:	d003      	beq.n	800f0f2 <TIM_OC3_SetConfig+0x66>
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	4a20      	ldr	r2, [pc, #128]	@ (800f170 <TIM_OC3_SetConfig+0xe4>)
 800f0ee:	4293      	cmp	r3, r2
 800f0f0:	d10d      	bne.n	800f10e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f0f2:	697b      	ldr	r3, [r7, #20]
 800f0f4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f0f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f0fa:	683b      	ldr	r3, [r7, #0]
 800f0fc:	68db      	ldr	r3, [r3, #12]
 800f0fe:	021b      	lsls	r3, r3, #8
 800f100:	697a      	ldr	r2, [r7, #20]
 800f102:	4313      	orrs	r3, r2
 800f104:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f106:	697b      	ldr	r3, [r7, #20]
 800f108:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f10c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	4a16      	ldr	r2, [pc, #88]	@ (800f16c <TIM_OC3_SetConfig+0xe0>)
 800f112:	4293      	cmp	r3, r2
 800f114:	d003      	beq.n	800f11e <TIM_OC3_SetConfig+0x92>
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	4a15      	ldr	r2, [pc, #84]	@ (800f170 <TIM_OC3_SetConfig+0xe4>)
 800f11a:	4293      	cmp	r3, r2
 800f11c:	d113      	bne.n	800f146 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f11e:	693b      	ldr	r3, [r7, #16]
 800f120:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f124:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f126:	693b      	ldr	r3, [r7, #16]
 800f128:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f12c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f12e:	683b      	ldr	r3, [r7, #0]
 800f130:	695b      	ldr	r3, [r3, #20]
 800f132:	011b      	lsls	r3, r3, #4
 800f134:	693a      	ldr	r2, [r7, #16]
 800f136:	4313      	orrs	r3, r2
 800f138:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f13a:	683b      	ldr	r3, [r7, #0]
 800f13c:	699b      	ldr	r3, [r3, #24]
 800f13e:	011b      	lsls	r3, r3, #4
 800f140:	693a      	ldr	r2, [r7, #16]
 800f142:	4313      	orrs	r3, r2
 800f144:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	693a      	ldr	r2, [r7, #16]
 800f14a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	68fa      	ldr	r2, [r7, #12]
 800f150:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f152:	683b      	ldr	r3, [r7, #0]
 800f154:	685a      	ldr	r2, [r3, #4]
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	697a      	ldr	r2, [r7, #20]
 800f15e:	621a      	str	r2, [r3, #32]
}
 800f160:	bf00      	nop
 800f162:	371c      	adds	r7, #28
 800f164:	46bd      	mov	sp, r7
 800f166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f16a:	4770      	bx	lr
 800f16c:	40010000 	.word	0x40010000
 800f170:	40010400 	.word	0x40010400

0800f174 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f174:	b480      	push	{r7}
 800f176:	b087      	sub	sp, #28
 800f178:	af00      	add	r7, sp, #0
 800f17a:	6078      	str	r0, [r7, #4]
 800f17c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	6a1b      	ldr	r3, [r3, #32]
 800f182:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	6a1b      	ldr	r3, [r3, #32]
 800f188:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	685b      	ldr	r3, [r3, #4]
 800f194:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	69db      	ldr	r3, [r3, #28]
 800f19a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f1a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f1aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f1ac:	683b      	ldr	r3, [r7, #0]
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	021b      	lsls	r3, r3, #8
 800f1b2:	68fa      	ldr	r2, [r7, #12]
 800f1b4:	4313      	orrs	r3, r2
 800f1b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f1b8:	693b      	ldr	r3, [r7, #16]
 800f1ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f1be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f1c0:	683b      	ldr	r3, [r7, #0]
 800f1c2:	689b      	ldr	r3, [r3, #8]
 800f1c4:	031b      	lsls	r3, r3, #12
 800f1c6:	693a      	ldr	r2, [r7, #16]
 800f1c8:	4313      	orrs	r3, r2
 800f1ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	4a12      	ldr	r2, [pc, #72]	@ (800f218 <TIM_OC4_SetConfig+0xa4>)
 800f1d0:	4293      	cmp	r3, r2
 800f1d2:	d003      	beq.n	800f1dc <TIM_OC4_SetConfig+0x68>
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	4a11      	ldr	r2, [pc, #68]	@ (800f21c <TIM_OC4_SetConfig+0xa8>)
 800f1d8:	4293      	cmp	r3, r2
 800f1da:	d109      	bne.n	800f1f0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f1dc:	697b      	ldr	r3, [r7, #20]
 800f1de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f1e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f1e4:	683b      	ldr	r3, [r7, #0]
 800f1e6:	695b      	ldr	r3, [r3, #20]
 800f1e8:	019b      	lsls	r3, r3, #6
 800f1ea:	697a      	ldr	r2, [r7, #20]
 800f1ec:	4313      	orrs	r3, r2
 800f1ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	697a      	ldr	r2, [r7, #20]
 800f1f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	68fa      	ldr	r2, [r7, #12]
 800f1fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f1fc:	683b      	ldr	r3, [r7, #0]
 800f1fe:	685a      	ldr	r2, [r3, #4]
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	693a      	ldr	r2, [r7, #16]
 800f208:	621a      	str	r2, [r3, #32]
}
 800f20a:	bf00      	nop
 800f20c:	371c      	adds	r7, #28
 800f20e:	46bd      	mov	sp, r7
 800f210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f214:	4770      	bx	lr
 800f216:	bf00      	nop
 800f218:	40010000 	.word	0x40010000
 800f21c:	40010400 	.word	0x40010400

0800f220 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f220:	b480      	push	{r7}
 800f222:	b087      	sub	sp, #28
 800f224:	af00      	add	r7, sp, #0
 800f226:	60f8      	str	r0, [r7, #12]
 800f228:	60b9      	str	r1, [r7, #8]
 800f22a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f22c:	68fb      	ldr	r3, [r7, #12]
 800f22e:	6a1b      	ldr	r3, [r3, #32]
 800f230:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	6a1b      	ldr	r3, [r3, #32]
 800f236:	f023 0201 	bic.w	r2, r3, #1
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f23e:	68fb      	ldr	r3, [r7, #12]
 800f240:	699b      	ldr	r3, [r3, #24]
 800f242:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f244:	693b      	ldr	r3, [r7, #16]
 800f246:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f24a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	011b      	lsls	r3, r3, #4
 800f250:	693a      	ldr	r2, [r7, #16]
 800f252:	4313      	orrs	r3, r2
 800f254:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f256:	697b      	ldr	r3, [r7, #20]
 800f258:	f023 030a 	bic.w	r3, r3, #10
 800f25c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f25e:	697a      	ldr	r2, [r7, #20]
 800f260:	68bb      	ldr	r3, [r7, #8]
 800f262:	4313      	orrs	r3, r2
 800f264:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	693a      	ldr	r2, [r7, #16]
 800f26a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	697a      	ldr	r2, [r7, #20]
 800f270:	621a      	str	r2, [r3, #32]
}
 800f272:	bf00      	nop
 800f274:	371c      	adds	r7, #28
 800f276:	46bd      	mov	sp, r7
 800f278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f27c:	4770      	bx	lr

0800f27e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f27e:	b480      	push	{r7}
 800f280:	b087      	sub	sp, #28
 800f282:	af00      	add	r7, sp, #0
 800f284:	60f8      	str	r0, [r7, #12]
 800f286:	60b9      	str	r1, [r7, #8]
 800f288:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	6a1b      	ldr	r3, [r3, #32]
 800f28e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	6a1b      	ldr	r3, [r3, #32]
 800f294:	f023 0210 	bic.w	r2, r3, #16
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	699b      	ldr	r3, [r3, #24]
 800f2a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f2a2:	693b      	ldr	r3, [r7, #16]
 800f2a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f2a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	031b      	lsls	r3, r3, #12
 800f2ae:	693a      	ldr	r2, [r7, #16]
 800f2b0:	4313      	orrs	r3, r2
 800f2b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f2b4:	697b      	ldr	r3, [r7, #20]
 800f2b6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f2ba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f2bc:	68bb      	ldr	r3, [r7, #8]
 800f2be:	011b      	lsls	r3, r3, #4
 800f2c0:	697a      	ldr	r2, [r7, #20]
 800f2c2:	4313      	orrs	r3, r2
 800f2c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	693a      	ldr	r2, [r7, #16]
 800f2ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	697a      	ldr	r2, [r7, #20]
 800f2d0:	621a      	str	r2, [r3, #32]
}
 800f2d2:	bf00      	nop
 800f2d4:	371c      	adds	r7, #28
 800f2d6:	46bd      	mov	sp, r7
 800f2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2dc:	4770      	bx	lr

0800f2de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f2de:	b480      	push	{r7}
 800f2e0:	b085      	sub	sp, #20
 800f2e2:	af00      	add	r7, sp, #0
 800f2e4:	6078      	str	r0, [r7, #4]
 800f2e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	689b      	ldr	r3, [r3, #8]
 800f2ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f2f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f2f6:	683a      	ldr	r2, [r7, #0]
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	4313      	orrs	r3, r2
 800f2fc:	f043 0307 	orr.w	r3, r3, #7
 800f300:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	68fa      	ldr	r2, [r7, #12]
 800f306:	609a      	str	r2, [r3, #8]
}
 800f308:	bf00      	nop
 800f30a:	3714      	adds	r7, #20
 800f30c:	46bd      	mov	sp, r7
 800f30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f312:	4770      	bx	lr

0800f314 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f314:	b480      	push	{r7}
 800f316:	b087      	sub	sp, #28
 800f318:	af00      	add	r7, sp, #0
 800f31a:	60f8      	str	r0, [r7, #12]
 800f31c:	60b9      	str	r1, [r7, #8]
 800f31e:	607a      	str	r2, [r7, #4]
 800f320:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f322:	68fb      	ldr	r3, [r7, #12]
 800f324:	689b      	ldr	r3, [r3, #8]
 800f326:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f328:	697b      	ldr	r3, [r7, #20]
 800f32a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f32e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f330:	683b      	ldr	r3, [r7, #0]
 800f332:	021a      	lsls	r2, r3, #8
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	431a      	orrs	r2, r3
 800f338:	68bb      	ldr	r3, [r7, #8]
 800f33a:	4313      	orrs	r3, r2
 800f33c:	697a      	ldr	r2, [r7, #20]
 800f33e:	4313      	orrs	r3, r2
 800f340:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	697a      	ldr	r2, [r7, #20]
 800f346:	609a      	str	r2, [r3, #8]
}
 800f348:	bf00      	nop
 800f34a:	371c      	adds	r7, #28
 800f34c:	46bd      	mov	sp, r7
 800f34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f352:	4770      	bx	lr

0800f354 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f354:	b480      	push	{r7}
 800f356:	b087      	sub	sp, #28
 800f358:	af00      	add	r7, sp, #0
 800f35a:	60f8      	str	r0, [r7, #12]
 800f35c:	60b9      	str	r1, [r7, #8]
 800f35e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f360:	68bb      	ldr	r3, [r7, #8]
 800f362:	f003 031f 	and.w	r3, r3, #31
 800f366:	2201      	movs	r2, #1
 800f368:	fa02 f303 	lsl.w	r3, r2, r3
 800f36c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	6a1a      	ldr	r2, [r3, #32]
 800f372:	697b      	ldr	r3, [r7, #20]
 800f374:	43db      	mvns	r3, r3
 800f376:	401a      	ands	r2, r3
 800f378:	68fb      	ldr	r3, [r7, #12]
 800f37a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	6a1a      	ldr	r2, [r3, #32]
 800f380:	68bb      	ldr	r3, [r7, #8]
 800f382:	f003 031f 	and.w	r3, r3, #31
 800f386:	6879      	ldr	r1, [r7, #4]
 800f388:	fa01 f303 	lsl.w	r3, r1, r3
 800f38c:	431a      	orrs	r2, r3
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	621a      	str	r2, [r3, #32]
}
 800f392:	bf00      	nop
 800f394:	371c      	adds	r7, #28
 800f396:	46bd      	mov	sp, r7
 800f398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f39c:	4770      	bx	lr
	...

0800f3a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f3a0:	b480      	push	{r7}
 800f3a2:	b085      	sub	sp, #20
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	6078      	str	r0, [r7, #4]
 800f3a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f3b0:	2b01      	cmp	r3, #1
 800f3b2:	d101      	bne.n	800f3b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f3b4:	2302      	movs	r3, #2
 800f3b6:	e05a      	b.n	800f46e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	2201      	movs	r2, #1
 800f3bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	2202      	movs	r2, #2
 800f3c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	685b      	ldr	r3, [r3, #4]
 800f3ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	689b      	ldr	r3, [r3, #8]
 800f3d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f3d8:	68fb      	ldr	r3, [r7, #12]
 800f3da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f3de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f3e0:	683b      	ldr	r3, [r7, #0]
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	68fa      	ldr	r2, [r7, #12]
 800f3e6:	4313      	orrs	r3, r2
 800f3e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	68fa      	ldr	r2, [r7, #12]
 800f3f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	4a21      	ldr	r2, [pc, #132]	@ (800f47c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800f3f8:	4293      	cmp	r3, r2
 800f3fa:	d022      	beq.n	800f442 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f404:	d01d      	beq.n	800f442 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	4a1d      	ldr	r2, [pc, #116]	@ (800f480 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800f40c:	4293      	cmp	r3, r2
 800f40e:	d018      	beq.n	800f442 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	4a1b      	ldr	r2, [pc, #108]	@ (800f484 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800f416:	4293      	cmp	r3, r2
 800f418:	d013      	beq.n	800f442 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	681b      	ldr	r3, [r3, #0]
 800f41e:	4a1a      	ldr	r2, [pc, #104]	@ (800f488 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800f420:	4293      	cmp	r3, r2
 800f422:	d00e      	beq.n	800f442 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	4a18      	ldr	r2, [pc, #96]	@ (800f48c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800f42a:	4293      	cmp	r3, r2
 800f42c:	d009      	beq.n	800f442 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	4a17      	ldr	r2, [pc, #92]	@ (800f490 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800f434:	4293      	cmp	r3, r2
 800f436:	d004      	beq.n	800f442 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	4a15      	ldr	r2, [pc, #84]	@ (800f494 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800f43e:	4293      	cmp	r3, r2
 800f440:	d10c      	bne.n	800f45c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f442:	68bb      	ldr	r3, [r7, #8]
 800f444:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f448:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f44a:	683b      	ldr	r3, [r7, #0]
 800f44c:	685b      	ldr	r3, [r3, #4]
 800f44e:	68ba      	ldr	r2, [r7, #8]
 800f450:	4313      	orrs	r3, r2
 800f452:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	68ba      	ldr	r2, [r7, #8]
 800f45a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	2201      	movs	r2, #1
 800f460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	2200      	movs	r2, #0
 800f468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f46c:	2300      	movs	r3, #0
}
 800f46e:	4618      	mov	r0, r3
 800f470:	3714      	adds	r7, #20
 800f472:	46bd      	mov	sp, r7
 800f474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f478:	4770      	bx	lr
 800f47a:	bf00      	nop
 800f47c:	40010000 	.word	0x40010000
 800f480:	40000400 	.word	0x40000400
 800f484:	40000800 	.word	0x40000800
 800f488:	40000c00 	.word	0x40000c00
 800f48c:	40010400 	.word	0x40010400
 800f490:	40014000 	.word	0x40014000
 800f494:	40001800 	.word	0x40001800

0800f498 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f498:	b480      	push	{r7}
 800f49a:	b085      	sub	sp, #20
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	6078      	str	r0, [r7, #4]
 800f4a0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f4ac:	2b01      	cmp	r3, #1
 800f4ae:	d101      	bne.n	800f4b4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f4b0:	2302      	movs	r3, #2
 800f4b2:	e03d      	b.n	800f530 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	2201      	movs	r2, #1
 800f4b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f4c2:	683b      	ldr	r3, [r7, #0]
 800f4c4:	68db      	ldr	r3, [r3, #12]
 800f4c6:	4313      	orrs	r3, r2
 800f4c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f4d0:	683b      	ldr	r3, [r7, #0]
 800f4d2:	689b      	ldr	r3, [r3, #8]
 800f4d4:	4313      	orrs	r3, r2
 800f4d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f4d8:	68fb      	ldr	r3, [r7, #12]
 800f4da:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f4de:	683b      	ldr	r3, [r7, #0]
 800f4e0:	685b      	ldr	r3, [r3, #4]
 800f4e2:	4313      	orrs	r3, r2
 800f4e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f4ec:	683b      	ldr	r3, [r7, #0]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	4313      	orrs	r3, r2
 800f4f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f4fa:	683b      	ldr	r3, [r7, #0]
 800f4fc:	691b      	ldr	r3, [r3, #16]
 800f4fe:	4313      	orrs	r3, r2
 800f500:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f508:	683b      	ldr	r3, [r7, #0]
 800f50a:	695b      	ldr	r3, [r3, #20]
 800f50c:	4313      	orrs	r3, r2
 800f50e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f516:	683b      	ldr	r3, [r7, #0]
 800f518:	69db      	ldr	r3, [r3, #28]
 800f51a:	4313      	orrs	r3, r2
 800f51c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	68fa      	ldr	r2, [r7, #12]
 800f524:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	2200      	movs	r2, #0
 800f52a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f52e:	2300      	movs	r3, #0
}
 800f530:	4618      	mov	r0, r3
 800f532:	3714      	adds	r7, #20
 800f534:	46bd      	mov	sp, r7
 800f536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f53a:	4770      	bx	lr

0800f53c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f53c:	b480      	push	{r7}
 800f53e:	b083      	sub	sp, #12
 800f540:	af00      	add	r7, sp, #0
 800f542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f544:	bf00      	nop
 800f546:	370c      	adds	r7, #12
 800f548:	46bd      	mov	sp, r7
 800f54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f54e:	4770      	bx	lr

0800f550 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f550:	b480      	push	{r7}
 800f552:	b083      	sub	sp, #12
 800f554:	af00      	add	r7, sp, #0
 800f556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f558:	bf00      	nop
 800f55a:	370c      	adds	r7, #12
 800f55c:	46bd      	mov	sp, r7
 800f55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f562:	4770      	bx	lr

0800f564 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f564:	b580      	push	{r7, lr}
 800f566:	b082      	sub	sp, #8
 800f568:	af00      	add	r7, sp, #0
 800f56a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d101      	bne.n	800f576 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f572:	2301      	movs	r3, #1
 800f574:	e042      	b.n	800f5fc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f57c:	b2db      	uxtb	r3, r3
 800f57e:	2b00      	cmp	r3, #0
 800f580:	d106      	bne.n	800f590 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	2200      	movs	r2, #0
 800f586:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f58a:	6878      	ldr	r0, [r7, #4]
 800f58c:	f7f7 fcf6 	bl	8006f7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	2224      	movs	r2, #36	@ 0x24
 800f594:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	681b      	ldr	r3, [r3, #0]
 800f59c:	68da      	ldr	r2, [r3, #12]
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f5a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800f5a8:	6878      	ldr	r0, [r7, #4]
 800f5aa:	f000 ff81 	bl	80104b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	691a      	ldr	r2, [r3, #16]
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f5bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	695a      	ldr	r2, [r3, #20]
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	681b      	ldr	r3, [r3, #0]
 800f5c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f5cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	681b      	ldr	r3, [r3, #0]
 800f5d2:	68da      	ldr	r2, [r3, #12]
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	681b      	ldr	r3, [r3, #0]
 800f5d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f5dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	2200      	movs	r2, #0
 800f5e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	2220      	movs	r2, #32
 800f5e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	2220      	movs	r2, #32
 800f5f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	2200      	movs	r2, #0
 800f5f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800f5fa:	2300      	movs	r3, #0
}
 800f5fc:	4618      	mov	r0, r3
 800f5fe:	3708      	adds	r7, #8
 800f600:	46bd      	mov	sp, r7
 800f602:	bd80      	pop	{r7, pc}

0800f604 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f604:	b580      	push	{r7, lr}
 800f606:	b08c      	sub	sp, #48	@ 0x30
 800f608:	af00      	add	r7, sp, #0
 800f60a:	60f8      	str	r0, [r7, #12]
 800f60c:	60b9      	str	r1, [r7, #8]
 800f60e:	4613      	mov	r3, r2
 800f610:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f618:	b2db      	uxtb	r3, r3
 800f61a:	2b20      	cmp	r3, #32
 800f61c:	d14a      	bne.n	800f6b4 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800f61e:	68bb      	ldr	r3, [r7, #8]
 800f620:	2b00      	cmp	r3, #0
 800f622:	d002      	beq.n	800f62a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800f624:	88fb      	ldrh	r3, [r7, #6]
 800f626:	2b00      	cmp	r3, #0
 800f628:	d101      	bne.n	800f62e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800f62a:	2301      	movs	r3, #1
 800f62c:	e043      	b.n	800f6b6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	2201      	movs	r2, #1
 800f632:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	2200      	movs	r2, #0
 800f638:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800f63a:	88fb      	ldrh	r3, [r7, #6]
 800f63c:	461a      	mov	r2, r3
 800f63e:	68b9      	ldr	r1, [r7, #8]
 800f640:	68f8      	ldr	r0, [r7, #12]
 800f642:	f000 fcd5 	bl	800fff0 <UART_Start_Receive_DMA>
 800f646:	4603      	mov	r3, r0
 800f648:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800f64c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f650:	2b00      	cmp	r3, #0
 800f652:	d12c      	bne.n	800f6ae <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f658:	2b01      	cmp	r3, #1
 800f65a:	d125      	bne.n	800f6a8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800f65c:	2300      	movs	r3, #0
 800f65e:	613b      	str	r3, [r7, #16]
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	613b      	str	r3, [r7, #16]
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	685b      	ldr	r3, [r3, #4]
 800f66e:	613b      	str	r3, [r7, #16]
 800f670:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	681b      	ldr	r3, [r3, #0]
 800f676:	330c      	adds	r3, #12
 800f678:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f67a:	69bb      	ldr	r3, [r7, #24]
 800f67c:	e853 3f00 	ldrex	r3, [r3]
 800f680:	617b      	str	r3, [r7, #20]
   return(result);
 800f682:	697b      	ldr	r3, [r7, #20]
 800f684:	f043 0310 	orr.w	r3, r3, #16
 800f688:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	330c      	adds	r3, #12
 800f690:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f692:	627a      	str	r2, [r7, #36]	@ 0x24
 800f694:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f696:	6a39      	ldr	r1, [r7, #32]
 800f698:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f69a:	e841 2300 	strex	r3, r2, [r1]
 800f69e:	61fb      	str	r3, [r7, #28]
   return(result);
 800f6a0:	69fb      	ldr	r3, [r7, #28]
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d1e5      	bne.n	800f672 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800f6a6:	e002      	b.n	800f6ae <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800f6a8:	2301      	movs	r3, #1
 800f6aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800f6ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f6b2:	e000      	b.n	800f6b6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800f6b4:	2302      	movs	r3, #2
  }
}
 800f6b6:	4618      	mov	r0, r3
 800f6b8:	3730      	adds	r7, #48	@ 0x30
 800f6ba:	46bd      	mov	sp, r7
 800f6bc:	bd80      	pop	{r7, pc}

0800f6be <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800f6be:	b580      	push	{r7, lr}
 800f6c0:	b0a0      	sub	sp, #128	@ 0x80
 800f6c2:	af00      	add	r7, sp, #0
 800f6c4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	330c      	adds	r3, #12
 800f6cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f6d0:	e853 3f00 	ldrex	r3, [r3]
 800f6d4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800f6d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f6d8:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800f6dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	330c      	adds	r3, #12
 800f6e4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800f6e6:	66ba      	str	r2, [r7, #104]	@ 0x68
 800f6e8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6ea:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800f6ec:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800f6ee:	e841 2300 	strex	r3, r2, [r1]
 800f6f2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800f6f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d1e5      	bne.n	800f6c6 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	3314      	adds	r3, #20
 800f700:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f702:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f704:	e853 3f00 	ldrex	r3, [r3]
 800f708:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800f70a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f70c:	f023 0301 	bic.w	r3, r3, #1
 800f710:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	3314      	adds	r3, #20
 800f718:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800f71a:	657a      	str	r2, [r7, #84]	@ 0x54
 800f71c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f71e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f720:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f722:	e841 2300 	strex	r3, r2, [r1]
 800f726:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f728:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d1e5      	bne.n	800f6fa <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f732:	2b01      	cmp	r3, #1
 800f734:	d119      	bne.n	800f76a <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	330c      	adds	r3, #12
 800f73c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f73e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f740:	e853 3f00 	ldrex	r3, [r3]
 800f744:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f748:	f023 0310 	bic.w	r3, r3, #16
 800f74c:	677b      	str	r3, [r7, #116]	@ 0x74
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	330c      	adds	r3, #12
 800f754:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800f756:	643a      	str	r2, [r7, #64]	@ 0x40
 800f758:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f75a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f75c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f75e:	e841 2300 	strex	r3, r2, [r1]
 800f762:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f766:	2b00      	cmp	r3, #0
 800f768:	d1e5      	bne.n	800f736 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	695b      	ldr	r3, [r3, #20]
 800f770:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f774:	2b80      	cmp	r3, #128	@ 0x80
 800f776:	d136      	bne.n	800f7e6 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	681b      	ldr	r3, [r3, #0]
 800f77c:	3314      	adds	r3, #20
 800f77e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f780:	6a3b      	ldr	r3, [r7, #32]
 800f782:	e853 3f00 	ldrex	r3, [r3]
 800f786:	61fb      	str	r3, [r7, #28]
   return(result);
 800f788:	69fb      	ldr	r3, [r7, #28]
 800f78a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f78e:	673b      	str	r3, [r7, #112]	@ 0x70
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	3314      	adds	r3, #20
 800f796:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f798:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f79a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f79c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f79e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f7a0:	e841 2300 	strex	r3, r2, [r1]
 800f7a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f7a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d1e5      	bne.n	800f778 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d018      	beq.n	800f7e6 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7b8:	2200      	movs	r2, #0
 800f7ba:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	f7f9 fc47 	bl	8009054 <HAL_DMA_Abort>
 800f7c6:	4603      	mov	r3, r0
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d00c      	beq.n	800f7e6 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7d0:	4618      	mov	r0, r3
 800f7d2:	f7f9 fe69 	bl	80094a8 <HAL_DMA_GetError>
 800f7d6:	4603      	mov	r3, r0
 800f7d8:	2b20      	cmp	r3, #32
 800f7da:	d104      	bne.n	800f7e6 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	2210      	movs	r2, #16
 800f7e0:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800f7e2:	2303      	movs	r3, #3
 800f7e4:	e052      	b.n	800f88c <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	695b      	ldr	r3, [r3, #20]
 800f7ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f7f0:	2b40      	cmp	r3, #64	@ 0x40
 800f7f2:	d136      	bne.n	800f862 <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	3314      	adds	r3, #20
 800f7fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7fc:	68fb      	ldr	r3, [r7, #12]
 800f7fe:	e853 3f00 	ldrex	r3, [r3]
 800f802:	60bb      	str	r3, [r7, #8]
   return(result);
 800f804:	68bb      	ldr	r3, [r7, #8]
 800f806:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f80a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	3314      	adds	r3, #20
 800f812:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f814:	61ba      	str	r2, [r7, #24]
 800f816:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f818:	6979      	ldr	r1, [r7, #20]
 800f81a:	69ba      	ldr	r2, [r7, #24]
 800f81c:	e841 2300 	strex	r3, r2, [r1]
 800f820:	613b      	str	r3, [r7, #16]
   return(result);
 800f822:	693b      	ldr	r3, [r7, #16]
 800f824:	2b00      	cmp	r3, #0
 800f826:	d1e5      	bne.n	800f7f4 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d018      	beq.n	800f862 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f834:	2200      	movs	r2, #0
 800f836:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f83c:	4618      	mov	r0, r3
 800f83e:	f7f9 fc09 	bl	8009054 <HAL_DMA_Abort>
 800f842:	4603      	mov	r3, r0
 800f844:	2b00      	cmp	r3, #0
 800f846:	d00c      	beq.n	800f862 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f84c:	4618      	mov	r0, r3
 800f84e:	f7f9 fe2b 	bl	80094a8 <HAL_DMA_GetError>
 800f852:	4603      	mov	r3, r0
 800f854:	2b20      	cmp	r3, #32
 800f856:	d104      	bne.n	800f862 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	2210      	movs	r2, #16
 800f85c:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800f85e:	2303      	movs	r3, #3
 800f860:	e014      	b.n	800f88c <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	2200      	movs	r2, #0
 800f866:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	2200      	movs	r2, #0
 800f86c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	2200      	movs	r2, #0
 800f872:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	2220      	movs	r2, #32
 800f878:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	2220      	movs	r2, #32
 800f880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	2200      	movs	r2, #0
 800f888:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800f88a:	2300      	movs	r3, #0
}
 800f88c:	4618      	mov	r0, r3
 800f88e:	3780      	adds	r7, #128	@ 0x80
 800f890:	46bd      	mov	sp, r7
 800f892:	bd80      	pop	{r7, pc}

0800f894 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f894:	b580      	push	{r7, lr}
 800f896:	b0ba      	sub	sp, #232	@ 0xe8
 800f898:	af00      	add	r7, sp, #0
 800f89a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	68db      	ldr	r3, [r3, #12]
 800f8ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	681b      	ldr	r3, [r3, #0]
 800f8b4:	695b      	ldr	r3, [r3, #20]
 800f8b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800f8ba:	2300      	movs	r3, #0
 800f8bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800f8c0:	2300      	movs	r3, #0
 800f8c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800f8c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f8ca:	f003 030f 	and.w	r3, r3, #15
 800f8ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800f8d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d10f      	bne.n	800f8fa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f8da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f8de:	f003 0320 	and.w	r3, r3, #32
 800f8e2:	2b00      	cmp	r3, #0
 800f8e4:	d009      	beq.n	800f8fa <HAL_UART_IRQHandler+0x66>
 800f8e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f8ea:	f003 0320 	and.w	r3, r3, #32
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	d003      	beq.n	800f8fa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800f8f2:	6878      	ldr	r0, [r7, #4]
 800f8f4:	f000 fd1d 	bl	8010332 <UART_Receive_IT>
      return;
 800f8f8:	e25b      	b.n	800fdb2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800f8fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	f000 80de 	beq.w	800fac0 <HAL_UART_IRQHandler+0x22c>
 800f904:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f908:	f003 0301 	and.w	r3, r3, #1
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d106      	bne.n	800f91e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800f910:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f914:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800f918:	2b00      	cmp	r3, #0
 800f91a:	f000 80d1 	beq.w	800fac0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800f91e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f922:	f003 0301 	and.w	r3, r3, #1
 800f926:	2b00      	cmp	r3, #0
 800f928:	d00b      	beq.n	800f942 <HAL_UART_IRQHandler+0xae>
 800f92a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f92e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f932:	2b00      	cmp	r3, #0
 800f934:	d005      	beq.n	800f942 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f93a:	f043 0201 	orr.w	r2, r3, #1
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f946:	f003 0304 	and.w	r3, r3, #4
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d00b      	beq.n	800f966 <HAL_UART_IRQHandler+0xd2>
 800f94e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f952:	f003 0301 	and.w	r3, r3, #1
 800f956:	2b00      	cmp	r3, #0
 800f958:	d005      	beq.n	800f966 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f95e:	f043 0202 	orr.w	r2, r3, #2
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f96a:	f003 0302 	and.w	r3, r3, #2
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d00b      	beq.n	800f98a <HAL_UART_IRQHandler+0xf6>
 800f972:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f976:	f003 0301 	and.w	r3, r3, #1
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d005      	beq.n	800f98a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f982:	f043 0204 	orr.w	r2, r3, #4
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800f98a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f98e:	f003 0308 	and.w	r3, r3, #8
 800f992:	2b00      	cmp	r3, #0
 800f994:	d011      	beq.n	800f9ba <HAL_UART_IRQHandler+0x126>
 800f996:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f99a:	f003 0320 	and.w	r3, r3, #32
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d105      	bne.n	800f9ae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800f9a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f9a6:	f003 0301 	and.w	r3, r3, #1
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d005      	beq.n	800f9ba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f9b2:	f043 0208 	orr.w	r2, r3, #8
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	f000 81f2 	beq.w	800fda8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f9c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f9c8:	f003 0320 	and.w	r3, r3, #32
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d008      	beq.n	800f9e2 <HAL_UART_IRQHandler+0x14e>
 800f9d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f9d4:	f003 0320 	and.w	r3, r3, #32
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d002      	beq.n	800f9e2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800f9dc:	6878      	ldr	r0, [r7, #4]
 800f9de:	f000 fca8 	bl	8010332 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	695b      	ldr	r3, [r3, #20]
 800f9e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f9ec:	2b40      	cmp	r3, #64	@ 0x40
 800f9ee:	bf0c      	ite	eq
 800f9f0:	2301      	moveq	r3, #1
 800f9f2:	2300      	movne	r3, #0
 800f9f4:	b2db      	uxtb	r3, r3
 800f9f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f9fe:	f003 0308 	and.w	r3, r3, #8
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d103      	bne.n	800fa0e <HAL_UART_IRQHandler+0x17a>
 800fa06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d04f      	beq.n	800faae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800fa0e:	6878      	ldr	r0, [r7, #4]
 800fa10:	f000 fbb0 	bl	8010174 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	695b      	ldr	r3, [r3, #20]
 800fa1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fa1e:	2b40      	cmp	r3, #64	@ 0x40
 800fa20:	d141      	bne.n	800faa6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	3314      	adds	r3, #20
 800fa28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fa30:	e853 3f00 	ldrex	r3, [r3]
 800fa34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800fa38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fa3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fa40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	3314      	adds	r3, #20
 800fa4a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800fa4e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800fa52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa56:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800fa5a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800fa5e:	e841 2300 	strex	r3, r2, [r1]
 800fa62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800fa66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d1d9      	bne.n	800fa22 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d013      	beq.n	800fa9e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fa7a:	4a7e      	ldr	r2, [pc, #504]	@ (800fc74 <HAL_UART_IRQHandler+0x3e0>)
 800fa7c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fa82:	4618      	mov	r0, r3
 800fa84:	f7f9 fb56 	bl	8009134 <HAL_DMA_Abort_IT>
 800fa88:	4603      	mov	r3, r0
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d016      	beq.n	800fabc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fa92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fa94:	687a      	ldr	r2, [r7, #4]
 800fa96:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800fa98:	4610      	mov	r0, r2
 800fa9a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa9c:	e00e      	b.n	800fabc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800fa9e:	6878      	ldr	r0, [r7, #4]
 800faa0:	f7f7 fedc 	bl	800785c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800faa4:	e00a      	b.n	800fabc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800faa6:	6878      	ldr	r0, [r7, #4]
 800faa8:	f7f7 fed8 	bl	800785c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800faac:	e006      	b.n	800fabc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800faae:	6878      	ldr	r0, [r7, #4]
 800fab0:	f7f7 fed4 	bl	800785c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	2200      	movs	r2, #0
 800fab8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800faba:	e175      	b.n	800fda8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fabc:	bf00      	nop
    return;
 800fabe:	e173      	b.n	800fda8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fac4:	2b01      	cmp	r3, #1
 800fac6:	f040 814f 	bne.w	800fd68 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800faca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800face:	f003 0310 	and.w	r3, r3, #16
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	f000 8148 	beq.w	800fd68 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800fad8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fadc:	f003 0310 	and.w	r3, r3, #16
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	f000 8141 	beq.w	800fd68 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800fae6:	2300      	movs	r3, #0
 800fae8:	60bb      	str	r3, [r7, #8]
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	60bb      	str	r3, [r7, #8]
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	685b      	ldr	r3, [r3, #4]
 800faf8:	60bb      	str	r3, [r7, #8]
 800fafa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	681b      	ldr	r3, [r3, #0]
 800fb00:	695b      	ldr	r3, [r3, #20]
 800fb02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb06:	2b40      	cmp	r3, #64	@ 0x40
 800fb08:	f040 80b6 	bne.w	800fc78 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb10:	681b      	ldr	r3, [r3, #0]
 800fb12:	685b      	ldr	r3, [r3, #4]
 800fb14:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800fb18:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	f000 8145 	beq.w	800fdac <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800fb26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fb2a:	429a      	cmp	r2, r3
 800fb2c:	f080 813e 	bcs.w	800fdac <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fb36:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb3c:	69db      	ldr	r3, [r3, #28]
 800fb3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fb42:	f000 8088 	beq.w	800fc56 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	681b      	ldr	r3, [r3, #0]
 800fb4a:	330c      	adds	r3, #12
 800fb4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb50:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fb54:	e853 3f00 	ldrex	r3, [r3]
 800fb58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800fb5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fb60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fb64:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	681b      	ldr	r3, [r3, #0]
 800fb6c:	330c      	adds	r3, #12
 800fb6e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800fb72:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800fb76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb7a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800fb7e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fb82:	e841 2300 	strex	r3, r2, [r1]
 800fb86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800fb8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d1d9      	bne.n	800fb46 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	3314      	adds	r3, #20
 800fb98:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fb9c:	e853 3f00 	ldrex	r3, [r3]
 800fba0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800fba2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fba4:	f023 0301 	bic.w	r3, r3, #1
 800fba8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	3314      	adds	r3, #20
 800fbb2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800fbb6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800fbba:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbbc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800fbbe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800fbc2:	e841 2300 	strex	r3, r2, [r1]
 800fbc6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800fbc8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d1e1      	bne.n	800fb92 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	3314      	adds	r3, #20
 800fbd4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbd6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fbd8:	e853 3f00 	ldrex	r3, [r3]
 800fbdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800fbde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fbe0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fbe4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	681b      	ldr	r3, [r3, #0]
 800fbec:	3314      	adds	r3, #20
 800fbee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800fbf2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800fbf4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbf6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fbf8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fbfa:	e841 2300 	strex	r3, r2, [r1]
 800fbfe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800fc00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d1e3      	bne.n	800fbce <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	2220      	movs	r2, #32
 800fc0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	2200      	movs	r2, #0
 800fc12:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	330c      	adds	r3, #12
 800fc1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fc1e:	e853 3f00 	ldrex	r3, [r3]
 800fc22:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fc24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fc26:	f023 0310 	bic.w	r3, r3, #16
 800fc2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	681b      	ldr	r3, [r3, #0]
 800fc32:	330c      	adds	r3, #12
 800fc34:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800fc38:	65ba      	str	r2, [r7, #88]	@ 0x58
 800fc3a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc3c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fc3e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fc40:	e841 2300 	strex	r3, r2, [r1]
 800fc44:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fc46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d1e3      	bne.n	800fc14 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fc50:	4618      	mov	r0, r3
 800fc52:	f7f9 f9ff 	bl	8009054 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	2202      	movs	r2, #2
 800fc5a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800fc64:	b29b      	uxth	r3, r3
 800fc66:	1ad3      	subs	r3, r2, r3
 800fc68:	b29b      	uxth	r3, r3
 800fc6a:	4619      	mov	r1, r3
 800fc6c:	6878      	ldr	r0, [r7, #4]
 800fc6e:	f7f7 fcab 	bl	80075c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800fc72:	e09b      	b.n	800fdac <HAL_UART_IRQHandler+0x518>
 800fc74:	0801023b 	.word	0x0801023b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800fc80:	b29b      	uxth	r3, r3
 800fc82:	1ad3      	subs	r3, r2, r3
 800fc84:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800fc8c:	b29b      	uxth	r3, r3
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	f000 808e 	beq.w	800fdb0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800fc94:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	f000 8089 	beq.w	800fdb0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	330c      	adds	r3, #12
 800fca4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fca8:	e853 3f00 	ldrex	r3, [r3]
 800fcac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fcae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fcb0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fcb4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	330c      	adds	r3, #12
 800fcbe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800fcc2:	647a      	str	r2, [r7, #68]	@ 0x44
 800fcc4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcc6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fcc8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fcca:	e841 2300 	strex	r3, r2, [r1]
 800fcce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fcd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d1e3      	bne.n	800fc9e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	3314      	adds	r3, #20
 800fcdc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fce0:	e853 3f00 	ldrex	r3, [r3]
 800fce4:	623b      	str	r3, [r7, #32]
   return(result);
 800fce6:	6a3b      	ldr	r3, [r7, #32]
 800fce8:	f023 0301 	bic.w	r3, r3, #1
 800fcec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	681b      	ldr	r3, [r3, #0]
 800fcf4:	3314      	adds	r3, #20
 800fcf6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800fcfa:	633a      	str	r2, [r7, #48]	@ 0x30
 800fcfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcfe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fd00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fd02:	e841 2300 	strex	r3, r2, [r1]
 800fd06:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fd08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	d1e3      	bne.n	800fcd6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	2220      	movs	r2, #32
 800fd12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	2200      	movs	r2, #0
 800fd1a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	330c      	adds	r3, #12
 800fd22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd24:	693b      	ldr	r3, [r7, #16]
 800fd26:	e853 3f00 	ldrex	r3, [r3]
 800fd2a:	60fb      	str	r3, [r7, #12]
   return(result);
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	f023 0310 	bic.w	r3, r3, #16
 800fd32:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	681b      	ldr	r3, [r3, #0]
 800fd3a:	330c      	adds	r3, #12
 800fd3c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800fd40:	61fa      	str	r2, [r7, #28]
 800fd42:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd44:	69b9      	ldr	r1, [r7, #24]
 800fd46:	69fa      	ldr	r2, [r7, #28]
 800fd48:	e841 2300 	strex	r3, r2, [r1]
 800fd4c:	617b      	str	r3, [r7, #20]
   return(result);
 800fd4e:	697b      	ldr	r3, [r7, #20]
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d1e3      	bne.n	800fd1c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	2202      	movs	r2, #2
 800fd58:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fd5a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fd5e:	4619      	mov	r1, r3
 800fd60:	6878      	ldr	r0, [r7, #4]
 800fd62:	f7f7 fc31 	bl	80075c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800fd66:	e023      	b.n	800fdb0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800fd68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d009      	beq.n	800fd88 <HAL_UART_IRQHandler+0x4f4>
 800fd74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d003      	beq.n	800fd88 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800fd80:	6878      	ldr	r0, [r7, #4]
 800fd82:	f000 fa6e 	bl	8010262 <UART_Transmit_IT>
    return;
 800fd86:	e014      	b.n	800fdb2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800fd88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d00e      	beq.n	800fdb2 <HAL_UART_IRQHandler+0x51e>
 800fd94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	d008      	beq.n	800fdb2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800fda0:	6878      	ldr	r0, [r7, #4]
 800fda2:	f000 faae 	bl	8010302 <UART_EndTransmit_IT>
    return;
 800fda6:	e004      	b.n	800fdb2 <HAL_UART_IRQHandler+0x51e>
    return;
 800fda8:	bf00      	nop
 800fdaa:	e002      	b.n	800fdb2 <HAL_UART_IRQHandler+0x51e>
      return;
 800fdac:	bf00      	nop
 800fdae:	e000      	b.n	800fdb2 <HAL_UART_IRQHandler+0x51e>
      return;
 800fdb0:	bf00      	nop
  }
}
 800fdb2:	37e8      	adds	r7, #232	@ 0xe8
 800fdb4:	46bd      	mov	sp, r7
 800fdb6:	bd80      	pop	{r7, pc}

0800fdb8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800fdb8:	b480      	push	{r7}
 800fdba:	b083      	sub	sp, #12
 800fdbc:	af00      	add	r7, sp, #0
 800fdbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800fdc0:	bf00      	nop
 800fdc2:	370c      	adds	r7, #12
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdca:	4770      	bx	lr

0800fdcc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800fdcc:	b480      	push	{r7}
 800fdce:	b083      	sub	sp, #12
 800fdd0:	af00      	add	r7, sp, #0
 800fdd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800fdd4:	bf00      	nop
 800fdd6:	370c      	adds	r7, #12
 800fdd8:	46bd      	mov	sp, r7
 800fdda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdde:	4770      	bx	lr

0800fde0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800fde0:	b480      	push	{r7}
 800fde2:	b083      	sub	sp, #12
 800fde4:	af00      	add	r7, sp, #0
 800fde6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800fde8:	bf00      	nop
 800fdea:	370c      	adds	r7, #12
 800fdec:	46bd      	mov	sp, r7
 800fdee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdf2:	4770      	bx	lr

0800fdf4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800fdf4:	b580      	push	{r7, lr}
 800fdf6:	b09c      	sub	sp, #112	@ 0x70
 800fdf8:	af00      	add	r7, sp, #0
 800fdfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe00:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d172      	bne.n	800fef6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800fe10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe12:	2200      	movs	r2, #0
 800fe14:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fe16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	330c      	adds	r3, #12
 800fe1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fe20:	e853 3f00 	ldrex	r3, [r3]
 800fe24:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fe26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fe28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fe2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fe2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe30:	681b      	ldr	r3, [r3, #0]
 800fe32:	330c      	adds	r3, #12
 800fe34:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800fe36:	65ba      	str	r2, [r7, #88]	@ 0x58
 800fe38:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe3a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fe3c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fe3e:	e841 2300 	strex	r3, r2, [r1]
 800fe42:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fe44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d1e5      	bne.n	800fe16 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fe4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	3314      	adds	r3, #20
 800fe50:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe54:	e853 3f00 	ldrex	r3, [r3]
 800fe58:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fe5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe5c:	f023 0301 	bic.w	r3, r3, #1
 800fe60:	667b      	str	r3, [r7, #100]	@ 0x64
 800fe62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	3314      	adds	r3, #20
 800fe68:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800fe6a:	647a      	str	r2, [r7, #68]	@ 0x44
 800fe6c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fe70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fe72:	e841 2300 	strex	r3, r2, [r1]
 800fe76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fe78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	d1e5      	bne.n	800fe4a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fe7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	3314      	adds	r3, #20
 800fe84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe88:	e853 3f00 	ldrex	r3, [r3]
 800fe8c:	623b      	str	r3, [r7, #32]
   return(result);
 800fe8e:	6a3b      	ldr	r3, [r7, #32]
 800fe90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fe94:	663b      	str	r3, [r7, #96]	@ 0x60
 800fe96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	3314      	adds	r3, #20
 800fe9c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800fe9e:	633a      	str	r2, [r7, #48]	@ 0x30
 800fea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fea2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fea4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fea6:	e841 2300 	strex	r3, r2, [r1]
 800feaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800feac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d1e5      	bne.n	800fe7e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800feb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800feb4:	2220      	movs	r2, #32
 800feb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800feba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800febc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800febe:	2b01      	cmp	r3, #1
 800fec0:	d119      	bne.n	800fef6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fec2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	330c      	adds	r3, #12
 800fec8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800feca:	693b      	ldr	r3, [r7, #16]
 800fecc:	e853 3f00 	ldrex	r3, [r3]
 800fed0:	60fb      	str	r3, [r7, #12]
   return(result);
 800fed2:	68fb      	ldr	r3, [r7, #12]
 800fed4:	f023 0310 	bic.w	r3, r3, #16
 800fed8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800feda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	330c      	adds	r3, #12
 800fee0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800fee2:	61fa      	str	r2, [r7, #28]
 800fee4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fee6:	69b9      	ldr	r1, [r7, #24]
 800fee8:	69fa      	ldr	r2, [r7, #28]
 800feea:	e841 2300 	strex	r3, r2, [r1]
 800feee:	617b      	str	r3, [r7, #20]
   return(result);
 800fef0:	697b      	ldr	r3, [r7, #20]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d1e5      	bne.n	800fec2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fef6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fef8:	2200      	movs	r2, #0
 800fefa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fefc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fefe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ff00:	2b01      	cmp	r3, #1
 800ff02:	d106      	bne.n	800ff12 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ff04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ff06:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ff08:	4619      	mov	r1, r3
 800ff0a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ff0c:	f7f7 fb5c 	bl	80075c8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ff10:	e002      	b.n	800ff18 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800ff12:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ff14:	f7ff ff5a 	bl	800fdcc <HAL_UART_RxCpltCallback>
}
 800ff18:	bf00      	nop
 800ff1a:	3770      	adds	r7, #112	@ 0x70
 800ff1c:	46bd      	mov	sp, r7
 800ff1e:	bd80      	pop	{r7, pc}

0800ff20 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ff20:	b580      	push	{r7, lr}
 800ff22:	b084      	sub	sp, #16
 800ff24:	af00      	add	r7, sp, #0
 800ff26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff2c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	2201      	movs	r2, #1
 800ff32:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ff38:	2b01      	cmp	r3, #1
 800ff3a:	d108      	bne.n	800ff4e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ff40:	085b      	lsrs	r3, r3, #1
 800ff42:	b29b      	uxth	r3, r3
 800ff44:	4619      	mov	r1, r3
 800ff46:	68f8      	ldr	r0, [r7, #12]
 800ff48:	f7f7 fb3e 	bl	80075c8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ff4c:	e002      	b.n	800ff54 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800ff4e:	68f8      	ldr	r0, [r7, #12]
 800ff50:	f7ff ff46 	bl	800fde0 <HAL_UART_RxHalfCpltCallback>
}
 800ff54:	bf00      	nop
 800ff56:	3710      	adds	r7, #16
 800ff58:	46bd      	mov	sp, r7
 800ff5a:	bd80      	pop	{r7, pc}

0800ff5c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ff5c:	b580      	push	{r7, lr}
 800ff5e:	b084      	sub	sp, #16
 800ff60:	af00      	add	r7, sp, #0
 800ff62:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800ff64:	2300      	movs	r3, #0
 800ff66:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff6c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800ff6e:	68bb      	ldr	r3, [r7, #8]
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	695b      	ldr	r3, [r3, #20]
 800ff74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ff78:	2b80      	cmp	r3, #128	@ 0x80
 800ff7a:	bf0c      	ite	eq
 800ff7c:	2301      	moveq	r3, #1
 800ff7e:	2300      	movne	r3, #0
 800ff80:	b2db      	uxtb	r3, r3
 800ff82:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800ff84:	68bb      	ldr	r3, [r7, #8]
 800ff86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ff8a:	b2db      	uxtb	r3, r3
 800ff8c:	2b21      	cmp	r3, #33	@ 0x21
 800ff8e:	d108      	bne.n	800ffa2 <UART_DMAError+0x46>
 800ff90:	68fb      	ldr	r3, [r7, #12]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	d005      	beq.n	800ffa2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800ff96:	68bb      	ldr	r3, [r7, #8]
 800ff98:	2200      	movs	r2, #0
 800ff9a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800ff9c:	68b8      	ldr	r0, [r7, #8]
 800ff9e:	f000 f8c1 	bl	8010124 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ffa2:	68bb      	ldr	r3, [r7, #8]
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	695b      	ldr	r3, [r3, #20]
 800ffa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ffac:	2b40      	cmp	r3, #64	@ 0x40
 800ffae:	bf0c      	ite	eq
 800ffb0:	2301      	moveq	r3, #1
 800ffb2:	2300      	movne	r3, #0
 800ffb4:	b2db      	uxtb	r3, r3
 800ffb6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800ffb8:	68bb      	ldr	r3, [r7, #8]
 800ffba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ffbe:	b2db      	uxtb	r3, r3
 800ffc0:	2b22      	cmp	r3, #34	@ 0x22
 800ffc2:	d108      	bne.n	800ffd6 <UART_DMAError+0x7a>
 800ffc4:	68fb      	ldr	r3, [r7, #12]
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	d005      	beq.n	800ffd6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800ffca:	68bb      	ldr	r3, [r7, #8]
 800ffcc:	2200      	movs	r2, #0
 800ffce:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800ffd0:	68b8      	ldr	r0, [r7, #8]
 800ffd2:	f000 f8cf 	bl	8010174 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ffd6:	68bb      	ldr	r3, [r7, #8]
 800ffd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ffda:	f043 0210 	orr.w	r2, r3, #16
 800ffde:	68bb      	ldr	r3, [r7, #8]
 800ffe0:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ffe2:	68b8      	ldr	r0, [r7, #8]
 800ffe4:	f7f7 fc3a 	bl	800785c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ffe8:	bf00      	nop
 800ffea:	3710      	adds	r7, #16
 800ffec:	46bd      	mov	sp, r7
 800ffee:	bd80      	pop	{r7, pc}

0800fff0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fff0:	b580      	push	{r7, lr}
 800fff2:	b098      	sub	sp, #96	@ 0x60
 800fff4:	af00      	add	r7, sp, #0
 800fff6:	60f8      	str	r0, [r7, #12]
 800fff8:	60b9      	str	r1, [r7, #8]
 800fffa:	4613      	mov	r3, r2
 800fffc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800fffe:	68ba      	ldr	r2, [r7, #8]
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	88fa      	ldrh	r2, [r7, #6]
 8010008:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801000a:	68fb      	ldr	r3, [r7, #12]
 801000c:	2200      	movs	r2, #0
 801000e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	2222      	movs	r2, #34	@ 0x22
 8010014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801001c:	4a3e      	ldr	r2, [pc, #248]	@ (8010118 <UART_Start_Receive_DMA+0x128>)
 801001e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010020:	68fb      	ldr	r3, [r7, #12]
 8010022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010024:	4a3d      	ldr	r2, [pc, #244]	@ (801011c <UART_Start_Receive_DMA+0x12c>)
 8010026:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801002c:	4a3c      	ldr	r2, [pc, #240]	@ (8010120 <UART_Start_Receive_DMA+0x130>)
 801002e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8010030:	68fb      	ldr	r3, [r7, #12]
 8010032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010034:	2200      	movs	r2, #0
 8010036:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8010038:	f107 0308 	add.w	r3, r7, #8
 801003c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 801003e:	68fb      	ldr	r3, [r7, #12]
 8010040:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	3304      	adds	r3, #4
 8010048:	4619      	mov	r1, r3
 801004a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801004c:	681a      	ldr	r2, [r3, #0]
 801004e:	88fb      	ldrh	r3, [r7, #6]
 8010050:	f7f8 ffa8 	bl	8008fa4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8010054:	2300      	movs	r3, #0
 8010056:	613b      	str	r3, [r7, #16]
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	613b      	str	r3, [r7, #16]
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	685b      	ldr	r3, [r3, #4]
 8010066:	613b      	str	r3, [r7, #16]
 8010068:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 801006a:	68fb      	ldr	r3, [r7, #12]
 801006c:	691b      	ldr	r3, [r3, #16]
 801006e:	2b00      	cmp	r3, #0
 8010070:	d019      	beq.n	80100a6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010072:	68fb      	ldr	r3, [r7, #12]
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	330c      	adds	r3, #12
 8010078:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801007a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801007c:	e853 3f00 	ldrex	r3, [r3]
 8010080:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010084:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010088:	65bb      	str	r3, [r7, #88]	@ 0x58
 801008a:	68fb      	ldr	r3, [r7, #12]
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	330c      	adds	r3, #12
 8010090:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010092:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8010094:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010096:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8010098:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801009a:	e841 2300 	strex	r3, r2, [r1]
 801009e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80100a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d1e5      	bne.n	8010072 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80100a6:	68fb      	ldr	r3, [r7, #12]
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	3314      	adds	r3, #20
 80100ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80100b0:	e853 3f00 	ldrex	r3, [r3]
 80100b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80100b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100b8:	f043 0301 	orr.w	r3, r3, #1
 80100bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	3314      	adds	r3, #20
 80100c4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80100c6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80100c8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100ca:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80100cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80100ce:	e841 2300 	strex	r3, r2, [r1]
 80100d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80100d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d1e5      	bne.n	80100a6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80100da:	68fb      	ldr	r3, [r7, #12]
 80100dc:	681b      	ldr	r3, [r3, #0]
 80100de:	3314      	adds	r3, #20
 80100e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100e2:	69bb      	ldr	r3, [r7, #24]
 80100e4:	e853 3f00 	ldrex	r3, [r3]
 80100e8:	617b      	str	r3, [r7, #20]
   return(result);
 80100ea:	697b      	ldr	r3, [r7, #20]
 80100ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80100f0:	653b      	str	r3, [r7, #80]	@ 0x50
 80100f2:	68fb      	ldr	r3, [r7, #12]
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	3314      	adds	r3, #20
 80100f8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80100fa:	627a      	str	r2, [r7, #36]	@ 0x24
 80100fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100fe:	6a39      	ldr	r1, [r7, #32]
 8010100:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010102:	e841 2300 	strex	r3, r2, [r1]
 8010106:	61fb      	str	r3, [r7, #28]
   return(result);
 8010108:	69fb      	ldr	r3, [r7, #28]
 801010a:	2b00      	cmp	r3, #0
 801010c:	d1e5      	bne.n	80100da <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 801010e:	2300      	movs	r3, #0
}
 8010110:	4618      	mov	r0, r3
 8010112:	3760      	adds	r7, #96	@ 0x60
 8010114:	46bd      	mov	sp, r7
 8010116:	bd80      	pop	{r7, pc}
 8010118:	0800fdf5 	.word	0x0800fdf5
 801011c:	0800ff21 	.word	0x0800ff21
 8010120:	0800ff5d 	.word	0x0800ff5d

08010124 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010124:	b480      	push	{r7}
 8010126:	b089      	sub	sp, #36	@ 0x24
 8010128:	af00      	add	r7, sp, #0
 801012a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	681b      	ldr	r3, [r3, #0]
 8010130:	330c      	adds	r3, #12
 8010132:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010134:	68fb      	ldr	r3, [r7, #12]
 8010136:	e853 3f00 	ldrex	r3, [r3]
 801013a:	60bb      	str	r3, [r7, #8]
   return(result);
 801013c:	68bb      	ldr	r3, [r7, #8]
 801013e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8010142:	61fb      	str	r3, [r7, #28]
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	330c      	adds	r3, #12
 801014a:	69fa      	ldr	r2, [r7, #28]
 801014c:	61ba      	str	r2, [r7, #24]
 801014e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010150:	6979      	ldr	r1, [r7, #20]
 8010152:	69ba      	ldr	r2, [r7, #24]
 8010154:	e841 2300 	strex	r3, r2, [r1]
 8010158:	613b      	str	r3, [r7, #16]
   return(result);
 801015a:	693b      	ldr	r3, [r7, #16]
 801015c:	2b00      	cmp	r3, #0
 801015e:	d1e5      	bne.n	801012c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	2220      	movs	r2, #32
 8010164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8010168:	bf00      	nop
 801016a:	3724      	adds	r7, #36	@ 0x24
 801016c:	46bd      	mov	sp, r7
 801016e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010172:	4770      	bx	lr

08010174 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010174:	b480      	push	{r7}
 8010176:	b095      	sub	sp, #84	@ 0x54
 8010178:	af00      	add	r7, sp, #0
 801017a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	681b      	ldr	r3, [r3, #0]
 8010180:	330c      	adds	r3, #12
 8010182:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010184:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010186:	e853 3f00 	ldrex	r3, [r3]
 801018a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801018c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801018e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010192:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	330c      	adds	r3, #12
 801019a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801019c:	643a      	str	r2, [r7, #64]	@ 0x40
 801019e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80101a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80101a4:	e841 2300 	strex	r3, r2, [r1]
 80101a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80101aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d1e5      	bne.n	801017c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	681b      	ldr	r3, [r3, #0]
 80101b4:	3314      	adds	r3, #20
 80101b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101b8:	6a3b      	ldr	r3, [r7, #32]
 80101ba:	e853 3f00 	ldrex	r3, [r3]
 80101be:	61fb      	str	r3, [r7, #28]
   return(result);
 80101c0:	69fb      	ldr	r3, [r7, #28]
 80101c2:	f023 0301 	bic.w	r3, r3, #1
 80101c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	3314      	adds	r3, #20
 80101ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80101d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80101d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80101d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80101d8:	e841 2300 	strex	r3, r2, [r1]
 80101dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80101de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d1e5      	bne.n	80101b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80101e8:	2b01      	cmp	r3, #1
 80101ea:	d119      	bne.n	8010220 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	330c      	adds	r3, #12
 80101f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101f4:	68fb      	ldr	r3, [r7, #12]
 80101f6:	e853 3f00 	ldrex	r3, [r3]
 80101fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80101fc:	68bb      	ldr	r3, [r7, #8]
 80101fe:	f023 0310 	bic.w	r3, r3, #16
 8010202:	647b      	str	r3, [r7, #68]	@ 0x44
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	330c      	adds	r3, #12
 801020a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801020c:	61ba      	str	r2, [r7, #24]
 801020e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010210:	6979      	ldr	r1, [r7, #20]
 8010212:	69ba      	ldr	r2, [r7, #24]
 8010214:	e841 2300 	strex	r3, r2, [r1]
 8010218:	613b      	str	r3, [r7, #16]
   return(result);
 801021a:	693b      	ldr	r3, [r7, #16]
 801021c:	2b00      	cmp	r3, #0
 801021e:	d1e5      	bne.n	80101ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	2220      	movs	r2, #32
 8010224:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	2200      	movs	r2, #0
 801022c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 801022e:	bf00      	nop
 8010230:	3754      	adds	r7, #84	@ 0x54
 8010232:	46bd      	mov	sp, r7
 8010234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010238:	4770      	bx	lr

0801023a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801023a:	b580      	push	{r7, lr}
 801023c:	b084      	sub	sp, #16
 801023e:	af00      	add	r7, sp, #0
 8010240:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010246:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	2200      	movs	r2, #0
 801024c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	2200      	movs	r2, #0
 8010252:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010254:	68f8      	ldr	r0, [r7, #12]
 8010256:	f7f7 fb01 	bl	800785c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801025a:	bf00      	nop
 801025c:	3710      	adds	r7, #16
 801025e:	46bd      	mov	sp, r7
 8010260:	bd80      	pop	{r7, pc}

08010262 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8010262:	b480      	push	{r7}
 8010264:	b085      	sub	sp, #20
 8010266:	af00      	add	r7, sp, #0
 8010268:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010270:	b2db      	uxtb	r3, r3
 8010272:	2b21      	cmp	r3, #33	@ 0x21
 8010274:	d13e      	bne.n	80102f4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	689b      	ldr	r3, [r3, #8]
 801027a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801027e:	d114      	bne.n	80102aa <UART_Transmit_IT+0x48>
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	691b      	ldr	r3, [r3, #16]
 8010284:	2b00      	cmp	r3, #0
 8010286:	d110      	bne.n	80102aa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	6a1b      	ldr	r3, [r3, #32]
 801028c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 801028e:	68fb      	ldr	r3, [r7, #12]
 8010290:	881b      	ldrh	r3, [r3, #0]
 8010292:	461a      	mov	r2, r3
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	681b      	ldr	r3, [r3, #0]
 8010298:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801029c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	6a1b      	ldr	r3, [r3, #32]
 80102a2:	1c9a      	adds	r2, r3, #2
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	621a      	str	r2, [r3, #32]
 80102a8:	e008      	b.n	80102bc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	6a1b      	ldr	r3, [r3, #32]
 80102ae:	1c59      	adds	r1, r3, #1
 80102b0:	687a      	ldr	r2, [r7, #4]
 80102b2:	6211      	str	r1, [r2, #32]
 80102b4:	781a      	ldrb	r2, [r3, #0]
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80102c0:	b29b      	uxth	r3, r3
 80102c2:	3b01      	subs	r3, #1
 80102c4:	b29b      	uxth	r3, r3
 80102c6:	687a      	ldr	r2, [r7, #4]
 80102c8:	4619      	mov	r1, r3
 80102ca:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d10f      	bne.n	80102f0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	681b      	ldr	r3, [r3, #0]
 80102d4:	68da      	ldr	r2, [r3, #12]
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80102de:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	681b      	ldr	r3, [r3, #0]
 80102e4:	68da      	ldr	r2, [r3, #12]
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80102ee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80102f0:	2300      	movs	r3, #0
 80102f2:	e000      	b.n	80102f6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80102f4:	2302      	movs	r3, #2
  }
}
 80102f6:	4618      	mov	r0, r3
 80102f8:	3714      	adds	r7, #20
 80102fa:	46bd      	mov	sp, r7
 80102fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010300:	4770      	bx	lr

08010302 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010302:	b580      	push	{r7, lr}
 8010304:	b082      	sub	sp, #8
 8010306:	af00      	add	r7, sp, #0
 8010308:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	68da      	ldr	r2, [r3, #12]
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8010318:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	2220      	movs	r2, #32
 801031e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010322:	6878      	ldr	r0, [r7, #4]
 8010324:	f7ff fd48 	bl	800fdb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8010328:	2300      	movs	r3, #0
}
 801032a:	4618      	mov	r0, r3
 801032c:	3708      	adds	r7, #8
 801032e:	46bd      	mov	sp, r7
 8010330:	bd80      	pop	{r7, pc}

08010332 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8010332:	b580      	push	{r7, lr}
 8010334:	b08c      	sub	sp, #48	@ 0x30
 8010336:	af00      	add	r7, sp, #0
 8010338:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8010340:	b2db      	uxtb	r3, r3
 8010342:	2b22      	cmp	r3, #34	@ 0x22
 8010344:	f040 80ae 	bne.w	80104a4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	689b      	ldr	r3, [r3, #8]
 801034c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010350:	d117      	bne.n	8010382 <UART_Receive_IT+0x50>
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	691b      	ldr	r3, [r3, #16]
 8010356:	2b00      	cmp	r3, #0
 8010358:	d113      	bne.n	8010382 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 801035a:	2300      	movs	r3, #0
 801035c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010362:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	685b      	ldr	r3, [r3, #4]
 801036a:	b29b      	uxth	r3, r3
 801036c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010370:	b29a      	uxth	r2, r3
 8010372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010374:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801037a:	1c9a      	adds	r2, r3, #2
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	629a      	str	r2, [r3, #40]	@ 0x28
 8010380:	e026      	b.n	80103d0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010386:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8010388:	2300      	movs	r3, #0
 801038a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	689b      	ldr	r3, [r3, #8]
 8010390:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010394:	d007      	beq.n	80103a6 <UART_Receive_IT+0x74>
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	689b      	ldr	r3, [r3, #8]
 801039a:	2b00      	cmp	r3, #0
 801039c:	d10a      	bne.n	80103b4 <UART_Receive_IT+0x82>
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	691b      	ldr	r3, [r3, #16]
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d106      	bne.n	80103b4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	681b      	ldr	r3, [r3, #0]
 80103aa:	685b      	ldr	r3, [r3, #4]
 80103ac:	b2da      	uxtb	r2, r3
 80103ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103b0:	701a      	strb	r2, [r3, #0]
 80103b2:	e008      	b.n	80103c6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	685b      	ldr	r3, [r3, #4]
 80103ba:	b2db      	uxtb	r3, r3
 80103bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80103c0:	b2da      	uxtb	r2, r3
 80103c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103c4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103ca:	1c5a      	adds	r2, r3, #1
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80103d4:	b29b      	uxth	r3, r3
 80103d6:	3b01      	subs	r3, #1
 80103d8:	b29b      	uxth	r3, r3
 80103da:	687a      	ldr	r2, [r7, #4]
 80103dc:	4619      	mov	r1, r3
 80103de:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d15d      	bne.n	80104a0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	68da      	ldr	r2, [r3, #12]
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	681b      	ldr	r3, [r3, #0]
 80103ee:	f022 0220 	bic.w	r2, r2, #32
 80103f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	68da      	ldr	r2, [r3, #12]
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8010402:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	681b      	ldr	r3, [r3, #0]
 8010408:	695a      	ldr	r2, [r3, #20]
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	f022 0201 	bic.w	r2, r2, #1
 8010412:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	2220      	movs	r2, #32
 8010418:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	2200      	movs	r2, #0
 8010420:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010426:	2b01      	cmp	r3, #1
 8010428:	d135      	bne.n	8010496 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	2200      	movs	r2, #0
 801042e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	330c      	adds	r3, #12
 8010436:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010438:	697b      	ldr	r3, [r7, #20]
 801043a:	e853 3f00 	ldrex	r3, [r3]
 801043e:	613b      	str	r3, [r7, #16]
   return(result);
 8010440:	693b      	ldr	r3, [r7, #16]
 8010442:	f023 0310 	bic.w	r3, r3, #16
 8010446:	627b      	str	r3, [r7, #36]	@ 0x24
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	330c      	adds	r3, #12
 801044e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010450:	623a      	str	r2, [r7, #32]
 8010452:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010454:	69f9      	ldr	r1, [r7, #28]
 8010456:	6a3a      	ldr	r2, [r7, #32]
 8010458:	e841 2300 	strex	r3, r2, [r1]
 801045c:	61bb      	str	r3, [r7, #24]
   return(result);
 801045e:	69bb      	ldr	r3, [r7, #24]
 8010460:	2b00      	cmp	r3, #0
 8010462:	d1e5      	bne.n	8010430 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	681b      	ldr	r3, [r3, #0]
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	f003 0310 	and.w	r3, r3, #16
 801046e:	2b10      	cmp	r3, #16
 8010470:	d10a      	bne.n	8010488 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8010472:	2300      	movs	r3, #0
 8010474:	60fb      	str	r3, [r7, #12]
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	681b      	ldr	r3, [r3, #0]
 801047a:	681b      	ldr	r3, [r3, #0]
 801047c:	60fb      	str	r3, [r7, #12]
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	681b      	ldr	r3, [r3, #0]
 8010482:	685b      	ldr	r3, [r3, #4]
 8010484:	60fb      	str	r3, [r7, #12]
 8010486:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801048c:	4619      	mov	r1, r3
 801048e:	6878      	ldr	r0, [r7, #4]
 8010490:	f7f7 f89a 	bl	80075c8 <HAL_UARTEx_RxEventCallback>
 8010494:	e002      	b.n	801049c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8010496:	6878      	ldr	r0, [r7, #4]
 8010498:	f7ff fc98 	bl	800fdcc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 801049c:	2300      	movs	r3, #0
 801049e:	e002      	b.n	80104a6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80104a0:	2300      	movs	r3, #0
 80104a2:	e000      	b.n	80104a6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80104a4:	2302      	movs	r3, #2
  }
}
 80104a6:	4618      	mov	r0, r3
 80104a8:	3730      	adds	r7, #48	@ 0x30
 80104aa:	46bd      	mov	sp, r7
 80104ac:	bd80      	pop	{r7, pc}
	...

080104b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80104b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80104b4:	b0c0      	sub	sp, #256	@ 0x100
 80104b6:	af00      	add	r7, sp, #0
 80104b8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80104bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80104c0:	681b      	ldr	r3, [r3, #0]
 80104c2:	691b      	ldr	r3, [r3, #16]
 80104c4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80104c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80104cc:	68d9      	ldr	r1, [r3, #12]
 80104ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80104d2:	681a      	ldr	r2, [r3, #0]
 80104d4:	ea40 0301 	orr.w	r3, r0, r1
 80104d8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80104da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80104de:	689a      	ldr	r2, [r3, #8]
 80104e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80104e4:	691b      	ldr	r3, [r3, #16]
 80104e6:	431a      	orrs	r2, r3
 80104e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80104ec:	695b      	ldr	r3, [r3, #20]
 80104ee:	431a      	orrs	r2, r3
 80104f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80104f4:	69db      	ldr	r3, [r3, #28]
 80104f6:	4313      	orrs	r3, r2
 80104f8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80104fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	68db      	ldr	r3, [r3, #12]
 8010504:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8010508:	f021 010c 	bic.w	r1, r1, #12
 801050c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010510:	681a      	ldr	r2, [r3, #0]
 8010512:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8010516:	430b      	orrs	r3, r1
 8010518:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801051a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	695b      	ldr	r3, [r3, #20]
 8010522:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8010526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801052a:	6999      	ldr	r1, [r3, #24]
 801052c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010530:	681a      	ldr	r2, [r3, #0]
 8010532:	ea40 0301 	orr.w	r3, r0, r1
 8010536:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8010538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801053c:	681a      	ldr	r2, [r3, #0]
 801053e:	4b8f      	ldr	r3, [pc, #572]	@ (801077c <UART_SetConfig+0x2cc>)
 8010540:	429a      	cmp	r2, r3
 8010542:	d005      	beq.n	8010550 <UART_SetConfig+0xa0>
 8010544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010548:	681a      	ldr	r2, [r3, #0]
 801054a:	4b8d      	ldr	r3, [pc, #564]	@ (8010780 <UART_SetConfig+0x2d0>)
 801054c:	429a      	cmp	r2, r3
 801054e:	d104      	bne.n	801055a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8010550:	f7fd f97a 	bl	800d848 <HAL_RCC_GetPCLK2Freq>
 8010554:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8010558:	e003      	b.n	8010562 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 801055a:	f7fd f961 	bl	800d820 <HAL_RCC_GetPCLK1Freq>
 801055e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010566:	69db      	ldr	r3, [r3, #28]
 8010568:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801056c:	f040 810c 	bne.w	8010788 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8010570:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010574:	2200      	movs	r2, #0
 8010576:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 801057a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 801057e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8010582:	4622      	mov	r2, r4
 8010584:	462b      	mov	r3, r5
 8010586:	1891      	adds	r1, r2, r2
 8010588:	65b9      	str	r1, [r7, #88]	@ 0x58
 801058a:	415b      	adcs	r3, r3
 801058c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801058e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8010592:	4621      	mov	r1, r4
 8010594:	eb12 0801 	adds.w	r8, r2, r1
 8010598:	4629      	mov	r1, r5
 801059a:	eb43 0901 	adc.w	r9, r3, r1
 801059e:	f04f 0200 	mov.w	r2, #0
 80105a2:	f04f 0300 	mov.w	r3, #0
 80105a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80105aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80105ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80105b2:	4690      	mov	r8, r2
 80105b4:	4699      	mov	r9, r3
 80105b6:	4623      	mov	r3, r4
 80105b8:	eb18 0303 	adds.w	r3, r8, r3
 80105bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80105c0:	462b      	mov	r3, r5
 80105c2:	eb49 0303 	adc.w	r3, r9, r3
 80105c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80105ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80105ce:	685b      	ldr	r3, [r3, #4]
 80105d0:	2200      	movs	r2, #0
 80105d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80105d6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80105da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80105de:	460b      	mov	r3, r1
 80105e0:	18db      	adds	r3, r3, r3
 80105e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80105e4:	4613      	mov	r3, r2
 80105e6:	eb42 0303 	adc.w	r3, r2, r3
 80105ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80105ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80105f0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80105f4:	f7f0 fc66 	bl	8000ec4 <__aeabi_uldivmod>
 80105f8:	4602      	mov	r2, r0
 80105fa:	460b      	mov	r3, r1
 80105fc:	4b61      	ldr	r3, [pc, #388]	@ (8010784 <UART_SetConfig+0x2d4>)
 80105fe:	fba3 2302 	umull	r2, r3, r3, r2
 8010602:	095b      	lsrs	r3, r3, #5
 8010604:	011c      	lsls	r4, r3, #4
 8010606:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801060a:	2200      	movs	r2, #0
 801060c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010610:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8010614:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8010618:	4642      	mov	r2, r8
 801061a:	464b      	mov	r3, r9
 801061c:	1891      	adds	r1, r2, r2
 801061e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8010620:	415b      	adcs	r3, r3
 8010622:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010624:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8010628:	4641      	mov	r1, r8
 801062a:	eb12 0a01 	adds.w	sl, r2, r1
 801062e:	4649      	mov	r1, r9
 8010630:	eb43 0b01 	adc.w	fp, r3, r1
 8010634:	f04f 0200 	mov.w	r2, #0
 8010638:	f04f 0300 	mov.w	r3, #0
 801063c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8010640:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8010644:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010648:	4692      	mov	sl, r2
 801064a:	469b      	mov	fp, r3
 801064c:	4643      	mov	r3, r8
 801064e:	eb1a 0303 	adds.w	r3, sl, r3
 8010652:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8010656:	464b      	mov	r3, r9
 8010658:	eb4b 0303 	adc.w	r3, fp, r3
 801065c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8010660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010664:	685b      	ldr	r3, [r3, #4]
 8010666:	2200      	movs	r2, #0
 8010668:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801066c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8010670:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8010674:	460b      	mov	r3, r1
 8010676:	18db      	adds	r3, r3, r3
 8010678:	643b      	str	r3, [r7, #64]	@ 0x40
 801067a:	4613      	mov	r3, r2
 801067c:	eb42 0303 	adc.w	r3, r2, r3
 8010680:	647b      	str	r3, [r7, #68]	@ 0x44
 8010682:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8010686:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 801068a:	f7f0 fc1b 	bl	8000ec4 <__aeabi_uldivmod>
 801068e:	4602      	mov	r2, r0
 8010690:	460b      	mov	r3, r1
 8010692:	4611      	mov	r1, r2
 8010694:	4b3b      	ldr	r3, [pc, #236]	@ (8010784 <UART_SetConfig+0x2d4>)
 8010696:	fba3 2301 	umull	r2, r3, r3, r1
 801069a:	095b      	lsrs	r3, r3, #5
 801069c:	2264      	movs	r2, #100	@ 0x64
 801069e:	fb02 f303 	mul.w	r3, r2, r3
 80106a2:	1acb      	subs	r3, r1, r3
 80106a4:	00db      	lsls	r3, r3, #3
 80106a6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80106aa:	4b36      	ldr	r3, [pc, #216]	@ (8010784 <UART_SetConfig+0x2d4>)
 80106ac:	fba3 2302 	umull	r2, r3, r3, r2
 80106b0:	095b      	lsrs	r3, r3, #5
 80106b2:	005b      	lsls	r3, r3, #1
 80106b4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80106b8:	441c      	add	r4, r3
 80106ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80106be:	2200      	movs	r2, #0
 80106c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80106c4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80106c8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80106cc:	4642      	mov	r2, r8
 80106ce:	464b      	mov	r3, r9
 80106d0:	1891      	adds	r1, r2, r2
 80106d2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80106d4:	415b      	adcs	r3, r3
 80106d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80106d8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80106dc:	4641      	mov	r1, r8
 80106de:	1851      	adds	r1, r2, r1
 80106e0:	6339      	str	r1, [r7, #48]	@ 0x30
 80106e2:	4649      	mov	r1, r9
 80106e4:	414b      	adcs	r3, r1
 80106e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80106e8:	f04f 0200 	mov.w	r2, #0
 80106ec:	f04f 0300 	mov.w	r3, #0
 80106f0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80106f4:	4659      	mov	r1, fp
 80106f6:	00cb      	lsls	r3, r1, #3
 80106f8:	4651      	mov	r1, sl
 80106fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80106fe:	4651      	mov	r1, sl
 8010700:	00ca      	lsls	r2, r1, #3
 8010702:	4610      	mov	r0, r2
 8010704:	4619      	mov	r1, r3
 8010706:	4603      	mov	r3, r0
 8010708:	4642      	mov	r2, r8
 801070a:	189b      	adds	r3, r3, r2
 801070c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010710:	464b      	mov	r3, r9
 8010712:	460a      	mov	r2, r1
 8010714:	eb42 0303 	adc.w	r3, r2, r3
 8010718:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801071c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010720:	685b      	ldr	r3, [r3, #4]
 8010722:	2200      	movs	r2, #0
 8010724:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8010728:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 801072c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8010730:	460b      	mov	r3, r1
 8010732:	18db      	adds	r3, r3, r3
 8010734:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010736:	4613      	mov	r3, r2
 8010738:	eb42 0303 	adc.w	r3, r2, r3
 801073c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801073e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8010742:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8010746:	f7f0 fbbd 	bl	8000ec4 <__aeabi_uldivmod>
 801074a:	4602      	mov	r2, r0
 801074c:	460b      	mov	r3, r1
 801074e:	4b0d      	ldr	r3, [pc, #52]	@ (8010784 <UART_SetConfig+0x2d4>)
 8010750:	fba3 1302 	umull	r1, r3, r3, r2
 8010754:	095b      	lsrs	r3, r3, #5
 8010756:	2164      	movs	r1, #100	@ 0x64
 8010758:	fb01 f303 	mul.w	r3, r1, r3
 801075c:	1ad3      	subs	r3, r2, r3
 801075e:	00db      	lsls	r3, r3, #3
 8010760:	3332      	adds	r3, #50	@ 0x32
 8010762:	4a08      	ldr	r2, [pc, #32]	@ (8010784 <UART_SetConfig+0x2d4>)
 8010764:	fba2 2303 	umull	r2, r3, r2, r3
 8010768:	095b      	lsrs	r3, r3, #5
 801076a:	f003 0207 	and.w	r2, r3, #7
 801076e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	4422      	add	r2, r4
 8010776:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8010778:	e106      	b.n	8010988 <UART_SetConfig+0x4d8>
 801077a:	bf00      	nop
 801077c:	40011000 	.word	0x40011000
 8010780:	40011400 	.word	0x40011400
 8010784:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8010788:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801078c:	2200      	movs	r2, #0
 801078e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8010792:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8010796:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 801079a:	4642      	mov	r2, r8
 801079c:	464b      	mov	r3, r9
 801079e:	1891      	adds	r1, r2, r2
 80107a0:	6239      	str	r1, [r7, #32]
 80107a2:	415b      	adcs	r3, r3
 80107a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80107a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80107aa:	4641      	mov	r1, r8
 80107ac:	1854      	adds	r4, r2, r1
 80107ae:	4649      	mov	r1, r9
 80107b0:	eb43 0501 	adc.w	r5, r3, r1
 80107b4:	f04f 0200 	mov.w	r2, #0
 80107b8:	f04f 0300 	mov.w	r3, #0
 80107bc:	00eb      	lsls	r3, r5, #3
 80107be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80107c2:	00e2      	lsls	r2, r4, #3
 80107c4:	4614      	mov	r4, r2
 80107c6:	461d      	mov	r5, r3
 80107c8:	4643      	mov	r3, r8
 80107ca:	18e3      	adds	r3, r4, r3
 80107cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80107d0:	464b      	mov	r3, r9
 80107d2:	eb45 0303 	adc.w	r3, r5, r3
 80107d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80107da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80107de:	685b      	ldr	r3, [r3, #4]
 80107e0:	2200      	movs	r2, #0
 80107e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80107e6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80107ea:	f04f 0200 	mov.w	r2, #0
 80107ee:	f04f 0300 	mov.w	r3, #0
 80107f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80107f6:	4629      	mov	r1, r5
 80107f8:	008b      	lsls	r3, r1, #2
 80107fa:	4621      	mov	r1, r4
 80107fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8010800:	4621      	mov	r1, r4
 8010802:	008a      	lsls	r2, r1, #2
 8010804:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8010808:	f7f0 fb5c 	bl	8000ec4 <__aeabi_uldivmod>
 801080c:	4602      	mov	r2, r0
 801080e:	460b      	mov	r3, r1
 8010810:	4b60      	ldr	r3, [pc, #384]	@ (8010994 <UART_SetConfig+0x4e4>)
 8010812:	fba3 2302 	umull	r2, r3, r3, r2
 8010816:	095b      	lsrs	r3, r3, #5
 8010818:	011c      	lsls	r4, r3, #4
 801081a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801081e:	2200      	movs	r2, #0
 8010820:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010824:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8010828:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 801082c:	4642      	mov	r2, r8
 801082e:	464b      	mov	r3, r9
 8010830:	1891      	adds	r1, r2, r2
 8010832:	61b9      	str	r1, [r7, #24]
 8010834:	415b      	adcs	r3, r3
 8010836:	61fb      	str	r3, [r7, #28]
 8010838:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801083c:	4641      	mov	r1, r8
 801083e:	1851      	adds	r1, r2, r1
 8010840:	6139      	str	r1, [r7, #16]
 8010842:	4649      	mov	r1, r9
 8010844:	414b      	adcs	r3, r1
 8010846:	617b      	str	r3, [r7, #20]
 8010848:	f04f 0200 	mov.w	r2, #0
 801084c:	f04f 0300 	mov.w	r3, #0
 8010850:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8010854:	4659      	mov	r1, fp
 8010856:	00cb      	lsls	r3, r1, #3
 8010858:	4651      	mov	r1, sl
 801085a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801085e:	4651      	mov	r1, sl
 8010860:	00ca      	lsls	r2, r1, #3
 8010862:	4610      	mov	r0, r2
 8010864:	4619      	mov	r1, r3
 8010866:	4603      	mov	r3, r0
 8010868:	4642      	mov	r2, r8
 801086a:	189b      	adds	r3, r3, r2
 801086c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010870:	464b      	mov	r3, r9
 8010872:	460a      	mov	r2, r1
 8010874:	eb42 0303 	adc.w	r3, r2, r3
 8010878:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801087c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010880:	685b      	ldr	r3, [r3, #4]
 8010882:	2200      	movs	r2, #0
 8010884:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010886:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8010888:	f04f 0200 	mov.w	r2, #0
 801088c:	f04f 0300 	mov.w	r3, #0
 8010890:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8010894:	4649      	mov	r1, r9
 8010896:	008b      	lsls	r3, r1, #2
 8010898:	4641      	mov	r1, r8
 801089a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801089e:	4641      	mov	r1, r8
 80108a0:	008a      	lsls	r2, r1, #2
 80108a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80108a6:	f7f0 fb0d 	bl	8000ec4 <__aeabi_uldivmod>
 80108aa:	4602      	mov	r2, r0
 80108ac:	460b      	mov	r3, r1
 80108ae:	4611      	mov	r1, r2
 80108b0:	4b38      	ldr	r3, [pc, #224]	@ (8010994 <UART_SetConfig+0x4e4>)
 80108b2:	fba3 2301 	umull	r2, r3, r3, r1
 80108b6:	095b      	lsrs	r3, r3, #5
 80108b8:	2264      	movs	r2, #100	@ 0x64
 80108ba:	fb02 f303 	mul.w	r3, r2, r3
 80108be:	1acb      	subs	r3, r1, r3
 80108c0:	011b      	lsls	r3, r3, #4
 80108c2:	3332      	adds	r3, #50	@ 0x32
 80108c4:	4a33      	ldr	r2, [pc, #204]	@ (8010994 <UART_SetConfig+0x4e4>)
 80108c6:	fba2 2303 	umull	r2, r3, r2, r3
 80108ca:	095b      	lsrs	r3, r3, #5
 80108cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80108d0:	441c      	add	r4, r3
 80108d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80108d6:	2200      	movs	r2, #0
 80108d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80108da:	677a      	str	r2, [r7, #116]	@ 0x74
 80108dc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80108e0:	4642      	mov	r2, r8
 80108e2:	464b      	mov	r3, r9
 80108e4:	1891      	adds	r1, r2, r2
 80108e6:	60b9      	str	r1, [r7, #8]
 80108e8:	415b      	adcs	r3, r3
 80108ea:	60fb      	str	r3, [r7, #12]
 80108ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80108f0:	4641      	mov	r1, r8
 80108f2:	1851      	adds	r1, r2, r1
 80108f4:	6039      	str	r1, [r7, #0]
 80108f6:	4649      	mov	r1, r9
 80108f8:	414b      	adcs	r3, r1
 80108fa:	607b      	str	r3, [r7, #4]
 80108fc:	f04f 0200 	mov.w	r2, #0
 8010900:	f04f 0300 	mov.w	r3, #0
 8010904:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8010908:	4659      	mov	r1, fp
 801090a:	00cb      	lsls	r3, r1, #3
 801090c:	4651      	mov	r1, sl
 801090e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8010912:	4651      	mov	r1, sl
 8010914:	00ca      	lsls	r2, r1, #3
 8010916:	4610      	mov	r0, r2
 8010918:	4619      	mov	r1, r3
 801091a:	4603      	mov	r3, r0
 801091c:	4642      	mov	r2, r8
 801091e:	189b      	adds	r3, r3, r2
 8010920:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010922:	464b      	mov	r3, r9
 8010924:	460a      	mov	r2, r1
 8010926:	eb42 0303 	adc.w	r3, r2, r3
 801092a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801092c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010930:	685b      	ldr	r3, [r3, #4]
 8010932:	2200      	movs	r2, #0
 8010934:	663b      	str	r3, [r7, #96]	@ 0x60
 8010936:	667a      	str	r2, [r7, #100]	@ 0x64
 8010938:	f04f 0200 	mov.w	r2, #0
 801093c:	f04f 0300 	mov.w	r3, #0
 8010940:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8010944:	4649      	mov	r1, r9
 8010946:	008b      	lsls	r3, r1, #2
 8010948:	4641      	mov	r1, r8
 801094a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801094e:	4641      	mov	r1, r8
 8010950:	008a      	lsls	r2, r1, #2
 8010952:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8010956:	f7f0 fab5 	bl	8000ec4 <__aeabi_uldivmod>
 801095a:	4602      	mov	r2, r0
 801095c:	460b      	mov	r3, r1
 801095e:	4b0d      	ldr	r3, [pc, #52]	@ (8010994 <UART_SetConfig+0x4e4>)
 8010960:	fba3 1302 	umull	r1, r3, r3, r2
 8010964:	095b      	lsrs	r3, r3, #5
 8010966:	2164      	movs	r1, #100	@ 0x64
 8010968:	fb01 f303 	mul.w	r3, r1, r3
 801096c:	1ad3      	subs	r3, r2, r3
 801096e:	011b      	lsls	r3, r3, #4
 8010970:	3332      	adds	r3, #50	@ 0x32
 8010972:	4a08      	ldr	r2, [pc, #32]	@ (8010994 <UART_SetConfig+0x4e4>)
 8010974:	fba2 2303 	umull	r2, r3, r2, r3
 8010978:	095b      	lsrs	r3, r3, #5
 801097a:	f003 020f 	and.w	r2, r3, #15
 801097e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010982:	681b      	ldr	r3, [r3, #0]
 8010984:	4422      	add	r2, r4
 8010986:	609a      	str	r2, [r3, #8]
}
 8010988:	bf00      	nop
 801098a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 801098e:	46bd      	mov	sp, r7
 8010990:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010994:	51eb851f 	.word	0x51eb851f

08010998 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010998:	b084      	sub	sp, #16
 801099a:	b580      	push	{r7, lr}
 801099c:	b084      	sub	sp, #16
 801099e:	af00      	add	r7, sp, #0
 80109a0:	6078      	str	r0, [r7, #4]
 80109a2:	f107 001c 	add.w	r0, r7, #28
 80109a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80109aa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80109ae:	2b01      	cmp	r3, #1
 80109b0:	d123      	bne.n	80109fa <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80109b6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	68db      	ldr	r3, [r3, #12]
 80109c2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80109c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80109ca:	687a      	ldr	r2, [r7, #4]
 80109cc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	68db      	ldr	r3, [r3, #12]
 80109d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80109da:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80109de:	2b01      	cmp	r3, #1
 80109e0:	d105      	bne.n	80109ee <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	68db      	ldr	r3, [r3, #12]
 80109e6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80109ee:	6878      	ldr	r0, [r7, #4]
 80109f0:	f001 fae8 	bl	8011fc4 <USB_CoreReset>
 80109f4:	4603      	mov	r3, r0
 80109f6:	73fb      	strb	r3, [r7, #15]
 80109f8:	e01b      	b.n	8010a32 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	68db      	ldr	r3, [r3, #12]
 80109fe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8010a06:	6878      	ldr	r0, [r7, #4]
 8010a08:	f001 fadc 	bl	8011fc4 <USB_CoreReset>
 8010a0c:	4603      	mov	r3, r0
 8010a0e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8010a10:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d106      	bne.n	8010a26 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a1c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	639a      	str	r2, [r3, #56]	@ 0x38
 8010a24:	e005      	b.n	8010a32 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a2a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8010a32:	7fbb      	ldrb	r3, [r7, #30]
 8010a34:	2b01      	cmp	r3, #1
 8010a36:	d10b      	bne.n	8010a50 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	689b      	ldr	r3, [r3, #8]
 8010a3c:	f043 0206 	orr.w	r2, r3, #6
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	689b      	ldr	r3, [r3, #8]
 8010a48:	f043 0220 	orr.w	r2, r3, #32
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8010a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a52:	4618      	mov	r0, r3
 8010a54:	3710      	adds	r7, #16
 8010a56:	46bd      	mov	sp, r7
 8010a58:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010a5c:	b004      	add	sp, #16
 8010a5e:	4770      	bx	lr

08010a60 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8010a60:	b480      	push	{r7}
 8010a62:	b087      	sub	sp, #28
 8010a64:	af00      	add	r7, sp, #0
 8010a66:	60f8      	str	r0, [r7, #12]
 8010a68:	60b9      	str	r1, [r7, #8]
 8010a6a:	4613      	mov	r3, r2
 8010a6c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8010a6e:	79fb      	ldrb	r3, [r7, #7]
 8010a70:	2b02      	cmp	r3, #2
 8010a72:	d165      	bne.n	8010b40 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8010a74:	68bb      	ldr	r3, [r7, #8]
 8010a76:	4a41      	ldr	r2, [pc, #260]	@ (8010b7c <USB_SetTurnaroundTime+0x11c>)
 8010a78:	4293      	cmp	r3, r2
 8010a7a:	d906      	bls.n	8010a8a <USB_SetTurnaroundTime+0x2a>
 8010a7c:	68bb      	ldr	r3, [r7, #8]
 8010a7e:	4a40      	ldr	r2, [pc, #256]	@ (8010b80 <USB_SetTurnaroundTime+0x120>)
 8010a80:	4293      	cmp	r3, r2
 8010a82:	d202      	bcs.n	8010a8a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8010a84:	230f      	movs	r3, #15
 8010a86:	617b      	str	r3, [r7, #20]
 8010a88:	e062      	b.n	8010b50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8010a8a:	68bb      	ldr	r3, [r7, #8]
 8010a8c:	4a3c      	ldr	r2, [pc, #240]	@ (8010b80 <USB_SetTurnaroundTime+0x120>)
 8010a8e:	4293      	cmp	r3, r2
 8010a90:	d306      	bcc.n	8010aa0 <USB_SetTurnaroundTime+0x40>
 8010a92:	68bb      	ldr	r3, [r7, #8]
 8010a94:	4a3b      	ldr	r2, [pc, #236]	@ (8010b84 <USB_SetTurnaroundTime+0x124>)
 8010a96:	4293      	cmp	r3, r2
 8010a98:	d202      	bcs.n	8010aa0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8010a9a:	230e      	movs	r3, #14
 8010a9c:	617b      	str	r3, [r7, #20]
 8010a9e:	e057      	b.n	8010b50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8010aa0:	68bb      	ldr	r3, [r7, #8]
 8010aa2:	4a38      	ldr	r2, [pc, #224]	@ (8010b84 <USB_SetTurnaroundTime+0x124>)
 8010aa4:	4293      	cmp	r3, r2
 8010aa6:	d306      	bcc.n	8010ab6 <USB_SetTurnaroundTime+0x56>
 8010aa8:	68bb      	ldr	r3, [r7, #8]
 8010aaa:	4a37      	ldr	r2, [pc, #220]	@ (8010b88 <USB_SetTurnaroundTime+0x128>)
 8010aac:	4293      	cmp	r3, r2
 8010aae:	d202      	bcs.n	8010ab6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8010ab0:	230d      	movs	r3, #13
 8010ab2:	617b      	str	r3, [r7, #20]
 8010ab4:	e04c      	b.n	8010b50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8010ab6:	68bb      	ldr	r3, [r7, #8]
 8010ab8:	4a33      	ldr	r2, [pc, #204]	@ (8010b88 <USB_SetTurnaroundTime+0x128>)
 8010aba:	4293      	cmp	r3, r2
 8010abc:	d306      	bcc.n	8010acc <USB_SetTurnaroundTime+0x6c>
 8010abe:	68bb      	ldr	r3, [r7, #8]
 8010ac0:	4a32      	ldr	r2, [pc, #200]	@ (8010b8c <USB_SetTurnaroundTime+0x12c>)
 8010ac2:	4293      	cmp	r3, r2
 8010ac4:	d802      	bhi.n	8010acc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8010ac6:	230c      	movs	r3, #12
 8010ac8:	617b      	str	r3, [r7, #20]
 8010aca:	e041      	b.n	8010b50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8010acc:	68bb      	ldr	r3, [r7, #8]
 8010ace:	4a2f      	ldr	r2, [pc, #188]	@ (8010b8c <USB_SetTurnaroundTime+0x12c>)
 8010ad0:	4293      	cmp	r3, r2
 8010ad2:	d906      	bls.n	8010ae2 <USB_SetTurnaroundTime+0x82>
 8010ad4:	68bb      	ldr	r3, [r7, #8]
 8010ad6:	4a2e      	ldr	r2, [pc, #184]	@ (8010b90 <USB_SetTurnaroundTime+0x130>)
 8010ad8:	4293      	cmp	r3, r2
 8010ada:	d802      	bhi.n	8010ae2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8010adc:	230b      	movs	r3, #11
 8010ade:	617b      	str	r3, [r7, #20]
 8010ae0:	e036      	b.n	8010b50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8010ae2:	68bb      	ldr	r3, [r7, #8]
 8010ae4:	4a2a      	ldr	r2, [pc, #168]	@ (8010b90 <USB_SetTurnaroundTime+0x130>)
 8010ae6:	4293      	cmp	r3, r2
 8010ae8:	d906      	bls.n	8010af8 <USB_SetTurnaroundTime+0x98>
 8010aea:	68bb      	ldr	r3, [r7, #8]
 8010aec:	4a29      	ldr	r2, [pc, #164]	@ (8010b94 <USB_SetTurnaroundTime+0x134>)
 8010aee:	4293      	cmp	r3, r2
 8010af0:	d802      	bhi.n	8010af8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8010af2:	230a      	movs	r3, #10
 8010af4:	617b      	str	r3, [r7, #20]
 8010af6:	e02b      	b.n	8010b50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8010af8:	68bb      	ldr	r3, [r7, #8]
 8010afa:	4a26      	ldr	r2, [pc, #152]	@ (8010b94 <USB_SetTurnaroundTime+0x134>)
 8010afc:	4293      	cmp	r3, r2
 8010afe:	d906      	bls.n	8010b0e <USB_SetTurnaroundTime+0xae>
 8010b00:	68bb      	ldr	r3, [r7, #8]
 8010b02:	4a25      	ldr	r2, [pc, #148]	@ (8010b98 <USB_SetTurnaroundTime+0x138>)
 8010b04:	4293      	cmp	r3, r2
 8010b06:	d202      	bcs.n	8010b0e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8010b08:	2309      	movs	r3, #9
 8010b0a:	617b      	str	r3, [r7, #20]
 8010b0c:	e020      	b.n	8010b50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8010b0e:	68bb      	ldr	r3, [r7, #8]
 8010b10:	4a21      	ldr	r2, [pc, #132]	@ (8010b98 <USB_SetTurnaroundTime+0x138>)
 8010b12:	4293      	cmp	r3, r2
 8010b14:	d306      	bcc.n	8010b24 <USB_SetTurnaroundTime+0xc4>
 8010b16:	68bb      	ldr	r3, [r7, #8]
 8010b18:	4a20      	ldr	r2, [pc, #128]	@ (8010b9c <USB_SetTurnaroundTime+0x13c>)
 8010b1a:	4293      	cmp	r3, r2
 8010b1c:	d802      	bhi.n	8010b24 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8010b1e:	2308      	movs	r3, #8
 8010b20:	617b      	str	r3, [r7, #20]
 8010b22:	e015      	b.n	8010b50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8010b24:	68bb      	ldr	r3, [r7, #8]
 8010b26:	4a1d      	ldr	r2, [pc, #116]	@ (8010b9c <USB_SetTurnaroundTime+0x13c>)
 8010b28:	4293      	cmp	r3, r2
 8010b2a:	d906      	bls.n	8010b3a <USB_SetTurnaroundTime+0xda>
 8010b2c:	68bb      	ldr	r3, [r7, #8]
 8010b2e:	4a1c      	ldr	r2, [pc, #112]	@ (8010ba0 <USB_SetTurnaroundTime+0x140>)
 8010b30:	4293      	cmp	r3, r2
 8010b32:	d202      	bcs.n	8010b3a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8010b34:	2307      	movs	r3, #7
 8010b36:	617b      	str	r3, [r7, #20]
 8010b38:	e00a      	b.n	8010b50 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8010b3a:	2306      	movs	r3, #6
 8010b3c:	617b      	str	r3, [r7, #20]
 8010b3e:	e007      	b.n	8010b50 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8010b40:	79fb      	ldrb	r3, [r7, #7]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d102      	bne.n	8010b4c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8010b46:	2309      	movs	r3, #9
 8010b48:	617b      	str	r3, [r7, #20]
 8010b4a:	e001      	b.n	8010b50 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8010b4c:	2309      	movs	r3, #9
 8010b4e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	68db      	ldr	r3, [r3, #12]
 8010b54:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8010b58:	68fb      	ldr	r3, [r7, #12]
 8010b5a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	68da      	ldr	r2, [r3, #12]
 8010b60:	697b      	ldr	r3, [r7, #20]
 8010b62:	029b      	lsls	r3, r3, #10
 8010b64:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8010b68:	431a      	orrs	r2, r3
 8010b6a:	68fb      	ldr	r3, [r7, #12]
 8010b6c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8010b6e:	2300      	movs	r3, #0
}
 8010b70:	4618      	mov	r0, r3
 8010b72:	371c      	adds	r7, #28
 8010b74:	46bd      	mov	sp, r7
 8010b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b7a:	4770      	bx	lr
 8010b7c:	00d8acbf 	.word	0x00d8acbf
 8010b80:	00e4e1c0 	.word	0x00e4e1c0
 8010b84:	00f42400 	.word	0x00f42400
 8010b88:	01067380 	.word	0x01067380
 8010b8c:	011a499f 	.word	0x011a499f
 8010b90:	01312cff 	.word	0x01312cff
 8010b94:	014ca43f 	.word	0x014ca43f
 8010b98:	016e3600 	.word	0x016e3600
 8010b9c:	01a6ab1f 	.word	0x01a6ab1f
 8010ba0:	01e84800 	.word	0x01e84800

08010ba4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8010ba4:	b480      	push	{r7}
 8010ba6:	b083      	sub	sp, #12
 8010ba8:	af00      	add	r7, sp, #0
 8010baa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	689b      	ldr	r3, [r3, #8]
 8010bb0:	f043 0201 	orr.w	r2, r3, #1
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8010bb8:	2300      	movs	r3, #0
}
 8010bba:	4618      	mov	r0, r3
 8010bbc:	370c      	adds	r7, #12
 8010bbe:	46bd      	mov	sp, r7
 8010bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bc4:	4770      	bx	lr

08010bc6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8010bc6:	b480      	push	{r7}
 8010bc8:	b083      	sub	sp, #12
 8010bca:	af00      	add	r7, sp, #0
 8010bcc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	689b      	ldr	r3, [r3, #8]
 8010bd2:	f023 0201 	bic.w	r2, r3, #1
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8010bda:	2300      	movs	r3, #0
}
 8010bdc:	4618      	mov	r0, r3
 8010bde:	370c      	adds	r7, #12
 8010be0:	46bd      	mov	sp, r7
 8010be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010be6:	4770      	bx	lr

08010be8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8010be8:	b580      	push	{r7, lr}
 8010bea:	b084      	sub	sp, #16
 8010bec:	af00      	add	r7, sp, #0
 8010bee:	6078      	str	r0, [r7, #4]
 8010bf0:	460b      	mov	r3, r1
 8010bf2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8010bf4:	2300      	movs	r3, #0
 8010bf6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	68db      	ldr	r3, [r3, #12]
 8010bfc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8010c04:	78fb      	ldrb	r3, [r7, #3]
 8010c06:	2b01      	cmp	r3, #1
 8010c08:	d115      	bne.n	8010c36 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	68db      	ldr	r3, [r3, #12]
 8010c0e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8010c16:	200a      	movs	r0, #10
 8010c18:	f7f7 fb58 	bl	80082cc <HAL_Delay>
      ms += 10U;
 8010c1c:	68fb      	ldr	r3, [r7, #12]
 8010c1e:	330a      	adds	r3, #10
 8010c20:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8010c22:	6878      	ldr	r0, [r7, #4]
 8010c24:	f001 f93f 	bl	8011ea6 <USB_GetMode>
 8010c28:	4603      	mov	r3, r0
 8010c2a:	2b01      	cmp	r3, #1
 8010c2c:	d01e      	beq.n	8010c6c <USB_SetCurrentMode+0x84>
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	2bc7      	cmp	r3, #199	@ 0xc7
 8010c32:	d9f0      	bls.n	8010c16 <USB_SetCurrentMode+0x2e>
 8010c34:	e01a      	b.n	8010c6c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8010c36:	78fb      	ldrb	r3, [r7, #3]
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d115      	bne.n	8010c68 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	68db      	ldr	r3, [r3, #12]
 8010c40:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8010c44:	687b      	ldr	r3, [r7, #4]
 8010c46:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8010c48:	200a      	movs	r0, #10
 8010c4a:	f7f7 fb3f 	bl	80082cc <HAL_Delay>
      ms += 10U;
 8010c4e:	68fb      	ldr	r3, [r7, #12]
 8010c50:	330a      	adds	r3, #10
 8010c52:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8010c54:	6878      	ldr	r0, [r7, #4]
 8010c56:	f001 f926 	bl	8011ea6 <USB_GetMode>
 8010c5a:	4603      	mov	r3, r0
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d005      	beq.n	8010c6c <USB_SetCurrentMode+0x84>
 8010c60:	68fb      	ldr	r3, [r7, #12]
 8010c62:	2bc7      	cmp	r3, #199	@ 0xc7
 8010c64:	d9f0      	bls.n	8010c48 <USB_SetCurrentMode+0x60>
 8010c66:	e001      	b.n	8010c6c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8010c68:	2301      	movs	r3, #1
 8010c6a:	e005      	b.n	8010c78 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8010c6c:	68fb      	ldr	r3, [r7, #12]
 8010c6e:	2bc8      	cmp	r3, #200	@ 0xc8
 8010c70:	d101      	bne.n	8010c76 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8010c72:	2301      	movs	r3, #1
 8010c74:	e000      	b.n	8010c78 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8010c76:	2300      	movs	r3, #0
}
 8010c78:	4618      	mov	r0, r3
 8010c7a:	3710      	adds	r7, #16
 8010c7c:	46bd      	mov	sp, r7
 8010c7e:	bd80      	pop	{r7, pc}

08010c80 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010c80:	b084      	sub	sp, #16
 8010c82:	b580      	push	{r7, lr}
 8010c84:	b086      	sub	sp, #24
 8010c86:	af00      	add	r7, sp, #0
 8010c88:	6078      	str	r0, [r7, #4]
 8010c8a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8010c8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8010c92:	2300      	movs	r3, #0
 8010c94:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8010c9a:	2300      	movs	r3, #0
 8010c9c:	613b      	str	r3, [r7, #16]
 8010c9e:	e009      	b.n	8010cb4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8010ca0:	687a      	ldr	r2, [r7, #4]
 8010ca2:	693b      	ldr	r3, [r7, #16]
 8010ca4:	3340      	adds	r3, #64	@ 0x40
 8010ca6:	009b      	lsls	r3, r3, #2
 8010ca8:	4413      	add	r3, r2
 8010caa:	2200      	movs	r2, #0
 8010cac:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8010cae:	693b      	ldr	r3, [r7, #16]
 8010cb0:	3301      	adds	r3, #1
 8010cb2:	613b      	str	r3, [r7, #16]
 8010cb4:	693b      	ldr	r3, [r7, #16]
 8010cb6:	2b0e      	cmp	r3, #14
 8010cb8:	d9f2      	bls.n	8010ca0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8010cba:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d11c      	bne.n	8010cfc <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010cc8:	685b      	ldr	r3, [r3, #4]
 8010cca:	68fa      	ldr	r2, [r7, #12]
 8010ccc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010cd0:	f043 0302 	orr.w	r3, r3, #2
 8010cd4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010cda:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010ce6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010cf2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	639a      	str	r2, [r3, #56]	@ 0x38
 8010cfa:	e00b      	b.n	8010d14 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d00:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d0c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010d1a:	461a      	mov	r2, r3
 8010d1c:	2300      	movs	r3, #0
 8010d1e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010d20:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8010d24:	2b01      	cmp	r3, #1
 8010d26:	d10d      	bne.n	8010d44 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8010d28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d104      	bne.n	8010d3a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8010d30:	2100      	movs	r1, #0
 8010d32:	6878      	ldr	r0, [r7, #4]
 8010d34:	f000 f968 	bl	8011008 <USB_SetDevSpeed>
 8010d38:	e008      	b.n	8010d4c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8010d3a:	2101      	movs	r1, #1
 8010d3c:	6878      	ldr	r0, [r7, #4]
 8010d3e:	f000 f963 	bl	8011008 <USB_SetDevSpeed>
 8010d42:	e003      	b.n	8010d4c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8010d44:	2103      	movs	r1, #3
 8010d46:	6878      	ldr	r0, [r7, #4]
 8010d48:	f000 f95e 	bl	8011008 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8010d4c:	2110      	movs	r1, #16
 8010d4e:	6878      	ldr	r0, [r7, #4]
 8010d50:	f000 f8fa 	bl	8010f48 <USB_FlushTxFifo>
 8010d54:	4603      	mov	r3, r0
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d001      	beq.n	8010d5e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8010d5a:	2301      	movs	r3, #1
 8010d5c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8010d5e:	6878      	ldr	r0, [r7, #4]
 8010d60:	f000 f924 	bl	8010fac <USB_FlushRxFifo>
 8010d64:	4603      	mov	r3, r0
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d001      	beq.n	8010d6e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8010d6a:	2301      	movs	r3, #1
 8010d6c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010d74:	461a      	mov	r2, r3
 8010d76:	2300      	movs	r3, #0
 8010d78:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010d80:	461a      	mov	r2, r3
 8010d82:	2300      	movs	r3, #0
 8010d84:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010d8c:	461a      	mov	r2, r3
 8010d8e:	2300      	movs	r3, #0
 8010d90:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010d92:	2300      	movs	r3, #0
 8010d94:	613b      	str	r3, [r7, #16]
 8010d96:	e043      	b.n	8010e20 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8010d98:	693b      	ldr	r3, [r7, #16]
 8010d9a:	015a      	lsls	r2, r3, #5
 8010d9c:	68fb      	ldr	r3, [r7, #12]
 8010d9e:	4413      	add	r3, r2
 8010da0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010daa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010dae:	d118      	bne.n	8010de2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8010db0:	693b      	ldr	r3, [r7, #16]
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d10a      	bne.n	8010dcc <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8010db6:	693b      	ldr	r3, [r7, #16]
 8010db8:	015a      	lsls	r2, r3, #5
 8010dba:	68fb      	ldr	r3, [r7, #12]
 8010dbc:	4413      	add	r3, r2
 8010dbe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010dc2:	461a      	mov	r2, r3
 8010dc4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8010dc8:	6013      	str	r3, [r2, #0]
 8010dca:	e013      	b.n	8010df4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8010dcc:	693b      	ldr	r3, [r7, #16]
 8010dce:	015a      	lsls	r2, r3, #5
 8010dd0:	68fb      	ldr	r3, [r7, #12]
 8010dd2:	4413      	add	r3, r2
 8010dd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010dd8:	461a      	mov	r2, r3
 8010dda:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8010dde:	6013      	str	r3, [r2, #0]
 8010de0:	e008      	b.n	8010df4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8010de2:	693b      	ldr	r3, [r7, #16]
 8010de4:	015a      	lsls	r2, r3, #5
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	4413      	add	r3, r2
 8010dea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010dee:	461a      	mov	r2, r3
 8010df0:	2300      	movs	r3, #0
 8010df2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8010df4:	693b      	ldr	r3, [r7, #16]
 8010df6:	015a      	lsls	r2, r3, #5
 8010df8:	68fb      	ldr	r3, [r7, #12]
 8010dfa:	4413      	add	r3, r2
 8010dfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010e00:	461a      	mov	r2, r3
 8010e02:	2300      	movs	r3, #0
 8010e04:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8010e06:	693b      	ldr	r3, [r7, #16]
 8010e08:	015a      	lsls	r2, r3, #5
 8010e0a:	68fb      	ldr	r3, [r7, #12]
 8010e0c:	4413      	add	r3, r2
 8010e0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010e12:	461a      	mov	r2, r3
 8010e14:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8010e18:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010e1a:	693b      	ldr	r3, [r7, #16]
 8010e1c:	3301      	adds	r3, #1
 8010e1e:	613b      	str	r3, [r7, #16]
 8010e20:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8010e24:	461a      	mov	r2, r3
 8010e26:	693b      	ldr	r3, [r7, #16]
 8010e28:	4293      	cmp	r3, r2
 8010e2a:	d3b5      	bcc.n	8010d98 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010e2c:	2300      	movs	r3, #0
 8010e2e:	613b      	str	r3, [r7, #16]
 8010e30:	e043      	b.n	8010eba <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010e32:	693b      	ldr	r3, [r7, #16]
 8010e34:	015a      	lsls	r2, r3, #5
 8010e36:	68fb      	ldr	r3, [r7, #12]
 8010e38:	4413      	add	r3, r2
 8010e3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010e44:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010e48:	d118      	bne.n	8010e7c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8010e4a:	693b      	ldr	r3, [r7, #16]
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d10a      	bne.n	8010e66 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8010e50:	693b      	ldr	r3, [r7, #16]
 8010e52:	015a      	lsls	r2, r3, #5
 8010e54:	68fb      	ldr	r3, [r7, #12]
 8010e56:	4413      	add	r3, r2
 8010e58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010e5c:	461a      	mov	r2, r3
 8010e5e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8010e62:	6013      	str	r3, [r2, #0]
 8010e64:	e013      	b.n	8010e8e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8010e66:	693b      	ldr	r3, [r7, #16]
 8010e68:	015a      	lsls	r2, r3, #5
 8010e6a:	68fb      	ldr	r3, [r7, #12]
 8010e6c:	4413      	add	r3, r2
 8010e6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010e72:	461a      	mov	r2, r3
 8010e74:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8010e78:	6013      	str	r3, [r2, #0]
 8010e7a:	e008      	b.n	8010e8e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8010e7c:	693b      	ldr	r3, [r7, #16]
 8010e7e:	015a      	lsls	r2, r3, #5
 8010e80:	68fb      	ldr	r3, [r7, #12]
 8010e82:	4413      	add	r3, r2
 8010e84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010e88:	461a      	mov	r2, r3
 8010e8a:	2300      	movs	r3, #0
 8010e8c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8010e8e:	693b      	ldr	r3, [r7, #16]
 8010e90:	015a      	lsls	r2, r3, #5
 8010e92:	68fb      	ldr	r3, [r7, #12]
 8010e94:	4413      	add	r3, r2
 8010e96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010e9a:	461a      	mov	r2, r3
 8010e9c:	2300      	movs	r3, #0
 8010e9e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8010ea0:	693b      	ldr	r3, [r7, #16]
 8010ea2:	015a      	lsls	r2, r3, #5
 8010ea4:	68fb      	ldr	r3, [r7, #12]
 8010ea6:	4413      	add	r3, r2
 8010ea8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010eac:	461a      	mov	r2, r3
 8010eae:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8010eb2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010eb4:	693b      	ldr	r3, [r7, #16]
 8010eb6:	3301      	adds	r3, #1
 8010eb8:	613b      	str	r3, [r7, #16]
 8010eba:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8010ebe:	461a      	mov	r2, r3
 8010ec0:	693b      	ldr	r3, [r7, #16]
 8010ec2:	4293      	cmp	r3, r2
 8010ec4:	d3b5      	bcc.n	8010e32 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8010ec6:	68fb      	ldr	r3, [r7, #12]
 8010ec8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010ecc:	691b      	ldr	r3, [r3, #16]
 8010ece:	68fa      	ldr	r2, [r7, #12]
 8010ed0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010ed4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010ed8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	2200      	movs	r2, #0
 8010ede:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8010ee6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8010ee8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d105      	bne.n	8010efc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	699b      	ldr	r3, [r3, #24]
 8010ef4:	f043 0210 	orr.w	r2, r3, #16
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	699a      	ldr	r2, [r3, #24]
 8010f00:	4b10      	ldr	r3, [pc, #64]	@ (8010f44 <USB_DevInit+0x2c4>)
 8010f02:	4313      	orrs	r3, r2
 8010f04:	687a      	ldr	r2, [r7, #4]
 8010f06:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8010f08:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d005      	beq.n	8010f1c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	699b      	ldr	r3, [r3, #24]
 8010f14:	f043 0208 	orr.w	r2, r3, #8
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8010f1c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010f20:	2b01      	cmp	r3, #1
 8010f22:	d107      	bne.n	8010f34 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	699b      	ldr	r3, [r3, #24]
 8010f28:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010f2c:	f043 0304 	orr.w	r3, r3, #4
 8010f30:	687a      	ldr	r2, [r7, #4]
 8010f32:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8010f34:	7dfb      	ldrb	r3, [r7, #23]
}
 8010f36:	4618      	mov	r0, r3
 8010f38:	3718      	adds	r7, #24
 8010f3a:	46bd      	mov	sp, r7
 8010f3c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010f40:	b004      	add	sp, #16
 8010f42:	4770      	bx	lr
 8010f44:	803c3800 	.word	0x803c3800

08010f48 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8010f48:	b480      	push	{r7}
 8010f4a:	b085      	sub	sp, #20
 8010f4c:	af00      	add	r7, sp, #0
 8010f4e:	6078      	str	r0, [r7, #4]
 8010f50:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8010f52:	2300      	movs	r3, #0
 8010f54:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010f56:	68fb      	ldr	r3, [r7, #12]
 8010f58:	3301      	adds	r3, #1
 8010f5a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010f5c:	68fb      	ldr	r3, [r7, #12]
 8010f5e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010f62:	d901      	bls.n	8010f68 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8010f64:	2303      	movs	r3, #3
 8010f66:	e01b      	b.n	8010fa0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	691b      	ldr	r3, [r3, #16]
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	daf2      	bge.n	8010f56 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8010f70:	2300      	movs	r3, #0
 8010f72:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8010f74:	683b      	ldr	r3, [r7, #0]
 8010f76:	019b      	lsls	r3, r3, #6
 8010f78:	f043 0220 	orr.w	r2, r3, #32
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010f80:	68fb      	ldr	r3, [r7, #12]
 8010f82:	3301      	adds	r3, #1
 8010f84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010f86:	68fb      	ldr	r3, [r7, #12]
 8010f88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010f8c:	d901      	bls.n	8010f92 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8010f8e:	2303      	movs	r3, #3
 8010f90:	e006      	b.n	8010fa0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	691b      	ldr	r3, [r3, #16]
 8010f96:	f003 0320 	and.w	r3, r3, #32
 8010f9a:	2b20      	cmp	r3, #32
 8010f9c:	d0f0      	beq.n	8010f80 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8010f9e:	2300      	movs	r3, #0
}
 8010fa0:	4618      	mov	r0, r3
 8010fa2:	3714      	adds	r7, #20
 8010fa4:	46bd      	mov	sp, r7
 8010fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010faa:	4770      	bx	lr

08010fac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8010fac:	b480      	push	{r7}
 8010fae:	b085      	sub	sp, #20
 8010fb0:	af00      	add	r7, sp, #0
 8010fb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010fb4:	2300      	movs	r3, #0
 8010fb6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010fb8:	68fb      	ldr	r3, [r7, #12]
 8010fba:	3301      	adds	r3, #1
 8010fbc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010fbe:	68fb      	ldr	r3, [r7, #12]
 8010fc0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010fc4:	d901      	bls.n	8010fca <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8010fc6:	2303      	movs	r3, #3
 8010fc8:	e018      	b.n	8010ffc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	691b      	ldr	r3, [r3, #16]
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	daf2      	bge.n	8010fb8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8010fd2:	2300      	movs	r3, #0
 8010fd4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	2210      	movs	r2, #16
 8010fda:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010fdc:	68fb      	ldr	r3, [r7, #12]
 8010fde:	3301      	adds	r3, #1
 8010fe0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010fe8:	d901      	bls.n	8010fee <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8010fea:	2303      	movs	r3, #3
 8010fec:	e006      	b.n	8010ffc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	691b      	ldr	r3, [r3, #16]
 8010ff2:	f003 0310 	and.w	r3, r3, #16
 8010ff6:	2b10      	cmp	r3, #16
 8010ff8:	d0f0      	beq.n	8010fdc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8010ffa:	2300      	movs	r3, #0
}
 8010ffc:	4618      	mov	r0, r3
 8010ffe:	3714      	adds	r7, #20
 8011000:	46bd      	mov	sp, r7
 8011002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011006:	4770      	bx	lr

08011008 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8011008:	b480      	push	{r7}
 801100a:	b085      	sub	sp, #20
 801100c:	af00      	add	r7, sp, #0
 801100e:	6078      	str	r0, [r7, #4]
 8011010:	460b      	mov	r3, r1
 8011012:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801101e:	681a      	ldr	r2, [r3, #0]
 8011020:	78fb      	ldrb	r3, [r7, #3]
 8011022:	68f9      	ldr	r1, [r7, #12]
 8011024:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011028:	4313      	orrs	r3, r2
 801102a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 801102c:	2300      	movs	r3, #0
}
 801102e:	4618      	mov	r0, r3
 8011030:	3714      	adds	r7, #20
 8011032:	46bd      	mov	sp, r7
 8011034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011038:	4770      	bx	lr

0801103a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 801103a:	b480      	push	{r7}
 801103c:	b087      	sub	sp, #28
 801103e:	af00      	add	r7, sp, #0
 8011040:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8011046:	693b      	ldr	r3, [r7, #16]
 8011048:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801104c:	689b      	ldr	r3, [r3, #8]
 801104e:	f003 0306 	and.w	r3, r3, #6
 8011052:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8011054:	68fb      	ldr	r3, [r7, #12]
 8011056:	2b00      	cmp	r3, #0
 8011058:	d102      	bne.n	8011060 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 801105a:	2300      	movs	r3, #0
 801105c:	75fb      	strb	r3, [r7, #23]
 801105e:	e00a      	b.n	8011076 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8011060:	68fb      	ldr	r3, [r7, #12]
 8011062:	2b02      	cmp	r3, #2
 8011064:	d002      	beq.n	801106c <USB_GetDevSpeed+0x32>
 8011066:	68fb      	ldr	r3, [r7, #12]
 8011068:	2b06      	cmp	r3, #6
 801106a:	d102      	bne.n	8011072 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 801106c:	2302      	movs	r3, #2
 801106e:	75fb      	strb	r3, [r7, #23]
 8011070:	e001      	b.n	8011076 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8011072:	230f      	movs	r3, #15
 8011074:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8011076:	7dfb      	ldrb	r3, [r7, #23]
}
 8011078:	4618      	mov	r0, r3
 801107a:	371c      	adds	r7, #28
 801107c:	46bd      	mov	sp, r7
 801107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011082:	4770      	bx	lr

08011084 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8011084:	b480      	push	{r7}
 8011086:	b085      	sub	sp, #20
 8011088:	af00      	add	r7, sp, #0
 801108a:	6078      	str	r0, [r7, #4]
 801108c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8011092:	683b      	ldr	r3, [r7, #0]
 8011094:	781b      	ldrb	r3, [r3, #0]
 8011096:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8011098:	683b      	ldr	r3, [r7, #0]
 801109a:	785b      	ldrb	r3, [r3, #1]
 801109c:	2b01      	cmp	r3, #1
 801109e:	d13a      	bne.n	8011116 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80110a6:	69da      	ldr	r2, [r3, #28]
 80110a8:	683b      	ldr	r3, [r7, #0]
 80110aa:	781b      	ldrb	r3, [r3, #0]
 80110ac:	f003 030f 	and.w	r3, r3, #15
 80110b0:	2101      	movs	r1, #1
 80110b2:	fa01 f303 	lsl.w	r3, r1, r3
 80110b6:	b29b      	uxth	r3, r3
 80110b8:	68f9      	ldr	r1, [r7, #12]
 80110ba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80110be:	4313      	orrs	r3, r2
 80110c0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80110c2:	68bb      	ldr	r3, [r7, #8]
 80110c4:	015a      	lsls	r2, r3, #5
 80110c6:	68fb      	ldr	r3, [r7, #12]
 80110c8:	4413      	add	r3, r2
 80110ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80110ce:	681b      	ldr	r3, [r3, #0]
 80110d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d155      	bne.n	8011184 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80110d8:	68bb      	ldr	r3, [r7, #8]
 80110da:	015a      	lsls	r2, r3, #5
 80110dc:	68fb      	ldr	r3, [r7, #12]
 80110de:	4413      	add	r3, r2
 80110e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80110e4:	681a      	ldr	r2, [r3, #0]
 80110e6:	683b      	ldr	r3, [r7, #0]
 80110e8:	689b      	ldr	r3, [r3, #8]
 80110ea:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80110ee:	683b      	ldr	r3, [r7, #0]
 80110f0:	791b      	ldrb	r3, [r3, #4]
 80110f2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80110f4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80110f6:	68bb      	ldr	r3, [r7, #8]
 80110f8:	059b      	lsls	r3, r3, #22
 80110fa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80110fc:	4313      	orrs	r3, r2
 80110fe:	68ba      	ldr	r2, [r7, #8]
 8011100:	0151      	lsls	r1, r2, #5
 8011102:	68fa      	ldr	r2, [r7, #12]
 8011104:	440a      	add	r2, r1
 8011106:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801110a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801110e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011112:	6013      	str	r3, [r2, #0]
 8011114:	e036      	b.n	8011184 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8011116:	68fb      	ldr	r3, [r7, #12]
 8011118:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801111c:	69da      	ldr	r2, [r3, #28]
 801111e:	683b      	ldr	r3, [r7, #0]
 8011120:	781b      	ldrb	r3, [r3, #0]
 8011122:	f003 030f 	and.w	r3, r3, #15
 8011126:	2101      	movs	r1, #1
 8011128:	fa01 f303 	lsl.w	r3, r1, r3
 801112c:	041b      	lsls	r3, r3, #16
 801112e:	68f9      	ldr	r1, [r7, #12]
 8011130:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011134:	4313      	orrs	r3, r2
 8011136:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8011138:	68bb      	ldr	r3, [r7, #8]
 801113a:	015a      	lsls	r2, r3, #5
 801113c:	68fb      	ldr	r3, [r7, #12]
 801113e:	4413      	add	r3, r2
 8011140:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011144:	681b      	ldr	r3, [r3, #0]
 8011146:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801114a:	2b00      	cmp	r3, #0
 801114c:	d11a      	bne.n	8011184 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801114e:	68bb      	ldr	r3, [r7, #8]
 8011150:	015a      	lsls	r2, r3, #5
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	4413      	add	r3, r2
 8011156:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801115a:	681a      	ldr	r2, [r3, #0]
 801115c:	683b      	ldr	r3, [r7, #0]
 801115e:	689b      	ldr	r3, [r3, #8]
 8011160:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8011164:	683b      	ldr	r3, [r7, #0]
 8011166:	791b      	ldrb	r3, [r3, #4]
 8011168:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801116a:	430b      	orrs	r3, r1
 801116c:	4313      	orrs	r3, r2
 801116e:	68ba      	ldr	r2, [r7, #8]
 8011170:	0151      	lsls	r1, r2, #5
 8011172:	68fa      	ldr	r2, [r7, #12]
 8011174:	440a      	add	r2, r1
 8011176:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801117a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801117e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011182:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8011184:	2300      	movs	r3, #0
}
 8011186:	4618      	mov	r0, r3
 8011188:	3714      	adds	r7, #20
 801118a:	46bd      	mov	sp, r7
 801118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011190:	4770      	bx	lr
	...

08011194 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8011194:	b480      	push	{r7}
 8011196:	b085      	sub	sp, #20
 8011198:	af00      	add	r7, sp, #0
 801119a:	6078      	str	r0, [r7, #4]
 801119c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80111a2:	683b      	ldr	r3, [r7, #0]
 80111a4:	781b      	ldrb	r3, [r3, #0]
 80111a6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80111a8:	683b      	ldr	r3, [r7, #0]
 80111aa:	785b      	ldrb	r3, [r3, #1]
 80111ac:	2b01      	cmp	r3, #1
 80111ae:	d161      	bne.n	8011274 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80111b0:	68bb      	ldr	r3, [r7, #8]
 80111b2:	015a      	lsls	r2, r3, #5
 80111b4:	68fb      	ldr	r3, [r7, #12]
 80111b6:	4413      	add	r3, r2
 80111b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80111c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80111c6:	d11f      	bne.n	8011208 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80111c8:	68bb      	ldr	r3, [r7, #8]
 80111ca:	015a      	lsls	r2, r3, #5
 80111cc:	68fb      	ldr	r3, [r7, #12]
 80111ce:	4413      	add	r3, r2
 80111d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80111d4:	681b      	ldr	r3, [r3, #0]
 80111d6:	68ba      	ldr	r2, [r7, #8]
 80111d8:	0151      	lsls	r1, r2, #5
 80111da:	68fa      	ldr	r2, [r7, #12]
 80111dc:	440a      	add	r2, r1
 80111de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80111e2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80111e6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80111e8:	68bb      	ldr	r3, [r7, #8]
 80111ea:	015a      	lsls	r2, r3, #5
 80111ec:	68fb      	ldr	r3, [r7, #12]
 80111ee:	4413      	add	r3, r2
 80111f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80111f4:	681b      	ldr	r3, [r3, #0]
 80111f6:	68ba      	ldr	r2, [r7, #8]
 80111f8:	0151      	lsls	r1, r2, #5
 80111fa:	68fa      	ldr	r2, [r7, #12]
 80111fc:	440a      	add	r2, r1
 80111fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011202:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011206:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8011208:	68fb      	ldr	r3, [r7, #12]
 801120a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801120e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011210:	683b      	ldr	r3, [r7, #0]
 8011212:	781b      	ldrb	r3, [r3, #0]
 8011214:	f003 030f 	and.w	r3, r3, #15
 8011218:	2101      	movs	r1, #1
 801121a:	fa01 f303 	lsl.w	r3, r1, r3
 801121e:	b29b      	uxth	r3, r3
 8011220:	43db      	mvns	r3, r3
 8011222:	68f9      	ldr	r1, [r7, #12]
 8011224:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011228:	4013      	ands	r3, r2
 801122a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 801122c:	68fb      	ldr	r3, [r7, #12]
 801122e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011232:	69da      	ldr	r2, [r3, #28]
 8011234:	683b      	ldr	r3, [r7, #0]
 8011236:	781b      	ldrb	r3, [r3, #0]
 8011238:	f003 030f 	and.w	r3, r3, #15
 801123c:	2101      	movs	r1, #1
 801123e:	fa01 f303 	lsl.w	r3, r1, r3
 8011242:	b29b      	uxth	r3, r3
 8011244:	43db      	mvns	r3, r3
 8011246:	68f9      	ldr	r1, [r7, #12]
 8011248:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801124c:	4013      	ands	r3, r2
 801124e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8011250:	68bb      	ldr	r3, [r7, #8]
 8011252:	015a      	lsls	r2, r3, #5
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	4413      	add	r3, r2
 8011258:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801125c:	681a      	ldr	r2, [r3, #0]
 801125e:	68bb      	ldr	r3, [r7, #8]
 8011260:	0159      	lsls	r1, r3, #5
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	440b      	add	r3, r1
 8011266:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801126a:	4619      	mov	r1, r3
 801126c:	4b35      	ldr	r3, [pc, #212]	@ (8011344 <USB_DeactivateEndpoint+0x1b0>)
 801126e:	4013      	ands	r3, r2
 8011270:	600b      	str	r3, [r1, #0]
 8011272:	e060      	b.n	8011336 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8011274:	68bb      	ldr	r3, [r7, #8]
 8011276:	015a      	lsls	r2, r3, #5
 8011278:	68fb      	ldr	r3, [r7, #12]
 801127a:	4413      	add	r3, r2
 801127c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011280:	681b      	ldr	r3, [r3, #0]
 8011282:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011286:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801128a:	d11f      	bne.n	80112cc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 801128c:	68bb      	ldr	r3, [r7, #8]
 801128e:	015a      	lsls	r2, r3, #5
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	4413      	add	r3, r2
 8011294:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011298:	681b      	ldr	r3, [r3, #0]
 801129a:	68ba      	ldr	r2, [r7, #8]
 801129c:	0151      	lsls	r1, r2, #5
 801129e:	68fa      	ldr	r2, [r7, #12]
 80112a0:	440a      	add	r2, r1
 80112a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80112a6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80112aa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80112ac:	68bb      	ldr	r3, [r7, #8]
 80112ae:	015a      	lsls	r2, r3, #5
 80112b0:	68fb      	ldr	r3, [r7, #12]
 80112b2:	4413      	add	r3, r2
 80112b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	68ba      	ldr	r2, [r7, #8]
 80112bc:	0151      	lsls	r1, r2, #5
 80112be:	68fa      	ldr	r2, [r7, #12]
 80112c0:	440a      	add	r2, r1
 80112c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80112c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80112ca:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80112d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80112d4:	683b      	ldr	r3, [r7, #0]
 80112d6:	781b      	ldrb	r3, [r3, #0]
 80112d8:	f003 030f 	and.w	r3, r3, #15
 80112dc:	2101      	movs	r1, #1
 80112de:	fa01 f303 	lsl.w	r3, r1, r3
 80112e2:	041b      	lsls	r3, r3, #16
 80112e4:	43db      	mvns	r3, r3
 80112e6:	68f9      	ldr	r1, [r7, #12]
 80112e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80112ec:	4013      	ands	r3, r2
 80112ee:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80112f0:	68fb      	ldr	r3, [r7, #12]
 80112f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80112f6:	69da      	ldr	r2, [r3, #28]
 80112f8:	683b      	ldr	r3, [r7, #0]
 80112fa:	781b      	ldrb	r3, [r3, #0]
 80112fc:	f003 030f 	and.w	r3, r3, #15
 8011300:	2101      	movs	r1, #1
 8011302:	fa01 f303 	lsl.w	r3, r1, r3
 8011306:	041b      	lsls	r3, r3, #16
 8011308:	43db      	mvns	r3, r3
 801130a:	68f9      	ldr	r1, [r7, #12]
 801130c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011310:	4013      	ands	r3, r2
 8011312:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8011314:	68bb      	ldr	r3, [r7, #8]
 8011316:	015a      	lsls	r2, r3, #5
 8011318:	68fb      	ldr	r3, [r7, #12]
 801131a:	4413      	add	r3, r2
 801131c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011320:	681a      	ldr	r2, [r3, #0]
 8011322:	68bb      	ldr	r3, [r7, #8]
 8011324:	0159      	lsls	r1, r3, #5
 8011326:	68fb      	ldr	r3, [r7, #12]
 8011328:	440b      	add	r3, r1
 801132a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801132e:	4619      	mov	r1, r3
 8011330:	4b05      	ldr	r3, [pc, #20]	@ (8011348 <USB_DeactivateEndpoint+0x1b4>)
 8011332:	4013      	ands	r3, r2
 8011334:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8011336:	2300      	movs	r3, #0
}
 8011338:	4618      	mov	r0, r3
 801133a:	3714      	adds	r7, #20
 801133c:	46bd      	mov	sp, r7
 801133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011342:	4770      	bx	lr
 8011344:	ec337800 	.word	0xec337800
 8011348:	eff37800 	.word	0xeff37800

0801134c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 801134c:	b580      	push	{r7, lr}
 801134e:	b08a      	sub	sp, #40	@ 0x28
 8011350:	af02      	add	r7, sp, #8
 8011352:	60f8      	str	r0, [r7, #12]
 8011354:	60b9      	str	r1, [r7, #8]
 8011356:	4613      	mov	r3, r2
 8011358:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801135a:	68fb      	ldr	r3, [r7, #12]
 801135c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 801135e:	68bb      	ldr	r3, [r7, #8]
 8011360:	781b      	ldrb	r3, [r3, #0]
 8011362:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011364:	68bb      	ldr	r3, [r7, #8]
 8011366:	785b      	ldrb	r3, [r3, #1]
 8011368:	2b01      	cmp	r3, #1
 801136a:	f040 817f 	bne.w	801166c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801136e:	68bb      	ldr	r3, [r7, #8]
 8011370:	691b      	ldr	r3, [r3, #16]
 8011372:	2b00      	cmp	r3, #0
 8011374:	d132      	bne.n	80113dc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8011376:	69bb      	ldr	r3, [r7, #24]
 8011378:	015a      	lsls	r2, r3, #5
 801137a:	69fb      	ldr	r3, [r7, #28]
 801137c:	4413      	add	r3, r2
 801137e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011382:	691b      	ldr	r3, [r3, #16]
 8011384:	69ba      	ldr	r2, [r7, #24]
 8011386:	0151      	lsls	r1, r2, #5
 8011388:	69fa      	ldr	r2, [r7, #28]
 801138a:	440a      	add	r2, r1
 801138c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011390:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8011394:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8011398:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801139a:	69bb      	ldr	r3, [r7, #24]
 801139c:	015a      	lsls	r2, r3, #5
 801139e:	69fb      	ldr	r3, [r7, #28]
 80113a0:	4413      	add	r3, r2
 80113a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80113a6:	691b      	ldr	r3, [r3, #16]
 80113a8:	69ba      	ldr	r2, [r7, #24]
 80113aa:	0151      	lsls	r1, r2, #5
 80113ac:	69fa      	ldr	r2, [r7, #28]
 80113ae:	440a      	add	r2, r1
 80113b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80113b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80113b8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80113ba:	69bb      	ldr	r3, [r7, #24]
 80113bc:	015a      	lsls	r2, r3, #5
 80113be:	69fb      	ldr	r3, [r7, #28]
 80113c0:	4413      	add	r3, r2
 80113c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80113c6:	691b      	ldr	r3, [r3, #16]
 80113c8:	69ba      	ldr	r2, [r7, #24]
 80113ca:	0151      	lsls	r1, r2, #5
 80113cc:	69fa      	ldr	r2, [r7, #28]
 80113ce:	440a      	add	r2, r1
 80113d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80113d4:	0cdb      	lsrs	r3, r3, #19
 80113d6:	04db      	lsls	r3, r3, #19
 80113d8:	6113      	str	r3, [r2, #16]
 80113da:	e097      	b.n	801150c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80113dc:	69bb      	ldr	r3, [r7, #24]
 80113de:	015a      	lsls	r2, r3, #5
 80113e0:	69fb      	ldr	r3, [r7, #28]
 80113e2:	4413      	add	r3, r2
 80113e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80113e8:	691b      	ldr	r3, [r3, #16]
 80113ea:	69ba      	ldr	r2, [r7, #24]
 80113ec:	0151      	lsls	r1, r2, #5
 80113ee:	69fa      	ldr	r2, [r7, #28]
 80113f0:	440a      	add	r2, r1
 80113f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80113f6:	0cdb      	lsrs	r3, r3, #19
 80113f8:	04db      	lsls	r3, r3, #19
 80113fa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80113fc:	69bb      	ldr	r3, [r7, #24]
 80113fe:	015a      	lsls	r2, r3, #5
 8011400:	69fb      	ldr	r3, [r7, #28]
 8011402:	4413      	add	r3, r2
 8011404:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011408:	691b      	ldr	r3, [r3, #16]
 801140a:	69ba      	ldr	r2, [r7, #24]
 801140c:	0151      	lsls	r1, r2, #5
 801140e:	69fa      	ldr	r2, [r7, #28]
 8011410:	440a      	add	r2, r1
 8011412:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011416:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 801141a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 801141e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8011420:	69bb      	ldr	r3, [r7, #24]
 8011422:	2b00      	cmp	r3, #0
 8011424:	d11a      	bne.n	801145c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8011426:	68bb      	ldr	r3, [r7, #8]
 8011428:	691a      	ldr	r2, [r3, #16]
 801142a:	68bb      	ldr	r3, [r7, #8]
 801142c:	689b      	ldr	r3, [r3, #8]
 801142e:	429a      	cmp	r2, r3
 8011430:	d903      	bls.n	801143a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8011432:	68bb      	ldr	r3, [r7, #8]
 8011434:	689a      	ldr	r2, [r3, #8]
 8011436:	68bb      	ldr	r3, [r7, #8]
 8011438:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801143a:	69bb      	ldr	r3, [r7, #24]
 801143c:	015a      	lsls	r2, r3, #5
 801143e:	69fb      	ldr	r3, [r7, #28]
 8011440:	4413      	add	r3, r2
 8011442:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011446:	691b      	ldr	r3, [r3, #16]
 8011448:	69ba      	ldr	r2, [r7, #24]
 801144a:	0151      	lsls	r1, r2, #5
 801144c:	69fa      	ldr	r2, [r7, #28]
 801144e:	440a      	add	r2, r1
 8011450:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011454:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011458:	6113      	str	r3, [r2, #16]
 801145a:	e044      	b.n	80114e6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801145c:	68bb      	ldr	r3, [r7, #8]
 801145e:	691a      	ldr	r2, [r3, #16]
 8011460:	68bb      	ldr	r3, [r7, #8]
 8011462:	689b      	ldr	r3, [r3, #8]
 8011464:	4413      	add	r3, r2
 8011466:	1e5a      	subs	r2, r3, #1
 8011468:	68bb      	ldr	r3, [r7, #8]
 801146a:	689b      	ldr	r3, [r3, #8]
 801146c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011470:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8011472:	69bb      	ldr	r3, [r7, #24]
 8011474:	015a      	lsls	r2, r3, #5
 8011476:	69fb      	ldr	r3, [r7, #28]
 8011478:	4413      	add	r3, r2
 801147a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801147e:	691a      	ldr	r2, [r3, #16]
 8011480:	8afb      	ldrh	r3, [r7, #22]
 8011482:	04d9      	lsls	r1, r3, #19
 8011484:	4ba4      	ldr	r3, [pc, #656]	@ (8011718 <USB_EPStartXfer+0x3cc>)
 8011486:	400b      	ands	r3, r1
 8011488:	69b9      	ldr	r1, [r7, #24]
 801148a:	0148      	lsls	r0, r1, #5
 801148c:	69f9      	ldr	r1, [r7, #28]
 801148e:	4401      	add	r1, r0
 8011490:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8011494:	4313      	orrs	r3, r2
 8011496:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8011498:	68bb      	ldr	r3, [r7, #8]
 801149a:	791b      	ldrb	r3, [r3, #4]
 801149c:	2b01      	cmp	r3, #1
 801149e:	d122      	bne.n	80114e6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80114a0:	69bb      	ldr	r3, [r7, #24]
 80114a2:	015a      	lsls	r2, r3, #5
 80114a4:	69fb      	ldr	r3, [r7, #28]
 80114a6:	4413      	add	r3, r2
 80114a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80114ac:	691b      	ldr	r3, [r3, #16]
 80114ae:	69ba      	ldr	r2, [r7, #24]
 80114b0:	0151      	lsls	r1, r2, #5
 80114b2:	69fa      	ldr	r2, [r7, #28]
 80114b4:	440a      	add	r2, r1
 80114b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80114ba:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80114be:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 80114c0:	69bb      	ldr	r3, [r7, #24]
 80114c2:	015a      	lsls	r2, r3, #5
 80114c4:	69fb      	ldr	r3, [r7, #28]
 80114c6:	4413      	add	r3, r2
 80114c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80114cc:	691a      	ldr	r2, [r3, #16]
 80114ce:	8afb      	ldrh	r3, [r7, #22]
 80114d0:	075b      	lsls	r3, r3, #29
 80114d2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80114d6:	69b9      	ldr	r1, [r7, #24]
 80114d8:	0148      	lsls	r0, r1, #5
 80114da:	69f9      	ldr	r1, [r7, #28]
 80114dc:	4401      	add	r1, r0
 80114de:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80114e2:	4313      	orrs	r3, r2
 80114e4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80114e6:	69bb      	ldr	r3, [r7, #24]
 80114e8:	015a      	lsls	r2, r3, #5
 80114ea:	69fb      	ldr	r3, [r7, #28]
 80114ec:	4413      	add	r3, r2
 80114ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80114f2:	691a      	ldr	r2, [r3, #16]
 80114f4:	68bb      	ldr	r3, [r7, #8]
 80114f6:	691b      	ldr	r3, [r3, #16]
 80114f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80114fc:	69b9      	ldr	r1, [r7, #24]
 80114fe:	0148      	lsls	r0, r1, #5
 8011500:	69f9      	ldr	r1, [r7, #28]
 8011502:	4401      	add	r1, r0
 8011504:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8011508:	4313      	orrs	r3, r2
 801150a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 801150c:	79fb      	ldrb	r3, [r7, #7]
 801150e:	2b01      	cmp	r3, #1
 8011510:	d14b      	bne.n	80115aa <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8011512:	68bb      	ldr	r3, [r7, #8]
 8011514:	69db      	ldr	r3, [r3, #28]
 8011516:	2b00      	cmp	r3, #0
 8011518:	d009      	beq.n	801152e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 801151a:	69bb      	ldr	r3, [r7, #24]
 801151c:	015a      	lsls	r2, r3, #5
 801151e:	69fb      	ldr	r3, [r7, #28]
 8011520:	4413      	add	r3, r2
 8011522:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011526:	461a      	mov	r2, r3
 8011528:	68bb      	ldr	r3, [r7, #8]
 801152a:	69db      	ldr	r3, [r3, #28]
 801152c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 801152e:	68bb      	ldr	r3, [r7, #8]
 8011530:	791b      	ldrb	r3, [r3, #4]
 8011532:	2b01      	cmp	r3, #1
 8011534:	d128      	bne.n	8011588 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8011536:	69fb      	ldr	r3, [r7, #28]
 8011538:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801153c:	689b      	ldr	r3, [r3, #8]
 801153e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011542:	2b00      	cmp	r3, #0
 8011544:	d110      	bne.n	8011568 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8011546:	69bb      	ldr	r3, [r7, #24]
 8011548:	015a      	lsls	r2, r3, #5
 801154a:	69fb      	ldr	r3, [r7, #28]
 801154c:	4413      	add	r3, r2
 801154e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011552:	681b      	ldr	r3, [r3, #0]
 8011554:	69ba      	ldr	r2, [r7, #24]
 8011556:	0151      	lsls	r1, r2, #5
 8011558:	69fa      	ldr	r2, [r7, #28]
 801155a:	440a      	add	r2, r1
 801155c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011560:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8011564:	6013      	str	r3, [r2, #0]
 8011566:	e00f      	b.n	8011588 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8011568:	69bb      	ldr	r3, [r7, #24]
 801156a:	015a      	lsls	r2, r3, #5
 801156c:	69fb      	ldr	r3, [r7, #28]
 801156e:	4413      	add	r3, r2
 8011570:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	69ba      	ldr	r2, [r7, #24]
 8011578:	0151      	lsls	r1, r2, #5
 801157a:	69fa      	ldr	r2, [r7, #28]
 801157c:	440a      	add	r2, r1
 801157e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011582:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011586:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8011588:	69bb      	ldr	r3, [r7, #24]
 801158a:	015a      	lsls	r2, r3, #5
 801158c:	69fb      	ldr	r3, [r7, #28]
 801158e:	4413      	add	r3, r2
 8011590:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011594:	681b      	ldr	r3, [r3, #0]
 8011596:	69ba      	ldr	r2, [r7, #24]
 8011598:	0151      	lsls	r1, r2, #5
 801159a:	69fa      	ldr	r2, [r7, #28]
 801159c:	440a      	add	r2, r1
 801159e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80115a2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80115a6:	6013      	str	r3, [r2, #0]
 80115a8:	e166      	b.n	8011878 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80115aa:	69bb      	ldr	r3, [r7, #24]
 80115ac:	015a      	lsls	r2, r3, #5
 80115ae:	69fb      	ldr	r3, [r7, #28]
 80115b0:	4413      	add	r3, r2
 80115b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	69ba      	ldr	r2, [r7, #24]
 80115ba:	0151      	lsls	r1, r2, #5
 80115bc:	69fa      	ldr	r2, [r7, #28]
 80115be:	440a      	add	r2, r1
 80115c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80115c4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80115c8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80115ca:	68bb      	ldr	r3, [r7, #8]
 80115cc:	791b      	ldrb	r3, [r3, #4]
 80115ce:	2b01      	cmp	r3, #1
 80115d0:	d015      	beq.n	80115fe <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80115d2:	68bb      	ldr	r3, [r7, #8]
 80115d4:	691b      	ldr	r3, [r3, #16]
 80115d6:	2b00      	cmp	r3, #0
 80115d8:	f000 814e 	beq.w	8011878 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80115dc:	69fb      	ldr	r3, [r7, #28]
 80115de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80115e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80115e4:	68bb      	ldr	r3, [r7, #8]
 80115e6:	781b      	ldrb	r3, [r3, #0]
 80115e8:	f003 030f 	and.w	r3, r3, #15
 80115ec:	2101      	movs	r1, #1
 80115ee:	fa01 f303 	lsl.w	r3, r1, r3
 80115f2:	69f9      	ldr	r1, [r7, #28]
 80115f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80115f8:	4313      	orrs	r3, r2
 80115fa:	634b      	str	r3, [r1, #52]	@ 0x34
 80115fc:	e13c      	b.n	8011878 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80115fe:	69fb      	ldr	r3, [r7, #28]
 8011600:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011604:	689b      	ldr	r3, [r3, #8]
 8011606:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801160a:	2b00      	cmp	r3, #0
 801160c:	d110      	bne.n	8011630 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801160e:	69bb      	ldr	r3, [r7, #24]
 8011610:	015a      	lsls	r2, r3, #5
 8011612:	69fb      	ldr	r3, [r7, #28]
 8011614:	4413      	add	r3, r2
 8011616:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801161a:	681b      	ldr	r3, [r3, #0]
 801161c:	69ba      	ldr	r2, [r7, #24]
 801161e:	0151      	lsls	r1, r2, #5
 8011620:	69fa      	ldr	r2, [r7, #28]
 8011622:	440a      	add	r2, r1
 8011624:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011628:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801162c:	6013      	str	r3, [r2, #0]
 801162e:	e00f      	b.n	8011650 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8011630:	69bb      	ldr	r3, [r7, #24]
 8011632:	015a      	lsls	r2, r3, #5
 8011634:	69fb      	ldr	r3, [r7, #28]
 8011636:	4413      	add	r3, r2
 8011638:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	69ba      	ldr	r2, [r7, #24]
 8011640:	0151      	lsls	r1, r2, #5
 8011642:	69fa      	ldr	r2, [r7, #28]
 8011644:	440a      	add	r2, r1
 8011646:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801164a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801164e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8011650:	68bb      	ldr	r3, [r7, #8]
 8011652:	68d9      	ldr	r1, [r3, #12]
 8011654:	68bb      	ldr	r3, [r7, #8]
 8011656:	781a      	ldrb	r2, [r3, #0]
 8011658:	68bb      	ldr	r3, [r7, #8]
 801165a:	691b      	ldr	r3, [r3, #16]
 801165c:	b298      	uxth	r0, r3
 801165e:	79fb      	ldrb	r3, [r7, #7]
 8011660:	9300      	str	r3, [sp, #0]
 8011662:	4603      	mov	r3, r0
 8011664:	68f8      	ldr	r0, [r7, #12]
 8011666:	f000 f9b9 	bl	80119dc <USB_WritePacket>
 801166a:	e105      	b.n	8011878 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 801166c:	69bb      	ldr	r3, [r7, #24]
 801166e:	015a      	lsls	r2, r3, #5
 8011670:	69fb      	ldr	r3, [r7, #28]
 8011672:	4413      	add	r3, r2
 8011674:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011678:	691b      	ldr	r3, [r3, #16]
 801167a:	69ba      	ldr	r2, [r7, #24]
 801167c:	0151      	lsls	r1, r2, #5
 801167e:	69fa      	ldr	r2, [r7, #28]
 8011680:	440a      	add	r2, r1
 8011682:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011686:	0cdb      	lsrs	r3, r3, #19
 8011688:	04db      	lsls	r3, r3, #19
 801168a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801168c:	69bb      	ldr	r3, [r7, #24]
 801168e:	015a      	lsls	r2, r3, #5
 8011690:	69fb      	ldr	r3, [r7, #28]
 8011692:	4413      	add	r3, r2
 8011694:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011698:	691b      	ldr	r3, [r3, #16]
 801169a:	69ba      	ldr	r2, [r7, #24]
 801169c:	0151      	lsls	r1, r2, #5
 801169e:	69fa      	ldr	r2, [r7, #28]
 80116a0:	440a      	add	r2, r1
 80116a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80116a6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80116aa:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80116ae:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80116b0:	69bb      	ldr	r3, [r7, #24]
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d132      	bne.n	801171c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80116b6:	68bb      	ldr	r3, [r7, #8]
 80116b8:	691b      	ldr	r3, [r3, #16]
 80116ba:	2b00      	cmp	r3, #0
 80116bc:	d003      	beq.n	80116c6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80116be:	68bb      	ldr	r3, [r7, #8]
 80116c0:	689a      	ldr	r2, [r3, #8]
 80116c2:	68bb      	ldr	r3, [r7, #8]
 80116c4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80116c6:	68bb      	ldr	r3, [r7, #8]
 80116c8:	689a      	ldr	r2, [r3, #8]
 80116ca:	68bb      	ldr	r3, [r7, #8]
 80116cc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80116ce:	69bb      	ldr	r3, [r7, #24]
 80116d0:	015a      	lsls	r2, r3, #5
 80116d2:	69fb      	ldr	r3, [r7, #28]
 80116d4:	4413      	add	r3, r2
 80116d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80116da:	691a      	ldr	r2, [r3, #16]
 80116dc:	68bb      	ldr	r3, [r7, #8]
 80116de:	6a1b      	ldr	r3, [r3, #32]
 80116e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80116e4:	69b9      	ldr	r1, [r7, #24]
 80116e6:	0148      	lsls	r0, r1, #5
 80116e8:	69f9      	ldr	r1, [r7, #28]
 80116ea:	4401      	add	r1, r0
 80116ec:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80116f0:	4313      	orrs	r3, r2
 80116f2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80116f4:	69bb      	ldr	r3, [r7, #24]
 80116f6:	015a      	lsls	r2, r3, #5
 80116f8:	69fb      	ldr	r3, [r7, #28]
 80116fa:	4413      	add	r3, r2
 80116fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011700:	691b      	ldr	r3, [r3, #16]
 8011702:	69ba      	ldr	r2, [r7, #24]
 8011704:	0151      	lsls	r1, r2, #5
 8011706:	69fa      	ldr	r2, [r7, #28]
 8011708:	440a      	add	r2, r1
 801170a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801170e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011712:	6113      	str	r3, [r2, #16]
 8011714:	e062      	b.n	80117dc <USB_EPStartXfer+0x490>
 8011716:	bf00      	nop
 8011718:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 801171c:	68bb      	ldr	r3, [r7, #8]
 801171e:	691b      	ldr	r3, [r3, #16]
 8011720:	2b00      	cmp	r3, #0
 8011722:	d123      	bne.n	801176c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8011724:	69bb      	ldr	r3, [r7, #24]
 8011726:	015a      	lsls	r2, r3, #5
 8011728:	69fb      	ldr	r3, [r7, #28]
 801172a:	4413      	add	r3, r2
 801172c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011730:	691a      	ldr	r2, [r3, #16]
 8011732:	68bb      	ldr	r3, [r7, #8]
 8011734:	689b      	ldr	r3, [r3, #8]
 8011736:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801173a:	69b9      	ldr	r1, [r7, #24]
 801173c:	0148      	lsls	r0, r1, #5
 801173e:	69f9      	ldr	r1, [r7, #28]
 8011740:	4401      	add	r1, r0
 8011742:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8011746:	4313      	orrs	r3, r2
 8011748:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801174a:	69bb      	ldr	r3, [r7, #24]
 801174c:	015a      	lsls	r2, r3, #5
 801174e:	69fb      	ldr	r3, [r7, #28]
 8011750:	4413      	add	r3, r2
 8011752:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011756:	691b      	ldr	r3, [r3, #16]
 8011758:	69ba      	ldr	r2, [r7, #24]
 801175a:	0151      	lsls	r1, r2, #5
 801175c:	69fa      	ldr	r2, [r7, #28]
 801175e:	440a      	add	r2, r1
 8011760:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011764:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011768:	6113      	str	r3, [r2, #16]
 801176a:	e037      	b.n	80117dc <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801176c:	68bb      	ldr	r3, [r7, #8]
 801176e:	691a      	ldr	r2, [r3, #16]
 8011770:	68bb      	ldr	r3, [r7, #8]
 8011772:	689b      	ldr	r3, [r3, #8]
 8011774:	4413      	add	r3, r2
 8011776:	1e5a      	subs	r2, r3, #1
 8011778:	68bb      	ldr	r3, [r7, #8]
 801177a:	689b      	ldr	r3, [r3, #8]
 801177c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011780:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8011782:	68bb      	ldr	r3, [r7, #8]
 8011784:	689b      	ldr	r3, [r3, #8]
 8011786:	8afa      	ldrh	r2, [r7, #22]
 8011788:	fb03 f202 	mul.w	r2, r3, r2
 801178c:	68bb      	ldr	r3, [r7, #8]
 801178e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8011790:	69bb      	ldr	r3, [r7, #24]
 8011792:	015a      	lsls	r2, r3, #5
 8011794:	69fb      	ldr	r3, [r7, #28]
 8011796:	4413      	add	r3, r2
 8011798:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801179c:	691a      	ldr	r2, [r3, #16]
 801179e:	8afb      	ldrh	r3, [r7, #22]
 80117a0:	04d9      	lsls	r1, r3, #19
 80117a2:	4b38      	ldr	r3, [pc, #224]	@ (8011884 <USB_EPStartXfer+0x538>)
 80117a4:	400b      	ands	r3, r1
 80117a6:	69b9      	ldr	r1, [r7, #24]
 80117a8:	0148      	lsls	r0, r1, #5
 80117aa:	69f9      	ldr	r1, [r7, #28]
 80117ac:	4401      	add	r1, r0
 80117ae:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80117b2:	4313      	orrs	r3, r2
 80117b4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80117b6:	69bb      	ldr	r3, [r7, #24]
 80117b8:	015a      	lsls	r2, r3, #5
 80117ba:	69fb      	ldr	r3, [r7, #28]
 80117bc:	4413      	add	r3, r2
 80117be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80117c2:	691a      	ldr	r2, [r3, #16]
 80117c4:	68bb      	ldr	r3, [r7, #8]
 80117c6:	6a1b      	ldr	r3, [r3, #32]
 80117c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80117cc:	69b9      	ldr	r1, [r7, #24]
 80117ce:	0148      	lsls	r0, r1, #5
 80117d0:	69f9      	ldr	r1, [r7, #28]
 80117d2:	4401      	add	r1, r0
 80117d4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80117d8:	4313      	orrs	r3, r2
 80117da:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80117dc:	79fb      	ldrb	r3, [r7, #7]
 80117de:	2b01      	cmp	r3, #1
 80117e0:	d10d      	bne.n	80117fe <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80117e2:	68bb      	ldr	r3, [r7, #8]
 80117e4:	68db      	ldr	r3, [r3, #12]
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d009      	beq.n	80117fe <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80117ea:	68bb      	ldr	r3, [r7, #8]
 80117ec:	68d9      	ldr	r1, [r3, #12]
 80117ee:	69bb      	ldr	r3, [r7, #24]
 80117f0:	015a      	lsls	r2, r3, #5
 80117f2:	69fb      	ldr	r3, [r7, #28]
 80117f4:	4413      	add	r3, r2
 80117f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80117fa:	460a      	mov	r2, r1
 80117fc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80117fe:	68bb      	ldr	r3, [r7, #8]
 8011800:	791b      	ldrb	r3, [r3, #4]
 8011802:	2b01      	cmp	r3, #1
 8011804:	d128      	bne.n	8011858 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8011806:	69fb      	ldr	r3, [r7, #28]
 8011808:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801180c:	689b      	ldr	r3, [r3, #8]
 801180e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011812:	2b00      	cmp	r3, #0
 8011814:	d110      	bne.n	8011838 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8011816:	69bb      	ldr	r3, [r7, #24]
 8011818:	015a      	lsls	r2, r3, #5
 801181a:	69fb      	ldr	r3, [r7, #28]
 801181c:	4413      	add	r3, r2
 801181e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	69ba      	ldr	r2, [r7, #24]
 8011826:	0151      	lsls	r1, r2, #5
 8011828:	69fa      	ldr	r2, [r7, #28]
 801182a:	440a      	add	r2, r1
 801182c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011830:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8011834:	6013      	str	r3, [r2, #0]
 8011836:	e00f      	b.n	8011858 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8011838:	69bb      	ldr	r3, [r7, #24]
 801183a:	015a      	lsls	r2, r3, #5
 801183c:	69fb      	ldr	r3, [r7, #28]
 801183e:	4413      	add	r3, r2
 8011840:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	69ba      	ldr	r2, [r7, #24]
 8011848:	0151      	lsls	r1, r2, #5
 801184a:	69fa      	ldr	r2, [r7, #28]
 801184c:	440a      	add	r2, r1
 801184e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011852:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011856:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8011858:	69bb      	ldr	r3, [r7, #24]
 801185a:	015a      	lsls	r2, r3, #5
 801185c:	69fb      	ldr	r3, [r7, #28]
 801185e:	4413      	add	r3, r2
 8011860:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	69ba      	ldr	r2, [r7, #24]
 8011868:	0151      	lsls	r1, r2, #5
 801186a:	69fa      	ldr	r2, [r7, #28]
 801186c:	440a      	add	r2, r1
 801186e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011872:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8011876:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8011878:	2300      	movs	r3, #0
}
 801187a:	4618      	mov	r0, r3
 801187c:	3720      	adds	r7, #32
 801187e:	46bd      	mov	sp, r7
 8011880:	bd80      	pop	{r7, pc}
 8011882:	bf00      	nop
 8011884:	1ff80000 	.word	0x1ff80000

08011888 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8011888:	b480      	push	{r7}
 801188a:	b087      	sub	sp, #28
 801188c:	af00      	add	r7, sp, #0
 801188e:	6078      	str	r0, [r7, #4]
 8011890:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8011892:	2300      	movs	r3, #0
 8011894:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8011896:	2300      	movs	r3, #0
 8011898:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801189e:	683b      	ldr	r3, [r7, #0]
 80118a0:	785b      	ldrb	r3, [r3, #1]
 80118a2:	2b01      	cmp	r3, #1
 80118a4:	d14a      	bne.n	801193c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80118a6:	683b      	ldr	r3, [r7, #0]
 80118a8:	781b      	ldrb	r3, [r3, #0]
 80118aa:	015a      	lsls	r2, r3, #5
 80118ac:	693b      	ldr	r3, [r7, #16]
 80118ae:	4413      	add	r3, r2
 80118b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80118b4:	681b      	ldr	r3, [r3, #0]
 80118b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80118ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80118be:	f040 8086 	bne.w	80119ce <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80118c2:	683b      	ldr	r3, [r7, #0]
 80118c4:	781b      	ldrb	r3, [r3, #0]
 80118c6:	015a      	lsls	r2, r3, #5
 80118c8:	693b      	ldr	r3, [r7, #16]
 80118ca:	4413      	add	r3, r2
 80118cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	683a      	ldr	r2, [r7, #0]
 80118d4:	7812      	ldrb	r2, [r2, #0]
 80118d6:	0151      	lsls	r1, r2, #5
 80118d8:	693a      	ldr	r2, [r7, #16]
 80118da:	440a      	add	r2, r1
 80118dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80118e0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80118e4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80118e6:	683b      	ldr	r3, [r7, #0]
 80118e8:	781b      	ldrb	r3, [r3, #0]
 80118ea:	015a      	lsls	r2, r3, #5
 80118ec:	693b      	ldr	r3, [r7, #16]
 80118ee:	4413      	add	r3, r2
 80118f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80118f4:	681b      	ldr	r3, [r3, #0]
 80118f6:	683a      	ldr	r2, [r7, #0]
 80118f8:	7812      	ldrb	r2, [r2, #0]
 80118fa:	0151      	lsls	r1, r2, #5
 80118fc:	693a      	ldr	r2, [r7, #16]
 80118fe:	440a      	add	r2, r1
 8011900:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011904:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011908:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801190a:	68fb      	ldr	r3, [r7, #12]
 801190c:	3301      	adds	r3, #1
 801190e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	f242 7210 	movw	r2, #10000	@ 0x2710
 8011916:	4293      	cmp	r3, r2
 8011918:	d902      	bls.n	8011920 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 801191a:	2301      	movs	r3, #1
 801191c:	75fb      	strb	r3, [r7, #23]
          break;
 801191e:	e056      	b.n	80119ce <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8011920:	683b      	ldr	r3, [r7, #0]
 8011922:	781b      	ldrb	r3, [r3, #0]
 8011924:	015a      	lsls	r2, r3, #5
 8011926:	693b      	ldr	r3, [r7, #16]
 8011928:	4413      	add	r3, r2
 801192a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801192e:	681b      	ldr	r3, [r3, #0]
 8011930:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011934:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011938:	d0e7      	beq.n	801190a <USB_EPStopXfer+0x82>
 801193a:	e048      	b.n	80119ce <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801193c:	683b      	ldr	r3, [r7, #0]
 801193e:	781b      	ldrb	r3, [r3, #0]
 8011940:	015a      	lsls	r2, r3, #5
 8011942:	693b      	ldr	r3, [r7, #16]
 8011944:	4413      	add	r3, r2
 8011946:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801194a:	681b      	ldr	r3, [r3, #0]
 801194c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011950:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011954:	d13b      	bne.n	80119ce <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8011956:	683b      	ldr	r3, [r7, #0]
 8011958:	781b      	ldrb	r3, [r3, #0]
 801195a:	015a      	lsls	r2, r3, #5
 801195c:	693b      	ldr	r3, [r7, #16]
 801195e:	4413      	add	r3, r2
 8011960:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011964:	681b      	ldr	r3, [r3, #0]
 8011966:	683a      	ldr	r2, [r7, #0]
 8011968:	7812      	ldrb	r2, [r2, #0]
 801196a:	0151      	lsls	r1, r2, #5
 801196c:	693a      	ldr	r2, [r7, #16]
 801196e:	440a      	add	r2, r1
 8011970:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011974:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8011978:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 801197a:	683b      	ldr	r3, [r7, #0]
 801197c:	781b      	ldrb	r3, [r3, #0]
 801197e:	015a      	lsls	r2, r3, #5
 8011980:	693b      	ldr	r3, [r7, #16]
 8011982:	4413      	add	r3, r2
 8011984:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011988:	681b      	ldr	r3, [r3, #0]
 801198a:	683a      	ldr	r2, [r7, #0]
 801198c:	7812      	ldrb	r2, [r2, #0]
 801198e:	0151      	lsls	r1, r2, #5
 8011990:	693a      	ldr	r2, [r7, #16]
 8011992:	440a      	add	r2, r1
 8011994:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011998:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801199c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801199e:	68fb      	ldr	r3, [r7, #12]
 80119a0:	3301      	adds	r3, #1
 80119a2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80119a4:	68fb      	ldr	r3, [r7, #12]
 80119a6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80119aa:	4293      	cmp	r3, r2
 80119ac:	d902      	bls.n	80119b4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80119ae:	2301      	movs	r3, #1
 80119b0:	75fb      	strb	r3, [r7, #23]
          break;
 80119b2:	e00c      	b.n	80119ce <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80119b4:	683b      	ldr	r3, [r7, #0]
 80119b6:	781b      	ldrb	r3, [r3, #0]
 80119b8:	015a      	lsls	r2, r3, #5
 80119ba:	693b      	ldr	r3, [r7, #16]
 80119bc:	4413      	add	r3, r2
 80119be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80119c2:	681b      	ldr	r3, [r3, #0]
 80119c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80119c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80119cc:	d0e7      	beq.n	801199e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80119ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80119d0:	4618      	mov	r0, r3
 80119d2:	371c      	adds	r7, #28
 80119d4:	46bd      	mov	sp, r7
 80119d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119da:	4770      	bx	lr

080119dc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80119dc:	b480      	push	{r7}
 80119de:	b089      	sub	sp, #36	@ 0x24
 80119e0:	af00      	add	r7, sp, #0
 80119e2:	60f8      	str	r0, [r7, #12]
 80119e4:	60b9      	str	r1, [r7, #8]
 80119e6:	4611      	mov	r1, r2
 80119e8:	461a      	mov	r2, r3
 80119ea:	460b      	mov	r3, r1
 80119ec:	71fb      	strb	r3, [r7, #7]
 80119ee:	4613      	mov	r3, r2
 80119f0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80119f2:	68fb      	ldr	r3, [r7, #12]
 80119f4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80119f6:	68bb      	ldr	r3, [r7, #8]
 80119f8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80119fa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	d123      	bne.n	8011a4a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8011a02:	88bb      	ldrh	r3, [r7, #4]
 8011a04:	3303      	adds	r3, #3
 8011a06:	089b      	lsrs	r3, r3, #2
 8011a08:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8011a0a:	2300      	movs	r3, #0
 8011a0c:	61bb      	str	r3, [r7, #24]
 8011a0e:	e018      	b.n	8011a42 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8011a10:	79fb      	ldrb	r3, [r7, #7]
 8011a12:	031a      	lsls	r2, r3, #12
 8011a14:	697b      	ldr	r3, [r7, #20]
 8011a16:	4413      	add	r3, r2
 8011a18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011a1c:	461a      	mov	r2, r3
 8011a1e:	69fb      	ldr	r3, [r7, #28]
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	6013      	str	r3, [r2, #0]
      pSrc++;
 8011a24:	69fb      	ldr	r3, [r7, #28]
 8011a26:	3301      	adds	r3, #1
 8011a28:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011a2a:	69fb      	ldr	r3, [r7, #28]
 8011a2c:	3301      	adds	r3, #1
 8011a2e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011a30:	69fb      	ldr	r3, [r7, #28]
 8011a32:	3301      	adds	r3, #1
 8011a34:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011a36:	69fb      	ldr	r3, [r7, #28]
 8011a38:	3301      	adds	r3, #1
 8011a3a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8011a3c:	69bb      	ldr	r3, [r7, #24]
 8011a3e:	3301      	adds	r3, #1
 8011a40:	61bb      	str	r3, [r7, #24]
 8011a42:	69ba      	ldr	r2, [r7, #24]
 8011a44:	693b      	ldr	r3, [r7, #16]
 8011a46:	429a      	cmp	r2, r3
 8011a48:	d3e2      	bcc.n	8011a10 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8011a4a:	2300      	movs	r3, #0
}
 8011a4c:	4618      	mov	r0, r3
 8011a4e:	3724      	adds	r7, #36	@ 0x24
 8011a50:	46bd      	mov	sp, r7
 8011a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a56:	4770      	bx	lr

08011a58 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8011a58:	b480      	push	{r7}
 8011a5a:	b08b      	sub	sp, #44	@ 0x2c
 8011a5c:	af00      	add	r7, sp, #0
 8011a5e:	60f8      	str	r0, [r7, #12]
 8011a60:	60b9      	str	r1, [r7, #8]
 8011a62:	4613      	mov	r3, r2
 8011a64:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a66:	68fb      	ldr	r3, [r7, #12]
 8011a68:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8011a6a:	68bb      	ldr	r3, [r7, #8]
 8011a6c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8011a6e:	88fb      	ldrh	r3, [r7, #6]
 8011a70:	089b      	lsrs	r3, r3, #2
 8011a72:	b29b      	uxth	r3, r3
 8011a74:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8011a76:	88fb      	ldrh	r3, [r7, #6]
 8011a78:	f003 0303 	and.w	r3, r3, #3
 8011a7c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8011a7e:	2300      	movs	r3, #0
 8011a80:	623b      	str	r3, [r7, #32]
 8011a82:	e014      	b.n	8011aae <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8011a84:	69bb      	ldr	r3, [r7, #24]
 8011a86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011a8a:	681a      	ldr	r2, [r3, #0]
 8011a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a8e:	601a      	str	r2, [r3, #0]
    pDest++;
 8011a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a92:	3301      	adds	r3, #1
 8011a94:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a98:	3301      	adds	r3, #1
 8011a9a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a9e:	3301      	adds	r3, #1
 8011aa0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011aa4:	3301      	adds	r3, #1
 8011aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8011aa8:	6a3b      	ldr	r3, [r7, #32]
 8011aaa:	3301      	adds	r3, #1
 8011aac:	623b      	str	r3, [r7, #32]
 8011aae:	6a3a      	ldr	r2, [r7, #32]
 8011ab0:	697b      	ldr	r3, [r7, #20]
 8011ab2:	429a      	cmp	r2, r3
 8011ab4:	d3e6      	bcc.n	8011a84 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8011ab6:	8bfb      	ldrh	r3, [r7, #30]
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	d01e      	beq.n	8011afa <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8011abc:	2300      	movs	r3, #0
 8011abe:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8011ac0:	69bb      	ldr	r3, [r7, #24]
 8011ac2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011ac6:	461a      	mov	r2, r3
 8011ac8:	f107 0310 	add.w	r3, r7, #16
 8011acc:	6812      	ldr	r2, [r2, #0]
 8011ace:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8011ad0:	693a      	ldr	r2, [r7, #16]
 8011ad2:	6a3b      	ldr	r3, [r7, #32]
 8011ad4:	b2db      	uxtb	r3, r3
 8011ad6:	00db      	lsls	r3, r3, #3
 8011ad8:	fa22 f303 	lsr.w	r3, r2, r3
 8011adc:	b2da      	uxtb	r2, r3
 8011ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ae0:	701a      	strb	r2, [r3, #0]
      i++;
 8011ae2:	6a3b      	ldr	r3, [r7, #32]
 8011ae4:	3301      	adds	r3, #1
 8011ae6:	623b      	str	r3, [r7, #32]
      pDest++;
 8011ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011aea:	3301      	adds	r3, #1
 8011aec:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8011aee:	8bfb      	ldrh	r3, [r7, #30]
 8011af0:	3b01      	subs	r3, #1
 8011af2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8011af4:	8bfb      	ldrh	r3, [r7, #30]
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d1ea      	bne.n	8011ad0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8011afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011afc:	4618      	mov	r0, r3
 8011afe:	372c      	adds	r7, #44	@ 0x2c
 8011b00:	46bd      	mov	sp, r7
 8011b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b06:	4770      	bx	lr

08011b08 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8011b08:	b480      	push	{r7}
 8011b0a:	b085      	sub	sp, #20
 8011b0c:	af00      	add	r7, sp, #0
 8011b0e:	6078      	str	r0, [r7, #4]
 8011b10:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8011b16:	683b      	ldr	r3, [r7, #0]
 8011b18:	781b      	ldrb	r3, [r3, #0]
 8011b1a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8011b1c:	683b      	ldr	r3, [r7, #0]
 8011b1e:	785b      	ldrb	r3, [r3, #1]
 8011b20:	2b01      	cmp	r3, #1
 8011b22:	d12c      	bne.n	8011b7e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8011b24:	68bb      	ldr	r3, [r7, #8]
 8011b26:	015a      	lsls	r2, r3, #5
 8011b28:	68fb      	ldr	r3, [r7, #12]
 8011b2a:	4413      	add	r3, r2
 8011b2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011b30:	681b      	ldr	r3, [r3, #0]
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	db12      	blt.n	8011b5c <USB_EPSetStall+0x54>
 8011b36:	68bb      	ldr	r3, [r7, #8]
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d00f      	beq.n	8011b5c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8011b3c:	68bb      	ldr	r3, [r7, #8]
 8011b3e:	015a      	lsls	r2, r3, #5
 8011b40:	68fb      	ldr	r3, [r7, #12]
 8011b42:	4413      	add	r3, r2
 8011b44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011b48:	681b      	ldr	r3, [r3, #0]
 8011b4a:	68ba      	ldr	r2, [r7, #8]
 8011b4c:	0151      	lsls	r1, r2, #5
 8011b4e:	68fa      	ldr	r2, [r7, #12]
 8011b50:	440a      	add	r2, r1
 8011b52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011b56:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8011b5a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8011b5c:	68bb      	ldr	r3, [r7, #8]
 8011b5e:	015a      	lsls	r2, r3, #5
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	4413      	add	r3, r2
 8011b64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011b68:	681b      	ldr	r3, [r3, #0]
 8011b6a:	68ba      	ldr	r2, [r7, #8]
 8011b6c:	0151      	lsls	r1, r2, #5
 8011b6e:	68fa      	ldr	r2, [r7, #12]
 8011b70:	440a      	add	r2, r1
 8011b72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011b76:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8011b7a:	6013      	str	r3, [r2, #0]
 8011b7c:	e02b      	b.n	8011bd6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8011b7e:	68bb      	ldr	r3, [r7, #8]
 8011b80:	015a      	lsls	r2, r3, #5
 8011b82:	68fb      	ldr	r3, [r7, #12]
 8011b84:	4413      	add	r3, r2
 8011b86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	db12      	blt.n	8011bb6 <USB_EPSetStall+0xae>
 8011b90:	68bb      	ldr	r3, [r7, #8]
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	d00f      	beq.n	8011bb6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8011b96:	68bb      	ldr	r3, [r7, #8]
 8011b98:	015a      	lsls	r2, r3, #5
 8011b9a:	68fb      	ldr	r3, [r7, #12]
 8011b9c:	4413      	add	r3, r2
 8011b9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	68ba      	ldr	r2, [r7, #8]
 8011ba6:	0151      	lsls	r1, r2, #5
 8011ba8:	68fa      	ldr	r2, [r7, #12]
 8011baa:	440a      	add	r2, r1
 8011bac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011bb0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8011bb4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8011bb6:	68bb      	ldr	r3, [r7, #8]
 8011bb8:	015a      	lsls	r2, r3, #5
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	4413      	add	r3, r2
 8011bbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011bc2:	681b      	ldr	r3, [r3, #0]
 8011bc4:	68ba      	ldr	r2, [r7, #8]
 8011bc6:	0151      	lsls	r1, r2, #5
 8011bc8:	68fa      	ldr	r2, [r7, #12]
 8011bca:	440a      	add	r2, r1
 8011bcc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011bd0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8011bd4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8011bd6:	2300      	movs	r3, #0
}
 8011bd8:	4618      	mov	r0, r3
 8011bda:	3714      	adds	r7, #20
 8011bdc:	46bd      	mov	sp, r7
 8011bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011be2:	4770      	bx	lr

08011be4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8011be4:	b480      	push	{r7}
 8011be6:	b085      	sub	sp, #20
 8011be8:	af00      	add	r7, sp, #0
 8011bea:	6078      	str	r0, [r7, #4]
 8011bec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8011bf2:	683b      	ldr	r3, [r7, #0]
 8011bf4:	781b      	ldrb	r3, [r3, #0]
 8011bf6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8011bf8:	683b      	ldr	r3, [r7, #0]
 8011bfa:	785b      	ldrb	r3, [r3, #1]
 8011bfc:	2b01      	cmp	r3, #1
 8011bfe:	d128      	bne.n	8011c52 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8011c00:	68bb      	ldr	r3, [r7, #8]
 8011c02:	015a      	lsls	r2, r3, #5
 8011c04:	68fb      	ldr	r3, [r7, #12]
 8011c06:	4413      	add	r3, r2
 8011c08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	68ba      	ldr	r2, [r7, #8]
 8011c10:	0151      	lsls	r1, r2, #5
 8011c12:	68fa      	ldr	r2, [r7, #12]
 8011c14:	440a      	add	r2, r1
 8011c16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011c1a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8011c1e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8011c20:	683b      	ldr	r3, [r7, #0]
 8011c22:	791b      	ldrb	r3, [r3, #4]
 8011c24:	2b03      	cmp	r3, #3
 8011c26:	d003      	beq.n	8011c30 <USB_EPClearStall+0x4c>
 8011c28:	683b      	ldr	r3, [r7, #0]
 8011c2a:	791b      	ldrb	r3, [r3, #4]
 8011c2c:	2b02      	cmp	r3, #2
 8011c2e:	d138      	bne.n	8011ca2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8011c30:	68bb      	ldr	r3, [r7, #8]
 8011c32:	015a      	lsls	r2, r3, #5
 8011c34:	68fb      	ldr	r3, [r7, #12]
 8011c36:	4413      	add	r3, r2
 8011c38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011c3c:	681b      	ldr	r3, [r3, #0]
 8011c3e:	68ba      	ldr	r2, [r7, #8]
 8011c40:	0151      	lsls	r1, r2, #5
 8011c42:	68fa      	ldr	r2, [r7, #12]
 8011c44:	440a      	add	r2, r1
 8011c46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011c4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011c4e:	6013      	str	r3, [r2, #0]
 8011c50:	e027      	b.n	8011ca2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8011c52:	68bb      	ldr	r3, [r7, #8]
 8011c54:	015a      	lsls	r2, r3, #5
 8011c56:	68fb      	ldr	r3, [r7, #12]
 8011c58:	4413      	add	r3, r2
 8011c5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	68ba      	ldr	r2, [r7, #8]
 8011c62:	0151      	lsls	r1, r2, #5
 8011c64:	68fa      	ldr	r2, [r7, #12]
 8011c66:	440a      	add	r2, r1
 8011c68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011c6c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8011c70:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8011c72:	683b      	ldr	r3, [r7, #0]
 8011c74:	791b      	ldrb	r3, [r3, #4]
 8011c76:	2b03      	cmp	r3, #3
 8011c78:	d003      	beq.n	8011c82 <USB_EPClearStall+0x9e>
 8011c7a:	683b      	ldr	r3, [r7, #0]
 8011c7c:	791b      	ldrb	r3, [r3, #4]
 8011c7e:	2b02      	cmp	r3, #2
 8011c80:	d10f      	bne.n	8011ca2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8011c82:	68bb      	ldr	r3, [r7, #8]
 8011c84:	015a      	lsls	r2, r3, #5
 8011c86:	68fb      	ldr	r3, [r7, #12]
 8011c88:	4413      	add	r3, r2
 8011c8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011c8e:	681b      	ldr	r3, [r3, #0]
 8011c90:	68ba      	ldr	r2, [r7, #8]
 8011c92:	0151      	lsls	r1, r2, #5
 8011c94:	68fa      	ldr	r2, [r7, #12]
 8011c96:	440a      	add	r2, r1
 8011c98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011c9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011ca0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8011ca2:	2300      	movs	r3, #0
}
 8011ca4:	4618      	mov	r0, r3
 8011ca6:	3714      	adds	r7, #20
 8011ca8:	46bd      	mov	sp, r7
 8011caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cae:	4770      	bx	lr

08011cb0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8011cb0:	b480      	push	{r7}
 8011cb2:	b085      	sub	sp, #20
 8011cb4:	af00      	add	r7, sp, #0
 8011cb6:	6078      	str	r0, [r7, #4]
 8011cb8:	460b      	mov	r3, r1
 8011cba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8011cc0:	68fb      	ldr	r3, [r7, #12]
 8011cc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011cc6:	681b      	ldr	r3, [r3, #0]
 8011cc8:	68fa      	ldr	r2, [r7, #12]
 8011cca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011cce:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8011cd2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8011cd4:	68fb      	ldr	r3, [r7, #12]
 8011cd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011cda:	681a      	ldr	r2, [r3, #0]
 8011cdc:	78fb      	ldrb	r3, [r7, #3]
 8011cde:	011b      	lsls	r3, r3, #4
 8011ce0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8011ce4:	68f9      	ldr	r1, [r7, #12]
 8011ce6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011cea:	4313      	orrs	r3, r2
 8011cec:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8011cee:	2300      	movs	r3, #0
}
 8011cf0:	4618      	mov	r0, r3
 8011cf2:	3714      	adds	r7, #20
 8011cf4:	46bd      	mov	sp, r7
 8011cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cfa:	4770      	bx	lr

08011cfc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8011cfc:	b480      	push	{r7}
 8011cfe:	b085      	sub	sp, #20
 8011d00:	af00      	add	r7, sp, #0
 8011d02:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011d0e:	681b      	ldr	r3, [r3, #0]
 8011d10:	68fa      	ldr	r2, [r7, #12]
 8011d12:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8011d16:	f023 0303 	bic.w	r3, r3, #3
 8011d1a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8011d1c:	68fb      	ldr	r3, [r7, #12]
 8011d1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011d22:	685b      	ldr	r3, [r3, #4]
 8011d24:	68fa      	ldr	r2, [r7, #12]
 8011d26:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011d2a:	f023 0302 	bic.w	r3, r3, #2
 8011d2e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8011d30:	2300      	movs	r3, #0
}
 8011d32:	4618      	mov	r0, r3
 8011d34:	3714      	adds	r7, #20
 8011d36:	46bd      	mov	sp, r7
 8011d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d3c:	4770      	bx	lr

08011d3e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8011d3e:	b480      	push	{r7}
 8011d40:	b085      	sub	sp, #20
 8011d42:	af00      	add	r7, sp, #0
 8011d44:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8011d4a:	68fb      	ldr	r3, [r7, #12]
 8011d4c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011d50:	681b      	ldr	r3, [r3, #0]
 8011d52:	68fa      	ldr	r2, [r7, #12]
 8011d54:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8011d58:	f023 0303 	bic.w	r3, r3, #3
 8011d5c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8011d5e:	68fb      	ldr	r3, [r7, #12]
 8011d60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011d64:	685b      	ldr	r3, [r3, #4]
 8011d66:	68fa      	ldr	r2, [r7, #12]
 8011d68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011d6c:	f043 0302 	orr.w	r3, r3, #2
 8011d70:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8011d72:	2300      	movs	r3, #0
}
 8011d74:	4618      	mov	r0, r3
 8011d76:	3714      	adds	r7, #20
 8011d78:	46bd      	mov	sp, r7
 8011d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d7e:	4770      	bx	lr

08011d80 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8011d80:	b480      	push	{r7}
 8011d82:	b085      	sub	sp, #20
 8011d84:	af00      	add	r7, sp, #0
 8011d86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	695b      	ldr	r3, [r3, #20]
 8011d8c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	699b      	ldr	r3, [r3, #24]
 8011d92:	68fa      	ldr	r2, [r7, #12]
 8011d94:	4013      	ands	r3, r2
 8011d96:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8011d98:	68fb      	ldr	r3, [r7, #12]
}
 8011d9a:	4618      	mov	r0, r3
 8011d9c:	3714      	adds	r7, #20
 8011d9e:	46bd      	mov	sp, r7
 8011da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011da4:	4770      	bx	lr

08011da6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8011da6:	b480      	push	{r7}
 8011da8:	b085      	sub	sp, #20
 8011daa:	af00      	add	r7, sp, #0
 8011dac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011dae:	687b      	ldr	r3, [r7, #4]
 8011db0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8011db2:	68fb      	ldr	r3, [r7, #12]
 8011db4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011db8:	699b      	ldr	r3, [r3, #24]
 8011dba:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8011dbc:	68fb      	ldr	r3, [r7, #12]
 8011dbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011dc2:	69db      	ldr	r3, [r3, #28]
 8011dc4:	68ba      	ldr	r2, [r7, #8]
 8011dc6:	4013      	ands	r3, r2
 8011dc8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8011dca:	68bb      	ldr	r3, [r7, #8]
 8011dcc:	0c1b      	lsrs	r3, r3, #16
}
 8011dce:	4618      	mov	r0, r3
 8011dd0:	3714      	adds	r7, #20
 8011dd2:	46bd      	mov	sp, r7
 8011dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dd8:	4770      	bx	lr

08011dda <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8011dda:	b480      	push	{r7}
 8011ddc:	b085      	sub	sp, #20
 8011dde:	af00      	add	r7, sp, #0
 8011de0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8011de6:	68fb      	ldr	r3, [r7, #12]
 8011de8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011dec:	699b      	ldr	r3, [r3, #24]
 8011dee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8011df0:	68fb      	ldr	r3, [r7, #12]
 8011df2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011df6:	69db      	ldr	r3, [r3, #28]
 8011df8:	68ba      	ldr	r2, [r7, #8]
 8011dfa:	4013      	ands	r3, r2
 8011dfc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8011dfe:	68bb      	ldr	r3, [r7, #8]
 8011e00:	b29b      	uxth	r3, r3
}
 8011e02:	4618      	mov	r0, r3
 8011e04:	3714      	adds	r7, #20
 8011e06:	46bd      	mov	sp, r7
 8011e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e0c:	4770      	bx	lr

08011e0e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8011e0e:	b480      	push	{r7}
 8011e10:	b085      	sub	sp, #20
 8011e12:	af00      	add	r7, sp, #0
 8011e14:	6078      	str	r0, [r7, #4]
 8011e16:	460b      	mov	r3, r1
 8011e18:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8011e1e:	78fb      	ldrb	r3, [r7, #3]
 8011e20:	015a      	lsls	r2, r3, #5
 8011e22:	68fb      	ldr	r3, [r7, #12]
 8011e24:	4413      	add	r3, r2
 8011e26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011e2a:	689b      	ldr	r3, [r3, #8]
 8011e2c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8011e2e:	68fb      	ldr	r3, [r7, #12]
 8011e30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011e34:	695b      	ldr	r3, [r3, #20]
 8011e36:	68ba      	ldr	r2, [r7, #8]
 8011e38:	4013      	ands	r3, r2
 8011e3a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8011e3c:	68bb      	ldr	r3, [r7, #8]
}
 8011e3e:	4618      	mov	r0, r3
 8011e40:	3714      	adds	r7, #20
 8011e42:	46bd      	mov	sp, r7
 8011e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e48:	4770      	bx	lr

08011e4a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8011e4a:	b480      	push	{r7}
 8011e4c:	b087      	sub	sp, #28
 8011e4e:	af00      	add	r7, sp, #0
 8011e50:	6078      	str	r0, [r7, #4]
 8011e52:	460b      	mov	r3, r1
 8011e54:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011e56:	687b      	ldr	r3, [r7, #4]
 8011e58:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8011e5a:	697b      	ldr	r3, [r7, #20]
 8011e5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011e60:	691b      	ldr	r3, [r3, #16]
 8011e62:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8011e64:	697b      	ldr	r3, [r7, #20]
 8011e66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011e6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011e6c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8011e6e:	78fb      	ldrb	r3, [r7, #3]
 8011e70:	f003 030f 	and.w	r3, r3, #15
 8011e74:	68fa      	ldr	r2, [r7, #12]
 8011e76:	fa22 f303 	lsr.w	r3, r2, r3
 8011e7a:	01db      	lsls	r3, r3, #7
 8011e7c:	b2db      	uxtb	r3, r3
 8011e7e:	693a      	ldr	r2, [r7, #16]
 8011e80:	4313      	orrs	r3, r2
 8011e82:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8011e84:	78fb      	ldrb	r3, [r7, #3]
 8011e86:	015a      	lsls	r2, r3, #5
 8011e88:	697b      	ldr	r3, [r7, #20]
 8011e8a:	4413      	add	r3, r2
 8011e8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011e90:	689b      	ldr	r3, [r3, #8]
 8011e92:	693a      	ldr	r2, [r7, #16]
 8011e94:	4013      	ands	r3, r2
 8011e96:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8011e98:	68bb      	ldr	r3, [r7, #8]
}
 8011e9a:	4618      	mov	r0, r3
 8011e9c:	371c      	adds	r7, #28
 8011e9e:	46bd      	mov	sp, r7
 8011ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ea4:	4770      	bx	lr

08011ea6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8011ea6:	b480      	push	{r7}
 8011ea8:	b083      	sub	sp, #12
 8011eaa:	af00      	add	r7, sp, #0
 8011eac:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	695b      	ldr	r3, [r3, #20]
 8011eb2:	f003 0301 	and.w	r3, r3, #1
}
 8011eb6:	4618      	mov	r0, r3
 8011eb8:	370c      	adds	r7, #12
 8011eba:	46bd      	mov	sp, r7
 8011ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ec0:	4770      	bx	lr

08011ec2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8011ec2:	b480      	push	{r7}
 8011ec4:	b085      	sub	sp, #20
 8011ec6:	af00      	add	r7, sp, #0
 8011ec8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8011ece:	68fb      	ldr	r3, [r7, #12]
 8011ed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011ed4:	681b      	ldr	r3, [r3, #0]
 8011ed6:	68fa      	ldr	r2, [r7, #12]
 8011ed8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011edc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8011ee0:	f023 0307 	bic.w	r3, r3, #7
 8011ee4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8011ee6:	68fb      	ldr	r3, [r7, #12]
 8011ee8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011eec:	685b      	ldr	r3, [r3, #4]
 8011eee:	68fa      	ldr	r2, [r7, #12]
 8011ef0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011ef4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011ef8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8011efa:	2300      	movs	r3, #0
}
 8011efc:	4618      	mov	r0, r3
 8011efe:	3714      	adds	r7, #20
 8011f00:	46bd      	mov	sp, r7
 8011f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f06:	4770      	bx	lr

08011f08 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8011f08:	b480      	push	{r7}
 8011f0a:	b087      	sub	sp, #28
 8011f0c:	af00      	add	r7, sp, #0
 8011f0e:	60f8      	str	r0, [r7, #12]
 8011f10:	460b      	mov	r3, r1
 8011f12:	607a      	str	r2, [r7, #4]
 8011f14:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011f16:	68fb      	ldr	r3, [r7, #12]
 8011f18:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8011f1a:	68fb      	ldr	r3, [r7, #12]
 8011f1c:	333c      	adds	r3, #60	@ 0x3c
 8011f1e:	3304      	adds	r3, #4
 8011f20:	681b      	ldr	r3, [r3, #0]
 8011f22:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8011f24:	693b      	ldr	r3, [r7, #16]
 8011f26:	4a26      	ldr	r2, [pc, #152]	@ (8011fc0 <USB_EP0_OutStart+0xb8>)
 8011f28:	4293      	cmp	r3, r2
 8011f2a:	d90a      	bls.n	8011f42 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8011f2c:	697b      	ldr	r3, [r7, #20]
 8011f2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011f32:	681b      	ldr	r3, [r3, #0]
 8011f34:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011f38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011f3c:	d101      	bne.n	8011f42 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8011f3e:	2300      	movs	r3, #0
 8011f40:	e037      	b.n	8011fb2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8011f42:	697b      	ldr	r3, [r7, #20]
 8011f44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011f48:	461a      	mov	r2, r3
 8011f4a:	2300      	movs	r3, #0
 8011f4c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8011f4e:	697b      	ldr	r3, [r7, #20]
 8011f50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011f54:	691b      	ldr	r3, [r3, #16]
 8011f56:	697a      	ldr	r2, [r7, #20]
 8011f58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011f5c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011f60:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8011f62:	697b      	ldr	r3, [r7, #20]
 8011f64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011f68:	691b      	ldr	r3, [r3, #16]
 8011f6a:	697a      	ldr	r2, [r7, #20]
 8011f6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011f70:	f043 0318 	orr.w	r3, r3, #24
 8011f74:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8011f76:	697b      	ldr	r3, [r7, #20]
 8011f78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011f7c:	691b      	ldr	r3, [r3, #16]
 8011f7e:	697a      	ldr	r2, [r7, #20]
 8011f80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011f84:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8011f88:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8011f8a:	7afb      	ldrb	r3, [r7, #11]
 8011f8c:	2b01      	cmp	r3, #1
 8011f8e:	d10f      	bne.n	8011fb0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8011f90:	697b      	ldr	r3, [r7, #20]
 8011f92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011f96:	461a      	mov	r2, r3
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8011f9c:	697b      	ldr	r3, [r7, #20]
 8011f9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011fa2:	681b      	ldr	r3, [r3, #0]
 8011fa4:	697a      	ldr	r2, [r7, #20]
 8011fa6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011faa:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8011fae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8011fb0:	2300      	movs	r3, #0
}
 8011fb2:	4618      	mov	r0, r3
 8011fb4:	371c      	adds	r7, #28
 8011fb6:	46bd      	mov	sp, r7
 8011fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fbc:	4770      	bx	lr
 8011fbe:	bf00      	nop
 8011fc0:	4f54300a 	.word	0x4f54300a

08011fc4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8011fc4:	b480      	push	{r7}
 8011fc6:	b085      	sub	sp, #20
 8011fc8:	af00      	add	r7, sp, #0
 8011fca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011fcc:	2300      	movs	r3, #0
 8011fce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011fd0:	68fb      	ldr	r3, [r7, #12]
 8011fd2:	3301      	adds	r3, #1
 8011fd4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011fd6:	68fb      	ldr	r3, [r7, #12]
 8011fd8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011fdc:	d901      	bls.n	8011fe2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8011fde:	2303      	movs	r3, #3
 8011fe0:	e01b      	b.n	801201a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	691b      	ldr	r3, [r3, #16]
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	daf2      	bge.n	8011fd0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8011fea:	2300      	movs	r3, #0
 8011fec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8011fee:	687b      	ldr	r3, [r7, #4]
 8011ff0:	691b      	ldr	r3, [r3, #16]
 8011ff2:	f043 0201 	orr.w	r2, r3, #1
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011ffa:	68fb      	ldr	r3, [r7, #12]
 8011ffc:	3301      	adds	r3, #1
 8011ffe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8012000:	68fb      	ldr	r3, [r7, #12]
 8012002:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8012006:	d901      	bls.n	801200c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8012008:	2303      	movs	r3, #3
 801200a:	e006      	b.n	801201a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	691b      	ldr	r3, [r3, #16]
 8012010:	f003 0301 	and.w	r3, r3, #1
 8012014:	2b01      	cmp	r3, #1
 8012016:	d0f0      	beq.n	8011ffa <USB_CoreReset+0x36>

  return HAL_OK;
 8012018:	2300      	movs	r3, #0
}
 801201a:	4618      	mov	r0, r3
 801201c:	3714      	adds	r7, #20
 801201e:	46bd      	mov	sp, r7
 8012020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012024:	4770      	bx	lr
	...

08012028 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8012028:	b580      	push	{r7, lr}
 801202a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 801202c:	4904      	ldr	r1, [pc, #16]	@ (8012040 <MX_FATFS_Init+0x18>)
 801202e:	4805      	ldr	r0, [pc, #20]	@ (8012044 <MX_FATFS_Init+0x1c>)
 8012030:	f005 f80a 	bl	8017048 <FATFS_LinkDriver>
 8012034:	4603      	mov	r3, r0
 8012036:	461a      	mov	r2, r3
 8012038:	4b03      	ldr	r3, [pc, #12]	@ (8012048 <MX_FATFS_Init+0x20>)
 801203a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 801203c:	bf00      	nop
 801203e:	bd80      	pop	{r7, pc}
 8012040:	20007450 	.word	0x20007450
 8012044:	200001c0 	.word	0x200001c0
 8012048:	2000744c 	.word	0x2000744c

0801204c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 801204c:	b480      	push	{r7}
 801204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8012050:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8012052:	4618      	mov	r0, r3
 8012054:	46bd      	mov	sp, r7
 8012056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801205a:	4770      	bx	lr

0801205c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 801205c:	b580      	push	{r7, lr}
 801205e:	b082      	sub	sp, #8
 8012060:	af00      	add	r7, sp, #0
 8012062:	4603      	mov	r3, r0
 8012064:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 8012066:	79fb      	ldrb	r3, [r7, #7]
 8012068:	4618      	mov	r0, r3
 801206a:	f7ef faa7 	bl	80015bc <SD_disk_initialize>
 801206e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8012070:	4618      	mov	r0, r3
 8012072:	3708      	adds	r7, #8
 8012074:	46bd      	mov	sp, r7
 8012076:	bd80      	pop	{r7, pc}

08012078 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8012078:	b580      	push	{r7, lr}
 801207a:	b082      	sub	sp, #8
 801207c:	af00      	add	r7, sp, #0
 801207e:	4603      	mov	r3, r0
 8012080:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 8012082:	79fb      	ldrb	r3, [r7, #7]
 8012084:	4618      	mov	r0, r3
 8012086:	f7ef fb7f 	bl	8001788 <SD_disk_status>
 801208a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 801208c:	4618      	mov	r0, r3
 801208e:	3708      	adds	r7, #8
 8012090:	46bd      	mov	sp, r7
 8012092:	bd80      	pop	{r7, pc}

08012094 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8012094:	b580      	push	{r7, lr}
 8012096:	b084      	sub	sp, #16
 8012098:	af00      	add	r7, sp, #0
 801209a:	60b9      	str	r1, [r7, #8]
 801209c:	607a      	str	r2, [r7, #4]
 801209e:	603b      	str	r3, [r7, #0]
 80120a0:	4603      	mov	r3, r0
 80120a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 80120a4:	7bf8      	ldrb	r0, [r7, #15]
 80120a6:	683b      	ldr	r3, [r7, #0]
 80120a8:	687a      	ldr	r2, [r7, #4]
 80120aa:	68b9      	ldr	r1, [r7, #8]
 80120ac:	f7ef fb82 	bl	80017b4 <SD_disk_read>
 80120b0:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 80120b2:	4618      	mov	r0, r3
 80120b4:	3710      	adds	r7, #16
 80120b6:	46bd      	mov	sp, r7
 80120b8:	bd80      	pop	{r7, pc}

080120ba <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80120ba:	b580      	push	{r7, lr}
 80120bc:	b084      	sub	sp, #16
 80120be:	af00      	add	r7, sp, #0
 80120c0:	60b9      	str	r1, [r7, #8]
 80120c2:	607a      	str	r2, [r7, #4]
 80120c4:	603b      	str	r3, [r7, #0]
 80120c6:	4603      	mov	r3, r0
 80120c8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 80120ca:	7bf8      	ldrb	r0, [r7, #15]
 80120cc:	683b      	ldr	r3, [r7, #0]
 80120ce:	687a      	ldr	r2, [r7, #4]
 80120d0:	68b9      	ldr	r1, [r7, #8]
 80120d2:	f7ef fbd9 	bl	8001888 <SD_disk_write>
 80120d6:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 80120d8:	4618      	mov	r0, r3
 80120da:	3710      	adds	r7, #16
 80120dc:	46bd      	mov	sp, r7
 80120de:	bd80      	pop	{r7, pc}

080120e0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80120e0:	b580      	push	{r7, lr}
 80120e2:	b082      	sub	sp, #8
 80120e4:	af00      	add	r7, sp, #0
 80120e6:	4603      	mov	r3, r0
 80120e8:	603a      	str	r2, [r7, #0]
 80120ea:	71fb      	strb	r3, [r7, #7]
 80120ec:	460b      	mov	r3, r1
 80120ee:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 80120f0:	79b9      	ldrb	r1, [r7, #6]
 80120f2:	79fb      	ldrb	r3, [r7, #7]
 80120f4:	683a      	ldr	r2, [r7, #0]
 80120f6:	4618      	mov	r0, r3
 80120f8:	f7ef fc4a 	bl	8001990 <SD_disk_ioctl>
 80120fc:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80120fe:	4618      	mov	r0, r3
 8012100:	3708      	adds	r7, #8
 8012102:	46bd      	mov	sp, r7
 8012104:	bd80      	pop	{r7, pc}
	...

08012108 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012108:	b580      	push	{r7, lr}
 801210a:	b084      	sub	sp, #16
 801210c:	af00      	add	r7, sp, #0
 801210e:	6078      	str	r0, [r7, #4]
 8012110:	460b      	mov	r3, r1
 8012112:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8012114:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8012118:	f005 fd1c 	bl	8017b54 <USBD_static_malloc>
 801211c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801211e:	68fb      	ldr	r3, [r7, #12]
 8012120:	2b00      	cmp	r3, #0
 8012122:	d109      	bne.n	8012138 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	32b0      	adds	r2, #176	@ 0xb0
 801212e:	2100      	movs	r1, #0
 8012130:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8012134:	2302      	movs	r3, #2
 8012136:	e0d4      	b.n	80122e2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8012138:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 801213c:	2100      	movs	r1, #0
 801213e:	68f8      	ldr	r0, [r7, #12]
 8012140:	f007 faa9 	bl	8019696 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	32b0      	adds	r2, #176	@ 0xb0
 801214e:	68f9      	ldr	r1, [r7, #12]
 8012150:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	32b0      	adds	r2, #176	@ 0xb0
 801215e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	7c1b      	ldrb	r3, [r3, #16]
 801216c:	2b00      	cmp	r3, #0
 801216e:	d138      	bne.n	80121e2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8012170:	4b5e      	ldr	r3, [pc, #376]	@ (80122ec <USBD_CDC_Init+0x1e4>)
 8012172:	7819      	ldrb	r1, [r3, #0]
 8012174:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012178:	2202      	movs	r2, #2
 801217a:	6878      	ldr	r0, [r7, #4]
 801217c:	f005 fbc7 	bl	801790e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8012180:	4b5a      	ldr	r3, [pc, #360]	@ (80122ec <USBD_CDC_Init+0x1e4>)
 8012182:	781b      	ldrb	r3, [r3, #0]
 8012184:	f003 020f 	and.w	r2, r3, #15
 8012188:	6879      	ldr	r1, [r7, #4]
 801218a:	4613      	mov	r3, r2
 801218c:	009b      	lsls	r3, r3, #2
 801218e:	4413      	add	r3, r2
 8012190:	009b      	lsls	r3, r3, #2
 8012192:	440b      	add	r3, r1
 8012194:	3324      	adds	r3, #36	@ 0x24
 8012196:	2201      	movs	r2, #1
 8012198:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801219a:	4b55      	ldr	r3, [pc, #340]	@ (80122f0 <USBD_CDC_Init+0x1e8>)
 801219c:	7819      	ldrb	r1, [r3, #0]
 801219e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80121a2:	2202      	movs	r2, #2
 80121a4:	6878      	ldr	r0, [r7, #4]
 80121a6:	f005 fbb2 	bl	801790e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80121aa:	4b51      	ldr	r3, [pc, #324]	@ (80122f0 <USBD_CDC_Init+0x1e8>)
 80121ac:	781b      	ldrb	r3, [r3, #0]
 80121ae:	f003 020f 	and.w	r2, r3, #15
 80121b2:	6879      	ldr	r1, [r7, #4]
 80121b4:	4613      	mov	r3, r2
 80121b6:	009b      	lsls	r3, r3, #2
 80121b8:	4413      	add	r3, r2
 80121ba:	009b      	lsls	r3, r3, #2
 80121bc:	440b      	add	r3, r1
 80121be:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80121c2:	2201      	movs	r2, #1
 80121c4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80121c6:	4b4b      	ldr	r3, [pc, #300]	@ (80122f4 <USBD_CDC_Init+0x1ec>)
 80121c8:	781b      	ldrb	r3, [r3, #0]
 80121ca:	f003 020f 	and.w	r2, r3, #15
 80121ce:	6879      	ldr	r1, [r7, #4]
 80121d0:	4613      	mov	r3, r2
 80121d2:	009b      	lsls	r3, r3, #2
 80121d4:	4413      	add	r3, r2
 80121d6:	009b      	lsls	r3, r3, #2
 80121d8:	440b      	add	r3, r1
 80121da:	3326      	adds	r3, #38	@ 0x26
 80121dc:	2210      	movs	r2, #16
 80121de:	801a      	strh	r2, [r3, #0]
 80121e0:	e035      	b.n	801224e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80121e2:	4b42      	ldr	r3, [pc, #264]	@ (80122ec <USBD_CDC_Init+0x1e4>)
 80121e4:	7819      	ldrb	r1, [r3, #0]
 80121e6:	2340      	movs	r3, #64	@ 0x40
 80121e8:	2202      	movs	r2, #2
 80121ea:	6878      	ldr	r0, [r7, #4]
 80121ec:	f005 fb8f 	bl	801790e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80121f0:	4b3e      	ldr	r3, [pc, #248]	@ (80122ec <USBD_CDC_Init+0x1e4>)
 80121f2:	781b      	ldrb	r3, [r3, #0]
 80121f4:	f003 020f 	and.w	r2, r3, #15
 80121f8:	6879      	ldr	r1, [r7, #4]
 80121fa:	4613      	mov	r3, r2
 80121fc:	009b      	lsls	r3, r3, #2
 80121fe:	4413      	add	r3, r2
 8012200:	009b      	lsls	r3, r3, #2
 8012202:	440b      	add	r3, r1
 8012204:	3324      	adds	r3, #36	@ 0x24
 8012206:	2201      	movs	r2, #1
 8012208:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801220a:	4b39      	ldr	r3, [pc, #228]	@ (80122f0 <USBD_CDC_Init+0x1e8>)
 801220c:	7819      	ldrb	r1, [r3, #0]
 801220e:	2340      	movs	r3, #64	@ 0x40
 8012210:	2202      	movs	r2, #2
 8012212:	6878      	ldr	r0, [r7, #4]
 8012214:	f005 fb7b 	bl	801790e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8012218:	4b35      	ldr	r3, [pc, #212]	@ (80122f0 <USBD_CDC_Init+0x1e8>)
 801221a:	781b      	ldrb	r3, [r3, #0]
 801221c:	f003 020f 	and.w	r2, r3, #15
 8012220:	6879      	ldr	r1, [r7, #4]
 8012222:	4613      	mov	r3, r2
 8012224:	009b      	lsls	r3, r3, #2
 8012226:	4413      	add	r3, r2
 8012228:	009b      	lsls	r3, r3, #2
 801222a:	440b      	add	r3, r1
 801222c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8012230:	2201      	movs	r2, #1
 8012232:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8012234:	4b2f      	ldr	r3, [pc, #188]	@ (80122f4 <USBD_CDC_Init+0x1ec>)
 8012236:	781b      	ldrb	r3, [r3, #0]
 8012238:	f003 020f 	and.w	r2, r3, #15
 801223c:	6879      	ldr	r1, [r7, #4]
 801223e:	4613      	mov	r3, r2
 8012240:	009b      	lsls	r3, r3, #2
 8012242:	4413      	add	r3, r2
 8012244:	009b      	lsls	r3, r3, #2
 8012246:	440b      	add	r3, r1
 8012248:	3326      	adds	r3, #38	@ 0x26
 801224a:	2210      	movs	r2, #16
 801224c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 801224e:	4b29      	ldr	r3, [pc, #164]	@ (80122f4 <USBD_CDC_Init+0x1ec>)
 8012250:	7819      	ldrb	r1, [r3, #0]
 8012252:	2308      	movs	r3, #8
 8012254:	2203      	movs	r2, #3
 8012256:	6878      	ldr	r0, [r7, #4]
 8012258:	f005 fb59 	bl	801790e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 801225c:	4b25      	ldr	r3, [pc, #148]	@ (80122f4 <USBD_CDC_Init+0x1ec>)
 801225e:	781b      	ldrb	r3, [r3, #0]
 8012260:	f003 020f 	and.w	r2, r3, #15
 8012264:	6879      	ldr	r1, [r7, #4]
 8012266:	4613      	mov	r3, r2
 8012268:	009b      	lsls	r3, r3, #2
 801226a:	4413      	add	r3, r2
 801226c:	009b      	lsls	r3, r3, #2
 801226e:	440b      	add	r3, r1
 8012270:	3324      	adds	r3, #36	@ 0x24
 8012272:	2201      	movs	r2, #1
 8012274:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8012276:	68fb      	ldr	r3, [r7, #12]
 8012278:	2200      	movs	r2, #0
 801227a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012284:	687a      	ldr	r2, [r7, #4]
 8012286:	33b0      	adds	r3, #176	@ 0xb0
 8012288:	009b      	lsls	r3, r3, #2
 801228a:	4413      	add	r3, r2
 801228c:	685b      	ldr	r3, [r3, #4]
 801228e:	681b      	ldr	r3, [r3, #0]
 8012290:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8012292:	68fb      	ldr	r3, [r7, #12]
 8012294:	2200      	movs	r2, #0
 8012296:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	2200      	movs	r2, #0
 801229e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80122a2:	68fb      	ldr	r3, [r7, #12]
 80122a4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	d101      	bne.n	80122b0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80122ac:	2302      	movs	r3, #2
 80122ae:	e018      	b.n	80122e2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	7c1b      	ldrb	r3, [r3, #16]
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d10a      	bne.n	80122ce <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80122b8:	4b0d      	ldr	r3, [pc, #52]	@ (80122f0 <USBD_CDC_Init+0x1e8>)
 80122ba:	7819      	ldrb	r1, [r3, #0]
 80122bc:	68fb      	ldr	r3, [r7, #12]
 80122be:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80122c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80122c6:	6878      	ldr	r0, [r7, #4]
 80122c8:	f005 fc10 	bl	8017aec <USBD_LL_PrepareReceive>
 80122cc:	e008      	b.n	80122e0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80122ce:	4b08      	ldr	r3, [pc, #32]	@ (80122f0 <USBD_CDC_Init+0x1e8>)
 80122d0:	7819      	ldrb	r1, [r3, #0]
 80122d2:	68fb      	ldr	r3, [r7, #12]
 80122d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80122d8:	2340      	movs	r3, #64	@ 0x40
 80122da:	6878      	ldr	r0, [r7, #4]
 80122dc:	f005 fc06 	bl	8017aec <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80122e0:	2300      	movs	r3, #0
}
 80122e2:	4618      	mov	r0, r3
 80122e4:	3710      	adds	r7, #16
 80122e6:	46bd      	mov	sp, r7
 80122e8:	bd80      	pop	{r7, pc}
 80122ea:	bf00      	nop
 80122ec:	2000025b 	.word	0x2000025b
 80122f0:	2000025c 	.word	0x2000025c
 80122f4:	2000025d 	.word	0x2000025d

080122f8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80122f8:	b580      	push	{r7, lr}
 80122fa:	b082      	sub	sp, #8
 80122fc:	af00      	add	r7, sp, #0
 80122fe:	6078      	str	r0, [r7, #4]
 8012300:	460b      	mov	r3, r1
 8012302:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8012304:	4b3a      	ldr	r3, [pc, #232]	@ (80123f0 <USBD_CDC_DeInit+0xf8>)
 8012306:	781b      	ldrb	r3, [r3, #0]
 8012308:	4619      	mov	r1, r3
 801230a:	6878      	ldr	r0, [r7, #4]
 801230c:	f005 fb25 	bl	801795a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8012310:	4b37      	ldr	r3, [pc, #220]	@ (80123f0 <USBD_CDC_DeInit+0xf8>)
 8012312:	781b      	ldrb	r3, [r3, #0]
 8012314:	f003 020f 	and.w	r2, r3, #15
 8012318:	6879      	ldr	r1, [r7, #4]
 801231a:	4613      	mov	r3, r2
 801231c:	009b      	lsls	r3, r3, #2
 801231e:	4413      	add	r3, r2
 8012320:	009b      	lsls	r3, r3, #2
 8012322:	440b      	add	r3, r1
 8012324:	3324      	adds	r3, #36	@ 0x24
 8012326:	2200      	movs	r2, #0
 8012328:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801232a:	4b32      	ldr	r3, [pc, #200]	@ (80123f4 <USBD_CDC_DeInit+0xfc>)
 801232c:	781b      	ldrb	r3, [r3, #0]
 801232e:	4619      	mov	r1, r3
 8012330:	6878      	ldr	r0, [r7, #4]
 8012332:	f005 fb12 	bl	801795a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8012336:	4b2f      	ldr	r3, [pc, #188]	@ (80123f4 <USBD_CDC_DeInit+0xfc>)
 8012338:	781b      	ldrb	r3, [r3, #0]
 801233a:	f003 020f 	and.w	r2, r3, #15
 801233e:	6879      	ldr	r1, [r7, #4]
 8012340:	4613      	mov	r3, r2
 8012342:	009b      	lsls	r3, r3, #2
 8012344:	4413      	add	r3, r2
 8012346:	009b      	lsls	r3, r3, #2
 8012348:	440b      	add	r3, r1
 801234a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801234e:	2200      	movs	r2, #0
 8012350:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8012352:	4b29      	ldr	r3, [pc, #164]	@ (80123f8 <USBD_CDC_DeInit+0x100>)
 8012354:	781b      	ldrb	r3, [r3, #0]
 8012356:	4619      	mov	r1, r3
 8012358:	6878      	ldr	r0, [r7, #4]
 801235a:	f005 fafe 	bl	801795a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 801235e:	4b26      	ldr	r3, [pc, #152]	@ (80123f8 <USBD_CDC_DeInit+0x100>)
 8012360:	781b      	ldrb	r3, [r3, #0]
 8012362:	f003 020f 	and.w	r2, r3, #15
 8012366:	6879      	ldr	r1, [r7, #4]
 8012368:	4613      	mov	r3, r2
 801236a:	009b      	lsls	r3, r3, #2
 801236c:	4413      	add	r3, r2
 801236e:	009b      	lsls	r3, r3, #2
 8012370:	440b      	add	r3, r1
 8012372:	3324      	adds	r3, #36	@ 0x24
 8012374:	2200      	movs	r2, #0
 8012376:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8012378:	4b1f      	ldr	r3, [pc, #124]	@ (80123f8 <USBD_CDC_DeInit+0x100>)
 801237a:	781b      	ldrb	r3, [r3, #0]
 801237c:	f003 020f 	and.w	r2, r3, #15
 8012380:	6879      	ldr	r1, [r7, #4]
 8012382:	4613      	mov	r3, r2
 8012384:	009b      	lsls	r3, r3, #2
 8012386:	4413      	add	r3, r2
 8012388:	009b      	lsls	r3, r3, #2
 801238a:	440b      	add	r3, r1
 801238c:	3326      	adds	r3, #38	@ 0x26
 801238e:	2200      	movs	r2, #0
 8012390:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	32b0      	adds	r2, #176	@ 0xb0
 801239c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80123a0:	2b00      	cmp	r3, #0
 80123a2:	d01f      	beq.n	80123e4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80123a4:	687b      	ldr	r3, [r7, #4]
 80123a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80123aa:	687a      	ldr	r2, [r7, #4]
 80123ac:	33b0      	adds	r3, #176	@ 0xb0
 80123ae:	009b      	lsls	r3, r3, #2
 80123b0:	4413      	add	r3, r2
 80123b2:	685b      	ldr	r3, [r3, #4]
 80123b4:	685b      	ldr	r3, [r3, #4]
 80123b6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80123be:	687b      	ldr	r3, [r7, #4]
 80123c0:	32b0      	adds	r2, #176	@ 0xb0
 80123c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80123c6:	4618      	mov	r0, r3
 80123c8:	f005 fbd2 	bl	8017b70 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	32b0      	adds	r2, #176	@ 0xb0
 80123d6:	2100      	movs	r1, #0
 80123d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	2200      	movs	r2, #0
 80123e0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80123e4:	2300      	movs	r3, #0
}
 80123e6:	4618      	mov	r0, r3
 80123e8:	3708      	adds	r7, #8
 80123ea:	46bd      	mov	sp, r7
 80123ec:	bd80      	pop	{r7, pc}
 80123ee:	bf00      	nop
 80123f0:	2000025b 	.word	0x2000025b
 80123f4:	2000025c 	.word	0x2000025c
 80123f8:	2000025d 	.word	0x2000025d

080123fc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80123fc:	b580      	push	{r7, lr}
 80123fe:	b086      	sub	sp, #24
 8012400:	af00      	add	r7, sp, #0
 8012402:	6078      	str	r0, [r7, #4]
 8012404:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	32b0      	adds	r2, #176	@ 0xb0
 8012410:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012414:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8012416:	2300      	movs	r3, #0
 8012418:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801241a:	2300      	movs	r3, #0
 801241c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801241e:	2300      	movs	r3, #0
 8012420:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8012422:	693b      	ldr	r3, [r7, #16]
 8012424:	2b00      	cmp	r3, #0
 8012426:	d101      	bne.n	801242c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8012428:	2303      	movs	r3, #3
 801242a:	e0bf      	b.n	80125ac <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801242c:	683b      	ldr	r3, [r7, #0]
 801242e:	781b      	ldrb	r3, [r3, #0]
 8012430:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012434:	2b00      	cmp	r3, #0
 8012436:	d050      	beq.n	80124da <USBD_CDC_Setup+0xde>
 8012438:	2b20      	cmp	r3, #32
 801243a:	f040 80af 	bne.w	801259c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801243e:	683b      	ldr	r3, [r7, #0]
 8012440:	88db      	ldrh	r3, [r3, #6]
 8012442:	2b00      	cmp	r3, #0
 8012444:	d03a      	beq.n	80124bc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8012446:	683b      	ldr	r3, [r7, #0]
 8012448:	781b      	ldrb	r3, [r3, #0]
 801244a:	b25b      	sxtb	r3, r3
 801244c:	2b00      	cmp	r3, #0
 801244e:	da1b      	bge.n	8012488 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012456:	687a      	ldr	r2, [r7, #4]
 8012458:	33b0      	adds	r3, #176	@ 0xb0
 801245a:	009b      	lsls	r3, r3, #2
 801245c:	4413      	add	r3, r2
 801245e:	685b      	ldr	r3, [r3, #4]
 8012460:	689b      	ldr	r3, [r3, #8]
 8012462:	683a      	ldr	r2, [r7, #0]
 8012464:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8012466:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8012468:	683a      	ldr	r2, [r7, #0]
 801246a:	88d2      	ldrh	r2, [r2, #6]
 801246c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801246e:	683b      	ldr	r3, [r7, #0]
 8012470:	88db      	ldrh	r3, [r3, #6]
 8012472:	2b07      	cmp	r3, #7
 8012474:	bf28      	it	cs
 8012476:	2307      	movcs	r3, #7
 8012478:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801247a:	693b      	ldr	r3, [r7, #16]
 801247c:	89fa      	ldrh	r2, [r7, #14]
 801247e:	4619      	mov	r1, r3
 8012480:	6878      	ldr	r0, [r7, #4]
 8012482:	f001 fd53 	bl	8013f2c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8012486:	e090      	b.n	80125aa <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8012488:	683b      	ldr	r3, [r7, #0]
 801248a:	785a      	ldrb	r2, [r3, #1]
 801248c:	693b      	ldr	r3, [r7, #16]
 801248e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8012492:	683b      	ldr	r3, [r7, #0]
 8012494:	88db      	ldrh	r3, [r3, #6]
 8012496:	2b3f      	cmp	r3, #63	@ 0x3f
 8012498:	d803      	bhi.n	80124a2 <USBD_CDC_Setup+0xa6>
 801249a:	683b      	ldr	r3, [r7, #0]
 801249c:	88db      	ldrh	r3, [r3, #6]
 801249e:	b2da      	uxtb	r2, r3
 80124a0:	e000      	b.n	80124a4 <USBD_CDC_Setup+0xa8>
 80124a2:	2240      	movs	r2, #64	@ 0x40
 80124a4:	693b      	ldr	r3, [r7, #16]
 80124a6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80124aa:	6939      	ldr	r1, [r7, #16]
 80124ac:	693b      	ldr	r3, [r7, #16]
 80124ae:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80124b2:	461a      	mov	r2, r3
 80124b4:	6878      	ldr	r0, [r7, #4]
 80124b6:	f001 fd65 	bl	8013f84 <USBD_CtlPrepareRx>
      break;
 80124ba:	e076      	b.n	80125aa <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80124c2:	687a      	ldr	r2, [r7, #4]
 80124c4:	33b0      	adds	r3, #176	@ 0xb0
 80124c6:	009b      	lsls	r3, r3, #2
 80124c8:	4413      	add	r3, r2
 80124ca:	685b      	ldr	r3, [r3, #4]
 80124cc:	689b      	ldr	r3, [r3, #8]
 80124ce:	683a      	ldr	r2, [r7, #0]
 80124d0:	7850      	ldrb	r0, [r2, #1]
 80124d2:	2200      	movs	r2, #0
 80124d4:	6839      	ldr	r1, [r7, #0]
 80124d6:	4798      	blx	r3
      break;
 80124d8:	e067      	b.n	80125aa <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80124da:	683b      	ldr	r3, [r7, #0]
 80124dc:	785b      	ldrb	r3, [r3, #1]
 80124de:	2b0b      	cmp	r3, #11
 80124e0:	d851      	bhi.n	8012586 <USBD_CDC_Setup+0x18a>
 80124e2:	a201      	add	r2, pc, #4	@ (adr r2, 80124e8 <USBD_CDC_Setup+0xec>)
 80124e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80124e8:	08012519 	.word	0x08012519
 80124ec:	08012595 	.word	0x08012595
 80124f0:	08012587 	.word	0x08012587
 80124f4:	08012587 	.word	0x08012587
 80124f8:	08012587 	.word	0x08012587
 80124fc:	08012587 	.word	0x08012587
 8012500:	08012587 	.word	0x08012587
 8012504:	08012587 	.word	0x08012587
 8012508:	08012587 	.word	0x08012587
 801250c:	08012587 	.word	0x08012587
 8012510:	08012543 	.word	0x08012543
 8012514:	0801256d 	.word	0x0801256d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801251e:	b2db      	uxtb	r3, r3
 8012520:	2b03      	cmp	r3, #3
 8012522:	d107      	bne.n	8012534 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8012524:	f107 030a 	add.w	r3, r7, #10
 8012528:	2202      	movs	r2, #2
 801252a:	4619      	mov	r1, r3
 801252c:	6878      	ldr	r0, [r7, #4]
 801252e:	f001 fcfd 	bl	8013f2c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012532:	e032      	b.n	801259a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8012534:	6839      	ldr	r1, [r7, #0]
 8012536:	6878      	ldr	r0, [r7, #4]
 8012538:	f001 fc7b 	bl	8013e32 <USBD_CtlError>
            ret = USBD_FAIL;
 801253c:	2303      	movs	r3, #3
 801253e:	75fb      	strb	r3, [r7, #23]
          break;
 8012540:	e02b      	b.n	801259a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012548:	b2db      	uxtb	r3, r3
 801254a:	2b03      	cmp	r3, #3
 801254c:	d107      	bne.n	801255e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801254e:	f107 030d 	add.w	r3, r7, #13
 8012552:	2201      	movs	r2, #1
 8012554:	4619      	mov	r1, r3
 8012556:	6878      	ldr	r0, [r7, #4]
 8012558:	f001 fce8 	bl	8013f2c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801255c:	e01d      	b.n	801259a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801255e:	6839      	ldr	r1, [r7, #0]
 8012560:	6878      	ldr	r0, [r7, #4]
 8012562:	f001 fc66 	bl	8013e32 <USBD_CtlError>
            ret = USBD_FAIL;
 8012566:	2303      	movs	r3, #3
 8012568:	75fb      	strb	r3, [r7, #23]
          break;
 801256a:	e016      	b.n	801259a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012572:	b2db      	uxtb	r3, r3
 8012574:	2b03      	cmp	r3, #3
 8012576:	d00f      	beq.n	8012598 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8012578:	6839      	ldr	r1, [r7, #0]
 801257a:	6878      	ldr	r0, [r7, #4]
 801257c:	f001 fc59 	bl	8013e32 <USBD_CtlError>
            ret = USBD_FAIL;
 8012580:	2303      	movs	r3, #3
 8012582:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8012584:	e008      	b.n	8012598 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8012586:	6839      	ldr	r1, [r7, #0]
 8012588:	6878      	ldr	r0, [r7, #4]
 801258a:	f001 fc52 	bl	8013e32 <USBD_CtlError>
          ret = USBD_FAIL;
 801258e:	2303      	movs	r3, #3
 8012590:	75fb      	strb	r3, [r7, #23]
          break;
 8012592:	e002      	b.n	801259a <USBD_CDC_Setup+0x19e>
          break;
 8012594:	bf00      	nop
 8012596:	e008      	b.n	80125aa <USBD_CDC_Setup+0x1ae>
          break;
 8012598:	bf00      	nop
      }
      break;
 801259a:	e006      	b.n	80125aa <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 801259c:	6839      	ldr	r1, [r7, #0]
 801259e:	6878      	ldr	r0, [r7, #4]
 80125a0:	f001 fc47 	bl	8013e32 <USBD_CtlError>
      ret = USBD_FAIL;
 80125a4:	2303      	movs	r3, #3
 80125a6:	75fb      	strb	r3, [r7, #23]
      break;
 80125a8:	bf00      	nop
  }

  return (uint8_t)ret;
 80125aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80125ac:	4618      	mov	r0, r3
 80125ae:	3718      	adds	r7, #24
 80125b0:	46bd      	mov	sp, r7
 80125b2:	bd80      	pop	{r7, pc}

080125b4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80125b4:	b580      	push	{r7, lr}
 80125b6:	b084      	sub	sp, #16
 80125b8:	af00      	add	r7, sp, #0
 80125ba:	6078      	str	r0, [r7, #4]
 80125bc:	460b      	mov	r3, r1
 80125be:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80125c0:	687b      	ldr	r3, [r7, #4]
 80125c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80125c6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80125ce:	687b      	ldr	r3, [r7, #4]
 80125d0:	32b0      	adds	r2, #176	@ 0xb0
 80125d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80125d6:	2b00      	cmp	r3, #0
 80125d8:	d101      	bne.n	80125de <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80125da:	2303      	movs	r3, #3
 80125dc:	e065      	b.n	80126aa <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	32b0      	adds	r2, #176	@ 0xb0
 80125e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80125ec:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80125ee:	78fb      	ldrb	r3, [r7, #3]
 80125f0:	f003 020f 	and.w	r2, r3, #15
 80125f4:	6879      	ldr	r1, [r7, #4]
 80125f6:	4613      	mov	r3, r2
 80125f8:	009b      	lsls	r3, r3, #2
 80125fa:	4413      	add	r3, r2
 80125fc:	009b      	lsls	r3, r3, #2
 80125fe:	440b      	add	r3, r1
 8012600:	3318      	adds	r3, #24
 8012602:	681b      	ldr	r3, [r3, #0]
 8012604:	2b00      	cmp	r3, #0
 8012606:	d02f      	beq.n	8012668 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8012608:	78fb      	ldrb	r3, [r7, #3]
 801260a:	f003 020f 	and.w	r2, r3, #15
 801260e:	6879      	ldr	r1, [r7, #4]
 8012610:	4613      	mov	r3, r2
 8012612:	009b      	lsls	r3, r3, #2
 8012614:	4413      	add	r3, r2
 8012616:	009b      	lsls	r3, r3, #2
 8012618:	440b      	add	r3, r1
 801261a:	3318      	adds	r3, #24
 801261c:	681a      	ldr	r2, [r3, #0]
 801261e:	78fb      	ldrb	r3, [r7, #3]
 8012620:	f003 010f 	and.w	r1, r3, #15
 8012624:	68f8      	ldr	r0, [r7, #12]
 8012626:	460b      	mov	r3, r1
 8012628:	00db      	lsls	r3, r3, #3
 801262a:	440b      	add	r3, r1
 801262c:	009b      	lsls	r3, r3, #2
 801262e:	4403      	add	r3, r0
 8012630:	331c      	adds	r3, #28
 8012632:	681b      	ldr	r3, [r3, #0]
 8012634:	fbb2 f1f3 	udiv	r1, r2, r3
 8012638:	fb01 f303 	mul.w	r3, r1, r3
 801263c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801263e:	2b00      	cmp	r3, #0
 8012640:	d112      	bne.n	8012668 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8012642:	78fb      	ldrb	r3, [r7, #3]
 8012644:	f003 020f 	and.w	r2, r3, #15
 8012648:	6879      	ldr	r1, [r7, #4]
 801264a:	4613      	mov	r3, r2
 801264c:	009b      	lsls	r3, r3, #2
 801264e:	4413      	add	r3, r2
 8012650:	009b      	lsls	r3, r3, #2
 8012652:	440b      	add	r3, r1
 8012654:	3318      	adds	r3, #24
 8012656:	2200      	movs	r2, #0
 8012658:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801265a:	78f9      	ldrb	r1, [r7, #3]
 801265c:	2300      	movs	r3, #0
 801265e:	2200      	movs	r2, #0
 8012660:	6878      	ldr	r0, [r7, #4]
 8012662:	f005 fa22 	bl	8017aaa <USBD_LL_Transmit>
 8012666:	e01f      	b.n	80126a8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8012668:	68bb      	ldr	r3, [r7, #8]
 801266a:	2200      	movs	r2, #0
 801266c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012676:	687a      	ldr	r2, [r7, #4]
 8012678:	33b0      	adds	r3, #176	@ 0xb0
 801267a:	009b      	lsls	r3, r3, #2
 801267c:	4413      	add	r3, r2
 801267e:	685b      	ldr	r3, [r3, #4]
 8012680:	691b      	ldr	r3, [r3, #16]
 8012682:	2b00      	cmp	r3, #0
 8012684:	d010      	beq.n	80126a8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801268c:	687a      	ldr	r2, [r7, #4]
 801268e:	33b0      	adds	r3, #176	@ 0xb0
 8012690:	009b      	lsls	r3, r3, #2
 8012692:	4413      	add	r3, r2
 8012694:	685b      	ldr	r3, [r3, #4]
 8012696:	691b      	ldr	r3, [r3, #16]
 8012698:	68ba      	ldr	r2, [r7, #8]
 801269a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801269e:	68ba      	ldr	r2, [r7, #8]
 80126a0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80126a4:	78fa      	ldrb	r2, [r7, #3]
 80126a6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80126a8:	2300      	movs	r3, #0
}
 80126aa:	4618      	mov	r0, r3
 80126ac:	3710      	adds	r7, #16
 80126ae:	46bd      	mov	sp, r7
 80126b0:	bd80      	pop	{r7, pc}

080126b2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80126b2:	b580      	push	{r7, lr}
 80126b4:	b084      	sub	sp, #16
 80126b6:	af00      	add	r7, sp, #0
 80126b8:	6078      	str	r0, [r7, #4]
 80126ba:	460b      	mov	r3, r1
 80126bc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	32b0      	adds	r2, #176	@ 0xb0
 80126c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80126cc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	32b0      	adds	r2, #176	@ 0xb0
 80126d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80126dc:	2b00      	cmp	r3, #0
 80126de:	d101      	bne.n	80126e4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80126e0:	2303      	movs	r3, #3
 80126e2:	e01a      	b.n	801271a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80126e4:	78fb      	ldrb	r3, [r7, #3]
 80126e6:	4619      	mov	r1, r3
 80126e8:	6878      	ldr	r0, [r7, #4]
 80126ea:	f005 fa20 	bl	8017b2e <USBD_LL_GetRxDataSize>
 80126ee:	4602      	mov	r2, r0
 80126f0:	68fb      	ldr	r3, [r7, #12]
 80126f2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80126f6:	687b      	ldr	r3, [r7, #4]
 80126f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80126fc:	687a      	ldr	r2, [r7, #4]
 80126fe:	33b0      	adds	r3, #176	@ 0xb0
 8012700:	009b      	lsls	r3, r3, #2
 8012702:	4413      	add	r3, r2
 8012704:	685b      	ldr	r3, [r3, #4]
 8012706:	68db      	ldr	r3, [r3, #12]
 8012708:	68fa      	ldr	r2, [r7, #12]
 801270a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 801270e:	68fa      	ldr	r2, [r7, #12]
 8012710:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8012714:	4611      	mov	r1, r2
 8012716:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8012718:	2300      	movs	r3, #0
}
 801271a:	4618      	mov	r0, r3
 801271c:	3710      	adds	r7, #16
 801271e:	46bd      	mov	sp, r7
 8012720:	bd80      	pop	{r7, pc}

08012722 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8012722:	b580      	push	{r7, lr}
 8012724:	b084      	sub	sp, #16
 8012726:	af00      	add	r7, sp, #0
 8012728:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	32b0      	adds	r2, #176	@ 0xb0
 8012734:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012738:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801273a:	68fb      	ldr	r3, [r7, #12]
 801273c:	2b00      	cmp	r3, #0
 801273e:	d101      	bne.n	8012744 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012740:	2303      	movs	r3, #3
 8012742:	e024      	b.n	801278e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801274a:	687a      	ldr	r2, [r7, #4]
 801274c:	33b0      	adds	r3, #176	@ 0xb0
 801274e:	009b      	lsls	r3, r3, #2
 8012750:	4413      	add	r3, r2
 8012752:	685b      	ldr	r3, [r3, #4]
 8012754:	2b00      	cmp	r3, #0
 8012756:	d019      	beq.n	801278c <USBD_CDC_EP0_RxReady+0x6a>
 8012758:	68fb      	ldr	r3, [r7, #12]
 801275a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801275e:	2bff      	cmp	r3, #255	@ 0xff
 8012760:	d014      	beq.n	801278c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8012762:	687b      	ldr	r3, [r7, #4]
 8012764:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012768:	687a      	ldr	r2, [r7, #4]
 801276a:	33b0      	adds	r3, #176	@ 0xb0
 801276c:	009b      	lsls	r3, r3, #2
 801276e:	4413      	add	r3, r2
 8012770:	685b      	ldr	r3, [r3, #4]
 8012772:	689b      	ldr	r3, [r3, #8]
 8012774:	68fa      	ldr	r2, [r7, #12]
 8012776:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 801277a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 801277c:	68fa      	ldr	r2, [r7, #12]
 801277e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8012782:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8012784:	68fb      	ldr	r3, [r7, #12]
 8012786:	22ff      	movs	r2, #255	@ 0xff
 8012788:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 801278c:	2300      	movs	r3, #0
}
 801278e:	4618      	mov	r0, r3
 8012790:	3710      	adds	r7, #16
 8012792:	46bd      	mov	sp, r7
 8012794:	bd80      	pop	{r7, pc}
	...

08012798 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8012798:	b580      	push	{r7, lr}
 801279a:	b086      	sub	sp, #24
 801279c:	af00      	add	r7, sp, #0
 801279e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80127a0:	2182      	movs	r1, #130	@ 0x82
 80127a2:	4818      	ldr	r0, [pc, #96]	@ (8012804 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80127a4:	f000 fd0f 	bl	80131c6 <USBD_GetEpDesc>
 80127a8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80127aa:	2101      	movs	r1, #1
 80127ac:	4815      	ldr	r0, [pc, #84]	@ (8012804 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80127ae:	f000 fd0a 	bl	80131c6 <USBD_GetEpDesc>
 80127b2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80127b4:	2181      	movs	r1, #129	@ 0x81
 80127b6:	4813      	ldr	r0, [pc, #76]	@ (8012804 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80127b8:	f000 fd05 	bl	80131c6 <USBD_GetEpDesc>
 80127bc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80127be:	697b      	ldr	r3, [r7, #20]
 80127c0:	2b00      	cmp	r3, #0
 80127c2:	d002      	beq.n	80127ca <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80127c4:	697b      	ldr	r3, [r7, #20]
 80127c6:	2210      	movs	r2, #16
 80127c8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80127ca:	693b      	ldr	r3, [r7, #16]
 80127cc:	2b00      	cmp	r3, #0
 80127ce:	d006      	beq.n	80127de <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80127d0:	693b      	ldr	r3, [r7, #16]
 80127d2:	2200      	movs	r2, #0
 80127d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80127d8:	711a      	strb	r2, [r3, #4]
 80127da:	2200      	movs	r2, #0
 80127dc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d006      	beq.n	80127f2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80127e4:	68fb      	ldr	r3, [r7, #12]
 80127e6:	2200      	movs	r2, #0
 80127e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80127ec:	711a      	strb	r2, [r3, #4]
 80127ee:	2200      	movs	r2, #0
 80127f0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	2243      	movs	r2, #67	@ 0x43
 80127f6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80127f8:	4b02      	ldr	r3, [pc, #8]	@ (8012804 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80127fa:	4618      	mov	r0, r3
 80127fc:	3718      	adds	r7, #24
 80127fe:	46bd      	mov	sp, r7
 8012800:	bd80      	pop	{r7, pc}
 8012802:	bf00      	nop
 8012804:	20000218 	.word	0x20000218

08012808 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8012808:	b580      	push	{r7, lr}
 801280a:	b086      	sub	sp, #24
 801280c:	af00      	add	r7, sp, #0
 801280e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8012810:	2182      	movs	r1, #130	@ 0x82
 8012812:	4818      	ldr	r0, [pc, #96]	@ (8012874 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8012814:	f000 fcd7 	bl	80131c6 <USBD_GetEpDesc>
 8012818:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801281a:	2101      	movs	r1, #1
 801281c:	4815      	ldr	r0, [pc, #84]	@ (8012874 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801281e:	f000 fcd2 	bl	80131c6 <USBD_GetEpDesc>
 8012822:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8012824:	2181      	movs	r1, #129	@ 0x81
 8012826:	4813      	ldr	r0, [pc, #76]	@ (8012874 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8012828:	f000 fccd 	bl	80131c6 <USBD_GetEpDesc>
 801282c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801282e:	697b      	ldr	r3, [r7, #20]
 8012830:	2b00      	cmp	r3, #0
 8012832:	d002      	beq.n	801283a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8012834:	697b      	ldr	r3, [r7, #20]
 8012836:	2210      	movs	r2, #16
 8012838:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801283a:	693b      	ldr	r3, [r7, #16]
 801283c:	2b00      	cmp	r3, #0
 801283e:	d006      	beq.n	801284e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8012840:	693b      	ldr	r3, [r7, #16]
 8012842:	2200      	movs	r2, #0
 8012844:	711a      	strb	r2, [r3, #4]
 8012846:	2200      	movs	r2, #0
 8012848:	f042 0202 	orr.w	r2, r2, #2
 801284c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801284e:	68fb      	ldr	r3, [r7, #12]
 8012850:	2b00      	cmp	r3, #0
 8012852:	d006      	beq.n	8012862 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8012854:	68fb      	ldr	r3, [r7, #12]
 8012856:	2200      	movs	r2, #0
 8012858:	711a      	strb	r2, [r3, #4]
 801285a:	2200      	movs	r2, #0
 801285c:	f042 0202 	orr.w	r2, r2, #2
 8012860:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	2243      	movs	r2, #67	@ 0x43
 8012866:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8012868:	4b02      	ldr	r3, [pc, #8]	@ (8012874 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 801286a:	4618      	mov	r0, r3
 801286c:	3718      	adds	r7, #24
 801286e:	46bd      	mov	sp, r7
 8012870:	bd80      	pop	{r7, pc}
 8012872:	bf00      	nop
 8012874:	20000218 	.word	0x20000218

08012878 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8012878:	b580      	push	{r7, lr}
 801287a:	b086      	sub	sp, #24
 801287c:	af00      	add	r7, sp, #0
 801287e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8012880:	2182      	movs	r1, #130	@ 0x82
 8012882:	4818      	ldr	r0, [pc, #96]	@ (80128e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8012884:	f000 fc9f 	bl	80131c6 <USBD_GetEpDesc>
 8012888:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801288a:	2101      	movs	r1, #1
 801288c:	4815      	ldr	r0, [pc, #84]	@ (80128e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801288e:	f000 fc9a 	bl	80131c6 <USBD_GetEpDesc>
 8012892:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8012894:	2181      	movs	r1, #129	@ 0x81
 8012896:	4813      	ldr	r0, [pc, #76]	@ (80128e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8012898:	f000 fc95 	bl	80131c6 <USBD_GetEpDesc>
 801289c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801289e:	697b      	ldr	r3, [r7, #20]
 80128a0:	2b00      	cmp	r3, #0
 80128a2:	d002      	beq.n	80128aa <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80128a4:	697b      	ldr	r3, [r7, #20]
 80128a6:	2210      	movs	r2, #16
 80128a8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80128aa:	693b      	ldr	r3, [r7, #16]
 80128ac:	2b00      	cmp	r3, #0
 80128ae:	d006      	beq.n	80128be <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80128b0:	693b      	ldr	r3, [r7, #16]
 80128b2:	2200      	movs	r2, #0
 80128b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80128b8:	711a      	strb	r2, [r3, #4]
 80128ba:	2200      	movs	r2, #0
 80128bc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80128be:	68fb      	ldr	r3, [r7, #12]
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	d006      	beq.n	80128d2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80128c4:	68fb      	ldr	r3, [r7, #12]
 80128c6:	2200      	movs	r2, #0
 80128c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80128cc:	711a      	strb	r2, [r3, #4]
 80128ce:	2200      	movs	r2, #0
 80128d0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	2243      	movs	r2, #67	@ 0x43
 80128d6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80128d8:	4b02      	ldr	r3, [pc, #8]	@ (80128e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80128da:	4618      	mov	r0, r3
 80128dc:	3718      	adds	r7, #24
 80128de:	46bd      	mov	sp, r7
 80128e0:	bd80      	pop	{r7, pc}
 80128e2:	bf00      	nop
 80128e4:	20000218 	.word	0x20000218

080128e8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80128e8:	b480      	push	{r7}
 80128ea:	b083      	sub	sp, #12
 80128ec:	af00      	add	r7, sp, #0
 80128ee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80128f0:	687b      	ldr	r3, [r7, #4]
 80128f2:	220a      	movs	r2, #10
 80128f4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80128f6:	4b03      	ldr	r3, [pc, #12]	@ (8012904 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80128f8:	4618      	mov	r0, r3
 80128fa:	370c      	adds	r7, #12
 80128fc:	46bd      	mov	sp, r7
 80128fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012902:	4770      	bx	lr
 8012904:	200001d4 	.word	0x200001d4

08012908 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8012908:	b480      	push	{r7}
 801290a:	b083      	sub	sp, #12
 801290c:	af00      	add	r7, sp, #0
 801290e:	6078      	str	r0, [r7, #4]
 8012910:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8012912:	683b      	ldr	r3, [r7, #0]
 8012914:	2b00      	cmp	r3, #0
 8012916:	d101      	bne.n	801291c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8012918:	2303      	movs	r3, #3
 801291a:	e009      	b.n	8012930 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012922:	687a      	ldr	r2, [r7, #4]
 8012924:	33b0      	adds	r3, #176	@ 0xb0
 8012926:	009b      	lsls	r3, r3, #2
 8012928:	4413      	add	r3, r2
 801292a:	683a      	ldr	r2, [r7, #0]
 801292c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801292e:	2300      	movs	r3, #0
}
 8012930:	4618      	mov	r0, r3
 8012932:	370c      	adds	r7, #12
 8012934:	46bd      	mov	sp, r7
 8012936:	f85d 7b04 	ldr.w	r7, [sp], #4
 801293a:	4770      	bx	lr

0801293c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801293c:	b480      	push	{r7}
 801293e:	b087      	sub	sp, #28
 8012940:	af00      	add	r7, sp, #0
 8012942:	60f8      	str	r0, [r7, #12]
 8012944:	60b9      	str	r1, [r7, #8]
 8012946:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012948:	68fb      	ldr	r3, [r7, #12]
 801294a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801294e:	68fb      	ldr	r3, [r7, #12]
 8012950:	32b0      	adds	r2, #176	@ 0xb0
 8012952:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012956:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8012958:	697b      	ldr	r3, [r7, #20]
 801295a:	2b00      	cmp	r3, #0
 801295c:	d101      	bne.n	8012962 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801295e:	2303      	movs	r3, #3
 8012960:	e008      	b.n	8012974 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8012962:	697b      	ldr	r3, [r7, #20]
 8012964:	68ba      	ldr	r2, [r7, #8]
 8012966:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801296a:	697b      	ldr	r3, [r7, #20]
 801296c:	687a      	ldr	r2, [r7, #4]
 801296e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8012972:	2300      	movs	r3, #0
}
 8012974:	4618      	mov	r0, r3
 8012976:	371c      	adds	r7, #28
 8012978:	46bd      	mov	sp, r7
 801297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801297e:	4770      	bx	lr

08012980 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8012980:	b480      	push	{r7}
 8012982:	b085      	sub	sp, #20
 8012984:	af00      	add	r7, sp, #0
 8012986:	6078      	str	r0, [r7, #4]
 8012988:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	32b0      	adds	r2, #176	@ 0xb0
 8012994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012998:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801299a:	68fb      	ldr	r3, [r7, #12]
 801299c:	2b00      	cmp	r3, #0
 801299e:	d101      	bne.n	80129a4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80129a0:	2303      	movs	r3, #3
 80129a2:	e004      	b.n	80129ae <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80129a4:	68fb      	ldr	r3, [r7, #12]
 80129a6:	683a      	ldr	r2, [r7, #0]
 80129a8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80129ac:	2300      	movs	r3, #0
}
 80129ae:	4618      	mov	r0, r3
 80129b0:	3714      	adds	r7, #20
 80129b2:	46bd      	mov	sp, r7
 80129b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129b8:	4770      	bx	lr
	...

080129bc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80129bc:	b580      	push	{r7, lr}
 80129be:	b084      	sub	sp, #16
 80129c0:	af00      	add	r7, sp, #0
 80129c2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	32b0      	adds	r2, #176	@ 0xb0
 80129ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80129d2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80129da:	687b      	ldr	r3, [r7, #4]
 80129dc:	32b0      	adds	r2, #176	@ 0xb0
 80129de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	d101      	bne.n	80129ea <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80129e6:	2303      	movs	r3, #3
 80129e8:	e018      	b.n	8012a1c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	7c1b      	ldrb	r3, [r3, #16]
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	d10a      	bne.n	8012a08 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80129f2:	4b0c      	ldr	r3, [pc, #48]	@ (8012a24 <USBD_CDC_ReceivePacket+0x68>)
 80129f4:	7819      	ldrb	r1, [r3, #0]
 80129f6:	68fb      	ldr	r3, [r7, #12]
 80129f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80129fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012a00:	6878      	ldr	r0, [r7, #4]
 8012a02:	f005 f873 	bl	8017aec <USBD_LL_PrepareReceive>
 8012a06:	e008      	b.n	8012a1a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8012a08:	4b06      	ldr	r3, [pc, #24]	@ (8012a24 <USBD_CDC_ReceivePacket+0x68>)
 8012a0a:	7819      	ldrb	r1, [r3, #0]
 8012a0c:	68fb      	ldr	r3, [r7, #12]
 8012a0e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012a12:	2340      	movs	r3, #64	@ 0x40
 8012a14:	6878      	ldr	r0, [r7, #4]
 8012a16:	f005 f869 	bl	8017aec <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012a1a:	2300      	movs	r3, #0
}
 8012a1c:	4618      	mov	r0, r3
 8012a1e:	3710      	adds	r7, #16
 8012a20:	46bd      	mov	sp, r7
 8012a22:	bd80      	pop	{r7, pc}
 8012a24:	2000025c 	.word	0x2000025c

08012a28 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8012a28:	b580      	push	{r7, lr}
 8012a2a:	b086      	sub	sp, #24
 8012a2c:	af00      	add	r7, sp, #0
 8012a2e:	60f8      	str	r0, [r7, #12]
 8012a30:	60b9      	str	r1, [r7, #8]
 8012a32:	4613      	mov	r3, r2
 8012a34:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8012a36:	68fb      	ldr	r3, [r7, #12]
 8012a38:	2b00      	cmp	r3, #0
 8012a3a:	d101      	bne.n	8012a40 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8012a3c:	2303      	movs	r3, #3
 8012a3e:	e01f      	b.n	8012a80 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8012a40:	68fb      	ldr	r3, [r7, #12]
 8012a42:	2200      	movs	r2, #0
 8012a44:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8012a48:	68fb      	ldr	r3, [r7, #12]
 8012a4a:	2200      	movs	r2, #0
 8012a4c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8012a50:	68fb      	ldr	r3, [r7, #12]
 8012a52:	2200      	movs	r2, #0
 8012a54:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8012a58:	68bb      	ldr	r3, [r7, #8]
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d003      	beq.n	8012a66 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8012a5e:	68fb      	ldr	r3, [r7, #12]
 8012a60:	68ba      	ldr	r2, [r7, #8]
 8012a62:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012a66:	68fb      	ldr	r3, [r7, #12]
 8012a68:	2201      	movs	r2, #1
 8012a6a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8012a6e:	68fb      	ldr	r3, [r7, #12]
 8012a70:	79fa      	ldrb	r2, [r7, #7]
 8012a72:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8012a74:	68f8      	ldr	r0, [r7, #12]
 8012a76:	f004 fee3 	bl	8017840 <USBD_LL_Init>
 8012a7a:	4603      	mov	r3, r0
 8012a7c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8012a7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012a80:	4618      	mov	r0, r3
 8012a82:	3718      	adds	r7, #24
 8012a84:	46bd      	mov	sp, r7
 8012a86:	bd80      	pop	{r7, pc}

08012a88 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8012a88:	b580      	push	{r7, lr}
 8012a8a:	b084      	sub	sp, #16
 8012a8c:	af00      	add	r7, sp, #0
 8012a8e:	6078      	str	r0, [r7, #4]
 8012a90:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012a92:	2300      	movs	r3, #0
 8012a94:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8012a96:	683b      	ldr	r3, [r7, #0]
 8012a98:	2b00      	cmp	r3, #0
 8012a9a:	d101      	bne.n	8012aa0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8012a9c:	2303      	movs	r3, #3
 8012a9e:	e025      	b.n	8012aec <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	683a      	ldr	r2, [r7, #0]
 8012aa4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8012aa8:	687b      	ldr	r3, [r7, #4]
 8012aaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	32ae      	adds	r2, #174	@ 0xae
 8012ab2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ab8:	2b00      	cmp	r3, #0
 8012aba:	d00f      	beq.n	8012adc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	32ae      	adds	r2, #174	@ 0xae
 8012ac6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012acc:	f107 020e 	add.w	r2, r7, #14
 8012ad0:	4610      	mov	r0, r2
 8012ad2:	4798      	blx	r3
 8012ad4:	4602      	mov	r2, r0
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8012ae2:	1c5a      	adds	r2, r3, #1
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8012aea:	2300      	movs	r3, #0
}
 8012aec:	4618      	mov	r0, r3
 8012aee:	3710      	adds	r7, #16
 8012af0:	46bd      	mov	sp, r7
 8012af2:	bd80      	pop	{r7, pc}

08012af4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8012af4:	b580      	push	{r7, lr}
 8012af6:	b082      	sub	sp, #8
 8012af8:	af00      	add	r7, sp, #0
 8012afa:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8012afc:	6878      	ldr	r0, [r7, #4]
 8012afe:	f004 feeb 	bl	80178d8 <USBD_LL_Start>
 8012b02:	4603      	mov	r3, r0
}
 8012b04:	4618      	mov	r0, r3
 8012b06:	3708      	adds	r7, #8
 8012b08:	46bd      	mov	sp, r7
 8012b0a:	bd80      	pop	{r7, pc}

08012b0c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8012b0c:	b480      	push	{r7}
 8012b0e:	b083      	sub	sp, #12
 8012b10:	af00      	add	r7, sp, #0
 8012b12:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012b14:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8012b16:	4618      	mov	r0, r3
 8012b18:	370c      	adds	r7, #12
 8012b1a:	46bd      	mov	sp, r7
 8012b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b20:	4770      	bx	lr

08012b22 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012b22:	b580      	push	{r7, lr}
 8012b24:	b084      	sub	sp, #16
 8012b26:	af00      	add	r7, sp, #0
 8012b28:	6078      	str	r0, [r7, #4]
 8012b2a:	460b      	mov	r3, r1
 8012b2c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8012b2e:	2300      	movs	r3, #0
 8012b30:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b38:	2b00      	cmp	r3, #0
 8012b3a:	d009      	beq.n	8012b50 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b42:	681b      	ldr	r3, [r3, #0]
 8012b44:	78fa      	ldrb	r2, [r7, #3]
 8012b46:	4611      	mov	r1, r2
 8012b48:	6878      	ldr	r0, [r7, #4]
 8012b4a:	4798      	blx	r3
 8012b4c:	4603      	mov	r3, r0
 8012b4e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8012b50:	7bfb      	ldrb	r3, [r7, #15]
}
 8012b52:	4618      	mov	r0, r3
 8012b54:	3710      	adds	r7, #16
 8012b56:	46bd      	mov	sp, r7
 8012b58:	bd80      	pop	{r7, pc}

08012b5a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012b5a:	b580      	push	{r7, lr}
 8012b5c:	b084      	sub	sp, #16
 8012b5e:	af00      	add	r7, sp, #0
 8012b60:	6078      	str	r0, [r7, #4]
 8012b62:	460b      	mov	r3, r1
 8012b64:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8012b66:	2300      	movs	r3, #0
 8012b68:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8012b6a:	687b      	ldr	r3, [r7, #4]
 8012b6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b70:	685b      	ldr	r3, [r3, #4]
 8012b72:	78fa      	ldrb	r2, [r7, #3]
 8012b74:	4611      	mov	r1, r2
 8012b76:	6878      	ldr	r0, [r7, #4]
 8012b78:	4798      	blx	r3
 8012b7a:	4603      	mov	r3, r0
 8012b7c:	2b00      	cmp	r3, #0
 8012b7e:	d001      	beq.n	8012b84 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8012b80:	2303      	movs	r3, #3
 8012b82:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8012b84:	7bfb      	ldrb	r3, [r7, #15]
}
 8012b86:	4618      	mov	r0, r3
 8012b88:	3710      	adds	r7, #16
 8012b8a:	46bd      	mov	sp, r7
 8012b8c:	bd80      	pop	{r7, pc}

08012b8e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8012b8e:	b580      	push	{r7, lr}
 8012b90:	b084      	sub	sp, #16
 8012b92:	af00      	add	r7, sp, #0
 8012b94:	6078      	str	r0, [r7, #4]
 8012b96:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012b9e:	6839      	ldr	r1, [r7, #0]
 8012ba0:	4618      	mov	r0, r3
 8012ba2:	f001 f90c 	bl	8013dbe <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8012ba6:	687b      	ldr	r3, [r7, #4]
 8012ba8:	2201      	movs	r2, #1
 8012baa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8012bb4:	461a      	mov	r2, r3
 8012bb6:	687b      	ldr	r3, [r7, #4]
 8012bb8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012bc2:	f003 031f 	and.w	r3, r3, #31
 8012bc6:	2b02      	cmp	r3, #2
 8012bc8:	d01a      	beq.n	8012c00 <USBD_LL_SetupStage+0x72>
 8012bca:	2b02      	cmp	r3, #2
 8012bcc:	d822      	bhi.n	8012c14 <USBD_LL_SetupStage+0x86>
 8012bce:	2b00      	cmp	r3, #0
 8012bd0:	d002      	beq.n	8012bd8 <USBD_LL_SetupStage+0x4a>
 8012bd2:	2b01      	cmp	r3, #1
 8012bd4:	d00a      	beq.n	8012bec <USBD_LL_SetupStage+0x5e>
 8012bd6:	e01d      	b.n	8012c14 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012bde:	4619      	mov	r1, r3
 8012be0:	6878      	ldr	r0, [r7, #4]
 8012be2:	f000 fb63 	bl	80132ac <USBD_StdDevReq>
 8012be6:	4603      	mov	r3, r0
 8012be8:	73fb      	strb	r3, [r7, #15]
      break;
 8012bea:	e020      	b.n	8012c2e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012bf2:	4619      	mov	r1, r3
 8012bf4:	6878      	ldr	r0, [r7, #4]
 8012bf6:	f000 fbcb 	bl	8013390 <USBD_StdItfReq>
 8012bfa:	4603      	mov	r3, r0
 8012bfc:	73fb      	strb	r3, [r7, #15]
      break;
 8012bfe:	e016      	b.n	8012c2e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012c06:	4619      	mov	r1, r3
 8012c08:	6878      	ldr	r0, [r7, #4]
 8012c0a:	f000 fc2d 	bl	8013468 <USBD_StdEPReq>
 8012c0e:	4603      	mov	r3, r0
 8012c10:	73fb      	strb	r3, [r7, #15]
      break;
 8012c12:	e00c      	b.n	8012c2e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012c1a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8012c1e:	b2db      	uxtb	r3, r3
 8012c20:	4619      	mov	r1, r3
 8012c22:	6878      	ldr	r0, [r7, #4]
 8012c24:	f004 feb8 	bl	8017998 <USBD_LL_StallEP>
 8012c28:	4603      	mov	r3, r0
 8012c2a:	73fb      	strb	r3, [r7, #15]
      break;
 8012c2c:	bf00      	nop
  }

  return ret;
 8012c2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c30:	4618      	mov	r0, r3
 8012c32:	3710      	adds	r7, #16
 8012c34:	46bd      	mov	sp, r7
 8012c36:	bd80      	pop	{r7, pc}

08012c38 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8012c38:	b580      	push	{r7, lr}
 8012c3a:	b086      	sub	sp, #24
 8012c3c:	af00      	add	r7, sp, #0
 8012c3e:	60f8      	str	r0, [r7, #12]
 8012c40:	460b      	mov	r3, r1
 8012c42:	607a      	str	r2, [r7, #4]
 8012c44:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8012c46:	2300      	movs	r3, #0
 8012c48:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8012c4a:	7afb      	ldrb	r3, [r7, #11]
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	d16e      	bne.n	8012d2e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8012c50:	68fb      	ldr	r3, [r7, #12]
 8012c52:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8012c56:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8012c58:	68fb      	ldr	r3, [r7, #12]
 8012c5a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012c5e:	2b03      	cmp	r3, #3
 8012c60:	f040 8098 	bne.w	8012d94 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8012c64:	693b      	ldr	r3, [r7, #16]
 8012c66:	689a      	ldr	r2, [r3, #8]
 8012c68:	693b      	ldr	r3, [r7, #16]
 8012c6a:	68db      	ldr	r3, [r3, #12]
 8012c6c:	429a      	cmp	r2, r3
 8012c6e:	d913      	bls.n	8012c98 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8012c70:	693b      	ldr	r3, [r7, #16]
 8012c72:	689a      	ldr	r2, [r3, #8]
 8012c74:	693b      	ldr	r3, [r7, #16]
 8012c76:	68db      	ldr	r3, [r3, #12]
 8012c78:	1ad2      	subs	r2, r2, r3
 8012c7a:	693b      	ldr	r3, [r7, #16]
 8012c7c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8012c7e:	693b      	ldr	r3, [r7, #16]
 8012c80:	68da      	ldr	r2, [r3, #12]
 8012c82:	693b      	ldr	r3, [r7, #16]
 8012c84:	689b      	ldr	r3, [r3, #8]
 8012c86:	4293      	cmp	r3, r2
 8012c88:	bf28      	it	cs
 8012c8a:	4613      	movcs	r3, r2
 8012c8c:	461a      	mov	r2, r3
 8012c8e:	6879      	ldr	r1, [r7, #4]
 8012c90:	68f8      	ldr	r0, [r7, #12]
 8012c92:	f001 f994 	bl	8013fbe <USBD_CtlContinueRx>
 8012c96:	e07d      	b.n	8012d94 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8012c98:	68fb      	ldr	r3, [r7, #12]
 8012c9a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012c9e:	f003 031f 	and.w	r3, r3, #31
 8012ca2:	2b02      	cmp	r3, #2
 8012ca4:	d014      	beq.n	8012cd0 <USBD_LL_DataOutStage+0x98>
 8012ca6:	2b02      	cmp	r3, #2
 8012ca8:	d81d      	bhi.n	8012ce6 <USBD_LL_DataOutStage+0xae>
 8012caa:	2b00      	cmp	r3, #0
 8012cac:	d002      	beq.n	8012cb4 <USBD_LL_DataOutStage+0x7c>
 8012cae:	2b01      	cmp	r3, #1
 8012cb0:	d003      	beq.n	8012cba <USBD_LL_DataOutStage+0x82>
 8012cb2:	e018      	b.n	8012ce6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8012cb4:	2300      	movs	r3, #0
 8012cb6:	75bb      	strb	r3, [r7, #22]
            break;
 8012cb8:	e018      	b.n	8012cec <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8012cba:	68fb      	ldr	r3, [r7, #12]
 8012cbc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8012cc0:	b2db      	uxtb	r3, r3
 8012cc2:	4619      	mov	r1, r3
 8012cc4:	68f8      	ldr	r0, [r7, #12]
 8012cc6:	f000 fa64 	bl	8013192 <USBD_CoreFindIF>
 8012cca:	4603      	mov	r3, r0
 8012ccc:	75bb      	strb	r3, [r7, #22]
            break;
 8012cce:	e00d      	b.n	8012cec <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8012cd0:	68fb      	ldr	r3, [r7, #12]
 8012cd2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8012cd6:	b2db      	uxtb	r3, r3
 8012cd8:	4619      	mov	r1, r3
 8012cda:	68f8      	ldr	r0, [r7, #12]
 8012cdc:	f000 fa66 	bl	80131ac <USBD_CoreFindEP>
 8012ce0:	4603      	mov	r3, r0
 8012ce2:	75bb      	strb	r3, [r7, #22]
            break;
 8012ce4:	e002      	b.n	8012cec <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8012ce6:	2300      	movs	r3, #0
 8012ce8:	75bb      	strb	r3, [r7, #22]
            break;
 8012cea:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8012cec:	7dbb      	ldrb	r3, [r7, #22]
 8012cee:	2b00      	cmp	r3, #0
 8012cf0:	d119      	bne.n	8012d26 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012cf2:	68fb      	ldr	r3, [r7, #12]
 8012cf4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012cf8:	b2db      	uxtb	r3, r3
 8012cfa:	2b03      	cmp	r3, #3
 8012cfc:	d113      	bne.n	8012d26 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8012cfe:	7dba      	ldrb	r2, [r7, #22]
 8012d00:	68fb      	ldr	r3, [r7, #12]
 8012d02:	32ae      	adds	r2, #174	@ 0xae
 8012d04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012d08:	691b      	ldr	r3, [r3, #16]
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	d00b      	beq.n	8012d26 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8012d0e:	7dba      	ldrb	r2, [r7, #22]
 8012d10:	68fb      	ldr	r3, [r7, #12]
 8012d12:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8012d16:	7dba      	ldrb	r2, [r7, #22]
 8012d18:	68fb      	ldr	r3, [r7, #12]
 8012d1a:	32ae      	adds	r2, #174	@ 0xae
 8012d1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012d20:	691b      	ldr	r3, [r3, #16]
 8012d22:	68f8      	ldr	r0, [r7, #12]
 8012d24:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8012d26:	68f8      	ldr	r0, [r7, #12]
 8012d28:	f001 f95a 	bl	8013fe0 <USBD_CtlSendStatus>
 8012d2c:	e032      	b.n	8012d94 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8012d2e:	7afb      	ldrb	r3, [r7, #11]
 8012d30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012d34:	b2db      	uxtb	r3, r3
 8012d36:	4619      	mov	r1, r3
 8012d38:	68f8      	ldr	r0, [r7, #12]
 8012d3a:	f000 fa37 	bl	80131ac <USBD_CoreFindEP>
 8012d3e:	4603      	mov	r3, r0
 8012d40:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012d42:	7dbb      	ldrb	r3, [r7, #22]
 8012d44:	2bff      	cmp	r3, #255	@ 0xff
 8012d46:	d025      	beq.n	8012d94 <USBD_LL_DataOutStage+0x15c>
 8012d48:	7dbb      	ldrb	r3, [r7, #22]
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d122      	bne.n	8012d94 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012d4e:	68fb      	ldr	r3, [r7, #12]
 8012d50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012d54:	b2db      	uxtb	r3, r3
 8012d56:	2b03      	cmp	r3, #3
 8012d58:	d117      	bne.n	8012d8a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8012d5a:	7dba      	ldrb	r2, [r7, #22]
 8012d5c:	68fb      	ldr	r3, [r7, #12]
 8012d5e:	32ae      	adds	r2, #174	@ 0xae
 8012d60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012d64:	699b      	ldr	r3, [r3, #24]
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	d00f      	beq.n	8012d8a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8012d6a:	7dba      	ldrb	r2, [r7, #22]
 8012d6c:	68fb      	ldr	r3, [r7, #12]
 8012d6e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8012d72:	7dba      	ldrb	r2, [r7, #22]
 8012d74:	68fb      	ldr	r3, [r7, #12]
 8012d76:	32ae      	adds	r2, #174	@ 0xae
 8012d78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012d7c:	699b      	ldr	r3, [r3, #24]
 8012d7e:	7afa      	ldrb	r2, [r7, #11]
 8012d80:	4611      	mov	r1, r2
 8012d82:	68f8      	ldr	r0, [r7, #12]
 8012d84:	4798      	blx	r3
 8012d86:	4603      	mov	r3, r0
 8012d88:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8012d8a:	7dfb      	ldrb	r3, [r7, #23]
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d001      	beq.n	8012d94 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8012d90:	7dfb      	ldrb	r3, [r7, #23]
 8012d92:	e000      	b.n	8012d96 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8012d94:	2300      	movs	r3, #0
}
 8012d96:	4618      	mov	r0, r3
 8012d98:	3718      	adds	r7, #24
 8012d9a:	46bd      	mov	sp, r7
 8012d9c:	bd80      	pop	{r7, pc}

08012d9e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8012d9e:	b580      	push	{r7, lr}
 8012da0:	b086      	sub	sp, #24
 8012da2:	af00      	add	r7, sp, #0
 8012da4:	60f8      	str	r0, [r7, #12]
 8012da6:	460b      	mov	r3, r1
 8012da8:	607a      	str	r2, [r7, #4]
 8012daa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8012dac:	7afb      	ldrb	r3, [r7, #11]
 8012dae:	2b00      	cmp	r3, #0
 8012db0:	d16f      	bne.n	8012e92 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8012db2:	68fb      	ldr	r3, [r7, #12]
 8012db4:	3314      	adds	r3, #20
 8012db6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8012db8:	68fb      	ldr	r3, [r7, #12]
 8012dba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012dbe:	2b02      	cmp	r3, #2
 8012dc0:	d15a      	bne.n	8012e78 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8012dc2:	693b      	ldr	r3, [r7, #16]
 8012dc4:	689a      	ldr	r2, [r3, #8]
 8012dc6:	693b      	ldr	r3, [r7, #16]
 8012dc8:	68db      	ldr	r3, [r3, #12]
 8012dca:	429a      	cmp	r2, r3
 8012dcc:	d914      	bls.n	8012df8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012dce:	693b      	ldr	r3, [r7, #16]
 8012dd0:	689a      	ldr	r2, [r3, #8]
 8012dd2:	693b      	ldr	r3, [r7, #16]
 8012dd4:	68db      	ldr	r3, [r3, #12]
 8012dd6:	1ad2      	subs	r2, r2, r3
 8012dd8:	693b      	ldr	r3, [r7, #16]
 8012dda:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8012ddc:	693b      	ldr	r3, [r7, #16]
 8012dde:	689b      	ldr	r3, [r3, #8]
 8012de0:	461a      	mov	r2, r3
 8012de2:	6879      	ldr	r1, [r7, #4]
 8012de4:	68f8      	ldr	r0, [r7, #12]
 8012de6:	f001 f8bc 	bl	8013f62 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012dea:	2300      	movs	r3, #0
 8012dec:	2200      	movs	r2, #0
 8012dee:	2100      	movs	r1, #0
 8012df0:	68f8      	ldr	r0, [r7, #12]
 8012df2:	f004 fe7b 	bl	8017aec <USBD_LL_PrepareReceive>
 8012df6:	e03f      	b.n	8012e78 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8012df8:	693b      	ldr	r3, [r7, #16]
 8012dfa:	68da      	ldr	r2, [r3, #12]
 8012dfc:	693b      	ldr	r3, [r7, #16]
 8012dfe:	689b      	ldr	r3, [r3, #8]
 8012e00:	429a      	cmp	r2, r3
 8012e02:	d11c      	bne.n	8012e3e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8012e04:	693b      	ldr	r3, [r7, #16]
 8012e06:	685a      	ldr	r2, [r3, #4]
 8012e08:	693b      	ldr	r3, [r7, #16]
 8012e0a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8012e0c:	429a      	cmp	r2, r3
 8012e0e:	d316      	bcc.n	8012e3e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8012e10:	693b      	ldr	r3, [r7, #16]
 8012e12:	685a      	ldr	r2, [r3, #4]
 8012e14:	68fb      	ldr	r3, [r7, #12]
 8012e16:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8012e1a:	429a      	cmp	r2, r3
 8012e1c:	d20f      	bcs.n	8012e3e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8012e1e:	2200      	movs	r2, #0
 8012e20:	2100      	movs	r1, #0
 8012e22:	68f8      	ldr	r0, [r7, #12]
 8012e24:	f001 f89d 	bl	8013f62 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8012e28:	68fb      	ldr	r3, [r7, #12]
 8012e2a:	2200      	movs	r2, #0
 8012e2c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012e30:	2300      	movs	r3, #0
 8012e32:	2200      	movs	r2, #0
 8012e34:	2100      	movs	r1, #0
 8012e36:	68f8      	ldr	r0, [r7, #12]
 8012e38:	f004 fe58 	bl	8017aec <USBD_LL_PrepareReceive>
 8012e3c:	e01c      	b.n	8012e78 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012e3e:	68fb      	ldr	r3, [r7, #12]
 8012e40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012e44:	b2db      	uxtb	r3, r3
 8012e46:	2b03      	cmp	r3, #3
 8012e48:	d10f      	bne.n	8012e6a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8012e4a:	68fb      	ldr	r3, [r7, #12]
 8012e4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e50:	68db      	ldr	r3, [r3, #12]
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	d009      	beq.n	8012e6a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8012e56:	68fb      	ldr	r3, [r7, #12]
 8012e58:	2200      	movs	r2, #0
 8012e5a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8012e5e:	68fb      	ldr	r3, [r7, #12]
 8012e60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e64:	68db      	ldr	r3, [r3, #12]
 8012e66:	68f8      	ldr	r0, [r7, #12]
 8012e68:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8012e6a:	2180      	movs	r1, #128	@ 0x80
 8012e6c:	68f8      	ldr	r0, [r7, #12]
 8012e6e:	f004 fd93 	bl	8017998 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8012e72:	68f8      	ldr	r0, [r7, #12]
 8012e74:	f001 f8c7 	bl	8014006 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8012e78:	68fb      	ldr	r3, [r7, #12]
 8012e7a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8012e7e:	2b00      	cmp	r3, #0
 8012e80:	d03a      	beq.n	8012ef8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8012e82:	68f8      	ldr	r0, [r7, #12]
 8012e84:	f7ff fe42 	bl	8012b0c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8012e88:	68fb      	ldr	r3, [r7, #12]
 8012e8a:	2200      	movs	r2, #0
 8012e8c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8012e90:	e032      	b.n	8012ef8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8012e92:	7afb      	ldrb	r3, [r7, #11]
 8012e94:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8012e98:	b2db      	uxtb	r3, r3
 8012e9a:	4619      	mov	r1, r3
 8012e9c:	68f8      	ldr	r0, [r7, #12]
 8012e9e:	f000 f985 	bl	80131ac <USBD_CoreFindEP>
 8012ea2:	4603      	mov	r3, r0
 8012ea4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012ea6:	7dfb      	ldrb	r3, [r7, #23]
 8012ea8:	2bff      	cmp	r3, #255	@ 0xff
 8012eaa:	d025      	beq.n	8012ef8 <USBD_LL_DataInStage+0x15a>
 8012eac:	7dfb      	ldrb	r3, [r7, #23]
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d122      	bne.n	8012ef8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012eb2:	68fb      	ldr	r3, [r7, #12]
 8012eb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012eb8:	b2db      	uxtb	r3, r3
 8012eba:	2b03      	cmp	r3, #3
 8012ebc:	d11c      	bne.n	8012ef8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8012ebe:	7dfa      	ldrb	r2, [r7, #23]
 8012ec0:	68fb      	ldr	r3, [r7, #12]
 8012ec2:	32ae      	adds	r2, #174	@ 0xae
 8012ec4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012ec8:	695b      	ldr	r3, [r3, #20]
 8012eca:	2b00      	cmp	r3, #0
 8012ecc:	d014      	beq.n	8012ef8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8012ece:	7dfa      	ldrb	r2, [r7, #23]
 8012ed0:	68fb      	ldr	r3, [r7, #12]
 8012ed2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8012ed6:	7dfa      	ldrb	r2, [r7, #23]
 8012ed8:	68fb      	ldr	r3, [r7, #12]
 8012eda:	32ae      	adds	r2, #174	@ 0xae
 8012edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012ee0:	695b      	ldr	r3, [r3, #20]
 8012ee2:	7afa      	ldrb	r2, [r7, #11]
 8012ee4:	4611      	mov	r1, r2
 8012ee6:	68f8      	ldr	r0, [r7, #12]
 8012ee8:	4798      	blx	r3
 8012eea:	4603      	mov	r3, r0
 8012eec:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8012eee:	7dbb      	ldrb	r3, [r7, #22]
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	d001      	beq.n	8012ef8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8012ef4:	7dbb      	ldrb	r3, [r7, #22]
 8012ef6:	e000      	b.n	8012efa <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8012ef8:	2300      	movs	r3, #0
}
 8012efa:	4618      	mov	r0, r3
 8012efc:	3718      	adds	r7, #24
 8012efe:	46bd      	mov	sp, r7
 8012f00:	bd80      	pop	{r7, pc}

08012f02 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8012f02:	b580      	push	{r7, lr}
 8012f04:	b084      	sub	sp, #16
 8012f06:	af00      	add	r7, sp, #0
 8012f08:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8012f0a:	2300      	movs	r3, #0
 8012f0c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	2201      	movs	r2, #1
 8012f12:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	2200      	movs	r2, #0
 8012f1a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	2200      	movs	r2, #0
 8012f22:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	2200      	movs	r2, #0
 8012f28:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8012f2c:	687b      	ldr	r3, [r7, #4]
 8012f2e:	2200      	movs	r2, #0
 8012f30:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012f3a:	2b00      	cmp	r3, #0
 8012f3c:	d014      	beq.n	8012f68 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012f44:	685b      	ldr	r3, [r3, #4]
 8012f46:	2b00      	cmp	r3, #0
 8012f48:	d00e      	beq.n	8012f68 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012f50:	685b      	ldr	r3, [r3, #4]
 8012f52:	687a      	ldr	r2, [r7, #4]
 8012f54:	6852      	ldr	r2, [r2, #4]
 8012f56:	b2d2      	uxtb	r2, r2
 8012f58:	4611      	mov	r1, r2
 8012f5a:	6878      	ldr	r0, [r7, #4]
 8012f5c:	4798      	blx	r3
 8012f5e:	4603      	mov	r3, r0
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d001      	beq.n	8012f68 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8012f64:	2303      	movs	r3, #3
 8012f66:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012f68:	2340      	movs	r3, #64	@ 0x40
 8012f6a:	2200      	movs	r2, #0
 8012f6c:	2100      	movs	r1, #0
 8012f6e:	6878      	ldr	r0, [r7, #4]
 8012f70:	f004 fccd 	bl	801790e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	2201      	movs	r2, #1
 8012f78:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8012f7c:	687b      	ldr	r3, [r7, #4]
 8012f7e:	2240      	movs	r2, #64	@ 0x40
 8012f80:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012f84:	2340      	movs	r3, #64	@ 0x40
 8012f86:	2200      	movs	r2, #0
 8012f88:	2180      	movs	r1, #128	@ 0x80
 8012f8a:	6878      	ldr	r0, [r7, #4]
 8012f8c:	f004 fcbf 	bl	801790e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8012f90:	687b      	ldr	r3, [r7, #4]
 8012f92:	2201      	movs	r2, #1
 8012f94:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8012f96:	687b      	ldr	r3, [r7, #4]
 8012f98:	2240      	movs	r2, #64	@ 0x40
 8012f9a:	621a      	str	r2, [r3, #32]

  return ret;
 8012f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f9e:	4618      	mov	r0, r3
 8012fa0:	3710      	adds	r7, #16
 8012fa2:	46bd      	mov	sp, r7
 8012fa4:	bd80      	pop	{r7, pc}

08012fa6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8012fa6:	b480      	push	{r7}
 8012fa8:	b083      	sub	sp, #12
 8012faa:	af00      	add	r7, sp, #0
 8012fac:	6078      	str	r0, [r7, #4]
 8012fae:	460b      	mov	r3, r1
 8012fb0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8012fb2:	687b      	ldr	r3, [r7, #4]
 8012fb4:	78fa      	ldrb	r2, [r7, #3]
 8012fb6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8012fb8:	2300      	movs	r3, #0
}
 8012fba:	4618      	mov	r0, r3
 8012fbc:	370c      	adds	r7, #12
 8012fbe:	46bd      	mov	sp, r7
 8012fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fc4:	4770      	bx	lr

08012fc6 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8012fc6:	b480      	push	{r7}
 8012fc8:	b083      	sub	sp, #12
 8012fca:	af00      	add	r7, sp, #0
 8012fcc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012fd4:	b2db      	uxtb	r3, r3
 8012fd6:	2b04      	cmp	r3, #4
 8012fd8:	d006      	beq.n	8012fe8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012fe0:	b2da      	uxtb	r2, r3
 8012fe2:	687b      	ldr	r3, [r7, #4]
 8012fe4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	2204      	movs	r2, #4
 8012fec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8012ff0:	2300      	movs	r3, #0
}
 8012ff2:	4618      	mov	r0, r3
 8012ff4:	370c      	adds	r7, #12
 8012ff6:	46bd      	mov	sp, r7
 8012ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ffc:	4770      	bx	lr

08012ffe <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8012ffe:	b480      	push	{r7}
 8013000:	b083      	sub	sp, #12
 8013002:	af00      	add	r7, sp, #0
 8013004:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801300c:	b2db      	uxtb	r3, r3
 801300e:	2b04      	cmp	r3, #4
 8013010:	d106      	bne.n	8013020 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8013012:	687b      	ldr	r3, [r7, #4]
 8013014:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8013018:	b2da      	uxtb	r2, r3
 801301a:	687b      	ldr	r3, [r7, #4]
 801301c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8013020:	2300      	movs	r3, #0
}
 8013022:	4618      	mov	r0, r3
 8013024:	370c      	adds	r7, #12
 8013026:	46bd      	mov	sp, r7
 8013028:	f85d 7b04 	ldr.w	r7, [sp], #4
 801302c:	4770      	bx	lr

0801302e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801302e:	b580      	push	{r7, lr}
 8013030:	b082      	sub	sp, #8
 8013032:	af00      	add	r7, sp, #0
 8013034:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013036:	687b      	ldr	r3, [r7, #4]
 8013038:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801303c:	b2db      	uxtb	r3, r3
 801303e:	2b03      	cmp	r3, #3
 8013040:	d110      	bne.n	8013064 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013048:	2b00      	cmp	r3, #0
 801304a:	d00b      	beq.n	8013064 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013052:	69db      	ldr	r3, [r3, #28]
 8013054:	2b00      	cmp	r3, #0
 8013056:	d005      	beq.n	8013064 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8013058:	687b      	ldr	r3, [r7, #4]
 801305a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801305e:	69db      	ldr	r3, [r3, #28]
 8013060:	6878      	ldr	r0, [r7, #4]
 8013062:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8013064:	2300      	movs	r3, #0
}
 8013066:	4618      	mov	r0, r3
 8013068:	3708      	adds	r7, #8
 801306a:	46bd      	mov	sp, r7
 801306c:	bd80      	pop	{r7, pc}

0801306e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801306e:	b580      	push	{r7, lr}
 8013070:	b082      	sub	sp, #8
 8013072:	af00      	add	r7, sp, #0
 8013074:	6078      	str	r0, [r7, #4]
 8013076:	460b      	mov	r3, r1
 8013078:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	32ae      	adds	r2, #174	@ 0xae
 8013084:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013088:	2b00      	cmp	r3, #0
 801308a:	d101      	bne.n	8013090 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 801308c:	2303      	movs	r3, #3
 801308e:	e01c      	b.n	80130ca <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013096:	b2db      	uxtb	r3, r3
 8013098:	2b03      	cmp	r3, #3
 801309a:	d115      	bne.n	80130c8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	32ae      	adds	r2, #174	@ 0xae
 80130a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80130aa:	6a1b      	ldr	r3, [r3, #32]
 80130ac:	2b00      	cmp	r3, #0
 80130ae:	d00b      	beq.n	80130c8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80130b0:	687b      	ldr	r3, [r7, #4]
 80130b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	32ae      	adds	r2, #174	@ 0xae
 80130ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80130be:	6a1b      	ldr	r3, [r3, #32]
 80130c0:	78fa      	ldrb	r2, [r7, #3]
 80130c2:	4611      	mov	r1, r2
 80130c4:	6878      	ldr	r0, [r7, #4]
 80130c6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80130c8:	2300      	movs	r3, #0
}
 80130ca:	4618      	mov	r0, r3
 80130cc:	3708      	adds	r7, #8
 80130ce:	46bd      	mov	sp, r7
 80130d0:	bd80      	pop	{r7, pc}

080130d2 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80130d2:	b580      	push	{r7, lr}
 80130d4:	b082      	sub	sp, #8
 80130d6:	af00      	add	r7, sp, #0
 80130d8:	6078      	str	r0, [r7, #4]
 80130da:	460b      	mov	r3, r1
 80130dc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80130de:	687b      	ldr	r3, [r7, #4]
 80130e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	32ae      	adds	r2, #174	@ 0xae
 80130e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80130ec:	2b00      	cmp	r3, #0
 80130ee:	d101      	bne.n	80130f4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80130f0:	2303      	movs	r3, #3
 80130f2:	e01c      	b.n	801312e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80130fa:	b2db      	uxtb	r3, r3
 80130fc:	2b03      	cmp	r3, #3
 80130fe:	d115      	bne.n	801312c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	32ae      	adds	r2, #174	@ 0xae
 801310a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801310e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013110:	2b00      	cmp	r3, #0
 8013112:	d00b      	beq.n	801312c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	32ae      	adds	r2, #174	@ 0xae
 801311e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013124:	78fa      	ldrb	r2, [r7, #3]
 8013126:	4611      	mov	r1, r2
 8013128:	6878      	ldr	r0, [r7, #4]
 801312a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801312c:	2300      	movs	r3, #0
}
 801312e:	4618      	mov	r0, r3
 8013130:	3708      	adds	r7, #8
 8013132:	46bd      	mov	sp, r7
 8013134:	bd80      	pop	{r7, pc}

08013136 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8013136:	b480      	push	{r7}
 8013138:	b083      	sub	sp, #12
 801313a:	af00      	add	r7, sp, #0
 801313c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801313e:	2300      	movs	r3, #0
}
 8013140:	4618      	mov	r0, r3
 8013142:	370c      	adds	r7, #12
 8013144:	46bd      	mov	sp, r7
 8013146:	f85d 7b04 	ldr.w	r7, [sp], #4
 801314a:	4770      	bx	lr

0801314c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 801314c:	b580      	push	{r7, lr}
 801314e:	b084      	sub	sp, #16
 8013150:	af00      	add	r7, sp, #0
 8013152:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8013154:	2300      	movs	r3, #0
 8013156:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013158:	687b      	ldr	r3, [r7, #4]
 801315a:	2201      	movs	r2, #1
 801315c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013166:	2b00      	cmp	r3, #0
 8013168:	d00e      	beq.n	8013188 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013170:	685b      	ldr	r3, [r3, #4]
 8013172:	687a      	ldr	r2, [r7, #4]
 8013174:	6852      	ldr	r2, [r2, #4]
 8013176:	b2d2      	uxtb	r2, r2
 8013178:	4611      	mov	r1, r2
 801317a:	6878      	ldr	r0, [r7, #4]
 801317c:	4798      	blx	r3
 801317e:	4603      	mov	r3, r0
 8013180:	2b00      	cmp	r3, #0
 8013182:	d001      	beq.n	8013188 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8013184:	2303      	movs	r3, #3
 8013186:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8013188:	7bfb      	ldrb	r3, [r7, #15]
}
 801318a:	4618      	mov	r0, r3
 801318c:	3710      	adds	r7, #16
 801318e:	46bd      	mov	sp, r7
 8013190:	bd80      	pop	{r7, pc}

08013192 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8013192:	b480      	push	{r7}
 8013194:	b083      	sub	sp, #12
 8013196:	af00      	add	r7, sp, #0
 8013198:	6078      	str	r0, [r7, #4]
 801319a:	460b      	mov	r3, r1
 801319c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801319e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80131a0:	4618      	mov	r0, r3
 80131a2:	370c      	adds	r7, #12
 80131a4:	46bd      	mov	sp, r7
 80131a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131aa:	4770      	bx	lr

080131ac <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80131ac:	b480      	push	{r7}
 80131ae:	b083      	sub	sp, #12
 80131b0:	af00      	add	r7, sp, #0
 80131b2:	6078      	str	r0, [r7, #4]
 80131b4:	460b      	mov	r3, r1
 80131b6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80131b8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80131ba:	4618      	mov	r0, r3
 80131bc:	370c      	adds	r7, #12
 80131be:	46bd      	mov	sp, r7
 80131c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131c4:	4770      	bx	lr

080131c6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80131c6:	b580      	push	{r7, lr}
 80131c8:	b086      	sub	sp, #24
 80131ca:	af00      	add	r7, sp, #0
 80131cc:	6078      	str	r0, [r7, #4]
 80131ce:	460b      	mov	r3, r1
 80131d0:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80131da:	2300      	movs	r3, #0
 80131dc:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	885b      	ldrh	r3, [r3, #2]
 80131e2:	b29b      	uxth	r3, r3
 80131e4:	68fa      	ldr	r2, [r7, #12]
 80131e6:	7812      	ldrb	r2, [r2, #0]
 80131e8:	4293      	cmp	r3, r2
 80131ea:	d91f      	bls.n	801322c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80131ec:	68fb      	ldr	r3, [r7, #12]
 80131ee:	781b      	ldrb	r3, [r3, #0]
 80131f0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80131f2:	e013      	b.n	801321c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80131f4:	f107 030a 	add.w	r3, r7, #10
 80131f8:	4619      	mov	r1, r3
 80131fa:	6978      	ldr	r0, [r7, #20]
 80131fc:	f000 f81b 	bl	8013236 <USBD_GetNextDesc>
 8013200:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8013202:	697b      	ldr	r3, [r7, #20]
 8013204:	785b      	ldrb	r3, [r3, #1]
 8013206:	2b05      	cmp	r3, #5
 8013208:	d108      	bne.n	801321c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 801320a:	697b      	ldr	r3, [r7, #20]
 801320c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 801320e:	693b      	ldr	r3, [r7, #16]
 8013210:	789b      	ldrb	r3, [r3, #2]
 8013212:	78fa      	ldrb	r2, [r7, #3]
 8013214:	429a      	cmp	r2, r3
 8013216:	d008      	beq.n	801322a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8013218:	2300      	movs	r3, #0
 801321a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 801321c:	68fb      	ldr	r3, [r7, #12]
 801321e:	885b      	ldrh	r3, [r3, #2]
 8013220:	b29a      	uxth	r2, r3
 8013222:	897b      	ldrh	r3, [r7, #10]
 8013224:	429a      	cmp	r2, r3
 8013226:	d8e5      	bhi.n	80131f4 <USBD_GetEpDesc+0x2e>
 8013228:	e000      	b.n	801322c <USBD_GetEpDesc+0x66>
          break;
 801322a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 801322c:	693b      	ldr	r3, [r7, #16]
}
 801322e:	4618      	mov	r0, r3
 8013230:	3718      	adds	r7, #24
 8013232:	46bd      	mov	sp, r7
 8013234:	bd80      	pop	{r7, pc}

08013236 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8013236:	b480      	push	{r7}
 8013238:	b085      	sub	sp, #20
 801323a:	af00      	add	r7, sp, #0
 801323c:	6078      	str	r0, [r7, #4]
 801323e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8013244:	683b      	ldr	r3, [r7, #0]
 8013246:	881b      	ldrh	r3, [r3, #0]
 8013248:	68fa      	ldr	r2, [r7, #12]
 801324a:	7812      	ldrb	r2, [r2, #0]
 801324c:	4413      	add	r3, r2
 801324e:	b29a      	uxth	r2, r3
 8013250:	683b      	ldr	r3, [r7, #0]
 8013252:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8013254:	68fb      	ldr	r3, [r7, #12]
 8013256:	781b      	ldrb	r3, [r3, #0]
 8013258:	461a      	mov	r2, r3
 801325a:	687b      	ldr	r3, [r7, #4]
 801325c:	4413      	add	r3, r2
 801325e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8013260:	68fb      	ldr	r3, [r7, #12]
}
 8013262:	4618      	mov	r0, r3
 8013264:	3714      	adds	r7, #20
 8013266:	46bd      	mov	sp, r7
 8013268:	f85d 7b04 	ldr.w	r7, [sp], #4
 801326c:	4770      	bx	lr

0801326e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801326e:	b480      	push	{r7}
 8013270:	b087      	sub	sp, #28
 8013272:	af00      	add	r7, sp, #0
 8013274:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 801327a:	697b      	ldr	r3, [r7, #20]
 801327c:	781b      	ldrb	r3, [r3, #0]
 801327e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8013280:	697b      	ldr	r3, [r7, #20]
 8013282:	3301      	adds	r3, #1
 8013284:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8013286:	697b      	ldr	r3, [r7, #20]
 8013288:	781b      	ldrb	r3, [r3, #0]
 801328a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801328c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8013290:	021b      	lsls	r3, r3, #8
 8013292:	b21a      	sxth	r2, r3
 8013294:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013298:	4313      	orrs	r3, r2
 801329a:	b21b      	sxth	r3, r3
 801329c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801329e:	89fb      	ldrh	r3, [r7, #14]
}
 80132a0:	4618      	mov	r0, r3
 80132a2:	371c      	adds	r7, #28
 80132a4:	46bd      	mov	sp, r7
 80132a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132aa:	4770      	bx	lr

080132ac <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80132ac:	b580      	push	{r7, lr}
 80132ae:	b084      	sub	sp, #16
 80132b0:	af00      	add	r7, sp, #0
 80132b2:	6078      	str	r0, [r7, #4]
 80132b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80132b6:	2300      	movs	r3, #0
 80132b8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80132ba:	683b      	ldr	r3, [r7, #0]
 80132bc:	781b      	ldrb	r3, [r3, #0]
 80132be:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80132c2:	2b40      	cmp	r3, #64	@ 0x40
 80132c4:	d005      	beq.n	80132d2 <USBD_StdDevReq+0x26>
 80132c6:	2b40      	cmp	r3, #64	@ 0x40
 80132c8:	d857      	bhi.n	801337a <USBD_StdDevReq+0xce>
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d00f      	beq.n	80132ee <USBD_StdDevReq+0x42>
 80132ce:	2b20      	cmp	r3, #32
 80132d0:	d153      	bne.n	801337a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80132d8:	687b      	ldr	r3, [r7, #4]
 80132da:	32ae      	adds	r2, #174	@ 0xae
 80132dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80132e0:	689b      	ldr	r3, [r3, #8]
 80132e2:	6839      	ldr	r1, [r7, #0]
 80132e4:	6878      	ldr	r0, [r7, #4]
 80132e6:	4798      	blx	r3
 80132e8:	4603      	mov	r3, r0
 80132ea:	73fb      	strb	r3, [r7, #15]
      break;
 80132ec:	e04a      	b.n	8013384 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80132ee:	683b      	ldr	r3, [r7, #0]
 80132f0:	785b      	ldrb	r3, [r3, #1]
 80132f2:	2b09      	cmp	r3, #9
 80132f4:	d83b      	bhi.n	801336e <USBD_StdDevReq+0xc2>
 80132f6:	a201      	add	r2, pc, #4	@ (adr r2, 80132fc <USBD_StdDevReq+0x50>)
 80132f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80132fc:	08013351 	.word	0x08013351
 8013300:	08013365 	.word	0x08013365
 8013304:	0801336f 	.word	0x0801336f
 8013308:	0801335b 	.word	0x0801335b
 801330c:	0801336f 	.word	0x0801336f
 8013310:	0801332f 	.word	0x0801332f
 8013314:	08013325 	.word	0x08013325
 8013318:	0801336f 	.word	0x0801336f
 801331c:	08013347 	.word	0x08013347
 8013320:	08013339 	.word	0x08013339
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8013324:	6839      	ldr	r1, [r7, #0]
 8013326:	6878      	ldr	r0, [r7, #4]
 8013328:	f000 fa3c 	bl	80137a4 <USBD_GetDescriptor>
          break;
 801332c:	e024      	b.n	8013378 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801332e:	6839      	ldr	r1, [r7, #0]
 8013330:	6878      	ldr	r0, [r7, #4]
 8013332:	f000 fba1 	bl	8013a78 <USBD_SetAddress>
          break;
 8013336:	e01f      	b.n	8013378 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8013338:	6839      	ldr	r1, [r7, #0]
 801333a:	6878      	ldr	r0, [r7, #4]
 801333c:	f000 fbe0 	bl	8013b00 <USBD_SetConfig>
 8013340:	4603      	mov	r3, r0
 8013342:	73fb      	strb	r3, [r7, #15]
          break;
 8013344:	e018      	b.n	8013378 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8013346:	6839      	ldr	r1, [r7, #0]
 8013348:	6878      	ldr	r0, [r7, #4]
 801334a:	f000 fc83 	bl	8013c54 <USBD_GetConfig>
          break;
 801334e:	e013      	b.n	8013378 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8013350:	6839      	ldr	r1, [r7, #0]
 8013352:	6878      	ldr	r0, [r7, #4]
 8013354:	f000 fcb4 	bl	8013cc0 <USBD_GetStatus>
          break;
 8013358:	e00e      	b.n	8013378 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801335a:	6839      	ldr	r1, [r7, #0]
 801335c:	6878      	ldr	r0, [r7, #4]
 801335e:	f000 fce3 	bl	8013d28 <USBD_SetFeature>
          break;
 8013362:	e009      	b.n	8013378 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8013364:	6839      	ldr	r1, [r7, #0]
 8013366:	6878      	ldr	r0, [r7, #4]
 8013368:	f000 fd07 	bl	8013d7a <USBD_ClrFeature>
          break;
 801336c:	e004      	b.n	8013378 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801336e:	6839      	ldr	r1, [r7, #0]
 8013370:	6878      	ldr	r0, [r7, #4]
 8013372:	f000 fd5e 	bl	8013e32 <USBD_CtlError>
          break;
 8013376:	bf00      	nop
      }
      break;
 8013378:	e004      	b.n	8013384 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 801337a:	6839      	ldr	r1, [r7, #0]
 801337c:	6878      	ldr	r0, [r7, #4]
 801337e:	f000 fd58 	bl	8013e32 <USBD_CtlError>
      break;
 8013382:	bf00      	nop
  }

  return ret;
 8013384:	7bfb      	ldrb	r3, [r7, #15]
}
 8013386:	4618      	mov	r0, r3
 8013388:	3710      	adds	r7, #16
 801338a:	46bd      	mov	sp, r7
 801338c:	bd80      	pop	{r7, pc}
 801338e:	bf00      	nop

08013390 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013390:	b580      	push	{r7, lr}
 8013392:	b084      	sub	sp, #16
 8013394:	af00      	add	r7, sp, #0
 8013396:	6078      	str	r0, [r7, #4]
 8013398:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801339a:	2300      	movs	r3, #0
 801339c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801339e:	683b      	ldr	r3, [r7, #0]
 80133a0:	781b      	ldrb	r3, [r3, #0]
 80133a2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80133a6:	2b40      	cmp	r3, #64	@ 0x40
 80133a8:	d005      	beq.n	80133b6 <USBD_StdItfReq+0x26>
 80133aa:	2b40      	cmp	r3, #64	@ 0x40
 80133ac:	d852      	bhi.n	8013454 <USBD_StdItfReq+0xc4>
 80133ae:	2b00      	cmp	r3, #0
 80133b0:	d001      	beq.n	80133b6 <USBD_StdItfReq+0x26>
 80133b2:	2b20      	cmp	r3, #32
 80133b4:	d14e      	bne.n	8013454 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80133bc:	b2db      	uxtb	r3, r3
 80133be:	3b01      	subs	r3, #1
 80133c0:	2b02      	cmp	r3, #2
 80133c2:	d840      	bhi.n	8013446 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80133c4:	683b      	ldr	r3, [r7, #0]
 80133c6:	889b      	ldrh	r3, [r3, #4]
 80133c8:	b2db      	uxtb	r3, r3
 80133ca:	2b01      	cmp	r3, #1
 80133cc:	d836      	bhi.n	801343c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80133ce:	683b      	ldr	r3, [r7, #0]
 80133d0:	889b      	ldrh	r3, [r3, #4]
 80133d2:	b2db      	uxtb	r3, r3
 80133d4:	4619      	mov	r1, r3
 80133d6:	6878      	ldr	r0, [r7, #4]
 80133d8:	f7ff fedb 	bl	8013192 <USBD_CoreFindIF>
 80133dc:	4603      	mov	r3, r0
 80133de:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80133e0:	7bbb      	ldrb	r3, [r7, #14]
 80133e2:	2bff      	cmp	r3, #255	@ 0xff
 80133e4:	d01d      	beq.n	8013422 <USBD_StdItfReq+0x92>
 80133e6:	7bbb      	ldrb	r3, [r7, #14]
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	d11a      	bne.n	8013422 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80133ec:	7bba      	ldrb	r2, [r7, #14]
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	32ae      	adds	r2, #174	@ 0xae
 80133f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80133f6:	689b      	ldr	r3, [r3, #8]
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d00f      	beq.n	801341c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80133fc:	7bba      	ldrb	r2, [r7, #14]
 80133fe:	687b      	ldr	r3, [r7, #4]
 8013400:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8013404:	7bba      	ldrb	r2, [r7, #14]
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	32ae      	adds	r2, #174	@ 0xae
 801340a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801340e:	689b      	ldr	r3, [r3, #8]
 8013410:	6839      	ldr	r1, [r7, #0]
 8013412:	6878      	ldr	r0, [r7, #4]
 8013414:	4798      	blx	r3
 8013416:	4603      	mov	r3, r0
 8013418:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801341a:	e004      	b.n	8013426 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 801341c:	2303      	movs	r3, #3
 801341e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8013420:	e001      	b.n	8013426 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8013422:	2303      	movs	r3, #3
 8013424:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8013426:	683b      	ldr	r3, [r7, #0]
 8013428:	88db      	ldrh	r3, [r3, #6]
 801342a:	2b00      	cmp	r3, #0
 801342c:	d110      	bne.n	8013450 <USBD_StdItfReq+0xc0>
 801342e:	7bfb      	ldrb	r3, [r7, #15]
 8013430:	2b00      	cmp	r3, #0
 8013432:	d10d      	bne.n	8013450 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8013434:	6878      	ldr	r0, [r7, #4]
 8013436:	f000 fdd3 	bl	8013fe0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801343a:	e009      	b.n	8013450 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 801343c:	6839      	ldr	r1, [r7, #0]
 801343e:	6878      	ldr	r0, [r7, #4]
 8013440:	f000 fcf7 	bl	8013e32 <USBD_CtlError>
          break;
 8013444:	e004      	b.n	8013450 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8013446:	6839      	ldr	r1, [r7, #0]
 8013448:	6878      	ldr	r0, [r7, #4]
 801344a:	f000 fcf2 	bl	8013e32 <USBD_CtlError>
          break;
 801344e:	e000      	b.n	8013452 <USBD_StdItfReq+0xc2>
          break;
 8013450:	bf00      	nop
      }
      break;
 8013452:	e004      	b.n	801345e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8013454:	6839      	ldr	r1, [r7, #0]
 8013456:	6878      	ldr	r0, [r7, #4]
 8013458:	f000 fceb 	bl	8013e32 <USBD_CtlError>
      break;
 801345c:	bf00      	nop
  }

  return ret;
 801345e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013460:	4618      	mov	r0, r3
 8013462:	3710      	adds	r7, #16
 8013464:	46bd      	mov	sp, r7
 8013466:	bd80      	pop	{r7, pc}

08013468 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013468:	b580      	push	{r7, lr}
 801346a:	b084      	sub	sp, #16
 801346c:	af00      	add	r7, sp, #0
 801346e:	6078      	str	r0, [r7, #4]
 8013470:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8013472:	2300      	movs	r3, #0
 8013474:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8013476:	683b      	ldr	r3, [r7, #0]
 8013478:	889b      	ldrh	r3, [r3, #4]
 801347a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801347c:	683b      	ldr	r3, [r7, #0]
 801347e:	781b      	ldrb	r3, [r3, #0]
 8013480:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013484:	2b40      	cmp	r3, #64	@ 0x40
 8013486:	d007      	beq.n	8013498 <USBD_StdEPReq+0x30>
 8013488:	2b40      	cmp	r3, #64	@ 0x40
 801348a:	f200 817f 	bhi.w	801378c <USBD_StdEPReq+0x324>
 801348e:	2b00      	cmp	r3, #0
 8013490:	d02a      	beq.n	80134e8 <USBD_StdEPReq+0x80>
 8013492:	2b20      	cmp	r3, #32
 8013494:	f040 817a 	bne.w	801378c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8013498:	7bbb      	ldrb	r3, [r7, #14]
 801349a:	4619      	mov	r1, r3
 801349c:	6878      	ldr	r0, [r7, #4]
 801349e:	f7ff fe85 	bl	80131ac <USBD_CoreFindEP>
 80134a2:	4603      	mov	r3, r0
 80134a4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80134a6:	7b7b      	ldrb	r3, [r7, #13]
 80134a8:	2bff      	cmp	r3, #255	@ 0xff
 80134aa:	f000 8174 	beq.w	8013796 <USBD_StdEPReq+0x32e>
 80134ae:	7b7b      	ldrb	r3, [r7, #13]
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	f040 8170 	bne.w	8013796 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80134b6:	7b7a      	ldrb	r2, [r7, #13]
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80134be:	7b7a      	ldrb	r2, [r7, #13]
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	32ae      	adds	r2, #174	@ 0xae
 80134c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80134c8:	689b      	ldr	r3, [r3, #8]
 80134ca:	2b00      	cmp	r3, #0
 80134cc:	f000 8163 	beq.w	8013796 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80134d0:	7b7a      	ldrb	r2, [r7, #13]
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	32ae      	adds	r2, #174	@ 0xae
 80134d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80134da:	689b      	ldr	r3, [r3, #8]
 80134dc:	6839      	ldr	r1, [r7, #0]
 80134de:	6878      	ldr	r0, [r7, #4]
 80134e0:	4798      	blx	r3
 80134e2:	4603      	mov	r3, r0
 80134e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80134e6:	e156      	b.n	8013796 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80134e8:	683b      	ldr	r3, [r7, #0]
 80134ea:	785b      	ldrb	r3, [r3, #1]
 80134ec:	2b03      	cmp	r3, #3
 80134ee:	d008      	beq.n	8013502 <USBD_StdEPReq+0x9a>
 80134f0:	2b03      	cmp	r3, #3
 80134f2:	f300 8145 	bgt.w	8013780 <USBD_StdEPReq+0x318>
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	f000 809b 	beq.w	8013632 <USBD_StdEPReq+0x1ca>
 80134fc:	2b01      	cmp	r3, #1
 80134fe:	d03c      	beq.n	801357a <USBD_StdEPReq+0x112>
 8013500:	e13e      	b.n	8013780 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013508:	b2db      	uxtb	r3, r3
 801350a:	2b02      	cmp	r3, #2
 801350c:	d002      	beq.n	8013514 <USBD_StdEPReq+0xac>
 801350e:	2b03      	cmp	r3, #3
 8013510:	d016      	beq.n	8013540 <USBD_StdEPReq+0xd8>
 8013512:	e02c      	b.n	801356e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013514:	7bbb      	ldrb	r3, [r7, #14]
 8013516:	2b00      	cmp	r3, #0
 8013518:	d00d      	beq.n	8013536 <USBD_StdEPReq+0xce>
 801351a:	7bbb      	ldrb	r3, [r7, #14]
 801351c:	2b80      	cmp	r3, #128	@ 0x80
 801351e:	d00a      	beq.n	8013536 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013520:	7bbb      	ldrb	r3, [r7, #14]
 8013522:	4619      	mov	r1, r3
 8013524:	6878      	ldr	r0, [r7, #4]
 8013526:	f004 fa37 	bl	8017998 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801352a:	2180      	movs	r1, #128	@ 0x80
 801352c:	6878      	ldr	r0, [r7, #4]
 801352e:	f004 fa33 	bl	8017998 <USBD_LL_StallEP>
 8013532:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013534:	e020      	b.n	8013578 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8013536:	6839      	ldr	r1, [r7, #0]
 8013538:	6878      	ldr	r0, [r7, #4]
 801353a:	f000 fc7a 	bl	8013e32 <USBD_CtlError>
              break;
 801353e:	e01b      	b.n	8013578 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013540:	683b      	ldr	r3, [r7, #0]
 8013542:	885b      	ldrh	r3, [r3, #2]
 8013544:	2b00      	cmp	r3, #0
 8013546:	d10e      	bne.n	8013566 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8013548:	7bbb      	ldrb	r3, [r7, #14]
 801354a:	2b00      	cmp	r3, #0
 801354c:	d00b      	beq.n	8013566 <USBD_StdEPReq+0xfe>
 801354e:	7bbb      	ldrb	r3, [r7, #14]
 8013550:	2b80      	cmp	r3, #128	@ 0x80
 8013552:	d008      	beq.n	8013566 <USBD_StdEPReq+0xfe>
 8013554:	683b      	ldr	r3, [r7, #0]
 8013556:	88db      	ldrh	r3, [r3, #6]
 8013558:	2b00      	cmp	r3, #0
 801355a:	d104      	bne.n	8013566 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801355c:	7bbb      	ldrb	r3, [r7, #14]
 801355e:	4619      	mov	r1, r3
 8013560:	6878      	ldr	r0, [r7, #4]
 8013562:	f004 fa19 	bl	8017998 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8013566:	6878      	ldr	r0, [r7, #4]
 8013568:	f000 fd3a 	bl	8013fe0 <USBD_CtlSendStatus>

              break;
 801356c:	e004      	b.n	8013578 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801356e:	6839      	ldr	r1, [r7, #0]
 8013570:	6878      	ldr	r0, [r7, #4]
 8013572:	f000 fc5e 	bl	8013e32 <USBD_CtlError>
              break;
 8013576:	bf00      	nop
          }
          break;
 8013578:	e107      	b.n	801378a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013580:	b2db      	uxtb	r3, r3
 8013582:	2b02      	cmp	r3, #2
 8013584:	d002      	beq.n	801358c <USBD_StdEPReq+0x124>
 8013586:	2b03      	cmp	r3, #3
 8013588:	d016      	beq.n	80135b8 <USBD_StdEPReq+0x150>
 801358a:	e04b      	b.n	8013624 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801358c:	7bbb      	ldrb	r3, [r7, #14]
 801358e:	2b00      	cmp	r3, #0
 8013590:	d00d      	beq.n	80135ae <USBD_StdEPReq+0x146>
 8013592:	7bbb      	ldrb	r3, [r7, #14]
 8013594:	2b80      	cmp	r3, #128	@ 0x80
 8013596:	d00a      	beq.n	80135ae <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013598:	7bbb      	ldrb	r3, [r7, #14]
 801359a:	4619      	mov	r1, r3
 801359c:	6878      	ldr	r0, [r7, #4]
 801359e:	f004 f9fb 	bl	8017998 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80135a2:	2180      	movs	r1, #128	@ 0x80
 80135a4:	6878      	ldr	r0, [r7, #4]
 80135a6:	f004 f9f7 	bl	8017998 <USBD_LL_StallEP>
 80135aa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80135ac:	e040      	b.n	8013630 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80135ae:	6839      	ldr	r1, [r7, #0]
 80135b0:	6878      	ldr	r0, [r7, #4]
 80135b2:	f000 fc3e 	bl	8013e32 <USBD_CtlError>
              break;
 80135b6:	e03b      	b.n	8013630 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80135b8:	683b      	ldr	r3, [r7, #0]
 80135ba:	885b      	ldrh	r3, [r3, #2]
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d136      	bne.n	801362e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80135c0:	7bbb      	ldrb	r3, [r7, #14]
 80135c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80135c6:	2b00      	cmp	r3, #0
 80135c8:	d004      	beq.n	80135d4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80135ca:	7bbb      	ldrb	r3, [r7, #14]
 80135cc:	4619      	mov	r1, r3
 80135ce:	6878      	ldr	r0, [r7, #4]
 80135d0:	f004 fa01 	bl	80179d6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80135d4:	6878      	ldr	r0, [r7, #4]
 80135d6:	f000 fd03 	bl	8013fe0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80135da:	7bbb      	ldrb	r3, [r7, #14]
 80135dc:	4619      	mov	r1, r3
 80135de:	6878      	ldr	r0, [r7, #4]
 80135e0:	f7ff fde4 	bl	80131ac <USBD_CoreFindEP>
 80135e4:	4603      	mov	r3, r0
 80135e6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80135e8:	7b7b      	ldrb	r3, [r7, #13]
 80135ea:	2bff      	cmp	r3, #255	@ 0xff
 80135ec:	d01f      	beq.n	801362e <USBD_StdEPReq+0x1c6>
 80135ee:	7b7b      	ldrb	r3, [r7, #13]
 80135f0:	2b00      	cmp	r3, #0
 80135f2:	d11c      	bne.n	801362e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80135f4:	7b7a      	ldrb	r2, [r7, #13]
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80135fc:	7b7a      	ldrb	r2, [r7, #13]
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	32ae      	adds	r2, #174	@ 0xae
 8013602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013606:	689b      	ldr	r3, [r3, #8]
 8013608:	2b00      	cmp	r3, #0
 801360a:	d010      	beq.n	801362e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801360c:	7b7a      	ldrb	r2, [r7, #13]
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	32ae      	adds	r2, #174	@ 0xae
 8013612:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013616:	689b      	ldr	r3, [r3, #8]
 8013618:	6839      	ldr	r1, [r7, #0]
 801361a:	6878      	ldr	r0, [r7, #4]
 801361c:	4798      	blx	r3
 801361e:	4603      	mov	r3, r0
 8013620:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8013622:	e004      	b.n	801362e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8013624:	6839      	ldr	r1, [r7, #0]
 8013626:	6878      	ldr	r0, [r7, #4]
 8013628:	f000 fc03 	bl	8013e32 <USBD_CtlError>
              break;
 801362c:	e000      	b.n	8013630 <USBD_StdEPReq+0x1c8>
              break;
 801362e:	bf00      	nop
          }
          break;
 8013630:	e0ab      	b.n	801378a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013638:	b2db      	uxtb	r3, r3
 801363a:	2b02      	cmp	r3, #2
 801363c:	d002      	beq.n	8013644 <USBD_StdEPReq+0x1dc>
 801363e:	2b03      	cmp	r3, #3
 8013640:	d032      	beq.n	80136a8 <USBD_StdEPReq+0x240>
 8013642:	e097      	b.n	8013774 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013644:	7bbb      	ldrb	r3, [r7, #14]
 8013646:	2b00      	cmp	r3, #0
 8013648:	d007      	beq.n	801365a <USBD_StdEPReq+0x1f2>
 801364a:	7bbb      	ldrb	r3, [r7, #14]
 801364c:	2b80      	cmp	r3, #128	@ 0x80
 801364e:	d004      	beq.n	801365a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8013650:	6839      	ldr	r1, [r7, #0]
 8013652:	6878      	ldr	r0, [r7, #4]
 8013654:	f000 fbed 	bl	8013e32 <USBD_CtlError>
                break;
 8013658:	e091      	b.n	801377e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801365a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801365e:	2b00      	cmp	r3, #0
 8013660:	da0b      	bge.n	801367a <USBD_StdEPReq+0x212>
 8013662:	7bbb      	ldrb	r3, [r7, #14]
 8013664:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013668:	4613      	mov	r3, r2
 801366a:	009b      	lsls	r3, r3, #2
 801366c:	4413      	add	r3, r2
 801366e:	009b      	lsls	r3, r3, #2
 8013670:	3310      	adds	r3, #16
 8013672:	687a      	ldr	r2, [r7, #4]
 8013674:	4413      	add	r3, r2
 8013676:	3304      	adds	r3, #4
 8013678:	e00b      	b.n	8013692 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801367a:	7bbb      	ldrb	r3, [r7, #14]
 801367c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013680:	4613      	mov	r3, r2
 8013682:	009b      	lsls	r3, r3, #2
 8013684:	4413      	add	r3, r2
 8013686:	009b      	lsls	r3, r3, #2
 8013688:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801368c:	687a      	ldr	r2, [r7, #4]
 801368e:	4413      	add	r3, r2
 8013690:	3304      	adds	r3, #4
 8013692:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8013694:	68bb      	ldr	r3, [r7, #8]
 8013696:	2200      	movs	r2, #0
 8013698:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801369a:	68bb      	ldr	r3, [r7, #8]
 801369c:	2202      	movs	r2, #2
 801369e:	4619      	mov	r1, r3
 80136a0:	6878      	ldr	r0, [r7, #4]
 80136a2:	f000 fc43 	bl	8013f2c <USBD_CtlSendData>
              break;
 80136a6:	e06a      	b.n	801377e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80136a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	da11      	bge.n	80136d4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80136b0:	7bbb      	ldrb	r3, [r7, #14]
 80136b2:	f003 020f 	and.w	r2, r3, #15
 80136b6:	6879      	ldr	r1, [r7, #4]
 80136b8:	4613      	mov	r3, r2
 80136ba:	009b      	lsls	r3, r3, #2
 80136bc:	4413      	add	r3, r2
 80136be:	009b      	lsls	r3, r3, #2
 80136c0:	440b      	add	r3, r1
 80136c2:	3324      	adds	r3, #36	@ 0x24
 80136c4:	881b      	ldrh	r3, [r3, #0]
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	d117      	bne.n	80136fa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80136ca:	6839      	ldr	r1, [r7, #0]
 80136cc:	6878      	ldr	r0, [r7, #4]
 80136ce:	f000 fbb0 	bl	8013e32 <USBD_CtlError>
                  break;
 80136d2:	e054      	b.n	801377e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80136d4:	7bbb      	ldrb	r3, [r7, #14]
 80136d6:	f003 020f 	and.w	r2, r3, #15
 80136da:	6879      	ldr	r1, [r7, #4]
 80136dc:	4613      	mov	r3, r2
 80136de:	009b      	lsls	r3, r3, #2
 80136e0:	4413      	add	r3, r2
 80136e2:	009b      	lsls	r3, r3, #2
 80136e4:	440b      	add	r3, r1
 80136e6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80136ea:	881b      	ldrh	r3, [r3, #0]
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	d104      	bne.n	80136fa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80136f0:	6839      	ldr	r1, [r7, #0]
 80136f2:	6878      	ldr	r0, [r7, #4]
 80136f4:	f000 fb9d 	bl	8013e32 <USBD_CtlError>
                  break;
 80136f8:	e041      	b.n	801377e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80136fa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80136fe:	2b00      	cmp	r3, #0
 8013700:	da0b      	bge.n	801371a <USBD_StdEPReq+0x2b2>
 8013702:	7bbb      	ldrb	r3, [r7, #14]
 8013704:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013708:	4613      	mov	r3, r2
 801370a:	009b      	lsls	r3, r3, #2
 801370c:	4413      	add	r3, r2
 801370e:	009b      	lsls	r3, r3, #2
 8013710:	3310      	adds	r3, #16
 8013712:	687a      	ldr	r2, [r7, #4]
 8013714:	4413      	add	r3, r2
 8013716:	3304      	adds	r3, #4
 8013718:	e00b      	b.n	8013732 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801371a:	7bbb      	ldrb	r3, [r7, #14]
 801371c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013720:	4613      	mov	r3, r2
 8013722:	009b      	lsls	r3, r3, #2
 8013724:	4413      	add	r3, r2
 8013726:	009b      	lsls	r3, r3, #2
 8013728:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801372c:	687a      	ldr	r2, [r7, #4]
 801372e:	4413      	add	r3, r2
 8013730:	3304      	adds	r3, #4
 8013732:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8013734:	7bbb      	ldrb	r3, [r7, #14]
 8013736:	2b00      	cmp	r3, #0
 8013738:	d002      	beq.n	8013740 <USBD_StdEPReq+0x2d8>
 801373a:	7bbb      	ldrb	r3, [r7, #14]
 801373c:	2b80      	cmp	r3, #128	@ 0x80
 801373e:	d103      	bne.n	8013748 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8013740:	68bb      	ldr	r3, [r7, #8]
 8013742:	2200      	movs	r2, #0
 8013744:	601a      	str	r2, [r3, #0]
 8013746:	e00e      	b.n	8013766 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8013748:	7bbb      	ldrb	r3, [r7, #14]
 801374a:	4619      	mov	r1, r3
 801374c:	6878      	ldr	r0, [r7, #4]
 801374e:	f004 f961 	bl	8017a14 <USBD_LL_IsStallEP>
 8013752:	4603      	mov	r3, r0
 8013754:	2b00      	cmp	r3, #0
 8013756:	d003      	beq.n	8013760 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8013758:	68bb      	ldr	r3, [r7, #8]
 801375a:	2201      	movs	r2, #1
 801375c:	601a      	str	r2, [r3, #0]
 801375e:	e002      	b.n	8013766 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8013760:	68bb      	ldr	r3, [r7, #8]
 8013762:	2200      	movs	r2, #0
 8013764:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013766:	68bb      	ldr	r3, [r7, #8]
 8013768:	2202      	movs	r2, #2
 801376a:	4619      	mov	r1, r3
 801376c:	6878      	ldr	r0, [r7, #4]
 801376e:	f000 fbdd 	bl	8013f2c <USBD_CtlSendData>
              break;
 8013772:	e004      	b.n	801377e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8013774:	6839      	ldr	r1, [r7, #0]
 8013776:	6878      	ldr	r0, [r7, #4]
 8013778:	f000 fb5b 	bl	8013e32 <USBD_CtlError>
              break;
 801377c:	bf00      	nop
          }
          break;
 801377e:	e004      	b.n	801378a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8013780:	6839      	ldr	r1, [r7, #0]
 8013782:	6878      	ldr	r0, [r7, #4]
 8013784:	f000 fb55 	bl	8013e32 <USBD_CtlError>
          break;
 8013788:	bf00      	nop
      }
      break;
 801378a:	e005      	b.n	8013798 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 801378c:	6839      	ldr	r1, [r7, #0]
 801378e:	6878      	ldr	r0, [r7, #4]
 8013790:	f000 fb4f 	bl	8013e32 <USBD_CtlError>
      break;
 8013794:	e000      	b.n	8013798 <USBD_StdEPReq+0x330>
      break;
 8013796:	bf00      	nop
  }

  return ret;
 8013798:	7bfb      	ldrb	r3, [r7, #15]
}
 801379a:	4618      	mov	r0, r3
 801379c:	3710      	adds	r7, #16
 801379e:	46bd      	mov	sp, r7
 80137a0:	bd80      	pop	{r7, pc}
	...

080137a4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80137a4:	b580      	push	{r7, lr}
 80137a6:	b084      	sub	sp, #16
 80137a8:	af00      	add	r7, sp, #0
 80137aa:	6078      	str	r0, [r7, #4]
 80137ac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80137ae:	2300      	movs	r3, #0
 80137b0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80137b2:	2300      	movs	r3, #0
 80137b4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80137b6:	2300      	movs	r3, #0
 80137b8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80137ba:	683b      	ldr	r3, [r7, #0]
 80137bc:	885b      	ldrh	r3, [r3, #2]
 80137be:	0a1b      	lsrs	r3, r3, #8
 80137c0:	b29b      	uxth	r3, r3
 80137c2:	3b01      	subs	r3, #1
 80137c4:	2b06      	cmp	r3, #6
 80137c6:	f200 8128 	bhi.w	8013a1a <USBD_GetDescriptor+0x276>
 80137ca:	a201      	add	r2, pc, #4	@ (adr r2, 80137d0 <USBD_GetDescriptor+0x2c>)
 80137cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80137d0:	080137ed 	.word	0x080137ed
 80137d4:	08013805 	.word	0x08013805
 80137d8:	08013845 	.word	0x08013845
 80137dc:	08013a1b 	.word	0x08013a1b
 80137e0:	08013a1b 	.word	0x08013a1b
 80137e4:	080139bb 	.word	0x080139bb
 80137e8:	080139e7 	.word	0x080139e7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80137f2:	681b      	ldr	r3, [r3, #0]
 80137f4:	687a      	ldr	r2, [r7, #4]
 80137f6:	7c12      	ldrb	r2, [r2, #16]
 80137f8:	f107 0108 	add.w	r1, r7, #8
 80137fc:	4610      	mov	r0, r2
 80137fe:	4798      	blx	r3
 8013800:	60f8      	str	r0, [r7, #12]
      break;
 8013802:	e112      	b.n	8013a2a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013804:	687b      	ldr	r3, [r7, #4]
 8013806:	7c1b      	ldrb	r3, [r3, #16]
 8013808:	2b00      	cmp	r3, #0
 801380a:	d10d      	bne.n	8013828 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013814:	f107 0208 	add.w	r2, r7, #8
 8013818:	4610      	mov	r0, r2
 801381a:	4798      	blx	r3
 801381c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801381e:	68fb      	ldr	r3, [r7, #12]
 8013820:	3301      	adds	r3, #1
 8013822:	2202      	movs	r2, #2
 8013824:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8013826:	e100      	b.n	8013a2a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801382e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013830:	f107 0208 	add.w	r2, r7, #8
 8013834:	4610      	mov	r0, r2
 8013836:	4798      	blx	r3
 8013838:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801383a:	68fb      	ldr	r3, [r7, #12]
 801383c:	3301      	adds	r3, #1
 801383e:	2202      	movs	r2, #2
 8013840:	701a      	strb	r2, [r3, #0]
      break;
 8013842:	e0f2      	b.n	8013a2a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8013844:	683b      	ldr	r3, [r7, #0]
 8013846:	885b      	ldrh	r3, [r3, #2]
 8013848:	b2db      	uxtb	r3, r3
 801384a:	2b05      	cmp	r3, #5
 801384c:	f200 80ac 	bhi.w	80139a8 <USBD_GetDescriptor+0x204>
 8013850:	a201      	add	r2, pc, #4	@ (adr r2, 8013858 <USBD_GetDescriptor+0xb4>)
 8013852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013856:	bf00      	nop
 8013858:	08013871 	.word	0x08013871
 801385c:	080138a5 	.word	0x080138a5
 8013860:	080138d9 	.word	0x080138d9
 8013864:	0801390d 	.word	0x0801390d
 8013868:	08013941 	.word	0x08013941
 801386c:	08013975 	.word	0x08013975
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8013870:	687b      	ldr	r3, [r7, #4]
 8013872:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013876:	685b      	ldr	r3, [r3, #4]
 8013878:	2b00      	cmp	r3, #0
 801387a:	d00b      	beq.n	8013894 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013882:	685b      	ldr	r3, [r3, #4]
 8013884:	687a      	ldr	r2, [r7, #4]
 8013886:	7c12      	ldrb	r2, [r2, #16]
 8013888:	f107 0108 	add.w	r1, r7, #8
 801388c:	4610      	mov	r0, r2
 801388e:	4798      	blx	r3
 8013890:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013892:	e091      	b.n	80139b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8013894:	6839      	ldr	r1, [r7, #0]
 8013896:	6878      	ldr	r0, [r7, #4]
 8013898:	f000 facb 	bl	8013e32 <USBD_CtlError>
            err++;
 801389c:	7afb      	ldrb	r3, [r7, #11]
 801389e:	3301      	adds	r3, #1
 80138a0:	72fb      	strb	r3, [r7, #11]
          break;
 80138a2:	e089      	b.n	80139b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80138aa:	689b      	ldr	r3, [r3, #8]
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d00b      	beq.n	80138c8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80138b6:	689b      	ldr	r3, [r3, #8]
 80138b8:	687a      	ldr	r2, [r7, #4]
 80138ba:	7c12      	ldrb	r2, [r2, #16]
 80138bc:	f107 0108 	add.w	r1, r7, #8
 80138c0:	4610      	mov	r0, r2
 80138c2:	4798      	blx	r3
 80138c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80138c6:	e077      	b.n	80139b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80138c8:	6839      	ldr	r1, [r7, #0]
 80138ca:	6878      	ldr	r0, [r7, #4]
 80138cc:	f000 fab1 	bl	8013e32 <USBD_CtlError>
            err++;
 80138d0:	7afb      	ldrb	r3, [r7, #11]
 80138d2:	3301      	adds	r3, #1
 80138d4:	72fb      	strb	r3, [r7, #11]
          break;
 80138d6:	e06f      	b.n	80139b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80138de:	68db      	ldr	r3, [r3, #12]
 80138e0:	2b00      	cmp	r3, #0
 80138e2:	d00b      	beq.n	80138fc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80138e4:	687b      	ldr	r3, [r7, #4]
 80138e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80138ea:	68db      	ldr	r3, [r3, #12]
 80138ec:	687a      	ldr	r2, [r7, #4]
 80138ee:	7c12      	ldrb	r2, [r2, #16]
 80138f0:	f107 0108 	add.w	r1, r7, #8
 80138f4:	4610      	mov	r0, r2
 80138f6:	4798      	blx	r3
 80138f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80138fa:	e05d      	b.n	80139b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80138fc:	6839      	ldr	r1, [r7, #0]
 80138fe:	6878      	ldr	r0, [r7, #4]
 8013900:	f000 fa97 	bl	8013e32 <USBD_CtlError>
            err++;
 8013904:	7afb      	ldrb	r3, [r7, #11]
 8013906:	3301      	adds	r3, #1
 8013908:	72fb      	strb	r3, [r7, #11]
          break;
 801390a:	e055      	b.n	80139b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013912:	691b      	ldr	r3, [r3, #16]
 8013914:	2b00      	cmp	r3, #0
 8013916:	d00b      	beq.n	8013930 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801391e:	691b      	ldr	r3, [r3, #16]
 8013920:	687a      	ldr	r2, [r7, #4]
 8013922:	7c12      	ldrb	r2, [r2, #16]
 8013924:	f107 0108 	add.w	r1, r7, #8
 8013928:	4610      	mov	r0, r2
 801392a:	4798      	blx	r3
 801392c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801392e:	e043      	b.n	80139b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8013930:	6839      	ldr	r1, [r7, #0]
 8013932:	6878      	ldr	r0, [r7, #4]
 8013934:	f000 fa7d 	bl	8013e32 <USBD_CtlError>
            err++;
 8013938:	7afb      	ldrb	r3, [r7, #11]
 801393a:	3301      	adds	r3, #1
 801393c:	72fb      	strb	r3, [r7, #11]
          break;
 801393e:	e03b      	b.n	80139b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8013940:	687b      	ldr	r3, [r7, #4]
 8013942:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013946:	695b      	ldr	r3, [r3, #20]
 8013948:	2b00      	cmp	r3, #0
 801394a:	d00b      	beq.n	8013964 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013952:	695b      	ldr	r3, [r3, #20]
 8013954:	687a      	ldr	r2, [r7, #4]
 8013956:	7c12      	ldrb	r2, [r2, #16]
 8013958:	f107 0108 	add.w	r1, r7, #8
 801395c:	4610      	mov	r0, r2
 801395e:	4798      	blx	r3
 8013960:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013962:	e029      	b.n	80139b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8013964:	6839      	ldr	r1, [r7, #0]
 8013966:	6878      	ldr	r0, [r7, #4]
 8013968:	f000 fa63 	bl	8013e32 <USBD_CtlError>
            err++;
 801396c:	7afb      	ldrb	r3, [r7, #11]
 801396e:	3301      	adds	r3, #1
 8013970:	72fb      	strb	r3, [r7, #11]
          break;
 8013972:	e021      	b.n	80139b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801397a:	699b      	ldr	r3, [r3, #24]
 801397c:	2b00      	cmp	r3, #0
 801397e:	d00b      	beq.n	8013998 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013986:	699b      	ldr	r3, [r3, #24]
 8013988:	687a      	ldr	r2, [r7, #4]
 801398a:	7c12      	ldrb	r2, [r2, #16]
 801398c:	f107 0108 	add.w	r1, r7, #8
 8013990:	4610      	mov	r0, r2
 8013992:	4798      	blx	r3
 8013994:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013996:	e00f      	b.n	80139b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8013998:	6839      	ldr	r1, [r7, #0]
 801399a:	6878      	ldr	r0, [r7, #4]
 801399c:	f000 fa49 	bl	8013e32 <USBD_CtlError>
            err++;
 80139a0:	7afb      	ldrb	r3, [r7, #11]
 80139a2:	3301      	adds	r3, #1
 80139a4:	72fb      	strb	r3, [r7, #11]
          break;
 80139a6:	e007      	b.n	80139b8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80139a8:	6839      	ldr	r1, [r7, #0]
 80139aa:	6878      	ldr	r0, [r7, #4]
 80139ac:	f000 fa41 	bl	8013e32 <USBD_CtlError>
          err++;
 80139b0:	7afb      	ldrb	r3, [r7, #11]
 80139b2:	3301      	adds	r3, #1
 80139b4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80139b6:	bf00      	nop
      }
      break;
 80139b8:	e037      	b.n	8013a2a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	7c1b      	ldrb	r3, [r3, #16]
 80139be:	2b00      	cmp	r3, #0
 80139c0:	d109      	bne.n	80139d6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80139c2:	687b      	ldr	r3, [r7, #4]
 80139c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80139c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80139ca:	f107 0208 	add.w	r2, r7, #8
 80139ce:	4610      	mov	r0, r2
 80139d0:	4798      	blx	r3
 80139d2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80139d4:	e029      	b.n	8013a2a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80139d6:	6839      	ldr	r1, [r7, #0]
 80139d8:	6878      	ldr	r0, [r7, #4]
 80139da:	f000 fa2a 	bl	8013e32 <USBD_CtlError>
        err++;
 80139de:	7afb      	ldrb	r3, [r7, #11]
 80139e0:	3301      	adds	r3, #1
 80139e2:	72fb      	strb	r3, [r7, #11]
      break;
 80139e4:	e021      	b.n	8013a2a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	7c1b      	ldrb	r3, [r3, #16]
 80139ea:	2b00      	cmp	r3, #0
 80139ec:	d10d      	bne.n	8013a0a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80139ee:	687b      	ldr	r3, [r7, #4]
 80139f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80139f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80139f6:	f107 0208 	add.w	r2, r7, #8
 80139fa:	4610      	mov	r0, r2
 80139fc:	4798      	blx	r3
 80139fe:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	3301      	adds	r3, #1
 8013a04:	2207      	movs	r2, #7
 8013a06:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013a08:	e00f      	b.n	8013a2a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8013a0a:	6839      	ldr	r1, [r7, #0]
 8013a0c:	6878      	ldr	r0, [r7, #4]
 8013a0e:	f000 fa10 	bl	8013e32 <USBD_CtlError>
        err++;
 8013a12:	7afb      	ldrb	r3, [r7, #11]
 8013a14:	3301      	adds	r3, #1
 8013a16:	72fb      	strb	r3, [r7, #11]
      break;
 8013a18:	e007      	b.n	8013a2a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8013a1a:	6839      	ldr	r1, [r7, #0]
 8013a1c:	6878      	ldr	r0, [r7, #4]
 8013a1e:	f000 fa08 	bl	8013e32 <USBD_CtlError>
      err++;
 8013a22:	7afb      	ldrb	r3, [r7, #11]
 8013a24:	3301      	adds	r3, #1
 8013a26:	72fb      	strb	r3, [r7, #11]
      break;
 8013a28:	bf00      	nop
  }

  if (err != 0U)
 8013a2a:	7afb      	ldrb	r3, [r7, #11]
 8013a2c:	2b00      	cmp	r3, #0
 8013a2e:	d11e      	bne.n	8013a6e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8013a30:	683b      	ldr	r3, [r7, #0]
 8013a32:	88db      	ldrh	r3, [r3, #6]
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	d016      	beq.n	8013a66 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8013a38:	893b      	ldrh	r3, [r7, #8]
 8013a3a:	2b00      	cmp	r3, #0
 8013a3c:	d00e      	beq.n	8013a5c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8013a3e:	683b      	ldr	r3, [r7, #0]
 8013a40:	88da      	ldrh	r2, [r3, #6]
 8013a42:	893b      	ldrh	r3, [r7, #8]
 8013a44:	4293      	cmp	r3, r2
 8013a46:	bf28      	it	cs
 8013a48:	4613      	movcs	r3, r2
 8013a4a:	b29b      	uxth	r3, r3
 8013a4c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8013a4e:	893b      	ldrh	r3, [r7, #8]
 8013a50:	461a      	mov	r2, r3
 8013a52:	68f9      	ldr	r1, [r7, #12]
 8013a54:	6878      	ldr	r0, [r7, #4]
 8013a56:	f000 fa69 	bl	8013f2c <USBD_CtlSendData>
 8013a5a:	e009      	b.n	8013a70 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8013a5c:	6839      	ldr	r1, [r7, #0]
 8013a5e:	6878      	ldr	r0, [r7, #4]
 8013a60:	f000 f9e7 	bl	8013e32 <USBD_CtlError>
 8013a64:	e004      	b.n	8013a70 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8013a66:	6878      	ldr	r0, [r7, #4]
 8013a68:	f000 faba 	bl	8013fe0 <USBD_CtlSendStatus>
 8013a6c:	e000      	b.n	8013a70 <USBD_GetDescriptor+0x2cc>
    return;
 8013a6e:	bf00      	nop
  }
}
 8013a70:	3710      	adds	r7, #16
 8013a72:	46bd      	mov	sp, r7
 8013a74:	bd80      	pop	{r7, pc}
 8013a76:	bf00      	nop

08013a78 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013a78:	b580      	push	{r7, lr}
 8013a7a:	b084      	sub	sp, #16
 8013a7c:	af00      	add	r7, sp, #0
 8013a7e:	6078      	str	r0, [r7, #4]
 8013a80:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8013a82:	683b      	ldr	r3, [r7, #0]
 8013a84:	889b      	ldrh	r3, [r3, #4]
 8013a86:	2b00      	cmp	r3, #0
 8013a88:	d131      	bne.n	8013aee <USBD_SetAddress+0x76>
 8013a8a:	683b      	ldr	r3, [r7, #0]
 8013a8c:	88db      	ldrh	r3, [r3, #6]
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d12d      	bne.n	8013aee <USBD_SetAddress+0x76>
 8013a92:	683b      	ldr	r3, [r7, #0]
 8013a94:	885b      	ldrh	r3, [r3, #2]
 8013a96:	2b7f      	cmp	r3, #127	@ 0x7f
 8013a98:	d829      	bhi.n	8013aee <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8013a9a:	683b      	ldr	r3, [r7, #0]
 8013a9c:	885b      	ldrh	r3, [r3, #2]
 8013a9e:	b2db      	uxtb	r3, r3
 8013aa0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013aa4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013aa6:	687b      	ldr	r3, [r7, #4]
 8013aa8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013aac:	b2db      	uxtb	r3, r3
 8013aae:	2b03      	cmp	r3, #3
 8013ab0:	d104      	bne.n	8013abc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8013ab2:	6839      	ldr	r1, [r7, #0]
 8013ab4:	6878      	ldr	r0, [r7, #4]
 8013ab6:	f000 f9bc 	bl	8013e32 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013aba:	e01d      	b.n	8013af8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	7bfa      	ldrb	r2, [r7, #15]
 8013ac0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8013ac4:	7bfb      	ldrb	r3, [r7, #15]
 8013ac6:	4619      	mov	r1, r3
 8013ac8:	6878      	ldr	r0, [r7, #4]
 8013aca:	f003 ffcf 	bl	8017a6c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8013ace:	6878      	ldr	r0, [r7, #4]
 8013ad0:	f000 fa86 	bl	8013fe0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8013ad4:	7bfb      	ldrb	r3, [r7, #15]
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	d004      	beq.n	8013ae4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	2202      	movs	r2, #2
 8013ade:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013ae2:	e009      	b.n	8013af8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8013ae4:	687b      	ldr	r3, [r7, #4]
 8013ae6:	2201      	movs	r2, #1
 8013ae8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013aec:	e004      	b.n	8013af8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8013aee:	6839      	ldr	r1, [r7, #0]
 8013af0:	6878      	ldr	r0, [r7, #4]
 8013af2:	f000 f99e 	bl	8013e32 <USBD_CtlError>
  }
}
 8013af6:	bf00      	nop
 8013af8:	bf00      	nop
 8013afa:	3710      	adds	r7, #16
 8013afc:	46bd      	mov	sp, r7
 8013afe:	bd80      	pop	{r7, pc}

08013b00 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013b00:	b580      	push	{r7, lr}
 8013b02:	b084      	sub	sp, #16
 8013b04:	af00      	add	r7, sp, #0
 8013b06:	6078      	str	r0, [r7, #4]
 8013b08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013b0a:	2300      	movs	r3, #0
 8013b0c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8013b0e:	683b      	ldr	r3, [r7, #0]
 8013b10:	885b      	ldrh	r3, [r3, #2]
 8013b12:	b2da      	uxtb	r2, r3
 8013b14:	4b4e      	ldr	r3, [pc, #312]	@ (8013c50 <USBD_SetConfig+0x150>)
 8013b16:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8013b18:	4b4d      	ldr	r3, [pc, #308]	@ (8013c50 <USBD_SetConfig+0x150>)
 8013b1a:	781b      	ldrb	r3, [r3, #0]
 8013b1c:	2b01      	cmp	r3, #1
 8013b1e:	d905      	bls.n	8013b2c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8013b20:	6839      	ldr	r1, [r7, #0]
 8013b22:	6878      	ldr	r0, [r7, #4]
 8013b24:	f000 f985 	bl	8013e32 <USBD_CtlError>
    return USBD_FAIL;
 8013b28:	2303      	movs	r3, #3
 8013b2a:	e08c      	b.n	8013c46 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013b32:	b2db      	uxtb	r3, r3
 8013b34:	2b02      	cmp	r3, #2
 8013b36:	d002      	beq.n	8013b3e <USBD_SetConfig+0x3e>
 8013b38:	2b03      	cmp	r3, #3
 8013b3a:	d029      	beq.n	8013b90 <USBD_SetConfig+0x90>
 8013b3c:	e075      	b.n	8013c2a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8013b3e:	4b44      	ldr	r3, [pc, #272]	@ (8013c50 <USBD_SetConfig+0x150>)
 8013b40:	781b      	ldrb	r3, [r3, #0]
 8013b42:	2b00      	cmp	r3, #0
 8013b44:	d020      	beq.n	8013b88 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8013b46:	4b42      	ldr	r3, [pc, #264]	@ (8013c50 <USBD_SetConfig+0x150>)
 8013b48:	781b      	ldrb	r3, [r3, #0]
 8013b4a:	461a      	mov	r2, r3
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013b50:	4b3f      	ldr	r3, [pc, #252]	@ (8013c50 <USBD_SetConfig+0x150>)
 8013b52:	781b      	ldrb	r3, [r3, #0]
 8013b54:	4619      	mov	r1, r3
 8013b56:	6878      	ldr	r0, [r7, #4]
 8013b58:	f7fe ffe3 	bl	8012b22 <USBD_SetClassConfig>
 8013b5c:	4603      	mov	r3, r0
 8013b5e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8013b60:	7bfb      	ldrb	r3, [r7, #15]
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d008      	beq.n	8013b78 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8013b66:	6839      	ldr	r1, [r7, #0]
 8013b68:	6878      	ldr	r0, [r7, #4]
 8013b6a:	f000 f962 	bl	8013e32 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	2202      	movs	r2, #2
 8013b72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013b76:	e065      	b.n	8013c44 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8013b78:	6878      	ldr	r0, [r7, #4]
 8013b7a:	f000 fa31 	bl	8013fe0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8013b7e:	687b      	ldr	r3, [r7, #4]
 8013b80:	2203      	movs	r2, #3
 8013b82:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013b86:	e05d      	b.n	8013c44 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8013b88:	6878      	ldr	r0, [r7, #4]
 8013b8a:	f000 fa29 	bl	8013fe0 <USBD_CtlSendStatus>
      break;
 8013b8e:	e059      	b.n	8013c44 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8013b90:	4b2f      	ldr	r3, [pc, #188]	@ (8013c50 <USBD_SetConfig+0x150>)
 8013b92:	781b      	ldrb	r3, [r3, #0]
 8013b94:	2b00      	cmp	r3, #0
 8013b96:	d112      	bne.n	8013bbe <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	2202      	movs	r2, #2
 8013b9c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8013ba0:	4b2b      	ldr	r3, [pc, #172]	@ (8013c50 <USBD_SetConfig+0x150>)
 8013ba2:	781b      	ldrb	r3, [r3, #0]
 8013ba4:	461a      	mov	r2, r3
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013baa:	4b29      	ldr	r3, [pc, #164]	@ (8013c50 <USBD_SetConfig+0x150>)
 8013bac:	781b      	ldrb	r3, [r3, #0]
 8013bae:	4619      	mov	r1, r3
 8013bb0:	6878      	ldr	r0, [r7, #4]
 8013bb2:	f7fe ffd2 	bl	8012b5a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8013bb6:	6878      	ldr	r0, [r7, #4]
 8013bb8:	f000 fa12 	bl	8013fe0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013bbc:	e042      	b.n	8013c44 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8013bbe:	4b24      	ldr	r3, [pc, #144]	@ (8013c50 <USBD_SetConfig+0x150>)
 8013bc0:	781b      	ldrb	r3, [r3, #0]
 8013bc2:	461a      	mov	r2, r3
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	685b      	ldr	r3, [r3, #4]
 8013bc8:	429a      	cmp	r2, r3
 8013bca:	d02a      	beq.n	8013c22 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	685b      	ldr	r3, [r3, #4]
 8013bd0:	b2db      	uxtb	r3, r3
 8013bd2:	4619      	mov	r1, r3
 8013bd4:	6878      	ldr	r0, [r7, #4]
 8013bd6:	f7fe ffc0 	bl	8012b5a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8013bda:	4b1d      	ldr	r3, [pc, #116]	@ (8013c50 <USBD_SetConfig+0x150>)
 8013bdc:	781b      	ldrb	r3, [r3, #0]
 8013bde:	461a      	mov	r2, r3
 8013be0:	687b      	ldr	r3, [r7, #4]
 8013be2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013be4:	4b1a      	ldr	r3, [pc, #104]	@ (8013c50 <USBD_SetConfig+0x150>)
 8013be6:	781b      	ldrb	r3, [r3, #0]
 8013be8:	4619      	mov	r1, r3
 8013bea:	6878      	ldr	r0, [r7, #4]
 8013bec:	f7fe ff99 	bl	8012b22 <USBD_SetClassConfig>
 8013bf0:	4603      	mov	r3, r0
 8013bf2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8013bf4:	7bfb      	ldrb	r3, [r7, #15]
 8013bf6:	2b00      	cmp	r3, #0
 8013bf8:	d00f      	beq.n	8013c1a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8013bfa:	6839      	ldr	r1, [r7, #0]
 8013bfc:	6878      	ldr	r0, [r7, #4]
 8013bfe:	f000 f918 	bl	8013e32 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013c02:	687b      	ldr	r3, [r7, #4]
 8013c04:	685b      	ldr	r3, [r3, #4]
 8013c06:	b2db      	uxtb	r3, r3
 8013c08:	4619      	mov	r1, r3
 8013c0a:	6878      	ldr	r0, [r7, #4]
 8013c0c:	f7fe ffa5 	bl	8012b5a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013c10:	687b      	ldr	r3, [r7, #4]
 8013c12:	2202      	movs	r2, #2
 8013c14:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013c18:	e014      	b.n	8013c44 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8013c1a:	6878      	ldr	r0, [r7, #4]
 8013c1c:	f000 f9e0 	bl	8013fe0 <USBD_CtlSendStatus>
      break;
 8013c20:	e010      	b.n	8013c44 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8013c22:	6878      	ldr	r0, [r7, #4]
 8013c24:	f000 f9dc 	bl	8013fe0 <USBD_CtlSendStatus>
      break;
 8013c28:	e00c      	b.n	8013c44 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8013c2a:	6839      	ldr	r1, [r7, #0]
 8013c2c:	6878      	ldr	r0, [r7, #4]
 8013c2e:	f000 f900 	bl	8013e32 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013c32:	4b07      	ldr	r3, [pc, #28]	@ (8013c50 <USBD_SetConfig+0x150>)
 8013c34:	781b      	ldrb	r3, [r3, #0]
 8013c36:	4619      	mov	r1, r3
 8013c38:	6878      	ldr	r0, [r7, #4]
 8013c3a:	f7fe ff8e 	bl	8012b5a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8013c3e:	2303      	movs	r3, #3
 8013c40:	73fb      	strb	r3, [r7, #15]
      break;
 8013c42:	bf00      	nop
  }

  return ret;
 8013c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8013c46:	4618      	mov	r0, r3
 8013c48:	3710      	adds	r7, #16
 8013c4a:	46bd      	mov	sp, r7
 8013c4c:	bd80      	pop	{r7, pc}
 8013c4e:	bf00      	nop
 8013c50:	20007454 	.word	0x20007454

08013c54 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013c54:	b580      	push	{r7, lr}
 8013c56:	b082      	sub	sp, #8
 8013c58:	af00      	add	r7, sp, #0
 8013c5a:	6078      	str	r0, [r7, #4]
 8013c5c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8013c5e:	683b      	ldr	r3, [r7, #0]
 8013c60:	88db      	ldrh	r3, [r3, #6]
 8013c62:	2b01      	cmp	r3, #1
 8013c64:	d004      	beq.n	8013c70 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8013c66:	6839      	ldr	r1, [r7, #0]
 8013c68:	6878      	ldr	r0, [r7, #4]
 8013c6a:	f000 f8e2 	bl	8013e32 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8013c6e:	e023      	b.n	8013cb8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8013c70:	687b      	ldr	r3, [r7, #4]
 8013c72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c76:	b2db      	uxtb	r3, r3
 8013c78:	2b02      	cmp	r3, #2
 8013c7a:	dc02      	bgt.n	8013c82 <USBD_GetConfig+0x2e>
 8013c7c:	2b00      	cmp	r3, #0
 8013c7e:	dc03      	bgt.n	8013c88 <USBD_GetConfig+0x34>
 8013c80:	e015      	b.n	8013cae <USBD_GetConfig+0x5a>
 8013c82:	2b03      	cmp	r3, #3
 8013c84:	d00b      	beq.n	8013c9e <USBD_GetConfig+0x4a>
 8013c86:	e012      	b.n	8013cae <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	2200      	movs	r2, #0
 8013c8c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	3308      	adds	r3, #8
 8013c92:	2201      	movs	r2, #1
 8013c94:	4619      	mov	r1, r3
 8013c96:	6878      	ldr	r0, [r7, #4]
 8013c98:	f000 f948 	bl	8013f2c <USBD_CtlSendData>
        break;
 8013c9c:	e00c      	b.n	8013cb8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	3304      	adds	r3, #4
 8013ca2:	2201      	movs	r2, #1
 8013ca4:	4619      	mov	r1, r3
 8013ca6:	6878      	ldr	r0, [r7, #4]
 8013ca8:	f000 f940 	bl	8013f2c <USBD_CtlSendData>
        break;
 8013cac:	e004      	b.n	8013cb8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8013cae:	6839      	ldr	r1, [r7, #0]
 8013cb0:	6878      	ldr	r0, [r7, #4]
 8013cb2:	f000 f8be 	bl	8013e32 <USBD_CtlError>
        break;
 8013cb6:	bf00      	nop
}
 8013cb8:	bf00      	nop
 8013cba:	3708      	adds	r7, #8
 8013cbc:	46bd      	mov	sp, r7
 8013cbe:	bd80      	pop	{r7, pc}

08013cc0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013cc0:	b580      	push	{r7, lr}
 8013cc2:	b082      	sub	sp, #8
 8013cc4:	af00      	add	r7, sp, #0
 8013cc6:	6078      	str	r0, [r7, #4]
 8013cc8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013cca:	687b      	ldr	r3, [r7, #4]
 8013ccc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013cd0:	b2db      	uxtb	r3, r3
 8013cd2:	3b01      	subs	r3, #1
 8013cd4:	2b02      	cmp	r3, #2
 8013cd6:	d81e      	bhi.n	8013d16 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8013cd8:	683b      	ldr	r3, [r7, #0]
 8013cda:	88db      	ldrh	r3, [r3, #6]
 8013cdc:	2b02      	cmp	r3, #2
 8013cde:	d004      	beq.n	8013cea <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8013ce0:	6839      	ldr	r1, [r7, #0]
 8013ce2:	6878      	ldr	r0, [r7, #4]
 8013ce4:	f000 f8a5 	bl	8013e32 <USBD_CtlError>
        break;
 8013ce8:	e01a      	b.n	8013d20 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8013cea:	687b      	ldr	r3, [r7, #4]
 8013cec:	2201      	movs	r2, #1
 8013cee:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	d005      	beq.n	8013d06 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8013cfa:	687b      	ldr	r3, [r7, #4]
 8013cfc:	68db      	ldr	r3, [r3, #12]
 8013cfe:	f043 0202 	orr.w	r2, r3, #2
 8013d02:	687b      	ldr	r3, [r7, #4]
 8013d04:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	330c      	adds	r3, #12
 8013d0a:	2202      	movs	r2, #2
 8013d0c:	4619      	mov	r1, r3
 8013d0e:	6878      	ldr	r0, [r7, #4]
 8013d10:	f000 f90c 	bl	8013f2c <USBD_CtlSendData>
      break;
 8013d14:	e004      	b.n	8013d20 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8013d16:	6839      	ldr	r1, [r7, #0]
 8013d18:	6878      	ldr	r0, [r7, #4]
 8013d1a:	f000 f88a 	bl	8013e32 <USBD_CtlError>
      break;
 8013d1e:	bf00      	nop
  }
}
 8013d20:	bf00      	nop
 8013d22:	3708      	adds	r7, #8
 8013d24:	46bd      	mov	sp, r7
 8013d26:	bd80      	pop	{r7, pc}

08013d28 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013d28:	b580      	push	{r7, lr}
 8013d2a:	b082      	sub	sp, #8
 8013d2c:	af00      	add	r7, sp, #0
 8013d2e:	6078      	str	r0, [r7, #4]
 8013d30:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013d32:	683b      	ldr	r3, [r7, #0]
 8013d34:	885b      	ldrh	r3, [r3, #2]
 8013d36:	2b01      	cmp	r3, #1
 8013d38:	d107      	bne.n	8013d4a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	2201      	movs	r2, #1
 8013d3e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8013d42:	6878      	ldr	r0, [r7, #4]
 8013d44:	f000 f94c 	bl	8013fe0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8013d48:	e013      	b.n	8013d72 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8013d4a:	683b      	ldr	r3, [r7, #0]
 8013d4c:	885b      	ldrh	r3, [r3, #2]
 8013d4e:	2b02      	cmp	r3, #2
 8013d50:	d10b      	bne.n	8013d6a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8013d52:	683b      	ldr	r3, [r7, #0]
 8013d54:	889b      	ldrh	r3, [r3, #4]
 8013d56:	0a1b      	lsrs	r3, r3, #8
 8013d58:	b29b      	uxth	r3, r3
 8013d5a:	b2da      	uxtb	r2, r3
 8013d5c:	687b      	ldr	r3, [r7, #4]
 8013d5e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8013d62:	6878      	ldr	r0, [r7, #4]
 8013d64:	f000 f93c 	bl	8013fe0 <USBD_CtlSendStatus>
}
 8013d68:	e003      	b.n	8013d72 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8013d6a:	6839      	ldr	r1, [r7, #0]
 8013d6c:	6878      	ldr	r0, [r7, #4]
 8013d6e:	f000 f860 	bl	8013e32 <USBD_CtlError>
}
 8013d72:	bf00      	nop
 8013d74:	3708      	adds	r7, #8
 8013d76:	46bd      	mov	sp, r7
 8013d78:	bd80      	pop	{r7, pc}

08013d7a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013d7a:	b580      	push	{r7, lr}
 8013d7c:	b082      	sub	sp, #8
 8013d7e:	af00      	add	r7, sp, #0
 8013d80:	6078      	str	r0, [r7, #4]
 8013d82:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013d8a:	b2db      	uxtb	r3, r3
 8013d8c:	3b01      	subs	r3, #1
 8013d8e:	2b02      	cmp	r3, #2
 8013d90:	d80b      	bhi.n	8013daa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013d92:	683b      	ldr	r3, [r7, #0]
 8013d94:	885b      	ldrh	r3, [r3, #2]
 8013d96:	2b01      	cmp	r3, #1
 8013d98:	d10c      	bne.n	8013db4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8013d9a:	687b      	ldr	r3, [r7, #4]
 8013d9c:	2200      	movs	r2, #0
 8013d9e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8013da2:	6878      	ldr	r0, [r7, #4]
 8013da4:	f000 f91c 	bl	8013fe0 <USBD_CtlSendStatus>
      }
      break;
 8013da8:	e004      	b.n	8013db4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8013daa:	6839      	ldr	r1, [r7, #0]
 8013dac:	6878      	ldr	r0, [r7, #4]
 8013dae:	f000 f840 	bl	8013e32 <USBD_CtlError>
      break;
 8013db2:	e000      	b.n	8013db6 <USBD_ClrFeature+0x3c>
      break;
 8013db4:	bf00      	nop
  }
}
 8013db6:	bf00      	nop
 8013db8:	3708      	adds	r7, #8
 8013dba:	46bd      	mov	sp, r7
 8013dbc:	bd80      	pop	{r7, pc}

08013dbe <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8013dbe:	b580      	push	{r7, lr}
 8013dc0:	b084      	sub	sp, #16
 8013dc2:	af00      	add	r7, sp, #0
 8013dc4:	6078      	str	r0, [r7, #4]
 8013dc6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8013dc8:	683b      	ldr	r3, [r7, #0]
 8013dca:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8013dcc:	68fb      	ldr	r3, [r7, #12]
 8013dce:	781a      	ldrb	r2, [r3, #0]
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8013dd4:	68fb      	ldr	r3, [r7, #12]
 8013dd6:	3301      	adds	r3, #1
 8013dd8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8013dda:	68fb      	ldr	r3, [r7, #12]
 8013ddc:	781a      	ldrb	r2, [r3, #0]
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8013de2:	68fb      	ldr	r3, [r7, #12]
 8013de4:	3301      	adds	r3, #1
 8013de6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8013de8:	68f8      	ldr	r0, [r7, #12]
 8013dea:	f7ff fa40 	bl	801326e <SWAPBYTE>
 8013dee:	4603      	mov	r3, r0
 8013df0:	461a      	mov	r2, r3
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8013df6:	68fb      	ldr	r3, [r7, #12]
 8013df8:	3301      	adds	r3, #1
 8013dfa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013dfc:	68fb      	ldr	r3, [r7, #12]
 8013dfe:	3301      	adds	r3, #1
 8013e00:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8013e02:	68f8      	ldr	r0, [r7, #12]
 8013e04:	f7ff fa33 	bl	801326e <SWAPBYTE>
 8013e08:	4603      	mov	r3, r0
 8013e0a:	461a      	mov	r2, r3
 8013e0c:	687b      	ldr	r3, [r7, #4]
 8013e0e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8013e10:	68fb      	ldr	r3, [r7, #12]
 8013e12:	3301      	adds	r3, #1
 8013e14:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	3301      	adds	r3, #1
 8013e1a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8013e1c:	68f8      	ldr	r0, [r7, #12]
 8013e1e:	f7ff fa26 	bl	801326e <SWAPBYTE>
 8013e22:	4603      	mov	r3, r0
 8013e24:	461a      	mov	r2, r3
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	80da      	strh	r2, [r3, #6]
}
 8013e2a:	bf00      	nop
 8013e2c:	3710      	adds	r7, #16
 8013e2e:	46bd      	mov	sp, r7
 8013e30:	bd80      	pop	{r7, pc}

08013e32 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013e32:	b580      	push	{r7, lr}
 8013e34:	b082      	sub	sp, #8
 8013e36:	af00      	add	r7, sp, #0
 8013e38:	6078      	str	r0, [r7, #4]
 8013e3a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013e3c:	2180      	movs	r1, #128	@ 0x80
 8013e3e:	6878      	ldr	r0, [r7, #4]
 8013e40:	f003 fdaa 	bl	8017998 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8013e44:	2100      	movs	r1, #0
 8013e46:	6878      	ldr	r0, [r7, #4]
 8013e48:	f003 fda6 	bl	8017998 <USBD_LL_StallEP>
}
 8013e4c:	bf00      	nop
 8013e4e:	3708      	adds	r7, #8
 8013e50:	46bd      	mov	sp, r7
 8013e52:	bd80      	pop	{r7, pc}

08013e54 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8013e54:	b580      	push	{r7, lr}
 8013e56:	b086      	sub	sp, #24
 8013e58:	af00      	add	r7, sp, #0
 8013e5a:	60f8      	str	r0, [r7, #12]
 8013e5c:	60b9      	str	r1, [r7, #8]
 8013e5e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8013e60:	2300      	movs	r3, #0
 8013e62:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8013e64:	68fb      	ldr	r3, [r7, #12]
 8013e66:	2b00      	cmp	r3, #0
 8013e68:	d042      	beq.n	8013ef0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8013e6a:	68fb      	ldr	r3, [r7, #12]
 8013e6c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8013e6e:	6938      	ldr	r0, [r7, #16]
 8013e70:	f000 f842 	bl	8013ef8 <USBD_GetLen>
 8013e74:	4603      	mov	r3, r0
 8013e76:	3301      	adds	r3, #1
 8013e78:	005b      	lsls	r3, r3, #1
 8013e7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013e7e:	d808      	bhi.n	8013e92 <USBD_GetString+0x3e>
 8013e80:	6938      	ldr	r0, [r7, #16]
 8013e82:	f000 f839 	bl	8013ef8 <USBD_GetLen>
 8013e86:	4603      	mov	r3, r0
 8013e88:	3301      	adds	r3, #1
 8013e8a:	b29b      	uxth	r3, r3
 8013e8c:	005b      	lsls	r3, r3, #1
 8013e8e:	b29a      	uxth	r2, r3
 8013e90:	e001      	b.n	8013e96 <USBD_GetString+0x42>
 8013e92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013e96:	687b      	ldr	r3, [r7, #4]
 8013e98:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8013e9a:	7dfb      	ldrb	r3, [r7, #23]
 8013e9c:	68ba      	ldr	r2, [r7, #8]
 8013e9e:	4413      	add	r3, r2
 8013ea0:	687a      	ldr	r2, [r7, #4]
 8013ea2:	7812      	ldrb	r2, [r2, #0]
 8013ea4:	701a      	strb	r2, [r3, #0]
  idx++;
 8013ea6:	7dfb      	ldrb	r3, [r7, #23]
 8013ea8:	3301      	adds	r3, #1
 8013eaa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8013eac:	7dfb      	ldrb	r3, [r7, #23]
 8013eae:	68ba      	ldr	r2, [r7, #8]
 8013eb0:	4413      	add	r3, r2
 8013eb2:	2203      	movs	r2, #3
 8013eb4:	701a      	strb	r2, [r3, #0]
  idx++;
 8013eb6:	7dfb      	ldrb	r3, [r7, #23]
 8013eb8:	3301      	adds	r3, #1
 8013eba:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8013ebc:	e013      	b.n	8013ee6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8013ebe:	7dfb      	ldrb	r3, [r7, #23]
 8013ec0:	68ba      	ldr	r2, [r7, #8]
 8013ec2:	4413      	add	r3, r2
 8013ec4:	693a      	ldr	r2, [r7, #16]
 8013ec6:	7812      	ldrb	r2, [r2, #0]
 8013ec8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8013eca:	693b      	ldr	r3, [r7, #16]
 8013ecc:	3301      	adds	r3, #1
 8013ece:	613b      	str	r3, [r7, #16]
    idx++;
 8013ed0:	7dfb      	ldrb	r3, [r7, #23]
 8013ed2:	3301      	adds	r3, #1
 8013ed4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8013ed6:	7dfb      	ldrb	r3, [r7, #23]
 8013ed8:	68ba      	ldr	r2, [r7, #8]
 8013eda:	4413      	add	r3, r2
 8013edc:	2200      	movs	r2, #0
 8013ede:	701a      	strb	r2, [r3, #0]
    idx++;
 8013ee0:	7dfb      	ldrb	r3, [r7, #23]
 8013ee2:	3301      	adds	r3, #1
 8013ee4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8013ee6:	693b      	ldr	r3, [r7, #16]
 8013ee8:	781b      	ldrb	r3, [r3, #0]
 8013eea:	2b00      	cmp	r3, #0
 8013eec:	d1e7      	bne.n	8013ebe <USBD_GetString+0x6a>
 8013eee:	e000      	b.n	8013ef2 <USBD_GetString+0x9e>
    return;
 8013ef0:	bf00      	nop
  }
}
 8013ef2:	3718      	adds	r7, #24
 8013ef4:	46bd      	mov	sp, r7
 8013ef6:	bd80      	pop	{r7, pc}

08013ef8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8013ef8:	b480      	push	{r7}
 8013efa:	b085      	sub	sp, #20
 8013efc:	af00      	add	r7, sp, #0
 8013efe:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8013f00:	2300      	movs	r3, #0
 8013f02:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8013f04:	687b      	ldr	r3, [r7, #4]
 8013f06:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8013f08:	e005      	b.n	8013f16 <USBD_GetLen+0x1e>
  {
    len++;
 8013f0a:	7bfb      	ldrb	r3, [r7, #15]
 8013f0c:	3301      	adds	r3, #1
 8013f0e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8013f10:	68bb      	ldr	r3, [r7, #8]
 8013f12:	3301      	adds	r3, #1
 8013f14:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8013f16:	68bb      	ldr	r3, [r7, #8]
 8013f18:	781b      	ldrb	r3, [r3, #0]
 8013f1a:	2b00      	cmp	r3, #0
 8013f1c:	d1f5      	bne.n	8013f0a <USBD_GetLen+0x12>
  }

  return len;
 8013f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013f20:	4618      	mov	r0, r3
 8013f22:	3714      	adds	r7, #20
 8013f24:	46bd      	mov	sp, r7
 8013f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f2a:	4770      	bx	lr

08013f2c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8013f2c:	b580      	push	{r7, lr}
 8013f2e:	b084      	sub	sp, #16
 8013f30:	af00      	add	r7, sp, #0
 8013f32:	60f8      	str	r0, [r7, #12]
 8013f34:	60b9      	str	r1, [r7, #8]
 8013f36:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8013f38:	68fb      	ldr	r3, [r7, #12]
 8013f3a:	2202      	movs	r2, #2
 8013f3c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8013f40:	68fb      	ldr	r3, [r7, #12]
 8013f42:	687a      	ldr	r2, [r7, #4]
 8013f44:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8013f46:	68fb      	ldr	r3, [r7, #12]
 8013f48:	687a      	ldr	r2, [r7, #4]
 8013f4a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	68ba      	ldr	r2, [r7, #8]
 8013f50:	2100      	movs	r1, #0
 8013f52:	68f8      	ldr	r0, [r7, #12]
 8013f54:	f003 fda9 	bl	8017aaa <USBD_LL_Transmit>

  return USBD_OK;
 8013f58:	2300      	movs	r3, #0
}
 8013f5a:	4618      	mov	r0, r3
 8013f5c:	3710      	adds	r7, #16
 8013f5e:	46bd      	mov	sp, r7
 8013f60:	bd80      	pop	{r7, pc}

08013f62 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8013f62:	b580      	push	{r7, lr}
 8013f64:	b084      	sub	sp, #16
 8013f66:	af00      	add	r7, sp, #0
 8013f68:	60f8      	str	r0, [r7, #12]
 8013f6a:	60b9      	str	r1, [r7, #8]
 8013f6c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	68ba      	ldr	r2, [r7, #8]
 8013f72:	2100      	movs	r1, #0
 8013f74:	68f8      	ldr	r0, [r7, #12]
 8013f76:	f003 fd98 	bl	8017aaa <USBD_LL_Transmit>

  return USBD_OK;
 8013f7a:	2300      	movs	r3, #0
}
 8013f7c:	4618      	mov	r0, r3
 8013f7e:	3710      	adds	r7, #16
 8013f80:	46bd      	mov	sp, r7
 8013f82:	bd80      	pop	{r7, pc}

08013f84 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8013f84:	b580      	push	{r7, lr}
 8013f86:	b084      	sub	sp, #16
 8013f88:	af00      	add	r7, sp, #0
 8013f8a:	60f8      	str	r0, [r7, #12]
 8013f8c:	60b9      	str	r1, [r7, #8]
 8013f8e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8013f90:	68fb      	ldr	r3, [r7, #12]
 8013f92:	2203      	movs	r2, #3
 8013f94:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8013f98:	68fb      	ldr	r3, [r7, #12]
 8013f9a:	687a      	ldr	r2, [r7, #4]
 8013f9c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8013fa0:	68fb      	ldr	r3, [r7, #12]
 8013fa2:	687a      	ldr	r2, [r7, #4]
 8013fa4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	68ba      	ldr	r2, [r7, #8]
 8013fac:	2100      	movs	r1, #0
 8013fae:	68f8      	ldr	r0, [r7, #12]
 8013fb0:	f003 fd9c 	bl	8017aec <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013fb4:	2300      	movs	r3, #0
}
 8013fb6:	4618      	mov	r0, r3
 8013fb8:	3710      	adds	r7, #16
 8013fba:	46bd      	mov	sp, r7
 8013fbc:	bd80      	pop	{r7, pc}

08013fbe <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8013fbe:	b580      	push	{r7, lr}
 8013fc0:	b084      	sub	sp, #16
 8013fc2:	af00      	add	r7, sp, #0
 8013fc4:	60f8      	str	r0, [r7, #12]
 8013fc6:	60b9      	str	r1, [r7, #8]
 8013fc8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013fca:	687b      	ldr	r3, [r7, #4]
 8013fcc:	68ba      	ldr	r2, [r7, #8]
 8013fce:	2100      	movs	r1, #0
 8013fd0:	68f8      	ldr	r0, [r7, #12]
 8013fd2:	f003 fd8b 	bl	8017aec <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013fd6:	2300      	movs	r3, #0
}
 8013fd8:	4618      	mov	r0, r3
 8013fda:	3710      	adds	r7, #16
 8013fdc:	46bd      	mov	sp, r7
 8013fde:	bd80      	pop	{r7, pc}

08013fe0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8013fe0:	b580      	push	{r7, lr}
 8013fe2:	b082      	sub	sp, #8
 8013fe4:	af00      	add	r7, sp, #0
 8013fe6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	2204      	movs	r2, #4
 8013fec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8013ff0:	2300      	movs	r3, #0
 8013ff2:	2200      	movs	r2, #0
 8013ff4:	2100      	movs	r1, #0
 8013ff6:	6878      	ldr	r0, [r7, #4]
 8013ff8:	f003 fd57 	bl	8017aaa <USBD_LL_Transmit>

  return USBD_OK;
 8013ffc:	2300      	movs	r3, #0
}
 8013ffe:	4618      	mov	r0, r3
 8014000:	3708      	adds	r7, #8
 8014002:	46bd      	mov	sp, r7
 8014004:	bd80      	pop	{r7, pc}

08014006 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8014006:	b580      	push	{r7, lr}
 8014008:	b082      	sub	sp, #8
 801400a:	af00      	add	r7, sp, #0
 801400c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801400e:	687b      	ldr	r3, [r7, #4]
 8014010:	2205      	movs	r2, #5
 8014012:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014016:	2300      	movs	r3, #0
 8014018:	2200      	movs	r2, #0
 801401a:	2100      	movs	r1, #0
 801401c:	6878      	ldr	r0, [r7, #4]
 801401e:	f003 fd65 	bl	8017aec <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014022:	2300      	movs	r3, #0
}
 8014024:	4618      	mov	r0, r3
 8014026:	3708      	adds	r7, #8
 8014028:	46bd      	mov	sp, r7
 801402a:	bd80      	pop	{r7, pc}

0801402c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 801402c:	b580      	push	{r7, lr}
 801402e:	b084      	sub	sp, #16
 8014030:	af00      	add	r7, sp, #0
 8014032:	4603      	mov	r3, r0
 8014034:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8014036:	79fb      	ldrb	r3, [r7, #7]
 8014038:	4a08      	ldr	r2, [pc, #32]	@ (801405c <disk_status+0x30>)
 801403a:	009b      	lsls	r3, r3, #2
 801403c:	4413      	add	r3, r2
 801403e:	685b      	ldr	r3, [r3, #4]
 8014040:	685b      	ldr	r3, [r3, #4]
 8014042:	79fa      	ldrb	r2, [r7, #7]
 8014044:	4905      	ldr	r1, [pc, #20]	@ (801405c <disk_status+0x30>)
 8014046:	440a      	add	r2, r1
 8014048:	7a12      	ldrb	r2, [r2, #8]
 801404a:	4610      	mov	r0, r2
 801404c:	4798      	blx	r3
 801404e:	4603      	mov	r3, r0
 8014050:	73fb      	strb	r3, [r7, #15]
  return stat;
 8014052:	7bfb      	ldrb	r3, [r7, #15]
}
 8014054:	4618      	mov	r0, r3
 8014056:	3710      	adds	r7, #16
 8014058:	46bd      	mov	sp, r7
 801405a:	bd80      	pop	{r7, pc}
 801405c:	20007680 	.word	0x20007680

08014060 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8014060:	b580      	push	{r7, lr}
 8014062:	b084      	sub	sp, #16
 8014064:	af00      	add	r7, sp, #0
 8014066:	4603      	mov	r3, r0
 8014068:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 801406a:	2300      	movs	r3, #0
 801406c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 801406e:	79fb      	ldrb	r3, [r7, #7]
 8014070:	4a0e      	ldr	r2, [pc, #56]	@ (80140ac <disk_initialize+0x4c>)
 8014072:	5cd3      	ldrb	r3, [r2, r3]
 8014074:	2b00      	cmp	r3, #0
 8014076:	d114      	bne.n	80140a2 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8014078:	79fb      	ldrb	r3, [r7, #7]
 801407a:	4a0c      	ldr	r2, [pc, #48]	@ (80140ac <disk_initialize+0x4c>)
 801407c:	009b      	lsls	r3, r3, #2
 801407e:	4413      	add	r3, r2
 8014080:	685b      	ldr	r3, [r3, #4]
 8014082:	681b      	ldr	r3, [r3, #0]
 8014084:	79fa      	ldrb	r2, [r7, #7]
 8014086:	4909      	ldr	r1, [pc, #36]	@ (80140ac <disk_initialize+0x4c>)
 8014088:	440a      	add	r2, r1
 801408a:	7a12      	ldrb	r2, [r2, #8]
 801408c:	4610      	mov	r0, r2
 801408e:	4798      	blx	r3
 8014090:	4603      	mov	r3, r0
 8014092:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8014094:	7bfb      	ldrb	r3, [r7, #15]
 8014096:	2b00      	cmp	r3, #0
 8014098:	d103      	bne.n	80140a2 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 801409a:	79fb      	ldrb	r3, [r7, #7]
 801409c:	4a03      	ldr	r2, [pc, #12]	@ (80140ac <disk_initialize+0x4c>)
 801409e:	2101      	movs	r1, #1
 80140a0:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80140a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80140a4:	4618      	mov	r0, r3
 80140a6:	3710      	adds	r7, #16
 80140a8:	46bd      	mov	sp, r7
 80140aa:	bd80      	pop	{r7, pc}
 80140ac:	20007680 	.word	0x20007680

080140b0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80140b0:	b590      	push	{r4, r7, lr}
 80140b2:	b087      	sub	sp, #28
 80140b4:	af00      	add	r7, sp, #0
 80140b6:	60b9      	str	r1, [r7, #8]
 80140b8:	607a      	str	r2, [r7, #4]
 80140ba:	603b      	str	r3, [r7, #0]
 80140bc:	4603      	mov	r3, r0
 80140be:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80140c0:	7bfb      	ldrb	r3, [r7, #15]
 80140c2:	4a0a      	ldr	r2, [pc, #40]	@ (80140ec <disk_read+0x3c>)
 80140c4:	009b      	lsls	r3, r3, #2
 80140c6:	4413      	add	r3, r2
 80140c8:	685b      	ldr	r3, [r3, #4]
 80140ca:	689c      	ldr	r4, [r3, #8]
 80140cc:	7bfb      	ldrb	r3, [r7, #15]
 80140ce:	4a07      	ldr	r2, [pc, #28]	@ (80140ec <disk_read+0x3c>)
 80140d0:	4413      	add	r3, r2
 80140d2:	7a18      	ldrb	r0, [r3, #8]
 80140d4:	683b      	ldr	r3, [r7, #0]
 80140d6:	687a      	ldr	r2, [r7, #4]
 80140d8:	68b9      	ldr	r1, [r7, #8]
 80140da:	47a0      	blx	r4
 80140dc:	4603      	mov	r3, r0
 80140de:	75fb      	strb	r3, [r7, #23]
  return res;
 80140e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80140e2:	4618      	mov	r0, r3
 80140e4:	371c      	adds	r7, #28
 80140e6:	46bd      	mov	sp, r7
 80140e8:	bd90      	pop	{r4, r7, pc}
 80140ea:	bf00      	nop
 80140ec:	20007680 	.word	0x20007680

080140f0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80140f0:	b590      	push	{r4, r7, lr}
 80140f2:	b087      	sub	sp, #28
 80140f4:	af00      	add	r7, sp, #0
 80140f6:	60b9      	str	r1, [r7, #8]
 80140f8:	607a      	str	r2, [r7, #4]
 80140fa:	603b      	str	r3, [r7, #0]
 80140fc:	4603      	mov	r3, r0
 80140fe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8014100:	7bfb      	ldrb	r3, [r7, #15]
 8014102:	4a0a      	ldr	r2, [pc, #40]	@ (801412c <disk_write+0x3c>)
 8014104:	009b      	lsls	r3, r3, #2
 8014106:	4413      	add	r3, r2
 8014108:	685b      	ldr	r3, [r3, #4]
 801410a:	68dc      	ldr	r4, [r3, #12]
 801410c:	7bfb      	ldrb	r3, [r7, #15]
 801410e:	4a07      	ldr	r2, [pc, #28]	@ (801412c <disk_write+0x3c>)
 8014110:	4413      	add	r3, r2
 8014112:	7a18      	ldrb	r0, [r3, #8]
 8014114:	683b      	ldr	r3, [r7, #0]
 8014116:	687a      	ldr	r2, [r7, #4]
 8014118:	68b9      	ldr	r1, [r7, #8]
 801411a:	47a0      	blx	r4
 801411c:	4603      	mov	r3, r0
 801411e:	75fb      	strb	r3, [r7, #23]
  return res;
 8014120:	7dfb      	ldrb	r3, [r7, #23]
}
 8014122:	4618      	mov	r0, r3
 8014124:	371c      	adds	r7, #28
 8014126:	46bd      	mov	sp, r7
 8014128:	bd90      	pop	{r4, r7, pc}
 801412a:	bf00      	nop
 801412c:	20007680 	.word	0x20007680

08014130 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8014130:	b580      	push	{r7, lr}
 8014132:	b084      	sub	sp, #16
 8014134:	af00      	add	r7, sp, #0
 8014136:	4603      	mov	r3, r0
 8014138:	603a      	str	r2, [r7, #0]
 801413a:	71fb      	strb	r3, [r7, #7]
 801413c:	460b      	mov	r3, r1
 801413e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8014140:	79fb      	ldrb	r3, [r7, #7]
 8014142:	4a09      	ldr	r2, [pc, #36]	@ (8014168 <disk_ioctl+0x38>)
 8014144:	009b      	lsls	r3, r3, #2
 8014146:	4413      	add	r3, r2
 8014148:	685b      	ldr	r3, [r3, #4]
 801414a:	691b      	ldr	r3, [r3, #16]
 801414c:	79fa      	ldrb	r2, [r7, #7]
 801414e:	4906      	ldr	r1, [pc, #24]	@ (8014168 <disk_ioctl+0x38>)
 8014150:	440a      	add	r2, r1
 8014152:	7a10      	ldrb	r0, [r2, #8]
 8014154:	79b9      	ldrb	r1, [r7, #6]
 8014156:	683a      	ldr	r2, [r7, #0]
 8014158:	4798      	blx	r3
 801415a:	4603      	mov	r3, r0
 801415c:	73fb      	strb	r3, [r7, #15]
  return res;
 801415e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014160:	4618      	mov	r0, r3
 8014162:	3710      	adds	r7, #16
 8014164:	46bd      	mov	sp, r7
 8014166:	bd80      	pop	{r7, pc}
 8014168:	20007680 	.word	0x20007680

0801416c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 801416c:	b480      	push	{r7}
 801416e:	b085      	sub	sp, #20
 8014170:	af00      	add	r7, sp, #0
 8014172:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8014174:	687b      	ldr	r3, [r7, #4]
 8014176:	3301      	adds	r3, #1
 8014178:	781b      	ldrb	r3, [r3, #0]
 801417a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 801417c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014180:	021b      	lsls	r3, r3, #8
 8014182:	b21a      	sxth	r2, r3
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	781b      	ldrb	r3, [r3, #0]
 8014188:	b21b      	sxth	r3, r3
 801418a:	4313      	orrs	r3, r2
 801418c:	b21b      	sxth	r3, r3
 801418e:	81fb      	strh	r3, [r7, #14]
	return rv;
 8014190:	89fb      	ldrh	r3, [r7, #14]
}
 8014192:	4618      	mov	r0, r3
 8014194:	3714      	adds	r7, #20
 8014196:	46bd      	mov	sp, r7
 8014198:	f85d 7b04 	ldr.w	r7, [sp], #4
 801419c:	4770      	bx	lr

0801419e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 801419e:	b480      	push	{r7}
 80141a0:	b085      	sub	sp, #20
 80141a2:	af00      	add	r7, sp, #0
 80141a4:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	3303      	adds	r3, #3
 80141aa:	781b      	ldrb	r3, [r3, #0]
 80141ac:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80141ae:	68fb      	ldr	r3, [r7, #12]
 80141b0:	021b      	lsls	r3, r3, #8
 80141b2:	687a      	ldr	r2, [r7, #4]
 80141b4:	3202      	adds	r2, #2
 80141b6:	7812      	ldrb	r2, [r2, #0]
 80141b8:	4313      	orrs	r3, r2
 80141ba:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80141bc:	68fb      	ldr	r3, [r7, #12]
 80141be:	021b      	lsls	r3, r3, #8
 80141c0:	687a      	ldr	r2, [r7, #4]
 80141c2:	3201      	adds	r2, #1
 80141c4:	7812      	ldrb	r2, [r2, #0]
 80141c6:	4313      	orrs	r3, r2
 80141c8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80141ca:	68fb      	ldr	r3, [r7, #12]
 80141cc:	021b      	lsls	r3, r3, #8
 80141ce:	687a      	ldr	r2, [r7, #4]
 80141d0:	7812      	ldrb	r2, [r2, #0]
 80141d2:	4313      	orrs	r3, r2
 80141d4:	60fb      	str	r3, [r7, #12]
	return rv;
 80141d6:	68fb      	ldr	r3, [r7, #12]
}
 80141d8:	4618      	mov	r0, r3
 80141da:	3714      	adds	r7, #20
 80141dc:	46bd      	mov	sp, r7
 80141de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141e2:	4770      	bx	lr

080141e4 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80141e4:	b480      	push	{r7}
 80141e6:	b083      	sub	sp, #12
 80141e8:	af00      	add	r7, sp, #0
 80141ea:	6078      	str	r0, [r7, #4]
 80141ec:	460b      	mov	r3, r1
 80141ee:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80141f0:	687b      	ldr	r3, [r7, #4]
 80141f2:	1c5a      	adds	r2, r3, #1
 80141f4:	607a      	str	r2, [r7, #4]
 80141f6:	887a      	ldrh	r2, [r7, #2]
 80141f8:	b2d2      	uxtb	r2, r2
 80141fa:	701a      	strb	r2, [r3, #0]
 80141fc:	887b      	ldrh	r3, [r7, #2]
 80141fe:	0a1b      	lsrs	r3, r3, #8
 8014200:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8014202:	687b      	ldr	r3, [r7, #4]
 8014204:	1c5a      	adds	r2, r3, #1
 8014206:	607a      	str	r2, [r7, #4]
 8014208:	887a      	ldrh	r2, [r7, #2]
 801420a:	b2d2      	uxtb	r2, r2
 801420c:	701a      	strb	r2, [r3, #0]
}
 801420e:	bf00      	nop
 8014210:	370c      	adds	r7, #12
 8014212:	46bd      	mov	sp, r7
 8014214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014218:	4770      	bx	lr

0801421a <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 801421a:	b480      	push	{r7}
 801421c:	b083      	sub	sp, #12
 801421e:	af00      	add	r7, sp, #0
 8014220:	6078      	str	r0, [r7, #4]
 8014222:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	1c5a      	adds	r2, r3, #1
 8014228:	607a      	str	r2, [r7, #4]
 801422a:	683a      	ldr	r2, [r7, #0]
 801422c:	b2d2      	uxtb	r2, r2
 801422e:	701a      	strb	r2, [r3, #0]
 8014230:	683b      	ldr	r3, [r7, #0]
 8014232:	0a1b      	lsrs	r3, r3, #8
 8014234:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	1c5a      	adds	r2, r3, #1
 801423a:	607a      	str	r2, [r7, #4]
 801423c:	683a      	ldr	r2, [r7, #0]
 801423e:	b2d2      	uxtb	r2, r2
 8014240:	701a      	strb	r2, [r3, #0]
 8014242:	683b      	ldr	r3, [r7, #0]
 8014244:	0a1b      	lsrs	r3, r3, #8
 8014246:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014248:	687b      	ldr	r3, [r7, #4]
 801424a:	1c5a      	adds	r2, r3, #1
 801424c:	607a      	str	r2, [r7, #4]
 801424e:	683a      	ldr	r2, [r7, #0]
 8014250:	b2d2      	uxtb	r2, r2
 8014252:	701a      	strb	r2, [r3, #0]
 8014254:	683b      	ldr	r3, [r7, #0]
 8014256:	0a1b      	lsrs	r3, r3, #8
 8014258:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801425a:	687b      	ldr	r3, [r7, #4]
 801425c:	1c5a      	adds	r2, r3, #1
 801425e:	607a      	str	r2, [r7, #4]
 8014260:	683a      	ldr	r2, [r7, #0]
 8014262:	b2d2      	uxtb	r2, r2
 8014264:	701a      	strb	r2, [r3, #0]
}
 8014266:	bf00      	nop
 8014268:	370c      	adds	r7, #12
 801426a:	46bd      	mov	sp, r7
 801426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014270:	4770      	bx	lr

08014272 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8014272:	b480      	push	{r7}
 8014274:	b087      	sub	sp, #28
 8014276:	af00      	add	r7, sp, #0
 8014278:	60f8      	str	r0, [r7, #12]
 801427a:	60b9      	str	r1, [r7, #8]
 801427c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801427e:	68fb      	ldr	r3, [r7, #12]
 8014280:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8014282:	68bb      	ldr	r3, [r7, #8]
 8014284:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8014286:	687b      	ldr	r3, [r7, #4]
 8014288:	2b00      	cmp	r3, #0
 801428a:	d00d      	beq.n	80142a8 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801428c:	693a      	ldr	r2, [r7, #16]
 801428e:	1c53      	adds	r3, r2, #1
 8014290:	613b      	str	r3, [r7, #16]
 8014292:	697b      	ldr	r3, [r7, #20]
 8014294:	1c59      	adds	r1, r3, #1
 8014296:	6179      	str	r1, [r7, #20]
 8014298:	7812      	ldrb	r2, [r2, #0]
 801429a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 801429c:	687b      	ldr	r3, [r7, #4]
 801429e:	3b01      	subs	r3, #1
 80142a0:	607b      	str	r3, [r7, #4]
 80142a2:	687b      	ldr	r3, [r7, #4]
 80142a4:	2b00      	cmp	r3, #0
 80142a6:	d1f1      	bne.n	801428c <mem_cpy+0x1a>
	}
}
 80142a8:	bf00      	nop
 80142aa:	371c      	adds	r7, #28
 80142ac:	46bd      	mov	sp, r7
 80142ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142b2:	4770      	bx	lr

080142b4 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80142b4:	b480      	push	{r7}
 80142b6:	b087      	sub	sp, #28
 80142b8:	af00      	add	r7, sp, #0
 80142ba:	60f8      	str	r0, [r7, #12]
 80142bc:	60b9      	str	r1, [r7, #8]
 80142be:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80142c0:	68fb      	ldr	r3, [r7, #12]
 80142c2:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80142c4:	697b      	ldr	r3, [r7, #20]
 80142c6:	1c5a      	adds	r2, r3, #1
 80142c8:	617a      	str	r2, [r7, #20]
 80142ca:	68ba      	ldr	r2, [r7, #8]
 80142cc:	b2d2      	uxtb	r2, r2
 80142ce:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	3b01      	subs	r3, #1
 80142d4:	607b      	str	r3, [r7, #4]
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	2b00      	cmp	r3, #0
 80142da:	d1f3      	bne.n	80142c4 <mem_set+0x10>
}
 80142dc:	bf00      	nop
 80142de:	bf00      	nop
 80142e0:	371c      	adds	r7, #28
 80142e2:	46bd      	mov	sp, r7
 80142e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142e8:	4770      	bx	lr

080142ea <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80142ea:	b480      	push	{r7}
 80142ec:	b089      	sub	sp, #36	@ 0x24
 80142ee:	af00      	add	r7, sp, #0
 80142f0:	60f8      	str	r0, [r7, #12]
 80142f2:	60b9      	str	r1, [r7, #8]
 80142f4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80142f6:	68fb      	ldr	r3, [r7, #12]
 80142f8:	61fb      	str	r3, [r7, #28]
 80142fa:	68bb      	ldr	r3, [r7, #8]
 80142fc:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80142fe:	2300      	movs	r3, #0
 8014300:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8014302:	69fb      	ldr	r3, [r7, #28]
 8014304:	1c5a      	adds	r2, r3, #1
 8014306:	61fa      	str	r2, [r7, #28]
 8014308:	781b      	ldrb	r3, [r3, #0]
 801430a:	4619      	mov	r1, r3
 801430c:	69bb      	ldr	r3, [r7, #24]
 801430e:	1c5a      	adds	r2, r3, #1
 8014310:	61ba      	str	r2, [r7, #24]
 8014312:	781b      	ldrb	r3, [r3, #0]
 8014314:	1acb      	subs	r3, r1, r3
 8014316:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	3b01      	subs	r3, #1
 801431c:	607b      	str	r3, [r7, #4]
 801431e:	687b      	ldr	r3, [r7, #4]
 8014320:	2b00      	cmp	r3, #0
 8014322:	d002      	beq.n	801432a <mem_cmp+0x40>
 8014324:	697b      	ldr	r3, [r7, #20]
 8014326:	2b00      	cmp	r3, #0
 8014328:	d0eb      	beq.n	8014302 <mem_cmp+0x18>

	return r;
 801432a:	697b      	ldr	r3, [r7, #20]
}
 801432c:	4618      	mov	r0, r3
 801432e:	3724      	adds	r7, #36	@ 0x24
 8014330:	46bd      	mov	sp, r7
 8014332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014336:	4770      	bx	lr

08014338 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8014338:	b480      	push	{r7}
 801433a:	b083      	sub	sp, #12
 801433c:	af00      	add	r7, sp, #0
 801433e:	6078      	str	r0, [r7, #4]
 8014340:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8014342:	e002      	b.n	801434a <chk_chr+0x12>
 8014344:	687b      	ldr	r3, [r7, #4]
 8014346:	3301      	adds	r3, #1
 8014348:	607b      	str	r3, [r7, #4]
 801434a:	687b      	ldr	r3, [r7, #4]
 801434c:	781b      	ldrb	r3, [r3, #0]
 801434e:	2b00      	cmp	r3, #0
 8014350:	d005      	beq.n	801435e <chk_chr+0x26>
 8014352:	687b      	ldr	r3, [r7, #4]
 8014354:	781b      	ldrb	r3, [r3, #0]
 8014356:	461a      	mov	r2, r3
 8014358:	683b      	ldr	r3, [r7, #0]
 801435a:	4293      	cmp	r3, r2
 801435c:	d1f2      	bne.n	8014344 <chk_chr+0xc>
	return *str;
 801435e:	687b      	ldr	r3, [r7, #4]
 8014360:	781b      	ldrb	r3, [r3, #0]
}
 8014362:	4618      	mov	r0, r3
 8014364:	370c      	adds	r7, #12
 8014366:	46bd      	mov	sp, r7
 8014368:	f85d 7b04 	ldr.w	r7, [sp], #4
 801436c:	4770      	bx	lr
	...

08014370 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8014370:	b480      	push	{r7}
 8014372:	b085      	sub	sp, #20
 8014374:	af00      	add	r7, sp, #0
 8014376:	6078      	str	r0, [r7, #4]
 8014378:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801437a:	2300      	movs	r3, #0
 801437c:	60bb      	str	r3, [r7, #8]
 801437e:	68bb      	ldr	r3, [r7, #8]
 8014380:	60fb      	str	r3, [r7, #12]
 8014382:	e029      	b.n	80143d8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8014384:	4a27      	ldr	r2, [pc, #156]	@ (8014424 <chk_lock+0xb4>)
 8014386:	68fb      	ldr	r3, [r7, #12]
 8014388:	011b      	lsls	r3, r3, #4
 801438a:	4413      	add	r3, r2
 801438c:	681b      	ldr	r3, [r3, #0]
 801438e:	2b00      	cmp	r3, #0
 8014390:	d01d      	beq.n	80143ce <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8014392:	4a24      	ldr	r2, [pc, #144]	@ (8014424 <chk_lock+0xb4>)
 8014394:	68fb      	ldr	r3, [r7, #12]
 8014396:	011b      	lsls	r3, r3, #4
 8014398:	4413      	add	r3, r2
 801439a:	681a      	ldr	r2, [r3, #0]
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	681b      	ldr	r3, [r3, #0]
 80143a0:	429a      	cmp	r2, r3
 80143a2:	d116      	bne.n	80143d2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80143a4:	4a1f      	ldr	r2, [pc, #124]	@ (8014424 <chk_lock+0xb4>)
 80143a6:	68fb      	ldr	r3, [r7, #12]
 80143a8:	011b      	lsls	r3, r3, #4
 80143aa:	4413      	add	r3, r2
 80143ac:	3304      	adds	r3, #4
 80143ae:	681a      	ldr	r2, [r3, #0]
 80143b0:	687b      	ldr	r3, [r7, #4]
 80143b2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80143b4:	429a      	cmp	r2, r3
 80143b6:	d10c      	bne.n	80143d2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80143b8:	4a1a      	ldr	r2, [pc, #104]	@ (8014424 <chk_lock+0xb4>)
 80143ba:	68fb      	ldr	r3, [r7, #12]
 80143bc:	011b      	lsls	r3, r3, #4
 80143be:	4413      	add	r3, r2
 80143c0:	3308      	adds	r3, #8
 80143c2:	681a      	ldr	r2, [r3, #0]
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80143c8:	429a      	cmp	r2, r3
 80143ca:	d102      	bne.n	80143d2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80143cc:	e007      	b.n	80143de <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80143ce:	2301      	movs	r3, #1
 80143d0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80143d2:	68fb      	ldr	r3, [r7, #12]
 80143d4:	3301      	adds	r3, #1
 80143d6:	60fb      	str	r3, [r7, #12]
 80143d8:	68fb      	ldr	r3, [r7, #12]
 80143da:	2b01      	cmp	r3, #1
 80143dc:	d9d2      	bls.n	8014384 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80143de:	68fb      	ldr	r3, [r7, #12]
 80143e0:	2b02      	cmp	r3, #2
 80143e2:	d109      	bne.n	80143f8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80143e4:	68bb      	ldr	r3, [r7, #8]
 80143e6:	2b00      	cmp	r3, #0
 80143e8:	d102      	bne.n	80143f0 <chk_lock+0x80>
 80143ea:	683b      	ldr	r3, [r7, #0]
 80143ec:	2b02      	cmp	r3, #2
 80143ee:	d101      	bne.n	80143f4 <chk_lock+0x84>
 80143f0:	2300      	movs	r3, #0
 80143f2:	e010      	b.n	8014416 <chk_lock+0xa6>
 80143f4:	2312      	movs	r3, #18
 80143f6:	e00e      	b.n	8014416 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80143f8:	683b      	ldr	r3, [r7, #0]
 80143fa:	2b00      	cmp	r3, #0
 80143fc:	d108      	bne.n	8014410 <chk_lock+0xa0>
 80143fe:	4a09      	ldr	r2, [pc, #36]	@ (8014424 <chk_lock+0xb4>)
 8014400:	68fb      	ldr	r3, [r7, #12]
 8014402:	011b      	lsls	r3, r3, #4
 8014404:	4413      	add	r3, r2
 8014406:	330c      	adds	r3, #12
 8014408:	881b      	ldrh	r3, [r3, #0]
 801440a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801440e:	d101      	bne.n	8014414 <chk_lock+0xa4>
 8014410:	2310      	movs	r3, #16
 8014412:	e000      	b.n	8014416 <chk_lock+0xa6>
 8014414:	2300      	movs	r3, #0
}
 8014416:	4618      	mov	r0, r3
 8014418:	3714      	adds	r7, #20
 801441a:	46bd      	mov	sp, r7
 801441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014420:	4770      	bx	lr
 8014422:	bf00      	nop
 8014424:	20007460 	.word	0x20007460

08014428 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8014428:	b480      	push	{r7}
 801442a:	b083      	sub	sp, #12
 801442c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801442e:	2300      	movs	r3, #0
 8014430:	607b      	str	r3, [r7, #4]
 8014432:	e002      	b.n	801443a <enq_lock+0x12>
 8014434:	687b      	ldr	r3, [r7, #4]
 8014436:	3301      	adds	r3, #1
 8014438:	607b      	str	r3, [r7, #4]
 801443a:	687b      	ldr	r3, [r7, #4]
 801443c:	2b01      	cmp	r3, #1
 801443e:	d806      	bhi.n	801444e <enq_lock+0x26>
 8014440:	4a09      	ldr	r2, [pc, #36]	@ (8014468 <enq_lock+0x40>)
 8014442:	687b      	ldr	r3, [r7, #4]
 8014444:	011b      	lsls	r3, r3, #4
 8014446:	4413      	add	r3, r2
 8014448:	681b      	ldr	r3, [r3, #0]
 801444a:	2b00      	cmp	r3, #0
 801444c:	d1f2      	bne.n	8014434 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 801444e:	687b      	ldr	r3, [r7, #4]
 8014450:	2b02      	cmp	r3, #2
 8014452:	bf14      	ite	ne
 8014454:	2301      	movne	r3, #1
 8014456:	2300      	moveq	r3, #0
 8014458:	b2db      	uxtb	r3, r3
}
 801445a:	4618      	mov	r0, r3
 801445c:	370c      	adds	r7, #12
 801445e:	46bd      	mov	sp, r7
 8014460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014464:	4770      	bx	lr
 8014466:	bf00      	nop
 8014468:	20007460 	.word	0x20007460

0801446c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801446c:	b480      	push	{r7}
 801446e:	b085      	sub	sp, #20
 8014470:	af00      	add	r7, sp, #0
 8014472:	6078      	str	r0, [r7, #4]
 8014474:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8014476:	2300      	movs	r3, #0
 8014478:	60fb      	str	r3, [r7, #12]
 801447a:	e01f      	b.n	80144bc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 801447c:	4a41      	ldr	r2, [pc, #260]	@ (8014584 <inc_lock+0x118>)
 801447e:	68fb      	ldr	r3, [r7, #12]
 8014480:	011b      	lsls	r3, r3, #4
 8014482:	4413      	add	r3, r2
 8014484:	681a      	ldr	r2, [r3, #0]
 8014486:	687b      	ldr	r3, [r7, #4]
 8014488:	681b      	ldr	r3, [r3, #0]
 801448a:	429a      	cmp	r2, r3
 801448c:	d113      	bne.n	80144b6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801448e:	4a3d      	ldr	r2, [pc, #244]	@ (8014584 <inc_lock+0x118>)
 8014490:	68fb      	ldr	r3, [r7, #12]
 8014492:	011b      	lsls	r3, r3, #4
 8014494:	4413      	add	r3, r2
 8014496:	3304      	adds	r3, #4
 8014498:	681a      	ldr	r2, [r3, #0]
 801449a:	687b      	ldr	r3, [r7, #4]
 801449c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801449e:	429a      	cmp	r2, r3
 80144a0:	d109      	bne.n	80144b6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80144a2:	4a38      	ldr	r2, [pc, #224]	@ (8014584 <inc_lock+0x118>)
 80144a4:	68fb      	ldr	r3, [r7, #12]
 80144a6:	011b      	lsls	r3, r3, #4
 80144a8:	4413      	add	r3, r2
 80144aa:	3308      	adds	r3, #8
 80144ac:	681a      	ldr	r2, [r3, #0]
 80144ae:	687b      	ldr	r3, [r7, #4]
 80144b0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80144b2:	429a      	cmp	r2, r3
 80144b4:	d006      	beq.n	80144c4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80144b6:	68fb      	ldr	r3, [r7, #12]
 80144b8:	3301      	adds	r3, #1
 80144ba:	60fb      	str	r3, [r7, #12]
 80144bc:	68fb      	ldr	r3, [r7, #12]
 80144be:	2b01      	cmp	r3, #1
 80144c0:	d9dc      	bls.n	801447c <inc_lock+0x10>
 80144c2:	e000      	b.n	80144c6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80144c4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80144c6:	68fb      	ldr	r3, [r7, #12]
 80144c8:	2b02      	cmp	r3, #2
 80144ca:	d132      	bne.n	8014532 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80144cc:	2300      	movs	r3, #0
 80144ce:	60fb      	str	r3, [r7, #12]
 80144d0:	e002      	b.n	80144d8 <inc_lock+0x6c>
 80144d2:	68fb      	ldr	r3, [r7, #12]
 80144d4:	3301      	adds	r3, #1
 80144d6:	60fb      	str	r3, [r7, #12]
 80144d8:	68fb      	ldr	r3, [r7, #12]
 80144da:	2b01      	cmp	r3, #1
 80144dc:	d806      	bhi.n	80144ec <inc_lock+0x80>
 80144de:	4a29      	ldr	r2, [pc, #164]	@ (8014584 <inc_lock+0x118>)
 80144e0:	68fb      	ldr	r3, [r7, #12]
 80144e2:	011b      	lsls	r3, r3, #4
 80144e4:	4413      	add	r3, r2
 80144e6:	681b      	ldr	r3, [r3, #0]
 80144e8:	2b00      	cmp	r3, #0
 80144ea:	d1f2      	bne.n	80144d2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80144ec:	68fb      	ldr	r3, [r7, #12]
 80144ee:	2b02      	cmp	r3, #2
 80144f0:	d101      	bne.n	80144f6 <inc_lock+0x8a>
 80144f2:	2300      	movs	r3, #0
 80144f4:	e040      	b.n	8014578 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80144f6:	687b      	ldr	r3, [r7, #4]
 80144f8:	681a      	ldr	r2, [r3, #0]
 80144fa:	4922      	ldr	r1, [pc, #136]	@ (8014584 <inc_lock+0x118>)
 80144fc:	68fb      	ldr	r3, [r7, #12]
 80144fe:	011b      	lsls	r3, r3, #4
 8014500:	440b      	add	r3, r1
 8014502:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8014504:	687b      	ldr	r3, [r7, #4]
 8014506:	689a      	ldr	r2, [r3, #8]
 8014508:	491e      	ldr	r1, [pc, #120]	@ (8014584 <inc_lock+0x118>)
 801450a:	68fb      	ldr	r3, [r7, #12]
 801450c:	011b      	lsls	r3, r3, #4
 801450e:	440b      	add	r3, r1
 8014510:	3304      	adds	r3, #4
 8014512:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	695a      	ldr	r2, [r3, #20]
 8014518:	491a      	ldr	r1, [pc, #104]	@ (8014584 <inc_lock+0x118>)
 801451a:	68fb      	ldr	r3, [r7, #12]
 801451c:	011b      	lsls	r3, r3, #4
 801451e:	440b      	add	r3, r1
 8014520:	3308      	adds	r3, #8
 8014522:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8014524:	4a17      	ldr	r2, [pc, #92]	@ (8014584 <inc_lock+0x118>)
 8014526:	68fb      	ldr	r3, [r7, #12]
 8014528:	011b      	lsls	r3, r3, #4
 801452a:	4413      	add	r3, r2
 801452c:	330c      	adds	r3, #12
 801452e:	2200      	movs	r2, #0
 8014530:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8014532:	683b      	ldr	r3, [r7, #0]
 8014534:	2b00      	cmp	r3, #0
 8014536:	d009      	beq.n	801454c <inc_lock+0xe0>
 8014538:	4a12      	ldr	r2, [pc, #72]	@ (8014584 <inc_lock+0x118>)
 801453a:	68fb      	ldr	r3, [r7, #12]
 801453c:	011b      	lsls	r3, r3, #4
 801453e:	4413      	add	r3, r2
 8014540:	330c      	adds	r3, #12
 8014542:	881b      	ldrh	r3, [r3, #0]
 8014544:	2b00      	cmp	r3, #0
 8014546:	d001      	beq.n	801454c <inc_lock+0xe0>
 8014548:	2300      	movs	r3, #0
 801454a:	e015      	b.n	8014578 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 801454c:	683b      	ldr	r3, [r7, #0]
 801454e:	2b00      	cmp	r3, #0
 8014550:	d108      	bne.n	8014564 <inc_lock+0xf8>
 8014552:	4a0c      	ldr	r2, [pc, #48]	@ (8014584 <inc_lock+0x118>)
 8014554:	68fb      	ldr	r3, [r7, #12]
 8014556:	011b      	lsls	r3, r3, #4
 8014558:	4413      	add	r3, r2
 801455a:	330c      	adds	r3, #12
 801455c:	881b      	ldrh	r3, [r3, #0]
 801455e:	3301      	adds	r3, #1
 8014560:	b29a      	uxth	r2, r3
 8014562:	e001      	b.n	8014568 <inc_lock+0xfc>
 8014564:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014568:	4906      	ldr	r1, [pc, #24]	@ (8014584 <inc_lock+0x118>)
 801456a:	68fb      	ldr	r3, [r7, #12]
 801456c:	011b      	lsls	r3, r3, #4
 801456e:	440b      	add	r3, r1
 8014570:	330c      	adds	r3, #12
 8014572:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8014574:	68fb      	ldr	r3, [r7, #12]
 8014576:	3301      	adds	r3, #1
}
 8014578:	4618      	mov	r0, r3
 801457a:	3714      	adds	r7, #20
 801457c:	46bd      	mov	sp, r7
 801457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014582:	4770      	bx	lr
 8014584:	20007460 	.word	0x20007460

08014588 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8014588:	b480      	push	{r7}
 801458a:	b085      	sub	sp, #20
 801458c:	af00      	add	r7, sp, #0
 801458e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8014590:	687b      	ldr	r3, [r7, #4]
 8014592:	3b01      	subs	r3, #1
 8014594:	607b      	str	r3, [r7, #4]
 8014596:	687b      	ldr	r3, [r7, #4]
 8014598:	2b01      	cmp	r3, #1
 801459a:	d825      	bhi.n	80145e8 <dec_lock+0x60>
		n = Files[i].ctr;
 801459c:	4a17      	ldr	r2, [pc, #92]	@ (80145fc <dec_lock+0x74>)
 801459e:	687b      	ldr	r3, [r7, #4]
 80145a0:	011b      	lsls	r3, r3, #4
 80145a2:	4413      	add	r3, r2
 80145a4:	330c      	adds	r3, #12
 80145a6:	881b      	ldrh	r3, [r3, #0]
 80145a8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80145aa:	89fb      	ldrh	r3, [r7, #14]
 80145ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80145b0:	d101      	bne.n	80145b6 <dec_lock+0x2e>
 80145b2:	2300      	movs	r3, #0
 80145b4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80145b6:	89fb      	ldrh	r3, [r7, #14]
 80145b8:	2b00      	cmp	r3, #0
 80145ba:	d002      	beq.n	80145c2 <dec_lock+0x3a>
 80145bc:	89fb      	ldrh	r3, [r7, #14]
 80145be:	3b01      	subs	r3, #1
 80145c0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80145c2:	4a0e      	ldr	r2, [pc, #56]	@ (80145fc <dec_lock+0x74>)
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	011b      	lsls	r3, r3, #4
 80145c8:	4413      	add	r3, r2
 80145ca:	330c      	adds	r3, #12
 80145cc:	89fa      	ldrh	r2, [r7, #14]
 80145ce:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80145d0:	89fb      	ldrh	r3, [r7, #14]
 80145d2:	2b00      	cmp	r3, #0
 80145d4:	d105      	bne.n	80145e2 <dec_lock+0x5a>
 80145d6:	4a09      	ldr	r2, [pc, #36]	@ (80145fc <dec_lock+0x74>)
 80145d8:	687b      	ldr	r3, [r7, #4]
 80145da:	011b      	lsls	r3, r3, #4
 80145dc:	4413      	add	r3, r2
 80145de:	2200      	movs	r2, #0
 80145e0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80145e2:	2300      	movs	r3, #0
 80145e4:	737b      	strb	r3, [r7, #13]
 80145e6:	e001      	b.n	80145ec <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80145e8:	2302      	movs	r3, #2
 80145ea:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80145ec:	7b7b      	ldrb	r3, [r7, #13]
}
 80145ee:	4618      	mov	r0, r3
 80145f0:	3714      	adds	r7, #20
 80145f2:	46bd      	mov	sp, r7
 80145f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145f8:	4770      	bx	lr
 80145fa:	bf00      	nop
 80145fc:	20007460 	.word	0x20007460

08014600 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8014600:	b480      	push	{r7}
 8014602:	b085      	sub	sp, #20
 8014604:	af00      	add	r7, sp, #0
 8014606:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8014608:	2300      	movs	r3, #0
 801460a:	60fb      	str	r3, [r7, #12]
 801460c:	e010      	b.n	8014630 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 801460e:	4a0d      	ldr	r2, [pc, #52]	@ (8014644 <clear_lock+0x44>)
 8014610:	68fb      	ldr	r3, [r7, #12]
 8014612:	011b      	lsls	r3, r3, #4
 8014614:	4413      	add	r3, r2
 8014616:	681b      	ldr	r3, [r3, #0]
 8014618:	687a      	ldr	r2, [r7, #4]
 801461a:	429a      	cmp	r2, r3
 801461c:	d105      	bne.n	801462a <clear_lock+0x2a>
 801461e:	4a09      	ldr	r2, [pc, #36]	@ (8014644 <clear_lock+0x44>)
 8014620:	68fb      	ldr	r3, [r7, #12]
 8014622:	011b      	lsls	r3, r3, #4
 8014624:	4413      	add	r3, r2
 8014626:	2200      	movs	r2, #0
 8014628:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 801462a:	68fb      	ldr	r3, [r7, #12]
 801462c:	3301      	adds	r3, #1
 801462e:	60fb      	str	r3, [r7, #12]
 8014630:	68fb      	ldr	r3, [r7, #12]
 8014632:	2b01      	cmp	r3, #1
 8014634:	d9eb      	bls.n	801460e <clear_lock+0xe>
	}
}
 8014636:	bf00      	nop
 8014638:	bf00      	nop
 801463a:	3714      	adds	r7, #20
 801463c:	46bd      	mov	sp, r7
 801463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014642:	4770      	bx	lr
 8014644:	20007460 	.word	0x20007460

08014648 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8014648:	b580      	push	{r7, lr}
 801464a:	b086      	sub	sp, #24
 801464c:	af00      	add	r7, sp, #0
 801464e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8014650:	2300      	movs	r3, #0
 8014652:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	78db      	ldrb	r3, [r3, #3]
 8014658:	2b00      	cmp	r3, #0
 801465a:	d034      	beq.n	80146c6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 801465c:	687b      	ldr	r3, [r7, #4]
 801465e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014660:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	7858      	ldrb	r0, [r3, #1]
 8014666:	687b      	ldr	r3, [r7, #4]
 8014668:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801466c:	2301      	movs	r3, #1
 801466e:	697a      	ldr	r2, [r7, #20]
 8014670:	f7ff fd3e 	bl	80140f0 <disk_write>
 8014674:	4603      	mov	r3, r0
 8014676:	2b00      	cmp	r3, #0
 8014678:	d002      	beq.n	8014680 <sync_window+0x38>
			res = FR_DISK_ERR;
 801467a:	2301      	movs	r3, #1
 801467c:	73fb      	strb	r3, [r7, #15]
 801467e:	e022      	b.n	80146c6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	2200      	movs	r2, #0
 8014684:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8014686:	687b      	ldr	r3, [r7, #4]
 8014688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801468a:	697a      	ldr	r2, [r7, #20]
 801468c:	1ad2      	subs	r2, r2, r3
 801468e:	687b      	ldr	r3, [r7, #4]
 8014690:	6a1b      	ldr	r3, [r3, #32]
 8014692:	429a      	cmp	r2, r3
 8014694:	d217      	bcs.n	80146c6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8014696:	687b      	ldr	r3, [r7, #4]
 8014698:	789b      	ldrb	r3, [r3, #2]
 801469a:	613b      	str	r3, [r7, #16]
 801469c:	e010      	b.n	80146c0 <sync_window+0x78>
					wsect += fs->fsize;
 801469e:	687b      	ldr	r3, [r7, #4]
 80146a0:	6a1b      	ldr	r3, [r3, #32]
 80146a2:	697a      	ldr	r2, [r7, #20]
 80146a4:	4413      	add	r3, r2
 80146a6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80146a8:	687b      	ldr	r3, [r7, #4]
 80146aa:	7858      	ldrb	r0, [r3, #1]
 80146ac:	687b      	ldr	r3, [r7, #4]
 80146ae:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80146b2:	2301      	movs	r3, #1
 80146b4:	697a      	ldr	r2, [r7, #20]
 80146b6:	f7ff fd1b 	bl	80140f0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80146ba:	693b      	ldr	r3, [r7, #16]
 80146bc:	3b01      	subs	r3, #1
 80146be:	613b      	str	r3, [r7, #16]
 80146c0:	693b      	ldr	r3, [r7, #16]
 80146c2:	2b01      	cmp	r3, #1
 80146c4:	d8eb      	bhi.n	801469e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80146c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80146c8:	4618      	mov	r0, r3
 80146ca:	3718      	adds	r7, #24
 80146cc:	46bd      	mov	sp, r7
 80146ce:	bd80      	pop	{r7, pc}

080146d0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80146d0:	b580      	push	{r7, lr}
 80146d2:	b084      	sub	sp, #16
 80146d4:	af00      	add	r7, sp, #0
 80146d6:	6078      	str	r0, [r7, #4]
 80146d8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80146da:	2300      	movs	r3, #0
 80146dc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80146de:	687b      	ldr	r3, [r7, #4]
 80146e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80146e2:	683a      	ldr	r2, [r7, #0]
 80146e4:	429a      	cmp	r2, r3
 80146e6:	d01b      	beq.n	8014720 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80146e8:	6878      	ldr	r0, [r7, #4]
 80146ea:	f7ff ffad 	bl	8014648 <sync_window>
 80146ee:	4603      	mov	r3, r0
 80146f0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80146f2:	7bfb      	ldrb	r3, [r7, #15]
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	d113      	bne.n	8014720 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80146f8:	687b      	ldr	r3, [r7, #4]
 80146fa:	7858      	ldrb	r0, [r3, #1]
 80146fc:	687b      	ldr	r3, [r7, #4]
 80146fe:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8014702:	2301      	movs	r3, #1
 8014704:	683a      	ldr	r2, [r7, #0]
 8014706:	f7ff fcd3 	bl	80140b0 <disk_read>
 801470a:	4603      	mov	r3, r0
 801470c:	2b00      	cmp	r3, #0
 801470e:	d004      	beq.n	801471a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8014710:	f04f 33ff 	mov.w	r3, #4294967295
 8014714:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8014716:	2301      	movs	r3, #1
 8014718:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801471a:	687b      	ldr	r3, [r7, #4]
 801471c:	683a      	ldr	r2, [r7, #0]
 801471e:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8014720:	7bfb      	ldrb	r3, [r7, #15]
}
 8014722:	4618      	mov	r0, r3
 8014724:	3710      	adds	r7, #16
 8014726:	46bd      	mov	sp, r7
 8014728:	bd80      	pop	{r7, pc}
	...

0801472c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 801472c:	b580      	push	{r7, lr}
 801472e:	b084      	sub	sp, #16
 8014730:	af00      	add	r7, sp, #0
 8014732:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8014734:	6878      	ldr	r0, [r7, #4]
 8014736:	f7ff ff87 	bl	8014648 <sync_window>
 801473a:	4603      	mov	r3, r0
 801473c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801473e:	7bfb      	ldrb	r3, [r7, #15]
 8014740:	2b00      	cmp	r3, #0
 8014742:	d159      	bne.n	80147f8 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8014744:	687b      	ldr	r3, [r7, #4]
 8014746:	781b      	ldrb	r3, [r3, #0]
 8014748:	2b03      	cmp	r3, #3
 801474a:	d149      	bne.n	80147e0 <sync_fs+0xb4>
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	791b      	ldrb	r3, [r3, #4]
 8014750:	2b01      	cmp	r3, #1
 8014752:	d145      	bne.n	80147e0 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8014754:	687b      	ldr	r3, [r7, #4]
 8014756:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 801475a:	687b      	ldr	r3, [r7, #4]
 801475c:	899b      	ldrh	r3, [r3, #12]
 801475e:	461a      	mov	r2, r3
 8014760:	2100      	movs	r1, #0
 8014762:	f7ff fda7 	bl	80142b4 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8014766:	687b      	ldr	r3, [r7, #4]
 8014768:	3338      	adds	r3, #56	@ 0x38
 801476a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801476e:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8014772:	4618      	mov	r0, r3
 8014774:	f7ff fd36 	bl	80141e4 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8014778:	687b      	ldr	r3, [r7, #4]
 801477a:	3338      	adds	r3, #56	@ 0x38
 801477c:	4921      	ldr	r1, [pc, #132]	@ (8014804 <sync_fs+0xd8>)
 801477e:	4618      	mov	r0, r3
 8014780:	f7ff fd4b 	bl	801421a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8014784:	687b      	ldr	r3, [r7, #4]
 8014786:	3338      	adds	r3, #56	@ 0x38
 8014788:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801478c:	491e      	ldr	r1, [pc, #120]	@ (8014808 <sync_fs+0xdc>)
 801478e:	4618      	mov	r0, r3
 8014790:	f7ff fd43 	bl	801421a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	3338      	adds	r3, #56	@ 0x38
 8014798:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 801479c:	687b      	ldr	r3, [r7, #4]
 801479e:	699b      	ldr	r3, [r3, #24]
 80147a0:	4619      	mov	r1, r3
 80147a2:	4610      	mov	r0, r2
 80147a4:	f7ff fd39 	bl	801421a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80147a8:	687b      	ldr	r3, [r7, #4]
 80147aa:	3338      	adds	r3, #56	@ 0x38
 80147ac:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80147b0:	687b      	ldr	r3, [r7, #4]
 80147b2:	695b      	ldr	r3, [r3, #20]
 80147b4:	4619      	mov	r1, r3
 80147b6:	4610      	mov	r0, r2
 80147b8:	f7ff fd2f 	bl	801421a <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80147c0:	1c5a      	adds	r2, r3, #1
 80147c2:	687b      	ldr	r3, [r7, #4]
 80147c4:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80147c6:	687b      	ldr	r3, [r7, #4]
 80147c8:	7858      	ldrb	r0, [r3, #1]
 80147ca:	687b      	ldr	r3, [r7, #4]
 80147cc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80147d4:	2301      	movs	r3, #1
 80147d6:	f7ff fc8b 	bl	80140f0 <disk_write>
			fs->fsi_flag = 0;
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	2200      	movs	r2, #0
 80147de:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80147e0:	687b      	ldr	r3, [r7, #4]
 80147e2:	785b      	ldrb	r3, [r3, #1]
 80147e4:	2200      	movs	r2, #0
 80147e6:	2100      	movs	r1, #0
 80147e8:	4618      	mov	r0, r3
 80147ea:	f7ff fca1 	bl	8014130 <disk_ioctl>
 80147ee:	4603      	mov	r3, r0
 80147f0:	2b00      	cmp	r3, #0
 80147f2:	d001      	beq.n	80147f8 <sync_fs+0xcc>
 80147f4:	2301      	movs	r3, #1
 80147f6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80147f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80147fa:	4618      	mov	r0, r3
 80147fc:	3710      	adds	r7, #16
 80147fe:	46bd      	mov	sp, r7
 8014800:	bd80      	pop	{r7, pc}
 8014802:	bf00      	nop
 8014804:	41615252 	.word	0x41615252
 8014808:	61417272 	.word	0x61417272

0801480c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 801480c:	b480      	push	{r7}
 801480e:	b083      	sub	sp, #12
 8014810:	af00      	add	r7, sp, #0
 8014812:	6078      	str	r0, [r7, #4]
 8014814:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8014816:	683b      	ldr	r3, [r7, #0]
 8014818:	3b02      	subs	r3, #2
 801481a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 801481c:	687b      	ldr	r3, [r7, #4]
 801481e:	69db      	ldr	r3, [r3, #28]
 8014820:	3b02      	subs	r3, #2
 8014822:	683a      	ldr	r2, [r7, #0]
 8014824:	429a      	cmp	r2, r3
 8014826:	d301      	bcc.n	801482c <clust2sect+0x20>
 8014828:	2300      	movs	r3, #0
 801482a:	e008      	b.n	801483e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 801482c:	687b      	ldr	r3, [r7, #4]
 801482e:	895b      	ldrh	r3, [r3, #10]
 8014830:	461a      	mov	r2, r3
 8014832:	683b      	ldr	r3, [r7, #0]
 8014834:	fb03 f202 	mul.w	r2, r3, r2
 8014838:	687b      	ldr	r3, [r7, #4]
 801483a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801483c:	4413      	add	r3, r2
}
 801483e:	4618      	mov	r0, r3
 8014840:	370c      	adds	r7, #12
 8014842:	46bd      	mov	sp, r7
 8014844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014848:	4770      	bx	lr

0801484a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 801484a:	b580      	push	{r7, lr}
 801484c:	b086      	sub	sp, #24
 801484e:	af00      	add	r7, sp, #0
 8014850:	6078      	str	r0, [r7, #4]
 8014852:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	681b      	ldr	r3, [r3, #0]
 8014858:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 801485a:	683b      	ldr	r3, [r7, #0]
 801485c:	2b01      	cmp	r3, #1
 801485e:	d904      	bls.n	801486a <get_fat+0x20>
 8014860:	693b      	ldr	r3, [r7, #16]
 8014862:	69db      	ldr	r3, [r3, #28]
 8014864:	683a      	ldr	r2, [r7, #0]
 8014866:	429a      	cmp	r2, r3
 8014868:	d302      	bcc.n	8014870 <get_fat+0x26>
		val = 1;	/* Internal error */
 801486a:	2301      	movs	r3, #1
 801486c:	617b      	str	r3, [r7, #20]
 801486e:	e0ba      	b.n	80149e6 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8014870:	f04f 33ff 	mov.w	r3, #4294967295
 8014874:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8014876:	693b      	ldr	r3, [r7, #16]
 8014878:	781b      	ldrb	r3, [r3, #0]
 801487a:	2b03      	cmp	r3, #3
 801487c:	f000 8082 	beq.w	8014984 <get_fat+0x13a>
 8014880:	2b03      	cmp	r3, #3
 8014882:	f300 80a6 	bgt.w	80149d2 <get_fat+0x188>
 8014886:	2b01      	cmp	r3, #1
 8014888:	d002      	beq.n	8014890 <get_fat+0x46>
 801488a:	2b02      	cmp	r3, #2
 801488c:	d055      	beq.n	801493a <get_fat+0xf0>
 801488e:	e0a0      	b.n	80149d2 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8014890:	683b      	ldr	r3, [r7, #0]
 8014892:	60fb      	str	r3, [r7, #12]
 8014894:	68fb      	ldr	r3, [r7, #12]
 8014896:	085b      	lsrs	r3, r3, #1
 8014898:	68fa      	ldr	r2, [r7, #12]
 801489a:	4413      	add	r3, r2
 801489c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801489e:	693b      	ldr	r3, [r7, #16]
 80148a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80148a2:	693b      	ldr	r3, [r7, #16]
 80148a4:	899b      	ldrh	r3, [r3, #12]
 80148a6:	4619      	mov	r1, r3
 80148a8:	68fb      	ldr	r3, [r7, #12]
 80148aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80148ae:	4413      	add	r3, r2
 80148b0:	4619      	mov	r1, r3
 80148b2:	6938      	ldr	r0, [r7, #16]
 80148b4:	f7ff ff0c 	bl	80146d0 <move_window>
 80148b8:	4603      	mov	r3, r0
 80148ba:	2b00      	cmp	r3, #0
 80148bc:	f040 808c 	bne.w	80149d8 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 80148c0:	68fb      	ldr	r3, [r7, #12]
 80148c2:	1c5a      	adds	r2, r3, #1
 80148c4:	60fa      	str	r2, [r7, #12]
 80148c6:	693a      	ldr	r2, [r7, #16]
 80148c8:	8992      	ldrh	r2, [r2, #12]
 80148ca:	fbb3 f1f2 	udiv	r1, r3, r2
 80148ce:	fb01 f202 	mul.w	r2, r1, r2
 80148d2:	1a9b      	subs	r3, r3, r2
 80148d4:	693a      	ldr	r2, [r7, #16]
 80148d6:	4413      	add	r3, r2
 80148d8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80148dc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80148de:	693b      	ldr	r3, [r7, #16]
 80148e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80148e2:	693b      	ldr	r3, [r7, #16]
 80148e4:	899b      	ldrh	r3, [r3, #12]
 80148e6:	4619      	mov	r1, r3
 80148e8:	68fb      	ldr	r3, [r7, #12]
 80148ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80148ee:	4413      	add	r3, r2
 80148f0:	4619      	mov	r1, r3
 80148f2:	6938      	ldr	r0, [r7, #16]
 80148f4:	f7ff feec 	bl	80146d0 <move_window>
 80148f8:	4603      	mov	r3, r0
 80148fa:	2b00      	cmp	r3, #0
 80148fc:	d16e      	bne.n	80149dc <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 80148fe:	693b      	ldr	r3, [r7, #16]
 8014900:	899b      	ldrh	r3, [r3, #12]
 8014902:	461a      	mov	r2, r3
 8014904:	68fb      	ldr	r3, [r7, #12]
 8014906:	fbb3 f1f2 	udiv	r1, r3, r2
 801490a:	fb01 f202 	mul.w	r2, r1, r2
 801490e:	1a9b      	subs	r3, r3, r2
 8014910:	693a      	ldr	r2, [r7, #16]
 8014912:	4413      	add	r3, r2
 8014914:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8014918:	021b      	lsls	r3, r3, #8
 801491a:	68ba      	ldr	r2, [r7, #8]
 801491c:	4313      	orrs	r3, r2
 801491e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8014920:	683b      	ldr	r3, [r7, #0]
 8014922:	f003 0301 	and.w	r3, r3, #1
 8014926:	2b00      	cmp	r3, #0
 8014928:	d002      	beq.n	8014930 <get_fat+0xe6>
 801492a:	68bb      	ldr	r3, [r7, #8]
 801492c:	091b      	lsrs	r3, r3, #4
 801492e:	e002      	b.n	8014936 <get_fat+0xec>
 8014930:	68bb      	ldr	r3, [r7, #8]
 8014932:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8014936:	617b      	str	r3, [r7, #20]
			break;
 8014938:	e055      	b.n	80149e6 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801493a:	693b      	ldr	r3, [r7, #16]
 801493c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801493e:	693b      	ldr	r3, [r7, #16]
 8014940:	899b      	ldrh	r3, [r3, #12]
 8014942:	085b      	lsrs	r3, r3, #1
 8014944:	b29b      	uxth	r3, r3
 8014946:	4619      	mov	r1, r3
 8014948:	683b      	ldr	r3, [r7, #0]
 801494a:	fbb3 f3f1 	udiv	r3, r3, r1
 801494e:	4413      	add	r3, r2
 8014950:	4619      	mov	r1, r3
 8014952:	6938      	ldr	r0, [r7, #16]
 8014954:	f7ff febc 	bl	80146d0 <move_window>
 8014958:	4603      	mov	r3, r0
 801495a:	2b00      	cmp	r3, #0
 801495c:	d140      	bne.n	80149e0 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 801495e:	693b      	ldr	r3, [r7, #16]
 8014960:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8014964:	683b      	ldr	r3, [r7, #0]
 8014966:	005b      	lsls	r3, r3, #1
 8014968:	693a      	ldr	r2, [r7, #16]
 801496a:	8992      	ldrh	r2, [r2, #12]
 801496c:	fbb3 f0f2 	udiv	r0, r3, r2
 8014970:	fb00 f202 	mul.w	r2, r0, r2
 8014974:	1a9b      	subs	r3, r3, r2
 8014976:	440b      	add	r3, r1
 8014978:	4618      	mov	r0, r3
 801497a:	f7ff fbf7 	bl	801416c <ld_word>
 801497e:	4603      	mov	r3, r0
 8014980:	617b      	str	r3, [r7, #20]
			break;
 8014982:	e030      	b.n	80149e6 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8014984:	693b      	ldr	r3, [r7, #16]
 8014986:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014988:	693b      	ldr	r3, [r7, #16]
 801498a:	899b      	ldrh	r3, [r3, #12]
 801498c:	089b      	lsrs	r3, r3, #2
 801498e:	b29b      	uxth	r3, r3
 8014990:	4619      	mov	r1, r3
 8014992:	683b      	ldr	r3, [r7, #0]
 8014994:	fbb3 f3f1 	udiv	r3, r3, r1
 8014998:	4413      	add	r3, r2
 801499a:	4619      	mov	r1, r3
 801499c:	6938      	ldr	r0, [r7, #16]
 801499e:	f7ff fe97 	bl	80146d0 <move_window>
 80149a2:	4603      	mov	r3, r0
 80149a4:	2b00      	cmp	r3, #0
 80149a6:	d11d      	bne.n	80149e4 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80149a8:	693b      	ldr	r3, [r7, #16]
 80149aa:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80149ae:	683b      	ldr	r3, [r7, #0]
 80149b0:	009b      	lsls	r3, r3, #2
 80149b2:	693a      	ldr	r2, [r7, #16]
 80149b4:	8992      	ldrh	r2, [r2, #12]
 80149b6:	fbb3 f0f2 	udiv	r0, r3, r2
 80149ba:	fb00 f202 	mul.w	r2, r0, r2
 80149be:	1a9b      	subs	r3, r3, r2
 80149c0:	440b      	add	r3, r1
 80149c2:	4618      	mov	r0, r3
 80149c4:	f7ff fbeb 	bl	801419e <ld_dword>
 80149c8:	4603      	mov	r3, r0
 80149ca:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80149ce:	617b      	str	r3, [r7, #20]
			break;
 80149d0:	e009      	b.n	80149e6 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80149d2:	2301      	movs	r3, #1
 80149d4:	617b      	str	r3, [r7, #20]
 80149d6:	e006      	b.n	80149e6 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80149d8:	bf00      	nop
 80149da:	e004      	b.n	80149e6 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80149dc:	bf00      	nop
 80149de:	e002      	b.n	80149e6 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80149e0:	bf00      	nop
 80149e2:	e000      	b.n	80149e6 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80149e4:	bf00      	nop
		}
	}

	return val;
 80149e6:	697b      	ldr	r3, [r7, #20]
}
 80149e8:	4618      	mov	r0, r3
 80149ea:	3718      	adds	r7, #24
 80149ec:	46bd      	mov	sp, r7
 80149ee:	bd80      	pop	{r7, pc}

080149f0 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80149f0:	b590      	push	{r4, r7, lr}
 80149f2:	b089      	sub	sp, #36	@ 0x24
 80149f4:	af00      	add	r7, sp, #0
 80149f6:	60f8      	str	r0, [r7, #12]
 80149f8:	60b9      	str	r1, [r7, #8]
 80149fa:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80149fc:	2302      	movs	r3, #2
 80149fe:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8014a00:	68bb      	ldr	r3, [r7, #8]
 8014a02:	2b01      	cmp	r3, #1
 8014a04:	f240 8109 	bls.w	8014c1a <put_fat+0x22a>
 8014a08:	68fb      	ldr	r3, [r7, #12]
 8014a0a:	69db      	ldr	r3, [r3, #28]
 8014a0c:	68ba      	ldr	r2, [r7, #8]
 8014a0e:	429a      	cmp	r2, r3
 8014a10:	f080 8103 	bcs.w	8014c1a <put_fat+0x22a>
		switch (fs->fs_type) {
 8014a14:	68fb      	ldr	r3, [r7, #12]
 8014a16:	781b      	ldrb	r3, [r3, #0]
 8014a18:	2b03      	cmp	r3, #3
 8014a1a:	f000 80b6 	beq.w	8014b8a <put_fat+0x19a>
 8014a1e:	2b03      	cmp	r3, #3
 8014a20:	f300 80fb 	bgt.w	8014c1a <put_fat+0x22a>
 8014a24:	2b01      	cmp	r3, #1
 8014a26:	d003      	beq.n	8014a30 <put_fat+0x40>
 8014a28:	2b02      	cmp	r3, #2
 8014a2a:	f000 8083 	beq.w	8014b34 <put_fat+0x144>
 8014a2e:	e0f4      	b.n	8014c1a <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8014a30:	68bb      	ldr	r3, [r7, #8]
 8014a32:	61bb      	str	r3, [r7, #24]
 8014a34:	69bb      	ldr	r3, [r7, #24]
 8014a36:	085b      	lsrs	r3, r3, #1
 8014a38:	69ba      	ldr	r2, [r7, #24]
 8014a3a:	4413      	add	r3, r2
 8014a3c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8014a3e:	68fb      	ldr	r3, [r7, #12]
 8014a40:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014a42:	68fb      	ldr	r3, [r7, #12]
 8014a44:	899b      	ldrh	r3, [r3, #12]
 8014a46:	4619      	mov	r1, r3
 8014a48:	69bb      	ldr	r3, [r7, #24]
 8014a4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8014a4e:	4413      	add	r3, r2
 8014a50:	4619      	mov	r1, r3
 8014a52:	68f8      	ldr	r0, [r7, #12]
 8014a54:	f7ff fe3c 	bl	80146d0 <move_window>
 8014a58:	4603      	mov	r3, r0
 8014a5a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014a5c:	7ffb      	ldrb	r3, [r7, #31]
 8014a5e:	2b00      	cmp	r3, #0
 8014a60:	f040 80d4 	bne.w	8014c0c <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8014a64:	68fb      	ldr	r3, [r7, #12]
 8014a66:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8014a6a:	69bb      	ldr	r3, [r7, #24]
 8014a6c:	1c5a      	adds	r2, r3, #1
 8014a6e:	61ba      	str	r2, [r7, #24]
 8014a70:	68fa      	ldr	r2, [r7, #12]
 8014a72:	8992      	ldrh	r2, [r2, #12]
 8014a74:	fbb3 f0f2 	udiv	r0, r3, r2
 8014a78:	fb00 f202 	mul.w	r2, r0, r2
 8014a7c:	1a9b      	subs	r3, r3, r2
 8014a7e:	440b      	add	r3, r1
 8014a80:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8014a82:	68bb      	ldr	r3, [r7, #8]
 8014a84:	f003 0301 	and.w	r3, r3, #1
 8014a88:	2b00      	cmp	r3, #0
 8014a8a:	d00d      	beq.n	8014aa8 <put_fat+0xb8>
 8014a8c:	697b      	ldr	r3, [r7, #20]
 8014a8e:	781b      	ldrb	r3, [r3, #0]
 8014a90:	b25b      	sxtb	r3, r3
 8014a92:	f003 030f 	and.w	r3, r3, #15
 8014a96:	b25a      	sxtb	r2, r3
 8014a98:	687b      	ldr	r3, [r7, #4]
 8014a9a:	b25b      	sxtb	r3, r3
 8014a9c:	011b      	lsls	r3, r3, #4
 8014a9e:	b25b      	sxtb	r3, r3
 8014aa0:	4313      	orrs	r3, r2
 8014aa2:	b25b      	sxtb	r3, r3
 8014aa4:	b2db      	uxtb	r3, r3
 8014aa6:	e001      	b.n	8014aac <put_fat+0xbc>
 8014aa8:	687b      	ldr	r3, [r7, #4]
 8014aaa:	b2db      	uxtb	r3, r3
 8014aac:	697a      	ldr	r2, [r7, #20]
 8014aae:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8014ab0:	68fb      	ldr	r3, [r7, #12]
 8014ab2:	2201      	movs	r2, #1
 8014ab4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8014ab6:	68fb      	ldr	r3, [r7, #12]
 8014ab8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014aba:	68fb      	ldr	r3, [r7, #12]
 8014abc:	899b      	ldrh	r3, [r3, #12]
 8014abe:	4619      	mov	r1, r3
 8014ac0:	69bb      	ldr	r3, [r7, #24]
 8014ac2:	fbb3 f3f1 	udiv	r3, r3, r1
 8014ac6:	4413      	add	r3, r2
 8014ac8:	4619      	mov	r1, r3
 8014aca:	68f8      	ldr	r0, [r7, #12]
 8014acc:	f7ff fe00 	bl	80146d0 <move_window>
 8014ad0:	4603      	mov	r3, r0
 8014ad2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014ad4:	7ffb      	ldrb	r3, [r7, #31]
 8014ad6:	2b00      	cmp	r3, #0
 8014ad8:	f040 809a 	bne.w	8014c10 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8014adc:	68fb      	ldr	r3, [r7, #12]
 8014ade:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8014ae2:	68fb      	ldr	r3, [r7, #12]
 8014ae4:	899b      	ldrh	r3, [r3, #12]
 8014ae6:	461a      	mov	r2, r3
 8014ae8:	69bb      	ldr	r3, [r7, #24]
 8014aea:	fbb3 f0f2 	udiv	r0, r3, r2
 8014aee:	fb00 f202 	mul.w	r2, r0, r2
 8014af2:	1a9b      	subs	r3, r3, r2
 8014af4:	440b      	add	r3, r1
 8014af6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8014af8:	68bb      	ldr	r3, [r7, #8]
 8014afa:	f003 0301 	and.w	r3, r3, #1
 8014afe:	2b00      	cmp	r3, #0
 8014b00:	d003      	beq.n	8014b0a <put_fat+0x11a>
 8014b02:	687b      	ldr	r3, [r7, #4]
 8014b04:	091b      	lsrs	r3, r3, #4
 8014b06:	b2db      	uxtb	r3, r3
 8014b08:	e00e      	b.n	8014b28 <put_fat+0x138>
 8014b0a:	697b      	ldr	r3, [r7, #20]
 8014b0c:	781b      	ldrb	r3, [r3, #0]
 8014b0e:	b25b      	sxtb	r3, r3
 8014b10:	f023 030f 	bic.w	r3, r3, #15
 8014b14:	b25a      	sxtb	r2, r3
 8014b16:	687b      	ldr	r3, [r7, #4]
 8014b18:	0a1b      	lsrs	r3, r3, #8
 8014b1a:	b25b      	sxtb	r3, r3
 8014b1c:	f003 030f 	and.w	r3, r3, #15
 8014b20:	b25b      	sxtb	r3, r3
 8014b22:	4313      	orrs	r3, r2
 8014b24:	b25b      	sxtb	r3, r3
 8014b26:	b2db      	uxtb	r3, r3
 8014b28:	697a      	ldr	r2, [r7, #20]
 8014b2a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8014b2c:	68fb      	ldr	r3, [r7, #12]
 8014b2e:	2201      	movs	r2, #1
 8014b30:	70da      	strb	r2, [r3, #3]
			break;
 8014b32:	e072      	b.n	8014c1a <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8014b34:	68fb      	ldr	r3, [r7, #12]
 8014b36:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014b38:	68fb      	ldr	r3, [r7, #12]
 8014b3a:	899b      	ldrh	r3, [r3, #12]
 8014b3c:	085b      	lsrs	r3, r3, #1
 8014b3e:	b29b      	uxth	r3, r3
 8014b40:	4619      	mov	r1, r3
 8014b42:	68bb      	ldr	r3, [r7, #8]
 8014b44:	fbb3 f3f1 	udiv	r3, r3, r1
 8014b48:	4413      	add	r3, r2
 8014b4a:	4619      	mov	r1, r3
 8014b4c:	68f8      	ldr	r0, [r7, #12]
 8014b4e:	f7ff fdbf 	bl	80146d0 <move_window>
 8014b52:	4603      	mov	r3, r0
 8014b54:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014b56:	7ffb      	ldrb	r3, [r7, #31]
 8014b58:	2b00      	cmp	r3, #0
 8014b5a:	d15b      	bne.n	8014c14 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8014b5c:	68fb      	ldr	r3, [r7, #12]
 8014b5e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8014b62:	68bb      	ldr	r3, [r7, #8]
 8014b64:	005b      	lsls	r3, r3, #1
 8014b66:	68fa      	ldr	r2, [r7, #12]
 8014b68:	8992      	ldrh	r2, [r2, #12]
 8014b6a:	fbb3 f0f2 	udiv	r0, r3, r2
 8014b6e:	fb00 f202 	mul.w	r2, r0, r2
 8014b72:	1a9b      	subs	r3, r3, r2
 8014b74:	440b      	add	r3, r1
 8014b76:	687a      	ldr	r2, [r7, #4]
 8014b78:	b292      	uxth	r2, r2
 8014b7a:	4611      	mov	r1, r2
 8014b7c:	4618      	mov	r0, r3
 8014b7e:	f7ff fb31 	bl	80141e4 <st_word>
			fs->wflag = 1;
 8014b82:	68fb      	ldr	r3, [r7, #12]
 8014b84:	2201      	movs	r2, #1
 8014b86:	70da      	strb	r2, [r3, #3]
			break;
 8014b88:	e047      	b.n	8014c1a <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8014b8a:	68fb      	ldr	r3, [r7, #12]
 8014b8c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014b8e:	68fb      	ldr	r3, [r7, #12]
 8014b90:	899b      	ldrh	r3, [r3, #12]
 8014b92:	089b      	lsrs	r3, r3, #2
 8014b94:	b29b      	uxth	r3, r3
 8014b96:	4619      	mov	r1, r3
 8014b98:	68bb      	ldr	r3, [r7, #8]
 8014b9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8014b9e:	4413      	add	r3, r2
 8014ba0:	4619      	mov	r1, r3
 8014ba2:	68f8      	ldr	r0, [r7, #12]
 8014ba4:	f7ff fd94 	bl	80146d0 <move_window>
 8014ba8:	4603      	mov	r3, r0
 8014baa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014bac:	7ffb      	ldrb	r3, [r7, #31]
 8014bae:	2b00      	cmp	r3, #0
 8014bb0:	d132      	bne.n	8014c18 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8014bb8:	68fb      	ldr	r3, [r7, #12]
 8014bba:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8014bbe:	68bb      	ldr	r3, [r7, #8]
 8014bc0:	009b      	lsls	r3, r3, #2
 8014bc2:	68fa      	ldr	r2, [r7, #12]
 8014bc4:	8992      	ldrh	r2, [r2, #12]
 8014bc6:	fbb3 f0f2 	udiv	r0, r3, r2
 8014bca:	fb00 f202 	mul.w	r2, r0, r2
 8014bce:	1a9b      	subs	r3, r3, r2
 8014bd0:	440b      	add	r3, r1
 8014bd2:	4618      	mov	r0, r3
 8014bd4:	f7ff fae3 	bl	801419e <ld_dword>
 8014bd8:	4603      	mov	r3, r0
 8014bda:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8014bde:	4323      	orrs	r3, r4
 8014be0:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8014be2:	68fb      	ldr	r3, [r7, #12]
 8014be4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8014be8:	68bb      	ldr	r3, [r7, #8]
 8014bea:	009b      	lsls	r3, r3, #2
 8014bec:	68fa      	ldr	r2, [r7, #12]
 8014bee:	8992      	ldrh	r2, [r2, #12]
 8014bf0:	fbb3 f0f2 	udiv	r0, r3, r2
 8014bf4:	fb00 f202 	mul.w	r2, r0, r2
 8014bf8:	1a9b      	subs	r3, r3, r2
 8014bfa:	440b      	add	r3, r1
 8014bfc:	6879      	ldr	r1, [r7, #4]
 8014bfe:	4618      	mov	r0, r3
 8014c00:	f7ff fb0b 	bl	801421a <st_dword>
			fs->wflag = 1;
 8014c04:	68fb      	ldr	r3, [r7, #12]
 8014c06:	2201      	movs	r2, #1
 8014c08:	70da      	strb	r2, [r3, #3]
			break;
 8014c0a:	e006      	b.n	8014c1a <put_fat+0x22a>
			if (res != FR_OK) break;
 8014c0c:	bf00      	nop
 8014c0e:	e004      	b.n	8014c1a <put_fat+0x22a>
			if (res != FR_OK) break;
 8014c10:	bf00      	nop
 8014c12:	e002      	b.n	8014c1a <put_fat+0x22a>
			if (res != FR_OK) break;
 8014c14:	bf00      	nop
 8014c16:	e000      	b.n	8014c1a <put_fat+0x22a>
			if (res != FR_OK) break;
 8014c18:	bf00      	nop
		}
	}
	return res;
 8014c1a:	7ffb      	ldrb	r3, [r7, #31]
}
 8014c1c:	4618      	mov	r0, r3
 8014c1e:	3724      	adds	r7, #36	@ 0x24
 8014c20:	46bd      	mov	sp, r7
 8014c22:	bd90      	pop	{r4, r7, pc}

08014c24 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8014c24:	b580      	push	{r7, lr}
 8014c26:	b088      	sub	sp, #32
 8014c28:	af00      	add	r7, sp, #0
 8014c2a:	60f8      	str	r0, [r7, #12]
 8014c2c:	60b9      	str	r1, [r7, #8]
 8014c2e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8014c30:	2300      	movs	r3, #0
 8014c32:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8014c34:	68fb      	ldr	r3, [r7, #12]
 8014c36:	681b      	ldr	r3, [r3, #0]
 8014c38:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8014c3a:	68bb      	ldr	r3, [r7, #8]
 8014c3c:	2b01      	cmp	r3, #1
 8014c3e:	d904      	bls.n	8014c4a <remove_chain+0x26>
 8014c40:	69bb      	ldr	r3, [r7, #24]
 8014c42:	69db      	ldr	r3, [r3, #28]
 8014c44:	68ba      	ldr	r2, [r7, #8]
 8014c46:	429a      	cmp	r2, r3
 8014c48:	d301      	bcc.n	8014c4e <remove_chain+0x2a>
 8014c4a:	2302      	movs	r3, #2
 8014c4c:	e04b      	b.n	8014ce6 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8014c4e:	687b      	ldr	r3, [r7, #4]
 8014c50:	2b00      	cmp	r3, #0
 8014c52:	d00c      	beq.n	8014c6e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8014c54:	f04f 32ff 	mov.w	r2, #4294967295
 8014c58:	6879      	ldr	r1, [r7, #4]
 8014c5a:	69b8      	ldr	r0, [r7, #24]
 8014c5c:	f7ff fec8 	bl	80149f0 <put_fat>
 8014c60:	4603      	mov	r3, r0
 8014c62:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8014c64:	7ffb      	ldrb	r3, [r7, #31]
 8014c66:	2b00      	cmp	r3, #0
 8014c68:	d001      	beq.n	8014c6e <remove_chain+0x4a>
 8014c6a:	7ffb      	ldrb	r3, [r7, #31]
 8014c6c:	e03b      	b.n	8014ce6 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8014c6e:	68b9      	ldr	r1, [r7, #8]
 8014c70:	68f8      	ldr	r0, [r7, #12]
 8014c72:	f7ff fdea 	bl	801484a <get_fat>
 8014c76:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8014c78:	697b      	ldr	r3, [r7, #20]
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	d031      	beq.n	8014ce2 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8014c7e:	697b      	ldr	r3, [r7, #20]
 8014c80:	2b01      	cmp	r3, #1
 8014c82:	d101      	bne.n	8014c88 <remove_chain+0x64>
 8014c84:	2302      	movs	r3, #2
 8014c86:	e02e      	b.n	8014ce6 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8014c88:	697b      	ldr	r3, [r7, #20]
 8014c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014c8e:	d101      	bne.n	8014c94 <remove_chain+0x70>
 8014c90:	2301      	movs	r3, #1
 8014c92:	e028      	b.n	8014ce6 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8014c94:	2200      	movs	r2, #0
 8014c96:	68b9      	ldr	r1, [r7, #8]
 8014c98:	69b8      	ldr	r0, [r7, #24]
 8014c9a:	f7ff fea9 	bl	80149f0 <put_fat>
 8014c9e:	4603      	mov	r3, r0
 8014ca0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8014ca2:	7ffb      	ldrb	r3, [r7, #31]
 8014ca4:	2b00      	cmp	r3, #0
 8014ca6:	d001      	beq.n	8014cac <remove_chain+0x88>
 8014ca8:	7ffb      	ldrb	r3, [r7, #31]
 8014caa:	e01c      	b.n	8014ce6 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8014cac:	69bb      	ldr	r3, [r7, #24]
 8014cae:	699a      	ldr	r2, [r3, #24]
 8014cb0:	69bb      	ldr	r3, [r7, #24]
 8014cb2:	69db      	ldr	r3, [r3, #28]
 8014cb4:	3b02      	subs	r3, #2
 8014cb6:	429a      	cmp	r2, r3
 8014cb8:	d20b      	bcs.n	8014cd2 <remove_chain+0xae>
			fs->free_clst++;
 8014cba:	69bb      	ldr	r3, [r7, #24]
 8014cbc:	699b      	ldr	r3, [r3, #24]
 8014cbe:	1c5a      	adds	r2, r3, #1
 8014cc0:	69bb      	ldr	r3, [r7, #24]
 8014cc2:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8014cc4:	69bb      	ldr	r3, [r7, #24]
 8014cc6:	791b      	ldrb	r3, [r3, #4]
 8014cc8:	f043 0301 	orr.w	r3, r3, #1
 8014ccc:	b2da      	uxtb	r2, r3
 8014cce:	69bb      	ldr	r3, [r7, #24]
 8014cd0:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8014cd2:	697b      	ldr	r3, [r7, #20]
 8014cd4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8014cd6:	69bb      	ldr	r3, [r7, #24]
 8014cd8:	69db      	ldr	r3, [r3, #28]
 8014cda:	68ba      	ldr	r2, [r7, #8]
 8014cdc:	429a      	cmp	r2, r3
 8014cde:	d3c6      	bcc.n	8014c6e <remove_chain+0x4a>
 8014ce0:	e000      	b.n	8014ce4 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8014ce2:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8014ce4:	2300      	movs	r3, #0
}
 8014ce6:	4618      	mov	r0, r3
 8014ce8:	3720      	adds	r7, #32
 8014cea:	46bd      	mov	sp, r7
 8014cec:	bd80      	pop	{r7, pc}

08014cee <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8014cee:	b580      	push	{r7, lr}
 8014cf0:	b088      	sub	sp, #32
 8014cf2:	af00      	add	r7, sp, #0
 8014cf4:	6078      	str	r0, [r7, #4]
 8014cf6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	681b      	ldr	r3, [r3, #0]
 8014cfc:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8014cfe:	683b      	ldr	r3, [r7, #0]
 8014d00:	2b00      	cmp	r3, #0
 8014d02:	d10d      	bne.n	8014d20 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8014d04:	693b      	ldr	r3, [r7, #16]
 8014d06:	695b      	ldr	r3, [r3, #20]
 8014d08:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8014d0a:	69bb      	ldr	r3, [r7, #24]
 8014d0c:	2b00      	cmp	r3, #0
 8014d0e:	d004      	beq.n	8014d1a <create_chain+0x2c>
 8014d10:	693b      	ldr	r3, [r7, #16]
 8014d12:	69db      	ldr	r3, [r3, #28]
 8014d14:	69ba      	ldr	r2, [r7, #24]
 8014d16:	429a      	cmp	r2, r3
 8014d18:	d31b      	bcc.n	8014d52 <create_chain+0x64>
 8014d1a:	2301      	movs	r3, #1
 8014d1c:	61bb      	str	r3, [r7, #24]
 8014d1e:	e018      	b.n	8014d52 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8014d20:	6839      	ldr	r1, [r7, #0]
 8014d22:	6878      	ldr	r0, [r7, #4]
 8014d24:	f7ff fd91 	bl	801484a <get_fat>
 8014d28:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8014d2a:	68fb      	ldr	r3, [r7, #12]
 8014d2c:	2b01      	cmp	r3, #1
 8014d2e:	d801      	bhi.n	8014d34 <create_chain+0x46>
 8014d30:	2301      	movs	r3, #1
 8014d32:	e070      	b.n	8014e16 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8014d34:	68fb      	ldr	r3, [r7, #12]
 8014d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014d3a:	d101      	bne.n	8014d40 <create_chain+0x52>
 8014d3c:	68fb      	ldr	r3, [r7, #12]
 8014d3e:	e06a      	b.n	8014e16 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8014d40:	693b      	ldr	r3, [r7, #16]
 8014d42:	69db      	ldr	r3, [r3, #28]
 8014d44:	68fa      	ldr	r2, [r7, #12]
 8014d46:	429a      	cmp	r2, r3
 8014d48:	d201      	bcs.n	8014d4e <create_chain+0x60>
 8014d4a:	68fb      	ldr	r3, [r7, #12]
 8014d4c:	e063      	b.n	8014e16 <create_chain+0x128>
		scl = clst;
 8014d4e:	683b      	ldr	r3, [r7, #0]
 8014d50:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8014d52:	69bb      	ldr	r3, [r7, #24]
 8014d54:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8014d56:	69fb      	ldr	r3, [r7, #28]
 8014d58:	3301      	adds	r3, #1
 8014d5a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8014d5c:	693b      	ldr	r3, [r7, #16]
 8014d5e:	69db      	ldr	r3, [r3, #28]
 8014d60:	69fa      	ldr	r2, [r7, #28]
 8014d62:	429a      	cmp	r2, r3
 8014d64:	d307      	bcc.n	8014d76 <create_chain+0x88>
				ncl = 2;
 8014d66:	2302      	movs	r3, #2
 8014d68:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8014d6a:	69fa      	ldr	r2, [r7, #28]
 8014d6c:	69bb      	ldr	r3, [r7, #24]
 8014d6e:	429a      	cmp	r2, r3
 8014d70:	d901      	bls.n	8014d76 <create_chain+0x88>
 8014d72:	2300      	movs	r3, #0
 8014d74:	e04f      	b.n	8014e16 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8014d76:	69f9      	ldr	r1, [r7, #28]
 8014d78:	6878      	ldr	r0, [r7, #4]
 8014d7a:	f7ff fd66 	bl	801484a <get_fat>
 8014d7e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8014d80:	68fb      	ldr	r3, [r7, #12]
 8014d82:	2b00      	cmp	r3, #0
 8014d84:	d00e      	beq.n	8014da4 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8014d86:	68fb      	ldr	r3, [r7, #12]
 8014d88:	2b01      	cmp	r3, #1
 8014d8a:	d003      	beq.n	8014d94 <create_chain+0xa6>
 8014d8c:	68fb      	ldr	r3, [r7, #12]
 8014d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014d92:	d101      	bne.n	8014d98 <create_chain+0xaa>
 8014d94:	68fb      	ldr	r3, [r7, #12]
 8014d96:	e03e      	b.n	8014e16 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8014d98:	69fa      	ldr	r2, [r7, #28]
 8014d9a:	69bb      	ldr	r3, [r7, #24]
 8014d9c:	429a      	cmp	r2, r3
 8014d9e:	d1da      	bne.n	8014d56 <create_chain+0x68>
 8014da0:	2300      	movs	r3, #0
 8014da2:	e038      	b.n	8014e16 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8014da4:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8014da6:	f04f 32ff 	mov.w	r2, #4294967295
 8014daa:	69f9      	ldr	r1, [r7, #28]
 8014dac:	6938      	ldr	r0, [r7, #16]
 8014dae:	f7ff fe1f 	bl	80149f0 <put_fat>
 8014db2:	4603      	mov	r3, r0
 8014db4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8014db6:	7dfb      	ldrb	r3, [r7, #23]
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	d109      	bne.n	8014dd0 <create_chain+0xe2>
 8014dbc:	683b      	ldr	r3, [r7, #0]
 8014dbe:	2b00      	cmp	r3, #0
 8014dc0:	d006      	beq.n	8014dd0 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8014dc2:	69fa      	ldr	r2, [r7, #28]
 8014dc4:	6839      	ldr	r1, [r7, #0]
 8014dc6:	6938      	ldr	r0, [r7, #16]
 8014dc8:	f7ff fe12 	bl	80149f0 <put_fat>
 8014dcc:	4603      	mov	r3, r0
 8014dce:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8014dd0:	7dfb      	ldrb	r3, [r7, #23]
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	d116      	bne.n	8014e04 <create_chain+0x116>
		fs->last_clst = ncl;
 8014dd6:	693b      	ldr	r3, [r7, #16]
 8014dd8:	69fa      	ldr	r2, [r7, #28]
 8014dda:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8014ddc:	693b      	ldr	r3, [r7, #16]
 8014dde:	699a      	ldr	r2, [r3, #24]
 8014de0:	693b      	ldr	r3, [r7, #16]
 8014de2:	69db      	ldr	r3, [r3, #28]
 8014de4:	3b02      	subs	r3, #2
 8014de6:	429a      	cmp	r2, r3
 8014de8:	d804      	bhi.n	8014df4 <create_chain+0x106>
 8014dea:	693b      	ldr	r3, [r7, #16]
 8014dec:	699b      	ldr	r3, [r3, #24]
 8014dee:	1e5a      	subs	r2, r3, #1
 8014df0:	693b      	ldr	r3, [r7, #16]
 8014df2:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8014df4:	693b      	ldr	r3, [r7, #16]
 8014df6:	791b      	ldrb	r3, [r3, #4]
 8014df8:	f043 0301 	orr.w	r3, r3, #1
 8014dfc:	b2da      	uxtb	r2, r3
 8014dfe:	693b      	ldr	r3, [r7, #16]
 8014e00:	711a      	strb	r2, [r3, #4]
 8014e02:	e007      	b.n	8014e14 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8014e04:	7dfb      	ldrb	r3, [r7, #23]
 8014e06:	2b01      	cmp	r3, #1
 8014e08:	d102      	bne.n	8014e10 <create_chain+0x122>
 8014e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8014e0e:	e000      	b.n	8014e12 <create_chain+0x124>
 8014e10:	2301      	movs	r3, #1
 8014e12:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8014e14:	69fb      	ldr	r3, [r7, #28]
}
 8014e16:	4618      	mov	r0, r3
 8014e18:	3720      	adds	r7, #32
 8014e1a:	46bd      	mov	sp, r7
 8014e1c:	bd80      	pop	{r7, pc}

08014e1e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8014e1e:	b480      	push	{r7}
 8014e20:	b087      	sub	sp, #28
 8014e22:	af00      	add	r7, sp, #0
 8014e24:	6078      	str	r0, [r7, #4]
 8014e26:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8014e28:	687b      	ldr	r3, [r7, #4]
 8014e2a:	681b      	ldr	r3, [r3, #0]
 8014e2c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8014e2e:	687b      	ldr	r3, [r7, #4]
 8014e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014e32:	3304      	adds	r3, #4
 8014e34:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8014e36:	68fb      	ldr	r3, [r7, #12]
 8014e38:	899b      	ldrh	r3, [r3, #12]
 8014e3a:	461a      	mov	r2, r3
 8014e3c:	683b      	ldr	r3, [r7, #0]
 8014e3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8014e42:	68fa      	ldr	r2, [r7, #12]
 8014e44:	8952      	ldrh	r2, [r2, #10]
 8014e46:	fbb3 f3f2 	udiv	r3, r3, r2
 8014e4a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014e4c:	693b      	ldr	r3, [r7, #16]
 8014e4e:	1d1a      	adds	r2, r3, #4
 8014e50:	613a      	str	r2, [r7, #16]
 8014e52:	681b      	ldr	r3, [r3, #0]
 8014e54:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8014e56:	68bb      	ldr	r3, [r7, #8]
 8014e58:	2b00      	cmp	r3, #0
 8014e5a:	d101      	bne.n	8014e60 <clmt_clust+0x42>
 8014e5c:	2300      	movs	r3, #0
 8014e5e:	e010      	b.n	8014e82 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8014e60:	697a      	ldr	r2, [r7, #20]
 8014e62:	68bb      	ldr	r3, [r7, #8]
 8014e64:	429a      	cmp	r2, r3
 8014e66:	d307      	bcc.n	8014e78 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8014e68:	697a      	ldr	r2, [r7, #20]
 8014e6a:	68bb      	ldr	r3, [r7, #8]
 8014e6c:	1ad3      	subs	r3, r2, r3
 8014e6e:	617b      	str	r3, [r7, #20]
 8014e70:	693b      	ldr	r3, [r7, #16]
 8014e72:	3304      	adds	r3, #4
 8014e74:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014e76:	e7e9      	b.n	8014e4c <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8014e78:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8014e7a:	693b      	ldr	r3, [r7, #16]
 8014e7c:	681a      	ldr	r2, [r3, #0]
 8014e7e:	697b      	ldr	r3, [r7, #20]
 8014e80:	4413      	add	r3, r2
}
 8014e82:	4618      	mov	r0, r3
 8014e84:	371c      	adds	r7, #28
 8014e86:	46bd      	mov	sp, r7
 8014e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e8c:	4770      	bx	lr

08014e8e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8014e8e:	b580      	push	{r7, lr}
 8014e90:	b086      	sub	sp, #24
 8014e92:	af00      	add	r7, sp, #0
 8014e94:	6078      	str	r0, [r7, #4]
 8014e96:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8014e98:	687b      	ldr	r3, [r7, #4]
 8014e9a:	681b      	ldr	r3, [r3, #0]
 8014e9c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8014e9e:	683b      	ldr	r3, [r7, #0]
 8014ea0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014ea4:	d204      	bcs.n	8014eb0 <dir_sdi+0x22>
 8014ea6:	683b      	ldr	r3, [r7, #0]
 8014ea8:	f003 031f 	and.w	r3, r3, #31
 8014eac:	2b00      	cmp	r3, #0
 8014eae:	d001      	beq.n	8014eb4 <dir_sdi+0x26>
		return FR_INT_ERR;
 8014eb0:	2302      	movs	r3, #2
 8014eb2:	e071      	b.n	8014f98 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	683a      	ldr	r2, [r7, #0]
 8014eb8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	689b      	ldr	r3, [r3, #8]
 8014ebe:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8014ec0:	697b      	ldr	r3, [r7, #20]
 8014ec2:	2b00      	cmp	r3, #0
 8014ec4:	d106      	bne.n	8014ed4 <dir_sdi+0x46>
 8014ec6:	693b      	ldr	r3, [r7, #16]
 8014ec8:	781b      	ldrb	r3, [r3, #0]
 8014eca:	2b02      	cmp	r3, #2
 8014ecc:	d902      	bls.n	8014ed4 <dir_sdi+0x46>
		clst = fs->dirbase;
 8014ece:	693b      	ldr	r3, [r7, #16]
 8014ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014ed2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8014ed4:	697b      	ldr	r3, [r7, #20]
 8014ed6:	2b00      	cmp	r3, #0
 8014ed8:	d10c      	bne.n	8014ef4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8014eda:	683b      	ldr	r3, [r7, #0]
 8014edc:	095b      	lsrs	r3, r3, #5
 8014ede:	693a      	ldr	r2, [r7, #16]
 8014ee0:	8912      	ldrh	r2, [r2, #8]
 8014ee2:	4293      	cmp	r3, r2
 8014ee4:	d301      	bcc.n	8014eea <dir_sdi+0x5c>
 8014ee6:	2302      	movs	r3, #2
 8014ee8:	e056      	b.n	8014f98 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8014eea:	693b      	ldr	r3, [r7, #16]
 8014eec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014eee:	687b      	ldr	r3, [r7, #4]
 8014ef0:	61da      	str	r2, [r3, #28]
 8014ef2:	e02d      	b.n	8014f50 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8014ef4:	693b      	ldr	r3, [r7, #16]
 8014ef6:	895b      	ldrh	r3, [r3, #10]
 8014ef8:	461a      	mov	r2, r3
 8014efa:	693b      	ldr	r3, [r7, #16]
 8014efc:	899b      	ldrh	r3, [r3, #12]
 8014efe:	fb02 f303 	mul.w	r3, r2, r3
 8014f02:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014f04:	e019      	b.n	8014f3a <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	6979      	ldr	r1, [r7, #20]
 8014f0a:	4618      	mov	r0, r3
 8014f0c:	f7ff fc9d 	bl	801484a <get_fat>
 8014f10:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8014f12:	697b      	ldr	r3, [r7, #20]
 8014f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f18:	d101      	bne.n	8014f1e <dir_sdi+0x90>
 8014f1a:	2301      	movs	r3, #1
 8014f1c:	e03c      	b.n	8014f98 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8014f1e:	697b      	ldr	r3, [r7, #20]
 8014f20:	2b01      	cmp	r3, #1
 8014f22:	d904      	bls.n	8014f2e <dir_sdi+0xa0>
 8014f24:	693b      	ldr	r3, [r7, #16]
 8014f26:	69db      	ldr	r3, [r3, #28]
 8014f28:	697a      	ldr	r2, [r7, #20]
 8014f2a:	429a      	cmp	r2, r3
 8014f2c:	d301      	bcc.n	8014f32 <dir_sdi+0xa4>
 8014f2e:	2302      	movs	r3, #2
 8014f30:	e032      	b.n	8014f98 <dir_sdi+0x10a>
			ofs -= csz;
 8014f32:	683a      	ldr	r2, [r7, #0]
 8014f34:	68fb      	ldr	r3, [r7, #12]
 8014f36:	1ad3      	subs	r3, r2, r3
 8014f38:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014f3a:	683a      	ldr	r2, [r7, #0]
 8014f3c:	68fb      	ldr	r3, [r7, #12]
 8014f3e:	429a      	cmp	r2, r3
 8014f40:	d2e1      	bcs.n	8014f06 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8014f42:	6979      	ldr	r1, [r7, #20]
 8014f44:	6938      	ldr	r0, [r7, #16]
 8014f46:	f7ff fc61 	bl	801480c <clust2sect>
 8014f4a:	4602      	mov	r2, r0
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8014f50:	687b      	ldr	r3, [r7, #4]
 8014f52:	697a      	ldr	r2, [r7, #20]
 8014f54:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8014f56:	687b      	ldr	r3, [r7, #4]
 8014f58:	69db      	ldr	r3, [r3, #28]
 8014f5a:	2b00      	cmp	r3, #0
 8014f5c:	d101      	bne.n	8014f62 <dir_sdi+0xd4>
 8014f5e:	2302      	movs	r3, #2
 8014f60:	e01a      	b.n	8014f98 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8014f62:	687b      	ldr	r3, [r7, #4]
 8014f64:	69da      	ldr	r2, [r3, #28]
 8014f66:	693b      	ldr	r3, [r7, #16]
 8014f68:	899b      	ldrh	r3, [r3, #12]
 8014f6a:	4619      	mov	r1, r3
 8014f6c:	683b      	ldr	r3, [r7, #0]
 8014f6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8014f72:	441a      	add	r2, r3
 8014f74:	687b      	ldr	r3, [r7, #4]
 8014f76:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8014f78:	693b      	ldr	r3, [r7, #16]
 8014f7a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8014f7e:	693b      	ldr	r3, [r7, #16]
 8014f80:	899b      	ldrh	r3, [r3, #12]
 8014f82:	461a      	mov	r2, r3
 8014f84:	683b      	ldr	r3, [r7, #0]
 8014f86:	fbb3 f0f2 	udiv	r0, r3, r2
 8014f8a:	fb00 f202 	mul.w	r2, r0, r2
 8014f8e:	1a9b      	subs	r3, r3, r2
 8014f90:	18ca      	adds	r2, r1, r3
 8014f92:	687b      	ldr	r3, [r7, #4]
 8014f94:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8014f96:	2300      	movs	r3, #0
}
 8014f98:	4618      	mov	r0, r3
 8014f9a:	3718      	adds	r7, #24
 8014f9c:	46bd      	mov	sp, r7
 8014f9e:	bd80      	pop	{r7, pc}

08014fa0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8014fa0:	b580      	push	{r7, lr}
 8014fa2:	b086      	sub	sp, #24
 8014fa4:	af00      	add	r7, sp, #0
 8014fa6:	6078      	str	r0, [r7, #4]
 8014fa8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8014faa:	687b      	ldr	r3, [r7, #4]
 8014fac:	681b      	ldr	r3, [r3, #0]
 8014fae:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	695b      	ldr	r3, [r3, #20]
 8014fb4:	3320      	adds	r3, #32
 8014fb6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8014fb8:	687b      	ldr	r3, [r7, #4]
 8014fba:	69db      	ldr	r3, [r3, #28]
 8014fbc:	2b00      	cmp	r3, #0
 8014fbe:	d003      	beq.n	8014fc8 <dir_next+0x28>
 8014fc0:	68bb      	ldr	r3, [r7, #8]
 8014fc2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014fc6:	d301      	bcc.n	8014fcc <dir_next+0x2c>
 8014fc8:	2304      	movs	r3, #4
 8014fca:	e0bb      	b.n	8015144 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8014fcc:	68fb      	ldr	r3, [r7, #12]
 8014fce:	899b      	ldrh	r3, [r3, #12]
 8014fd0:	461a      	mov	r2, r3
 8014fd2:	68bb      	ldr	r3, [r7, #8]
 8014fd4:	fbb3 f1f2 	udiv	r1, r3, r2
 8014fd8:	fb01 f202 	mul.w	r2, r1, r2
 8014fdc:	1a9b      	subs	r3, r3, r2
 8014fde:	2b00      	cmp	r3, #0
 8014fe0:	f040 809d 	bne.w	801511e <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8014fe4:	687b      	ldr	r3, [r7, #4]
 8014fe6:	69db      	ldr	r3, [r3, #28]
 8014fe8:	1c5a      	adds	r2, r3, #1
 8014fea:	687b      	ldr	r3, [r7, #4]
 8014fec:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8014fee:	687b      	ldr	r3, [r7, #4]
 8014ff0:	699b      	ldr	r3, [r3, #24]
 8014ff2:	2b00      	cmp	r3, #0
 8014ff4:	d10b      	bne.n	801500e <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8014ff6:	68bb      	ldr	r3, [r7, #8]
 8014ff8:	095b      	lsrs	r3, r3, #5
 8014ffa:	68fa      	ldr	r2, [r7, #12]
 8014ffc:	8912      	ldrh	r2, [r2, #8]
 8014ffe:	4293      	cmp	r3, r2
 8015000:	f0c0 808d 	bcc.w	801511e <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	2200      	movs	r2, #0
 8015008:	61da      	str	r2, [r3, #28]
 801500a:	2304      	movs	r3, #4
 801500c:	e09a      	b.n	8015144 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 801500e:	68fb      	ldr	r3, [r7, #12]
 8015010:	899b      	ldrh	r3, [r3, #12]
 8015012:	461a      	mov	r2, r3
 8015014:	68bb      	ldr	r3, [r7, #8]
 8015016:	fbb3 f3f2 	udiv	r3, r3, r2
 801501a:	68fa      	ldr	r2, [r7, #12]
 801501c:	8952      	ldrh	r2, [r2, #10]
 801501e:	3a01      	subs	r2, #1
 8015020:	4013      	ands	r3, r2
 8015022:	2b00      	cmp	r3, #0
 8015024:	d17b      	bne.n	801511e <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8015026:	687a      	ldr	r2, [r7, #4]
 8015028:	687b      	ldr	r3, [r7, #4]
 801502a:	699b      	ldr	r3, [r3, #24]
 801502c:	4619      	mov	r1, r3
 801502e:	4610      	mov	r0, r2
 8015030:	f7ff fc0b 	bl	801484a <get_fat>
 8015034:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8015036:	697b      	ldr	r3, [r7, #20]
 8015038:	2b01      	cmp	r3, #1
 801503a:	d801      	bhi.n	8015040 <dir_next+0xa0>
 801503c:	2302      	movs	r3, #2
 801503e:	e081      	b.n	8015144 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8015040:	697b      	ldr	r3, [r7, #20]
 8015042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015046:	d101      	bne.n	801504c <dir_next+0xac>
 8015048:	2301      	movs	r3, #1
 801504a:	e07b      	b.n	8015144 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 801504c:	68fb      	ldr	r3, [r7, #12]
 801504e:	69db      	ldr	r3, [r3, #28]
 8015050:	697a      	ldr	r2, [r7, #20]
 8015052:	429a      	cmp	r2, r3
 8015054:	d359      	bcc.n	801510a <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8015056:	683b      	ldr	r3, [r7, #0]
 8015058:	2b00      	cmp	r3, #0
 801505a:	d104      	bne.n	8015066 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 801505c:	687b      	ldr	r3, [r7, #4]
 801505e:	2200      	movs	r2, #0
 8015060:	61da      	str	r2, [r3, #28]
 8015062:	2304      	movs	r3, #4
 8015064:	e06e      	b.n	8015144 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8015066:	687a      	ldr	r2, [r7, #4]
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	699b      	ldr	r3, [r3, #24]
 801506c:	4619      	mov	r1, r3
 801506e:	4610      	mov	r0, r2
 8015070:	f7ff fe3d 	bl	8014cee <create_chain>
 8015074:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8015076:	697b      	ldr	r3, [r7, #20]
 8015078:	2b00      	cmp	r3, #0
 801507a:	d101      	bne.n	8015080 <dir_next+0xe0>
 801507c:	2307      	movs	r3, #7
 801507e:	e061      	b.n	8015144 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8015080:	697b      	ldr	r3, [r7, #20]
 8015082:	2b01      	cmp	r3, #1
 8015084:	d101      	bne.n	801508a <dir_next+0xea>
 8015086:	2302      	movs	r3, #2
 8015088:	e05c      	b.n	8015144 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801508a:	697b      	ldr	r3, [r7, #20]
 801508c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015090:	d101      	bne.n	8015096 <dir_next+0xf6>
 8015092:	2301      	movs	r3, #1
 8015094:	e056      	b.n	8015144 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8015096:	68f8      	ldr	r0, [r7, #12]
 8015098:	f7ff fad6 	bl	8014648 <sync_window>
 801509c:	4603      	mov	r3, r0
 801509e:	2b00      	cmp	r3, #0
 80150a0:	d001      	beq.n	80150a6 <dir_next+0x106>
 80150a2:	2301      	movs	r3, #1
 80150a4:	e04e      	b.n	8015144 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80150a6:	68fb      	ldr	r3, [r7, #12]
 80150a8:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 80150ac:	68fb      	ldr	r3, [r7, #12]
 80150ae:	899b      	ldrh	r3, [r3, #12]
 80150b0:	461a      	mov	r2, r3
 80150b2:	2100      	movs	r1, #0
 80150b4:	f7ff f8fe 	bl	80142b4 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80150b8:	2300      	movs	r3, #0
 80150ba:	613b      	str	r3, [r7, #16]
 80150bc:	6979      	ldr	r1, [r7, #20]
 80150be:	68f8      	ldr	r0, [r7, #12]
 80150c0:	f7ff fba4 	bl	801480c <clust2sect>
 80150c4:	4602      	mov	r2, r0
 80150c6:	68fb      	ldr	r3, [r7, #12]
 80150c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80150ca:	e012      	b.n	80150f2 <dir_next+0x152>
						fs->wflag = 1;
 80150cc:	68fb      	ldr	r3, [r7, #12]
 80150ce:	2201      	movs	r2, #1
 80150d0:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80150d2:	68f8      	ldr	r0, [r7, #12]
 80150d4:	f7ff fab8 	bl	8014648 <sync_window>
 80150d8:	4603      	mov	r3, r0
 80150da:	2b00      	cmp	r3, #0
 80150dc:	d001      	beq.n	80150e2 <dir_next+0x142>
 80150de:	2301      	movs	r3, #1
 80150e0:	e030      	b.n	8015144 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80150e2:	693b      	ldr	r3, [r7, #16]
 80150e4:	3301      	adds	r3, #1
 80150e6:	613b      	str	r3, [r7, #16]
 80150e8:	68fb      	ldr	r3, [r7, #12]
 80150ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80150ec:	1c5a      	adds	r2, r3, #1
 80150ee:	68fb      	ldr	r3, [r7, #12]
 80150f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80150f2:	68fb      	ldr	r3, [r7, #12]
 80150f4:	895b      	ldrh	r3, [r3, #10]
 80150f6:	461a      	mov	r2, r3
 80150f8:	693b      	ldr	r3, [r7, #16]
 80150fa:	4293      	cmp	r3, r2
 80150fc:	d3e6      	bcc.n	80150cc <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80150fe:	68fb      	ldr	r3, [r7, #12]
 8015100:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015102:	693b      	ldr	r3, [r7, #16]
 8015104:	1ad2      	subs	r2, r2, r3
 8015106:	68fb      	ldr	r3, [r7, #12]
 8015108:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	697a      	ldr	r2, [r7, #20]
 801510e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8015110:	6979      	ldr	r1, [r7, #20]
 8015112:	68f8      	ldr	r0, [r7, #12]
 8015114:	f7ff fb7a 	bl	801480c <clust2sect>
 8015118:	4602      	mov	r2, r0
 801511a:	687b      	ldr	r3, [r7, #4]
 801511c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	68ba      	ldr	r2, [r7, #8]
 8015122:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8015124:	68fb      	ldr	r3, [r7, #12]
 8015126:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801512a:	68fb      	ldr	r3, [r7, #12]
 801512c:	899b      	ldrh	r3, [r3, #12]
 801512e:	461a      	mov	r2, r3
 8015130:	68bb      	ldr	r3, [r7, #8]
 8015132:	fbb3 f0f2 	udiv	r0, r3, r2
 8015136:	fb00 f202 	mul.w	r2, r0, r2
 801513a:	1a9b      	subs	r3, r3, r2
 801513c:	18ca      	adds	r2, r1, r3
 801513e:	687b      	ldr	r3, [r7, #4]
 8015140:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8015142:	2300      	movs	r3, #0
}
 8015144:	4618      	mov	r0, r3
 8015146:	3718      	adds	r7, #24
 8015148:	46bd      	mov	sp, r7
 801514a:	bd80      	pop	{r7, pc}

0801514c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 801514c:	b580      	push	{r7, lr}
 801514e:	b086      	sub	sp, #24
 8015150:	af00      	add	r7, sp, #0
 8015152:	6078      	str	r0, [r7, #4]
 8015154:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8015156:	687b      	ldr	r3, [r7, #4]
 8015158:	681b      	ldr	r3, [r3, #0]
 801515a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 801515c:	2100      	movs	r1, #0
 801515e:	6878      	ldr	r0, [r7, #4]
 8015160:	f7ff fe95 	bl	8014e8e <dir_sdi>
 8015164:	4603      	mov	r3, r0
 8015166:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8015168:	7dfb      	ldrb	r3, [r7, #23]
 801516a:	2b00      	cmp	r3, #0
 801516c:	d12b      	bne.n	80151c6 <dir_alloc+0x7a>
		n = 0;
 801516e:	2300      	movs	r3, #0
 8015170:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8015172:	687b      	ldr	r3, [r7, #4]
 8015174:	69db      	ldr	r3, [r3, #28]
 8015176:	4619      	mov	r1, r3
 8015178:	68f8      	ldr	r0, [r7, #12]
 801517a:	f7ff faa9 	bl	80146d0 <move_window>
 801517e:	4603      	mov	r3, r0
 8015180:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8015182:	7dfb      	ldrb	r3, [r7, #23]
 8015184:	2b00      	cmp	r3, #0
 8015186:	d11d      	bne.n	80151c4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8015188:	687b      	ldr	r3, [r7, #4]
 801518a:	6a1b      	ldr	r3, [r3, #32]
 801518c:	781b      	ldrb	r3, [r3, #0]
 801518e:	2be5      	cmp	r3, #229	@ 0xe5
 8015190:	d004      	beq.n	801519c <dir_alloc+0x50>
 8015192:	687b      	ldr	r3, [r7, #4]
 8015194:	6a1b      	ldr	r3, [r3, #32]
 8015196:	781b      	ldrb	r3, [r3, #0]
 8015198:	2b00      	cmp	r3, #0
 801519a:	d107      	bne.n	80151ac <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 801519c:	693b      	ldr	r3, [r7, #16]
 801519e:	3301      	adds	r3, #1
 80151a0:	613b      	str	r3, [r7, #16]
 80151a2:	693a      	ldr	r2, [r7, #16]
 80151a4:	683b      	ldr	r3, [r7, #0]
 80151a6:	429a      	cmp	r2, r3
 80151a8:	d102      	bne.n	80151b0 <dir_alloc+0x64>
 80151aa:	e00c      	b.n	80151c6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80151ac:	2300      	movs	r3, #0
 80151ae:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80151b0:	2101      	movs	r1, #1
 80151b2:	6878      	ldr	r0, [r7, #4]
 80151b4:	f7ff fef4 	bl	8014fa0 <dir_next>
 80151b8:	4603      	mov	r3, r0
 80151ba:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80151bc:	7dfb      	ldrb	r3, [r7, #23]
 80151be:	2b00      	cmp	r3, #0
 80151c0:	d0d7      	beq.n	8015172 <dir_alloc+0x26>
 80151c2:	e000      	b.n	80151c6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80151c4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80151c6:	7dfb      	ldrb	r3, [r7, #23]
 80151c8:	2b04      	cmp	r3, #4
 80151ca:	d101      	bne.n	80151d0 <dir_alloc+0x84>
 80151cc:	2307      	movs	r3, #7
 80151ce:	75fb      	strb	r3, [r7, #23]
	return res;
 80151d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80151d2:	4618      	mov	r0, r3
 80151d4:	3718      	adds	r7, #24
 80151d6:	46bd      	mov	sp, r7
 80151d8:	bd80      	pop	{r7, pc}

080151da <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80151da:	b580      	push	{r7, lr}
 80151dc:	b084      	sub	sp, #16
 80151de:	af00      	add	r7, sp, #0
 80151e0:	6078      	str	r0, [r7, #4]
 80151e2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80151e4:	683b      	ldr	r3, [r7, #0]
 80151e6:	331a      	adds	r3, #26
 80151e8:	4618      	mov	r0, r3
 80151ea:	f7fe ffbf 	bl	801416c <ld_word>
 80151ee:	4603      	mov	r3, r0
 80151f0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	781b      	ldrb	r3, [r3, #0]
 80151f6:	2b03      	cmp	r3, #3
 80151f8:	d109      	bne.n	801520e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80151fa:	683b      	ldr	r3, [r7, #0]
 80151fc:	3314      	adds	r3, #20
 80151fe:	4618      	mov	r0, r3
 8015200:	f7fe ffb4 	bl	801416c <ld_word>
 8015204:	4603      	mov	r3, r0
 8015206:	041b      	lsls	r3, r3, #16
 8015208:	68fa      	ldr	r2, [r7, #12]
 801520a:	4313      	orrs	r3, r2
 801520c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 801520e:	68fb      	ldr	r3, [r7, #12]
}
 8015210:	4618      	mov	r0, r3
 8015212:	3710      	adds	r7, #16
 8015214:	46bd      	mov	sp, r7
 8015216:	bd80      	pop	{r7, pc}

08015218 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8015218:	b580      	push	{r7, lr}
 801521a:	b084      	sub	sp, #16
 801521c:	af00      	add	r7, sp, #0
 801521e:	60f8      	str	r0, [r7, #12]
 8015220:	60b9      	str	r1, [r7, #8]
 8015222:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8015224:	68bb      	ldr	r3, [r7, #8]
 8015226:	331a      	adds	r3, #26
 8015228:	687a      	ldr	r2, [r7, #4]
 801522a:	b292      	uxth	r2, r2
 801522c:	4611      	mov	r1, r2
 801522e:	4618      	mov	r0, r3
 8015230:	f7fe ffd8 	bl	80141e4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8015234:	68fb      	ldr	r3, [r7, #12]
 8015236:	781b      	ldrb	r3, [r3, #0]
 8015238:	2b03      	cmp	r3, #3
 801523a:	d109      	bne.n	8015250 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801523c:	68bb      	ldr	r3, [r7, #8]
 801523e:	f103 0214 	add.w	r2, r3, #20
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	0c1b      	lsrs	r3, r3, #16
 8015246:	b29b      	uxth	r3, r3
 8015248:	4619      	mov	r1, r3
 801524a:	4610      	mov	r0, r2
 801524c:	f7fe ffca 	bl	80141e4 <st_word>
	}
}
 8015250:	bf00      	nop
 8015252:	3710      	adds	r7, #16
 8015254:	46bd      	mov	sp, r7
 8015256:	bd80      	pop	{r7, pc}

08015258 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8015258:	b590      	push	{r4, r7, lr}
 801525a:	b087      	sub	sp, #28
 801525c:	af00      	add	r7, sp, #0
 801525e:	6078      	str	r0, [r7, #4]
 8015260:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8015262:	683b      	ldr	r3, [r7, #0]
 8015264:	331a      	adds	r3, #26
 8015266:	4618      	mov	r0, r3
 8015268:	f7fe ff80 	bl	801416c <ld_word>
 801526c:	4603      	mov	r3, r0
 801526e:	2b00      	cmp	r3, #0
 8015270:	d001      	beq.n	8015276 <cmp_lfn+0x1e>
 8015272:	2300      	movs	r3, #0
 8015274:	e059      	b.n	801532a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8015276:	683b      	ldr	r3, [r7, #0]
 8015278:	781b      	ldrb	r3, [r3, #0]
 801527a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801527e:	1e5a      	subs	r2, r3, #1
 8015280:	4613      	mov	r3, r2
 8015282:	005b      	lsls	r3, r3, #1
 8015284:	4413      	add	r3, r2
 8015286:	009b      	lsls	r3, r3, #2
 8015288:	4413      	add	r3, r2
 801528a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 801528c:	2301      	movs	r3, #1
 801528e:	81fb      	strh	r3, [r7, #14]
 8015290:	2300      	movs	r3, #0
 8015292:	613b      	str	r3, [r7, #16]
 8015294:	e033      	b.n	80152fe <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8015296:	4a27      	ldr	r2, [pc, #156]	@ (8015334 <cmp_lfn+0xdc>)
 8015298:	693b      	ldr	r3, [r7, #16]
 801529a:	4413      	add	r3, r2
 801529c:	781b      	ldrb	r3, [r3, #0]
 801529e:	461a      	mov	r2, r3
 80152a0:	683b      	ldr	r3, [r7, #0]
 80152a2:	4413      	add	r3, r2
 80152a4:	4618      	mov	r0, r3
 80152a6:	f7fe ff61 	bl	801416c <ld_word>
 80152aa:	4603      	mov	r3, r0
 80152ac:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80152ae:	89fb      	ldrh	r3, [r7, #14]
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d01a      	beq.n	80152ea <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80152b4:	697b      	ldr	r3, [r7, #20]
 80152b6:	2bfe      	cmp	r3, #254	@ 0xfe
 80152b8:	d812      	bhi.n	80152e0 <cmp_lfn+0x88>
 80152ba:	89bb      	ldrh	r3, [r7, #12]
 80152bc:	4618      	mov	r0, r3
 80152be:	f001 ff0f 	bl	80170e0 <ff_wtoupper>
 80152c2:	4603      	mov	r3, r0
 80152c4:	461c      	mov	r4, r3
 80152c6:	697b      	ldr	r3, [r7, #20]
 80152c8:	1c5a      	adds	r2, r3, #1
 80152ca:	617a      	str	r2, [r7, #20]
 80152cc:	005b      	lsls	r3, r3, #1
 80152ce:	687a      	ldr	r2, [r7, #4]
 80152d0:	4413      	add	r3, r2
 80152d2:	881b      	ldrh	r3, [r3, #0]
 80152d4:	4618      	mov	r0, r3
 80152d6:	f001 ff03 	bl	80170e0 <ff_wtoupper>
 80152da:	4603      	mov	r3, r0
 80152dc:	429c      	cmp	r4, r3
 80152de:	d001      	beq.n	80152e4 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80152e0:	2300      	movs	r3, #0
 80152e2:	e022      	b.n	801532a <cmp_lfn+0xd2>
			}
			wc = uc;
 80152e4:	89bb      	ldrh	r3, [r7, #12]
 80152e6:	81fb      	strh	r3, [r7, #14]
 80152e8:	e006      	b.n	80152f8 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80152ea:	89bb      	ldrh	r3, [r7, #12]
 80152ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80152f0:	4293      	cmp	r3, r2
 80152f2:	d001      	beq.n	80152f8 <cmp_lfn+0xa0>
 80152f4:	2300      	movs	r3, #0
 80152f6:	e018      	b.n	801532a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80152f8:	693b      	ldr	r3, [r7, #16]
 80152fa:	3301      	adds	r3, #1
 80152fc:	613b      	str	r3, [r7, #16]
 80152fe:	693b      	ldr	r3, [r7, #16]
 8015300:	2b0c      	cmp	r3, #12
 8015302:	d9c8      	bls.n	8015296 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8015304:	683b      	ldr	r3, [r7, #0]
 8015306:	781b      	ldrb	r3, [r3, #0]
 8015308:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801530c:	2b00      	cmp	r3, #0
 801530e:	d00b      	beq.n	8015328 <cmp_lfn+0xd0>
 8015310:	89fb      	ldrh	r3, [r7, #14]
 8015312:	2b00      	cmp	r3, #0
 8015314:	d008      	beq.n	8015328 <cmp_lfn+0xd0>
 8015316:	697b      	ldr	r3, [r7, #20]
 8015318:	005b      	lsls	r3, r3, #1
 801531a:	687a      	ldr	r2, [r7, #4]
 801531c:	4413      	add	r3, r2
 801531e:	881b      	ldrh	r3, [r3, #0]
 8015320:	2b00      	cmp	r3, #0
 8015322:	d001      	beq.n	8015328 <cmp_lfn+0xd0>
 8015324:	2300      	movs	r3, #0
 8015326:	e000      	b.n	801532a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8015328:	2301      	movs	r3, #1
}
 801532a:	4618      	mov	r0, r3
 801532c:	371c      	adds	r7, #28
 801532e:	46bd      	mov	sp, r7
 8015330:	bd90      	pop	{r4, r7, pc}
 8015332:	bf00      	nop
 8015334:	0801cfd8 	.word	0x0801cfd8

08015338 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8015338:	b580      	push	{r7, lr}
 801533a:	b088      	sub	sp, #32
 801533c:	af00      	add	r7, sp, #0
 801533e:	60f8      	str	r0, [r7, #12]
 8015340:	60b9      	str	r1, [r7, #8]
 8015342:	4611      	mov	r1, r2
 8015344:	461a      	mov	r2, r3
 8015346:	460b      	mov	r3, r1
 8015348:	71fb      	strb	r3, [r7, #7]
 801534a:	4613      	mov	r3, r2
 801534c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 801534e:	68bb      	ldr	r3, [r7, #8]
 8015350:	330d      	adds	r3, #13
 8015352:	79ba      	ldrb	r2, [r7, #6]
 8015354:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8015356:	68bb      	ldr	r3, [r7, #8]
 8015358:	330b      	adds	r3, #11
 801535a:	220f      	movs	r2, #15
 801535c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 801535e:	68bb      	ldr	r3, [r7, #8]
 8015360:	330c      	adds	r3, #12
 8015362:	2200      	movs	r2, #0
 8015364:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8015366:	68bb      	ldr	r3, [r7, #8]
 8015368:	331a      	adds	r3, #26
 801536a:	2100      	movs	r1, #0
 801536c:	4618      	mov	r0, r3
 801536e:	f7fe ff39 	bl	80141e4 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8015372:	79fb      	ldrb	r3, [r7, #7]
 8015374:	1e5a      	subs	r2, r3, #1
 8015376:	4613      	mov	r3, r2
 8015378:	005b      	lsls	r3, r3, #1
 801537a:	4413      	add	r3, r2
 801537c:	009b      	lsls	r3, r3, #2
 801537e:	4413      	add	r3, r2
 8015380:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8015382:	2300      	movs	r3, #0
 8015384:	82fb      	strh	r3, [r7, #22]
 8015386:	2300      	movs	r3, #0
 8015388:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 801538a:	8afb      	ldrh	r3, [r7, #22]
 801538c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015390:	4293      	cmp	r3, r2
 8015392:	d007      	beq.n	80153a4 <put_lfn+0x6c>
 8015394:	69fb      	ldr	r3, [r7, #28]
 8015396:	1c5a      	adds	r2, r3, #1
 8015398:	61fa      	str	r2, [r7, #28]
 801539a:	005b      	lsls	r3, r3, #1
 801539c:	68fa      	ldr	r2, [r7, #12]
 801539e:	4413      	add	r3, r2
 80153a0:	881b      	ldrh	r3, [r3, #0]
 80153a2:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80153a4:	4a17      	ldr	r2, [pc, #92]	@ (8015404 <put_lfn+0xcc>)
 80153a6:	69bb      	ldr	r3, [r7, #24]
 80153a8:	4413      	add	r3, r2
 80153aa:	781b      	ldrb	r3, [r3, #0]
 80153ac:	461a      	mov	r2, r3
 80153ae:	68bb      	ldr	r3, [r7, #8]
 80153b0:	4413      	add	r3, r2
 80153b2:	8afa      	ldrh	r2, [r7, #22]
 80153b4:	4611      	mov	r1, r2
 80153b6:	4618      	mov	r0, r3
 80153b8:	f7fe ff14 	bl	80141e4 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80153bc:	8afb      	ldrh	r3, [r7, #22]
 80153be:	2b00      	cmp	r3, #0
 80153c0:	d102      	bne.n	80153c8 <put_lfn+0x90>
 80153c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80153c6:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80153c8:	69bb      	ldr	r3, [r7, #24]
 80153ca:	3301      	adds	r3, #1
 80153cc:	61bb      	str	r3, [r7, #24]
 80153ce:	69bb      	ldr	r3, [r7, #24]
 80153d0:	2b0c      	cmp	r3, #12
 80153d2:	d9da      	bls.n	801538a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80153d4:	8afb      	ldrh	r3, [r7, #22]
 80153d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80153da:	4293      	cmp	r3, r2
 80153dc:	d006      	beq.n	80153ec <put_lfn+0xb4>
 80153de:	69fb      	ldr	r3, [r7, #28]
 80153e0:	005b      	lsls	r3, r3, #1
 80153e2:	68fa      	ldr	r2, [r7, #12]
 80153e4:	4413      	add	r3, r2
 80153e6:	881b      	ldrh	r3, [r3, #0]
 80153e8:	2b00      	cmp	r3, #0
 80153ea:	d103      	bne.n	80153f4 <put_lfn+0xbc>
 80153ec:	79fb      	ldrb	r3, [r7, #7]
 80153ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80153f2:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80153f4:	68bb      	ldr	r3, [r7, #8]
 80153f6:	79fa      	ldrb	r2, [r7, #7]
 80153f8:	701a      	strb	r2, [r3, #0]
}
 80153fa:	bf00      	nop
 80153fc:	3720      	adds	r7, #32
 80153fe:	46bd      	mov	sp, r7
 8015400:	bd80      	pop	{r7, pc}
 8015402:	bf00      	nop
 8015404:	0801cfd8 	.word	0x0801cfd8

08015408 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8015408:	b580      	push	{r7, lr}
 801540a:	b08c      	sub	sp, #48	@ 0x30
 801540c:	af00      	add	r7, sp, #0
 801540e:	60f8      	str	r0, [r7, #12]
 8015410:	60b9      	str	r1, [r7, #8]
 8015412:	607a      	str	r2, [r7, #4]
 8015414:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8015416:	220b      	movs	r2, #11
 8015418:	68b9      	ldr	r1, [r7, #8]
 801541a:	68f8      	ldr	r0, [r7, #12]
 801541c:	f7fe ff29 	bl	8014272 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8015420:	683b      	ldr	r3, [r7, #0]
 8015422:	2b05      	cmp	r3, #5
 8015424:	d92b      	bls.n	801547e <gen_numname+0x76>
		sr = seq;
 8015426:	683b      	ldr	r3, [r7, #0]
 8015428:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 801542a:	e022      	b.n	8015472 <gen_numname+0x6a>
			wc = *lfn++;
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	1c9a      	adds	r2, r3, #2
 8015430:	607a      	str	r2, [r7, #4]
 8015432:	881b      	ldrh	r3, [r3, #0]
 8015434:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8015436:	2300      	movs	r3, #0
 8015438:	62bb      	str	r3, [r7, #40]	@ 0x28
 801543a:	e017      	b.n	801546c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 801543c:	69fb      	ldr	r3, [r7, #28]
 801543e:	005a      	lsls	r2, r3, #1
 8015440:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015442:	f003 0301 	and.w	r3, r3, #1
 8015446:	4413      	add	r3, r2
 8015448:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 801544a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801544c:	085b      	lsrs	r3, r3, #1
 801544e:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8015450:	69fb      	ldr	r3, [r7, #28]
 8015452:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8015456:	2b00      	cmp	r3, #0
 8015458:	d005      	beq.n	8015466 <gen_numname+0x5e>
 801545a:	69fb      	ldr	r3, [r7, #28]
 801545c:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8015460:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8015464:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8015466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015468:	3301      	adds	r3, #1
 801546a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801546c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801546e:	2b0f      	cmp	r3, #15
 8015470:	d9e4      	bls.n	801543c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8015472:	687b      	ldr	r3, [r7, #4]
 8015474:	881b      	ldrh	r3, [r3, #0]
 8015476:	2b00      	cmp	r3, #0
 8015478:	d1d8      	bne.n	801542c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 801547a:	69fb      	ldr	r3, [r7, #28]
 801547c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 801547e:	2307      	movs	r3, #7
 8015480:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8015482:	683b      	ldr	r3, [r7, #0]
 8015484:	b2db      	uxtb	r3, r3
 8015486:	f003 030f 	and.w	r3, r3, #15
 801548a:	b2db      	uxtb	r3, r3
 801548c:	3330      	adds	r3, #48	@ 0x30
 801548e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8015492:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015496:	2b39      	cmp	r3, #57	@ 0x39
 8015498:	d904      	bls.n	80154a4 <gen_numname+0x9c>
 801549a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801549e:	3307      	adds	r3, #7
 80154a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 80154a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154a6:	1e5a      	subs	r2, r3, #1
 80154a8:	62ba      	str	r2, [r7, #40]	@ 0x28
 80154aa:	3330      	adds	r3, #48	@ 0x30
 80154ac:	443b      	add	r3, r7
 80154ae:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80154b2:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 80154b6:	683b      	ldr	r3, [r7, #0]
 80154b8:	091b      	lsrs	r3, r3, #4
 80154ba:	603b      	str	r3, [r7, #0]
	} while (seq);
 80154bc:	683b      	ldr	r3, [r7, #0]
 80154be:	2b00      	cmp	r3, #0
 80154c0:	d1df      	bne.n	8015482 <gen_numname+0x7a>
	ns[i] = '~';
 80154c2:	f107 0214 	add.w	r2, r7, #20
 80154c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154c8:	4413      	add	r3, r2
 80154ca:	227e      	movs	r2, #126	@ 0x7e
 80154cc:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80154ce:	2300      	movs	r3, #0
 80154d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80154d2:	e002      	b.n	80154da <gen_numname+0xd2>
 80154d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80154d6:	3301      	adds	r3, #1
 80154d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80154da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80154dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154de:	429a      	cmp	r2, r3
 80154e0:	d205      	bcs.n	80154ee <gen_numname+0xe6>
 80154e2:	68fa      	ldr	r2, [r7, #12]
 80154e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80154e6:	4413      	add	r3, r2
 80154e8:	781b      	ldrb	r3, [r3, #0]
 80154ea:	2b20      	cmp	r3, #32
 80154ec:	d1f2      	bne.n	80154d4 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80154ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154f0:	2b07      	cmp	r3, #7
 80154f2:	d807      	bhi.n	8015504 <gen_numname+0xfc>
 80154f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154f6:	1c5a      	adds	r2, r3, #1
 80154f8:	62ba      	str	r2, [r7, #40]	@ 0x28
 80154fa:	3330      	adds	r3, #48	@ 0x30
 80154fc:	443b      	add	r3, r7
 80154fe:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8015502:	e000      	b.n	8015506 <gen_numname+0xfe>
 8015504:	2120      	movs	r1, #32
 8015506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015508:	1c5a      	adds	r2, r3, #1
 801550a:	627a      	str	r2, [r7, #36]	@ 0x24
 801550c:	68fa      	ldr	r2, [r7, #12]
 801550e:	4413      	add	r3, r2
 8015510:	460a      	mov	r2, r1
 8015512:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8015514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015516:	2b07      	cmp	r3, #7
 8015518:	d9e9      	bls.n	80154ee <gen_numname+0xe6>
}
 801551a:	bf00      	nop
 801551c:	bf00      	nop
 801551e:	3730      	adds	r7, #48	@ 0x30
 8015520:	46bd      	mov	sp, r7
 8015522:	bd80      	pop	{r7, pc}

08015524 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8015524:	b480      	push	{r7}
 8015526:	b085      	sub	sp, #20
 8015528:	af00      	add	r7, sp, #0
 801552a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 801552c:	2300      	movs	r3, #0
 801552e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8015530:	230b      	movs	r3, #11
 8015532:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8015534:	7bfb      	ldrb	r3, [r7, #15]
 8015536:	b2da      	uxtb	r2, r3
 8015538:	0852      	lsrs	r2, r2, #1
 801553a:	01db      	lsls	r3, r3, #7
 801553c:	4313      	orrs	r3, r2
 801553e:	b2da      	uxtb	r2, r3
 8015540:	687b      	ldr	r3, [r7, #4]
 8015542:	1c59      	adds	r1, r3, #1
 8015544:	6079      	str	r1, [r7, #4]
 8015546:	781b      	ldrb	r3, [r3, #0]
 8015548:	4413      	add	r3, r2
 801554a:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 801554c:	68bb      	ldr	r3, [r7, #8]
 801554e:	3b01      	subs	r3, #1
 8015550:	60bb      	str	r3, [r7, #8]
 8015552:	68bb      	ldr	r3, [r7, #8]
 8015554:	2b00      	cmp	r3, #0
 8015556:	d1ed      	bne.n	8015534 <sum_sfn+0x10>
	return sum;
 8015558:	7bfb      	ldrb	r3, [r7, #15]
}
 801555a:	4618      	mov	r0, r3
 801555c:	3714      	adds	r7, #20
 801555e:	46bd      	mov	sp, r7
 8015560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015564:	4770      	bx	lr

08015566 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8015566:	b580      	push	{r7, lr}
 8015568:	b086      	sub	sp, #24
 801556a:	af00      	add	r7, sp, #0
 801556c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801556e:	687b      	ldr	r3, [r7, #4]
 8015570:	681b      	ldr	r3, [r3, #0]
 8015572:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8015574:	2100      	movs	r1, #0
 8015576:	6878      	ldr	r0, [r7, #4]
 8015578:	f7ff fc89 	bl	8014e8e <dir_sdi>
 801557c:	4603      	mov	r3, r0
 801557e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8015580:	7dfb      	ldrb	r3, [r7, #23]
 8015582:	2b00      	cmp	r3, #0
 8015584:	d001      	beq.n	801558a <dir_find+0x24>
 8015586:	7dfb      	ldrb	r3, [r7, #23]
 8015588:	e0a9      	b.n	80156de <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801558a:	23ff      	movs	r3, #255	@ 0xff
 801558c:	753b      	strb	r3, [r7, #20]
 801558e:	7d3b      	ldrb	r3, [r7, #20]
 8015590:	757b      	strb	r3, [r7, #21]
 8015592:	687b      	ldr	r3, [r7, #4]
 8015594:	f04f 32ff 	mov.w	r2, #4294967295
 8015598:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 801559a:	687b      	ldr	r3, [r7, #4]
 801559c:	69db      	ldr	r3, [r3, #28]
 801559e:	4619      	mov	r1, r3
 80155a0:	6938      	ldr	r0, [r7, #16]
 80155a2:	f7ff f895 	bl	80146d0 <move_window>
 80155a6:	4603      	mov	r3, r0
 80155a8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80155aa:	7dfb      	ldrb	r3, [r7, #23]
 80155ac:	2b00      	cmp	r3, #0
 80155ae:	f040 8090 	bne.w	80156d2 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 80155b2:	687b      	ldr	r3, [r7, #4]
 80155b4:	6a1b      	ldr	r3, [r3, #32]
 80155b6:	781b      	ldrb	r3, [r3, #0]
 80155b8:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80155ba:	7dbb      	ldrb	r3, [r7, #22]
 80155bc:	2b00      	cmp	r3, #0
 80155be:	d102      	bne.n	80155c6 <dir_find+0x60>
 80155c0:	2304      	movs	r3, #4
 80155c2:	75fb      	strb	r3, [r7, #23]
 80155c4:	e08a      	b.n	80156dc <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80155c6:	687b      	ldr	r3, [r7, #4]
 80155c8:	6a1b      	ldr	r3, [r3, #32]
 80155ca:	330b      	adds	r3, #11
 80155cc:	781b      	ldrb	r3, [r3, #0]
 80155ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80155d2:	73fb      	strb	r3, [r7, #15]
 80155d4:	687b      	ldr	r3, [r7, #4]
 80155d6:	7bfa      	ldrb	r2, [r7, #15]
 80155d8:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80155da:	7dbb      	ldrb	r3, [r7, #22]
 80155dc:	2be5      	cmp	r3, #229	@ 0xe5
 80155de:	d007      	beq.n	80155f0 <dir_find+0x8a>
 80155e0:	7bfb      	ldrb	r3, [r7, #15]
 80155e2:	f003 0308 	and.w	r3, r3, #8
 80155e6:	2b00      	cmp	r3, #0
 80155e8:	d009      	beq.n	80155fe <dir_find+0x98>
 80155ea:	7bfb      	ldrb	r3, [r7, #15]
 80155ec:	2b0f      	cmp	r3, #15
 80155ee:	d006      	beq.n	80155fe <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80155f0:	23ff      	movs	r3, #255	@ 0xff
 80155f2:	757b      	strb	r3, [r7, #21]
 80155f4:	687b      	ldr	r3, [r7, #4]
 80155f6:	f04f 32ff 	mov.w	r2, #4294967295
 80155fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80155fc:	e05e      	b.n	80156bc <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80155fe:	7bfb      	ldrb	r3, [r7, #15]
 8015600:	2b0f      	cmp	r3, #15
 8015602:	d136      	bne.n	8015672 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8015604:	687b      	ldr	r3, [r7, #4]
 8015606:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801560a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801560e:	2b00      	cmp	r3, #0
 8015610:	d154      	bne.n	80156bc <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8015612:	7dbb      	ldrb	r3, [r7, #22]
 8015614:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015618:	2b00      	cmp	r3, #0
 801561a:	d00d      	beq.n	8015638 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	6a1b      	ldr	r3, [r3, #32]
 8015620:	7b5b      	ldrb	r3, [r3, #13]
 8015622:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8015624:	7dbb      	ldrb	r3, [r7, #22]
 8015626:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801562a:	75bb      	strb	r3, [r7, #22]
 801562c:	7dbb      	ldrb	r3, [r7, #22]
 801562e:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8015630:	687b      	ldr	r3, [r7, #4]
 8015632:	695a      	ldr	r2, [r3, #20]
 8015634:	687b      	ldr	r3, [r7, #4]
 8015636:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8015638:	7dba      	ldrb	r2, [r7, #22]
 801563a:	7d7b      	ldrb	r3, [r7, #21]
 801563c:	429a      	cmp	r2, r3
 801563e:	d115      	bne.n	801566c <dir_find+0x106>
 8015640:	687b      	ldr	r3, [r7, #4]
 8015642:	6a1b      	ldr	r3, [r3, #32]
 8015644:	330d      	adds	r3, #13
 8015646:	781b      	ldrb	r3, [r3, #0]
 8015648:	7d3a      	ldrb	r2, [r7, #20]
 801564a:	429a      	cmp	r2, r3
 801564c:	d10e      	bne.n	801566c <dir_find+0x106>
 801564e:	693b      	ldr	r3, [r7, #16]
 8015650:	691a      	ldr	r2, [r3, #16]
 8015652:	687b      	ldr	r3, [r7, #4]
 8015654:	6a1b      	ldr	r3, [r3, #32]
 8015656:	4619      	mov	r1, r3
 8015658:	4610      	mov	r0, r2
 801565a:	f7ff fdfd 	bl	8015258 <cmp_lfn>
 801565e:	4603      	mov	r3, r0
 8015660:	2b00      	cmp	r3, #0
 8015662:	d003      	beq.n	801566c <dir_find+0x106>
 8015664:	7d7b      	ldrb	r3, [r7, #21]
 8015666:	3b01      	subs	r3, #1
 8015668:	b2db      	uxtb	r3, r3
 801566a:	e000      	b.n	801566e <dir_find+0x108>
 801566c:	23ff      	movs	r3, #255	@ 0xff
 801566e:	757b      	strb	r3, [r7, #21]
 8015670:	e024      	b.n	80156bc <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8015672:	7d7b      	ldrb	r3, [r7, #21]
 8015674:	2b00      	cmp	r3, #0
 8015676:	d109      	bne.n	801568c <dir_find+0x126>
 8015678:	687b      	ldr	r3, [r7, #4]
 801567a:	6a1b      	ldr	r3, [r3, #32]
 801567c:	4618      	mov	r0, r3
 801567e:	f7ff ff51 	bl	8015524 <sum_sfn>
 8015682:	4603      	mov	r3, r0
 8015684:	461a      	mov	r2, r3
 8015686:	7d3b      	ldrb	r3, [r7, #20]
 8015688:	4293      	cmp	r3, r2
 801568a:	d024      	beq.n	80156d6 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 801568c:	687b      	ldr	r3, [r7, #4]
 801568e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015692:	f003 0301 	and.w	r3, r3, #1
 8015696:	2b00      	cmp	r3, #0
 8015698:	d10a      	bne.n	80156b0 <dir_find+0x14a>
 801569a:	687b      	ldr	r3, [r7, #4]
 801569c:	6a18      	ldr	r0, [r3, #32]
 801569e:	687b      	ldr	r3, [r7, #4]
 80156a0:	3324      	adds	r3, #36	@ 0x24
 80156a2:	220b      	movs	r2, #11
 80156a4:	4619      	mov	r1, r3
 80156a6:	f7fe fe20 	bl	80142ea <mem_cmp>
 80156aa:	4603      	mov	r3, r0
 80156ac:	2b00      	cmp	r3, #0
 80156ae:	d014      	beq.n	80156da <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80156b0:	23ff      	movs	r3, #255	@ 0xff
 80156b2:	757b      	strb	r3, [r7, #21]
 80156b4:	687b      	ldr	r3, [r7, #4]
 80156b6:	f04f 32ff 	mov.w	r2, #4294967295
 80156ba:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80156bc:	2100      	movs	r1, #0
 80156be:	6878      	ldr	r0, [r7, #4]
 80156c0:	f7ff fc6e 	bl	8014fa0 <dir_next>
 80156c4:	4603      	mov	r3, r0
 80156c6:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80156c8:	7dfb      	ldrb	r3, [r7, #23]
 80156ca:	2b00      	cmp	r3, #0
 80156cc:	f43f af65 	beq.w	801559a <dir_find+0x34>
 80156d0:	e004      	b.n	80156dc <dir_find+0x176>
		if (res != FR_OK) break;
 80156d2:	bf00      	nop
 80156d4:	e002      	b.n	80156dc <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80156d6:	bf00      	nop
 80156d8:	e000      	b.n	80156dc <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80156da:	bf00      	nop

	return res;
 80156dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80156de:	4618      	mov	r0, r3
 80156e0:	3718      	adds	r7, #24
 80156e2:	46bd      	mov	sp, r7
 80156e4:	bd80      	pop	{r7, pc}
	...

080156e8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80156e8:	b580      	push	{r7, lr}
 80156ea:	b08c      	sub	sp, #48	@ 0x30
 80156ec:	af00      	add	r7, sp, #0
 80156ee:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80156f0:	687b      	ldr	r3, [r7, #4]
 80156f2:	681b      	ldr	r3, [r3, #0]
 80156f4:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 80156f6:	687b      	ldr	r3, [r7, #4]
 80156f8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80156fc:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8015700:	2b00      	cmp	r3, #0
 8015702:	d001      	beq.n	8015708 <dir_register+0x20>
 8015704:	2306      	movs	r3, #6
 8015706:	e0e0      	b.n	80158ca <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8015708:	2300      	movs	r3, #0
 801570a:	627b      	str	r3, [r7, #36]	@ 0x24
 801570c:	e002      	b.n	8015714 <dir_register+0x2c>
 801570e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015710:	3301      	adds	r3, #1
 8015712:	627b      	str	r3, [r7, #36]	@ 0x24
 8015714:	69fb      	ldr	r3, [r7, #28]
 8015716:	691a      	ldr	r2, [r3, #16]
 8015718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801571a:	005b      	lsls	r3, r3, #1
 801571c:	4413      	add	r3, r2
 801571e:	881b      	ldrh	r3, [r3, #0]
 8015720:	2b00      	cmp	r3, #0
 8015722:	d1f4      	bne.n	801570e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8015724:	687b      	ldr	r3, [r7, #4]
 8015726:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 801572a:	f107 030c 	add.w	r3, r7, #12
 801572e:	220c      	movs	r2, #12
 8015730:	4618      	mov	r0, r3
 8015732:	f7fe fd9e 	bl	8014272 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8015736:	7dfb      	ldrb	r3, [r7, #23]
 8015738:	f003 0301 	and.w	r3, r3, #1
 801573c:	2b00      	cmp	r3, #0
 801573e:	d032      	beq.n	80157a6 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8015740:	687b      	ldr	r3, [r7, #4]
 8015742:	2240      	movs	r2, #64	@ 0x40
 8015744:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8015748:	2301      	movs	r3, #1
 801574a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801574c:	e016      	b.n	801577c <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 801574e:	687b      	ldr	r3, [r7, #4]
 8015750:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8015754:	69fb      	ldr	r3, [r7, #28]
 8015756:	691a      	ldr	r2, [r3, #16]
 8015758:	f107 010c 	add.w	r1, r7, #12
 801575c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801575e:	f7ff fe53 	bl	8015408 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8015762:	6878      	ldr	r0, [r7, #4]
 8015764:	f7ff feff 	bl	8015566 <dir_find>
 8015768:	4603      	mov	r3, r0
 801576a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 801576e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015772:	2b00      	cmp	r3, #0
 8015774:	d106      	bne.n	8015784 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8015776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015778:	3301      	adds	r3, #1
 801577a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801577c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801577e:	2b63      	cmp	r3, #99	@ 0x63
 8015780:	d9e5      	bls.n	801574e <dir_register+0x66>
 8015782:	e000      	b.n	8015786 <dir_register+0x9e>
			if (res != FR_OK) break;
 8015784:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8015786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015788:	2b64      	cmp	r3, #100	@ 0x64
 801578a:	d101      	bne.n	8015790 <dir_register+0xa8>
 801578c:	2307      	movs	r3, #7
 801578e:	e09c      	b.n	80158ca <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8015790:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015794:	2b04      	cmp	r3, #4
 8015796:	d002      	beq.n	801579e <dir_register+0xb6>
 8015798:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801579c:	e095      	b.n	80158ca <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 801579e:	7dfa      	ldrb	r2, [r7, #23]
 80157a0:	687b      	ldr	r3, [r7, #4]
 80157a2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80157a6:	7dfb      	ldrb	r3, [r7, #23]
 80157a8:	f003 0302 	and.w	r3, r3, #2
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	d007      	beq.n	80157c0 <dir_register+0xd8>
 80157b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80157b2:	330c      	adds	r3, #12
 80157b4:	4a47      	ldr	r2, [pc, #284]	@ (80158d4 <dir_register+0x1ec>)
 80157b6:	fba2 2303 	umull	r2, r3, r2, r3
 80157ba:	089b      	lsrs	r3, r3, #2
 80157bc:	3301      	adds	r3, #1
 80157be:	e000      	b.n	80157c2 <dir_register+0xda>
 80157c0:	2301      	movs	r3, #1
 80157c2:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80157c4:	6a39      	ldr	r1, [r7, #32]
 80157c6:	6878      	ldr	r0, [r7, #4]
 80157c8:	f7ff fcc0 	bl	801514c <dir_alloc>
 80157cc:	4603      	mov	r3, r0
 80157ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80157d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d148      	bne.n	801586c <dir_register+0x184>
 80157da:	6a3b      	ldr	r3, [r7, #32]
 80157dc:	3b01      	subs	r3, #1
 80157de:	623b      	str	r3, [r7, #32]
 80157e0:	6a3b      	ldr	r3, [r7, #32]
 80157e2:	2b00      	cmp	r3, #0
 80157e4:	d042      	beq.n	801586c <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80157e6:	687b      	ldr	r3, [r7, #4]
 80157e8:	695a      	ldr	r2, [r3, #20]
 80157ea:	6a3b      	ldr	r3, [r7, #32]
 80157ec:	015b      	lsls	r3, r3, #5
 80157ee:	1ad3      	subs	r3, r2, r3
 80157f0:	4619      	mov	r1, r3
 80157f2:	6878      	ldr	r0, [r7, #4]
 80157f4:	f7ff fb4b 	bl	8014e8e <dir_sdi>
 80157f8:	4603      	mov	r3, r0
 80157fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 80157fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015802:	2b00      	cmp	r3, #0
 8015804:	d132      	bne.n	801586c <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8015806:	687b      	ldr	r3, [r7, #4]
 8015808:	3324      	adds	r3, #36	@ 0x24
 801580a:	4618      	mov	r0, r3
 801580c:	f7ff fe8a 	bl	8015524 <sum_sfn>
 8015810:	4603      	mov	r3, r0
 8015812:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8015814:	687b      	ldr	r3, [r7, #4]
 8015816:	69db      	ldr	r3, [r3, #28]
 8015818:	4619      	mov	r1, r3
 801581a:	69f8      	ldr	r0, [r7, #28]
 801581c:	f7fe ff58 	bl	80146d0 <move_window>
 8015820:	4603      	mov	r3, r0
 8015822:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8015826:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801582a:	2b00      	cmp	r3, #0
 801582c:	d11d      	bne.n	801586a <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 801582e:	69fb      	ldr	r3, [r7, #28]
 8015830:	6918      	ldr	r0, [r3, #16]
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	6a19      	ldr	r1, [r3, #32]
 8015836:	6a3b      	ldr	r3, [r7, #32]
 8015838:	b2da      	uxtb	r2, r3
 801583a:	7efb      	ldrb	r3, [r7, #27]
 801583c:	f7ff fd7c 	bl	8015338 <put_lfn>
				fs->wflag = 1;
 8015840:	69fb      	ldr	r3, [r7, #28]
 8015842:	2201      	movs	r2, #1
 8015844:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8015846:	2100      	movs	r1, #0
 8015848:	6878      	ldr	r0, [r7, #4]
 801584a:	f7ff fba9 	bl	8014fa0 <dir_next>
 801584e:	4603      	mov	r3, r0
 8015850:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8015854:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015858:	2b00      	cmp	r3, #0
 801585a:	d107      	bne.n	801586c <dir_register+0x184>
 801585c:	6a3b      	ldr	r3, [r7, #32]
 801585e:	3b01      	subs	r3, #1
 8015860:	623b      	str	r3, [r7, #32]
 8015862:	6a3b      	ldr	r3, [r7, #32]
 8015864:	2b00      	cmp	r3, #0
 8015866:	d1d5      	bne.n	8015814 <dir_register+0x12c>
 8015868:	e000      	b.n	801586c <dir_register+0x184>
				if (res != FR_OK) break;
 801586a:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801586c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015870:	2b00      	cmp	r3, #0
 8015872:	d128      	bne.n	80158c6 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8015874:	687b      	ldr	r3, [r7, #4]
 8015876:	69db      	ldr	r3, [r3, #28]
 8015878:	4619      	mov	r1, r3
 801587a:	69f8      	ldr	r0, [r7, #28]
 801587c:	f7fe ff28 	bl	80146d0 <move_window>
 8015880:	4603      	mov	r3, r0
 8015882:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8015886:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801588a:	2b00      	cmp	r3, #0
 801588c:	d11b      	bne.n	80158c6 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801588e:	687b      	ldr	r3, [r7, #4]
 8015890:	6a1b      	ldr	r3, [r3, #32]
 8015892:	2220      	movs	r2, #32
 8015894:	2100      	movs	r1, #0
 8015896:	4618      	mov	r0, r3
 8015898:	f7fe fd0c 	bl	80142b4 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801589c:	687b      	ldr	r3, [r7, #4]
 801589e:	6a18      	ldr	r0, [r3, #32]
 80158a0:	687b      	ldr	r3, [r7, #4]
 80158a2:	3324      	adds	r3, #36	@ 0x24
 80158a4:	220b      	movs	r2, #11
 80158a6:	4619      	mov	r1, r3
 80158a8:	f7fe fce3 	bl	8014272 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80158ac:	687b      	ldr	r3, [r7, #4]
 80158ae:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80158b2:	687b      	ldr	r3, [r7, #4]
 80158b4:	6a1b      	ldr	r3, [r3, #32]
 80158b6:	330c      	adds	r3, #12
 80158b8:	f002 0218 	and.w	r2, r2, #24
 80158bc:	b2d2      	uxtb	r2, r2
 80158be:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80158c0:	69fb      	ldr	r3, [r7, #28]
 80158c2:	2201      	movs	r2, #1
 80158c4:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80158c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80158ca:	4618      	mov	r0, r3
 80158cc:	3730      	adds	r7, #48	@ 0x30
 80158ce:	46bd      	mov	sp, r7
 80158d0:	bd80      	pop	{r7, pc}
 80158d2:	bf00      	nop
 80158d4:	4ec4ec4f 	.word	0x4ec4ec4f

080158d8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80158d8:	b580      	push	{r7, lr}
 80158da:	b08a      	sub	sp, #40	@ 0x28
 80158dc:	af00      	add	r7, sp, #0
 80158de:	6078      	str	r0, [r7, #4]
 80158e0:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80158e2:	683b      	ldr	r3, [r7, #0]
 80158e4:	681b      	ldr	r3, [r3, #0]
 80158e6:	613b      	str	r3, [r7, #16]
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	681b      	ldr	r3, [r3, #0]
 80158ec:	691b      	ldr	r3, [r3, #16]
 80158ee:	60fb      	str	r3, [r7, #12]
 80158f0:	2300      	movs	r3, #0
 80158f2:	617b      	str	r3, [r7, #20]
 80158f4:	697b      	ldr	r3, [r7, #20]
 80158f6:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80158f8:	69bb      	ldr	r3, [r7, #24]
 80158fa:	1c5a      	adds	r2, r3, #1
 80158fc:	61ba      	str	r2, [r7, #24]
 80158fe:	693a      	ldr	r2, [r7, #16]
 8015900:	4413      	add	r3, r2
 8015902:	781b      	ldrb	r3, [r3, #0]
 8015904:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8015906:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015908:	2b1f      	cmp	r3, #31
 801590a:	d940      	bls.n	801598e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 801590c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801590e:	2b2f      	cmp	r3, #47	@ 0x2f
 8015910:	d006      	beq.n	8015920 <create_name+0x48>
 8015912:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015914:	2b5c      	cmp	r3, #92	@ 0x5c
 8015916:	d110      	bne.n	801593a <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8015918:	e002      	b.n	8015920 <create_name+0x48>
 801591a:	69bb      	ldr	r3, [r7, #24]
 801591c:	3301      	adds	r3, #1
 801591e:	61bb      	str	r3, [r7, #24]
 8015920:	693a      	ldr	r2, [r7, #16]
 8015922:	69bb      	ldr	r3, [r7, #24]
 8015924:	4413      	add	r3, r2
 8015926:	781b      	ldrb	r3, [r3, #0]
 8015928:	2b2f      	cmp	r3, #47	@ 0x2f
 801592a:	d0f6      	beq.n	801591a <create_name+0x42>
 801592c:	693a      	ldr	r2, [r7, #16]
 801592e:	69bb      	ldr	r3, [r7, #24]
 8015930:	4413      	add	r3, r2
 8015932:	781b      	ldrb	r3, [r3, #0]
 8015934:	2b5c      	cmp	r3, #92	@ 0x5c
 8015936:	d0f0      	beq.n	801591a <create_name+0x42>
			break;
 8015938:	e02a      	b.n	8015990 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 801593a:	697b      	ldr	r3, [r7, #20]
 801593c:	2bfe      	cmp	r3, #254	@ 0xfe
 801593e:	d901      	bls.n	8015944 <create_name+0x6c>
 8015940:	2306      	movs	r3, #6
 8015942:	e17d      	b.n	8015c40 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8015944:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015946:	b2db      	uxtb	r3, r3
 8015948:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 801594a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801594c:	2101      	movs	r1, #1
 801594e:	4618      	mov	r0, r3
 8015950:	f001 fb8a 	bl	8017068 <ff_convert>
 8015954:	4603      	mov	r3, r0
 8015956:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8015958:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801595a:	2b00      	cmp	r3, #0
 801595c:	d101      	bne.n	8015962 <create_name+0x8a>
 801595e:	2306      	movs	r3, #6
 8015960:	e16e      	b.n	8015c40 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8015962:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015964:	2b7f      	cmp	r3, #127	@ 0x7f
 8015966:	d809      	bhi.n	801597c <create_name+0xa4>
 8015968:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801596a:	4619      	mov	r1, r3
 801596c:	488d      	ldr	r0, [pc, #564]	@ (8015ba4 <create_name+0x2cc>)
 801596e:	f7fe fce3 	bl	8014338 <chk_chr>
 8015972:	4603      	mov	r3, r0
 8015974:	2b00      	cmp	r3, #0
 8015976:	d001      	beq.n	801597c <create_name+0xa4>
 8015978:	2306      	movs	r3, #6
 801597a:	e161      	b.n	8015c40 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 801597c:	697b      	ldr	r3, [r7, #20]
 801597e:	1c5a      	adds	r2, r3, #1
 8015980:	617a      	str	r2, [r7, #20]
 8015982:	005b      	lsls	r3, r3, #1
 8015984:	68fa      	ldr	r2, [r7, #12]
 8015986:	4413      	add	r3, r2
 8015988:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801598a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 801598c:	e7b4      	b.n	80158f8 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 801598e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8015990:	693a      	ldr	r2, [r7, #16]
 8015992:	69bb      	ldr	r3, [r7, #24]
 8015994:	441a      	add	r2, r3
 8015996:	683b      	ldr	r3, [r7, #0]
 8015998:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801599a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801599c:	2b1f      	cmp	r3, #31
 801599e:	d801      	bhi.n	80159a4 <create_name+0xcc>
 80159a0:	2304      	movs	r3, #4
 80159a2:	e000      	b.n	80159a6 <create_name+0xce>
 80159a4:	2300      	movs	r3, #0
 80159a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80159aa:	e011      	b.n	80159d0 <create_name+0xf8>
		w = lfn[di - 1];
 80159ac:	697b      	ldr	r3, [r7, #20]
 80159ae:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80159b2:	3b01      	subs	r3, #1
 80159b4:	005b      	lsls	r3, r3, #1
 80159b6:	68fa      	ldr	r2, [r7, #12]
 80159b8:	4413      	add	r3, r2
 80159ba:	881b      	ldrh	r3, [r3, #0]
 80159bc:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 80159be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159c0:	2b20      	cmp	r3, #32
 80159c2:	d002      	beq.n	80159ca <create_name+0xf2>
 80159c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80159c8:	d106      	bne.n	80159d8 <create_name+0x100>
		di--;
 80159ca:	697b      	ldr	r3, [r7, #20]
 80159cc:	3b01      	subs	r3, #1
 80159ce:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80159d0:	697b      	ldr	r3, [r7, #20]
 80159d2:	2b00      	cmp	r3, #0
 80159d4:	d1ea      	bne.n	80159ac <create_name+0xd4>
 80159d6:	e000      	b.n	80159da <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80159d8:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80159da:	697b      	ldr	r3, [r7, #20]
 80159dc:	005b      	lsls	r3, r3, #1
 80159de:	68fa      	ldr	r2, [r7, #12]
 80159e0:	4413      	add	r3, r2
 80159e2:	2200      	movs	r2, #0
 80159e4:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80159e6:	697b      	ldr	r3, [r7, #20]
 80159e8:	2b00      	cmp	r3, #0
 80159ea:	d101      	bne.n	80159f0 <create_name+0x118>
 80159ec:	2306      	movs	r3, #6
 80159ee:	e127      	b.n	8015c40 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80159f0:	687b      	ldr	r3, [r7, #4]
 80159f2:	3324      	adds	r3, #36	@ 0x24
 80159f4:	220b      	movs	r2, #11
 80159f6:	2120      	movs	r1, #32
 80159f8:	4618      	mov	r0, r3
 80159fa:	f7fe fc5b 	bl	80142b4 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80159fe:	2300      	movs	r3, #0
 8015a00:	61bb      	str	r3, [r7, #24]
 8015a02:	e002      	b.n	8015a0a <create_name+0x132>
 8015a04:	69bb      	ldr	r3, [r7, #24]
 8015a06:	3301      	adds	r3, #1
 8015a08:	61bb      	str	r3, [r7, #24]
 8015a0a:	69bb      	ldr	r3, [r7, #24]
 8015a0c:	005b      	lsls	r3, r3, #1
 8015a0e:	68fa      	ldr	r2, [r7, #12]
 8015a10:	4413      	add	r3, r2
 8015a12:	881b      	ldrh	r3, [r3, #0]
 8015a14:	2b20      	cmp	r3, #32
 8015a16:	d0f5      	beq.n	8015a04 <create_name+0x12c>
 8015a18:	69bb      	ldr	r3, [r7, #24]
 8015a1a:	005b      	lsls	r3, r3, #1
 8015a1c:	68fa      	ldr	r2, [r7, #12]
 8015a1e:	4413      	add	r3, r2
 8015a20:	881b      	ldrh	r3, [r3, #0]
 8015a22:	2b2e      	cmp	r3, #46	@ 0x2e
 8015a24:	d0ee      	beq.n	8015a04 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8015a26:	69bb      	ldr	r3, [r7, #24]
 8015a28:	2b00      	cmp	r3, #0
 8015a2a:	d009      	beq.n	8015a40 <create_name+0x168>
 8015a2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a30:	f043 0303 	orr.w	r3, r3, #3
 8015a34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8015a38:	e002      	b.n	8015a40 <create_name+0x168>
 8015a3a:	697b      	ldr	r3, [r7, #20]
 8015a3c:	3b01      	subs	r3, #1
 8015a3e:	617b      	str	r3, [r7, #20]
 8015a40:	697b      	ldr	r3, [r7, #20]
 8015a42:	2b00      	cmp	r3, #0
 8015a44:	d009      	beq.n	8015a5a <create_name+0x182>
 8015a46:	697b      	ldr	r3, [r7, #20]
 8015a48:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8015a4c:	3b01      	subs	r3, #1
 8015a4e:	005b      	lsls	r3, r3, #1
 8015a50:	68fa      	ldr	r2, [r7, #12]
 8015a52:	4413      	add	r3, r2
 8015a54:	881b      	ldrh	r3, [r3, #0]
 8015a56:	2b2e      	cmp	r3, #46	@ 0x2e
 8015a58:	d1ef      	bne.n	8015a3a <create_name+0x162>

	i = b = 0; ni = 8;
 8015a5a:	2300      	movs	r3, #0
 8015a5c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015a60:	2300      	movs	r3, #0
 8015a62:	623b      	str	r3, [r7, #32]
 8015a64:	2308      	movs	r3, #8
 8015a66:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8015a68:	69bb      	ldr	r3, [r7, #24]
 8015a6a:	1c5a      	adds	r2, r3, #1
 8015a6c:	61ba      	str	r2, [r7, #24]
 8015a6e:	005b      	lsls	r3, r3, #1
 8015a70:	68fa      	ldr	r2, [r7, #12]
 8015a72:	4413      	add	r3, r2
 8015a74:	881b      	ldrh	r3, [r3, #0]
 8015a76:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8015a78:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015a7a:	2b00      	cmp	r3, #0
 8015a7c:	f000 8090 	beq.w	8015ba0 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8015a80:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015a82:	2b20      	cmp	r3, #32
 8015a84:	d006      	beq.n	8015a94 <create_name+0x1bc>
 8015a86:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015a88:	2b2e      	cmp	r3, #46	@ 0x2e
 8015a8a:	d10a      	bne.n	8015aa2 <create_name+0x1ca>
 8015a8c:	69ba      	ldr	r2, [r7, #24]
 8015a8e:	697b      	ldr	r3, [r7, #20]
 8015a90:	429a      	cmp	r2, r3
 8015a92:	d006      	beq.n	8015aa2 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8015a94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a98:	f043 0303 	orr.w	r3, r3, #3
 8015a9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015aa0:	e07d      	b.n	8015b9e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8015aa2:	6a3a      	ldr	r2, [r7, #32]
 8015aa4:	69fb      	ldr	r3, [r7, #28]
 8015aa6:	429a      	cmp	r2, r3
 8015aa8:	d203      	bcs.n	8015ab2 <create_name+0x1da>
 8015aaa:	69ba      	ldr	r2, [r7, #24]
 8015aac:	697b      	ldr	r3, [r7, #20]
 8015aae:	429a      	cmp	r2, r3
 8015ab0:	d123      	bne.n	8015afa <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8015ab2:	69fb      	ldr	r3, [r7, #28]
 8015ab4:	2b0b      	cmp	r3, #11
 8015ab6:	d106      	bne.n	8015ac6 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8015ab8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015abc:	f043 0303 	orr.w	r3, r3, #3
 8015ac0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015ac4:	e075      	b.n	8015bb2 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8015ac6:	69ba      	ldr	r2, [r7, #24]
 8015ac8:	697b      	ldr	r3, [r7, #20]
 8015aca:	429a      	cmp	r2, r3
 8015acc:	d005      	beq.n	8015ada <create_name+0x202>
 8015ace:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015ad2:	f043 0303 	orr.w	r3, r3, #3
 8015ad6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8015ada:	69ba      	ldr	r2, [r7, #24]
 8015adc:	697b      	ldr	r3, [r7, #20]
 8015ade:	429a      	cmp	r2, r3
 8015ae0:	d866      	bhi.n	8015bb0 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8015ae2:	697b      	ldr	r3, [r7, #20]
 8015ae4:	61bb      	str	r3, [r7, #24]
 8015ae6:	2308      	movs	r3, #8
 8015ae8:	623b      	str	r3, [r7, #32]
 8015aea:	230b      	movs	r3, #11
 8015aec:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8015aee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015af2:	009b      	lsls	r3, r3, #2
 8015af4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015af8:	e051      	b.n	8015b9e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8015afa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015afc:	2b7f      	cmp	r3, #127	@ 0x7f
 8015afe:	d914      	bls.n	8015b2a <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8015b00:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b02:	2100      	movs	r1, #0
 8015b04:	4618      	mov	r0, r3
 8015b06:	f001 faaf 	bl	8017068 <ff_convert>
 8015b0a:	4603      	mov	r3, r0
 8015b0c:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8015b0e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b10:	2b00      	cmp	r3, #0
 8015b12:	d004      	beq.n	8015b1e <create_name+0x246>
 8015b14:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b16:	3b80      	subs	r3, #128	@ 0x80
 8015b18:	4a23      	ldr	r2, [pc, #140]	@ (8015ba8 <create_name+0x2d0>)
 8015b1a:	5cd3      	ldrb	r3, [r2, r3]
 8015b1c:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8015b1e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015b22:	f043 0302 	orr.w	r3, r3, #2
 8015b26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8015b2a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b2c:	2b00      	cmp	r3, #0
 8015b2e:	d007      	beq.n	8015b40 <create_name+0x268>
 8015b30:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b32:	4619      	mov	r1, r3
 8015b34:	481d      	ldr	r0, [pc, #116]	@ (8015bac <create_name+0x2d4>)
 8015b36:	f7fe fbff 	bl	8014338 <chk_chr>
 8015b3a:	4603      	mov	r3, r0
 8015b3c:	2b00      	cmp	r3, #0
 8015b3e:	d008      	beq.n	8015b52 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8015b40:	235f      	movs	r3, #95	@ 0x5f
 8015b42:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8015b44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015b48:	f043 0303 	orr.w	r3, r3, #3
 8015b4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015b50:	e01b      	b.n	8015b8a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8015b52:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b54:	2b40      	cmp	r3, #64	@ 0x40
 8015b56:	d909      	bls.n	8015b6c <create_name+0x294>
 8015b58:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b5a:	2b5a      	cmp	r3, #90	@ 0x5a
 8015b5c:	d806      	bhi.n	8015b6c <create_name+0x294>
					b |= 2;
 8015b5e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015b62:	f043 0302 	orr.w	r3, r3, #2
 8015b66:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015b6a:	e00e      	b.n	8015b8a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8015b6c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b6e:	2b60      	cmp	r3, #96	@ 0x60
 8015b70:	d90b      	bls.n	8015b8a <create_name+0x2b2>
 8015b72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b74:	2b7a      	cmp	r3, #122	@ 0x7a
 8015b76:	d808      	bhi.n	8015b8a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8015b78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015b7c:	f043 0301 	orr.w	r3, r3, #1
 8015b80:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015b84:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b86:	3b20      	subs	r3, #32
 8015b88:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8015b8a:	6a3b      	ldr	r3, [r7, #32]
 8015b8c:	1c5a      	adds	r2, r3, #1
 8015b8e:	623a      	str	r2, [r7, #32]
 8015b90:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015b92:	b2d1      	uxtb	r1, r2
 8015b94:	687a      	ldr	r2, [r7, #4]
 8015b96:	4413      	add	r3, r2
 8015b98:	460a      	mov	r2, r1
 8015b9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8015b9e:	e763      	b.n	8015a68 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8015ba0:	bf00      	nop
 8015ba2:	e006      	b.n	8015bb2 <create_name+0x2da>
 8015ba4:	0801cea8 	.word	0x0801cea8
 8015ba8:	0801cf58 	.word	0x0801cf58
 8015bac:	0801ceb4 	.word	0x0801ceb4
			if (si > di) break;			/* No extension */
 8015bb0:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8015bb2:	687b      	ldr	r3, [r7, #4]
 8015bb4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8015bb8:	2be5      	cmp	r3, #229	@ 0xe5
 8015bba:	d103      	bne.n	8015bc4 <create_name+0x2ec>
 8015bbc:	687b      	ldr	r3, [r7, #4]
 8015bbe:	2205      	movs	r2, #5
 8015bc0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8015bc4:	69fb      	ldr	r3, [r7, #28]
 8015bc6:	2b08      	cmp	r3, #8
 8015bc8:	d104      	bne.n	8015bd4 <create_name+0x2fc>
 8015bca:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015bce:	009b      	lsls	r3, r3, #2
 8015bd0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8015bd4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015bd8:	f003 030c 	and.w	r3, r3, #12
 8015bdc:	2b0c      	cmp	r3, #12
 8015bde:	d005      	beq.n	8015bec <create_name+0x314>
 8015be0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015be4:	f003 0303 	and.w	r3, r3, #3
 8015be8:	2b03      	cmp	r3, #3
 8015bea:	d105      	bne.n	8015bf8 <create_name+0x320>
 8015bec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015bf0:	f043 0302 	orr.w	r3, r3, #2
 8015bf4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8015bf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015bfc:	f003 0302 	and.w	r3, r3, #2
 8015c00:	2b00      	cmp	r3, #0
 8015c02:	d117      	bne.n	8015c34 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8015c04:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015c08:	f003 0303 	and.w	r3, r3, #3
 8015c0c:	2b01      	cmp	r3, #1
 8015c0e:	d105      	bne.n	8015c1c <create_name+0x344>
 8015c10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015c14:	f043 0310 	orr.w	r3, r3, #16
 8015c18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8015c1c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015c20:	f003 030c 	and.w	r3, r3, #12
 8015c24:	2b04      	cmp	r3, #4
 8015c26:	d105      	bne.n	8015c34 <create_name+0x35c>
 8015c28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015c2c:	f043 0308 	orr.w	r3, r3, #8
 8015c30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8015c34:	687b      	ldr	r3, [r7, #4]
 8015c36:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8015c3a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8015c3e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8015c40:	4618      	mov	r0, r3
 8015c42:	3728      	adds	r7, #40	@ 0x28
 8015c44:	46bd      	mov	sp, r7
 8015c46:	bd80      	pop	{r7, pc}

08015c48 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8015c48:	b580      	push	{r7, lr}
 8015c4a:	b086      	sub	sp, #24
 8015c4c:	af00      	add	r7, sp, #0
 8015c4e:	6078      	str	r0, [r7, #4]
 8015c50:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8015c52:	687b      	ldr	r3, [r7, #4]
 8015c54:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8015c56:	693b      	ldr	r3, [r7, #16]
 8015c58:	681b      	ldr	r3, [r3, #0]
 8015c5a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8015c5c:	e002      	b.n	8015c64 <follow_path+0x1c>
 8015c5e:	683b      	ldr	r3, [r7, #0]
 8015c60:	3301      	adds	r3, #1
 8015c62:	603b      	str	r3, [r7, #0]
 8015c64:	683b      	ldr	r3, [r7, #0]
 8015c66:	781b      	ldrb	r3, [r3, #0]
 8015c68:	2b2f      	cmp	r3, #47	@ 0x2f
 8015c6a:	d0f8      	beq.n	8015c5e <follow_path+0x16>
 8015c6c:	683b      	ldr	r3, [r7, #0]
 8015c6e:	781b      	ldrb	r3, [r3, #0]
 8015c70:	2b5c      	cmp	r3, #92	@ 0x5c
 8015c72:	d0f4      	beq.n	8015c5e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8015c74:	693b      	ldr	r3, [r7, #16]
 8015c76:	2200      	movs	r2, #0
 8015c78:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8015c7a:	683b      	ldr	r3, [r7, #0]
 8015c7c:	781b      	ldrb	r3, [r3, #0]
 8015c7e:	2b1f      	cmp	r3, #31
 8015c80:	d80a      	bhi.n	8015c98 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8015c82:	687b      	ldr	r3, [r7, #4]
 8015c84:	2280      	movs	r2, #128	@ 0x80
 8015c86:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8015c8a:	2100      	movs	r1, #0
 8015c8c:	6878      	ldr	r0, [r7, #4]
 8015c8e:	f7ff f8fe 	bl	8014e8e <dir_sdi>
 8015c92:	4603      	mov	r3, r0
 8015c94:	75fb      	strb	r3, [r7, #23]
 8015c96:	e048      	b.n	8015d2a <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015c98:	463b      	mov	r3, r7
 8015c9a:	4619      	mov	r1, r3
 8015c9c:	6878      	ldr	r0, [r7, #4]
 8015c9e:	f7ff fe1b 	bl	80158d8 <create_name>
 8015ca2:	4603      	mov	r3, r0
 8015ca4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8015ca6:	7dfb      	ldrb	r3, [r7, #23]
 8015ca8:	2b00      	cmp	r3, #0
 8015caa:	d139      	bne.n	8015d20 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8015cac:	6878      	ldr	r0, [r7, #4]
 8015cae:	f7ff fc5a 	bl	8015566 <dir_find>
 8015cb2:	4603      	mov	r3, r0
 8015cb4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8015cb6:	687b      	ldr	r3, [r7, #4]
 8015cb8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015cbc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8015cbe:	7dfb      	ldrb	r3, [r7, #23]
 8015cc0:	2b00      	cmp	r3, #0
 8015cc2:	d00a      	beq.n	8015cda <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8015cc4:	7dfb      	ldrb	r3, [r7, #23]
 8015cc6:	2b04      	cmp	r3, #4
 8015cc8:	d12c      	bne.n	8015d24 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8015cca:	7afb      	ldrb	r3, [r7, #11]
 8015ccc:	f003 0304 	and.w	r3, r3, #4
 8015cd0:	2b00      	cmp	r3, #0
 8015cd2:	d127      	bne.n	8015d24 <follow_path+0xdc>
 8015cd4:	2305      	movs	r3, #5
 8015cd6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8015cd8:	e024      	b.n	8015d24 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8015cda:	7afb      	ldrb	r3, [r7, #11]
 8015cdc:	f003 0304 	and.w	r3, r3, #4
 8015ce0:	2b00      	cmp	r3, #0
 8015ce2:	d121      	bne.n	8015d28 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8015ce4:	693b      	ldr	r3, [r7, #16]
 8015ce6:	799b      	ldrb	r3, [r3, #6]
 8015ce8:	f003 0310 	and.w	r3, r3, #16
 8015cec:	2b00      	cmp	r3, #0
 8015cee:	d102      	bne.n	8015cf6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8015cf0:	2305      	movs	r3, #5
 8015cf2:	75fb      	strb	r3, [r7, #23]
 8015cf4:	e019      	b.n	8015d2a <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8015cf6:	68fb      	ldr	r3, [r7, #12]
 8015cf8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8015cfc:	687b      	ldr	r3, [r7, #4]
 8015cfe:	695b      	ldr	r3, [r3, #20]
 8015d00:	68fa      	ldr	r2, [r7, #12]
 8015d02:	8992      	ldrh	r2, [r2, #12]
 8015d04:	fbb3 f0f2 	udiv	r0, r3, r2
 8015d08:	fb00 f202 	mul.w	r2, r0, r2
 8015d0c:	1a9b      	subs	r3, r3, r2
 8015d0e:	440b      	add	r3, r1
 8015d10:	4619      	mov	r1, r3
 8015d12:	68f8      	ldr	r0, [r7, #12]
 8015d14:	f7ff fa61 	bl	80151da <ld_clust>
 8015d18:	4602      	mov	r2, r0
 8015d1a:	693b      	ldr	r3, [r7, #16]
 8015d1c:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015d1e:	e7bb      	b.n	8015c98 <follow_path+0x50>
			if (res != FR_OK) break;
 8015d20:	bf00      	nop
 8015d22:	e002      	b.n	8015d2a <follow_path+0xe2>
				break;
 8015d24:	bf00      	nop
 8015d26:	e000      	b.n	8015d2a <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8015d28:	bf00      	nop
			}
		}
	}

	return res;
 8015d2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8015d2c:	4618      	mov	r0, r3
 8015d2e:	3718      	adds	r7, #24
 8015d30:	46bd      	mov	sp, r7
 8015d32:	bd80      	pop	{r7, pc}

08015d34 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8015d34:	b480      	push	{r7}
 8015d36:	b087      	sub	sp, #28
 8015d38:	af00      	add	r7, sp, #0
 8015d3a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8015d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8015d40:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8015d42:	687b      	ldr	r3, [r7, #4]
 8015d44:	681b      	ldr	r3, [r3, #0]
 8015d46:	2b00      	cmp	r3, #0
 8015d48:	d031      	beq.n	8015dae <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8015d4a:	687b      	ldr	r3, [r7, #4]
 8015d4c:	681b      	ldr	r3, [r3, #0]
 8015d4e:	617b      	str	r3, [r7, #20]
 8015d50:	e002      	b.n	8015d58 <get_ldnumber+0x24>
 8015d52:	697b      	ldr	r3, [r7, #20]
 8015d54:	3301      	adds	r3, #1
 8015d56:	617b      	str	r3, [r7, #20]
 8015d58:	697b      	ldr	r3, [r7, #20]
 8015d5a:	781b      	ldrb	r3, [r3, #0]
 8015d5c:	2b1f      	cmp	r3, #31
 8015d5e:	d903      	bls.n	8015d68 <get_ldnumber+0x34>
 8015d60:	697b      	ldr	r3, [r7, #20]
 8015d62:	781b      	ldrb	r3, [r3, #0]
 8015d64:	2b3a      	cmp	r3, #58	@ 0x3a
 8015d66:	d1f4      	bne.n	8015d52 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8015d68:	697b      	ldr	r3, [r7, #20]
 8015d6a:	781b      	ldrb	r3, [r3, #0]
 8015d6c:	2b3a      	cmp	r3, #58	@ 0x3a
 8015d6e:	d11c      	bne.n	8015daa <get_ldnumber+0x76>
			tp = *path;
 8015d70:	687b      	ldr	r3, [r7, #4]
 8015d72:	681b      	ldr	r3, [r3, #0]
 8015d74:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8015d76:	68fb      	ldr	r3, [r7, #12]
 8015d78:	1c5a      	adds	r2, r3, #1
 8015d7a:	60fa      	str	r2, [r7, #12]
 8015d7c:	781b      	ldrb	r3, [r3, #0]
 8015d7e:	3b30      	subs	r3, #48	@ 0x30
 8015d80:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8015d82:	68bb      	ldr	r3, [r7, #8]
 8015d84:	2b09      	cmp	r3, #9
 8015d86:	d80e      	bhi.n	8015da6 <get_ldnumber+0x72>
 8015d88:	68fa      	ldr	r2, [r7, #12]
 8015d8a:	697b      	ldr	r3, [r7, #20]
 8015d8c:	429a      	cmp	r2, r3
 8015d8e:	d10a      	bne.n	8015da6 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8015d90:	68bb      	ldr	r3, [r7, #8]
 8015d92:	2b00      	cmp	r3, #0
 8015d94:	d107      	bne.n	8015da6 <get_ldnumber+0x72>
					vol = (int)i;
 8015d96:	68bb      	ldr	r3, [r7, #8]
 8015d98:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8015d9a:	697b      	ldr	r3, [r7, #20]
 8015d9c:	3301      	adds	r3, #1
 8015d9e:	617b      	str	r3, [r7, #20]
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	697a      	ldr	r2, [r7, #20]
 8015da4:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8015da6:	693b      	ldr	r3, [r7, #16]
 8015da8:	e002      	b.n	8015db0 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8015daa:	2300      	movs	r3, #0
 8015dac:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8015dae:	693b      	ldr	r3, [r7, #16]
}
 8015db0:	4618      	mov	r0, r3
 8015db2:	371c      	adds	r7, #28
 8015db4:	46bd      	mov	sp, r7
 8015db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dba:	4770      	bx	lr

08015dbc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8015dbc:	b580      	push	{r7, lr}
 8015dbe:	b082      	sub	sp, #8
 8015dc0:	af00      	add	r7, sp, #0
 8015dc2:	6078      	str	r0, [r7, #4]
 8015dc4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8015dc6:	687b      	ldr	r3, [r7, #4]
 8015dc8:	2200      	movs	r2, #0
 8015dca:	70da      	strb	r2, [r3, #3]
 8015dcc:	687b      	ldr	r3, [r7, #4]
 8015dce:	f04f 32ff 	mov.w	r2, #4294967295
 8015dd2:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8015dd4:	6839      	ldr	r1, [r7, #0]
 8015dd6:	6878      	ldr	r0, [r7, #4]
 8015dd8:	f7fe fc7a 	bl	80146d0 <move_window>
 8015ddc:	4603      	mov	r3, r0
 8015dde:	2b00      	cmp	r3, #0
 8015de0:	d001      	beq.n	8015de6 <check_fs+0x2a>
 8015de2:	2304      	movs	r3, #4
 8015de4:	e038      	b.n	8015e58 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8015de6:	687b      	ldr	r3, [r7, #4]
 8015de8:	3338      	adds	r3, #56	@ 0x38
 8015dea:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8015dee:	4618      	mov	r0, r3
 8015df0:	f7fe f9bc 	bl	801416c <ld_word>
 8015df4:	4603      	mov	r3, r0
 8015df6:	461a      	mov	r2, r3
 8015df8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8015dfc:	429a      	cmp	r2, r3
 8015dfe:	d001      	beq.n	8015e04 <check_fs+0x48>
 8015e00:	2303      	movs	r3, #3
 8015e02:	e029      	b.n	8015e58 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8015e0a:	2be9      	cmp	r3, #233	@ 0xe9
 8015e0c:	d009      	beq.n	8015e22 <check_fs+0x66>
 8015e0e:	687b      	ldr	r3, [r7, #4]
 8015e10:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8015e14:	2beb      	cmp	r3, #235	@ 0xeb
 8015e16:	d11e      	bne.n	8015e56 <check_fs+0x9a>
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8015e1e:	2b90      	cmp	r3, #144	@ 0x90
 8015e20:	d119      	bne.n	8015e56 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	3338      	adds	r3, #56	@ 0x38
 8015e26:	3336      	adds	r3, #54	@ 0x36
 8015e28:	4618      	mov	r0, r3
 8015e2a:	f7fe f9b8 	bl	801419e <ld_dword>
 8015e2e:	4603      	mov	r3, r0
 8015e30:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8015e34:	4a0a      	ldr	r2, [pc, #40]	@ (8015e60 <check_fs+0xa4>)
 8015e36:	4293      	cmp	r3, r2
 8015e38:	d101      	bne.n	8015e3e <check_fs+0x82>
 8015e3a:	2300      	movs	r3, #0
 8015e3c:	e00c      	b.n	8015e58 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8015e3e:	687b      	ldr	r3, [r7, #4]
 8015e40:	3338      	adds	r3, #56	@ 0x38
 8015e42:	3352      	adds	r3, #82	@ 0x52
 8015e44:	4618      	mov	r0, r3
 8015e46:	f7fe f9aa 	bl	801419e <ld_dword>
 8015e4a:	4603      	mov	r3, r0
 8015e4c:	4a05      	ldr	r2, [pc, #20]	@ (8015e64 <check_fs+0xa8>)
 8015e4e:	4293      	cmp	r3, r2
 8015e50:	d101      	bne.n	8015e56 <check_fs+0x9a>
 8015e52:	2300      	movs	r3, #0
 8015e54:	e000      	b.n	8015e58 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8015e56:	2302      	movs	r3, #2
}
 8015e58:	4618      	mov	r0, r3
 8015e5a:	3708      	adds	r7, #8
 8015e5c:	46bd      	mov	sp, r7
 8015e5e:	bd80      	pop	{r7, pc}
 8015e60:	00544146 	.word	0x00544146
 8015e64:	33544146 	.word	0x33544146

08015e68 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8015e68:	b580      	push	{r7, lr}
 8015e6a:	b096      	sub	sp, #88	@ 0x58
 8015e6c:	af00      	add	r7, sp, #0
 8015e6e:	60f8      	str	r0, [r7, #12]
 8015e70:	60b9      	str	r1, [r7, #8]
 8015e72:	4613      	mov	r3, r2
 8015e74:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8015e76:	68bb      	ldr	r3, [r7, #8]
 8015e78:	2200      	movs	r2, #0
 8015e7a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8015e7c:	68f8      	ldr	r0, [r7, #12]
 8015e7e:	f7ff ff59 	bl	8015d34 <get_ldnumber>
 8015e82:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8015e84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015e86:	2b00      	cmp	r3, #0
 8015e88:	da01      	bge.n	8015e8e <find_volume+0x26>
 8015e8a:	230b      	movs	r3, #11
 8015e8c:	e265      	b.n	801635a <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8015e8e:	4a9f      	ldr	r2, [pc, #636]	@ (801610c <find_volume+0x2a4>)
 8015e90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015e96:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8015e98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e9a:	2b00      	cmp	r3, #0
 8015e9c:	d101      	bne.n	8015ea2 <find_volume+0x3a>
 8015e9e:	230c      	movs	r3, #12
 8015ea0:	e25b      	b.n	801635a <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8015ea2:	68bb      	ldr	r3, [r7, #8]
 8015ea4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015ea6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8015ea8:	79fb      	ldrb	r3, [r7, #7]
 8015eaa:	f023 0301 	bic.w	r3, r3, #1
 8015eae:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8015eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015eb2:	781b      	ldrb	r3, [r3, #0]
 8015eb4:	2b00      	cmp	r3, #0
 8015eb6:	d01a      	beq.n	8015eee <find_volume+0x86>
		stat = disk_status(fs->drv);
 8015eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015eba:	785b      	ldrb	r3, [r3, #1]
 8015ebc:	4618      	mov	r0, r3
 8015ebe:	f7fe f8b5 	bl	801402c <disk_status>
 8015ec2:	4603      	mov	r3, r0
 8015ec4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8015ec8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015ecc:	f003 0301 	and.w	r3, r3, #1
 8015ed0:	2b00      	cmp	r3, #0
 8015ed2:	d10c      	bne.n	8015eee <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8015ed4:	79fb      	ldrb	r3, [r7, #7]
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d007      	beq.n	8015eea <find_volume+0x82>
 8015eda:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015ede:	f003 0304 	and.w	r3, r3, #4
 8015ee2:	2b00      	cmp	r3, #0
 8015ee4:	d001      	beq.n	8015eea <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8015ee6:	230a      	movs	r3, #10
 8015ee8:	e237      	b.n	801635a <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8015eea:	2300      	movs	r3, #0
 8015eec:	e235      	b.n	801635a <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8015eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ef0:	2200      	movs	r2, #0
 8015ef2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8015ef4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015ef6:	b2da      	uxtb	r2, r3
 8015ef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015efa:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8015efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015efe:	785b      	ldrb	r3, [r3, #1]
 8015f00:	4618      	mov	r0, r3
 8015f02:	f7fe f8ad 	bl	8014060 <disk_initialize>
 8015f06:	4603      	mov	r3, r0
 8015f08:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8015f0c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015f10:	f003 0301 	and.w	r3, r3, #1
 8015f14:	2b00      	cmp	r3, #0
 8015f16:	d001      	beq.n	8015f1c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8015f18:	2303      	movs	r3, #3
 8015f1a:	e21e      	b.n	801635a <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8015f1c:	79fb      	ldrb	r3, [r7, #7]
 8015f1e:	2b00      	cmp	r3, #0
 8015f20:	d007      	beq.n	8015f32 <find_volume+0xca>
 8015f22:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015f26:	f003 0304 	and.w	r3, r3, #4
 8015f2a:	2b00      	cmp	r3, #0
 8015f2c:	d001      	beq.n	8015f32 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8015f2e:	230a      	movs	r3, #10
 8015f30:	e213      	b.n	801635a <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8015f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f34:	7858      	ldrb	r0, [r3, #1]
 8015f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f38:	330c      	adds	r3, #12
 8015f3a:	461a      	mov	r2, r3
 8015f3c:	2102      	movs	r1, #2
 8015f3e:	f7fe f8f7 	bl	8014130 <disk_ioctl>
 8015f42:	4603      	mov	r3, r0
 8015f44:	2b00      	cmp	r3, #0
 8015f46:	d001      	beq.n	8015f4c <find_volume+0xe4>
 8015f48:	2301      	movs	r3, #1
 8015f4a:	e206      	b.n	801635a <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8015f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f4e:	899b      	ldrh	r3, [r3, #12]
 8015f50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015f54:	d80d      	bhi.n	8015f72 <find_volume+0x10a>
 8015f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f58:	899b      	ldrh	r3, [r3, #12]
 8015f5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015f5e:	d308      	bcc.n	8015f72 <find_volume+0x10a>
 8015f60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f62:	899b      	ldrh	r3, [r3, #12]
 8015f64:	461a      	mov	r2, r3
 8015f66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f68:	899b      	ldrh	r3, [r3, #12]
 8015f6a:	3b01      	subs	r3, #1
 8015f6c:	4013      	ands	r3, r2
 8015f6e:	2b00      	cmp	r3, #0
 8015f70:	d001      	beq.n	8015f76 <find_volume+0x10e>
 8015f72:	2301      	movs	r3, #1
 8015f74:	e1f1      	b.n	801635a <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8015f76:	2300      	movs	r3, #0
 8015f78:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8015f7a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015f7c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015f7e:	f7ff ff1d 	bl	8015dbc <check_fs>
 8015f82:	4603      	mov	r3, r0
 8015f84:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8015f88:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015f8c:	2b02      	cmp	r3, #2
 8015f8e:	d149      	bne.n	8016024 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015f90:	2300      	movs	r3, #0
 8015f92:	643b      	str	r3, [r7, #64]	@ 0x40
 8015f94:	e01e      	b.n	8015fd4 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8015f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f98:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8015f9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015f9e:	011b      	lsls	r3, r3, #4
 8015fa0:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8015fa4:	4413      	add	r3, r2
 8015fa6:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8015fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015faa:	3304      	adds	r3, #4
 8015fac:	781b      	ldrb	r3, [r3, #0]
 8015fae:	2b00      	cmp	r3, #0
 8015fb0:	d006      	beq.n	8015fc0 <find_volume+0x158>
 8015fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015fb4:	3308      	adds	r3, #8
 8015fb6:	4618      	mov	r0, r3
 8015fb8:	f7fe f8f1 	bl	801419e <ld_dword>
 8015fbc:	4602      	mov	r2, r0
 8015fbe:	e000      	b.n	8015fc2 <find_volume+0x15a>
 8015fc0:	2200      	movs	r2, #0
 8015fc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015fc4:	009b      	lsls	r3, r3, #2
 8015fc6:	3358      	adds	r3, #88	@ 0x58
 8015fc8:	443b      	add	r3, r7
 8015fca:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015fce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015fd0:	3301      	adds	r3, #1
 8015fd2:	643b      	str	r3, [r7, #64]	@ 0x40
 8015fd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015fd6:	2b03      	cmp	r3, #3
 8015fd8:	d9dd      	bls.n	8015f96 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8015fda:	2300      	movs	r3, #0
 8015fdc:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8015fde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015fe0:	2b00      	cmp	r3, #0
 8015fe2:	d002      	beq.n	8015fea <find_volume+0x182>
 8015fe4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015fe6:	3b01      	subs	r3, #1
 8015fe8:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8015fea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015fec:	009b      	lsls	r3, r3, #2
 8015fee:	3358      	adds	r3, #88	@ 0x58
 8015ff0:	443b      	add	r3, r7
 8015ff2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8015ff6:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8015ff8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015ffa:	2b00      	cmp	r3, #0
 8015ffc:	d005      	beq.n	801600a <find_volume+0x1a2>
 8015ffe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8016000:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016002:	f7ff fedb 	bl	8015dbc <check_fs>
 8016006:	4603      	mov	r3, r0
 8016008:	e000      	b.n	801600c <find_volume+0x1a4>
 801600a:	2303      	movs	r3, #3
 801600c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8016010:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016014:	2b01      	cmp	r3, #1
 8016016:	d905      	bls.n	8016024 <find_volume+0x1bc>
 8016018:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801601a:	3301      	adds	r3, #1
 801601c:	643b      	str	r3, [r7, #64]	@ 0x40
 801601e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016020:	2b03      	cmp	r3, #3
 8016022:	d9e2      	bls.n	8015fea <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8016024:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016028:	2b04      	cmp	r3, #4
 801602a:	d101      	bne.n	8016030 <find_volume+0x1c8>
 801602c:	2301      	movs	r3, #1
 801602e:	e194      	b.n	801635a <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8016030:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016034:	2b01      	cmp	r3, #1
 8016036:	d901      	bls.n	801603c <find_volume+0x1d4>
 8016038:	230d      	movs	r3, #13
 801603a:	e18e      	b.n	801635a <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 801603c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801603e:	3338      	adds	r3, #56	@ 0x38
 8016040:	330b      	adds	r3, #11
 8016042:	4618      	mov	r0, r3
 8016044:	f7fe f892 	bl	801416c <ld_word>
 8016048:	4603      	mov	r3, r0
 801604a:	461a      	mov	r2, r3
 801604c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801604e:	899b      	ldrh	r3, [r3, #12]
 8016050:	429a      	cmp	r2, r3
 8016052:	d001      	beq.n	8016058 <find_volume+0x1f0>
 8016054:	230d      	movs	r3, #13
 8016056:	e180      	b.n	801635a <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8016058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801605a:	3338      	adds	r3, #56	@ 0x38
 801605c:	3316      	adds	r3, #22
 801605e:	4618      	mov	r0, r3
 8016060:	f7fe f884 	bl	801416c <ld_word>
 8016064:	4603      	mov	r3, r0
 8016066:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8016068:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801606a:	2b00      	cmp	r3, #0
 801606c:	d106      	bne.n	801607c <find_volume+0x214>
 801606e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016070:	3338      	adds	r3, #56	@ 0x38
 8016072:	3324      	adds	r3, #36	@ 0x24
 8016074:	4618      	mov	r0, r3
 8016076:	f7fe f892 	bl	801419e <ld_dword>
 801607a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 801607c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801607e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016080:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8016082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016084:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8016088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801608a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 801608c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801608e:	789b      	ldrb	r3, [r3, #2]
 8016090:	2b01      	cmp	r3, #1
 8016092:	d005      	beq.n	80160a0 <find_volume+0x238>
 8016094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016096:	789b      	ldrb	r3, [r3, #2]
 8016098:	2b02      	cmp	r3, #2
 801609a:	d001      	beq.n	80160a0 <find_volume+0x238>
 801609c:	230d      	movs	r3, #13
 801609e:	e15c      	b.n	801635a <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80160a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160a2:	789b      	ldrb	r3, [r3, #2]
 80160a4:	461a      	mov	r2, r3
 80160a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80160a8:	fb02 f303 	mul.w	r3, r2, r3
 80160ac:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80160ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80160b4:	461a      	mov	r2, r3
 80160b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160b8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80160ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160bc:	895b      	ldrh	r3, [r3, #10]
 80160be:	2b00      	cmp	r3, #0
 80160c0:	d008      	beq.n	80160d4 <find_volume+0x26c>
 80160c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160c4:	895b      	ldrh	r3, [r3, #10]
 80160c6:	461a      	mov	r2, r3
 80160c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160ca:	895b      	ldrh	r3, [r3, #10]
 80160cc:	3b01      	subs	r3, #1
 80160ce:	4013      	ands	r3, r2
 80160d0:	2b00      	cmp	r3, #0
 80160d2:	d001      	beq.n	80160d8 <find_volume+0x270>
 80160d4:	230d      	movs	r3, #13
 80160d6:	e140      	b.n	801635a <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80160d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160da:	3338      	adds	r3, #56	@ 0x38
 80160dc:	3311      	adds	r3, #17
 80160de:	4618      	mov	r0, r3
 80160e0:	f7fe f844 	bl	801416c <ld_word>
 80160e4:	4603      	mov	r3, r0
 80160e6:	461a      	mov	r2, r3
 80160e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160ea:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80160ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160ee:	891b      	ldrh	r3, [r3, #8]
 80160f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80160f2:	8992      	ldrh	r2, [r2, #12]
 80160f4:	0952      	lsrs	r2, r2, #5
 80160f6:	b292      	uxth	r2, r2
 80160f8:	fbb3 f1f2 	udiv	r1, r3, r2
 80160fc:	fb01 f202 	mul.w	r2, r1, r2
 8016100:	1a9b      	subs	r3, r3, r2
 8016102:	b29b      	uxth	r3, r3
 8016104:	2b00      	cmp	r3, #0
 8016106:	d003      	beq.n	8016110 <find_volume+0x2a8>
 8016108:	230d      	movs	r3, #13
 801610a:	e126      	b.n	801635a <find_volume+0x4f2>
 801610c:	20007458 	.word	0x20007458

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8016110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016112:	3338      	adds	r3, #56	@ 0x38
 8016114:	3313      	adds	r3, #19
 8016116:	4618      	mov	r0, r3
 8016118:	f7fe f828 	bl	801416c <ld_word>
 801611c:	4603      	mov	r3, r0
 801611e:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8016120:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016122:	2b00      	cmp	r3, #0
 8016124:	d106      	bne.n	8016134 <find_volume+0x2cc>
 8016126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016128:	3338      	adds	r3, #56	@ 0x38
 801612a:	3320      	adds	r3, #32
 801612c:	4618      	mov	r0, r3
 801612e:	f7fe f836 	bl	801419e <ld_dword>
 8016132:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8016134:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016136:	3338      	adds	r3, #56	@ 0x38
 8016138:	330e      	adds	r3, #14
 801613a:	4618      	mov	r0, r3
 801613c:	f7fe f816 	bl	801416c <ld_word>
 8016140:	4603      	mov	r3, r0
 8016142:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8016144:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8016146:	2b00      	cmp	r3, #0
 8016148:	d101      	bne.n	801614e <find_volume+0x2e6>
 801614a:	230d      	movs	r3, #13
 801614c:	e105      	b.n	801635a <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 801614e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8016150:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016152:	4413      	add	r3, r2
 8016154:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016156:	8911      	ldrh	r1, [r2, #8]
 8016158:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801615a:	8992      	ldrh	r2, [r2, #12]
 801615c:	0952      	lsrs	r2, r2, #5
 801615e:	b292      	uxth	r2, r2
 8016160:	fbb1 f2f2 	udiv	r2, r1, r2
 8016164:	b292      	uxth	r2, r2
 8016166:	4413      	add	r3, r2
 8016168:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801616a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801616c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801616e:	429a      	cmp	r2, r3
 8016170:	d201      	bcs.n	8016176 <find_volume+0x30e>
 8016172:	230d      	movs	r3, #13
 8016174:	e0f1      	b.n	801635a <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8016176:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801617a:	1ad3      	subs	r3, r2, r3
 801617c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801617e:	8952      	ldrh	r2, [r2, #10]
 8016180:	fbb3 f3f2 	udiv	r3, r3, r2
 8016184:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8016186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016188:	2b00      	cmp	r3, #0
 801618a:	d101      	bne.n	8016190 <find_volume+0x328>
 801618c:	230d      	movs	r3, #13
 801618e:	e0e4      	b.n	801635a <find_volume+0x4f2>
		fmt = FS_FAT32;
 8016190:	2303      	movs	r3, #3
 8016192:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8016196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016198:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 801619c:	4293      	cmp	r3, r2
 801619e:	d802      	bhi.n	80161a6 <find_volume+0x33e>
 80161a0:	2302      	movs	r3, #2
 80161a2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80161a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80161a8:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80161ac:	4293      	cmp	r3, r2
 80161ae:	d802      	bhi.n	80161b6 <find_volume+0x34e>
 80161b0:	2301      	movs	r3, #1
 80161b2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80161b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80161b8:	1c9a      	adds	r2, r3, #2
 80161ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161bc:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80161be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161c0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80161c2:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80161c4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80161c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80161c8:	441a      	add	r2, r3
 80161ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161cc:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80161ce:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80161d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80161d2:	441a      	add	r2, r3
 80161d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161d6:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 80161d8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80161dc:	2b03      	cmp	r3, #3
 80161de:	d11e      	bne.n	801621e <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80161e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161e2:	3338      	adds	r3, #56	@ 0x38
 80161e4:	332a      	adds	r3, #42	@ 0x2a
 80161e6:	4618      	mov	r0, r3
 80161e8:	f7fd ffc0 	bl	801416c <ld_word>
 80161ec:	4603      	mov	r3, r0
 80161ee:	2b00      	cmp	r3, #0
 80161f0:	d001      	beq.n	80161f6 <find_volume+0x38e>
 80161f2:	230d      	movs	r3, #13
 80161f4:	e0b1      	b.n	801635a <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80161f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161f8:	891b      	ldrh	r3, [r3, #8]
 80161fa:	2b00      	cmp	r3, #0
 80161fc:	d001      	beq.n	8016202 <find_volume+0x39a>
 80161fe:	230d      	movs	r3, #13
 8016200:	e0ab      	b.n	801635a <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8016202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016204:	3338      	adds	r3, #56	@ 0x38
 8016206:	332c      	adds	r3, #44	@ 0x2c
 8016208:	4618      	mov	r0, r3
 801620a:	f7fd ffc8 	bl	801419e <ld_dword>
 801620e:	4602      	mov	r2, r0
 8016210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016212:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8016214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016216:	69db      	ldr	r3, [r3, #28]
 8016218:	009b      	lsls	r3, r3, #2
 801621a:	647b      	str	r3, [r7, #68]	@ 0x44
 801621c:	e01f      	b.n	801625e <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801621e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016220:	891b      	ldrh	r3, [r3, #8]
 8016222:	2b00      	cmp	r3, #0
 8016224:	d101      	bne.n	801622a <find_volume+0x3c2>
 8016226:	230d      	movs	r3, #13
 8016228:	e097      	b.n	801635a <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801622a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801622c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801622e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016230:	441a      	add	r2, r3
 8016232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016234:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8016236:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801623a:	2b02      	cmp	r3, #2
 801623c:	d103      	bne.n	8016246 <find_volume+0x3de>
 801623e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016240:	69db      	ldr	r3, [r3, #28]
 8016242:	005b      	lsls	r3, r3, #1
 8016244:	e00a      	b.n	801625c <find_volume+0x3f4>
 8016246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016248:	69da      	ldr	r2, [r3, #28]
 801624a:	4613      	mov	r3, r2
 801624c:	005b      	lsls	r3, r3, #1
 801624e:	4413      	add	r3, r2
 8016250:	085a      	lsrs	r2, r3, #1
 8016252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016254:	69db      	ldr	r3, [r3, #28]
 8016256:	f003 0301 	and.w	r3, r3, #1
 801625a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801625c:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801625e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016260:	6a1a      	ldr	r2, [r3, #32]
 8016262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016264:	899b      	ldrh	r3, [r3, #12]
 8016266:	4619      	mov	r1, r3
 8016268:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801626a:	440b      	add	r3, r1
 801626c:	3b01      	subs	r3, #1
 801626e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016270:	8989      	ldrh	r1, [r1, #12]
 8016272:	fbb3 f3f1 	udiv	r3, r3, r1
 8016276:	429a      	cmp	r2, r3
 8016278:	d201      	bcs.n	801627e <find_volume+0x416>
 801627a:	230d      	movs	r3, #13
 801627c:	e06d      	b.n	801635a <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801627e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016280:	f04f 32ff 	mov.w	r2, #4294967295
 8016284:	619a      	str	r2, [r3, #24]
 8016286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016288:	699a      	ldr	r2, [r3, #24]
 801628a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801628c:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 801628e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016290:	2280      	movs	r2, #128	@ 0x80
 8016292:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8016294:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016298:	2b03      	cmp	r3, #3
 801629a:	d149      	bne.n	8016330 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801629c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801629e:	3338      	adds	r3, #56	@ 0x38
 80162a0:	3330      	adds	r3, #48	@ 0x30
 80162a2:	4618      	mov	r0, r3
 80162a4:	f7fd ff62 	bl	801416c <ld_word>
 80162a8:	4603      	mov	r3, r0
 80162aa:	2b01      	cmp	r3, #1
 80162ac:	d140      	bne.n	8016330 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 80162ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80162b0:	3301      	adds	r3, #1
 80162b2:	4619      	mov	r1, r3
 80162b4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80162b6:	f7fe fa0b 	bl	80146d0 <move_window>
 80162ba:	4603      	mov	r3, r0
 80162bc:	2b00      	cmp	r3, #0
 80162be:	d137      	bne.n	8016330 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 80162c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162c2:	2200      	movs	r2, #0
 80162c4:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80162c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162c8:	3338      	adds	r3, #56	@ 0x38
 80162ca:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80162ce:	4618      	mov	r0, r3
 80162d0:	f7fd ff4c 	bl	801416c <ld_word>
 80162d4:	4603      	mov	r3, r0
 80162d6:	461a      	mov	r2, r3
 80162d8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80162dc:	429a      	cmp	r2, r3
 80162de:	d127      	bne.n	8016330 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80162e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162e2:	3338      	adds	r3, #56	@ 0x38
 80162e4:	4618      	mov	r0, r3
 80162e6:	f7fd ff5a 	bl	801419e <ld_dword>
 80162ea:	4603      	mov	r3, r0
 80162ec:	4a1d      	ldr	r2, [pc, #116]	@ (8016364 <find_volume+0x4fc>)
 80162ee:	4293      	cmp	r3, r2
 80162f0:	d11e      	bne.n	8016330 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80162f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162f4:	3338      	adds	r3, #56	@ 0x38
 80162f6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80162fa:	4618      	mov	r0, r3
 80162fc:	f7fd ff4f 	bl	801419e <ld_dword>
 8016300:	4603      	mov	r3, r0
 8016302:	4a19      	ldr	r2, [pc, #100]	@ (8016368 <find_volume+0x500>)
 8016304:	4293      	cmp	r3, r2
 8016306:	d113      	bne.n	8016330 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8016308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801630a:	3338      	adds	r3, #56	@ 0x38
 801630c:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8016310:	4618      	mov	r0, r3
 8016312:	f7fd ff44 	bl	801419e <ld_dword>
 8016316:	4602      	mov	r2, r0
 8016318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801631a:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 801631c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801631e:	3338      	adds	r3, #56	@ 0x38
 8016320:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8016324:	4618      	mov	r0, r3
 8016326:	f7fd ff3a 	bl	801419e <ld_dword>
 801632a:	4602      	mov	r2, r0
 801632c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801632e:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8016330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016332:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8016336:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8016338:	4b0c      	ldr	r3, [pc, #48]	@ (801636c <find_volume+0x504>)
 801633a:	881b      	ldrh	r3, [r3, #0]
 801633c:	3301      	adds	r3, #1
 801633e:	b29a      	uxth	r2, r3
 8016340:	4b0a      	ldr	r3, [pc, #40]	@ (801636c <find_volume+0x504>)
 8016342:	801a      	strh	r2, [r3, #0]
 8016344:	4b09      	ldr	r3, [pc, #36]	@ (801636c <find_volume+0x504>)
 8016346:	881a      	ldrh	r2, [r3, #0]
 8016348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801634a:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 801634c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801634e:	4a08      	ldr	r2, [pc, #32]	@ (8016370 <find_volume+0x508>)
 8016350:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8016352:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016354:	f7fe f954 	bl	8014600 <clear_lock>
#endif
	return FR_OK;
 8016358:	2300      	movs	r3, #0
}
 801635a:	4618      	mov	r0, r3
 801635c:	3758      	adds	r7, #88	@ 0x58
 801635e:	46bd      	mov	sp, r7
 8016360:	bd80      	pop	{r7, pc}
 8016362:	bf00      	nop
 8016364:	41615252 	.word	0x41615252
 8016368:	61417272 	.word	0x61417272
 801636c:	2000745c 	.word	0x2000745c
 8016370:	20007480 	.word	0x20007480

08016374 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8016374:	b580      	push	{r7, lr}
 8016376:	b084      	sub	sp, #16
 8016378:	af00      	add	r7, sp, #0
 801637a:	6078      	str	r0, [r7, #4]
 801637c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801637e:	2309      	movs	r3, #9
 8016380:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8016382:	687b      	ldr	r3, [r7, #4]
 8016384:	2b00      	cmp	r3, #0
 8016386:	d01c      	beq.n	80163c2 <validate+0x4e>
 8016388:	687b      	ldr	r3, [r7, #4]
 801638a:	681b      	ldr	r3, [r3, #0]
 801638c:	2b00      	cmp	r3, #0
 801638e:	d018      	beq.n	80163c2 <validate+0x4e>
 8016390:	687b      	ldr	r3, [r7, #4]
 8016392:	681b      	ldr	r3, [r3, #0]
 8016394:	781b      	ldrb	r3, [r3, #0]
 8016396:	2b00      	cmp	r3, #0
 8016398:	d013      	beq.n	80163c2 <validate+0x4e>
 801639a:	687b      	ldr	r3, [r7, #4]
 801639c:	889a      	ldrh	r2, [r3, #4]
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	681b      	ldr	r3, [r3, #0]
 80163a2:	88db      	ldrh	r3, [r3, #6]
 80163a4:	429a      	cmp	r2, r3
 80163a6:	d10c      	bne.n	80163c2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80163a8:	687b      	ldr	r3, [r7, #4]
 80163aa:	681b      	ldr	r3, [r3, #0]
 80163ac:	785b      	ldrb	r3, [r3, #1]
 80163ae:	4618      	mov	r0, r3
 80163b0:	f7fd fe3c 	bl	801402c <disk_status>
 80163b4:	4603      	mov	r3, r0
 80163b6:	f003 0301 	and.w	r3, r3, #1
 80163ba:	2b00      	cmp	r3, #0
 80163bc:	d101      	bne.n	80163c2 <validate+0x4e>
			res = FR_OK;
 80163be:	2300      	movs	r3, #0
 80163c0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80163c2:	7bfb      	ldrb	r3, [r7, #15]
 80163c4:	2b00      	cmp	r3, #0
 80163c6:	d102      	bne.n	80163ce <validate+0x5a>
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	681b      	ldr	r3, [r3, #0]
 80163cc:	e000      	b.n	80163d0 <validate+0x5c>
 80163ce:	2300      	movs	r3, #0
 80163d0:	683a      	ldr	r2, [r7, #0]
 80163d2:	6013      	str	r3, [r2, #0]
	return res;
 80163d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80163d6:	4618      	mov	r0, r3
 80163d8:	3710      	adds	r7, #16
 80163da:	46bd      	mov	sp, r7
 80163dc:	bd80      	pop	{r7, pc}
	...

080163e0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80163e0:	b580      	push	{r7, lr}
 80163e2:	b088      	sub	sp, #32
 80163e4:	af00      	add	r7, sp, #0
 80163e6:	60f8      	str	r0, [r7, #12]
 80163e8:	60b9      	str	r1, [r7, #8]
 80163ea:	4613      	mov	r3, r2
 80163ec:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80163ee:	68bb      	ldr	r3, [r7, #8]
 80163f0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80163f2:	f107 0310 	add.w	r3, r7, #16
 80163f6:	4618      	mov	r0, r3
 80163f8:	f7ff fc9c 	bl	8015d34 <get_ldnumber>
 80163fc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80163fe:	69fb      	ldr	r3, [r7, #28]
 8016400:	2b00      	cmp	r3, #0
 8016402:	da01      	bge.n	8016408 <f_mount+0x28>
 8016404:	230b      	movs	r3, #11
 8016406:	e02b      	b.n	8016460 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8016408:	4a17      	ldr	r2, [pc, #92]	@ (8016468 <f_mount+0x88>)
 801640a:	69fb      	ldr	r3, [r7, #28]
 801640c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016410:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8016412:	69bb      	ldr	r3, [r7, #24]
 8016414:	2b00      	cmp	r3, #0
 8016416:	d005      	beq.n	8016424 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8016418:	69b8      	ldr	r0, [r7, #24]
 801641a:	f7fe f8f1 	bl	8014600 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801641e:	69bb      	ldr	r3, [r7, #24]
 8016420:	2200      	movs	r2, #0
 8016422:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8016424:	68fb      	ldr	r3, [r7, #12]
 8016426:	2b00      	cmp	r3, #0
 8016428:	d002      	beq.n	8016430 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 801642a:	68fb      	ldr	r3, [r7, #12]
 801642c:	2200      	movs	r2, #0
 801642e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8016430:	68fa      	ldr	r2, [r7, #12]
 8016432:	490d      	ldr	r1, [pc, #52]	@ (8016468 <f_mount+0x88>)
 8016434:	69fb      	ldr	r3, [r7, #28]
 8016436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801643a:	68fb      	ldr	r3, [r7, #12]
 801643c:	2b00      	cmp	r3, #0
 801643e:	d002      	beq.n	8016446 <f_mount+0x66>
 8016440:	79fb      	ldrb	r3, [r7, #7]
 8016442:	2b01      	cmp	r3, #1
 8016444:	d001      	beq.n	801644a <f_mount+0x6a>
 8016446:	2300      	movs	r3, #0
 8016448:	e00a      	b.n	8016460 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801644a:	f107 010c 	add.w	r1, r7, #12
 801644e:	f107 0308 	add.w	r3, r7, #8
 8016452:	2200      	movs	r2, #0
 8016454:	4618      	mov	r0, r3
 8016456:	f7ff fd07 	bl	8015e68 <find_volume>
 801645a:	4603      	mov	r3, r0
 801645c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801645e:	7dfb      	ldrb	r3, [r7, #23]
}
 8016460:	4618      	mov	r0, r3
 8016462:	3720      	adds	r7, #32
 8016464:	46bd      	mov	sp, r7
 8016466:	bd80      	pop	{r7, pc}
 8016468:	20007458 	.word	0x20007458

0801646c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 801646c:	b580      	push	{r7, lr}
 801646e:	b09a      	sub	sp, #104	@ 0x68
 8016470:	af00      	add	r7, sp, #0
 8016472:	60f8      	str	r0, [r7, #12]
 8016474:	60b9      	str	r1, [r7, #8]
 8016476:	4613      	mov	r3, r2
 8016478:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801647a:	68fb      	ldr	r3, [r7, #12]
 801647c:	2b00      	cmp	r3, #0
 801647e:	d101      	bne.n	8016484 <f_open+0x18>
 8016480:	2309      	movs	r3, #9
 8016482:	e1b7      	b.n	80167f4 <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8016484:	79fb      	ldrb	r3, [r7, #7]
 8016486:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801648a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 801648c:	79fa      	ldrb	r2, [r7, #7]
 801648e:	f107 0114 	add.w	r1, r7, #20
 8016492:	f107 0308 	add.w	r3, r7, #8
 8016496:	4618      	mov	r0, r3
 8016498:	f7ff fce6 	bl	8015e68 <find_volume>
 801649c:	4603      	mov	r3, r0
 801649e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 80164a2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	f040 819b 	bne.w	80167e2 <f_open+0x376>
		dj.obj.fs = fs;
 80164ac:	697b      	ldr	r3, [r7, #20]
 80164ae:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80164b0:	68ba      	ldr	r2, [r7, #8]
 80164b2:	f107 0318 	add.w	r3, r7, #24
 80164b6:	4611      	mov	r1, r2
 80164b8:	4618      	mov	r0, r3
 80164ba:	f7ff fbc5 	bl	8015c48 <follow_path>
 80164be:	4603      	mov	r3, r0
 80164c0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80164c4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80164c8:	2b00      	cmp	r3, #0
 80164ca:	d118      	bne.n	80164fe <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80164cc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80164d0:	b25b      	sxtb	r3, r3
 80164d2:	2b00      	cmp	r3, #0
 80164d4:	da03      	bge.n	80164de <f_open+0x72>
				res = FR_INVALID_NAME;
 80164d6:	2306      	movs	r3, #6
 80164d8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80164dc:	e00f      	b.n	80164fe <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80164de:	79fb      	ldrb	r3, [r7, #7]
 80164e0:	2b01      	cmp	r3, #1
 80164e2:	bf8c      	ite	hi
 80164e4:	2301      	movhi	r3, #1
 80164e6:	2300      	movls	r3, #0
 80164e8:	b2db      	uxtb	r3, r3
 80164ea:	461a      	mov	r2, r3
 80164ec:	f107 0318 	add.w	r3, r7, #24
 80164f0:	4611      	mov	r1, r2
 80164f2:	4618      	mov	r0, r3
 80164f4:	f7fd ff3c 	bl	8014370 <chk_lock>
 80164f8:	4603      	mov	r3, r0
 80164fa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80164fe:	79fb      	ldrb	r3, [r7, #7]
 8016500:	f003 031c 	and.w	r3, r3, #28
 8016504:	2b00      	cmp	r3, #0
 8016506:	d07f      	beq.n	8016608 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8016508:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801650c:	2b00      	cmp	r3, #0
 801650e:	d017      	beq.n	8016540 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8016510:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016514:	2b04      	cmp	r3, #4
 8016516:	d10e      	bne.n	8016536 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8016518:	f7fd ff86 	bl	8014428 <enq_lock>
 801651c:	4603      	mov	r3, r0
 801651e:	2b00      	cmp	r3, #0
 8016520:	d006      	beq.n	8016530 <f_open+0xc4>
 8016522:	f107 0318 	add.w	r3, r7, #24
 8016526:	4618      	mov	r0, r3
 8016528:	f7ff f8de 	bl	80156e8 <dir_register>
 801652c:	4603      	mov	r3, r0
 801652e:	e000      	b.n	8016532 <f_open+0xc6>
 8016530:	2312      	movs	r3, #18
 8016532:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8016536:	79fb      	ldrb	r3, [r7, #7]
 8016538:	f043 0308 	orr.w	r3, r3, #8
 801653c:	71fb      	strb	r3, [r7, #7]
 801653e:	e010      	b.n	8016562 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8016540:	7fbb      	ldrb	r3, [r7, #30]
 8016542:	f003 0311 	and.w	r3, r3, #17
 8016546:	2b00      	cmp	r3, #0
 8016548:	d003      	beq.n	8016552 <f_open+0xe6>
					res = FR_DENIED;
 801654a:	2307      	movs	r3, #7
 801654c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016550:	e007      	b.n	8016562 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8016552:	79fb      	ldrb	r3, [r7, #7]
 8016554:	f003 0304 	and.w	r3, r3, #4
 8016558:	2b00      	cmp	r3, #0
 801655a:	d002      	beq.n	8016562 <f_open+0xf6>
 801655c:	2308      	movs	r3, #8
 801655e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8016562:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016566:	2b00      	cmp	r3, #0
 8016568:	d168      	bne.n	801663c <f_open+0x1d0>
 801656a:	79fb      	ldrb	r3, [r7, #7]
 801656c:	f003 0308 	and.w	r3, r3, #8
 8016570:	2b00      	cmp	r3, #0
 8016572:	d063      	beq.n	801663c <f_open+0x1d0>
				dw = GET_FATTIME();
 8016574:	f7fb fd6a 	bl	801204c <get_fattime>
 8016578:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 801657a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801657c:	330e      	adds	r3, #14
 801657e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016580:	4618      	mov	r0, r3
 8016582:	f7fd fe4a 	bl	801421a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8016586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016588:	3316      	adds	r3, #22
 801658a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801658c:	4618      	mov	r0, r3
 801658e:	f7fd fe44 	bl	801421a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8016592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016594:	330b      	adds	r3, #11
 8016596:	2220      	movs	r2, #32
 8016598:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801659a:	697b      	ldr	r3, [r7, #20]
 801659c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801659e:	4611      	mov	r1, r2
 80165a0:	4618      	mov	r0, r3
 80165a2:	f7fe fe1a 	bl	80151da <ld_clust>
 80165a6:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80165a8:	697b      	ldr	r3, [r7, #20]
 80165aa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80165ac:	2200      	movs	r2, #0
 80165ae:	4618      	mov	r0, r3
 80165b0:	f7fe fe32 	bl	8015218 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80165b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80165b6:	331c      	adds	r3, #28
 80165b8:	2100      	movs	r1, #0
 80165ba:	4618      	mov	r0, r3
 80165bc:	f7fd fe2d 	bl	801421a <st_dword>
					fs->wflag = 1;
 80165c0:	697b      	ldr	r3, [r7, #20]
 80165c2:	2201      	movs	r2, #1
 80165c4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80165c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80165c8:	2b00      	cmp	r3, #0
 80165ca:	d037      	beq.n	801663c <f_open+0x1d0>
						dw = fs->winsect;
 80165cc:	697b      	ldr	r3, [r7, #20]
 80165ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80165d0:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 80165d2:	f107 0318 	add.w	r3, r7, #24
 80165d6:	2200      	movs	r2, #0
 80165d8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80165da:	4618      	mov	r0, r3
 80165dc:	f7fe fb22 	bl	8014c24 <remove_chain>
 80165e0:	4603      	mov	r3, r0
 80165e2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 80165e6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80165ea:	2b00      	cmp	r3, #0
 80165ec:	d126      	bne.n	801663c <f_open+0x1d0>
							res = move_window(fs, dw);
 80165ee:	697b      	ldr	r3, [r7, #20]
 80165f0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80165f2:	4618      	mov	r0, r3
 80165f4:	f7fe f86c 	bl	80146d0 <move_window>
 80165f8:	4603      	mov	r3, r0
 80165fa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80165fe:	697b      	ldr	r3, [r7, #20]
 8016600:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016602:	3a01      	subs	r2, #1
 8016604:	615a      	str	r2, [r3, #20]
 8016606:	e019      	b.n	801663c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8016608:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801660c:	2b00      	cmp	r3, #0
 801660e:	d115      	bne.n	801663c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8016610:	7fbb      	ldrb	r3, [r7, #30]
 8016612:	f003 0310 	and.w	r3, r3, #16
 8016616:	2b00      	cmp	r3, #0
 8016618:	d003      	beq.n	8016622 <f_open+0x1b6>
					res = FR_NO_FILE;
 801661a:	2304      	movs	r3, #4
 801661c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016620:	e00c      	b.n	801663c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8016622:	79fb      	ldrb	r3, [r7, #7]
 8016624:	f003 0302 	and.w	r3, r3, #2
 8016628:	2b00      	cmp	r3, #0
 801662a:	d007      	beq.n	801663c <f_open+0x1d0>
 801662c:	7fbb      	ldrb	r3, [r7, #30]
 801662e:	f003 0301 	and.w	r3, r3, #1
 8016632:	2b00      	cmp	r3, #0
 8016634:	d002      	beq.n	801663c <f_open+0x1d0>
						res = FR_DENIED;
 8016636:	2307      	movs	r3, #7
 8016638:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 801663c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016640:	2b00      	cmp	r3, #0
 8016642:	d126      	bne.n	8016692 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8016644:	79fb      	ldrb	r3, [r7, #7]
 8016646:	f003 0308 	and.w	r3, r3, #8
 801664a:	2b00      	cmp	r3, #0
 801664c:	d003      	beq.n	8016656 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 801664e:	79fb      	ldrb	r3, [r7, #7]
 8016650:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016654:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8016656:	697b      	ldr	r3, [r7, #20]
 8016658:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801665a:	68fb      	ldr	r3, [r7, #12]
 801665c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 801665e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016660:	68fb      	ldr	r3, [r7, #12]
 8016662:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016664:	79fb      	ldrb	r3, [r7, #7]
 8016666:	2b01      	cmp	r3, #1
 8016668:	bf8c      	ite	hi
 801666a:	2301      	movhi	r3, #1
 801666c:	2300      	movls	r3, #0
 801666e:	b2db      	uxtb	r3, r3
 8016670:	461a      	mov	r2, r3
 8016672:	f107 0318 	add.w	r3, r7, #24
 8016676:	4611      	mov	r1, r2
 8016678:	4618      	mov	r0, r3
 801667a:	f7fd fef7 	bl	801446c <inc_lock>
 801667e:	4602      	mov	r2, r0
 8016680:	68fb      	ldr	r3, [r7, #12]
 8016682:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8016684:	68fb      	ldr	r3, [r7, #12]
 8016686:	691b      	ldr	r3, [r3, #16]
 8016688:	2b00      	cmp	r3, #0
 801668a:	d102      	bne.n	8016692 <f_open+0x226>
 801668c:	2302      	movs	r3, #2
 801668e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8016692:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016696:	2b00      	cmp	r3, #0
 8016698:	f040 80a3 	bne.w	80167e2 <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801669c:	697b      	ldr	r3, [r7, #20]
 801669e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80166a0:	4611      	mov	r1, r2
 80166a2:	4618      	mov	r0, r3
 80166a4:	f7fe fd99 	bl	80151da <ld_clust>
 80166a8:	4602      	mov	r2, r0
 80166aa:	68fb      	ldr	r3, [r7, #12]
 80166ac:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80166ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166b0:	331c      	adds	r3, #28
 80166b2:	4618      	mov	r0, r3
 80166b4:	f7fd fd73 	bl	801419e <ld_dword>
 80166b8:	4602      	mov	r2, r0
 80166ba:	68fb      	ldr	r3, [r7, #12]
 80166bc:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80166be:	68fb      	ldr	r3, [r7, #12]
 80166c0:	2200      	movs	r2, #0
 80166c2:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80166c4:	697a      	ldr	r2, [r7, #20]
 80166c6:	68fb      	ldr	r3, [r7, #12]
 80166c8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80166ca:	697b      	ldr	r3, [r7, #20]
 80166cc:	88da      	ldrh	r2, [r3, #6]
 80166ce:	68fb      	ldr	r3, [r7, #12]
 80166d0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80166d2:	68fb      	ldr	r3, [r7, #12]
 80166d4:	79fa      	ldrb	r2, [r7, #7]
 80166d6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80166d8:	68fb      	ldr	r3, [r7, #12]
 80166da:	2200      	movs	r2, #0
 80166dc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80166de:	68fb      	ldr	r3, [r7, #12]
 80166e0:	2200      	movs	r2, #0
 80166e2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80166e4:	68fb      	ldr	r3, [r7, #12]
 80166e6:	2200      	movs	r2, #0
 80166e8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80166ea:	68fb      	ldr	r3, [r7, #12]
 80166ec:	3330      	adds	r3, #48	@ 0x30
 80166ee:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80166f2:	2100      	movs	r1, #0
 80166f4:	4618      	mov	r0, r3
 80166f6:	f7fd fddd 	bl	80142b4 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80166fa:	79fb      	ldrb	r3, [r7, #7]
 80166fc:	f003 0320 	and.w	r3, r3, #32
 8016700:	2b00      	cmp	r3, #0
 8016702:	d06e      	beq.n	80167e2 <f_open+0x376>
 8016704:	68fb      	ldr	r3, [r7, #12]
 8016706:	68db      	ldr	r3, [r3, #12]
 8016708:	2b00      	cmp	r3, #0
 801670a:	d06a      	beq.n	80167e2 <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801670c:	68fb      	ldr	r3, [r7, #12]
 801670e:	68da      	ldr	r2, [r3, #12]
 8016710:	68fb      	ldr	r3, [r7, #12]
 8016712:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8016714:	697b      	ldr	r3, [r7, #20]
 8016716:	895b      	ldrh	r3, [r3, #10]
 8016718:	461a      	mov	r2, r3
 801671a:	697b      	ldr	r3, [r7, #20]
 801671c:	899b      	ldrh	r3, [r3, #12]
 801671e:	fb02 f303 	mul.w	r3, r2, r3
 8016722:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8016724:	68fb      	ldr	r3, [r7, #12]
 8016726:	689b      	ldr	r3, [r3, #8]
 8016728:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801672a:	68fb      	ldr	r3, [r7, #12]
 801672c:	68db      	ldr	r3, [r3, #12]
 801672e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016730:	e016      	b.n	8016760 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8016732:	68fb      	ldr	r3, [r7, #12]
 8016734:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8016736:	4618      	mov	r0, r3
 8016738:	f7fe f887 	bl	801484a <get_fat>
 801673c:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 801673e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016740:	2b01      	cmp	r3, #1
 8016742:	d802      	bhi.n	801674a <f_open+0x2de>
 8016744:	2302      	movs	r3, #2
 8016746:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801674a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801674c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016750:	d102      	bne.n	8016758 <f_open+0x2ec>
 8016752:	2301      	movs	r3, #1
 8016754:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8016758:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801675a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801675c:	1ad3      	subs	r3, r2, r3
 801675e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016760:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016764:	2b00      	cmp	r3, #0
 8016766:	d103      	bne.n	8016770 <f_open+0x304>
 8016768:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801676a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801676c:	429a      	cmp	r2, r3
 801676e:	d8e0      	bhi.n	8016732 <f_open+0x2c6>
				}
				fp->clust = clst;
 8016770:	68fb      	ldr	r3, [r7, #12]
 8016772:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016774:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8016776:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801677a:	2b00      	cmp	r3, #0
 801677c:	d131      	bne.n	80167e2 <f_open+0x376>
 801677e:	697b      	ldr	r3, [r7, #20]
 8016780:	899b      	ldrh	r3, [r3, #12]
 8016782:	461a      	mov	r2, r3
 8016784:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016786:	fbb3 f1f2 	udiv	r1, r3, r2
 801678a:	fb01 f202 	mul.w	r2, r1, r2
 801678e:	1a9b      	subs	r3, r3, r2
 8016790:	2b00      	cmp	r3, #0
 8016792:	d026      	beq.n	80167e2 <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8016794:	697b      	ldr	r3, [r7, #20]
 8016796:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8016798:	4618      	mov	r0, r3
 801679a:	f7fe f837 	bl	801480c <clust2sect>
 801679e:	64f8      	str	r0, [r7, #76]	@ 0x4c
 80167a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80167a2:	2b00      	cmp	r3, #0
 80167a4:	d103      	bne.n	80167ae <f_open+0x342>
						res = FR_INT_ERR;
 80167a6:	2302      	movs	r3, #2
 80167a8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80167ac:	e019      	b.n	80167e2 <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80167ae:	697b      	ldr	r3, [r7, #20]
 80167b0:	899b      	ldrh	r3, [r3, #12]
 80167b2:	461a      	mov	r2, r3
 80167b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80167b6:	fbb3 f2f2 	udiv	r2, r3, r2
 80167ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80167bc:	441a      	add	r2, r3
 80167be:	68fb      	ldr	r3, [r7, #12]
 80167c0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80167c2:	697b      	ldr	r3, [r7, #20]
 80167c4:	7858      	ldrb	r0, [r3, #1]
 80167c6:	68fb      	ldr	r3, [r7, #12]
 80167c8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80167cc:	68fb      	ldr	r3, [r7, #12]
 80167ce:	6a1a      	ldr	r2, [r3, #32]
 80167d0:	2301      	movs	r3, #1
 80167d2:	f7fd fc6d 	bl	80140b0 <disk_read>
 80167d6:	4603      	mov	r3, r0
 80167d8:	2b00      	cmp	r3, #0
 80167da:	d002      	beq.n	80167e2 <f_open+0x376>
 80167dc:	2301      	movs	r3, #1
 80167de:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80167e2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80167e6:	2b00      	cmp	r3, #0
 80167e8:	d002      	beq.n	80167f0 <f_open+0x384>
 80167ea:	68fb      	ldr	r3, [r7, #12]
 80167ec:	2200      	movs	r2, #0
 80167ee:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80167f0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80167f4:	4618      	mov	r0, r3
 80167f6:	3768      	adds	r7, #104	@ 0x68
 80167f8:	46bd      	mov	sp, r7
 80167fa:	bd80      	pop	{r7, pc}

080167fc <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80167fc:	b580      	push	{r7, lr}
 80167fe:	b08e      	sub	sp, #56	@ 0x38
 8016800:	af00      	add	r7, sp, #0
 8016802:	60f8      	str	r0, [r7, #12]
 8016804:	60b9      	str	r1, [r7, #8]
 8016806:	607a      	str	r2, [r7, #4]
 8016808:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 801680a:	68bb      	ldr	r3, [r7, #8]
 801680c:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 801680e:	683b      	ldr	r3, [r7, #0]
 8016810:	2200      	movs	r2, #0
 8016812:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8016814:	68fb      	ldr	r3, [r7, #12]
 8016816:	f107 0214 	add.w	r2, r7, #20
 801681a:	4611      	mov	r1, r2
 801681c:	4618      	mov	r0, r3
 801681e:	f7ff fda9 	bl	8016374 <validate>
 8016822:	4603      	mov	r3, r0
 8016824:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8016828:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801682c:	2b00      	cmp	r3, #0
 801682e:	d107      	bne.n	8016840 <f_read+0x44>
 8016830:	68fb      	ldr	r3, [r7, #12]
 8016832:	7d5b      	ldrb	r3, [r3, #21]
 8016834:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8016838:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801683c:	2b00      	cmp	r3, #0
 801683e:	d002      	beq.n	8016846 <f_read+0x4a>
 8016840:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8016844:	e135      	b.n	8016ab2 <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8016846:	68fb      	ldr	r3, [r7, #12]
 8016848:	7d1b      	ldrb	r3, [r3, #20]
 801684a:	f003 0301 	and.w	r3, r3, #1
 801684e:	2b00      	cmp	r3, #0
 8016850:	d101      	bne.n	8016856 <f_read+0x5a>
 8016852:	2307      	movs	r3, #7
 8016854:	e12d      	b.n	8016ab2 <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 8016856:	68fb      	ldr	r3, [r7, #12]
 8016858:	68da      	ldr	r2, [r3, #12]
 801685a:	68fb      	ldr	r3, [r7, #12]
 801685c:	699b      	ldr	r3, [r3, #24]
 801685e:	1ad3      	subs	r3, r2, r3
 8016860:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8016862:	687a      	ldr	r2, [r7, #4]
 8016864:	6a3b      	ldr	r3, [r7, #32]
 8016866:	429a      	cmp	r2, r3
 8016868:	f240 811e 	bls.w	8016aa8 <f_read+0x2ac>
 801686c:	6a3b      	ldr	r3, [r7, #32]
 801686e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8016870:	e11a      	b.n	8016aa8 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8016872:	68fb      	ldr	r3, [r7, #12]
 8016874:	699b      	ldr	r3, [r3, #24]
 8016876:	697a      	ldr	r2, [r7, #20]
 8016878:	8992      	ldrh	r2, [r2, #12]
 801687a:	fbb3 f1f2 	udiv	r1, r3, r2
 801687e:	fb01 f202 	mul.w	r2, r1, r2
 8016882:	1a9b      	subs	r3, r3, r2
 8016884:	2b00      	cmp	r3, #0
 8016886:	f040 80d5 	bne.w	8016a34 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 801688a:	68fb      	ldr	r3, [r7, #12]
 801688c:	699b      	ldr	r3, [r3, #24]
 801688e:	697a      	ldr	r2, [r7, #20]
 8016890:	8992      	ldrh	r2, [r2, #12]
 8016892:	fbb3 f3f2 	udiv	r3, r3, r2
 8016896:	697a      	ldr	r2, [r7, #20]
 8016898:	8952      	ldrh	r2, [r2, #10]
 801689a:	3a01      	subs	r2, #1
 801689c:	4013      	ands	r3, r2
 801689e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80168a0:	69fb      	ldr	r3, [r7, #28]
 80168a2:	2b00      	cmp	r3, #0
 80168a4:	d12f      	bne.n	8016906 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80168a6:	68fb      	ldr	r3, [r7, #12]
 80168a8:	699b      	ldr	r3, [r3, #24]
 80168aa:	2b00      	cmp	r3, #0
 80168ac:	d103      	bne.n	80168b6 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80168ae:	68fb      	ldr	r3, [r7, #12]
 80168b0:	689b      	ldr	r3, [r3, #8]
 80168b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80168b4:	e013      	b.n	80168de <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80168b6:	68fb      	ldr	r3, [r7, #12]
 80168b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80168ba:	2b00      	cmp	r3, #0
 80168bc:	d007      	beq.n	80168ce <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80168be:	68fb      	ldr	r3, [r7, #12]
 80168c0:	699b      	ldr	r3, [r3, #24]
 80168c2:	4619      	mov	r1, r3
 80168c4:	68f8      	ldr	r0, [r7, #12]
 80168c6:	f7fe faaa 	bl	8014e1e <clmt_clust>
 80168ca:	6338      	str	r0, [r7, #48]	@ 0x30
 80168cc:	e007      	b.n	80168de <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80168ce:	68fa      	ldr	r2, [r7, #12]
 80168d0:	68fb      	ldr	r3, [r7, #12]
 80168d2:	69db      	ldr	r3, [r3, #28]
 80168d4:	4619      	mov	r1, r3
 80168d6:	4610      	mov	r0, r2
 80168d8:	f7fd ffb7 	bl	801484a <get_fat>
 80168dc:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80168de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80168e0:	2b01      	cmp	r3, #1
 80168e2:	d804      	bhi.n	80168ee <f_read+0xf2>
 80168e4:	68fb      	ldr	r3, [r7, #12]
 80168e6:	2202      	movs	r2, #2
 80168e8:	755a      	strb	r2, [r3, #21]
 80168ea:	2302      	movs	r3, #2
 80168ec:	e0e1      	b.n	8016ab2 <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80168ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80168f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80168f4:	d104      	bne.n	8016900 <f_read+0x104>
 80168f6:	68fb      	ldr	r3, [r7, #12]
 80168f8:	2201      	movs	r2, #1
 80168fa:	755a      	strb	r2, [r3, #21]
 80168fc:	2301      	movs	r3, #1
 80168fe:	e0d8      	b.n	8016ab2 <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8016900:	68fb      	ldr	r3, [r7, #12]
 8016902:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016904:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8016906:	697a      	ldr	r2, [r7, #20]
 8016908:	68fb      	ldr	r3, [r7, #12]
 801690a:	69db      	ldr	r3, [r3, #28]
 801690c:	4619      	mov	r1, r3
 801690e:	4610      	mov	r0, r2
 8016910:	f7fd ff7c 	bl	801480c <clust2sect>
 8016914:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8016916:	69bb      	ldr	r3, [r7, #24]
 8016918:	2b00      	cmp	r3, #0
 801691a:	d104      	bne.n	8016926 <f_read+0x12a>
 801691c:	68fb      	ldr	r3, [r7, #12]
 801691e:	2202      	movs	r2, #2
 8016920:	755a      	strb	r2, [r3, #21]
 8016922:	2302      	movs	r3, #2
 8016924:	e0c5      	b.n	8016ab2 <f_read+0x2b6>
			sect += csect;
 8016926:	69ba      	ldr	r2, [r7, #24]
 8016928:	69fb      	ldr	r3, [r7, #28]
 801692a:	4413      	add	r3, r2
 801692c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 801692e:	697b      	ldr	r3, [r7, #20]
 8016930:	899b      	ldrh	r3, [r3, #12]
 8016932:	461a      	mov	r2, r3
 8016934:	687b      	ldr	r3, [r7, #4]
 8016936:	fbb3 f3f2 	udiv	r3, r3, r2
 801693a:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 801693c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801693e:	2b00      	cmp	r3, #0
 8016940:	d041      	beq.n	80169c6 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8016942:	69fa      	ldr	r2, [r7, #28]
 8016944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016946:	4413      	add	r3, r2
 8016948:	697a      	ldr	r2, [r7, #20]
 801694a:	8952      	ldrh	r2, [r2, #10]
 801694c:	4293      	cmp	r3, r2
 801694e:	d905      	bls.n	801695c <f_read+0x160>
					cc = fs->csize - csect;
 8016950:	697b      	ldr	r3, [r7, #20]
 8016952:	895b      	ldrh	r3, [r3, #10]
 8016954:	461a      	mov	r2, r3
 8016956:	69fb      	ldr	r3, [r7, #28]
 8016958:	1ad3      	subs	r3, r2, r3
 801695a:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801695c:	697b      	ldr	r3, [r7, #20]
 801695e:	7858      	ldrb	r0, [r3, #1]
 8016960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016962:	69ba      	ldr	r2, [r7, #24]
 8016964:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8016966:	f7fd fba3 	bl	80140b0 <disk_read>
 801696a:	4603      	mov	r3, r0
 801696c:	2b00      	cmp	r3, #0
 801696e:	d004      	beq.n	801697a <f_read+0x17e>
 8016970:	68fb      	ldr	r3, [r7, #12]
 8016972:	2201      	movs	r2, #1
 8016974:	755a      	strb	r2, [r3, #21]
 8016976:	2301      	movs	r3, #1
 8016978:	e09b      	b.n	8016ab2 <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 801697a:	68fb      	ldr	r3, [r7, #12]
 801697c:	7d1b      	ldrb	r3, [r3, #20]
 801697e:	b25b      	sxtb	r3, r3
 8016980:	2b00      	cmp	r3, #0
 8016982:	da18      	bge.n	80169b6 <f_read+0x1ba>
 8016984:	68fb      	ldr	r3, [r7, #12]
 8016986:	6a1a      	ldr	r2, [r3, #32]
 8016988:	69bb      	ldr	r3, [r7, #24]
 801698a:	1ad3      	subs	r3, r2, r3
 801698c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801698e:	429a      	cmp	r2, r3
 8016990:	d911      	bls.n	80169b6 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8016992:	68fb      	ldr	r3, [r7, #12]
 8016994:	6a1a      	ldr	r2, [r3, #32]
 8016996:	69bb      	ldr	r3, [r7, #24]
 8016998:	1ad3      	subs	r3, r2, r3
 801699a:	697a      	ldr	r2, [r7, #20]
 801699c:	8992      	ldrh	r2, [r2, #12]
 801699e:	fb02 f303 	mul.w	r3, r2, r3
 80169a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80169a4:	18d0      	adds	r0, r2, r3
 80169a6:	68fb      	ldr	r3, [r7, #12]
 80169a8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80169ac:	697b      	ldr	r3, [r7, #20]
 80169ae:	899b      	ldrh	r3, [r3, #12]
 80169b0:	461a      	mov	r2, r3
 80169b2:	f7fd fc5e 	bl	8014272 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80169b6:	697b      	ldr	r3, [r7, #20]
 80169b8:	899b      	ldrh	r3, [r3, #12]
 80169ba:	461a      	mov	r2, r3
 80169bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80169be:	fb02 f303 	mul.w	r3, r2, r3
 80169c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 80169c4:	e05c      	b.n	8016a80 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80169c6:	68fb      	ldr	r3, [r7, #12]
 80169c8:	6a1b      	ldr	r3, [r3, #32]
 80169ca:	69ba      	ldr	r2, [r7, #24]
 80169cc:	429a      	cmp	r2, r3
 80169ce:	d02e      	beq.n	8016a2e <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80169d0:	68fb      	ldr	r3, [r7, #12]
 80169d2:	7d1b      	ldrb	r3, [r3, #20]
 80169d4:	b25b      	sxtb	r3, r3
 80169d6:	2b00      	cmp	r3, #0
 80169d8:	da18      	bge.n	8016a0c <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80169da:	697b      	ldr	r3, [r7, #20]
 80169dc:	7858      	ldrb	r0, [r3, #1]
 80169de:	68fb      	ldr	r3, [r7, #12]
 80169e0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80169e4:	68fb      	ldr	r3, [r7, #12]
 80169e6:	6a1a      	ldr	r2, [r3, #32]
 80169e8:	2301      	movs	r3, #1
 80169ea:	f7fd fb81 	bl	80140f0 <disk_write>
 80169ee:	4603      	mov	r3, r0
 80169f0:	2b00      	cmp	r3, #0
 80169f2:	d004      	beq.n	80169fe <f_read+0x202>
 80169f4:	68fb      	ldr	r3, [r7, #12]
 80169f6:	2201      	movs	r2, #1
 80169f8:	755a      	strb	r2, [r3, #21]
 80169fa:	2301      	movs	r3, #1
 80169fc:	e059      	b.n	8016ab2 <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 80169fe:	68fb      	ldr	r3, [r7, #12]
 8016a00:	7d1b      	ldrb	r3, [r3, #20]
 8016a02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016a06:	b2da      	uxtb	r2, r3
 8016a08:	68fb      	ldr	r3, [r7, #12]
 8016a0a:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8016a0c:	697b      	ldr	r3, [r7, #20]
 8016a0e:	7858      	ldrb	r0, [r3, #1]
 8016a10:	68fb      	ldr	r3, [r7, #12]
 8016a12:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016a16:	2301      	movs	r3, #1
 8016a18:	69ba      	ldr	r2, [r7, #24]
 8016a1a:	f7fd fb49 	bl	80140b0 <disk_read>
 8016a1e:	4603      	mov	r3, r0
 8016a20:	2b00      	cmp	r3, #0
 8016a22:	d004      	beq.n	8016a2e <f_read+0x232>
 8016a24:	68fb      	ldr	r3, [r7, #12]
 8016a26:	2201      	movs	r2, #1
 8016a28:	755a      	strb	r2, [r3, #21]
 8016a2a:	2301      	movs	r3, #1
 8016a2c:	e041      	b.n	8016ab2 <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8016a2e:	68fb      	ldr	r3, [r7, #12]
 8016a30:	69ba      	ldr	r2, [r7, #24]
 8016a32:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8016a34:	697b      	ldr	r3, [r7, #20]
 8016a36:	899b      	ldrh	r3, [r3, #12]
 8016a38:	4618      	mov	r0, r3
 8016a3a:	68fb      	ldr	r3, [r7, #12]
 8016a3c:	699b      	ldr	r3, [r3, #24]
 8016a3e:	697a      	ldr	r2, [r7, #20]
 8016a40:	8992      	ldrh	r2, [r2, #12]
 8016a42:	fbb3 f1f2 	udiv	r1, r3, r2
 8016a46:	fb01 f202 	mul.w	r2, r1, r2
 8016a4a:	1a9b      	subs	r3, r3, r2
 8016a4c:	1ac3      	subs	r3, r0, r3
 8016a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8016a50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	429a      	cmp	r2, r3
 8016a56:	d901      	bls.n	8016a5c <f_read+0x260>
 8016a58:	687b      	ldr	r3, [r7, #4]
 8016a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8016a5c:	68fb      	ldr	r3, [r7, #12]
 8016a5e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016a62:	68fb      	ldr	r3, [r7, #12]
 8016a64:	699b      	ldr	r3, [r3, #24]
 8016a66:	697a      	ldr	r2, [r7, #20]
 8016a68:	8992      	ldrh	r2, [r2, #12]
 8016a6a:	fbb3 f0f2 	udiv	r0, r3, r2
 8016a6e:	fb00 f202 	mul.w	r2, r0, r2
 8016a72:	1a9b      	subs	r3, r3, r2
 8016a74:	440b      	add	r3, r1
 8016a76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016a78:	4619      	mov	r1, r3
 8016a7a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016a7c:	f7fd fbf9 	bl	8014272 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8016a80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a84:	4413      	add	r3, r2
 8016a86:	627b      	str	r3, [r7, #36]	@ 0x24
 8016a88:	68fb      	ldr	r3, [r7, #12]
 8016a8a:	699a      	ldr	r2, [r3, #24]
 8016a8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a8e:	441a      	add	r2, r3
 8016a90:	68fb      	ldr	r3, [r7, #12]
 8016a92:	619a      	str	r2, [r3, #24]
 8016a94:	683b      	ldr	r3, [r7, #0]
 8016a96:	681a      	ldr	r2, [r3, #0]
 8016a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a9a:	441a      	add	r2, r3
 8016a9c:	683b      	ldr	r3, [r7, #0]
 8016a9e:	601a      	str	r2, [r3, #0]
 8016aa0:	687a      	ldr	r2, [r7, #4]
 8016aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016aa4:	1ad3      	subs	r3, r2, r3
 8016aa6:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8016aa8:	687b      	ldr	r3, [r7, #4]
 8016aaa:	2b00      	cmp	r3, #0
 8016aac:	f47f aee1 	bne.w	8016872 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8016ab0:	2300      	movs	r3, #0
}
 8016ab2:	4618      	mov	r0, r3
 8016ab4:	3738      	adds	r7, #56	@ 0x38
 8016ab6:	46bd      	mov	sp, r7
 8016ab8:	bd80      	pop	{r7, pc}

08016aba <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8016aba:	b580      	push	{r7, lr}
 8016abc:	b08c      	sub	sp, #48	@ 0x30
 8016abe:	af00      	add	r7, sp, #0
 8016ac0:	60f8      	str	r0, [r7, #12]
 8016ac2:	60b9      	str	r1, [r7, #8]
 8016ac4:	607a      	str	r2, [r7, #4]
 8016ac6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8016ac8:	68bb      	ldr	r3, [r7, #8]
 8016aca:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8016acc:	683b      	ldr	r3, [r7, #0]
 8016ace:	2200      	movs	r2, #0
 8016ad0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8016ad2:	68fb      	ldr	r3, [r7, #12]
 8016ad4:	f107 0210 	add.w	r2, r7, #16
 8016ad8:	4611      	mov	r1, r2
 8016ada:	4618      	mov	r0, r3
 8016adc:	f7ff fc4a 	bl	8016374 <validate>
 8016ae0:	4603      	mov	r3, r0
 8016ae2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8016ae6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016aea:	2b00      	cmp	r3, #0
 8016aec:	d107      	bne.n	8016afe <f_write+0x44>
 8016aee:	68fb      	ldr	r3, [r7, #12]
 8016af0:	7d5b      	ldrb	r3, [r3, #21]
 8016af2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8016af6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016afa:	2b00      	cmp	r3, #0
 8016afc:	d002      	beq.n	8016b04 <f_write+0x4a>
 8016afe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016b02:	e16a      	b.n	8016dda <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8016b04:	68fb      	ldr	r3, [r7, #12]
 8016b06:	7d1b      	ldrb	r3, [r3, #20]
 8016b08:	f003 0302 	and.w	r3, r3, #2
 8016b0c:	2b00      	cmp	r3, #0
 8016b0e:	d101      	bne.n	8016b14 <f_write+0x5a>
 8016b10:	2307      	movs	r3, #7
 8016b12:	e162      	b.n	8016dda <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8016b14:	68fb      	ldr	r3, [r7, #12]
 8016b16:	699a      	ldr	r2, [r3, #24]
 8016b18:	687b      	ldr	r3, [r7, #4]
 8016b1a:	441a      	add	r2, r3
 8016b1c:	68fb      	ldr	r3, [r7, #12]
 8016b1e:	699b      	ldr	r3, [r3, #24]
 8016b20:	429a      	cmp	r2, r3
 8016b22:	f080 814c 	bcs.w	8016dbe <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8016b26:	68fb      	ldr	r3, [r7, #12]
 8016b28:	699b      	ldr	r3, [r3, #24]
 8016b2a:	43db      	mvns	r3, r3
 8016b2c:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8016b2e:	e146      	b.n	8016dbe <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8016b30:	68fb      	ldr	r3, [r7, #12]
 8016b32:	699b      	ldr	r3, [r3, #24]
 8016b34:	693a      	ldr	r2, [r7, #16]
 8016b36:	8992      	ldrh	r2, [r2, #12]
 8016b38:	fbb3 f1f2 	udiv	r1, r3, r2
 8016b3c:	fb01 f202 	mul.w	r2, r1, r2
 8016b40:	1a9b      	subs	r3, r3, r2
 8016b42:	2b00      	cmp	r3, #0
 8016b44:	f040 80f1 	bne.w	8016d2a <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8016b48:	68fb      	ldr	r3, [r7, #12]
 8016b4a:	699b      	ldr	r3, [r3, #24]
 8016b4c:	693a      	ldr	r2, [r7, #16]
 8016b4e:	8992      	ldrh	r2, [r2, #12]
 8016b50:	fbb3 f3f2 	udiv	r3, r3, r2
 8016b54:	693a      	ldr	r2, [r7, #16]
 8016b56:	8952      	ldrh	r2, [r2, #10]
 8016b58:	3a01      	subs	r2, #1
 8016b5a:	4013      	ands	r3, r2
 8016b5c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8016b5e:	69bb      	ldr	r3, [r7, #24]
 8016b60:	2b00      	cmp	r3, #0
 8016b62:	d143      	bne.n	8016bec <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8016b64:	68fb      	ldr	r3, [r7, #12]
 8016b66:	699b      	ldr	r3, [r3, #24]
 8016b68:	2b00      	cmp	r3, #0
 8016b6a:	d10c      	bne.n	8016b86 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8016b6c:	68fb      	ldr	r3, [r7, #12]
 8016b6e:	689b      	ldr	r3, [r3, #8]
 8016b70:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8016b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b74:	2b00      	cmp	r3, #0
 8016b76:	d11a      	bne.n	8016bae <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8016b78:	68fb      	ldr	r3, [r7, #12]
 8016b7a:	2100      	movs	r1, #0
 8016b7c:	4618      	mov	r0, r3
 8016b7e:	f7fe f8b6 	bl	8014cee <create_chain>
 8016b82:	62b8      	str	r0, [r7, #40]	@ 0x28
 8016b84:	e013      	b.n	8016bae <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8016b86:	68fb      	ldr	r3, [r7, #12]
 8016b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b8a:	2b00      	cmp	r3, #0
 8016b8c:	d007      	beq.n	8016b9e <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8016b8e:	68fb      	ldr	r3, [r7, #12]
 8016b90:	699b      	ldr	r3, [r3, #24]
 8016b92:	4619      	mov	r1, r3
 8016b94:	68f8      	ldr	r0, [r7, #12]
 8016b96:	f7fe f942 	bl	8014e1e <clmt_clust>
 8016b9a:	62b8      	str	r0, [r7, #40]	@ 0x28
 8016b9c:	e007      	b.n	8016bae <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8016b9e:	68fa      	ldr	r2, [r7, #12]
 8016ba0:	68fb      	ldr	r3, [r7, #12]
 8016ba2:	69db      	ldr	r3, [r3, #28]
 8016ba4:	4619      	mov	r1, r3
 8016ba6:	4610      	mov	r0, r2
 8016ba8:	f7fe f8a1 	bl	8014cee <create_chain>
 8016bac:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8016bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016bb0:	2b00      	cmp	r3, #0
 8016bb2:	f000 8109 	beq.w	8016dc8 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8016bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016bb8:	2b01      	cmp	r3, #1
 8016bba:	d104      	bne.n	8016bc6 <f_write+0x10c>
 8016bbc:	68fb      	ldr	r3, [r7, #12]
 8016bbe:	2202      	movs	r2, #2
 8016bc0:	755a      	strb	r2, [r3, #21]
 8016bc2:	2302      	movs	r3, #2
 8016bc4:	e109      	b.n	8016dda <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016bcc:	d104      	bne.n	8016bd8 <f_write+0x11e>
 8016bce:	68fb      	ldr	r3, [r7, #12]
 8016bd0:	2201      	movs	r2, #1
 8016bd2:	755a      	strb	r2, [r3, #21]
 8016bd4:	2301      	movs	r3, #1
 8016bd6:	e100      	b.n	8016dda <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8016bd8:	68fb      	ldr	r3, [r7, #12]
 8016bda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016bdc:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8016bde:	68fb      	ldr	r3, [r7, #12]
 8016be0:	689b      	ldr	r3, [r3, #8]
 8016be2:	2b00      	cmp	r3, #0
 8016be4:	d102      	bne.n	8016bec <f_write+0x132>
 8016be6:	68fb      	ldr	r3, [r7, #12]
 8016be8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016bea:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8016bec:	68fb      	ldr	r3, [r7, #12]
 8016bee:	7d1b      	ldrb	r3, [r3, #20]
 8016bf0:	b25b      	sxtb	r3, r3
 8016bf2:	2b00      	cmp	r3, #0
 8016bf4:	da18      	bge.n	8016c28 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016bf6:	693b      	ldr	r3, [r7, #16]
 8016bf8:	7858      	ldrb	r0, [r3, #1]
 8016bfa:	68fb      	ldr	r3, [r7, #12]
 8016bfc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016c00:	68fb      	ldr	r3, [r7, #12]
 8016c02:	6a1a      	ldr	r2, [r3, #32]
 8016c04:	2301      	movs	r3, #1
 8016c06:	f7fd fa73 	bl	80140f0 <disk_write>
 8016c0a:	4603      	mov	r3, r0
 8016c0c:	2b00      	cmp	r3, #0
 8016c0e:	d004      	beq.n	8016c1a <f_write+0x160>
 8016c10:	68fb      	ldr	r3, [r7, #12]
 8016c12:	2201      	movs	r2, #1
 8016c14:	755a      	strb	r2, [r3, #21]
 8016c16:	2301      	movs	r3, #1
 8016c18:	e0df      	b.n	8016dda <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016c1a:	68fb      	ldr	r3, [r7, #12]
 8016c1c:	7d1b      	ldrb	r3, [r3, #20]
 8016c1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016c22:	b2da      	uxtb	r2, r3
 8016c24:	68fb      	ldr	r3, [r7, #12]
 8016c26:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8016c28:	693a      	ldr	r2, [r7, #16]
 8016c2a:	68fb      	ldr	r3, [r7, #12]
 8016c2c:	69db      	ldr	r3, [r3, #28]
 8016c2e:	4619      	mov	r1, r3
 8016c30:	4610      	mov	r0, r2
 8016c32:	f7fd fdeb 	bl	801480c <clust2sect>
 8016c36:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8016c38:	697b      	ldr	r3, [r7, #20]
 8016c3a:	2b00      	cmp	r3, #0
 8016c3c:	d104      	bne.n	8016c48 <f_write+0x18e>
 8016c3e:	68fb      	ldr	r3, [r7, #12]
 8016c40:	2202      	movs	r2, #2
 8016c42:	755a      	strb	r2, [r3, #21]
 8016c44:	2302      	movs	r3, #2
 8016c46:	e0c8      	b.n	8016dda <f_write+0x320>
			sect += csect;
 8016c48:	697a      	ldr	r2, [r7, #20]
 8016c4a:	69bb      	ldr	r3, [r7, #24]
 8016c4c:	4413      	add	r3, r2
 8016c4e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8016c50:	693b      	ldr	r3, [r7, #16]
 8016c52:	899b      	ldrh	r3, [r3, #12]
 8016c54:	461a      	mov	r2, r3
 8016c56:	687b      	ldr	r3, [r7, #4]
 8016c58:	fbb3 f3f2 	udiv	r3, r3, r2
 8016c5c:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8016c5e:	6a3b      	ldr	r3, [r7, #32]
 8016c60:	2b00      	cmp	r3, #0
 8016c62:	d043      	beq.n	8016cec <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8016c64:	69ba      	ldr	r2, [r7, #24]
 8016c66:	6a3b      	ldr	r3, [r7, #32]
 8016c68:	4413      	add	r3, r2
 8016c6a:	693a      	ldr	r2, [r7, #16]
 8016c6c:	8952      	ldrh	r2, [r2, #10]
 8016c6e:	4293      	cmp	r3, r2
 8016c70:	d905      	bls.n	8016c7e <f_write+0x1c4>
					cc = fs->csize - csect;
 8016c72:	693b      	ldr	r3, [r7, #16]
 8016c74:	895b      	ldrh	r3, [r3, #10]
 8016c76:	461a      	mov	r2, r3
 8016c78:	69bb      	ldr	r3, [r7, #24]
 8016c7a:	1ad3      	subs	r3, r2, r3
 8016c7c:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016c7e:	693b      	ldr	r3, [r7, #16]
 8016c80:	7858      	ldrb	r0, [r3, #1]
 8016c82:	6a3b      	ldr	r3, [r7, #32]
 8016c84:	697a      	ldr	r2, [r7, #20]
 8016c86:	69f9      	ldr	r1, [r7, #28]
 8016c88:	f7fd fa32 	bl	80140f0 <disk_write>
 8016c8c:	4603      	mov	r3, r0
 8016c8e:	2b00      	cmp	r3, #0
 8016c90:	d004      	beq.n	8016c9c <f_write+0x1e2>
 8016c92:	68fb      	ldr	r3, [r7, #12]
 8016c94:	2201      	movs	r2, #1
 8016c96:	755a      	strb	r2, [r3, #21]
 8016c98:	2301      	movs	r3, #1
 8016c9a:	e09e      	b.n	8016dda <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8016c9c:	68fb      	ldr	r3, [r7, #12]
 8016c9e:	6a1a      	ldr	r2, [r3, #32]
 8016ca0:	697b      	ldr	r3, [r7, #20]
 8016ca2:	1ad3      	subs	r3, r2, r3
 8016ca4:	6a3a      	ldr	r2, [r7, #32]
 8016ca6:	429a      	cmp	r2, r3
 8016ca8:	d918      	bls.n	8016cdc <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8016caa:	68fb      	ldr	r3, [r7, #12]
 8016cac:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8016cb0:	68fb      	ldr	r3, [r7, #12]
 8016cb2:	6a1a      	ldr	r2, [r3, #32]
 8016cb4:	697b      	ldr	r3, [r7, #20]
 8016cb6:	1ad3      	subs	r3, r2, r3
 8016cb8:	693a      	ldr	r2, [r7, #16]
 8016cba:	8992      	ldrh	r2, [r2, #12]
 8016cbc:	fb02 f303 	mul.w	r3, r2, r3
 8016cc0:	69fa      	ldr	r2, [r7, #28]
 8016cc2:	18d1      	adds	r1, r2, r3
 8016cc4:	693b      	ldr	r3, [r7, #16]
 8016cc6:	899b      	ldrh	r3, [r3, #12]
 8016cc8:	461a      	mov	r2, r3
 8016cca:	f7fd fad2 	bl	8014272 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8016cce:	68fb      	ldr	r3, [r7, #12]
 8016cd0:	7d1b      	ldrb	r3, [r3, #20]
 8016cd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016cd6:	b2da      	uxtb	r2, r3
 8016cd8:	68fb      	ldr	r3, [r7, #12]
 8016cda:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8016cdc:	693b      	ldr	r3, [r7, #16]
 8016cde:	899b      	ldrh	r3, [r3, #12]
 8016ce0:	461a      	mov	r2, r3
 8016ce2:	6a3b      	ldr	r3, [r7, #32]
 8016ce4:	fb02 f303 	mul.w	r3, r2, r3
 8016ce8:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8016cea:	e04b      	b.n	8016d84 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8016cec:	68fb      	ldr	r3, [r7, #12]
 8016cee:	6a1b      	ldr	r3, [r3, #32]
 8016cf0:	697a      	ldr	r2, [r7, #20]
 8016cf2:	429a      	cmp	r2, r3
 8016cf4:	d016      	beq.n	8016d24 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8016cf6:	68fb      	ldr	r3, [r7, #12]
 8016cf8:	699a      	ldr	r2, [r3, #24]
 8016cfa:	68fb      	ldr	r3, [r7, #12]
 8016cfc:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8016cfe:	429a      	cmp	r2, r3
 8016d00:	d210      	bcs.n	8016d24 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8016d02:	693b      	ldr	r3, [r7, #16]
 8016d04:	7858      	ldrb	r0, [r3, #1]
 8016d06:	68fb      	ldr	r3, [r7, #12]
 8016d08:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016d0c:	2301      	movs	r3, #1
 8016d0e:	697a      	ldr	r2, [r7, #20]
 8016d10:	f7fd f9ce 	bl	80140b0 <disk_read>
 8016d14:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8016d16:	2b00      	cmp	r3, #0
 8016d18:	d004      	beq.n	8016d24 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8016d1a:	68fb      	ldr	r3, [r7, #12]
 8016d1c:	2201      	movs	r2, #1
 8016d1e:	755a      	strb	r2, [r3, #21]
 8016d20:	2301      	movs	r3, #1
 8016d22:	e05a      	b.n	8016dda <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8016d24:	68fb      	ldr	r3, [r7, #12]
 8016d26:	697a      	ldr	r2, [r7, #20]
 8016d28:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8016d2a:	693b      	ldr	r3, [r7, #16]
 8016d2c:	899b      	ldrh	r3, [r3, #12]
 8016d2e:	4618      	mov	r0, r3
 8016d30:	68fb      	ldr	r3, [r7, #12]
 8016d32:	699b      	ldr	r3, [r3, #24]
 8016d34:	693a      	ldr	r2, [r7, #16]
 8016d36:	8992      	ldrh	r2, [r2, #12]
 8016d38:	fbb3 f1f2 	udiv	r1, r3, r2
 8016d3c:	fb01 f202 	mul.w	r2, r1, r2
 8016d40:	1a9b      	subs	r3, r3, r2
 8016d42:	1ac3      	subs	r3, r0, r3
 8016d44:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8016d46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016d48:	687b      	ldr	r3, [r7, #4]
 8016d4a:	429a      	cmp	r2, r3
 8016d4c:	d901      	bls.n	8016d52 <f_write+0x298>
 8016d4e:	687b      	ldr	r3, [r7, #4]
 8016d50:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8016d52:	68fb      	ldr	r3, [r7, #12]
 8016d54:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016d58:	68fb      	ldr	r3, [r7, #12]
 8016d5a:	699b      	ldr	r3, [r3, #24]
 8016d5c:	693a      	ldr	r2, [r7, #16]
 8016d5e:	8992      	ldrh	r2, [r2, #12]
 8016d60:	fbb3 f0f2 	udiv	r0, r3, r2
 8016d64:	fb00 f202 	mul.w	r2, r0, r2
 8016d68:	1a9b      	subs	r3, r3, r2
 8016d6a:	440b      	add	r3, r1
 8016d6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016d6e:	69f9      	ldr	r1, [r7, #28]
 8016d70:	4618      	mov	r0, r3
 8016d72:	f7fd fa7e 	bl	8014272 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8016d76:	68fb      	ldr	r3, [r7, #12]
 8016d78:	7d1b      	ldrb	r3, [r3, #20]
 8016d7a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016d7e:	b2da      	uxtb	r2, r3
 8016d80:	68fb      	ldr	r3, [r7, #12]
 8016d82:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8016d84:	69fa      	ldr	r2, [r7, #28]
 8016d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016d88:	4413      	add	r3, r2
 8016d8a:	61fb      	str	r3, [r7, #28]
 8016d8c:	68fb      	ldr	r3, [r7, #12]
 8016d8e:	699a      	ldr	r2, [r3, #24]
 8016d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016d92:	441a      	add	r2, r3
 8016d94:	68fb      	ldr	r3, [r7, #12]
 8016d96:	619a      	str	r2, [r3, #24]
 8016d98:	68fb      	ldr	r3, [r7, #12]
 8016d9a:	68da      	ldr	r2, [r3, #12]
 8016d9c:	68fb      	ldr	r3, [r7, #12]
 8016d9e:	699b      	ldr	r3, [r3, #24]
 8016da0:	429a      	cmp	r2, r3
 8016da2:	bf38      	it	cc
 8016da4:	461a      	movcc	r2, r3
 8016da6:	68fb      	ldr	r3, [r7, #12]
 8016da8:	60da      	str	r2, [r3, #12]
 8016daa:	683b      	ldr	r3, [r7, #0]
 8016dac:	681a      	ldr	r2, [r3, #0]
 8016dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016db0:	441a      	add	r2, r3
 8016db2:	683b      	ldr	r3, [r7, #0]
 8016db4:	601a      	str	r2, [r3, #0]
 8016db6:	687a      	ldr	r2, [r7, #4]
 8016db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016dba:	1ad3      	subs	r3, r2, r3
 8016dbc:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8016dbe:	687b      	ldr	r3, [r7, #4]
 8016dc0:	2b00      	cmp	r3, #0
 8016dc2:	f47f aeb5 	bne.w	8016b30 <f_write+0x76>
 8016dc6:	e000      	b.n	8016dca <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8016dc8:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8016dca:	68fb      	ldr	r3, [r7, #12]
 8016dcc:	7d1b      	ldrb	r3, [r3, #20]
 8016dce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016dd2:	b2da      	uxtb	r2, r3
 8016dd4:	68fb      	ldr	r3, [r7, #12]
 8016dd6:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8016dd8:	2300      	movs	r3, #0
}
 8016dda:	4618      	mov	r0, r3
 8016ddc:	3730      	adds	r7, #48	@ 0x30
 8016dde:	46bd      	mov	sp, r7
 8016de0:	bd80      	pop	{r7, pc}

08016de2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8016de2:	b580      	push	{r7, lr}
 8016de4:	b086      	sub	sp, #24
 8016de6:	af00      	add	r7, sp, #0
 8016de8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8016dea:	687b      	ldr	r3, [r7, #4]
 8016dec:	f107 0208 	add.w	r2, r7, #8
 8016df0:	4611      	mov	r1, r2
 8016df2:	4618      	mov	r0, r3
 8016df4:	f7ff fabe 	bl	8016374 <validate>
 8016df8:	4603      	mov	r3, r0
 8016dfa:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8016dfc:	7dfb      	ldrb	r3, [r7, #23]
 8016dfe:	2b00      	cmp	r3, #0
 8016e00:	d168      	bne.n	8016ed4 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8016e02:	687b      	ldr	r3, [r7, #4]
 8016e04:	7d1b      	ldrb	r3, [r3, #20]
 8016e06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016e0a:	2b00      	cmp	r3, #0
 8016e0c:	d062      	beq.n	8016ed4 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8016e0e:	687b      	ldr	r3, [r7, #4]
 8016e10:	7d1b      	ldrb	r3, [r3, #20]
 8016e12:	b25b      	sxtb	r3, r3
 8016e14:	2b00      	cmp	r3, #0
 8016e16:	da15      	bge.n	8016e44 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8016e18:	68bb      	ldr	r3, [r7, #8]
 8016e1a:	7858      	ldrb	r0, [r3, #1]
 8016e1c:	687b      	ldr	r3, [r7, #4]
 8016e1e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016e22:	687b      	ldr	r3, [r7, #4]
 8016e24:	6a1a      	ldr	r2, [r3, #32]
 8016e26:	2301      	movs	r3, #1
 8016e28:	f7fd f962 	bl	80140f0 <disk_write>
 8016e2c:	4603      	mov	r3, r0
 8016e2e:	2b00      	cmp	r3, #0
 8016e30:	d001      	beq.n	8016e36 <f_sync+0x54>
 8016e32:	2301      	movs	r3, #1
 8016e34:	e04f      	b.n	8016ed6 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016e36:	687b      	ldr	r3, [r7, #4]
 8016e38:	7d1b      	ldrb	r3, [r3, #20]
 8016e3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016e3e:	b2da      	uxtb	r2, r3
 8016e40:	687b      	ldr	r3, [r7, #4]
 8016e42:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8016e44:	f7fb f902 	bl	801204c <get_fattime>
 8016e48:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8016e4a:	68ba      	ldr	r2, [r7, #8]
 8016e4c:	687b      	ldr	r3, [r7, #4]
 8016e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016e50:	4619      	mov	r1, r3
 8016e52:	4610      	mov	r0, r2
 8016e54:	f7fd fc3c 	bl	80146d0 <move_window>
 8016e58:	4603      	mov	r3, r0
 8016e5a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8016e5c:	7dfb      	ldrb	r3, [r7, #23]
 8016e5e:	2b00      	cmp	r3, #0
 8016e60:	d138      	bne.n	8016ed4 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8016e62:	687b      	ldr	r3, [r7, #4]
 8016e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016e66:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8016e68:	68fb      	ldr	r3, [r7, #12]
 8016e6a:	330b      	adds	r3, #11
 8016e6c:	781a      	ldrb	r2, [r3, #0]
 8016e6e:	68fb      	ldr	r3, [r7, #12]
 8016e70:	330b      	adds	r3, #11
 8016e72:	f042 0220 	orr.w	r2, r2, #32
 8016e76:	b2d2      	uxtb	r2, r2
 8016e78:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8016e7a:	687b      	ldr	r3, [r7, #4]
 8016e7c:	6818      	ldr	r0, [r3, #0]
 8016e7e:	687b      	ldr	r3, [r7, #4]
 8016e80:	689b      	ldr	r3, [r3, #8]
 8016e82:	461a      	mov	r2, r3
 8016e84:	68f9      	ldr	r1, [r7, #12]
 8016e86:	f7fe f9c7 	bl	8015218 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8016e8a:	68fb      	ldr	r3, [r7, #12]
 8016e8c:	f103 021c 	add.w	r2, r3, #28
 8016e90:	687b      	ldr	r3, [r7, #4]
 8016e92:	68db      	ldr	r3, [r3, #12]
 8016e94:	4619      	mov	r1, r3
 8016e96:	4610      	mov	r0, r2
 8016e98:	f7fd f9bf 	bl	801421a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8016e9c:	68fb      	ldr	r3, [r7, #12]
 8016e9e:	3316      	adds	r3, #22
 8016ea0:	6939      	ldr	r1, [r7, #16]
 8016ea2:	4618      	mov	r0, r3
 8016ea4:	f7fd f9b9 	bl	801421a <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8016ea8:	68fb      	ldr	r3, [r7, #12]
 8016eaa:	3312      	adds	r3, #18
 8016eac:	2100      	movs	r1, #0
 8016eae:	4618      	mov	r0, r3
 8016eb0:	f7fd f998 	bl	80141e4 <st_word>
					fs->wflag = 1;
 8016eb4:	68bb      	ldr	r3, [r7, #8]
 8016eb6:	2201      	movs	r2, #1
 8016eb8:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8016eba:	68bb      	ldr	r3, [r7, #8]
 8016ebc:	4618      	mov	r0, r3
 8016ebe:	f7fd fc35 	bl	801472c <sync_fs>
 8016ec2:	4603      	mov	r3, r0
 8016ec4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8016ec6:	687b      	ldr	r3, [r7, #4]
 8016ec8:	7d1b      	ldrb	r3, [r3, #20]
 8016eca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8016ece:	b2da      	uxtb	r2, r3
 8016ed0:	687b      	ldr	r3, [r7, #4]
 8016ed2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8016ed4:	7dfb      	ldrb	r3, [r7, #23]
}
 8016ed6:	4618      	mov	r0, r3
 8016ed8:	3718      	adds	r7, #24
 8016eda:	46bd      	mov	sp, r7
 8016edc:	bd80      	pop	{r7, pc}

08016ede <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8016ede:	b580      	push	{r7, lr}
 8016ee0:	b084      	sub	sp, #16
 8016ee2:	af00      	add	r7, sp, #0
 8016ee4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8016ee6:	6878      	ldr	r0, [r7, #4]
 8016ee8:	f7ff ff7b 	bl	8016de2 <f_sync>
 8016eec:	4603      	mov	r3, r0
 8016eee:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8016ef0:	7bfb      	ldrb	r3, [r7, #15]
 8016ef2:	2b00      	cmp	r3, #0
 8016ef4:	d118      	bne.n	8016f28 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8016ef6:	687b      	ldr	r3, [r7, #4]
 8016ef8:	f107 0208 	add.w	r2, r7, #8
 8016efc:	4611      	mov	r1, r2
 8016efe:	4618      	mov	r0, r3
 8016f00:	f7ff fa38 	bl	8016374 <validate>
 8016f04:	4603      	mov	r3, r0
 8016f06:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8016f08:	7bfb      	ldrb	r3, [r7, #15]
 8016f0a:	2b00      	cmp	r3, #0
 8016f0c:	d10c      	bne.n	8016f28 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8016f0e:	687b      	ldr	r3, [r7, #4]
 8016f10:	691b      	ldr	r3, [r3, #16]
 8016f12:	4618      	mov	r0, r3
 8016f14:	f7fd fb38 	bl	8014588 <dec_lock>
 8016f18:	4603      	mov	r3, r0
 8016f1a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8016f1c:	7bfb      	ldrb	r3, [r7, #15]
 8016f1e:	2b00      	cmp	r3, #0
 8016f20:	d102      	bne.n	8016f28 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8016f22:	687b      	ldr	r3, [r7, #4]
 8016f24:	2200      	movs	r2, #0
 8016f26:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8016f28:	7bfb      	ldrb	r3, [r7, #15]
}
 8016f2a:	4618      	mov	r0, r3
 8016f2c:	3710      	adds	r7, #16
 8016f2e:	46bd      	mov	sp, r7
 8016f30:	bd80      	pop	{r7, pc}

08016f32 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8016f32:	b580      	push	{r7, lr}
 8016f34:	b088      	sub	sp, #32
 8016f36:	af00      	add	r7, sp, #0
 8016f38:	60f8      	str	r0, [r7, #12]
 8016f3a:	60b9      	str	r1, [r7, #8]
 8016f3c:	607a      	str	r2, [r7, #4]
	int n = 0;
 8016f3e:	2300      	movs	r3, #0
 8016f40:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8016f42:	68fb      	ldr	r3, [r7, #12]
 8016f44:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8016f46:	e01c      	b.n	8016f82 <f_gets+0x50>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8016f48:	f107 0310 	add.w	r3, r7, #16
 8016f4c:	f107 0114 	add.w	r1, r7, #20
 8016f50:	2201      	movs	r2, #1
 8016f52:	6878      	ldr	r0, [r7, #4]
 8016f54:	f7ff fc52 	bl	80167fc <f_read>
		if (rc != 1) break;
 8016f58:	693b      	ldr	r3, [r7, #16]
 8016f5a:	2b01      	cmp	r3, #1
 8016f5c:	d117      	bne.n	8016f8e <f_gets+0x5c>
		c = s[0];
 8016f5e:	7d3b      	ldrb	r3, [r7, #20]
 8016f60:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8016f62:	7dfb      	ldrb	r3, [r7, #23]
 8016f64:	2b0d      	cmp	r3, #13
 8016f66:	d00b      	beq.n	8016f80 <f_gets+0x4e>
		*p++ = c;
 8016f68:	69bb      	ldr	r3, [r7, #24]
 8016f6a:	1c5a      	adds	r2, r3, #1
 8016f6c:	61ba      	str	r2, [r7, #24]
 8016f6e:	7dfa      	ldrb	r2, [r7, #23]
 8016f70:	701a      	strb	r2, [r3, #0]
		n++;
 8016f72:	69fb      	ldr	r3, [r7, #28]
 8016f74:	3301      	adds	r3, #1
 8016f76:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8016f78:	7dfb      	ldrb	r3, [r7, #23]
 8016f7a:	2b0a      	cmp	r3, #10
 8016f7c:	d009      	beq.n	8016f92 <f_gets+0x60>
 8016f7e:	e000      	b.n	8016f82 <f_gets+0x50>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8016f80:	bf00      	nop
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8016f82:	68bb      	ldr	r3, [r7, #8]
 8016f84:	3b01      	subs	r3, #1
 8016f86:	69fa      	ldr	r2, [r7, #28]
 8016f88:	429a      	cmp	r2, r3
 8016f8a:	dbdd      	blt.n	8016f48 <f_gets+0x16>
 8016f8c:	e002      	b.n	8016f94 <f_gets+0x62>
		if (rc != 1) break;
 8016f8e:	bf00      	nop
 8016f90:	e000      	b.n	8016f94 <f_gets+0x62>
		if (c == '\n') break;		/* Break on EOL */
 8016f92:	bf00      	nop
	}
	*p = 0;
 8016f94:	69bb      	ldr	r3, [r7, #24]
 8016f96:	2200      	movs	r2, #0
 8016f98:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8016f9a:	69fb      	ldr	r3, [r7, #28]
 8016f9c:	2b00      	cmp	r3, #0
 8016f9e:	d001      	beq.n	8016fa4 <f_gets+0x72>
 8016fa0:	68fb      	ldr	r3, [r7, #12]
 8016fa2:	e000      	b.n	8016fa6 <f_gets+0x74>
 8016fa4:	2300      	movs	r3, #0
}
 8016fa6:	4618      	mov	r0, r3
 8016fa8:	3720      	adds	r7, #32
 8016faa:	46bd      	mov	sp, r7
 8016fac:	bd80      	pop	{r7, pc}
	...

08016fb0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8016fb0:	b480      	push	{r7}
 8016fb2:	b087      	sub	sp, #28
 8016fb4:	af00      	add	r7, sp, #0
 8016fb6:	60f8      	str	r0, [r7, #12]
 8016fb8:	60b9      	str	r1, [r7, #8]
 8016fba:	4613      	mov	r3, r2
 8016fbc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8016fbe:	2301      	movs	r3, #1
 8016fc0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8016fc2:	2300      	movs	r3, #0
 8016fc4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8016fc6:	4b1f      	ldr	r3, [pc, #124]	@ (8017044 <FATFS_LinkDriverEx+0x94>)
 8016fc8:	7a5b      	ldrb	r3, [r3, #9]
 8016fca:	b2db      	uxtb	r3, r3
 8016fcc:	2b00      	cmp	r3, #0
 8016fce:	d131      	bne.n	8017034 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8016fd0:	4b1c      	ldr	r3, [pc, #112]	@ (8017044 <FATFS_LinkDriverEx+0x94>)
 8016fd2:	7a5b      	ldrb	r3, [r3, #9]
 8016fd4:	b2db      	uxtb	r3, r3
 8016fd6:	461a      	mov	r2, r3
 8016fd8:	4b1a      	ldr	r3, [pc, #104]	@ (8017044 <FATFS_LinkDriverEx+0x94>)
 8016fda:	2100      	movs	r1, #0
 8016fdc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8016fde:	4b19      	ldr	r3, [pc, #100]	@ (8017044 <FATFS_LinkDriverEx+0x94>)
 8016fe0:	7a5b      	ldrb	r3, [r3, #9]
 8016fe2:	b2db      	uxtb	r3, r3
 8016fe4:	4a17      	ldr	r2, [pc, #92]	@ (8017044 <FATFS_LinkDriverEx+0x94>)
 8016fe6:	009b      	lsls	r3, r3, #2
 8016fe8:	4413      	add	r3, r2
 8016fea:	68fa      	ldr	r2, [r7, #12]
 8016fec:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8016fee:	4b15      	ldr	r3, [pc, #84]	@ (8017044 <FATFS_LinkDriverEx+0x94>)
 8016ff0:	7a5b      	ldrb	r3, [r3, #9]
 8016ff2:	b2db      	uxtb	r3, r3
 8016ff4:	461a      	mov	r2, r3
 8016ff6:	4b13      	ldr	r3, [pc, #76]	@ (8017044 <FATFS_LinkDriverEx+0x94>)
 8016ff8:	4413      	add	r3, r2
 8016ffa:	79fa      	ldrb	r2, [r7, #7]
 8016ffc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8016ffe:	4b11      	ldr	r3, [pc, #68]	@ (8017044 <FATFS_LinkDriverEx+0x94>)
 8017000:	7a5b      	ldrb	r3, [r3, #9]
 8017002:	b2db      	uxtb	r3, r3
 8017004:	1c5a      	adds	r2, r3, #1
 8017006:	b2d1      	uxtb	r1, r2
 8017008:	4a0e      	ldr	r2, [pc, #56]	@ (8017044 <FATFS_LinkDriverEx+0x94>)
 801700a:	7251      	strb	r1, [r2, #9]
 801700c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801700e:	7dbb      	ldrb	r3, [r7, #22]
 8017010:	3330      	adds	r3, #48	@ 0x30
 8017012:	b2da      	uxtb	r2, r3
 8017014:	68bb      	ldr	r3, [r7, #8]
 8017016:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8017018:	68bb      	ldr	r3, [r7, #8]
 801701a:	3301      	adds	r3, #1
 801701c:	223a      	movs	r2, #58	@ 0x3a
 801701e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8017020:	68bb      	ldr	r3, [r7, #8]
 8017022:	3302      	adds	r3, #2
 8017024:	222f      	movs	r2, #47	@ 0x2f
 8017026:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8017028:	68bb      	ldr	r3, [r7, #8]
 801702a:	3303      	adds	r3, #3
 801702c:	2200      	movs	r2, #0
 801702e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8017030:	2300      	movs	r3, #0
 8017032:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8017034:	7dfb      	ldrb	r3, [r7, #23]
}
 8017036:	4618      	mov	r0, r3
 8017038:	371c      	adds	r7, #28
 801703a:	46bd      	mov	sp, r7
 801703c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017040:	4770      	bx	lr
 8017042:	bf00      	nop
 8017044:	20007680 	.word	0x20007680

08017048 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8017048:	b580      	push	{r7, lr}
 801704a:	b082      	sub	sp, #8
 801704c:	af00      	add	r7, sp, #0
 801704e:	6078      	str	r0, [r7, #4]
 8017050:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8017052:	2200      	movs	r2, #0
 8017054:	6839      	ldr	r1, [r7, #0]
 8017056:	6878      	ldr	r0, [r7, #4]
 8017058:	f7ff ffaa 	bl	8016fb0 <FATFS_LinkDriverEx>
 801705c:	4603      	mov	r3, r0
}
 801705e:	4618      	mov	r0, r3
 8017060:	3708      	adds	r7, #8
 8017062:	46bd      	mov	sp, r7
 8017064:	bd80      	pop	{r7, pc}
	...

08017068 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8017068:	b480      	push	{r7}
 801706a:	b085      	sub	sp, #20
 801706c:	af00      	add	r7, sp, #0
 801706e:	4603      	mov	r3, r0
 8017070:	6039      	str	r1, [r7, #0]
 8017072:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8017074:	88fb      	ldrh	r3, [r7, #6]
 8017076:	2b7f      	cmp	r3, #127	@ 0x7f
 8017078:	d802      	bhi.n	8017080 <ff_convert+0x18>
		c = chr;
 801707a:	88fb      	ldrh	r3, [r7, #6]
 801707c:	81fb      	strh	r3, [r7, #14]
 801707e:	e025      	b.n	80170cc <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8017080:	683b      	ldr	r3, [r7, #0]
 8017082:	2b00      	cmp	r3, #0
 8017084:	d00b      	beq.n	801709e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8017086:	88fb      	ldrh	r3, [r7, #6]
 8017088:	2bff      	cmp	r3, #255	@ 0xff
 801708a:	d805      	bhi.n	8017098 <ff_convert+0x30>
 801708c:	88fb      	ldrh	r3, [r7, #6]
 801708e:	3b80      	subs	r3, #128	@ 0x80
 8017090:	4a12      	ldr	r2, [pc, #72]	@ (80170dc <ff_convert+0x74>)
 8017092:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017096:	e000      	b.n	801709a <ff_convert+0x32>
 8017098:	2300      	movs	r3, #0
 801709a:	81fb      	strh	r3, [r7, #14]
 801709c:	e016      	b.n	80170cc <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 801709e:	2300      	movs	r3, #0
 80170a0:	81fb      	strh	r3, [r7, #14]
 80170a2:	e009      	b.n	80170b8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80170a4:	89fb      	ldrh	r3, [r7, #14]
 80170a6:	4a0d      	ldr	r2, [pc, #52]	@ (80170dc <ff_convert+0x74>)
 80170a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80170ac:	88fa      	ldrh	r2, [r7, #6]
 80170ae:	429a      	cmp	r2, r3
 80170b0:	d006      	beq.n	80170c0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80170b2:	89fb      	ldrh	r3, [r7, #14]
 80170b4:	3301      	adds	r3, #1
 80170b6:	81fb      	strh	r3, [r7, #14]
 80170b8:	89fb      	ldrh	r3, [r7, #14]
 80170ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80170bc:	d9f2      	bls.n	80170a4 <ff_convert+0x3c>
 80170be:	e000      	b.n	80170c2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80170c0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80170c2:	89fb      	ldrh	r3, [r7, #14]
 80170c4:	3380      	adds	r3, #128	@ 0x80
 80170c6:	b29b      	uxth	r3, r3
 80170c8:	b2db      	uxtb	r3, r3
 80170ca:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80170cc:	89fb      	ldrh	r3, [r7, #14]
}
 80170ce:	4618      	mov	r0, r3
 80170d0:	3714      	adds	r7, #20
 80170d2:	46bd      	mov	sp, r7
 80170d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170d8:	4770      	bx	lr
 80170da:	bf00      	nop
 80170dc:	0801cfe8 	.word	0x0801cfe8

080170e0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80170e0:	b480      	push	{r7}
 80170e2:	b087      	sub	sp, #28
 80170e4:	af00      	add	r7, sp, #0
 80170e6:	4603      	mov	r3, r0
 80170e8:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80170ea:	88fb      	ldrh	r3, [r7, #6]
 80170ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80170f0:	d201      	bcs.n	80170f6 <ff_wtoupper+0x16>
 80170f2:	4b3e      	ldr	r3, [pc, #248]	@ (80171ec <ff_wtoupper+0x10c>)
 80170f4:	e000      	b.n	80170f8 <ff_wtoupper+0x18>
 80170f6:	4b3e      	ldr	r3, [pc, #248]	@ (80171f0 <ff_wtoupper+0x110>)
 80170f8:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80170fa:	697b      	ldr	r3, [r7, #20]
 80170fc:	1c9a      	adds	r2, r3, #2
 80170fe:	617a      	str	r2, [r7, #20]
 8017100:	881b      	ldrh	r3, [r3, #0]
 8017102:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8017104:	8a7b      	ldrh	r3, [r7, #18]
 8017106:	2b00      	cmp	r3, #0
 8017108:	d068      	beq.n	80171dc <ff_wtoupper+0xfc>
 801710a:	88fa      	ldrh	r2, [r7, #6]
 801710c:	8a7b      	ldrh	r3, [r7, #18]
 801710e:	429a      	cmp	r2, r3
 8017110:	d364      	bcc.n	80171dc <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8017112:	697b      	ldr	r3, [r7, #20]
 8017114:	1c9a      	adds	r2, r3, #2
 8017116:	617a      	str	r2, [r7, #20]
 8017118:	881b      	ldrh	r3, [r3, #0]
 801711a:	823b      	strh	r3, [r7, #16]
 801711c:	8a3b      	ldrh	r3, [r7, #16]
 801711e:	0a1b      	lsrs	r3, r3, #8
 8017120:	81fb      	strh	r3, [r7, #14]
 8017122:	8a3b      	ldrh	r3, [r7, #16]
 8017124:	b2db      	uxtb	r3, r3
 8017126:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8017128:	88fa      	ldrh	r2, [r7, #6]
 801712a:	8a79      	ldrh	r1, [r7, #18]
 801712c:	8a3b      	ldrh	r3, [r7, #16]
 801712e:	440b      	add	r3, r1
 8017130:	429a      	cmp	r2, r3
 8017132:	da49      	bge.n	80171c8 <ff_wtoupper+0xe8>
			switch (cmd) {
 8017134:	89fb      	ldrh	r3, [r7, #14]
 8017136:	2b08      	cmp	r3, #8
 8017138:	d84f      	bhi.n	80171da <ff_wtoupper+0xfa>
 801713a:	a201      	add	r2, pc, #4	@ (adr r2, 8017140 <ff_wtoupper+0x60>)
 801713c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017140:	08017165 	.word	0x08017165
 8017144:	08017177 	.word	0x08017177
 8017148:	0801718d 	.word	0x0801718d
 801714c:	08017195 	.word	0x08017195
 8017150:	0801719d 	.word	0x0801719d
 8017154:	080171a5 	.word	0x080171a5
 8017158:	080171ad 	.word	0x080171ad
 801715c:	080171b5 	.word	0x080171b5
 8017160:	080171bd 	.word	0x080171bd
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8017164:	88fa      	ldrh	r2, [r7, #6]
 8017166:	8a7b      	ldrh	r3, [r7, #18]
 8017168:	1ad3      	subs	r3, r2, r3
 801716a:	005b      	lsls	r3, r3, #1
 801716c:	697a      	ldr	r2, [r7, #20]
 801716e:	4413      	add	r3, r2
 8017170:	881b      	ldrh	r3, [r3, #0]
 8017172:	80fb      	strh	r3, [r7, #6]
 8017174:	e027      	b.n	80171c6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8017176:	88fa      	ldrh	r2, [r7, #6]
 8017178:	8a7b      	ldrh	r3, [r7, #18]
 801717a:	1ad3      	subs	r3, r2, r3
 801717c:	b29b      	uxth	r3, r3
 801717e:	f003 0301 	and.w	r3, r3, #1
 8017182:	b29b      	uxth	r3, r3
 8017184:	88fa      	ldrh	r2, [r7, #6]
 8017186:	1ad3      	subs	r3, r2, r3
 8017188:	80fb      	strh	r3, [r7, #6]
 801718a:	e01c      	b.n	80171c6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 801718c:	88fb      	ldrh	r3, [r7, #6]
 801718e:	3b10      	subs	r3, #16
 8017190:	80fb      	strh	r3, [r7, #6]
 8017192:	e018      	b.n	80171c6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8017194:	88fb      	ldrh	r3, [r7, #6]
 8017196:	3b20      	subs	r3, #32
 8017198:	80fb      	strh	r3, [r7, #6]
 801719a:	e014      	b.n	80171c6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 801719c:	88fb      	ldrh	r3, [r7, #6]
 801719e:	3b30      	subs	r3, #48	@ 0x30
 80171a0:	80fb      	strh	r3, [r7, #6]
 80171a2:	e010      	b.n	80171c6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80171a4:	88fb      	ldrh	r3, [r7, #6]
 80171a6:	3b1a      	subs	r3, #26
 80171a8:	80fb      	strh	r3, [r7, #6]
 80171aa:	e00c      	b.n	80171c6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80171ac:	88fb      	ldrh	r3, [r7, #6]
 80171ae:	3308      	adds	r3, #8
 80171b0:	80fb      	strh	r3, [r7, #6]
 80171b2:	e008      	b.n	80171c6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80171b4:	88fb      	ldrh	r3, [r7, #6]
 80171b6:	3b50      	subs	r3, #80	@ 0x50
 80171b8:	80fb      	strh	r3, [r7, #6]
 80171ba:	e004      	b.n	80171c6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80171bc:	88fb      	ldrh	r3, [r7, #6]
 80171be:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 80171c2:	80fb      	strh	r3, [r7, #6]
 80171c4:	bf00      	nop
			}
			break;
 80171c6:	e008      	b.n	80171da <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80171c8:	89fb      	ldrh	r3, [r7, #14]
 80171ca:	2b00      	cmp	r3, #0
 80171cc:	d195      	bne.n	80170fa <ff_wtoupper+0x1a>
 80171ce:	8a3b      	ldrh	r3, [r7, #16]
 80171d0:	005b      	lsls	r3, r3, #1
 80171d2:	697a      	ldr	r2, [r7, #20]
 80171d4:	4413      	add	r3, r2
 80171d6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80171d8:	e78f      	b.n	80170fa <ff_wtoupper+0x1a>
			break;
 80171da:	bf00      	nop
	}

	return chr;
 80171dc:	88fb      	ldrh	r3, [r7, #6]
}
 80171de:	4618      	mov	r0, r3
 80171e0:	371c      	adds	r7, #28
 80171e2:	46bd      	mov	sp, r7
 80171e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171e8:	4770      	bx	lr
 80171ea:	bf00      	nop
 80171ec:	0801d0e8 	.word	0x0801d0e8
 80171f0:	0801d2dc 	.word	0x0801d2dc

080171f4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80171f4:	b580      	push	{r7, lr}
 80171f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80171f8:	2200      	movs	r2, #0
 80171fa:	4912      	ldr	r1, [pc, #72]	@ (8017244 <MX_USB_DEVICE_Init+0x50>)
 80171fc:	4812      	ldr	r0, [pc, #72]	@ (8017248 <MX_USB_DEVICE_Init+0x54>)
 80171fe:	f7fb fc13 	bl	8012a28 <USBD_Init>
 8017202:	4603      	mov	r3, r0
 8017204:	2b00      	cmp	r3, #0
 8017206:	d001      	beq.n	801720c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017208:	f7ef fa18 	bl	800663c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 801720c:	490f      	ldr	r1, [pc, #60]	@ (801724c <MX_USB_DEVICE_Init+0x58>)
 801720e:	480e      	ldr	r0, [pc, #56]	@ (8017248 <MX_USB_DEVICE_Init+0x54>)
 8017210:	f7fb fc3a 	bl	8012a88 <USBD_RegisterClass>
 8017214:	4603      	mov	r3, r0
 8017216:	2b00      	cmp	r3, #0
 8017218:	d001      	beq.n	801721e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801721a:	f7ef fa0f 	bl	800663c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801721e:	490c      	ldr	r1, [pc, #48]	@ (8017250 <MX_USB_DEVICE_Init+0x5c>)
 8017220:	4809      	ldr	r0, [pc, #36]	@ (8017248 <MX_USB_DEVICE_Init+0x54>)
 8017222:	f7fb fb71 	bl	8012908 <USBD_CDC_RegisterInterface>
 8017226:	4603      	mov	r3, r0
 8017228:	2b00      	cmp	r3, #0
 801722a:	d001      	beq.n	8017230 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801722c:	f7ef fa06 	bl	800663c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8017230:	4805      	ldr	r0, [pc, #20]	@ (8017248 <MX_USB_DEVICE_Init+0x54>)
 8017232:	f7fb fc5f 	bl	8012af4 <USBD_Start>
 8017236:	4603      	mov	r3, r0
 8017238:	2b00      	cmp	r3, #0
 801723a:	d001      	beq.n	8017240 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801723c:	f7ef f9fe 	bl	800663c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017240:	bf00      	nop
 8017242:	bd80      	pop	{r7, pc}
 8017244:	20000274 	.word	0x20000274
 8017248:	2000768c 	.word	0x2000768c
 801724c:	200001e0 	.word	0x200001e0
 8017250:	20000260 	.word	0x20000260

08017254 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8017254:	b580      	push	{r7, lr}
 8017256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8017258:	2200      	movs	r2, #0
 801725a:	4905      	ldr	r1, [pc, #20]	@ (8017270 <CDC_Init_FS+0x1c>)
 801725c:	4805      	ldr	r0, [pc, #20]	@ (8017274 <CDC_Init_FS+0x20>)
 801725e:	f7fb fb6d 	bl	801293c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8017262:	4905      	ldr	r1, [pc, #20]	@ (8017278 <CDC_Init_FS+0x24>)
 8017264:	4803      	ldr	r0, [pc, #12]	@ (8017274 <CDC_Init_FS+0x20>)
 8017266:	f7fb fb8b 	bl	8012980 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801726a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801726c:	4618      	mov	r0, r3
 801726e:	bd80      	pop	{r7, pc}
 8017270:	20008168 	.word	0x20008168
 8017274:	2000768c 	.word	0x2000768c
 8017278:	20007968 	.word	0x20007968

0801727c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801727c:	b480      	push	{r7}
 801727e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017280:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8017282:	4618      	mov	r0, r3
 8017284:	46bd      	mov	sp, r7
 8017286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801728a:	4770      	bx	lr

0801728c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801728c:	b480      	push	{r7}
 801728e:	b083      	sub	sp, #12
 8017290:	af00      	add	r7, sp, #0
 8017292:	4603      	mov	r3, r0
 8017294:	6039      	str	r1, [r7, #0]
 8017296:	71fb      	strb	r3, [r7, #7]
 8017298:	4613      	mov	r3, r2
 801729a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 801729c:	79fb      	ldrb	r3, [r7, #7]
 801729e:	2b23      	cmp	r3, #35	@ 0x23
 80172a0:	d84a      	bhi.n	8017338 <CDC_Control_FS+0xac>
 80172a2:	a201      	add	r2, pc, #4	@ (adr r2, 80172a8 <CDC_Control_FS+0x1c>)
 80172a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80172a8:	08017339 	.word	0x08017339
 80172ac:	08017339 	.word	0x08017339
 80172b0:	08017339 	.word	0x08017339
 80172b4:	08017339 	.word	0x08017339
 80172b8:	08017339 	.word	0x08017339
 80172bc:	08017339 	.word	0x08017339
 80172c0:	08017339 	.word	0x08017339
 80172c4:	08017339 	.word	0x08017339
 80172c8:	08017339 	.word	0x08017339
 80172cc:	08017339 	.word	0x08017339
 80172d0:	08017339 	.word	0x08017339
 80172d4:	08017339 	.word	0x08017339
 80172d8:	08017339 	.word	0x08017339
 80172dc:	08017339 	.word	0x08017339
 80172e0:	08017339 	.word	0x08017339
 80172e4:	08017339 	.word	0x08017339
 80172e8:	08017339 	.word	0x08017339
 80172ec:	08017339 	.word	0x08017339
 80172f0:	08017339 	.word	0x08017339
 80172f4:	08017339 	.word	0x08017339
 80172f8:	08017339 	.word	0x08017339
 80172fc:	08017339 	.word	0x08017339
 8017300:	08017339 	.word	0x08017339
 8017304:	08017339 	.word	0x08017339
 8017308:	08017339 	.word	0x08017339
 801730c:	08017339 	.word	0x08017339
 8017310:	08017339 	.word	0x08017339
 8017314:	08017339 	.word	0x08017339
 8017318:	08017339 	.word	0x08017339
 801731c:	08017339 	.word	0x08017339
 8017320:	08017339 	.word	0x08017339
 8017324:	08017339 	.word	0x08017339
 8017328:	08017339 	.word	0x08017339
 801732c:	08017339 	.word	0x08017339
 8017330:	08017339 	.word	0x08017339
 8017334:	08017339 	.word	0x08017339
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8017338:	bf00      	nop
  }

  return (USBD_OK);
 801733a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801733c:	4618      	mov	r0, r3
 801733e:	370c      	adds	r7, #12
 8017340:	46bd      	mov	sp, r7
 8017342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017346:	4770      	bx	lr

08017348 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8017348:	b580      	push	{r7, lr}
 801734a:	b082      	sub	sp, #8
 801734c:	af00      	add	r7, sp, #0
 801734e:	6078      	str	r0, [r7, #4]
 8017350:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8017352:	6879      	ldr	r1, [r7, #4]
 8017354:	4805      	ldr	r0, [pc, #20]	@ (801736c <CDC_Receive_FS+0x24>)
 8017356:	f7fb fb13 	bl	8012980 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801735a:	4804      	ldr	r0, [pc, #16]	@ (801736c <CDC_Receive_FS+0x24>)
 801735c:	f7fb fb2e 	bl	80129bc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8017360:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8017362:	4618      	mov	r0, r3
 8017364:	3708      	adds	r7, #8
 8017366:	46bd      	mov	sp, r7
 8017368:	bd80      	pop	{r7, pc}
 801736a:	bf00      	nop
 801736c:	2000768c 	.word	0x2000768c

08017370 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8017370:	b480      	push	{r7}
 8017372:	b087      	sub	sp, #28
 8017374:	af00      	add	r7, sp, #0
 8017376:	60f8      	str	r0, [r7, #12]
 8017378:	60b9      	str	r1, [r7, #8]
 801737a:	4613      	mov	r3, r2
 801737c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801737e:	2300      	movs	r3, #0
 8017380:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8017382:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017386:	4618      	mov	r0, r3
 8017388:	371c      	adds	r7, #28
 801738a:	46bd      	mov	sp, r7
 801738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017390:	4770      	bx	lr
	...

08017394 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017394:	b480      	push	{r7}
 8017396:	b083      	sub	sp, #12
 8017398:	af00      	add	r7, sp, #0
 801739a:	4603      	mov	r3, r0
 801739c:	6039      	str	r1, [r7, #0]
 801739e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80173a0:	683b      	ldr	r3, [r7, #0]
 80173a2:	2212      	movs	r2, #18
 80173a4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80173a6:	4b03      	ldr	r3, [pc, #12]	@ (80173b4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80173a8:	4618      	mov	r0, r3
 80173aa:	370c      	adds	r7, #12
 80173ac:	46bd      	mov	sp, r7
 80173ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173b2:	4770      	bx	lr
 80173b4:	20000290 	.word	0x20000290

080173b8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80173b8:	b480      	push	{r7}
 80173ba:	b083      	sub	sp, #12
 80173bc:	af00      	add	r7, sp, #0
 80173be:	4603      	mov	r3, r0
 80173c0:	6039      	str	r1, [r7, #0]
 80173c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80173c4:	683b      	ldr	r3, [r7, #0]
 80173c6:	2204      	movs	r2, #4
 80173c8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80173ca:	4b03      	ldr	r3, [pc, #12]	@ (80173d8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80173cc:	4618      	mov	r0, r3
 80173ce:	370c      	adds	r7, #12
 80173d0:	46bd      	mov	sp, r7
 80173d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173d6:	4770      	bx	lr
 80173d8:	200002a4 	.word	0x200002a4

080173dc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80173dc:	b580      	push	{r7, lr}
 80173de:	b082      	sub	sp, #8
 80173e0:	af00      	add	r7, sp, #0
 80173e2:	4603      	mov	r3, r0
 80173e4:	6039      	str	r1, [r7, #0]
 80173e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80173e8:	79fb      	ldrb	r3, [r7, #7]
 80173ea:	2b00      	cmp	r3, #0
 80173ec:	d105      	bne.n	80173fa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80173ee:	683a      	ldr	r2, [r7, #0]
 80173f0:	4907      	ldr	r1, [pc, #28]	@ (8017410 <USBD_FS_ProductStrDescriptor+0x34>)
 80173f2:	4808      	ldr	r0, [pc, #32]	@ (8017414 <USBD_FS_ProductStrDescriptor+0x38>)
 80173f4:	f7fc fd2e 	bl	8013e54 <USBD_GetString>
 80173f8:	e004      	b.n	8017404 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80173fa:	683a      	ldr	r2, [r7, #0]
 80173fc:	4904      	ldr	r1, [pc, #16]	@ (8017410 <USBD_FS_ProductStrDescriptor+0x34>)
 80173fe:	4805      	ldr	r0, [pc, #20]	@ (8017414 <USBD_FS_ProductStrDescriptor+0x38>)
 8017400:	f7fc fd28 	bl	8013e54 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017404:	4b02      	ldr	r3, [pc, #8]	@ (8017410 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8017406:	4618      	mov	r0, r3
 8017408:	3708      	adds	r7, #8
 801740a:	46bd      	mov	sp, r7
 801740c:	bd80      	pop	{r7, pc}
 801740e:	bf00      	nop
 8017410:	20008968 	.word	0x20008968
 8017414:	0801cef0 	.word	0x0801cef0

08017418 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017418:	b580      	push	{r7, lr}
 801741a:	b082      	sub	sp, #8
 801741c:	af00      	add	r7, sp, #0
 801741e:	4603      	mov	r3, r0
 8017420:	6039      	str	r1, [r7, #0]
 8017422:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017424:	683a      	ldr	r2, [r7, #0]
 8017426:	4904      	ldr	r1, [pc, #16]	@ (8017438 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8017428:	4804      	ldr	r0, [pc, #16]	@ (801743c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801742a:	f7fc fd13 	bl	8013e54 <USBD_GetString>
  return USBD_StrDesc;
 801742e:	4b02      	ldr	r3, [pc, #8]	@ (8017438 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8017430:	4618      	mov	r0, r3
 8017432:	3708      	adds	r7, #8
 8017434:	46bd      	mov	sp, r7
 8017436:	bd80      	pop	{r7, pc}
 8017438:	20008968 	.word	0x20008968
 801743c:	0801cf08 	.word	0x0801cf08

08017440 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017440:	b580      	push	{r7, lr}
 8017442:	b082      	sub	sp, #8
 8017444:	af00      	add	r7, sp, #0
 8017446:	4603      	mov	r3, r0
 8017448:	6039      	str	r1, [r7, #0]
 801744a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801744c:	683b      	ldr	r3, [r7, #0]
 801744e:	221a      	movs	r2, #26
 8017450:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8017452:	f000 f843 	bl	80174dc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8017456:	4b02      	ldr	r3, [pc, #8]	@ (8017460 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8017458:	4618      	mov	r0, r3
 801745a:	3708      	adds	r7, #8
 801745c:	46bd      	mov	sp, r7
 801745e:	bd80      	pop	{r7, pc}
 8017460:	200002a8 	.word	0x200002a8

08017464 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017464:	b580      	push	{r7, lr}
 8017466:	b082      	sub	sp, #8
 8017468:	af00      	add	r7, sp, #0
 801746a:	4603      	mov	r3, r0
 801746c:	6039      	str	r1, [r7, #0]
 801746e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017470:	79fb      	ldrb	r3, [r7, #7]
 8017472:	2b00      	cmp	r3, #0
 8017474:	d105      	bne.n	8017482 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8017476:	683a      	ldr	r2, [r7, #0]
 8017478:	4907      	ldr	r1, [pc, #28]	@ (8017498 <USBD_FS_ConfigStrDescriptor+0x34>)
 801747a:	4808      	ldr	r0, [pc, #32]	@ (801749c <USBD_FS_ConfigStrDescriptor+0x38>)
 801747c:	f7fc fcea 	bl	8013e54 <USBD_GetString>
 8017480:	e004      	b.n	801748c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8017482:	683a      	ldr	r2, [r7, #0]
 8017484:	4904      	ldr	r1, [pc, #16]	@ (8017498 <USBD_FS_ConfigStrDescriptor+0x34>)
 8017486:	4805      	ldr	r0, [pc, #20]	@ (801749c <USBD_FS_ConfigStrDescriptor+0x38>)
 8017488:	f7fc fce4 	bl	8013e54 <USBD_GetString>
  }
  return USBD_StrDesc;
 801748c:	4b02      	ldr	r3, [pc, #8]	@ (8017498 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801748e:	4618      	mov	r0, r3
 8017490:	3708      	adds	r7, #8
 8017492:	46bd      	mov	sp, r7
 8017494:	bd80      	pop	{r7, pc}
 8017496:	bf00      	nop
 8017498:	20008968 	.word	0x20008968
 801749c:	0801cf1c 	.word	0x0801cf1c

080174a0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80174a0:	b580      	push	{r7, lr}
 80174a2:	b082      	sub	sp, #8
 80174a4:	af00      	add	r7, sp, #0
 80174a6:	4603      	mov	r3, r0
 80174a8:	6039      	str	r1, [r7, #0]
 80174aa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80174ac:	79fb      	ldrb	r3, [r7, #7]
 80174ae:	2b00      	cmp	r3, #0
 80174b0:	d105      	bne.n	80174be <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80174b2:	683a      	ldr	r2, [r7, #0]
 80174b4:	4907      	ldr	r1, [pc, #28]	@ (80174d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80174b6:	4808      	ldr	r0, [pc, #32]	@ (80174d8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80174b8:	f7fc fccc 	bl	8013e54 <USBD_GetString>
 80174bc:	e004      	b.n	80174c8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80174be:	683a      	ldr	r2, [r7, #0]
 80174c0:	4904      	ldr	r1, [pc, #16]	@ (80174d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80174c2:	4805      	ldr	r0, [pc, #20]	@ (80174d8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80174c4:	f7fc fcc6 	bl	8013e54 <USBD_GetString>
  }
  return USBD_StrDesc;
 80174c8:	4b02      	ldr	r3, [pc, #8]	@ (80174d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80174ca:	4618      	mov	r0, r3
 80174cc:	3708      	adds	r7, #8
 80174ce:	46bd      	mov	sp, r7
 80174d0:	bd80      	pop	{r7, pc}
 80174d2:	bf00      	nop
 80174d4:	20008968 	.word	0x20008968
 80174d8:	0801cf28 	.word	0x0801cf28

080174dc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80174dc:	b580      	push	{r7, lr}
 80174de:	b084      	sub	sp, #16
 80174e0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80174e2:	4b0f      	ldr	r3, [pc, #60]	@ (8017520 <Get_SerialNum+0x44>)
 80174e4:	681b      	ldr	r3, [r3, #0]
 80174e6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80174e8:	4b0e      	ldr	r3, [pc, #56]	@ (8017524 <Get_SerialNum+0x48>)
 80174ea:	681b      	ldr	r3, [r3, #0]
 80174ec:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80174ee:	4b0e      	ldr	r3, [pc, #56]	@ (8017528 <Get_SerialNum+0x4c>)
 80174f0:	681b      	ldr	r3, [r3, #0]
 80174f2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80174f4:	68fa      	ldr	r2, [r7, #12]
 80174f6:	687b      	ldr	r3, [r7, #4]
 80174f8:	4413      	add	r3, r2
 80174fa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80174fc:	68fb      	ldr	r3, [r7, #12]
 80174fe:	2b00      	cmp	r3, #0
 8017500:	d009      	beq.n	8017516 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8017502:	2208      	movs	r2, #8
 8017504:	4909      	ldr	r1, [pc, #36]	@ (801752c <Get_SerialNum+0x50>)
 8017506:	68f8      	ldr	r0, [r7, #12]
 8017508:	f000 f814 	bl	8017534 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801750c:	2204      	movs	r2, #4
 801750e:	4908      	ldr	r1, [pc, #32]	@ (8017530 <Get_SerialNum+0x54>)
 8017510:	68b8      	ldr	r0, [r7, #8]
 8017512:	f000 f80f 	bl	8017534 <IntToUnicode>
  }
}
 8017516:	bf00      	nop
 8017518:	3710      	adds	r7, #16
 801751a:	46bd      	mov	sp, r7
 801751c:	bd80      	pop	{r7, pc}
 801751e:	bf00      	nop
 8017520:	1fff7a10 	.word	0x1fff7a10
 8017524:	1fff7a14 	.word	0x1fff7a14
 8017528:	1fff7a18 	.word	0x1fff7a18
 801752c:	200002aa 	.word	0x200002aa
 8017530:	200002ba 	.word	0x200002ba

08017534 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017534:	b480      	push	{r7}
 8017536:	b087      	sub	sp, #28
 8017538:	af00      	add	r7, sp, #0
 801753a:	60f8      	str	r0, [r7, #12]
 801753c:	60b9      	str	r1, [r7, #8]
 801753e:	4613      	mov	r3, r2
 8017540:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8017542:	2300      	movs	r3, #0
 8017544:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8017546:	2300      	movs	r3, #0
 8017548:	75fb      	strb	r3, [r7, #23]
 801754a:	e027      	b.n	801759c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801754c:	68fb      	ldr	r3, [r7, #12]
 801754e:	0f1b      	lsrs	r3, r3, #28
 8017550:	2b09      	cmp	r3, #9
 8017552:	d80b      	bhi.n	801756c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8017554:	68fb      	ldr	r3, [r7, #12]
 8017556:	0f1b      	lsrs	r3, r3, #28
 8017558:	b2da      	uxtb	r2, r3
 801755a:	7dfb      	ldrb	r3, [r7, #23]
 801755c:	005b      	lsls	r3, r3, #1
 801755e:	4619      	mov	r1, r3
 8017560:	68bb      	ldr	r3, [r7, #8]
 8017562:	440b      	add	r3, r1
 8017564:	3230      	adds	r2, #48	@ 0x30
 8017566:	b2d2      	uxtb	r2, r2
 8017568:	701a      	strb	r2, [r3, #0]
 801756a:	e00a      	b.n	8017582 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801756c:	68fb      	ldr	r3, [r7, #12]
 801756e:	0f1b      	lsrs	r3, r3, #28
 8017570:	b2da      	uxtb	r2, r3
 8017572:	7dfb      	ldrb	r3, [r7, #23]
 8017574:	005b      	lsls	r3, r3, #1
 8017576:	4619      	mov	r1, r3
 8017578:	68bb      	ldr	r3, [r7, #8]
 801757a:	440b      	add	r3, r1
 801757c:	3237      	adds	r2, #55	@ 0x37
 801757e:	b2d2      	uxtb	r2, r2
 8017580:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8017582:	68fb      	ldr	r3, [r7, #12]
 8017584:	011b      	lsls	r3, r3, #4
 8017586:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017588:	7dfb      	ldrb	r3, [r7, #23]
 801758a:	005b      	lsls	r3, r3, #1
 801758c:	3301      	adds	r3, #1
 801758e:	68ba      	ldr	r2, [r7, #8]
 8017590:	4413      	add	r3, r2
 8017592:	2200      	movs	r2, #0
 8017594:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8017596:	7dfb      	ldrb	r3, [r7, #23]
 8017598:	3301      	adds	r3, #1
 801759a:	75fb      	strb	r3, [r7, #23]
 801759c:	7dfa      	ldrb	r2, [r7, #23]
 801759e:	79fb      	ldrb	r3, [r7, #7]
 80175a0:	429a      	cmp	r2, r3
 80175a2:	d3d3      	bcc.n	801754c <IntToUnicode+0x18>
  }
}
 80175a4:	bf00      	nop
 80175a6:	bf00      	nop
 80175a8:	371c      	adds	r7, #28
 80175aa:	46bd      	mov	sp, r7
 80175ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175b0:	4770      	bx	lr
	...

080175b4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80175b4:	b580      	push	{r7, lr}
 80175b6:	b08a      	sub	sp, #40	@ 0x28
 80175b8:	af00      	add	r7, sp, #0
 80175ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80175bc:	f107 0314 	add.w	r3, r7, #20
 80175c0:	2200      	movs	r2, #0
 80175c2:	601a      	str	r2, [r3, #0]
 80175c4:	605a      	str	r2, [r3, #4]
 80175c6:	609a      	str	r2, [r3, #8]
 80175c8:	60da      	str	r2, [r3, #12]
 80175ca:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80175cc:	687b      	ldr	r3, [r7, #4]
 80175ce:	681b      	ldr	r3, [r3, #0]
 80175d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80175d4:	d13a      	bne.n	801764c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80175d6:	2300      	movs	r3, #0
 80175d8:	613b      	str	r3, [r7, #16]
 80175da:	4b1e      	ldr	r3, [pc, #120]	@ (8017654 <HAL_PCD_MspInit+0xa0>)
 80175dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80175de:	4a1d      	ldr	r2, [pc, #116]	@ (8017654 <HAL_PCD_MspInit+0xa0>)
 80175e0:	f043 0301 	orr.w	r3, r3, #1
 80175e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80175e6:	4b1b      	ldr	r3, [pc, #108]	@ (8017654 <HAL_PCD_MspInit+0xa0>)
 80175e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80175ea:	f003 0301 	and.w	r3, r3, #1
 80175ee:	613b      	str	r3, [r7, #16]
 80175f0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80175f2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80175f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80175f8:	2302      	movs	r3, #2
 80175fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80175fc:	2300      	movs	r3, #0
 80175fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017600:	2303      	movs	r3, #3
 8017602:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8017604:	230a      	movs	r3, #10
 8017606:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017608:	f107 0314 	add.w	r3, r7, #20
 801760c:	4619      	mov	r1, r3
 801760e:	4812      	ldr	r0, [pc, #72]	@ (8017658 <HAL_PCD_MspInit+0xa4>)
 8017610:	f7f2 f836 	bl	8009680 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8017614:	4b0f      	ldr	r3, [pc, #60]	@ (8017654 <HAL_PCD_MspInit+0xa0>)
 8017616:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017618:	4a0e      	ldr	r2, [pc, #56]	@ (8017654 <HAL_PCD_MspInit+0xa0>)
 801761a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801761e:	6353      	str	r3, [r2, #52]	@ 0x34
 8017620:	2300      	movs	r3, #0
 8017622:	60fb      	str	r3, [r7, #12]
 8017624:	4b0b      	ldr	r3, [pc, #44]	@ (8017654 <HAL_PCD_MspInit+0xa0>)
 8017626:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017628:	4a0a      	ldr	r2, [pc, #40]	@ (8017654 <HAL_PCD_MspInit+0xa0>)
 801762a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801762e:	6453      	str	r3, [r2, #68]	@ 0x44
 8017630:	4b08      	ldr	r3, [pc, #32]	@ (8017654 <HAL_PCD_MspInit+0xa0>)
 8017632:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017634:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8017638:	60fb      	str	r3, [r7, #12]
 801763a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 801763c:	2200      	movs	r2, #0
 801763e:	2100      	movs	r1, #0
 8017640:	2043      	movs	r0, #67	@ 0x43
 8017642:	f7f1 fb6e 	bl	8008d22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8017646:	2043      	movs	r0, #67	@ 0x43
 8017648:	f7f1 fb87 	bl	8008d5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801764c:	bf00      	nop
 801764e:	3728      	adds	r7, #40	@ 0x28
 8017650:	46bd      	mov	sp, r7
 8017652:	bd80      	pop	{r7, pc}
 8017654:	40023800 	.word	0x40023800
 8017658:	40020000 	.word	0x40020000

0801765c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801765c:	b580      	push	{r7, lr}
 801765e:	b082      	sub	sp, #8
 8017660:	af00      	add	r7, sp, #0
 8017662:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8017664:	687b      	ldr	r3, [r7, #4]
 8017666:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801766a:	687b      	ldr	r3, [r7, #4]
 801766c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8017670:	4619      	mov	r1, r3
 8017672:	4610      	mov	r0, r2
 8017674:	f7fb fa8b 	bl	8012b8e <USBD_LL_SetupStage>
}
 8017678:	bf00      	nop
 801767a:	3708      	adds	r7, #8
 801767c:	46bd      	mov	sp, r7
 801767e:	bd80      	pop	{r7, pc}

08017680 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017680:	b580      	push	{r7, lr}
 8017682:	b082      	sub	sp, #8
 8017684:	af00      	add	r7, sp, #0
 8017686:	6078      	str	r0, [r7, #4]
 8017688:	460b      	mov	r3, r1
 801768a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801768c:	687b      	ldr	r3, [r7, #4]
 801768e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8017692:	78fa      	ldrb	r2, [r7, #3]
 8017694:	6879      	ldr	r1, [r7, #4]
 8017696:	4613      	mov	r3, r2
 8017698:	00db      	lsls	r3, r3, #3
 801769a:	4413      	add	r3, r2
 801769c:	009b      	lsls	r3, r3, #2
 801769e:	440b      	add	r3, r1
 80176a0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80176a4:	681a      	ldr	r2, [r3, #0]
 80176a6:	78fb      	ldrb	r3, [r7, #3]
 80176a8:	4619      	mov	r1, r3
 80176aa:	f7fb fac5 	bl	8012c38 <USBD_LL_DataOutStage>
}
 80176ae:	bf00      	nop
 80176b0:	3708      	adds	r7, #8
 80176b2:	46bd      	mov	sp, r7
 80176b4:	bd80      	pop	{r7, pc}

080176b6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80176b6:	b580      	push	{r7, lr}
 80176b8:	b082      	sub	sp, #8
 80176ba:	af00      	add	r7, sp, #0
 80176bc:	6078      	str	r0, [r7, #4]
 80176be:	460b      	mov	r3, r1
 80176c0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80176c2:	687b      	ldr	r3, [r7, #4]
 80176c4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80176c8:	78fa      	ldrb	r2, [r7, #3]
 80176ca:	6879      	ldr	r1, [r7, #4]
 80176cc:	4613      	mov	r3, r2
 80176ce:	00db      	lsls	r3, r3, #3
 80176d0:	4413      	add	r3, r2
 80176d2:	009b      	lsls	r3, r3, #2
 80176d4:	440b      	add	r3, r1
 80176d6:	3320      	adds	r3, #32
 80176d8:	681a      	ldr	r2, [r3, #0]
 80176da:	78fb      	ldrb	r3, [r7, #3]
 80176dc:	4619      	mov	r1, r3
 80176de:	f7fb fb5e 	bl	8012d9e <USBD_LL_DataInStage>
}
 80176e2:	bf00      	nop
 80176e4:	3708      	adds	r7, #8
 80176e6:	46bd      	mov	sp, r7
 80176e8:	bd80      	pop	{r7, pc}

080176ea <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80176ea:	b580      	push	{r7, lr}
 80176ec:	b082      	sub	sp, #8
 80176ee:	af00      	add	r7, sp, #0
 80176f0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80176f2:	687b      	ldr	r3, [r7, #4]
 80176f4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80176f8:	4618      	mov	r0, r3
 80176fa:	f7fb fc98 	bl	801302e <USBD_LL_SOF>
}
 80176fe:	bf00      	nop
 8017700:	3708      	adds	r7, #8
 8017702:	46bd      	mov	sp, r7
 8017704:	bd80      	pop	{r7, pc}

08017706 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017706:	b580      	push	{r7, lr}
 8017708:	b084      	sub	sp, #16
 801770a:	af00      	add	r7, sp, #0
 801770c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801770e:	2301      	movs	r3, #1
 8017710:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8017712:	687b      	ldr	r3, [r7, #4]
 8017714:	79db      	ldrb	r3, [r3, #7]
 8017716:	2b00      	cmp	r3, #0
 8017718:	d102      	bne.n	8017720 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801771a:	2300      	movs	r3, #0
 801771c:	73fb      	strb	r3, [r7, #15]
 801771e:	e008      	b.n	8017732 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8017720:	687b      	ldr	r3, [r7, #4]
 8017722:	79db      	ldrb	r3, [r3, #7]
 8017724:	2b02      	cmp	r3, #2
 8017726:	d102      	bne.n	801772e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8017728:	2301      	movs	r3, #1
 801772a:	73fb      	strb	r3, [r7, #15]
 801772c:	e001      	b.n	8017732 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801772e:	f7ee ff85 	bl	800663c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8017732:	687b      	ldr	r3, [r7, #4]
 8017734:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017738:	7bfa      	ldrb	r2, [r7, #15]
 801773a:	4611      	mov	r1, r2
 801773c:	4618      	mov	r0, r3
 801773e:	f7fb fc32 	bl	8012fa6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8017742:	687b      	ldr	r3, [r7, #4]
 8017744:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017748:	4618      	mov	r0, r3
 801774a:	f7fb fbda 	bl	8012f02 <USBD_LL_Reset>
}
 801774e:	bf00      	nop
 8017750:	3710      	adds	r7, #16
 8017752:	46bd      	mov	sp, r7
 8017754:	bd80      	pop	{r7, pc}
	...

08017758 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017758:	b580      	push	{r7, lr}
 801775a:	b082      	sub	sp, #8
 801775c:	af00      	add	r7, sp, #0
 801775e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8017760:	687b      	ldr	r3, [r7, #4]
 8017762:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017766:	4618      	mov	r0, r3
 8017768:	f7fb fc2d 	bl	8012fc6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801776c:	687b      	ldr	r3, [r7, #4]
 801776e:	681b      	ldr	r3, [r3, #0]
 8017770:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8017774:	681b      	ldr	r3, [r3, #0]
 8017776:	687a      	ldr	r2, [r7, #4]
 8017778:	6812      	ldr	r2, [r2, #0]
 801777a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801777e:	f043 0301 	orr.w	r3, r3, #1
 8017782:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8017784:	687b      	ldr	r3, [r7, #4]
 8017786:	7adb      	ldrb	r3, [r3, #11]
 8017788:	2b00      	cmp	r3, #0
 801778a:	d005      	beq.n	8017798 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801778c:	4b04      	ldr	r3, [pc, #16]	@ (80177a0 <HAL_PCD_SuspendCallback+0x48>)
 801778e:	691b      	ldr	r3, [r3, #16]
 8017790:	4a03      	ldr	r2, [pc, #12]	@ (80177a0 <HAL_PCD_SuspendCallback+0x48>)
 8017792:	f043 0306 	orr.w	r3, r3, #6
 8017796:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8017798:	bf00      	nop
 801779a:	3708      	adds	r7, #8
 801779c:	46bd      	mov	sp, r7
 801779e:	bd80      	pop	{r7, pc}
 80177a0:	e000ed00 	.word	0xe000ed00

080177a4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80177a4:	b580      	push	{r7, lr}
 80177a6:	b082      	sub	sp, #8
 80177a8:	af00      	add	r7, sp, #0
 80177aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80177ac:	687b      	ldr	r3, [r7, #4]
 80177ae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80177b2:	4618      	mov	r0, r3
 80177b4:	f7fb fc23 	bl	8012ffe <USBD_LL_Resume>
}
 80177b8:	bf00      	nop
 80177ba:	3708      	adds	r7, #8
 80177bc:	46bd      	mov	sp, r7
 80177be:	bd80      	pop	{r7, pc}

080177c0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80177c0:	b580      	push	{r7, lr}
 80177c2:	b082      	sub	sp, #8
 80177c4:	af00      	add	r7, sp, #0
 80177c6:	6078      	str	r0, [r7, #4]
 80177c8:	460b      	mov	r3, r1
 80177ca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80177cc:	687b      	ldr	r3, [r7, #4]
 80177ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80177d2:	78fa      	ldrb	r2, [r7, #3]
 80177d4:	4611      	mov	r1, r2
 80177d6:	4618      	mov	r0, r3
 80177d8:	f7fb fc7b 	bl	80130d2 <USBD_LL_IsoOUTIncomplete>
}
 80177dc:	bf00      	nop
 80177de:	3708      	adds	r7, #8
 80177e0:	46bd      	mov	sp, r7
 80177e2:	bd80      	pop	{r7, pc}

080177e4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80177e4:	b580      	push	{r7, lr}
 80177e6:	b082      	sub	sp, #8
 80177e8:	af00      	add	r7, sp, #0
 80177ea:	6078      	str	r0, [r7, #4]
 80177ec:	460b      	mov	r3, r1
 80177ee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80177f0:	687b      	ldr	r3, [r7, #4]
 80177f2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80177f6:	78fa      	ldrb	r2, [r7, #3]
 80177f8:	4611      	mov	r1, r2
 80177fa:	4618      	mov	r0, r3
 80177fc:	f7fb fc37 	bl	801306e <USBD_LL_IsoINIncomplete>
}
 8017800:	bf00      	nop
 8017802:	3708      	adds	r7, #8
 8017804:	46bd      	mov	sp, r7
 8017806:	bd80      	pop	{r7, pc}

08017808 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017808:	b580      	push	{r7, lr}
 801780a:	b082      	sub	sp, #8
 801780c:	af00      	add	r7, sp, #0
 801780e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8017810:	687b      	ldr	r3, [r7, #4]
 8017812:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017816:	4618      	mov	r0, r3
 8017818:	f7fb fc8d 	bl	8013136 <USBD_LL_DevConnected>
}
 801781c:	bf00      	nop
 801781e:	3708      	adds	r7, #8
 8017820:	46bd      	mov	sp, r7
 8017822:	bd80      	pop	{r7, pc}

08017824 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017824:	b580      	push	{r7, lr}
 8017826:	b082      	sub	sp, #8
 8017828:	af00      	add	r7, sp, #0
 801782a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801782c:	687b      	ldr	r3, [r7, #4]
 801782e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017832:	4618      	mov	r0, r3
 8017834:	f7fb fc8a 	bl	801314c <USBD_LL_DevDisconnected>
}
 8017838:	bf00      	nop
 801783a:	3708      	adds	r7, #8
 801783c:	46bd      	mov	sp, r7
 801783e:	bd80      	pop	{r7, pc}

08017840 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017840:	b580      	push	{r7, lr}
 8017842:	b082      	sub	sp, #8
 8017844:	af00      	add	r7, sp, #0
 8017846:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8017848:	687b      	ldr	r3, [r7, #4]
 801784a:	781b      	ldrb	r3, [r3, #0]
 801784c:	2b00      	cmp	r3, #0
 801784e:	d13c      	bne.n	80178ca <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8017850:	4a20      	ldr	r2, [pc, #128]	@ (80178d4 <USBD_LL_Init+0x94>)
 8017852:	687b      	ldr	r3, [r7, #4]
 8017854:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8017858:	687b      	ldr	r3, [r7, #4]
 801785a:	4a1e      	ldr	r2, [pc, #120]	@ (80178d4 <USBD_LL_Init+0x94>)
 801785c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8017860:	4b1c      	ldr	r3, [pc, #112]	@ (80178d4 <USBD_LL_Init+0x94>)
 8017862:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8017866:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8017868:	4b1a      	ldr	r3, [pc, #104]	@ (80178d4 <USBD_LL_Init+0x94>)
 801786a:	2204      	movs	r2, #4
 801786c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801786e:	4b19      	ldr	r3, [pc, #100]	@ (80178d4 <USBD_LL_Init+0x94>)
 8017870:	2202      	movs	r2, #2
 8017872:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8017874:	4b17      	ldr	r3, [pc, #92]	@ (80178d4 <USBD_LL_Init+0x94>)
 8017876:	2200      	movs	r2, #0
 8017878:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801787a:	4b16      	ldr	r3, [pc, #88]	@ (80178d4 <USBD_LL_Init+0x94>)
 801787c:	2202      	movs	r2, #2
 801787e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8017880:	4b14      	ldr	r3, [pc, #80]	@ (80178d4 <USBD_LL_Init+0x94>)
 8017882:	2200      	movs	r2, #0
 8017884:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8017886:	4b13      	ldr	r3, [pc, #76]	@ (80178d4 <USBD_LL_Init+0x94>)
 8017888:	2200      	movs	r2, #0
 801788a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801788c:	4b11      	ldr	r3, [pc, #68]	@ (80178d4 <USBD_LL_Init+0x94>)
 801788e:	2200      	movs	r2, #0
 8017890:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8017892:	4b10      	ldr	r3, [pc, #64]	@ (80178d4 <USBD_LL_Init+0x94>)
 8017894:	2200      	movs	r2, #0
 8017896:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8017898:	4b0e      	ldr	r3, [pc, #56]	@ (80178d4 <USBD_LL_Init+0x94>)
 801789a:	2200      	movs	r2, #0
 801789c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801789e:	480d      	ldr	r0, [pc, #52]	@ (80178d4 <USBD_LL_Init+0x94>)
 80178a0:	f7f4 f93b 	bl	800bb1a <HAL_PCD_Init>
 80178a4:	4603      	mov	r3, r0
 80178a6:	2b00      	cmp	r3, #0
 80178a8:	d001      	beq.n	80178ae <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80178aa:	f7ee fec7 	bl	800663c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80178ae:	2180      	movs	r1, #128	@ 0x80
 80178b0:	4808      	ldr	r0, [pc, #32]	@ (80178d4 <USBD_LL_Init+0x94>)
 80178b2:	f7f5 fb68 	bl	800cf86 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80178b6:	2240      	movs	r2, #64	@ 0x40
 80178b8:	2100      	movs	r1, #0
 80178ba:	4806      	ldr	r0, [pc, #24]	@ (80178d4 <USBD_LL_Init+0x94>)
 80178bc:	f7f5 fb1c 	bl	800cef8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80178c0:	2280      	movs	r2, #128	@ 0x80
 80178c2:	2101      	movs	r1, #1
 80178c4:	4803      	ldr	r0, [pc, #12]	@ (80178d4 <USBD_LL_Init+0x94>)
 80178c6:	f7f5 fb17 	bl	800cef8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80178ca:	2300      	movs	r3, #0
}
 80178cc:	4618      	mov	r0, r3
 80178ce:	3708      	adds	r7, #8
 80178d0:	46bd      	mov	sp, r7
 80178d2:	bd80      	pop	{r7, pc}
 80178d4:	20008b68 	.word	0x20008b68

080178d8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80178d8:	b580      	push	{r7, lr}
 80178da:	b084      	sub	sp, #16
 80178dc:	af00      	add	r7, sp, #0
 80178de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80178e0:	2300      	movs	r3, #0
 80178e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80178e4:	2300      	movs	r3, #0
 80178e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80178e8:	687b      	ldr	r3, [r7, #4]
 80178ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80178ee:	4618      	mov	r0, r3
 80178f0:	f7f4 fa22 	bl	800bd38 <HAL_PCD_Start>
 80178f4:	4603      	mov	r3, r0
 80178f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80178f8:	7bfb      	ldrb	r3, [r7, #15]
 80178fa:	4618      	mov	r0, r3
 80178fc:	f000 f942 	bl	8017b84 <USBD_Get_USB_Status>
 8017900:	4603      	mov	r3, r0
 8017902:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017904:	7bbb      	ldrb	r3, [r7, #14]
}
 8017906:	4618      	mov	r0, r3
 8017908:	3710      	adds	r7, #16
 801790a:	46bd      	mov	sp, r7
 801790c:	bd80      	pop	{r7, pc}

0801790e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801790e:	b580      	push	{r7, lr}
 8017910:	b084      	sub	sp, #16
 8017912:	af00      	add	r7, sp, #0
 8017914:	6078      	str	r0, [r7, #4]
 8017916:	4608      	mov	r0, r1
 8017918:	4611      	mov	r1, r2
 801791a:	461a      	mov	r2, r3
 801791c:	4603      	mov	r3, r0
 801791e:	70fb      	strb	r3, [r7, #3]
 8017920:	460b      	mov	r3, r1
 8017922:	70bb      	strb	r3, [r7, #2]
 8017924:	4613      	mov	r3, r2
 8017926:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017928:	2300      	movs	r3, #0
 801792a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801792c:	2300      	movs	r3, #0
 801792e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017930:	687b      	ldr	r3, [r7, #4]
 8017932:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017936:	78bb      	ldrb	r3, [r7, #2]
 8017938:	883a      	ldrh	r2, [r7, #0]
 801793a:	78f9      	ldrb	r1, [r7, #3]
 801793c:	f7f4 fef6 	bl	800c72c <HAL_PCD_EP_Open>
 8017940:	4603      	mov	r3, r0
 8017942:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017944:	7bfb      	ldrb	r3, [r7, #15]
 8017946:	4618      	mov	r0, r3
 8017948:	f000 f91c 	bl	8017b84 <USBD_Get_USB_Status>
 801794c:	4603      	mov	r3, r0
 801794e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017950:	7bbb      	ldrb	r3, [r7, #14]
}
 8017952:	4618      	mov	r0, r3
 8017954:	3710      	adds	r7, #16
 8017956:	46bd      	mov	sp, r7
 8017958:	bd80      	pop	{r7, pc}

0801795a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801795a:	b580      	push	{r7, lr}
 801795c:	b084      	sub	sp, #16
 801795e:	af00      	add	r7, sp, #0
 8017960:	6078      	str	r0, [r7, #4]
 8017962:	460b      	mov	r3, r1
 8017964:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017966:	2300      	movs	r3, #0
 8017968:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801796a:	2300      	movs	r3, #0
 801796c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801796e:	687b      	ldr	r3, [r7, #4]
 8017970:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017974:	78fa      	ldrb	r2, [r7, #3]
 8017976:	4611      	mov	r1, r2
 8017978:	4618      	mov	r0, r3
 801797a:	f7f4 ff41 	bl	800c800 <HAL_PCD_EP_Close>
 801797e:	4603      	mov	r3, r0
 8017980:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017982:	7bfb      	ldrb	r3, [r7, #15]
 8017984:	4618      	mov	r0, r3
 8017986:	f000 f8fd 	bl	8017b84 <USBD_Get_USB_Status>
 801798a:	4603      	mov	r3, r0
 801798c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801798e:	7bbb      	ldrb	r3, [r7, #14]
}
 8017990:	4618      	mov	r0, r3
 8017992:	3710      	adds	r7, #16
 8017994:	46bd      	mov	sp, r7
 8017996:	bd80      	pop	{r7, pc}

08017998 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017998:	b580      	push	{r7, lr}
 801799a:	b084      	sub	sp, #16
 801799c:	af00      	add	r7, sp, #0
 801799e:	6078      	str	r0, [r7, #4]
 80179a0:	460b      	mov	r3, r1
 80179a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80179a4:	2300      	movs	r3, #0
 80179a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80179a8:	2300      	movs	r3, #0
 80179aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80179ac:	687b      	ldr	r3, [r7, #4]
 80179ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80179b2:	78fa      	ldrb	r2, [r7, #3]
 80179b4:	4611      	mov	r1, r2
 80179b6:	4618      	mov	r0, r3
 80179b8:	f7f4 fff9 	bl	800c9ae <HAL_PCD_EP_SetStall>
 80179bc:	4603      	mov	r3, r0
 80179be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80179c0:	7bfb      	ldrb	r3, [r7, #15]
 80179c2:	4618      	mov	r0, r3
 80179c4:	f000 f8de 	bl	8017b84 <USBD_Get_USB_Status>
 80179c8:	4603      	mov	r3, r0
 80179ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80179cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80179ce:	4618      	mov	r0, r3
 80179d0:	3710      	adds	r7, #16
 80179d2:	46bd      	mov	sp, r7
 80179d4:	bd80      	pop	{r7, pc}

080179d6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80179d6:	b580      	push	{r7, lr}
 80179d8:	b084      	sub	sp, #16
 80179da:	af00      	add	r7, sp, #0
 80179dc:	6078      	str	r0, [r7, #4]
 80179de:	460b      	mov	r3, r1
 80179e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80179e2:	2300      	movs	r3, #0
 80179e4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80179e6:	2300      	movs	r3, #0
 80179e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80179ea:	687b      	ldr	r3, [r7, #4]
 80179ec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80179f0:	78fa      	ldrb	r2, [r7, #3]
 80179f2:	4611      	mov	r1, r2
 80179f4:	4618      	mov	r0, r3
 80179f6:	f7f5 f83d 	bl	800ca74 <HAL_PCD_EP_ClrStall>
 80179fa:	4603      	mov	r3, r0
 80179fc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80179fe:	7bfb      	ldrb	r3, [r7, #15]
 8017a00:	4618      	mov	r0, r3
 8017a02:	f000 f8bf 	bl	8017b84 <USBD_Get_USB_Status>
 8017a06:	4603      	mov	r3, r0
 8017a08:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017a0a:	7bbb      	ldrb	r3, [r7, #14]
}
 8017a0c:	4618      	mov	r0, r3
 8017a0e:	3710      	adds	r7, #16
 8017a10:	46bd      	mov	sp, r7
 8017a12:	bd80      	pop	{r7, pc}

08017a14 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017a14:	b480      	push	{r7}
 8017a16:	b085      	sub	sp, #20
 8017a18:	af00      	add	r7, sp, #0
 8017a1a:	6078      	str	r0, [r7, #4]
 8017a1c:	460b      	mov	r3, r1
 8017a1e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017a20:	687b      	ldr	r3, [r7, #4]
 8017a22:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017a26:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017a28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017a2c:	2b00      	cmp	r3, #0
 8017a2e:	da0b      	bge.n	8017a48 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017a30:	78fb      	ldrb	r3, [r7, #3]
 8017a32:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017a36:	68f9      	ldr	r1, [r7, #12]
 8017a38:	4613      	mov	r3, r2
 8017a3a:	00db      	lsls	r3, r3, #3
 8017a3c:	4413      	add	r3, r2
 8017a3e:	009b      	lsls	r3, r3, #2
 8017a40:	440b      	add	r3, r1
 8017a42:	3316      	adds	r3, #22
 8017a44:	781b      	ldrb	r3, [r3, #0]
 8017a46:	e00b      	b.n	8017a60 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017a48:	78fb      	ldrb	r3, [r7, #3]
 8017a4a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017a4e:	68f9      	ldr	r1, [r7, #12]
 8017a50:	4613      	mov	r3, r2
 8017a52:	00db      	lsls	r3, r3, #3
 8017a54:	4413      	add	r3, r2
 8017a56:	009b      	lsls	r3, r3, #2
 8017a58:	440b      	add	r3, r1
 8017a5a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8017a5e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017a60:	4618      	mov	r0, r3
 8017a62:	3714      	adds	r7, #20
 8017a64:	46bd      	mov	sp, r7
 8017a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a6a:	4770      	bx	lr

08017a6c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8017a6c:	b580      	push	{r7, lr}
 8017a6e:	b084      	sub	sp, #16
 8017a70:	af00      	add	r7, sp, #0
 8017a72:	6078      	str	r0, [r7, #4]
 8017a74:	460b      	mov	r3, r1
 8017a76:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017a78:	2300      	movs	r3, #0
 8017a7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017a7c:	2300      	movs	r3, #0
 8017a7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017a80:	687b      	ldr	r3, [r7, #4]
 8017a82:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017a86:	78fa      	ldrb	r2, [r7, #3]
 8017a88:	4611      	mov	r1, r2
 8017a8a:	4618      	mov	r0, r3
 8017a8c:	f7f4 fe2a 	bl	800c6e4 <HAL_PCD_SetAddress>
 8017a90:	4603      	mov	r3, r0
 8017a92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017a94:	7bfb      	ldrb	r3, [r7, #15]
 8017a96:	4618      	mov	r0, r3
 8017a98:	f000 f874 	bl	8017b84 <USBD_Get_USB_Status>
 8017a9c:	4603      	mov	r3, r0
 8017a9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017aa0:	7bbb      	ldrb	r3, [r7, #14]
}
 8017aa2:	4618      	mov	r0, r3
 8017aa4:	3710      	adds	r7, #16
 8017aa6:	46bd      	mov	sp, r7
 8017aa8:	bd80      	pop	{r7, pc}

08017aaa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017aaa:	b580      	push	{r7, lr}
 8017aac:	b086      	sub	sp, #24
 8017aae:	af00      	add	r7, sp, #0
 8017ab0:	60f8      	str	r0, [r7, #12]
 8017ab2:	607a      	str	r2, [r7, #4]
 8017ab4:	603b      	str	r3, [r7, #0]
 8017ab6:	460b      	mov	r3, r1
 8017ab8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017aba:	2300      	movs	r3, #0
 8017abc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017abe:	2300      	movs	r3, #0
 8017ac0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017ac2:	68fb      	ldr	r3, [r7, #12]
 8017ac4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017ac8:	7af9      	ldrb	r1, [r7, #11]
 8017aca:	683b      	ldr	r3, [r7, #0]
 8017acc:	687a      	ldr	r2, [r7, #4]
 8017ace:	f7f4 ff34 	bl	800c93a <HAL_PCD_EP_Transmit>
 8017ad2:	4603      	mov	r3, r0
 8017ad4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017ad6:	7dfb      	ldrb	r3, [r7, #23]
 8017ad8:	4618      	mov	r0, r3
 8017ada:	f000 f853 	bl	8017b84 <USBD_Get_USB_Status>
 8017ade:	4603      	mov	r3, r0
 8017ae0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017ae2:	7dbb      	ldrb	r3, [r7, #22]
}
 8017ae4:	4618      	mov	r0, r3
 8017ae6:	3718      	adds	r7, #24
 8017ae8:	46bd      	mov	sp, r7
 8017aea:	bd80      	pop	{r7, pc}

08017aec <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017aec:	b580      	push	{r7, lr}
 8017aee:	b086      	sub	sp, #24
 8017af0:	af00      	add	r7, sp, #0
 8017af2:	60f8      	str	r0, [r7, #12]
 8017af4:	607a      	str	r2, [r7, #4]
 8017af6:	603b      	str	r3, [r7, #0]
 8017af8:	460b      	mov	r3, r1
 8017afa:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017afc:	2300      	movs	r3, #0
 8017afe:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017b00:	2300      	movs	r3, #0
 8017b02:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8017b04:	68fb      	ldr	r3, [r7, #12]
 8017b06:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017b0a:	7af9      	ldrb	r1, [r7, #11]
 8017b0c:	683b      	ldr	r3, [r7, #0]
 8017b0e:	687a      	ldr	r2, [r7, #4]
 8017b10:	f7f4 fec0 	bl	800c894 <HAL_PCD_EP_Receive>
 8017b14:	4603      	mov	r3, r0
 8017b16:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017b18:	7dfb      	ldrb	r3, [r7, #23]
 8017b1a:	4618      	mov	r0, r3
 8017b1c:	f000 f832 	bl	8017b84 <USBD_Get_USB_Status>
 8017b20:	4603      	mov	r3, r0
 8017b22:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017b24:	7dbb      	ldrb	r3, [r7, #22]
}
 8017b26:	4618      	mov	r0, r3
 8017b28:	3718      	adds	r7, #24
 8017b2a:	46bd      	mov	sp, r7
 8017b2c:	bd80      	pop	{r7, pc}

08017b2e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017b2e:	b580      	push	{r7, lr}
 8017b30:	b082      	sub	sp, #8
 8017b32:	af00      	add	r7, sp, #0
 8017b34:	6078      	str	r0, [r7, #4]
 8017b36:	460b      	mov	r3, r1
 8017b38:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017b3a:	687b      	ldr	r3, [r7, #4]
 8017b3c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017b40:	78fa      	ldrb	r2, [r7, #3]
 8017b42:	4611      	mov	r1, r2
 8017b44:	4618      	mov	r0, r3
 8017b46:	f7f4 fee0 	bl	800c90a <HAL_PCD_EP_GetRxCount>
 8017b4a:	4603      	mov	r3, r0
}
 8017b4c:	4618      	mov	r0, r3
 8017b4e:	3708      	adds	r7, #8
 8017b50:	46bd      	mov	sp, r7
 8017b52:	bd80      	pop	{r7, pc}

08017b54 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8017b54:	b480      	push	{r7}
 8017b56:	b083      	sub	sp, #12
 8017b58:	af00      	add	r7, sp, #0
 8017b5a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8017b5c:	4b03      	ldr	r3, [pc, #12]	@ (8017b6c <USBD_static_malloc+0x18>)
}
 8017b5e:	4618      	mov	r0, r3
 8017b60:	370c      	adds	r7, #12
 8017b62:	46bd      	mov	sp, r7
 8017b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b68:	4770      	bx	lr
 8017b6a:	bf00      	nop
 8017b6c:	2000904c 	.word	0x2000904c

08017b70 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8017b70:	b480      	push	{r7}
 8017b72:	b083      	sub	sp, #12
 8017b74:	af00      	add	r7, sp, #0
 8017b76:	6078      	str	r0, [r7, #4]

}
 8017b78:	bf00      	nop
 8017b7a:	370c      	adds	r7, #12
 8017b7c:	46bd      	mov	sp, r7
 8017b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b82:	4770      	bx	lr

08017b84 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017b84:	b480      	push	{r7}
 8017b86:	b085      	sub	sp, #20
 8017b88:	af00      	add	r7, sp, #0
 8017b8a:	4603      	mov	r3, r0
 8017b8c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017b8e:	2300      	movs	r3, #0
 8017b90:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017b92:	79fb      	ldrb	r3, [r7, #7]
 8017b94:	2b03      	cmp	r3, #3
 8017b96:	d817      	bhi.n	8017bc8 <USBD_Get_USB_Status+0x44>
 8017b98:	a201      	add	r2, pc, #4	@ (adr r2, 8017ba0 <USBD_Get_USB_Status+0x1c>)
 8017b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017b9e:	bf00      	nop
 8017ba0:	08017bb1 	.word	0x08017bb1
 8017ba4:	08017bb7 	.word	0x08017bb7
 8017ba8:	08017bbd 	.word	0x08017bbd
 8017bac:	08017bc3 	.word	0x08017bc3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017bb0:	2300      	movs	r3, #0
 8017bb2:	73fb      	strb	r3, [r7, #15]
    break;
 8017bb4:	e00b      	b.n	8017bce <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017bb6:	2303      	movs	r3, #3
 8017bb8:	73fb      	strb	r3, [r7, #15]
    break;
 8017bba:	e008      	b.n	8017bce <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017bbc:	2301      	movs	r3, #1
 8017bbe:	73fb      	strb	r3, [r7, #15]
    break;
 8017bc0:	e005      	b.n	8017bce <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017bc2:	2303      	movs	r3, #3
 8017bc4:	73fb      	strb	r3, [r7, #15]
    break;
 8017bc6:	e002      	b.n	8017bce <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017bc8:	2303      	movs	r3, #3
 8017bca:	73fb      	strb	r3, [r7, #15]
    break;
 8017bcc:	bf00      	nop
  }
  return usb_status;
 8017bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8017bd0:	4618      	mov	r0, r3
 8017bd2:	3714      	adds	r7, #20
 8017bd4:	46bd      	mov	sp, r7
 8017bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017bda:	4770      	bx	lr

08017bdc <malloc>:
 8017bdc:	4b02      	ldr	r3, [pc, #8]	@ (8017be8 <malloc+0xc>)
 8017bde:	4601      	mov	r1, r0
 8017be0:	6818      	ldr	r0, [r3, #0]
 8017be2:	f000 b82d 	b.w	8017c40 <_malloc_r>
 8017be6:	bf00      	nop
 8017be8:	2000043c 	.word	0x2000043c

08017bec <free>:
 8017bec:	4b02      	ldr	r3, [pc, #8]	@ (8017bf8 <free+0xc>)
 8017bee:	4601      	mov	r1, r0
 8017bf0:	6818      	ldr	r0, [r3, #0]
 8017bf2:	f002 bca5 	b.w	801a540 <_free_r>
 8017bf6:	bf00      	nop
 8017bf8:	2000043c 	.word	0x2000043c

08017bfc <sbrk_aligned>:
 8017bfc:	b570      	push	{r4, r5, r6, lr}
 8017bfe:	4e0f      	ldr	r6, [pc, #60]	@ (8017c3c <sbrk_aligned+0x40>)
 8017c00:	460c      	mov	r4, r1
 8017c02:	6831      	ldr	r1, [r6, #0]
 8017c04:	4605      	mov	r5, r0
 8017c06:	b911      	cbnz	r1, 8017c0e <sbrk_aligned+0x12>
 8017c08:	f001 fdd4 	bl	80197b4 <_sbrk_r>
 8017c0c:	6030      	str	r0, [r6, #0]
 8017c0e:	4621      	mov	r1, r4
 8017c10:	4628      	mov	r0, r5
 8017c12:	f001 fdcf 	bl	80197b4 <_sbrk_r>
 8017c16:	1c43      	adds	r3, r0, #1
 8017c18:	d103      	bne.n	8017c22 <sbrk_aligned+0x26>
 8017c1a:	f04f 34ff 	mov.w	r4, #4294967295
 8017c1e:	4620      	mov	r0, r4
 8017c20:	bd70      	pop	{r4, r5, r6, pc}
 8017c22:	1cc4      	adds	r4, r0, #3
 8017c24:	f024 0403 	bic.w	r4, r4, #3
 8017c28:	42a0      	cmp	r0, r4
 8017c2a:	d0f8      	beq.n	8017c1e <sbrk_aligned+0x22>
 8017c2c:	1a21      	subs	r1, r4, r0
 8017c2e:	4628      	mov	r0, r5
 8017c30:	f001 fdc0 	bl	80197b4 <_sbrk_r>
 8017c34:	3001      	adds	r0, #1
 8017c36:	d1f2      	bne.n	8017c1e <sbrk_aligned+0x22>
 8017c38:	e7ef      	b.n	8017c1a <sbrk_aligned+0x1e>
 8017c3a:	bf00      	nop
 8017c3c:	2000926c 	.word	0x2000926c

08017c40 <_malloc_r>:
 8017c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017c44:	1ccd      	adds	r5, r1, #3
 8017c46:	f025 0503 	bic.w	r5, r5, #3
 8017c4a:	3508      	adds	r5, #8
 8017c4c:	2d0c      	cmp	r5, #12
 8017c4e:	bf38      	it	cc
 8017c50:	250c      	movcc	r5, #12
 8017c52:	2d00      	cmp	r5, #0
 8017c54:	4606      	mov	r6, r0
 8017c56:	db01      	blt.n	8017c5c <_malloc_r+0x1c>
 8017c58:	42a9      	cmp	r1, r5
 8017c5a:	d904      	bls.n	8017c66 <_malloc_r+0x26>
 8017c5c:	230c      	movs	r3, #12
 8017c5e:	6033      	str	r3, [r6, #0]
 8017c60:	2000      	movs	r0, #0
 8017c62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017c66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017d3c <_malloc_r+0xfc>
 8017c6a:	f000 f869 	bl	8017d40 <__malloc_lock>
 8017c6e:	f8d8 3000 	ldr.w	r3, [r8]
 8017c72:	461c      	mov	r4, r3
 8017c74:	bb44      	cbnz	r4, 8017cc8 <_malloc_r+0x88>
 8017c76:	4629      	mov	r1, r5
 8017c78:	4630      	mov	r0, r6
 8017c7a:	f7ff ffbf 	bl	8017bfc <sbrk_aligned>
 8017c7e:	1c43      	adds	r3, r0, #1
 8017c80:	4604      	mov	r4, r0
 8017c82:	d158      	bne.n	8017d36 <_malloc_r+0xf6>
 8017c84:	f8d8 4000 	ldr.w	r4, [r8]
 8017c88:	4627      	mov	r7, r4
 8017c8a:	2f00      	cmp	r7, #0
 8017c8c:	d143      	bne.n	8017d16 <_malloc_r+0xd6>
 8017c8e:	2c00      	cmp	r4, #0
 8017c90:	d04b      	beq.n	8017d2a <_malloc_r+0xea>
 8017c92:	6823      	ldr	r3, [r4, #0]
 8017c94:	4639      	mov	r1, r7
 8017c96:	4630      	mov	r0, r6
 8017c98:	eb04 0903 	add.w	r9, r4, r3
 8017c9c:	f001 fd8a 	bl	80197b4 <_sbrk_r>
 8017ca0:	4581      	cmp	r9, r0
 8017ca2:	d142      	bne.n	8017d2a <_malloc_r+0xea>
 8017ca4:	6821      	ldr	r1, [r4, #0]
 8017ca6:	1a6d      	subs	r5, r5, r1
 8017ca8:	4629      	mov	r1, r5
 8017caa:	4630      	mov	r0, r6
 8017cac:	f7ff ffa6 	bl	8017bfc <sbrk_aligned>
 8017cb0:	3001      	adds	r0, #1
 8017cb2:	d03a      	beq.n	8017d2a <_malloc_r+0xea>
 8017cb4:	6823      	ldr	r3, [r4, #0]
 8017cb6:	442b      	add	r3, r5
 8017cb8:	6023      	str	r3, [r4, #0]
 8017cba:	f8d8 3000 	ldr.w	r3, [r8]
 8017cbe:	685a      	ldr	r2, [r3, #4]
 8017cc0:	bb62      	cbnz	r2, 8017d1c <_malloc_r+0xdc>
 8017cc2:	f8c8 7000 	str.w	r7, [r8]
 8017cc6:	e00f      	b.n	8017ce8 <_malloc_r+0xa8>
 8017cc8:	6822      	ldr	r2, [r4, #0]
 8017cca:	1b52      	subs	r2, r2, r5
 8017ccc:	d420      	bmi.n	8017d10 <_malloc_r+0xd0>
 8017cce:	2a0b      	cmp	r2, #11
 8017cd0:	d917      	bls.n	8017d02 <_malloc_r+0xc2>
 8017cd2:	1961      	adds	r1, r4, r5
 8017cd4:	42a3      	cmp	r3, r4
 8017cd6:	6025      	str	r5, [r4, #0]
 8017cd8:	bf18      	it	ne
 8017cda:	6059      	strne	r1, [r3, #4]
 8017cdc:	6863      	ldr	r3, [r4, #4]
 8017cde:	bf08      	it	eq
 8017ce0:	f8c8 1000 	streq.w	r1, [r8]
 8017ce4:	5162      	str	r2, [r4, r5]
 8017ce6:	604b      	str	r3, [r1, #4]
 8017ce8:	4630      	mov	r0, r6
 8017cea:	f000 f82f 	bl	8017d4c <__malloc_unlock>
 8017cee:	f104 000b 	add.w	r0, r4, #11
 8017cf2:	1d23      	adds	r3, r4, #4
 8017cf4:	f020 0007 	bic.w	r0, r0, #7
 8017cf8:	1ac2      	subs	r2, r0, r3
 8017cfa:	bf1c      	itt	ne
 8017cfc:	1a1b      	subne	r3, r3, r0
 8017cfe:	50a3      	strne	r3, [r4, r2]
 8017d00:	e7af      	b.n	8017c62 <_malloc_r+0x22>
 8017d02:	6862      	ldr	r2, [r4, #4]
 8017d04:	42a3      	cmp	r3, r4
 8017d06:	bf0c      	ite	eq
 8017d08:	f8c8 2000 	streq.w	r2, [r8]
 8017d0c:	605a      	strne	r2, [r3, #4]
 8017d0e:	e7eb      	b.n	8017ce8 <_malloc_r+0xa8>
 8017d10:	4623      	mov	r3, r4
 8017d12:	6864      	ldr	r4, [r4, #4]
 8017d14:	e7ae      	b.n	8017c74 <_malloc_r+0x34>
 8017d16:	463c      	mov	r4, r7
 8017d18:	687f      	ldr	r7, [r7, #4]
 8017d1a:	e7b6      	b.n	8017c8a <_malloc_r+0x4a>
 8017d1c:	461a      	mov	r2, r3
 8017d1e:	685b      	ldr	r3, [r3, #4]
 8017d20:	42a3      	cmp	r3, r4
 8017d22:	d1fb      	bne.n	8017d1c <_malloc_r+0xdc>
 8017d24:	2300      	movs	r3, #0
 8017d26:	6053      	str	r3, [r2, #4]
 8017d28:	e7de      	b.n	8017ce8 <_malloc_r+0xa8>
 8017d2a:	230c      	movs	r3, #12
 8017d2c:	6033      	str	r3, [r6, #0]
 8017d2e:	4630      	mov	r0, r6
 8017d30:	f000 f80c 	bl	8017d4c <__malloc_unlock>
 8017d34:	e794      	b.n	8017c60 <_malloc_r+0x20>
 8017d36:	6005      	str	r5, [r0, #0]
 8017d38:	e7d6      	b.n	8017ce8 <_malloc_r+0xa8>
 8017d3a:	bf00      	nop
 8017d3c:	20009270 	.word	0x20009270

08017d40 <__malloc_lock>:
 8017d40:	4801      	ldr	r0, [pc, #4]	@ (8017d48 <__malloc_lock+0x8>)
 8017d42:	f001 bd84 	b.w	801984e <__retarget_lock_acquire_recursive>
 8017d46:	bf00      	nop
 8017d48:	200093b4 	.word	0x200093b4

08017d4c <__malloc_unlock>:
 8017d4c:	4801      	ldr	r0, [pc, #4]	@ (8017d54 <__malloc_unlock+0x8>)
 8017d4e:	f001 bd7f 	b.w	8019850 <__retarget_lock_release_recursive>
 8017d52:	bf00      	nop
 8017d54:	200093b4 	.word	0x200093b4

08017d58 <sulp>:
 8017d58:	b570      	push	{r4, r5, r6, lr}
 8017d5a:	4604      	mov	r4, r0
 8017d5c:	460d      	mov	r5, r1
 8017d5e:	ec45 4b10 	vmov	d0, r4, r5
 8017d62:	4616      	mov	r6, r2
 8017d64:	f003 faee 	bl	801b344 <__ulp>
 8017d68:	ec51 0b10 	vmov	r0, r1, d0
 8017d6c:	b17e      	cbz	r6, 8017d8e <sulp+0x36>
 8017d6e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8017d72:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8017d76:	2b00      	cmp	r3, #0
 8017d78:	dd09      	ble.n	8017d8e <sulp+0x36>
 8017d7a:	051b      	lsls	r3, r3, #20
 8017d7c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8017d80:	2400      	movs	r4, #0
 8017d82:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8017d86:	4622      	mov	r2, r4
 8017d88:	462b      	mov	r3, r5
 8017d8a:	f7e8 fc45 	bl	8000618 <__aeabi_dmul>
 8017d8e:	ec41 0b10 	vmov	d0, r0, r1
 8017d92:	bd70      	pop	{r4, r5, r6, pc}
 8017d94:	0000      	movs	r0, r0
	...

08017d98 <_strtod_l>:
 8017d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d9c:	b09f      	sub	sp, #124	@ 0x7c
 8017d9e:	460c      	mov	r4, r1
 8017da0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8017da2:	2200      	movs	r2, #0
 8017da4:	921a      	str	r2, [sp, #104]	@ 0x68
 8017da6:	9005      	str	r0, [sp, #20]
 8017da8:	f04f 0a00 	mov.w	sl, #0
 8017dac:	f04f 0b00 	mov.w	fp, #0
 8017db0:	460a      	mov	r2, r1
 8017db2:	9219      	str	r2, [sp, #100]	@ 0x64
 8017db4:	7811      	ldrb	r1, [r2, #0]
 8017db6:	292b      	cmp	r1, #43	@ 0x2b
 8017db8:	d04a      	beq.n	8017e50 <_strtod_l+0xb8>
 8017dba:	d838      	bhi.n	8017e2e <_strtod_l+0x96>
 8017dbc:	290d      	cmp	r1, #13
 8017dbe:	d832      	bhi.n	8017e26 <_strtod_l+0x8e>
 8017dc0:	2908      	cmp	r1, #8
 8017dc2:	d832      	bhi.n	8017e2a <_strtod_l+0x92>
 8017dc4:	2900      	cmp	r1, #0
 8017dc6:	d03b      	beq.n	8017e40 <_strtod_l+0xa8>
 8017dc8:	2200      	movs	r2, #0
 8017dca:	920e      	str	r2, [sp, #56]	@ 0x38
 8017dcc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8017dce:	782a      	ldrb	r2, [r5, #0]
 8017dd0:	2a30      	cmp	r2, #48	@ 0x30
 8017dd2:	f040 80b2 	bne.w	8017f3a <_strtod_l+0x1a2>
 8017dd6:	786a      	ldrb	r2, [r5, #1]
 8017dd8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8017ddc:	2a58      	cmp	r2, #88	@ 0x58
 8017dde:	d16e      	bne.n	8017ebe <_strtod_l+0x126>
 8017de0:	9302      	str	r3, [sp, #8]
 8017de2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017de4:	9301      	str	r3, [sp, #4]
 8017de6:	ab1a      	add	r3, sp, #104	@ 0x68
 8017de8:	9300      	str	r3, [sp, #0]
 8017dea:	4a8f      	ldr	r2, [pc, #572]	@ (8018028 <_strtod_l+0x290>)
 8017dec:	9805      	ldr	r0, [sp, #20]
 8017dee:	ab1b      	add	r3, sp, #108	@ 0x6c
 8017df0:	a919      	add	r1, sp, #100	@ 0x64
 8017df2:	f002 fc57 	bl	801a6a4 <__gethex>
 8017df6:	f010 060f 	ands.w	r6, r0, #15
 8017dfa:	4604      	mov	r4, r0
 8017dfc:	d005      	beq.n	8017e0a <_strtod_l+0x72>
 8017dfe:	2e06      	cmp	r6, #6
 8017e00:	d128      	bne.n	8017e54 <_strtod_l+0xbc>
 8017e02:	3501      	adds	r5, #1
 8017e04:	2300      	movs	r3, #0
 8017e06:	9519      	str	r5, [sp, #100]	@ 0x64
 8017e08:	930e      	str	r3, [sp, #56]	@ 0x38
 8017e0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8017e0c:	2b00      	cmp	r3, #0
 8017e0e:	f040 858e 	bne.w	801892e <_strtod_l+0xb96>
 8017e12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017e14:	b1cb      	cbz	r3, 8017e4a <_strtod_l+0xb2>
 8017e16:	4652      	mov	r2, sl
 8017e18:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8017e1c:	ec43 2b10 	vmov	d0, r2, r3
 8017e20:	b01f      	add	sp, #124	@ 0x7c
 8017e22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e26:	2920      	cmp	r1, #32
 8017e28:	d1ce      	bne.n	8017dc8 <_strtod_l+0x30>
 8017e2a:	3201      	adds	r2, #1
 8017e2c:	e7c1      	b.n	8017db2 <_strtod_l+0x1a>
 8017e2e:	292d      	cmp	r1, #45	@ 0x2d
 8017e30:	d1ca      	bne.n	8017dc8 <_strtod_l+0x30>
 8017e32:	2101      	movs	r1, #1
 8017e34:	910e      	str	r1, [sp, #56]	@ 0x38
 8017e36:	1c51      	adds	r1, r2, #1
 8017e38:	9119      	str	r1, [sp, #100]	@ 0x64
 8017e3a:	7852      	ldrb	r2, [r2, #1]
 8017e3c:	2a00      	cmp	r2, #0
 8017e3e:	d1c5      	bne.n	8017dcc <_strtod_l+0x34>
 8017e40:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8017e42:	9419      	str	r4, [sp, #100]	@ 0x64
 8017e44:	2b00      	cmp	r3, #0
 8017e46:	f040 8570 	bne.w	801892a <_strtod_l+0xb92>
 8017e4a:	4652      	mov	r2, sl
 8017e4c:	465b      	mov	r3, fp
 8017e4e:	e7e5      	b.n	8017e1c <_strtod_l+0x84>
 8017e50:	2100      	movs	r1, #0
 8017e52:	e7ef      	b.n	8017e34 <_strtod_l+0x9c>
 8017e54:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8017e56:	b13a      	cbz	r2, 8017e68 <_strtod_l+0xd0>
 8017e58:	2135      	movs	r1, #53	@ 0x35
 8017e5a:	a81c      	add	r0, sp, #112	@ 0x70
 8017e5c:	f003 fb6c 	bl	801b538 <__copybits>
 8017e60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017e62:	9805      	ldr	r0, [sp, #20]
 8017e64:	f002 ff42 	bl	801acec <_Bfree>
 8017e68:	3e01      	subs	r6, #1
 8017e6a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8017e6c:	2e04      	cmp	r6, #4
 8017e6e:	d806      	bhi.n	8017e7e <_strtod_l+0xe6>
 8017e70:	e8df f006 	tbb	[pc, r6]
 8017e74:	201d0314 	.word	0x201d0314
 8017e78:	14          	.byte	0x14
 8017e79:	00          	.byte	0x00
 8017e7a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8017e7e:	05e1      	lsls	r1, r4, #23
 8017e80:	bf48      	it	mi
 8017e82:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8017e86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8017e8a:	0d1b      	lsrs	r3, r3, #20
 8017e8c:	051b      	lsls	r3, r3, #20
 8017e8e:	2b00      	cmp	r3, #0
 8017e90:	d1bb      	bne.n	8017e0a <_strtod_l+0x72>
 8017e92:	f001 fcb1 	bl	80197f8 <__errno>
 8017e96:	2322      	movs	r3, #34	@ 0x22
 8017e98:	6003      	str	r3, [r0, #0]
 8017e9a:	e7b6      	b.n	8017e0a <_strtod_l+0x72>
 8017e9c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8017ea0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8017ea4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8017ea8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8017eac:	e7e7      	b.n	8017e7e <_strtod_l+0xe6>
 8017eae:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8018030 <_strtod_l+0x298>
 8017eb2:	e7e4      	b.n	8017e7e <_strtod_l+0xe6>
 8017eb4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8017eb8:	f04f 3aff 	mov.w	sl, #4294967295
 8017ebc:	e7df      	b.n	8017e7e <_strtod_l+0xe6>
 8017ebe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017ec0:	1c5a      	adds	r2, r3, #1
 8017ec2:	9219      	str	r2, [sp, #100]	@ 0x64
 8017ec4:	785b      	ldrb	r3, [r3, #1]
 8017ec6:	2b30      	cmp	r3, #48	@ 0x30
 8017ec8:	d0f9      	beq.n	8017ebe <_strtod_l+0x126>
 8017eca:	2b00      	cmp	r3, #0
 8017ecc:	d09d      	beq.n	8017e0a <_strtod_l+0x72>
 8017ece:	2301      	movs	r3, #1
 8017ed0:	2700      	movs	r7, #0
 8017ed2:	9308      	str	r3, [sp, #32]
 8017ed4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017ed6:	930c      	str	r3, [sp, #48]	@ 0x30
 8017ed8:	970b      	str	r7, [sp, #44]	@ 0x2c
 8017eda:	46b9      	mov	r9, r7
 8017edc:	220a      	movs	r2, #10
 8017ede:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8017ee0:	7805      	ldrb	r5, [r0, #0]
 8017ee2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8017ee6:	b2d9      	uxtb	r1, r3
 8017ee8:	2909      	cmp	r1, #9
 8017eea:	d928      	bls.n	8017f3e <_strtod_l+0x1a6>
 8017eec:	494f      	ldr	r1, [pc, #316]	@ (801802c <_strtod_l+0x294>)
 8017eee:	2201      	movs	r2, #1
 8017ef0:	f001 fc03 	bl	80196fa <strncmp>
 8017ef4:	2800      	cmp	r0, #0
 8017ef6:	d032      	beq.n	8017f5e <_strtod_l+0x1c6>
 8017ef8:	2000      	movs	r0, #0
 8017efa:	462a      	mov	r2, r5
 8017efc:	900a      	str	r0, [sp, #40]	@ 0x28
 8017efe:	464d      	mov	r5, r9
 8017f00:	4603      	mov	r3, r0
 8017f02:	2a65      	cmp	r2, #101	@ 0x65
 8017f04:	d001      	beq.n	8017f0a <_strtod_l+0x172>
 8017f06:	2a45      	cmp	r2, #69	@ 0x45
 8017f08:	d114      	bne.n	8017f34 <_strtod_l+0x19c>
 8017f0a:	b91d      	cbnz	r5, 8017f14 <_strtod_l+0x17c>
 8017f0c:	9a08      	ldr	r2, [sp, #32]
 8017f0e:	4302      	orrs	r2, r0
 8017f10:	d096      	beq.n	8017e40 <_strtod_l+0xa8>
 8017f12:	2500      	movs	r5, #0
 8017f14:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8017f16:	1c62      	adds	r2, r4, #1
 8017f18:	9219      	str	r2, [sp, #100]	@ 0x64
 8017f1a:	7862      	ldrb	r2, [r4, #1]
 8017f1c:	2a2b      	cmp	r2, #43	@ 0x2b
 8017f1e:	d07a      	beq.n	8018016 <_strtod_l+0x27e>
 8017f20:	2a2d      	cmp	r2, #45	@ 0x2d
 8017f22:	d07e      	beq.n	8018022 <_strtod_l+0x28a>
 8017f24:	f04f 0c00 	mov.w	ip, #0
 8017f28:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8017f2c:	2909      	cmp	r1, #9
 8017f2e:	f240 8085 	bls.w	801803c <_strtod_l+0x2a4>
 8017f32:	9419      	str	r4, [sp, #100]	@ 0x64
 8017f34:	f04f 0800 	mov.w	r8, #0
 8017f38:	e0a5      	b.n	8018086 <_strtod_l+0x2ee>
 8017f3a:	2300      	movs	r3, #0
 8017f3c:	e7c8      	b.n	8017ed0 <_strtod_l+0x138>
 8017f3e:	f1b9 0f08 	cmp.w	r9, #8
 8017f42:	bfd8      	it	le
 8017f44:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8017f46:	f100 0001 	add.w	r0, r0, #1
 8017f4a:	bfda      	itte	le
 8017f4c:	fb02 3301 	mlale	r3, r2, r1, r3
 8017f50:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8017f52:	fb02 3707 	mlagt	r7, r2, r7, r3
 8017f56:	f109 0901 	add.w	r9, r9, #1
 8017f5a:	9019      	str	r0, [sp, #100]	@ 0x64
 8017f5c:	e7bf      	b.n	8017ede <_strtod_l+0x146>
 8017f5e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017f60:	1c5a      	adds	r2, r3, #1
 8017f62:	9219      	str	r2, [sp, #100]	@ 0x64
 8017f64:	785a      	ldrb	r2, [r3, #1]
 8017f66:	f1b9 0f00 	cmp.w	r9, #0
 8017f6a:	d03b      	beq.n	8017fe4 <_strtod_l+0x24c>
 8017f6c:	900a      	str	r0, [sp, #40]	@ 0x28
 8017f6e:	464d      	mov	r5, r9
 8017f70:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8017f74:	2b09      	cmp	r3, #9
 8017f76:	d912      	bls.n	8017f9e <_strtod_l+0x206>
 8017f78:	2301      	movs	r3, #1
 8017f7a:	e7c2      	b.n	8017f02 <_strtod_l+0x16a>
 8017f7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017f7e:	1c5a      	adds	r2, r3, #1
 8017f80:	9219      	str	r2, [sp, #100]	@ 0x64
 8017f82:	785a      	ldrb	r2, [r3, #1]
 8017f84:	3001      	adds	r0, #1
 8017f86:	2a30      	cmp	r2, #48	@ 0x30
 8017f88:	d0f8      	beq.n	8017f7c <_strtod_l+0x1e4>
 8017f8a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8017f8e:	2b08      	cmp	r3, #8
 8017f90:	f200 84d2 	bhi.w	8018938 <_strtod_l+0xba0>
 8017f94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017f96:	900a      	str	r0, [sp, #40]	@ 0x28
 8017f98:	2000      	movs	r0, #0
 8017f9a:	930c      	str	r3, [sp, #48]	@ 0x30
 8017f9c:	4605      	mov	r5, r0
 8017f9e:	3a30      	subs	r2, #48	@ 0x30
 8017fa0:	f100 0301 	add.w	r3, r0, #1
 8017fa4:	d018      	beq.n	8017fd8 <_strtod_l+0x240>
 8017fa6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8017fa8:	4419      	add	r1, r3
 8017faa:	910a      	str	r1, [sp, #40]	@ 0x28
 8017fac:	462e      	mov	r6, r5
 8017fae:	f04f 0e0a 	mov.w	lr, #10
 8017fb2:	1c71      	adds	r1, r6, #1
 8017fb4:	eba1 0c05 	sub.w	ip, r1, r5
 8017fb8:	4563      	cmp	r3, ip
 8017fba:	dc15      	bgt.n	8017fe8 <_strtod_l+0x250>
 8017fbc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8017fc0:	182b      	adds	r3, r5, r0
 8017fc2:	2b08      	cmp	r3, #8
 8017fc4:	f105 0501 	add.w	r5, r5, #1
 8017fc8:	4405      	add	r5, r0
 8017fca:	dc1a      	bgt.n	8018002 <_strtod_l+0x26a>
 8017fcc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8017fce:	230a      	movs	r3, #10
 8017fd0:	fb03 2301 	mla	r3, r3, r1, r2
 8017fd4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8017fd6:	2300      	movs	r3, #0
 8017fd8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017fda:	1c51      	adds	r1, r2, #1
 8017fdc:	9119      	str	r1, [sp, #100]	@ 0x64
 8017fde:	7852      	ldrb	r2, [r2, #1]
 8017fe0:	4618      	mov	r0, r3
 8017fe2:	e7c5      	b.n	8017f70 <_strtod_l+0x1d8>
 8017fe4:	4648      	mov	r0, r9
 8017fe6:	e7ce      	b.n	8017f86 <_strtod_l+0x1ee>
 8017fe8:	2e08      	cmp	r6, #8
 8017fea:	dc05      	bgt.n	8017ff8 <_strtod_l+0x260>
 8017fec:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8017fee:	fb0e f606 	mul.w	r6, lr, r6
 8017ff2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8017ff4:	460e      	mov	r6, r1
 8017ff6:	e7dc      	b.n	8017fb2 <_strtod_l+0x21a>
 8017ff8:	2910      	cmp	r1, #16
 8017ffa:	bfd8      	it	le
 8017ffc:	fb0e f707 	mulle.w	r7, lr, r7
 8018000:	e7f8      	b.n	8017ff4 <_strtod_l+0x25c>
 8018002:	2b0f      	cmp	r3, #15
 8018004:	bfdc      	itt	le
 8018006:	230a      	movle	r3, #10
 8018008:	fb03 2707 	mlale	r7, r3, r7, r2
 801800c:	e7e3      	b.n	8017fd6 <_strtod_l+0x23e>
 801800e:	2300      	movs	r3, #0
 8018010:	930a      	str	r3, [sp, #40]	@ 0x28
 8018012:	2301      	movs	r3, #1
 8018014:	e77a      	b.n	8017f0c <_strtod_l+0x174>
 8018016:	f04f 0c00 	mov.w	ip, #0
 801801a:	1ca2      	adds	r2, r4, #2
 801801c:	9219      	str	r2, [sp, #100]	@ 0x64
 801801e:	78a2      	ldrb	r2, [r4, #2]
 8018020:	e782      	b.n	8017f28 <_strtod_l+0x190>
 8018022:	f04f 0c01 	mov.w	ip, #1
 8018026:	e7f8      	b.n	801801a <_strtod_l+0x282>
 8018028:	0801d580 	.word	0x0801d580
 801802c:	0801d398 	.word	0x0801d398
 8018030:	7ff00000 	.word	0x7ff00000
 8018034:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8018036:	1c51      	adds	r1, r2, #1
 8018038:	9119      	str	r1, [sp, #100]	@ 0x64
 801803a:	7852      	ldrb	r2, [r2, #1]
 801803c:	2a30      	cmp	r2, #48	@ 0x30
 801803e:	d0f9      	beq.n	8018034 <_strtod_l+0x29c>
 8018040:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8018044:	2908      	cmp	r1, #8
 8018046:	f63f af75 	bhi.w	8017f34 <_strtod_l+0x19c>
 801804a:	3a30      	subs	r2, #48	@ 0x30
 801804c:	9209      	str	r2, [sp, #36]	@ 0x24
 801804e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8018050:	920f      	str	r2, [sp, #60]	@ 0x3c
 8018052:	f04f 080a 	mov.w	r8, #10
 8018056:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8018058:	1c56      	adds	r6, r2, #1
 801805a:	9619      	str	r6, [sp, #100]	@ 0x64
 801805c:	7852      	ldrb	r2, [r2, #1]
 801805e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8018062:	f1be 0f09 	cmp.w	lr, #9
 8018066:	d939      	bls.n	80180dc <_strtod_l+0x344>
 8018068:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801806a:	1a76      	subs	r6, r6, r1
 801806c:	2e08      	cmp	r6, #8
 801806e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8018072:	dc03      	bgt.n	801807c <_strtod_l+0x2e4>
 8018074:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018076:	4588      	cmp	r8, r1
 8018078:	bfa8      	it	ge
 801807a:	4688      	movge	r8, r1
 801807c:	f1bc 0f00 	cmp.w	ip, #0
 8018080:	d001      	beq.n	8018086 <_strtod_l+0x2ee>
 8018082:	f1c8 0800 	rsb	r8, r8, #0
 8018086:	2d00      	cmp	r5, #0
 8018088:	d14e      	bne.n	8018128 <_strtod_l+0x390>
 801808a:	9908      	ldr	r1, [sp, #32]
 801808c:	4308      	orrs	r0, r1
 801808e:	f47f aebc 	bne.w	8017e0a <_strtod_l+0x72>
 8018092:	2b00      	cmp	r3, #0
 8018094:	f47f aed4 	bne.w	8017e40 <_strtod_l+0xa8>
 8018098:	2a69      	cmp	r2, #105	@ 0x69
 801809a:	d028      	beq.n	80180ee <_strtod_l+0x356>
 801809c:	dc25      	bgt.n	80180ea <_strtod_l+0x352>
 801809e:	2a49      	cmp	r2, #73	@ 0x49
 80180a0:	d025      	beq.n	80180ee <_strtod_l+0x356>
 80180a2:	2a4e      	cmp	r2, #78	@ 0x4e
 80180a4:	f47f aecc 	bne.w	8017e40 <_strtod_l+0xa8>
 80180a8:	499a      	ldr	r1, [pc, #616]	@ (8018314 <_strtod_l+0x57c>)
 80180aa:	a819      	add	r0, sp, #100	@ 0x64
 80180ac:	f002 fd1c 	bl	801aae8 <__match>
 80180b0:	2800      	cmp	r0, #0
 80180b2:	f43f aec5 	beq.w	8017e40 <_strtod_l+0xa8>
 80180b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80180b8:	781b      	ldrb	r3, [r3, #0]
 80180ba:	2b28      	cmp	r3, #40	@ 0x28
 80180bc:	d12e      	bne.n	801811c <_strtod_l+0x384>
 80180be:	4996      	ldr	r1, [pc, #600]	@ (8018318 <_strtod_l+0x580>)
 80180c0:	aa1c      	add	r2, sp, #112	@ 0x70
 80180c2:	a819      	add	r0, sp, #100	@ 0x64
 80180c4:	f002 fd24 	bl	801ab10 <__hexnan>
 80180c8:	2805      	cmp	r0, #5
 80180ca:	d127      	bne.n	801811c <_strtod_l+0x384>
 80180cc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80180ce:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80180d2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80180d6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80180da:	e696      	b.n	8017e0a <_strtod_l+0x72>
 80180dc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80180de:	fb08 2101 	mla	r1, r8, r1, r2
 80180e2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80180e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80180e8:	e7b5      	b.n	8018056 <_strtod_l+0x2be>
 80180ea:	2a6e      	cmp	r2, #110	@ 0x6e
 80180ec:	e7da      	b.n	80180a4 <_strtod_l+0x30c>
 80180ee:	498b      	ldr	r1, [pc, #556]	@ (801831c <_strtod_l+0x584>)
 80180f0:	a819      	add	r0, sp, #100	@ 0x64
 80180f2:	f002 fcf9 	bl	801aae8 <__match>
 80180f6:	2800      	cmp	r0, #0
 80180f8:	f43f aea2 	beq.w	8017e40 <_strtod_l+0xa8>
 80180fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80180fe:	4988      	ldr	r1, [pc, #544]	@ (8018320 <_strtod_l+0x588>)
 8018100:	3b01      	subs	r3, #1
 8018102:	a819      	add	r0, sp, #100	@ 0x64
 8018104:	9319      	str	r3, [sp, #100]	@ 0x64
 8018106:	f002 fcef 	bl	801aae8 <__match>
 801810a:	b910      	cbnz	r0, 8018112 <_strtod_l+0x37a>
 801810c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801810e:	3301      	adds	r3, #1
 8018110:	9319      	str	r3, [sp, #100]	@ 0x64
 8018112:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8018330 <_strtod_l+0x598>
 8018116:	f04f 0a00 	mov.w	sl, #0
 801811a:	e676      	b.n	8017e0a <_strtod_l+0x72>
 801811c:	4881      	ldr	r0, [pc, #516]	@ (8018324 <_strtod_l+0x58c>)
 801811e:	f001 fba7 	bl	8019870 <nan>
 8018122:	ec5b ab10 	vmov	sl, fp, d0
 8018126:	e670      	b.n	8017e0a <_strtod_l+0x72>
 8018128:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801812a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801812c:	eba8 0303 	sub.w	r3, r8, r3
 8018130:	f1b9 0f00 	cmp.w	r9, #0
 8018134:	bf08      	it	eq
 8018136:	46a9      	moveq	r9, r5
 8018138:	2d10      	cmp	r5, #16
 801813a:	9309      	str	r3, [sp, #36]	@ 0x24
 801813c:	462c      	mov	r4, r5
 801813e:	bfa8      	it	ge
 8018140:	2410      	movge	r4, #16
 8018142:	f7e8 f9ef 	bl	8000524 <__aeabi_ui2d>
 8018146:	2d09      	cmp	r5, #9
 8018148:	4682      	mov	sl, r0
 801814a:	468b      	mov	fp, r1
 801814c:	dc13      	bgt.n	8018176 <_strtod_l+0x3de>
 801814e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018150:	2b00      	cmp	r3, #0
 8018152:	f43f ae5a 	beq.w	8017e0a <_strtod_l+0x72>
 8018156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018158:	dd78      	ble.n	801824c <_strtod_l+0x4b4>
 801815a:	2b16      	cmp	r3, #22
 801815c:	dc5f      	bgt.n	801821e <_strtod_l+0x486>
 801815e:	4972      	ldr	r1, [pc, #456]	@ (8018328 <_strtod_l+0x590>)
 8018160:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8018164:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018168:	4652      	mov	r2, sl
 801816a:	465b      	mov	r3, fp
 801816c:	f7e8 fa54 	bl	8000618 <__aeabi_dmul>
 8018170:	4682      	mov	sl, r0
 8018172:	468b      	mov	fp, r1
 8018174:	e649      	b.n	8017e0a <_strtod_l+0x72>
 8018176:	4b6c      	ldr	r3, [pc, #432]	@ (8018328 <_strtod_l+0x590>)
 8018178:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801817c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8018180:	f7e8 fa4a 	bl	8000618 <__aeabi_dmul>
 8018184:	4682      	mov	sl, r0
 8018186:	4638      	mov	r0, r7
 8018188:	468b      	mov	fp, r1
 801818a:	f7e8 f9cb 	bl	8000524 <__aeabi_ui2d>
 801818e:	4602      	mov	r2, r0
 8018190:	460b      	mov	r3, r1
 8018192:	4650      	mov	r0, sl
 8018194:	4659      	mov	r1, fp
 8018196:	f7e8 f889 	bl	80002ac <__adddf3>
 801819a:	2d0f      	cmp	r5, #15
 801819c:	4682      	mov	sl, r0
 801819e:	468b      	mov	fp, r1
 80181a0:	ddd5      	ble.n	801814e <_strtod_l+0x3b6>
 80181a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80181a4:	1b2c      	subs	r4, r5, r4
 80181a6:	441c      	add	r4, r3
 80181a8:	2c00      	cmp	r4, #0
 80181aa:	f340 8093 	ble.w	80182d4 <_strtod_l+0x53c>
 80181ae:	f014 030f 	ands.w	r3, r4, #15
 80181b2:	d00a      	beq.n	80181ca <_strtod_l+0x432>
 80181b4:	495c      	ldr	r1, [pc, #368]	@ (8018328 <_strtod_l+0x590>)
 80181b6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80181ba:	4652      	mov	r2, sl
 80181bc:	465b      	mov	r3, fp
 80181be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80181c2:	f7e8 fa29 	bl	8000618 <__aeabi_dmul>
 80181c6:	4682      	mov	sl, r0
 80181c8:	468b      	mov	fp, r1
 80181ca:	f034 040f 	bics.w	r4, r4, #15
 80181ce:	d073      	beq.n	80182b8 <_strtod_l+0x520>
 80181d0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80181d4:	dd49      	ble.n	801826a <_strtod_l+0x4d2>
 80181d6:	2400      	movs	r4, #0
 80181d8:	46a0      	mov	r8, r4
 80181da:	940b      	str	r4, [sp, #44]	@ 0x2c
 80181dc:	46a1      	mov	r9, r4
 80181de:	9a05      	ldr	r2, [sp, #20]
 80181e0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8018330 <_strtod_l+0x598>
 80181e4:	2322      	movs	r3, #34	@ 0x22
 80181e6:	6013      	str	r3, [r2, #0]
 80181e8:	f04f 0a00 	mov.w	sl, #0
 80181ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80181ee:	2b00      	cmp	r3, #0
 80181f0:	f43f ae0b 	beq.w	8017e0a <_strtod_l+0x72>
 80181f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80181f6:	9805      	ldr	r0, [sp, #20]
 80181f8:	f002 fd78 	bl	801acec <_Bfree>
 80181fc:	9805      	ldr	r0, [sp, #20]
 80181fe:	4649      	mov	r1, r9
 8018200:	f002 fd74 	bl	801acec <_Bfree>
 8018204:	9805      	ldr	r0, [sp, #20]
 8018206:	4641      	mov	r1, r8
 8018208:	f002 fd70 	bl	801acec <_Bfree>
 801820c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801820e:	9805      	ldr	r0, [sp, #20]
 8018210:	f002 fd6c 	bl	801acec <_Bfree>
 8018214:	9805      	ldr	r0, [sp, #20]
 8018216:	4621      	mov	r1, r4
 8018218:	f002 fd68 	bl	801acec <_Bfree>
 801821c:	e5f5      	b.n	8017e0a <_strtod_l+0x72>
 801821e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018220:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8018224:	4293      	cmp	r3, r2
 8018226:	dbbc      	blt.n	80181a2 <_strtod_l+0x40a>
 8018228:	4c3f      	ldr	r4, [pc, #252]	@ (8018328 <_strtod_l+0x590>)
 801822a:	f1c5 050f 	rsb	r5, r5, #15
 801822e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8018232:	4652      	mov	r2, sl
 8018234:	465b      	mov	r3, fp
 8018236:	e9d1 0100 	ldrd	r0, r1, [r1]
 801823a:	f7e8 f9ed 	bl	8000618 <__aeabi_dmul>
 801823e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018240:	1b5d      	subs	r5, r3, r5
 8018242:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8018246:	e9d4 2300 	ldrd	r2, r3, [r4]
 801824a:	e78f      	b.n	801816c <_strtod_l+0x3d4>
 801824c:	3316      	adds	r3, #22
 801824e:	dba8      	blt.n	80181a2 <_strtod_l+0x40a>
 8018250:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018252:	eba3 0808 	sub.w	r8, r3, r8
 8018256:	4b34      	ldr	r3, [pc, #208]	@ (8018328 <_strtod_l+0x590>)
 8018258:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801825c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8018260:	4650      	mov	r0, sl
 8018262:	4659      	mov	r1, fp
 8018264:	f7e8 fb02 	bl	800086c <__aeabi_ddiv>
 8018268:	e782      	b.n	8018170 <_strtod_l+0x3d8>
 801826a:	2300      	movs	r3, #0
 801826c:	4f2f      	ldr	r7, [pc, #188]	@ (801832c <_strtod_l+0x594>)
 801826e:	1124      	asrs	r4, r4, #4
 8018270:	4650      	mov	r0, sl
 8018272:	4659      	mov	r1, fp
 8018274:	461e      	mov	r6, r3
 8018276:	2c01      	cmp	r4, #1
 8018278:	dc21      	bgt.n	80182be <_strtod_l+0x526>
 801827a:	b10b      	cbz	r3, 8018280 <_strtod_l+0x4e8>
 801827c:	4682      	mov	sl, r0
 801827e:	468b      	mov	fp, r1
 8018280:	492a      	ldr	r1, [pc, #168]	@ (801832c <_strtod_l+0x594>)
 8018282:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8018286:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801828a:	4652      	mov	r2, sl
 801828c:	465b      	mov	r3, fp
 801828e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018292:	f7e8 f9c1 	bl	8000618 <__aeabi_dmul>
 8018296:	4b26      	ldr	r3, [pc, #152]	@ (8018330 <_strtod_l+0x598>)
 8018298:	460a      	mov	r2, r1
 801829a:	400b      	ands	r3, r1
 801829c:	4925      	ldr	r1, [pc, #148]	@ (8018334 <_strtod_l+0x59c>)
 801829e:	428b      	cmp	r3, r1
 80182a0:	4682      	mov	sl, r0
 80182a2:	d898      	bhi.n	80181d6 <_strtod_l+0x43e>
 80182a4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80182a8:	428b      	cmp	r3, r1
 80182aa:	bf86      	itte	hi
 80182ac:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8018338 <_strtod_l+0x5a0>
 80182b0:	f04f 3aff 	movhi.w	sl, #4294967295
 80182b4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80182b8:	2300      	movs	r3, #0
 80182ba:	9308      	str	r3, [sp, #32]
 80182bc:	e076      	b.n	80183ac <_strtod_l+0x614>
 80182be:	07e2      	lsls	r2, r4, #31
 80182c0:	d504      	bpl.n	80182cc <_strtod_l+0x534>
 80182c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80182c6:	f7e8 f9a7 	bl	8000618 <__aeabi_dmul>
 80182ca:	2301      	movs	r3, #1
 80182cc:	3601      	adds	r6, #1
 80182ce:	1064      	asrs	r4, r4, #1
 80182d0:	3708      	adds	r7, #8
 80182d2:	e7d0      	b.n	8018276 <_strtod_l+0x4de>
 80182d4:	d0f0      	beq.n	80182b8 <_strtod_l+0x520>
 80182d6:	4264      	negs	r4, r4
 80182d8:	f014 020f 	ands.w	r2, r4, #15
 80182dc:	d00a      	beq.n	80182f4 <_strtod_l+0x55c>
 80182de:	4b12      	ldr	r3, [pc, #72]	@ (8018328 <_strtod_l+0x590>)
 80182e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80182e4:	4650      	mov	r0, sl
 80182e6:	4659      	mov	r1, fp
 80182e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80182ec:	f7e8 fabe 	bl	800086c <__aeabi_ddiv>
 80182f0:	4682      	mov	sl, r0
 80182f2:	468b      	mov	fp, r1
 80182f4:	1124      	asrs	r4, r4, #4
 80182f6:	d0df      	beq.n	80182b8 <_strtod_l+0x520>
 80182f8:	2c1f      	cmp	r4, #31
 80182fa:	dd1f      	ble.n	801833c <_strtod_l+0x5a4>
 80182fc:	2400      	movs	r4, #0
 80182fe:	46a0      	mov	r8, r4
 8018300:	940b      	str	r4, [sp, #44]	@ 0x2c
 8018302:	46a1      	mov	r9, r4
 8018304:	9a05      	ldr	r2, [sp, #20]
 8018306:	2322      	movs	r3, #34	@ 0x22
 8018308:	f04f 0a00 	mov.w	sl, #0
 801830c:	f04f 0b00 	mov.w	fp, #0
 8018310:	6013      	str	r3, [r2, #0]
 8018312:	e76b      	b.n	80181ec <_strtod_l+0x454>
 8018314:	0801d3a7 	.word	0x0801d3a7
 8018318:	0801d56c 	.word	0x0801d56c
 801831c:	0801d39f 	.word	0x0801d39f
 8018320:	0801d3d9 	.word	0x0801d3d9
 8018324:	0801d568 	.word	0x0801d568
 8018328:	0801d6f8 	.word	0x0801d6f8
 801832c:	0801d6d0 	.word	0x0801d6d0
 8018330:	7ff00000 	.word	0x7ff00000
 8018334:	7ca00000 	.word	0x7ca00000
 8018338:	7fefffff 	.word	0x7fefffff
 801833c:	f014 0310 	ands.w	r3, r4, #16
 8018340:	bf18      	it	ne
 8018342:	236a      	movne	r3, #106	@ 0x6a
 8018344:	4ea9      	ldr	r6, [pc, #676]	@ (80185ec <_strtod_l+0x854>)
 8018346:	9308      	str	r3, [sp, #32]
 8018348:	4650      	mov	r0, sl
 801834a:	4659      	mov	r1, fp
 801834c:	2300      	movs	r3, #0
 801834e:	07e7      	lsls	r7, r4, #31
 8018350:	d504      	bpl.n	801835c <_strtod_l+0x5c4>
 8018352:	e9d6 2300 	ldrd	r2, r3, [r6]
 8018356:	f7e8 f95f 	bl	8000618 <__aeabi_dmul>
 801835a:	2301      	movs	r3, #1
 801835c:	1064      	asrs	r4, r4, #1
 801835e:	f106 0608 	add.w	r6, r6, #8
 8018362:	d1f4      	bne.n	801834e <_strtod_l+0x5b6>
 8018364:	b10b      	cbz	r3, 801836a <_strtod_l+0x5d2>
 8018366:	4682      	mov	sl, r0
 8018368:	468b      	mov	fp, r1
 801836a:	9b08      	ldr	r3, [sp, #32]
 801836c:	b1b3      	cbz	r3, 801839c <_strtod_l+0x604>
 801836e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8018372:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8018376:	2b00      	cmp	r3, #0
 8018378:	4659      	mov	r1, fp
 801837a:	dd0f      	ble.n	801839c <_strtod_l+0x604>
 801837c:	2b1f      	cmp	r3, #31
 801837e:	dd56      	ble.n	801842e <_strtod_l+0x696>
 8018380:	2b34      	cmp	r3, #52	@ 0x34
 8018382:	bfde      	ittt	le
 8018384:	f04f 33ff 	movle.w	r3, #4294967295
 8018388:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801838c:	4093      	lslle	r3, r2
 801838e:	f04f 0a00 	mov.w	sl, #0
 8018392:	bfcc      	ite	gt
 8018394:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8018398:	ea03 0b01 	andle.w	fp, r3, r1
 801839c:	2200      	movs	r2, #0
 801839e:	2300      	movs	r3, #0
 80183a0:	4650      	mov	r0, sl
 80183a2:	4659      	mov	r1, fp
 80183a4:	f7e8 fba0 	bl	8000ae8 <__aeabi_dcmpeq>
 80183a8:	2800      	cmp	r0, #0
 80183aa:	d1a7      	bne.n	80182fc <_strtod_l+0x564>
 80183ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80183ae:	9300      	str	r3, [sp, #0]
 80183b0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80183b2:	9805      	ldr	r0, [sp, #20]
 80183b4:	462b      	mov	r3, r5
 80183b6:	464a      	mov	r2, r9
 80183b8:	f002 fd00 	bl	801adbc <__s2b>
 80183bc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80183be:	2800      	cmp	r0, #0
 80183c0:	f43f af09 	beq.w	80181d6 <_strtod_l+0x43e>
 80183c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80183c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80183c8:	2a00      	cmp	r2, #0
 80183ca:	eba3 0308 	sub.w	r3, r3, r8
 80183ce:	bfa8      	it	ge
 80183d0:	2300      	movge	r3, #0
 80183d2:	9312      	str	r3, [sp, #72]	@ 0x48
 80183d4:	2400      	movs	r4, #0
 80183d6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80183da:	9316      	str	r3, [sp, #88]	@ 0x58
 80183dc:	46a0      	mov	r8, r4
 80183de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80183e0:	9805      	ldr	r0, [sp, #20]
 80183e2:	6859      	ldr	r1, [r3, #4]
 80183e4:	f002 fc42 	bl	801ac6c <_Balloc>
 80183e8:	4681      	mov	r9, r0
 80183ea:	2800      	cmp	r0, #0
 80183ec:	f43f aef7 	beq.w	80181de <_strtod_l+0x446>
 80183f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80183f2:	691a      	ldr	r2, [r3, #16]
 80183f4:	3202      	adds	r2, #2
 80183f6:	f103 010c 	add.w	r1, r3, #12
 80183fa:	0092      	lsls	r2, r2, #2
 80183fc:	300c      	adds	r0, #12
 80183fe:	f001 fa28 	bl	8019852 <memcpy>
 8018402:	ec4b ab10 	vmov	d0, sl, fp
 8018406:	9805      	ldr	r0, [sp, #20]
 8018408:	aa1c      	add	r2, sp, #112	@ 0x70
 801840a:	a91b      	add	r1, sp, #108	@ 0x6c
 801840c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8018410:	f003 f808 	bl	801b424 <__d2b>
 8018414:	901a      	str	r0, [sp, #104]	@ 0x68
 8018416:	2800      	cmp	r0, #0
 8018418:	f43f aee1 	beq.w	80181de <_strtod_l+0x446>
 801841c:	9805      	ldr	r0, [sp, #20]
 801841e:	2101      	movs	r1, #1
 8018420:	f002 fd62 	bl	801aee8 <__i2b>
 8018424:	4680      	mov	r8, r0
 8018426:	b948      	cbnz	r0, 801843c <_strtod_l+0x6a4>
 8018428:	f04f 0800 	mov.w	r8, #0
 801842c:	e6d7      	b.n	80181de <_strtod_l+0x446>
 801842e:	f04f 32ff 	mov.w	r2, #4294967295
 8018432:	fa02 f303 	lsl.w	r3, r2, r3
 8018436:	ea03 0a0a 	and.w	sl, r3, sl
 801843a:	e7af      	b.n	801839c <_strtod_l+0x604>
 801843c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801843e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8018440:	2d00      	cmp	r5, #0
 8018442:	bfab      	itete	ge
 8018444:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8018446:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8018448:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801844a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801844c:	bfac      	ite	ge
 801844e:	18ef      	addge	r7, r5, r3
 8018450:	1b5e      	sublt	r6, r3, r5
 8018452:	9b08      	ldr	r3, [sp, #32]
 8018454:	1aed      	subs	r5, r5, r3
 8018456:	4415      	add	r5, r2
 8018458:	4b65      	ldr	r3, [pc, #404]	@ (80185f0 <_strtod_l+0x858>)
 801845a:	3d01      	subs	r5, #1
 801845c:	429d      	cmp	r5, r3
 801845e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8018462:	da50      	bge.n	8018506 <_strtod_l+0x76e>
 8018464:	1b5b      	subs	r3, r3, r5
 8018466:	2b1f      	cmp	r3, #31
 8018468:	eba2 0203 	sub.w	r2, r2, r3
 801846c:	f04f 0101 	mov.w	r1, #1
 8018470:	dc3d      	bgt.n	80184ee <_strtod_l+0x756>
 8018472:	fa01 f303 	lsl.w	r3, r1, r3
 8018476:	9313      	str	r3, [sp, #76]	@ 0x4c
 8018478:	2300      	movs	r3, #0
 801847a:	9310      	str	r3, [sp, #64]	@ 0x40
 801847c:	18bd      	adds	r5, r7, r2
 801847e:	9b08      	ldr	r3, [sp, #32]
 8018480:	42af      	cmp	r7, r5
 8018482:	4416      	add	r6, r2
 8018484:	441e      	add	r6, r3
 8018486:	463b      	mov	r3, r7
 8018488:	bfa8      	it	ge
 801848a:	462b      	movge	r3, r5
 801848c:	42b3      	cmp	r3, r6
 801848e:	bfa8      	it	ge
 8018490:	4633      	movge	r3, r6
 8018492:	2b00      	cmp	r3, #0
 8018494:	bfc2      	ittt	gt
 8018496:	1aed      	subgt	r5, r5, r3
 8018498:	1af6      	subgt	r6, r6, r3
 801849a:	1aff      	subgt	r7, r7, r3
 801849c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801849e:	2b00      	cmp	r3, #0
 80184a0:	dd16      	ble.n	80184d0 <_strtod_l+0x738>
 80184a2:	4641      	mov	r1, r8
 80184a4:	9805      	ldr	r0, [sp, #20]
 80184a6:	461a      	mov	r2, r3
 80184a8:	f002 fdd6 	bl	801b058 <__pow5mult>
 80184ac:	4680      	mov	r8, r0
 80184ae:	2800      	cmp	r0, #0
 80184b0:	d0ba      	beq.n	8018428 <_strtod_l+0x690>
 80184b2:	4601      	mov	r1, r0
 80184b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80184b6:	9805      	ldr	r0, [sp, #20]
 80184b8:	f002 fd2c 	bl	801af14 <__multiply>
 80184bc:	900a      	str	r0, [sp, #40]	@ 0x28
 80184be:	2800      	cmp	r0, #0
 80184c0:	f43f ae8d 	beq.w	80181de <_strtod_l+0x446>
 80184c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80184c6:	9805      	ldr	r0, [sp, #20]
 80184c8:	f002 fc10 	bl	801acec <_Bfree>
 80184cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80184ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80184d0:	2d00      	cmp	r5, #0
 80184d2:	dc1d      	bgt.n	8018510 <_strtod_l+0x778>
 80184d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80184d6:	2b00      	cmp	r3, #0
 80184d8:	dd23      	ble.n	8018522 <_strtod_l+0x78a>
 80184da:	4649      	mov	r1, r9
 80184dc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80184de:	9805      	ldr	r0, [sp, #20]
 80184e0:	f002 fdba 	bl	801b058 <__pow5mult>
 80184e4:	4681      	mov	r9, r0
 80184e6:	b9e0      	cbnz	r0, 8018522 <_strtod_l+0x78a>
 80184e8:	f04f 0900 	mov.w	r9, #0
 80184ec:	e677      	b.n	80181de <_strtod_l+0x446>
 80184ee:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80184f2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80184f6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80184fa:	35e2      	adds	r5, #226	@ 0xe2
 80184fc:	fa01 f305 	lsl.w	r3, r1, r5
 8018500:	9310      	str	r3, [sp, #64]	@ 0x40
 8018502:	9113      	str	r1, [sp, #76]	@ 0x4c
 8018504:	e7ba      	b.n	801847c <_strtod_l+0x6e4>
 8018506:	2300      	movs	r3, #0
 8018508:	9310      	str	r3, [sp, #64]	@ 0x40
 801850a:	2301      	movs	r3, #1
 801850c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801850e:	e7b5      	b.n	801847c <_strtod_l+0x6e4>
 8018510:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8018512:	9805      	ldr	r0, [sp, #20]
 8018514:	462a      	mov	r2, r5
 8018516:	f002 fdf9 	bl	801b10c <__lshift>
 801851a:	901a      	str	r0, [sp, #104]	@ 0x68
 801851c:	2800      	cmp	r0, #0
 801851e:	d1d9      	bne.n	80184d4 <_strtod_l+0x73c>
 8018520:	e65d      	b.n	80181de <_strtod_l+0x446>
 8018522:	2e00      	cmp	r6, #0
 8018524:	dd07      	ble.n	8018536 <_strtod_l+0x79e>
 8018526:	4649      	mov	r1, r9
 8018528:	9805      	ldr	r0, [sp, #20]
 801852a:	4632      	mov	r2, r6
 801852c:	f002 fdee 	bl	801b10c <__lshift>
 8018530:	4681      	mov	r9, r0
 8018532:	2800      	cmp	r0, #0
 8018534:	d0d8      	beq.n	80184e8 <_strtod_l+0x750>
 8018536:	2f00      	cmp	r7, #0
 8018538:	dd08      	ble.n	801854c <_strtod_l+0x7b4>
 801853a:	4641      	mov	r1, r8
 801853c:	9805      	ldr	r0, [sp, #20]
 801853e:	463a      	mov	r2, r7
 8018540:	f002 fde4 	bl	801b10c <__lshift>
 8018544:	4680      	mov	r8, r0
 8018546:	2800      	cmp	r0, #0
 8018548:	f43f ae49 	beq.w	80181de <_strtod_l+0x446>
 801854c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801854e:	9805      	ldr	r0, [sp, #20]
 8018550:	464a      	mov	r2, r9
 8018552:	f002 fe63 	bl	801b21c <__mdiff>
 8018556:	4604      	mov	r4, r0
 8018558:	2800      	cmp	r0, #0
 801855a:	f43f ae40 	beq.w	80181de <_strtod_l+0x446>
 801855e:	68c3      	ldr	r3, [r0, #12]
 8018560:	930f      	str	r3, [sp, #60]	@ 0x3c
 8018562:	2300      	movs	r3, #0
 8018564:	60c3      	str	r3, [r0, #12]
 8018566:	4641      	mov	r1, r8
 8018568:	f002 fe3c 	bl	801b1e4 <__mcmp>
 801856c:	2800      	cmp	r0, #0
 801856e:	da45      	bge.n	80185fc <_strtod_l+0x864>
 8018570:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018572:	ea53 030a 	orrs.w	r3, r3, sl
 8018576:	d16b      	bne.n	8018650 <_strtod_l+0x8b8>
 8018578:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801857c:	2b00      	cmp	r3, #0
 801857e:	d167      	bne.n	8018650 <_strtod_l+0x8b8>
 8018580:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8018584:	0d1b      	lsrs	r3, r3, #20
 8018586:	051b      	lsls	r3, r3, #20
 8018588:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801858c:	d960      	bls.n	8018650 <_strtod_l+0x8b8>
 801858e:	6963      	ldr	r3, [r4, #20]
 8018590:	b913      	cbnz	r3, 8018598 <_strtod_l+0x800>
 8018592:	6923      	ldr	r3, [r4, #16]
 8018594:	2b01      	cmp	r3, #1
 8018596:	dd5b      	ble.n	8018650 <_strtod_l+0x8b8>
 8018598:	4621      	mov	r1, r4
 801859a:	2201      	movs	r2, #1
 801859c:	9805      	ldr	r0, [sp, #20]
 801859e:	f002 fdb5 	bl	801b10c <__lshift>
 80185a2:	4641      	mov	r1, r8
 80185a4:	4604      	mov	r4, r0
 80185a6:	f002 fe1d 	bl	801b1e4 <__mcmp>
 80185aa:	2800      	cmp	r0, #0
 80185ac:	dd50      	ble.n	8018650 <_strtod_l+0x8b8>
 80185ae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80185b2:	9a08      	ldr	r2, [sp, #32]
 80185b4:	0d1b      	lsrs	r3, r3, #20
 80185b6:	051b      	lsls	r3, r3, #20
 80185b8:	2a00      	cmp	r2, #0
 80185ba:	d06a      	beq.n	8018692 <_strtod_l+0x8fa>
 80185bc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80185c0:	d867      	bhi.n	8018692 <_strtod_l+0x8fa>
 80185c2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80185c6:	f67f ae9d 	bls.w	8018304 <_strtod_l+0x56c>
 80185ca:	4b0a      	ldr	r3, [pc, #40]	@ (80185f4 <_strtod_l+0x85c>)
 80185cc:	4650      	mov	r0, sl
 80185ce:	4659      	mov	r1, fp
 80185d0:	2200      	movs	r2, #0
 80185d2:	f7e8 f821 	bl	8000618 <__aeabi_dmul>
 80185d6:	4b08      	ldr	r3, [pc, #32]	@ (80185f8 <_strtod_l+0x860>)
 80185d8:	400b      	ands	r3, r1
 80185da:	4682      	mov	sl, r0
 80185dc:	468b      	mov	fp, r1
 80185de:	2b00      	cmp	r3, #0
 80185e0:	f47f ae08 	bne.w	80181f4 <_strtod_l+0x45c>
 80185e4:	9a05      	ldr	r2, [sp, #20]
 80185e6:	2322      	movs	r3, #34	@ 0x22
 80185e8:	6013      	str	r3, [r2, #0]
 80185ea:	e603      	b.n	80181f4 <_strtod_l+0x45c>
 80185ec:	0801d598 	.word	0x0801d598
 80185f0:	fffffc02 	.word	0xfffffc02
 80185f4:	39500000 	.word	0x39500000
 80185f8:	7ff00000 	.word	0x7ff00000
 80185fc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8018600:	d165      	bne.n	80186ce <_strtod_l+0x936>
 8018602:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8018604:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8018608:	b35a      	cbz	r2, 8018662 <_strtod_l+0x8ca>
 801860a:	4a9f      	ldr	r2, [pc, #636]	@ (8018888 <_strtod_l+0xaf0>)
 801860c:	4293      	cmp	r3, r2
 801860e:	d12b      	bne.n	8018668 <_strtod_l+0x8d0>
 8018610:	9b08      	ldr	r3, [sp, #32]
 8018612:	4651      	mov	r1, sl
 8018614:	b303      	cbz	r3, 8018658 <_strtod_l+0x8c0>
 8018616:	4b9d      	ldr	r3, [pc, #628]	@ (801888c <_strtod_l+0xaf4>)
 8018618:	465a      	mov	r2, fp
 801861a:	4013      	ands	r3, r2
 801861c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8018620:	f04f 32ff 	mov.w	r2, #4294967295
 8018624:	d81b      	bhi.n	801865e <_strtod_l+0x8c6>
 8018626:	0d1b      	lsrs	r3, r3, #20
 8018628:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801862c:	fa02 f303 	lsl.w	r3, r2, r3
 8018630:	4299      	cmp	r1, r3
 8018632:	d119      	bne.n	8018668 <_strtod_l+0x8d0>
 8018634:	4b96      	ldr	r3, [pc, #600]	@ (8018890 <_strtod_l+0xaf8>)
 8018636:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018638:	429a      	cmp	r2, r3
 801863a:	d102      	bne.n	8018642 <_strtod_l+0x8aa>
 801863c:	3101      	adds	r1, #1
 801863e:	f43f adce 	beq.w	80181de <_strtod_l+0x446>
 8018642:	4b92      	ldr	r3, [pc, #584]	@ (801888c <_strtod_l+0xaf4>)
 8018644:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018646:	401a      	ands	r2, r3
 8018648:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801864c:	f04f 0a00 	mov.w	sl, #0
 8018650:	9b08      	ldr	r3, [sp, #32]
 8018652:	2b00      	cmp	r3, #0
 8018654:	d1b9      	bne.n	80185ca <_strtod_l+0x832>
 8018656:	e5cd      	b.n	80181f4 <_strtod_l+0x45c>
 8018658:	f04f 33ff 	mov.w	r3, #4294967295
 801865c:	e7e8      	b.n	8018630 <_strtod_l+0x898>
 801865e:	4613      	mov	r3, r2
 8018660:	e7e6      	b.n	8018630 <_strtod_l+0x898>
 8018662:	ea53 030a 	orrs.w	r3, r3, sl
 8018666:	d0a2      	beq.n	80185ae <_strtod_l+0x816>
 8018668:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801866a:	b1db      	cbz	r3, 80186a4 <_strtod_l+0x90c>
 801866c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801866e:	4213      	tst	r3, r2
 8018670:	d0ee      	beq.n	8018650 <_strtod_l+0x8b8>
 8018672:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018674:	9a08      	ldr	r2, [sp, #32]
 8018676:	4650      	mov	r0, sl
 8018678:	4659      	mov	r1, fp
 801867a:	b1bb      	cbz	r3, 80186ac <_strtod_l+0x914>
 801867c:	f7ff fb6c 	bl	8017d58 <sulp>
 8018680:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8018684:	ec53 2b10 	vmov	r2, r3, d0
 8018688:	f7e7 fe10 	bl	80002ac <__adddf3>
 801868c:	4682      	mov	sl, r0
 801868e:	468b      	mov	fp, r1
 8018690:	e7de      	b.n	8018650 <_strtod_l+0x8b8>
 8018692:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8018696:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801869a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801869e:	f04f 3aff 	mov.w	sl, #4294967295
 80186a2:	e7d5      	b.n	8018650 <_strtod_l+0x8b8>
 80186a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80186a6:	ea13 0f0a 	tst.w	r3, sl
 80186aa:	e7e1      	b.n	8018670 <_strtod_l+0x8d8>
 80186ac:	f7ff fb54 	bl	8017d58 <sulp>
 80186b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80186b4:	ec53 2b10 	vmov	r2, r3, d0
 80186b8:	f7e7 fdf6 	bl	80002a8 <__aeabi_dsub>
 80186bc:	2200      	movs	r2, #0
 80186be:	2300      	movs	r3, #0
 80186c0:	4682      	mov	sl, r0
 80186c2:	468b      	mov	fp, r1
 80186c4:	f7e8 fa10 	bl	8000ae8 <__aeabi_dcmpeq>
 80186c8:	2800      	cmp	r0, #0
 80186ca:	d0c1      	beq.n	8018650 <_strtod_l+0x8b8>
 80186cc:	e61a      	b.n	8018304 <_strtod_l+0x56c>
 80186ce:	4641      	mov	r1, r8
 80186d0:	4620      	mov	r0, r4
 80186d2:	f002 feff 	bl	801b4d4 <__ratio>
 80186d6:	ec57 6b10 	vmov	r6, r7, d0
 80186da:	2200      	movs	r2, #0
 80186dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80186e0:	4630      	mov	r0, r6
 80186e2:	4639      	mov	r1, r7
 80186e4:	f7e8 fa14 	bl	8000b10 <__aeabi_dcmple>
 80186e8:	2800      	cmp	r0, #0
 80186ea:	d06f      	beq.n	80187cc <_strtod_l+0xa34>
 80186ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80186ee:	2b00      	cmp	r3, #0
 80186f0:	d17a      	bne.n	80187e8 <_strtod_l+0xa50>
 80186f2:	f1ba 0f00 	cmp.w	sl, #0
 80186f6:	d158      	bne.n	80187aa <_strtod_l+0xa12>
 80186f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80186fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80186fe:	2b00      	cmp	r3, #0
 8018700:	d15a      	bne.n	80187b8 <_strtod_l+0xa20>
 8018702:	4b64      	ldr	r3, [pc, #400]	@ (8018894 <_strtod_l+0xafc>)
 8018704:	2200      	movs	r2, #0
 8018706:	4630      	mov	r0, r6
 8018708:	4639      	mov	r1, r7
 801870a:	f7e8 f9f7 	bl	8000afc <__aeabi_dcmplt>
 801870e:	2800      	cmp	r0, #0
 8018710:	d159      	bne.n	80187c6 <_strtod_l+0xa2e>
 8018712:	4630      	mov	r0, r6
 8018714:	4639      	mov	r1, r7
 8018716:	4b60      	ldr	r3, [pc, #384]	@ (8018898 <_strtod_l+0xb00>)
 8018718:	2200      	movs	r2, #0
 801871a:	f7e7 ff7d 	bl	8000618 <__aeabi_dmul>
 801871e:	4606      	mov	r6, r0
 8018720:	460f      	mov	r7, r1
 8018722:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8018726:	9606      	str	r6, [sp, #24]
 8018728:	9307      	str	r3, [sp, #28]
 801872a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801872e:	4d57      	ldr	r5, [pc, #348]	@ (801888c <_strtod_l+0xaf4>)
 8018730:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8018734:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018736:	401d      	ands	r5, r3
 8018738:	4b58      	ldr	r3, [pc, #352]	@ (801889c <_strtod_l+0xb04>)
 801873a:	429d      	cmp	r5, r3
 801873c:	f040 80b2 	bne.w	80188a4 <_strtod_l+0xb0c>
 8018740:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018742:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8018746:	ec4b ab10 	vmov	d0, sl, fp
 801874a:	f002 fdfb 	bl	801b344 <__ulp>
 801874e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018752:	ec51 0b10 	vmov	r0, r1, d0
 8018756:	f7e7 ff5f 	bl	8000618 <__aeabi_dmul>
 801875a:	4652      	mov	r2, sl
 801875c:	465b      	mov	r3, fp
 801875e:	f7e7 fda5 	bl	80002ac <__adddf3>
 8018762:	460b      	mov	r3, r1
 8018764:	4949      	ldr	r1, [pc, #292]	@ (801888c <_strtod_l+0xaf4>)
 8018766:	4a4e      	ldr	r2, [pc, #312]	@ (80188a0 <_strtod_l+0xb08>)
 8018768:	4019      	ands	r1, r3
 801876a:	4291      	cmp	r1, r2
 801876c:	4682      	mov	sl, r0
 801876e:	d942      	bls.n	80187f6 <_strtod_l+0xa5e>
 8018770:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8018772:	4b47      	ldr	r3, [pc, #284]	@ (8018890 <_strtod_l+0xaf8>)
 8018774:	429a      	cmp	r2, r3
 8018776:	d103      	bne.n	8018780 <_strtod_l+0x9e8>
 8018778:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801877a:	3301      	adds	r3, #1
 801877c:	f43f ad2f 	beq.w	80181de <_strtod_l+0x446>
 8018780:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8018890 <_strtod_l+0xaf8>
 8018784:	f04f 3aff 	mov.w	sl, #4294967295
 8018788:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801878a:	9805      	ldr	r0, [sp, #20]
 801878c:	f002 faae 	bl	801acec <_Bfree>
 8018790:	9805      	ldr	r0, [sp, #20]
 8018792:	4649      	mov	r1, r9
 8018794:	f002 faaa 	bl	801acec <_Bfree>
 8018798:	9805      	ldr	r0, [sp, #20]
 801879a:	4641      	mov	r1, r8
 801879c:	f002 faa6 	bl	801acec <_Bfree>
 80187a0:	9805      	ldr	r0, [sp, #20]
 80187a2:	4621      	mov	r1, r4
 80187a4:	f002 faa2 	bl	801acec <_Bfree>
 80187a8:	e619      	b.n	80183de <_strtod_l+0x646>
 80187aa:	f1ba 0f01 	cmp.w	sl, #1
 80187ae:	d103      	bne.n	80187b8 <_strtod_l+0xa20>
 80187b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80187b2:	2b00      	cmp	r3, #0
 80187b4:	f43f ada6 	beq.w	8018304 <_strtod_l+0x56c>
 80187b8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8018868 <_strtod_l+0xad0>
 80187bc:	4f35      	ldr	r7, [pc, #212]	@ (8018894 <_strtod_l+0xafc>)
 80187be:	ed8d 7b06 	vstr	d7, [sp, #24]
 80187c2:	2600      	movs	r6, #0
 80187c4:	e7b1      	b.n	801872a <_strtod_l+0x992>
 80187c6:	4f34      	ldr	r7, [pc, #208]	@ (8018898 <_strtod_l+0xb00>)
 80187c8:	2600      	movs	r6, #0
 80187ca:	e7aa      	b.n	8018722 <_strtod_l+0x98a>
 80187cc:	4b32      	ldr	r3, [pc, #200]	@ (8018898 <_strtod_l+0xb00>)
 80187ce:	4630      	mov	r0, r6
 80187d0:	4639      	mov	r1, r7
 80187d2:	2200      	movs	r2, #0
 80187d4:	f7e7 ff20 	bl	8000618 <__aeabi_dmul>
 80187d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80187da:	4606      	mov	r6, r0
 80187dc:	460f      	mov	r7, r1
 80187de:	2b00      	cmp	r3, #0
 80187e0:	d09f      	beq.n	8018722 <_strtod_l+0x98a>
 80187e2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80187e6:	e7a0      	b.n	801872a <_strtod_l+0x992>
 80187e8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8018870 <_strtod_l+0xad8>
 80187ec:	ed8d 7b06 	vstr	d7, [sp, #24]
 80187f0:	ec57 6b17 	vmov	r6, r7, d7
 80187f4:	e799      	b.n	801872a <_strtod_l+0x992>
 80187f6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80187fa:	9b08      	ldr	r3, [sp, #32]
 80187fc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8018800:	2b00      	cmp	r3, #0
 8018802:	d1c1      	bne.n	8018788 <_strtod_l+0x9f0>
 8018804:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8018808:	0d1b      	lsrs	r3, r3, #20
 801880a:	051b      	lsls	r3, r3, #20
 801880c:	429d      	cmp	r5, r3
 801880e:	d1bb      	bne.n	8018788 <_strtod_l+0x9f0>
 8018810:	4630      	mov	r0, r6
 8018812:	4639      	mov	r1, r7
 8018814:	f7e8 fb6e 	bl	8000ef4 <__aeabi_d2lz>
 8018818:	f7e7 fed0 	bl	80005bc <__aeabi_l2d>
 801881c:	4602      	mov	r2, r0
 801881e:	460b      	mov	r3, r1
 8018820:	4630      	mov	r0, r6
 8018822:	4639      	mov	r1, r7
 8018824:	f7e7 fd40 	bl	80002a8 <__aeabi_dsub>
 8018828:	460b      	mov	r3, r1
 801882a:	4602      	mov	r2, r0
 801882c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8018830:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8018834:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018836:	ea46 060a 	orr.w	r6, r6, sl
 801883a:	431e      	orrs	r6, r3
 801883c:	d06f      	beq.n	801891e <_strtod_l+0xb86>
 801883e:	a30e      	add	r3, pc, #56	@ (adr r3, 8018878 <_strtod_l+0xae0>)
 8018840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018844:	f7e8 f95a 	bl	8000afc <__aeabi_dcmplt>
 8018848:	2800      	cmp	r0, #0
 801884a:	f47f acd3 	bne.w	80181f4 <_strtod_l+0x45c>
 801884e:	a30c      	add	r3, pc, #48	@ (adr r3, 8018880 <_strtod_l+0xae8>)
 8018850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018854:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8018858:	f7e8 f96e 	bl	8000b38 <__aeabi_dcmpgt>
 801885c:	2800      	cmp	r0, #0
 801885e:	d093      	beq.n	8018788 <_strtod_l+0x9f0>
 8018860:	e4c8      	b.n	80181f4 <_strtod_l+0x45c>
 8018862:	bf00      	nop
 8018864:	f3af 8000 	nop.w
 8018868:	00000000 	.word	0x00000000
 801886c:	bff00000 	.word	0xbff00000
 8018870:	00000000 	.word	0x00000000
 8018874:	3ff00000 	.word	0x3ff00000
 8018878:	94a03595 	.word	0x94a03595
 801887c:	3fdfffff 	.word	0x3fdfffff
 8018880:	35afe535 	.word	0x35afe535
 8018884:	3fe00000 	.word	0x3fe00000
 8018888:	000fffff 	.word	0x000fffff
 801888c:	7ff00000 	.word	0x7ff00000
 8018890:	7fefffff 	.word	0x7fefffff
 8018894:	3ff00000 	.word	0x3ff00000
 8018898:	3fe00000 	.word	0x3fe00000
 801889c:	7fe00000 	.word	0x7fe00000
 80188a0:	7c9fffff 	.word	0x7c9fffff
 80188a4:	9b08      	ldr	r3, [sp, #32]
 80188a6:	b323      	cbz	r3, 80188f2 <_strtod_l+0xb5a>
 80188a8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80188ac:	d821      	bhi.n	80188f2 <_strtod_l+0xb5a>
 80188ae:	a328      	add	r3, pc, #160	@ (adr r3, 8018950 <_strtod_l+0xbb8>)
 80188b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188b4:	4630      	mov	r0, r6
 80188b6:	4639      	mov	r1, r7
 80188b8:	f7e8 f92a 	bl	8000b10 <__aeabi_dcmple>
 80188bc:	b1a0      	cbz	r0, 80188e8 <_strtod_l+0xb50>
 80188be:	4639      	mov	r1, r7
 80188c0:	4630      	mov	r0, r6
 80188c2:	f7e8 f981 	bl	8000bc8 <__aeabi_d2uiz>
 80188c6:	2801      	cmp	r0, #1
 80188c8:	bf38      	it	cc
 80188ca:	2001      	movcc	r0, #1
 80188cc:	f7e7 fe2a 	bl	8000524 <__aeabi_ui2d>
 80188d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80188d2:	4606      	mov	r6, r0
 80188d4:	460f      	mov	r7, r1
 80188d6:	b9fb      	cbnz	r3, 8018918 <_strtod_l+0xb80>
 80188d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80188dc:	9014      	str	r0, [sp, #80]	@ 0x50
 80188de:	9315      	str	r3, [sp, #84]	@ 0x54
 80188e0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80188e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80188e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80188ea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80188ee:	1b5b      	subs	r3, r3, r5
 80188f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80188f2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80188f6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80188fa:	f002 fd23 	bl	801b344 <__ulp>
 80188fe:	4650      	mov	r0, sl
 8018900:	ec53 2b10 	vmov	r2, r3, d0
 8018904:	4659      	mov	r1, fp
 8018906:	f7e7 fe87 	bl	8000618 <__aeabi_dmul>
 801890a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801890e:	f7e7 fccd 	bl	80002ac <__adddf3>
 8018912:	4682      	mov	sl, r0
 8018914:	468b      	mov	fp, r1
 8018916:	e770      	b.n	80187fa <_strtod_l+0xa62>
 8018918:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801891c:	e7e0      	b.n	80188e0 <_strtod_l+0xb48>
 801891e:	a30e      	add	r3, pc, #56	@ (adr r3, 8018958 <_strtod_l+0xbc0>)
 8018920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018924:	f7e8 f8ea 	bl	8000afc <__aeabi_dcmplt>
 8018928:	e798      	b.n	801885c <_strtod_l+0xac4>
 801892a:	2300      	movs	r3, #0
 801892c:	930e      	str	r3, [sp, #56]	@ 0x38
 801892e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8018930:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018932:	6013      	str	r3, [r2, #0]
 8018934:	f7ff ba6d 	b.w	8017e12 <_strtod_l+0x7a>
 8018938:	2a65      	cmp	r2, #101	@ 0x65
 801893a:	f43f ab68 	beq.w	801800e <_strtod_l+0x276>
 801893e:	2a45      	cmp	r2, #69	@ 0x45
 8018940:	f43f ab65 	beq.w	801800e <_strtod_l+0x276>
 8018944:	2301      	movs	r3, #1
 8018946:	f7ff bba0 	b.w	801808a <_strtod_l+0x2f2>
 801894a:	bf00      	nop
 801894c:	f3af 8000 	nop.w
 8018950:	ffc00000 	.word	0xffc00000
 8018954:	41dfffff 	.word	0x41dfffff
 8018958:	94a03595 	.word	0x94a03595
 801895c:	3fcfffff 	.word	0x3fcfffff

08018960 <strtof>:
 8018960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018964:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 8018a24 <strtof+0xc4>
 8018968:	4b29      	ldr	r3, [pc, #164]	@ (8018a10 <strtof+0xb0>)
 801896a:	460a      	mov	r2, r1
 801896c:	ed2d 8b02 	vpush	{d8}
 8018970:	4601      	mov	r1, r0
 8018972:	f8d8 0000 	ldr.w	r0, [r8]
 8018976:	f7ff fa0f 	bl	8017d98 <_strtod_l>
 801897a:	ec55 4b10 	vmov	r4, r5, d0
 801897e:	4622      	mov	r2, r4
 8018980:	462b      	mov	r3, r5
 8018982:	4620      	mov	r0, r4
 8018984:	4629      	mov	r1, r5
 8018986:	f7e8 f8e1 	bl	8000b4c <__aeabi_dcmpun>
 801898a:	b190      	cbz	r0, 80189b2 <strtof+0x52>
 801898c:	2d00      	cmp	r5, #0
 801898e:	4821      	ldr	r0, [pc, #132]	@ (8018a14 <strtof+0xb4>)
 8018990:	da09      	bge.n	80189a6 <strtof+0x46>
 8018992:	f000 ff75 	bl	8019880 <nanf>
 8018996:	eeb1 8a40 	vneg.f32	s16, s0
 801899a:	eeb0 0a48 	vmov.f32	s0, s16
 801899e:	ecbd 8b02 	vpop	{d8}
 80189a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80189a6:	ecbd 8b02 	vpop	{d8}
 80189aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80189ae:	f000 bf67 	b.w	8019880 <nanf>
 80189b2:	4620      	mov	r0, r4
 80189b4:	4629      	mov	r1, r5
 80189b6:	f7e8 f927 	bl	8000c08 <__aeabi_d2f>
 80189ba:	ee08 0a10 	vmov	s16, r0
 80189be:	eddf 7a16 	vldr	s15, [pc, #88]	@ 8018a18 <strtof+0xb8>
 80189c2:	eeb0 7ac8 	vabs.f32	s14, s16
 80189c6:	eeb4 7a67 	vcmp.f32	s14, s15
 80189ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80189ce:	dd11      	ble.n	80189f4 <strtof+0x94>
 80189d0:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 80189d4:	4b11      	ldr	r3, [pc, #68]	@ (8018a1c <strtof+0xbc>)
 80189d6:	f04f 32ff 	mov.w	r2, #4294967295
 80189da:	4620      	mov	r0, r4
 80189dc:	4639      	mov	r1, r7
 80189de:	f7e8 f8b5 	bl	8000b4c <__aeabi_dcmpun>
 80189e2:	b980      	cbnz	r0, 8018a06 <strtof+0xa6>
 80189e4:	4b0d      	ldr	r3, [pc, #52]	@ (8018a1c <strtof+0xbc>)
 80189e6:	f04f 32ff 	mov.w	r2, #4294967295
 80189ea:	4620      	mov	r0, r4
 80189ec:	4639      	mov	r1, r7
 80189ee:	f7e8 f88f 	bl	8000b10 <__aeabi_dcmple>
 80189f2:	b940      	cbnz	r0, 8018a06 <strtof+0xa6>
 80189f4:	ee18 3a10 	vmov	r3, s16
 80189f8:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80189fc:	d1cd      	bne.n	801899a <strtof+0x3a>
 80189fe:	4b08      	ldr	r3, [pc, #32]	@ (8018a20 <strtof+0xc0>)
 8018a00:	402b      	ands	r3, r5
 8018a02:	2b00      	cmp	r3, #0
 8018a04:	d0c9      	beq.n	801899a <strtof+0x3a>
 8018a06:	f8d8 3000 	ldr.w	r3, [r8]
 8018a0a:	2222      	movs	r2, #34	@ 0x22
 8018a0c:	601a      	str	r2, [r3, #0]
 8018a0e:	e7c4      	b.n	801899a <strtof+0x3a>
 8018a10:	200002d0 	.word	0x200002d0
 8018a14:	0801d568 	.word	0x0801d568
 8018a18:	7f7fffff 	.word	0x7f7fffff
 8018a1c:	7fefffff 	.word	0x7fefffff
 8018a20:	7ff00000 	.word	0x7ff00000
 8018a24:	2000043c 	.word	0x2000043c

08018a28 <_strtol_l.isra.0>:
 8018a28:	2b24      	cmp	r3, #36	@ 0x24
 8018a2a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018a2e:	4686      	mov	lr, r0
 8018a30:	4690      	mov	r8, r2
 8018a32:	d801      	bhi.n	8018a38 <_strtol_l.isra.0+0x10>
 8018a34:	2b01      	cmp	r3, #1
 8018a36:	d106      	bne.n	8018a46 <_strtol_l.isra.0+0x1e>
 8018a38:	f000 fede 	bl	80197f8 <__errno>
 8018a3c:	2316      	movs	r3, #22
 8018a3e:	6003      	str	r3, [r0, #0]
 8018a40:	2000      	movs	r0, #0
 8018a42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018a46:	4834      	ldr	r0, [pc, #208]	@ (8018b18 <_strtol_l.isra.0+0xf0>)
 8018a48:	460d      	mov	r5, r1
 8018a4a:	462a      	mov	r2, r5
 8018a4c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018a50:	5d06      	ldrb	r6, [r0, r4]
 8018a52:	f016 0608 	ands.w	r6, r6, #8
 8018a56:	d1f8      	bne.n	8018a4a <_strtol_l.isra.0+0x22>
 8018a58:	2c2d      	cmp	r4, #45	@ 0x2d
 8018a5a:	d110      	bne.n	8018a7e <_strtol_l.isra.0+0x56>
 8018a5c:	782c      	ldrb	r4, [r5, #0]
 8018a5e:	2601      	movs	r6, #1
 8018a60:	1c95      	adds	r5, r2, #2
 8018a62:	f033 0210 	bics.w	r2, r3, #16
 8018a66:	d115      	bne.n	8018a94 <_strtol_l.isra.0+0x6c>
 8018a68:	2c30      	cmp	r4, #48	@ 0x30
 8018a6a:	d10d      	bne.n	8018a88 <_strtol_l.isra.0+0x60>
 8018a6c:	782a      	ldrb	r2, [r5, #0]
 8018a6e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8018a72:	2a58      	cmp	r2, #88	@ 0x58
 8018a74:	d108      	bne.n	8018a88 <_strtol_l.isra.0+0x60>
 8018a76:	786c      	ldrb	r4, [r5, #1]
 8018a78:	3502      	adds	r5, #2
 8018a7a:	2310      	movs	r3, #16
 8018a7c:	e00a      	b.n	8018a94 <_strtol_l.isra.0+0x6c>
 8018a7e:	2c2b      	cmp	r4, #43	@ 0x2b
 8018a80:	bf04      	itt	eq
 8018a82:	782c      	ldrbeq	r4, [r5, #0]
 8018a84:	1c95      	addeq	r5, r2, #2
 8018a86:	e7ec      	b.n	8018a62 <_strtol_l.isra.0+0x3a>
 8018a88:	2b00      	cmp	r3, #0
 8018a8a:	d1f6      	bne.n	8018a7a <_strtol_l.isra.0+0x52>
 8018a8c:	2c30      	cmp	r4, #48	@ 0x30
 8018a8e:	bf14      	ite	ne
 8018a90:	230a      	movne	r3, #10
 8018a92:	2308      	moveq	r3, #8
 8018a94:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8018a98:	f10c 3cff 	add.w	ip, ip, #4294967295
 8018a9c:	2200      	movs	r2, #0
 8018a9e:	fbbc f9f3 	udiv	r9, ip, r3
 8018aa2:	4610      	mov	r0, r2
 8018aa4:	fb03 ca19 	mls	sl, r3, r9, ip
 8018aa8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8018aac:	2f09      	cmp	r7, #9
 8018aae:	d80f      	bhi.n	8018ad0 <_strtol_l.isra.0+0xa8>
 8018ab0:	463c      	mov	r4, r7
 8018ab2:	42a3      	cmp	r3, r4
 8018ab4:	dd1b      	ble.n	8018aee <_strtol_l.isra.0+0xc6>
 8018ab6:	1c57      	adds	r7, r2, #1
 8018ab8:	d007      	beq.n	8018aca <_strtol_l.isra.0+0xa2>
 8018aba:	4581      	cmp	r9, r0
 8018abc:	d314      	bcc.n	8018ae8 <_strtol_l.isra.0+0xc0>
 8018abe:	d101      	bne.n	8018ac4 <_strtol_l.isra.0+0x9c>
 8018ac0:	45a2      	cmp	sl, r4
 8018ac2:	db11      	blt.n	8018ae8 <_strtol_l.isra.0+0xc0>
 8018ac4:	fb00 4003 	mla	r0, r0, r3, r4
 8018ac8:	2201      	movs	r2, #1
 8018aca:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018ace:	e7eb      	b.n	8018aa8 <_strtol_l.isra.0+0x80>
 8018ad0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8018ad4:	2f19      	cmp	r7, #25
 8018ad6:	d801      	bhi.n	8018adc <_strtol_l.isra.0+0xb4>
 8018ad8:	3c37      	subs	r4, #55	@ 0x37
 8018ada:	e7ea      	b.n	8018ab2 <_strtol_l.isra.0+0x8a>
 8018adc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8018ae0:	2f19      	cmp	r7, #25
 8018ae2:	d804      	bhi.n	8018aee <_strtol_l.isra.0+0xc6>
 8018ae4:	3c57      	subs	r4, #87	@ 0x57
 8018ae6:	e7e4      	b.n	8018ab2 <_strtol_l.isra.0+0x8a>
 8018ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8018aec:	e7ed      	b.n	8018aca <_strtol_l.isra.0+0xa2>
 8018aee:	1c53      	adds	r3, r2, #1
 8018af0:	d108      	bne.n	8018b04 <_strtol_l.isra.0+0xdc>
 8018af2:	2322      	movs	r3, #34	@ 0x22
 8018af4:	f8ce 3000 	str.w	r3, [lr]
 8018af8:	4660      	mov	r0, ip
 8018afa:	f1b8 0f00 	cmp.w	r8, #0
 8018afe:	d0a0      	beq.n	8018a42 <_strtol_l.isra.0+0x1a>
 8018b00:	1e69      	subs	r1, r5, #1
 8018b02:	e006      	b.n	8018b12 <_strtol_l.isra.0+0xea>
 8018b04:	b106      	cbz	r6, 8018b08 <_strtol_l.isra.0+0xe0>
 8018b06:	4240      	negs	r0, r0
 8018b08:	f1b8 0f00 	cmp.w	r8, #0
 8018b0c:	d099      	beq.n	8018a42 <_strtol_l.isra.0+0x1a>
 8018b0e:	2a00      	cmp	r2, #0
 8018b10:	d1f6      	bne.n	8018b00 <_strtol_l.isra.0+0xd8>
 8018b12:	f8c8 1000 	str.w	r1, [r8]
 8018b16:	e794      	b.n	8018a42 <_strtol_l.isra.0+0x1a>
 8018b18:	0801d5c1 	.word	0x0801d5c1

08018b1c <strtol>:
 8018b1c:	4613      	mov	r3, r2
 8018b1e:	460a      	mov	r2, r1
 8018b20:	4601      	mov	r1, r0
 8018b22:	4802      	ldr	r0, [pc, #8]	@ (8018b2c <strtol+0x10>)
 8018b24:	6800      	ldr	r0, [r0, #0]
 8018b26:	f7ff bf7f 	b.w	8018a28 <_strtol_l.isra.0>
 8018b2a:	bf00      	nop
 8018b2c:	2000043c 	.word	0x2000043c

08018b30 <__cvt>:
 8018b30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018b34:	ec57 6b10 	vmov	r6, r7, d0
 8018b38:	2f00      	cmp	r7, #0
 8018b3a:	460c      	mov	r4, r1
 8018b3c:	4619      	mov	r1, r3
 8018b3e:	463b      	mov	r3, r7
 8018b40:	bfbb      	ittet	lt
 8018b42:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8018b46:	461f      	movlt	r7, r3
 8018b48:	2300      	movge	r3, #0
 8018b4a:	232d      	movlt	r3, #45	@ 0x2d
 8018b4c:	700b      	strb	r3, [r1, #0]
 8018b4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018b50:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8018b54:	4691      	mov	r9, r2
 8018b56:	f023 0820 	bic.w	r8, r3, #32
 8018b5a:	bfbc      	itt	lt
 8018b5c:	4632      	movlt	r2, r6
 8018b5e:	4616      	movlt	r6, r2
 8018b60:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8018b64:	d005      	beq.n	8018b72 <__cvt+0x42>
 8018b66:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8018b6a:	d100      	bne.n	8018b6e <__cvt+0x3e>
 8018b6c:	3401      	adds	r4, #1
 8018b6e:	2102      	movs	r1, #2
 8018b70:	e000      	b.n	8018b74 <__cvt+0x44>
 8018b72:	2103      	movs	r1, #3
 8018b74:	ab03      	add	r3, sp, #12
 8018b76:	9301      	str	r3, [sp, #4]
 8018b78:	ab02      	add	r3, sp, #8
 8018b7a:	9300      	str	r3, [sp, #0]
 8018b7c:	ec47 6b10 	vmov	d0, r6, r7
 8018b80:	4653      	mov	r3, sl
 8018b82:	4622      	mov	r2, r4
 8018b84:	f000 ff0c 	bl	80199a0 <_dtoa_r>
 8018b88:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8018b8c:	4605      	mov	r5, r0
 8018b8e:	d119      	bne.n	8018bc4 <__cvt+0x94>
 8018b90:	f019 0f01 	tst.w	r9, #1
 8018b94:	d00e      	beq.n	8018bb4 <__cvt+0x84>
 8018b96:	eb00 0904 	add.w	r9, r0, r4
 8018b9a:	2200      	movs	r2, #0
 8018b9c:	2300      	movs	r3, #0
 8018b9e:	4630      	mov	r0, r6
 8018ba0:	4639      	mov	r1, r7
 8018ba2:	f7e7 ffa1 	bl	8000ae8 <__aeabi_dcmpeq>
 8018ba6:	b108      	cbz	r0, 8018bac <__cvt+0x7c>
 8018ba8:	f8cd 900c 	str.w	r9, [sp, #12]
 8018bac:	2230      	movs	r2, #48	@ 0x30
 8018bae:	9b03      	ldr	r3, [sp, #12]
 8018bb0:	454b      	cmp	r3, r9
 8018bb2:	d31e      	bcc.n	8018bf2 <__cvt+0xc2>
 8018bb4:	9b03      	ldr	r3, [sp, #12]
 8018bb6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018bb8:	1b5b      	subs	r3, r3, r5
 8018bba:	4628      	mov	r0, r5
 8018bbc:	6013      	str	r3, [r2, #0]
 8018bbe:	b004      	add	sp, #16
 8018bc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018bc4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8018bc8:	eb00 0904 	add.w	r9, r0, r4
 8018bcc:	d1e5      	bne.n	8018b9a <__cvt+0x6a>
 8018bce:	7803      	ldrb	r3, [r0, #0]
 8018bd0:	2b30      	cmp	r3, #48	@ 0x30
 8018bd2:	d10a      	bne.n	8018bea <__cvt+0xba>
 8018bd4:	2200      	movs	r2, #0
 8018bd6:	2300      	movs	r3, #0
 8018bd8:	4630      	mov	r0, r6
 8018bda:	4639      	mov	r1, r7
 8018bdc:	f7e7 ff84 	bl	8000ae8 <__aeabi_dcmpeq>
 8018be0:	b918      	cbnz	r0, 8018bea <__cvt+0xba>
 8018be2:	f1c4 0401 	rsb	r4, r4, #1
 8018be6:	f8ca 4000 	str.w	r4, [sl]
 8018bea:	f8da 3000 	ldr.w	r3, [sl]
 8018bee:	4499      	add	r9, r3
 8018bf0:	e7d3      	b.n	8018b9a <__cvt+0x6a>
 8018bf2:	1c59      	adds	r1, r3, #1
 8018bf4:	9103      	str	r1, [sp, #12]
 8018bf6:	701a      	strb	r2, [r3, #0]
 8018bf8:	e7d9      	b.n	8018bae <__cvt+0x7e>

08018bfa <__exponent>:
 8018bfa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018bfc:	2900      	cmp	r1, #0
 8018bfe:	bfba      	itte	lt
 8018c00:	4249      	neglt	r1, r1
 8018c02:	232d      	movlt	r3, #45	@ 0x2d
 8018c04:	232b      	movge	r3, #43	@ 0x2b
 8018c06:	2909      	cmp	r1, #9
 8018c08:	7002      	strb	r2, [r0, #0]
 8018c0a:	7043      	strb	r3, [r0, #1]
 8018c0c:	dd29      	ble.n	8018c62 <__exponent+0x68>
 8018c0e:	f10d 0307 	add.w	r3, sp, #7
 8018c12:	461d      	mov	r5, r3
 8018c14:	270a      	movs	r7, #10
 8018c16:	461a      	mov	r2, r3
 8018c18:	fbb1 f6f7 	udiv	r6, r1, r7
 8018c1c:	fb07 1416 	mls	r4, r7, r6, r1
 8018c20:	3430      	adds	r4, #48	@ 0x30
 8018c22:	f802 4c01 	strb.w	r4, [r2, #-1]
 8018c26:	460c      	mov	r4, r1
 8018c28:	2c63      	cmp	r4, #99	@ 0x63
 8018c2a:	f103 33ff 	add.w	r3, r3, #4294967295
 8018c2e:	4631      	mov	r1, r6
 8018c30:	dcf1      	bgt.n	8018c16 <__exponent+0x1c>
 8018c32:	3130      	adds	r1, #48	@ 0x30
 8018c34:	1e94      	subs	r4, r2, #2
 8018c36:	f803 1c01 	strb.w	r1, [r3, #-1]
 8018c3a:	1c41      	adds	r1, r0, #1
 8018c3c:	4623      	mov	r3, r4
 8018c3e:	42ab      	cmp	r3, r5
 8018c40:	d30a      	bcc.n	8018c58 <__exponent+0x5e>
 8018c42:	f10d 0309 	add.w	r3, sp, #9
 8018c46:	1a9b      	subs	r3, r3, r2
 8018c48:	42ac      	cmp	r4, r5
 8018c4a:	bf88      	it	hi
 8018c4c:	2300      	movhi	r3, #0
 8018c4e:	3302      	adds	r3, #2
 8018c50:	4403      	add	r3, r0
 8018c52:	1a18      	subs	r0, r3, r0
 8018c54:	b003      	add	sp, #12
 8018c56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018c58:	f813 6b01 	ldrb.w	r6, [r3], #1
 8018c5c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8018c60:	e7ed      	b.n	8018c3e <__exponent+0x44>
 8018c62:	2330      	movs	r3, #48	@ 0x30
 8018c64:	3130      	adds	r1, #48	@ 0x30
 8018c66:	7083      	strb	r3, [r0, #2]
 8018c68:	70c1      	strb	r1, [r0, #3]
 8018c6a:	1d03      	adds	r3, r0, #4
 8018c6c:	e7f1      	b.n	8018c52 <__exponent+0x58>
	...

08018c70 <_printf_float>:
 8018c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018c74:	b08d      	sub	sp, #52	@ 0x34
 8018c76:	460c      	mov	r4, r1
 8018c78:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8018c7c:	4616      	mov	r6, r2
 8018c7e:	461f      	mov	r7, r3
 8018c80:	4605      	mov	r5, r0
 8018c82:	f000 fd5f 	bl	8019744 <_localeconv_r>
 8018c86:	6803      	ldr	r3, [r0, #0]
 8018c88:	9304      	str	r3, [sp, #16]
 8018c8a:	4618      	mov	r0, r3
 8018c8c:	f7e7 fb00 	bl	8000290 <strlen>
 8018c90:	2300      	movs	r3, #0
 8018c92:	930a      	str	r3, [sp, #40]	@ 0x28
 8018c94:	f8d8 3000 	ldr.w	r3, [r8]
 8018c98:	9005      	str	r0, [sp, #20]
 8018c9a:	3307      	adds	r3, #7
 8018c9c:	f023 0307 	bic.w	r3, r3, #7
 8018ca0:	f103 0208 	add.w	r2, r3, #8
 8018ca4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8018ca8:	f8d4 b000 	ldr.w	fp, [r4]
 8018cac:	f8c8 2000 	str.w	r2, [r8]
 8018cb0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8018cb4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8018cb8:	9307      	str	r3, [sp, #28]
 8018cba:	f8cd 8018 	str.w	r8, [sp, #24]
 8018cbe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8018cc2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018cc6:	4b9c      	ldr	r3, [pc, #624]	@ (8018f38 <_printf_float+0x2c8>)
 8018cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8018ccc:	f7e7 ff3e 	bl	8000b4c <__aeabi_dcmpun>
 8018cd0:	bb70      	cbnz	r0, 8018d30 <_printf_float+0xc0>
 8018cd2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018cd6:	4b98      	ldr	r3, [pc, #608]	@ (8018f38 <_printf_float+0x2c8>)
 8018cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8018cdc:	f7e7 ff18 	bl	8000b10 <__aeabi_dcmple>
 8018ce0:	bb30      	cbnz	r0, 8018d30 <_printf_float+0xc0>
 8018ce2:	2200      	movs	r2, #0
 8018ce4:	2300      	movs	r3, #0
 8018ce6:	4640      	mov	r0, r8
 8018ce8:	4649      	mov	r1, r9
 8018cea:	f7e7 ff07 	bl	8000afc <__aeabi_dcmplt>
 8018cee:	b110      	cbz	r0, 8018cf6 <_printf_float+0x86>
 8018cf0:	232d      	movs	r3, #45	@ 0x2d
 8018cf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018cf6:	4a91      	ldr	r2, [pc, #580]	@ (8018f3c <_printf_float+0x2cc>)
 8018cf8:	4b91      	ldr	r3, [pc, #580]	@ (8018f40 <_printf_float+0x2d0>)
 8018cfa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8018cfe:	bf8c      	ite	hi
 8018d00:	4690      	movhi	r8, r2
 8018d02:	4698      	movls	r8, r3
 8018d04:	2303      	movs	r3, #3
 8018d06:	6123      	str	r3, [r4, #16]
 8018d08:	f02b 0304 	bic.w	r3, fp, #4
 8018d0c:	6023      	str	r3, [r4, #0]
 8018d0e:	f04f 0900 	mov.w	r9, #0
 8018d12:	9700      	str	r7, [sp, #0]
 8018d14:	4633      	mov	r3, r6
 8018d16:	aa0b      	add	r2, sp, #44	@ 0x2c
 8018d18:	4621      	mov	r1, r4
 8018d1a:	4628      	mov	r0, r5
 8018d1c:	f000 f9d2 	bl	80190c4 <_printf_common>
 8018d20:	3001      	adds	r0, #1
 8018d22:	f040 808d 	bne.w	8018e40 <_printf_float+0x1d0>
 8018d26:	f04f 30ff 	mov.w	r0, #4294967295
 8018d2a:	b00d      	add	sp, #52	@ 0x34
 8018d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018d30:	4642      	mov	r2, r8
 8018d32:	464b      	mov	r3, r9
 8018d34:	4640      	mov	r0, r8
 8018d36:	4649      	mov	r1, r9
 8018d38:	f7e7 ff08 	bl	8000b4c <__aeabi_dcmpun>
 8018d3c:	b140      	cbz	r0, 8018d50 <_printf_float+0xe0>
 8018d3e:	464b      	mov	r3, r9
 8018d40:	2b00      	cmp	r3, #0
 8018d42:	bfbc      	itt	lt
 8018d44:	232d      	movlt	r3, #45	@ 0x2d
 8018d46:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8018d4a:	4a7e      	ldr	r2, [pc, #504]	@ (8018f44 <_printf_float+0x2d4>)
 8018d4c:	4b7e      	ldr	r3, [pc, #504]	@ (8018f48 <_printf_float+0x2d8>)
 8018d4e:	e7d4      	b.n	8018cfa <_printf_float+0x8a>
 8018d50:	6863      	ldr	r3, [r4, #4]
 8018d52:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8018d56:	9206      	str	r2, [sp, #24]
 8018d58:	1c5a      	adds	r2, r3, #1
 8018d5a:	d13b      	bne.n	8018dd4 <_printf_float+0x164>
 8018d5c:	2306      	movs	r3, #6
 8018d5e:	6063      	str	r3, [r4, #4]
 8018d60:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8018d64:	2300      	movs	r3, #0
 8018d66:	6022      	str	r2, [r4, #0]
 8018d68:	9303      	str	r3, [sp, #12]
 8018d6a:	ab0a      	add	r3, sp, #40	@ 0x28
 8018d6c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8018d70:	ab09      	add	r3, sp, #36	@ 0x24
 8018d72:	9300      	str	r3, [sp, #0]
 8018d74:	6861      	ldr	r1, [r4, #4]
 8018d76:	ec49 8b10 	vmov	d0, r8, r9
 8018d7a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8018d7e:	4628      	mov	r0, r5
 8018d80:	f7ff fed6 	bl	8018b30 <__cvt>
 8018d84:	9b06      	ldr	r3, [sp, #24]
 8018d86:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018d88:	2b47      	cmp	r3, #71	@ 0x47
 8018d8a:	4680      	mov	r8, r0
 8018d8c:	d129      	bne.n	8018de2 <_printf_float+0x172>
 8018d8e:	1cc8      	adds	r0, r1, #3
 8018d90:	db02      	blt.n	8018d98 <_printf_float+0x128>
 8018d92:	6863      	ldr	r3, [r4, #4]
 8018d94:	4299      	cmp	r1, r3
 8018d96:	dd41      	ble.n	8018e1c <_printf_float+0x1ac>
 8018d98:	f1aa 0a02 	sub.w	sl, sl, #2
 8018d9c:	fa5f fa8a 	uxtb.w	sl, sl
 8018da0:	3901      	subs	r1, #1
 8018da2:	4652      	mov	r2, sl
 8018da4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8018da8:	9109      	str	r1, [sp, #36]	@ 0x24
 8018daa:	f7ff ff26 	bl	8018bfa <__exponent>
 8018dae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018db0:	1813      	adds	r3, r2, r0
 8018db2:	2a01      	cmp	r2, #1
 8018db4:	4681      	mov	r9, r0
 8018db6:	6123      	str	r3, [r4, #16]
 8018db8:	dc02      	bgt.n	8018dc0 <_printf_float+0x150>
 8018dba:	6822      	ldr	r2, [r4, #0]
 8018dbc:	07d2      	lsls	r2, r2, #31
 8018dbe:	d501      	bpl.n	8018dc4 <_printf_float+0x154>
 8018dc0:	3301      	adds	r3, #1
 8018dc2:	6123      	str	r3, [r4, #16]
 8018dc4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8018dc8:	2b00      	cmp	r3, #0
 8018dca:	d0a2      	beq.n	8018d12 <_printf_float+0xa2>
 8018dcc:	232d      	movs	r3, #45	@ 0x2d
 8018dce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018dd2:	e79e      	b.n	8018d12 <_printf_float+0xa2>
 8018dd4:	9a06      	ldr	r2, [sp, #24]
 8018dd6:	2a47      	cmp	r2, #71	@ 0x47
 8018dd8:	d1c2      	bne.n	8018d60 <_printf_float+0xf0>
 8018dda:	2b00      	cmp	r3, #0
 8018ddc:	d1c0      	bne.n	8018d60 <_printf_float+0xf0>
 8018dde:	2301      	movs	r3, #1
 8018de0:	e7bd      	b.n	8018d5e <_printf_float+0xee>
 8018de2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8018de6:	d9db      	bls.n	8018da0 <_printf_float+0x130>
 8018de8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8018dec:	d118      	bne.n	8018e20 <_printf_float+0x1b0>
 8018dee:	2900      	cmp	r1, #0
 8018df0:	6863      	ldr	r3, [r4, #4]
 8018df2:	dd0b      	ble.n	8018e0c <_printf_float+0x19c>
 8018df4:	6121      	str	r1, [r4, #16]
 8018df6:	b913      	cbnz	r3, 8018dfe <_printf_float+0x18e>
 8018df8:	6822      	ldr	r2, [r4, #0]
 8018dfa:	07d0      	lsls	r0, r2, #31
 8018dfc:	d502      	bpl.n	8018e04 <_printf_float+0x194>
 8018dfe:	3301      	adds	r3, #1
 8018e00:	440b      	add	r3, r1
 8018e02:	6123      	str	r3, [r4, #16]
 8018e04:	65a1      	str	r1, [r4, #88]	@ 0x58
 8018e06:	f04f 0900 	mov.w	r9, #0
 8018e0a:	e7db      	b.n	8018dc4 <_printf_float+0x154>
 8018e0c:	b913      	cbnz	r3, 8018e14 <_printf_float+0x1a4>
 8018e0e:	6822      	ldr	r2, [r4, #0]
 8018e10:	07d2      	lsls	r2, r2, #31
 8018e12:	d501      	bpl.n	8018e18 <_printf_float+0x1a8>
 8018e14:	3302      	adds	r3, #2
 8018e16:	e7f4      	b.n	8018e02 <_printf_float+0x192>
 8018e18:	2301      	movs	r3, #1
 8018e1a:	e7f2      	b.n	8018e02 <_printf_float+0x192>
 8018e1c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8018e20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018e22:	4299      	cmp	r1, r3
 8018e24:	db05      	blt.n	8018e32 <_printf_float+0x1c2>
 8018e26:	6823      	ldr	r3, [r4, #0]
 8018e28:	6121      	str	r1, [r4, #16]
 8018e2a:	07d8      	lsls	r0, r3, #31
 8018e2c:	d5ea      	bpl.n	8018e04 <_printf_float+0x194>
 8018e2e:	1c4b      	adds	r3, r1, #1
 8018e30:	e7e7      	b.n	8018e02 <_printf_float+0x192>
 8018e32:	2900      	cmp	r1, #0
 8018e34:	bfd4      	ite	le
 8018e36:	f1c1 0202 	rsble	r2, r1, #2
 8018e3a:	2201      	movgt	r2, #1
 8018e3c:	4413      	add	r3, r2
 8018e3e:	e7e0      	b.n	8018e02 <_printf_float+0x192>
 8018e40:	6823      	ldr	r3, [r4, #0]
 8018e42:	055a      	lsls	r2, r3, #21
 8018e44:	d407      	bmi.n	8018e56 <_printf_float+0x1e6>
 8018e46:	6923      	ldr	r3, [r4, #16]
 8018e48:	4642      	mov	r2, r8
 8018e4a:	4631      	mov	r1, r6
 8018e4c:	4628      	mov	r0, r5
 8018e4e:	47b8      	blx	r7
 8018e50:	3001      	adds	r0, #1
 8018e52:	d12b      	bne.n	8018eac <_printf_float+0x23c>
 8018e54:	e767      	b.n	8018d26 <_printf_float+0xb6>
 8018e56:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8018e5a:	f240 80dd 	bls.w	8019018 <_printf_float+0x3a8>
 8018e5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8018e62:	2200      	movs	r2, #0
 8018e64:	2300      	movs	r3, #0
 8018e66:	f7e7 fe3f 	bl	8000ae8 <__aeabi_dcmpeq>
 8018e6a:	2800      	cmp	r0, #0
 8018e6c:	d033      	beq.n	8018ed6 <_printf_float+0x266>
 8018e6e:	4a37      	ldr	r2, [pc, #220]	@ (8018f4c <_printf_float+0x2dc>)
 8018e70:	2301      	movs	r3, #1
 8018e72:	4631      	mov	r1, r6
 8018e74:	4628      	mov	r0, r5
 8018e76:	47b8      	blx	r7
 8018e78:	3001      	adds	r0, #1
 8018e7a:	f43f af54 	beq.w	8018d26 <_printf_float+0xb6>
 8018e7e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8018e82:	4543      	cmp	r3, r8
 8018e84:	db02      	blt.n	8018e8c <_printf_float+0x21c>
 8018e86:	6823      	ldr	r3, [r4, #0]
 8018e88:	07d8      	lsls	r0, r3, #31
 8018e8a:	d50f      	bpl.n	8018eac <_printf_float+0x23c>
 8018e8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018e90:	4631      	mov	r1, r6
 8018e92:	4628      	mov	r0, r5
 8018e94:	47b8      	blx	r7
 8018e96:	3001      	adds	r0, #1
 8018e98:	f43f af45 	beq.w	8018d26 <_printf_float+0xb6>
 8018e9c:	f04f 0900 	mov.w	r9, #0
 8018ea0:	f108 38ff 	add.w	r8, r8, #4294967295
 8018ea4:	f104 0a1a 	add.w	sl, r4, #26
 8018ea8:	45c8      	cmp	r8, r9
 8018eaa:	dc09      	bgt.n	8018ec0 <_printf_float+0x250>
 8018eac:	6823      	ldr	r3, [r4, #0]
 8018eae:	079b      	lsls	r3, r3, #30
 8018eb0:	f100 8103 	bmi.w	80190ba <_printf_float+0x44a>
 8018eb4:	68e0      	ldr	r0, [r4, #12]
 8018eb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018eb8:	4298      	cmp	r0, r3
 8018eba:	bfb8      	it	lt
 8018ebc:	4618      	movlt	r0, r3
 8018ebe:	e734      	b.n	8018d2a <_printf_float+0xba>
 8018ec0:	2301      	movs	r3, #1
 8018ec2:	4652      	mov	r2, sl
 8018ec4:	4631      	mov	r1, r6
 8018ec6:	4628      	mov	r0, r5
 8018ec8:	47b8      	blx	r7
 8018eca:	3001      	adds	r0, #1
 8018ecc:	f43f af2b 	beq.w	8018d26 <_printf_float+0xb6>
 8018ed0:	f109 0901 	add.w	r9, r9, #1
 8018ed4:	e7e8      	b.n	8018ea8 <_printf_float+0x238>
 8018ed6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018ed8:	2b00      	cmp	r3, #0
 8018eda:	dc39      	bgt.n	8018f50 <_printf_float+0x2e0>
 8018edc:	4a1b      	ldr	r2, [pc, #108]	@ (8018f4c <_printf_float+0x2dc>)
 8018ede:	2301      	movs	r3, #1
 8018ee0:	4631      	mov	r1, r6
 8018ee2:	4628      	mov	r0, r5
 8018ee4:	47b8      	blx	r7
 8018ee6:	3001      	adds	r0, #1
 8018ee8:	f43f af1d 	beq.w	8018d26 <_printf_float+0xb6>
 8018eec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8018ef0:	ea59 0303 	orrs.w	r3, r9, r3
 8018ef4:	d102      	bne.n	8018efc <_printf_float+0x28c>
 8018ef6:	6823      	ldr	r3, [r4, #0]
 8018ef8:	07d9      	lsls	r1, r3, #31
 8018efa:	d5d7      	bpl.n	8018eac <_printf_float+0x23c>
 8018efc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018f00:	4631      	mov	r1, r6
 8018f02:	4628      	mov	r0, r5
 8018f04:	47b8      	blx	r7
 8018f06:	3001      	adds	r0, #1
 8018f08:	f43f af0d 	beq.w	8018d26 <_printf_float+0xb6>
 8018f0c:	f04f 0a00 	mov.w	sl, #0
 8018f10:	f104 0b1a 	add.w	fp, r4, #26
 8018f14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018f16:	425b      	negs	r3, r3
 8018f18:	4553      	cmp	r3, sl
 8018f1a:	dc01      	bgt.n	8018f20 <_printf_float+0x2b0>
 8018f1c:	464b      	mov	r3, r9
 8018f1e:	e793      	b.n	8018e48 <_printf_float+0x1d8>
 8018f20:	2301      	movs	r3, #1
 8018f22:	465a      	mov	r2, fp
 8018f24:	4631      	mov	r1, r6
 8018f26:	4628      	mov	r0, r5
 8018f28:	47b8      	blx	r7
 8018f2a:	3001      	adds	r0, #1
 8018f2c:	f43f aefb 	beq.w	8018d26 <_printf_float+0xb6>
 8018f30:	f10a 0a01 	add.w	sl, sl, #1
 8018f34:	e7ee      	b.n	8018f14 <_printf_float+0x2a4>
 8018f36:	bf00      	nop
 8018f38:	7fefffff 	.word	0x7fefffff
 8018f3c:	0801d39e 	.word	0x0801d39e
 8018f40:	0801d39a 	.word	0x0801d39a
 8018f44:	0801d3a6 	.word	0x0801d3a6
 8018f48:	0801d3a2 	.word	0x0801d3a2
 8018f4c:	0801d3aa 	.word	0x0801d3aa
 8018f50:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8018f52:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8018f56:	4553      	cmp	r3, sl
 8018f58:	bfa8      	it	ge
 8018f5a:	4653      	movge	r3, sl
 8018f5c:	2b00      	cmp	r3, #0
 8018f5e:	4699      	mov	r9, r3
 8018f60:	dc36      	bgt.n	8018fd0 <_printf_float+0x360>
 8018f62:	f04f 0b00 	mov.w	fp, #0
 8018f66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018f6a:	f104 021a 	add.w	r2, r4, #26
 8018f6e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8018f70:	9306      	str	r3, [sp, #24]
 8018f72:	eba3 0309 	sub.w	r3, r3, r9
 8018f76:	455b      	cmp	r3, fp
 8018f78:	dc31      	bgt.n	8018fde <_printf_float+0x36e>
 8018f7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018f7c:	459a      	cmp	sl, r3
 8018f7e:	dc3a      	bgt.n	8018ff6 <_printf_float+0x386>
 8018f80:	6823      	ldr	r3, [r4, #0]
 8018f82:	07da      	lsls	r2, r3, #31
 8018f84:	d437      	bmi.n	8018ff6 <_printf_float+0x386>
 8018f86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018f88:	ebaa 0903 	sub.w	r9, sl, r3
 8018f8c:	9b06      	ldr	r3, [sp, #24]
 8018f8e:	ebaa 0303 	sub.w	r3, sl, r3
 8018f92:	4599      	cmp	r9, r3
 8018f94:	bfa8      	it	ge
 8018f96:	4699      	movge	r9, r3
 8018f98:	f1b9 0f00 	cmp.w	r9, #0
 8018f9c:	dc33      	bgt.n	8019006 <_printf_float+0x396>
 8018f9e:	f04f 0800 	mov.w	r8, #0
 8018fa2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018fa6:	f104 0b1a 	add.w	fp, r4, #26
 8018faa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018fac:	ebaa 0303 	sub.w	r3, sl, r3
 8018fb0:	eba3 0309 	sub.w	r3, r3, r9
 8018fb4:	4543      	cmp	r3, r8
 8018fb6:	f77f af79 	ble.w	8018eac <_printf_float+0x23c>
 8018fba:	2301      	movs	r3, #1
 8018fbc:	465a      	mov	r2, fp
 8018fbe:	4631      	mov	r1, r6
 8018fc0:	4628      	mov	r0, r5
 8018fc2:	47b8      	blx	r7
 8018fc4:	3001      	adds	r0, #1
 8018fc6:	f43f aeae 	beq.w	8018d26 <_printf_float+0xb6>
 8018fca:	f108 0801 	add.w	r8, r8, #1
 8018fce:	e7ec      	b.n	8018faa <_printf_float+0x33a>
 8018fd0:	4642      	mov	r2, r8
 8018fd2:	4631      	mov	r1, r6
 8018fd4:	4628      	mov	r0, r5
 8018fd6:	47b8      	blx	r7
 8018fd8:	3001      	adds	r0, #1
 8018fda:	d1c2      	bne.n	8018f62 <_printf_float+0x2f2>
 8018fdc:	e6a3      	b.n	8018d26 <_printf_float+0xb6>
 8018fde:	2301      	movs	r3, #1
 8018fe0:	4631      	mov	r1, r6
 8018fe2:	4628      	mov	r0, r5
 8018fe4:	9206      	str	r2, [sp, #24]
 8018fe6:	47b8      	blx	r7
 8018fe8:	3001      	adds	r0, #1
 8018fea:	f43f ae9c 	beq.w	8018d26 <_printf_float+0xb6>
 8018fee:	9a06      	ldr	r2, [sp, #24]
 8018ff0:	f10b 0b01 	add.w	fp, fp, #1
 8018ff4:	e7bb      	b.n	8018f6e <_printf_float+0x2fe>
 8018ff6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018ffa:	4631      	mov	r1, r6
 8018ffc:	4628      	mov	r0, r5
 8018ffe:	47b8      	blx	r7
 8019000:	3001      	adds	r0, #1
 8019002:	d1c0      	bne.n	8018f86 <_printf_float+0x316>
 8019004:	e68f      	b.n	8018d26 <_printf_float+0xb6>
 8019006:	9a06      	ldr	r2, [sp, #24]
 8019008:	464b      	mov	r3, r9
 801900a:	4442      	add	r2, r8
 801900c:	4631      	mov	r1, r6
 801900e:	4628      	mov	r0, r5
 8019010:	47b8      	blx	r7
 8019012:	3001      	adds	r0, #1
 8019014:	d1c3      	bne.n	8018f9e <_printf_float+0x32e>
 8019016:	e686      	b.n	8018d26 <_printf_float+0xb6>
 8019018:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801901c:	f1ba 0f01 	cmp.w	sl, #1
 8019020:	dc01      	bgt.n	8019026 <_printf_float+0x3b6>
 8019022:	07db      	lsls	r3, r3, #31
 8019024:	d536      	bpl.n	8019094 <_printf_float+0x424>
 8019026:	2301      	movs	r3, #1
 8019028:	4642      	mov	r2, r8
 801902a:	4631      	mov	r1, r6
 801902c:	4628      	mov	r0, r5
 801902e:	47b8      	blx	r7
 8019030:	3001      	adds	r0, #1
 8019032:	f43f ae78 	beq.w	8018d26 <_printf_float+0xb6>
 8019036:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801903a:	4631      	mov	r1, r6
 801903c:	4628      	mov	r0, r5
 801903e:	47b8      	blx	r7
 8019040:	3001      	adds	r0, #1
 8019042:	f43f ae70 	beq.w	8018d26 <_printf_float+0xb6>
 8019046:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801904a:	2200      	movs	r2, #0
 801904c:	2300      	movs	r3, #0
 801904e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019052:	f7e7 fd49 	bl	8000ae8 <__aeabi_dcmpeq>
 8019056:	b9c0      	cbnz	r0, 801908a <_printf_float+0x41a>
 8019058:	4653      	mov	r3, sl
 801905a:	f108 0201 	add.w	r2, r8, #1
 801905e:	4631      	mov	r1, r6
 8019060:	4628      	mov	r0, r5
 8019062:	47b8      	blx	r7
 8019064:	3001      	adds	r0, #1
 8019066:	d10c      	bne.n	8019082 <_printf_float+0x412>
 8019068:	e65d      	b.n	8018d26 <_printf_float+0xb6>
 801906a:	2301      	movs	r3, #1
 801906c:	465a      	mov	r2, fp
 801906e:	4631      	mov	r1, r6
 8019070:	4628      	mov	r0, r5
 8019072:	47b8      	blx	r7
 8019074:	3001      	adds	r0, #1
 8019076:	f43f ae56 	beq.w	8018d26 <_printf_float+0xb6>
 801907a:	f108 0801 	add.w	r8, r8, #1
 801907e:	45d0      	cmp	r8, sl
 8019080:	dbf3      	blt.n	801906a <_printf_float+0x3fa>
 8019082:	464b      	mov	r3, r9
 8019084:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8019088:	e6df      	b.n	8018e4a <_printf_float+0x1da>
 801908a:	f04f 0800 	mov.w	r8, #0
 801908e:	f104 0b1a 	add.w	fp, r4, #26
 8019092:	e7f4      	b.n	801907e <_printf_float+0x40e>
 8019094:	2301      	movs	r3, #1
 8019096:	4642      	mov	r2, r8
 8019098:	e7e1      	b.n	801905e <_printf_float+0x3ee>
 801909a:	2301      	movs	r3, #1
 801909c:	464a      	mov	r2, r9
 801909e:	4631      	mov	r1, r6
 80190a0:	4628      	mov	r0, r5
 80190a2:	47b8      	blx	r7
 80190a4:	3001      	adds	r0, #1
 80190a6:	f43f ae3e 	beq.w	8018d26 <_printf_float+0xb6>
 80190aa:	f108 0801 	add.w	r8, r8, #1
 80190ae:	68e3      	ldr	r3, [r4, #12]
 80190b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80190b2:	1a5b      	subs	r3, r3, r1
 80190b4:	4543      	cmp	r3, r8
 80190b6:	dcf0      	bgt.n	801909a <_printf_float+0x42a>
 80190b8:	e6fc      	b.n	8018eb4 <_printf_float+0x244>
 80190ba:	f04f 0800 	mov.w	r8, #0
 80190be:	f104 0919 	add.w	r9, r4, #25
 80190c2:	e7f4      	b.n	80190ae <_printf_float+0x43e>

080190c4 <_printf_common>:
 80190c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80190c8:	4616      	mov	r6, r2
 80190ca:	4698      	mov	r8, r3
 80190cc:	688a      	ldr	r2, [r1, #8]
 80190ce:	690b      	ldr	r3, [r1, #16]
 80190d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80190d4:	4293      	cmp	r3, r2
 80190d6:	bfb8      	it	lt
 80190d8:	4613      	movlt	r3, r2
 80190da:	6033      	str	r3, [r6, #0]
 80190dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80190e0:	4607      	mov	r7, r0
 80190e2:	460c      	mov	r4, r1
 80190e4:	b10a      	cbz	r2, 80190ea <_printf_common+0x26>
 80190e6:	3301      	adds	r3, #1
 80190e8:	6033      	str	r3, [r6, #0]
 80190ea:	6823      	ldr	r3, [r4, #0]
 80190ec:	0699      	lsls	r1, r3, #26
 80190ee:	bf42      	ittt	mi
 80190f0:	6833      	ldrmi	r3, [r6, #0]
 80190f2:	3302      	addmi	r3, #2
 80190f4:	6033      	strmi	r3, [r6, #0]
 80190f6:	6825      	ldr	r5, [r4, #0]
 80190f8:	f015 0506 	ands.w	r5, r5, #6
 80190fc:	d106      	bne.n	801910c <_printf_common+0x48>
 80190fe:	f104 0a19 	add.w	sl, r4, #25
 8019102:	68e3      	ldr	r3, [r4, #12]
 8019104:	6832      	ldr	r2, [r6, #0]
 8019106:	1a9b      	subs	r3, r3, r2
 8019108:	42ab      	cmp	r3, r5
 801910a:	dc26      	bgt.n	801915a <_printf_common+0x96>
 801910c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019110:	6822      	ldr	r2, [r4, #0]
 8019112:	3b00      	subs	r3, #0
 8019114:	bf18      	it	ne
 8019116:	2301      	movne	r3, #1
 8019118:	0692      	lsls	r2, r2, #26
 801911a:	d42b      	bmi.n	8019174 <_printf_common+0xb0>
 801911c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019120:	4641      	mov	r1, r8
 8019122:	4638      	mov	r0, r7
 8019124:	47c8      	blx	r9
 8019126:	3001      	adds	r0, #1
 8019128:	d01e      	beq.n	8019168 <_printf_common+0xa4>
 801912a:	6823      	ldr	r3, [r4, #0]
 801912c:	6922      	ldr	r2, [r4, #16]
 801912e:	f003 0306 	and.w	r3, r3, #6
 8019132:	2b04      	cmp	r3, #4
 8019134:	bf02      	ittt	eq
 8019136:	68e5      	ldreq	r5, [r4, #12]
 8019138:	6833      	ldreq	r3, [r6, #0]
 801913a:	1aed      	subeq	r5, r5, r3
 801913c:	68a3      	ldr	r3, [r4, #8]
 801913e:	bf0c      	ite	eq
 8019140:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019144:	2500      	movne	r5, #0
 8019146:	4293      	cmp	r3, r2
 8019148:	bfc4      	itt	gt
 801914a:	1a9b      	subgt	r3, r3, r2
 801914c:	18ed      	addgt	r5, r5, r3
 801914e:	2600      	movs	r6, #0
 8019150:	341a      	adds	r4, #26
 8019152:	42b5      	cmp	r5, r6
 8019154:	d11a      	bne.n	801918c <_printf_common+0xc8>
 8019156:	2000      	movs	r0, #0
 8019158:	e008      	b.n	801916c <_printf_common+0xa8>
 801915a:	2301      	movs	r3, #1
 801915c:	4652      	mov	r2, sl
 801915e:	4641      	mov	r1, r8
 8019160:	4638      	mov	r0, r7
 8019162:	47c8      	blx	r9
 8019164:	3001      	adds	r0, #1
 8019166:	d103      	bne.n	8019170 <_printf_common+0xac>
 8019168:	f04f 30ff 	mov.w	r0, #4294967295
 801916c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019170:	3501      	adds	r5, #1
 8019172:	e7c6      	b.n	8019102 <_printf_common+0x3e>
 8019174:	18e1      	adds	r1, r4, r3
 8019176:	1c5a      	adds	r2, r3, #1
 8019178:	2030      	movs	r0, #48	@ 0x30
 801917a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801917e:	4422      	add	r2, r4
 8019180:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019184:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019188:	3302      	adds	r3, #2
 801918a:	e7c7      	b.n	801911c <_printf_common+0x58>
 801918c:	2301      	movs	r3, #1
 801918e:	4622      	mov	r2, r4
 8019190:	4641      	mov	r1, r8
 8019192:	4638      	mov	r0, r7
 8019194:	47c8      	blx	r9
 8019196:	3001      	adds	r0, #1
 8019198:	d0e6      	beq.n	8019168 <_printf_common+0xa4>
 801919a:	3601      	adds	r6, #1
 801919c:	e7d9      	b.n	8019152 <_printf_common+0x8e>
	...

080191a0 <_printf_i>:
 80191a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80191a4:	7e0f      	ldrb	r7, [r1, #24]
 80191a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80191a8:	2f78      	cmp	r7, #120	@ 0x78
 80191aa:	4691      	mov	r9, r2
 80191ac:	4680      	mov	r8, r0
 80191ae:	460c      	mov	r4, r1
 80191b0:	469a      	mov	sl, r3
 80191b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80191b6:	d807      	bhi.n	80191c8 <_printf_i+0x28>
 80191b8:	2f62      	cmp	r7, #98	@ 0x62
 80191ba:	d80a      	bhi.n	80191d2 <_printf_i+0x32>
 80191bc:	2f00      	cmp	r7, #0
 80191be:	f000 80d1 	beq.w	8019364 <_printf_i+0x1c4>
 80191c2:	2f58      	cmp	r7, #88	@ 0x58
 80191c4:	f000 80b8 	beq.w	8019338 <_printf_i+0x198>
 80191c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80191cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80191d0:	e03a      	b.n	8019248 <_printf_i+0xa8>
 80191d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80191d6:	2b15      	cmp	r3, #21
 80191d8:	d8f6      	bhi.n	80191c8 <_printf_i+0x28>
 80191da:	a101      	add	r1, pc, #4	@ (adr r1, 80191e0 <_printf_i+0x40>)
 80191dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80191e0:	08019239 	.word	0x08019239
 80191e4:	0801924d 	.word	0x0801924d
 80191e8:	080191c9 	.word	0x080191c9
 80191ec:	080191c9 	.word	0x080191c9
 80191f0:	080191c9 	.word	0x080191c9
 80191f4:	080191c9 	.word	0x080191c9
 80191f8:	0801924d 	.word	0x0801924d
 80191fc:	080191c9 	.word	0x080191c9
 8019200:	080191c9 	.word	0x080191c9
 8019204:	080191c9 	.word	0x080191c9
 8019208:	080191c9 	.word	0x080191c9
 801920c:	0801934b 	.word	0x0801934b
 8019210:	08019277 	.word	0x08019277
 8019214:	08019305 	.word	0x08019305
 8019218:	080191c9 	.word	0x080191c9
 801921c:	080191c9 	.word	0x080191c9
 8019220:	0801936d 	.word	0x0801936d
 8019224:	080191c9 	.word	0x080191c9
 8019228:	08019277 	.word	0x08019277
 801922c:	080191c9 	.word	0x080191c9
 8019230:	080191c9 	.word	0x080191c9
 8019234:	0801930d 	.word	0x0801930d
 8019238:	6833      	ldr	r3, [r6, #0]
 801923a:	1d1a      	adds	r2, r3, #4
 801923c:	681b      	ldr	r3, [r3, #0]
 801923e:	6032      	str	r2, [r6, #0]
 8019240:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019244:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8019248:	2301      	movs	r3, #1
 801924a:	e09c      	b.n	8019386 <_printf_i+0x1e6>
 801924c:	6833      	ldr	r3, [r6, #0]
 801924e:	6820      	ldr	r0, [r4, #0]
 8019250:	1d19      	adds	r1, r3, #4
 8019252:	6031      	str	r1, [r6, #0]
 8019254:	0606      	lsls	r6, r0, #24
 8019256:	d501      	bpl.n	801925c <_printf_i+0xbc>
 8019258:	681d      	ldr	r5, [r3, #0]
 801925a:	e003      	b.n	8019264 <_printf_i+0xc4>
 801925c:	0645      	lsls	r5, r0, #25
 801925e:	d5fb      	bpl.n	8019258 <_printf_i+0xb8>
 8019260:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019264:	2d00      	cmp	r5, #0
 8019266:	da03      	bge.n	8019270 <_printf_i+0xd0>
 8019268:	232d      	movs	r3, #45	@ 0x2d
 801926a:	426d      	negs	r5, r5
 801926c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019270:	4858      	ldr	r0, [pc, #352]	@ (80193d4 <_printf_i+0x234>)
 8019272:	230a      	movs	r3, #10
 8019274:	e011      	b.n	801929a <_printf_i+0xfa>
 8019276:	6821      	ldr	r1, [r4, #0]
 8019278:	6833      	ldr	r3, [r6, #0]
 801927a:	0608      	lsls	r0, r1, #24
 801927c:	f853 5b04 	ldr.w	r5, [r3], #4
 8019280:	d402      	bmi.n	8019288 <_printf_i+0xe8>
 8019282:	0649      	lsls	r1, r1, #25
 8019284:	bf48      	it	mi
 8019286:	b2ad      	uxthmi	r5, r5
 8019288:	2f6f      	cmp	r7, #111	@ 0x6f
 801928a:	4852      	ldr	r0, [pc, #328]	@ (80193d4 <_printf_i+0x234>)
 801928c:	6033      	str	r3, [r6, #0]
 801928e:	bf14      	ite	ne
 8019290:	230a      	movne	r3, #10
 8019292:	2308      	moveq	r3, #8
 8019294:	2100      	movs	r1, #0
 8019296:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801929a:	6866      	ldr	r6, [r4, #4]
 801929c:	60a6      	str	r6, [r4, #8]
 801929e:	2e00      	cmp	r6, #0
 80192a0:	db05      	blt.n	80192ae <_printf_i+0x10e>
 80192a2:	6821      	ldr	r1, [r4, #0]
 80192a4:	432e      	orrs	r6, r5
 80192a6:	f021 0104 	bic.w	r1, r1, #4
 80192aa:	6021      	str	r1, [r4, #0]
 80192ac:	d04b      	beq.n	8019346 <_printf_i+0x1a6>
 80192ae:	4616      	mov	r6, r2
 80192b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80192b4:	fb03 5711 	mls	r7, r3, r1, r5
 80192b8:	5dc7      	ldrb	r7, [r0, r7]
 80192ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80192be:	462f      	mov	r7, r5
 80192c0:	42bb      	cmp	r3, r7
 80192c2:	460d      	mov	r5, r1
 80192c4:	d9f4      	bls.n	80192b0 <_printf_i+0x110>
 80192c6:	2b08      	cmp	r3, #8
 80192c8:	d10b      	bne.n	80192e2 <_printf_i+0x142>
 80192ca:	6823      	ldr	r3, [r4, #0]
 80192cc:	07df      	lsls	r7, r3, #31
 80192ce:	d508      	bpl.n	80192e2 <_printf_i+0x142>
 80192d0:	6923      	ldr	r3, [r4, #16]
 80192d2:	6861      	ldr	r1, [r4, #4]
 80192d4:	4299      	cmp	r1, r3
 80192d6:	bfde      	ittt	le
 80192d8:	2330      	movle	r3, #48	@ 0x30
 80192da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80192de:	f106 36ff 	addle.w	r6, r6, #4294967295
 80192e2:	1b92      	subs	r2, r2, r6
 80192e4:	6122      	str	r2, [r4, #16]
 80192e6:	f8cd a000 	str.w	sl, [sp]
 80192ea:	464b      	mov	r3, r9
 80192ec:	aa03      	add	r2, sp, #12
 80192ee:	4621      	mov	r1, r4
 80192f0:	4640      	mov	r0, r8
 80192f2:	f7ff fee7 	bl	80190c4 <_printf_common>
 80192f6:	3001      	adds	r0, #1
 80192f8:	d14a      	bne.n	8019390 <_printf_i+0x1f0>
 80192fa:	f04f 30ff 	mov.w	r0, #4294967295
 80192fe:	b004      	add	sp, #16
 8019300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019304:	6823      	ldr	r3, [r4, #0]
 8019306:	f043 0320 	orr.w	r3, r3, #32
 801930a:	6023      	str	r3, [r4, #0]
 801930c:	4832      	ldr	r0, [pc, #200]	@ (80193d8 <_printf_i+0x238>)
 801930e:	2778      	movs	r7, #120	@ 0x78
 8019310:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8019314:	6823      	ldr	r3, [r4, #0]
 8019316:	6831      	ldr	r1, [r6, #0]
 8019318:	061f      	lsls	r7, r3, #24
 801931a:	f851 5b04 	ldr.w	r5, [r1], #4
 801931e:	d402      	bmi.n	8019326 <_printf_i+0x186>
 8019320:	065f      	lsls	r7, r3, #25
 8019322:	bf48      	it	mi
 8019324:	b2ad      	uxthmi	r5, r5
 8019326:	6031      	str	r1, [r6, #0]
 8019328:	07d9      	lsls	r1, r3, #31
 801932a:	bf44      	itt	mi
 801932c:	f043 0320 	orrmi.w	r3, r3, #32
 8019330:	6023      	strmi	r3, [r4, #0]
 8019332:	b11d      	cbz	r5, 801933c <_printf_i+0x19c>
 8019334:	2310      	movs	r3, #16
 8019336:	e7ad      	b.n	8019294 <_printf_i+0xf4>
 8019338:	4826      	ldr	r0, [pc, #152]	@ (80193d4 <_printf_i+0x234>)
 801933a:	e7e9      	b.n	8019310 <_printf_i+0x170>
 801933c:	6823      	ldr	r3, [r4, #0]
 801933e:	f023 0320 	bic.w	r3, r3, #32
 8019342:	6023      	str	r3, [r4, #0]
 8019344:	e7f6      	b.n	8019334 <_printf_i+0x194>
 8019346:	4616      	mov	r6, r2
 8019348:	e7bd      	b.n	80192c6 <_printf_i+0x126>
 801934a:	6833      	ldr	r3, [r6, #0]
 801934c:	6825      	ldr	r5, [r4, #0]
 801934e:	6961      	ldr	r1, [r4, #20]
 8019350:	1d18      	adds	r0, r3, #4
 8019352:	6030      	str	r0, [r6, #0]
 8019354:	062e      	lsls	r6, r5, #24
 8019356:	681b      	ldr	r3, [r3, #0]
 8019358:	d501      	bpl.n	801935e <_printf_i+0x1be>
 801935a:	6019      	str	r1, [r3, #0]
 801935c:	e002      	b.n	8019364 <_printf_i+0x1c4>
 801935e:	0668      	lsls	r0, r5, #25
 8019360:	d5fb      	bpl.n	801935a <_printf_i+0x1ba>
 8019362:	8019      	strh	r1, [r3, #0]
 8019364:	2300      	movs	r3, #0
 8019366:	6123      	str	r3, [r4, #16]
 8019368:	4616      	mov	r6, r2
 801936a:	e7bc      	b.n	80192e6 <_printf_i+0x146>
 801936c:	6833      	ldr	r3, [r6, #0]
 801936e:	1d1a      	adds	r2, r3, #4
 8019370:	6032      	str	r2, [r6, #0]
 8019372:	681e      	ldr	r6, [r3, #0]
 8019374:	6862      	ldr	r2, [r4, #4]
 8019376:	2100      	movs	r1, #0
 8019378:	4630      	mov	r0, r6
 801937a:	f7e6 ff39 	bl	80001f0 <memchr>
 801937e:	b108      	cbz	r0, 8019384 <_printf_i+0x1e4>
 8019380:	1b80      	subs	r0, r0, r6
 8019382:	6060      	str	r0, [r4, #4]
 8019384:	6863      	ldr	r3, [r4, #4]
 8019386:	6123      	str	r3, [r4, #16]
 8019388:	2300      	movs	r3, #0
 801938a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801938e:	e7aa      	b.n	80192e6 <_printf_i+0x146>
 8019390:	6923      	ldr	r3, [r4, #16]
 8019392:	4632      	mov	r2, r6
 8019394:	4649      	mov	r1, r9
 8019396:	4640      	mov	r0, r8
 8019398:	47d0      	blx	sl
 801939a:	3001      	adds	r0, #1
 801939c:	d0ad      	beq.n	80192fa <_printf_i+0x15a>
 801939e:	6823      	ldr	r3, [r4, #0]
 80193a0:	079b      	lsls	r3, r3, #30
 80193a2:	d413      	bmi.n	80193cc <_printf_i+0x22c>
 80193a4:	68e0      	ldr	r0, [r4, #12]
 80193a6:	9b03      	ldr	r3, [sp, #12]
 80193a8:	4298      	cmp	r0, r3
 80193aa:	bfb8      	it	lt
 80193ac:	4618      	movlt	r0, r3
 80193ae:	e7a6      	b.n	80192fe <_printf_i+0x15e>
 80193b0:	2301      	movs	r3, #1
 80193b2:	4632      	mov	r2, r6
 80193b4:	4649      	mov	r1, r9
 80193b6:	4640      	mov	r0, r8
 80193b8:	47d0      	blx	sl
 80193ba:	3001      	adds	r0, #1
 80193bc:	d09d      	beq.n	80192fa <_printf_i+0x15a>
 80193be:	3501      	adds	r5, #1
 80193c0:	68e3      	ldr	r3, [r4, #12]
 80193c2:	9903      	ldr	r1, [sp, #12]
 80193c4:	1a5b      	subs	r3, r3, r1
 80193c6:	42ab      	cmp	r3, r5
 80193c8:	dcf2      	bgt.n	80193b0 <_printf_i+0x210>
 80193ca:	e7eb      	b.n	80193a4 <_printf_i+0x204>
 80193cc:	2500      	movs	r5, #0
 80193ce:	f104 0619 	add.w	r6, r4, #25
 80193d2:	e7f5      	b.n	80193c0 <_printf_i+0x220>
 80193d4:	0801d3ac 	.word	0x0801d3ac
 80193d8:	0801d3bd 	.word	0x0801d3bd

080193dc <std>:
 80193dc:	2300      	movs	r3, #0
 80193de:	b510      	push	{r4, lr}
 80193e0:	4604      	mov	r4, r0
 80193e2:	e9c0 3300 	strd	r3, r3, [r0]
 80193e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80193ea:	6083      	str	r3, [r0, #8]
 80193ec:	8181      	strh	r1, [r0, #12]
 80193ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80193f0:	81c2      	strh	r2, [r0, #14]
 80193f2:	6183      	str	r3, [r0, #24]
 80193f4:	4619      	mov	r1, r3
 80193f6:	2208      	movs	r2, #8
 80193f8:	305c      	adds	r0, #92	@ 0x5c
 80193fa:	f000 f94c 	bl	8019696 <memset>
 80193fe:	4b0d      	ldr	r3, [pc, #52]	@ (8019434 <std+0x58>)
 8019400:	6263      	str	r3, [r4, #36]	@ 0x24
 8019402:	4b0d      	ldr	r3, [pc, #52]	@ (8019438 <std+0x5c>)
 8019404:	62a3      	str	r3, [r4, #40]	@ 0x28
 8019406:	4b0d      	ldr	r3, [pc, #52]	@ (801943c <std+0x60>)
 8019408:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801940a:	4b0d      	ldr	r3, [pc, #52]	@ (8019440 <std+0x64>)
 801940c:	6323      	str	r3, [r4, #48]	@ 0x30
 801940e:	4b0d      	ldr	r3, [pc, #52]	@ (8019444 <std+0x68>)
 8019410:	6224      	str	r4, [r4, #32]
 8019412:	429c      	cmp	r4, r3
 8019414:	d006      	beq.n	8019424 <std+0x48>
 8019416:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801941a:	4294      	cmp	r4, r2
 801941c:	d002      	beq.n	8019424 <std+0x48>
 801941e:	33d0      	adds	r3, #208	@ 0xd0
 8019420:	429c      	cmp	r4, r3
 8019422:	d105      	bne.n	8019430 <std+0x54>
 8019424:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8019428:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801942c:	f000 ba0e 	b.w	801984c <__retarget_lock_init_recursive>
 8019430:	bd10      	pop	{r4, pc}
 8019432:	bf00      	nop
 8019434:	08019611 	.word	0x08019611
 8019438:	08019633 	.word	0x08019633
 801943c:	0801966b 	.word	0x0801966b
 8019440:	0801968f 	.word	0x0801968f
 8019444:	20009274 	.word	0x20009274

08019448 <stdio_exit_handler>:
 8019448:	4a02      	ldr	r2, [pc, #8]	@ (8019454 <stdio_exit_handler+0xc>)
 801944a:	4903      	ldr	r1, [pc, #12]	@ (8019458 <stdio_exit_handler+0x10>)
 801944c:	4803      	ldr	r0, [pc, #12]	@ (801945c <stdio_exit_handler+0x14>)
 801944e:	f000 b869 	b.w	8019524 <_fwalk_sglue>
 8019452:	bf00      	nop
 8019454:	200002c4 	.word	0x200002c4
 8019458:	0801b991 	.word	0x0801b991
 801945c:	20000440 	.word	0x20000440

08019460 <cleanup_stdio>:
 8019460:	6841      	ldr	r1, [r0, #4]
 8019462:	4b0c      	ldr	r3, [pc, #48]	@ (8019494 <cleanup_stdio+0x34>)
 8019464:	4299      	cmp	r1, r3
 8019466:	b510      	push	{r4, lr}
 8019468:	4604      	mov	r4, r0
 801946a:	d001      	beq.n	8019470 <cleanup_stdio+0x10>
 801946c:	f002 fa90 	bl	801b990 <_fflush_r>
 8019470:	68a1      	ldr	r1, [r4, #8]
 8019472:	4b09      	ldr	r3, [pc, #36]	@ (8019498 <cleanup_stdio+0x38>)
 8019474:	4299      	cmp	r1, r3
 8019476:	d002      	beq.n	801947e <cleanup_stdio+0x1e>
 8019478:	4620      	mov	r0, r4
 801947a:	f002 fa89 	bl	801b990 <_fflush_r>
 801947e:	68e1      	ldr	r1, [r4, #12]
 8019480:	4b06      	ldr	r3, [pc, #24]	@ (801949c <cleanup_stdio+0x3c>)
 8019482:	4299      	cmp	r1, r3
 8019484:	d004      	beq.n	8019490 <cleanup_stdio+0x30>
 8019486:	4620      	mov	r0, r4
 8019488:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801948c:	f002 ba80 	b.w	801b990 <_fflush_r>
 8019490:	bd10      	pop	{r4, pc}
 8019492:	bf00      	nop
 8019494:	20009274 	.word	0x20009274
 8019498:	200092dc 	.word	0x200092dc
 801949c:	20009344 	.word	0x20009344

080194a0 <global_stdio_init.part.0>:
 80194a0:	b510      	push	{r4, lr}
 80194a2:	4b0b      	ldr	r3, [pc, #44]	@ (80194d0 <global_stdio_init.part.0+0x30>)
 80194a4:	4c0b      	ldr	r4, [pc, #44]	@ (80194d4 <global_stdio_init.part.0+0x34>)
 80194a6:	4a0c      	ldr	r2, [pc, #48]	@ (80194d8 <global_stdio_init.part.0+0x38>)
 80194a8:	601a      	str	r2, [r3, #0]
 80194aa:	4620      	mov	r0, r4
 80194ac:	2200      	movs	r2, #0
 80194ae:	2104      	movs	r1, #4
 80194b0:	f7ff ff94 	bl	80193dc <std>
 80194b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80194b8:	2201      	movs	r2, #1
 80194ba:	2109      	movs	r1, #9
 80194bc:	f7ff ff8e 	bl	80193dc <std>
 80194c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80194c4:	2202      	movs	r2, #2
 80194c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80194ca:	2112      	movs	r1, #18
 80194cc:	f7ff bf86 	b.w	80193dc <std>
 80194d0:	200093ac 	.word	0x200093ac
 80194d4:	20009274 	.word	0x20009274
 80194d8:	08019449 	.word	0x08019449

080194dc <__sfp_lock_acquire>:
 80194dc:	4801      	ldr	r0, [pc, #4]	@ (80194e4 <__sfp_lock_acquire+0x8>)
 80194de:	f000 b9b6 	b.w	801984e <__retarget_lock_acquire_recursive>
 80194e2:	bf00      	nop
 80194e4:	200093b5 	.word	0x200093b5

080194e8 <__sfp_lock_release>:
 80194e8:	4801      	ldr	r0, [pc, #4]	@ (80194f0 <__sfp_lock_release+0x8>)
 80194ea:	f000 b9b1 	b.w	8019850 <__retarget_lock_release_recursive>
 80194ee:	bf00      	nop
 80194f0:	200093b5 	.word	0x200093b5

080194f4 <__sinit>:
 80194f4:	b510      	push	{r4, lr}
 80194f6:	4604      	mov	r4, r0
 80194f8:	f7ff fff0 	bl	80194dc <__sfp_lock_acquire>
 80194fc:	6a23      	ldr	r3, [r4, #32]
 80194fe:	b11b      	cbz	r3, 8019508 <__sinit+0x14>
 8019500:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019504:	f7ff bff0 	b.w	80194e8 <__sfp_lock_release>
 8019508:	4b04      	ldr	r3, [pc, #16]	@ (801951c <__sinit+0x28>)
 801950a:	6223      	str	r3, [r4, #32]
 801950c:	4b04      	ldr	r3, [pc, #16]	@ (8019520 <__sinit+0x2c>)
 801950e:	681b      	ldr	r3, [r3, #0]
 8019510:	2b00      	cmp	r3, #0
 8019512:	d1f5      	bne.n	8019500 <__sinit+0xc>
 8019514:	f7ff ffc4 	bl	80194a0 <global_stdio_init.part.0>
 8019518:	e7f2      	b.n	8019500 <__sinit+0xc>
 801951a:	bf00      	nop
 801951c:	08019461 	.word	0x08019461
 8019520:	200093ac 	.word	0x200093ac

08019524 <_fwalk_sglue>:
 8019524:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019528:	4607      	mov	r7, r0
 801952a:	4688      	mov	r8, r1
 801952c:	4614      	mov	r4, r2
 801952e:	2600      	movs	r6, #0
 8019530:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019534:	f1b9 0901 	subs.w	r9, r9, #1
 8019538:	d505      	bpl.n	8019546 <_fwalk_sglue+0x22>
 801953a:	6824      	ldr	r4, [r4, #0]
 801953c:	2c00      	cmp	r4, #0
 801953e:	d1f7      	bne.n	8019530 <_fwalk_sglue+0xc>
 8019540:	4630      	mov	r0, r6
 8019542:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019546:	89ab      	ldrh	r3, [r5, #12]
 8019548:	2b01      	cmp	r3, #1
 801954a:	d907      	bls.n	801955c <_fwalk_sglue+0x38>
 801954c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019550:	3301      	adds	r3, #1
 8019552:	d003      	beq.n	801955c <_fwalk_sglue+0x38>
 8019554:	4629      	mov	r1, r5
 8019556:	4638      	mov	r0, r7
 8019558:	47c0      	blx	r8
 801955a:	4306      	orrs	r6, r0
 801955c:	3568      	adds	r5, #104	@ 0x68
 801955e:	e7e9      	b.n	8019534 <_fwalk_sglue+0x10>

08019560 <sniprintf>:
 8019560:	b40c      	push	{r2, r3}
 8019562:	b530      	push	{r4, r5, lr}
 8019564:	4b18      	ldr	r3, [pc, #96]	@ (80195c8 <sniprintf+0x68>)
 8019566:	1e0c      	subs	r4, r1, #0
 8019568:	681d      	ldr	r5, [r3, #0]
 801956a:	b09d      	sub	sp, #116	@ 0x74
 801956c:	da08      	bge.n	8019580 <sniprintf+0x20>
 801956e:	238b      	movs	r3, #139	@ 0x8b
 8019570:	602b      	str	r3, [r5, #0]
 8019572:	f04f 30ff 	mov.w	r0, #4294967295
 8019576:	b01d      	add	sp, #116	@ 0x74
 8019578:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801957c:	b002      	add	sp, #8
 801957e:	4770      	bx	lr
 8019580:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8019584:	f8ad 3014 	strh.w	r3, [sp, #20]
 8019588:	f04f 0300 	mov.w	r3, #0
 801958c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801958e:	bf14      	ite	ne
 8019590:	f104 33ff 	addne.w	r3, r4, #4294967295
 8019594:	4623      	moveq	r3, r4
 8019596:	9304      	str	r3, [sp, #16]
 8019598:	9307      	str	r3, [sp, #28]
 801959a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801959e:	9002      	str	r0, [sp, #8]
 80195a0:	9006      	str	r0, [sp, #24]
 80195a2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80195a6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80195a8:	ab21      	add	r3, sp, #132	@ 0x84
 80195aa:	a902      	add	r1, sp, #8
 80195ac:	4628      	mov	r0, r5
 80195ae:	9301      	str	r3, [sp, #4]
 80195b0:	f002 f86e 	bl	801b690 <_svfiprintf_r>
 80195b4:	1c43      	adds	r3, r0, #1
 80195b6:	bfbc      	itt	lt
 80195b8:	238b      	movlt	r3, #139	@ 0x8b
 80195ba:	602b      	strlt	r3, [r5, #0]
 80195bc:	2c00      	cmp	r4, #0
 80195be:	d0da      	beq.n	8019576 <sniprintf+0x16>
 80195c0:	9b02      	ldr	r3, [sp, #8]
 80195c2:	2200      	movs	r2, #0
 80195c4:	701a      	strb	r2, [r3, #0]
 80195c6:	e7d6      	b.n	8019576 <sniprintf+0x16>
 80195c8:	2000043c 	.word	0x2000043c

080195cc <siprintf>:
 80195cc:	b40e      	push	{r1, r2, r3}
 80195ce:	b510      	push	{r4, lr}
 80195d0:	b09d      	sub	sp, #116	@ 0x74
 80195d2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80195d4:	9002      	str	r0, [sp, #8]
 80195d6:	9006      	str	r0, [sp, #24]
 80195d8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80195dc:	480a      	ldr	r0, [pc, #40]	@ (8019608 <siprintf+0x3c>)
 80195de:	9107      	str	r1, [sp, #28]
 80195e0:	9104      	str	r1, [sp, #16]
 80195e2:	490a      	ldr	r1, [pc, #40]	@ (801960c <siprintf+0x40>)
 80195e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80195e8:	9105      	str	r1, [sp, #20]
 80195ea:	2400      	movs	r4, #0
 80195ec:	a902      	add	r1, sp, #8
 80195ee:	6800      	ldr	r0, [r0, #0]
 80195f0:	9301      	str	r3, [sp, #4]
 80195f2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80195f4:	f002 f84c 	bl	801b690 <_svfiprintf_r>
 80195f8:	9b02      	ldr	r3, [sp, #8]
 80195fa:	701c      	strb	r4, [r3, #0]
 80195fc:	b01d      	add	sp, #116	@ 0x74
 80195fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019602:	b003      	add	sp, #12
 8019604:	4770      	bx	lr
 8019606:	bf00      	nop
 8019608:	2000043c 	.word	0x2000043c
 801960c:	ffff0208 	.word	0xffff0208

08019610 <__sread>:
 8019610:	b510      	push	{r4, lr}
 8019612:	460c      	mov	r4, r1
 8019614:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019618:	f000 f8ba 	bl	8019790 <_read_r>
 801961c:	2800      	cmp	r0, #0
 801961e:	bfab      	itete	ge
 8019620:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8019622:	89a3      	ldrhlt	r3, [r4, #12]
 8019624:	181b      	addge	r3, r3, r0
 8019626:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801962a:	bfac      	ite	ge
 801962c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801962e:	81a3      	strhlt	r3, [r4, #12]
 8019630:	bd10      	pop	{r4, pc}

08019632 <__swrite>:
 8019632:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019636:	461f      	mov	r7, r3
 8019638:	898b      	ldrh	r3, [r1, #12]
 801963a:	05db      	lsls	r3, r3, #23
 801963c:	4605      	mov	r5, r0
 801963e:	460c      	mov	r4, r1
 8019640:	4616      	mov	r6, r2
 8019642:	d505      	bpl.n	8019650 <__swrite+0x1e>
 8019644:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019648:	2302      	movs	r3, #2
 801964a:	2200      	movs	r2, #0
 801964c:	f000 f88e 	bl	801976c <_lseek_r>
 8019650:	89a3      	ldrh	r3, [r4, #12]
 8019652:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019656:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801965a:	81a3      	strh	r3, [r4, #12]
 801965c:	4632      	mov	r2, r6
 801965e:	463b      	mov	r3, r7
 8019660:	4628      	mov	r0, r5
 8019662:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019666:	f000 b8b5 	b.w	80197d4 <_write_r>

0801966a <__sseek>:
 801966a:	b510      	push	{r4, lr}
 801966c:	460c      	mov	r4, r1
 801966e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019672:	f000 f87b 	bl	801976c <_lseek_r>
 8019676:	1c43      	adds	r3, r0, #1
 8019678:	89a3      	ldrh	r3, [r4, #12]
 801967a:	bf15      	itete	ne
 801967c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801967e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8019682:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8019686:	81a3      	strheq	r3, [r4, #12]
 8019688:	bf18      	it	ne
 801968a:	81a3      	strhne	r3, [r4, #12]
 801968c:	bd10      	pop	{r4, pc}

0801968e <__sclose>:
 801968e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019692:	f000 b85b 	b.w	801974c <_close_r>

08019696 <memset>:
 8019696:	4402      	add	r2, r0
 8019698:	4603      	mov	r3, r0
 801969a:	4293      	cmp	r3, r2
 801969c:	d100      	bne.n	80196a0 <memset+0xa>
 801969e:	4770      	bx	lr
 80196a0:	f803 1b01 	strb.w	r1, [r3], #1
 80196a4:	e7f9      	b.n	801969a <memset+0x4>
	...

080196a8 <strcasecmp>:
 80196a8:	b530      	push	{r4, r5, lr}
 80196aa:	4d0c      	ldr	r5, [pc, #48]	@ (80196dc <strcasecmp+0x34>)
 80196ac:	4602      	mov	r2, r0
 80196ae:	f812 3b01 	ldrb.w	r3, [r2], #1
 80196b2:	5ce8      	ldrb	r0, [r5, r3]
 80196b4:	f000 0003 	and.w	r0, r0, #3
 80196b8:	2801      	cmp	r0, #1
 80196ba:	f811 0b01 	ldrb.w	r0, [r1], #1
 80196be:	5c2c      	ldrb	r4, [r5, r0]
 80196c0:	f004 0403 	and.w	r4, r4, #3
 80196c4:	bf08      	it	eq
 80196c6:	3320      	addeq	r3, #32
 80196c8:	2c01      	cmp	r4, #1
 80196ca:	bf08      	it	eq
 80196cc:	3020      	addeq	r0, #32
 80196ce:	1a1b      	subs	r3, r3, r0
 80196d0:	d102      	bne.n	80196d8 <strcasecmp+0x30>
 80196d2:	2800      	cmp	r0, #0
 80196d4:	d1eb      	bne.n	80196ae <strcasecmp+0x6>
 80196d6:	bd30      	pop	{r4, r5, pc}
 80196d8:	4618      	mov	r0, r3
 80196da:	e7fc      	b.n	80196d6 <strcasecmp+0x2e>
 80196dc:	0801d5c1 	.word	0x0801d5c1

080196e0 <strchr>:
 80196e0:	b2c9      	uxtb	r1, r1
 80196e2:	4603      	mov	r3, r0
 80196e4:	4618      	mov	r0, r3
 80196e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80196ea:	b112      	cbz	r2, 80196f2 <strchr+0x12>
 80196ec:	428a      	cmp	r2, r1
 80196ee:	d1f9      	bne.n	80196e4 <strchr+0x4>
 80196f0:	4770      	bx	lr
 80196f2:	2900      	cmp	r1, #0
 80196f4:	bf18      	it	ne
 80196f6:	2000      	movne	r0, #0
 80196f8:	4770      	bx	lr

080196fa <strncmp>:
 80196fa:	b510      	push	{r4, lr}
 80196fc:	b16a      	cbz	r2, 801971a <strncmp+0x20>
 80196fe:	3901      	subs	r1, #1
 8019700:	1884      	adds	r4, r0, r2
 8019702:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019706:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801970a:	429a      	cmp	r2, r3
 801970c:	d103      	bne.n	8019716 <strncmp+0x1c>
 801970e:	42a0      	cmp	r0, r4
 8019710:	d001      	beq.n	8019716 <strncmp+0x1c>
 8019712:	2a00      	cmp	r2, #0
 8019714:	d1f5      	bne.n	8019702 <strncmp+0x8>
 8019716:	1ad0      	subs	r0, r2, r3
 8019718:	bd10      	pop	{r4, pc}
 801971a:	4610      	mov	r0, r2
 801971c:	e7fc      	b.n	8019718 <strncmp+0x1e>

0801971e <strncpy>:
 801971e:	b510      	push	{r4, lr}
 8019720:	3901      	subs	r1, #1
 8019722:	4603      	mov	r3, r0
 8019724:	b132      	cbz	r2, 8019734 <strncpy+0x16>
 8019726:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801972a:	f803 4b01 	strb.w	r4, [r3], #1
 801972e:	3a01      	subs	r2, #1
 8019730:	2c00      	cmp	r4, #0
 8019732:	d1f7      	bne.n	8019724 <strncpy+0x6>
 8019734:	441a      	add	r2, r3
 8019736:	2100      	movs	r1, #0
 8019738:	4293      	cmp	r3, r2
 801973a:	d100      	bne.n	801973e <strncpy+0x20>
 801973c:	bd10      	pop	{r4, pc}
 801973e:	f803 1b01 	strb.w	r1, [r3], #1
 8019742:	e7f9      	b.n	8019738 <strncpy+0x1a>

08019744 <_localeconv_r>:
 8019744:	4800      	ldr	r0, [pc, #0]	@ (8019748 <_localeconv_r+0x4>)
 8019746:	4770      	bx	lr
 8019748:	200003c0 	.word	0x200003c0

0801974c <_close_r>:
 801974c:	b538      	push	{r3, r4, r5, lr}
 801974e:	4d06      	ldr	r5, [pc, #24]	@ (8019768 <_close_r+0x1c>)
 8019750:	2300      	movs	r3, #0
 8019752:	4604      	mov	r4, r0
 8019754:	4608      	mov	r0, r1
 8019756:	602b      	str	r3, [r5, #0]
 8019758:	f7ed fd92 	bl	8007280 <_close>
 801975c:	1c43      	adds	r3, r0, #1
 801975e:	d102      	bne.n	8019766 <_close_r+0x1a>
 8019760:	682b      	ldr	r3, [r5, #0]
 8019762:	b103      	cbz	r3, 8019766 <_close_r+0x1a>
 8019764:	6023      	str	r3, [r4, #0]
 8019766:	bd38      	pop	{r3, r4, r5, pc}
 8019768:	200093b0 	.word	0x200093b0

0801976c <_lseek_r>:
 801976c:	b538      	push	{r3, r4, r5, lr}
 801976e:	4d07      	ldr	r5, [pc, #28]	@ (801978c <_lseek_r+0x20>)
 8019770:	4604      	mov	r4, r0
 8019772:	4608      	mov	r0, r1
 8019774:	4611      	mov	r1, r2
 8019776:	2200      	movs	r2, #0
 8019778:	602a      	str	r2, [r5, #0]
 801977a:	461a      	mov	r2, r3
 801977c:	f7ed fda7 	bl	80072ce <_lseek>
 8019780:	1c43      	adds	r3, r0, #1
 8019782:	d102      	bne.n	801978a <_lseek_r+0x1e>
 8019784:	682b      	ldr	r3, [r5, #0]
 8019786:	b103      	cbz	r3, 801978a <_lseek_r+0x1e>
 8019788:	6023      	str	r3, [r4, #0]
 801978a:	bd38      	pop	{r3, r4, r5, pc}
 801978c:	200093b0 	.word	0x200093b0

08019790 <_read_r>:
 8019790:	b538      	push	{r3, r4, r5, lr}
 8019792:	4d07      	ldr	r5, [pc, #28]	@ (80197b0 <_read_r+0x20>)
 8019794:	4604      	mov	r4, r0
 8019796:	4608      	mov	r0, r1
 8019798:	4611      	mov	r1, r2
 801979a:	2200      	movs	r2, #0
 801979c:	602a      	str	r2, [r5, #0]
 801979e:	461a      	mov	r2, r3
 80197a0:	f7ed fd35 	bl	800720e <_read>
 80197a4:	1c43      	adds	r3, r0, #1
 80197a6:	d102      	bne.n	80197ae <_read_r+0x1e>
 80197a8:	682b      	ldr	r3, [r5, #0]
 80197aa:	b103      	cbz	r3, 80197ae <_read_r+0x1e>
 80197ac:	6023      	str	r3, [r4, #0]
 80197ae:	bd38      	pop	{r3, r4, r5, pc}
 80197b0:	200093b0 	.word	0x200093b0

080197b4 <_sbrk_r>:
 80197b4:	b538      	push	{r3, r4, r5, lr}
 80197b6:	4d06      	ldr	r5, [pc, #24]	@ (80197d0 <_sbrk_r+0x1c>)
 80197b8:	2300      	movs	r3, #0
 80197ba:	4604      	mov	r4, r0
 80197bc:	4608      	mov	r0, r1
 80197be:	602b      	str	r3, [r5, #0]
 80197c0:	f7ed fd92 	bl	80072e8 <_sbrk>
 80197c4:	1c43      	adds	r3, r0, #1
 80197c6:	d102      	bne.n	80197ce <_sbrk_r+0x1a>
 80197c8:	682b      	ldr	r3, [r5, #0]
 80197ca:	b103      	cbz	r3, 80197ce <_sbrk_r+0x1a>
 80197cc:	6023      	str	r3, [r4, #0]
 80197ce:	bd38      	pop	{r3, r4, r5, pc}
 80197d0:	200093b0 	.word	0x200093b0

080197d4 <_write_r>:
 80197d4:	b538      	push	{r3, r4, r5, lr}
 80197d6:	4d07      	ldr	r5, [pc, #28]	@ (80197f4 <_write_r+0x20>)
 80197d8:	4604      	mov	r4, r0
 80197da:	4608      	mov	r0, r1
 80197dc:	4611      	mov	r1, r2
 80197de:	2200      	movs	r2, #0
 80197e0:	602a      	str	r2, [r5, #0]
 80197e2:	461a      	mov	r2, r3
 80197e4:	f7ed fd30 	bl	8007248 <_write>
 80197e8:	1c43      	adds	r3, r0, #1
 80197ea:	d102      	bne.n	80197f2 <_write_r+0x1e>
 80197ec:	682b      	ldr	r3, [r5, #0]
 80197ee:	b103      	cbz	r3, 80197f2 <_write_r+0x1e>
 80197f0:	6023      	str	r3, [r4, #0]
 80197f2:	bd38      	pop	{r3, r4, r5, pc}
 80197f4:	200093b0 	.word	0x200093b0

080197f8 <__errno>:
 80197f8:	4b01      	ldr	r3, [pc, #4]	@ (8019800 <__errno+0x8>)
 80197fa:	6818      	ldr	r0, [r3, #0]
 80197fc:	4770      	bx	lr
 80197fe:	bf00      	nop
 8019800:	2000043c 	.word	0x2000043c

08019804 <__libc_init_array>:
 8019804:	b570      	push	{r4, r5, r6, lr}
 8019806:	4d0d      	ldr	r5, [pc, #52]	@ (801983c <__libc_init_array+0x38>)
 8019808:	4c0d      	ldr	r4, [pc, #52]	@ (8019840 <__libc_init_array+0x3c>)
 801980a:	1b64      	subs	r4, r4, r5
 801980c:	10a4      	asrs	r4, r4, #2
 801980e:	2600      	movs	r6, #0
 8019810:	42a6      	cmp	r6, r4
 8019812:	d109      	bne.n	8019828 <__libc_init_array+0x24>
 8019814:	4d0b      	ldr	r5, [pc, #44]	@ (8019844 <__libc_init_array+0x40>)
 8019816:	4c0c      	ldr	r4, [pc, #48]	@ (8019848 <__libc_init_array+0x44>)
 8019818:	f003 f9f8 	bl	801cc0c <_init>
 801981c:	1b64      	subs	r4, r4, r5
 801981e:	10a4      	asrs	r4, r4, #2
 8019820:	2600      	movs	r6, #0
 8019822:	42a6      	cmp	r6, r4
 8019824:	d105      	bne.n	8019832 <__libc_init_array+0x2e>
 8019826:	bd70      	pop	{r4, r5, r6, pc}
 8019828:	f855 3b04 	ldr.w	r3, [r5], #4
 801982c:	4798      	blx	r3
 801982e:	3601      	adds	r6, #1
 8019830:	e7ee      	b.n	8019810 <__libc_init_array+0xc>
 8019832:	f855 3b04 	ldr.w	r3, [r5], #4
 8019836:	4798      	blx	r3
 8019838:	3601      	adds	r6, #1
 801983a:	e7f2      	b.n	8019822 <__libc_init_array+0x1e>
 801983c:	0801d810 	.word	0x0801d810
 8019840:	0801d810 	.word	0x0801d810
 8019844:	0801d810 	.word	0x0801d810
 8019848:	0801d814 	.word	0x0801d814

0801984c <__retarget_lock_init_recursive>:
 801984c:	4770      	bx	lr

0801984e <__retarget_lock_acquire_recursive>:
 801984e:	4770      	bx	lr

08019850 <__retarget_lock_release_recursive>:
 8019850:	4770      	bx	lr

08019852 <memcpy>:
 8019852:	440a      	add	r2, r1
 8019854:	4291      	cmp	r1, r2
 8019856:	f100 33ff 	add.w	r3, r0, #4294967295
 801985a:	d100      	bne.n	801985e <memcpy+0xc>
 801985c:	4770      	bx	lr
 801985e:	b510      	push	{r4, lr}
 8019860:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019864:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019868:	4291      	cmp	r1, r2
 801986a:	d1f9      	bne.n	8019860 <memcpy+0xe>
 801986c:	bd10      	pop	{r4, pc}
	...

08019870 <nan>:
 8019870:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8019878 <nan+0x8>
 8019874:	4770      	bx	lr
 8019876:	bf00      	nop
 8019878:	00000000 	.word	0x00000000
 801987c:	7ff80000 	.word	0x7ff80000

08019880 <nanf>:
 8019880:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8019888 <nanf+0x8>
 8019884:	4770      	bx	lr
 8019886:	bf00      	nop
 8019888:	7fc00000 	.word	0x7fc00000

0801988c <quorem>:
 801988c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019890:	6903      	ldr	r3, [r0, #16]
 8019892:	690c      	ldr	r4, [r1, #16]
 8019894:	42a3      	cmp	r3, r4
 8019896:	4607      	mov	r7, r0
 8019898:	db7e      	blt.n	8019998 <quorem+0x10c>
 801989a:	3c01      	subs	r4, #1
 801989c:	f101 0814 	add.w	r8, r1, #20
 80198a0:	00a3      	lsls	r3, r4, #2
 80198a2:	f100 0514 	add.w	r5, r0, #20
 80198a6:	9300      	str	r3, [sp, #0]
 80198a8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80198ac:	9301      	str	r3, [sp, #4]
 80198ae:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80198b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80198b6:	3301      	adds	r3, #1
 80198b8:	429a      	cmp	r2, r3
 80198ba:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80198be:	fbb2 f6f3 	udiv	r6, r2, r3
 80198c2:	d32e      	bcc.n	8019922 <quorem+0x96>
 80198c4:	f04f 0a00 	mov.w	sl, #0
 80198c8:	46c4      	mov	ip, r8
 80198ca:	46ae      	mov	lr, r5
 80198cc:	46d3      	mov	fp, sl
 80198ce:	f85c 3b04 	ldr.w	r3, [ip], #4
 80198d2:	b298      	uxth	r0, r3
 80198d4:	fb06 a000 	mla	r0, r6, r0, sl
 80198d8:	0c02      	lsrs	r2, r0, #16
 80198da:	0c1b      	lsrs	r3, r3, #16
 80198dc:	fb06 2303 	mla	r3, r6, r3, r2
 80198e0:	f8de 2000 	ldr.w	r2, [lr]
 80198e4:	b280      	uxth	r0, r0
 80198e6:	b292      	uxth	r2, r2
 80198e8:	1a12      	subs	r2, r2, r0
 80198ea:	445a      	add	r2, fp
 80198ec:	f8de 0000 	ldr.w	r0, [lr]
 80198f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80198f4:	b29b      	uxth	r3, r3
 80198f6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80198fa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80198fe:	b292      	uxth	r2, r2
 8019900:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8019904:	45e1      	cmp	r9, ip
 8019906:	f84e 2b04 	str.w	r2, [lr], #4
 801990a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801990e:	d2de      	bcs.n	80198ce <quorem+0x42>
 8019910:	9b00      	ldr	r3, [sp, #0]
 8019912:	58eb      	ldr	r3, [r5, r3]
 8019914:	b92b      	cbnz	r3, 8019922 <quorem+0x96>
 8019916:	9b01      	ldr	r3, [sp, #4]
 8019918:	3b04      	subs	r3, #4
 801991a:	429d      	cmp	r5, r3
 801991c:	461a      	mov	r2, r3
 801991e:	d32f      	bcc.n	8019980 <quorem+0xf4>
 8019920:	613c      	str	r4, [r7, #16]
 8019922:	4638      	mov	r0, r7
 8019924:	f001 fc5e 	bl	801b1e4 <__mcmp>
 8019928:	2800      	cmp	r0, #0
 801992a:	db25      	blt.n	8019978 <quorem+0xec>
 801992c:	4629      	mov	r1, r5
 801992e:	2000      	movs	r0, #0
 8019930:	f858 2b04 	ldr.w	r2, [r8], #4
 8019934:	f8d1 c000 	ldr.w	ip, [r1]
 8019938:	fa1f fe82 	uxth.w	lr, r2
 801993c:	fa1f f38c 	uxth.w	r3, ip
 8019940:	eba3 030e 	sub.w	r3, r3, lr
 8019944:	4403      	add	r3, r0
 8019946:	0c12      	lsrs	r2, r2, #16
 8019948:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801994c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8019950:	b29b      	uxth	r3, r3
 8019952:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019956:	45c1      	cmp	r9, r8
 8019958:	f841 3b04 	str.w	r3, [r1], #4
 801995c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8019960:	d2e6      	bcs.n	8019930 <quorem+0xa4>
 8019962:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019966:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801996a:	b922      	cbnz	r2, 8019976 <quorem+0xea>
 801996c:	3b04      	subs	r3, #4
 801996e:	429d      	cmp	r5, r3
 8019970:	461a      	mov	r2, r3
 8019972:	d30b      	bcc.n	801998c <quorem+0x100>
 8019974:	613c      	str	r4, [r7, #16]
 8019976:	3601      	adds	r6, #1
 8019978:	4630      	mov	r0, r6
 801997a:	b003      	add	sp, #12
 801997c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019980:	6812      	ldr	r2, [r2, #0]
 8019982:	3b04      	subs	r3, #4
 8019984:	2a00      	cmp	r2, #0
 8019986:	d1cb      	bne.n	8019920 <quorem+0x94>
 8019988:	3c01      	subs	r4, #1
 801998a:	e7c6      	b.n	801991a <quorem+0x8e>
 801998c:	6812      	ldr	r2, [r2, #0]
 801998e:	3b04      	subs	r3, #4
 8019990:	2a00      	cmp	r2, #0
 8019992:	d1ef      	bne.n	8019974 <quorem+0xe8>
 8019994:	3c01      	subs	r4, #1
 8019996:	e7ea      	b.n	801996e <quorem+0xe2>
 8019998:	2000      	movs	r0, #0
 801999a:	e7ee      	b.n	801997a <quorem+0xee>
 801999c:	0000      	movs	r0, r0
	...

080199a0 <_dtoa_r>:
 80199a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80199a4:	69c7      	ldr	r7, [r0, #28]
 80199a6:	b097      	sub	sp, #92	@ 0x5c
 80199a8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80199ac:	ec55 4b10 	vmov	r4, r5, d0
 80199b0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80199b2:	9107      	str	r1, [sp, #28]
 80199b4:	4681      	mov	r9, r0
 80199b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80199b8:	9311      	str	r3, [sp, #68]	@ 0x44
 80199ba:	b97f      	cbnz	r7, 80199dc <_dtoa_r+0x3c>
 80199bc:	2010      	movs	r0, #16
 80199be:	f7fe f90d 	bl	8017bdc <malloc>
 80199c2:	4602      	mov	r2, r0
 80199c4:	f8c9 001c 	str.w	r0, [r9, #28]
 80199c8:	b920      	cbnz	r0, 80199d4 <_dtoa_r+0x34>
 80199ca:	4ba9      	ldr	r3, [pc, #676]	@ (8019c70 <_dtoa_r+0x2d0>)
 80199cc:	21ef      	movs	r1, #239	@ 0xef
 80199ce:	48a9      	ldr	r0, [pc, #676]	@ (8019c74 <_dtoa_r+0x2d4>)
 80199d0:	f002 f820 	bl	801ba14 <__assert_func>
 80199d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80199d8:	6007      	str	r7, [r0, #0]
 80199da:	60c7      	str	r7, [r0, #12]
 80199dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80199e0:	6819      	ldr	r1, [r3, #0]
 80199e2:	b159      	cbz	r1, 80199fc <_dtoa_r+0x5c>
 80199e4:	685a      	ldr	r2, [r3, #4]
 80199e6:	604a      	str	r2, [r1, #4]
 80199e8:	2301      	movs	r3, #1
 80199ea:	4093      	lsls	r3, r2
 80199ec:	608b      	str	r3, [r1, #8]
 80199ee:	4648      	mov	r0, r9
 80199f0:	f001 f97c 	bl	801acec <_Bfree>
 80199f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80199f8:	2200      	movs	r2, #0
 80199fa:	601a      	str	r2, [r3, #0]
 80199fc:	1e2b      	subs	r3, r5, #0
 80199fe:	bfb9      	ittee	lt
 8019a00:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8019a04:	9305      	strlt	r3, [sp, #20]
 8019a06:	2300      	movge	r3, #0
 8019a08:	6033      	strge	r3, [r6, #0]
 8019a0a:	9f05      	ldr	r7, [sp, #20]
 8019a0c:	4b9a      	ldr	r3, [pc, #616]	@ (8019c78 <_dtoa_r+0x2d8>)
 8019a0e:	bfbc      	itt	lt
 8019a10:	2201      	movlt	r2, #1
 8019a12:	6032      	strlt	r2, [r6, #0]
 8019a14:	43bb      	bics	r3, r7
 8019a16:	d112      	bne.n	8019a3e <_dtoa_r+0x9e>
 8019a18:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8019a1a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8019a1e:	6013      	str	r3, [r2, #0]
 8019a20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8019a24:	4323      	orrs	r3, r4
 8019a26:	f000 855a 	beq.w	801a4de <_dtoa_r+0xb3e>
 8019a2a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019a2c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8019c8c <_dtoa_r+0x2ec>
 8019a30:	2b00      	cmp	r3, #0
 8019a32:	f000 855c 	beq.w	801a4ee <_dtoa_r+0xb4e>
 8019a36:	f10a 0303 	add.w	r3, sl, #3
 8019a3a:	f000 bd56 	b.w	801a4ea <_dtoa_r+0xb4a>
 8019a3e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8019a42:	2200      	movs	r2, #0
 8019a44:	ec51 0b17 	vmov	r0, r1, d7
 8019a48:	2300      	movs	r3, #0
 8019a4a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8019a4e:	f7e7 f84b 	bl	8000ae8 <__aeabi_dcmpeq>
 8019a52:	4680      	mov	r8, r0
 8019a54:	b158      	cbz	r0, 8019a6e <_dtoa_r+0xce>
 8019a56:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8019a58:	2301      	movs	r3, #1
 8019a5a:	6013      	str	r3, [r2, #0]
 8019a5c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019a5e:	b113      	cbz	r3, 8019a66 <_dtoa_r+0xc6>
 8019a60:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8019a62:	4b86      	ldr	r3, [pc, #536]	@ (8019c7c <_dtoa_r+0x2dc>)
 8019a64:	6013      	str	r3, [r2, #0]
 8019a66:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8019c90 <_dtoa_r+0x2f0>
 8019a6a:	f000 bd40 	b.w	801a4ee <_dtoa_r+0xb4e>
 8019a6e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8019a72:	aa14      	add	r2, sp, #80	@ 0x50
 8019a74:	a915      	add	r1, sp, #84	@ 0x54
 8019a76:	4648      	mov	r0, r9
 8019a78:	f001 fcd4 	bl	801b424 <__d2b>
 8019a7c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8019a80:	9002      	str	r0, [sp, #8]
 8019a82:	2e00      	cmp	r6, #0
 8019a84:	d078      	beq.n	8019b78 <_dtoa_r+0x1d8>
 8019a86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019a88:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8019a8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019a90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019a94:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8019a98:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8019a9c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8019aa0:	4619      	mov	r1, r3
 8019aa2:	2200      	movs	r2, #0
 8019aa4:	4b76      	ldr	r3, [pc, #472]	@ (8019c80 <_dtoa_r+0x2e0>)
 8019aa6:	f7e6 fbff 	bl	80002a8 <__aeabi_dsub>
 8019aaa:	a36b      	add	r3, pc, #428	@ (adr r3, 8019c58 <_dtoa_r+0x2b8>)
 8019aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ab0:	f7e6 fdb2 	bl	8000618 <__aeabi_dmul>
 8019ab4:	a36a      	add	r3, pc, #424	@ (adr r3, 8019c60 <_dtoa_r+0x2c0>)
 8019ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019aba:	f7e6 fbf7 	bl	80002ac <__adddf3>
 8019abe:	4604      	mov	r4, r0
 8019ac0:	4630      	mov	r0, r6
 8019ac2:	460d      	mov	r5, r1
 8019ac4:	f7e6 fd3e 	bl	8000544 <__aeabi_i2d>
 8019ac8:	a367      	add	r3, pc, #412	@ (adr r3, 8019c68 <_dtoa_r+0x2c8>)
 8019aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ace:	f7e6 fda3 	bl	8000618 <__aeabi_dmul>
 8019ad2:	4602      	mov	r2, r0
 8019ad4:	460b      	mov	r3, r1
 8019ad6:	4620      	mov	r0, r4
 8019ad8:	4629      	mov	r1, r5
 8019ada:	f7e6 fbe7 	bl	80002ac <__adddf3>
 8019ade:	4604      	mov	r4, r0
 8019ae0:	460d      	mov	r5, r1
 8019ae2:	f7e7 f849 	bl	8000b78 <__aeabi_d2iz>
 8019ae6:	2200      	movs	r2, #0
 8019ae8:	4607      	mov	r7, r0
 8019aea:	2300      	movs	r3, #0
 8019aec:	4620      	mov	r0, r4
 8019aee:	4629      	mov	r1, r5
 8019af0:	f7e7 f804 	bl	8000afc <__aeabi_dcmplt>
 8019af4:	b140      	cbz	r0, 8019b08 <_dtoa_r+0x168>
 8019af6:	4638      	mov	r0, r7
 8019af8:	f7e6 fd24 	bl	8000544 <__aeabi_i2d>
 8019afc:	4622      	mov	r2, r4
 8019afe:	462b      	mov	r3, r5
 8019b00:	f7e6 fff2 	bl	8000ae8 <__aeabi_dcmpeq>
 8019b04:	b900      	cbnz	r0, 8019b08 <_dtoa_r+0x168>
 8019b06:	3f01      	subs	r7, #1
 8019b08:	2f16      	cmp	r7, #22
 8019b0a:	d852      	bhi.n	8019bb2 <_dtoa_r+0x212>
 8019b0c:	4b5d      	ldr	r3, [pc, #372]	@ (8019c84 <_dtoa_r+0x2e4>)
 8019b0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8019b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019b16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019b1a:	f7e6 ffef 	bl	8000afc <__aeabi_dcmplt>
 8019b1e:	2800      	cmp	r0, #0
 8019b20:	d049      	beq.n	8019bb6 <_dtoa_r+0x216>
 8019b22:	3f01      	subs	r7, #1
 8019b24:	2300      	movs	r3, #0
 8019b26:	9310      	str	r3, [sp, #64]	@ 0x40
 8019b28:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8019b2a:	1b9b      	subs	r3, r3, r6
 8019b2c:	1e5a      	subs	r2, r3, #1
 8019b2e:	bf45      	ittet	mi
 8019b30:	f1c3 0301 	rsbmi	r3, r3, #1
 8019b34:	9300      	strmi	r3, [sp, #0]
 8019b36:	2300      	movpl	r3, #0
 8019b38:	2300      	movmi	r3, #0
 8019b3a:	9206      	str	r2, [sp, #24]
 8019b3c:	bf54      	ite	pl
 8019b3e:	9300      	strpl	r3, [sp, #0]
 8019b40:	9306      	strmi	r3, [sp, #24]
 8019b42:	2f00      	cmp	r7, #0
 8019b44:	db39      	blt.n	8019bba <_dtoa_r+0x21a>
 8019b46:	9b06      	ldr	r3, [sp, #24]
 8019b48:	970d      	str	r7, [sp, #52]	@ 0x34
 8019b4a:	443b      	add	r3, r7
 8019b4c:	9306      	str	r3, [sp, #24]
 8019b4e:	2300      	movs	r3, #0
 8019b50:	9308      	str	r3, [sp, #32]
 8019b52:	9b07      	ldr	r3, [sp, #28]
 8019b54:	2b09      	cmp	r3, #9
 8019b56:	d863      	bhi.n	8019c20 <_dtoa_r+0x280>
 8019b58:	2b05      	cmp	r3, #5
 8019b5a:	bfc4      	itt	gt
 8019b5c:	3b04      	subgt	r3, #4
 8019b5e:	9307      	strgt	r3, [sp, #28]
 8019b60:	9b07      	ldr	r3, [sp, #28]
 8019b62:	f1a3 0302 	sub.w	r3, r3, #2
 8019b66:	bfcc      	ite	gt
 8019b68:	2400      	movgt	r4, #0
 8019b6a:	2401      	movle	r4, #1
 8019b6c:	2b03      	cmp	r3, #3
 8019b6e:	d863      	bhi.n	8019c38 <_dtoa_r+0x298>
 8019b70:	e8df f003 	tbb	[pc, r3]
 8019b74:	2b375452 	.word	0x2b375452
 8019b78:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8019b7c:	441e      	add	r6, r3
 8019b7e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8019b82:	2b20      	cmp	r3, #32
 8019b84:	bfc1      	itttt	gt
 8019b86:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8019b8a:	409f      	lslgt	r7, r3
 8019b8c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8019b90:	fa24 f303 	lsrgt.w	r3, r4, r3
 8019b94:	bfd6      	itet	le
 8019b96:	f1c3 0320 	rsble	r3, r3, #32
 8019b9a:	ea47 0003 	orrgt.w	r0, r7, r3
 8019b9e:	fa04 f003 	lslle.w	r0, r4, r3
 8019ba2:	f7e6 fcbf 	bl	8000524 <__aeabi_ui2d>
 8019ba6:	2201      	movs	r2, #1
 8019ba8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8019bac:	3e01      	subs	r6, #1
 8019bae:	9212      	str	r2, [sp, #72]	@ 0x48
 8019bb0:	e776      	b.n	8019aa0 <_dtoa_r+0x100>
 8019bb2:	2301      	movs	r3, #1
 8019bb4:	e7b7      	b.n	8019b26 <_dtoa_r+0x186>
 8019bb6:	9010      	str	r0, [sp, #64]	@ 0x40
 8019bb8:	e7b6      	b.n	8019b28 <_dtoa_r+0x188>
 8019bba:	9b00      	ldr	r3, [sp, #0]
 8019bbc:	1bdb      	subs	r3, r3, r7
 8019bbe:	9300      	str	r3, [sp, #0]
 8019bc0:	427b      	negs	r3, r7
 8019bc2:	9308      	str	r3, [sp, #32]
 8019bc4:	2300      	movs	r3, #0
 8019bc6:	930d      	str	r3, [sp, #52]	@ 0x34
 8019bc8:	e7c3      	b.n	8019b52 <_dtoa_r+0x1b2>
 8019bca:	2301      	movs	r3, #1
 8019bcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8019bce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019bd0:	eb07 0b03 	add.w	fp, r7, r3
 8019bd4:	f10b 0301 	add.w	r3, fp, #1
 8019bd8:	2b01      	cmp	r3, #1
 8019bda:	9303      	str	r3, [sp, #12]
 8019bdc:	bfb8      	it	lt
 8019bde:	2301      	movlt	r3, #1
 8019be0:	e006      	b.n	8019bf0 <_dtoa_r+0x250>
 8019be2:	2301      	movs	r3, #1
 8019be4:	9309      	str	r3, [sp, #36]	@ 0x24
 8019be6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019be8:	2b00      	cmp	r3, #0
 8019bea:	dd28      	ble.n	8019c3e <_dtoa_r+0x29e>
 8019bec:	469b      	mov	fp, r3
 8019bee:	9303      	str	r3, [sp, #12]
 8019bf0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8019bf4:	2100      	movs	r1, #0
 8019bf6:	2204      	movs	r2, #4
 8019bf8:	f102 0514 	add.w	r5, r2, #20
 8019bfc:	429d      	cmp	r5, r3
 8019bfe:	d926      	bls.n	8019c4e <_dtoa_r+0x2ae>
 8019c00:	6041      	str	r1, [r0, #4]
 8019c02:	4648      	mov	r0, r9
 8019c04:	f001 f832 	bl	801ac6c <_Balloc>
 8019c08:	4682      	mov	sl, r0
 8019c0a:	2800      	cmp	r0, #0
 8019c0c:	d142      	bne.n	8019c94 <_dtoa_r+0x2f4>
 8019c0e:	4b1e      	ldr	r3, [pc, #120]	@ (8019c88 <_dtoa_r+0x2e8>)
 8019c10:	4602      	mov	r2, r0
 8019c12:	f240 11af 	movw	r1, #431	@ 0x1af
 8019c16:	e6da      	b.n	80199ce <_dtoa_r+0x2e>
 8019c18:	2300      	movs	r3, #0
 8019c1a:	e7e3      	b.n	8019be4 <_dtoa_r+0x244>
 8019c1c:	2300      	movs	r3, #0
 8019c1e:	e7d5      	b.n	8019bcc <_dtoa_r+0x22c>
 8019c20:	2401      	movs	r4, #1
 8019c22:	2300      	movs	r3, #0
 8019c24:	9307      	str	r3, [sp, #28]
 8019c26:	9409      	str	r4, [sp, #36]	@ 0x24
 8019c28:	f04f 3bff 	mov.w	fp, #4294967295
 8019c2c:	2200      	movs	r2, #0
 8019c2e:	f8cd b00c 	str.w	fp, [sp, #12]
 8019c32:	2312      	movs	r3, #18
 8019c34:	920c      	str	r2, [sp, #48]	@ 0x30
 8019c36:	e7db      	b.n	8019bf0 <_dtoa_r+0x250>
 8019c38:	2301      	movs	r3, #1
 8019c3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8019c3c:	e7f4      	b.n	8019c28 <_dtoa_r+0x288>
 8019c3e:	f04f 0b01 	mov.w	fp, #1
 8019c42:	f8cd b00c 	str.w	fp, [sp, #12]
 8019c46:	465b      	mov	r3, fp
 8019c48:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8019c4c:	e7d0      	b.n	8019bf0 <_dtoa_r+0x250>
 8019c4e:	3101      	adds	r1, #1
 8019c50:	0052      	lsls	r2, r2, #1
 8019c52:	e7d1      	b.n	8019bf8 <_dtoa_r+0x258>
 8019c54:	f3af 8000 	nop.w
 8019c58:	636f4361 	.word	0x636f4361
 8019c5c:	3fd287a7 	.word	0x3fd287a7
 8019c60:	8b60c8b3 	.word	0x8b60c8b3
 8019c64:	3fc68a28 	.word	0x3fc68a28
 8019c68:	509f79fb 	.word	0x509f79fb
 8019c6c:	3fd34413 	.word	0x3fd34413
 8019c70:	0801d3e3 	.word	0x0801d3e3
 8019c74:	0801d3fa 	.word	0x0801d3fa
 8019c78:	7ff00000 	.word	0x7ff00000
 8019c7c:	0801d3ab 	.word	0x0801d3ab
 8019c80:	3ff80000 	.word	0x3ff80000
 8019c84:	0801d6f8 	.word	0x0801d6f8
 8019c88:	0801d452 	.word	0x0801d452
 8019c8c:	0801d3df 	.word	0x0801d3df
 8019c90:	0801d3aa 	.word	0x0801d3aa
 8019c94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019c98:	6018      	str	r0, [r3, #0]
 8019c9a:	9b03      	ldr	r3, [sp, #12]
 8019c9c:	2b0e      	cmp	r3, #14
 8019c9e:	f200 80a1 	bhi.w	8019de4 <_dtoa_r+0x444>
 8019ca2:	2c00      	cmp	r4, #0
 8019ca4:	f000 809e 	beq.w	8019de4 <_dtoa_r+0x444>
 8019ca8:	2f00      	cmp	r7, #0
 8019caa:	dd33      	ble.n	8019d14 <_dtoa_r+0x374>
 8019cac:	4b9c      	ldr	r3, [pc, #624]	@ (8019f20 <_dtoa_r+0x580>)
 8019cae:	f007 020f 	and.w	r2, r7, #15
 8019cb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019cb6:	ed93 7b00 	vldr	d7, [r3]
 8019cba:	05f8      	lsls	r0, r7, #23
 8019cbc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8019cc0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8019cc4:	d516      	bpl.n	8019cf4 <_dtoa_r+0x354>
 8019cc6:	4b97      	ldr	r3, [pc, #604]	@ (8019f24 <_dtoa_r+0x584>)
 8019cc8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019ccc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019cd0:	f7e6 fdcc 	bl	800086c <__aeabi_ddiv>
 8019cd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019cd8:	f004 040f 	and.w	r4, r4, #15
 8019cdc:	2603      	movs	r6, #3
 8019cde:	4d91      	ldr	r5, [pc, #580]	@ (8019f24 <_dtoa_r+0x584>)
 8019ce0:	b954      	cbnz	r4, 8019cf8 <_dtoa_r+0x358>
 8019ce2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019ce6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019cea:	f7e6 fdbf 	bl	800086c <__aeabi_ddiv>
 8019cee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019cf2:	e028      	b.n	8019d46 <_dtoa_r+0x3a6>
 8019cf4:	2602      	movs	r6, #2
 8019cf6:	e7f2      	b.n	8019cde <_dtoa_r+0x33e>
 8019cf8:	07e1      	lsls	r1, r4, #31
 8019cfa:	d508      	bpl.n	8019d0e <_dtoa_r+0x36e>
 8019cfc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019d00:	e9d5 2300 	ldrd	r2, r3, [r5]
 8019d04:	f7e6 fc88 	bl	8000618 <__aeabi_dmul>
 8019d08:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019d0c:	3601      	adds	r6, #1
 8019d0e:	1064      	asrs	r4, r4, #1
 8019d10:	3508      	adds	r5, #8
 8019d12:	e7e5      	b.n	8019ce0 <_dtoa_r+0x340>
 8019d14:	f000 80af 	beq.w	8019e76 <_dtoa_r+0x4d6>
 8019d18:	427c      	negs	r4, r7
 8019d1a:	4b81      	ldr	r3, [pc, #516]	@ (8019f20 <_dtoa_r+0x580>)
 8019d1c:	4d81      	ldr	r5, [pc, #516]	@ (8019f24 <_dtoa_r+0x584>)
 8019d1e:	f004 020f 	and.w	r2, r4, #15
 8019d22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019d2e:	f7e6 fc73 	bl	8000618 <__aeabi_dmul>
 8019d32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019d36:	1124      	asrs	r4, r4, #4
 8019d38:	2300      	movs	r3, #0
 8019d3a:	2602      	movs	r6, #2
 8019d3c:	2c00      	cmp	r4, #0
 8019d3e:	f040 808f 	bne.w	8019e60 <_dtoa_r+0x4c0>
 8019d42:	2b00      	cmp	r3, #0
 8019d44:	d1d3      	bne.n	8019cee <_dtoa_r+0x34e>
 8019d46:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8019d48:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8019d4c:	2b00      	cmp	r3, #0
 8019d4e:	f000 8094 	beq.w	8019e7a <_dtoa_r+0x4da>
 8019d52:	4b75      	ldr	r3, [pc, #468]	@ (8019f28 <_dtoa_r+0x588>)
 8019d54:	2200      	movs	r2, #0
 8019d56:	4620      	mov	r0, r4
 8019d58:	4629      	mov	r1, r5
 8019d5a:	f7e6 fecf 	bl	8000afc <__aeabi_dcmplt>
 8019d5e:	2800      	cmp	r0, #0
 8019d60:	f000 808b 	beq.w	8019e7a <_dtoa_r+0x4da>
 8019d64:	9b03      	ldr	r3, [sp, #12]
 8019d66:	2b00      	cmp	r3, #0
 8019d68:	f000 8087 	beq.w	8019e7a <_dtoa_r+0x4da>
 8019d6c:	f1bb 0f00 	cmp.w	fp, #0
 8019d70:	dd34      	ble.n	8019ddc <_dtoa_r+0x43c>
 8019d72:	4620      	mov	r0, r4
 8019d74:	4b6d      	ldr	r3, [pc, #436]	@ (8019f2c <_dtoa_r+0x58c>)
 8019d76:	2200      	movs	r2, #0
 8019d78:	4629      	mov	r1, r5
 8019d7a:	f7e6 fc4d 	bl	8000618 <__aeabi_dmul>
 8019d7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019d82:	f107 38ff 	add.w	r8, r7, #4294967295
 8019d86:	3601      	adds	r6, #1
 8019d88:	465c      	mov	r4, fp
 8019d8a:	4630      	mov	r0, r6
 8019d8c:	f7e6 fbda 	bl	8000544 <__aeabi_i2d>
 8019d90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019d94:	f7e6 fc40 	bl	8000618 <__aeabi_dmul>
 8019d98:	4b65      	ldr	r3, [pc, #404]	@ (8019f30 <_dtoa_r+0x590>)
 8019d9a:	2200      	movs	r2, #0
 8019d9c:	f7e6 fa86 	bl	80002ac <__adddf3>
 8019da0:	4605      	mov	r5, r0
 8019da2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8019da6:	2c00      	cmp	r4, #0
 8019da8:	d16a      	bne.n	8019e80 <_dtoa_r+0x4e0>
 8019daa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019dae:	4b61      	ldr	r3, [pc, #388]	@ (8019f34 <_dtoa_r+0x594>)
 8019db0:	2200      	movs	r2, #0
 8019db2:	f7e6 fa79 	bl	80002a8 <__aeabi_dsub>
 8019db6:	4602      	mov	r2, r0
 8019db8:	460b      	mov	r3, r1
 8019dba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019dbe:	462a      	mov	r2, r5
 8019dc0:	4633      	mov	r3, r6
 8019dc2:	f7e6 feb9 	bl	8000b38 <__aeabi_dcmpgt>
 8019dc6:	2800      	cmp	r0, #0
 8019dc8:	f040 8298 	bne.w	801a2fc <_dtoa_r+0x95c>
 8019dcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019dd0:	462a      	mov	r2, r5
 8019dd2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8019dd6:	f7e6 fe91 	bl	8000afc <__aeabi_dcmplt>
 8019dda:	bb38      	cbnz	r0, 8019e2c <_dtoa_r+0x48c>
 8019ddc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8019de0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8019de4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8019de6:	2b00      	cmp	r3, #0
 8019de8:	f2c0 8157 	blt.w	801a09a <_dtoa_r+0x6fa>
 8019dec:	2f0e      	cmp	r7, #14
 8019dee:	f300 8154 	bgt.w	801a09a <_dtoa_r+0x6fa>
 8019df2:	4b4b      	ldr	r3, [pc, #300]	@ (8019f20 <_dtoa_r+0x580>)
 8019df4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8019df8:	ed93 7b00 	vldr	d7, [r3]
 8019dfc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019dfe:	2b00      	cmp	r3, #0
 8019e00:	ed8d 7b00 	vstr	d7, [sp]
 8019e04:	f280 80e5 	bge.w	8019fd2 <_dtoa_r+0x632>
 8019e08:	9b03      	ldr	r3, [sp, #12]
 8019e0a:	2b00      	cmp	r3, #0
 8019e0c:	f300 80e1 	bgt.w	8019fd2 <_dtoa_r+0x632>
 8019e10:	d10c      	bne.n	8019e2c <_dtoa_r+0x48c>
 8019e12:	4b48      	ldr	r3, [pc, #288]	@ (8019f34 <_dtoa_r+0x594>)
 8019e14:	2200      	movs	r2, #0
 8019e16:	ec51 0b17 	vmov	r0, r1, d7
 8019e1a:	f7e6 fbfd 	bl	8000618 <__aeabi_dmul>
 8019e1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019e22:	f7e6 fe7f 	bl	8000b24 <__aeabi_dcmpge>
 8019e26:	2800      	cmp	r0, #0
 8019e28:	f000 8266 	beq.w	801a2f8 <_dtoa_r+0x958>
 8019e2c:	2400      	movs	r4, #0
 8019e2e:	4625      	mov	r5, r4
 8019e30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019e32:	4656      	mov	r6, sl
 8019e34:	ea6f 0803 	mvn.w	r8, r3
 8019e38:	2700      	movs	r7, #0
 8019e3a:	4621      	mov	r1, r4
 8019e3c:	4648      	mov	r0, r9
 8019e3e:	f000 ff55 	bl	801acec <_Bfree>
 8019e42:	2d00      	cmp	r5, #0
 8019e44:	f000 80bd 	beq.w	8019fc2 <_dtoa_r+0x622>
 8019e48:	b12f      	cbz	r7, 8019e56 <_dtoa_r+0x4b6>
 8019e4a:	42af      	cmp	r7, r5
 8019e4c:	d003      	beq.n	8019e56 <_dtoa_r+0x4b6>
 8019e4e:	4639      	mov	r1, r7
 8019e50:	4648      	mov	r0, r9
 8019e52:	f000 ff4b 	bl	801acec <_Bfree>
 8019e56:	4629      	mov	r1, r5
 8019e58:	4648      	mov	r0, r9
 8019e5a:	f000 ff47 	bl	801acec <_Bfree>
 8019e5e:	e0b0      	b.n	8019fc2 <_dtoa_r+0x622>
 8019e60:	07e2      	lsls	r2, r4, #31
 8019e62:	d505      	bpl.n	8019e70 <_dtoa_r+0x4d0>
 8019e64:	e9d5 2300 	ldrd	r2, r3, [r5]
 8019e68:	f7e6 fbd6 	bl	8000618 <__aeabi_dmul>
 8019e6c:	3601      	adds	r6, #1
 8019e6e:	2301      	movs	r3, #1
 8019e70:	1064      	asrs	r4, r4, #1
 8019e72:	3508      	adds	r5, #8
 8019e74:	e762      	b.n	8019d3c <_dtoa_r+0x39c>
 8019e76:	2602      	movs	r6, #2
 8019e78:	e765      	b.n	8019d46 <_dtoa_r+0x3a6>
 8019e7a:	9c03      	ldr	r4, [sp, #12]
 8019e7c:	46b8      	mov	r8, r7
 8019e7e:	e784      	b.n	8019d8a <_dtoa_r+0x3ea>
 8019e80:	4b27      	ldr	r3, [pc, #156]	@ (8019f20 <_dtoa_r+0x580>)
 8019e82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8019e84:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8019e88:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8019e8c:	4454      	add	r4, sl
 8019e8e:	2900      	cmp	r1, #0
 8019e90:	d054      	beq.n	8019f3c <_dtoa_r+0x59c>
 8019e92:	4929      	ldr	r1, [pc, #164]	@ (8019f38 <_dtoa_r+0x598>)
 8019e94:	2000      	movs	r0, #0
 8019e96:	f7e6 fce9 	bl	800086c <__aeabi_ddiv>
 8019e9a:	4633      	mov	r3, r6
 8019e9c:	462a      	mov	r2, r5
 8019e9e:	f7e6 fa03 	bl	80002a8 <__aeabi_dsub>
 8019ea2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019ea6:	4656      	mov	r6, sl
 8019ea8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019eac:	f7e6 fe64 	bl	8000b78 <__aeabi_d2iz>
 8019eb0:	4605      	mov	r5, r0
 8019eb2:	f7e6 fb47 	bl	8000544 <__aeabi_i2d>
 8019eb6:	4602      	mov	r2, r0
 8019eb8:	460b      	mov	r3, r1
 8019eba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019ebe:	f7e6 f9f3 	bl	80002a8 <__aeabi_dsub>
 8019ec2:	3530      	adds	r5, #48	@ 0x30
 8019ec4:	4602      	mov	r2, r0
 8019ec6:	460b      	mov	r3, r1
 8019ec8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019ecc:	f806 5b01 	strb.w	r5, [r6], #1
 8019ed0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019ed4:	f7e6 fe12 	bl	8000afc <__aeabi_dcmplt>
 8019ed8:	2800      	cmp	r0, #0
 8019eda:	d172      	bne.n	8019fc2 <_dtoa_r+0x622>
 8019edc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019ee0:	4911      	ldr	r1, [pc, #68]	@ (8019f28 <_dtoa_r+0x588>)
 8019ee2:	2000      	movs	r0, #0
 8019ee4:	f7e6 f9e0 	bl	80002a8 <__aeabi_dsub>
 8019ee8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019eec:	f7e6 fe06 	bl	8000afc <__aeabi_dcmplt>
 8019ef0:	2800      	cmp	r0, #0
 8019ef2:	f040 80b4 	bne.w	801a05e <_dtoa_r+0x6be>
 8019ef6:	42a6      	cmp	r6, r4
 8019ef8:	f43f af70 	beq.w	8019ddc <_dtoa_r+0x43c>
 8019efc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019f00:	4b0a      	ldr	r3, [pc, #40]	@ (8019f2c <_dtoa_r+0x58c>)
 8019f02:	2200      	movs	r2, #0
 8019f04:	f7e6 fb88 	bl	8000618 <__aeabi_dmul>
 8019f08:	4b08      	ldr	r3, [pc, #32]	@ (8019f2c <_dtoa_r+0x58c>)
 8019f0a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019f0e:	2200      	movs	r2, #0
 8019f10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019f14:	f7e6 fb80 	bl	8000618 <__aeabi_dmul>
 8019f18:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019f1c:	e7c4      	b.n	8019ea8 <_dtoa_r+0x508>
 8019f1e:	bf00      	nop
 8019f20:	0801d6f8 	.word	0x0801d6f8
 8019f24:	0801d6d0 	.word	0x0801d6d0
 8019f28:	3ff00000 	.word	0x3ff00000
 8019f2c:	40240000 	.word	0x40240000
 8019f30:	401c0000 	.word	0x401c0000
 8019f34:	40140000 	.word	0x40140000
 8019f38:	3fe00000 	.word	0x3fe00000
 8019f3c:	4631      	mov	r1, r6
 8019f3e:	4628      	mov	r0, r5
 8019f40:	f7e6 fb6a 	bl	8000618 <__aeabi_dmul>
 8019f44:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019f48:	9413      	str	r4, [sp, #76]	@ 0x4c
 8019f4a:	4656      	mov	r6, sl
 8019f4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019f50:	f7e6 fe12 	bl	8000b78 <__aeabi_d2iz>
 8019f54:	4605      	mov	r5, r0
 8019f56:	f7e6 faf5 	bl	8000544 <__aeabi_i2d>
 8019f5a:	4602      	mov	r2, r0
 8019f5c:	460b      	mov	r3, r1
 8019f5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019f62:	f7e6 f9a1 	bl	80002a8 <__aeabi_dsub>
 8019f66:	3530      	adds	r5, #48	@ 0x30
 8019f68:	f806 5b01 	strb.w	r5, [r6], #1
 8019f6c:	4602      	mov	r2, r0
 8019f6e:	460b      	mov	r3, r1
 8019f70:	42a6      	cmp	r6, r4
 8019f72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019f76:	f04f 0200 	mov.w	r2, #0
 8019f7a:	d124      	bne.n	8019fc6 <_dtoa_r+0x626>
 8019f7c:	4baf      	ldr	r3, [pc, #700]	@ (801a23c <_dtoa_r+0x89c>)
 8019f7e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019f82:	f7e6 f993 	bl	80002ac <__adddf3>
 8019f86:	4602      	mov	r2, r0
 8019f88:	460b      	mov	r3, r1
 8019f8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019f8e:	f7e6 fdd3 	bl	8000b38 <__aeabi_dcmpgt>
 8019f92:	2800      	cmp	r0, #0
 8019f94:	d163      	bne.n	801a05e <_dtoa_r+0x6be>
 8019f96:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019f9a:	49a8      	ldr	r1, [pc, #672]	@ (801a23c <_dtoa_r+0x89c>)
 8019f9c:	2000      	movs	r0, #0
 8019f9e:	f7e6 f983 	bl	80002a8 <__aeabi_dsub>
 8019fa2:	4602      	mov	r2, r0
 8019fa4:	460b      	mov	r3, r1
 8019fa6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019faa:	f7e6 fda7 	bl	8000afc <__aeabi_dcmplt>
 8019fae:	2800      	cmp	r0, #0
 8019fb0:	f43f af14 	beq.w	8019ddc <_dtoa_r+0x43c>
 8019fb4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8019fb6:	1e73      	subs	r3, r6, #1
 8019fb8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8019fba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8019fbe:	2b30      	cmp	r3, #48	@ 0x30
 8019fc0:	d0f8      	beq.n	8019fb4 <_dtoa_r+0x614>
 8019fc2:	4647      	mov	r7, r8
 8019fc4:	e03b      	b.n	801a03e <_dtoa_r+0x69e>
 8019fc6:	4b9e      	ldr	r3, [pc, #632]	@ (801a240 <_dtoa_r+0x8a0>)
 8019fc8:	f7e6 fb26 	bl	8000618 <__aeabi_dmul>
 8019fcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019fd0:	e7bc      	b.n	8019f4c <_dtoa_r+0x5ac>
 8019fd2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8019fd6:	4656      	mov	r6, sl
 8019fd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019fdc:	4620      	mov	r0, r4
 8019fde:	4629      	mov	r1, r5
 8019fe0:	f7e6 fc44 	bl	800086c <__aeabi_ddiv>
 8019fe4:	f7e6 fdc8 	bl	8000b78 <__aeabi_d2iz>
 8019fe8:	4680      	mov	r8, r0
 8019fea:	f7e6 faab 	bl	8000544 <__aeabi_i2d>
 8019fee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019ff2:	f7e6 fb11 	bl	8000618 <__aeabi_dmul>
 8019ff6:	4602      	mov	r2, r0
 8019ff8:	460b      	mov	r3, r1
 8019ffa:	4620      	mov	r0, r4
 8019ffc:	4629      	mov	r1, r5
 8019ffe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801a002:	f7e6 f951 	bl	80002a8 <__aeabi_dsub>
 801a006:	f806 4b01 	strb.w	r4, [r6], #1
 801a00a:	9d03      	ldr	r5, [sp, #12]
 801a00c:	eba6 040a 	sub.w	r4, r6, sl
 801a010:	42a5      	cmp	r5, r4
 801a012:	4602      	mov	r2, r0
 801a014:	460b      	mov	r3, r1
 801a016:	d133      	bne.n	801a080 <_dtoa_r+0x6e0>
 801a018:	f7e6 f948 	bl	80002ac <__adddf3>
 801a01c:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a020:	4604      	mov	r4, r0
 801a022:	460d      	mov	r5, r1
 801a024:	f7e6 fd88 	bl	8000b38 <__aeabi_dcmpgt>
 801a028:	b9c0      	cbnz	r0, 801a05c <_dtoa_r+0x6bc>
 801a02a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a02e:	4620      	mov	r0, r4
 801a030:	4629      	mov	r1, r5
 801a032:	f7e6 fd59 	bl	8000ae8 <__aeabi_dcmpeq>
 801a036:	b110      	cbz	r0, 801a03e <_dtoa_r+0x69e>
 801a038:	f018 0f01 	tst.w	r8, #1
 801a03c:	d10e      	bne.n	801a05c <_dtoa_r+0x6bc>
 801a03e:	9902      	ldr	r1, [sp, #8]
 801a040:	4648      	mov	r0, r9
 801a042:	f000 fe53 	bl	801acec <_Bfree>
 801a046:	2300      	movs	r3, #0
 801a048:	7033      	strb	r3, [r6, #0]
 801a04a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801a04c:	3701      	adds	r7, #1
 801a04e:	601f      	str	r7, [r3, #0]
 801a050:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801a052:	2b00      	cmp	r3, #0
 801a054:	f000 824b 	beq.w	801a4ee <_dtoa_r+0xb4e>
 801a058:	601e      	str	r6, [r3, #0]
 801a05a:	e248      	b.n	801a4ee <_dtoa_r+0xb4e>
 801a05c:	46b8      	mov	r8, r7
 801a05e:	4633      	mov	r3, r6
 801a060:	461e      	mov	r6, r3
 801a062:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a066:	2a39      	cmp	r2, #57	@ 0x39
 801a068:	d106      	bne.n	801a078 <_dtoa_r+0x6d8>
 801a06a:	459a      	cmp	sl, r3
 801a06c:	d1f8      	bne.n	801a060 <_dtoa_r+0x6c0>
 801a06e:	2230      	movs	r2, #48	@ 0x30
 801a070:	f108 0801 	add.w	r8, r8, #1
 801a074:	f88a 2000 	strb.w	r2, [sl]
 801a078:	781a      	ldrb	r2, [r3, #0]
 801a07a:	3201      	adds	r2, #1
 801a07c:	701a      	strb	r2, [r3, #0]
 801a07e:	e7a0      	b.n	8019fc2 <_dtoa_r+0x622>
 801a080:	4b6f      	ldr	r3, [pc, #444]	@ (801a240 <_dtoa_r+0x8a0>)
 801a082:	2200      	movs	r2, #0
 801a084:	f7e6 fac8 	bl	8000618 <__aeabi_dmul>
 801a088:	2200      	movs	r2, #0
 801a08a:	2300      	movs	r3, #0
 801a08c:	4604      	mov	r4, r0
 801a08e:	460d      	mov	r5, r1
 801a090:	f7e6 fd2a 	bl	8000ae8 <__aeabi_dcmpeq>
 801a094:	2800      	cmp	r0, #0
 801a096:	d09f      	beq.n	8019fd8 <_dtoa_r+0x638>
 801a098:	e7d1      	b.n	801a03e <_dtoa_r+0x69e>
 801a09a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a09c:	2a00      	cmp	r2, #0
 801a09e:	f000 80ea 	beq.w	801a276 <_dtoa_r+0x8d6>
 801a0a2:	9a07      	ldr	r2, [sp, #28]
 801a0a4:	2a01      	cmp	r2, #1
 801a0a6:	f300 80cd 	bgt.w	801a244 <_dtoa_r+0x8a4>
 801a0aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801a0ac:	2a00      	cmp	r2, #0
 801a0ae:	f000 80c1 	beq.w	801a234 <_dtoa_r+0x894>
 801a0b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801a0b6:	9c08      	ldr	r4, [sp, #32]
 801a0b8:	9e00      	ldr	r6, [sp, #0]
 801a0ba:	9a00      	ldr	r2, [sp, #0]
 801a0bc:	441a      	add	r2, r3
 801a0be:	9200      	str	r2, [sp, #0]
 801a0c0:	9a06      	ldr	r2, [sp, #24]
 801a0c2:	2101      	movs	r1, #1
 801a0c4:	441a      	add	r2, r3
 801a0c6:	4648      	mov	r0, r9
 801a0c8:	9206      	str	r2, [sp, #24]
 801a0ca:	f000 ff0d 	bl	801aee8 <__i2b>
 801a0ce:	4605      	mov	r5, r0
 801a0d0:	b166      	cbz	r6, 801a0ec <_dtoa_r+0x74c>
 801a0d2:	9b06      	ldr	r3, [sp, #24]
 801a0d4:	2b00      	cmp	r3, #0
 801a0d6:	dd09      	ble.n	801a0ec <_dtoa_r+0x74c>
 801a0d8:	42b3      	cmp	r3, r6
 801a0da:	9a00      	ldr	r2, [sp, #0]
 801a0dc:	bfa8      	it	ge
 801a0de:	4633      	movge	r3, r6
 801a0e0:	1ad2      	subs	r2, r2, r3
 801a0e2:	9200      	str	r2, [sp, #0]
 801a0e4:	9a06      	ldr	r2, [sp, #24]
 801a0e6:	1af6      	subs	r6, r6, r3
 801a0e8:	1ad3      	subs	r3, r2, r3
 801a0ea:	9306      	str	r3, [sp, #24]
 801a0ec:	9b08      	ldr	r3, [sp, #32]
 801a0ee:	b30b      	cbz	r3, 801a134 <_dtoa_r+0x794>
 801a0f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a0f2:	2b00      	cmp	r3, #0
 801a0f4:	f000 80c6 	beq.w	801a284 <_dtoa_r+0x8e4>
 801a0f8:	2c00      	cmp	r4, #0
 801a0fa:	f000 80c0 	beq.w	801a27e <_dtoa_r+0x8de>
 801a0fe:	4629      	mov	r1, r5
 801a100:	4622      	mov	r2, r4
 801a102:	4648      	mov	r0, r9
 801a104:	f000 ffa8 	bl	801b058 <__pow5mult>
 801a108:	9a02      	ldr	r2, [sp, #8]
 801a10a:	4601      	mov	r1, r0
 801a10c:	4605      	mov	r5, r0
 801a10e:	4648      	mov	r0, r9
 801a110:	f000 ff00 	bl	801af14 <__multiply>
 801a114:	9902      	ldr	r1, [sp, #8]
 801a116:	4680      	mov	r8, r0
 801a118:	4648      	mov	r0, r9
 801a11a:	f000 fde7 	bl	801acec <_Bfree>
 801a11e:	9b08      	ldr	r3, [sp, #32]
 801a120:	1b1b      	subs	r3, r3, r4
 801a122:	9308      	str	r3, [sp, #32]
 801a124:	f000 80b1 	beq.w	801a28a <_dtoa_r+0x8ea>
 801a128:	9a08      	ldr	r2, [sp, #32]
 801a12a:	4641      	mov	r1, r8
 801a12c:	4648      	mov	r0, r9
 801a12e:	f000 ff93 	bl	801b058 <__pow5mult>
 801a132:	9002      	str	r0, [sp, #8]
 801a134:	2101      	movs	r1, #1
 801a136:	4648      	mov	r0, r9
 801a138:	f000 fed6 	bl	801aee8 <__i2b>
 801a13c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a13e:	4604      	mov	r4, r0
 801a140:	2b00      	cmp	r3, #0
 801a142:	f000 81d8 	beq.w	801a4f6 <_dtoa_r+0xb56>
 801a146:	461a      	mov	r2, r3
 801a148:	4601      	mov	r1, r0
 801a14a:	4648      	mov	r0, r9
 801a14c:	f000 ff84 	bl	801b058 <__pow5mult>
 801a150:	9b07      	ldr	r3, [sp, #28]
 801a152:	2b01      	cmp	r3, #1
 801a154:	4604      	mov	r4, r0
 801a156:	f300 809f 	bgt.w	801a298 <_dtoa_r+0x8f8>
 801a15a:	9b04      	ldr	r3, [sp, #16]
 801a15c:	2b00      	cmp	r3, #0
 801a15e:	f040 8097 	bne.w	801a290 <_dtoa_r+0x8f0>
 801a162:	9b05      	ldr	r3, [sp, #20]
 801a164:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a168:	2b00      	cmp	r3, #0
 801a16a:	f040 8093 	bne.w	801a294 <_dtoa_r+0x8f4>
 801a16e:	9b05      	ldr	r3, [sp, #20]
 801a170:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801a174:	0d1b      	lsrs	r3, r3, #20
 801a176:	051b      	lsls	r3, r3, #20
 801a178:	b133      	cbz	r3, 801a188 <_dtoa_r+0x7e8>
 801a17a:	9b00      	ldr	r3, [sp, #0]
 801a17c:	3301      	adds	r3, #1
 801a17e:	9300      	str	r3, [sp, #0]
 801a180:	9b06      	ldr	r3, [sp, #24]
 801a182:	3301      	adds	r3, #1
 801a184:	9306      	str	r3, [sp, #24]
 801a186:	2301      	movs	r3, #1
 801a188:	9308      	str	r3, [sp, #32]
 801a18a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a18c:	2b00      	cmp	r3, #0
 801a18e:	f000 81b8 	beq.w	801a502 <_dtoa_r+0xb62>
 801a192:	6923      	ldr	r3, [r4, #16]
 801a194:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801a198:	6918      	ldr	r0, [r3, #16]
 801a19a:	f000 fe59 	bl	801ae50 <__hi0bits>
 801a19e:	f1c0 0020 	rsb	r0, r0, #32
 801a1a2:	9b06      	ldr	r3, [sp, #24]
 801a1a4:	4418      	add	r0, r3
 801a1a6:	f010 001f 	ands.w	r0, r0, #31
 801a1aa:	f000 8082 	beq.w	801a2b2 <_dtoa_r+0x912>
 801a1ae:	f1c0 0320 	rsb	r3, r0, #32
 801a1b2:	2b04      	cmp	r3, #4
 801a1b4:	dd73      	ble.n	801a29e <_dtoa_r+0x8fe>
 801a1b6:	9b00      	ldr	r3, [sp, #0]
 801a1b8:	f1c0 001c 	rsb	r0, r0, #28
 801a1bc:	4403      	add	r3, r0
 801a1be:	9300      	str	r3, [sp, #0]
 801a1c0:	9b06      	ldr	r3, [sp, #24]
 801a1c2:	4403      	add	r3, r0
 801a1c4:	4406      	add	r6, r0
 801a1c6:	9306      	str	r3, [sp, #24]
 801a1c8:	9b00      	ldr	r3, [sp, #0]
 801a1ca:	2b00      	cmp	r3, #0
 801a1cc:	dd05      	ble.n	801a1da <_dtoa_r+0x83a>
 801a1ce:	9902      	ldr	r1, [sp, #8]
 801a1d0:	461a      	mov	r2, r3
 801a1d2:	4648      	mov	r0, r9
 801a1d4:	f000 ff9a 	bl	801b10c <__lshift>
 801a1d8:	9002      	str	r0, [sp, #8]
 801a1da:	9b06      	ldr	r3, [sp, #24]
 801a1dc:	2b00      	cmp	r3, #0
 801a1de:	dd05      	ble.n	801a1ec <_dtoa_r+0x84c>
 801a1e0:	4621      	mov	r1, r4
 801a1e2:	461a      	mov	r2, r3
 801a1e4:	4648      	mov	r0, r9
 801a1e6:	f000 ff91 	bl	801b10c <__lshift>
 801a1ea:	4604      	mov	r4, r0
 801a1ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a1ee:	2b00      	cmp	r3, #0
 801a1f0:	d061      	beq.n	801a2b6 <_dtoa_r+0x916>
 801a1f2:	9802      	ldr	r0, [sp, #8]
 801a1f4:	4621      	mov	r1, r4
 801a1f6:	f000 fff5 	bl	801b1e4 <__mcmp>
 801a1fa:	2800      	cmp	r0, #0
 801a1fc:	da5b      	bge.n	801a2b6 <_dtoa_r+0x916>
 801a1fe:	2300      	movs	r3, #0
 801a200:	9902      	ldr	r1, [sp, #8]
 801a202:	220a      	movs	r2, #10
 801a204:	4648      	mov	r0, r9
 801a206:	f000 fd93 	bl	801ad30 <__multadd>
 801a20a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a20c:	9002      	str	r0, [sp, #8]
 801a20e:	f107 38ff 	add.w	r8, r7, #4294967295
 801a212:	2b00      	cmp	r3, #0
 801a214:	f000 8177 	beq.w	801a506 <_dtoa_r+0xb66>
 801a218:	4629      	mov	r1, r5
 801a21a:	2300      	movs	r3, #0
 801a21c:	220a      	movs	r2, #10
 801a21e:	4648      	mov	r0, r9
 801a220:	f000 fd86 	bl	801ad30 <__multadd>
 801a224:	f1bb 0f00 	cmp.w	fp, #0
 801a228:	4605      	mov	r5, r0
 801a22a:	dc6f      	bgt.n	801a30c <_dtoa_r+0x96c>
 801a22c:	9b07      	ldr	r3, [sp, #28]
 801a22e:	2b02      	cmp	r3, #2
 801a230:	dc49      	bgt.n	801a2c6 <_dtoa_r+0x926>
 801a232:	e06b      	b.n	801a30c <_dtoa_r+0x96c>
 801a234:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801a236:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801a23a:	e73c      	b.n	801a0b6 <_dtoa_r+0x716>
 801a23c:	3fe00000 	.word	0x3fe00000
 801a240:	40240000 	.word	0x40240000
 801a244:	9b03      	ldr	r3, [sp, #12]
 801a246:	1e5c      	subs	r4, r3, #1
 801a248:	9b08      	ldr	r3, [sp, #32]
 801a24a:	42a3      	cmp	r3, r4
 801a24c:	db09      	blt.n	801a262 <_dtoa_r+0x8c2>
 801a24e:	1b1c      	subs	r4, r3, r4
 801a250:	9b03      	ldr	r3, [sp, #12]
 801a252:	2b00      	cmp	r3, #0
 801a254:	f6bf af30 	bge.w	801a0b8 <_dtoa_r+0x718>
 801a258:	9b00      	ldr	r3, [sp, #0]
 801a25a:	9a03      	ldr	r2, [sp, #12]
 801a25c:	1a9e      	subs	r6, r3, r2
 801a25e:	2300      	movs	r3, #0
 801a260:	e72b      	b.n	801a0ba <_dtoa_r+0x71a>
 801a262:	9b08      	ldr	r3, [sp, #32]
 801a264:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a266:	9408      	str	r4, [sp, #32]
 801a268:	1ae3      	subs	r3, r4, r3
 801a26a:	441a      	add	r2, r3
 801a26c:	9e00      	ldr	r6, [sp, #0]
 801a26e:	9b03      	ldr	r3, [sp, #12]
 801a270:	920d      	str	r2, [sp, #52]	@ 0x34
 801a272:	2400      	movs	r4, #0
 801a274:	e721      	b.n	801a0ba <_dtoa_r+0x71a>
 801a276:	9c08      	ldr	r4, [sp, #32]
 801a278:	9e00      	ldr	r6, [sp, #0]
 801a27a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801a27c:	e728      	b.n	801a0d0 <_dtoa_r+0x730>
 801a27e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801a282:	e751      	b.n	801a128 <_dtoa_r+0x788>
 801a284:	9a08      	ldr	r2, [sp, #32]
 801a286:	9902      	ldr	r1, [sp, #8]
 801a288:	e750      	b.n	801a12c <_dtoa_r+0x78c>
 801a28a:	f8cd 8008 	str.w	r8, [sp, #8]
 801a28e:	e751      	b.n	801a134 <_dtoa_r+0x794>
 801a290:	2300      	movs	r3, #0
 801a292:	e779      	b.n	801a188 <_dtoa_r+0x7e8>
 801a294:	9b04      	ldr	r3, [sp, #16]
 801a296:	e777      	b.n	801a188 <_dtoa_r+0x7e8>
 801a298:	2300      	movs	r3, #0
 801a29a:	9308      	str	r3, [sp, #32]
 801a29c:	e779      	b.n	801a192 <_dtoa_r+0x7f2>
 801a29e:	d093      	beq.n	801a1c8 <_dtoa_r+0x828>
 801a2a0:	9a00      	ldr	r2, [sp, #0]
 801a2a2:	331c      	adds	r3, #28
 801a2a4:	441a      	add	r2, r3
 801a2a6:	9200      	str	r2, [sp, #0]
 801a2a8:	9a06      	ldr	r2, [sp, #24]
 801a2aa:	441a      	add	r2, r3
 801a2ac:	441e      	add	r6, r3
 801a2ae:	9206      	str	r2, [sp, #24]
 801a2b0:	e78a      	b.n	801a1c8 <_dtoa_r+0x828>
 801a2b2:	4603      	mov	r3, r0
 801a2b4:	e7f4      	b.n	801a2a0 <_dtoa_r+0x900>
 801a2b6:	9b03      	ldr	r3, [sp, #12]
 801a2b8:	2b00      	cmp	r3, #0
 801a2ba:	46b8      	mov	r8, r7
 801a2bc:	dc20      	bgt.n	801a300 <_dtoa_r+0x960>
 801a2be:	469b      	mov	fp, r3
 801a2c0:	9b07      	ldr	r3, [sp, #28]
 801a2c2:	2b02      	cmp	r3, #2
 801a2c4:	dd1e      	ble.n	801a304 <_dtoa_r+0x964>
 801a2c6:	f1bb 0f00 	cmp.w	fp, #0
 801a2ca:	f47f adb1 	bne.w	8019e30 <_dtoa_r+0x490>
 801a2ce:	4621      	mov	r1, r4
 801a2d0:	465b      	mov	r3, fp
 801a2d2:	2205      	movs	r2, #5
 801a2d4:	4648      	mov	r0, r9
 801a2d6:	f000 fd2b 	bl	801ad30 <__multadd>
 801a2da:	4601      	mov	r1, r0
 801a2dc:	4604      	mov	r4, r0
 801a2de:	9802      	ldr	r0, [sp, #8]
 801a2e0:	f000 ff80 	bl	801b1e4 <__mcmp>
 801a2e4:	2800      	cmp	r0, #0
 801a2e6:	f77f ada3 	ble.w	8019e30 <_dtoa_r+0x490>
 801a2ea:	4656      	mov	r6, sl
 801a2ec:	2331      	movs	r3, #49	@ 0x31
 801a2ee:	f806 3b01 	strb.w	r3, [r6], #1
 801a2f2:	f108 0801 	add.w	r8, r8, #1
 801a2f6:	e59f      	b.n	8019e38 <_dtoa_r+0x498>
 801a2f8:	9c03      	ldr	r4, [sp, #12]
 801a2fa:	46b8      	mov	r8, r7
 801a2fc:	4625      	mov	r5, r4
 801a2fe:	e7f4      	b.n	801a2ea <_dtoa_r+0x94a>
 801a300:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801a304:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a306:	2b00      	cmp	r3, #0
 801a308:	f000 8101 	beq.w	801a50e <_dtoa_r+0xb6e>
 801a30c:	2e00      	cmp	r6, #0
 801a30e:	dd05      	ble.n	801a31c <_dtoa_r+0x97c>
 801a310:	4629      	mov	r1, r5
 801a312:	4632      	mov	r2, r6
 801a314:	4648      	mov	r0, r9
 801a316:	f000 fef9 	bl	801b10c <__lshift>
 801a31a:	4605      	mov	r5, r0
 801a31c:	9b08      	ldr	r3, [sp, #32]
 801a31e:	2b00      	cmp	r3, #0
 801a320:	d05c      	beq.n	801a3dc <_dtoa_r+0xa3c>
 801a322:	6869      	ldr	r1, [r5, #4]
 801a324:	4648      	mov	r0, r9
 801a326:	f000 fca1 	bl	801ac6c <_Balloc>
 801a32a:	4606      	mov	r6, r0
 801a32c:	b928      	cbnz	r0, 801a33a <_dtoa_r+0x99a>
 801a32e:	4b82      	ldr	r3, [pc, #520]	@ (801a538 <_dtoa_r+0xb98>)
 801a330:	4602      	mov	r2, r0
 801a332:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801a336:	f7ff bb4a 	b.w	80199ce <_dtoa_r+0x2e>
 801a33a:	692a      	ldr	r2, [r5, #16]
 801a33c:	3202      	adds	r2, #2
 801a33e:	0092      	lsls	r2, r2, #2
 801a340:	f105 010c 	add.w	r1, r5, #12
 801a344:	300c      	adds	r0, #12
 801a346:	f7ff fa84 	bl	8019852 <memcpy>
 801a34a:	2201      	movs	r2, #1
 801a34c:	4631      	mov	r1, r6
 801a34e:	4648      	mov	r0, r9
 801a350:	f000 fedc 	bl	801b10c <__lshift>
 801a354:	f10a 0301 	add.w	r3, sl, #1
 801a358:	9300      	str	r3, [sp, #0]
 801a35a:	eb0a 030b 	add.w	r3, sl, fp
 801a35e:	9308      	str	r3, [sp, #32]
 801a360:	9b04      	ldr	r3, [sp, #16]
 801a362:	f003 0301 	and.w	r3, r3, #1
 801a366:	462f      	mov	r7, r5
 801a368:	9306      	str	r3, [sp, #24]
 801a36a:	4605      	mov	r5, r0
 801a36c:	9b00      	ldr	r3, [sp, #0]
 801a36e:	9802      	ldr	r0, [sp, #8]
 801a370:	4621      	mov	r1, r4
 801a372:	f103 3bff 	add.w	fp, r3, #4294967295
 801a376:	f7ff fa89 	bl	801988c <quorem>
 801a37a:	4603      	mov	r3, r0
 801a37c:	3330      	adds	r3, #48	@ 0x30
 801a37e:	9003      	str	r0, [sp, #12]
 801a380:	4639      	mov	r1, r7
 801a382:	9802      	ldr	r0, [sp, #8]
 801a384:	9309      	str	r3, [sp, #36]	@ 0x24
 801a386:	f000 ff2d 	bl	801b1e4 <__mcmp>
 801a38a:	462a      	mov	r2, r5
 801a38c:	9004      	str	r0, [sp, #16]
 801a38e:	4621      	mov	r1, r4
 801a390:	4648      	mov	r0, r9
 801a392:	f000 ff43 	bl	801b21c <__mdiff>
 801a396:	68c2      	ldr	r2, [r0, #12]
 801a398:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a39a:	4606      	mov	r6, r0
 801a39c:	bb02      	cbnz	r2, 801a3e0 <_dtoa_r+0xa40>
 801a39e:	4601      	mov	r1, r0
 801a3a0:	9802      	ldr	r0, [sp, #8]
 801a3a2:	f000 ff1f 	bl	801b1e4 <__mcmp>
 801a3a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a3a8:	4602      	mov	r2, r0
 801a3aa:	4631      	mov	r1, r6
 801a3ac:	4648      	mov	r0, r9
 801a3ae:	920c      	str	r2, [sp, #48]	@ 0x30
 801a3b0:	9309      	str	r3, [sp, #36]	@ 0x24
 801a3b2:	f000 fc9b 	bl	801acec <_Bfree>
 801a3b6:	9b07      	ldr	r3, [sp, #28]
 801a3b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801a3ba:	9e00      	ldr	r6, [sp, #0]
 801a3bc:	ea42 0103 	orr.w	r1, r2, r3
 801a3c0:	9b06      	ldr	r3, [sp, #24]
 801a3c2:	4319      	orrs	r1, r3
 801a3c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a3c6:	d10d      	bne.n	801a3e4 <_dtoa_r+0xa44>
 801a3c8:	2b39      	cmp	r3, #57	@ 0x39
 801a3ca:	d027      	beq.n	801a41c <_dtoa_r+0xa7c>
 801a3cc:	9a04      	ldr	r2, [sp, #16]
 801a3ce:	2a00      	cmp	r2, #0
 801a3d0:	dd01      	ble.n	801a3d6 <_dtoa_r+0xa36>
 801a3d2:	9b03      	ldr	r3, [sp, #12]
 801a3d4:	3331      	adds	r3, #49	@ 0x31
 801a3d6:	f88b 3000 	strb.w	r3, [fp]
 801a3da:	e52e      	b.n	8019e3a <_dtoa_r+0x49a>
 801a3dc:	4628      	mov	r0, r5
 801a3de:	e7b9      	b.n	801a354 <_dtoa_r+0x9b4>
 801a3e0:	2201      	movs	r2, #1
 801a3e2:	e7e2      	b.n	801a3aa <_dtoa_r+0xa0a>
 801a3e4:	9904      	ldr	r1, [sp, #16]
 801a3e6:	2900      	cmp	r1, #0
 801a3e8:	db04      	blt.n	801a3f4 <_dtoa_r+0xa54>
 801a3ea:	9807      	ldr	r0, [sp, #28]
 801a3ec:	4301      	orrs	r1, r0
 801a3ee:	9806      	ldr	r0, [sp, #24]
 801a3f0:	4301      	orrs	r1, r0
 801a3f2:	d120      	bne.n	801a436 <_dtoa_r+0xa96>
 801a3f4:	2a00      	cmp	r2, #0
 801a3f6:	ddee      	ble.n	801a3d6 <_dtoa_r+0xa36>
 801a3f8:	9902      	ldr	r1, [sp, #8]
 801a3fa:	9300      	str	r3, [sp, #0]
 801a3fc:	2201      	movs	r2, #1
 801a3fe:	4648      	mov	r0, r9
 801a400:	f000 fe84 	bl	801b10c <__lshift>
 801a404:	4621      	mov	r1, r4
 801a406:	9002      	str	r0, [sp, #8]
 801a408:	f000 feec 	bl	801b1e4 <__mcmp>
 801a40c:	2800      	cmp	r0, #0
 801a40e:	9b00      	ldr	r3, [sp, #0]
 801a410:	dc02      	bgt.n	801a418 <_dtoa_r+0xa78>
 801a412:	d1e0      	bne.n	801a3d6 <_dtoa_r+0xa36>
 801a414:	07da      	lsls	r2, r3, #31
 801a416:	d5de      	bpl.n	801a3d6 <_dtoa_r+0xa36>
 801a418:	2b39      	cmp	r3, #57	@ 0x39
 801a41a:	d1da      	bne.n	801a3d2 <_dtoa_r+0xa32>
 801a41c:	2339      	movs	r3, #57	@ 0x39
 801a41e:	f88b 3000 	strb.w	r3, [fp]
 801a422:	4633      	mov	r3, r6
 801a424:	461e      	mov	r6, r3
 801a426:	3b01      	subs	r3, #1
 801a428:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801a42c:	2a39      	cmp	r2, #57	@ 0x39
 801a42e:	d04e      	beq.n	801a4ce <_dtoa_r+0xb2e>
 801a430:	3201      	adds	r2, #1
 801a432:	701a      	strb	r2, [r3, #0]
 801a434:	e501      	b.n	8019e3a <_dtoa_r+0x49a>
 801a436:	2a00      	cmp	r2, #0
 801a438:	dd03      	ble.n	801a442 <_dtoa_r+0xaa2>
 801a43a:	2b39      	cmp	r3, #57	@ 0x39
 801a43c:	d0ee      	beq.n	801a41c <_dtoa_r+0xa7c>
 801a43e:	3301      	adds	r3, #1
 801a440:	e7c9      	b.n	801a3d6 <_dtoa_r+0xa36>
 801a442:	9a00      	ldr	r2, [sp, #0]
 801a444:	9908      	ldr	r1, [sp, #32]
 801a446:	f802 3c01 	strb.w	r3, [r2, #-1]
 801a44a:	428a      	cmp	r2, r1
 801a44c:	d028      	beq.n	801a4a0 <_dtoa_r+0xb00>
 801a44e:	9902      	ldr	r1, [sp, #8]
 801a450:	2300      	movs	r3, #0
 801a452:	220a      	movs	r2, #10
 801a454:	4648      	mov	r0, r9
 801a456:	f000 fc6b 	bl	801ad30 <__multadd>
 801a45a:	42af      	cmp	r7, r5
 801a45c:	9002      	str	r0, [sp, #8]
 801a45e:	f04f 0300 	mov.w	r3, #0
 801a462:	f04f 020a 	mov.w	r2, #10
 801a466:	4639      	mov	r1, r7
 801a468:	4648      	mov	r0, r9
 801a46a:	d107      	bne.n	801a47c <_dtoa_r+0xadc>
 801a46c:	f000 fc60 	bl	801ad30 <__multadd>
 801a470:	4607      	mov	r7, r0
 801a472:	4605      	mov	r5, r0
 801a474:	9b00      	ldr	r3, [sp, #0]
 801a476:	3301      	adds	r3, #1
 801a478:	9300      	str	r3, [sp, #0]
 801a47a:	e777      	b.n	801a36c <_dtoa_r+0x9cc>
 801a47c:	f000 fc58 	bl	801ad30 <__multadd>
 801a480:	4629      	mov	r1, r5
 801a482:	4607      	mov	r7, r0
 801a484:	2300      	movs	r3, #0
 801a486:	220a      	movs	r2, #10
 801a488:	4648      	mov	r0, r9
 801a48a:	f000 fc51 	bl	801ad30 <__multadd>
 801a48e:	4605      	mov	r5, r0
 801a490:	e7f0      	b.n	801a474 <_dtoa_r+0xad4>
 801a492:	f1bb 0f00 	cmp.w	fp, #0
 801a496:	bfcc      	ite	gt
 801a498:	465e      	movgt	r6, fp
 801a49a:	2601      	movle	r6, #1
 801a49c:	4456      	add	r6, sl
 801a49e:	2700      	movs	r7, #0
 801a4a0:	9902      	ldr	r1, [sp, #8]
 801a4a2:	9300      	str	r3, [sp, #0]
 801a4a4:	2201      	movs	r2, #1
 801a4a6:	4648      	mov	r0, r9
 801a4a8:	f000 fe30 	bl	801b10c <__lshift>
 801a4ac:	4621      	mov	r1, r4
 801a4ae:	9002      	str	r0, [sp, #8]
 801a4b0:	f000 fe98 	bl	801b1e4 <__mcmp>
 801a4b4:	2800      	cmp	r0, #0
 801a4b6:	dcb4      	bgt.n	801a422 <_dtoa_r+0xa82>
 801a4b8:	d102      	bne.n	801a4c0 <_dtoa_r+0xb20>
 801a4ba:	9b00      	ldr	r3, [sp, #0]
 801a4bc:	07db      	lsls	r3, r3, #31
 801a4be:	d4b0      	bmi.n	801a422 <_dtoa_r+0xa82>
 801a4c0:	4633      	mov	r3, r6
 801a4c2:	461e      	mov	r6, r3
 801a4c4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a4c8:	2a30      	cmp	r2, #48	@ 0x30
 801a4ca:	d0fa      	beq.n	801a4c2 <_dtoa_r+0xb22>
 801a4cc:	e4b5      	b.n	8019e3a <_dtoa_r+0x49a>
 801a4ce:	459a      	cmp	sl, r3
 801a4d0:	d1a8      	bne.n	801a424 <_dtoa_r+0xa84>
 801a4d2:	2331      	movs	r3, #49	@ 0x31
 801a4d4:	f108 0801 	add.w	r8, r8, #1
 801a4d8:	f88a 3000 	strb.w	r3, [sl]
 801a4dc:	e4ad      	b.n	8019e3a <_dtoa_r+0x49a>
 801a4de:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801a4e0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801a53c <_dtoa_r+0xb9c>
 801a4e4:	b11b      	cbz	r3, 801a4ee <_dtoa_r+0xb4e>
 801a4e6:	f10a 0308 	add.w	r3, sl, #8
 801a4ea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801a4ec:	6013      	str	r3, [r2, #0]
 801a4ee:	4650      	mov	r0, sl
 801a4f0:	b017      	add	sp, #92	@ 0x5c
 801a4f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a4f6:	9b07      	ldr	r3, [sp, #28]
 801a4f8:	2b01      	cmp	r3, #1
 801a4fa:	f77f ae2e 	ble.w	801a15a <_dtoa_r+0x7ba>
 801a4fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a500:	9308      	str	r3, [sp, #32]
 801a502:	2001      	movs	r0, #1
 801a504:	e64d      	b.n	801a1a2 <_dtoa_r+0x802>
 801a506:	f1bb 0f00 	cmp.w	fp, #0
 801a50a:	f77f aed9 	ble.w	801a2c0 <_dtoa_r+0x920>
 801a50e:	4656      	mov	r6, sl
 801a510:	9802      	ldr	r0, [sp, #8]
 801a512:	4621      	mov	r1, r4
 801a514:	f7ff f9ba 	bl	801988c <quorem>
 801a518:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801a51c:	f806 3b01 	strb.w	r3, [r6], #1
 801a520:	eba6 020a 	sub.w	r2, r6, sl
 801a524:	4593      	cmp	fp, r2
 801a526:	ddb4      	ble.n	801a492 <_dtoa_r+0xaf2>
 801a528:	9902      	ldr	r1, [sp, #8]
 801a52a:	2300      	movs	r3, #0
 801a52c:	220a      	movs	r2, #10
 801a52e:	4648      	mov	r0, r9
 801a530:	f000 fbfe 	bl	801ad30 <__multadd>
 801a534:	9002      	str	r0, [sp, #8]
 801a536:	e7eb      	b.n	801a510 <_dtoa_r+0xb70>
 801a538:	0801d452 	.word	0x0801d452
 801a53c:	0801d3d6 	.word	0x0801d3d6

0801a540 <_free_r>:
 801a540:	b538      	push	{r3, r4, r5, lr}
 801a542:	4605      	mov	r5, r0
 801a544:	2900      	cmp	r1, #0
 801a546:	d041      	beq.n	801a5cc <_free_r+0x8c>
 801a548:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a54c:	1f0c      	subs	r4, r1, #4
 801a54e:	2b00      	cmp	r3, #0
 801a550:	bfb8      	it	lt
 801a552:	18e4      	addlt	r4, r4, r3
 801a554:	f7fd fbf4 	bl	8017d40 <__malloc_lock>
 801a558:	4a1d      	ldr	r2, [pc, #116]	@ (801a5d0 <_free_r+0x90>)
 801a55a:	6813      	ldr	r3, [r2, #0]
 801a55c:	b933      	cbnz	r3, 801a56c <_free_r+0x2c>
 801a55e:	6063      	str	r3, [r4, #4]
 801a560:	6014      	str	r4, [r2, #0]
 801a562:	4628      	mov	r0, r5
 801a564:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a568:	f7fd bbf0 	b.w	8017d4c <__malloc_unlock>
 801a56c:	42a3      	cmp	r3, r4
 801a56e:	d908      	bls.n	801a582 <_free_r+0x42>
 801a570:	6820      	ldr	r0, [r4, #0]
 801a572:	1821      	adds	r1, r4, r0
 801a574:	428b      	cmp	r3, r1
 801a576:	bf01      	itttt	eq
 801a578:	6819      	ldreq	r1, [r3, #0]
 801a57a:	685b      	ldreq	r3, [r3, #4]
 801a57c:	1809      	addeq	r1, r1, r0
 801a57e:	6021      	streq	r1, [r4, #0]
 801a580:	e7ed      	b.n	801a55e <_free_r+0x1e>
 801a582:	461a      	mov	r2, r3
 801a584:	685b      	ldr	r3, [r3, #4]
 801a586:	b10b      	cbz	r3, 801a58c <_free_r+0x4c>
 801a588:	42a3      	cmp	r3, r4
 801a58a:	d9fa      	bls.n	801a582 <_free_r+0x42>
 801a58c:	6811      	ldr	r1, [r2, #0]
 801a58e:	1850      	adds	r0, r2, r1
 801a590:	42a0      	cmp	r0, r4
 801a592:	d10b      	bne.n	801a5ac <_free_r+0x6c>
 801a594:	6820      	ldr	r0, [r4, #0]
 801a596:	4401      	add	r1, r0
 801a598:	1850      	adds	r0, r2, r1
 801a59a:	4283      	cmp	r3, r0
 801a59c:	6011      	str	r1, [r2, #0]
 801a59e:	d1e0      	bne.n	801a562 <_free_r+0x22>
 801a5a0:	6818      	ldr	r0, [r3, #0]
 801a5a2:	685b      	ldr	r3, [r3, #4]
 801a5a4:	6053      	str	r3, [r2, #4]
 801a5a6:	4408      	add	r0, r1
 801a5a8:	6010      	str	r0, [r2, #0]
 801a5aa:	e7da      	b.n	801a562 <_free_r+0x22>
 801a5ac:	d902      	bls.n	801a5b4 <_free_r+0x74>
 801a5ae:	230c      	movs	r3, #12
 801a5b0:	602b      	str	r3, [r5, #0]
 801a5b2:	e7d6      	b.n	801a562 <_free_r+0x22>
 801a5b4:	6820      	ldr	r0, [r4, #0]
 801a5b6:	1821      	adds	r1, r4, r0
 801a5b8:	428b      	cmp	r3, r1
 801a5ba:	bf04      	itt	eq
 801a5bc:	6819      	ldreq	r1, [r3, #0]
 801a5be:	685b      	ldreq	r3, [r3, #4]
 801a5c0:	6063      	str	r3, [r4, #4]
 801a5c2:	bf04      	itt	eq
 801a5c4:	1809      	addeq	r1, r1, r0
 801a5c6:	6021      	streq	r1, [r4, #0]
 801a5c8:	6054      	str	r4, [r2, #4]
 801a5ca:	e7ca      	b.n	801a562 <_free_r+0x22>
 801a5cc:	bd38      	pop	{r3, r4, r5, pc}
 801a5ce:	bf00      	nop
 801a5d0:	20009270 	.word	0x20009270

0801a5d4 <rshift>:
 801a5d4:	6903      	ldr	r3, [r0, #16]
 801a5d6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801a5da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a5de:	ea4f 1261 	mov.w	r2, r1, asr #5
 801a5e2:	f100 0414 	add.w	r4, r0, #20
 801a5e6:	dd45      	ble.n	801a674 <rshift+0xa0>
 801a5e8:	f011 011f 	ands.w	r1, r1, #31
 801a5ec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801a5f0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801a5f4:	d10c      	bne.n	801a610 <rshift+0x3c>
 801a5f6:	f100 0710 	add.w	r7, r0, #16
 801a5fa:	4629      	mov	r1, r5
 801a5fc:	42b1      	cmp	r1, r6
 801a5fe:	d334      	bcc.n	801a66a <rshift+0x96>
 801a600:	1a9b      	subs	r3, r3, r2
 801a602:	009b      	lsls	r3, r3, #2
 801a604:	1eea      	subs	r2, r5, #3
 801a606:	4296      	cmp	r6, r2
 801a608:	bf38      	it	cc
 801a60a:	2300      	movcc	r3, #0
 801a60c:	4423      	add	r3, r4
 801a60e:	e015      	b.n	801a63c <rshift+0x68>
 801a610:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801a614:	f1c1 0820 	rsb	r8, r1, #32
 801a618:	40cf      	lsrs	r7, r1
 801a61a:	f105 0e04 	add.w	lr, r5, #4
 801a61e:	46a1      	mov	r9, r4
 801a620:	4576      	cmp	r6, lr
 801a622:	46f4      	mov	ip, lr
 801a624:	d815      	bhi.n	801a652 <rshift+0x7e>
 801a626:	1a9a      	subs	r2, r3, r2
 801a628:	0092      	lsls	r2, r2, #2
 801a62a:	3a04      	subs	r2, #4
 801a62c:	3501      	adds	r5, #1
 801a62e:	42ae      	cmp	r6, r5
 801a630:	bf38      	it	cc
 801a632:	2200      	movcc	r2, #0
 801a634:	18a3      	adds	r3, r4, r2
 801a636:	50a7      	str	r7, [r4, r2]
 801a638:	b107      	cbz	r7, 801a63c <rshift+0x68>
 801a63a:	3304      	adds	r3, #4
 801a63c:	1b1a      	subs	r2, r3, r4
 801a63e:	42a3      	cmp	r3, r4
 801a640:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801a644:	bf08      	it	eq
 801a646:	2300      	moveq	r3, #0
 801a648:	6102      	str	r2, [r0, #16]
 801a64a:	bf08      	it	eq
 801a64c:	6143      	streq	r3, [r0, #20]
 801a64e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a652:	f8dc c000 	ldr.w	ip, [ip]
 801a656:	fa0c fc08 	lsl.w	ip, ip, r8
 801a65a:	ea4c 0707 	orr.w	r7, ip, r7
 801a65e:	f849 7b04 	str.w	r7, [r9], #4
 801a662:	f85e 7b04 	ldr.w	r7, [lr], #4
 801a666:	40cf      	lsrs	r7, r1
 801a668:	e7da      	b.n	801a620 <rshift+0x4c>
 801a66a:	f851 cb04 	ldr.w	ip, [r1], #4
 801a66e:	f847 cf04 	str.w	ip, [r7, #4]!
 801a672:	e7c3      	b.n	801a5fc <rshift+0x28>
 801a674:	4623      	mov	r3, r4
 801a676:	e7e1      	b.n	801a63c <rshift+0x68>

0801a678 <__hexdig_fun>:
 801a678:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801a67c:	2b09      	cmp	r3, #9
 801a67e:	d802      	bhi.n	801a686 <__hexdig_fun+0xe>
 801a680:	3820      	subs	r0, #32
 801a682:	b2c0      	uxtb	r0, r0
 801a684:	4770      	bx	lr
 801a686:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801a68a:	2b05      	cmp	r3, #5
 801a68c:	d801      	bhi.n	801a692 <__hexdig_fun+0x1a>
 801a68e:	3847      	subs	r0, #71	@ 0x47
 801a690:	e7f7      	b.n	801a682 <__hexdig_fun+0xa>
 801a692:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801a696:	2b05      	cmp	r3, #5
 801a698:	d801      	bhi.n	801a69e <__hexdig_fun+0x26>
 801a69a:	3827      	subs	r0, #39	@ 0x27
 801a69c:	e7f1      	b.n	801a682 <__hexdig_fun+0xa>
 801a69e:	2000      	movs	r0, #0
 801a6a0:	4770      	bx	lr
	...

0801a6a4 <__gethex>:
 801a6a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a6a8:	b085      	sub	sp, #20
 801a6aa:	468a      	mov	sl, r1
 801a6ac:	9302      	str	r3, [sp, #8]
 801a6ae:	680b      	ldr	r3, [r1, #0]
 801a6b0:	9001      	str	r0, [sp, #4]
 801a6b2:	4690      	mov	r8, r2
 801a6b4:	1c9c      	adds	r4, r3, #2
 801a6b6:	46a1      	mov	r9, r4
 801a6b8:	f814 0b01 	ldrb.w	r0, [r4], #1
 801a6bc:	2830      	cmp	r0, #48	@ 0x30
 801a6be:	d0fa      	beq.n	801a6b6 <__gethex+0x12>
 801a6c0:	eba9 0303 	sub.w	r3, r9, r3
 801a6c4:	f1a3 0b02 	sub.w	fp, r3, #2
 801a6c8:	f7ff ffd6 	bl	801a678 <__hexdig_fun>
 801a6cc:	4605      	mov	r5, r0
 801a6ce:	2800      	cmp	r0, #0
 801a6d0:	d168      	bne.n	801a7a4 <__gethex+0x100>
 801a6d2:	49a0      	ldr	r1, [pc, #640]	@ (801a954 <__gethex+0x2b0>)
 801a6d4:	2201      	movs	r2, #1
 801a6d6:	4648      	mov	r0, r9
 801a6d8:	f7ff f80f 	bl	80196fa <strncmp>
 801a6dc:	4607      	mov	r7, r0
 801a6de:	2800      	cmp	r0, #0
 801a6e0:	d167      	bne.n	801a7b2 <__gethex+0x10e>
 801a6e2:	f899 0001 	ldrb.w	r0, [r9, #1]
 801a6e6:	4626      	mov	r6, r4
 801a6e8:	f7ff ffc6 	bl	801a678 <__hexdig_fun>
 801a6ec:	2800      	cmp	r0, #0
 801a6ee:	d062      	beq.n	801a7b6 <__gethex+0x112>
 801a6f0:	4623      	mov	r3, r4
 801a6f2:	7818      	ldrb	r0, [r3, #0]
 801a6f4:	2830      	cmp	r0, #48	@ 0x30
 801a6f6:	4699      	mov	r9, r3
 801a6f8:	f103 0301 	add.w	r3, r3, #1
 801a6fc:	d0f9      	beq.n	801a6f2 <__gethex+0x4e>
 801a6fe:	f7ff ffbb 	bl	801a678 <__hexdig_fun>
 801a702:	fab0 f580 	clz	r5, r0
 801a706:	096d      	lsrs	r5, r5, #5
 801a708:	f04f 0b01 	mov.w	fp, #1
 801a70c:	464a      	mov	r2, r9
 801a70e:	4616      	mov	r6, r2
 801a710:	3201      	adds	r2, #1
 801a712:	7830      	ldrb	r0, [r6, #0]
 801a714:	f7ff ffb0 	bl	801a678 <__hexdig_fun>
 801a718:	2800      	cmp	r0, #0
 801a71a:	d1f8      	bne.n	801a70e <__gethex+0x6a>
 801a71c:	498d      	ldr	r1, [pc, #564]	@ (801a954 <__gethex+0x2b0>)
 801a71e:	2201      	movs	r2, #1
 801a720:	4630      	mov	r0, r6
 801a722:	f7fe ffea 	bl	80196fa <strncmp>
 801a726:	2800      	cmp	r0, #0
 801a728:	d13f      	bne.n	801a7aa <__gethex+0x106>
 801a72a:	b944      	cbnz	r4, 801a73e <__gethex+0x9a>
 801a72c:	1c74      	adds	r4, r6, #1
 801a72e:	4622      	mov	r2, r4
 801a730:	4616      	mov	r6, r2
 801a732:	3201      	adds	r2, #1
 801a734:	7830      	ldrb	r0, [r6, #0]
 801a736:	f7ff ff9f 	bl	801a678 <__hexdig_fun>
 801a73a:	2800      	cmp	r0, #0
 801a73c:	d1f8      	bne.n	801a730 <__gethex+0x8c>
 801a73e:	1ba4      	subs	r4, r4, r6
 801a740:	00a7      	lsls	r7, r4, #2
 801a742:	7833      	ldrb	r3, [r6, #0]
 801a744:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801a748:	2b50      	cmp	r3, #80	@ 0x50
 801a74a:	d13e      	bne.n	801a7ca <__gethex+0x126>
 801a74c:	7873      	ldrb	r3, [r6, #1]
 801a74e:	2b2b      	cmp	r3, #43	@ 0x2b
 801a750:	d033      	beq.n	801a7ba <__gethex+0x116>
 801a752:	2b2d      	cmp	r3, #45	@ 0x2d
 801a754:	d034      	beq.n	801a7c0 <__gethex+0x11c>
 801a756:	1c71      	adds	r1, r6, #1
 801a758:	2400      	movs	r4, #0
 801a75a:	7808      	ldrb	r0, [r1, #0]
 801a75c:	f7ff ff8c 	bl	801a678 <__hexdig_fun>
 801a760:	1e43      	subs	r3, r0, #1
 801a762:	b2db      	uxtb	r3, r3
 801a764:	2b18      	cmp	r3, #24
 801a766:	d830      	bhi.n	801a7ca <__gethex+0x126>
 801a768:	f1a0 0210 	sub.w	r2, r0, #16
 801a76c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801a770:	f7ff ff82 	bl	801a678 <__hexdig_fun>
 801a774:	f100 3cff 	add.w	ip, r0, #4294967295
 801a778:	fa5f fc8c 	uxtb.w	ip, ip
 801a77c:	f1bc 0f18 	cmp.w	ip, #24
 801a780:	f04f 030a 	mov.w	r3, #10
 801a784:	d91e      	bls.n	801a7c4 <__gethex+0x120>
 801a786:	b104      	cbz	r4, 801a78a <__gethex+0xe6>
 801a788:	4252      	negs	r2, r2
 801a78a:	4417      	add	r7, r2
 801a78c:	f8ca 1000 	str.w	r1, [sl]
 801a790:	b1ed      	cbz	r5, 801a7ce <__gethex+0x12a>
 801a792:	f1bb 0f00 	cmp.w	fp, #0
 801a796:	bf0c      	ite	eq
 801a798:	2506      	moveq	r5, #6
 801a79a:	2500      	movne	r5, #0
 801a79c:	4628      	mov	r0, r5
 801a79e:	b005      	add	sp, #20
 801a7a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a7a4:	2500      	movs	r5, #0
 801a7a6:	462c      	mov	r4, r5
 801a7a8:	e7b0      	b.n	801a70c <__gethex+0x68>
 801a7aa:	2c00      	cmp	r4, #0
 801a7ac:	d1c7      	bne.n	801a73e <__gethex+0x9a>
 801a7ae:	4627      	mov	r7, r4
 801a7b0:	e7c7      	b.n	801a742 <__gethex+0x9e>
 801a7b2:	464e      	mov	r6, r9
 801a7b4:	462f      	mov	r7, r5
 801a7b6:	2501      	movs	r5, #1
 801a7b8:	e7c3      	b.n	801a742 <__gethex+0x9e>
 801a7ba:	2400      	movs	r4, #0
 801a7bc:	1cb1      	adds	r1, r6, #2
 801a7be:	e7cc      	b.n	801a75a <__gethex+0xb6>
 801a7c0:	2401      	movs	r4, #1
 801a7c2:	e7fb      	b.n	801a7bc <__gethex+0x118>
 801a7c4:	fb03 0002 	mla	r0, r3, r2, r0
 801a7c8:	e7ce      	b.n	801a768 <__gethex+0xc4>
 801a7ca:	4631      	mov	r1, r6
 801a7cc:	e7de      	b.n	801a78c <__gethex+0xe8>
 801a7ce:	eba6 0309 	sub.w	r3, r6, r9
 801a7d2:	3b01      	subs	r3, #1
 801a7d4:	4629      	mov	r1, r5
 801a7d6:	2b07      	cmp	r3, #7
 801a7d8:	dc0a      	bgt.n	801a7f0 <__gethex+0x14c>
 801a7da:	9801      	ldr	r0, [sp, #4]
 801a7dc:	f000 fa46 	bl	801ac6c <_Balloc>
 801a7e0:	4604      	mov	r4, r0
 801a7e2:	b940      	cbnz	r0, 801a7f6 <__gethex+0x152>
 801a7e4:	4b5c      	ldr	r3, [pc, #368]	@ (801a958 <__gethex+0x2b4>)
 801a7e6:	4602      	mov	r2, r0
 801a7e8:	21e4      	movs	r1, #228	@ 0xe4
 801a7ea:	485c      	ldr	r0, [pc, #368]	@ (801a95c <__gethex+0x2b8>)
 801a7ec:	f001 f912 	bl	801ba14 <__assert_func>
 801a7f0:	3101      	adds	r1, #1
 801a7f2:	105b      	asrs	r3, r3, #1
 801a7f4:	e7ef      	b.n	801a7d6 <__gethex+0x132>
 801a7f6:	f100 0a14 	add.w	sl, r0, #20
 801a7fa:	2300      	movs	r3, #0
 801a7fc:	4655      	mov	r5, sl
 801a7fe:	469b      	mov	fp, r3
 801a800:	45b1      	cmp	r9, r6
 801a802:	d337      	bcc.n	801a874 <__gethex+0x1d0>
 801a804:	f845 bb04 	str.w	fp, [r5], #4
 801a808:	eba5 050a 	sub.w	r5, r5, sl
 801a80c:	10ad      	asrs	r5, r5, #2
 801a80e:	6125      	str	r5, [r4, #16]
 801a810:	4658      	mov	r0, fp
 801a812:	f000 fb1d 	bl	801ae50 <__hi0bits>
 801a816:	016d      	lsls	r5, r5, #5
 801a818:	f8d8 6000 	ldr.w	r6, [r8]
 801a81c:	1a2d      	subs	r5, r5, r0
 801a81e:	42b5      	cmp	r5, r6
 801a820:	dd54      	ble.n	801a8cc <__gethex+0x228>
 801a822:	1bad      	subs	r5, r5, r6
 801a824:	4629      	mov	r1, r5
 801a826:	4620      	mov	r0, r4
 801a828:	f000 fea9 	bl	801b57e <__any_on>
 801a82c:	4681      	mov	r9, r0
 801a82e:	b178      	cbz	r0, 801a850 <__gethex+0x1ac>
 801a830:	1e6b      	subs	r3, r5, #1
 801a832:	1159      	asrs	r1, r3, #5
 801a834:	f003 021f 	and.w	r2, r3, #31
 801a838:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801a83c:	f04f 0901 	mov.w	r9, #1
 801a840:	fa09 f202 	lsl.w	r2, r9, r2
 801a844:	420a      	tst	r2, r1
 801a846:	d003      	beq.n	801a850 <__gethex+0x1ac>
 801a848:	454b      	cmp	r3, r9
 801a84a:	dc36      	bgt.n	801a8ba <__gethex+0x216>
 801a84c:	f04f 0902 	mov.w	r9, #2
 801a850:	4629      	mov	r1, r5
 801a852:	4620      	mov	r0, r4
 801a854:	f7ff febe 	bl	801a5d4 <rshift>
 801a858:	442f      	add	r7, r5
 801a85a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801a85e:	42bb      	cmp	r3, r7
 801a860:	da42      	bge.n	801a8e8 <__gethex+0x244>
 801a862:	9801      	ldr	r0, [sp, #4]
 801a864:	4621      	mov	r1, r4
 801a866:	f000 fa41 	bl	801acec <_Bfree>
 801a86a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a86c:	2300      	movs	r3, #0
 801a86e:	6013      	str	r3, [r2, #0]
 801a870:	25a3      	movs	r5, #163	@ 0xa3
 801a872:	e793      	b.n	801a79c <__gethex+0xf8>
 801a874:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801a878:	2a2e      	cmp	r2, #46	@ 0x2e
 801a87a:	d012      	beq.n	801a8a2 <__gethex+0x1fe>
 801a87c:	2b20      	cmp	r3, #32
 801a87e:	d104      	bne.n	801a88a <__gethex+0x1e6>
 801a880:	f845 bb04 	str.w	fp, [r5], #4
 801a884:	f04f 0b00 	mov.w	fp, #0
 801a888:	465b      	mov	r3, fp
 801a88a:	7830      	ldrb	r0, [r6, #0]
 801a88c:	9303      	str	r3, [sp, #12]
 801a88e:	f7ff fef3 	bl	801a678 <__hexdig_fun>
 801a892:	9b03      	ldr	r3, [sp, #12]
 801a894:	f000 000f 	and.w	r0, r0, #15
 801a898:	4098      	lsls	r0, r3
 801a89a:	ea4b 0b00 	orr.w	fp, fp, r0
 801a89e:	3304      	adds	r3, #4
 801a8a0:	e7ae      	b.n	801a800 <__gethex+0x15c>
 801a8a2:	45b1      	cmp	r9, r6
 801a8a4:	d8ea      	bhi.n	801a87c <__gethex+0x1d8>
 801a8a6:	492b      	ldr	r1, [pc, #172]	@ (801a954 <__gethex+0x2b0>)
 801a8a8:	9303      	str	r3, [sp, #12]
 801a8aa:	2201      	movs	r2, #1
 801a8ac:	4630      	mov	r0, r6
 801a8ae:	f7fe ff24 	bl	80196fa <strncmp>
 801a8b2:	9b03      	ldr	r3, [sp, #12]
 801a8b4:	2800      	cmp	r0, #0
 801a8b6:	d1e1      	bne.n	801a87c <__gethex+0x1d8>
 801a8b8:	e7a2      	b.n	801a800 <__gethex+0x15c>
 801a8ba:	1ea9      	subs	r1, r5, #2
 801a8bc:	4620      	mov	r0, r4
 801a8be:	f000 fe5e 	bl	801b57e <__any_on>
 801a8c2:	2800      	cmp	r0, #0
 801a8c4:	d0c2      	beq.n	801a84c <__gethex+0x1a8>
 801a8c6:	f04f 0903 	mov.w	r9, #3
 801a8ca:	e7c1      	b.n	801a850 <__gethex+0x1ac>
 801a8cc:	da09      	bge.n	801a8e2 <__gethex+0x23e>
 801a8ce:	1b75      	subs	r5, r6, r5
 801a8d0:	4621      	mov	r1, r4
 801a8d2:	9801      	ldr	r0, [sp, #4]
 801a8d4:	462a      	mov	r2, r5
 801a8d6:	f000 fc19 	bl	801b10c <__lshift>
 801a8da:	1b7f      	subs	r7, r7, r5
 801a8dc:	4604      	mov	r4, r0
 801a8de:	f100 0a14 	add.w	sl, r0, #20
 801a8e2:	f04f 0900 	mov.w	r9, #0
 801a8e6:	e7b8      	b.n	801a85a <__gethex+0x1b6>
 801a8e8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801a8ec:	42bd      	cmp	r5, r7
 801a8ee:	dd6f      	ble.n	801a9d0 <__gethex+0x32c>
 801a8f0:	1bed      	subs	r5, r5, r7
 801a8f2:	42ae      	cmp	r6, r5
 801a8f4:	dc34      	bgt.n	801a960 <__gethex+0x2bc>
 801a8f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801a8fa:	2b02      	cmp	r3, #2
 801a8fc:	d022      	beq.n	801a944 <__gethex+0x2a0>
 801a8fe:	2b03      	cmp	r3, #3
 801a900:	d024      	beq.n	801a94c <__gethex+0x2a8>
 801a902:	2b01      	cmp	r3, #1
 801a904:	d115      	bne.n	801a932 <__gethex+0x28e>
 801a906:	42ae      	cmp	r6, r5
 801a908:	d113      	bne.n	801a932 <__gethex+0x28e>
 801a90a:	2e01      	cmp	r6, #1
 801a90c:	d10b      	bne.n	801a926 <__gethex+0x282>
 801a90e:	9a02      	ldr	r2, [sp, #8]
 801a910:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801a914:	6013      	str	r3, [r2, #0]
 801a916:	2301      	movs	r3, #1
 801a918:	6123      	str	r3, [r4, #16]
 801a91a:	f8ca 3000 	str.w	r3, [sl]
 801a91e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a920:	2562      	movs	r5, #98	@ 0x62
 801a922:	601c      	str	r4, [r3, #0]
 801a924:	e73a      	b.n	801a79c <__gethex+0xf8>
 801a926:	1e71      	subs	r1, r6, #1
 801a928:	4620      	mov	r0, r4
 801a92a:	f000 fe28 	bl	801b57e <__any_on>
 801a92e:	2800      	cmp	r0, #0
 801a930:	d1ed      	bne.n	801a90e <__gethex+0x26a>
 801a932:	9801      	ldr	r0, [sp, #4]
 801a934:	4621      	mov	r1, r4
 801a936:	f000 f9d9 	bl	801acec <_Bfree>
 801a93a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a93c:	2300      	movs	r3, #0
 801a93e:	6013      	str	r3, [r2, #0]
 801a940:	2550      	movs	r5, #80	@ 0x50
 801a942:	e72b      	b.n	801a79c <__gethex+0xf8>
 801a944:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a946:	2b00      	cmp	r3, #0
 801a948:	d1f3      	bne.n	801a932 <__gethex+0x28e>
 801a94a:	e7e0      	b.n	801a90e <__gethex+0x26a>
 801a94c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a94e:	2b00      	cmp	r3, #0
 801a950:	d1dd      	bne.n	801a90e <__gethex+0x26a>
 801a952:	e7ee      	b.n	801a932 <__gethex+0x28e>
 801a954:	0801d398 	.word	0x0801d398
 801a958:	0801d452 	.word	0x0801d452
 801a95c:	0801d463 	.word	0x0801d463
 801a960:	1e6f      	subs	r7, r5, #1
 801a962:	f1b9 0f00 	cmp.w	r9, #0
 801a966:	d130      	bne.n	801a9ca <__gethex+0x326>
 801a968:	b127      	cbz	r7, 801a974 <__gethex+0x2d0>
 801a96a:	4639      	mov	r1, r7
 801a96c:	4620      	mov	r0, r4
 801a96e:	f000 fe06 	bl	801b57e <__any_on>
 801a972:	4681      	mov	r9, r0
 801a974:	117a      	asrs	r2, r7, #5
 801a976:	2301      	movs	r3, #1
 801a978:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801a97c:	f007 071f 	and.w	r7, r7, #31
 801a980:	40bb      	lsls	r3, r7
 801a982:	4213      	tst	r3, r2
 801a984:	4629      	mov	r1, r5
 801a986:	4620      	mov	r0, r4
 801a988:	bf18      	it	ne
 801a98a:	f049 0902 	orrne.w	r9, r9, #2
 801a98e:	f7ff fe21 	bl	801a5d4 <rshift>
 801a992:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801a996:	1b76      	subs	r6, r6, r5
 801a998:	2502      	movs	r5, #2
 801a99a:	f1b9 0f00 	cmp.w	r9, #0
 801a99e:	d047      	beq.n	801aa30 <__gethex+0x38c>
 801a9a0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801a9a4:	2b02      	cmp	r3, #2
 801a9a6:	d015      	beq.n	801a9d4 <__gethex+0x330>
 801a9a8:	2b03      	cmp	r3, #3
 801a9aa:	d017      	beq.n	801a9dc <__gethex+0x338>
 801a9ac:	2b01      	cmp	r3, #1
 801a9ae:	d109      	bne.n	801a9c4 <__gethex+0x320>
 801a9b0:	f019 0f02 	tst.w	r9, #2
 801a9b4:	d006      	beq.n	801a9c4 <__gethex+0x320>
 801a9b6:	f8da 3000 	ldr.w	r3, [sl]
 801a9ba:	ea49 0903 	orr.w	r9, r9, r3
 801a9be:	f019 0f01 	tst.w	r9, #1
 801a9c2:	d10e      	bne.n	801a9e2 <__gethex+0x33e>
 801a9c4:	f045 0510 	orr.w	r5, r5, #16
 801a9c8:	e032      	b.n	801aa30 <__gethex+0x38c>
 801a9ca:	f04f 0901 	mov.w	r9, #1
 801a9ce:	e7d1      	b.n	801a974 <__gethex+0x2d0>
 801a9d0:	2501      	movs	r5, #1
 801a9d2:	e7e2      	b.n	801a99a <__gethex+0x2f6>
 801a9d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a9d6:	f1c3 0301 	rsb	r3, r3, #1
 801a9da:	930f      	str	r3, [sp, #60]	@ 0x3c
 801a9dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a9de:	2b00      	cmp	r3, #0
 801a9e0:	d0f0      	beq.n	801a9c4 <__gethex+0x320>
 801a9e2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801a9e6:	f104 0314 	add.w	r3, r4, #20
 801a9ea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801a9ee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801a9f2:	f04f 0c00 	mov.w	ip, #0
 801a9f6:	4618      	mov	r0, r3
 801a9f8:	f853 2b04 	ldr.w	r2, [r3], #4
 801a9fc:	f1b2 3fff 	cmp.w	r2, #4294967295
 801aa00:	d01b      	beq.n	801aa3a <__gethex+0x396>
 801aa02:	3201      	adds	r2, #1
 801aa04:	6002      	str	r2, [r0, #0]
 801aa06:	2d02      	cmp	r5, #2
 801aa08:	f104 0314 	add.w	r3, r4, #20
 801aa0c:	d13c      	bne.n	801aa88 <__gethex+0x3e4>
 801aa0e:	f8d8 2000 	ldr.w	r2, [r8]
 801aa12:	3a01      	subs	r2, #1
 801aa14:	42b2      	cmp	r2, r6
 801aa16:	d109      	bne.n	801aa2c <__gethex+0x388>
 801aa18:	1171      	asrs	r1, r6, #5
 801aa1a:	2201      	movs	r2, #1
 801aa1c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801aa20:	f006 061f 	and.w	r6, r6, #31
 801aa24:	fa02 f606 	lsl.w	r6, r2, r6
 801aa28:	421e      	tst	r6, r3
 801aa2a:	d13a      	bne.n	801aaa2 <__gethex+0x3fe>
 801aa2c:	f045 0520 	orr.w	r5, r5, #32
 801aa30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801aa32:	601c      	str	r4, [r3, #0]
 801aa34:	9b02      	ldr	r3, [sp, #8]
 801aa36:	601f      	str	r7, [r3, #0]
 801aa38:	e6b0      	b.n	801a79c <__gethex+0xf8>
 801aa3a:	4299      	cmp	r1, r3
 801aa3c:	f843 cc04 	str.w	ip, [r3, #-4]
 801aa40:	d8d9      	bhi.n	801a9f6 <__gethex+0x352>
 801aa42:	68a3      	ldr	r3, [r4, #8]
 801aa44:	459b      	cmp	fp, r3
 801aa46:	db17      	blt.n	801aa78 <__gethex+0x3d4>
 801aa48:	6861      	ldr	r1, [r4, #4]
 801aa4a:	9801      	ldr	r0, [sp, #4]
 801aa4c:	3101      	adds	r1, #1
 801aa4e:	f000 f90d 	bl	801ac6c <_Balloc>
 801aa52:	4681      	mov	r9, r0
 801aa54:	b918      	cbnz	r0, 801aa5e <__gethex+0x3ba>
 801aa56:	4b1a      	ldr	r3, [pc, #104]	@ (801aac0 <__gethex+0x41c>)
 801aa58:	4602      	mov	r2, r0
 801aa5a:	2184      	movs	r1, #132	@ 0x84
 801aa5c:	e6c5      	b.n	801a7ea <__gethex+0x146>
 801aa5e:	6922      	ldr	r2, [r4, #16]
 801aa60:	3202      	adds	r2, #2
 801aa62:	f104 010c 	add.w	r1, r4, #12
 801aa66:	0092      	lsls	r2, r2, #2
 801aa68:	300c      	adds	r0, #12
 801aa6a:	f7fe fef2 	bl	8019852 <memcpy>
 801aa6e:	4621      	mov	r1, r4
 801aa70:	9801      	ldr	r0, [sp, #4]
 801aa72:	f000 f93b 	bl	801acec <_Bfree>
 801aa76:	464c      	mov	r4, r9
 801aa78:	6923      	ldr	r3, [r4, #16]
 801aa7a:	1c5a      	adds	r2, r3, #1
 801aa7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801aa80:	6122      	str	r2, [r4, #16]
 801aa82:	2201      	movs	r2, #1
 801aa84:	615a      	str	r2, [r3, #20]
 801aa86:	e7be      	b.n	801aa06 <__gethex+0x362>
 801aa88:	6922      	ldr	r2, [r4, #16]
 801aa8a:	455a      	cmp	r2, fp
 801aa8c:	dd0b      	ble.n	801aaa6 <__gethex+0x402>
 801aa8e:	2101      	movs	r1, #1
 801aa90:	4620      	mov	r0, r4
 801aa92:	f7ff fd9f 	bl	801a5d4 <rshift>
 801aa96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801aa9a:	3701      	adds	r7, #1
 801aa9c:	42bb      	cmp	r3, r7
 801aa9e:	f6ff aee0 	blt.w	801a862 <__gethex+0x1be>
 801aaa2:	2501      	movs	r5, #1
 801aaa4:	e7c2      	b.n	801aa2c <__gethex+0x388>
 801aaa6:	f016 061f 	ands.w	r6, r6, #31
 801aaaa:	d0fa      	beq.n	801aaa2 <__gethex+0x3fe>
 801aaac:	4453      	add	r3, sl
 801aaae:	f1c6 0620 	rsb	r6, r6, #32
 801aab2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801aab6:	f000 f9cb 	bl	801ae50 <__hi0bits>
 801aaba:	42b0      	cmp	r0, r6
 801aabc:	dbe7      	blt.n	801aa8e <__gethex+0x3ea>
 801aabe:	e7f0      	b.n	801aaa2 <__gethex+0x3fe>
 801aac0:	0801d452 	.word	0x0801d452

0801aac4 <L_shift>:
 801aac4:	f1c2 0208 	rsb	r2, r2, #8
 801aac8:	0092      	lsls	r2, r2, #2
 801aaca:	b570      	push	{r4, r5, r6, lr}
 801aacc:	f1c2 0620 	rsb	r6, r2, #32
 801aad0:	6843      	ldr	r3, [r0, #4]
 801aad2:	6804      	ldr	r4, [r0, #0]
 801aad4:	fa03 f506 	lsl.w	r5, r3, r6
 801aad8:	432c      	orrs	r4, r5
 801aada:	40d3      	lsrs	r3, r2
 801aadc:	6004      	str	r4, [r0, #0]
 801aade:	f840 3f04 	str.w	r3, [r0, #4]!
 801aae2:	4288      	cmp	r0, r1
 801aae4:	d3f4      	bcc.n	801aad0 <L_shift+0xc>
 801aae6:	bd70      	pop	{r4, r5, r6, pc}

0801aae8 <__match>:
 801aae8:	b530      	push	{r4, r5, lr}
 801aaea:	6803      	ldr	r3, [r0, #0]
 801aaec:	3301      	adds	r3, #1
 801aaee:	f811 4b01 	ldrb.w	r4, [r1], #1
 801aaf2:	b914      	cbnz	r4, 801aafa <__match+0x12>
 801aaf4:	6003      	str	r3, [r0, #0]
 801aaf6:	2001      	movs	r0, #1
 801aaf8:	bd30      	pop	{r4, r5, pc}
 801aafa:	f813 2b01 	ldrb.w	r2, [r3], #1
 801aafe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801ab02:	2d19      	cmp	r5, #25
 801ab04:	bf98      	it	ls
 801ab06:	3220      	addls	r2, #32
 801ab08:	42a2      	cmp	r2, r4
 801ab0a:	d0f0      	beq.n	801aaee <__match+0x6>
 801ab0c:	2000      	movs	r0, #0
 801ab0e:	e7f3      	b.n	801aaf8 <__match+0x10>

0801ab10 <__hexnan>:
 801ab10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ab14:	680b      	ldr	r3, [r1, #0]
 801ab16:	6801      	ldr	r1, [r0, #0]
 801ab18:	115e      	asrs	r6, r3, #5
 801ab1a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801ab1e:	f013 031f 	ands.w	r3, r3, #31
 801ab22:	b087      	sub	sp, #28
 801ab24:	bf18      	it	ne
 801ab26:	3604      	addne	r6, #4
 801ab28:	2500      	movs	r5, #0
 801ab2a:	1f37      	subs	r7, r6, #4
 801ab2c:	4682      	mov	sl, r0
 801ab2e:	4690      	mov	r8, r2
 801ab30:	9301      	str	r3, [sp, #4]
 801ab32:	f846 5c04 	str.w	r5, [r6, #-4]
 801ab36:	46b9      	mov	r9, r7
 801ab38:	463c      	mov	r4, r7
 801ab3a:	9502      	str	r5, [sp, #8]
 801ab3c:	46ab      	mov	fp, r5
 801ab3e:	784a      	ldrb	r2, [r1, #1]
 801ab40:	1c4b      	adds	r3, r1, #1
 801ab42:	9303      	str	r3, [sp, #12]
 801ab44:	b342      	cbz	r2, 801ab98 <__hexnan+0x88>
 801ab46:	4610      	mov	r0, r2
 801ab48:	9105      	str	r1, [sp, #20]
 801ab4a:	9204      	str	r2, [sp, #16]
 801ab4c:	f7ff fd94 	bl	801a678 <__hexdig_fun>
 801ab50:	2800      	cmp	r0, #0
 801ab52:	d151      	bne.n	801abf8 <__hexnan+0xe8>
 801ab54:	9a04      	ldr	r2, [sp, #16]
 801ab56:	9905      	ldr	r1, [sp, #20]
 801ab58:	2a20      	cmp	r2, #32
 801ab5a:	d818      	bhi.n	801ab8e <__hexnan+0x7e>
 801ab5c:	9b02      	ldr	r3, [sp, #8]
 801ab5e:	459b      	cmp	fp, r3
 801ab60:	dd13      	ble.n	801ab8a <__hexnan+0x7a>
 801ab62:	454c      	cmp	r4, r9
 801ab64:	d206      	bcs.n	801ab74 <__hexnan+0x64>
 801ab66:	2d07      	cmp	r5, #7
 801ab68:	dc04      	bgt.n	801ab74 <__hexnan+0x64>
 801ab6a:	462a      	mov	r2, r5
 801ab6c:	4649      	mov	r1, r9
 801ab6e:	4620      	mov	r0, r4
 801ab70:	f7ff ffa8 	bl	801aac4 <L_shift>
 801ab74:	4544      	cmp	r4, r8
 801ab76:	d952      	bls.n	801ac1e <__hexnan+0x10e>
 801ab78:	2300      	movs	r3, #0
 801ab7a:	f1a4 0904 	sub.w	r9, r4, #4
 801ab7e:	f844 3c04 	str.w	r3, [r4, #-4]
 801ab82:	f8cd b008 	str.w	fp, [sp, #8]
 801ab86:	464c      	mov	r4, r9
 801ab88:	461d      	mov	r5, r3
 801ab8a:	9903      	ldr	r1, [sp, #12]
 801ab8c:	e7d7      	b.n	801ab3e <__hexnan+0x2e>
 801ab8e:	2a29      	cmp	r2, #41	@ 0x29
 801ab90:	d157      	bne.n	801ac42 <__hexnan+0x132>
 801ab92:	3102      	adds	r1, #2
 801ab94:	f8ca 1000 	str.w	r1, [sl]
 801ab98:	f1bb 0f00 	cmp.w	fp, #0
 801ab9c:	d051      	beq.n	801ac42 <__hexnan+0x132>
 801ab9e:	454c      	cmp	r4, r9
 801aba0:	d206      	bcs.n	801abb0 <__hexnan+0xa0>
 801aba2:	2d07      	cmp	r5, #7
 801aba4:	dc04      	bgt.n	801abb0 <__hexnan+0xa0>
 801aba6:	462a      	mov	r2, r5
 801aba8:	4649      	mov	r1, r9
 801abaa:	4620      	mov	r0, r4
 801abac:	f7ff ff8a 	bl	801aac4 <L_shift>
 801abb0:	4544      	cmp	r4, r8
 801abb2:	d936      	bls.n	801ac22 <__hexnan+0x112>
 801abb4:	f1a8 0204 	sub.w	r2, r8, #4
 801abb8:	4623      	mov	r3, r4
 801abba:	f853 1b04 	ldr.w	r1, [r3], #4
 801abbe:	f842 1f04 	str.w	r1, [r2, #4]!
 801abc2:	429f      	cmp	r7, r3
 801abc4:	d2f9      	bcs.n	801abba <__hexnan+0xaa>
 801abc6:	1b3b      	subs	r3, r7, r4
 801abc8:	f023 0303 	bic.w	r3, r3, #3
 801abcc:	3304      	adds	r3, #4
 801abce:	3401      	adds	r4, #1
 801abd0:	3e03      	subs	r6, #3
 801abd2:	42b4      	cmp	r4, r6
 801abd4:	bf88      	it	hi
 801abd6:	2304      	movhi	r3, #4
 801abd8:	4443      	add	r3, r8
 801abda:	2200      	movs	r2, #0
 801abdc:	f843 2b04 	str.w	r2, [r3], #4
 801abe0:	429f      	cmp	r7, r3
 801abe2:	d2fb      	bcs.n	801abdc <__hexnan+0xcc>
 801abe4:	683b      	ldr	r3, [r7, #0]
 801abe6:	b91b      	cbnz	r3, 801abf0 <__hexnan+0xe0>
 801abe8:	4547      	cmp	r7, r8
 801abea:	d128      	bne.n	801ac3e <__hexnan+0x12e>
 801abec:	2301      	movs	r3, #1
 801abee:	603b      	str	r3, [r7, #0]
 801abf0:	2005      	movs	r0, #5
 801abf2:	b007      	add	sp, #28
 801abf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801abf8:	3501      	adds	r5, #1
 801abfa:	2d08      	cmp	r5, #8
 801abfc:	f10b 0b01 	add.w	fp, fp, #1
 801ac00:	dd06      	ble.n	801ac10 <__hexnan+0x100>
 801ac02:	4544      	cmp	r4, r8
 801ac04:	d9c1      	bls.n	801ab8a <__hexnan+0x7a>
 801ac06:	2300      	movs	r3, #0
 801ac08:	f844 3c04 	str.w	r3, [r4, #-4]
 801ac0c:	2501      	movs	r5, #1
 801ac0e:	3c04      	subs	r4, #4
 801ac10:	6822      	ldr	r2, [r4, #0]
 801ac12:	f000 000f 	and.w	r0, r0, #15
 801ac16:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801ac1a:	6020      	str	r0, [r4, #0]
 801ac1c:	e7b5      	b.n	801ab8a <__hexnan+0x7a>
 801ac1e:	2508      	movs	r5, #8
 801ac20:	e7b3      	b.n	801ab8a <__hexnan+0x7a>
 801ac22:	9b01      	ldr	r3, [sp, #4]
 801ac24:	2b00      	cmp	r3, #0
 801ac26:	d0dd      	beq.n	801abe4 <__hexnan+0xd4>
 801ac28:	f1c3 0320 	rsb	r3, r3, #32
 801ac2c:	f04f 32ff 	mov.w	r2, #4294967295
 801ac30:	40da      	lsrs	r2, r3
 801ac32:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801ac36:	4013      	ands	r3, r2
 801ac38:	f846 3c04 	str.w	r3, [r6, #-4]
 801ac3c:	e7d2      	b.n	801abe4 <__hexnan+0xd4>
 801ac3e:	3f04      	subs	r7, #4
 801ac40:	e7d0      	b.n	801abe4 <__hexnan+0xd4>
 801ac42:	2004      	movs	r0, #4
 801ac44:	e7d5      	b.n	801abf2 <__hexnan+0xe2>

0801ac46 <__ascii_mbtowc>:
 801ac46:	b082      	sub	sp, #8
 801ac48:	b901      	cbnz	r1, 801ac4c <__ascii_mbtowc+0x6>
 801ac4a:	a901      	add	r1, sp, #4
 801ac4c:	b142      	cbz	r2, 801ac60 <__ascii_mbtowc+0x1a>
 801ac4e:	b14b      	cbz	r3, 801ac64 <__ascii_mbtowc+0x1e>
 801ac50:	7813      	ldrb	r3, [r2, #0]
 801ac52:	600b      	str	r3, [r1, #0]
 801ac54:	7812      	ldrb	r2, [r2, #0]
 801ac56:	1e10      	subs	r0, r2, #0
 801ac58:	bf18      	it	ne
 801ac5a:	2001      	movne	r0, #1
 801ac5c:	b002      	add	sp, #8
 801ac5e:	4770      	bx	lr
 801ac60:	4610      	mov	r0, r2
 801ac62:	e7fb      	b.n	801ac5c <__ascii_mbtowc+0x16>
 801ac64:	f06f 0001 	mvn.w	r0, #1
 801ac68:	e7f8      	b.n	801ac5c <__ascii_mbtowc+0x16>
	...

0801ac6c <_Balloc>:
 801ac6c:	b570      	push	{r4, r5, r6, lr}
 801ac6e:	69c6      	ldr	r6, [r0, #28]
 801ac70:	4604      	mov	r4, r0
 801ac72:	460d      	mov	r5, r1
 801ac74:	b976      	cbnz	r6, 801ac94 <_Balloc+0x28>
 801ac76:	2010      	movs	r0, #16
 801ac78:	f7fc ffb0 	bl	8017bdc <malloc>
 801ac7c:	4602      	mov	r2, r0
 801ac7e:	61e0      	str	r0, [r4, #28]
 801ac80:	b920      	cbnz	r0, 801ac8c <_Balloc+0x20>
 801ac82:	4b18      	ldr	r3, [pc, #96]	@ (801ace4 <_Balloc+0x78>)
 801ac84:	4818      	ldr	r0, [pc, #96]	@ (801ace8 <_Balloc+0x7c>)
 801ac86:	216b      	movs	r1, #107	@ 0x6b
 801ac88:	f000 fec4 	bl	801ba14 <__assert_func>
 801ac8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ac90:	6006      	str	r6, [r0, #0]
 801ac92:	60c6      	str	r6, [r0, #12]
 801ac94:	69e6      	ldr	r6, [r4, #28]
 801ac96:	68f3      	ldr	r3, [r6, #12]
 801ac98:	b183      	cbz	r3, 801acbc <_Balloc+0x50>
 801ac9a:	69e3      	ldr	r3, [r4, #28]
 801ac9c:	68db      	ldr	r3, [r3, #12]
 801ac9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801aca2:	b9b8      	cbnz	r0, 801acd4 <_Balloc+0x68>
 801aca4:	2101      	movs	r1, #1
 801aca6:	fa01 f605 	lsl.w	r6, r1, r5
 801acaa:	1d72      	adds	r2, r6, #5
 801acac:	0092      	lsls	r2, r2, #2
 801acae:	4620      	mov	r0, r4
 801acb0:	f000 fece 	bl	801ba50 <_calloc_r>
 801acb4:	b160      	cbz	r0, 801acd0 <_Balloc+0x64>
 801acb6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801acba:	e00e      	b.n	801acda <_Balloc+0x6e>
 801acbc:	2221      	movs	r2, #33	@ 0x21
 801acbe:	2104      	movs	r1, #4
 801acc0:	4620      	mov	r0, r4
 801acc2:	f000 fec5 	bl	801ba50 <_calloc_r>
 801acc6:	69e3      	ldr	r3, [r4, #28]
 801acc8:	60f0      	str	r0, [r6, #12]
 801acca:	68db      	ldr	r3, [r3, #12]
 801accc:	2b00      	cmp	r3, #0
 801acce:	d1e4      	bne.n	801ac9a <_Balloc+0x2e>
 801acd0:	2000      	movs	r0, #0
 801acd2:	bd70      	pop	{r4, r5, r6, pc}
 801acd4:	6802      	ldr	r2, [r0, #0]
 801acd6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801acda:	2300      	movs	r3, #0
 801acdc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ace0:	e7f7      	b.n	801acd2 <_Balloc+0x66>
 801ace2:	bf00      	nop
 801ace4:	0801d3e3 	.word	0x0801d3e3
 801ace8:	0801d4c3 	.word	0x0801d4c3

0801acec <_Bfree>:
 801acec:	b570      	push	{r4, r5, r6, lr}
 801acee:	69c6      	ldr	r6, [r0, #28]
 801acf0:	4605      	mov	r5, r0
 801acf2:	460c      	mov	r4, r1
 801acf4:	b976      	cbnz	r6, 801ad14 <_Bfree+0x28>
 801acf6:	2010      	movs	r0, #16
 801acf8:	f7fc ff70 	bl	8017bdc <malloc>
 801acfc:	4602      	mov	r2, r0
 801acfe:	61e8      	str	r0, [r5, #28]
 801ad00:	b920      	cbnz	r0, 801ad0c <_Bfree+0x20>
 801ad02:	4b09      	ldr	r3, [pc, #36]	@ (801ad28 <_Bfree+0x3c>)
 801ad04:	4809      	ldr	r0, [pc, #36]	@ (801ad2c <_Bfree+0x40>)
 801ad06:	218f      	movs	r1, #143	@ 0x8f
 801ad08:	f000 fe84 	bl	801ba14 <__assert_func>
 801ad0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ad10:	6006      	str	r6, [r0, #0]
 801ad12:	60c6      	str	r6, [r0, #12]
 801ad14:	b13c      	cbz	r4, 801ad26 <_Bfree+0x3a>
 801ad16:	69eb      	ldr	r3, [r5, #28]
 801ad18:	6862      	ldr	r2, [r4, #4]
 801ad1a:	68db      	ldr	r3, [r3, #12]
 801ad1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ad20:	6021      	str	r1, [r4, #0]
 801ad22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801ad26:	bd70      	pop	{r4, r5, r6, pc}
 801ad28:	0801d3e3 	.word	0x0801d3e3
 801ad2c:	0801d4c3 	.word	0x0801d4c3

0801ad30 <__multadd>:
 801ad30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ad34:	690d      	ldr	r5, [r1, #16]
 801ad36:	4607      	mov	r7, r0
 801ad38:	460c      	mov	r4, r1
 801ad3a:	461e      	mov	r6, r3
 801ad3c:	f101 0c14 	add.w	ip, r1, #20
 801ad40:	2000      	movs	r0, #0
 801ad42:	f8dc 3000 	ldr.w	r3, [ip]
 801ad46:	b299      	uxth	r1, r3
 801ad48:	fb02 6101 	mla	r1, r2, r1, r6
 801ad4c:	0c1e      	lsrs	r6, r3, #16
 801ad4e:	0c0b      	lsrs	r3, r1, #16
 801ad50:	fb02 3306 	mla	r3, r2, r6, r3
 801ad54:	b289      	uxth	r1, r1
 801ad56:	3001      	adds	r0, #1
 801ad58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801ad5c:	4285      	cmp	r5, r0
 801ad5e:	f84c 1b04 	str.w	r1, [ip], #4
 801ad62:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801ad66:	dcec      	bgt.n	801ad42 <__multadd+0x12>
 801ad68:	b30e      	cbz	r6, 801adae <__multadd+0x7e>
 801ad6a:	68a3      	ldr	r3, [r4, #8]
 801ad6c:	42ab      	cmp	r3, r5
 801ad6e:	dc19      	bgt.n	801ada4 <__multadd+0x74>
 801ad70:	6861      	ldr	r1, [r4, #4]
 801ad72:	4638      	mov	r0, r7
 801ad74:	3101      	adds	r1, #1
 801ad76:	f7ff ff79 	bl	801ac6c <_Balloc>
 801ad7a:	4680      	mov	r8, r0
 801ad7c:	b928      	cbnz	r0, 801ad8a <__multadd+0x5a>
 801ad7e:	4602      	mov	r2, r0
 801ad80:	4b0c      	ldr	r3, [pc, #48]	@ (801adb4 <__multadd+0x84>)
 801ad82:	480d      	ldr	r0, [pc, #52]	@ (801adb8 <__multadd+0x88>)
 801ad84:	21ba      	movs	r1, #186	@ 0xba
 801ad86:	f000 fe45 	bl	801ba14 <__assert_func>
 801ad8a:	6922      	ldr	r2, [r4, #16]
 801ad8c:	3202      	adds	r2, #2
 801ad8e:	f104 010c 	add.w	r1, r4, #12
 801ad92:	0092      	lsls	r2, r2, #2
 801ad94:	300c      	adds	r0, #12
 801ad96:	f7fe fd5c 	bl	8019852 <memcpy>
 801ad9a:	4621      	mov	r1, r4
 801ad9c:	4638      	mov	r0, r7
 801ad9e:	f7ff ffa5 	bl	801acec <_Bfree>
 801ada2:	4644      	mov	r4, r8
 801ada4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801ada8:	3501      	adds	r5, #1
 801adaa:	615e      	str	r6, [r3, #20]
 801adac:	6125      	str	r5, [r4, #16]
 801adae:	4620      	mov	r0, r4
 801adb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801adb4:	0801d452 	.word	0x0801d452
 801adb8:	0801d4c3 	.word	0x0801d4c3

0801adbc <__s2b>:
 801adbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801adc0:	460c      	mov	r4, r1
 801adc2:	4615      	mov	r5, r2
 801adc4:	461f      	mov	r7, r3
 801adc6:	2209      	movs	r2, #9
 801adc8:	3308      	adds	r3, #8
 801adca:	4606      	mov	r6, r0
 801adcc:	fb93 f3f2 	sdiv	r3, r3, r2
 801add0:	2100      	movs	r1, #0
 801add2:	2201      	movs	r2, #1
 801add4:	429a      	cmp	r2, r3
 801add6:	db09      	blt.n	801adec <__s2b+0x30>
 801add8:	4630      	mov	r0, r6
 801adda:	f7ff ff47 	bl	801ac6c <_Balloc>
 801adde:	b940      	cbnz	r0, 801adf2 <__s2b+0x36>
 801ade0:	4602      	mov	r2, r0
 801ade2:	4b19      	ldr	r3, [pc, #100]	@ (801ae48 <__s2b+0x8c>)
 801ade4:	4819      	ldr	r0, [pc, #100]	@ (801ae4c <__s2b+0x90>)
 801ade6:	21d3      	movs	r1, #211	@ 0xd3
 801ade8:	f000 fe14 	bl	801ba14 <__assert_func>
 801adec:	0052      	lsls	r2, r2, #1
 801adee:	3101      	adds	r1, #1
 801adf0:	e7f0      	b.n	801add4 <__s2b+0x18>
 801adf2:	9b08      	ldr	r3, [sp, #32]
 801adf4:	6143      	str	r3, [r0, #20]
 801adf6:	2d09      	cmp	r5, #9
 801adf8:	f04f 0301 	mov.w	r3, #1
 801adfc:	6103      	str	r3, [r0, #16]
 801adfe:	dd16      	ble.n	801ae2e <__s2b+0x72>
 801ae00:	f104 0909 	add.w	r9, r4, #9
 801ae04:	46c8      	mov	r8, r9
 801ae06:	442c      	add	r4, r5
 801ae08:	f818 3b01 	ldrb.w	r3, [r8], #1
 801ae0c:	4601      	mov	r1, r0
 801ae0e:	3b30      	subs	r3, #48	@ 0x30
 801ae10:	220a      	movs	r2, #10
 801ae12:	4630      	mov	r0, r6
 801ae14:	f7ff ff8c 	bl	801ad30 <__multadd>
 801ae18:	45a0      	cmp	r8, r4
 801ae1a:	d1f5      	bne.n	801ae08 <__s2b+0x4c>
 801ae1c:	f1a5 0408 	sub.w	r4, r5, #8
 801ae20:	444c      	add	r4, r9
 801ae22:	1b2d      	subs	r5, r5, r4
 801ae24:	1963      	adds	r3, r4, r5
 801ae26:	42bb      	cmp	r3, r7
 801ae28:	db04      	blt.n	801ae34 <__s2b+0x78>
 801ae2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ae2e:	340a      	adds	r4, #10
 801ae30:	2509      	movs	r5, #9
 801ae32:	e7f6      	b.n	801ae22 <__s2b+0x66>
 801ae34:	f814 3b01 	ldrb.w	r3, [r4], #1
 801ae38:	4601      	mov	r1, r0
 801ae3a:	3b30      	subs	r3, #48	@ 0x30
 801ae3c:	220a      	movs	r2, #10
 801ae3e:	4630      	mov	r0, r6
 801ae40:	f7ff ff76 	bl	801ad30 <__multadd>
 801ae44:	e7ee      	b.n	801ae24 <__s2b+0x68>
 801ae46:	bf00      	nop
 801ae48:	0801d452 	.word	0x0801d452
 801ae4c:	0801d4c3 	.word	0x0801d4c3

0801ae50 <__hi0bits>:
 801ae50:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801ae54:	4603      	mov	r3, r0
 801ae56:	bf36      	itet	cc
 801ae58:	0403      	lslcc	r3, r0, #16
 801ae5a:	2000      	movcs	r0, #0
 801ae5c:	2010      	movcc	r0, #16
 801ae5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801ae62:	bf3c      	itt	cc
 801ae64:	021b      	lslcc	r3, r3, #8
 801ae66:	3008      	addcc	r0, #8
 801ae68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801ae6c:	bf3c      	itt	cc
 801ae6e:	011b      	lslcc	r3, r3, #4
 801ae70:	3004      	addcc	r0, #4
 801ae72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801ae76:	bf3c      	itt	cc
 801ae78:	009b      	lslcc	r3, r3, #2
 801ae7a:	3002      	addcc	r0, #2
 801ae7c:	2b00      	cmp	r3, #0
 801ae7e:	db05      	blt.n	801ae8c <__hi0bits+0x3c>
 801ae80:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801ae84:	f100 0001 	add.w	r0, r0, #1
 801ae88:	bf08      	it	eq
 801ae8a:	2020      	moveq	r0, #32
 801ae8c:	4770      	bx	lr

0801ae8e <__lo0bits>:
 801ae8e:	6803      	ldr	r3, [r0, #0]
 801ae90:	4602      	mov	r2, r0
 801ae92:	f013 0007 	ands.w	r0, r3, #7
 801ae96:	d00b      	beq.n	801aeb0 <__lo0bits+0x22>
 801ae98:	07d9      	lsls	r1, r3, #31
 801ae9a:	d421      	bmi.n	801aee0 <__lo0bits+0x52>
 801ae9c:	0798      	lsls	r0, r3, #30
 801ae9e:	bf49      	itett	mi
 801aea0:	085b      	lsrmi	r3, r3, #1
 801aea2:	089b      	lsrpl	r3, r3, #2
 801aea4:	2001      	movmi	r0, #1
 801aea6:	6013      	strmi	r3, [r2, #0]
 801aea8:	bf5c      	itt	pl
 801aeaa:	6013      	strpl	r3, [r2, #0]
 801aeac:	2002      	movpl	r0, #2
 801aeae:	4770      	bx	lr
 801aeb0:	b299      	uxth	r1, r3
 801aeb2:	b909      	cbnz	r1, 801aeb8 <__lo0bits+0x2a>
 801aeb4:	0c1b      	lsrs	r3, r3, #16
 801aeb6:	2010      	movs	r0, #16
 801aeb8:	b2d9      	uxtb	r1, r3
 801aeba:	b909      	cbnz	r1, 801aec0 <__lo0bits+0x32>
 801aebc:	3008      	adds	r0, #8
 801aebe:	0a1b      	lsrs	r3, r3, #8
 801aec0:	0719      	lsls	r1, r3, #28
 801aec2:	bf04      	itt	eq
 801aec4:	091b      	lsreq	r3, r3, #4
 801aec6:	3004      	addeq	r0, #4
 801aec8:	0799      	lsls	r1, r3, #30
 801aeca:	bf04      	itt	eq
 801aecc:	089b      	lsreq	r3, r3, #2
 801aece:	3002      	addeq	r0, #2
 801aed0:	07d9      	lsls	r1, r3, #31
 801aed2:	d403      	bmi.n	801aedc <__lo0bits+0x4e>
 801aed4:	085b      	lsrs	r3, r3, #1
 801aed6:	f100 0001 	add.w	r0, r0, #1
 801aeda:	d003      	beq.n	801aee4 <__lo0bits+0x56>
 801aedc:	6013      	str	r3, [r2, #0]
 801aede:	4770      	bx	lr
 801aee0:	2000      	movs	r0, #0
 801aee2:	4770      	bx	lr
 801aee4:	2020      	movs	r0, #32
 801aee6:	4770      	bx	lr

0801aee8 <__i2b>:
 801aee8:	b510      	push	{r4, lr}
 801aeea:	460c      	mov	r4, r1
 801aeec:	2101      	movs	r1, #1
 801aeee:	f7ff febd 	bl	801ac6c <_Balloc>
 801aef2:	4602      	mov	r2, r0
 801aef4:	b928      	cbnz	r0, 801af02 <__i2b+0x1a>
 801aef6:	4b05      	ldr	r3, [pc, #20]	@ (801af0c <__i2b+0x24>)
 801aef8:	4805      	ldr	r0, [pc, #20]	@ (801af10 <__i2b+0x28>)
 801aefa:	f240 1145 	movw	r1, #325	@ 0x145
 801aefe:	f000 fd89 	bl	801ba14 <__assert_func>
 801af02:	2301      	movs	r3, #1
 801af04:	6144      	str	r4, [r0, #20]
 801af06:	6103      	str	r3, [r0, #16]
 801af08:	bd10      	pop	{r4, pc}
 801af0a:	bf00      	nop
 801af0c:	0801d452 	.word	0x0801d452
 801af10:	0801d4c3 	.word	0x0801d4c3

0801af14 <__multiply>:
 801af14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801af18:	4617      	mov	r7, r2
 801af1a:	690a      	ldr	r2, [r1, #16]
 801af1c:	693b      	ldr	r3, [r7, #16]
 801af1e:	429a      	cmp	r2, r3
 801af20:	bfa8      	it	ge
 801af22:	463b      	movge	r3, r7
 801af24:	4689      	mov	r9, r1
 801af26:	bfa4      	itt	ge
 801af28:	460f      	movge	r7, r1
 801af2a:	4699      	movge	r9, r3
 801af2c:	693d      	ldr	r5, [r7, #16]
 801af2e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801af32:	68bb      	ldr	r3, [r7, #8]
 801af34:	6879      	ldr	r1, [r7, #4]
 801af36:	eb05 060a 	add.w	r6, r5, sl
 801af3a:	42b3      	cmp	r3, r6
 801af3c:	b085      	sub	sp, #20
 801af3e:	bfb8      	it	lt
 801af40:	3101      	addlt	r1, #1
 801af42:	f7ff fe93 	bl	801ac6c <_Balloc>
 801af46:	b930      	cbnz	r0, 801af56 <__multiply+0x42>
 801af48:	4602      	mov	r2, r0
 801af4a:	4b41      	ldr	r3, [pc, #260]	@ (801b050 <__multiply+0x13c>)
 801af4c:	4841      	ldr	r0, [pc, #260]	@ (801b054 <__multiply+0x140>)
 801af4e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801af52:	f000 fd5f 	bl	801ba14 <__assert_func>
 801af56:	f100 0414 	add.w	r4, r0, #20
 801af5a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801af5e:	4623      	mov	r3, r4
 801af60:	2200      	movs	r2, #0
 801af62:	4573      	cmp	r3, lr
 801af64:	d320      	bcc.n	801afa8 <__multiply+0x94>
 801af66:	f107 0814 	add.w	r8, r7, #20
 801af6a:	f109 0114 	add.w	r1, r9, #20
 801af6e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801af72:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801af76:	9302      	str	r3, [sp, #8]
 801af78:	1beb      	subs	r3, r5, r7
 801af7a:	3b15      	subs	r3, #21
 801af7c:	f023 0303 	bic.w	r3, r3, #3
 801af80:	3304      	adds	r3, #4
 801af82:	3715      	adds	r7, #21
 801af84:	42bd      	cmp	r5, r7
 801af86:	bf38      	it	cc
 801af88:	2304      	movcc	r3, #4
 801af8a:	9301      	str	r3, [sp, #4]
 801af8c:	9b02      	ldr	r3, [sp, #8]
 801af8e:	9103      	str	r1, [sp, #12]
 801af90:	428b      	cmp	r3, r1
 801af92:	d80c      	bhi.n	801afae <__multiply+0x9a>
 801af94:	2e00      	cmp	r6, #0
 801af96:	dd03      	ble.n	801afa0 <__multiply+0x8c>
 801af98:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801af9c:	2b00      	cmp	r3, #0
 801af9e:	d055      	beq.n	801b04c <__multiply+0x138>
 801afa0:	6106      	str	r6, [r0, #16]
 801afa2:	b005      	add	sp, #20
 801afa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801afa8:	f843 2b04 	str.w	r2, [r3], #4
 801afac:	e7d9      	b.n	801af62 <__multiply+0x4e>
 801afae:	f8b1 a000 	ldrh.w	sl, [r1]
 801afb2:	f1ba 0f00 	cmp.w	sl, #0
 801afb6:	d01f      	beq.n	801aff8 <__multiply+0xe4>
 801afb8:	46c4      	mov	ip, r8
 801afba:	46a1      	mov	r9, r4
 801afbc:	2700      	movs	r7, #0
 801afbe:	f85c 2b04 	ldr.w	r2, [ip], #4
 801afc2:	f8d9 3000 	ldr.w	r3, [r9]
 801afc6:	fa1f fb82 	uxth.w	fp, r2
 801afca:	b29b      	uxth	r3, r3
 801afcc:	fb0a 330b 	mla	r3, sl, fp, r3
 801afd0:	443b      	add	r3, r7
 801afd2:	f8d9 7000 	ldr.w	r7, [r9]
 801afd6:	0c12      	lsrs	r2, r2, #16
 801afd8:	0c3f      	lsrs	r7, r7, #16
 801afda:	fb0a 7202 	mla	r2, sl, r2, r7
 801afde:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801afe2:	b29b      	uxth	r3, r3
 801afe4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801afe8:	4565      	cmp	r5, ip
 801afea:	f849 3b04 	str.w	r3, [r9], #4
 801afee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801aff2:	d8e4      	bhi.n	801afbe <__multiply+0xaa>
 801aff4:	9b01      	ldr	r3, [sp, #4]
 801aff6:	50e7      	str	r7, [r4, r3]
 801aff8:	9b03      	ldr	r3, [sp, #12]
 801affa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801affe:	3104      	adds	r1, #4
 801b000:	f1b9 0f00 	cmp.w	r9, #0
 801b004:	d020      	beq.n	801b048 <__multiply+0x134>
 801b006:	6823      	ldr	r3, [r4, #0]
 801b008:	4647      	mov	r7, r8
 801b00a:	46a4      	mov	ip, r4
 801b00c:	f04f 0a00 	mov.w	sl, #0
 801b010:	f8b7 b000 	ldrh.w	fp, [r7]
 801b014:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801b018:	fb09 220b 	mla	r2, r9, fp, r2
 801b01c:	4452      	add	r2, sl
 801b01e:	b29b      	uxth	r3, r3
 801b020:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801b024:	f84c 3b04 	str.w	r3, [ip], #4
 801b028:	f857 3b04 	ldr.w	r3, [r7], #4
 801b02c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801b030:	f8bc 3000 	ldrh.w	r3, [ip]
 801b034:	fb09 330a 	mla	r3, r9, sl, r3
 801b038:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801b03c:	42bd      	cmp	r5, r7
 801b03e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801b042:	d8e5      	bhi.n	801b010 <__multiply+0xfc>
 801b044:	9a01      	ldr	r2, [sp, #4]
 801b046:	50a3      	str	r3, [r4, r2]
 801b048:	3404      	adds	r4, #4
 801b04a:	e79f      	b.n	801af8c <__multiply+0x78>
 801b04c:	3e01      	subs	r6, #1
 801b04e:	e7a1      	b.n	801af94 <__multiply+0x80>
 801b050:	0801d452 	.word	0x0801d452
 801b054:	0801d4c3 	.word	0x0801d4c3

0801b058 <__pow5mult>:
 801b058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b05c:	4615      	mov	r5, r2
 801b05e:	f012 0203 	ands.w	r2, r2, #3
 801b062:	4607      	mov	r7, r0
 801b064:	460e      	mov	r6, r1
 801b066:	d007      	beq.n	801b078 <__pow5mult+0x20>
 801b068:	4c25      	ldr	r4, [pc, #148]	@ (801b100 <__pow5mult+0xa8>)
 801b06a:	3a01      	subs	r2, #1
 801b06c:	2300      	movs	r3, #0
 801b06e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801b072:	f7ff fe5d 	bl	801ad30 <__multadd>
 801b076:	4606      	mov	r6, r0
 801b078:	10ad      	asrs	r5, r5, #2
 801b07a:	d03d      	beq.n	801b0f8 <__pow5mult+0xa0>
 801b07c:	69fc      	ldr	r4, [r7, #28]
 801b07e:	b97c      	cbnz	r4, 801b0a0 <__pow5mult+0x48>
 801b080:	2010      	movs	r0, #16
 801b082:	f7fc fdab 	bl	8017bdc <malloc>
 801b086:	4602      	mov	r2, r0
 801b088:	61f8      	str	r0, [r7, #28]
 801b08a:	b928      	cbnz	r0, 801b098 <__pow5mult+0x40>
 801b08c:	4b1d      	ldr	r3, [pc, #116]	@ (801b104 <__pow5mult+0xac>)
 801b08e:	481e      	ldr	r0, [pc, #120]	@ (801b108 <__pow5mult+0xb0>)
 801b090:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801b094:	f000 fcbe 	bl	801ba14 <__assert_func>
 801b098:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801b09c:	6004      	str	r4, [r0, #0]
 801b09e:	60c4      	str	r4, [r0, #12]
 801b0a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801b0a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801b0a8:	b94c      	cbnz	r4, 801b0be <__pow5mult+0x66>
 801b0aa:	f240 2171 	movw	r1, #625	@ 0x271
 801b0ae:	4638      	mov	r0, r7
 801b0b0:	f7ff ff1a 	bl	801aee8 <__i2b>
 801b0b4:	2300      	movs	r3, #0
 801b0b6:	f8c8 0008 	str.w	r0, [r8, #8]
 801b0ba:	4604      	mov	r4, r0
 801b0bc:	6003      	str	r3, [r0, #0]
 801b0be:	f04f 0900 	mov.w	r9, #0
 801b0c2:	07eb      	lsls	r3, r5, #31
 801b0c4:	d50a      	bpl.n	801b0dc <__pow5mult+0x84>
 801b0c6:	4631      	mov	r1, r6
 801b0c8:	4622      	mov	r2, r4
 801b0ca:	4638      	mov	r0, r7
 801b0cc:	f7ff ff22 	bl	801af14 <__multiply>
 801b0d0:	4631      	mov	r1, r6
 801b0d2:	4680      	mov	r8, r0
 801b0d4:	4638      	mov	r0, r7
 801b0d6:	f7ff fe09 	bl	801acec <_Bfree>
 801b0da:	4646      	mov	r6, r8
 801b0dc:	106d      	asrs	r5, r5, #1
 801b0de:	d00b      	beq.n	801b0f8 <__pow5mult+0xa0>
 801b0e0:	6820      	ldr	r0, [r4, #0]
 801b0e2:	b938      	cbnz	r0, 801b0f4 <__pow5mult+0x9c>
 801b0e4:	4622      	mov	r2, r4
 801b0e6:	4621      	mov	r1, r4
 801b0e8:	4638      	mov	r0, r7
 801b0ea:	f7ff ff13 	bl	801af14 <__multiply>
 801b0ee:	6020      	str	r0, [r4, #0]
 801b0f0:	f8c0 9000 	str.w	r9, [r0]
 801b0f4:	4604      	mov	r4, r0
 801b0f6:	e7e4      	b.n	801b0c2 <__pow5mult+0x6a>
 801b0f8:	4630      	mov	r0, r6
 801b0fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b0fe:	bf00      	nop
 801b100:	0801d6c4 	.word	0x0801d6c4
 801b104:	0801d3e3 	.word	0x0801d3e3
 801b108:	0801d4c3 	.word	0x0801d4c3

0801b10c <__lshift>:
 801b10c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b110:	460c      	mov	r4, r1
 801b112:	6849      	ldr	r1, [r1, #4]
 801b114:	6923      	ldr	r3, [r4, #16]
 801b116:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801b11a:	68a3      	ldr	r3, [r4, #8]
 801b11c:	4607      	mov	r7, r0
 801b11e:	4691      	mov	r9, r2
 801b120:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801b124:	f108 0601 	add.w	r6, r8, #1
 801b128:	42b3      	cmp	r3, r6
 801b12a:	db0b      	blt.n	801b144 <__lshift+0x38>
 801b12c:	4638      	mov	r0, r7
 801b12e:	f7ff fd9d 	bl	801ac6c <_Balloc>
 801b132:	4605      	mov	r5, r0
 801b134:	b948      	cbnz	r0, 801b14a <__lshift+0x3e>
 801b136:	4602      	mov	r2, r0
 801b138:	4b28      	ldr	r3, [pc, #160]	@ (801b1dc <__lshift+0xd0>)
 801b13a:	4829      	ldr	r0, [pc, #164]	@ (801b1e0 <__lshift+0xd4>)
 801b13c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801b140:	f000 fc68 	bl	801ba14 <__assert_func>
 801b144:	3101      	adds	r1, #1
 801b146:	005b      	lsls	r3, r3, #1
 801b148:	e7ee      	b.n	801b128 <__lshift+0x1c>
 801b14a:	2300      	movs	r3, #0
 801b14c:	f100 0114 	add.w	r1, r0, #20
 801b150:	f100 0210 	add.w	r2, r0, #16
 801b154:	4618      	mov	r0, r3
 801b156:	4553      	cmp	r3, sl
 801b158:	db33      	blt.n	801b1c2 <__lshift+0xb6>
 801b15a:	6920      	ldr	r0, [r4, #16]
 801b15c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801b160:	f104 0314 	add.w	r3, r4, #20
 801b164:	f019 091f 	ands.w	r9, r9, #31
 801b168:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801b16c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801b170:	d02b      	beq.n	801b1ca <__lshift+0xbe>
 801b172:	f1c9 0e20 	rsb	lr, r9, #32
 801b176:	468a      	mov	sl, r1
 801b178:	2200      	movs	r2, #0
 801b17a:	6818      	ldr	r0, [r3, #0]
 801b17c:	fa00 f009 	lsl.w	r0, r0, r9
 801b180:	4310      	orrs	r0, r2
 801b182:	f84a 0b04 	str.w	r0, [sl], #4
 801b186:	f853 2b04 	ldr.w	r2, [r3], #4
 801b18a:	459c      	cmp	ip, r3
 801b18c:	fa22 f20e 	lsr.w	r2, r2, lr
 801b190:	d8f3      	bhi.n	801b17a <__lshift+0x6e>
 801b192:	ebac 0304 	sub.w	r3, ip, r4
 801b196:	3b15      	subs	r3, #21
 801b198:	f023 0303 	bic.w	r3, r3, #3
 801b19c:	3304      	adds	r3, #4
 801b19e:	f104 0015 	add.w	r0, r4, #21
 801b1a2:	4560      	cmp	r0, ip
 801b1a4:	bf88      	it	hi
 801b1a6:	2304      	movhi	r3, #4
 801b1a8:	50ca      	str	r2, [r1, r3]
 801b1aa:	b10a      	cbz	r2, 801b1b0 <__lshift+0xa4>
 801b1ac:	f108 0602 	add.w	r6, r8, #2
 801b1b0:	3e01      	subs	r6, #1
 801b1b2:	4638      	mov	r0, r7
 801b1b4:	612e      	str	r6, [r5, #16]
 801b1b6:	4621      	mov	r1, r4
 801b1b8:	f7ff fd98 	bl	801acec <_Bfree>
 801b1bc:	4628      	mov	r0, r5
 801b1be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b1c2:	f842 0f04 	str.w	r0, [r2, #4]!
 801b1c6:	3301      	adds	r3, #1
 801b1c8:	e7c5      	b.n	801b156 <__lshift+0x4a>
 801b1ca:	3904      	subs	r1, #4
 801b1cc:	f853 2b04 	ldr.w	r2, [r3], #4
 801b1d0:	f841 2f04 	str.w	r2, [r1, #4]!
 801b1d4:	459c      	cmp	ip, r3
 801b1d6:	d8f9      	bhi.n	801b1cc <__lshift+0xc0>
 801b1d8:	e7ea      	b.n	801b1b0 <__lshift+0xa4>
 801b1da:	bf00      	nop
 801b1dc:	0801d452 	.word	0x0801d452
 801b1e0:	0801d4c3 	.word	0x0801d4c3

0801b1e4 <__mcmp>:
 801b1e4:	690a      	ldr	r2, [r1, #16]
 801b1e6:	4603      	mov	r3, r0
 801b1e8:	6900      	ldr	r0, [r0, #16]
 801b1ea:	1a80      	subs	r0, r0, r2
 801b1ec:	b530      	push	{r4, r5, lr}
 801b1ee:	d10e      	bne.n	801b20e <__mcmp+0x2a>
 801b1f0:	3314      	adds	r3, #20
 801b1f2:	3114      	adds	r1, #20
 801b1f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801b1f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801b1fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801b200:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801b204:	4295      	cmp	r5, r2
 801b206:	d003      	beq.n	801b210 <__mcmp+0x2c>
 801b208:	d205      	bcs.n	801b216 <__mcmp+0x32>
 801b20a:	f04f 30ff 	mov.w	r0, #4294967295
 801b20e:	bd30      	pop	{r4, r5, pc}
 801b210:	42a3      	cmp	r3, r4
 801b212:	d3f3      	bcc.n	801b1fc <__mcmp+0x18>
 801b214:	e7fb      	b.n	801b20e <__mcmp+0x2a>
 801b216:	2001      	movs	r0, #1
 801b218:	e7f9      	b.n	801b20e <__mcmp+0x2a>
	...

0801b21c <__mdiff>:
 801b21c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b220:	4689      	mov	r9, r1
 801b222:	4606      	mov	r6, r0
 801b224:	4611      	mov	r1, r2
 801b226:	4648      	mov	r0, r9
 801b228:	4614      	mov	r4, r2
 801b22a:	f7ff ffdb 	bl	801b1e4 <__mcmp>
 801b22e:	1e05      	subs	r5, r0, #0
 801b230:	d112      	bne.n	801b258 <__mdiff+0x3c>
 801b232:	4629      	mov	r1, r5
 801b234:	4630      	mov	r0, r6
 801b236:	f7ff fd19 	bl	801ac6c <_Balloc>
 801b23a:	4602      	mov	r2, r0
 801b23c:	b928      	cbnz	r0, 801b24a <__mdiff+0x2e>
 801b23e:	4b3f      	ldr	r3, [pc, #252]	@ (801b33c <__mdiff+0x120>)
 801b240:	f240 2137 	movw	r1, #567	@ 0x237
 801b244:	483e      	ldr	r0, [pc, #248]	@ (801b340 <__mdiff+0x124>)
 801b246:	f000 fbe5 	bl	801ba14 <__assert_func>
 801b24a:	2301      	movs	r3, #1
 801b24c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801b250:	4610      	mov	r0, r2
 801b252:	b003      	add	sp, #12
 801b254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b258:	bfbc      	itt	lt
 801b25a:	464b      	movlt	r3, r9
 801b25c:	46a1      	movlt	r9, r4
 801b25e:	4630      	mov	r0, r6
 801b260:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801b264:	bfba      	itte	lt
 801b266:	461c      	movlt	r4, r3
 801b268:	2501      	movlt	r5, #1
 801b26a:	2500      	movge	r5, #0
 801b26c:	f7ff fcfe 	bl	801ac6c <_Balloc>
 801b270:	4602      	mov	r2, r0
 801b272:	b918      	cbnz	r0, 801b27c <__mdiff+0x60>
 801b274:	4b31      	ldr	r3, [pc, #196]	@ (801b33c <__mdiff+0x120>)
 801b276:	f240 2145 	movw	r1, #581	@ 0x245
 801b27a:	e7e3      	b.n	801b244 <__mdiff+0x28>
 801b27c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801b280:	6926      	ldr	r6, [r4, #16]
 801b282:	60c5      	str	r5, [r0, #12]
 801b284:	f109 0310 	add.w	r3, r9, #16
 801b288:	f109 0514 	add.w	r5, r9, #20
 801b28c:	f104 0e14 	add.w	lr, r4, #20
 801b290:	f100 0b14 	add.w	fp, r0, #20
 801b294:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801b298:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801b29c:	9301      	str	r3, [sp, #4]
 801b29e:	46d9      	mov	r9, fp
 801b2a0:	f04f 0c00 	mov.w	ip, #0
 801b2a4:	9b01      	ldr	r3, [sp, #4]
 801b2a6:	f85e 0b04 	ldr.w	r0, [lr], #4
 801b2aa:	f853 af04 	ldr.w	sl, [r3, #4]!
 801b2ae:	9301      	str	r3, [sp, #4]
 801b2b0:	fa1f f38a 	uxth.w	r3, sl
 801b2b4:	4619      	mov	r1, r3
 801b2b6:	b283      	uxth	r3, r0
 801b2b8:	1acb      	subs	r3, r1, r3
 801b2ba:	0c00      	lsrs	r0, r0, #16
 801b2bc:	4463      	add	r3, ip
 801b2be:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801b2c2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801b2c6:	b29b      	uxth	r3, r3
 801b2c8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801b2cc:	4576      	cmp	r6, lr
 801b2ce:	f849 3b04 	str.w	r3, [r9], #4
 801b2d2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801b2d6:	d8e5      	bhi.n	801b2a4 <__mdiff+0x88>
 801b2d8:	1b33      	subs	r3, r6, r4
 801b2da:	3b15      	subs	r3, #21
 801b2dc:	f023 0303 	bic.w	r3, r3, #3
 801b2e0:	3415      	adds	r4, #21
 801b2e2:	3304      	adds	r3, #4
 801b2e4:	42a6      	cmp	r6, r4
 801b2e6:	bf38      	it	cc
 801b2e8:	2304      	movcc	r3, #4
 801b2ea:	441d      	add	r5, r3
 801b2ec:	445b      	add	r3, fp
 801b2ee:	461e      	mov	r6, r3
 801b2f0:	462c      	mov	r4, r5
 801b2f2:	4544      	cmp	r4, r8
 801b2f4:	d30e      	bcc.n	801b314 <__mdiff+0xf8>
 801b2f6:	f108 0103 	add.w	r1, r8, #3
 801b2fa:	1b49      	subs	r1, r1, r5
 801b2fc:	f021 0103 	bic.w	r1, r1, #3
 801b300:	3d03      	subs	r5, #3
 801b302:	45a8      	cmp	r8, r5
 801b304:	bf38      	it	cc
 801b306:	2100      	movcc	r1, #0
 801b308:	440b      	add	r3, r1
 801b30a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801b30e:	b191      	cbz	r1, 801b336 <__mdiff+0x11a>
 801b310:	6117      	str	r7, [r2, #16]
 801b312:	e79d      	b.n	801b250 <__mdiff+0x34>
 801b314:	f854 1b04 	ldr.w	r1, [r4], #4
 801b318:	46e6      	mov	lr, ip
 801b31a:	0c08      	lsrs	r0, r1, #16
 801b31c:	fa1c fc81 	uxtah	ip, ip, r1
 801b320:	4471      	add	r1, lr
 801b322:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801b326:	b289      	uxth	r1, r1
 801b328:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801b32c:	f846 1b04 	str.w	r1, [r6], #4
 801b330:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801b334:	e7dd      	b.n	801b2f2 <__mdiff+0xd6>
 801b336:	3f01      	subs	r7, #1
 801b338:	e7e7      	b.n	801b30a <__mdiff+0xee>
 801b33a:	bf00      	nop
 801b33c:	0801d452 	.word	0x0801d452
 801b340:	0801d4c3 	.word	0x0801d4c3

0801b344 <__ulp>:
 801b344:	b082      	sub	sp, #8
 801b346:	ed8d 0b00 	vstr	d0, [sp]
 801b34a:	9a01      	ldr	r2, [sp, #4]
 801b34c:	4b0f      	ldr	r3, [pc, #60]	@ (801b38c <__ulp+0x48>)
 801b34e:	4013      	ands	r3, r2
 801b350:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801b354:	2b00      	cmp	r3, #0
 801b356:	dc08      	bgt.n	801b36a <__ulp+0x26>
 801b358:	425b      	negs	r3, r3
 801b35a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801b35e:	ea4f 5223 	mov.w	r2, r3, asr #20
 801b362:	da04      	bge.n	801b36e <__ulp+0x2a>
 801b364:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801b368:	4113      	asrs	r3, r2
 801b36a:	2200      	movs	r2, #0
 801b36c:	e008      	b.n	801b380 <__ulp+0x3c>
 801b36e:	f1a2 0314 	sub.w	r3, r2, #20
 801b372:	2b1e      	cmp	r3, #30
 801b374:	bfda      	itte	le
 801b376:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801b37a:	40da      	lsrle	r2, r3
 801b37c:	2201      	movgt	r2, #1
 801b37e:	2300      	movs	r3, #0
 801b380:	4619      	mov	r1, r3
 801b382:	4610      	mov	r0, r2
 801b384:	ec41 0b10 	vmov	d0, r0, r1
 801b388:	b002      	add	sp, #8
 801b38a:	4770      	bx	lr
 801b38c:	7ff00000 	.word	0x7ff00000

0801b390 <__b2d>:
 801b390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b394:	6906      	ldr	r6, [r0, #16]
 801b396:	f100 0814 	add.w	r8, r0, #20
 801b39a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801b39e:	1f37      	subs	r7, r6, #4
 801b3a0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801b3a4:	4610      	mov	r0, r2
 801b3a6:	f7ff fd53 	bl	801ae50 <__hi0bits>
 801b3aa:	f1c0 0320 	rsb	r3, r0, #32
 801b3ae:	280a      	cmp	r0, #10
 801b3b0:	600b      	str	r3, [r1, #0]
 801b3b2:	491b      	ldr	r1, [pc, #108]	@ (801b420 <__b2d+0x90>)
 801b3b4:	dc15      	bgt.n	801b3e2 <__b2d+0x52>
 801b3b6:	f1c0 0c0b 	rsb	ip, r0, #11
 801b3ba:	fa22 f30c 	lsr.w	r3, r2, ip
 801b3be:	45b8      	cmp	r8, r7
 801b3c0:	ea43 0501 	orr.w	r5, r3, r1
 801b3c4:	bf34      	ite	cc
 801b3c6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801b3ca:	2300      	movcs	r3, #0
 801b3cc:	3015      	adds	r0, #21
 801b3ce:	fa02 f000 	lsl.w	r0, r2, r0
 801b3d2:	fa23 f30c 	lsr.w	r3, r3, ip
 801b3d6:	4303      	orrs	r3, r0
 801b3d8:	461c      	mov	r4, r3
 801b3da:	ec45 4b10 	vmov	d0, r4, r5
 801b3de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b3e2:	45b8      	cmp	r8, r7
 801b3e4:	bf3a      	itte	cc
 801b3e6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801b3ea:	f1a6 0708 	subcc.w	r7, r6, #8
 801b3ee:	2300      	movcs	r3, #0
 801b3f0:	380b      	subs	r0, #11
 801b3f2:	d012      	beq.n	801b41a <__b2d+0x8a>
 801b3f4:	f1c0 0120 	rsb	r1, r0, #32
 801b3f8:	fa23 f401 	lsr.w	r4, r3, r1
 801b3fc:	4082      	lsls	r2, r0
 801b3fe:	4322      	orrs	r2, r4
 801b400:	4547      	cmp	r7, r8
 801b402:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801b406:	bf8c      	ite	hi
 801b408:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801b40c:	2200      	movls	r2, #0
 801b40e:	4083      	lsls	r3, r0
 801b410:	40ca      	lsrs	r2, r1
 801b412:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801b416:	4313      	orrs	r3, r2
 801b418:	e7de      	b.n	801b3d8 <__b2d+0x48>
 801b41a:	ea42 0501 	orr.w	r5, r2, r1
 801b41e:	e7db      	b.n	801b3d8 <__b2d+0x48>
 801b420:	3ff00000 	.word	0x3ff00000

0801b424 <__d2b>:
 801b424:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b428:	460f      	mov	r7, r1
 801b42a:	2101      	movs	r1, #1
 801b42c:	ec59 8b10 	vmov	r8, r9, d0
 801b430:	4616      	mov	r6, r2
 801b432:	f7ff fc1b 	bl	801ac6c <_Balloc>
 801b436:	4604      	mov	r4, r0
 801b438:	b930      	cbnz	r0, 801b448 <__d2b+0x24>
 801b43a:	4602      	mov	r2, r0
 801b43c:	4b23      	ldr	r3, [pc, #140]	@ (801b4cc <__d2b+0xa8>)
 801b43e:	4824      	ldr	r0, [pc, #144]	@ (801b4d0 <__d2b+0xac>)
 801b440:	f240 310f 	movw	r1, #783	@ 0x30f
 801b444:	f000 fae6 	bl	801ba14 <__assert_func>
 801b448:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801b44c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b450:	b10d      	cbz	r5, 801b456 <__d2b+0x32>
 801b452:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801b456:	9301      	str	r3, [sp, #4]
 801b458:	f1b8 0300 	subs.w	r3, r8, #0
 801b45c:	d023      	beq.n	801b4a6 <__d2b+0x82>
 801b45e:	4668      	mov	r0, sp
 801b460:	9300      	str	r3, [sp, #0]
 801b462:	f7ff fd14 	bl	801ae8e <__lo0bits>
 801b466:	e9dd 1200 	ldrd	r1, r2, [sp]
 801b46a:	b1d0      	cbz	r0, 801b4a2 <__d2b+0x7e>
 801b46c:	f1c0 0320 	rsb	r3, r0, #32
 801b470:	fa02 f303 	lsl.w	r3, r2, r3
 801b474:	430b      	orrs	r3, r1
 801b476:	40c2      	lsrs	r2, r0
 801b478:	6163      	str	r3, [r4, #20]
 801b47a:	9201      	str	r2, [sp, #4]
 801b47c:	9b01      	ldr	r3, [sp, #4]
 801b47e:	61a3      	str	r3, [r4, #24]
 801b480:	2b00      	cmp	r3, #0
 801b482:	bf0c      	ite	eq
 801b484:	2201      	moveq	r2, #1
 801b486:	2202      	movne	r2, #2
 801b488:	6122      	str	r2, [r4, #16]
 801b48a:	b1a5      	cbz	r5, 801b4b6 <__d2b+0x92>
 801b48c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801b490:	4405      	add	r5, r0
 801b492:	603d      	str	r5, [r7, #0]
 801b494:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801b498:	6030      	str	r0, [r6, #0]
 801b49a:	4620      	mov	r0, r4
 801b49c:	b003      	add	sp, #12
 801b49e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b4a2:	6161      	str	r1, [r4, #20]
 801b4a4:	e7ea      	b.n	801b47c <__d2b+0x58>
 801b4a6:	a801      	add	r0, sp, #4
 801b4a8:	f7ff fcf1 	bl	801ae8e <__lo0bits>
 801b4ac:	9b01      	ldr	r3, [sp, #4]
 801b4ae:	6163      	str	r3, [r4, #20]
 801b4b0:	3020      	adds	r0, #32
 801b4b2:	2201      	movs	r2, #1
 801b4b4:	e7e8      	b.n	801b488 <__d2b+0x64>
 801b4b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b4ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801b4be:	6038      	str	r0, [r7, #0]
 801b4c0:	6918      	ldr	r0, [r3, #16]
 801b4c2:	f7ff fcc5 	bl	801ae50 <__hi0bits>
 801b4c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b4ca:	e7e5      	b.n	801b498 <__d2b+0x74>
 801b4cc:	0801d452 	.word	0x0801d452
 801b4d0:	0801d4c3 	.word	0x0801d4c3

0801b4d4 <__ratio>:
 801b4d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b4d8:	b085      	sub	sp, #20
 801b4da:	e9cd 1000 	strd	r1, r0, [sp]
 801b4de:	a902      	add	r1, sp, #8
 801b4e0:	f7ff ff56 	bl	801b390 <__b2d>
 801b4e4:	9800      	ldr	r0, [sp, #0]
 801b4e6:	a903      	add	r1, sp, #12
 801b4e8:	ec55 4b10 	vmov	r4, r5, d0
 801b4ec:	f7ff ff50 	bl	801b390 <__b2d>
 801b4f0:	9b01      	ldr	r3, [sp, #4]
 801b4f2:	6919      	ldr	r1, [r3, #16]
 801b4f4:	9b00      	ldr	r3, [sp, #0]
 801b4f6:	691b      	ldr	r3, [r3, #16]
 801b4f8:	1ac9      	subs	r1, r1, r3
 801b4fa:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801b4fe:	1a9b      	subs	r3, r3, r2
 801b500:	ec5b ab10 	vmov	sl, fp, d0
 801b504:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801b508:	2b00      	cmp	r3, #0
 801b50a:	bfce      	itee	gt
 801b50c:	462a      	movgt	r2, r5
 801b50e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801b512:	465a      	movle	r2, fp
 801b514:	462f      	mov	r7, r5
 801b516:	46d9      	mov	r9, fp
 801b518:	bfcc      	ite	gt
 801b51a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801b51e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801b522:	464b      	mov	r3, r9
 801b524:	4652      	mov	r2, sl
 801b526:	4620      	mov	r0, r4
 801b528:	4639      	mov	r1, r7
 801b52a:	f7e5 f99f 	bl	800086c <__aeabi_ddiv>
 801b52e:	ec41 0b10 	vmov	d0, r0, r1
 801b532:	b005      	add	sp, #20
 801b534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801b538 <__copybits>:
 801b538:	3901      	subs	r1, #1
 801b53a:	b570      	push	{r4, r5, r6, lr}
 801b53c:	1149      	asrs	r1, r1, #5
 801b53e:	6914      	ldr	r4, [r2, #16]
 801b540:	3101      	adds	r1, #1
 801b542:	f102 0314 	add.w	r3, r2, #20
 801b546:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801b54a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801b54e:	1f05      	subs	r5, r0, #4
 801b550:	42a3      	cmp	r3, r4
 801b552:	d30c      	bcc.n	801b56e <__copybits+0x36>
 801b554:	1aa3      	subs	r3, r4, r2
 801b556:	3b11      	subs	r3, #17
 801b558:	f023 0303 	bic.w	r3, r3, #3
 801b55c:	3211      	adds	r2, #17
 801b55e:	42a2      	cmp	r2, r4
 801b560:	bf88      	it	hi
 801b562:	2300      	movhi	r3, #0
 801b564:	4418      	add	r0, r3
 801b566:	2300      	movs	r3, #0
 801b568:	4288      	cmp	r0, r1
 801b56a:	d305      	bcc.n	801b578 <__copybits+0x40>
 801b56c:	bd70      	pop	{r4, r5, r6, pc}
 801b56e:	f853 6b04 	ldr.w	r6, [r3], #4
 801b572:	f845 6f04 	str.w	r6, [r5, #4]!
 801b576:	e7eb      	b.n	801b550 <__copybits+0x18>
 801b578:	f840 3b04 	str.w	r3, [r0], #4
 801b57c:	e7f4      	b.n	801b568 <__copybits+0x30>

0801b57e <__any_on>:
 801b57e:	f100 0214 	add.w	r2, r0, #20
 801b582:	6900      	ldr	r0, [r0, #16]
 801b584:	114b      	asrs	r3, r1, #5
 801b586:	4298      	cmp	r0, r3
 801b588:	b510      	push	{r4, lr}
 801b58a:	db11      	blt.n	801b5b0 <__any_on+0x32>
 801b58c:	dd0a      	ble.n	801b5a4 <__any_on+0x26>
 801b58e:	f011 011f 	ands.w	r1, r1, #31
 801b592:	d007      	beq.n	801b5a4 <__any_on+0x26>
 801b594:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801b598:	fa24 f001 	lsr.w	r0, r4, r1
 801b59c:	fa00 f101 	lsl.w	r1, r0, r1
 801b5a0:	428c      	cmp	r4, r1
 801b5a2:	d10b      	bne.n	801b5bc <__any_on+0x3e>
 801b5a4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801b5a8:	4293      	cmp	r3, r2
 801b5aa:	d803      	bhi.n	801b5b4 <__any_on+0x36>
 801b5ac:	2000      	movs	r0, #0
 801b5ae:	bd10      	pop	{r4, pc}
 801b5b0:	4603      	mov	r3, r0
 801b5b2:	e7f7      	b.n	801b5a4 <__any_on+0x26>
 801b5b4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801b5b8:	2900      	cmp	r1, #0
 801b5ba:	d0f5      	beq.n	801b5a8 <__any_on+0x2a>
 801b5bc:	2001      	movs	r0, #1
 801b5be:	e7f6      	b.n	801b5ae <__any_on+0x30>

0801b5c0 <__ascii_wctomb>:
 801b5c0:	4603      	mov	r3, r0
 801b5c2:	4608      	mov	r0, r1
 801b5c4:	b141      	cbz	r1, 801b5d8 <__ascii_wctomb+0x18>
 801b5c6:	2aff      	cmp	r2, #255	@ 0xff
 801b5c8:	d904      	bls.n	801b5d4 <__ascii_wctomb+0x14>
 801b5ca:	228a      	movs	r2, #138	@ 0x8a
 801b5cc:	601a      	str	r2, [r3, #0]
 801b5ce:	f04f 30ff 	mov.w	r0, #4294967295
 801b5d2:	4770      	bx	lr
 801b5d4:	700a      	strb	r2, [r1, #0]
 801b5d6:	2001      	movs	r0, #1
 801b5d8:	4770      	bx	lr

0801b5da <__ssputs_r>:
 801b5da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b5de:	688e      	ldr	r6, [r1, #8]
 801b5e0:	461f      	mov	r7, r3
 801b5e2:	42be      	cmp	r6, r7
 801b5e4:	680b      	ldr	r3, [r1, #0]
 801b5e6:	4682      	mov	sl, r0
 801b5e8:	460c      	mov	r4, r1
 801b5ea:	4690      	mov	r8, r2
 801b5ec:	d82d      	bhi.n	801b64a <__ssputs_r+0x70>
 801b5ee:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b5f2:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801b5f6:	d026      	beq.n	801b646 <__ssputs_r+0x6c>
 801b5f8:	6965      	ldr	r5, [r4, #20]
 801b5fa:	6909      	ldr	r1, [r1, #16]
 801b5fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b600:	eba3 0901 	sub.w	r9, r3, r1
 801b604:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b608:	1c7b      	adds	r3, r7, #1
 801b60a:	444b      	add	r3, r9
 801b60c:	106d      	asrs	r5, r5, #1
 801b60e:	429d      	cmp	r5, r3
 801b610:	bf38      	it	cc
 801b612:	461d      	movcc	r5, r3
 801b614:	0553      	lsls	r3, r2, #21
 801b616:	d527      	bpl.n	801b668 <__ssputs_r+0x8e>
 801b618:	4629      	mov	r1, r5
 801b61a:	f7fc fb11 	bl	8017c40 <_malloc_r>
 801b61e:	4606      	mov	r6, r0
 801b620:	b360      	cbz	r0, 801b67c <__ssputs_r+0xa2>
 801b622:	6921      	ldr	r1, [r4, #16]
 801b624:	464a      	mov	r2, r9
 801b626:	f7fe f914 	bl	8019852 <memcpy>
 801b62a:	89a3      	ldrh	r3, [r4, #12]
 801b62c:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801b630:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b634:	81a3      	strh	r3, [r4, #12]
 801b636:	6126      	str	r6, [r4, #16]
 801b638:	6165      	str	r5, [r4, #20]
 801b63a:	444e      	add	r6, r9
 801b63c:	eba5 0509 	sub.w	r5, r5, r9
 801b640:	6026      	str	r6, [r4, #0]
 801b642:	60a5      	str	r5, [r4, #8]
 801b644:	463e      	mov	r6, r7
 801b646:	42be      	cmp	r6, r7
 801b648:	d900      	bls.n	801b64c <__ssputs_r+0x72>
 801b64a:	463e      	mov	r6, r7
 801b64c:	6820      	ldr	r0, [r4, #0]
 801b64e:	4632      	mov	r2, r6
 801b650:	4641      	mov	r1, r8
 801b652:	f000 f9c5 	bl	801b9e0 <memmove>
 801b656:	68a3      	ldr	r3, [r4, #8]
 801b658:	1b9b      	subs	r3, r3, r6
 801b65a:	60a3      	str	r3, [r4, #8]
 801b65c:	6823      	ldr	r3, [r4, #0]
 801b65e:	4433      	add	r3, r6
 801b660:	6023      	str	r3, [r4, #0]
 801b662:	2000      	movs	r0, #0
 801b664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b668:	462a      	mov	r2, r5
 801b66a:	f000 fa05 	bl	801ba78 <_realloc_r>
 801b66e:	4606      	mov	r6, r0
 801b670:	2800      	cmp	r0, #0
 801b672:	d1e0      	bne.n	801b636 <__ssputs_r+0x5c>
 801b674:	6921      	ldr	r1, [r4, #16]
 801b676:	4650      	mov	r0, sl
 801b678:	f7fe ff62 	bl	801a540 <_free_r>
 801b67c:	230c      	movs	r3, #12
 801b67e:	f8ca 3000 	str.w	r3, [sl]
 801b682:	89a3      	ldrh	r3, [r4, #12]
 801b684:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b688:	81a3      	strh	r3, [r4, #12]
 801b68a:	f04f 30ff 	mov.w	r0, #4294967295
 801b68e:	e7e9      	b.n	801b664 <__ssputs_r+0x8a>

0801b690 <_svfiprintf_r>:
 801b690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b694:	4698      	mov	r8, r3
 801b696:	898b      	ldrh	r3, [r1, #12]
 801b698:	061b      	lsls	r3, r3, #24
 801b69a:	b09d      	sub	sp, #116	@ 0x74
 801b69c:	4607      	mov	r7, r0
 801b69e:	460d      	mov	r5, r1
 801b6a0:	4614      	mov	r4, r2
 801b6a2:	d510      	bpl.n	801b6c6 <_svfiprintf_r+0x36>
 801b6a4:	690b      	ldr	r3, [r1, #16]
 801b6a6:	b973      	cbnz	r3, 801b6c6 <_svfiprintf_r+0x36>
 801b6a8:	2140      	movs	r1, #64	@ 0x40
 801b6aa:	f7fc fac9 	bl	8017c40 <_malloc_r>
 801b6ae:	6028      	str	r0, [r5, #0]
 801b6b0:	6128      	str	r0, [r5, #16]
 801b6b2:	b930      	cbnz	r0, 801b6c2 <_svfiprintf_r+0x32>
 801b6b4:	230c      	movs	r3, #12
 801b6b6:	603b      	str	r3, [r7, #0]
 801b6b8:	f04f 30ff 	mov.w	r0, #4294967295
 801b6bc:	b01d      	add	sp, #116	@ 0x74
 801b6be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b6c2:	2340      	movs	r3, #64	@ 0x40
 801b6c4:	616b      	str	r3, [r5, #20]
 801b6c6:	2300      	movs	r3, #0
 801b6c8:	9309      	str	r3, [sp, #36]	@ 0x24
 801b6ca:	2320      	movs	r3, #32
 801b6cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b6d0:	f8cd 800c 	str.w	r8, [sp, #12]
 801b6d4:	2330      	movs	r3, #48	@ 0x30
 801b6d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801b874 <_svfiprintf_r+0x1e4>
 801b6da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b6de:	f04f 0901 	mov.w	r9, #1
 801b6e2:	4623      	mov	r3, r4
 801b6e4:	469a      	mov	sl, r3
 801b6e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b6ea:	b10a      	cbz	r2, 801b6f0 <_svfiprintf_r+0x60>
 801b6ec:	2a25      	cmp	r2, #37	@ 0x25
 801b6ee:	d1f9      	bne.n	801b6e4 <_svfiprintf_r+0x54>
 801b6f0:	ebba 0b04 	subs.w	fp, sl, r4
 801b6f4:	d00b      	beq.n	801b70e <_svfiprintf_r+0x7e>
 801b6f6:	465b      	mov	r3, fp
 801b6f8:	4622      	mov	r2, r4
 801b6fa:	4629      	mov	r1, r5
 801b6fc:	4638      	mov	r0, r7
 801b6fe:	f7ff ff6c 	bl	801b5da <__ssputs_r>
 801b702:	3001      	adds	r0, #1
 801b704:	f000 80a7 	beq.w	801b856 <_svfiprintf_r+0x1c6>
 801b708:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b70a:	445a      	add	r2, fp
 801b70c:	9209      	str	r2, [sp, #36]	@ 0x24
 801b70e:	f89a 3000 	ldrb.w	r3, [sl]
 801b712:	2b00      	cmp	r3, #0
 801b714:	f000 809f 	beq.w	801b856 <_svfiprintf_r+0x1c6>
 801b718:	2300      	movs	r3, #0
 801b71a:	f04f 32ff 	mov.w	r2, #4294967295
 801b71e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b722:	f10a 0a01 	add.w	sl, sl, #1
 801b726:	9304      	str	r3, [sp, #16]
 801b728:	9307      	str	r3, [sp, #28]
 801b72a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b72e:	931a      	str	r3, [sp, #104]	@ 0x68
 801b730:	4654      	mov	r4, sl
 801b732:	2205      	movs	r2, #5
 801b734:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b738:	484e      	ldr	r0, [pc, #312]	@ (801b874 <_svfiprintf_r+0x1e4>)
 801b73a:	f7e4 fd59 	bl	80001f0 <memchr>
 801b73e:	9a04      	ldr	r2, [sp, #16]
 801b740:	b9d8      	cbnz	r0, 801b77a <_svfiprintf_r+0xea>
 801b742:	06d0      	lsls	r0, r2, #27
 801b744:	bf44      	itt	mi
 801b746:	2320      	movmi	r3, #32
 801b748:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b74c:	0711      	lsls	r1, r2, #28
 801b74e:	bf44      	itt	mi
 801b750:	232b      	movmi	r3, #43	@ 0x2b
 801b752:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b756:	f89a 3000 	ldrb.w	r3, [sl]
 801b75a:	2b2a      	cmp	r3, #42	@ 0x2a
 801b75c:	d015      	beq.n	801b78a <_svfiprintf_r+0xfa>
 801b75e:	9a07      	ldr	r2, [sp, #28]
 801b760:	4654      	mov	r4, sl
 801b762:	2000      	movs	r0, #0
 801b764:	f04f 0c0a 	mov.w	ip, #10
 801b768:	4621      	mov	r1, r4
 801b76a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b76e:	3b30      	subs	r3, #48	@ 0x30
 801b770:	2b09      	cmp	r3, #9
 801b772:	d94b      	bls.n	801b80c <_svfiprintf_r+0x17c>
 801b774:	b1b0      	cbz	r0, 801b7a4 <_svfiprintf_r+0x114>
 801b776:	9207      	str	r2, [sp, #28]
 801b778:	e014      	b.n	801b7a4 <_svfiprintf_r+0x114>
 801b77a:	eba0 0308 	sub.w	r3, r0, r8
 801b77e:	fa09 f303 	lsl.w	r3, r9, r3
 801b782:	4313      	orrs	r3, r2
 801b784:	9304      	str	r3, [sp, #16]
 801b786:	46a2      	mov	sl, r4
 801b788:	e7d2      	b.n	801b730 <_svfiprintf_r+0xa0>
 801b78a:	9b03      	ldr	r3, [sp, #12]
 801b78c:	1d19      	adds	r1, r3, #4
 801b78e:	681b      	ldr	r3, [r3, #0]
 801b790:	9103      	str	r1, [sp, #12]
 801b792:	2b00      	cmp	r3, #0
 801b794:	bfbb      	ittet	lt
 801b796:	425b      	neglt	r3, r3
 801b798:	f042 0202 	orrlt.w	r2, r2, #2
 801b79c:	9307      	strge	r3, [sp, #28]
 801b79e:	9307      	strlt	r3, [sp, #28]
 801b7a0:	bfb8      	it	lt
 801b7a2:	9204      	strlt	r2, [sp, #16]
 801b7a4:	7823      	ldrb	r3, [r4, #0]
 801b7a6:	2b2e      	cmp	r3, #46	@ 0x2e
 801b7a8:	d10a      	bne.n	801b7c0 <_svfiprintf_r+0x130>
 801b7aa:	7863      	ldrb	r3, [r4, #1]
 801b7ac:	2b2a      	cmp	r3, #42	@ 0x2a
 801b7ae:	d132      	bne.n	801b816 <_svfiprintf_r+0x186>
 801b7b0:	9b03      	ldr	r3, [sp, #12]
 801b7b2:	1d1a      	adds	r2, r3, #4
 801b7b4:	681b      	ldr	r3, [r3, #0]
 801b7b6:	9203      	str	r2, [sp, #12]
 801b7b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b7bc:	3402      	adds	r4, #2
 801b7be:	9305      	str	r3, [sp, #20]
 801b7c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801b884 <_svfiprintf_r+0x1f4>
 801b7c4:	7821      	ldrb	r1, [r4, #0]
 801b7c6:	2203      	movs	r2, #3
 801b7c8:	4650      	mov	r0, sl
 801b7ca:	f7e4 fd11 	bl	80001f0 <memchr>
 801b7ce:	b138      	cbz	r0, 801b7e0 <_svfiprintf_r+0x150>
 801b7d0:	9b04      	ldr	r3, [sp, #16]
 801b7d2:	eba0 000a 	sub.w	r0, r0, sl
 801b7d6:	2240      	movs	r2, #64	@ 0x40
 801b7d8:	4082      	lsls	r2, r0
 801b7da:	4313      	orrs	r3, r2
 801b7dc:	3401      	adds	r4, #1
 801b7de:	9304      	str	r3, [sp, #16]
 801b7e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b7e4:	4824      	ldr	r0, [pc, #144]	@ (801b878 <_svfiprintf_r+0x1e8>)
 801b7e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b7ea:	2206      	movs	r2, #6
 801b7ec:	f7e4 fd00 	bl	80001f0 <memchr>
 801b7f0:	2800      	cmp	r0, #0
 801b7f2:	d036      	beq.n	801b862 <_svfiprintf_r+0x1d2>
 801b7f4:	4b21      	ldr	r3, [pc, #132]	@ (801b87c <_svfiprintf_r+0x1ec>)
 801b7f6:	bb1b      	cbnz	r3, 801b840 <_svfiprintf_r+0x1b0>
 801b7f8:	9b03      	ldr	r3, [sp, #12]
 801b7fa:	3307      	adds	r3, #7
 801b7fc:	f023 0307 	bic.w	r3, r3, #7
 801b800:	3308      	adds	r3, #8
 801b802:	9303      	str	r3, [sp, #12]
 801b804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b806:	4433      	add	r3, r6
 801b808:	9309      	str	r3, [sp, #36]	@ 0x24
 801b80a:	e76a      	b.n	801b6e2 <_svfiprintf_r+0x52>
 801b80c:	fb0c 3202 	mla	r2, ip, r2, r3
 801b810:	460c      	mov	r4, r1
 801b812:	2001      	movs	r0, #1
 801b814:	e7a8      	b.n	801b768 <_svfiprintf_r+0xd8>
 801b816:	2300      	movs	r3, #0
 801b818:	3401      	adds	r4, #1
 801b81a:	9305      	str	r3, [sp, #20]
 801b81c:	4619      	mov	r1, r3
 801b81e:	f04f 0c0a 	mov.w	ip, #10
 801b822:	4620      	mov	r0, r4
 801b824:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b828:	3a30      	subs	r2, #48	@ 0x30
 801b82a:	2a09      	cmp	r2, #9
 801b82c:	d903      	bls.n	801b836 <_svfiprintf_r+0x1a6>
 801b82e:	2b00      	cmp	r3, #0
 801b830:	d0c6      	beq.n	801b7c0 <_svfiprintf_r+0x130>
 801b832:	9105      	str	r1, [sp, #20]
 801b834:	e7c4      	b.n	801b7c0 <_svfiprintf_r+0x130>
 801b836:	fb0c 2101 	mla	r1, ip, r1, r2
 801b83a:	4604      	mov	r4, r0
 801b83c:	2301      	movs	r3, #1
 801b83e:	e7f0      	b.n	801b822 <_svfiprintf_r+0x192>
 801b840:	ab03      	add	r3, sp, #12
 801b842:	9300      	str	r3, [sp, #0]
 801b844:	462a      	mov	r2, r5
 801b846:	4b0e      	ldr	r3, [pc, #56]	@ (801b880 <_svfiprintf_r+0x1f0>)
 801b848:	a904      	add	r1, sp, #16
 801b84a:	4638      	mov	r0, r7
 801b84c:	f7fd fa10 	bl	8018c70 <_printf_float>
 801b850:	1c42      	adds	r2, r0, #1
 801b852:	4606      	mov	r6, r0
 801b854:	d1d6      	bne.n	801b804 <_svfiprintf_r+0x174>
 801b856:	89ab      	ldrh	r3, [r5, #12]
 801b858:	065b      	lsls	r3, r3, #25
 801b85a:	f53f af2d 	bmi.w	801b6b8 <_svfiprintf_r+0x28>
 801b85e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b860:	e72c      	b.n	801b6bc <_svfiprintf_r+0x2c>
 801b862:	ab03      	add	r3, sp, #12
 801b864:	9300      	str	r3, [sp, #0]
 801b866:	462a      	mov	r2, r5
 801b868:	4b05      	ldr	r3, [pc, #20]	@ (801b880 <_svfiprintf_r+0x1f0>)
 801b86a:	a904      	add	r1, sp, #16
 801b86c:	4638      	mov	r0, r7
 801b86e:	f7fd fc97 	bl	80191a0 <_printf_i>
 801b872:	e7ed      	b.n	801b850 <_svfiprintf_r+0x1c0>
 801b874:	0801d51c 	.word	0x0801d51c
 801b878:	0801d526 	.word	0x0801d526
 801b87c:	08018c71 	.word	0x08018c71
 801b880:	0801b5db 	.word	0x0801b5db
 801b884:	0801d522 	.word	0x0801d522

0801b888 <__sflush_r>:
 801b888:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b88c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b890:	0716      	lsls	r6, r2, #28
 801b892:	4605      	mov	r5, r0
 801b894:	460c      	mov	r4, r1
 801b896:	d454      	bmi.n	801b942 <__sflush_r+0xba>
 801b898:	684b      	ldr	r3, [r1, #4]
 801b89a:	2b00      	cmp	r3, #0
 801b89c:	dc02      	bgt.n	801b8a4 <__sflush_r+0x1c>
 801b89e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801b8a0:	2b00      	cmp	r3, #0
 801b8a2:	dd48      	ble.n	801b936 <__sflush_r+0xae>
 801b8a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b8a6:	2e00      	cmp	r6, #0
 801b8a8:	d045      	beq.n	801b936 <__sflush_r+0xae>
 801b8aa:	2300      	movs	r3, #0
 801b8ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801b8b0:	682f      	ldr	r7, [r5, #0]
 801b8b2:	6a21      	ldr	r1, [r4, #32]
 801b8b4:	602b      	str	r3, [r5, #0]
 801b8b6:	d030      	beq.n	801b91a <__sflush_r+0x92>
 801b8b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801b8ba:	89a3      	ldrh	r3, [r4, #12]
 801b8bc:	0759      	lsls	r1, r3, #29
 801b8be:	d505      	bpl.n	801b8cc <__sflush_r+0x44>
 801b8c0:	6863      	ldr	r3, [r4, #4]
 801b8c2:	1ad2      	subs	r2, r2, r3
 801b8c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801b8c6:	b10b      	cbz	r3, 801b8cc <__sflush_r+0x44>
 801b8c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801b8ca:	1ad2      	subs	r2, r2, r3
 801b8cc:	2300      	movs	r3, #0
 801b8ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b8d0:	6a21      	ldr	r1, [r4, #32]
 801b8d2:	4628      	mov	r0, r5
 801b8d4:	47b0      	blx	r6
 801b8d6:	1c43      	adds	r3, r0, #1
 801b8d8:	89a3      	ldrh	r3, [r4, #12]
 801b8da:	d106      	bne.n	801b8ea <__sflush_r+0x62>
 801b8dc:	6829      	ldr	r1, [r5, #0]
 801b8de:	291d      	cmp	r1, #29
 801b8e0:	d82b      	bhi.n	801b93a <__sflush_r+0xb2>
 801b8e2:	4a2a      	ldr	r2, [pc, #168]	@ (801b98c <__sflush_r+0x104>)
 801b8e4:	40ca      	lsrs	r2, r1
 801b8e6:	07d6      	lsls	r6, r2, #31
 801b8e8:	d527      	bpl.n	801b93a <__sflush_r+0xb2>
 801b8ea:	2200      	movs	r2, #0
 801b8ec:	6062      	str	r2, [r4, #4]
 801b8ee:	04d9      	lsls	r1, r3, #19
 801b8f0:	6922      	ldr	r2, [r4, #16]
 801b8f2:	6022      	str	r2, [r4, #0]
 801b8f4:	d504      	bpl.n	801b900 <__sflush_r+0x78>
 801b8f6:	1c42      	adds	r2, r0, #1
 801b8f8:	d101      	bne.n	801b8fe <__sflush_r+0x76>
 801b8fa:	682b      	ldr	r3, [r5, #0]
 801b8fc:	b903      	cbnz	r3, 801b900 <__sflush_r+0x78>
 801b8fe:	6560      	str	r0, [r4, #84]	@ 0x54
 801b900:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b902:	602f      	str	r7, [r5, #0]
 801b904:	b1b9      	cbz	r1, 801b936 <__sflush_r+0xae>
 801b906:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b90a:	4299      	cmp	r1, r3
 801b90c:	d002      	beq.n	801b914 <__sflush_r+0x8c>
 801b90e:	4628      	mov	r0, r5
 801b910:	f7fe fe16 	bl	801a540 <_free_r>
 801b914:	2300      	movs	r3, #0
 801b916:	6363      	str	r3, [r4, #52]	@ 0x34
 801b918:	e00d      	b.n	801b936 <__sflush_r+0xae>
 801b91a:	2301      	movs	r3, #1
 801b91c:	4628      	mov	r0, r5
 801b91e:	47b0      	blx	r6
 801b920:	4602      	mov	r2, r0
 801b922:	1c50      	adds	r0, r2, #1
 801b924:	d1c9      	bne.n	801b8ba <__sflush_r+0x32>
 801b926:	682b      	ldr	r3, [r5, #0]
 801b928:	2b00      	cmp	r3, #0
 801b92a:	d0c6      	beq.n	801b8ba <__sflush_r+0x32>
 801b92c:	2b1d      	cmp	r3, #29
 801b92e:	d001      	beq.n	801b934 <__sflush_r+0xac>
 801b930:	2b16      	cmp	r3, #22
 801b932:	d11e      	bne.n	801b972 <__sflush_r+0xea>
 801b934:	602f      	str	r7, [r5, #0]
 801b936:	2000      	movs	r0, #0
 801b938:	e022      	b.n	801b980 <__sflush_r+0xf8>
 801b93a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b93e:	b21b      	sxth	r3, r3
 801b940:	e01b      	b.n	801b97a <__sflush_r+0xf2>
 801b942:	690f      	ldr	r7, [r1, #16]
 801b944:	2f00      	cmp	r7, #0
 801b946:	d0f6      	beq.n	801b936 <__sflush_r+0xae>
 801b948:	0793      	lsls	r3, r2, #30
 801b94a:	680e      	ldr	r6, [r1, #0]
 801b94c:	bf08      	it	eq
 801b94e:	694b      	ldreq	r3, [r1, #20]
 801b950:	600f      	str	r7, [r1, #0]
 801b952:	bf18      	it	ne
 801b954:	2300      	movne	r3, #0
 801b956:	eba6 0807 	sub.w	r8, r6, r7
 801b95a:	608b      	str	r3, [r1, #8]
 801b95c:	f1b8 0f00 	cmp.w	r8, #0
 801b960:	dde9      	ble.n	801b936 <__sflush_r+0xae>
 801b962:	6a21      	ldr	r1, [r4, #32]
 801b964:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801b966:	4643      	mov	r3, r8
 801b968:	463a      	mov	r2, r7
 801b96a:	4628      	mov	r0, r5
 801b96c:	47b0      	blx	r6
 801b96e:	2800      	cmp	r0, #0
 801b970:	dc08      	bgt.n	801b984 <__sflush_r+0xfc>
 801b972:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b976:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b97a:	81a3      	strh	r3, [r4, #12]
 801b97c:	f04f 30ff 	mov.w	r0, #4294967295
 801b980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b984:	4407      	add	r7, r0
 801b986:	eba8 0800 	sub.w	r8, r8, r0
 801b98a:	e7e7      	b.n	801b95c <__sflush_r+0xd4>
 801b98c:	20400001 	.word	0x20400001

0801b990 <_fflush_r>:
 801b990:	b538      	push	{r3, r4, r5, lr}
 801b992:	690b      	ldr	r3, [r1, #16]
 801b994:	4605      	mov	r5, r0
 801b996:	460c      	mov	r4, r1
 801b998:	b913      	cbnz	r3, 801b9a0 <_fflush_r+0x10>
 801b99a:	2500      	movs	r5, #0
 801b99c:	4628      	mov	r0, r5
 801b99e:	bd38      	pop	{r3, r4, r5, pc}
 801b9a0:	b118      	cbz	r0, 801b9aa <_fflush_r+0x1a>
 801b9a2:	6a03      	ldr	r3, [r0, #32]
 801b9a4:	b90b      	cbnz	r3, 801b9aa <_fflush_r+0x1a>
 801b9a6:	f7fd fda5 	bl	80194f4 <__sinit>
 801b9aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b9ae:	2b00      	cmp	r3, #0
 801b9b0:	d0f3      	beq.n	801b99a <_fflush_r+0xa>
 801b9b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801b9b4:	07d0      	lsls	r0, r2, #31
 801b9b6:	d404      	bmi.n	801b9c2 <_fflush_r+0x32>
 801b9b8:	0599      	lsls	r1, r3, #22
 801b9ba:	d402      	bmi.n	801b9c2 <_fflush_r+0x32>
 801b9bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b9be:	f7fd ff46 	bl	801984e <__retarget_lock_acquire_recursive>
 801b9c2:	4628      	mov	r0, r5
 801b9c4:	4621      	mov	r1, r4
 801b9c6:	f7ff ff5f 	bl	801b888 <__sflush_r>
 801b9ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b9cc:	07da      	lsls	r2, r3, #31
 801b9ce:	4605      	mov	r5, r0
 801b9d0:	d4e4      	bmi.n	801b99c <_fflush_r+0xc>
 801b9d2:	89a3      	ldrh	r3, [r4, #12]
 801b9d4:	059b      	lsls	r3, r3, #22
 801b9d6:	d4e1      	bmi.n	801b99c <_fflush_r+0xc>
 801b9d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b9da:	f7fd ff39 	bl	8019850 <__retarget_lock_release_recursive>
 801b9de:	e7dd      	b.n	801b99c <_fflush_r+0xc>

0801b9e0 <memmove>:
 801b9e0:	4288      	cmp	r0, r1
 801b9e2:	b510      	push	{r4, lr}
 801b9e4:	eb01 0402 	add.w	r4, r1, r2
 801b9e8:	d902      	bls.n	801b9f0 <memmove+0x10>
 801b9ea:	4284      	cmp	r4, r0
 801b9ec:	4623      	mov	r3, r4
 801b9ee:	d807      	bhi.n	801ba00 <memmove+0x20>
 801b9f0:	1e43      	subs	r3, r0, #1
 801b9f2:	42a1      	cmp	r1, r4
 801b9f4:	d008      	beq.n	801ba08 <memmove+0x28>
 801b9f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b9fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 801b9fe:	e7f8      	b.n	801b9f2 <memmove+0x12>
 801ba00:	4402      	add	r2, r0
 801ba02:	4601      	mov	r1, r0
 801ba04:	428a      	cmp	r2, r1
 801ba06:	d100      	bne.n	801ba0a <memmove+0x2a>
 801ba08:	bd10      	pop	{r4, pc}
 801ba0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801ba0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801ba12:	e7f7      	b.n	801ba04 <memmove+0x24>

0801ba14 <__assert_func>:
 801ba14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801ba16:	4614      	mov	r4, r2
 801ba18:	461a      	mov	r2, r3
 801ba1a:	4b09      	ldr	r3, [pc, #36]	@ (801ba40 <__assert_func+0x2c>)
 801ba1c:	681b      	ldr	r3, [r3, #0]
 801ba1e:	4605      	mov	r5, r0
 801ba20:	68d8      	ldr	r0, [r3, #12]
 801ba22:	b14c      	cbz	r4, 801ba38 <__assert_func+0x24>
 801ba24:	4b07      	ldr	r3, [pc, #28]	@ (801ba44 <__assert_func+0x30>)
 801ba26:	9100      	str	r1, [sp, #0]
 801ba28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801ba2c:	4906      	ldr	r1, [pc, #24]	@ (801ba48 <__assert_func+0x34>)
 801ba2e:	462b      	mov	r3, r5
 801ba30:	f000 f850 	bl	801bad4 <fiprintf>
 801ba34:	f000 f860 	bl	801baf8 <abort>
 801ba38:	4b04      	ldr	r3, [pc, #16]	@ (801ba4c <__assert_func+0x38>)
 801ba3a:	461c      	mov	r4, r3
 801ba3c:	e7f3      	b.n	801ba26 <__assert_func+0x12>
 801ba3e:	bf00      	nop
 801ba40:	2000043c 	.word	0x2000043c
 801ba44:	0801d52d 	.word	0x0801d52d
 801ba48:	0801d53a 	.word	0x0801d53a
 801ba4c:	0801d568 	.word	0x0801d568

0801ba50 <_calloc_r>:
 801ba50:	b570      	push	{r4, r5, r6, lr}
 801ba52:	fba1 5402 	umull	r5, r4, r1, r2
 801ba56:	b934      	cbnz	r4, 801ba66 <_calloc_r+0x16>
 801ba58:	4629      	mov	r1, r5
 801ba5a:	f7fc f8f1 	bl	8017c40 <_malloc_r>
 801ba5e:	4606      	mov	r6, r0
 801ba60:	b928      	cbnz	r0, 801ba6e <_calloc_r+0x1e>
 801ba62:	4630      	mov	r0, r6
 801ba64:	bd70      	pop	{r4, r5, r6, pc}
 801ba66:	220c      	movs	r2, #12
 801ba68:	6002      	str	r2, [r0, #0]
 801ba6a:	2600      	movs	r6, #0
 801ba6c:	e7f9      	b.n	801ba62 <_calloc_r+0x12>
 801ba6e:	462a      	mov	r2, r5
 801ba70:	4621      	mov	r1, r4
 801ba72:	f7fd fe10 	bl	8019696 <memset>
 801ba76:	e7f4      	b.n	801ba62 <_calloc_r+0x12>

0801ba78 <_realloc_r>:
 801ba78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ba7c:	4607      	mov	r7, r0
 801ba7e:	4614      	mov	r4, r2
 801ba80:	460d      	mov	r5, r1
 801ba82:	b921      	cbnz	r1, 801ba8e <_realloc_r+0x16>
 801ba84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ba88:	4611      	mov	r1, r2
 801ba8a:	f7fc b8d9 	b.w	8017c40 <_malloc_r>
 801ba8e:	b92a      	cbnz	r2, 801ba9c <_realloc_r+0x24>
 801ba90:	f7fe fd56 	bl	801a540 <_free_r>
 801ba94:	4625      	mov	r5, r4
 801ba96:	4628      	mov	r0, r5
 801ba98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ba9c:	f000 f833 	bl	801bb06 <_malloc_usable_size_r>
 801baa0:	4284      	cmp	r4, r0
 801baa2:	4606      	mov	r6, r0
 801baa4:	d802      	bhi.n	801baac <_realloc_r+0x34>
 801baa6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801baaa:	d8f4      	bhi.n	801ba96 <_realloc_r+0x1e>
 801baac:	4621      	mov	r1, r4
 801baae:	4638      	mov	r0, r7
 801bab0:	f7fc f8c6 	bl	8017c40 <_malloc_r>
 801bab4:	4680      	mov	r8, r0
 801bab6:	b908      	cbnz	r0, 801babc <_realloc_r+0x44>
 801bab8:	4645      	mov	r5, r8
 801baba:	e7ec      	b.n	801ba96 <_realloc_r+0x1e>
 801babc:	42b4      	cmp	r4, r6
 801babe:	4622      	mov	r2, r4
 801bac0:	4629      	mov	r1, r5
 801bac2:	bf28      	it	cs
 801bac4:	4632      	movcs	r2, r6
 801bac6:	f7fd fec4 	bl	8019852 <memcpy>
 801baca:	4629      	mov	r1, r5
 801bacc:	4638      	mov	r0, r7
 801bace:	f7fe fd37 	bl	801a540 <_free_r>
 801bad2:	e7f1      	b.n	801bab8 <_realloc_r+0x40>

0801bad4 <fiprintf>:
 801bad4:	b40e      	push	{r1, r2, r3}
 801bad6:	b503      	push	{r0, r1, lr}
 801bad8:	4601      	mov	r1, r0
 801bada:	ab03      	add	r3, sp, #12
 801badc:	4805      	ldr	r0, [pc, #20]	@ (801baf4 <fiprintf+0x20>)
 801bade:	f853 2b04 	ldr.w	r2, [r3], #4
 801bae2:	6800      	ldr	r0, [r0, #0]
 801bae4:	9301      	str	r3, [sp, #4]
 801bae6:	f000 f83f 	bl	801bb68 <_vfiprintf_r>
 801baea:	b002      	add	sp, #8
 801baec:	f85d eb04 	ldr.w	lr, [sp], #4
 801baf0:	b003      	add	sp, #12
 801baf2:	4770      	bx	lr
 801baf4:	2000043c 	.word	0x2000043c

0801baf8 <abort>:
 801baf8:	b508      	push	{r3, lr}
 801bafa:	2006      	movs	r0, #6
 801bafc:	f000 fa08 	bl	801bf10 <raise>
 801bb00:	2001      	movs	r0, #1
 801bb02:	f7eb fb79 	bl	80071f8 <_exit>

0801bb06 <_malloc_usable_size_r>:
 801bb06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801bb0a:	1f18      	subs	r0, r3, #4
 801bb0c:	2b00      	cmp	r3, #0
 801bb0e:	bfbc      	itt	lt
 801bb10:	580b      	ldrlt	r3, [r1, r0]
 801bb12:	18c0      	addlt	r0, r0, r3
 801bb14:	4770      	bx	lr

0801bb16 <__sfputc_r>:
 801bb16:	6893      	ldr	r3, [r2, #8]
 801bb18:	3b01      	subs	r3, #1
 801bb1a:	2b00      	cmp	r3, #0
 801bb1c:	b410      	push	{r4}
 801bb1e:	6093      	str	r3, [r2, #8]
 801bb20:	da08      	bge.n	801bb34 <__sfputc_r+0x1e>
 801bb22:	6994      	ldr	r4, [r2, #24]
 801bb24:	42a3      	cmp	r3, r4
 801bb26:	db01      	blt.n	801bb2c <__sfputc_r+0x16>
 801bb28:	290a      	cmp	r1, #10
 801bb2a:	d103      	bne.n	801bb34 <__sfputc_r+0x1e>
 801bb2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bb30:	f000 b932 	b.w	801bd98 <__swbuf_r>
 801bb34:	6813      	ldr	r3, [r2, #0]
 801bb36:	1c58      	adds	r0, r3, #1
 801bb38:	6010      	str	r0, [r2, #0]
 801bb3a:	7019      	strb	r1, [r3, #0]
 801bb3c:	4608      	mov	r0, r1
 801bb3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bb42:	4770      	bx	lr

0801bb44 <__sfputs_r>:
 801bb44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bb46:	4606      	mov	r6, r0
 801bb48:	460f      	mov	r7, r1
 801bb4a:	4614      	mov	r4, r2
 801bb4c:	18d5      	adds	r5, r2, r3
 801bb4e:	42ac      	cmp	r4, r5
 801bb50:	d101      	bne.n	801bb56 <__sfputs_r+0x12>
 801bb52:	2000      	movs	r0, #0
 801bb54:	e007      	b.n	801bb66 <__sfputs_r+0x22>
 801bb56:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bb5a:	463a      	mov	r2, r7
 801bb5c:	4630      	mov	r0, r6
 801bb5e:	f7ff ffda 	bl	801bb16 <__sfputc_r>
 801bb62:	1c43      	adds	r3, r0, #1
 801bb64:	d1f3      	bne.n	801bb4e <__sfputs_r+0xa>
 801bb66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801bb68 <_vfiprintf_r>:
 801bb68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb6c:	460d      	mov	r5, r1
 801bb6e:	b09d      	sub	sp, #116	@ 0x74
 801bb70:	4614      	mov	r4, r2
 801bb72:	4698      	mov	r8, r3
 801bb74:	4606      	mov	r6, r0
 801bb76:	b118      	cbz	r0, 801bb80 <_vfiprintf_r+0x18>
 801bb78:	6a03      	ldr	r3, [r0, #32]
 801bb7a:	b90b      	cbnz	r3, 801bb80 <_vfiprintf_r+0x18>
 801bb7c:	f7fd fcba 	bl	80194f4 <__sinit>
 801bb80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801bb82:	07d9      	lsls	r1, r3, #31
 801bb84:	d405      	bmi.n	801bb92 <_vfiprintf_r+0x2a>
 801bb86:	89ab      	ldrh	r3, [r5, #12]
 801bb88:	059a      	lsls	r2, r3, #22
 801bb8a:	d402      	bmi.n	801bb92 <_vfiprintf_r+0x2a>
 801bb8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801bb8e:	f7fd fe5e 	bl	801984e <__retarget_lock_acquire_recursive>
 801bb92:	89ab      	ldrh	r3, [r5, #12]
 801bb94:	071b      	lsls	r3, r3, #28
 801bb96:	d501      	bpl.n	801bb9c <_vfiprintf_r+0x34>
 801bb98:	692b      	ldr	r3, [r5, #16]
 801bb9a:	b99b      	cbnz	r3, 801bbc4 <_vfiprintf_r+0x5c>
 801bb9c:	4629      	mov	r1, r5
 801bb9e:	4630      	mov	r0, r6
 801bba0:	f000 f938 	bl	801be14 <__swsetup_r>
 801bba4:	b170      	cbz	r0, 801bbc4 <_vfiprintf_r+0x5c>
 801bba6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801bba8:	07dc      	lsls	r4, r3, #31
 801bbaa:	d504      	bpl.n	801bbb6 <_vfiprintf_r+0x4e>
 801bbac:	f04f 30ff 	mov.w	r0, #4294967295
 801bbb0:	b01d      	add	sp, #116	@ 0x74
 801bbb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bbb6:	89ab      	ldrh	r3, [r5, #12]
 801bbb8:	0598      	lsls	r0, r3, #22
 801bbba:	d4f7      	bmi.n	801bbac <_vfiprintf_r+0x44>
 801bbbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801bbbe:	f7fd fe47 	bl	8019850 <__retarget_lock_release_recursive>
 801bbc2:	e7f3      	b.n	801bbac <_vfiprintf_r+0x44>
 801bbc4:	2300      	movs	r3, #0
 801bbc6:	9309      	str	r3, [sp, #36]	@ 0x24
 801bbc8:	2320      	movs	r3, #32
 801bbca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801bbce:	f8cd 800c 	str.w	r8, [sp, #12]
 801bbd2:	2330      	movs	r3, #48	@ 0x30
 801bbd4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801bd84 <_vfiprintf_r+0x21c>
 801bbd8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801bbdc:	f04f 0901 	mov.w	r9, #1
 801bbe0:	4623      	mov	r3, r4
 801bbe2:	469a      	mov	sl, r3
 801bbe4:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bbe8:	b10a      	cbz	r2, 801bbee <_vfiprintf_r+0x86>
 801bbea:	2a25      	cmp	r2, #37	@ 0x25
 801bbec:	d1f9      	bne.n	801bbe2 <_vfiprintf_r+0x7a>
 801bbee:	ebba 0b04 	subs.w	fp, sl, r4
 801bbf2:	d00b      	beq.n	801bc0c <_vfiprintf_r+0xa4>
 801bbf4:	465b      	mov	r3, fp
 801bbf6:	4622      	mov	r2, r4
 801bbf8:	4629      	mov	r1, r5
 801bbfa:	4630      	mov	r0, r6
 801bbfc:	f7ff ffa2 	bl	801bb44 <__sfputs_r>
 801bc00:	3001      	adds	r0, #1
 801bc02:	f000 80a7 	beq.w	801bd54 <_vfiprintf_r+0x1ec>
 801bc06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801bc08:	445a      	add	r2, fp
 801bc0a:	9209      	str	r2, [sp, #36]	@ 0x24
 801bc0c:	f89a 3000 	ldrb.w	r3, [sl]
 801bc10:	2b00      	cmp	r3, #0
 801bc12:	f000 809f 	beq.w	801bd54 <_vfiprintf_r+0x1ec>
 801bc16:	2300      	movs	r3, #0
 801bc18:	f04f 32ff 	mov.w	r2, #4294967295
 801bc1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801bc20:	f10a 0a01 	add.w	sl, sl, #1
 801bc24:	9304      	str	r3, [sp, #16]
 801bc26:	9307      	str	r3, [sp, #28]
 801bc28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801bc2c:	931a      	str	r3, [sp, #104]	@ 0x68
 801bc2e:	4654      	mov	r4, sl
 801bc30:	2205      	movs	r2, #5
 801bc32:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bc36:	4853      	ldr	r0, [pc, #332]	@ (801bd84 <_vfiprintf_r+0x21c>)
 801bc38:	f7e4 fada 	bl	80001f0 <memchr>
 801bc3c:	9a04      	ldr	r2, [sp, #16]
 801bc3e:	b9d8      	cbnz	r0, 801bc78 <_vfiprintf_r+0x110>
 801bc40:	06d1      	lsls	r1, r2, #27
 801bc42:	bf44      	itt	mi
 801bc44:	2320      	movmi	r3, #32
 801bc46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801bc4a:	0713      	lsls	r3, r2, #28
 801bc4c:	bf44      	itt	mi
 801bc4e:	232b      	movmi	r3, #43	@ 0x2b
 801bc50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801bc54:	f89a 3000 	ldrb.w	r3, [sl]
 801bc58:	2b2a      	cmp	r3, #42	@ 0x2a
 801bc5a:	d015      	beq.n	801bc88 <_vfiprintf_r+0x120>
 801bc5c:	9a07      	ldr	r2, [sp, #28]
 801bc5e:	4654      	mov	r4, sl
 801bc60:	2000      	movs	r0, #0
 801bc62:	f04f 0c0a 	mov.w	ip, #10
 801bc66:	4621      	mov	r1, r4
 801bc68:	f811 3b01 	ldrb.w	r3, [r1], #1
 801bc6c:	3b30      	subs	r3, #48	@ 0x30
 801bc6e:	2b09      	cmp	r3, #9
 801bc70:	d94b      	bls.n	801bd0a <_vfiprintf_r+0x1a2>
 801bc72:	b1b0      	cbz	r0, 801bca2 <_vfiprintf_r+0x13a>
 801bc74:	9207      	str	r2, [sp, #28]
 801bc76:	e014      	b.n	801bca2 <_vfiprintf_r+0x13a>
 801bc78:	eba0 0308 	sub.w	r3, r0, r8
 801bc7c:	fa09 f303 	lsl.w	r3, r9, r3
 801bc80:	4313      	orrs	r3, r2
 801bc82:	9304      	str	r3, [sp, #16]
 801bc84:	46a2      	mov	sl, r4
 801bc86:	e7d2      	b.n	801bc2e <_vfiprintf_r+0xc6>
 801bc88:	9b03      	ldr	r3, [sp, #12]
 801bc8a:	1d19      	adds	r1, r3, #4
 801bc8c:	681b      	ldr	r3, [r3, #0]
 801bc8e:	9103      	str	r1, [sp, #12]
 801bc90:	2b00      	cmp	r3, #0
 801bc92:	bfbb      	ittet	lt
 801bc94:	425b      	neglt	r3, r3
 801bc96:	f042 0202 	orrlt.w	r2, r2, #2
 801bc9a:	9307      	strge	r3, [sp, #28]
 801bc9c:	9307      	strlt	r3, [sp, #28]
 801bc9e:	bfb8      	it	lt
 801bca0:	9204      	strlt	r2, [sp, #16]
 801bca2:	7823      	ldrb	r3, [r4, #0]
 801bca4:	2b2e      	cmp	r3, #46	@ 0x2e
 801bca6:	d10a      	bne.n	801bcbe <_vfiprintf_r+0x156>
 801bca8:	7863      	ldrb	r3, [r4, #1]
 801bcaa:	2b2a      	cmp	r3, #42	@ 0x2a
 801bcac:	d132      	bne.n	801bd14 <_vfiprintf_r+0x1ac>
 801bcae:	9b03      	ldr	r3, [sp, #12]
 801bcb0:	1d1a      	adds	r2, r3, #4
 801bcb2:	681b      	ldr	r3, [r3, #0]
 801bcb4:	9203      	str	r2, [sp, #12]
 801bcb6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801bcba:	3402      	adds	r4, #2
 801bcbc:	9305      	str	r3, [sp, #20]
 801bcbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801bd94 <_vfiprintf_r+0x22c>
 801bcc2:	7821      	ldrb	r1, [r4, #0]
 801bcc4:	2203      	movs	r2, #3
 801bcc6:	4650      	mov	r0, sl
 801bcc8:	f7e4 fa92 	bl	80001f0 <memchr>
 801bccc:	b138      	cbz	r0, 801bcde <_vfiprintf_r+0x176>
 801bcce:	9b04      	ldr	r3, [sp, #16]
 801bcd0:	eba0 000a 	sub.w	r0, r0, sl
 801bcd4:	2240      	movs	r2, #64	@ 0x40
 801bcd6:	4082      	lsls	r2, r0
 801bcd8:	4313      	orrs	r3, r2
 801bcda:	3401      	adds	r4, #1
 801bcdc:	9304      	str	r3, [sp, #16]
 801bcde:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bce2:	4829      	ldr	r0, [pc, #164]	@ (801bd88 <_vfiprintf_r+0x220>)
 801bce4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801bce8:	2206      	movs	r2, #6
 801bcea:	f7e4 fa81 	bl	80001f0 <memchr>
 801bcee:	2800      	cmp	r0, #0
 801bcf0:	d03f      	beq.n	801bd72 <_vfiprintf_r+0x20a>
 801bcf2:	4b26      	ldr	r3, [pc, #152]	@ (801bd8c <_vfiprintf_r+0x224>)
 801bcf4:	bb1b      	cbnz	r3, 801bd3e <_vfiprintf_r+0x1d6>
 801bcf6:	9b03      	ldr	r3, [sp, #12]
 801bcf8:	3307      	adds	r3, #7
 801bcfa:	f023 0307 	bic.w	r3, r3, #7
 801bcfe:	3308      	adds	r3, #8
 801bd00:	9303      	str	r3, [sp, #12]
 801bd02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bd04:	443b      	add	r3, r7
 801bd06:	9309      	str	r3, [sp, #36]	@ 0x24
 801bd08:	e76a      	b.n	801bbe0 <_vfiprintf_r+0x78>
 801bd0a:	fb0c 3202 	mla	r2, ip, r2, r3
 801bd0e:	460c      	mov	r4, r1
 801bd10:	2001      	movs	r0, #1
 801bd12:	e7a8      	b.n	801bc66 <_vfiprintf_r+0xfe>
 801bd14:	2300      	movs	r3, #0
 801bd16:	3401      	adds	r4, #1
 801bd18:	9305      	str	r3, [sp, #20]
 801bd1a:	4619      	mov	r1, r3
 801bd1c:	f04f 0c0a 	mov.w	ip, #10
 801bd20:	4620      	mov	r0, r4
 801bd22:	f810 2b01 	ldrb.w	r2, [r0], #1
 801bd26:	3a30      	subs	r2, #48	@ 0x30
 801bd28:	2a09      	cmp	r2, #9
 801bd2a:	d903      	bls.n	801bd34 <_vfiprintf_r+0x1cc>
 801bd2c:	2b00      	cmp	r3, #0
 801bd2e:	d0c6      	beq.n	801bcbe <_vfiprintf_r+0x156>
 801bd30:	9105      	str	r1, [sp, #20]
 801bd32:	e7c4      	b.n	801bcbe <_vfiprintf_r+0x156>
 801bd34:	fb0c 2101 	mla	r1, ip, r1, r2
 801bd38:	4604      	mov	r4, r0
 801bd3a:	2301      	movs	r3, #1
 801bd3c:	e7f0      	b.n	801bd20 <_vfiprintf_r+0x1b8>
 801bd3e:	ab03      	add	r3, sp, #12
 801bd40:	9300      	str	r3, [sp, #0]
 801bd42:	462a      	mov	r2, r5
 801bd44:	4b12      	ldr	r3, [pc, #72]	@ (801bd90 <_vfiprintf_r+0x228>)
 801bd46:	a904      	add	r1, sp, #16
 801bd48:	4630      	mov	r0, r6
 801bd4a:	f7fc ff91 	bl	8018c70 <_printf_float>
 801bd4e:	4607      	mov	r7, r0
 801bd50:	1c78      	adds	r0, r7, #1
 801bd52:	d1d6      	bne.n	801bd02 <_vfiprintf_r+0x19a>
 801bd54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801bd56:	07d9      	lsls	r1, r3, #31
 801bd58:	d405      	bmi.n	801bd66 <_vfiprintf_r+0x1fe>
 801bd5a:	89ab      	ldrh	r3, [r5, #12]
 801bd5c:	059a      	lsls	r2, r3, #22
 801bd5e:	d402      	bmi.n	801bd66 <_vfiprintf_r+0x1fe>
 801bd60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801bd62:	f7fd fd75 	bl	8019850 <__retarget_lock_release_recursive>
 801bd66:	89ab      	ldrh	r3, [r5, #12]
 801bd68:	065b      	lsls	r3, r3, #25
 801bd6a:	f53f af1f 	bmi.w	801bbac <_vfiprintf_r+0x44>
 801bd6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801bd70:	e71e      	b.n	801bbb0 <_vfiprintf_r+0x48>
 801bd72:	ab03      	add	r3, sp, #12
 801bd74:	9300      	str	r3, [sp, #0]
 801bd76:	462a      	mov	r2, r5
 801bd78:	4b05      	ldr	r3, [pc, #20]	@ (801bd90 <_vfiprintf_r+0x228>)
 801bd7a:	a904      	add	r1, sp, #16
 801bd7c:	4630      	mov	r0, r6
 801bd7e:	f7fd fa0f 	bl	80191a0 <_printf_i>
 801bd82:	e7e4      	b.n	801bd4e <_vfiprintf_r+0x1e6>
 801bd84:	0801d51c 	.word	0x0801d51c
 801bd88:	0801d526 	.word	0x0801d526
 801bd8c:	08018c71 	.word	0x08018c71
 801bd90:	0801bb45 	.word	0x0801bb45
 801bd94:	0801d522 	.word	0x0801d522

0801bd98 <__swbuf_r>:
 801bd98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bd9a:	460e      	mov	r6, r1
 801bd9c:	4614      	mov	r4, r2
 801bd9e:	4605      	mov	r5, r0
 801bda0:	b118      	cbz	r0, 801bdaa <__swbuf_r+0x12>
 801bda2:	6a03      	ldr	r3, [r0, #32]
 801bda4:	b90b      	cbnz	r3, 801bdaa <__swbuf_r+0x12>
 801bda6:	f7fd fba5 	bl	80194f4 <__sinit>
 801bdaa:	69a3      	ldr	r3, [r4, #24]
 801bdac:	60a3      	str	r3, [r4, #8]
 801bdae:	89a3      	ldrh	r3, [r4, #12]
 801bdb0:	071a      	lsls	r2, r3, #28
 801bdb2:	d501      	bpl.n	801bdb8 <__swbuf_r+0x20>
 801bdb4:	6923      	ldr	r3, [r4, #16]
 801bdb6:	b943      	cbnz	r3, 801bdca <__swbuf_r+0x32>
 801bdb8:	4621      	mov	r1, r4
 801bdba:	4628      	mov	r0, r5
 801bdbc:	f000 f82a 	bl	801be14 <__swsetup_r>
 801bdc0:	b118      	cbz	r0, 801bdca <__swbuf_r+0x32>
 801bdc2:	f04f 37ff 	mov.w	r7, #4294967295
 801bdc6:	4638      	mov	r0, r7
 801bdc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bdca:	6823      	ldr	r3, [r4, #0]
 801bdcc:	6922      	ldr	r2, [r4, #16]
 801bdce:	1a98      	subs	r0, r3, r2
 801bdd0:	6963      	ldr	r3, [r4, #20]
 801bdd2:	b2f6      	uxtb	r6, r6
 801bdd4:	4283      	cmp	r3, r0
 801bdd6:	4637      	mov	r7, r6
 801bdd8:	dc05      	bgt.n	801bde6 <__swbuf_r+0x4e>
 801bdda:	4621      	mov	r1, r4
 801bddc:	4628      	mov	r0, r5
 801bdde:	f7ff fdd7 	bl	801b990 <_fflush_r>
 801bde2:	2800      	cmp	r0, #0
 801bde4:	d1ed      	bne.n	801bdc2 <__swbuf_r+0x2a>
 801bde6:	68a3      	ldr	r3, [r4, #8]
 801bde8:	3b01      	subs	r3, #1
 801bdea:	60a3      	str	r3, [r4, #8]
 801bdec:	6823      	ldr	r3, [r4, #0]
 801bdee:	1c5a      	adds	r2, r3, #1
 801bdf0:	6022      	str	r2, [r4, #0]
 801bdf2:	701e      	strb	r6, [r3, #0]
 801bdf4:	6962      	ldr	r2, [r4, #20]
 801bdf6:	1c43      	adds	r3, r0, #1
 801bdf8:	429a      	cmp	r2, r3
 801bdfa:	d004      	beq.n	801be06 <__swbuf_r+0x6e>
 801bdfc:	89a3      	ldrh	r3, [r4, #12]
 801bdfe:	07db      	lsls	r3, r3, #31
 801be00:	d5e1      	bpl.n	801bdc6 <__swbuf_r+0x2e>
 801be02:	2e0a      	cmp	r6, #10
 801be04:	d1df      	bne.n	801bdc6 <__swbuf_r+0x2e>
 801be06:	4621      	mov	r1, r4
 801be08:	4628      	mov	r0, r5
 801be0a:	f7ff fdc1 	bl	801b990 <_fflush_r>
 801be0e:	2800      	cmp	r0, #0
 801be10:	d0d9      	beq.n	801bdc6 <__swbuf_r+0x2e>
 801be12:	e7d6      	b.n	801bdc2 <__swbuf_r+0x2a>

0801be14 <__swsetup_r>:
 801be14:	b538      	push	{r3, r4, r5, lr}
 801be16:	4b29      	ldr	r3, [pc, #164]	@ (801bebc <__swsetup_r+0xa8>)
 801be18:	4605      	mov	r5, r0
 801be1a:	6818      	ldr	r0, [r3, #0]
 801be1c:	460c      	mov	r4, r1
 801be1e:	b118      	cbz	r0, 801be28 <__swsetup_r+0x14>
 801be20:	6a03      	ldr	r3, [r0, #32]
 801be22:	b90b      	cbnz	r3, 801be28 <__swsetup_r+0x14>
 801be24:	f7fd fb66 	bl	80194f4 <__sinit>
 801be28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801be2c:	0719      	lsls	r1, r3, #28
 801be2e:	d422      	bmi.n	801be76 <__swsetup_r+0x62>
 801be30:	06da      	lsls	r2, r3, #27
 801be32:	d407      	bmi.n	801be44 <__swsetup_r+0x30>
 801be34:	2209      	movs	r2, #9
 801be36:	602a      	str	r2, [r5, #0]
 801be38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801be3c:	81a3      	strh	r3, [r4, #12]
 801be3e:	f04f 30ff 	mov.w	r0, #4294967295
 801be42:	e033      	b.n	801beac <__swsetup_r+0x98>
 801be44:	0758      	lsls	r0, r3, #29
 801be46:	d512      	bpl.n	801be6e <__swsetup_r+0x5a>
 801be48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801be4a:	b141      	cbz	r1, 801be5e <__swsetup_r+0x4a>
 801be4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801be50:	4299      	cmp	r1, r3
 801be52:	d002      	beq.n	801be5a <__swsetup_r+0x46>
 801be54:	4628      	mov	r0, r5
 801be56:	f7fe fb73 	bl	801a540 <_free_r>
 801be5a:	2300      	movs	r3, #0
 801be5c:	6363      	str	r3, [r4, #52]	@ 0x34
 801be5e:	89a3      	ldrh	r3, [r4, #12]
 801be60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801be64:	81a3      	strh	r3, [r4, #12]
 801be66:	2300      	movs	r3, #0
 801be68:	6063      	str	r3, [r4, #4]
 801be6a:	6923      	ldr	r3, [r4, #16]
 801be6c:	6023      	str	r3, [r4, #0]
 801be6e:	89a3      	ldrh	r3, [r4, #12]
 801be70:	f043 0308 	orr.w	r3, r3, #8
 801be74:	81a3      	strh	r3, [r4, #12]
 801be76:	6923      	ldr	r3, [r4, #16]
 801be78:	b94b      	cbnz	r3, 801be8e <__swsetup_r+0x7a>
 801be7a:	89a3      	ldrh	r3, [r4, #12]
 801be7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801be80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801be84:	d003      	beq.n	801be8e <__swsetup_r+0x7a>
 801be86:	4621      	mov	r1, r4
 801be88:	4628      	mov	r0, r5
 801be8a:	f000 f883 	bl	801bf94 <__smakebuf_r>
 801be8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801be92:	f013 0201 	ands.w	r2, r3, #1
 801be96:	d00a      	beq.n	801beae <__swsetup_r+0x9a>
 801be98:	2200      	movs	r2, #0
 801be9a:	60a2      	str	r2, [r4, #8]
 801be9c:	6962      	ldr	r2, [r4, #20]
 801be9e:	4252      	negs	r2, r2
 801bea0:	61a2      	str	r2, [r4, #24]
 801bea2:	6922      	ldr	r2, [r4, #16]
 801bea4:	b942      	cbnz	r2, 801beb8 <__swsetup_r+0xa4>
 801bea6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801beaa:	d1c5      	bne.n	801be38 <__swsetup_r+0x24>
 801beac:	bd38      	pop	{r3, r4, r5, pc}
 801beae:	0799      	lsls	r1, r3, #30
 801beb0:	bf58      	it	pl
 801beb2:	6962      	ldrpl	r2, [r4, #20]
 801beb4:	60a2      	str	r2, [r4, #8]
 801beb6:	e7f4      	b.n	801bea2 <__swsetup_r+0x8e>
 801beb8:	2000      	movs	r0, #0
 801beba:	e7f7      	b.n	801beac <__swsetup_r+0x98>
 801bebc:	2000043c 	.word	0x2000043c

0801bec0 <_raise_r>:
 801bec0:	291f      	cmp	r1, #31
 801bec2:	b538      	push	{r3, r4, r5, lr}
 801bec4:	4605      	mov	r5, r0
 801bec6:	460c      	mov	r4, r1
 801bec8:	d904      	bls.n	801bed4 <_raise_r+0x14>
 801beca:	2316      	movs	r3, #22
 801becc:	6003      	str	r3, [r0, #0]
 801bece:	f04f 30ff 	mov.w	r0, #4294967295
 801bed2:	bd38      	pop	{r3, r4, r5, pc}
 801bed4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801bed6:	b112      	cbz	r2, 801bede <_raise_r+0x1e>
 801bed8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801bedc:	b94b      	cbnz	r3, 801bef2 <_raise_r+0x32>
 801bede:	4628      	mov	r0, r5
 801bee0:	f000 f830 	bl	801bf44 <_getpid_r>
 801bee4:	4622      	mov	r2, r4
 801bee6:	4601      	mov	r1, r0
 801bee8:	4628      	mov	r0, r5
 801beea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801beee:	f000 b817 	b.w	801bf20 <_kill_r>
 801bef2:	2b01      	cmp	r3, #1
 801bef4:	d00a      	beq.n	801bf0c <_raise_r+0x4c>
 801bef6:	1c59      	adds	r1, r3, #1
 801bef8:	d103      	bne.n	801bf02 <_raise_r+0x42>
 801befa:	2316      	movs	r3, #22
 801befc:	6003      	str	r3, [r0, #0]
 801befe:	2001      	movs	r0, #1
 801bf00:	e7e7      	b.n	801bed2 <_raise_r+0x12>
 801bf02:	2100      	movs	r1, #0
 801bf04:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801bf08:	4620      	mov	r0, r4
 801bf0a:	4798      	blx	r3
 801bf0c:	2000      	movs	r0, #0
 801bf0e:	e7e0      	b.n	801bed2 <_raise_r+0x12>

0801bf10 <raise>:
 801bf10:	4b02      	ldr	r3, [pc, #8]	@ (801bf1c <raise+0xc>)
 801bf12:	4601      	mov	r1, r0
 801bf14:	6818      	ldr	r0, [r3, #0]
 801bf16:	f7ff bfd3 	b.w	801bec0 <_raise_r>
 801bf1a:	bf00      	nop
 801bf1c:	2000043c 	.word	0x2000043c

0801bf20 <_kill_r>:
 801bf20:	b538      	push	{r3, r4, r5, lr}
 801bf22:	4d07      	ldr	r5, [pc, #28]	@ (801bf40 <_kill_r+0x20>)
 801bf24:	2300      	movs	r3, #0
 801bf26:	4604      	mov	r4, r0
 801bf28:	4608      	mov	r0, r1
 801bf2a:	4611      	mov	r1, r2
 801bf2c:	602b      	str	r3, [r5, #0]
 801bf2e:	f7eb f953 	bl	80071d8 <_kill>
 801bf32:	1c43      	adds	r3, r0, #1
 801bf34:	d102      	bne.n	801bf3c <_kill_r+0x1c>
 801bf36:	682b      	ldr	r3, [r5, #0]
 801bf38:	b103      	cbz	r3, 801bf3c <_kill_r+0x1c>
 801bf3a:	6023      	str	r3, [r4, #0]
 801bf3c:	bd38      	pop	{r3, r4, r5, pc}
 801bf3e:	bf00      	nop
 801bf40:	200093b0 	.word	0x200093b0

0801bf44 <_getpid_r>:
 801bf44:	f7eb b940 	b.w	80071c8 <_getpid>

0801bf48 <__swhatbuf_r>:
 801bf48:	b570      	push	{r4, r5, r6, lr}
 801bf4a:	460c      	mov	r4, r1
 801bf4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bf50:	2900      	cmp	r1, #0
 801bf52:	b096      	sub	sp, #88	@ 0x58
 801bf54:	4615      	mov	r5, r2
 801bf56:	461e      	mov	r6, r3
 801bf58:	da0d      	bge.n	801bf76 <__swhatbuf_r+0x2e>
 801bf5a:	89a3      	ldrh	r3, [r4, #12]
 801bf5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801bf60:	f04f 0100 	mov.w	r1, #0
 801bf64:	bf14      	ite	ne
 801bf66:	2340      	movne	r3, #64	@ 0x40
 801bf68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801bf6c:	2000      	movs	r0, #0
 801bf6e:	6031      	str	r1, [r6, #0]
 801bf70:	602b      	str	r3, [r5, #0]
 801bf72:	b016      	add	sp, #88	@ 0x58
 801bf74:	bd70      	pop	{r4, r5, r6, pc}
 801bf76:	466a      	mov	r2, sp
 801bf78:	f000 f848 	bl	801c00c <_fstat_r>
 801bf7c:	2800      	cmp	r0, #0
 801bf7e:	dbec      	blt.n	801bf5a <__swhatbuf_r+0x12>
 801bf80:	9901      	ldr	r1, [sp, #4]
 801bf82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801bf86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801bf8a:	4259      	negs	r1, r3
 801bf8c:	4159      	adcs	r1, r3
 801bf8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801bf92:	e7eb      	b.n	801bf6c <__swhatbuf_r+0x24>

0801bf94 <__smakebuf_r>:
 801bf94:	898b      	ldrh	r3, [r1, #12]
 801bf96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801bf98:	079d      	lsls	r5, r3, #30
 801bf9a:	4606      	mov	r6, r0
 801bf9c:	460c      	mov	r4, r1
 801bf9e:	d507      	bpl.n	801bfb0 <__smakebuf_r+0x1c>
 801bfa0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801bfa4:	6023      	str	r3, [r4, #0]
 801bfa6:	6123      	str	r3, [r4, #16]
 801bfa8:	2301      	movs	r3, #1
 801bfaa:	6163      	str	r3, [r4, #20]
 801bfac:	b003      	add	sp, #12
 801bfae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801bfb0:	ab01      	add	r3, sp, #4
 801bfb2:	466a      	mov	r2, sp
 801bfb4:	f7ff ffc8 	bl	801bf48 <__swhatbuf_r>
 801bfb8:	9f00      	ldr	r7, [sp, #0]
 801bfba:	4605      	mov	r5, r0
 801bfbc:	4639      	mov	r1, r7
 801bfbe:	4630      	mov	r0, r6
 801bfc0:	f7fb fe3e 	bl	8017c40 <_malloc_r>
 801bfc4:	b948      	cbnz	r0, 801bfda <__smakebuf_r+0x46>
 801bfc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bfca:	059a      	lsls	r2, r3, #22
 801bfcc:	d4ee      	bmi.n	801bfac <__smakebuf_r+0x18>
 801bfce:	f023 0303 	bic.w	r3, r3, #3
 801bfd2:	f043 0302 	orr.w	r3, r3, #2
 801bfd6:	81a3      	strh	r3, [r4, #12]
 801bfd8:	e7e2      	b.n	801bfa0 <__smakebuf_r+0xc>
 801bfda:	89a3      	ldrh	r3, [r4, #12]
 801bfdc:	6020      	str	r0, [r4, #0]
 801bfde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801bfe2:	81a3      	strh	r3, [r4, #12]
 801bfe4:	9b01      	ldr	r3, [sp, #4]
 801bfe6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801bfea:	b15b      	cbz	r3, 801c004 <__smakebuf_r+0x70>
 801bfec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bff0:	4630      	mov	r0, r6
 801bff2:	f000 f81d 	bl	801c030 <_isatty_r>
 801bff6:	b128      	cbz	r0, 801c004 <__smakebuf_r+0x70>
 801bff8:	89a3      	ldrh	r3, [r4, #12]
 801bffa:	f023 0303 	bic.w	r3, r3, #3
 801bffe:	f043 0301 	orr.w	r3, r3, #1
 801c002:	81a3      	strh	r3, [r4, #12]
 801c004:	89a3      	ldrh	r3, [r4, #12]
 801c006:	431d      	orrs	r5, r3
 801c008:	81a5      	strh	r5, [r4, #12]
 801c00a:	e7cf      	b.n	801bfac <__smakebuf_r+0x18>

0801c00c <_fstat_r>:
 801c00c:	b538      	push	{r3, r4, r5, lr}
 801c00e:	4d07      	ldr	r5, [pc, #28]	@ (801c02c <_fstat_r+0x20>)
 801c010:	2300      	movs	r3, #0
 801c012:	4604      	mov	r4, r0
 801c014:	4608      	mov	r0, r1
 801c016:	4611      	mov	r1, r2
 801c018:	602b      	str	r3, [r5, #0]
 801c01a:	f7eb f93d 	bl	8007298 <_fstat>
 801c01e:	1c43      	adds	r3, r0, #1
 801c020:	d102      	bne.n	801c028 <_fstat_r+0x1c>
 801c022:	682b      	ldr	r3, [r5, #0]
 801c024:	b103      	cbz	r3, 801c028 <_fstat_r+0x1c>
 801c026:	6023      	str	r3, [r4, #0]
 801c028:	bd38      	pop	{r3, r4, r5, pc}
 801c02a:	bf00      	nop
 801c02c:	200093b0 	.word	0x200093b0

0801c030 <_isatty_r>:
 801c030:	b538      	push	{r3, r4, r5, lr}
 801c032:	4d06      	ldr	r5, [pc, #24]	@ (801c04c <_isatty_r+0x1c>)
 801c034:	2300      	movs	r3, #0
 801c036:	4604      	mov	r4, r0
 801c038:	4608      	mov	r0, r1
 801c03a:	602b      	str	r3, [r5, #0]
 801c03c:	f7eb f93c 	bl	80072b8 <_isatty>
 801c040:	1c43      	adds	r3, r0, #1
 801c042:	d102      	bne.n	801c04a <_isatty_r+0x1a>
 801c044:	682b      	ldr	r3, [r5, #0]
 801c046:	b103      	cbz	r3, 801c04a <_isatty_r+0x1a>
 801c048:	6023      	str	r3, [r4, #0]
 801c04a:	bd38      	pop	{r3, r4, r5, pc}
 801c04c:	200093b0 	.word	0x200093b0

0801c050 <log>:
 801c050:	b538      	push	{r3, r4, r5, lr}
 801c052:	ed2d 8b02 	vpush	{d8}
 801c056:	ec55 4b10 	vmov	r4, r5, d0
 801c05a:	f000 f9c9 	bl	801c3f0 <__ieee754_log>
 801c05e:	4622      	mov	r2, r4
 801c060:	462b      	mov	r3, r5
 801c062:	4620      	mov	r0, r4
 801c064:	4629      	mov	r1, r5
 801c066:	eeb0 8a40 	vmov.f32	s16, s0
 801c06a:	eef0 8a60 	vmov.f32	s17, s1
 801c06e:	f7e4 fd6d 	bl	8000b4c <__aeabi_dcmpun>
 801c072:	b998      	cbnz	r0, 801c09c <log+0x4c>
 801c074:	2200      	movs	r2, #0
 801c076:	2300      	movs	r3, #0
 801c078:	4620      	mov	r0, r4
 801c07a:	4629      	mov	r1, r5
 801c07c:	f7e4 fd5c 	bl	8000b38 <__aeabi_dcmpgt>
 801c080:	b960      	cbnz	r0, 801c09c <log+0x4c>
 801c082:	2200      	movs	r2, #0
 801c084:	2300      	movs	r3, #0
 801c086:	4620      	mov	r0, r4
 801c088:	4629      	mov	r1, r5
 801c08a:	f7e4 fd2d 	bl	8000ae8 <__aeabi_dcmpeq>
 801c08e:	b160      	cbz	r0, 801c0aa <log+0x5a>
 801c090:	f7fd fbb2 	bl	80197f8 <__errno>
 801c094:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 801c0c0 <log+0x70>
 801c098:	2322      	movs	r3, #34	@ 0x22
 801c09a:	6003      	str	r3, [r0, #0]
 801c09c:	eeb0 0a48 	vmov.f32	s0, s16
 801c0a0:	eef0 0a68 	vmov.f32	s1, s17
 801c0a4:	ecbd 8b02 	vpop	{d8}
 801c0a8:	bd38      	pop	{r3, r4, r5, pc}
 801c0aa:	f7fd fba5 	bl	80197f8 <__errno>
 801c0ae:	ecbd 8b02 	vpop	{d8}
 801c0b2:	2321      	movs	r3, #33	@ 0x21
 801c0b4:	6003      	str	r3, [r0, #0]
 801c0b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c0ba:	4803      	ldr	r0, [pc, #12]	@ (801c0c8 <log+0x78>)
 801c0bc:	f7fd bbd8 	b.w	8019870 <nan>
 801c0c0:	00000000 	.word	0x00000000
 801c0c4:	fff00000 	.word	0xfff00000
 801c0c8:	0801d568 	.word	0x0801d568

0801c0cc <sqrt>:
 801c0cc:	b538      	push	{r3, r4, r5, lr}
 801c0ce:	ed2d 8b02 	vpush	{d8}
 801c0d2:	ec55 4b10 	vmov	r4, r5, d0
 801c0d6:	f000 f8b1 	bl	801c23c <__ieee754_sqrt>
 801c0da:	4622      	mov	r2, r4
 801c0dc:	462b      	mov	r3, r5
 801c0de:	4620      	mov	r0, r4
 801c0e0:	4629      	mov	r1, r5
 801c0e2:	eeb0 8a40 	vmov.f32	s16, s0
 801c0e6:	eef0 8a60 	vmov.f32	s17, s1
 801c0ea:	f7e4 fd2f 	bl	8000b4c <__aeabi_dcmpun>
 801c0ee:	b990      	cbnz	r0, 801c116 <sqrt+0x4a>
 801c0f0:	2200      	movs	r2, #0
 801c0f2:	2300      	movs	r3, #0
 801c0f4:	4620      	mov	r0, r4
 801c0f6:	4629      	mov	r1, r5
 801c0f8:	f7e4 fd00 	bl	8000afc <__aeabi_dcmplt>
 801c0fc:	b158      	cbz	r0, 801c116 <sqrt+0x4a>
 801c0fe:	f7fd fb7b 	bl	80197f8 <__errno>
 801c102:	2321      	movs	r3, #33	@ 0x21
 801c104:	6003      	str	r3, [r0, #0]
 801c106:	2200      	movs	r2, #0
 801c108:	2300      	movs	r3, #0
 801c10a:	4610      	mov	r0, r2
 801c10c:	4619      	mov	r1, r3
 801c10e:	f7e4 fbad 	bl	800086c <__aeabi_ddiv>
 801c112:	ec41 0b18 	vmov	d8, r0, r1
 801c116:	eeb0 0a48 	vmov.f32	s0, s16
 801c11a:	eef0 0a68 	vmov.f32	s1, s17
 801c11e:	ecbd 8b02 	vpop	{d8}
 801c122:	bd38      	pop	{r3, r4, r5, pc}

0801c124 <asinf>:
 801c124:	b508      	push	{r3, lr}
 801c126:	ed2d 8b02 	vpush	{d8}
 801c12a:	eeb0 8a40 	vmov.f32	s16, s0
 801c12e:	f000 fb15 	bl	801c75c <__ieee754_asinf>
 801c132:	eeb4 8a48 	vcmp.f32	s16, s16
 801c136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c13a:	eef0 8a40 	vmov.f32	s17, s0
 801c13e:	d615      	bvs.n	801c16c <asinf+0x48>
 801c140:	eeb0 0a48 	vmov.f32	s0, s16
 801c144:	f000 f83a 	bl	801c1bc <fabsf>
 801c148:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801c14c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801c150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c154:	dd0a      	ble.n	801c16c <asinf+0x48>
 801c156:	f7fd fb4f 	bl	80197f8 <__errno>
 801c15a:	ecbd 8b02 	vpop	{d8}
 801c15e:	2321      	movs	r3, #33	@ 0x21
 801c160:	6003      	str	r3, [r0, #0]
 801c162:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801c166:	4804      	ldr	r0, [pc, #16]	@ (801c178 <asinf+0x54>)
 801c168:	f7fd bb8a 	b.w	8019880 <nanf>
 801c16c:	eeb0 0a68 	vmov.f32	s0, s17
 801c170:	ecbd 8b02 	vpop	{d8}
 801c174:	bd08      	pop	{r3, pc}
 801c176:	bf00      	nop
 801c178:	0801d568 	.word	0x0801d568

0801c17c <atan2f>:
 801c17c:	f000 bbd2 	b.w	801c924 <__ieee754_atan2f>

0801c180 <sqrtf>:
 801c180:	b508      	push	{r3, lr}
 801c182:	ed2d 8b02 	vpush	{d8}
 801c186:	eeb0 8a40 	vmov.f32	s16, s0
 801c18a:	f000 f92d 	bl	801c3e8 <__ieee754_sqrtf>
 801c18e:	eeb4 8a48 	vcmp.f32	s16, s16
 801c192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c196:	d60c      	bvs.n	801c1b2 <sqrtf+0x32>
 801c198:	eddf 8a07 	vldr	s17, [pc, #28]	@ 801c1b8 <sqrtf+0x38>
 801c19c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801c1a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c1a4:	d505      	bpl.n	801c1b2 <sqrtf+0x32>
 801c1a6:	f7fd fb27 	bl	80197f8 <__errno>
 801c1aa:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801c1ae:	2321      	movs	r3, #33	@ 0x21
 801c1b0:	6003      	str	r3, [r0, #0]
 801c1b2:	ecbd 8b02 	vpop	{d8}
 801c1b6:	bd08      	pop	{r3, pc}
 801c1b8:	00000000 	.word	0x00000000

0801c1bc <fabsf>:
 801c1bc:	ee10 3a10 	vmov	r3, s0
 801c1c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801c1c4:	ee00 3a10 	vmov	s0, r3
 801c1c8:	4770      	bx	lr

0801c1ca <fmaxf>:
 801c1ca:	b508      	push	{r3, lr}
 801c1cc:	ed2d 8b02 	vpush	{d8}
 801c1d0:	eeb0 8a40 	vmov.f32	s16, s0
 801c1d4:	eef0 8a60 	vmov.f32	s17, s1
 801c1d8:	f000 f814 	bl	801c204 <__fpclassifyf>
 801c1dc:	b930      	cbnz	r0, 801c1ec <fmaxf+0x22>
 801c1de:	eeb0 8a68 	vmov.f32	s16, s17
 801c1e2:	eeb0 0a48 	vmov.f32	s0, s16
 801c1e6:	ecbd 8b02 	vpop	{d8}
 801c1ea:	bd08      	pop	{r3, pc}
 801c1ec:	eeb0 0a68 	vmov.f32	s0, s17
 801c1f0:	f000 f808 	bl	801c204 <__fpclassifyf>
 801c1f4:	2800      	cmp	r0, #0
 801c1f6:	d0f4      	beq.n	801c1e2 <fmaxf+0x18>
 801c1f8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801c1fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c200:	dded      	ble.n	801c1de <fmaxf+0x14>
 801c202:	e7ee      	b.n	801c1e2 <fmaxf+0x18>

0801c204 <__fpclassifyf>:
 801c204:	ee10 3a10 	vmov	r3, s0
 801c208:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 801c20c:	d00d      	beq.n	801c22a <__fpclassifyf+0x26>
 801c20e:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 801c212:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 801c216:	d30a      	bcc.n	801c22e <__fpclassifyf+0x2a>
 801c218:	4b07      	ldr	r3, [pc, #28]	@ (801c238 <__fpclassifyf+0x34>)
 801c21a:	1e42      	subs	r2, r0, #1
 801c21c:	429a      	cmp	r2, r3
 801c21e:	d908      	bls.n	801c232 <__fpclassifyf+0x2e>
 801c220:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 801c224:	4258      	negs	r0, r3
 801c226:	4158      	adcs	r0, r3
 801c228:	4770      	bx	lr
 801c22a:	2002      	movs	r0, #2
 801c22c:	4770      	bx	lr
 801c22e:	2004      	movs	r0, #4
 801c230:	4770      	bx	lr
 801c232:	2003      	movs	r0, #3
 801c234:	4770      	bx	lr
 801c236:	bf00      	nop
 801c238:	007ffffe 	.word	0x007ffffe

0801c23c <__ieee754_sqrt>:
 801c23c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c240:	4a66      	ldr	r2, [pc, #408]	@ (801c3dc <__ieee754_sqrt+0x1a0>)
 801c242:	ec55 4b10 	vmov	r4, r5, d0
 801c246:	43aa      	bics	r2, r5
 801c248:	462b      	mov	r3, r5
 801c24a:	4621      	mov	r1, r4
 801c24c:	d110      	bne.n	801c270 <__ieee754_sqrt+0x34>
 801c24e:	4622      	mov	r2, r4
 801c250:	4620      	mov	r0, r4
 801c252:	4629      	mov	r1, r5
 801c254:	f7e4 f9e0 	bl	8000618 <__aeabi_dmul>
 801c258:	4602      	mov	r2, r0
 801c25a:	460b      	mov	r3, r1
 801c25c:	4620      	mov	r0, r4
 801c25e:	4629      	mov	r1, r5
 801c260:	f7e4 f824 	bl	80002ac <__adddf3>
 801c264:	4604      	mov	r4, r0
 801c266:	460d      	mov	r5, r1
 801c268:	ec45 4b10 	vmov	d0, r4, r5
 801c26c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c270:	2d00      	cmp	r5, #0
 801c272:	dc0e      	bgt.n	801c292 <__ieee754_sqrt+0x56>
 801c274:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801c278:	4322      	orrs	r2, r4
 801c27a:	d0f5      	beq.n	801c268 <__ieee754_sqrt+0x2c>
 801c27c:	b19d      	cbz	r5, 801c2a6 <__ieee754_sqrt+0x6a>
 801c27e:	4622      	mov	r2, r4
 801c280:	4620      	mov	r0, r4
 801c282:	4629      	mov	r1, r5
 801c284:	f7e4 f810 	bl	80002a8 <__aeabi_dsub>
 801c288:	4602      	mov	r2, r0
 801c28a:	460b      	mov	r3, r1
 801c28c:	f7e4 faee 	bl	800086c <__aeabi_ddiv>
 801c290:	e7e8      	b.n	801c264 <__ieee754_sqrt+0x28>
 801c292:	152a      	asrs	r2, r5, #20
 801c294:	d115      	bne.n	801c2c2 <__ieee754_sqrt+0x86>
 801c296:	2000      	movs	r0, #0
 801c298:	e009      	b.n	801c2ae <__ieee754_sqrt+0x72>
 801c29a:	0acb      	lsrs	r3, r1, #11
 801c29c:	3a15      	subs	r2, #21
 801c29e:	0549      	lsls	r1, r1, #21
 801c2a0:	2b00      	cmp	r3, #0
 801c2a2:	d0fa      	beq.n	801c29a <__ieee754_sqrt+0x5e>
 801c2a4:	e7f7      	b.n	801c296 <__ieee754_sqrt+0x5a>
 801c2a6:	462a      	mov	r2, r5
 801c2a8:	e7fa      	b.n	801c2a0 <__ieee754_sqrt+0x64>
 801c2aa:	005b      	lsls	r3, r3, #1
 801c2ac:	3001      	adds	r0, #1
 801c2ae:	02dc      	lsls	r4, r3, #11
 801c2b0:	d5fb      	bpl.n	801c2aa <__ieee754_sqrt+0x6e>
 801c2b2:	1e44      	subs	r4, r0, #1
 801c2b4:	1b12      	subs	r2, r2, r4
 801c2b6:	f1c0 0420 	rsb	r4, r0, #32
 801c2ba:	fa21 f404 	lsr.w	r4, r1, r4
 801c2be:	4323      	orrs	r3, r4
 801c2c0:	4081      	lsls	r1, r0
 801c2c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801c2c6:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801c2ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801c2ce:	07d2      	lsls	r2, r2, #31
 801c2d0:	bf5c      	itt	pl
 801c2d2:	005b      	lslpl	r3, r3, #1
 801c2d4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801c2d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801c2dc:	bf58      	it	pl
 801c2de:	0049      	lslpl	r1, r1, #1
 801c2e0:	2600      	movs	r6, #0
 801c2e2:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801c2e6:	107f      	asrs	r7, r7, #1
 801c2e8:	0049      	lsls	r1, r1, #1
 801c2ea:	2016      	movs	r0, #22
 801c2ec:	4632      	mov	r2, r6
 801c2ee:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801c2f2:	1915      	adds	r5, r2, r4
 801c2f4:	429d      	cmp	r5, r3
 801c2f6:	bfde      	ittt	le
 801c2f8:	192a      	addle	r2, r5, r4
 801c2fa:	1b5b      	suble	r3, r3, r5
 801c2fc:	1936      	addle	r6, r6, r4
 801c2fe:	0fcd      	lsrs	r5, r1, #31
 801c300:	3801      	subs	r0, #1
 801c302:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801c306:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801c30a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801c30e:	d1f0      	bne.n	801c2f2 <__ieee754_sqrt+0xb6>
 801c310:	4605      	mov	r5, r0
 801c312:	2420      	movs	r4, #32
 801c314:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801c318:	4293      	cmp	r3, r2
 801c31a:	eb0c 0e00 	add.w	lr, ip, r0
 801c31e:	dc02      	bgt.n	801c326 <__ieee754_sqrt+0xea>
 801c320:	d113      	bne.n	801c34a <__ieee754_sqrt+0x10e>
 801c322:	458e      	cmp	lr, r1
 801c324:	d811      	bhi.n	801c34a <__ieee754_sqrt+0x10e>
 801c326:	f1be 0f00 	cmp.w	lr, #0
 801c32a:	eb0e 000c 	add.w	r0, lr, ip
 801c32e:	da3f      	bge.n	801c3b0 <__ieee754_sqrt+0x174>
 801c330:	2800      	cmp	r0, #0
 801c332:	db3d      	blt.n	801c3b0 <__ieee754_sqrt+0x174>
 801c334:	f102 0801 	add.w	r8, r2, #1
 801c338:	1a9b      	subs	r3, r3, r2
 801c33a:	458e      	cmp	lr, r1
 801c33c:	bf88      	it	hi
 801c33e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801c342:	eba1 010e 	sub.w	r1, r1, lr
 801c346:	4465      	add	r5, ip
 801c348:	4642      	mov	r2, r8
 801c34a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801c34e:	3c01      	subs	r4, #1
 801c350:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801c354:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801c358:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801c35c:	d1dc      	bne.n	801c318 <__ieee754_sqrt+0xdc>
 801c35e:	4319      	orrs	r1, r3
 801c360:	d01b      	beq.n	801c39a <__ieee754_sqrt+0x15e>
 801c362:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801c3e0 <__ieee754_sqrt+0x1a4>
 801c366:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801c3e4 <__ieee754_sqrt+0x1a8>
 801c36a:	e9da 0100 	ldrd	r0, r1, [sl]
 801c36e:	e9db 2300 	ldrd	r2, r3, [fp]
 801c372:	f7e3 ff99 	bl	80002a8 <__aeabi_dsub>
 801c376:	e9da 8900 	ldrd	r8, r9, [sl]
 801c37a:	4602      	mov	r2, r0
 801c37c:	460b      	mov	r3, r1
 801c37e:	4640      	mov	r0, r8
 801c380:	4649      	mov	r1, r9
 801c382:	f7e4 fbc5 	bl	8000b10 <__aeabi_dcmple>
 801c386:	b140      	cbz	r0, 801c39a <__ieee754_sqrt+0x15e>
 801c388:	f1b5 3fff 	cmp.w	r5, #4294967295
 801c38c:	e9da 0100 	ldrd	r0, r1, [sl]
 801c390:	e9db 2300 	ldrd	r2, r3, [fp]
 801c394:	d10e      	bne.n	801c3b4 <__ieee754_sqrt+0x178>
 801c396:	3601      	adds	r6, #1
 801c398:	4625      	mov	r5, r4
 801c39a:	1073      	asrs	r3, r6, #1
 801c39c:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801c3a0:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801c3a4:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801c3a8:	086b      	lsrs	r3, r5, #1
 801c3aa:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801c3ae:	e759      	b.n	801c264 <__ieee754_sqrt+0x28>
 801c3b0:	4690      	mov	r8, r2
 801c3b2:	e7c1      	b.n	801c338 <__ieee754_sqrt+0xfc>
 801c3b4:	f7e3 ff7a 	bl	80002ac <__adddf3>
 801c3b8:	e9da 8900 	ldrd	r8, r9, [sl]
 801c3bc:	4602      	mov	r2, r0
 801c3be:	460b      	mov	r3, r1
 801c3c0:	4640      	mov	r0, r8
 801c3c2:	4649      	mov	r1, r9
 801c3c4:	f7e4 fb9a 	bl	8000afc <__aeabi_dcmplt>
 801c3c8:	b120      	cbz	r0, 801c3d4 <__ieee754_sqrt+0x198>
 801c3ca:	1cab      	adds	r3, r5, #2
 801c3cc:	bf08      	it	eq
 801c3ce:	3601      	addeq	r6, #1
 801c3d0:	3502      	adds	r5, #2
 801c3d2:	e7e2      	b.n	801c39a <__ieee754_sqrt+0x15e>
 801c3d4:	1c6b      	adds	r3, r5, #1
 801c3d6:	f023 0501 	bic.w	r5, r3, #1
 801c3da:	e7de      	b.n	801c39a <__ieee754_sqrt+0x15e>
 801c3dc:	7ff00000 	.word	0x7ff00000
 801c3e0:	0801d7c8 	.word	0x0801d7c8
 801c3e4:	0801d7c0 	.word	0x0801d7c0

0801c3e8 <__ieee754_sqrtf>:
 801c3e8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801c3ec:	4770      	bx	lr
	...

0801c3f0 <__ieee754_log>:
 801c3f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c3f4:	ec51 0b10 	vmov	r0, r1, d0
 801c3f8:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 801c3fc:	b087      	sub	sp, #28
 801c3fe:	460d      	mov	r5, r1
 801c400:	da26      	bge.n	801c450 <__ieee754_log+0x60>
 801c402:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801c406:	4303      	orrs	r3, r0
 801c408:	4602      	mov	r2, r0
 801c40a:	d10a      	bne.n	801c422 <__ieee754_log+0x32>
 801c40c:	49ce      	ldr	r1, [pc, #824]	@ (801c748 <__ieee754_log+0x358>)
 801c40e:	2200      	movs	r2, #0
 801c410:	2300      	movs	r3, #0
 801c412:	2000      	movs	r0, #0
 801c414:	f7e4 fa2a 	bl	800086c <__aeabi_ddiv>
 801c418:	ec41 0b10 	vmov	d0, r0, r1
 801c41c:	b007      	add	sp, #28
 801c41e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c422:	2900      	cmp	r1, #0
 801c424:	da05      	bge.n	801c432 <__ieee754_log+0x42>
 801c426:	460b      	mov	r3, r1
 801c428:	f7e3 ff3e 	bl	80002a8 <__aeabi_dsub>
 801c42c:	2200      	movs	r2, #0
 801c42e:	2300      	movs	r3, #0
 801c430:	e7f0      	b.n	801c414 <__ieee754_log+0x24>
 801c432:	4bc6      	ldr	r3, [pc, #792]	@ (801c74c <__ieee754_log+0x35c>)
 801c434:	2200      	movs	r2, #0
 801c436:	f7e4 f8ef 	bl	8000618 <__aeabi_dmul>
 801c43a:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 801c43e:	460d      	mov	r5, r1
 801c440:	4ac3      	ldr	r2, [pc, #780]	@ (801c750 <__ieee754_log+0x360>)
 801c442:	4295      	cmp	r5, r2
 801c444:	dd06      	ble.n	801c454 <__ieee754_log+0x64>
 801c446:	4602      	mov	r2, r0
 801c448:	460b      	mov	r3, r1
 801c44a:	f7e3 ff2f 	bl	80002ac <__adddf3>
 801c44e:	e7e3      	b.n	801c418 <__ieee754_log+0x28>
 801c450:	2300      	movs	r3, #0
 801c452:	e7f5      	b.n	801c440 <__ieee754_log+0x50>
 801c454:	152c      	asrs	r4, r5, #20
 801c456:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 801c45a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 801c45e:	441c      	add	r4, r3
 801c460:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 801c464:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 801c468:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801c46c:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 801c470:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 801c474:	ea42 0105 	orr.w	r1, r2, r5
 801c478:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 801c47c:	2200      	movs	r2, #0
 801c47e:	4bb5      	ldr	r3, [pc, #724]	@ (801c754 <__ieee754_log+0x364>)
 801c480:	f7e3 ff12 	bl	80002a8 <__aeabi_dsub>
 801c484:	1cab      	adds	r3, r5, #2
 801c486:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801c48a:	2b02      	cmp	r3, #2
 801c48c:	4682      	mov	sl, r0
 801c48e:	468b      	mov	fp, r1
 801c490:	f04f 0200 	mov.w	r2, #0
 801c494:	dc53      	bgt.n	801c53e <__ieee754_log+0x14e>
 801c496:	2300      	movs	r3, #0
 801c498:	f7e4 fb26 	bl	8000ae8 <__aeabi_dcmpeq>
 801c49c:	b1d0      	cbz	r0, 801c4d4 <__ieee754_log+0xe4>
 801c49e:	2c00      	cmp	r4, #0
 801c4a0:	f000 8120 	beq.w	801c6e4 <__ieee754_log+0x2f4>
 801c4a4:	4620      	mov	r0, r4
 801c4a6:	f7e4 f84d 	bl	8000544 <__aeabi_i2d>
 801c4aa:	a391      	add	r3, pc, #580	@ (adr r3, 801c6f0 <__ieee754_log+0x300>)
 801c4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c4b0:	4606      	mov	r6, r0
 801c4b2:	460f      	mov	r7, r1
 801c4b4:	f7e4 f8b0 	bl	8000618 <__aeabi_dmul>
 801c4b8:	a38f      	add	r3, pc, #572	@ (adr r3, 801c6f8 <__ieee754_log+0x308>)
 801c4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c4be:	4604      	mov	r4, r0
 801c4c0:	460d      	mov	r5, r1
 801c4c2:	4630      	mov	r0, r6
 801c4c4:	4639      	mov	r1, r7
 801c4c6:	f7e4 f8a7 	bl	8000618 <__aeabi_dmul>
 801c4ca:	4602      	mov	r2, r0
 801c4cc:	460b      	mov	r3, r1
 801c4ce:	4620      	mov	r0, r4
 801c4d0:	4629      	mov	r1, r5
 801c4d2:	e7ba      	b.n	801c44a <__ieee754_log+0x5a>
 801c4d4:	a38a      	add	r3, pc, #552	@ (adr r3, 801c700 <__ieee754_log+0x310>)
 801c4d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c4da:	4650      	mov	r0, sl
 801c4dc:	4659      	mov	r1, fp
 801c4de:	f7e4 f89b 	bl	8000618 <__aeabi_dmul>
 801c4e2:	4602      	mov	r2, r0
 801c4e4:	460b      	mov	r3, r1
 801c4e6:	2000      	movs	r0, #0
 801c4e8:	499b      	ldr	r1, [pc, #620]	@ (801c758 <__ieee754_log+0x368>)
 801c4ea:	f7e3 fedd 	bl	80002a8 <__aeabi_dsub>
 801c4ee:	4652      	mov	r2, sl
 801c4f0:	4606      	mov	r6, r0
 801c4f2:	460f      	mov	r7, r1
 801c4f4:	465b      	mov	r3, fp
 801c4f6:	4650      	mov	r0, sl
 801c4f8:	4659      	mov	r1, fp
 801c4fa:	f7e4 f88d 	bl	8000618 <__aeabi_dmul>
 801c4fe:	4602      	mov	r2, r0
 801c500:	460b      	mov	r3, r1
 801c502:	4630      	mov	r0, r6
 801c504:	4639      	mov	r1, r7
 801c506:	f7e4 f887 	bl	8000618 <__aeabi_dmul>
 801c50a:	4606      	mov	r6, r0
 801c50c:	460f      	mov	r7, r1
 801c50e:	b914      	cbnz	r4, 801c516 <__ieee754_log+0x126>
 801c510:	4632      	mov	r2, r6
 801c512:	463b      	mov	r3, r7
 801c514:	e0a0      	b.n	801c658 <__ieee754_log+0x268>
 801c516:	4620      	mov	r0, r4
 801c518:	f7e4 f814 	bl	8000544 <__aeabi_i2d>
 801c51c:	a374      	add	r3, pc, #464	@ (adr r3, 801c6f0 <__ieee754_log+0x300>)
 801c51e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c522:	4680      	mov	r8, r0
 801c524:	4689      	mov	r9, r1
 801c526:	f7e4 f877 	bl	8000618 <__aeabi_dmul>
 801c52a:	a373      	add	r3, pc, #460	@ (adr r3, 801c6f8 <__ieee754_log+0x308>)
 801c52c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c530:	4604      	mov	r4, r0
 801c532:	460d      	mov	r5, r1
 801c534:	4640      	mov	r0, r8
 801c536:	4649      	mov	r1, r9
 801c538:	f7e4 f86e 	bl	8000618 <__aeabi_dmul>
 801c53c:	e0a5      	b.n	801c68a <__ieee754_log+0x29a>
 801c53e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801c542:	f7e3 feb3 	bl	80002ac <__adddf3>
 801c546:	4602      	mov	r2, r0
 801c548:	460b      	mov	r3, r1
 801c54a:	4650      	mov	r0, sl
 801c54c:	4659      	mov	r1, fp
 801c54e:	f7e4 f98d 	bl	800086c <__aeabi_ddiv>
 801c552:	e9cd 0100 	strd	r0, r1, [sp]
 801c556:	4620      	mov	r0, r4
 801c558:	f7e3 fff4 	bl	8000544 <__aeabi_i2d>
 801c55c:	e9dd 2300 	ldrd	r2, r3, [sp]
 801c560:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c564:	4610      	mov	r0, r2
 801c566:	4619      	mov	r1, r3
 801c568:	f7e4 f856 	bl	8000618 <__aeabi_dmul>
 801c56c:	4602      	mov	r2, r0
 801c56e:	460b      	mov	r3, r1
 801c570:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801c574:	f7e4 f850 	bl	8000618 <__aeabi_dmul>
 801c578:	a363      	add	r3, pc, #396	@ (adr r3, 801c708 <__ieee754_log+0x318>)
 801c57a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c57e:	4680      	mov	r8, r0
 801c580:	4689      	mov	r9, r1
 801c582:	f7e4 f849 	bl	8000618 <__aeabi_dmul>
 801c586:	a362      	add	r3, pc, #392	@ (adr r3, 801c710 <__ieee754_log+0x320>)
 801c588:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c58c:	f7e3 fe8e 	bl	80002ac <__adddf3>
 801c590:	4642      	mov	r2, r8
 801c592:	464b      	mov	r3, r9
 801c594:	f7e4 f840 	bl	8000618 <__aeabi_dmul>
 801c598:	a35f      	add	r3, pc, #380	@ (adr r3, 801c718 <__ieee754_log+0x328>)
 801c59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c59e:	f7e3 fe85 	bl	80002ac <__adddf3>
 801c5a2:	4642      	mov	r2, r8
 801c5a4:	464b      	mov	r3, r9
 801c5a6:	f7e4 f837 	bl	8000618 <__aeabi_dmul>
 801c5aa:	a35d      	add	r3, pc, #372	@ (adr r3, 801c720 <__ieee754_log+0x330>)
 801c5ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c5b0:	f7e3 fe7c 	bl	80002ac <__adddf3>
 801c5b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c5b8:	f7e4 f82e 	bl	8000618 <__aeabi_dmul>
 801c5bc:	a35a      	add	r3, pc, #360	@ (adr r3, 801c728 <__ieee754_log+0x338>)
 801c5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c5c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c5c6:	4640      	mov	r0, r8
 801c5c8:	4649      	mov	r1, r9
 801c5ca:	f7e4 f825 	bl	8000618 <__aeabi_dmul>
 801c5ce:	a358      	add	r3, pc, #352	@ (adr r3, 801c730 <__ieee754_log+0x340>)
 801c5d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c5d4:	f7e3 fe6a 	bl	80002ac <__adddf3>
 801c5d8:	4642      	mov	r2, r8
 801c5da:	464b      	mov	r3, r9
 801c5dc:	f7e4 f81c 	bl	8000618 <__aeabi_dmul>
 801c5e0:	a355      	add	r3, pc, #340	@ (adr r3, 801c738 <__ieee754_log+0x348>)
 801c5e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c5e6:	f7e3 fe61 	bl	80002ac <__adddf3>
 801c5ea:	4642      	mov	r2, r8
 801c5ec:	464b      	mov	r3, r9
 801c5ee:	f7e4 f813 	bl	8000618 <__aeabi_dmul>
 801c5f2:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 801c5f6:	4602      	mov	r2, r0
 801c5f8:	460b      	mov	r3, r1
 801c5fa:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 801c5fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801c602:	f7e3 fe53 	bl	80002ac <__adddf3>
 801c606:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 801c60a:	3551      	adds	r5, #81	@ 0x51
 801c60c:	4335      	orrs	r5, r6
 801c60e:	2d00      	cmp	r5, #0
 801c610:	4680      	mov	r8, r0
 801c612:	4689      	mov	r9, r1
 801c614:	dd48      	ble.n	801c6a8 <__ieee754_log+0x2b8>
 801c616:	4b50      	ldr	r3, [pc, #320]	@ (801c758 <__ieee754_log+0x368>)
 801c618:	2200      	movs	r2, #0
 801c61a:	4650      	mov	r0, sl
 801c61c:	4659      	mov	r1, fp
 801c61e:	f7e3 fffb 	bl	8000618 <__aeabi_dmul>
 801c622:	4652      	mov	r2, sl
 801c624:	465b      	mov	r3, fp
 801c626:	f7e3 fff7 	bl	8000618 <__aeabi_dmul>
 801c62a:	4602      	mov	r2, r0
 801c62c:	460b      	mov	r3, r1
 801c62e:	4606      	mov	r6, r0
 801c630:	460f      	mov	r7, r1
 801c632:	4640      	mov	r0, r8
 801c634:	4649      	mov	r1, r9
 801c636:	f7e3 fe39 	bl	80002ac <__adddf3>
 801c63a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801c63e:	f7e3 ffeb 	bl	8000618 <__aeabi_dmul>
 801c642:	4680      	mov	r8, r0
 801c644:	4689      	mov	r9, r1
 801c646:	b964      	cbnz	r4, 801c662 <__ieee754_log+0x272>
 801c648:	4602      	mov	r2, r0
 801c64a:	460b      	mov	r3, r1
 801c64c:	4630      	mov	r0, r6
 801c64e:	4639      	mov	r1, r7
 801c650:	f7e3 fe2a 	bl	80002a8 <__aeabi_dsub>
 801c654:	4602      	mov	r2, r0
 801c656:	460b      	mov	r3, r1
 801c658:	4650      	mov	r0, sl
 801c65a:	4659      	mov	r1, fp
 801c65c:	f7e3 fe24 	bl	80002a8 <__aeabi_dsub>
 801c660:	e6da      	b.n	801c418 <__ieee754_log+0x28>
 801c662:	a323      	add	r3, pc, #140	@ (adr r3, 801c6f0 <__ieee754_log+0x300>)
 801c664:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c668:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c66c:	f7e3 ffd4 	bl	8000618 <__aeabi_dmul>
 801c670:	a321      	add	r3, pc, #132	@ (adr r3, 801c6f8 <__ieee754_log+0x308>)
 801c672:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c676:	4604      	mov	r4, r0
 801c678:	460d      	mov	r5, r1
 801c67a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c67e:	f7e3 ffcb 	bl	8000618 <__aeabi_dmul>
 801c682:	4642      	mov	r2, r8
 801c684:	464b      	mov	r3, r9
 801c686:	f7e3 fe11 	bl	80002ac <__adddf3>
 801c68a:	4602      	mov	r2, r0
 801c68c:	460b      	mov	r3, r1
 801c68e:	4630      	mov	r0, r6
 801c690:	4639      	mov	r1, r7
 801c692:	f7e3 fe09 	bl	80002a8 <__aeabi_dsub>
 801c696:	4652      	mov	r2, sl
 801c698:	465b      	mov	r3, fp
 801c69a:	f7e3 fe05 	bl	80002a8 <__aeabi_dsub>
 801c69e:	4602      	mov	r2, r0
 801c6a0:	460b      	mov	r3, r1
 801c6a2:	4620      	mov	r0, r4
 801c6a4:	4629      	mov	r1, r5
 801c6a6:	e7d9      	b.n	801c65c <__ieee754_log+0x26c>
 801c6a8:	4602      	mov	r2, r0
 801c6aa:	460b      	mov	r3, r1
 801c6ac:	4650      	mov	r0, sl
 801c6ae:	4659      	mov	r1, fp
 801c6b0:	f7e3 fdfa 	bl	80002a8 <__aeabi_dsub>
 801c6b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 801c6b8:	f7e3 ffae 	bl	8000618 <__aeabi_dmul>
 801c6bc:	4606      	mov	r6, r0
 801c6be:	460f      	mov	r7, r1
 801c6c0:	2c00      	cmp	r4, #0
 801c6c2:	f43f af25 	beq.w	801c510 <__ieee754_log+0x120>
 801c6c6:	a30a      	add	r3, pc, #40	@ (adr r3, 801c6f0 <__ieee754_log+0x300>)
 801c6c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c6cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c6d0:	f7e3 ffa2 	bl	8000618 <__aeabi_dmul>
 801c6d4:	a308      	add	r3, pc, #32	@ (adr r3, 801c6f8 <__ieee754_log+0x308>)
 801c6d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c6da:	4604      	mov	r4, r0
 801c6dc:	460d      	mov	r5, r1
 801c6de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c6e2:	e729      	b.n	801c538 <__ieee754_log+0x148>
 801c6e4:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 801c740 <__ieee754_log+0x350>
 801c6e8:	e698      	b.n	801c41c <__ieee754_log+0x2c>
 801c6ea:	bf00      	nop
 801c6ec:	f3af 8000 	nop.w
 801c6f0:	fee00000 	.word	0xfee00000
 801c6f4:	3fe62e42 	.word	0x3fe62e42
 801c6f8:	35793c76 	.word	0x35793c76
 801c6fc:	3dea39ef 	.word	0x3dea39ef
 801c700:	55555555 	.word	0x55555555
 801c704:	3fd55555 	.word	0x3fd55555
 801c708:	df3e5244 	.word	0xdf3e5244
 801c70c:	3fc2f112 	.word	0x3fc2f112
 801c710:	96cb03de 	.word	0x96cb03de
 801c714:	3fc74664 	.word	0x3fc74664
 801c718:	94229359 	.word	0x94229359
 801c71c:	3fd24924 	.word	0x3fd24924
 801c720:	55555593 	.word	0x55555593
 801c724:	3fe55555 	.word	0x3fe55555
 801c728:	d078c69f 	.word	0xd078c69f
 801c72c:	3fc39a09 	.word	0x3fc39a09
 801c730:	1d8e78af 	.word	0x1d8e78af
 801c734:	3fcc71c5 	.word	0x3fcc71c5
 801c738:	9997fa04 	.word	0x9997fa04
 801c73c:	3fd99999 	.word	0x3fd99999
	...
 801c748:	c3500000 	.word	0xc3500000
 801c74c:	43500000 	.word	0x43500000
 801c750:	7fefffff 	.word	0x7fefffff
 801c754:	3ff00000 	.word	0x3ff00000
 801c758:	3fe00000 	.word	0x3fe00000

0801c75c <__ieee754_asinf>:
 801c75c:	b538      	push	{r3, r4, r5, lr}
 801c75e:	ee10 5a10 	vmov	r5, s0
 801c762:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801c766:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 801c76a:	ed2d 8b04 	vpush	{d8-d9}
 801c76e:	d10c      	bne.n	801c78a <__ieee754_asinf+0x2e>
 801c770:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801c8e4 <__ieee754_asinf+0x188>
 801c774:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 801c8e8 <__ieee754_asinf+0x18c>
 801c778:	ee60 7a27 	vmul.f32	s15, s0, s15
 801c77c:	eee0 7a07 	vfma.f32	s15, s0, s14
 801c780:	eeb0 0a67 	vmov.f32	s0, s15
 801c784:	ecbd 8b04 	vpop	{d8-d9}
 801c788:	bd38      	pop	{r3, r4, r5, pc}
 801c78a:	d904      	bls.n	801c796 <__ieee754_asinf+0x3a>
 801c78c:	ee70 7a40 	vsub.f32	s15, s0, s0
 801c790:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801c794:	e7f6      	b.n	801c784 <__ieee754_asinf+0x28>
 801c796:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 801c79a:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 801c79e:	d20b      	bcs.n	801c7b8 <__ieee754_asinf+0x5c>
 801c7a0:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 801c7a4:	d252      	bcs.n	801c84c <__ieee754_asinf+0xf0>
 801c7a6:	eddf 7a51 	vldr	s15, [pc, #324]	@ 801c8ec <__ieee754_asinf+0x190>
 801c7aa:	ee70 7a27 	vadd.f32	s15, s0, s15
 801c7ae:	eef4 7ae8 	vcmpe.f32	s15, s17
 801c7b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c7b6:	dce5      	bgt.n	801c784 <__ieee754_asinf+0x28>
 801c7b8:	f7ff fd00 	bl	801c1bc <fabsf>
 801c7bc:	ee38 8ac0 	vsub.f32	s16, s17, s0
 801c7c0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801c7c4:	ee28 8a27 	vmul.f32	s16, s16, s15
 801c7c8:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801c8f0 <__ieee754_asinf+0x194>
 801c7cc:	eddf 7a49 	vldr	s15, [pc, #292]	@ 801c8f4 <__ieee754_asinf+0x198>
 801c7d0:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 801c8f8 <__ieee754_asinf+0x19c>
 801c7d4:	eea8 7a27 	vfma.f32	s14, s16, s15
 801c7d8:	eddf 7a48 	vldr	s15, [pc, #288]	@ 801c8fc <__ieee754_asinf+0x1a0>
 801c7dc:	eee7 7a08 	vfma.f32	s15, s14, s16
 801c7e0:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 801c900 <__ieee754_asinf+0x1a4>
 801c7e4:	eea7 7a88 	vfma.f32	s14, s15, s16
 801c7e8:	eddf 7a46 	vldr	s15, [pc, #280]	@ 801c904 <__ieee754_asinf+0x1a8>
 801c7ec:	eee7 7a08 	vfma.f32	s15, s14, s16
 801c7f0:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 801c908 <__ieee754_asinf+0x1ac>
 801c7f4:	eea7 9a88 	vfma.f32	s18, s15, s16
 801c7f8:	eddf 7a44 	vldr	s15, [pc, #272]	@ 801c90c <__ieee754_asinf+0x1b0>
 801c7fc:	eee8 7a07 	vfma.f32	s15, s16, s14
 801c800:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 801c910 <__ieee754_asinf+0x1b4>
 801c804:	eea7 7a88 	vfma.f32	s14, s15, s16
 801c808:	eddf 7a42 	vldr	s15, [pc, #264]	@ 801c914 <__ieee754_asinf+0x1b8>
 801c80c:	eee7 7a08 	vfma.f32	s15, s14, s16
 801c810:	eeb0 0a48 	vmov.f32	s0, s16
 801c814:	eee7 8a88 	vfma.f32	s17, s15, s16
 801c818:	f7ff fde6 	bl	801c3e8 <__ieee754_sqrtf>
 801c81c:	4b3e      	ldr	r3, [pc, #248]	@ (801c918 <__ieee754_asinf+0x1bc>)
 801c81e:	ee29 9a08 	vmul.f32	s18, s18, s16
 801c822:	429c      	cmp	r4, r3
 801c824:	ee89 6a28 	vdiv.f32	s12, s18, s17
 801c828:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801c82c:	d93d      	bls.n	801c8aa <__ieee754_asinf+0x14e>
 801c82e:	eea0 0a06 	vfma.f32	s0, s0, s12
 801c832:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 801c91c <__ieee754_asinf+0x1c0>
 801c836:	eee0 7a26 	vfma.f32	s15, s0, s13
 801c83a:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 801c8e8 <__ieee754_asinf+0x18c>
 801c83e:	ee30 0a67 	vsub.f32	s0, s0, s15
 801c842:	2d00      	cmp	r5, #0
 801c844:	bfd8      	it	le
 801c846:	eeb1 0a40 	vnegle.f32	s0, s0
 801c84a:	e79b      	b.n	801c784 <__ieee754_asinf+0x28>
 801c84c:	ee60 7a00 	vmul.f32	s15, s0, s0
 801c850:	eddf 6a28 	vldr	s13, [pc, #160]	@ 801c8f4 <__ieee754_asinf+0x198>
 801c854:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 801c8f0 <__ieee754_asinf+0x194>
 801c858:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 801c908 <__ieee754_asinf+0x1ac>
 801c85c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 801c860:	eddf 6a26 	vldr	s13, [pc, #152]	@ 801c8fc <__ieee754_asinf+0x1a0>
 801c864:	eee7 6a27 	vfma.f32	s13, s14, s15
 801c868:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 801c900 <__ieee754_asinf+0x1a4>
 801c86c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801c870:	eddf 6a24 	vldr	s13, [pc, #144]	@ 801c904 <__ieee754_asinf+0x1a8>
 801c874:	eee7 6a27 	vfma.f32	s13, s14, s15
 801c878:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 801c8f8 <__ieee754_asinf+0x19c>
 801c87c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801c880:	eddf 6a22 	vldr	s13, [pc, #136]	@ 801c90c <__ieee754_asinf+0x1b0>
 801c884:	eee7 6a86 	vfma.f32	s13, s15, s12
 801c888:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 801c910 <__ieee754_asinf+0x1b4>
 801c88c:	eea6 6aa7 	vfma.f32	s12, s13, s15
 801c890:	eddf 6a20 	vldr	s13, [pc, #128]	@ 801c914 <__ieee754_asinf+0x1b8>
 801c894:	eee6 6a27 	vfma.f32	s13, s12, s15
 801c898:	ee27 7a27 	vmul.f32	s14, s14, s15
 801c89c:	eee6 8aa7 	vfma.f32	s17, s13, s15
 801c8a0:	eec7 7a28 	vdiv.f32	s15, s14, s17
 801c8a4:	eea0 0a27 	vfma.f32	s0, s0, s15
 801c8a8:	e76c      	b.n	801c784 <__ieee754_asinf+0x28>
 801c8aa:	ee10 3a10 	vmov	r3, s0
 801c8ae:	f36f 030b 	bfc	r3, #0, #12
 801c8b2:	ee07 3a10 	vmov	s14, r3
 801c8b6:	eea7 8a47 	vfms.f32	s16, s14, s14
 801c8ba:	ee70 5a00 	vadd.f32	s11, s0, s0
 801c8be:	ee30 0a07 	vadd.f32	s0, s0, s14
 801c8c2:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801c8e4 <__ieee754_asinf+0x188>
 801c8c6:	ee88 5a00 	vdiv.f32	s10, s16, s0
 801c8ca:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 801c920 <__ieee754_asinf+0x1c4>
 801c8ce:	eee5 7a66 	vfms.f32	s15, s10, s13
 801c8d2:	eed5 7a86 	vfnms.f32	s15, s11, s12
 801c8d6:	eeb0 6a40 	vmov.f32	s12, s0
 801c8da:	eea7 6a66 	vfms.f32	s12, s14, s13
 801c8de:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801c8e2:	e7ac      	b.n	801c83e <__ieee754_asinf+0xe2>
 801c8e4:	b33bbd2e 	.word	0xb33bbd2e
 801c8e8:	3fc90fdb 	.word	0x3fc90fdb
 801c8ec:	7149f2ca 	.word	0x7149f2ca
 801c8f0:	3a4f7f04 	.word	0x3a4f7f04
 801c8f4:	3811ef08 	.word	0x3811ef08
 801c8f8:	3e2aaaab 	.word	0x3e2aaaab
 801c8fc:	bd241146 	.word	0xbd241146
 801c900:	3e4e0aa8 	.word	0x3e4e0aa8
 801c904:	bea6b090 	.word	0xbea6b090
 801c908:	3d9dc62e 	.word	0x3d9dc62e
 801c90c:	bf303361 	.word	0xbf303361
 801c910:	4001572d 	.word	0x4001572d
 801c914:	c019d139 	.word	0xc019d139
 801c918:	3f799999 	.word	0x3f799999
 801c91c:	333bbd2e 	.word	0x333bbd2e
 801c920:	3f490fdb 	.word	0x3f490fdb

0801c924 <__ieee754_atan2f>:
 801c924:	ee10 2a90 	vmov	r2, s1
 801c928:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 801c92c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801c930:	b510      	push	{r4, lr}
 801c932:	eef0 7a40 	vmov.f32	s15, s0
 801c936:	d806      	bhi.n	801c946 <__ieee754_atan2f+0x22>
 801c938:	ee10 0a10 	vmov	r0, s0
 801c93c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 801c940:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801c944:	d904      	bls.n	801c950 <__ieee754_atan2f+0x2c>
 801c946:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801c94a:	eeb0 0a67 	vmov.f32	s0, s15
 801c94e:	bd10      	pop	{r4, pc}
 801c950:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 801c954:	d103      	bne.n	801c95e <__ieee754_atan2f+0x3a>
 801c956:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c95a:	f000 b883 	b.w	801ca64 <atanf>
 801c95e:	1794      	asrs	r4, r2, #30
 801c960:	f004 0402 	and.w	r4, r4, #2
 801c964:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 801c968:	b943      	cbnz	r3, 801c97c <__ieee754_atan2f+0x58>
 801c96a:	2c02      	cmp	r4, #2
 801c96c:	d05e      	beq.n	801ca2c <__ieee754_atan2f+0x108>
 801c96e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801ca40 <__ieee754_atan2f+0x11c>
 801c972:	2c03      	cmp	r4, #3
 801c974:	bf08      	it	eq
 801c976:	eef0 7a47 	vmoveq.f32	s15, s14
 801c97a:	e7e6      	b.n	801c94a <__ieee754_atan2f+0x26>
 801c97c:	b941      	cbnz	r1, 801c990 <__ieee754_atan2f+0x6c>
 801c97e:	eddf 7a31 	vldr	s15, [pc, #196]	@ 801ca44 <__ieee754_atan2f+0x120>
 801c982:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801ca48 <__ieee754_atan2f+0x124>
 801c986:	2800      	cmp	r0, #0
 801c988:	bfa8      	it	ge
 801c98a:	eef0 7a47 	vmovge.f32	s15, s14
 801c98e:	e7dc      	b.n	801c94a <__ieee754_atan2f+0x26>
 801c990:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801c994:	d110      	bne.n	801c9b8 <__ieee754_atan2f+0x94>
 801c996:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801c99a:	f104 34ff 	add.w	r4, r4, #4294967295
 801c99e:	d107      	bne.n	801c9b0 <__ieee754_atan2f+0x8c>
 801c9a0:	2c02      	cmp	r4, #2
 801c9a2:	d846      	bhi.n	801ca32 <__ieee754_atan2f+0x10e>
 801c9a4:	4b29      	ldr	r3, [pc, #164]	@ (801ca4c <__ieee754_atan2f+0x128>)
 801c9a6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801c9aa:	edd3 7a00 	vldr	s15, [r3]
 801c9ae:	e7cc      	b.n	801c94a <__ieee754_atan2f+0x26>
 801c9b0:	2c02      	cmp	r4, #2
 801c9b2:	d841      	bhi.n	801ca38 <__ieee754_atan2f+0x114>
 801c9b4:	4b26      	ldr	r3, [pc, #152]	@ (801ca50 <__ieee754_atan2f+0x12c>)
 801c9b6:	e7f6      	b.n	801c9a6 <__ieee754_atan2f+0x82>
 801c9b8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801c9bc:	d0df      	beq.n	801c97e <__ieee754_atan2f+0x5a>
 801c9be:	1a5b      	subs	r3, r3, r1
 801c9c0:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 801c9c4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 801c9c8:	da1a      	bge.n	801ca00 <__ieee754_atan2f+0xdc>
 801c9ca:	2a00      	cmp	r2, #0
 801c9cc:	da01      	bge.n	801c9d2 <__ieee754_atan2f+0xae>
 801c9ce:	313c      	adds	r1, #60	@ 0x3c
 801c9d0:	db19      	blt.n	801ca06 <__ieee754_atan2f+0xe2>
 801c9d2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 801c9d6:	f7ff fbf1 	bl	801c1bc <fabsf>
 801c9da:	f000 f843 	bl	801ca64 <atanf>
 801c9de:	eef0 7a40 	vmov.f32	s15, s0
 801c9e2:	2c01      	cmp	r4, #1
 801c9e4:	d012      	beq.n	801ca0c <__ieee754_atan2f+0xe8>
 801c9e6:	2c02      	cmp	r4, #2
 801c9e8:	d017      	beq.n	801ca1a <__ieee754_atan2f+0xf6>
 801c9ea:	2c00      	cmp	r4, #0
 801c9ec:	d0ad      	beq.n	801c94a <__ieee754_atan2f+0x26>
 801c9ee:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 801ca54 <__ieee754_atan2f+0x130>
 801c9f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c9f6:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 801ca58 <__ieee754_atan2f+0x134>
 801c9fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c9fe:	e7a4      	b.n	801c94a <__ieee754_atan2f+0x26>
 801ca00:	eddf 7a11 	vldr	s15, [pc, #68]	@ 801ca48 <__ieee754_atan2f+0x124>
 801ca04:	e7ed      	b.n	801c9e2 <__ieee754_atan2f+0xbe>
 801ca06:	eddf 7a15 	vldr	s15, [pc, #84]	@ 801ca5c <__ieee754_atan2f+0x138>
 801ca0a:	e7ea      	b.n	801c9e2 <__ieee754_atan2f+0xbe>
 801ca0c:	ee17 3a90 	vmov	r3, s15
 801ca10:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801ca14:	ee07 3a90 	vmov	s15, r3
 801ca18:	e797      	b.n	801c94a <__ieee754_atan2f+0x26>
 801ca1a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 801ca54 <__ieee754_atan2f+0x130>
 801ca1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ca22:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 801ca58 <__ieee754_atan2f+0x134>
 801ca26:	ee77 7a67 	vsub.f32	s15, s14, s15
 801ca2a:	e78e      	b.n	801c94a <__ieee754_atan2f+0x26>
 801ca2c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 801ca58 <__ieee754_atan2f+0x134>
 801ca30:	e78b      	b.n	801c94a <__ieee754_atan2f+0x26>
 801ca32:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 801ca60 <__ieee754_atan2f+0x13c>
 801ca36:	e788      	b.n	801c94a <__ieee754_atan2f+0x26>
 801ca38:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801ca5c <__ieee754_atan2f+0x138>
 801ca3c:	e785      	b.n	801c94a <__ieee754_atan2f+0x26>
 801ca3e:	bf00      	nop
 801ca40:	c0490fdb 	.word	0xc0490fdb
 801ca44:	bfc90fdb 	.word	0xbfc90fdb
 801ca48:	3fc90fdb 	.word	0x3fc90fdb
 801ca4c:	0801d7dc 	.word	0x0801d7dc
 801ca50:	0801d7d0 	.word	0x0801d7d0
 801ca54:	33bbbd2e 	.word	0x33bbbd2e
 801ca58:	40490fdb 	.word	0x40490fdb
 801ca5c:	00000000 	.word	0x00000000
 801ca60:	3f490fdb 	.word	0x3f490fdb

0801ca64 <atanf>:
 801ca64:	b538      	push	{r3, r4, r5, lr}
 801ca66:	ee10 5a10 	vmov	r5, s0
 801ca6a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801ca6e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 801ca72:	eef0 7a40 	vmov.f32	s15, s0
 801ca76:	d310      	bcc.n	801ca9a <atanf+0x36>
 801ca78:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 801ca7c:	d904      	bls.n	801ca88 <atanf+0x24>
 801ca7e:	ee70 7a00 	vadd.f32	s15, s0, s0
 801ca82:	eeb0 0a67 	vmov.f32	s0, s15
 801ca86:	bd38      	pop	{r3, r4, r5, pc}
 801ca88:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 801cbc0 <atanf+0x15c>
 801ca8c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 801cbc4 <atanf+0x160>
 801ca90:	2d00      	cmp	r5, #0
 801ca92:	bfc8      	it	gt
 801ca94:	eef0 7a47 	vmovgt.f32	s15, s14
 801ca98:	e7f3      	b.n	801ca82 <atanf+0x1e>
 801ca9a:	4b4b      	ldr	r3, [pc, #300]	@ (801cbc8 <atanf+0x164>)
 801ca9c:	429c      	cmp	r4, r3
 801ca9e:	d810      	bhi.n	801cac2 <atanf+0x5e>
 801caa0:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 801caa4:	d20a      	bcs.n	801cabc <atanf+0x58>
 801caa6:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801cbcc <atanf+0x168>
 801caaa:	ee30 7a07 	vadd.f32	s14, s0, s14
 801caae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801cab2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 801cab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801caba:	dce2      	bgt.n	801ca82 <atanf+0x1e>
 801cabc:	f04f 33ff 	mov.w	r3, #4294967295
 801cac0:	e013      	b.n	801caea <atanf+0x86>
 801cac2:	f7ff fb7b 	bl	801c1bc <fabsf>
 801cac6:	4b42      	ldr	r3, [pc, #264]	@ (801cbd0 <atanf+0x16c>)
 801cac8:	429c      	cmp	r4, r3
 801caca:	d84f      	bhi.n	801cb6c <atanf+0x108>
 801cacc:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 801cad0:	429c      	cmp	r4, r3
 801cad2:	d841      	bhi.n	801cb58 <atanf+0xf4>
 801cad4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 801cad8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801cadc:	eea0 7a27 	vfma.f32	s14, s0, s15
 801cae0:	2300      	movs	r3, #0
 801cae2:	ee30 0a27 	vadd.f32	s0, s0, s15
 801cae6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801caea:	1c5a      	adds	r2, r3, #1
 801caec:	ee27 6aa7 	vmul.f32	s12, s15, s15
 801caf0:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 801cbd4 <atanf+0x170>
 801caf4:	eddf 5a38 	vldr	s11, [pc, #224]	@ 801cbd8 <atanf+0x174>
 801caf8:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 801cbdc <atanf+0x178>
 801cafc:	ee66 6a06 	vmul.f32	s13, s12, s12
 801cb00:	eee6 5a87 	vfma.f32	s11, s13, s14
 801cb04:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 801cbe0 <atanf+0x17c>
 801cb08:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801cb0c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 801cbe4 <atanf+0x180>
 801cb10:	eee7 5a26 	vfma.f32	s11, s14, s13
 801cb14:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801cbe8 <atanf+0x184>
 801cb18:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801cb1c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 801cbec <atanf+0x188>
 801cb20:	eee7 5a26 	vfma.f32	s11, s14, s13
 801cb24:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 801cbf0 <atanf+0x18c>
 801cb28:	eea6 5a87 	vfma.f32	s10, s13, s14
 801cb2c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801cbf4 <atanf+0x190>
 801cb30:	eea5 7a26 	vfma.f32	s14, s10, s13
 801cb34:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 801cbf8 <atanf+0x194>
 801cb38:	eea7 5a26 	vfma.f32	s10, s14, s13
 801cb3c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 801cbfc <atanf+0x198>
 801cb40:	eea5 7a26 	vfma.f32	s14, s10, s13
 801cb44:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cb48:	eea5 7a86 	vfma.f32	s14, s11, s12
 801cb4c:	ee27 7a87 	vmul.f32	s14, s15, s14
 801cb50:	d121      	bne.n	801cb96 <atanf+0x132>
 801cb52:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801cb56:	e794      	b.n	801ca82 <atanf+0x1e>
 801cb58:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801cb5c:	ee30 7a67 	vsub.f32	s14, s0, s15
 801cb60:	ee30 0a27 	vadd.f32	s0, s0, s15
 801cb64:	2301      	movs	r3, #1
 801cb66:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801cb6a:	e7be      	b.n	801caea <atanf+0x86>
 801cb6c:	4b24      	ldr	r3, [pc, #144]	@ (801cc00 <atanf+0x19c>)
 801cb6e:	429c      	cmp	r4, r3
 801cb70:	d80b      	bhi.n	801cb8a <atanf+0x126>
 801cb72:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 801cb76:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801cb7a:	eea0 7a27 	vfma.f32	s14, s0, s15
 801cb7e:	2302      	movs	r3, #2
 801cb80:	ee70 6a67 	vsub.f32	s13, s0, s15
 801cb84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801cb88:	e7af      	b.n	801caea <atanf+0x86>
 801cb8a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801cb8e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801cb92:	2303      	movs	r3, #3
 801cb94:	e7a9      	b.n	801caea <atanf+0x86>
 801cb96:	4a1b      	ldr	r2, [pc, #108]	@ (801cc04 <atanf+0x1a0>)
 801cb98:	491b      	ldr	r1, [pc, #108]	@ (801cc08 <atanf+0x1a4>)
 801cb9a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801cb9e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 801cba2:	edd3 6a00 	vldr	s13, [r3]
 801cba6:	ee37 7a66 	vsub.f32	s14, s14, s13
 801cbaa:	2d00      	cmp	r5, #0
 801cbac:	ee37 7a67 	vsub.f32	s14, s14, s15
 801cbb0:	edd2 7a00 	vldr	s15, [r2]
 801cbb4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801cbb8:	bfb8      	it	lt
 801cbba:	eef1 7a67 	vneglt.f32	s15, s15
 801cbbe:	e760      	b.n	801ca82 <atanf+0x1e>
 801cbc0:	bfc90fdb 	.word	0xbfc90fdb
 801cbc4:	3fc90fdb 	.word	0x3fc90fdb
 801cbc8:	3edfffff 	.word	0x3edfffff
 801cbcc:	7149f2ca 	.word	0x7149f2ca
 801cbd0:	3f97ffff 	.word	0x3f97ffff
 801cbd4:	3c8569d7 	.word	0x3c8569d7
 801cbd8:	3d4bda59 	.word	0x3d4bda59
 801cbdc:	bd6ef16b 	.word	0xbd6ef16b
 801cbe0:	3d886b35 	.word	0x3d886b35
 801cbe4:	3dba2e6e 	.word	0x3dba2e6e
 801cbe8:	3e124925 	.word	0x3e124925
 801cbec:	3eaaaaab 	.word	0x3eaaaaab
 801cbf0:	bd15a221 	.word	0xbd15a221
 801cbf4:	bd9d8795 	.word	0xbd9d8795
 801cbf8:	bde38e38 	.word	0xbde38e38
 801cbfc:	be4ccccd 	.word	0xbe4ccccd
 801cc00:	401bffff 	.word	0x401bffff
 801cc04:	0801d7f8 	.word	0x0801d7f8
 801cc08:	0801d7e8 	.word	0x0801d7e8

0801cc0c <_init>:
 801cc0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cc0e:	bf00      	nop
 801cc10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cc12:	bc08      	pop	{r3}
 801cc14:	469e      	mov	lr, r3
 801cc16:	4770      	bx	lr

0801cc18 <_fini>:
 801cc18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cc1a:	bf00      	nop
 801cc1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cc1e:	bc08      	pop	{r3}
 801cc20:	469e      	mov	lr, r3
 801cc22:	4770      	bx	lr
