Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Mar  1 14:57:56 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file lab4_top_timing_summary_routed.rpt -pb lab4_top_timing_summary_routed.pb -rpx lab4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: rx_slave/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_slave/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_slave/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_slave/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_slave/FSM_onehot_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_slave/FSM_onehot_state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_slave/FSM_onehot_state_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_slave/FSM_onehot_state_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     59.075        0.000                      0                   95        0.155        0.000                      0                   95       16.667        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
CLK_I           {0.000 41.667}     83.333          12.000          
  clk16         {0.000 31.250}     62.500          16.000          
  clk_feedback  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                            16.667        0.000                       0                     1  
  clk16              59.075        0.000                      0                   95        0.155        0.000                      0                   95       30.750        0.000                       0                    51  
  clk_feedback                                                                                                                                                   16.667        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk16
  To Clock:  clk16

Setup :            0  Failing Endpoints,  Worst Slack       59.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.075ns  (required time - arrival time)
  Source:                 rx_slave/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.937ns (29.427%)  route 2.247ns (70.573%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 68.322 - 62.500 ) 
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.608     6.168    rx_slave/clk16_BUFG
    SLICE_X63Y73         FDRE                                         r  rx_slave/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     6.624 f  rx_slave/baud_counter_reg[0]/Q
                         net (fo=7, routed)           0.880     7.503    rx_slave/baud_counter_reg_n_0_[0]
    SLICE_X63Y73         LUT5 (Prop_lut5_I0_O)        0.154     7.657 r  rx_slave/FSM_onehot_state[9]_i_2__0/O
                         net (fo=2, routed)           0.853     8.510    rx_slave/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.327     8.837 r  rx_slave/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.514     9.352    rx_slave/FSM_onehot_state[9]_i_1__0_n_0
    SLICE_X64Y76         FDRE                                         r  rx_slave/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.494    68.322    rx_slave/clk16_BUFG
    SLICE_X64Y76         FDRE                                         r  rx_slave/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.309    68.631    
                         clock uncertainty           -0.036    68.596    
    SLICE_X64Y76         FDRE (Setup_fdre_C_CE)      -0.169    68.427    rx_slave/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         68.427    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                 59.075    

Slack (MET) :             59.075ns  (required time - arrival time)
  Source:                 rx_slave/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.937ns (29.427%)  route 2.247ns (70.573%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 68.322 - 62.500 ) 
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.608     6.168    rx_slave/clk16_BUFG
    SLICE_X63Y73         FDRE                                         r  rx_slave/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     6.624 f  rx_slave/baud_counter_reg[0]/Q
                         net (fo=7, routed)           0.880     7.503    rx_slave/baud_counter_reg_n_0_[0]
    SLICE_X63Y73         LUT5 (Prop_lut5_I0_O)        0.154     7.657 r  rx_slave/FSM_onehot_state[9]_i_2__0/O
                         net (fo=2, routed)           0.853     8.510    rx_slave/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.327     8.837 r  rx_slave/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.514     9.352    rx_slave/FSM_onehot_state[9]_i_1__0_n_0
    SLICE_X64Y76         FDRE                                         r  rx_slave/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.494    68.322    rx_slave/clk16_BUFG
    SLICE_X64Y76         FDRE                                         r  rx_slave/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.309    68.631    
                         clock uncertainty           -0.036    68.596    
    SLICE_X64Y76         FDRE (Setup_fdre_C_CE)      -0.169    68.427    rx_slave/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         68.427    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                 59.075    

Slack (MET) :             59.075ns  (required time - arrival time)
  Source:                 rx_slave/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.937ns (29.427%)  route 2.247ns (70.573%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 68.322 - 62.500 ) 
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.608     6.168    rx_slave/clk16_BUFG
    SLICE_X63Y73         FDRE                                         r  rx_slave/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     6.624 f  rx_slave/baud_counter_reg[0]/Q
                         net (fo=7, routed)           0.880     7.503    rx_slave/baud_counter_reg_n_0_[0]
    SLICE_X63Y73         LUT5 (Prop_lut5_I0_O)        0.154     7.657 r  rx_slave/FSM_onehot_state[9]_i_2__0/O
                         net (fo=2, routed)           0.853     8.510    rx_slave/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.327     8.837 r  rx_slave/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.514     9.352    rx_slave/FSM_onehot_state[9]_i_1__0_n_0
    SLICE_X64Y76         FDRE                                         r  rx_slave/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.494    68.322    rx_slave/clk16_BUFG
    SLICE_X64Y76         FDRE                                         r  rx_slave/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.309    68.631    
                         clock uncertainty           -0.036    68.596    
    SLICE_X64Y76         FDRE (Setup_fdre_C_CE)      -0.169    68.427    rx_slave/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         68.427    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                 59.075    

Slack (MET) :             59.075ns  (required time - arrival time)
  Source:                 rx_slave/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.937ns (29.427%)  route 2.247ns (70.573%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 68.322 - 62.500 ) 
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.608     6.168    rx_slave/clk16_BUFG
    SLICE_X63Y73         FDRE                                         r  rx_slave/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     6.624 f  rx_slave/baud_counter_reg[0]/Q
                         net (fo=7, routed)           0.880     7.503    rx_slave/baud_counter_reg_n_0_[0]
    SLICE_X63Y73         LUT5 (Prop_lut5_I0_O)        0.154     7.657 r  rx_slave/FSM_onehot_state[9]_i_2__0/O
                         net (fo=2, routed)           0.853     8.510    rx_slave/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.327     8.837 r  rx_slave/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.514     9.352    rx_slave/FSM_onehot_state[9]_i_1__0_n_0
    SLICE_X64Y76         FDRE                                         r  rx_slave/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.494    68.322    rx_slave/clk16_BUFG
    SLICE_X64Y76         FDRE                                         r  rx_slave/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.309    68.631    
                         clock uncertainty           -0.036    68.596    
    SLICE_X64Y76         FDRE (Setup_fdre_C_CE)      -0.169    68.427    rx_slave/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         68.427    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                 59.075    

Slack (MET) :             59.075ns  (required time - arrival time)
  Source:                 rx_slave/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.937ns (29.427%)  route 2.247ns (70.573%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 68.322 - 62.500 ) 
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.608     6.168    rx_slave/clk16_BUFG
    SLICE_X63Y73         FDRE                                         r  rx_slave/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     6.624 f  rx_slave/baud_counter_reg[0]/Q
                         net (fo=7, routed)           0.880     7.503    rx_slave/baud_counter_reg_n_0_[0]
    SLICE_X63Y73         LUT5 (Prop_lut5_I0_O)        0.154     7.657 r  rx_slave/FSM_onehot_state[9]_i_2__0/O
                         net (fo=2, routed)           0.853     8.510    rx_slave/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.327     8.837 r  rx_slave/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.514     9.352    rx_slave/FSM_onehot_state[9]_i_1__0_n_0
    SLICE_X64Y76         FDRE                                         r  rx_slave/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.494    68.322    rx_slave/clk16_BUFG
    SLICE_X64Y76         FDRE                                         r  rx_slave/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.309    68.631    
                         clock uncertainty           -0.036    68.596    
    SLICE_X64Y76         FDRE (Setup_fdre_C_CE)      -0.169    68.427    rx_slave/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         68.427    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                 59.075    

Slack (MET) :             59.075ns  (required time - arrival time)
  Source:                 rx_slave/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/FSM_onehot_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.937ns (29.427%)  route 2.247ns (70.573%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 68.322 - 62.500 ) 
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.608     6.168    rx_slave/clk16_BUFG
    SLICE_X63Y73         FDRE                                         r  rx_slave/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     6.624 f  rx_slave/baud_counter_reg[0]/Q
                         net (fo=7, routed)           0.880     7.503    rx_slave/baud_counter_reg_n_0_[0]
    SLICE_X63Y73         LUT5 (Prop_lut5_I0_O)        0.154     7.657 r  rx_slave/FSM_onehot_state[9]_i_2__0/O
                         net (fo=2, routed)           0.853     8.510    rx_slave/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.327     8.837 r  rx_slave/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.514     9.352    rx_slave/FSM_onehot_state[9]_i_1__0_n_0
    SLICE_X64Y76         FDRE                                         r  rx_slave/FSM_onehot_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.494    68.322    rx_slave/clk16_BUFG
    SLICE_X64Y76         FDRE                                         r  rx_slave/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.309    68.631    
                         clock uncertainty           -0.036    68.596    
    SLICE_X64Y76         FDRE (Setup_fdre_C_CE)      -0.169    68.427    rx_slave/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         68.427    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                 59.075    

Slack (MET) :             59.176ns  (required time - arrival time)
  Source:                 rx_slave/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.937ns (30.614%)  route 2.124ns (69.386%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 68.322 - 62.500 ) 
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.608     6.168    rx_slave/clk16_BUFG
    SLICE_X63Y73         FDRE                                         r  rx_slave/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     6.624 f  rx_slave/baud_counter_reg[0]/Q
                         net (fo=7, routed)           0.880     7.503    rx_slave/baud_counter_reg_n_0_[0]
    SLICE_X63Y73         LUT5 (Prop_lut5_I0_O)        0.154     7.657 r  rx_slave/FSM_onehot_state[9]_i_2__0/O
                         net (fo=2, routed)           0.853     8.510    rx_slave/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.327     8.837 r  rx_slave/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.391     9.228    rx_slave/FSM_onehot_state[9]_i_1__0_n_0
    SLICE_X65Y73         FDRE                                         r  rx_slave/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.494    68.322    rx_slave/clk16_BUFG
    SLICE_X65Y73         FDRE                                         r  rx_slave/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.323    68.645    
                         clock uncertainty           -0.036    68.610    
    SLICE_X65Y73         FDRE (Setup_fdre_C_CE)      -0.205    68.405    rx_slave/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         68.405    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                 59.176    

Slack (MET) :             59.176ns  (required time - arrival time)
  Source:                 rx_slave/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.937ns (30.614%)  route 2.124ns (69.386%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 68.322 - 62.500 ) 
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.608     6.168    rx_slave/clk16_BUFG
    SLICE_X63Y73         FDRE                                         r  rx_slave/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     6.624 f  rx_slave/baud_counter_reg[0]/Q
                         net (fo=7, routed)           0.880     7.503    rx_slave/baud_counter_reg_n_0_[0]
    SLICE_X63Y73         LUT5 (Prop_lut5_I0_O)        0.154     7.657 r  rx_slave/FSM_onehot_state[9]_i_2__0/O
                         net (fo=2, routed)           0.853     8.510    rx_slave/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.327     8.837 r  rx_slave/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.391     9.228    rx_slave/FSM_onehot_state[9]_i_1__0_n_0
    SLICE_X65Y73         FDRE                                         r  rx_slave/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.494    68.322    rx_slave/clk16_BUFG
    SLICE_X65Y73         FDRE                                         r  rx_slave/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.323    68.645    
                         clock uncertainty           -0.036    68.610    
    SLICE_X65Y73         FDRE (Setup_fdre_C_CE)      -0.205    68.405    rx_slave/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         68.405    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                 59.176    

Slack (MET) :             59.176ns  (required time - arrival time)
  Source:                 rx_slave/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/FSM_onehot_state_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.937ns (30.614%)  route 2.124ns (69.386%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 68.322 - 62.500 ) 
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.608     6.168    rx_slave/clk16_BUFG
    SLICE_X63Y73         FDRE                                         r  rx_slave/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     6.624 f  rx_slave/baud_counter_reg[0]/Q
                         net (fo=7, routed)           0.880     7.503    rx_slave/baud_counter_reg_n_0_[0]
    SLICE_X63Y73         LUT5 (Prop_lut5_I0_O)        0.154     7.657 r  rx_slave/FSM_onehot_state[9]_i_2__0/O
                         net (fo=2, routed)           0.853     8.510    rx_slave/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.327     8.837 r  rx_slave/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.391     9.228    rx_slave/FSM_onehot_state[9]_i_1__0_n_0
    SLICE_X65Y73         FDRE                                         r  rx_slave/FSM_onehot_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.494    68.322    rx_slave/clk16_BUFG
    SLICE_X65Y73         FDRE                                         r  rx_slave/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.323    68.645    
                         clock uncertainty           -0.036    68.610    
    SLICE_X65Y73         FDRE (Setup_fdre_C_CE)      -0.205    68.405    rx_slave/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         68.405    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                 59.176    

Slack (MET) :             59.176ns  (required time - arrival time)
  Source:                 rx_slave/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/FSM_onehot_state_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.937ns (30.614%)  route 2.124ns (69.386%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 68.322 - 62.500 ) 
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.608     6.168    rx_slave/clk16_BUFG
    SLICE_X63Y73         FDRE                                         r  rx_slave/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     6.624 f  rx_slave/baud_counter_reg[0]/Q
                         net (fo=7, routed)           0.880     7.503    rx_slave/baud_counter_reg_n_0_[0]
    SLICE_X63Y73         LUT5 (Prop_lut5_I0_O)        0.154     7.657 r  rx_slave/FSM_onehot_state[9]_i_2__0/O
                         net (fo=2, routed)           0.853     8.510    rx_slave/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.327     8.837 r  rx_slave/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.391     9.228    rx_slave/FSM_onehot_state[9]_i_1__0_n_0
    SLICE_X65Y73         FDRE                                         r  rx_slave/FSM_onehot_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          1.494    68.322    rx_slave/clk16_BUFG
    SLICE_X65Y73         FDRE                                         r  rx_slave/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.323    68.645    
                         clock uncertainty           -0.036    68.610    
    SLICE_X65Y73         FDRE (Setup_fdre_C_CE)      -0.205    68.405    rx_slave/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         68.405    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                 59.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 comm_master/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            comm_master/DATA_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.840    comm_master/clk16_BUFG
    SLICE_X3Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  comm_master/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.103     2.084    comm_master/FSM_onehot_state_reg_n_0_[0]
    SLICE_X2Y35          LUT5 (Prop_lut5_I1_O)        0.045     2.129 r  comm_master/DATA_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     2.129    comm_master/DATA_OUT[3]
    SLICE_X2Y35          FDRE                                         r  comm_master/DATA_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.388    comm_master/clk16_BUFG
    SLICE_X2Y35          FDRE                                         r  comm_master/DATA_OUT_reg[3]/C
                         clock pessimism             -0.535     1.853    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.121     1.974    comm_master/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 comm_master/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            comm_master/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.840    comm_master/clk16_BUFG
    SLICE_X3Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  comm_master/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.128     2.109    comm_master/FSM_onehot_state_reg_n_0_[3]
    SLICE_X3Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.388    comm_master/clk16_BUFG
    SLICE_X3Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.548     1.840    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.071     1.911    comm_master/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tx_slave/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            comm_master/TX_READY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.652%)  route 0.155ns (52.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.838    tx_slave/clk16_BUFG
    SLICE_X4Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.979 r  tx_slave/FSM_onehot_state_reg[0]/Q
                         net (fo=12, routed)          0.155     2.134    comm_master/TX_DONE
    SLICE_X5Y35          FDRE                                         r  comm_master/TX_READY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.859     2.386    comm_master/clk16_BUFG
    SLICE_X5Y35          FDRE                                         r  comm_master/TX_READY_reg/C
                         clock pessimism             -0.533     1.853    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.070     1.923    comm_master/TX_READY_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 comm_master/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            comm_master/DATA_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.032%)  route 0.139ns (39.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.840    comm_master/clk16_BUFG
    SLICE_X2Y36          FDRE                                         r  comm_master/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     2.004 r  comm_master/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.139     2.143    comm_master/FSM_onehot_state_reg_n_0_[8]
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.045     2.188 r  comm_master/DATA_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.188    comm_master/DATA_OUT[2]
    SLICE_X2Y35          FDRE                                         r  comm_master/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.388    comm_master/clk16_BUFG
    SLICE_X2Y35          FDRE                                         r  comm_master/DATA_OUT_reg[2]/C
                         clock pessimism             -0.533     1.855    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.120     1.975    comm_master/DATA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 comm_master/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            comm_master/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.145%)  route 0.124ns (46.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.840    comm_master/clk16_BUFG
    SLICE_X3Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  comm_master/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.124     2.105    comm_master/FSM_onehot_state_reg_n_0_[0]
    SLICE_X3Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.388    comm_master/clk16_BUFG
    SLICE_X3Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.548     1.840    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.047     1.887    comm_master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 comm_master/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            comm_master/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.909%)  route 0.140ns (46.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.840    comm_master/clk16_BUFG
    SLICE_X2Y36          FDRE                                         r  comm_master/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     2.004 r  comm_master/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.140     2.144    comm_master/FSM_onehot_state_reg_n_0_[10]
    SLICE_X3Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.388    comm_master/clk16_BUFG
    SLICE_X3Y35          FDRE                                         r  comm_master/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.533     1.855    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.070     1.925    comm_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 tx_slave/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.676%)  route 0.143ns (50.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.838    tx_slave/clk16_BUFG
    SLICE_X4Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.979 r  tx_slave/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.143     2.121    tx_slave/FSM_onehot_state_reg_n_0_[4]
    SLICE_X4Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.859     2.386    tx_slave/clk16_BUFG
    SLICE_X4Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.533     1.853    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.047     1.900    tx_slave/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tx_slave/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.148%)  route 0.100ns (43.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.838    tx_slave/clk16_BUFG
    SLICE_X4Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.128     1.966 r  tx_slave/FSM_onehot_state_reg[9]/Q
                         net (fo=2, routed)           0.100     2.066    tx_slave/FSM_onehot_state_reg_n_0_[9]
    SLICE_X4Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.859     2.386    tx_slave/clk16_BUFG
    SLICE_X4Y36          FDRE                                         r  tx_slave/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.548     1.838    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.004     1.842    tx_slave/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rx_slave/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.667%)  route 0.136ns (45.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.581     1.830    rx_slave/clk16_BUFG
    SLICE_X64Y76         FDRE                                         r  rx_slave/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.164     1.994 r  rx_slave/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.136     2.130    rx_slave/FSM_onehot_state_reg_n_0_[4]
    SLICE_X64Y76         FDRE                                         r  rx_slave/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.848     2.376    rx_slave/clk16_BUFG
    SLICE_X64Y76         FDRE                                         r  rx_slave/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.546     1.830    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.076     1.906    rx_slave/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rx_slave/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.436%)  route 0.156ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.581     1.830    rx_slave/clk16_BUFG
    SLICE_X65Y73         FDRE                                         r  rx_slave/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  rx_slave/FSM_onehot_state_reg[9]/Q
                         net (fo=2, routed)           0.156     2.127    rx_slave/FSM_onehot_state_reg_n_0_[9]
    SLICE_X65Y73         FDRE                                         r  rx_slave/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clk16
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk16_BUFG_inst/O
                         net (fo=49, routed)          0.848     2.376    rx_slave/clk16_BUFG
    SLICE_X65Y73         FDRE                                         r  rx_slave/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.546     1.830    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.070     1.900    rx_slave/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk16
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { clock/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y0    clk16_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y35      comm_master/DATA_OUT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y35      comm_master/DATA_OUT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y35      comm_master/DATA_OUT_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y35      comm_master/DATA_OUT_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y35      comm_master/DATA_OUT_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y35      comm_master/DATA_OUT_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X3Y35      comm_master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y36      comm_master/FSM_onehot_state_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y35      comm_master/DATA_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y35      comm_master/DATA_OUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y35      comm_master/DATA_OUT_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X3Y35      comm_master/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y35      comm_master/DATA_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y35      comm_master/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y35      comm_master/DATA_OUT_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y35      comm_master/DATA_OUT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y35      comm_master/DATA_OUT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y35      comm_master/DATA_OUT_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y35      comm_master/DATA_OUT_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKFBOUT



