{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498211987988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498211987989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 06:59:32 2017 " "Processing started: Fri Jun 23 06:59:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498211987989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498211987989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bufferBetweenARMAndFPGA_simulation -c measureTime " "Command: quartus_map --read_settings_files=on --write_settings_files=off bufferBetweenARMAndFPGA_simulation -c measureTime" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498211987989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498211988591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498211988591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciveandsendmessage.v 1 1 " "Found 1 design units, including 1 entities, in source file reciveandsendmessage.v" { { "Info" "ISGN_ENTITY_NAME" "1 reciveAndSendMessage " "Found entity 1: reciveAndSendMessage" {  } { { "reciveAndSendMessage.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/reciveAndSendMessage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498212002496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498212002496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrambuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrambuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SdRambuffer " "Found entity 1: SdRambuffer" {  } { { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498212002499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498212002499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file processbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 processBuffer " "Found entity 1: processBuffer" {  } { { "processBuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/processBuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498212002501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498212002501 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fillBuffer.v(21) " "Verilog HDL information at fillBuffer.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "fillBuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/fillBuffer.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1498212002504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fillbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file fillbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 fillBuffer " "Found entity 1: fillBuffer" {  } { { "fillBuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/fillBuffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498212002505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498212002505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simulation_tb " "Found entity 1: simulation_tb" {  } { { "simulation_tb.sv" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/simulation_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498212002507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498212002507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senddatatofillbuffer_fake.sv 1 1 " "Found 1 design units, including 1 entities, in source file senddatatofillbuffer_fake.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sendDataToFillbuffer_fake " "Found entity 1: sendDataToFillbuffer_fake" {  } { { "sendDataToFillbuffer_fake.sv" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/sendDataToFillbuffer_fake.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498212002508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498212002508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen_fake.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockgen_fake.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockgen_fake " "Found entity 1: clockgen_fake" {  } { { "clockgen_fake.sv" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/clockgen_fake.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498212002509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498212002509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498212002512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498212002512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDR simulation_tb.sv(31) " "Verilog HDL Implicit Net warning at simulation_tb.sv(31): created implicit net for \"LEDR\"" {  } { { "simulation_tb.sv" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/simulation_tb.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498212002512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 main.v(14) " "Verilog HDL Implicit Net warning at main.v(14): created implicit net for \"CLOCK_50\"" {  } { { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498212002512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDR main.v(27) " "Verilog HDL Implicit Net warning at main.v(27): created implicit net for \"LEDR\"" {  } { { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498212002512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498212002566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockgen_fake clockgen_fake:clock " "Elaborating entity \"clockgen_fake\" for hierarchy \"clockgen_fake:clock\"" {  } { { "main.v" "clock" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498212002589 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk clockgen_fake.sv(8) " "Verilog HDL warning at clockgen_fake.sv(8): assignments to clk create a combinational loop" {  } { { "clockgen_fake.sv" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/clockgen_fake.sv" 8 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1498212002590 "|simulation_tb|clockgen_fake:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdRambuffer SdRambuffer:buffer_dut " "Elaborating entity \"SdRambuffer\" for hierarchy \"SdRambuffer:buffer_dut\"" {  } { { "main.v" "buffer_dut" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498212002600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SdRambuffer:buffer_dut\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\"" {  } { { "SdRambuffer.v" "altsyncram_component" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498212002649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\"" {  } { { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498212002650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component " "Instantiated megafunction \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498212002650 ""}  } { { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498212002650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_68m2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_68m2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_68m2 " "Found entity 1: altsyncram_68m2" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498212002717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498212002717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_68m2 SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated " "Elaborating entity \"altsyncram_68m2\" for hierarchy \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498212002718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fillBuffer fillBuffer:fill_dut " "Elaborating entity \"fillBuffer\" for hierarchy \"fillBuffer:fill_dut\"" {  } { { "main.v" "fill_dut" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498212002723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processBuffer processBuffer:proc_dut " "Elaborating entity \"processBuffer\" for hierarchy \"processBuffer:proc_dut\"" {  } { { "main.v" "proc_dut" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498212002726 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "intValue processBuffer.v(15) " "Verilog HDL or VHDL warning at processBuffer.v(15): object \"intValue\" assigned a value but never read" {  } { { "processBuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/processBuffer.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1498212002728 "|simulation_tb|processBuffer:proc_dut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "firstPass processBuffer.v(16) " "Verilog HDL or VHDL warning at processBuffer.v(16): object \"firstPass\" assigned a value but never read" {  } { { "processBuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/processBuffer.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1498212002728 "|simulation_tb|processBuffer:proc_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sendDataToFillbuffer_fake sendDataToFillbuffer_fake:sendDataToFillbuffer_dut " "Elaborating entity \"sendDataToFillbuffer_fake\" for hierarchy \"sendDataToFillbuffer_fake:sendDataToFillbuffer_dut\"" {  } { { "main.v" "sendDataToFillbuffer_dut" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498212002729 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[31\] " "Net \"data_b\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[31\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[30\] " "Net \"data_b\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[30\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[29\] " "Net \"data_b\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[29\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[28\] " "Net \"data_b\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[28\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[27\] " "Net \"data_b\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[27\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[26\] " "Net \"data_b\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[26\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[25\] " "Net \"data_b\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[25\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[24\] " "Net \"data_b\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[24\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[23\] " "Net \"data_b\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[23\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[22\] " "Net \"data_b\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[22\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[21\] " "Net \"data_b\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[21\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[20\] " "Net \"data_b\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[20\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[19\] " "Net \"data_b\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[19\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[18\] " "Net \"data_b\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[18\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[17\] " "Net \"data_b\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[17\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[16\] " "Net \"data_b\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[16\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[15\] " "Net \"data_b\[15\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[15\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[14\] " "Net \"data_b\[14\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[14\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[13\] " "Net \"data_b\[13\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[13\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[12\] " "Net \"data_b\[12\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[12\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[11\] " "Net \"data_b\[11\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[11\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[10\] " "Net \"data_b\[10\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[10\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[9\] " "Net \"data_b\[9\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[9\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[8\] " "Net \"data_b\[8\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[8\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[7\] " "Net \"data_b\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[7\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[6\] " "Net \"data_b\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[6\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[5\] " "Net \"data_b\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[5\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[4\] " "Net \"data_b\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[4\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[3\] " "Net \"data_b\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[3\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[2\] " "Net \"data_b\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[2\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[1\] " "Net \"data_b\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[1\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[0\] " "Net \"data_b\[0\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[0\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002795 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498212002795 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[31\] " "Net \"data_b\[31\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[31\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[30\] " "Net \"data_b\[30\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[30\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[29\] " "Net \"data_b\[29\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[29\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[28\] " "Net \"data_b\[28\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[28\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[27\] " "Net \"data_b\[27\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[27\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[26\] " "Net \"data_b\[26\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[26\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[25\] " "Net \"data_b\[25\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[25\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[24\] " "Net \"data_b\[24\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[24\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[23\] " "Net \"data_b\[23\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[23\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[22\] " "Net \"data_b\[22\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[22\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[21\] " "Net \"data_b\[21\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[21\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[20\] " "Net \"data_b\[20\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[20\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[19\] " "Net \"data_b\[19\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[19\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[18\] " "Net \"data_b\[18\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[18\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[17\] " "Net \"data_b\[17\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[17\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[16\] " "Net \"data_b\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[16\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[15\] " "Net \"data_b\[15\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[15\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[14\] " "Net \"data_b\[14\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[14\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[13\] " "Net \"data_b\[13\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[13\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[12\] " "Net \"data_b\[12\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[12\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[11\] " "Net \"data_b\[11\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[11\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[10\] " "Net \"data_b\[10\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[10\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[9\] " "Net \"data_b\[9\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[9\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[8\] " "Net \"data_b\[8\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[8\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[7\] " "Net \"data_b\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[7\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[6\] " "Net \"data_b\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[6\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[5\] " "Net \"data_b\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[5\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[4\] " "Net \"data_b\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[4\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[3\] " "Net \"data_b\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[3\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[2\] " "Net \"data_b\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[2\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[1\] " "Net \"data_b\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[1\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[0\] " "Net \"data_b\[0\]\" is missing source, defaulting to GND" {  } { { "main.v" "data_b\[0\]" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498212002797 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498212002797 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[0\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[1\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[2\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[3\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[4\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 185 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[5\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[6\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[7\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[8\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[9\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[10\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[11\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[12\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[13\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 509 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[14\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[15\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[16\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[17\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[18\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[19\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[20\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[21\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[22\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[23\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 869 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[24\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[25\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[26\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[27\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 1013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[28\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 1049 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[29\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 1085 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[30\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 1121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[31\] " "Synthesized away node \"SdRambuffer:buffer_dut\|altsyncram:altsyncram_component\|altsyncram_68m2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_68m2.tdf" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/db/altsyncram_68m2.tdf" 1157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SdRambuffer.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v" 98 0 0 } } { "main.v" "" { Text "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498212002950 "|main|SdRambuffer:buffer_dut|altsyncram:altsyncram_component|altsyncram_68m2:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1498212002950 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1498212002950 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1498212003396 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/measureTime.map.smsg " "Generated suppressed messages file C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/measureTime.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498212003467 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 107 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498212003600 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 23 07:00:03 2017 " "Processing ended: Fri Jun 23 07:00:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498212003600 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498212003600 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498212003600 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498212003600 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 107 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 107 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498212004252 ""}
