Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Documents and Settings/Administrator/My Documents/3150102418/Exp8/Framework_ALU/ALUtest_isim_beh.exe -prj C:/Documents and Settings/Administrator/My Documents/3150102418/Exp8/Framework_ALU/ALUtest_beh.prj work.ALUtest work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp8/Framework_ALU/Mux4T1_4.vf" into library work
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp8/Framework_ALU/CLA.vf" into library work
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp8/Framework_ALU/add.vf" into library work
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp8/Framework_ALU/MUX8T1_8.vf" into library work
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp8/Framework_ALU/ADD4b.vf" into library work
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp8/Framework_ALU/MUX8T1_32.vf" into library work
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp8/Framework_ALU/ADC32.vf" into library work
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp8/Framework_ALU/ALU.v" into library work
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp8/Framework_ALU/ALU_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 65792 KB
Fuse CPU Usage: 484 ms
Compiling module XOR2
Compiling module AND2
Compiling module OR2
Compiling module add_MUSER_ADC32
Compiling module AND3
Compiling module AND4
Compiling module OR3
Compiling module OR4
Compiling module CLA_MUSER_ADC32
Compiling module ADD4b_MUSER_ADC32
Compiling module ADC32
Compiling module INV
Compiling module Mux4T1_4_MUSER_MUX8T1_32
Compiling module MUX8T1_8_MUSER_MUX8T1_32
Compiling module MUX8T1_32
Compiling module ALU
Compiling module ALUtest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 15 sub-compilation(s) to finish...
Compiled 18 Verilog Units
Built simulation executable C:/Documents and Settings/Administrator/My Documents/3150102418/Exp8/Framework_ALU/ALUtest_isim_beh.exe
Fuse Memory Usage: 71300 KB
Fuse CPU Usage: 827 ms
