<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Bitgen">
        <Message>
            <ID>1083781</ID>
            <Severity>Warning</Severity>
            <Dynamic>MachXO3L</Dynamic>
        </Message>
    </Task>
    <Task name="MapVerilogSimFile">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIN_RESETN_c</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIN_DIPSW[3:0](3)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIN_DIPSW[3:0](2)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIN_DIPSW[3:0](1)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIN_DIPSW[3:0](0)</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>61061042</ID>
            <Severity>Warning</Severity>
            <Dynamic>MachXO3L</Dynamic>
        </Message>
        <Message>
            <ID>61061045</ID>
            <Severity>Warning</Severity>
        </Message>
        <Message>
            <ID>61061008</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIN_DEBUG_WRN_c</Dynamic>
            <Dynamic>Primary</Dynamic>
            <Dynamic>PIN_DEBUG_WRN</Dynamic>
            <Dynamic>B4</Dynamic>
            <Dynamic>Primary</Dynamic>
        </Message>
        <Message>
            <ID>61061008</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIN_RESETN_c</Dynamic>
            <Dynamic>Secondary</Dynamic>
            <Dynamic>PIN_RESETN</Dynamic>
            <Dynamic>B3</Dynamic>
            <Dynamic>Secondary</Dynamic>
        </Message>
        <Message>
            <ID>62061008</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIN_DEBUG_WRN_c</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i loads=2 clock_loads=2
   Signal=coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk loads=1 clock_loads=1</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i loads=2 clock_loads=2
   Signal=coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk loads=1 clock_loads=1</Dynamic>
        </Message>
    </Task>
    <Task name="Jedecgen">
        <Message>
            <ID>1083781</ID>
            <Severity>Warning</Severity>
            <Dynamic>MachXO3L</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLEANUP</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_STOP_BIT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_DATA_BITS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_START_BIT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIN_DIPSW[0]</Dynamic>
            <Navigation>PIN_DIPSW[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIN_DIPSW[1]</Dynamic>
            <Navigation>PIN_DIPSW[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIN_DIPSW[2]</Dynamic>
            <Navigation>PIN_DIPSW[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>PIN_DIPSW[3]</Dynamic>
            <Navigation>PIN_DIPSW[3]</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>4</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1337 :&quot;C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v&quot;:61:7:61:19|Net DEBUG_DIN_REQ is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v</Navigation>
            <Navigation>61</Navigation>
            <Navigation>7</Navigation>
            <Navigation>61</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Net DEBUG_DIN_REQ is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v&quot;:66:5:66:14|Removing wire EN_INC_REQ, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>5</Navigation>
            <Navigation>66</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing wire EN_INC_REQ, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v&quot;:73:12:73:29|Removing wire DEBUG_READ_MUX_OUT, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v</Navigation>
            <Navigation>73</Navigation>
            <Navigation>12</Navigation>
            <Navigation>73</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Removing wire DEBUG_READ_MUX_OUT, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v&quot;:108:0:108:5|Feedback mux created for signal DEBUG_ACTIVE. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v</Navigation>
            <Navigation>108</Navigation>
            <Navigation>0</Navigation>
            <Navigation>108</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Feedback mux created for signal DEBUG_ACTIVE. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL250 :&quot;C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v&quot;:108:0:108:5|All reachable assignments to DEBUG_ACTIVE assign 0, register removed by optimization</Dynamic>
            <Navigation>CL250</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v</Navigation>
            <Navigation>108</Navigation>
            <Navigation>0</Navigation>
            <Navigation>108</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to DEBUG_ACTIVE assign 0, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v&quot;:27:9:27:17|Removing wire scuba_vhi, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v</Navigation>
            <Navigation>27</Navigation>
            <Navigation>9</Navigation>
            <Navigation>27</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire scuba_vhi, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:73:11:73:17|Object REGA_OP is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>73</Navigation>
            <Navigation>11</Navigation>
            <Navigation>73</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object REGA_OP is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:61:13:61:23|Removing wire DEBUG_STOPX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>61</Navigation>
            <Navigation>13</Navigation>
            <Navigation>61</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Removing wire DEBUG_STOPX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:98:12:98:21|Removing wire ALU_ARGB_X, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>98</Navigation>
            <Navigation>12</Navigation>
            <Navigation>98</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing wire ALU_ARGB_X, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:126:13:126:19|Removing wire LDS_RDX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>126</Navigation>
            <Navigation>13</Navigation>
            <Navigation>126</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire LDS_RDX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:131:13:131:19|Removing wire LDS_WRX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>13</Navigation>
            <Navigation>131</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire LDS_WRX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:137:13:137:19|Removing wire JMP_RDX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>137</Navigation>
            <Navigation>13</Navigation>
            <Navigation>137</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire JMP_RDX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Duncan\git\ForthCPU\UART\source\UART.v&quot;:54:4:54:8|Object RXI_R is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\UART\source\UART.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>4</Navigation>
            <Navigation>54</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Object RXI_R is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v&quot;:60:0:60:5|All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v</Navigation>
            <Navigation>60</Navigation>
            <Navigation>0</Navigation>
            <Navigation>60</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v&quot;:107:11:107:27|Port-width mismatch for port Address. The port definition is 12 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v</Navigation>
            <Navigation>107</Navigation>
            <Navigation>11</Navigation>
            <Navigation>107</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Port-width mismatch for port Address. The port definition is 12 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:30:13:30:20|Removing wire PIN_WR0N, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>30</Navigation>
            <Navigation>13</Navigation>
            <Navigation>30</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Removing wire PIN_WR0N, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:31:13:31:20|Removing wire PIN_WR1N, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>31</Navigation>
            <Navigation>13</Navigation>
            <Navigation>31</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Removing wire PIN_WR1N, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:37:19:37:25|Removing wire PIN_LED, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>37</Navigation>
            <Navigation>19</Navigation>
            <Navigation>37</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing wire PIN_LED, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:43:16:43:29|Removing wire PIN_DEBUG_STOP, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>43</Navigation>
            <Navigation>16</Navigation>
            <Navigation>43</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Removing wire PIN_DEBUG_STOP, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:65:5:65:12|Removing wire DBUS_OEN, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>65</Navigation>
            <Navigation>5</Navigation>
            <Navigation>65</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing wire DBUS_OEN, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:30:13:30:20|*Output PIN_WR0N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>30</Navigation>
            <Navigation>13</Navigation>
            <Navigation>30</Navigation>
            <Navigation>20</Navigation>
            <Navigation>*Output PIN_WR0N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:31:13:31:20|*Output PIN_WR1N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>31</Navigation>
            <Navigation>13</Navigation>
            <Navigation>31</Navigation>
            <Navigation>20</Navigation>
            <Navigation>*Output PIN_WR1N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:37:19:37:25|*Output PIN_LED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>37</Navigation>
            <Navigation>19</Navigation>
            <Navigation>37</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output PIN_LED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:43:16:43:29|*Output PIN_DEBUG_STOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>43</Navigation>
            <Navigation>16</Navigation>
            <Navigation>43</Navigation>
            <Navigation>29</Navigation>
            <Navigation>*Output PIN_DEBUG_STOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:65:5:65:12|*Input DBUS_OEN to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>65</Navigation>
            <Navigation>5</Navigation>
            <Navigation>65</Navigation>
            <Navigation>12</Navigation>
            <Navigation>*Input DBUS_OEN to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:38:14:38:24|Input port bits 7 to 0 of INSTRUCTION[13:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>38</Navigation>
            <Navigation>14</Navigation>
            <Navigation>38</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Input port bits 7 to 0 of INSTRUCTION[13:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\busController\source\busController.v&quot;:58:8:58:12|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\busController\source\busController.v</Navigation>
            <Navigation>58</Navigation>
            <Navigation>8</Navigation>
            <Navigation>58</Navigation>
            <Navigation>12</Navigation>
            <Navigation>*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v&quot;:57:1:57:4|Latch generated from always block for signal PHASE_NEXT[3:0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v</Navigation>
            <Navigation>57</Navigation>
            <Navigation>1</Navigation>
            <Navigation>57</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from always block for signal PHASE_NEXT[3:0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL247 :&quot;C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v&quot;:9:19:9:35|Input port bit 7 of DEBUG_INSTRUCTION[7:0] is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v</Navigation>
            <Navigation>9</Navigation>
            <Navigation>19</Navigation>
            <Navigation>9</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Input port bit 7 of DEBUG_INSTRUCTION[7:0] is unused</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>BZ101 |Potential glitch can occur at the output of 9 instances</Dynamic>
            <Navigation>BZ101</Navigation>
            <Navigation>Potential glitch can occur at the output of 9 instances  </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT531 :&quot;c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v&quot;:57:1:57:4|Found signal identified as System clock which controls 4 sequential elements including coreInst.instructionPhaseDecoderInst.PHASE_NEXT[3].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance.</Dynamic>
            <Navigation>MT531</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v</Navigation>
            <Navigation>57</Navigation>
            <Navigation>1</Navigation>
            <Navigation>57</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Found signal identified as System clock which controls 4 sequential elements including coreInst.instructionPhaseDecoderInst.PHASE_NEXT[3].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\duncan\git\forthcpu\debugport\source\register.v&quot;:14:0:14:5|Found inferred clock mcu|PIN_CLK_X1 which controls 386 sequential elements including coreInst.dinLatch.DOUT[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\debugport\source\register.v</Navigation>
            <Navigation>14</Navigation>
            <Navigation>0</Navigation>
            <Navigation>14</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock mcu|PIN_CLK_X1 which controls 386 sequential elements including coreInst.dinLatch.DOUT[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v&quot;:25:0:25:5|Found inferred clock mcu|PIN_DEBUG_WRN which controls 25 sequential elements including coreInst.debugger.requestGen.modeReqReg.Q_R[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v</Navigation>
            <Navigation>25</Navigation>
            <Navigation>0</Navigation>
            <Navigation>25</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock mcu|PIN_DEBUG_WRN which controls 25 sequential elements including coreInst.debugger.requestGen.modeReqReg.Q_R[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v&quot;:264:0:264:5|Removing sequential instance coreInst.interruptStateMachineInst.PC_LD_INT1 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v</Navigation>
            <Navigation>264</Navigation>
            <Navigation>0</Navigation>
            <Navigation>264</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing sequential instance coreInst.interruptStateMachineInst.PC_LD_INT1 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\duncan\git\forthcpu\alub\source\alu.v&quot;:34:3:34:6|ROM arithmetic (in view: work.alu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\alub\source\alu.v</Navigation>
            <Navigation>34</Navigation>
            <Navigation>3</Navigation>
            <Navigation>34</Navigation>
            <Navigation>6</Navigation>
            <Navigation>ROM arithmetic (in view: work.alu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v&quot;:61:1:61:4|ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v</Navigation>
            <Navigation>61</Navigation>
            <Navigation>1</Navigation>
            <Navigation>61</Navigation>
            <Navigation>4</Navigation>
            <Navigation>ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\duncan\git\forthcpu\jumpgroupdecoder\source\jumpgroupdecoder.v&quot;:198:0:198:5|Sequential instance coreInst.jumpGroupDecoderInst.BUS_SEQX[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\jumpgroupdecoder\source\jumpgroupdecoder.v</Navigation>
            <Navigation>198</Navigation>
            <Navigation>0</Navigation>
            <Navigation>198</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance coreInst.jumpGroupDecoderInst.BUS_SEQX[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v&quot;:264:0:264:5|Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[2] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v</Navigation>
            <Navigation>264</Navigation>
            <Navigation>0</Navigation>
            <Navigation>264</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[2] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock mcu|PIN_CLK_X1 with period 10.00ns. Please declare a user-defined clock on port PIN_CLK_X1.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock mcu|PIN_CLK_X1 with period 10.00ns. Please declare a user-defined clock on port PIN_CLK_X1.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock mcu|PIN_DEBUG_WRN with period 10.00ns. Please declare a user-defined clock on port PIN_DEBUG_WRN.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock mcu|PIN_DEBUG_WRN with period 10.00ns. Please declare a user-defined clock on port PIN_DEBUG_WRN.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>