// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module canny_accel_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        gaussian_mat_41_dout,
        gaussian_mat_41_empty_n,
        gaussian_mat_41_read,
        gradx_mat_42_din,
        gradx_mat_42_full_n,
        gradx_mat_42_write,
        grady_mat_45_din,
        grady_mat_45_full_n,
        grady_mat_45_write,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_pp1_stage0 = 11'd16;
parameter    ap_ST_fsm_state7 = 11'd32;
parameter    ap_ST_fsm_pp2_stage0 = 11'd64;
parameter    ap_ST_fsm_state10 = 11'd128;
parameter    ap_ST_fsm_state11 = 11'd256;
parameter    ap_ST_fsm_pp3_stage0 = 11'd512;
parameter    ap_ST_fsm_state16 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] gaussian_mat_41_dout;
input   gaussian_mat_41_empty_n;
output   gaussian_mat_41_read;
output  [127:0] gradx_mat_42_din;
input   gradx_mat_42_full_n;
output   gradx_mat_42_write;
output  [127:0] grady_mat_45_din;
input   grady_mat_45_full_n;
output   grady_mat_45_write;
input  [9:0] img_height;
input  [10:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg gaussian_mat_41_read;
reg gradx_mat_42_write;
reg grady_mat_45_write;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gaussian_mat_41_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] icmp_ln201_reg_2856;
reg   [0:0] and_ln207_reg_2867;
reg    gradx_mat_42_blk_n;
reg    ap_enable_reg_pp3_iter3;
reg   [0:0] icmp_ln870_reg_2900;
reg    grady_mat_45_blk_n;
reg   [7:0] col_V_reg_317;
reg   [7:0] col_V_4_reg_329;
reg   [8:0] col_V_7_reg_385;
reg   [8:0] col_V_7_reg_385_pp3_iter1_reg;
wire    ap_block_state12_pp3_stage0_iter0;
reg    ap_predicate_op156_read_state13;
reg    ap_block_state13_pp3_stage0_iter1;
wire    ap_block_state14_pp3_stage0_iter2;
reg    ap_block_state15_pp3_stage0_iter3;
reg    ap_block_pp3_stage0_11001;
reg   [7:0] src_buf_V_2_8_0_reg_397;
reg   [7:0] src_buf_V_2_7_0_reg_409;
reg   [7:0] src_buf_V_2_6_0_reg_421;
reg   [7:0] src_buf_V_2_5_0_reg_433;
reg   [7:0] src_buf_V_2_4_0_reg_445;
reg   [7:0] src_buf_V_2_3_0_reg_457;
reg   [7:0] src_buf_V_2_2_0_reg_469;
reg   [7:0] src_buf_V_2_1_0_reg_481;
reg   [7:0] src_buf_V_2_0_0_reg_493;
reg   [7:0] src_buf_V_1_8_0_reg_505;
reg   [7:0] src_buf_V_1_7_0_reg_517;
reg   [7:0] src_buf_V_1_6_0_reg_529;
reg   [7:0] src_buf_V_1_5_0_reg_541;
reg   [7:0] src_buf_V_1_4_0_reg_553;
reg   [7:0] src_buf_V_1_3_0_reg_565;
reg   [7:0] src_buf_V_1_2_0_reg_577;
reg   [7:0] src_buf_V_1_1_0_reg_589;
reg   [7:0] src_buf_V_1_0_0_reg_601;
reg   [7:0] src_buf_V_0_8_0_reg_613;
reg   [7:0] src_buf_V_0_7_0_reg_625;
reg   [7:0] src_buf_V_0_6_0_reg_637;
reg   [7:0] src_buf_V_0_5_0_reg_649;
reg   [7:0] src_buf_V_0_4_0_reg_661;
reg   [7:0] src_buf_V_0_3_0_reg_673;
reg   [7:0] src_buf_V_0_2_0_reg_685;
reg   [7:0] src_buf_V_0_1_0_reg_697;
reg   [7:0] src_buf_V_0_0_0_reg_709;
wire   [1:0] init_row_ind_fu_736_p2;
wire    ap_CS_fsm_state2;
reg   [12:0] row_ind_V_0_0_load_reg_2657;
reg   [12:0] row_ind_V_1_0_load_reg_2662;
reg   [12:0] row_ind_V_2_0_load_reg_2669;
wire   [63:0] zext_ln534_fu_776_p1;
wire    ap_CS_fsm_state3;
wire   [7:0] tmp_1_fu_779_p4;
reg   [7:0] tmp_1_reg_2683;
wire   [8:0] zext_ln1616_fu_788_p1;
reg   [8:0] zext_ln1616_reg_2689;
wire   [63:0] zext_ln464_fu_792_p1;
reg   [63:0] zext_ln464_reg_2696;
wire   [0:0] icmp_ln878_1_fu_795_p2;
wire    ap_CS_fsm_state4;
wire   [1:0] trunc_ln474_fu_800_p1;
reg   [1:0] trunc_ln474_reg_2705;
wire   [1:0] trunc_ln488_fu_804_p1;
reg   [1:0] trunc_ln488_reg_2709;
wire   [7:0] col_V_6_fu_807_p2;
reg   [7:0] col_V_6_reg_2714;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state5_pp1_stage0_iter0;
reg    ap_block_state6_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln468_fu_813_p2;
reg   [0:0] icmp_ln468_reg_2719;
wire   [63:0] add_ln464_fu_825_p2;
wire    ap_CS_fsm_state7;
wire   [7:0] col_V_5_fu_831_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state8_pp2_stage0_iter0;
wire    ap_block_state9_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln479_fu_837_p2;
reg   [0:0] icmp_ln479_reg_2733;
reg   [7:0] buf_V_0_addr_reg_2737;
wire   [10:0] img_height_cast_fu_861_p1;
reg   [10:0] img_height_cast_reg_2771;
wire    ap_CS_fsm_state10;
wire  signed [11:0] sext_ln493_fu_870_p1;
reg  signed [11:0] sext_ln493_reg_2776;
wire   [8:0] add_ln493_fu_874_p2;
reg   [8:0] add_ln493_reg_2782;
wire   [10:0] add_ln493_1_fu_879_p2;
reg   [10:0] add_ln493_1_reg_2787;
wire   [0:0] icmp_ln493_fu_889_p2;
wire    ap_CS_fsm_state11;
wire   [0:0] cmp_i_i185_i_fu_894_p2;
reg   [0:0] cmp_i_i185_i_reg_2796;
wire   [1:0] empty_71_fu_919_p1;
reg   [1:0] empty_71_reg_2801;
wire   [0:0] spec_select_fu_931_p2;
reg   [0:0] spec_select_reg_2806;
wire   [0:0] spec_select80_fu_943_p2;
reg   [0:0] spec_select80_reg_2811;
wire   [0:0] spec_select81_fu_955_p2;
reg   [0:0] spec_select81_reg_2816;
wire   [1:0] trunc_ln220_fu_961_p1;
reg   [1:0] trunc_ln220_reg_2821;
wire   [1:0] trunc_ln220_1_fu_965_p1;
reg   [1:0] trunc_ln220_1_reg_2826;
wire   [1:0] trunc_ln220_2_fu_969_p1;
reg   [1:0] trunc_ln220_2_reg_2831;
wire   [0:0] sel_tmp1_fu_973_p2;
reg   [0:0] sel_tmp1_reg_2836;
wire   [0:0] sel_tmp5_fu_979_p2;
reg   [0:0] sel_tmp5_reg_2841;
wire   [0:0] sel_tmp9_fu_985_p2;
reg   [0:0] sel_tmp9_reg_2846;
wire   [8:0] col_V_8_fu_991_p2;
reg   [8:0] col_V_8_reg_2851;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] icmp_ln201_fu_997_p2;
reg   [0:0] icmp_ln201_reg_2856_pp3_iter1_reg;
reg   [0:0] icmp_ln201_reg_2856_pp3_iter2_reg;
wire   [0:0] icmp_ln878_2_fu_1002_p2;
reg   [0:0] icmp_ln878_2_reg_2860;
reg   [0:0] icmp_ln878_2_reg_2860_pp3_iter1_reg;
reg   [0:0] icmp_ln878_2_reg_2860_pp3_iter2_reg;
wire   [0:0] and_ln207_fu_1007_p2;
wire   [1:0] trunc_ln217_fu_1023_p1;
reg   [1:0] trunc_ln217_reg_2871;
reg   [1:0] trunc_ln217_reg_2871_pp3_iter1_reg;
reg   [1:0] trunc_ln217_reg_2871_pp3_iter2_reg;
wire   [0:0] cmp_i_i178_i_fu_1041_p2;
reg   [0:0] cmp_i_i178_i_reg_2893;
wire   [0:0] icmp_ln870_fu_1046_p2;
wire   [7:0] src_buf_V_2_0_fu_1297_p3;
wire   [7:0] src_buf_V_1_0_fu_1360_p3;
wire   [7:0] src_buf_V_0_0_fu_1367_p3;
wire   [10:0] row_V_2_fu_2618_p2;
wire    ap_CS_fsm_state16;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state8;
reg    ap_enable_reg_pp2_iter1;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_flush_enable;
reg    ap_enable_reg_pp3_iter2;
reg    ap_condition_pp3_exit_iter2_state14;
reg   [7:0] buf_V_0_address0;
reg    buf_V_0_ce0;
wire   [63:0] buf_V_0_q0;
reg   [7:0] buf_V_0_address1;
reg    buf_V_0_ce1;
reg    buf_V_0_we1;
reg   [63:0] buf_V_0_d1;
reg   [7:0] buf_V_1_address0;
reg    buf_V_1_ce0;
wire   [63:0] buf_V_1_q0;
reg   [7:0] buf_V_1_address1;
reg    buf_V_1_ce1;
reg    buf_V_1_we1;
reg   [7:0] buf_V_2_address0;
reg    buf_V_2_ce0;
wire   [63:0] buf_V_2_q0;
reg   [7:0] buf_V_2_address1;
reg    buf_V_2_ce1;
reg    buf_V_2_we1;
wire    call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_ready;
wire   [63:0] call_ret_xfExtractPixels_8_24_0_s_fu_721_p_read8;
wire   [7:0] call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0;
wire   [7:0] call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_1;
wire   [7:0] call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_2;
wire   [7:0] call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_3;
wire   [7:0] call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_4;
wire   [7:0] call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_5;
wire   [7:0] call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_6;
wire   [7:0] call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_7;
wire    call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_ready;
wire   [63:0] call_ret4_xfExtractPixels_8_24_0_s_fu_726_p_read8;
wire   [7:0] call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0;
wire   [7:0] call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_1;
wire   [7:0] call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_2;
wire   [7:0] call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_3;
wire   [7:0] call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_4;
wire   [7:0] call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_5;
wire   [7:0] call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_6;
wire   [7:0] call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_7;
wire    call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_ready;
wire   [63:0] call_ret5_xfExtractPixels_8_24_0_s_fu_731_p_read8;
wire   [7:0] call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0;
wire   [7:0] call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_1;
wire   [7:0] call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_2;
wire   [7:0] call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_3;
wire   [7:0] call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_4;
wire   [7:0] call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_5;
wire   [7:0] call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_6;
wire   [7:0] call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_7;
wire   [1:0] ap_phi_mux_row_ind_V_0_2_phi_fu_300_p4;
reg   [1:0] row_ind_V_0_2_reg_296;
wire   [0:0] icmp_ln878_fu_751_p2;
reg   [63:0] init_buf_reg_307;
reg   [7:0] ap_phi_mux_col_V_phi_fu_321_p4;
reg   [12:0] row_ind_V_1_1_reg_340;
reg   [12:0] row_ind_V_2_reg_361;
reg   [12:0] row_ind_V_0_reg_350;
reg   [10:0] row_V_reg_373;
reg   [8:0] ap_phi_mux_col_V_7_phi_fu_389_p4;
wire   [63:0] buf_cop_V_0_4_fu_1094_p3;
wire   [63:0] buf_cop_V_1_4_fu_1136_p3;
wire   [63:0] buf_cop_V_2_4_fu_1178_p3;
wire   [63:0] zext_ln534_3_fu_818_p1;
wire   [63:0] conv_i91_fu_842_p1;
wire    ap_block_pp2_stage0;
wire   [63:0] zext_ln534_4_fu_1027_p1;
wire   [63:0] conv_i196_i_fu_1034_p1;
reg   [12:0] row_ind_V_0_0_fu_114;
wire   [12:0] zext_ln301_fu_757_p1;
reg   [12:0] row_ind_V_1_0_fu_118;
reg   [12:0] row_ind_V_2_0_fu_122;
reg   [63:0] toextract_V_fu_138;
reg   [63:0] toextract_V_1_fu_142;
reg   [63:0] toextract_V_2_fu_146;
reg    ap_block_pp3_stage0_01001;
wire   [63:0] tmp_fu_849_p5;
wire   [10:0] sub24_i_fu_864_p2;
wire   [11:0] zext_ln878_fu_885_p1;
wire   [11:0] sub_i_i267_i_fu_904_p2;
wire   [10:0] empty_fu_909_p1;
wire   [10:0] sub_i250_i_cast_fu_913_p2;
wire   [0:0] cmp_i_i293_i_fu_899_p2;
wire   [0:0] tmp_2_fu_923_p3;
wire   [0:0] cmp_i_i238_i_1_fu_937_p2;
wire   [0:0] cmp_i_i238_i_2_fu_949_p2;
wire   [12:0] tmp_8_fu_1012_p5;
wire   [63:0] buf_cop_V_0_fu_1061_p5;
wire   [0:0] and_ln878_fu_1090_p2;
wire   [63:0] buf_cop_V_0_1_fu_1072_p5;
wire   [63:0] buf_cop_V_0_2_fu_1083_p3;
wire   [63:0] buf_cop_V_1_fu_1103_p5;
wire   [0:0] and_ln878_1_fu_1132_p2;
wire   [63:0] buf_cop_V_1_1_fu_1114_p5;
wire   [63:0] buf_cop_V_1_2_fu_1125_p3;
wire   [63:0] buf_cop_V_2_fu_1145_p5;
wire   [0:0] and_ln878_2_fu_1174_p2;
wire   [63:0] buf_cop_V_2_1_fu_1156_p5;
wire   [63:0] buf_cop_V_2_2_fu_1167_p3;
wire   [7:0] select_ln259_19_fu_1430_p3;
wire   [8:0] r_fu_1437_p3;
wire   [7:0] select_ln259_20_fu_1449_p3;
wire   [8:0] r_1_fu_1456_p3;
wire   [7:0] select_ln259_16_fu_1409_p3;
wire   [7:0] select_ln259_6_fu_1339_p3;
wire   [8:0] zext_ln1346_1_fu_1472_p1;
wire   [8:0] zext_ln1346_fu_1468_p1;
wire   [7:0] select_ln259_18_fu_1423_p3;
wire   [7:0] select_ln259_8_fu_1353_p3;
wire   [8:0] ret_fu_1476_p2;
wire   [7:0] select_ln259_17_fu_1416_p3;
wire   [8:0] r_2_fu_1498_p3;
wire   [7:0] select_ln259_7_fu_1346_p3;
wire   [8:0] r_3_fu_1514_p3;
wire   [8:0] zext_ln1346_3_fu_1486_p1;
wire   [8:0] ret_2_fu_1526_p2;
wire   [8:0] zext_ln1346_2_fu_1482_p1;
wire   [7:0] select_ln259_21_fu_1548_p3;
wire   [8:0] r_4_fu_1555_p3;
wire   [7:0] select_ln259_22_fu_1567_p3;
wire   [8:0] r_5_fu_1574_p3;
wire   [7:0] select_ln259_15_fu_1402_p3;
wire   [7:0] select_ln259_5_fu_1332_p3;
wire   [8:0] zext_ln1346_5_fu_1590_p1;
wire   [8:0] zext_ln1346_4_fu_1586_p1;
wire   [8:0] ret_4_fu_1594_p2;
wire   [8:0] r_6_fu_1604_p3;
wire   [8:0] r_7_fu_1616_p3;
wire   [8:0] zext_ln1497_4_fu_1510_p1;
wire   [8:0] ret_6_fu_1628_p2;
wire   [8:0] ret_29_fu_1542_p2;
wire   [8:0] zext_ln1497_2_fu_1494_p1;
wire   [8:0] ret_28_fu_1536_p2;
wire   [9:0] zext_ln1497_1_fu_1464_p1;
wire   [9:0] zext_ln1497_fu_1445_p1;
wire   [9:0] g_x_V_fu_1658_p2;
wire  signed [10:0] sext_ln69_fu_1664_p1;
wire   [10:0] zext_ln100_fu_1490_p1;
wire   [10:0] g_x_V_20_fu_1668_p2;
wire   [10:0] zext_ln69_fu_1654_p1;
wire   [10:0] g_x_V_21_fu_1674_p2;
wire   [7:0] select_ln259_23_fu_1684_p3;
wire   [8:0] r_8_fu_1691_p3;
wire   [7:0] select_ln259_14_fu_1395_p3;
wire   [7:0] select_ln259_4_fu_1325_p3;
wire   [8:0] zext_ln1346_8_fu_1707_p1;
wire   [8:0] zext_ln1346_7_fu_1703_p1;
wire   [8:0] ret_8_fu_1711_p2;
wire   [8:0] r_9_fu_1721_p3;
wire   [8:0] r_10_fu_1733_p3;
wire   [8:0] ret_9_fu_1745_p2;
wire   [8:0] ret_31_fu_1648_p2;
wire   [8:0] ret_32_fu_1755_p2;
wire   [7:0] select_ln259_24_fu_1769_p3;
wire   [8:0] r_11_fu_1776_p3;
wire   [7:0] select_ln259_13_fu_1388_p3;
wire   [7:0] select_ln259_3_fu_1318_p3;
wire   [8:0] zext_ln1346_10_fu_1792_p1;
wire   [8:0] zext_ln1346_9_fu_1788_p1;
wire   [8:0] ret_11_fu_1796_p2;
wire   [8:0] r_12_fu_1806_p3;
wire   [8:0] r_13_fu_1818_p3;
wire   [8:0] ret_12_fu_1830_p2;
wire   [8:0] ret_33_fu_1840_p2;
wire   [7:0] select_ln259_25_fu_1850_p3;
wire   [8:0] r_14_fu_1857_p3;
wire   [7:0] select_ln259_12_fu_1381_p3;
wire   [7:0] select_ln259_2_fu_1311_p3;
wire   [8:0] zext_ln1346_12_fu_1873_p1;
wire   [8:0] zext_ln1346_11_fu_1869_p1;
wire   [8:0] ret_14_fu_1877_p2;
wire   [8:0] r_15_fu_1887_p3;
wire   [8:0] r_16_fu_1899_p3;
wire   [8:0] ret_15_fu_1911_p2;
wire   [8:0] ret_30_fu_1642_p2;
wire   [9:0] zext_ln121_fu_1532_p1;
wire   [9:0] zext_ln1346_6_fu_1638_p1;
wire   [9:0] g_y_V_fu_1931_p2;
wire  signed [10:0] sext_ln69_1_fu_1937_p1;
wire   [10:0] zext_ln1497_3_fu_1506_p1;
wire   [10:0] g_y_V_21_fu_1941_p2;
wire   [10:0] zext_ln1497_5_fu_1522_p1;
wire   [10:0] g_y_V_22_fu_1947_p2;
wire   [9:0] zext_ln1497_7_fu_1582_p1;
wire   [9:0] zext_ln1497_6_fu_1563_p1;
wire   [9:0] g_x_V_22_fu_1957_p2;
wire  signed [10:0] sext_ln69_3_fu_1963_p1;
wire   [10:0] zext_ln100_1_fu_1600_p1;
wire   [10:0] g_x_V_23_fu_1967_p2;
wire   [10:0] zext_ln1346_13_fu_1921_p1;
wire   [10:0] g_x_V_24_fu_1973_p2;
wire   [9:0] zext_ln121_1_fu_1634_p1;
wire   [9:0] zext_ln69_1_fu_1761_p1;
wire   [9:0] g_y_V_23_fu_1983_p2;
wire  signed [10:0] sext_ln69_5_fu_1989_p1;
wire   [10:0] zext_ln1497_8_fu_1612_p1;
wire   [10:0] g_y_V_24_fu_1993_p2;
wire   [10:0] zext_ln1497_9_fu_1624_p1;
wire   [10:0] g_y_V_25_fu_1999_p2;
wire   [7:0] select_ln259_26_fu_2009_p3;
wire   [8:0] r_17_fu_2016_p3;
wire   [7:0] select_ln259_11_fu_1374_p3;
wire   [7:0] select_ln259_1_fu_1304_p3;
wire   [8:0] zext_ln1346_15_fu_2032_p1;
wire   [8:0] zext_ln1346_14_fu_2028_p1;
wire   [8:0] ret_17_fu_2036_p2;
wire   [8:0] r_18_fu_2046_p3;
wire   [8:0] r_19_fu_2058_p3;
wire   [8:0] ret_18_fu_2070_p2;
wire   [9:0] zext_ln1497_10_fu_1699_p1;
wire   [9:0] g_x_V_25_fu_2080_p2;
wire  signed [10:0] sext_ln69_6_fu_2086_p1;
wire   [10:0] zext_ln100_2_fu_1717_p1;
wire   [10:0] g_x_V_26_fu_2090_p2;
wire   [10:0] g_x_V_27_fu_2096_p2;
wire   [9:0] zext_ln1497_13_fu_1784_p1;
wire   [9:0] g_x_V_28_fu_2106_p2;
wire  signed [10:0] sext_ln69_8_fu_2112_p1;
wire   [10:0] zext_ln100_3_fu_1802_p1;
wire   [10:0] g_x_V_29_fu_2116_p2;
wire   [10:0] g_x_V_30_fu_2122_p2;
wire   [8:0] r_20_fu_2132_p3;
wire   [8:0] zext_ln1346_17_fu_2148_p1;
wire   [8:0] zext_ln1346_16_fu_2144_p1;
wire   [8:0] ret_20_fu_2152_p2;
wire   [8:0] r_21_fu_2162_p3;
wire   [8:0] r_22_fu_2174_p3;
wire   [8:0] ret_21_fu_2186_p2;
wire   [9:0] zext_ln121_2_fu_1751_p1;
wire   [9:0] zext_ln101_fu_1765_p1;
wire   [9:0] g_y_V_26_fu_2196_p2;
wire  signed [10:0] sext_ln69_9_fu_2202_p1;
wire   [10:0] zext_ln1497_11_fu_1729_p1;
wire   [10:0] g_y_V_27_fu_2206_p2;
wire   [10:0] zext_ln1497_12_fu_1741_p1;
wire   [10:0] g_y_V_28_fu_2212_p2;
wire   [9:0] zext_ln121_3_fu_1836_p1;
wire   [9:0] zext_ln101_1_fu_1846_p1;
wire   [9:0] g_y_V_29_fu_2234_p2;
wire  signed [10:0] sext_ln69_10_fu_2240_p1;
wire   [10:0] zext_ln1497_14_fu_1814_p1;
wire   [10:0] g_y_V_30_fu_2244_p2;
wire   [10:0] zext_ln1497_15_fu_1826_p1;
wire   [10:0] g_y_V_31_fu_2250_p2;
wire   [8:0] ret_34_fu_1925_p2;
wire   [8:0] ret_35_fu_2222_p2;
wire   [8:0] ret_36_fu_2228_p2;
wire   [9:0] zext_ln1497_16_fu_1865_p1;
wire   [9:0] g_x_V_31_fu_2272_p2;
wire  signed [10:0] sext_ln69_12_fu_2278_p1;
wire   [10:0] zext_ln100_4_fu_1883_p1;
wire   [10:0] g_x_V_32_fu_2282_p2;
wire   [10:0] g_x_V_33_fu_2288_p2;
wire   [9:0] zext_ln1497_19_fu_2024_p1;
wire   [9:0] g_x_V_34_fu_2298_p2;
wire  signed [10:0] sext_ln69_14_fu_2304_p1;
wire   [10:0] zext_ln100_5_fu_2042_p1;
wire   [10:0] g_x_V_35_fu_2308_p2;
wire   [10:0] g_x_V_36_fu_2314_p2;
wire   [9:0] zext_ln121_4_fu_1917_p1;
wire   [9:0] zext_ln69_2_fu_2260_p1;
wire   [9:0] g_y_V_32_fu_2324_p2;
wire  signed [10:0] sext_ln69_16_fu_2330_p1;
wire   [10:0] zext_ln1497_17_fu_1895_p1;
wire   [10:0] g_y_V_33_fu_2334_p2;
wire   [10:0] zext_ln1497_18_fu_1907_p1;
wire   [10:0] g_y_V_34_fu_2340_p2;
wire   [9:0] zext_ln121_5_fu_2076_p1;
wire   [9:0] zext_ln69_3_fu_2264_p1;
wire   [9:0] g_y_V_35_fu_2350_p2;
wire  signed [10:0] sext_ln69_18_fu_2356_p1;
wire   [10:0] zext_ln1497_20_fu_2054_p1;
wire   [10:0] g_y_V_36_fu_2360_p2;
wire   [10:0] zext_ln1497_21_fu_2066_p1;
wire   [10:0] g_y_V_37_fu_2366_p2;
wire   [9:0] zext_ln1497_22_fu_2140_p1;
wire   [9:0] g_x_V_37_fu_2376_p2;
wire  signed [10:0] sext_ln69_20_fu_2382_p1;
wire   [10:0] zext_ln100_6_fu_2158_p1;
wire   [10:0] g_x_V_38_fu_2386_p2;
wire   [10:0] g_x_V_39_fu_2392_p2;
wire   [9:0] zext_ln121_6_fu_2192_p1;
wire   [9:0] zext_ln69_4_fu_2268_p1;
wire   [9:0] g_y_V_38_fu_2402_p2;
wire  signed [10:0] sext_ln69_22_fu_2408_p1;
wire   [10:0] zext_ln1497_23_fu_2170_p1;
wire   [10:0] g_y_V_39_fu_2412_p2;
wire   [10:0] zext_ln1497_24_fu_2182_p1;
wire   [10:0] g_y_V_40_fu_2418_p2;
wire   [7:0] select_ln250_1_fu_2428_p3;
wire   [8:0] r_23_fu_2435_p3;
wire   [7:0] src_buf_temp_copy_extract_V_0_fu_1283_p3;
wire   [7:0] select_ln250_fu_1290_p3;
wire   [8:0] zext_ln1346_19_fu_2451_p1;
wire   [8:0] zext_ln1346_18_fu_2447_p1;
wire   [8:0] ret_23_fu_2455_p2;
wire   [9:0] zext_ln1497_25_fu_2443_p1;
wire   [9:0] g_x_V_40_fu_2465_p2;
wire  signed [10:0] sext_ln69_23_fu_2471_p1;
wire   [10:0] zext_ln100_7_fu_2461_p1;
wire   [10:0] g_x_V_41_fu_2475_p2;
wire   [8:0] r_24_fu_2487_p3;
wire   [8:0] r_25_fu_2499_p3;
wire   [8:0] ret_24_fu_2511_p2;
wire   [8:0] ret_25_fu_2517_p2;
wire   [9:0] zext_ln121_7_fu_2523_p1;
wire   [9:0] zext_ln69_5_fu_2527_p1;
wire   [9:0] g_y_V_41_fu_2531_p2;
wire  signed [10:0] sext_ln69_24_fu_2537_p1;
wire   [10:0] zext_ln1497_26_fu_2495_p1;
wire   [10:0] g_y_V_42_fu_2541_p2;
wire   [10:0] zext_ln1497_27_fu_2507_p1;
wire   [10:0] g_x_V_42_fu_2481_p2;
wire  signed [15:0] sext_ln69_21_fu_2398_p1;
wire  signed [15:0] sext_ln69_15_fu_2320_p1;
wire  signed [15:0] sext_ln69_13_fu_2294_p1;
wire  signed [15:0] sext_ln101_2_fu_2128_p1;
wire  signed [15:0] sext_ln69_7_fu_2102_p1;
wire  signed [15:0] sext_ln69_4_fu_1979_p1;
wire  signed [15:0] sext_ln101_fu_1680_p1;
wire   [122:0] ret_37_fu_2553_p9;
wire   [10:0] g_y_V_43_fu_2547_p2;
wire  signed [15:0] sext_ln101_3_fu_2424_p1;
wire  signed [15:0] sext_ln69_19_fu_2372_p1;
wire  signed [15:0] sext_ln69_17_fu_2346_p1;
wire  signed [15:0] sext_ln69_11_fu_2256_p1;
wire  signed [15:0] sext_ln1346_fu_2218_p1;
wire  signed [15:0] sext_ln101_1_fu_2005_p1;
wire  signed [15:0] sext_ln69_2_fu_1953_p1;
wire   [122:0] ret_38_fu_2578_p9;
reg   [10:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
end

canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
buf_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_0_address0),
    .ce0(buf_V_0_ce0),
    .q0(buf_V_0_q0),
    .address1(buf_V_0_address1),
    .ce1(buf_V_0_ce1),
    .we1(buf_V_0_we1),
    .d1(buf_V_0_d1)
);

canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
buf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_1_address0),
    .ce0(buf_V_1_ce0),
    .q0(buf_V_1_q0),
    .address1(buf_V_1_address1),
    .ce1(buf_V_1_ce1),
    .we1(buf_V_1_we1),
    .d1(gaussian_mat_41_dout)
);

canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
buf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_2_address0),
    .ce0(buf_V_2_ce0),
    .q0(buf_V_2_q0),
    .address1(buf_V_2_address1),
    .ce1(buf_V_2_ce1),
    .we1(buf_V_2_we1),
    .d1(gaussian_mat_41_dout)
);

canny_accel_xfExtractPixels_8_24_0_s call_ret_xfExtractPixels_8_24_0_s_fu_721(
    .ap_ready(call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_ready),
    .p_read8(call_ret_xfExtractPixels_8_24_0_s_fu_721_p_read8),
    .ap_return_0(call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0),
    .ap_return_1(call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_1),
    .ap_return_2(call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_2),
    .ap_return_3(call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_3),
    .ap_return_4(call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_4),
    .ap_return_5(call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_5),
    .ap_return_6(call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_6),
    .ap_return_7(call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_7)
);

canny_accel_xfExtractPixels_8_24_0_s call_ret4_xfExtractPixels_8_24_0_s_fu_726(
    .ap_ready(call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_ready),
    .p_read8(call_ret4_xfExtractPixels_8_24_0_s_fu_726_p_read8),
    .ap_return_0(call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0),
    .ap_return_1(call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_1),
    .ap_return_2(call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_2),
    .ap_return_3(call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_3),
    .ap_return_4(call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_4),
    .ap_return_5(call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_5),
    .ap_return_6(call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_6),
    .ap_return_7(call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_7)
);

canny_accel_xfExtractPixels_8_24_0_s call_ret5_xfExtractPixels_8_24_0_s_fu_731(
    .ap_ready(call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_ready),
    .p_read8(call_ret5_xfExtractPixels_8_24_0_s_fu_731_p_read8),
    .ap_return_0(call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0),
    .ap_return_1(call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_1),
    .ap_return_2(call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_2),
    .ap_return_3(call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_3),
    .ap_return_4(call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_4),
    .ap_return_5(call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_5),
    .ap_return_6(call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_6),
    .ap_return_7(call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_7)
);

canny_accel_mux_32_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_32_64_1_1_U90(
    .din0(buf_V_0_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(trunc_ln488_reg_2709),
    .dout(tmp_fu_849_p5)
);

canny_accel_mux_32_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_32_13_1_1_U91(
    .din0(row_ind_V_2_reg_361),
    .din1(row_ind_V_0_reg_350),
    .din2(row_ind_V_1_1_reg_340),
    .din3(empty_71_reg_2801),
    .dout(tmp_8_fu_1012_p5)
);

canny_accel_mux_32_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_32_64_1_1_U92(
    .din0(buf_V_0_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(trunc_ln217_reg_2871_pp3_iter2_reg),
    .dout(buf_cop_V_0_fu_1061_p5)
);

canny_accel_mux_32_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_32_64_1_1_U93(
    .din0(buf_V_0_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(trunc_ln220_2_reg_2831),
    .dout(buf_cop_V_0_1_fu_1072_p5)
);

canny_accel_mux_32_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_32_64_1_1_U94(
    .din0(buf_V_0_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(trunc_ln217_reg_2871_pp3_iter2_reg),
    .dout(buf_cop_V_1_fu_1103_p5)
);

canny_accel_mux_32_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_32_64_1_1_U95(
    .din0(buf_V_0_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(trunc_ln220_1_reg_2826),
    .dout(buf_cop_V_1_1_fu_1114_p5)
);

canny_accel_mux_32_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_32_64_1_1_U96(
    .din0(buf_V_0_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(trunc_ln217_reg_2871_pp3_iter2_reg),
    .dout(buf_cop_V_2_fu_1145_p5)
);

canny_accel_mux_32_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_32_64_1_1_U97(
    .din0(buf_V_0_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(trunc_ln220_reg_2821),
    .dout(buf_cop_V_2_1_fu_1156_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state5))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln878_1_fu_795_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln878_1_fu_795_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state8) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln878_1_fu_795_p2 == 1'd0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state8))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state8);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln878_1_fu_795_p2 == 1'd0))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp3_flush_enable)) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if ((((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter2_state14)) | ((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter2_state14))) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter1;
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
            ap_enable_reg_pp3_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln878_1_fu_795_p2 == 1'd0))) begin
        col_V_4_reg_329 <= 8'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln479_fu_837_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        col_V_4_reg_329 <= col_V_5_fu_831_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln201_reg_2856 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        col_V_7_reg_385 <= col_V_8_reg_2851;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        col_V_7_reg_385 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln468_reg_2719 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        col_V_reg_317 <= col_V_6_reg_2714;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln878_1_fu_795_p2 == 1'd1))) begin
        col_V_reg_317 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        init_buf_reg_307 <= zext_ln534_fu_776_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        init_buf_reg_307 <= add_ln464_fu_825_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        row_V_reg_373 <= row_V_2_fu_2618_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        row_V_reg_373 <= 11'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_fu_751_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_0_2_reg_296 <= init_row_ind_fu_736_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row_ind_V_0_2_reg_296 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        row_ind_V_0_reg_350 <= row_ind_V_1_1_reg_340;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        row_ind_V_0_reg_350 <= row_ind_V_1_0_load_reg_2662;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        row_ind_V_1_1_reg_340 <= row_ind_V_2_reg_361;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        row_ind_V_1_1_reg_340 <= row_ind_V_2_0_load_reg_2669;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        row_ind_V_2_reg_361 <= row_ind_V_0_reg_350;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        row_ind_V_2_reg_361 <= row_ind_V_0_0_load_reg_2657;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_0_0_0_reg_709 <= src_buf_V_0_0_fu_1367_p3;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_0_0_0_reg_709 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_0_1_0_reg_697 <= call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_0_1_0_reg_697 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_0_2_0_reg_685 <= call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_1;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_0_2_0_reg_685 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_0_3_0_reg_673 <= call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_2;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_0_3_0_reg_673 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_0_4_0_reg_661 <= call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_3;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_0_4_0_reg_661 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_0_5_0_reg_649 <= call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_4;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_0_5_0_reg_649 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_0_6_0_reg_637 <= call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_5;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_0_6_0_reg_637 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_0_7_0_reg_625 <= call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_6;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_0_7_0_reg_625 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_0_8_0_reg_613 <= call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_7;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_0_8_0_reg_613 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_1_0_0_reg_601 <= src_buf_V_1_0_fu_1360_p3;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_1_0_0_reg_601 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_1_1_0_reg_589 <= call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_1_1_0_reg_589 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_1_2_0_reg_577 <= call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_1;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_1_2_0_reg_577 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_1_3_0_reg_565 <= call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_2;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_1_3_0_reg_565 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_1_4_0_reg_553 <= call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_3;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_1_4_0_reg_553 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_1_5_0_reg_541 <= call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_4;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_1_5_0_reg_541 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_1_6_0_reg_529 <= call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_5;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_1_6_0_reg_529 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_1_7_0_reg_517 <= call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_6;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_1_7_0_reg_517 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_1_8_0_reg_505 <= call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_7;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_1_8_0_reg_505 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_2_0_0_reg_493 <= src_buf_V_2_0_fu_1297_p3;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_2_0_0_reg_493 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_2_1_0_reg_481 <= call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_2_1_0_reg_481 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_2_2_0_reg_469 <= call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_1;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_2_2_0_reg_469 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_2_3_0_reg_457 <= call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_2;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_2_3_0_reg_457 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_2_4_0_reg_445 <= call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_3;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_2_4_0_reg_445 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_2_5_0_reg_433 <= call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_4;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_2_5_0_reg_433 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_2_6_0_reg_421 <= call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_5;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_2_6_0_reg_421 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_2_7_0_reg_409 <= call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_6;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_2_7_0_reg_409 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_2_8_0_reg_397 <= call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_7;
    end else if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_2_8_0_reg_397 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln493_1_reg_2787 <= add_ln493_1_fu_879_p2;
        add_ln493_reg_2782 <= add_ln493_fu_874_p2;
        img_height_cast_reg_2771[9 : 0] <= img_height_cast_fu_861_p1[9 : 0];
        sext_ln493_reg_2776 <= sext_ln493_fu_870_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_fu_997_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        and_ln207_reg_2867 <= and_ln207_fu_1007_p2;
        icmp_ln878_2_reg_2860 <= icmp_ln878_2_fu_1002_p2;
        trunc_ln217_reg_2871 <= trunc_ln217_fu_1023_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln479_fu_837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_0_addr_reg_2737 <= conv_i91_fu_842_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter1_reg == 1'd0))) begin
        cmp_i_i178_i_reg_2893 <= cmp_i_i178_i_fu_1041_p2;
        icmp_ln870_reg_2900 <= icmp_ln870_fu_1046_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln493_fu_889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        cmp_i_i185_i_reg_2796 <= cmp_i_i185_i_fu_894_p2;
        empty_71_reg_2801 <= empty_71_fu_919_p1;
        sel_tmp1_reg_2836 <= sel_tmp1_fu_973_p2;
        sel_tmp5_reg_2841 <= sel_tmp5_fu_979_p2;
        sel_tmp9_reg_2846 <= sel_tmp9_fu_985_p2;
        spec_select80_reg_2811 <= spec_select80_fu_943_p2;
        spec_select81_reg_2816 <= spec_select81_fu_955_p2;
        spec_select_reg_2806 <= spec_select_fu_931_p2;
        trunc_ln220_1_reg_2826 <= trunc_ln220_1_fu_965_p1;
        trunc_ln220_2_reg_2831 <= trunc_ln220_2_fu_969_p1;
        trunc_ln220_reg_2821 <= trunc_ln220_fu_961_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        col_V_6_reg_2714 <= col_V_6_fu_807_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        col_V_7_reg_385_pp3_iter1_reg <= col_V_7_reg_385;
        icmp_ln201_reg_2856 <= icmp_ln201_fu_997_p2;
        icmp_ln201_reg_2856_pp3_iter1_reg <= icmp_ln201_reg_2856;
        icmp_ln878_2_reg_2860_pp3_iter1_reg <= icmp_ln878_2_reg_2860;
        trunc_ln217_reg_2871_pp3_iter1_reg <= trunc_ln217_reg_2871;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        col_V_8_reg_2851 <= col_V_8_fu_991_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        icmp_ln201_reg_2856_pp3_iter2_reg <= icmp_ln201_reg_2856_pp3_iter1_reg;
        icmp_ln878_2_reg_2860_pp3_iter2_reg <= icmp_ln878_2_reg_2860_pp3_iter1_reg;
        trunc_ln217_reg_2871_pp3_iter2_reg <= trunc_ln217_reg_2871_pp3_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln468_reg_2719 <= icmp_ln468_fu_813_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln479_reg_2733 <= icmp_ln479_fu_837_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_fu_751_p2 == 1'd0) & (ap_phi_mux_row_ind_V_0_2_phi_fu_300_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_0_0_fu_114[1 : 0] <= zext_ln301_fu_757_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        row_ind_V_0_0_load_reg_2657[1 : 0] <= row_ind_V_0_0_fu_114[1 : 0];
        row_ind_V_1_0_load_reg_2662[1 : 0] <= row_ind_V_1_0_fu_118[1 : 0];
        row_ind_V_2_0_load_reg_2669[1 : 0] <= row_ind_V_2_0_fu_122[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_fu_751_p2 == 1'd0) & (ap_phi_mux_row_ind_V_0_2_phi_fu_300_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_1_0_fu_118[1 : 0] <= zext_ln301_fu_757_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_row_ind_V_0_2_phi_fu_300_p4 == 2'd1) & ~(ap_phi_mux_row_ind_V_0_2_phi_fu_300_p4 == 2'd0) & (icmp_ln878_fu_751_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_2_0_fu_122[1 : 0] <= zext_ln301_fu_757_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_1_reg_2683 <= {{img_width[10:3]}};
        zext_ln1616_reg_2689[7 : 0] <= zext_ln1616_fu_788_p1[7 : 0];
        zext_ln464_reg_2696[1 : 0] <= zext_ln464_fu_792_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln201_reg_2856_pp3_iter2_reg == 1'd0))) begin
        toextract_V_1_fu_142 <= buf_cop_V_1_4_fu_1136_p3;
        toextract_V_2_fu_146 <= buf_cop_V_2_4_fu_1178_p3;
        toextract_V_fu_138 <= buf_cop_V_0_4_fu_1094_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln878_1_fu_795_p2 == 1'd1))) begin
        trunc_ln474_reg_2705 <= trunc_ln474_fu_800_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln878_1_fu_795_p2 == 1'd0))) begin
        trunc_ln488_reg_2709 <= trunc_ln488_fu_804_p1;
    end
end

always @ (*) begin
    if ((icmp_ln468_fu_813_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln479_fu_837_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        ap_condition_pp3_exit_iter2_state14 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter2_state14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln201_fu_997_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_condition_pp3_flush_enable = 1'b1;
    end else begin
        ap_condition_pp3_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((icmp_ln493_fu_889_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln201_reg_2856 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_col_V_7_phi_fu_389_p4 = col_V_8_reg_2851;
    end else begin
        ap_phi_mux_col_V_7_phi_fu_389_p4 = col_V_7_reg_385;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln468_reg_2719 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_col_V_phi_fu_321_p4 = col_V_6_reg_2714;
    end else begin
        ap_phi_mux_col_V_phi_fu_321_p4 = col_V_reg_317;
    end
end

always @ (*) begin
    if (((icmp_ln493_fu_889_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        buf_V_0_address0 = conv_i196_i_fu_1034_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_0_address0 = conv_i91_fu_842_p1;
    end else begin
        buf_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_V_0_address1 = zext_ln534_4_fu_1027_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_0_address1 = buf_V_0_addr_reg_2737;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_V_0_address1 = zext_ln534_3_fu_818_p1;
    end else begin
        buf_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1)))) begin
        buf_V_0_ce0 = 1'b1;
    end else begin
        buf_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_V_0_ce1 = 1'b1;
    end else begin
        buf_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_0_d1 = tmp_fu_849_p5;
    end else if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_V_0_d1 = gaussian_mat_41_dout;
    end else begin
        buf_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln207_reg_2867) & (icmp_ln201_reg_2856 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (trunc_ln220_reg_2821 == 2'd0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln479_reg_2733 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln474_reg_2705 == 2'd0) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_V_0_we1 = 1'b1;
    end else begin
        buf_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        buf_V_1_address0 = conv_i196_i_fu_1034_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_1_address0 = conv_i91_fu_842_p1;
    end else begin
        buf_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_V_1_address1 = zext_ln534_4_fu_1027_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_V_1_address1 = zext_ln534_3_fu_818_p1;
    end else begin
        buf_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1)))) begin
        buf_V_1_ce0 = 1'b1;
    end else begin
        buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_V_1_ce1 = 1'b1;
    end else begin
        buf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln207_reg_2867) & (icmp_ln201_reg_2856 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (trunc_ln220_reg_2821 == 2'd1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln474_reg_2705 == 2'd1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_V_1_we1 = 1'b1;
    end else begin
        buf_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        buf_V_2_address0 = conv_i196_i_fu_1034_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_2_address0 = conv_i91_fu_842_p1;
    end else begin
        buf_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_V_2_address1 = zext_ln534_4_fu_1027_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_V_2_address1 = zext_ln534_3_fu_818_p1;
    end else begin
        buf_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1)))) begin
        buf_V_2_ce0 = 1'b1;
    end else begin
        buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_V_2_ce1 = 1'b1;
    end else begin
        buf_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln220_reg_2821 == 2'd0) & ~(trunc_ln220_reg_2821 == 2'd1) & (1'd1 == and_ln207_reg_2867) & (icmp_ln201_reg_2856 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | (~(trunc_ln474_reg_2705 == 2'd0) & ~(trunc_ln474_reg_2705 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_V_2_we1 = 1'b1;
    end else begin
        buf_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln207_reg_2867) & (icmp_ln201_reg_2856 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        gaussian_mat_41_blk_n = gaussian_mat_41_empty_n;
    end else begin
        gaussian_mat_41_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op156_read_state13 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        gaussian_mat_41_read = 1'b1;
    end else begin
        gaussian_mat_41_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln870_reg_2900 == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        gradx_mat_42_blk_n = gradx_mat_42_full_n;
    end else begin
        gradx_mat_42_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln870_reg_2900 == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        gradx_mat_42_write = 1'b1;
    end else begin
        gradx_mat_42_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln870_reg_2900 == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        grady_mat_45_blk_n = grady_mat_45_full_n;
    end else begin
        grady_mat_45_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln870_reg_2900 == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        grady_mat_45_write = 1'b1;
    end else begin
        grady_mat_45_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln878_fu_751_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln878_1_fu_795_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln468_fu_813_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln468_fu_813_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln479_fu_837_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln479_fu_837_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln493_fu_889_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln464_fu_825_p2 = (init_buf_reg_307 + 64'd1);

assign add_ln493_1_fu_879_p2 = (img_height_cast_fu_861_p1 + 11'd1);

assign add_ln493_fu_874_p2 = (zext_ln1616_reg_2689 + 9'd1);

assign and_ln207_fu_1007_p2 = (icmp_ln878_2_fu_1002_p2 & cmp_i_i185_i_reg_2796);

assign and_ln878_1_fu_1132_p2 = (sel_tmp5_reg_2841 & icmp_ln878_2_reg_2860_pp3_iter2_reg);

assign and_ln878_2_fu_1174_p2 = (sel_tmp9_reg_2846 & icmp_ln878_2_reg_2860_pp3_iter2_reg);

assign and_ln878_fu_1090_p2 = (sel_tmp1_reg_2836 & icmp_ln878_2_reg_2860_pp3_iter2_reg);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (gaussian_mat_41_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter1 == 1'b1) & (gaussian_mat_41_empty_n == 1'b0));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = (((ap_predicate_op156_read_state13 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (gaussian_mat_41_empty_n == 1'b0)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (((icmp_ln870_reg_2900 == 1'd0) & (grady_mat_45_full_n == 1'b0)) | ((icmp_ln870_reg_2900 == 1'd0) & (gradx_mat_42_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = (((ap_predicate_op156_read_state13 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (gaussian_mat_41_empty_n == 1'b0)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (((icmp_ln870_reg_2900 == 1'd0) & (grady_mat_45_full_n == 1'b0)) | ((icmp_ln870_reg_2900 == 1'd0) & (gradx_mat_42_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = (((ap_predicate_op156_read_state13 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (gaussian_mat_41_empty_n == 1'b0)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (((icmp_ln870_reg_2900 == 1'd0) & (grady_mat_45_full_n == 1'b0)) | ((icmp_ln870_reg_2900 == 1'd0) & (gradx_mat_42_full_n == 1'b0)))));
end

assign ap_block_state12_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp3_stage0_iter1 = ((ap_predicate_op156_read_state13 == 1'b1) & (gaussian_mat_41_empty_n == 1'b0));
end

assign ap_block_state14_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp3_stage0_iter3 = (((icmp_ln870_reg_2900 == 1'd0) & (grady_mat_45_full_n == 1'b0)) | ((icmp_ln870_reg_2900 == 1'd0) & (gradx_mat_42_full_n == 1'b0)));
end

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp1_stage0_iter1 = (gaussian_mat_41_empty_n == 1'b0);
end

assign ap_block_state8_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_phi_mux_row_ind_V_0_2_phi_fu_300_p4 = row_ind_V_0_2_reg_296;

always @ (*) begin
    ap_predicate_op156_read_state13 = ((1'd1 == and_ln207_reg_2867) & (icmp_ln201_reg_2856 == 1'd0));
end

assign buf_cop_V_0_2_fu_1083_p3 = ((spec_select_reg_2806[0:0] == 1'b1) ? buf_cop_V_0_fu_1061_p5 : toextract_V_fu_138);

assign buf_cop_V_0_4_fu_1094_p3 = ((and_ln878_fu_1090_p2[0:0] == 1'b1) ? buf_cop_V_0_1_fu_1072_p5 : buf_cop_V_0_2_fu_1083_p3);

assign buf_cop_V_1_2_fu_1125_p3 = ((spec_select80_reg_2811[0:0] == 1'b1) ? buf_cop_V_1_fu_1103_p5 : toextract_V_1_fu_142);

assign buf_cop_V_1_4_fu_1136_p3 = ((and_ln878_1_fu_1132_p2[0:0] == 1'b1) ? buf_cop_V_1_1_fu_1114_p5 : buf_cop_V_1_2_fu_1125_p3);

assign buf_cop_V_2_2_fu_1167_p3 = ((spec_select81_reg_2816[0:0] == 1'b1) ? buf_cop_V_2_fu_1145_p5 : toextract_V_2_fu_146);

assign buf_cop_V_2_4_fu_1178_p3 = ((and_ln878_2_fu_1174_p2[0:0] == 1'b1) ? buf_cop_V_2_1_fu_1156_p5 : buf_cop_V_2_2_fu_1167_p3);

assign call_ret4_xfExtractPixels_8_24_0_s_fu_726_p_read8 = ((and_ln878_1_fu_1132_p2[0:0] == 1'b1) ? buf_cop_V_1_1_fu_1114_p5 : buf_cop_V_1_2_fu_1125_p3);

assign call_ret5_xfExtractPixels_8_24_0_s_fu_731_p_read8 = ((and_ln878_2_fu_1174_p2[0:0] == 1'b1) ? buf_cop_V_2_1_fu_1156_p5 : buf_cop_V_2_2_fu_1167_p3);

assign call_ret_xfExtractPixels_8_24_0_s_fu_721_p_read8 = ((and_ln878_fu_1090_p2[0:0] == 1'b1) ? buf_cop_V_0_1_fu_1072_p5 : buf_cop_V_0_2_fu_1083_p3);

assign cmp_i_i178_i_fu_1041_p2 = ((col_V_7_reg_385_pp3_iter1_reg == zext_ln1616_reg_2689) ? 1'b1 : 1'b0);

assign cmp_i_i185_i_fu_894_p2 = ((row_V_reg_373 < img_height_cast_reg_2771) ? 1'b1 : 1'b0);

assign cmp_i_i238_i_1_fu_937_p2 = (($signed(sub_i250_i_cast_fu_913_p2) < $signed(11'd1)) ? 1'b1 : 1'b0);

assign cmp_i_i238_i_2_fu_949_p2 = (($signed(sub_i_i267_i_fu_904_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign cmp_i_i293_i_fu_899_p2 = (($signed(zext_ln878_fu_885_p1) > $signed(sext_ln493_reg_2776)) ? 1'b1 : 1'b0);

assign col_V_5_fu_831_p2 = (col_V_4_reg_329 + 8'd1);

assign col_V_6_fu_807_p2 = (ap_phi_mux_col_V_phi_fu_321_p4 + 8'd1);

assign col_V_8_fu_991_p2 = (ap_phi_mux_col_V_7_phi_fu_389_p4 + 9'd1);

assign conv_i196_i_fu_1034_p1 = col_V_7_reg_385_pp3_iter1_reg;

assign conv_i91_fu_842_p1 = col_V_4_reg_329;

assign empty_71_fu_919_p1 = sub_i250_i_cast_fu_913_p2[1:0];

assign empty_fu_909_p1 = sub_i_i267_i_fu_904_p2[10:0];

assign g_x_V_20_fu_1668_p2 = ($signed(sext_ln69_fu_1664_p1) + $signed(zext_ln100_fu_1490_p1));

assign g_x_V_21_fu_1674_p2 = (g_x_V_20_fu_1668_p2 - zext_ln69_fu_1654_p1);

assign g_x_V_22_fu_1957_p2 = (zext_ln1497_7_fu_1582_p1 - zext_ln1497_6_fu_1563_p1);

assign g_x_V_23_fu_1967_p2 = ($signed(sext_ln69_3_fu_1963_p1) + $signed(zext_ln100_1_fu_1600_p1));

assign g_x_V_24_fu_1973_p2 = (g_x_V_23_fu_1967_p2 - zext_ln1346_13_fu_1921_p1);

assign g_x_V_25_fu_2080_p2 = (zext_ln1497_10_fu_1699_p1 - zext_ln1497_1_fu_1464_p1);

assign g_x_V_26_fu_2090_p2 = ($signed(sext_ln69_6_fu_2086_p1) + $signed(zext_ln100_2_fu_1717_p1));

assign g_x_V_27_fu_2096_p2 = (g_x_V_26_fu_2090_p2 - zext_ln100_fu_1490_p1);

assign g_x_V_28_fu_2106_p2 = (zext_ln1497_13_fu_1784_p1 - zext_ln1497_7_fu_1582_p1);

assign g_x_V_29_fu_2116_p2 = ($signed(sext_ln69_8_fu_2112_p1) + $signed(zext_ln100_3_fu_1802_p1));

assign g_x_V_30_fu_2122_p2 = (g_x_V_29_fu_2116_p2 - zext_ln100_1_fu_1600_p1);

assign g_x_V_31_fu_2272_p2 = (zext_ln1497_16_fu_1865_p1 - zext_ln1497_10_fu_1699_p1);

assign g_x_V_32_fu_2282_p2 = ($signed(sext_ln69_12_fu_2278_p1) + $signed(zext_ln100_4_fu_1883_p1));

assign g_x_V_33_fu_2288_p2 = (g_x_V_32_fu_2282_p2 - zext_ln100_2_fu_1717_p1);

assign g_x_V_34_fu_2298_p2 = (zext_ln1497_19_fu_2024_p1 - zext_ln1497_13_fu_1784_p1);

assign g_x_V_35_fu_2308_p2 = ($signed(sext_ln69_14_fu_2304_p1) + $signed(zext_ln100_5_fu_2042_p1));

assign g_x_V_36_fu_2314_p2 = (g_x_V_35_fu_2308_p2 - zext_ln100_3_fu_1802_p1);

assign g_x_V_37_fu_2376_p2 = (zext_ln1497_22_fu_2140_p1 - zext_ln1497_16_fu_1865_p1);

assign g_x_V_38_fu_2386_p2 = ($signed(sext_ln69_20_fu_2382_p1) + $signed(zext_ln100_6_fu_2158_p1));

assign g_x_V_39_fu_2392_p2 = (g_x_V_38_fu_2386_p2 - zext_ln100_4_fu_1883_p1);

assign g_x_V_40_fu_2465_p2 = (zext_ln1497_25_fu_2443_p1 - zext_ln1497_19_fu_2024_p1);

assign g_x_V_41_fu_2475_p2 = ($signed(sext_ln69_23_fu_2471_p1) + $signed(zext_ln100_7_fu_2461_p1));

assign g_x_V_42_fu_2481_p2 = (g_x_V_41_fu_2475_p2 - zext_ln100_5_fu_2042_p1);

assign g_x_V_fu_1658_p2 = (zext_ln1497_1_fu_1464_p1 - zext_ln1497_fu_1445_p1);

assign g_y_V_21_fu_1941_p2 = ($signed(sext_ln69_1_fu_1937_p1) - $signed(zext_ln1497_3_fu_1506_p1));

assign g_y_V_22_fu_1947_p2 = (g_y_V_21_fu_1941_p2 + zext_ln1497_5_fu_1522_p1);

assign g_y_V_23_fu_1983_p2 = (zext_ln121_1_fu_1634_p1 - zext_ln69_1_fu_1761_p1);

assign g_y_V_24_fu_1993_p2 = ($signed(sext_ln69_5_fu_1989_p1) - $signed(zext_ln1497_8_fu_1612_p1));

assign g_y_V_25_fu_1999_p2 = (g_y_V_24_fu_1993_p2 + zext_ln1497_9_fu_1624_p1);

assign g_y_V_26_fu_2196_p2 = (zext_ln121_2_fu_1751_p1 - zext_ln101_fu_1765_p1);

assign g_y_V_27_fu_2206_p2 = ($signed(sext_ln69_9_fu_2202_p1) - $signed(zext_ln1497_11_fu_1729_p1));

assign g_y_V_28_fu_2212_p2 = (g_y_V_27_fu_2206_p2 + zext_ln1497_12_fu_1741_p1);

assign g_y_V_29_fu_2234_p2 = (zext_ln121_3_fu_1836_p1 - zext_ln101_1_fu_1846_p1);

assign g_y_V_30_fu_2244_p2 = ($signed(sext_ln69_10_fu_2240_p1) - $signed(zext_ln1497_14_fu_1814_p1));

assign g_y_V_31_fu_2250_p2 = (g_y_V_30_fu_2244_p2 + zext_ln1497_15_fu_1826_p1);

assign g_y_V_32_fu_2324_p2 = (zext_ln121_4_fu_1917_p1 - zext_ln69_2_fu_2260_p1);

assign g_y_V_33_fu_2334_p2 = ($signed(sext_ln69_16_fu_2330_p1) - $signed(zext_ln1497_17_fu_1895_p1));

assign g_y_V_34_fu_2340_p2 = (g_y_V_33_fu_2334_p2 + zext_ln1497_18_fu_1907_p1);

assign g_y_V_35_fu_2350_p2 = (zext_ln121_5_fu_2076_p1 - zext_ln69_3_fu_2264_p1);

assign g_y_V_36_fu_2360_p2 = ($signed(sext_ln69_18_fu_2356_p1) - $signed(zext_ln1497_20_fu_2054_p1));

assign g_y_V_37_fu_2366_p2 = (g_y_V_36_fu_2360_p2 + zext_ln1497_21_fu_2066_p1);

assign g_y_V_38_fu_2402_p2 = (zext_ln121_6_fu_2192_p1 - zext_ln69_4_fu_2268_p1);

assign g_y_V_39_fu_2412_p2 = ($signed(sext_ln69_22_fu_2408_p1) - $signed(zext_ln1497_23_fu_2170_p1));

assign g_y_V_40_fu_2418_p2 = (g_y_V_39_fu_2412_p2 + zext_ln1497_24_fu_2182_p1);

assign g_y_V_41_fu_2531_p2 = (zext_ln121_7_fu_2523_p1 - zext_ln69_5_fu_2527_p1);

assign g_y_V_42_fu_2541_p2 = ($signed(sext_ln69_24_fu_2537_p1) - $signed(zext_ln1497_26_fu_2495_p1));

assign g_y_V_43_fu_2547_p2 = (g_y_V_42_fu_2541_p2 + zext_ln1497_27_fu_2507_p1);

assign g_y_V_fu_1931_p2 = (zext_ln121_fu_1532_p1 - zext_ln1346_6_fu_1638_p1);

assign gradx_mat_42_din = $signed(ret_37_fu_2553_p9);

assign grady_mat_45_din = $signed(ret_38_fu_2578_p9);

assign icmp_ln201_fu_997_p2 = ((ap_phi_mux_col_V_7_phi_fu_389_p4 == add_ln493_reg_2782) ? 1'b1 : 1'b0);

assign icmp_ln468_fu_813_p2 = ((ap_phi_mux_col_V_phi_fu_321_p4 == tmp_1_reg_2683) ? 1'b1 : 1'b0);

assign icmp_ln479_fu_837_p2 = ((col_V_4_reg_329 == tmp_1_reg_2683) ? 1'b1 : 1'b0);

assign icmp_ln493_fu_889_p2 = ((row_V_reg_373 == add_ln493_1_reg_2787) ? 1'b1 : 1'b0);

assign icmp_ln870_fu_1046_p2 = ((col_V_7_reg_385_pp3_iter1_reg == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_1_fu_795_p2 = (($signed(init_buf_reg_307) < $signed(zext_ln464_reg_2696)) ? 1'b1 : 1'b0);

assign icmp_ln878_2_fu_1002_p2 = ((ap_phi_mux_col_V_7_phi_fu_389_p4 < zext_ln1616_reg_2689) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_751_p2 = ((row_ind_V_0_2_reg_296 == 2'd3) ? 1'b1 : 1'b0);

assign img_height_cast_fu_861_p1 = img_height;

assign init_row_ind_fu_736_p2 = (row_ind_V_0_2_reg_296 + 2'd1);

assign r_10_fu_1733_p3 = {{select_ln259_5_fu_1332_p3}, {1'd0}};

assign r_11_fu_1776_p3 = {{select_ln259_24_fu_1769_p3}, {1'd0}};

assign r_12_fu_1806_p3 = {{select_ln259_14_fu_1395_p3}, {1'd0}};

assign r_13_fu_1818_p3 = {{select_ln259_4_fu_1325_p3}, {1'd0}};

assign r_14_fu_1857_p3 = {{select_ln259_25_fu_1850_p3}, {1'd0}};

assign r_15_fu_1887_p3 = {{select_ln259_13_fu_1388_p3}, {1'd0}};

assign r_16_fu_1899_p3 = {{select_ln259_3_fu_1318_p3}, {1'd0}};

assign r_17_fu_2016_p3 = {{select_ln259_26_fu_2009_p3}, {1'd0}};

assign r_18_fu_2046_p3 = {{select_ln259_12_fu_1381_p3}, {1'd0}};

assign r_19_fu_2058_p3 = {{select_ln259_2_fu_1311_p3}, {1'd0}};

assign r_1_fu_1456_p3 = {{select_ln259_20_fu_1449_p3}, {1'd0}};

assign r_20_fu_2132_p3 = {{src_buf_V_1_0_fu_1360_p3}, {1'd0}};

assign r_21_fu_2162_p3 = {{select_ln259_11_fu_1374_p3}, {1'd0}};

assign r_22_fu_2174_p3 = {{select_ln259_1_fu_1304_p3}, {1'd0}};

assign r_23_fu_2435_p3 = {{select_ln250_1_fu_2428_p3}, {1'd0}};

assign r_24_fu_2487_p3 = {{src_buf_V_0_0_fu_1367_p3}, {1'd0}};

assign r_25_fu_2499_p3 = {{src_buf_V_2_0_fu_1297_p3}, {1'd0}};

assign r_2_fu_1498_p3 = {{select_ln259_17_fu_1416_p3}, {1'd0}};

assign r_3_fu_1514_p3 = {{select_ln259_7_fu_1346_p3}, {1'd0}};

assign r_4_fu_1555_p3 = {{select_ln259_21_fu_1548_p3}, {1'd0}};

assign r_5_fu_1574_p3 = {{select_ln259_22_fu_1567_p3}, {1'd0}};

assign r_6_fu_1604_p3 = {{select_ln259_16_fu_1409_p3}, {1'd0}};

assign r_7_fu_1616_p3 = {{select_ln259_6_fu_1339_p3}, {1'd0}};

assign r_8_fu_1691_p3 = {{select_ln259_23_fu_1684_p3}, {1'd0}};

assign r_9_fu_1721_p3 = {{select_ln259_15_fu_1402_p3}, {1'd0}};

assign r_fu_1437_p3 = {{select_ln259_19_fu_1430_p3}, {1'd0}};

assign ret_11_fu_1796_p2 = (zext_ln1346_10_fu_1792_p1 + zext_ln1346_9_fu_1788_p1);

assign ret_12_fu_1830_p2 = (zext_ln1346_5_fu_1590_p1 + zext_ln1346_10_fu_1792_p1);

assign ret_14_fu_1877_p2 = (zext_ln1346_12_fu_1873_p1 + zext_ln1346_11_fu_1869_p1);

assign ret_15_fu_1911_p2 = (zext_ln1346_8_fu_1707_p1 + zext_ln1346_12_fu_1873_p1);

assign ret_17_fu_2036_p2 = (zext_ln1346_15_fu_2032_p1 + zext_ln1346_14_fu_2028_p1);

assign ret_18_fu_2070_p2 = (zext_ln1346_10_fu_1792_p1 + zext_ln1346_15_fu_2032_p1);

assign ret_20_fu_2152_p2 = (zext_ln1346_17_fu_2148_p1 + zext_ln1346_16_fu_2144_p1);

assign ret_21_fu_2186_p2 = (zext_ln1346_12_fu_1873_p1 + zext_ln1346_17_fu_2148_p1);

assign ret_23_fu_2455_p2 = (zext_ln1346_19_fu_2451_p1 + zext_ln1346_18_fu_2447_p1);

assign ret_24_fu_2511_p2 = (zext_ln1346_15_fu_2032_p1 + zext_ln1346_19_fu_2451_p1);

assign ret_25_fu_2517_p2 = (zext_ln1346_14_fu_2028_p1 + zext_ln1346_18_fu_2447_p1);

assign ret_28_fu_1536_p2 = (zext_ln1346_3_fu_1486_p1 + zext_ln1346_2_fu_1482_p1);

assign ret_29_fu_1542_p2 = (zext_ln1346_2_fu_1482_p1 + zext_ln1346_fu_1468_p1);

assign ret_2_fu_1526_p2 = (zext_ln1346_3_fu_1486_p1 + zext_ln1346_1_fu_1472_p1);

assign ret_30_fu_1642_p2 = (zext_ln1497_4_fu_1510_p1 + zext_ln1497_2_fu_1494_p1);

assign ret_31_fu_1648_p2 = (zext_ln1497_2_fu_1494_p1 + zext_ln1346_4_fu_1586_p1);

assign ret_32_fu_1755_p2 = (zext_ln1346_fu_1468_p1 + zext_ln1346_7_fu_1703_p1);

assign ret_33_fu_1840_p2 = (zext_ln1346_4_fu_1586_p1 + zext_ln1346_9_fu_1788_p1);

assign ret_34_fu_1925_p2 = (zext_ln1346_7_fu_1703_p1 + zext_ln1346_11_fu_1869_p1);

assign ret_35_fu_2222_p2 = (zext_ln1346_9_fu_1788_p1 + zext_ln1346_14_fu_2028_p1);

assign ret_36_fu_2228_p2 = (zext_ln1346_11_fu_1869_p1 + zext_ln1346_16_fu_2144_p1);

assign ret_37_fu_2553_p9 = {{{{{{{{g_x_V_42_fu_2481_p2}, {sext_ln69_21_fu_2398_p1}}, {sext_ln69_15_fu_2320_p1}}, {sext_ln69_13_fu_2294_p1}}, {sext_ln101_2_fu_2128_p1}}, {sext_ln69_7_fu_2102_p1}}, {sext_ln69_4_fu_1979_p1}}, {sext_ln101_fu_1680_p1}};

assign ret_38_fu_2578_p9 = {{{{{{{{g_y_V_43_fu_2547_p2}, {sext_ln101_3_fu_2424_p1}}, {sext_ln69_19_fu_2372_p1}}, {sext_ln69_17_fu_2346_p1}}, {sext_ln69_11_fu_2256_p1}}, {sext_ln1346_fu_2218_p1}}, {sext_ln101_1_fu_2005_p1}}, {sext_ln69_2_fu_1953_p1}};

assign ret_4_fu_1594_p2 = (zext_ln1346_5_fu_1590_p1 + zext_ln1346_4_fu_1586_p1);

assign ret_6_fu_1628_p2 = (zext_ln1497_4_fu_1510_p1 + zext_ln1346_5_fu_1590_p1);

assign ret_8_fu_1711_p2 = (zext_ln1346_8_fu_1707_p1 + zext_ln1346_7_fu_1703_p1);

assign ret_9_fu_1745_p2 = (zext_ln1346_1_fu_1472_p1 + zext_ln1346_8_fu_1707_p1);

assign ret_fu_1476_p2 = (zext_ln1346_1_fu_1472_p1 + zext_ln1346_fu_1468_p1);

assign row_V_2_fu_2618_p2 = (row_V_reg_373 + 11'd1);

assign sel_tmp1_fu_973_p2 = (spec_select_fu_931_p2 ^ 1'd1);

assign sel_tmp5_fu_979_p2 = (spec_select80_fu_943_p2 ^ 1'd1);

assign sel_tmp9_fu_985_p2 = (spec_select81_fu_955_p2 ^ 1'd1);

assign select_ln250_1_fu_2428_p3 = ((cmp_i_i178_i_reg_2893[0:0] == 1'b1) ? src_buf_V_1_8_0_reg_505 : call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0);

assign select_ln250_fu_1290_p3 = ((cmp_i_i178_i_reg_2893[0:0] == 1'b1) ? src_buf_V_2_8_0_reg_397 : call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0);

assign select_ln259_11_fu_1374_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 : src_buf_V_0_7_0_reg_625);

assign select_ln259_12_fu_1381_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 : src_buf_V_0_6_0_reg_637);

assign select_ln259_13_fu_1388_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 : src_buf_V_0_5_0_reg_649);

assign select_ln259_14_fu_1395_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 : src_buf_V_0_4_0_reg_661);

assign select_ln259_15_fu_1402_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 : src_buf_V_0_3_0_reg_673);

assign select_ln259_16_fu_1409_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 : src_buf_V_0_2_0_reg_685);

assign select_ln259_17_fu_1416_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 : src_buf_V_0_1_0_reg_697);

assign select_ln259_18_fu_1423_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 : src_buf_V_0_0_0_reg_709);

assign select_ln259_19_fu_1430_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 : src_buf_V_1_0_0_reg_601);

assign select_ln259_1_fu_1304_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 : src_buf_V_2_7_0_reg_409);

assign select_ln259_20_fu_1449_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 : src_buf_V_1_2_0_reg_577);

assign select_ln259_21_fu_1548_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 : src_buf_V_1_1_0_reg_589);

assign select_ln259_22_fu_1567_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 : src_buf_V_1_3_0_reg_565);

assign select_ln259_23_fu_1684_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 : src_buf_V_1_4_0_reg_553);

assign select_ln259_24_fu_1769_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 : src_buf_V_1_5_0_reg_541);

assign select_ln259_25_fu_1850_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 : src_buf_V_1_6_0_reg_529);

assign select_ln259_26_fu_2009_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 : src_buf_V_1_7_0_reg_517);

assign select_ln259_2_fu_1311_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 : src_buf_V_2_6_0_reg_421);

assign select_ln259_3_fu_1318_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 : src_buf_V_2_5_0_reg_433);

assign select_ln259_4_fu_1325_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 : src_buf_V_2_4_0_reg_445);

assign select_ln259_5_fu_1332_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 : src_buf_V_2_3_0_reg_457);

assign select_ln259_6_fu_1339_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 : src_buf_V_2_2_0_reg_469);

assign select_ln259_7_fu_1346_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 : src_buf_V_2_1_0_reg_481);

assign select_ln259_8_fu_1353_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 : src_buf_V_2_0_0_reg_493);

assign sext_ln101_1_fu_2005_p1 = $signed(g_y_V_25_fu_1999_p2);

assign sext_ln101_2_fu_2128_p1 = $signed(g_x_V_30_fu_2122_p2);

assign sext_ln101_3_fu_2424_p1 = $signed(g_y_V_40_fu_2418_p2);

assign sext_ln101_fu_1680_p1 = $signed(g_x_V_21_fu_1674_p2);

assign sext_ln1346_fu_2218_p1 = $signed(g_y_V_28_fu_2212_p2);

assign sext_ln493_fu_870_p1 = $signed(sub24_i_fu_864_p2);

assign sext_ln69_10_fu_2240_p1 = $signed(g_y_V_29_fu_2234_p2);

assign sext_ln69_11_fu_2256_p1 = $signed(g_y_V_31_fu_2250_p2);

assign sext_ln69_12_fu_2278_p1 = $signed(g_x_V_31_fu_2272_p2);

assign sext_ln69_13_fu_2294_p1 = $signed(g_x_V_33_fu_2288_p2);

assign sext_ln69_14_fu_2304_p1 = $signed(g_x_V_34_fu_2298_p2);

assign sext_ln69_15_fu_2320_p1 = $signed(g_x_V_36_fu_2314_p2);

assign sext_ln69_16_fu_2330_p1 = $signed(g_y_V_32_fu_2324_p2);

assign sext_ln69_17_fu_2346_p1 = $signed(g_y_V_34_fu_2340_p2);

assign sext_ln69_18_fu_2356_p1 = $signed(g_y_V_35_fu_2350_p2);

assign sext_ln69_19_fu_2372_p1 = $signed(g_y_V_37_fu_2366_p2);

assign sext_ln69_1_fu_1937_p1 = $signed(g_y_V_fu_1931_p2);

assign sext_ln69_20_fu_2382_p1 = $signed(g_x_V_37_fu_2376_p2);

assign sext_ln69_21_fu_2398_p1 = $signed(g_x_V_39_fu_2392_p2);

assign sext_ln69_22_fu_2408_p1 = $signed(g_y_V_38_fu_2402_p2);

assign sext_ln69_23_fu_2471_p1 = $signed(g_x_V_40_fu_2465_p2);

assign sext_ln69_24_fu_2537_p1 = $signed(g_y_V_41_fu_2531_p2);

assign sext_ln69_2_fu_1953_p1 = $signed(g_y_V_22_fu_1947_p2);

assign sext_ln69_3_fu_1963_p1 = $signed(g_x_V_22_fu_1957_p2);

assign sext_ln69_4_fu_1979_p1 = $signed(g_x_V_24_fu_1973_p2);

assign sext_ln69_5_fu_1989_p1 = $signed(g_y_V_23_fu_1983_p2);

assign sext_ln69_6_fu_2086_p1 = $signed(g_x_V_25_fu_2080_p2);

assign sext_ln69_7_fu_2102_p1 = $signed(g_x_V_27_fu_2096_p2);

assign sext_ln69_8_fu_2112_p1 = $signed(g_x_V_28_fu_2106_p2);

assign sext_ln69_9_fu_2202_p1 = $signed(g_y_V_26_fu_2196_p2);

assign sext_ln69_fu_1664_p1 = $signed(g_x_V_fu_1658_p2);

assign spec_select80_fu_943_p2 = (cmp_i_i293_i_fu_899_p2 & cmp_i_i238_i_1_fu_937_p2);

assign spec_select81_fu_955_p2 = (cmp_i_i293_i_fu_899_p2 & cmp_i_i238_i_2_fu_949_p2);

assign spec_select_fu_931_p2 = (tmp_2_fu_923_p3 & cmp_i_i293_i_fu_899_p2);

assign src_buf_V_0_0_fu_1367_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0 : src_buf_V_0_8_0_reg_613);

assign src_buf_V_1_0_fu_1360_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret4_xfExtractPixels_8_24_0_s_fu_726_ap_return_0 : src_buf_V_1_8_0_reg_505);

assign src_buf_V_2_0_fu_1297_p3 = ((icmp_ln870_reg_2900[0:0] == 1'b1) ? call_ret5_xfExtractPixels_8_24_0_s_fu_731_ap_return_0 : src_buf_V_2_8_0_reg_397);

assign src_buf_temp_copy_extract_V_0_fu_1283_p3 = ((cmp_i_i178_i_reg_2893[0:0] == 1'b1) ? src_buf_V_0_8_0_reg_613 : call_ret_xfExtractPixels_8_24_0_s_fu_721_ap_return_0);

assign sub24_i_fu_864_p2 = ($signed(img_height_cast_fu_861_p1) + $signed(11'd2047));

assign sub_i250_i_cast_fu_913_p2 = (11'd2 - empty_fu_909_p1);

assign sub_i_i267_i_fu_904_p2 = ($signed(zext_ln878_fu_885_p1) - $signed(sext_ln493_reg_2776));

assign tmp_1_fu_779_p4 = {{img_width[10:3]}};

assign tmp_2_fu_923_p3 = sub_i250_i_cast_fu_913_p2[32'd10];

assign trunc_ln217_fu_1023_p1 = tmp_8_fu_1012_p5[1:0];

assign trunc_ln220_1_fu_965_p1 = row_ind_V_0_reg_350[1:0];

assign trunc_ln220_2_fu_969_p1 = row_ind_V_2_reg_361[1:0];

assign trunc_ln220_fu_961_p1 = row_ind_V_1_1_reg_340[1:0];

assign trunc_ln474_fu_800_p1 = init_buf_reg_307[1:0];

assign trunc_ln488_fu_804_p1 = row_ind_V_1_0_load_reg_2662[1:0];

assign zext_ln100_1_fu_1600_p1 = ret_4_fu_1594_p2;

assign zext_ln100_2_fu_1717_p1 = ret_8_fu_1711_p2;

assign zext_ln100_3_fu_1802_p1 = ret_11_fu_1796_p2;

assign zext_ln100_4_fu_1883_p1 = ret_14_fu_1877_p2;

assign zext_ln100_5_fu_2042_p1 = ret_17_fu_2036_p2;

assign zext_ln100_6_fu_2158_p1 = ret_20_fu_2152_p2;

assign zext_ln100_7_fu_2461_p1 = ret_23_fu_2455_p2;

assign zext_ln100_fu_1490_p1 = ret_fu_1476_p2;

assign zext_ln101_1_fu_1846_p1 = ret_33_fu_1840_p2;

assign zext_ln101_fu_1765_p1 = ret_32_fu_1755_p2;

assign zext_ln121_1_fu_1634_p1 = ret_6_fu_1628_p2;

assign zext_ln121_2_fu_1751_p1 = ret_9_fu_1745_p2;

assign zext_ln121_3_fu_1836_p1 = ret_12_fu_1830_p2;

assign zext_ln121_4_fu_1917_p1 = ret_15_fu_1911_p2;

assign zext_ln121_5_fu_2076_p1 = ret_18_fu_2070_p2;

assign zext_ln121_6_fu_2192_p1 = ret_21_fu_2186_p2;

assign zext_ln121_7_fu_2523_p1 = ret_24_fu_2511_p2;

assign zext_ln121_fu_1532_p1 = ret_2_fu_1526_p2;

assign zext_ln1346_10_fu_1792_p1 = select_ln259_3_fu_1318_p3;

assign zext_ln1346_11_fu_1869_p1 = select_ln259_12_fu_1381_p3;

assign zext_ln1346_12_fu_1873_p1 = select_ln259_2_fu_1311_p3;

assign zext_ln1346_13_fu_1921_p1 = ret_30_fu_1642_p2;

assign zext_ln1346_14_fu_2028_p1 = select_ln259_11_fu_1374_p3;

assign zext_ln1346_15_fu_2032_p1 = select_ln259_1_fu_1304_p3;

assign zext_ln1346_16_fu_2144_p1 = src_buf_V_0_0_fu_1367_p3;

assign zext_ln1346_17_fu_2148_p1 = src_buf_V_2_0_fu_1297_p3;

assign zext_ln1346_18_fu_2447_p1 = src_buf_temp_copy_extract_V_0_fu_1283_p3;

assign zext_ln1346_19_fu_2451_p1 = select_ln250_fu_1290_p3;

assign zext_ln1346_1_fu_1472_p1 = select_ln259_6_fu_1339_p3;

assign zext_ln1346_2_fu_1482_p1 = select_ln259_18_fu_1423_p3;

assign zext_ln1346_3_fu_1486_p1 = select_ln259_8_fu_1353_p3;

assign zext_ln1346_4_fu_1586_p1 = select_ln259_15_fu_1402_p3;

assign zext_ln1346_5_fu_1590_p1 = select_ln259_5_fu_1332_p3;

assign zext_ln1346_6_fu_1638_p1 = ret_29_fu_1542_p2;

assign zext_ln1346_7_fu_1703_p1 = select_ln259_14_fu_1395_p3;

assign zext_ln1346_8_fu_1707_p1 = select_ln259_4_fu_1325_p3;

assign zext_ln1346_9_fu_1788_p1 = select_ln259_13_fu_1388_p3;

assign zext_ln1346_fu_1468_p1 = select_ln259_16_fu_1409_p3;

assign zext_ln1497_10_fu_1699_p1 = r_8_fu_1691_p3;

assign zext_ln1497_11_fu_1729_p1 = r_9_fu_1721_p3;

assign zext_ln1497_12_fu_1741_p1 = r_10_fu_1733_p3;

assign zext_ln1497_13_fu_1784_p1 = r_11_fu_1776_p3;

assign zext_ln1497_14_fu_1814_p1 = r_12_fu_1806_p3;

assign zext_ln1497_15_fu_1826_p1 = r_13_fu_1818_p3;

assign zext_ln1497_16_fu_1865_p1 = r_14_fu_1857_p3;

assign zext_ln1497_17_fu_1895_p1 = r_15_fu_1887_p3;

assign zext_ln1497_18_fu_1907_p1 = r_16_fu_1899_p3;

assign zext_ln1497_19_fu_2024_p1 = r_17_fu_2016_p3;

assign zext_ln1497_1_fu_1464_p1 = r_1_fu_1456_p3;

assign zext_ln1497_20_fu_2054_p1 = r_18_fu_2046_p3;

assign zext_ln1497_21_fu_2066_p1 = r_19_fu_2058_p3;

assign zext_ln1497_22_fu_2140_p1 = r_20_fu_2132_p3;

assign zext_ln1497_23_fu_2170_p1 = r_21_fu_2162_p3;

assign zext_ln1497_24_fu_2182_p1 = r_22_fu_2174_p3;

assign zext_ln1497_25_fu_2443_p1 = r_23_fu_2435_p3;

assign zext_ln1497_26_fu_2495_p1 = r_24_fu_2487_p3;

assign zext_ln1497_27_fu_2507_p1 = r_25_fu_2499_p3;

assign zext_ln1497_2_fu_1494_p1 = select_ln259_17_fu_1416_p3;

assign zext_ln1497_3_fu_1506_p1 = r_2_fu_1498_p3;

assign zext_ln1497_4_fu_1510_p1 = select_ln259_7_fu_1346_p3;

assign zext_ln1497_5_fu_1522_p1 = r_3_fu_1514_p3;

assign zext_ln1497_6_fu_1563_p1 = r_4_fu_1555_p3;

assign zext_ln1497_7_fu_1582_p1 = r_5_fu_1574_p3;

assign zext_ln1497_8_fu_1612_p1 = r_6_fu_1604_p3;

assign zext_ln1497_9_fu_1624_p1 = r_7_fu_1616_p3;

assign zext_ln1497_fu_1445_p1 = r_fu_1437_p3;

assign zext_ln1616_fu_788_p1 = tmp_1_fu_779_p4;

assign zext_ln301_fu_757_p1 = row_ind_V_0_2_reg_296;

assign zext_ln464_fu_792_p1 = row_ind_V_2_0_load_reg_2669;

assign zext_ln534_3_fu_818_p1 = col_V_reg_317;

assign zext_ln534_4_fu_1027_p1 = col_V_7_reg_385;

assign zext_ln534_fu_776_p1 = row_ind_V_1_0_load_reg_2662;

assign zext_ln69_1_fu_1761_p1 = ret_31_fu_1648_p2;

assign zext_ln69_2_fu_2260_p1 = ret_34_fu_1925_p2;

assign zext_ln69_3_fu_2264_p1 = ret_35_fu_2222_p2;

assign zext_ln69_4_fu_2268_p1 = ret_36_fu_2228_p2;

assign zext_ln69_5_fu_2527_p1 = ret_25_fu_2517_p2;

assign zext_ln69_fu_1654_p1 = ret_28_fu_1536_p2;

assign zext_ln878_fu_885_p1 = row_V_reg_373;

always @ (posedge ap_clk) begin
    row_ind_V_0_0_load_reg_2657[12:2] <= 11'b00000000000;
    row_ind_V_1_0_load_reg_2662[12:2] <= 11'b00000000000;
    row_ind_V_2_0_load_reg_2669[12:2] <= 11'b00000000000;
    zext_ln1616_reg_2689[8] <= 1'b0;
    zext_ln464_reg_2696[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    img_height_cast_reg_2771[10] <= 1'b0;
    row_ind_V_0_0_fu_114[12:2] <= 11'b00000000000;
    row_ind_V_1_0_fu_118[12:2] <= 11'b00000000000;
    row_ind_V_2_0_fu_122[12:2] <= 11'b00000000000;
end

endmodule //canny_accel_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s
