v 20110115 2
C 40000 40000 0 0 0 EMBEDDEDtitle-B.sym
[
B 40000 40000 17000 11000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 54400 41500 5 10 0 0 0 0 1
graphical=1
L 52900 40600 52900 40000 15 0 0 0 -1 -1
T 49500 40400 15 8 1 0 0 0 1
FILE:
T 53000 40400 15 8 1 0 0 0 1
REVISION:
T 53000 40100 15 8 1 0 0 0 1
DRAWN BY: 
T 49500 40100 15 8 1 0 0 0 1
PAGE
T 51200 40100 15 8 1 0 0 0 1
OF
T 49500 40700 15 8 1 0 0 0 1
TITLE
B 49400 40000 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 49400 40600 57000 40600 15 0 0 0 -1 -1
]
C 41900 42200 1 0 0 EMBEDDEDinductor-1.sym
[
P 42800 42300 42650 42300 1 0 0
{
T 42700 42350 5 8 0 1 0 0 1
pinnumber=2
T 42700 42250 5 8 0 1 0 2 1
pinseq=2
T 42600 42300 9 8 0 1 0 6 1
pinlabel=2
T 42600 42300 5 8 0 1 0 8 1
pintype=pas
}
P 41900 42300 42050 42300 1 0 0
{
T 42000 42350 5 8 0 1 0 6 1
pinnumber=1
T 42000 42250 5 8 0 1 0 8 1
pinseq=1
T 42100 42300 9 8 0 1 0 0 1
pinlabel=1
T 42100 42300 5 8 0 1 0 2 1
pintype=pas
}
A 42137 42300 75 0 180 3 0 0 0 -1 -1
A 42279 42300 75 0 180 3 0 0 0 -1 -1
A 42421 42300 75 0 180 3 0 0 0 -1 -1
A 42563 42300 75 0 180 3 0 0 0 -1 -1
T 42100 42700 5 10 0 0 0 0 1
device=INDUCTOR
L 42638 42300 42650 42300 3 0 0 0 -1 -1
L 42050 42300 42062 42300 3 0 0 0 -1 -1
A 42208 42300 4 180 180 3 0 0 0 -1 -1
A 42350 42300 4 180 180 3 0 0 0 -1 -1
A 42492 42300 4 180 180 3 0 0 0 -1 -1
T 42100 42500 8 10 0 1 0 0 1
refdes=L?
T 42100 43300 5 10 0 0 0 0 1
description=inductor
T 42100 43100 5 10 0 0 0 0 1
numslots=0
T 42100 42900 5 10 0 0 0 0 1
symversion=0.1
]
{
T 42100 42700 5 10 0 0 0 0 1
device=INDUCTOR
T 42100 42500 5 10 1 1 0 0 1
refdes=L1
T 42100 42900 5 10 0 0 0 0 1
symversion=0.1
T 41900 42200 5 10 0 0 0 0 1
footprint=0603
}
C 41700 40900 1 0 0 EMBEDDEDgnd-1.sym
[
P 41800 41000 41800 41200 1 0 1
{
T 41858 41061 5 4 0 1 0 0 1
pinnumber=1
T 41858 41061 5 4 0 0 0 0 1
pinseq=1
T 41858 41061 5 4 0 1 0 0 1
pinlabel=1
T 41858 41061 5 4 0 1 0 0 1
pintype=pwr
}
L 41700 41000 41900 41000 3 0 0 0 -1 -1
L 41755 40950 41845 40950 3 0 0 0 -1 -1
L 41780 40910 41820 40910 3 0 0 0 -1 -1
T 42000 40950 8 10 0 0 0 0 1
net=GND:1
]
C 42800 40900 1 0 0 EMBEDDEDgnd-1.sym
[
P 42900 41000 42900 41200 1 0 1
{
T 42958 41061 5 4 0 1 0 0 1
pinnumber=1
T 42958 41061 5 4 0 0 0 0 1
pinseq=1
T 42958 41061 5 4 0 1 0 0 1
pinlabel=1
T 42958 41061 5 4 0 1 0 0 1
pintype=pwr
}
L 42800 41000 43000 41000 3 0 0 0 -1 -1
L 42855 40950 42945 40950 3 0 0 0 -1 -1
L 42880 40910 42920 40910 3 0 0 0 -1 -1
T 43100 40950 8 10 0 0 0 0 1
net=GND:1
]
N 41800 41200 41800 41300 4
N 42900 41200 42900 41300 4
N 42900 42300 42900 42200 4
N 41900 42300 41500 42300 4
N 41800 42200 41800 42300 4
N 42800 42300 45500 42300 4
{
T 43100 42400 5 10 1 1 0 0 1
netname=VPS
}
T 50200 40800 9 10 1 0 0 0 1
Digilent-compatible ADRF6510 Amplifier/Filter
T 50600 40100 9 10 1 0 0 0 1
1
T 52100 40100 9 10 1 0 0 0 1
1
T 54100 40100 9 10 1 0 0 0 1
Tom King
T 54000 40400 9 10 1 0 0 0 1
-
N 42100 48600 41700 48600 4
N 43500 48600 43900 48600 4
C 42100 48000 1 0 0 EMBEDDEDheader12-1.sym
[
P 43200 50200 43500 50200 1 0 1
{
T 43300 50250 5 8 1 1 0 0 1
pinnumber=2
T 43300 50250 5 8 0 0 0 0 1
pinseq=2
T 43300 50250 5 8 0 1 0 0 1
pinlabel=2
T 43300 50250 5 8 0 1 0 0 1
pintype=pas
}
P 42100 49800 42400 49800 1 0 0
{
T 42200 49850 5 8 1 1 0 0 1
pinnumber=3
T 42200 49850 5 8 0 0 0 0 1
pinseq=3
T 42200 49850 5 8 0 1 0 0 1
pinlabel=3
T 42200 49850 5 8 0 1 0 0 1
pintype=pas
}
P 43200 49800 43500 49800 1 0 1
{
T 43300 49850 5 8 1 1 0 0 1
pinnumber=4
T 43300 49850 5 8 0 0 0 0 1
pinseq=4
T 43300 49850 5 8 0 1 0 0 1
pinlabel=4
T 43300 49850 5 8 0 1 0 0 1
pintype=pas
}
P 42100 50200 42400 50200 1 0 0
{
T 42250 50250 5 8 1 1 0 0 1
pinnumber=1
T 42250 50250 5 8 0 0 0 0 1
pinseq=1
T 42250 50250 5 8 0 1 0 0 1
pinlabel=1
T 42250 50250 5 8 0 1 0 0 1
pintype=pas
}
P 42100 49400 42400 49400 1 0 0
{
T 42200 49450 5 8 1 1 0 0 1
pinnumber=5
T 42200 49450 5 8 0 0 0 0 1
pinseq=5
T 42200 49450 5 8 0 1 0 0 1
pinlabel=5
T 42200 49450 5 8 0 1 0 0 1
pintype=pas
}
L 42400 49600 43200 49600 3 0 0 0 -1 -1
L 42400 49200 43200 49200 3 0 0 0 -1 -1
L 42400 50000 43200 50000 3 0 0 0 -1 -1
L 42400 48800 43200 48800 3 0 0 0 -1 -1
T 42150 46150 5 10 0 1 0 0 1
device=HEADER16
P 43200 48600 43500 48600 1 0 1
{
T 43300 48650 5 8 1 1 0 0 1
pinnumber=10
T 43300 48650 5 8 0 0 0 0 1
pinseq=10
T 43300 48650 5 8 0 1 0 0 1
pinlabel=10
T 43300 48650 5 8 0 1 0 0 1
pintype=pas
}
P 42100 48600 42400 48600 1 0 0
{
T 42200 48650 5 8 1 1 0 0 1
pinnumber=9
T 42200 48650 5 8 0 0 0 0 1
pinseq=9
T 42200 48650 5 8 0 1 0 0 1
pinlabel=9
T 42200 48650 5 8 0 1 0 0 1
pintype=pas
}
P 43200 49000 43500 49000 1 0 1
{
T 43300 49050 5 8 1 1 0 0 1
pinnumber=8
T 43300 49050 5 8 0 0 0 0 1
pinseq=8
T 43300 49050 5 8 0 1 0 0 1
pinlabel=8
T 43300 49050 5 8 0 1 0 0 1
pintype=pas
}
P 42100 49000 42400 49000 1 0 0
{
T 42200 49050 5 8 1 1 0 0 1
pinnumber=7
T 42200 49050 5 8 0 0 0 0 1
pinseq=7
T 42200 49050 5 8 0 1 0 0 1
pinlabel=7
T 42200 49050 5 8 0 1 0 0 1
pintype=pas
}
P 43200 49400 43500 49400 1 0 1
{
T 43300 49450 5 8 1 1 0 0 1
pinnumber=6
T 43300 49450 5 8 0 0 0 0 1
pinseq=6
T 43300 49450 5 8 0 1 0 0 1
pinlabel=6
T 43300 49450 5 8 0 1 0 0 1
pintype=pas
}
T 42700 50500 8 10 0 1 0 0 1
refdes=J?
P 43200 48200 43500 48200 1 0 1
{
T 43300 48250 5 8 1 1 0 0 1
pinnumber=12
T 43300 48250 5 8 0 0 0 0 1
pinseq=12
T 43300 48250 5 8 0 1 0 0 1
pinlabel=12
T 43300 48250 5 8 0 1 0 0 1
pintype=pas
}
P 42100 48200 42400 48200 1 0 0
{
T 42200 48250 5 8 1 1 0 0 1
pinnumber=11
T 42200 48250 5 8 0 0 0 0 1
pinseq=11
T 42200 48250 5 8 0 1 0 0 1
pinlabel=11
T 42200 48250 5 8 0 1 0 0 1
pintype=pas
}
B 42400 48000 800 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 42400 48400 43200 48400 3 0 0 0 -1 -1
L 42800 50400 42800 48000 3 0 0 0 -1 -1
T 42100 46600 8 10 0 0 0 0 1
pins=16
T 42100 46400 8 10 0 0 0 0 1
class=IO
]
{
T 42150 46150 5 10 0 1 0 0 1
device=HEADER12-1
T 42700 50500 5 10 1 1 0 0 1
refdes=J1
T 42100 48000 5 10 0 0 0 0 1
footprint=HEADER12_2
}
C 41600 47100 1 0 0 EMBEDDEDgnd-1.sym
[
T 41900 47150 8 10 0 0 0 0 1
net=GND:1
L 41680 47110 41720 47110 3 0 0 0 -1 -1
L 41655 47150 41745 47150 3 0 0 0 -1 -1
L 41600 47200 41800 47200 3 0 0 0 -1 -1
P 41700 47200 41700 47400 1 0 1
{
T 41758 47261 5 4 0 1 0 0 1
pinnumber=1
T 41758 47261 5 4 0 0 0 0 1
pinseq=1
T 41758 47261 5 4 0 1 0 0 1
pinlabel=1
T 41758 47261 5 4 0 1 0 0 1
pintype=pwr
}
]
N 41700 48600 41700 47400 4
N 43900 48600 43900 47400 4
N 43900 47400 41700 47400 4
N 42100 48200 41200 48200 4
N 41900 48200 41900 47700 4
N 41900 47700 43700 47700 4
N 43700 47700 43700 48200 4
N 43700 48200 43500 48200 4
N 42100 50200 40600 50200 4
{
T 40600 50200 5 10 1 1 0 0 1
netname=GAINSW
}
N 40600 49400 42100 49400 4
{
T 40600 49400 5 10 1 1 0 0 1
netname=SP2
}
N 42100 49000 40600 49000 4
{
T 40600 49000 5 10 1 1 0 0 1
netname=SPI_CSA
}
N 42100 49800 40600 49800 4
{
T 40600 49800 5 10 1 1 0 0 1
netname=SP1
}
N 43500 49800 45000 49800 4
{
T 44200 49800 5 10 1 1 0 0 1
netname=SPI_CLK
}
N 43500 49400 45000 49400 4
{
T 44200 49400 5 10 1 1 0 0 1
netname=SPI_DO
}
N 43500 49000 46600 49000 4
{
T 44200 49000 5 10 1 1 0 0 1
netname=SPI_CSB
}
N 43500 50200 46200 50200 4
{
T 44200 50200 5 10 1 1 0 0 1
netname=SPI_DI
}
C 42000 41300 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 41300 41500 5 10 0 0 90 0 1
device=CAPACITOR
T 41500 41500 8 10 0 1 90 0 1
refdes=C?
T 40700 41500 5 10 0 0 90 0 1
description=capacitor
T 40900 41500 5 10 0 0 90 0 1
numslots=0
T 41100 41500 5 10 0 0 90 0 1
symversion=0.1
P 41800 41300 41800 41500 1 0 0
{
T 41800 41500 5 8 0 1 90 2 1
pintype=pas
T 41800 41500 9 8 0 1 90 0 1
pinlabel=1
T 41850 41450 5 8 0 1 90 8 1
pinseq=1
T 41750 41450 5 8 0 1 90 6 1
pinnumber=1
}
P 41800 42200 41800 42000 1 0 0
{
T 41800 42000 5 8 0 1 90 8 1
pintype=pas
T 41800 42000 9 8 0 1 90 6 1
pinlabel=2
T 41850 42050 5 8 0 1 90 2 1
pinseq=2
T 41750 42050 5 8 0 1 90 0 1
pinnumber=2
}
L 41600 41700 42000 41700 3 0 0 0 -1 -1
L 41600 41800 42000 41800 3 0 0 0 -1 -1
L 41800 42000 41800 41800 3 0 0 0 -1 -1
L 41800 41700 41800 41500 3 0 0 0 -1 -1
]
{
T 41300 41500 5 10 0 0 90 0 1
device=CAPACITOR
T 41100 41500 5 10 0 0 90 0 1
symversion=0.1
T 42000 41300 5 10 0 0 0 0 1
footprint=1206
T 42000 41900 5 10 1 1 0 0 1
refdes=C1
T 42000 41700 5 10 1 1 0 0 1
value=10uf
}
C 43100 41300 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 42200 41500 5 10 0 0 90 0 1
symversion=0.1
T 42000 41500 5 10 0 0 90 0 1
numslots=0
T 41800 41500 5 10 0 0 90 0 1
description=capacitor
T 42600 41500 8 10 0 1 90 0 1
refdes=C?
T 42400 41500 5 10 0 0 90 0 1
device=CAPACITOR
L 42900 41700 42900 41500 3 0 0 0 -1 -1
L 42900 42000 42900 41800 3 0 0 0 -1 -1
L 42700 41800 43100 41800 3 0 0 0 -1 -1
L 42700 41700 43100 41700 3 0 0 0 -1 -1
P 42900 42200 42900 42000 1 0 0
{
T 42850 42050 5 8 0 1 90 0 1
pinnumber=2
T 42950 42050 5 8 0 1 90 2 1
pinseq=2
T 42900 42000 9 8 0 1 90 6 1
pinlabel=2
T 42900 42000 5 8 0 1 90 8 1
pintype=pas
}
P 42900 41300 42900 41500 1 0 0
{
T 42850 41450 5 8 0 1 90 6 1
pinnumber=1
T 42950 41450 5 8 0 1 90 8 1
pinseq=1
T 42900 41500 9 8 0 1 90 0 1
pinlabel=1
T 42900 41500 5 8 0 1 90 2 1
pintype=pas
}
]
{
T 42400 41500 5 10 0 0 90 0 1
device=CAPACITOR
T 42200 41500 5 10 0 0 90 0 1
symversion=0.1
T 43100 41300 5 10 0 0 0 0 1
footprint=1206
T 43100 41900 5 10 1 1 0 0 1
refdes=C2
T 43100 41700 5 10 1 1 0 0 1
value=10uf
}
C 48900 44200 1 0 0 EMBEDDEDADRF6510.sym
[
P 50700 44200 50700 44800 1 0 0
{
T 50700 44200 5 10 0 0 90 0 1
pintype=pas
T 50700 44855 5 10 1 1 90 0 1
pinlabel=INM2
T 50650 44705 5 10 1 1 90 6 1
pinnumber=11
T 50700 44200 5 10 0 0 90 0 1
pinseq=11
}
P 50900 44200 50900 44800 1 0 0
{
T 50900 44200 5 10 0 0 90 0 1
pintype=pas
T 50900 44855 5 10 1 1 90 0 1
pinlabel=VPS
T 50850 44705 5 10 1 1 90 6 1
pinnumber=12
T 50900 44200 5 10 0 0 90 0 1
pinseq=12
}
P 51100 44200 51100 44800 1 0 0
{
T 51100 44200 5 10 0 0 90 0 1
pintype=pas
T 51100 44855 5 10 1 1 90 0 1
pinlabel=COM
T 51050 44705 5 10 1 1 90 6 1
pinnumber=13
T 51100 44200 5 10 0 0 90 0 1
pinseq=12
}
P 51300 44200 51300 44800 1 0 0
{
T 51300 44200 5 10 0 0 90 0 1
pintype=pas
T 51300 44855 5 10 1 1 90 0 1
pinlabel=OFDS
T 51250 44705 5 10 1 1 90 6 1
pinnumber=14
T 51300 44200 5 10 0 0 90 0 1
pinseq=14
}
P 51500 44200 51500 44800 1 0 0
{
T 51500 44200 5 10 0 0 90 0 1
pintype=pas
T 51500 44855 5 10 1 1 90 0 1
pinlabel=OFS2
T 51450 44705 5 10 1 1 90 6 1
pinnumber=15
T 51500 44200 5 10 0 0 90 0 1
pinseq=15
}
P 51700 44200 51700 44800 1 0 0
{
T 51700 44200 5 10 0 0 90 0 1
pintype=pas
T 51700 44855 5 10 1 1 90 0 1
pinlabel=VPS
T 51650 44705 5 10 1 1 90 6 1
pinnumber=16
T 51700 44200 5 10 0 0 90 0 1
pinseq=16
}
P 53100 45600 52500 45600 1 0 0
{
T 53100 45600 5 10 0 0 180 0 1
pintype=pas
T 52445 45595 5 10 1 1 0 6 1
pinlabel=OPP2
T 52595 45645 5 10 1 1 0 0 1
pinnumber=17
T 53100 45600 5 10 0 0 180 0 1
pinseq=17
}
P 53100 45800 52500 45800 1 0 0
{
T 53100 45800 5 10 0 0 180 0 1
pintype=pas
T 52445 45795 5 10 1 1 0 6 1
pinlabel=OPM2
T 52595 45845 5 10 1 1 0 0 1
pinnumber=18
T 53100 45800 5 10 0 0 180 0 1
pinseq=18
}
P 53100 46000 52500 46000 1 0 0
{
T 53100 46000 5 10 0 0 180 0 1
pintype=pas
T 52445 45995 5 10 1 1 0 6 1
pinlabel=COM
T 52595 46045 5 10 1 1 0 0 1
pinnumber=19
T 53100 46000 5 10 0 0 180 0 1
pinseq=19
}
P 53100 46200 52500 46200 1 0 0
{
T 53100 46200 5 10 0 0 180 0 1
pintype=pas
T 52445 46195 5 10 1 1 0 6 1
pinlabel=VOCM
T 52595 46245 5 10 1 1 0 0 1
pinnumber=20
T 53100 46200 5 10 0 0 180 0 1
pinseq=20
}
P 48900 47000 49500 47000 1 0 0
{
T 48900 47000 5 10 0 0 0 0 1
pintype=pas
T 49555 46995 5 10 1 1 0 0 1
pinlabel=VPSD
T 49405 47045 5 10 1 1 0 6 1
pinnumber=1
T 48900 47000 5 10 0 0 0 0 1
pinseq=1
}
P 48900 46800 49500 46800 1 0 0
{
T 48900 46800 5 10 0 0 0 0 1
pintype=pas
T 49555 46795 5 10 1 1 0 0 1
pinlabel=COMD
T 49405 46845 5 10 1 1 0 6 1
pinnumber=2
T 48900 46800 5 10 0 0 0 0 1
pinseq=2
}
P 48900 46600 49500 46600 1 0 0
{
T 48900 46600 5 10 0 0 0 0 1
pintype=pas
T 49555 46595 5 10 1 1 0 0 1
pinlabel=LE
T 49405 46645 5 10 1 1 0 6 1
pinnumber=3
T 48900 46600 5 10 0 0 0 0 1
pinseq=3
}
P 48900 46400 49500 46400 1 0 0
{
T 48900 46400 5 10 0 0 0 0 1
pintype=pas
T 49555 46395 5 10 1 1 0 0 1
pinlabel=CLK
T 49405 46445 5 10 1 1 0 6 1
pinnumber=4
T 48900 46400 5 10 0 0 0 0 1
pinseq=4
}
P 48900 46200 49500 46200 1 0 0
{
T 48900 46200 5 10 0 0 0 0 1
pintype=pas
T 49555 46195 5 10 1 1 0 0 1
pinlabel=DATA
T 49405 46245 5 10 1 1 0 6 1
pinnumber=5
T 48900 46200 5 10 0 0 0 0 1
pinseq=5
}
P 48900 46000 49500 46000 1 0 0
{
T 48900 46000 5 10 0 0 0 0 1
pintype=pas
T 49555 45995 5 10 1 1 0 0 1
pinlabel=SDO
T 49405 46045 5 10 1 1 0 6 1
pinnumber=6
T 48900 46000 5 10 0 0 0 0 1
pinseq=6
}
P 48900 45800 49500 45800 1 0 0
{
T 48900 45800 5 10 0 0 0 0 1
pintype=pas
T 49555 45795 5 10 1 1 0 0 1
pinlabel=COM
T 49405 45845 5 10 1 1 0 6 1
pinnumber=7
T 48900 45800 5 10 0 0 0 0 1
pinseq=7
}
P 48900 45600 49500 45600 1 0 0
{
T 48900 45600 5 10 0 0 0 0 1
pintype=pas
T 49555 45595 5 10 1 1 0 0 1
pinlabel=VPS
T 49405 45645 5 10 1 1 0 6 1
pinnumber=8
T 48900 45600 5 10 0 0 0 0 1
pinseq=8
}
P 50300 44200 50300 44800 1 0 0
{
T 50300 44200 5 10 0 0 90 0 1
pintype=pas
T 50300 44855 5 10 1 1 90 0 1
pinlabel=COM
T 50250 44705 5 10 1 1 90 6 1
pinnumber=9
T 50300 44200 5 10 0 0 90 0 1
pinseq=9
}
P 50500 44200 50500 44800 1 0 0
{
T 50500 44200 5 10 0 0 90 0 1
pintype=pas
T 50500 44855 5 10 1 1 90 0 1
pinlabel=INP2
T 50450 44705 5 10 1 1 90 6 1
pinnumber=10
T 50500 44200 5 10 0 0 90 0 1
pinseq=10
}
P 50500 48400 50500 47800 1 0 0
{
T 50500 48400 5 10 0 0 270 0 1
pintype=pas
T 50500 47745 5 10 1 1 90 6 1
pinlabel=INP1
T 50450 47895 5 10 1 1 90 0 1
pinnumber=31
T 50500 48400 5 10 0 0 270 0 1
pinseq=31
}
P 50300 48400 50300 47800 1 0 0
{
T 50300 48400 5 10 0 0 270 0 1
pintype=pas
T 50300 47745 5 10 1 1 90 6 1
pinlabel=ENBL
T 50250 47895 5 10 1 1 90 0 1
pinnumber=32
T 50300 48400 5 10 0 0 270 0 1
pinseq=32
}
P 53100 46400 52500 46400 1 0 0
{
T 53100 46400 5 10 0 0 180 0 1
pintype=pas
T 52445 46395 5 10 1 1 0 6 1
pinlabel=GAIN
T 52595 46445 5 10 1 1 0 0 1
pinnumber=21
T 53100 46400 5 10 0 0 180 0 1
pinseq=21
}
P 53100 46600 52500 46600 1 0 0
{
T 53100 46600 5 10 0 0 180 0 1
pintype=pas
T 52445 46595 5 10 1 1 0 6 1
pinlabel=COM
T 52595 46645 5 10 1 1 0 0 1
pinnumber=22
T 53100 46600 5 10 0 0 180 0 1
pinseq=22
}
P 53100 46800 52500 46800 1 0 0
{
T 53100 46800 5 10 0 0 180 0 1
pintype=pas
T 52445 46795 5 10 1 1 0 6 1
pinlabel=OPM1
T 52595 46845 5 10 1 1 0 0 1
pinnumber=23
T 53100 46800 5 10 0 0 180 0 1
pinseq=23
}
P 53100 47000 52500 47000 1 0 0
{
T 53100 47000 5 10 0 0 180 0 1
pintype=pas
T 52445 46995 5 10 1 1 0 6 1
pinlabel=OPP1
T 52595 47045 5 10 1 1 0 0 1
pinnumber=24
T 53100 47000 5 10 0 0 180 0 1
pinseq=24
}
P 51700 48400 51700 47800 1 0 0
{
T 51700 48400 5 10 0 0 270 0 1
pintype=pas
T 51700 47745 5 10 1 1 90 6 1
pinlabel=VPS
T 51650 47895 5 10 1 1 90 0 1
pinnumber=25
T 51700 48400 5 10 0 0 270 0 1
pinseq=25
}
P 51500 48400 51500 47800 1 0 0
{
T 51500 48400 5 10 0 0 270 0 1
pintype=pas
T 51500 47745 5 10 1 1 90 6 1
pinlabel=OFS1
T 51450 47895 5 10 1 1 90 0 1
pinnumber=26
T 51500 48400 5 10 0 0 270 0 1
pinseq=26
}
P 51300 48400 51300 47800 1 0 0
{
T 51300 48400 5 10 0 0 270 0 1
pintype=pas
T 51300 47745 5 10 1 1 90 6 1
pinlabel=GNSW
T 51250 47895 5 10 1 1 90 0 1
pinnumber=27
T 51300 48400 5 10 0 0 270 0 1
pinseq=27
}
P 51100 48400 51100 47800 1 0 0
{
T 51100 48400 5 10 0 0 270 0 1
pintype=pas
T 51100 47745 5 10 1 1 90 6 1
pinlabel=COM
T 51050 47895 5 10 1 1 90 0 1
pinnumber=28
T 51100 48400 5 10 0 0 270 0 1
pinseq=28
}
P 50900 48400 50900 47800 1 0 0
{
T 50900 48400 5 10 0 0 270 0 1
pintype=pas
T 50900 47745 5 10 1 1 90 6 1
pinlabel=VPS
T 50850 47895 5 10 1 1 90 0 1
pinnumber=29
T 50900 48400 5 10 0 0 270 0 1
pinseq=29
}
P 50700 48400 50700 47800 1 0 0
{
T 50700 48400 5 10 0 0 270 0 1
pintype=pas
T 50700 47745 5 10 1 1 90 6 1
pinlabel=INM1
T 50650 47895 5 10 1 1 90 0 1
pinnumber=30
T 50700 48400 5 10 0 0 270 0 1
pinseq=30
}
L 49500 47400 49900 47800 3 0 0 0 -1 -1
L 49500 44800 49500 47400 3 0 0 0 -1 -1
L 52500 47800 52500 44800 3 0 0 0 -1 -1
L 52500 47800 49900 47800 3 0 0 0 -1 -1
L 52500 44800 49500 44800 3 0 0 0 -1 -1
P 52200 44200 52200 44800 1 0 0
{
T 52200 44200 5 10 0 0 0 0 1
pintype=unknown
T 52200 44855 5 10 1 1 90 0 1
pinlabel=PAD
T 52150 44705 5 10 1 1 90 6 1
pinnumber=33
T 52200 44200 5 10 0 0 0 0 1
pinseq=0
}
T 50495 46095 8 10 0 1 0 0 1
device=ADRF6510
T 51095 46295 8 10 0 1 0 0 1
footprint=LQFP48_12
T 50795 46395 8 10 0 1 0 0 1
refdes=U?
]
{
T 50495 46095 5 10 1 1 0 0 1
device=ADRF6510
T 51095 46295 5 10 0 1 0 0 1
footprint=LQFP48_12
T 50795 46395 5 10 1 1 0 0 1
refdes=U1
}
C 43400 43500 1 0 0 EMBEDDEDMCP48X1.sym
[
P 43400 45100 43700 45100 1 0 0
{
T 43600 45150 5 8 1 1 0 6 1
pinnumber=1
T 43600 45050 5 8 0 1 0 8 1
pinseq=1
T 43750 45100 9 8 1 1 0 0 1
pinlabel=Vdd
T 43750 45100 5 8 0 1 0 2 1
pintype=in
}
P 43400 44700 43700 44700 1 0 0
{
T 43600 44750 5 8 1 1 0 6 1
pinnumber=2
T 43600 44650 5 8 0 1 0 8 1
pinseq=2
T 43750 44700 9 8 1 1 0 0 1
pinlabel=*CS
T 43750 44700 5 8 0 1 0 2 1
pintype=in
}
P 43400 44300 43700 44300 1 0 0
{
T 43600 44350 5 8 1 1 0 6 1
pinnumber=3
T 43600 44250 5 8 0 1 0 8 1
pinseq=3
T 43750 44300 9 8 1 1 0 0 1
pinlabel=SCK
T 43750 44300 5 8 0 1 0 2 1
pintype=pwr
}
P 43400 43900 43700 43900 1 0 0
{
T 43600 43950 5 8 1 1 0 6 1
pinnumber=4
T 43600 43850 5 8 0 1 0 8 1
pinseq=4
T 43750 43900 9 8 1 1 0 0 1
pinlabel=SDI
T 43750 43900 5 8 0 1 0 2 1
pintype=pwr
}
P 45400 43900 45100 43900 1 0 0
{
T 45200 43950 5 8 1 1 0 0 1
pinnumber=5
T 45200 43850 5 8 0 1 0 2 1
pinseq=5
T 45050 43900 9 8 1 1 0 6 1
pinlabel=*LDAC
T 45050 43900 5 8 0 1 0 8 1
pintype=io
}
P 45400 44300 45100 44300 1 0 0
{
T 45200 44350 5 8 1 1 0 0 1
pinnumber=6
T 45200 44250 5 8 0 1 0 2 1
pinseq=6
T 45050 44300 9 8 1 1 0 6 1
pinlabel=*SHDN
T 45050 44300 5 8 0 1 0 8 1
pintype=clk
}
P 45400 44700 45100 44700 1 0 0
{
T 45200 44750 5 8 1 1 0 0 1
pinnumber=7
T 45200 44650 5 8 0 1 0 2 1
pinseq=7
T 45050 44700 9 8 1 1 0 6 1
pinlabel=VSS
T 45050 44700 5 8 0 1 0 8 1
pintype=out
}
P 45400 45100 45100 45100 1 0 0
{
T 45200 45150 5 8 1 1 0 0 1
pinnumber=8
T 45200 45050 5 8 0 1 0 2 1
pinseq=8
T 45050 45100 9 8 1 1 0 6 1
pinlabel=Vout
T 45050 45100 5 8 0 1 0 8 1
pintype=pwr
}
B 43700 43500 1400 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 45100 45600 8 10 0 1 0 6 1
refdes=U?
T 43700 45550 9 10 1 0 0 0 1
MCP48X1
T 43700 45950 8 10 0 0 0 0 1
device=ds1307
T 43700 46150 8 10 0 0 0 0 1
footprint=DIP8
T 43700 46350 8 10 0 0 0 0 1
author=m. dickens <marvindickens@bellsouth.net>
T 43700 46550 8 10 0 0 0 0 1
documentation=http://www.maxim.com
T 43700 46750 8 10 0 0 0 0 1
description=real time clock, 64x8, serial, i2c
T 43700 46950 8 10 0 0 0 0 1
numslots=0
]
{
T 45100 45600 5 10 1 1 0 6 1
refdes=U2
T 43700 45950 5 10 0 0 0 0 1
device=ds1307
T 43700 46150 5 10 0 0 0 0 1
footprint=DIP8
}
C 55600 46000 1 0 0 EMBEDDEDSMA.sym
[
V 56500 47000 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 56500 47000 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 56400 47000 56100 47000 3 0 0 0 -1 -1
L 56500 46800 56500 46600 3 0 0 0 -1 -1
P 55800 47000 56100 47000 1 0 0
{
T 55800 47000 5 10 0 0 0 0 1
pintype=unknown
T 55855 47495 5 10 0 1 0 0 1
pinlabel=unknown
T 55800 47000 5 10 0 0 0 0 1
pinseq=0
}
P 56200 46600 56500 46600 1 0 0
{
T 56200 46600 5 10 0 0 0 0 1
pintype=unknown
T 56955 47595 5 10 0 1 0 0 1
pinlabel=unknown
T 56200 46600 5 10 0 0 0 0 1
pinseq=0
}
C 56400 46300 1 0 0 gnd-1.sym
T 56805 47145 8 10 0 1 0 0 1
refdes=J?
T 56795 46910 8 10 0 1 0 0 1
value=SMA
]
{
T 56405 47645 5 10 1 1 0 0 1
refdes=J3
T 56295 47310 5 10 1 1 0 0 1
value=SMA
}
C 55200 48900 1 0 0 EMBEDDEDSMA.sym
[
V 56100 49900 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 56100 49900 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 56000 49900 55700 49900 3 0 0 0 -1 -1
L 56100 49700 56100 49500 3 0 0 0 -1 -1
P 55400 49900 55700 49900 1 0 0
{
T 55400 49900 5 10 0 0 0 0 1
pintype=unknown
T 55455 50395 5 10 0 1 0 0 1
pinlabel=unknown
T 55400 49900 5 10 0 0 0 0 1
pinseq=0
}
P 55800 49500 56100 49500 1 0 0
{
T 55800 49500 5 10 0 0 0 0 1
pintype=unknown
T 56555 50495 5 10 0 1 0 0 1
pinlabel=unknown
T 55800 49500 5 10 0 0 0 0 1
pinseq=0
}
C 56000 49200 1 0 0 gnd-1.sym
T 56405 50045 8 10 0 1 0 0 1
refdes=J?
T 56395 49810 8 10 0 1 0 0 1
value=SMA
]
{
T 56405 50045 5 10 1 1 0 0 1
refdes=J2
T 56395 49810 5 10 1 1 0 0 1
value=SMA
}
C 41000 48200 1 0 0 EMBEDDED5V-plus-1.sym
[
P 41200 48200 41200 48400 1 0 0
{
T 41250 48250 5 6 0 1 0 0 1
pinnumber=1
T 41250 48250 5 6 0 0 0 0 1
pinseq=1
T 41250 48250 5 6 0 1 0 0 1
pinlabel=1
T 41250 48250 5 6 0 1 0 0 1
pintype=pwr
}
L 41050 48400 41350 48400 3 0 0 0 -1 -1
T 41075 48450 9 8 1 0 0 0 1
+5V
T 41300 48200 8 8 0 0 0 0 1
net=+5V:1
]
C 41300 42300 1 0 0 EMBEDDED5V-plus-1.sym
[
P 41500 42300 41500 42500 1 0 0
{
T 41550 42350 5 6 0 1 0 0 1
pinnumber=1
T 41550 42350 5 6 0 0 0 0 1
pinseq=1
T 41550 42350 5 6 0 1 0 0 1
pinlabel=1
T 41550 42350 5 6 0 1 0 0 1
pintype=pwr
}
L 41350 42500 41650 42500 3 0 0 0 -1 -1
T 41375 42550 9 8 1 0 0 0 1
+5V
T 41600 42300 8 8 0 0 0 0 1
net=+5V:1
]
C 41000 41300 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 40800 41700 40800 41500 3 0 0 0 -1 -1
L 40800 42000 40800 41800 3 0 0 0 -1 -1
L 40600 41800 41000 41800 3 0 0 0 -1 -1
L 40600 41700 41000 41700 3 0 0 0 -1 -1
P 40800 42200 40800 42000 1 0 0
{
T 40800 42000 5 8 0 1 90 8 1
pintype=pas
T 40800 42000 9 8 0 1 90 6 1
pinlabel=2
T 40850 42050 5 8 0 1 90 2 1
pinseq=2
T 40750 42050 5 8 0 1 90 0 1
pinnumber=2
}
P 40800 41300 40800 41500 1 0 0
{
T 40800 41500 5 8 0 1 90 2 1
pintype=pas
T 40800 41500 9 8 0 1 90 0 1
pinlabel=1
T 40850 41450 5 8 0 1 90 8 1
pinseq=1
T 40750 41450 5 8 0 1 90 6 1
pinnumber=1
}
T 40100 41500 5 10 0 0 90 0 1
symversion=0.1
T 39900 41500 5 10 0 0 90 0 1
numslots=0
T 39700 41500 5 10 0 0 90 0 1
description=capacitor
T 40500 41500 8 10 0 1 90 0 1
refdes=C?
T 40300 41500 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 40300 41500 5 10 0 0 90 0 1
device=CAPACITOR
T 40100 41500 5 10 0 0 90 0 1
symversion=0.1
T 41000 41300 5 10 0 0 0 0 1
footprint=1206
T 41000 41900 5 10 1 1 0 0 1
refdes=C3
T 41000 41700 5 10 1 1 0 0 1
value=0.1uF
}
C 40700 40900 1 0 0 EMBEDDEDgnd-1.sym
[
P 40800 41000 40800 41200 1 0 1
{
T 40858 41061 5 4 0 1 0 0 1
pinnumber=1
T 40858 41061 5 4 0 0 0 0 1
pinseq=1
T 40858 41061 5 4 0 1 0 0 1
pinlabel=1
T 40858 41061 5 4 0 1 0 0 1
pintype=pwr
}
L 40700 41000 40900 41000 3 0 0 0 -1 -1
L 40755 40950 40845 40950 3 0 0 0 -1 -1
L 40780 40910 40820 40910 3 0 0 0 -1 -1
T 41000 40950 8 10 0 0 0 0 1
net=GND:1
]
N 40800 41200 40800 41300 4
N 40800 42200 40800 43000 4
N 41800 42300 41800 43000 4
N 40800 43000 42500 43000 4
{
T 41900 43000 5 10 1 1 0 0 1
netname=VPSD
}
C 53100 45600 1 270 0 EMBEDDEDresistor-1.sym
[
L 53300 45000 53100 45100 3 0 0 0 -1 -1
L 53100 45100 53300 45200 3 0 0 0 -1 -1
L 53300 45200 53100 45300 3 0 0 0 -1 -1
L 53100 45300 53300 45400 3 0 0 0 -1 -1
L 53300 45000 53100 44900 3 0 0 0 -1 -1
L 53100 44900 53200 44850 3 0 0 0 -1 -1
P 53200 44700 53200 44850 1 0 0
{
T 53250 44800 5 8 0 1 270 0 1
pinnumber=2
T 53250 44800 5 8 0 0 270 0 1
pinseq=2
T 53250 44800 5 8 0 1 270 0 1
pinlabel=2
T 53250 44800 5 8 0 1 270 0 1
pintype=pas
}
P 53200 45600 53200 45448 1 0 0
{
T 53250 45500 5 8 0 1 270 0 1
pinnumber=1
T 53250 45500 5 8 0 0 270 0 1
pinseq=1
T 53250 45500 5 8 0 1 270 0 1
pinlabel=1
T 53250 45500 5 8 0 1 270 0 1
pintype=pas
}
L 53300 45399 53200 45450 3 0 0 0 -1 -1
T 53500 45300 5 10 0 0 270 0 1
device=RESISTOR
T 53400 45400 8 10 0 1 270 0 1
refdes=R?
T 53100 45600 8 10 0 1 270 0 1
pins=2
T 53100 45600 8 10 0 1 270 0 1
class=DISCRETE
]
{
T 53500 45300 5 10 0 0 270 0 1
device=RESISTOR
T 52900 45400 5 10 1 1 270 0 1
refdes=R5
T 52900 45100 5 10 1 1 270 0 1
value=1.0K
}
C 47000 45600 1 0 0 EMBEDDEDresistor-1.sym
[
L 47600 45800 47500 45600 3 0 0 0 -1 -1
L 47500 45600 47400 45800 3 0 0 0 -1 -1
L 47400 45800 47300 45600 3 0 0 0 -1 -1
L 47300 45600 47200 45800 3 0 0 0 -1 -1
L 47600 45800 47700 45600 3 0 0 0 -1 -1
L 47700 45600 47750 45700 3 0 0 0 -1 -1
P 47900 45700 47750 45700 1 0 0
{
T 47800 45750 5 8 0 1 0 0 1
pinnumber=2
T 47800 45750 5 8 0 0 0 0 1
pinseq=2
T 47800 45750 5 8 0 1 0 0 1
pinlabel=2
T 47800 45750 5 8 0 1 0 0 1
pintype=pas
}
P 47000 45700 47152 45700 1 0 0
{
T 47100 45750 5 8 0 1 0 0 1
pinnumber=1
T 47100 45750 5 8 0 0 0 0 1
pinseq=1
T 47100 45750 5 8 0 1 0 0 1
pinlabel=1
T 47100 45750 5 8 0 1 0 0 1
pintype=pas
}
L 47201 45800 47150 45700 3 0 0 0 -1 -1
T 47300 46000 5 10 0 0 0 0 1
device=RESISTOR
T 47200 45900 8 10 0 1 0 0 1
refdes=R?
T 47000 45600 8 10 0 1 0 0 1
pins=2
T 47000 45600 8 10 0 1 0 0 1
class=DISCRETE
]
{
T 47300 46000 5 10 0 0 0 0 1
device=RESISTOR
T 47200 45900 5 10 1 1 0 0 1
refdes=R7
T 47300 45400 5 10 1 1 0 0 1
value=5.6k
}
C 46900 45600 1 270 0 EMBEDDEDresistor-1.sym
[
L 47100 45000 46900 45100 3 0 0 0 -1 -1
L 46900 45100 47100 45200 3 0 0 0 -1 -1
L 47100 45200 46900 45300 3 0 0 0 -1 -1
L 46900 45300 47100 45400 3 0 0 0 -1 -1
L 47100 45000 46900 44900 3 0 0 0 -1 -1
L 46900 44900 47000 44850 3 0 0 0 -1 -1
P 47000 44700 47000 44850 1 0 0
{
T 47050 44800 5 8 0 1 270 0 1
pinnumber=2
T 47050 44800 5 8 0 0 270 0 1
pinseq=2
T 47050 44800 5 8 0 1 270 0 1
pinlabel=2
T 47050 44800 5 8 0 1 270 0 1
pintype=pas
}
P 47000 45600 47000 45448 1 0 0
{
T 47050 45500 5 8 0 1 270 0 1
pinnumber=1
T 47050 45500 5 8 0 0 270 0 1
pinseq=1
T 47050 45500 5 8 0 1 270 0 1
pinlabel=1
T 47050 45500 5 8 0 1 270 0 1
pintype=pas
}
L 47100 45399 47000 45450 3 0 0 0 -1 -1
T 47300 45300 5 10 0 0 270 0 1
device=RESISTOR
T 47200 45400 8 10 0 1 270 0 1
refdes=R?
T 46900 45600 8 10 0 1 270 0 1
pins=2
T 46900 45600 8 10 0 1 270 0 1
class=DISCRETE
]
{
T 47300 45300 5 10 0 0 270 0 1
device=RESISTOR
T 47200 45300 5 10 1 1 270 0 1
refdes=R8
T 46700 45300 5 10 1 1 270 0 1
value=10k
}
C 45600 47000 1 270 0 EMBEDDEDresistor-1.sym
[
L 45800 46400 45600 46500 3 0 0 0 -1 -1
L 45600 46500 45800 46600 3 0 0 0 -1 -1
L 45800 46600 45600 46700 3 0 0 0 -1 -1
L 45600 46700 45800 46800 3 0 0 0 -1 -1
L 45800 46400 45600 46300 3 0 0 0 -1 -1
L 45600 46300 45700 46250 3 0 0 0 -1 -1
P 45700 46100 45700 46250 1 0 0
{
T 45750 46200 5 8 0 1 270 0 1
pinnumber=2
T 45750 46200 5 8 0 0 270 0 1
pinseq=2
T 45750 46200 5 8 0 1 270 0 1
pinlabel=2
T 45750 46200 5 8 0 1 270 0 1
pintype=pas
}
P 45700 47000 45700 46848 1 0 0
{
T 45750 46900 5 8 0 1 270 0 1
pinnumber=1
T 45750 46900 5 8 0 0 270 0 1
pinseq=1
T 45750 46900 5 8 0 1 270 0 1
pinlabel=1
T 45750 46900 5 8 0 1 270 0 1
pintype=pas
}
L 45800 46799 45700 46850 3 0 0 0 -1 -1
T 46000 46700 5 10 0 0 270 0 1
device=RESISTOR
T 45900 46800 8 10 0 1 270 0 1
refdes=R?
T 45600 47000 8 10 0 1 270 0 1
pins=2
T 45600 47000 8 10 0 1 270 0 1
class=DISCRETE
]
{
T 46000 46700 5 10 0 0 270 0 1
device=RESISTOR
T 45900 46800 5 10 1 1 270 0 1
refdes=R1
T 45400 46700 5 10 1 1 270 0 1
value=10k
}
C 50200 50700 1 270 0 EMBEDDEDresistor-1.sym
[
L 50400 50100 50200 50200 3 0 0 0 -1 -1
L 50200 50200 50400 50300 3 0 0 0 -1 -1
L 50400 50300 50200 50400 3 0 0 0 -1 -1
L 50200 50400 50400 50500 3 0 0 0 -1 -1
L 50400 50100 50200 50000 3 0 0 0 -1 -1
L 50200 50000 50300 49950 3 0 0 0 -1 -1
P 50300 49800 50300 49950 1 0 0
{
T 50350 49900 5 8 0 1 270 0 1
pinnumber=2
T 50350 49900 5 8 0 0 270 0 1
pinseq=2
T 50350 49900 5 8 0 1 270 0 1
pinlabel=2
T 50350 49900 5 8 0 1 270 0 1
pintype=pas
}
P 50300 50700 50300 50548 1 0 0
{
T 50350 50600 5 8 0 1 270 0 1
pinnumber=1
T 50350 50600 5 8 0 0 270 0 1
pinseq=1
T 50350 50600 5 8 0 1 270 0 1
pinlabel=1
T 50350 50600 5 8 0 1 270 0 1
pintype=pas
}
L 50400 50499 50300 50550 3 0 0 0 -1 -1
T 50600 50400 5 10 0 0 270 0 1
device=RESISTOR
T 50500 50500 8 10 0 1 270 0 1
refdes=R?
T 50200 50700 8 10 0 1 270 0 1
pins=2
T 50200 50700 8 10 0 1 270 0 1
class=DISCRETE
]
{
T 50600 50400 5 10 0 0 270 0 1
device=RESISTOR
T 50500 50400 5 10 1 1 270 0 1
refdes=R4
T 50000 50400 5 10 1 1 270 0 1
value=10K
}
C 48800 50000 1 270 0 EMBEDDEDresistor-1.sym
[
L 49000 49400 48800 49500 3 0 0 0 -1 -1
L 48800 49500 49000 49600 3 0 0 0 -1 -1
L 49000 49600 48800 49700 3 0 0 0 -1 -1
L 48800 49700 49000 49800 3 0 0 0 -1 -1
L 49000 49400 48800 49300 3 0 0 0 -1 -1
L 48800 49300 48900 49250 3 0 0 0 -1 -1
P 48900 49100 48900 49250 1 0 0
{
T 48950 49200 5 8 0 1 270 0 1
pinnumber=2
T 48950 49200 5 8 0 0 270 0 1
pinseq=2
T 48950 49200 5 8 0 1 270 0 1
pinlabel=2
T 48950 49200 5 8 0 1 270 0 1
pintype=pas
}
P 48900 50000 48900 49848 1 0 0
{
T 48950 49900 5 8 0 1 270 0 1
pinnumber=1
T 48950 49900 5 8 0 0 270 0 1
pinseq=1
T 48950 49900 5 8 0 1 270 0 1
pinlabel=1
T 48950 49900 5 8 0 1 270 0 1
pintype=pas
}
L 49000 49799 48900 49850 3 0 0 0 -1 -1
T 49200 49700 5 10 0 0 270 0 1
device=RESISTOR
T 49100 49800 8 10 0 1 270 0 1
refdes=R?
T 48800 50000 8 10 0 1 270 0 1
pins=2
T 48800 50000 8 10 0 1 270 0 1
class=DISCRETE
]
{
T 49200 49700 5 10 0 0 270 0 1
device=RESISTOR
T 49100 49800 5 10 1 1 270 0 1
refdes=R3
}
C 47200 48300 1 0 0 EMBEDDEDresistor-1.sym
[
L 47800 48500 47700 48300 3 0 0 0 -1 -1
L 47700 48300 47600 48500 3 0 0 0 -1 -1
L 47600 48500 47500 48300 3 0 0 0 -1 -1
L 47500 48300 47400 48500 3 0 0 0 -1 -1
L 47800 48500 47900 48300 3 0 0 0 -1 -1
L 47900 48300 47950 48400 3 0 0 0 -1 -1
P 48100 48400 47950 48400 1 0 0
{
T 48000 48450 5 8 0 1 0 0 1
pinnumber=2
T 48000 48450 5 8 0 0 0 0 1
pinseq=2
T 48000 48450 5 8 0 1 0 0 1
pinlabel=2
T 48000 48450 5 8 0 1 0 0 1
pintype=pas
}
P 47200 48400 47352 48400 1 0 0
{
T 47300 48450 5 8 0 1 0 0 1
pinnumber=1
T 47300 48450 5 8 0 0 0 0 1
pinseq=1
T 47300 48450 5 8 0 1 0 0 1
pinlabel=1
T 47300 48450 5 8 0 1 0 0 1
pintype=pas
}
L 47401 48500 47350 48400 3 0 0 0 -1 -1
T 47500 48700 5 10 0 0 0 0 1
device=RESISTOR
T 47400 48600 8 10 0 1 0 0 1
refdes=R?
T 47200 48300 8 10 0 1 0 0 1
pins=2
T 47200 48300 8 10 0 1 0 0 1
class=DISCRETE
]
{
T 47500 48700 5 10 0 0 0 0 1
device=RESISTOR
T 47400 48600 5 10 1 1 0 0 1
refdes=R2
}
C 50400 43100 1 270 0 EMBEDDEDresistor-1.sym
[
L 50600 42500 50400 42600 3 0 0 0 -1 -1
L 50400 42600 50600 42700 3 0 0 0 -1 -1
L 50600 42700 50400 42800 3 0 0 0 -1 -1
L 50400 42800 50600 42900 3 0 0 0 -1 -1
L 50600 42500 50400 42400 3 0 0 0 -1 -1
L 50400 42400 50500 42350 3 0 0 0 -1 -1
P 50500 42200 50500 42350 1 0 0
{
T 50550 42300 5 8 0 1 270 0 1
pinnumber=2
T 50550 42300 5 8 0 0 270 0 1
pinseq=2
T 50550 42300 5 8 0 1 270 0 1
pinlabel=2
T 50550 42300 5 8 0 1 270 0 1
pintype=pas
}
P 50500 43100 50500 42948 1 0 0
{
T 50550 43000 5 8 0 1 270 0 1
pinnumber=1
T 50550 43000 5 8 0 0 270 0 1
pinseq=1
T 50550 43000 5 8 0 1 270 0 1
pinlabel=1
T 50550 43000 5 8 0 1 270 0 1
pintype=pas
}
L 50600 42899 50500 42950 3 0 0 0 -1 -1
T 50800 42800 5 10 0 0 270 0 1
device=RESISTOR
T 50700 42900 8 10 0 1 270 0 1
refdes=R?
T 50400 43100 8 10 0 1 270 0 1
pins=2
T 50400 43100 8 10 0 1 270 0 1
class=DISCRETE
]
{
T 50800 42800 5 10 0 0 270 0 1
device=RESISTOR
T 50700 42900 5 10 1 1 270 0 1
refdes=R6
T 50200 42900 5 10 1 1 270 0 1
value=400 1%
}
N 48400 46000 48900 46000 4
N 46200 45700 47000 45700 4
{
T 46300 45700 5 10 1 1 0 0 1
netname=SPI_DI
}
N 53100 45800 53400 45800 4
N 53100 45600 53200 45600 4
N 53400 44700 53200 44700 4
C 46900 44200 1 0 0 EMBEDDEDgnd-1.sym
[
P 47000 44300 47000 44500 1 0 1
{
T 47058 44361 5 4 0 1 0 0 1
pinnumber=1
T 47058 44361 5 4 0 0 0 0 1
pinseq=1
T 47058 44361 5 4 0 1 0 0 1
pinlabel=1
T 47058 44361 5 4 0 1 0 0 1
pintype=pwr
}
L 46900 44300 47100 44300 3 0 0 0 -1 -1
L 46955 44250 47045 44250 3 0 0 0 -1 -1
L 46980 44210 47020 44210 3 0 0 0 -1 -1
T 47200 44250 8 10 0 0 0 0 1
net=GND:1
]
C 53500 44300 1 0 0 EMBEDDEDgnd-1.sym
[
P 53600 44400 53600 44600 1 0 1
{
T 53658 44461 5 4 0 1 0 0 1
pinnumber=1
T 53658 44461 5 4 0 0 0 0 1
pinseq=1
T 53658 44461 5 4 0 1 0 0 1
pinlabel=1
T 53658 44461 5 4 0 1 0 0 1
pintype=pwr
}
L 53500 44400 53700 44400 3 0 0 0 -1 -1
L 53555 44350 53645 44350 3 0 0 0 -1 -1
L 53580 44310 53620 44310 3 0 0 0 -1 -1
T 53800 44350 8 10 0 0 0 0 1
net=GND:1
]
C 52900 43700 1 0 0 EMBEDDEDgnd-1.sym
[
P 53000 43800 53000 44000 1 0 1
{
T 53058 43861 5 4 0 1 0 0 1
pinnumber=1
T 53058 43861 5 4 0 0 0 0 1
pinseq=1
T 53058 43861 5 4 0 1 0 0 1
pinlabel=1
T 53058 43861 5 4 0 1 0 0 1
pintype=pwr
}
L 52900 43800 53100 43800 3 0 0 0 -1 -1
L 52955 43750 53045 43750 3 0 0 0 -1 -1
L 52980 43710 53020 43710 3 0 0 0 -1 -1
T 53200 43750 8 10 0 0 0 0 1
net=GND:1
]
C 55100 48200 1 0 0 EMBEDDEDgnd-1.sym
[
P 55200 48300 55200 48500 1 0 1
{
T 55258 48361 5 4 0 1 0 0 1
pinnumber=1
T 55258 48361 5 4 0 0 0 0 1
pinseq=1
T 55258 48361 5 4 0 1 0 0 1
pinlabel=1
T 55258 48361 5 4 0 1 0 0 1
pintype=pwr
}
L 55100 48300 55300 48300 3 0 0 0 -1 -1
L 55155 48250 55245 48250 3 0 0 0 -1 -1
L 55180 48210 55220 48210 3 0 0 0 -1 -1
T 55400 48250 8 10 0 0 0 0 1
net=GND:1
]
C 48800 47400 1 0 0 EMBEDDEDgnd-1.sym
[
P 48900 47500 48900 47700 1 0 1
{
T 48958 47561 5 4 0 1 0 0 1
pinnumber=1
T 48958 47561 5 4 0 0 0 0 1
pinseq=1
T 48958 47561 5 4 0 1 0 0 1
pinlabel=1
T 48958 47561 5 4 0 1 0 0 1
pintype=pwr
}
L 48800 47500 49000 47500 3 0 0 0 -1 -1
L 48855 47450 48945 47450 3 0 0 0 -1 -1
L 48880 47410 48920 47410 3 0 0 0 -1 -1
T 49100 47450 8 10 0 0 0 0 1
net=GND:1
]
C 51900 48300 1 0 0 EMBEDDEDgnd-1.sym
[
P 52000 48400 52000 48600 1 0 1
{
T 52058 48461 5 4 0 1 0 0 1
pinnumber=1
T 52058 48461 5 4 0 0 0 0 1
pinseq=1
T 52058 48461 5 4 0 1 0 0 1
pinlabel=1
T 52058 48461 5 4 0 1 0 0 1
pintype=pwr
}
L 51900 48400 52100 48400 3 0 0 0 -1 -1
L 51955 48350 52045 48350 3 0 0 0 -1 -1
L 51980 48310 52020 48310 3 0 0 0 -1 -1
T 52200 48350 8 10 0 0 0 0 1
net=GND:1
]
N 47000 44500 47000 44700 4
N 50500 43100 50500 44200 4
N 50700 43100 50700 44200 4
N 50900 44200 50900 43700 4
N 50300 44200 50300 44000 4
N 50300 44000 53000 44000 4
N 51100 44200 51100 44000 4
N 51700 43700 51700 44200 4
N 45500 43700 51700 43700 4
{
T 47200 43700 5 10 1 1 0 0 1
netname=VPS
}
N 52200 44200 52200 44000 4
N 53600 44600 53600 46600 4
N 53600 46600 53100 46600 4
N 53100 46000 53600 46000 4
N 53100 47000 54200 47000 4
N 55800 47000 55700 47000 4
N 46200 45700 46200 50200 4
N 42500 43000 42500 47000 4
N 42500 47000 48900 47000 4
{
T 44900 47000 5 10 1 1 0 0 1
netname=VPSD
}
N 43400 45100 42500 45100 4
N 45400 43900 45700 43900 4
N 45700 43900 45700 46100 4
N 45400 44300 45700 44300 4
N 45400 44700 48600 44700 4
N 45400 45100 45900 45100 4
N 45900 45100 45900 41800 4
N 45900 41800 53800 41800 4
N 53800 41800 53800 46400 4
N 53100 46400 53800 46400 4
N 48900 46600 46600 46600 4
N 46600 46600 46600 49000 4
N 40600 49000 40600 44700 4
N 40600 44700 43400 44700 4
N 43400 44300 41200 44300 4
{
T 41400 44300 5 10 1 1 0 0 1
netname=SPI_CLK
}
N 41200 43900 43400 43900 4
{
T 41400 43900 5 10 1 1 0 0 1
netname=SPI_DO
}
C 48300 47900 1 0 0 EMBEDDED2N2222-1.sym
[
P 48900 48900 48900 48700 1 0 0
{
T 48800 48750 5 6 1 1 0 0 1
pinnumber=3
T 48800 48750 5 6 0 0 0 0 1
pinseq=1
T 48800 48750 5 6 0 1 0 0 1
pinlabel=3
T 48800 48750 5 6 0 1 0 0 1
pintype=pas
}
P 48900 48100 48900 47900 1 0 1
{
T 48800 47950 5 6 1 1 0 0 1
pinnumber=2
T 48800 47950 5 6 0 0 0 0 1
pinseq=3
T 48800 47950 5 6 0 1 0 0 1
pinlabel=2
T 48800 47950 5 6 0 1 0 0 1
pintype=pas
}
V 48800 48401 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 48900 48100 48700 48300 3 0 0 0 -1 -1
L 48900 48700 48700 48500 3 0 0 0 -1 -1
L 48700 48600 48700 48200 3 0 0 0 -1 -1
P 48300 48400 48484 48400 1 0 0
{
T 48400 48450 5 6 1 1 0 0 1
pinnumber=1
T 48400 48450 5 6 0 0 0 0 1
pinseq=2
T 48400 48450 5 6 0 1 0 0 1
pinlabel=1
T 48400 48450 5 6 0 1 0 0 1
pintype=pas
}
L 48700 48400 48484 48400 3 0 0 0 -1 -1
L 48900 48100 48864 48172 3 0 0 0 -1 -1
L 48900 48100 48828 48136 3 0 0 0 -1 -1
L 48828 48136 48864 48172 3 0 0 0 -1 -1
T 49200 48600 8 10 0 0 0 0 1
device=2N2222
T 49200 48400 8 10 0 1 0 0 1
refdes=Q?
T 49200 48200 9 10 1 0 0 0 1
2N2222
]
{
T 49200 48600 5 10 0 0 0 0 1
device=2N2222
T 49200 48400 5 10 1 1 0 0 1
refdes=Q1
}
N 40600 50200 40600 50700 4
N 40600 50700 47200 50700 4
N 47200 50700 47200 48400 4
N 48100 48400 48300 48400 4
N 48900 47900 48900 47700 4
N 48900 48900 48900 49100 4
N 48900 50000 46900 50000 4
N 46900 50000 46900 47000 4
N 48900 49100 51300 49100 4
N 51300 49100 51300 48400 4
N 51700 48400 51700 48800 4
N 51700 48800 49800 48800 4
{
T 50000 48800 5 10 1 1 0 0 1
netname=VPS
}
N 50900 48400 50900 48800 4
N 51100 48400 51100 48600 4
N 51100 48600 52000 48600 4
N 55400 49900 55200 49900 4
N 50500 48400 50500 49900 4
N 50500 49900 53700 49900 4
N 50700 48400 50700 49500 4
N 50700 49500 53500 49500 4
N 53500 49500 53500 48700 4
N 53500 48700 53700 48700 4
N 55200 48500 55200 49500 4
N 50300 49800 50300 48400 4
N 50300 50700 48900 50700 4
N 48900 50700 48900 50000 4
N 48400 46000 48400 45700 4
N 48900 45800 48600 45800 4
N 48600 45800 48600 44700 4
N 48900 45600 48900 43700 4
N 47000 45600 47000 45700 4
N 48900 46400 47400 46400 4
{
T 48000 46400 5 10 1 1 0 0 1
netname=SPI_CLK
}
N 48900 46200 47400 46200 4
{
T 48000 46200 5 10 1 1 0 0 1
netname=SPI_DO
}
T 54300 50600 9 10 1 0 0 0 1
8:1
T 53200 46200 9 10 1 0 0 0 1
N/C
C 53900 47500 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 53700 47900 53700 47700 3 0 0 0 -1 -1
L 53700 48200 53700 48000 3 0 0 0 -1 -1
L 53500 48000 53900 48000 3 0 0 0 -1 -1
L 53500 47900 53900 47900 3 0 0 0 -1 -1
P 53700 48400 53700 48200 1 0 0
{
T 53700 48200 5 8 0 1 90 8 1
pintype=pas
T 53700 48200 9 8 0 1 90 6 1
pinlabel=2
T 53750 48250 5 8 0 1 90 2 1
pinseq=2
T 53650 48250 5 8 0 1 90 0 1
pinnumber=2
}
P 53700 47500 53700 47700 1 0 0
{
T 53700 47700 5 8 0 1 90 2 1
pintype=pas
T 53700 47700 9 8 0 1 90 0 1
pinlabel=1
T 53750 47650 5 8 0 1 90 8 1
pinseq=1
T 53650 47650 5 8 0 1 90 6 1
pinnumber=1
}
T 53000 47700 5 10 0 0 90 0 1
symversion=0.1
T 52800 47700 5 10 0 0 90 0 1
numslots=0
T 52600 47700 5 10 0 0 90 0 1
description=capacitor
T 53400 47700 8 10 0 1 90 0 1
refdes=C?
T 53200 47700 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 53200 47700 5 10 0 0 90 0 1
device=CAPACITOR
T 53000 47700 5 10 0 0 90 0 1
symversion=0.1
T 53900 47500 5 10 0 0 0 0 1
footprint=1206
T 53900 48100 5 10 1 1 0 0 1
refdes=C4
T 53900 47900 5 10 1 1 0 0 1
value=1000pF
}
C 51700 42500 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 51500 42900 51500 42700 3 0 0 0 -1 -1
L 51500 43200 51500 43000 3 0 0 0 -1 -1
L 51300 43000 51700 43000 3 0 0 0 -1 -1
L 51300 42900 51700 42900 3 0 0 0 -1 -1
P 51500 43400 51500 43200 1 0 0
{
T 51500 43200 5 8 0 1 90 8 1
pintype=pas
T 51500 43200 9 8 0 1 90 6 1
pinlabel=2
T 51550 43250 5 8 0 1 90 2 1
pinseq=2
T 51450 43250 5 8 0 1 90 0 1
pinnumber=2
}
P 51500 42500 51500 42700 1 0 0
{
T 51500 42700 5 8 0 1 90 2 1
pintype=pas
T 51500 42700 9 8 0 1 90 0 1
pinlabel=1
T 51550 42650 5 8 0 1 90 8 1
pinseq=1
T 51450 42650 5 8 0 1 90 6 1
pinnumber=1
}
T 50800 42700 5 10 0 0 90 0 1
symversion=0.1
T 50600 42700 5 10 0 0 90 0 1
numslots=0
T 50400 42700 5 10 0 0 90 0 1
description=capacitor
T 51200 42700 8 10 0 1 90 0 1
refdes=C?
T 51000 42700 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 51000 42700 5 10 0 0 90 0 1
device=CAPACITOR
T 50800 42700 5 10 0 0 90 0 1
symversion=0.1
T 51700 42500 5 10 0 0 0 0 1
footprint=1206
T 51700 43100 5 10 1 1 0 0 1
refdes=C5
T 51700 42900 5 10 1 1 0 0 1
value=1000pf
}
N 51500 43400 51500 44200 4
C 51400 42000 1 0 0 EMBEDDEDgnd-1.sym
[
P 51500 42100 51500 42300 1 0 1
{
T 51558 42161 5 4 0 1 0 0 1
pinnumber=1
T 51558 42161 5 4 0 0 0 0 1
pinseq=1
T 51558 42161 5 4 0 1 0 0 1
pinlabel=1
T 51558 42161 5 4 0 1 0 0 1
pintype=pwr
}
L 51400 42100 51600 42100 3 0 0 0 -1 -1
L 51455 42050 51545 42050 3 0 0 0 -1 -1
L 51480 42010 51520 42010 3 0 0 0 -1 -1
T 51700 42050 8 10 0 0 0 0 1
net=GND:1
]
N 51500 42500 51500 42300 4
N 51500 48400 51500 49000 4
N 51500 49000 53200 49000 4
N 53200 49000 53200 48400 4
N 53200 48400 53700 48400 4
N 53700 47500 54800 47500 4
N 54800 47500 54800 48500 4
N 54800 48500 55200 48500 4
N 51300 44200 51300 44000 4
C 55200 48600 1 0 1 EMBEDDEDADT8-1T.sym
[
P 53900 49300 53700 49300 1 0 1
{
T 53905 49345 5 10 1 1 0 6 1
pinnumber=5
T 53955 49295 5 10 0 1 0 0 1
pinlabel=5
T 53900 49300 5 10 0 1 0 0 1
pintype=pas
T 54000 49400 5 10 0 0 0 0 1
pinseq=5
}
V 54300 50050 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 54600 50050 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 54200 49300 53900 49300 3 0 0 0 -1 -1
P 55000 48700 55200 48700 1 0 1
{
T 54945 48695 5 10 0 1 0 6 1
pinlabel=1
T 55000 48700 5 10 0 1 0 0 1
pintype=pas
T 55000 48600 5 10 0 0 0 0 1
pinseq=1
T 54995 48745 5 10 1 1 0 0 1
pinnumber=1
}
P 55000 49900 55200 49900 1 0 1
{
T 54945 49895 5 10 0 1 0 6 1
pinlabel=3
T 55000 49900 5 10 0 1 0 0 1
pintype=pas
T 55000 50000 5 10 0 0 0 0 1
pinseq=3
T 54995 49745 5 10 1 1 0 0 1
pinnumber=3
}
P 53900 48700 53700 48700 1 0 1
{
T 53955 48695 5 10 0 1 0 0 1
pinlabel=6
T 53900 48700 5 10 0 0 0 0 1
pintype=pas
T 53900 48600 5 10 0 0 0 0 1
pinseq=6
T 53905 48745 5 10 1 1 0 6 1
pinnumber=6
}
P 53900 49900 53700 49900 1 0 1
{
T 53955 49895 5 10 0 1 0 0 1
pinlabel=4
T 53900 49900 5 10 0 1 0 0 1
pintype=pas
T 54000 50000 5 10 0 0 0 0 1
pinseq=4
T 53905 49745 5 10 1 1 0 6 1
pinnumber=4
}
L 54400 50000 54400 48600 3 0 0 0 -1 -1
L 54500 50000 54500 48600 3 0 0 0 -1 -1
L 54200 48700 53900 48700 3 0 0 0 -1 -1
L 54200 49900 53900 49900 3 0 0 0 -1 -1
L 54700 48700 55000 48700 3 0 0 0 -1 -1
L 54700 49900 55000 49900 3 0 0 0 -1 -1
A 54200 48800 98 270 180 3 0 0 0 -1 -1
A 54200 49000 98 270 180 3 0 0 0 -1 -1
A 54200 49200 98 270 180 3 0 0 0 -1 -1
A 54200 49400 98 270 180 3 0 0 0 -1 -1
A 54200 49600 98 270 180 3 0 0 0 -1 -1
A 54700 48800 98 90 180 3 0 0 0 -1 -1
A 54700 49000 98 90 180 3 0 0 0 -1 -1
A 54200 49800 98 270 180 3 0 0 0 -1 -1
A 54700 49200 100 90 180 3 0 0 0 -1 -1
A 54700 49400 98 90 180 3 0 0 0 -1 -1
A 54700 49600 98 90 180 3 0 0 0 -1 -1
A 54700 49800 98 90 180 3 0 0 0 -1 -1
T 54900 50200 8 10 0 1 0 6 1
value=ADT8-1T
T 55200 50600 8 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
T 55200 50400 8 10 0 0 0 6 1
device=T1-1T-W38
T 55200 50000 8 10 0 1 0 6 1
refdes=T?
]
{
T 55200 50000 5 10 1 1 0 6 1
refdes=T1
T 55200 50400 5 10 0 0 0 6 1
device=ADT8-1T
T 55200 50600 5 10 0 0 0 6 1
footprint=MINICIRCUITS_CD637
T 54800 50200 5 10 1 1 0 6 1
value=ADT8-1T
}
N 55800 49500 55200 49500 4
C 44200 41100 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 44000 41500 44000 41300 3 0 0 0 -1 -1
L 44000 41800 44000 41600 3 0 0 0 -1 -1
L 43800 41600 44200 41600 3 0 0 0 -1 -1
L 43800 41500 44200 41500 3 0 0 0 -1 -1
P 44000 42000 44000 41800 1 0 0
{
T 44000 41800 5 8 0 1 90 8 1
pintype=pas
T 44000 41800 9 8 0 1 90 6 1
pinlabel=2
T 44050 41850 5 8 0 1 90 2 1
pinseq=2
T 43950 41850 5 8 0 1 90 0 1
pinnumber=2
}
P 44000 41100 44000 41300 1 0 0
{
T 44000 41300 5 8 0 1 90 2 1
pintype=pas
T 44000 41300 9 8 0 1 90 0 1
pinlabel=1
T 44050 41250 5 8 0 1 90 8 1
pinseq=1
T 43950 41250 5 8 0 1 90 6 1
pinnumber=1
}
T 43300 41300 5 10 0 0 90 0 1
symversion=0.1
T 43100 41300 5 10 0 0 90 0 1
numslots=0
T 42900 41300 5 10 0 0 90 0 1
description=capacitor
T 43700 41300 8 10 0 1 90 0 1
refdes=C?
T 43500 41300 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 43500 41300 5 10 0 0 90 0 1
device=CAPACITOR
T 43300 41300 5 10 0 0 90 0 1
symversion=0.1
T 44200 41100 5 10 0 0 0 0 1
footprint=1206
T 44100 41700 5 10 1 1 0 0 1
refdes=C6
T 44100 41300 5 10 1 1 0 0 1
value=0.1uF
}
N 44000 41100 44000 40900 4
C 43900 40600 1 0 0 EMBEDDEDgnd-1.sym
[
P 44000 40700 44000 40900 1 0 1
{
T 44058 40761 5 4 0 1 0 0 1
pinnumber=1
T 44058 40761 5 4 0 0 0 0 1
pinseq=1
T 44058 40761 5 4 0 1 0 0 1
pinlabel=1
T 44058 40761 5 4 0 1 0 0 1
pintype=pwr
}
L 43900 40700 44100 40700 3 0 0 0 -1 -1
L 43955 40650 44045 40650 3 0 0 0 -1 -1
L 43980 40610 44020 40610 3 0 0 0 -1 -1
T 44200 40650 8 10 0 0 0 0 1
net=GND:1
]
C 45000 41100 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 44800 41500 44800 41300 3 0 0 0 -1 -1
L 44800 41800 44800 41600 3 0 0 0 -1 -1
L 44600 41600 45000 41600 3 0 0 0 -1 -1
L 44600 41500 45000 41500 3 0 0 0 -1 -1
P 44800 42000 44800 41800 1 0 0
{
T 44800 41800 5 8 0 1 90 8 1
pintype=pas
T 44800 41800 9 8 0 1 90 6 1
pinlabel=2
T 44850 41850 5 8 0 1 90 2 1
pinseq=2
T 44750 41850 5 8 0 1 90 0 1
pinnumber=2
}
P 44800 41100 44800 41300 1 0 0
{
T 44800 41300 5 8 0 1 90 2 1
pintype=pas
T 44800 41300 9 8 0 1 90 0 1
pinlabel=1
T 44850 41250 5 8 0 1 90 8 1
pinseq=1
T 44750 41250 5 8 0 1 90 6 1
pinnumber=1
}
T 44100 41300 5 10 0 0 90 0 1
symversion=0.1
T 43900 41300 5 10 0 0 90 0 1
numslots=0
T 43700 41300 5 10 0 0 90 0 1
description=capacitor
T 44500 41300 8 10 0 1 90 0 1
refdes=C?
T 44300 41300 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 44300 41300 5 10 0 0 90 0 1
device=CAPACITOR
T 44100 41300 5 10 0 0 90 0 1
symversion=0.1
T 45000 41100 5 10 0 0 0 0 1
footprint=1206
T 44900 41700 5 10 1 1 0 0 1
refdes=C7
T 44900 41300 5 10 1 1 0 0 1
value=0.1uF
}
N 44800 41100 44800 40900 4
C 44700 40600 1 0 0 EMBEDDEDgnd-1.sym
[
P 44800 40700 44800 40900 1 0 1
{
T 44858 40761 5 4 0 1 0 0 1
pinnumber=1
T 44858 40761 5 4 0 0 0 0 1
pinseq=1
T 44858 40761 5 4 0 1 0 0 1
pinlabel=1
T 44858 40761 5 4 0 1 0 0 1
pintype=pwr
}
L 44700 40700 44900 40700 3 0 0 0 -1 -1
L 44755 40650 44845 40650 3 0 0 0 -1 -1
L 44780 40610 44820 40610 3 0 0 0 -1 -1
T 45000 40650 8 10 0 0 0 0 1
net=GND:1
]
N 50500 42200 51000 42200 4
N 44800 42000 44800 42300 4
N 44000 42000 44000 42300 4
N 46300 43400 46300 43700 4
N 47100 43400 47100 43700 4
C 47300 42500 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 47100 42900 47100 42700 3 0 0 0 -1 -1
L 47100 43200 47100 43000 3 0 0 0 -1 -1
L 46900 43000 47300 43000 3 0 0 0 -1 -1
L 46900 42900 47300 42900 3 0 0 0 -1 -1
P 47100 43400 47100 43200 1 0 0
{
T 47100 43200 5 8 0 1 90 8 1
pintype=pas
T 47100 43200 9 8 0 1 90 6 1
pinlabel=2
T 47150 43250 5 8 0 1 90 2 1
pinseq=2
T 47050 43250 5 8 0 1 90 0 1
pinnumber=2
}
P 47100 42500 47100 42700 1 0 0
{
T 47100 42700 5 8 0 1 90 2 1
pintype=pas
T 47100 42700 9 8 0 1 90 0 1
pinlabel=1
T 47150 42650 5 8 0 1 90 8 1
pinseq=1
T 47050 42650 5 8 0 1 90 6 1
pinnumber=1
}
T 46400 42700 5 10 0 0 90 0 1
symversion=0.1
T 46200 42700 5 10 0 0 90 0 1
numslots=0
T 46000 42700 5 10 0 0 90 0 1
description=capacitor
T 46800 42700 8 10 0 1 90 0 1
refdes=C?
T 46600 42700 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 46600 42700 5 10 0 0 90 0 1
device=CAPACITOR
T 46400 42700 5 10 0 0 90 0 1
symversion=0.1
T 47300 42500 5 10 0 0 0 0 1
footprint=1206
T 47200 43100 5 10 1 1 0 0 1
refdes=C9
T 47200 42700 5 10 1 1 0 0 1
value=0.1uF
}
N 47100 42500 47100 42300 4
C 47000 42000 1 0 0 EMBEDDEDgnd-1.sym
[
P 47100 42100 47100 42300 1 0 1
{
T 47158 42161 5 4 0 1 0 0 1
pinnumber=1
T 47158 42161 5 4 0 0 0 0 1
pinseq=1
T 47158 42161 5 4 0 1 0 0 1
pinlabel=1
T 47158 42161 5 4 0 1 0 0 1
pintype=pwr
}
L 47000 42100 47200 42100 3 0 0 0 -1 -1
L 47055 42050 47145 42050 3 0 0 0 -1 -1
L 47080 42010 47120 42010 3 0 0 0 -1 -1
T 47300 42050 8 10 0 0 0 0 1
net=GND:1
]
C 46200 42000 1 0 0 EMBEDDEDgnd-1.sym
[
P 46300 42100 46300 42300 1 0 1
{
T 46358 42161 5 4 0 1 0 0 1
pinnumber=1
T 46358 42161 5 4 0 0 0 0 1
pinseq=1
T 46358 42161 5 4 0 1 0 0 1
pinlabel=1
T 46358 42161 5 4 0 1 0 0 1
pintype=pwr
}
L 46200 42100 46400 42100 3 0 0 0 -1 -1
L 46255 42050 46345 42050 3 0 0 0 -1 -1
L 46280 42010 46320 42010 3 0 0 0 -1 -1
T 46500 42050 8 10 0 0 0 0 1
net=GND:1
]
N 46300 42500 46300 42300 4
C 46500 42500 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 46300 42900 46300 42700 3 0 0 0 -1 -1
L 46300 43200 46300 43000 3 0 0 0 -1 -1
L 46100 43000 46500 43000 3 0 0 0 -1 -1
L 46100 42900 46500 42900 3 0 0 0 -1 -1
P 46300 43400 46300 43200 1 0 0
{
T 46300 43200 5 8 0 1 90 8 1
pintype=pas
T 46300 43200 9 8 0 1 90 6 1
pinlabel=2
T 46350 43250 5 8 0 1 90 2 1
pinseq=2
T 46250 43250 5 8 0 1 90 0 1
pinnumber=2
}
P 46300 42500 46300 42700 1 0 0
{
T 46300 42700 5 8 0 1 90 2 1
pintype=pas
T 46300 42700 9 8 0 1 90 0 1
pinlabel=1
T 46350 42650 5 8 0 1 90 8 1
pinseq=1
T 46250 42650 5 8 0 1 90 6 1
pinnumber=1
}
T 45600 42700 5 10 0 0 90 0 1
symversion=0.1
T 45400 42700 5 10 0 0 90 0 1
numslots=0
T 45200 42700 5 10 0 0 90 0 1
description=capacitor
T 46000 42700 8 10 0 1 90 0 1
refdes=C?
T 45800 42700 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 45800 42700 5 10 0 0 90 0 1
device=CAPACITOR
T 45600 42700 5 10 0 0 90 0 1
symversion=0.1
T 46500 42500 5 10 0 0 0 0 1
footprint=1206
T 46400 43100 5 10 1 1 0 0 1
refdes=C8
T 46400 42700 5 10 1 1 0 0 1
value=0.1uF
}
C 48200 42500 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 48000 42900 48000 42700 3 0 0 0 -1 -1
L 48000 43200 48000 43000 3 0 0 0 -1 -1
L 47800 43000 48200 43000 3 0 0 0 -1 -1
L 47800 42900 48200 42900 3 0 0 0 -1 -1
P 48000 43400 48000 43200 1 0 0
{
T 48000 43200 5 8 0 1 90 8 1
pintype=pas
T 48000 43200 9 8 0 1 90 6 1
pinlabel=2
T 48050 43250 5 8 0 1 90 2 1
pinseq=2
T 47950 43250 5 8 0 1 90 0 1
pinnumber=2
}
P 48000 42500 48000 42700 1 0 0
{
T 48000 42700 5 8 0 1 90 2 1
pintype=pas
T 48000 42700 9 8 0 1 90 0 1
pinlabel=1
T 48050 42650 5 8 0 1 90 8 1
pinseq=1
T 47950 42650 5 8 0 1 90 6 1
pinnumber=1
}
T 47300 42700 5 10 0 0 90 0 1
symversion=0.1
T 47100 42700 5 10 0 0 90 0 1
numslots=0
T 46900 42700 5 10 0 0 90 0 1
description=capacitor
T 47700 42700 8 10 0 1 90 0 1
refdes=C?
T 47500 42700 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 47500 42700 5 10 0 0 90 0 1
device=CAPACITOR
T 47300 42700 5 10 0 0 90 0 1
symversion=0.1
T 48200 42500 5 10 0 0 0 0 1
footprint=1206
T 48100 43100 5 10 1 1 0 0 1
refdes=C10
T 48100 42700 5 10 1 1 0 0 1
value=0.1uF
}
N 48000 43400 48000 43700 4
N 48000 42500 48000 42300 4
C 47900 42000 1 0 0 EMBEDDEDgnd-1.sym
[
P 48000 42100 48000 42300 1 0 1
{
T 48058 42161 5 4 0 1 0 0 1
pinnumber=1
T 48058 42161 5 4 0 0 0 0 1
pinseq=1
T 48058 42161 5 4 0 1 0 0 1
pinlabel=1
T 48058 42161 5 4 0 1 0 0 1
pintype=pwr
}
L 47900 42100 48100 42100 3 0 0 0 -1 -1
L 47955 42050 48045 42050 3 0 0 0 -1 -1
L 47980 42010 48020 42010 3 0 0 0 -1 -1
T 48200 42050 8 10 0 0 0 0 1
net=GND:1
]
N 51000 42200 51000 43100 4
N 51000 43100 50700 43100 4
C 49000 42500 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 48800 42900 48800 42700 3 0 0 0 -1 -1
L 48800 43200 48800 43000 3 0 0 0 -1 -1
L 48600 43000 49000 43000 3 0 0 0 -1 -1
L 48600 42900 49000 42900 3 0 0 0 -1 -1
P 48800 43400 48800 43200 1 0 0
{
T 48800 43200 5 8 0 1 90 8 1
pintype=pas
T 48800 43200 9 8 0 1 90 6 1
pinlabel=2
T 48850 43250 5 8 0 1 90 2 1
pinseq=2
T 48750 43250 5 8 0 1 90 0 1
pinnumber=2
}
P 48800 42500 48800 42700 1 0 0
{
T 48800 42700 5 8 0 1 90 2 1
pintype=pas
T 48800 42700 9 8 0 1 90 0 1
pinlabel=1
T 48850 42650 5 8 0 1 90 8 1
pinseq=1
T 48750 42650 5 8 0 1 90 6 1
pinnumber=1
}
T 48100 42700 5 10 0 0 90 0 1
symversion=0.1
T 47900 42700 5 10 0 0 90 0 1
numslots=0
T 47700 42700 5 10 0 0 90 0 1
description=capacitor
T 48500 42700 8 10 0 1 90 0 1
refdes=C?
T 48300 42700 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 48300 42700 5 10 0 0 90 0 1
device=CAPACITOR
T 48100 42700 5 10 0 0 90 0 1
symversion=0.1
T 49000 42500 5 10 0 0 0 0 1
footprint=1206
T 48900 43100 5 10 1 1 0 0 1
refdes=C11
T 48900 42700 5 10 1 1 0 0 1
value=0.1uF
}
N 48800 43400 48800 43700 4
N 48800 42500 48800 42300 4
C 48700 42000 1 0 0 EMBEDDEDgnd-1.sym
[
P 48800 42100 48800 42300 1 0 1
{
T 48858 42161 5 4 0 1 0 0 1
pinnumber=1
T 48858 42161 5 4 0 0 0 0 1
pinseq=1
T 48858 42161 5 4 0 1 0 0 1
pinlabel=1
T 48858 42161 5 4 0 1 0 0 1
pintype=pwr
}
L 48700 42100 48900 42100 3 0 0 0 -1 -1
L 48755 42050 48845 42050 3 0 0 0 -1 -1
L 48780 42010 48820 42010 3 0 0 0 -1 -1
T 49000 42050 8 10 0 0 0 0 1
net=GND:1
]
N 45500 43700 45500 42300 4
N 53400 44700 53400 45800 4
C 54200 45700 1 0 0 EMBEDDEDADT8-1T.sym
[
P 55500 46400 55700 46400 1 0 1
{
T 55495 46445 5 10 1 1 0 0 1
pinnumber=5
T 55445 46395 5 10 0 1 0 6 1
pinlabel=5
T 55500 46400 5 10 0 1 0 6 1
pintype=pas
T 55400 46500 5 10 0 0 0 6 1
pinseq=5
}
V 55100 47150 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 54800 47150 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 55200 46400 55500 46400 3 0 0 0 -1 -1
P 54400 45800 54200 45800 1 0 1
{
T 54455 45795 5 10 0 1 0 0 1
pinlabel=1
T 54400 45800 5 10 0 1 0 6 1
pintype=pas
T 54400 45700 5 10 0 0 0 6 1
pinseq=1
T 54405 45845 5 10 1 1 0 6 1
pinnumber=1
}
P 54400 47000 54200 47000 1 0 1
{
T 54455 46995 5 10 0 1 0 0 1
pinlabel=3
T 54400 47000 5 10 0 1 0 6 1
pintype=pas
T 54400 47100 5 10 0 0 0 6 1
pinseq=3
T 54405 46845 5 10 1 1 0 6 1
pinnumber=3
}
P 55500 45800 55700 45800 1 0 1
{
T 55445 45795 5 10 0 1 0 6 1
pinlabel=6
T 55500 45800 5 10 0 0 0 6 1
pintype=pas
T 55500 45700 5 10 0 0 0 6 1
pinseq=6
T 55495 45845 5 10 1 1 0 0 1
pinnumber=6
}
P 55500 47000 55700 47000 1 0 1
{
T 55445 46995 5 10 0 1 0 6 1
pinlabel=4
T 55500 47000 5 10 0 1 0 6 1
pintype=pas
T 55400 47100 5 10 0 0 0 6 1
pinseq=4
T 55495 46845 5 10 1 1 0 0 1
pinnumber=4
}
L 55000 47100 55000 45700 3 0 0 0 -1 -1
L 54900 47100 54900 45700 3 0 0 0 -1 -1
L 55200 45800 55500 45800 3 0 0 0 -1 -1
L 55200 47000 55500 47000 3 0 0 0 -1 -1
L 54700 45800 54400 45800 3 0 0 0 -1 -1
L 54700 47000 54400 47000 3 0 0 0 -1 -1
A 55200 45900 98 270 -180 3 0 0 0 -1 -1
A 55200 46100 98 270 -180 3 0 0 0 -1 -1
A 55200 46300 98 270 -180 3 0 0 0 -1 -1
A 55200 46500 98 270 -180 3 0 0 0 -1 -1
A 55200 46700 98 270 -180 3 0 0 0 -1 -1
A 54700 45900 98 90 -180 3 0 0 0 -1 -1
A 54700 46100 98 90 -180 3 0 0 0 -1 -1
A 55200 46900 98 270 -180 3 0 0 0 -1 -1
A 54700 46300 100 90 -180 3 0 0 0 -1 -1
A 54700 46500 98 90 -180 3 0 0 0 -1 -1
A 54700 46700 98 90 -180 3 0 0 0 -1 -1
A 54700 46900 98 90 -180 3 0 0 0 -1 -1
T 54500 47300 8 10 0 1 0 0 1
value=ADT8-1T
T 54200 47700 8 10 0 0 0 0 1
footprint=MINICIRCUITS_W38
T 54200 47500 8 10 0 0 0 0 1
device=T1-1T-W38
T 54200 47100 8 10 0 1 0 0 1
refdes=T?
]
{
T 54200 47100 5 10 1 1 0 0 1
refdes=T1
T 54200 47500 5 10 0 0 0 0 1
device=ADT8-1T
T 54200 47700 5 10 0 0 0 0 1
footprint=MINICIRCUITS_CD637
T 54600 47300 5 10 1 1 0 0 1
value=JT1975+
}
N 47900 45700 48400 45700 4
N 53100 46800 54200 46800 4
N 54200 46800 54200 45800 4
N 55700 45800 56000 45800 4
N 56000 45800 56000 46600 4
N 56000 46600 56200 46600 4
