
/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky/app/apps/blinky/blinky.elf:     file format elf32-littlearm
/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky/app/apps/blinky/blinky.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00014121

Program Header:
0x70000001 off    0x0000bee8 vaddr 0x0001bee8 paddr 0x0001bee8 align 2**2
         filesz 0x00000018 memsz 0x00000018 flags r--
    LOAD off    0x00000000 vaddr 0x00010000 paddr 0x00010000 align 2**16
         filesz 0x0000bf00 memsz 0x0000bf00 flags rwx
    LOAD off    0x00010100 vaddr 0x10000100 paddr 0x0001bf00 align 2**16
         filesz 0x00000108 memsz 0x00005d9c flags rw-
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x00000000 memsz 0x00000100 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name               Size      VMA       LMA       File off  Algn  Flags
  0 .imghdr            00000020  00014000  00014000  00004000  2**0  ALLOC
  1 .text              00007ec8  00014020  00014020  00004020  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.extab         00000000  0001bee8  0001bee8  00010208  2**0  CONTENTS
  3 .ARM.exidx         00000018  0001bee8  0001bee8  0000bee8  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .vector_relocation 00000100  10000000  10000000  00020000  2**0  ALLOC
  5 .data              00000108  10000100  0001bf00  00010100  2**2  CONTENTS, ALLOC, LOAD, DATA
  6 .bss               00005c94  10000208  0001c008  00010208  2**3  ALLOC
  7 .stack_dummy       000001b0  10005ea0  10005ea0  00010208  2**3  CONTENTS, READONLY
  8 .ARM.attributes    0000002a  00000000  00000000  000103b8  2**0  CONTENTS, READONLY
  9 .comment           00000079  00000000  00000000  000103e2  2**0  CONTENTS, READONLY
 10 .svc_table         00000004  00000000  00000000  0001045b  2**0  CONTENTS, READONLY
 11 .debug_line        00029669  00000000  00000000  0001045f  2**0  CONTENTS, READONLY, DEBUGGING
 12 .debug_info        0007d67d  00000000  00000000  00039ac8  2**0  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev      0000cf2b  00000000  00000000  000b7145  2**0  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges     00001e08  00000000  00000000  000c4070  2**3  CONTENTS, READONLY, DEBUGGING
 15 .debug_str         000137f8  00000000  00000000  000c5e78  2**0  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges      00002198  00000000  00000000  000d9670  2**0  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame       00005468  00000000  00000000  000db808  2**2  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc         00021f82  00000000  00000000  000e0c70  2**0  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
00014000 l    d  .imghdr	00000000 .imghdr
00014020 l    d  .text	00000000 .text
0001bee8 l    d  .ARM.extab	00000000 .ARM.extab
0001bee8 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .vector_relocation	00000000 .vector_relocation
10000100 l    d  .data	00000000 .data
10000208 l    d  .bss	00000000 .bss
10005ea0 l    d  .stack_dummy	00000000 .stack_dummy
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .svc_table	00000000 .svc_table
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 gcc_startup_apollo3.o
000001b0 l       *ABS*	00000000 Stack_Size
00000000 l       *ABS*	00000000 Heap_Size
000140e0 l       .text	00000000 __ble_patch
00014128 l       .text	00000000 .bss_zero_loop
00000000 l    df *ABS*	00000000 HAL_CM4.o
000141d0 l       .text	00000000 SVC_User
000141ee l       .text	00000000 SVC_Done
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 system_apollo3.c
00000000 l    df *ABS*	00000000 cmsis_nvic.c
00000000 l    df *ABS*	00000000 sbrk.c
10000208 l     O .bss	00000004 brk
1000020c l     O .bss	00000004 sbrk_base
10000210 l     O .bss	00000004 sbrk_limit
00000000 l    df *ABS*	00000000 hal_system.c
00000000 l    df *ABS*	00000000 start.c
00000000 l    df *ABS*	00000000 main.c
10000214 l     O .bss	00000004 g_task1_loops
00000000 l    df *ABS*	00000000 my_blinky-sysinit-app.c
00000000 l    df *ABS*	00000000 bus.c
10000218 l     O .bss	00000004 g_bus_node_lock_timeout
00000000 l    df *ABS*	00000000 am_hal_gpio.c
00014774 l     F .text	0000000e pincfg_equ
0001b72c l     O .text	00000032 g_ui8Bit76Capabilities
0001b760 l     O .text	00000032 g_ui8Inpen
0001b794 l     O .text	000000c8 g_ui8NCEtable
0001b85c l     O .text	00000032 g_ui8nCEpins
00000000 l    df *ABS*	00000000 am_hal_interrupt.c
00000000 l    df *ABS*	00000000 os_fault.c
00000000 l    df *ABS*	00000000 os.c
00014b60 l     F .text	0000001e os_main
10000378 l     O .bss	00001000 g_os_main_stack
10000270 l     O .bss	00000100 g_idle_task_stack
00000000 l    df *ABS*	00000000 os_callout.c
00000000 l    df *ABS*	00000000 os_dev.c
00014df4 l     F .text	00000060 os_dev_add
00014e54 l     F .text	00000022 os_dev_initialize
00014e76 l     F .text	00000024 os_dev_init
100013d4 l     O .bss	00000008 g_os_dev_list
00000000 l    df *ABS*	00000000 os_eventq.c
100013dc l     O .bss	00000010 os_eventq_main
00000000 l    df *ABS*	00000000 os_mempool.c
00015020 l     F .text	00000078 os_mempool_init_internal
00000000 l    df *ABS*	00000000 os_msys.c
0001513c l     F .text	00000058 os_msys_init_once
100013f4 l     O .bss	00000db0 os_msys_1_data
100021a4 l     O .bss	0000000c os_msys_1_mbuf_pool
100021b0 l     O .bss	0000001c os_msys_1_mempool
10000104 l     O .data	00000008 g_msys_pool_list
00000000 l    df *ABS*	00000000 os_mutex.c
00000000 l    df *ABS*	00000000 os_sanity.c
0001538c l     F .text	00000020 os_sanity_check_list_lock
000153ac l     F .text	0000001c os_sanity_check_list_unlock
00000000 l    df *ABS*	00000000 os_sched.c
00000000 l    df *ABS*	00000000 os_task.c
00015720 l     F .text	00000018 _clear_stack
00000000 l    df *ABS*	00000000 os_time.c
00015828 l     F .text	00000044 os_deltatime
0001586c l     F .text	00000064 os_time_tick
100021f0 l     O .bss	00000030 basetod
00000000 l    df *ABS*	00000000 os_arch_arm.c
0001594e l     F .text	00000002 os_arch_task_return_handler
00000000 l    df *ABS*	00000000 os_mbuf.c
00000000 l    df *ABS*	00000000 memcmp.c
00015b2e l       .text	00000000 test1
00015b22 l       .text	00000000 loop1
00015b34 l       .text	00000000 res1
00015b50 l       .text	00000000 test2
00015b58 l       .text	00000000 done
00015b44 l       .text	00000000 loop2
00000000 l    df *ABS*	00000000 memcpy.c
00015b64 l       .text	00000000 test1
00015b60 l       .text	00000000 loop1
00015b72 l       .text	00000000 test2
00015b6e l       .text	00000000 loop2
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 console.c
00015bd8 l     F .text	0000004c add_ascii_num_with_char
00015c24 l     F .text	0000003c console_handle_line
00015c60 l     F .text	0000003c console_filter_out
00015c9c l     F .text	0000001e console_filter_write
00015cbc l     F .text	00000044 console_append_char
00015d00 l     F .text	0000001e console_write_nolock
00015d20 l     F .text	00000050 handle_end
00015d70 l     F .text	00000050 handle_home
00015dc0 l     F .text	00000068 del_char
00015e28 l     F .text	00000020 handle_delete
00015e48 l     F .text	00000190 handle_ansi
00015fd8 l     F .text	00000058 handle_backspace
00016030 l     F .text	0000005c console_clear_line
0001608c l     F .text	000000a8 insert_char
00016140 l     F .text	0000000a console_nlip_enable_echo
0001614a l     F .text	0000000a console_nlip_disable_echo
00016154 l     F .text	00000104 handle_nlip
10002228 l     O .bss	00000004 ansi_val
1000222c l     O .bss	00000004 ansi_val_2
10002230 l     O .bss	00000010 avail_queue
10002240 l     O .bss	00000004 completion
10002244 l     O .bss	00000004 console_compat_rx_cb
1000224c l     O .bss	0000000c console_write_lock
10002258 l     O .bss	00000002 cur
1000225c l     O .bss	00000004 current_line_ev
10002260 l     O .bss	00000004 esc_state
10002268 l     O .bss	00000004 lines_queue
1000226c l     O .bss	00000004 nlip_state
10002270 l     O .bss	00000001 prev_endl.19707
10002271 l     O .bss	00000001 rx_stalled
10002272 l     O .bss	00000002 trailing_chars
1000011c l     O .data	00000004 echo
00000000 l    df *ABS*	00000000 console_fmt.c
00000000 l    df *ABS*	00000000 ticks.c
10000120 l     O .data	00000001 do_ticks
00000000 l    df *ABS*	00000000 uart_console.c
0001659c l     F .text	00000008 uart_blocking_tx
000165a4 l     F .text	00000014 uart_console_ring_add_char
000165b8 l     F .text	00000014 uart_console_ring_pull_char
000165cc l     F .text	00000016 uart_console_ring_is_full
000165e2 l     F .text	0000000e uart_console_ring_is_empty
000165f0 l     F .text	00000030 uart_console_tx_flush
00016620 l     F .text	0000001c uart_console_tx_char
0001663c l     F .text	00000058 uart_console_queue_char
00016694 l     F .text	00000044 uart_console_rx_char
000166d8 l     F .text	00000074 uart_console_rx_char_event
10002274 l     O .bss	00000008 cr_rx
1000227c l     O .bss	00000020 cr_rx_buf
1000229c l     O .bss	00000008 cr_tx
100022a4 l     O .bss	00000020 cr_tx_buf
100022d4 l     O .bss	00000001 uart_console_rx_stalled
100022d8 l     O .bss	00000004 uart_dev
100022dc l     O .bss	00000004 write_char_cb
10000124 l     O .data	00000004 b.19555
00000000 l    df *ABS*	00000000 flash_map.c
00016860 l     F .text	00000038 flash_area_find_idx
00016898 l     F .text	00000058 flash_map_area_overlaps
000168f0 l     F .text	00000080 flash_map_add_new_dflt_areas
00000000 l    df *ABS*	00000000 log.c
000169d8 l     F .text	0000001c log_registered
00016a58 l     F .text	0000003c log_read_last_hdr
00016b88 l     F .text	00000040 log_read_hdr_walk
100022f0 l     O .bss	00000001 log_written
10000128 l     O .data	00000008 g_log_list
00000000 l    df *ABS*	00000000 log_console.c
00016bc8 l     F .text	00000004 log_console_read
00016bcc l     F .text	00000004 log_console_walk
00016bd0 l     F .text	00000004 log_console_flush
00016bd4 l     F .text	00000048 log_console_print_hdr
00016c1c l     F .text	00000048 log_console_dump_cbor_entry
00016c64 l     F .text	00000040 log_console_append_body
00016ca4 l     F .text	0000001c log_console_append
100022f4 l     O .bss	0000001c log_console
00000000 l    df *ABS*	00000000 modlog.c
00016d28 l     F .text	00000028 modlog_find_by_module
00016d50 l     F .text	0000003c modlog_insert
00016d8c l     F .text	0000001c modlog_alloc
00016da8 l     F .text	00000058 modlog_infer_handle
00016e00 l     F .text	00000046 modlog_register_no_lock
10002310 l     O .bss	00000004 modlog_first_dflt
10002314 l     O .bss	000000c0 modlog_mapping_buf
100023f0 l     O .bss	00000004 modlog_mappings
100023f4 l     O .bss	00000024 modlog_rwl
00000000 l    df *ABS*	00000000 sysinit.c
00016f44 l     F .text	00000006 sysinit_dflt_panic_cb
00000000 l    df *ABS*	00000000 mem.c
00000000 l    df *ABS*	00000000 rwlock.c
00016f94 l     F .text	0000000c rwlock_complete_handoff
00016fa0 l     F .text	00000016 rwlock_write_must_block
00016fb6 l     F .text	0000003a rwlock_unblock
00000000 l    df *ABS*	00000000 cbor_buf_reader.c
00017092 l     F .text	00000006 cbuf_buf_reader_get8
00017098 l     F .text	00000014 cbor_buf_reader_cpy
000170ac l     F .text	0000001a cbor_buf_reader_cmp
000170c6 l     F .text	0000001c cbuf_buf_reader_get64
000170e2 l     F .text	00000008 cbuf_buf_reader_get32
000170ea l     F .text	0000000a cbuf_buf_reader_get16
00000000 l    df *ABS*	00000000 cborparser.c
0001712c l     F .text	00000024 is_fixed_type
00017150 l     F .text	00000004 iterate_noop
00017154 l     F .text	0000013c preparse_value
00017290 l     F .text	0000004a preparse_next_value
000172da l     F .text	000000ba extract_length
00017394 l     F .text	00000172 iterate_string_chunks
00017506 l     F .text	000000f6 advance_internal
00000000 l    df *ABS*	00000000 cborpretty.c
000178cc l     F .text	00000028 hexDump
000178f4 l     F .text	0000022c utf8EscapedDump
00017b20 l     F .text	000003dc value_to_pretty
00017efc l     F .text	00000064 container_to_pretty
00000000 l    df *ABS*	00000000 cborparser_dup_string.c
00000000 l    df *ABS*	00000000 hal_bsp.c
1000261c l     O .bss	00000048 os_bsp_adc0
10002664 l     O .bss	0000003c os_bsp_uart0
10000134 l     O .data	00000028 os_bsp_adc0_default_config
0001bbac l     O .text	00000002 hal_bsp_i2c0m_cfg
0001bbb0 l     O .text	00000004 hal_bsp_spi1m_cfg
0001bbb4 l     O .text	00000004 os_bsp_uart0_cfg
00000000 l    df *ABS*	00000000 adc_apollo3.c
00018134 l     F .text	00000008 apollo3_adc_size_buffer
00018180 l     F .text	00000038 apollo3_adc_read_buffer
000181b8 l     F .text	0000007c apollo3_adc_release_buffer
00018234 l     F .text	00000084 apollo3_adc_set_buffer
000182b8 l     F .text	00000018 apollo3_adc_sample
000182d0 l     F .text	000000e4 apollo3_adc_read_channel
000183b4 l     F .text	00000070 apollo3_adc_configure_channel
00018424 l     F .text	00000058 apollo3_adc_close
0001847c l     F .text	000000d4 init_adc_timer
00018550 l     F .text	000000e0 apollo3_adc_open
100026a0 l     O .bss	00000030 g_apollo3_adc_chans
0001bbb8 l     O .text	0000001c apollo3_adc_funcs
00000000 l    df *ABS*	00000000 uart_hal.c
00018678 l     F .text	00000022 uart_hal_blocking_tx
0001869a l     F .text	00000022 uart_hal_start_rx
000186bc l     F .text	00000022 uart_hal_start_tx
000186de l     F .text	0000002c uart_hal_resume
0001870a l     F .text	0000002c uart_hal_suspend
00018736 l     F .text	00000012 uart_hal_close
00018748 l     F .text	00000086 uart_hal_open
00000000 l    df *ABS*	00000000 hal_flash.c
00000000 l    df *ABS*	00000000 am_hal_adc.c
1000271c l     O .bss	00000010 priv_temp_trims
00000000 l    df *ABS*	00000000 am_hal_ctimer.c
00018d64 l     F .text	00000028 ctimer_clr
1000017c l     O .data	00000010 g_ui8ClkSrc
0001bbd4 l     O .text	00000020 g_ui32TMRAddrTbl
0001bbf4 l     O .text	00000020 g_ui8TmrClkSrcMask
00000000 l    df *ABS*	00000000 am_hal_flash.c
00000000 l    df *ABS*	00000000 am_hal_global.c
00000000 l    df *ABS*	00000000 am_hal_pwrctrl.c
00019174 l     F .text	0000007c pwrctrl_periph_disable_msk_check
00000000 l    df *ABS*	00000000 hal_flash.c
000192f4 l     F .text	0000000e apollo3_flash_sector_info
00019302 l     F .text	00000004 apollo3_flash_init
00019308 l     F .text	00000018 apollo3_flash_erase_sector
00019320 l     F .text	0000004c apollo3_flash_write_odd
0001936c l     F .text	000000ac apollo3_flash_write
00019418 l     F .text	0000000e apollo3_flash_read
0001bce0 l     O .text	0000001c apollo3_flash_funcs
00000000 l    df *ABS*	00000000 hal_i2c.c
00019426 l     F .text	00000022 hal_i2c_pin_config
1000018c l     O .data	00000014 g_sIOMI2cDefaultConfig
00000000 l    df *ABS*	00000000 hal_os_tick.c
000194d0 l     F .text	00000044 apollo2_os_tick_set_timer
00019514 l     F .text	00000048 apollo2_os_tick_handler
10002744 l     O .bss	00000004 apollo2_os_tick_dur
10002748 l     O .bss	00000004 apollo2_os_tick_prev
00000000 l    df *ABS*	00000000 hal_spi.c
000195f8 l     F .text	00000010 apollo3_spi_resolve
00019608 l     F .text	00000032 hal_spi_pin_config_master
0001963a l     F .text	00000012 hal_spi_pin_config
0001964c l     F .text	00000024 get_uNCE
00019670 l     F .text	00000006 hal_spi_init_slave
00019690 l     F .text	00000118 hal_spi_init_master
1000274c l     O .bss	00000010 apollo3_spi1
100001a0 l     O .data	00000014 g_sIOMSpiConfig
00000000 l    df *ABS*	00000000 hal_timer.c
000197cc l     F .text	0000001c apollo3_timer_resolve
000197e8 l     F .text	00000040 apollo3_timer_tbl_find
00019828 l     F .text	0000007c apollo3_timer_sdk_cfg
000198a4 l     F .text	00000020 apollo3_timer_isr_cfg
000198c4 l     F .text	0000000e apollo3_timer_cur_ticks
000198d2 l     F .text	00000060 apollo3_timer_set_ocmp
00019932 l     F .text	00000042 apollo3_timer_set_ocmp_at
00019974 l     F .text	0000002c apollo3_timer_clear_ocmp
000199a0 l     F .text	00000058 apollo3_timer_chk_queue
000199f8 l     F .text	00000034 apollo3_timer_isr
1000275c l     O .bss	00000004 nvic_configured.21947
100001b4 l     O .data	00000014 apollo3_timer_0
100001c8 l     O .data	00000014 apollo3_timer_adc
0001bcfc l     O .text	00000030 apollo3_timer_tbl_hfrc
0001bd2c l     O .text	00000028 apollo3_timer_tbl_lfrc
0001bd54 l     O .text	00000028 apollo3_timer_tbl_xt
00000000 l    df *ABS*	00000000 hal_uart.c
00019af8 l     F .text	000000cc apollo3_uart_irqh_x
00019bc4 l     F .text	0000000a apollo3_uart_irqh_0
00019bce l     F .text	0000000a apollo3_uart_irqh_1
00019bd8 l     F .text	00000030 apollo3_uart_irq_info
00019c08 l     F .text	0000003c apollo3_uart_set_nvic
10002864 l     O .bss	00000030 uarts
00000000 l    df *ABS*	00000000 hal_watchdog.c
00000000 l    df *ABS*	00000000 am_hal_iom.c
0001a074 l     F .text	00000024 enable_submodule
0001a098 l     F .text	0000002c compute_freq
0001a0c4 l     F .text	00000014 onebit
0001a0d8 l     F .text	00000144 iom_get_interface_clock_cfg
00000000 l    df *ABS*	00000000 am_hal_stimer.c
00000000 l    df *ABS*	00000000 am_hal_uart.c
0001a7fc l     F .text	000000b0 config_baudrate
0001a964 l     F .text	00000084 buffer_configure
10005c6c l     O .bss	000000d0 g_am_hal_uart_states
00000000 l    df *ABS*	00000000 am_hal_cmdq.c
10005d3c l     O .bss	00000160 gAmHalCmdq
0001bda4 l     O .text	00000140 gAmHalCmdQReg
00000000 l    df *ABS*	00000000 am_hal_queue.c
00000000 l    df *ABS*	00000000 os_cputime.c
00000000 l    df *ABS*	00000000 os_sem.c
00000000 l    df *ABS*	00000000 malloc.c
0001aec0 l     F .text	00000004 malloc_lock_nop
0001aec4 l     F .text	00000002 malloc_unlock_nop
0001aec6 l     F .text	00000048 __malloc_from_block
0001af10 l     F .text	00000064 __free_block
100001dc l     O .data	00000018 __malloc_head
100001f4 l     O .data	00000004 malloc_lock
100001f8 l     O .data	00000004 malloc_unlock
00000000 l    df *ABS*	00000000 mynewt.c
0001b05c l     F .text	00000004 stdin_read
0001b060 l     F .text	00000010 stdout_write
100001fc l     O .data	00000004 _stdin
10000200 l     O .data	00000008 _stdin_methods
00000000 l    df *ABS*	00000000 tinyprintf.c
0001b070 l     F .text	000000fc ui2a
0001b16c l     F .text	00000028 i2a
0001b194 l     F .text	00000030 a2d
0001b1c4 l     F .text	00000036 a2i
0001b1fa l     F .text	00000024 putf
0001b220 l     F .text	00000124 putchw
0001b344 l     F .text	00000064 intarg
00000000 l    df *ABS*	00000000 vprintf.c
00000000 l    df *ABS*	00000000 my_blinky-sysflash.c
00000000 l    df *ABS*	00000000 SVC_Table.S
00000000 l       .svc_table	00000000 SVC_End
00000000 l    df *ABS*	00000000 
10000208 l       .data	00000000 __init_array_end
10000208 l       .data	00000000 __preinit_array_end
10000208 l       .data	00000000 __init_array_start
10000208 l       .data	00000000 __preinit_array_start
000175fc g     F .text	00000090 _cbor_value_decode_int64_internal
00018b50 g     F .text	00000030 am_hal_adc_interrupt_disable
00014190  w    F .text	00000002 GPIO_IRQHandler
000167c0 g     F .text	000000a0 uart_console_init
00015a78 g     F .text	00000030 os_arch_start
10005ea0 g       .bss	00000000 __HeapBase
100021e4 g     O .bss	00000008 g_os_task_list
00014adc g     F .text	00000084 os_idle_task
0001a7f0 g     F .text	0000000c am_hal_stimer_int_clear
00000000 g       .svc_table	00000000 SVC_Count
00014190  w    F .text	00000002 IOMASTER5_IRQHandler
0001418a  w    F .text	00000002 DebugMon_Handler
100013ec g     O .bss	00000008 g_os_mempool_list
100026d8 g     O .bss	00000004 g_ADCSlotsConfigured
0001af74 g     F .text	00000050 add_malloc_block
00014f8e g     F .text	00000070 os_eventq_put
0001908c g     F .text	00000034 am_hal_ctimer_int_status_get
10000100 g       .data	00000000 __data_start__
0001ac08 g     F .text	00000024 am_hal_uart_control
00014190  w    F .text	00000002 IOSLAVE_IOS_IRQHandler
0001b6cc g     F .text	00000024 printf
0001bee4 g     O .text	00000004 stdout
0001a8ac g     F .text	00000058 am_hal_uart_initialize
000159e8 g     F .text	0000008c os_arch_os_init
0001417e  w    F .text	00000002 HardFault_Handler
00018a74 g     F .text	00000040 am_hal_adc_enable
00019a2c g     F .text	00000050 hal_timer_init
00015aa8 g     F .text	00000060 os_arch_os_start
10002264 g     O .bss	00000001 g_console_ignore_non_nlip
10002266 g     O .bss	00000001 g_console_silence_non_nlip
00014190  w    F .text	00000002 STIMER_CMPR4_IRQHandler
000176ae g     F .text	00000048 cbor_value_advance_fixed
00014190  w    F .text	00000002 STIMER_CMPR6_IRQHandler
00016b68 g     F .text	00000014 log_read
0001945c g     F .text	00000074 hal_i2c_init
0001421e g     F .text	0000000c SysTick_Handler
00018a00 g     F .text	00000074 am_hal_adc_configure_dma
000191f0 g     F .text	00000090 am_hal_pwrctrl_periph_enable
1000241c g     O .bss	00000200 g_ui32ADCSampleBuffer
000149f0 g     F .text	00000008 am_hal_interrupt_master_disable
100022e0 g     O .bss	00000004 flash_map
000141f4 g     F .text	0000002a PendSV_Handler
0001417c  w    F .text	00000002 NMI_Handler
00014190  w    F .text	00000002 IOMASTER1_IRQHandler
0001bf00 g       .ARM.exidx	00000000 __exidx_end
00014020 g       .text	00000000 __isr_vector_start
000169f4 g     F .text	00000048 log_init
0001595c g     F .text	00000014 os_arch_ctx_sw
000187d0 g     F .text	00000068 uart_hal_init
0001463c g     F .text	0000002c hal_system_reset
00014190  w    F .text	00000002 STIMER_IRQHandler
00014b8c g     F .text	00000088 os_init_idle_task
000170f4 g     F .text	00000038 cbor_buf_reader_init
00014190  w    F .text	00000002 UART1_IRQHandler
10000100 g       .data	00000000 __aeabi_unwind_cpp_pr0
0001551c g     F .text	0000000c os_sched_set_current_task
0001bf00 g       .ARM.exidx	00000000 __etext
0001a5c8 g     F .text	00000148 am_hal_iom_configure
0001a384 g     F .text	00000244 am_hal_iom_power_ctrl
00016538 g     F .text	0000003c console_vprintf
0001a744 g     F .text	00000020 am_hal_stimer_counter_clear
00014190  w    F .text	00000002 STIMER_CMPR1_IRQHandler
00018ae8 g     F .text	00000038 am_hal_adc_deinitialize
100022c4 g     O .bss	00000010 rx_ev
000151ec g     F .text	000000c0 os_mutex_release
000153d8 g     F .text	00000020 os_sanity_check_register
00015928 g     F .text	00000026 os_time_delay
00014190  w    F .text	00000002 IOMASTER2_IRQHandler
0001a2e0 g     F .text	000000a4 am_hal_iom_enable
00014190  w    F .text	00000002 PDM_IRQHandler
00016590 g     F .text	0000000c console_get_ticks
0001768c g     F .text	00000022 cbor_parser_init
000150e0 g     F .text	00000010 os_mempool_module_init
00015982 g     F .text	0000000a os_arch_in_critical
0001aaf4 g     F .text	0000002c am_hal_uart_interrupt_clear
00014190  w    F .text	00000002 UART0_IRQHandler
00015950 g     F .text	0000000a timer_handler
0001acf8 g     F .text	00000040 am_hal_cmdq_enable
100026d0 g     O .bss	00000004 g_apollo3_adc_handle
00014f00 g     F .text	00000020 os_dev_lookup
00015528 g     F .text	00000090 os_sched_sleep
00015b5e g     F .text	0000001a memcpy
0001a06c g     F .text	00000004 hal_watchdog_init
0001ad8c g     F .text	0000000c os_cputime_init
0001bcc8 g     O .text	00000018 apollo3_flash_dev
0001425c g     F .text	00000000 .hidden __aeabi_uldivmod
00014190  w    F .text	00000002 WATCHDOG_IRQHandler
00000020 g       *ABS*	00000000 _imghdr_size
000154e0 g     F .text	00000030 os_sched_ctx_sw_hook
10002248 g     O .bss	00000004 console_is_midline
10000100 g     O .data	00000004 SystemCoreClock
00014628 g     F .text	00000002 hal_system_init
0001598c g     F .text	00000044 os_arch_task_stack_init
0001afc4 g     F .text	0000006c malloc
00014a00 g     F .text	00000044 __assert_func
00019158 g     F .text	0000001c am_hal_triple_read
0001567c g     F .text	00000048 os_sched_wakeup_ticks
000164d8 g     F .text	00000060 console_pkg_init
00014184  w    F .text	00000002 UsageFault_Handler
00018f44 g     F .text	00000094 am_hal_ctimer_period_set
100013cc g     O .bss	00000008 g_callout_list
00018ffc g     F .text	00000028 am_hal_ctimer_int_enable
000190cc g     F .text	00000058 am_hal_flash_program_main
0001b3a8 g     F .text	00000300 tfp_format
1005fe48 g       *ABS*	00000000 __HeapLimit
0001ad38 g     F .text	00000040 am_hal_cmdq_disable
10000208 g       .bss	00000000 __bss_start__
0001462c g     F .text	00000010 hal_debugger_connected
0001428c g     F .text	000002be .hidden __udivmoddi4
00017894 g     F .text	00000038 _cbor_value_copy_string
100021dc g     O .bss	00000004 g_current_task
000153f8 g     F .text	00000084 os_sanity_run
00015970 g     F .text	0000000c os_arch_save_sr
00019fe8 g     F .text	00000084 hal_uart_close
00015098 g     F .text	00000014 os_mempool_init
100021ec g     O .bss	00000001 g_task_id
0001ab20 g     F .text	000000e8 am_hal_uart_power_control
00019d90 g     F .text	0000002c hal_uart_blocking_tx
0001bee8 g       .text	00000000 __exidx_start
0001547c g     F .text	00000010 os_sanity_init
00014194 g     F .text	00000014 os_set_env
00017fe8 g     F .text	00000010 hal_bsp_flash_dev
00018e0c g     F .text	00000054 am_hal_ctimer_start
0001466c g     F .text	0000004c __libc_init_array
100021d0 g     O .bss	0000000c g_os_sanity_check_mu
00014190  w    F .text	00000002 CLKGEN_IRQHandler
00018c74 g     F .text	00000028 am_hal_adc_sw_trigger
000145f0 g     F .text	00000038 _sbrk
0001955c g     F .text	00000038 os_tick_idle
00016574 g     F .text	0000001c console_printf
00016340 g     F .text	00000008 console_blocking_mode
000176f6 g     F .text	0000014e cbor_value_enter_container
000190c0 g     F .text	0000000c am_hal_flash_page_erase
00014668  w    F .text	00000002 _init
0001904c g     F .text	00000020 am_hal_ctimer_int_clear
00019594 g     F .text	00000064 os_tick_init
00014190  w    F .text	00000002 RTC_IRQHandler
00016cc0 g     F .text	00000008 log_console_get
00014c14 g     F .text	000000d8 os_init
00014120 g     F .text	0000005c Reset_Handler
00018b20 g     F .text	00000030 am_hal_adc_interrupt_enable
0001813c g     F .text	00000044 apollo3_irq_handler
00016134 g     F .text	0000000c console_echo
10002418 g     O .bss	00000001 sysinit_active
10002265 g     O .bss	00000001 g_console_silence
0001b728 g     O .text	00000004 g_AM_HAL_GPIO_DISABLE
00015b0c g     F .text	0000000a os_mbuf_pool_init
0001422a g     F .text	0000001e os_default_irq_asm
000156c4 g     F .text	0000000c os_sched_next_task
00018fd8 g     F .text	00000024 am_hal_ctimer_adc_trigger_enable
00019448 g     F .text	00000014 hal_i2c_enable
0001548c g     F .text	00000054 os_sched_insert
0001a252 g     F .text	00000026 am_hal_iom_CQEnable
00014f64 g     F .text	00000010 os_dev_reset
0001b6b0 g     F .text	0000001c fprintf
000151d8 g     F .text	00000014 os_mutex_init
000145d4 g     F .text	0000001c _sbrkInit
00014ffe g     F .text	0000001a os_eventq_get_no_wait
00016970 g     F .text	00000068 flash_map_init
0001b6f0 g     F .text	00000014 vprintf
00014b80 g     F .text	0000000c os_started
10000000 g       .bss	00000000 _ram_start
00015640 g     F .text	0000003c os_sched_os_timer_exp
10000000 g       .vector_relocation	00000000 __vector_tbl_reloc__
0001ba64 g     O .text	0000002c log_console_handler
00017044 g     F .text	0000001e rwlock_release_write
0001a904 g     F .text	00000030 am_hal_uart_interrupt_enable
00014190  w    F .text	00000002 IOMASTER0_IRQHandler
10000208 g       .data	00000000 __data_end__
00016a94 g     F .text	000000d4 log_register
0001a9e8 g     F .text	0000010c am_hal_uart_configure
00018bc0 g     F .text	00000028 am_hal_adc_interrupt_clear
10002220 g     O .bss	00000004 g_os_time
000149f8 g     F .text	00000006 am_hal_interrupt_master_set
00014186  w    F .text	00000002 SecureFault_Handler
000197a8 g     F .text	00000022 hal_spi_init
00019c44 g     F .text	00000040 hal_uart_init_cbs
0001a072 g     F .text	00000002 hal_watchdog_tickle
10005e9c g       .bss	00000000 __bss_end__
00016a3c g     F .text	00000010 log_hdr_len
00015194 g     F .text	00000010 os_msys_reset
00014190 g     F .text	00000002 Default_Handler
000146b8 g     F .text	00000018 _start
100026dc g     O .bss	00000040 g_ADCState
00016b7c g     F .text	0000000c log_fill_current_img_hash
0001a278 g     F .text	0000000c am_hal_iom_CQDisable
000141a8 g     F .text	00000006 os_arch_init_task_stack
000149e8 g     F .text	00000008 am_hal_interrupt_master_enable
00016258 g     F .text	00000034 console_lock
00014190  w    F .text	00000002 ADC_IRQHandler
1000021c g     O .bss	00000050 g_idle_task
0001906c g     F .text	00000020 am_hal_ctimer_int_set
10000130 g     O .data	00000004 sysinit_panic_cb
00014190  w    F .text	00000002 IOMASTER4_IRQHandler
10002760 g     O .bss	00000002 g_pui8RxBuffer
100021cc g     O .bss	00000004 g_os_sanity_check_list
100026d4 g     O .bss	00000001 g_bADCDMAComplete
00019c84 g     F .text	000000a4 hal_uart_start_tx
00014190  w    F .text	00000002 CTIMER_IRQHandler
000150ac g     F .text	00000032 os_memblock_get
000155b8 g     F .text	00000088 os_sched_wakeup
0001ad98 g     F .text	00000010 os_sem_init
00016f64 g     F .text	00000030 mem_init_mbuf_pool
00018998 g     F .text	00000068 am_hal_adc_configure_slot
00014a44 g     F .text	00000098 os_default_irq
00018e8c g     F .text	00000028 am_hal_ctimer_clear
00014190  w    F .text	00000002 IOSLAVE_ACC_IRQHandler
100021e0 g     O .bss	00000004 g_os_last_ctx_sw_time
0001ada8 g     F .text	00000064 os_sem_release
00014190  w    F .text	00000002 SOFTWARE0_IRQHandler
00015b16 g     F .text	00000048 memcmp
000159d0 g     F .text	00000018 os_arch_init
00014190  w    F .text	00000002 STIMER_CMPR3_IRQHandler
00018b80 g     F .text	00000040 am_hal_adc_interrupt_status
00014768 g     F .text	0000000c bus_pkg_init
0001454c  w    F .text	00000002 .hidden __aeabi_ldiv0
00016f4c g     F .text	0000000c sysinit_start
00019a7c g     F .text	0000007a hal_timer_config
00014f20 g     F .text	00000044 os_dev_open
000164d0 g     F .text	00000008 console_is_init
0001ae0c g     F .text	000000b4 os_sem_pend
0001a070 g     F .text	00000002 hal_watchdog_enable
00017062 g     F .text	00000030 rwlock_init
000150f0 g     F .text	0000004c os_msys_register
10000370 g     O .bss	00000004 g_os_idle_ctr
00015b78 g     F .text	00000038 memset
00014020 g       .text	00000100 __isr_vector
000146d0 g     F .text	0000007c main
00014190  w    F .text	00000002 STIMER_CMPR2_IRQHandler
00016778 g     F .text	00000038 console_out_nolock
00016e48 g     F .text	00000034 modlog_register
00016f58 g     F .text	0000000c sysinit_end
00016e7c g     F .text	000000c8 modlog_init
000141ae g     F .text	00000046 SVC_Handler
00014f84 g     F .text	0000000a os_eventq_inited
0001628c g     F .text	0000003c console_unlock
00015018 g     F .text	00000008 os_eventq_dflt_get
1000272c g     O .bss	00000018 g_i2c_handles
00016a4c g     F .text	0000000a log_walk
00014db8 g     F .text	0000003c os_callout_wakeup_ticks
100022e4 g     O .bss	00000004 flash_map_entries
00014190  w    F .text	00000002 SCARD_IRQHandler
00018928 g     F .text	00000070 am_hal_adc_configure
00014020 g       .imghdr	00000000 __text
00018ab4 g     F .text	00000034 am_hal_adc_disable
00015bb0 g     F .text	00000018 strcmp
0001674c g     F .text	0000002c uart_console_blocking_mode
00015510 g     F .text	0000000c os_sched_get_current_task
000162c8 g     F .text	00000078 console_write
1000015c g     O .data	00000020 g_apollo3_timer_int_lut
00014570 g     F .text	00000030 SystemInit
0001ac2c g     F .text	000000cc am_hal_cmdq_init
0001a724 g     F .text	00000020 am_hal_stimer_counter_get
0001a710 g     F .text	00000014 am_hal_stimer_config
0001a934 g     F .text	00000030 am_hal_uart_interrupt_disable
000156d0 g     F .text	00000022 os_sched
00018c9c g     F .text	000000c8 am_hal_adc_power_control
00019d28 g     F .text	00000068 hal_uart_start_rx
000152ac g     F .text	000000e0 os_mutex_pend
00000000 g       .svc_table	00000000 SVC_Table
0001bf00 g       *ABS*	00000000 _init_data
1005fff8 g       .bss	00000000 __StackTop
00018630 g     F .text	00000048 apollo3_adc_dev_init
00019280 g     F .text	00000074 am_hal_pwrctrl_periph_disable
00018d8c g     F .text	00000080 am_hal_ctimer_config_single
00014190  w    F .text	00000002 VCOMP_IRQHandler
0001a764 g     F .text	00000078 am_hal_stimer_compare_delta_set
00018eb4 g     F .text	00000090 am_hal_ctimer_read
00014d5c g     F .text	0000005c os_callout_tick
0001baa4 g     O .text	00000048 sysflash_map_dflt
000167b0 g     F .text	00000010 uart_console_is_init
00014120 g       .text	00000000 __isr_vector_end
00014cec g     F .text	00000022 os_start
00019676 g     F .text	00000018 hal_spi_enable
00015738 g     F .text	0000000a os_task_stacktop_get
00014190  w    F .text	00000002 MSPI_IRQHandler
00019eb4 g     F .text	00000134 hal_uart_config
0001a7dc g     F .text	00000014 am_hal_stimer_int_enable
00019024 g     F .text	00000028 am_hal_ctimer_int_disable
0001a284 g     F .text	0000005c am_hal_iom_initialize
00016348 g     F .text	00000188 console_handle_char
00018e60 g     F .text	0000002c am_hal_ctimer_stop
00017f68 g     F .text	0000007e _cbor_value_dup_string
1000010c g     O .data	00000008 g_os_run_list
0001a21c g     F .text	00000036 am_hal_iom_CQInit
000145a0 g     F .text	00000034 NVIC_Relocate
0001bc14 g     O .text	000000b4 am_hal_pwrctrl_peripheral_control
00014190  w    F .text	00000002 IOMASTER3_IRQHandler
0001474c g     F .text	0000001c sysinit_app
10002224 g     O .bss	00000004 os_flags
0001597c g     F .text	00000006 os_arch_restore_sr
00014190  w    F .text	00000002 BLE_IRQHandler
0001bd7c g     O .text	00000028 g_sUartConfig
1005fe48 g       *ABS*	000001b0 __StackLimit
100013c8 g     O .bss	00000004 g_os_started
00014190  w    F .text	00000002 STIMER_CMPR7_IRQHandler
00017844 g     F .text	00000050 cbor_value_leave_container
00014550 g     F .text	00000020 SystemCoreClockUpdate
000151a4 g     F .text	00000034 os_msys_init
10002267 g     O .bss	00000001 g_is_output_nlip
000158d0 g     F .text	0000000c os_time_get
100023d4 g     O .bss	0000001c modlog_mapping_pool
00019124 g     F .text	00000028 am_hal_flash_delay
00018be8 g     F .text	0000008c am_hal_adc_samples_read
100022e8 g     O .bss	00000008 g_log_info
0001454c  w    F .text	00000002 .hidden __aeabi_idiv0
00014190  w    F .text	00000002 STIMER_CMPR0_IRQHandler
00015744 g     F .text	000000e4 os_task_init
00014190  w    F .text	00000002 BROWNOUT_IRQHandler
00014182  w    F .text	00000002 BusFault_Handler
00016cc8 g     F .text	00000060 log_console_init
00015bc8 g     F .text	0000000e strlen
00014e9c g     F .text	00000038 os_dev_create
00016ff0 g     F .text	00000054 rwlock_acquire_write
00014f74 g     F .text	00000010 os_eventq_init
000158dc g     F .text	0000004c os_time_advance
000156f4 g     F .text	0000002c os_sched_resort
10002764 g     O .bss	00000100 g_pui8TxBuffer
00018838 g     F .text	0000002c hal_flash_init
00014180  w    F .text	00000002 MemoryManagement_Handler
0001ad78 g     F .text	00000014 am_hal_queue_init
10002894 g     O .bss	000033d8 g_IOMhandles
00014ed4 g     F .text	0000002c os_dev_initialize_all
00014784 g     F .text	00000264 am_hal_gpio_pinconfig
00018864 g     F .text	000000c4 am_hal_adc_initialize
10000114 g     O .data	00000008 g_os_sleep_list
00017ff8 g     F .text	0000013c hal_bsp_init
00014190  w    F .text	00000002 STIMER_CMPR5_IRQHandler
00014d10 g     F .text	0000004c os_pkg_init
100026d5 g     O .bss	00000001 g_bADCDMAError
000153c8 g     F .text	00000010 os_sanity_check_init
00019dbc g     F .text	000000f8 hal_uart_init
00017f60 g     F .text	00000008 cbor_value_to_pretty_advance
0001b6a8 g     F .text	00000008 vfprintf
0001914c g     F .text	0000000c am_hal_flash_load_ui32
10001378 g     O .bss	00000050 g_os_main_task
0001b030 g     F .text	0000002c free



Disassembly of section .text:

00014020 <__isr_vector>:
   14020:	1005fff8 	.word	0x1005fff8
   14024:	00014121 	.word	0x00014121
   14028:	0001417d 	.word	0x0001417d
   1402c:	0001417f 	.word	0x0001417f
   14030:	00014181 	.word	0x00014181
   14034:	00014183 	.word	0x00014183
   14038:	00014185 	.word	0x00014185
   1403c:	00014187 	.word	0x00014187
	...
   1404c:	000141af 	.word	0x000141af
   14050:	0001418b 	.word	0x0001418b
   14054:	00000000 	.word	0x00000000
   14058:	000141f5 	.word	0x000141f5
   1405c:	0001421f 	.word	0x0001421f
   14060:	00014191 	.word	0x00014191
   14064:	00014191 	.word	0x00014191
   14068:	00014191 	.word	0x00014191
   1406c:	00014191 	.word	0x00014191
   14070:	00014191 	.word	0x00014191
   14074:	00014191 	.word	0x00014191
   14078:	00014191 	.word	0x00014191
   1407c:	00014191 	.word	0x00014191
   14080:	00014191 	.word	0x00014191
   14084:	00014191 	.word	0x00014191
   14088:	00014191 	.word	0x00014191
   1408c:	00014191 	.word	0x00014191
   14090:	00014191 	.word	0x00014191
   14094:	00014191 	.word	0x00014191
   14098:	00014191 	.word	0x00014191
   1409c:	00014191 	.word	0x00014191
   140a0:	00014191 	.word	0x00014191
   140a4:	00014191 	.word	0x00014191
   140a8:	00014191 	.word	0x00014191
   140ac:	00014191 	.word	0x00014191
   140b0:	00014191 	.word	0x00014191
   140b4:	00014191 	.word	0x00014191
   140b8:	00014191 	.word	0x00014191
   140bc:	00014191 	.word	0x00014191
   140c0:	00014191 	.word	0x00014191
   140c4:	00014191 	.word	0x00014191
   140c8:	00014191 	.word	0x00014191
   140cc:	00014191 	.word	0x00014191
   140d0:	00014191 	.word	0x00014191
   140d4:	00014191 	.word	0x00014191
   140d8:	00014191 	.word	0x00014191
   140dc:	00014191 	.word	0x00014191

000140e0 <__ble_patch>:
	...

00014120 <Reset_Handler>:
    .type    Reset_Handler, %function
Reset_Handler:
    .fnstart

    /* Clear BSS */
    mov     r0, #0
   14120:	f04f 0000 	mov.w	r0, #0
    ldr     r2, =__bss_start__
   14124:	4a0c      	ldr	r2, [pc, #48]	; (14158 <.bss_zero_loop+0x30>)
    ldr     r3, =__bss_end__
   14126:	4b0d      	ldr	r3, [pc, #52]	; (1415c <.bss_zero_loop+0x34>)

00014128 <.bss_zero_loop>:
.bss_zero_loop:
    cmp     r2, r3
   14128:	429a      	cmp	r2, r3
    itt     lt
   1412a:	bfbc      	itt	lt
    strlt   r0, [r2], #4
   1412c:	f842 0b04 	strlt.w	r0, [r2], #4
    blt    .bss_zero_loop
   14130:	e7fa      	blt.n	14128 <.bss_zero_loop>
 *      of copy from/to are specified by following symbols evaluated in
 *      linker script.
 *      __etext: End of code section, i.e., begin of data sections to copy from.
 *      __data_start__/__data_end__: RAM address range that data should be
 *      copied to. Both must be aligned to 4 bytes boundary.  */
    ldr    r1, =__etext
   14132:	490b      	ldr	r1, [pc, #44]	; (14160 <.bss_zero_loop+0x38>)
    ldr    r2, =__data_start__
   14134:	4a0b      	ldr	r2, [pc, #44]	; (14164 <.bss_zero_loop+0x3c>)
    ldr    r3, =__data_end__
   14136:	4b0c      	ldr	r3, [pc, #48]	; (14168 <.bss_zero_loop+0x40>)

    subs    r3, r2
   14138:	1a9b      	subs	r3, r3, r2
    ble     .LC0
   1413a:	dd03      	ble.n	14144 <.bss_zero_loop+0x1c>

.LC1:
    subs    r3, 4
   1413c:	3b04      	subs	r3, #4
    ldr    r0, [r1,r3]
   1413e:	58c8      	ldr	r0, [r1, r3]
    str    r0, [r2,r3]
   14140:	50d0      	str	r0, [r2, r3]
    bgt    .LC1
   14142:	dcfb      	bgt.n	1413c <.bss_zero_loop+0x14>

.LC0:

    LDR     R0, =__HeapBase
   14144:	4809      	ldr	r0, [pc, #36]	; (1416c <.bss_zero_loop+0x44>)
    LDR     R1, =__HeapLimit
   14146:	490a      	ldr	r1, [pc, #40]	; (14170 <.bss_zero_loop+0x48>)
    BL      _sbrkInit
   14148:	f000 fa44 	bl	145d4 <_sbrkInit>

    LDR     R0, =SystemInit
   1414c:	4809      	ldr	r0, [pc, #36]	; (14174 <.bss_zero_loop+0x4c>)
    BLX     R0
   1414e:	4780      	blx	r0

    BL      hal_system_init
   14150:	f000 fa6a 	bl	14628 <hal_system_init>

    LDR     R0, =_start
   14154:	4808      	ldr	r0, [pc, #32]	; (14178 <.bss_zero_loop+0x50>)
    BX      R0
   14156:	4700      	bx	r0
    ldr     r2, =__bss_start__
   14158:	10000208 	.word	0x10000208
    ldr     r3, =__bss_end__
   1415c:	10005e9c 	.word	0x10005e9c
    ldr    r1, =__etext
   14160:	0001bf00 	.word	0x0001bf00
    ldr    r2, =__data_start__
   14164:	10000100 	.word	0x10000100
    ldr    r3, =__data_end__
   14168:	10000208 	.word	0x10000208
    LDR     R0, =__HeapBase
   1416c:	10005ea0 	.word	0x10005ea0
    LDR     R1, =__HeapLimit
   14170:	1005fe48 	.word	0x1005fe48
    LDR     R0, =SystemInit
   14174:	00014571 	.word	0x00014571
    LDR     R0, =_start
   14178:	000146b9 	.word	0x000146b9

0001417c <NMI_Handler>:
/* Dummy Exception Handlers (infinite loops which can be modified) */

    .weak   NMI_Handler
    .type   NMI_Handler, %function
NMI_Handler:
    B       .
   1417c:	e7fe      	b.n	1417c <NMI_Handler>

0001417e <HardFault_Handler>:


    .weak   HardFault_Handler
    .type   HardFault_Handler, %function
HardFault_Handler:
    B       .
   1417e:	e7fe      	b.n	1417e <HardFault_Handler>

00014180 <MemoryManagement_Handler>:


    .weak   MemoryManagement_Handler
    .type   MemoryManagement_Handler, %function
MemoryManagement_Handler:
    B       .
   14180:	e7fe      	b.n	14180 <MemoryManagement_Handler>

00014182 <BusFault_Handler>:


    .weak   BusFault_Handler
    .type   BusFault_Handler, %function
BusFault_Handler:
    B       .
   14182:	e7fe      	b.n	14182 <BusFault_Handler>

00014184 <UsageFault_Handler>:


    .weak   UsageFault_Handler
    .type   UsageFault_Handler, %function
UsageFault_Handler:
    B       .
   14184:	e7fe      	b.n	14184 <UsageFault_Handler>

00014186 <SecureFault_Handler>:


    .weak   SecureFault_Handler
    .type   SecureFault_Handler, %function
SecureFault_Handler:
    B       .
   14186:	e7fe      	b.n	14186 <SecureFault_Handler>


    .weak   SVC_Handler
    .type   SVC_Handler, %function
SVC_Handler:
    B       .
   14188:	e7fe      	b.n	14188 <SecureFault_Handler+0x2>

0001418a <DebugMon_Handler>:


    .weak   DebugMon_Handler
    .type   DebugMon_Handler, %function
DebugMon_Handler:
    B       .
   1418a:	e7fe      	b.n	1418a <DebugMon_Handler>


    .weak   PendSV_Handler
    .type   PendSV_Handler, %function
PendSV_Handler:
    B       .
   1418c:	e7fe      	b.n	1418c <DebugMon_Handler+0x2>


    .weak   SysTick_Handler
    .type   SysTick_Handler, %function
SysTick_Handler:
    B       .
   1418e:	e7fe      	b.n	1418e <DebugMon_Handler+0x4>

00014190 <Default_Handler>:
/* IRQ Handlers */

    .globl  Default_Handler
    .type   Default_Handler, %function
Default_Handler:
    B       .
   14190:	e7fe      	b.n	14190 <Default_Handler>
   14192:	bf00      	nop

00014194 <os_set_env>:
        .global os_set_env
os_set_env:
        .fnstart
        .cantunwind

        MSR     PSP,R0
   14194:	f380 8809 	msr	PSP, r0
        LDR     R0,=os_flags
   14198:	482b      	ldr	r0, [pc, #172]	; (14248 <os_default_irq_asm+0x1e>)
        LDRB    R0,[R0]
   1419a:	7800      	ldrb	r0, [r0, #0]
        ADDS    R0, R0, #2
   1419c:	3002      	adds	r0, #2
        MSR     CONTROL,R0
   1419e:	f380 8814 	msr	CONTROL, r0
        ISB
   141a2:	f3bf 8f6f 	isb	sy
        BX      LR
   141a6:	4770      	bx	lr

000141a8 <os_arch_init_task_stack>:
        .type   os_arch_init_task_stack, %function
        .global os_arch_init_task_stack
os_arch_init_task_stack:
        .fnstart

        STMIA   R0,{R4-R11}
   141a8:	e880 0ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp}
        BX      LR
   141ac:	4770      	bx	lr

000141ae <SVC_Handler>:
        PUSH    {R4,LR}
        BL      os_trace_isr_enter
        POP     {R4,LR}
#endif

        MRS     R0,PSP                  /* Read PSP */
   141ae:	f3ef 8009 	mrs	r0, PSP
        LDR     R1,[R0,#24]             /* Read Saved PC from Stack */
   141b2:	6981      	ldr	r1, [r0, #24]
        LDRB    R1,[R1,#-2]             /* Load SVC Number */
   141b4:	f811 1c02 	ldrb.w	r1, [r1, #-2]
        CBNZ    R1,SVC_User
   141b8:	b951      	cbnz	r1, 141d0 <SVC_User>

        LDM     R0,{R0-R3,R12}          /* Read R0-R3,R12 from stack */
   141ba:	e890 100f 	ldmia.w	r0, {r0, r1, r2, r3, ip}
        PUSH    {R4,LR}                 /* Save EXC_RETURN */
   141be:	b510      	push	{r4, lr}
        BLX     R12                     /* Call SVC Function */
   141c0:	47e0      	blx	ip
        POP     {R4,LR}                 /* Restore EXC_RETURN */
   141c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

        MRS     R12,PSP                 /* Read PSP */
   141c6:	f3ef 8c09 	mrs	ip, PSP
        STM     R12,{R0-R2}             /* Store return values */
   141ca:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
        PUSH    {R4,LR}
        BL      os_trace_isr_exit
        POP     {R4,LR}
#endif

        BX      LR                      /* Return from interrupt */
   141ce:	4770      	bx	lr

000141d0 <SVC_User>:

        /*------------------- User SVC ------------------------------*/
SVC_User:
        PUSH    {R4,LR}                 /* Save EXC_RETURN */
   141d0:	b510      	push	{r4, lr}
        LDR     R2,=SVC_Count
   141d2:	4a1e      	ldr	r2, [pc, #120]	; (1424c <os_default_irq_asm+0x22>)
        LDR     R2,[R2]
   141d4:	6812      	ldr	r2, [r2, #0]
        CMP     R1,R2
   141d6:	4291      	cmp	r1, r2
        BHI     SVC_Done                /* Overflow */
   141d8:	d809      	bhi.n	141ee <SVC_Done>

        LDR     R4,=SVC_Table-4
   141da:	4c1d      	ldr	r4, [pc, #116]	; (14250 <os_default_irq_asm+0x26>)
        LDR     R4,[R4,R1,LSL #2]       /* Load SVC Function Address */
   141dc:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]

        LDM     R0,{R0-R3,R12}          /* Read R0-R3,R12 from stack */
   141e0:	e890 100f 	ldmia.w	r0, {r0, r1, r2, r3, ip}
        BLX     R4                      /* Call SVC Function */
   141e4:	47a0      	blx	r4

        MRS     R12,PSP
   141e6:	f3ef 8c09 	mrs	ip, PSP
        STM     R12,{R0-R3}             /* Function return values */
   141ea:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

000141ee <SVC_Done>:
SVC_Done:
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_exit
#endif
        POP     {R4,LR}                 /* Restore EXC_RETURN */
   141ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        BX      LR                      /* Return from interrupt */
   141f2:	4770      	bx	lr

000141f4 <PendSV_Handler>:
        .global PendSV_Handler
PendSV_Handler:
        .fnstart
        .cantunwind

        LDR     R3,=g_os_run_list       /* Get highest priority task ready to run */
   141f4:	4b17      	ldr	r3, [pc, #92]	; (14254 <os_default_irq_asm+0x2a>)
        LDR     R2,[R3]                 /* Store in R2 */
   141f6:	681a      	ldr	r2, [r3, #0]
        LDR     R3,=g_current_task      /* Get current task */
   141f8:	4b17      	ldr	r3, [pc, #92]	; (14258 <os_default_irq_asm+0x2e>)
        LDR     R1,[R3]                 /* Current task in R1 */
   141fa:	6819      	ldr	r1, [r3, #0]
        CMP     R1,R2
   141fc:	4291      	cmp	r1, r2
        IT      EQ
   141fe:	bf08      	it	eq
        BXEQ    LR                      /* RETI, no task switch */
   14200:	4770      	bxeq	lr

        MRS     R12,PSP                 /* Read PSP */
   14202:	f3ef 8c09 	mrs	ip, PSP
        TST     LR,#0x10                /* is it extended frame? */
        IT      EQ
        VSTMDBEQ R12!,{S16-S31}         /* yes; push the regs */
        STMDB   R12!,{R4-R11,LR}        /* Save Old context */
#else
        STMDB   R12!,{R4-R11}           /* Save Old context */
   14206:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#endif
        STR     R12,[R1,#0]             /* Update stack pointer in current task */
   1420a:	f8c1 c000 	str.w	ip, [r1]
        STR     R2,[R3]                 /* g_current_task = highest ready */
   1420e:	601a      	str	r2, [r3, #0]

        LDR     R12,[R2,#0]             /* get stack pointer of task we will start */
   14210:	f8d2 c000 	ldr.w	ip, [r2]
        ITTE    EQ
        VLDMIAEQ R12!,{S16-S31}         /* yes; pull the regs */
        MVNEQ   LR,#~0xFFFFFFED         /* BX treats it as extended */
        MVNNE   LR,#~0xFFFFFFFD         /* BX treats is as basic frame */
#else
        LDMIA   R12!,{R4-R11}           /* Restore New Context */
   14214:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#endif
        MSR     PSP,R12                 /* Write PSP */
   14218:	f38c 8809 	msr	PSP, ip
        MOV     R0, R2
        BL      os_trace_task_start_exec
        POP     {R4,LR}
#endif

        BX      LR                      /* Return to Thread Mode */
   1421c:	4770      	bx	lr

0001421e <SysTick_Handler>:
        .global SysTick_Handler
SysTick_Handler:
        .fnstart
        .cantunwind

        PUSH    {R4,LR}                 /* Save EXC_RETURN */
   1421e:	b510      	push	{r4, lr}
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_enter
#endif
        BL      timer_handler
   14220:	f001 fb96 	bl	15950 <timer_handler>
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_exit
#endif
        POP     {R4,LR}                 /* Restore EXC_RETURN */
   14224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        BX      LR
   14228:	4770      	bx	lr

0001422a <os_default_irq_asm>:

        /*
         * LR = 0xfffffff9 if we were using MSP as SP
         * LR = 0xfffffffd if we were using PSP as SP
         */
        TST     LR,#4
   1422a:	f01e 0f04 	tst.w	lr, #4
        ITE     EQ
   1422e:	bf0c      	ite	eq
        MRSEQ   R3,MSP
   14230:	f3ef 8308 	mrseq	r3, MSP
        MRSNE   R3,PSP
   14234:	f3ef 8309 	mrsne	r3, PSP
        PUSH    {R3-R11,LR}
   14238:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        MOV     R0, SP
   1423c:	4668      	mov	r0, sp
        BL      os_default_irq
   1423e:	f000 fc01 	bl	14a44 <os_default_irq>
        POP     {R3-R11,LR}                 /* Restore EXC_RETURN */
   14242:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        PUSH    {R4,LR}
        BL      os_trace_isr_exit
        POP     {R4,LR}
#endif

        BX      LR
   14246:	4770      	bx	lr
        LDR     R0,=os_flags
   14248:	10002224 	.word	0x10002224
        LDR     R2,=SVC_Count
   1424c:	00000000 	.word	0x00000000
        LDR     R4,=SVC_Table-4
   14250:	fffffffc 	.word	0xfffffffc
        LDR     R3,=g_os_run_list       /* Get highest priority task ready to run */
   14254:	1000010c 	.word	0x1000010c
        LDR     R3,=g_current_task      /* Get current task */
   14258:	100021dc 	.word	0x100021dc

0001425c <__aeabi_uldivmod>:
   1425c:	b953      	cbnz	r3, 14274 <__aeabi_uldivmod+0x18>
   1425e:	b94a      	cbnz	r2, 14274 <__aeabi_uldivmod+0x18>
   14260:	2900      	cmp	r1, #0
   14262:	bf08      	it	eq
   14264:	2800      	cmpeq	r0, #0
   14266:	bf1c      	itt	ne
   14268:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
   1426c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
   14270:	f000 b96c 	b.w	1454c <__aeabi_idiv0>
   14274:	f1ad 0c08 	sub.w	ip, sp, #8
   14278:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   1427c:	f000 f806 	bl	1428c <__udivmoddi4>
   14280:	f8dd e004 	ldr.w	lr, [sp, #4]
   14284:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   14288:	b004      	add	sp, #16
   1428a:	4770      	bx	lr

0001428c <__udivmoddi4>:
   1428c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   14290:	9e08      	ldr	r6, [sp, #32]
   14292:	460d      	mov	r5, r1
   14294:	4604      	mov	r4, r0
   14296:	468e      	mov	lr, r1
   14298:	2b00      	cmp	r3, #0
   1429a:	f040 8082 	bne.w	143a2 <__udivmoddi4+0x116>
   1429e:	428a      	cmp	r2, r1
   142a0:	4617      	mov	r7, r2
   142a2:	d946      	bls.n	14332 <__udivmoddi4+0xa6>
   142a4:	fab2 f282 	clz	r2, r2
   142a8:	b14a      	cbz	r2, 142be <__udivmoddi4+0x32>
   142aa:	f1c2 0120 	rsb	r1, r2, #32
   142ae:	fa05 f302 	lsl.w	r3, r5, r2
   142b2:	fa20 f101 	lsr.w	r1, r0, r1
   142b6:	4097      	lsls	r7, r2
   142b8:	ea41 0e03 	orr.w	lr, r1, r3
   142bc:	4094      	lsls	r4, r2
   142be:	ea4f 4817 	mov.w	r8, r7, lsr #16
   142c2:	0c23      	lsrs	r3, r4, #16
   142c4:	fbbe fcf8 	udiv	ip, lr, r8
   142c8:	b2b9      	uxth	r1, r7
   142ca:	fb08 ee1c 	mls	lr, r8, ip, lr
   142ce:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
   142d2:	fb0c f001 	mul.w	r0, ip, r1
   142d6:	4298      	cmp	r0, r3
   142d8:	d90a      	bls.n	142f0 <__udivmoddi4+0x64>
   142da:	18fb      	adds	r3, r7, r3
   142dc:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
   142e0:	f080 8116 	bcs.w	14510 <__udivmoddi4+0x284>
   142e4:	4298      	cmp	r0, r3
   142e6:	f240 8113 	bls.w	14510 <__udivmoddi4+0x284>
   142ea:	f1ac 0c02 	sub.w	ip, ip, #2
   142ee:	443b      	add	r3, r7
   142f0:	1a1b      	subs	r3, r3, r0
   142f2:	b2a4      	uxth	r4, r4
   142f4:	fbb3 f0f8 	udiv	r0, r3, r8
   142f8:	fb08 3310 	mls	r3, r8, r0, r3
   142fc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
   14300:	fb00 f101 	mul.w	r1, r0, r1
   14304:	42a1      	cmp	r1, r4
   14306:	d909      	bls.n	1431c <__udivmoddi4+0x90>
   14308:	193c      	adds	r4, r7, r4
   1430a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
   1430e:	f080 8101 	bcs.w	14514 <__udivmoddi4+0x288>
   14312:	42a1      	cmp	r1, r4
   14314:	f240 80fe 	bls.w	14514 <__udivmoddi4+0x288>
   14318:	3802      	subs	r0, #2
   1431a:	443c      	add	r4, r7
   1431c:	1a64      	subs	r4, r4, r1
   1431e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
   14322:	2100      	movs	r1, #0
   14324:	b11e      	cbz	r6, 1432e <__udivmoddi4+0xa2>
   14326:	40d4      	lsrs	r4, r2
   14328:	2300      	movs	r3, #0
   1432a:	e9c6 4300 	strd	r4, r3, [r6]
   1432e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   14332:	b902      	cbnz	r2, 14336 <__udivmoddi4+0xaa>
   14334:	deff      	udf	#255	; 0xff
   14336:	fab2 f282 	clz	r2, r2
   1433a:	2a00      	cmp	r2, #0
   1433c:	d14f      	bne.n	143de <__udivmoddi4+0x152>
   1433e:	1bcb      	subs	r3, r1, r7
   14340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
   14344:	fa1f f887 	uxth.w	r8, r7
   14348:	2101      	movs	r1, #1
   1434a:	fbb3 fcfe 	udiv	ip, r3, lr
   1434e:	0c25      	lsrs	r5, r4, #16
   14350:	fb0e 331c 	mls	r3, lr, ip, r3
   14354:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
   14358:	fb08 f30c 	mul.w	r3, r8, ip
   1435c:	42ab      	cmp	r3, r5
   1435e:	d907      	bls.n	14370 <__udivmoddi4+0xe4>
   14360:	197d      	adds	r5, r7, r5
   14362:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
   14366:	d202      	bcs.n	1436e <__udivmoddi4+0xe2>
   14368:	42ab      	cmp	r3, r5
   1436a:	f200 80e7 	bhi.w	1453c <__udivmoddi4+0x2b0>
   1436e:	4684      	mov	ip, r0
   14370:	1aed      	subs	r5, r5, r3
   14372:	b2a3      	uxth	r3, r4
   14374:	fbb5 f0fe 	udiv	r0, r5, lr
   14378:	fb0e 5510 	mls	r5, lr, r0, r5
   1437c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
   14380:	fb08 f800 	mul.w	r8, r8, r0
   14384:	45a0      	cmp	r8, r4
   14386:	d907      	bls.n	14398 <__udivmoddi4+0x10c>
   14388:	193c      	adds	r4, r7, r4
   1438a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
   1438e:	d202      	bcs.n	14396 <__udivmoddi4+0x10a>
   14390:	45a0      	cmp	r8, r4
   14392:	f200 80d7 	bhi.w	14544 <__udivmoddi4+0x2b8>
   14396:	4618      	mov	r0, r3
   14398:	eba4 0408 	sub.w	r4, r4, r8
   1439c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
   143a0:	e7c0      	b.n	14324 <__udivmoddi4+0x98>
   143a2:	428b      	cmp	r3, r1
   143a4:	d908      	bls.n	143b8 <__udivmoddi4+0x12c>
   143a6:	2e00      	cmp	r6, #0
   143a8:	f000 80af 	beq.w	1450a <__udivmoddi4+0x27e>
   143ac:	2100      	movs	r1, #0
   143ae:	e9c6 0500 	strd	r0, r5, [r6]
   143b2:	4608      	mov	r0, r1
   143b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   143b8:	fab3 f183 	clz	r1, r3
   143bc:	2900      	cmp	r1, #0
   143be:	d14b      	bne.n	14458 <__udivmoddi4+0x1cc>
   143c0:	42ab      	cmp	r3, r5
   143c2:	d302      	bcc.n	143ca <__udivmoddi4+0x13e>
   143c4:	4282      	cmp	r2, r0
   143c6:	f200 80b7 	bhi.w	14538 <__udivmoddi4+0x2ac>
   143ca:	1a84      	subs	r4, r0, r2
   143cc:	eb65 0303 	sbc.w	r3, r5, r3
   143d0:	2001      	movs	r0, #1
   143d2:	469e      	mov	lr, r3
   143d4:	2e00      	cmp	r6, #0
   143d6:	d0aa      	beq.n	1432e <__udivmoddi4+0xa2>
   143d8:	e9c6 4e00 	strd	r4, lr, [r6]
   143dc:	e7a7      	b.n	1432e <__udivmoddi4+0xa2>
   143de:	f1c2 0c20 	rsb	ip, r2, #32
   143e2:	fa01 f302 	lsl.w	r3, r1, r2
   143e6:	4097      	lsls	r7, r2
   143e8:	fa20 f00c 	lsr.w	r0, r0, ip
   143ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
   143f0:	fa21 fc0c 	lsr.w	ip, r1, ip
   143f4:	4318      	orrs	r0, r3
   143f6:	fbbc f1fe 	udiv	r1, ip, lr
   143fa:	0c05      	lsrs	r5, r0, #16
   143fc:	fb0e cc11 	mls	ip, lr, r1, ip
   14400:	fa1f f887 	uxth.w	r8, r7
   14404:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
   14408:	fb01 f308 	mul.w	r3, r1, r8
   1440c:	42ab      	cmp	r3, r5
   1440e:	fa04 f402 	lsl.w	r4, r4, r2
   14412:	d909      	bls.n	14428 <__udivmoddi4+0x19c>
   14414:	197d      	adds	r5, r7, r5
   14416:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
   1441a:	f080 808b 	bcs.w	14534 <__udivmoddi4+0x2a8>
   1441e:	42ab      	cmp	r3, r5
   14420:	f240 8088 	bls.w	14534 <__udivmoddi4+0x2a8>
   14424:	3902      	subs	r1, #2
   14426:	443d      	add	r5, r7
   14428:	1aeb      	subs	r3, r5, r3
   1442a:	b285      	uxth	r5, r0
   1442c:	fbb3 f0fe 	udiv	r0, r3, lr
   14430:	fb0e 3310 	mls	r3, lr, r0, r3
   14434:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
   14438:	fb00 f308 	mul.w	r3, r0, r8
   1443c:	42ab      	cmp	r3, r5
   1443e:	d907      	bls.n	14450 <__udivmoddi4+0x1c4>
   14440:	197d      	adds	r5, r7, r5
   14442:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
   14446:	d271      	bcs.n	1452c <__udivmoddi4+0x2a0>
   14448:	42ab      	cmp	r3, r5
   1444a:	d96f      	bls.n	1452c <__udivmoddi4+0x2a0>
   1444c:	3802      	subs	r0, #2
   1444e:	443d      	add	r5, r7
   14450:	1aeb      	subs	r3, r5, r3
   14452:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   14456:	e778      	b.n	1434a <__udivmoddi4+0xbe>
   14458:	f1c1 0c20 	rsb	ip, r1, #32
   1445c:	408b      	lsls	r3, r1
   1445e:	fa22 f70c 	lsr.w	r7, r2, ip
   14462:	431f      	orrs	r7, r3
   14464:	fa20 f40c 	lsr.w	r4, r0, ip
   14468:	fa05 f301 	lsl.w	r3, r5, r1
   1446c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
   14470:	fa25 f50c 	lsr.w	r5, r5, ip
   14474:	431c      	orrs	r4, r3
   14476:	0c23      	lsrs	r3, r4, #16
   14478:	fbb5 f9fe 	udiv	r9, r5, lr
   1447c:	fa1f f887 	uxth.w	r8, r7
   14480:	fb0e 5519 	mls	r5, lr, r9, r5
   14484:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
   14488:	fb09 fa08 	mul.w	sl, r9, r8
   1448c:	45aa      	cmp	sl, r5
   1448e:	fa02 f201 	lsl.w	r2, r2, r1
   14492:	fa00 f301 	lsl.w	r3, r0, r1
   14496:	d908      	bls.n	144aa <__udivmoddi4+0x21e>
   14498:	197d      	adds	r5, r7, r5
   1449a:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
   1449e:	d247      	bcs.n	14530 <__udivmoddi4+0x2a4>
   144a0:	45aa      	cmp	sl, r5
   144a2:	d945      	bls.n	14530 <__udivmoddi4+0x2a4>
   144a4:	f1a9 0902 	sub.w	r9, r9, #2
   144a8:	443d      	add	r5, r7
   144aa:	eba5 050a 	sub.w	r5, r5, sl
   144ae:	b2a4      	uxth	r4, r4
   144b0:	fbb5 f0fe 	udiv	r0, r5, lr
   144b4:	fb0e 5510 	mls	r5, lr, r0, r5
   144b8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   144bc:	fb00 f808 	mul.w	r8, r0, r8
   144c0:	45a0      	cmp	r8, r4
   144c2:	d907      	bls.n	144d4 <__udivmoddi4+0x248>
   144c4:	193c      	adds	r4, r7, r4
   144c6:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
   144ca:	d22d      	bcs.n	14528 <__udivmoddi4+0x29c>
   144cc:	45a0      	cmp	r8, r4
   144ce:	d92b      	bls.n	14528 <__udivmoddi4+0x29c>
   144d0:	3802      	subs	r0, #2
   144d2:	443c      	add	r4, r7
   144d4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   144d8:	eba4 0408 	sub.w	r4, r4, r8
   144dc:	fba0 8902 	umull	r8, r9, r0, r2
   144e0:	454c      	cmp	r4, r9
   144e2:	46c6      	mov	lr, r8
   144e4:	464d      	mov	r5, r9
   144e6:	d319      	bcc.n	1451c <__udivmoddi4+0x290>
   144e8:	d016      	beq.n	14518 <__udivmoddi4+0x28c>
   144ea:	b15e      	cbz	r6, 14504 <__udivmoddi4+0x278>
   144ec:	ebb3 020e 	subs.w	r2, r3, lr
   144f0:	eb64 0405 	sbc.w	r4, r4, r5
   144f4:	fa04 fc0c 	lsl.w	ip, r4, ip
   144f8:	40ca      	lsrs	r2, r1
   144fa:	ea4c 0202 	orr.w	r2, ip, r2
   144fe:	40cc      	lsrs	r4, r1
   14500:	e9c6 2400 	strd	r2, r4, [r6]
   14504:	2100      	movs	r1, #0
   14506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1450a:	4631      	mov	r1, r6
   1450c:	4630      	mov	r0, r6
   1450e:	e70e      	b.n	1432e <__udivmoddi4+0xa2>
   14510:	46ac      	mov	ip, r5
   14512:	e6ed      	b.n	142f0 <__udivmoddi4+0x64>
   14514:	4618      	mov	r0, r3
   14516:	e701      	b.n	1431c <__udivmoddi4+0x90>
   14518:	4543      	cmp	r3, r8
   1451a:	d2e6      	bcs.n	144ea <__udivmoddi4+0x25e>
   1451c:	ebb8 0e02 	subs.w	lr, r8, r2
   14520:	eb69 0507 	sbc.w	r5, r9, r7
   14524:	3801      	subs	r0, #1
   14526:	e7e0      	b.n	144ea <__udivmoddi4+0x25e>
   14528:	4628      	mov	r0, r5
   1452a:	e7d3      	b.n	144d4 <__udivmoddi4+0x248>
   1452c:	4660      	mov	r0, ip
   1452e:	e78f      	b.n	14450 <__udivmoddi4+0x1c4>
   14530:	4681      	mov	r9, r0
   14532:	e7ba      	b.n	144aa <__udivmoddi4+0x21e>
   14534:	4661      	mov	r1, ip
   14536:	e777      	b.n	14428 <__udivmoddi4+0x19c>
   14538:	4608      	mov	r0, r1
   1453a:	e74b      	b.n	143d4 <__udivmoddi4+0x148>
   1453c:	f1ac 0c02 	sub.w	ip, ip, #2
   14540:	443d      	add	r5, r7
   14542:	e715      	b.n	14370 <__udivmoddi4+0xe4>
   14544:	3802      	subs	r0, #2
   14546:	443c      	add	r4, r7
   14548:	e726      	b.n	14398 <__udivmoddi4+0x10c>
   1454a:	bf00      	nop

0001454c <__aeabi_idiv0>:
   1454c:	4770      	bx	lr
   1454e:	bf00      	nop

00014550 <SystemCoreClockUpdate>:
    //
    // Calculate the system frequency based upon the current register settings.
    // This function can be used to retrieve the system core clock frequeny
    // after user changed register sittings.
    //
    SystemCoreClock = __SYS_OSC_CLK / (CLKGEN->CCTRL_b.CORESEL + 1);
   14550:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   14554:	699b      	ldr	r3, [r3, #24]
   14556:	f003 0301 	and.w	r3, r3, #1
   1455a:	3301      	adds	r3, #1
   1455c:	4a02      	ldr	r2, [pc, #8]	; (14568 <SystemCoreClockUpdate+0x18>)
   1455e:	fb92 f3f3 	sdiv	r3, r2, r3
   14562:	4a02      	ldr	r2, [pc, #8]	; (1456c <SystemCoreClockUpdate+0x1c>)
   14564:	6013      	str	r3, [r2, #0]
}
   14566:	4770      	bx	lr
   14568:	02dc6c00 	.word	0x02dc6c00
   1456c:	10000100 	.word	0x10000100

00014570 <SystemInit>:
//! @return None.
//
//*****************************************************************************
void
SystemInit(void)
{
   14570:	b508      	push	{r3, lr}
    //
    // Initialize the system
    // Do not use global variables because this function is called before
    // reaching pre-main. RW section maybe overwritten afterwards.
    //
    SystemCoreClock = __SYSTEM_CLOCK;
   14572:	4b09      	ldr	r3, [pc, #36]	; (14598 <SystemInit+0x28>)
   14574:	4a09      	ldr	r2, [pc, #36]	; (1459c <SystemInit+0x2c>)
   14576:	601a      	str	r2, [r3, #0]

    CLKGEN->CLKKEY = 0x47;              // Enable write to CCTRL
   14578:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1457c:	2247      	movs	r2, #71	; 0x47
   1457e:	615a      	str	r2, [r3, #20]
    CLKGEN->CCTRL_b.CORESEL = 0;        // Div by 1 for 48MHz
   14580:	699a      	ldr	r2, [r3, #24]
   14582:	f36f 0200 	bfc	r2, #0, #1
   14586:	619a      	str	r2, [r3, #24]
    CLKGEN->CLKKEY = 0;                 // Disable write to CCTRL
   14588:	2200      	movs	r2, #0
   1458a:	615a      	str	r2, [r3, #20]

    SystemCoreClockUpdate();
   1458c:	f7ff ffe0 	bl	14550 <SystemCoreClockUpdate>

    NVIC_Relocate();
   14590:	f000 f806 	bl	145a0 <NVIC_Relocate>
}
   14594:	bd08      	pop	{r3, pc}
   14596:	bf00      	nop
   14598:	10000100 	.word	0x10000100
   1459c:	02dc6c00 	.word	0x02dc6c00

000145a0 <NVIC_Relocate>:
     * designated in the linker script.
     */
    current_location = (uint32_t *)&__isr_vector;
    new_location = (uint32_t *)&__vector_tbl_reloc__;

    if (new_location != current_location) {
   145a0:	4a09      	ldr	r2, [pc, #36]	; (145c8 <NVIC_Relocate+0x28>)
   145a2:	4b0a      	ldr	r3, [pc, #40]	; (145cc <NVIC_Relocate+0x2c>)
   145a4:	429a      	cmp	r2, r3
   145a6:	d00a      	beq.n	145be <NVIC_Relocate+0x1e>
        for (i = 0; i < NVIC_NUM_VECTORS; i++) {
   145a8:	2300      	movs	r3, #0
   145aa:	2b29      	cmp	r3, #41	; 0x29
   145ac:	dc07      	bgt.n	145be <NVIC_Relocate+0x1e>
            new_location[i] = current_location[i];
   145ae:	4a07      	ldr	r2, [pc, #28]	; (145cc <NVIC_Relocate+0x2c>)
   145b0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
   145b4:	4a04      	ldr	r2, [pc, #16]	; (145c8 <NVIC_Relocate+0x28>)
   145b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (i = 0; i < NVIC_NUM_VECTORS; i++) {
   145ba:	3301      	adds	r3, #1
   145bc:	e7f5      	b.n	145aa <NVIC_Relocate+0xa>
    }

    /* Set VTOR except for M0 */
#if ((__CORTEX_M == 0) && (__VTOR_PRESENT == 0))
#else
    SCB->VTOR = (uint32_t)&__vector_tbl_reloc__;
   145be:	4a02      	ldr	r2, [pc, #8]	; (145c8 <NVIC_Relocate+0x28>)
   145c0:	4b03      	ldr	r3, [pc, #12]	; (145d0 <NVIC_Relocate+0x30>)
   145c2:	609a      	str	r2, [r3, #8]
#endif
}
   145c4:	4770      	bx	lr
   145c6:	bf00      	nop
   145c8:	10000000 	.word	0x10000000
   145cc:	00014020 	.word	0x00014020
   145d0:	e000ed00 	.word	0xe000ed00

000145d4 <_sbrkInit>:
static char *brk;

void
_sbrkInit(char *base, char *limit)
{
    sbrk_base = base;
   145d4:	4b03      	ldr	r3, [pc, #12]	; (145e4 <_sbrkInit+0x10>)
   145d6:	6018      	str	r0, [r3, #0]
    sbrk_limit = limit;
   145d8:	4b03      	ldr	r3, [pc, #12]	; (145e8 <_sbrkInit+0x14>)
   145da:	6019      	str	r1, [r3, #0]
    brk = base;
   145dc:	4b03      	ldr	r3, [pc, #12]	; (145ec <_sbrkInit+0x18>)
   145de:	6018      	str	r0, [r3, #0]
}
   145e0:	4770      	bx	lr
   145e2:	bf00      	nop
   145e4:	1000020c 	.word	0x1000020c
   145e8:	10000210 	.word	0x10000210
   145ec:	10000208 	.word	0x10000208

000145f0 <_sbrk>:

void *
_sbrk(int incr)
{
   145f0:	4603      	mov	r3, r0
    char *prev_brk;
    char *new_brk = brk + incr;
   145f2:	4a0a      	ldr	r2, [pc, #40]	; (1461c <_sbrk+0x2c>)
   145f4:	6810      	ldr	r0, [r2, #0]
   145f6:	4403      	add	r3, r0

    if (new_brk < sbrk_base || new_brk > sbrk_limit) {
   145f8:	4a09      	ldr	r2, [pc, #36]	; (14620 <_sbrk+0x30>)
   145fa:	6812      	ldr	r2, [r2, #0]
   145fc:	429a      	cmp	r2, r3
   145fe:	d806      	bhi.n	1460e <_sbrk+0x1e>
   14600:	4a08      	ldr	r2, [pc, #32]	; (14624 <_sbrk+0x34>)
   14602:	6812      	ldr	r2, [r2, #0]
   14604:	429a      	cmp	r2, r3
   14606:	d305      	bcc.n	14614 <_sbrk+0x24>
        prev_brk = (char *)-1;
    } else {
        prev_brk = brk;
        brk = new_brk;
   14608:	4a04      	ldr	r2, [pc, #16]	; (1461c <_sbrk+0x2c>)
   1460a:	6013      	str	r3, [r2, #0]
   1460c:	4770      	bx	lr
        prev_brk = (char *)-1;
   1460e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   14612:	4770      	bx	lr
   14614:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    }

    return prev_brk;
}
   14618:	4770      	bx	lr
   1461a:	bf00      	nop
   1461c:	10000208 	.word	0x10000208
   14620:	1000020c 	.word	0x1000020c
   14624:	10000210 	.word	0x10000210

00014628 <hal_system_init>:
am_hal_mcuctrl_device_t adevinfo;

void
hal_system_init(void)
{
}
   14628:	4770      	bx	lr
	...

0001462c <hal_debugger_connected>:
}

int
hal_debugger_connected(void)
{
    return CoreDebug->DHCSR & CoreDebug_DHCSR_C_DEBUGEN_Msk;
   1462c:	4b02      	ldr	r3, [pc, #8]	; (14638 <hal_debugger_connected+0xc>)
   1462e:	6818      	ldr	r0, [r3, #0]
}
   14630:	f000 0001 	and.w	r0, r0, #1
   14634:	4770      	bx	lr
   14636:	bf00      	nop
   14638:	e000edf0 	.word	0xe000edf0

0001463c <hal_system_reset>:
{
   1463c:	b508      	push	{r3, lr}
        HAL_DEBUG_BREAK();
   1463e:	f7ff fff5 	bl	1462c <hal_debugger_connected>
   14642:	b100      	cbz	r0, 14646 <hal_system_reset+0xa>
#endif

static inline void
hal_debug_break(void)
{
    __BKPT(1);
   14644:	be01      	bkpt	0x0001
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
   14646:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
   1464a:	4905      	ldr	r1, [pc, #20]	; (14660 <hal_system_reset+0x24>)
   1464c:	68ca      	ldr	r2, [r1, #12]
   1464e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
   14652:	4b04      	ldr	r3, [pc, #16]	; (14664 <hal_system_reset+0x28>)
   14654:	4313      	orrs	r3, r2
   14656:	60cb      	str	r3, [r1, #12]
   14658:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
   1465c:	bf00      	nop
  for(;;)                                                           /* wait until reset */
   1465e:	e7fd      	b.n	1465c <hal_system_reset+0x20>
   14660:	e000ed00 	.word	0xe000ed00
   14664:	05fa0004 	.word	0x05fa0004

00014668 <_init>:
}

__attribute__((weak)) void
_init(void)
{
}
   14668:	4770      	bx	lr
	...

0001466c <__libc_init_array>:
extern void (*__init_array_start[])(void);
extern void (*__init_array_end[])(void);

void
__libc_init_array(void)
{
   1466c:	b538      	push	{r3, r4, r5, lr}
    size_t count;
    size_t i;

    count = __preinit_array_end - __preinit_array_start;
   1466e:	4d0e      	ldr	r5, [pc, #56]	; (146a8 <__libc_init_array+0x3c>)
   14670:	4b0e      	ldr	r3, [pc, #56]	; (146ac <__libc_init_array+0x40>)
   14672:	1aed      	subs	r5, r5, r3
   14674:	10ad      	asrs	r5, r5, #2
    for (i = 0; i < count; i++)
   14676:	2400      	movs	r4, #0
   14678:	42ac      	cmp	r4, r5
   1467a:	d205      	bcs.n	14688 <__libc_init_array+0x1c>
        __preinit_array_start[i]();
   1467c:	4b0b      	ldr	r3, [pc, #44]	; (146ac <__libc_init_array+0x40>)
   1467e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
   14682:	4798      	blx	r3
    for (i = 0; i < count; i++)
   14684:	3401      	adds	r4, #1
   14686:	e7f7      	b.n	14678 <__libc_init_array+0xc>

    _init();
   14688:	f7ff ffee 	bl	14668 <_init>

    count = __init_array_end - __init_array_start;
   1468c:	4d08      	ldr	r5, [pc, #32]	; (146b0 <__libc_init_array+0x44>)
   1468e:	4b09      	ldr	r3, [pc, #36]	; (146b4 <__libc_init_array+0x48>)
   14690:	1aed      	subs	r5, r5, r3
   14692:	10ad      	asrs	r5, r5, #2
    for (i = 0; i < count; i++)
   14694:	2400      	movs	r4, #0
   14696:	e004      	b.n	146a2 <__libc_init_array+0x36>
        __init_array_start[i]();
   14698:	4b06      	ldr	r3, [pc, #24]	; (146b4 <__libc_init_array+0x48>)
   1469a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
   1469e:	4798      	blx	r3
    for (i = 0; i < count; i++)
   146a0:	3401      	adds	r4, #1
   146a2:	42ac      	cmp	r4, r5
   146a4:	d3f8      	bcc.n	14698 <__libc_init_array+0x2c>
}
   146a6:	bd38      	pop	{r3, r4, r5, pc}
   146a8:	10000208 	.word	0x10000208
   146ac:	10000208 	.word	0x10000208
   146b0:	10000208 	.word	0x10000208
   146b4:	10000208 	.word	0x10000208

000146b8 <_start>:
{
   146b8:	b508      	push	{r3, lr}
        __libc_init_array();
   146ba:	f7ff ffd7 	bl	1466c <__libc_init_array>
    os_init(main);
   146be:	4803      	ldr	r0, [pc, #12]	; (146cc <_start+0x14>)
   146c0:	f000 faa8 	bl	14c14 <os_init>
    os_start();
   146c4:	f000 fb12 	bl	14cec <os_start>
}
   146c8:	bd08      	pop	{r3, pc}
   146ca:	bf00      	nop
   146cc:	000146d1 	.word	0x000146d1

000146d0 <main>:
 *
 * @return int NOTE: this function should never return!
 */
int
main(int argc, char **argv)
{
   146d0:	b510      	push	{r4, lr}
   146d2:	b082      	sub	sp, #8

#ifdef ARCH_sim
    mcu_sim_parse_args(argc, argv);
#endif

    sysinit();
   146d4:	f002 fc3a 	bl	16f4c <sysinit_start>
   146d8:	f000 f838 	bl	1474c <sysinit_app>
   146dc:	f002 fc3c 	bl	16f58 <sysinit_end>
#if ADC_TEST
    /* Pick one of the pins to use as adc pin */
    int adc_pin = MYNEWT_VAL(BUTTON_0_PIN);

    /* Call ambiq hal directly as mynewt hal gpio doesnt support pin config */
    const am_hal_gpio_pincfg_t g_AM_PIN_16_ADCSE0 =
   146e0:	2400      	movs	r4, #0
    {
        .uFuncSel       = AM_HAL_PIN_16_ADCSE0,
    };
    am_hal_gpio_pinconfig(adc_pin, g_AM_PIN_16_ADCSE0);
   146e2:	4621      	mov	r1, r4
   146e4:	2010      	movs	r0, #16
   146e6:	f000 f84d 	bl	14784 <am_hal_gpio_pinconfig>

    /* Custom config is only needed to overwrite default */
    struct adc_dev *dev = (struct adc_dev *) os_dev_open("adc0", OS_TIMEOUT_NEVER, NULL);
   146ea:	4622      	mov	r2, r4
   146ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   146f0:	4812      	ldr	r0, [pc, #72]	; (1473c <main+0x6c>)
   146f2:	f000 fc15 	bl	14f20 <os_dev_open>
    assert(dev != NULL);
   146f6:	4604      	mov	r4, r0
   146f8:	b1a8      	cbz	r0, 14726 <main+0x56>
#endif

    while (1) {
#if UART_TEST
        /* Ensures prints show up over uART */
        console_printf("Hello world!\n");
   146fa:	4811      	ldr	r0, [pc, #68]	; (14740 <main+0x70>)
   146fc:	f001 ff3a 	bl	16574 <console_printf>
        /* Toggle the LED */
        hal_gpio_toggle(g_led_pin[g_task1_loops%5]);
#endif

#if ADC_TEST && UART_TEST
        int result = 0;
   14700:	2100      	movs	r1, #0
   14702:	9101      	str	r1, [sp, #4]
 * @return 0 on success, non-zero error code on failure
 */
static inline int
adc_read_channel(struct adc_dev *dev, uint8_t ch, int *result)
{
    return (dev->ad_funcs->af_read_channel(dev, ch, result));
   14704:	6b23      	ldr	r3, [r4, #48]	; 0x30
   14706:	689b      	ldr	r3, [r3, #8]
   14708:	aa01      	add	r2, sp, #4
   1470a:	4620      	mov	r0, r4
   1470c:	4798      	blx	r3
        adc_read_channel(dev, 0, &result);
        console_printf("Result: %d\n", result);
   1470e:	9901      	ldr	r1, [sp, #4]
   14710:	480c      	ldr	r0, [pc, #48]	; (14744 <main+0x74>)
   14712:	f001 ff2f 	bl	16574 <console_printf>
#endif
        
        ++g_task1_loops;
   14716:	4a0c      	ldr	r2, [pc, #48]	; (14748 <main+0x78>)
   14718:	6813      	ldr	r3, [r2, #0]
   1471a:	3301      	adds	r3, #1
   1471c:	6013      	str	r3, [r2, #0]

        /* Wait one second */
        os_time_delay(OS_TICKS_PER_SEC);
   1471e:	2080      	movs	r0, #128	; 0x80
   14720:	f001 f902 	bl	15928 <os_time_delay>
    while (1) {
   14724:	e7e9      	b.n	146fa <main+0x2a>
    assert(dev != NULL);
   14726:	f7ff ff81 	bl	1462c <hal_debugger_connected>
   1472a:	b100      	cbz	r0, 1472e <main+0x5e>
   1472c:	be01      	bkpt	0x0001
   1472e:	2300      	movs	r3, #0
   14730:	461a      	mov	r2, r3
   14732:	4619      	mov	r1, r3
   14734:	4618      	mov	r0, r3
   14736:	f000 f963 	bl	14a00 <__assert_func>
   1473a:	bf00      	nop
   1473c:	0001b704 	.word	0x0001b704
   14740:	0001b70c 	.word	0x0001b70c
   14744:	0001b71c 	.word	0x0001b71c
   14748:	10000214 	.word	0x10000214

0001474c <sysinit_app>:
void log_init(void);
void modlog_init(void);

void
sysinit_app(void)
{
   1474c:	b508      	push	{r3, lr}
    /*** Stage 0 */
    /* 0.0: os_pkg_init (kernel/os) */
    os_pkg_init();
   1474e:	f000 fadf 	bl	14d10 <os_pkg_init>

    /*** Stage 9 */
    /* 9.0: flash_map_init (sys/flash_map) */
    flash_map_init();
   14752:	f002 f90d 	bl	16970 <flash_map_init>

    /*** Stage 20 */
    /* 20.0: console_pkg_init (sys/console/full) */
    console_pkg_init();
   14756:	f001 febf 	bl	164d8 <console_pkg_init>

    /*** Stage 100 */
    /* 100.0: bus_pkg_init (hw/bus) */
    bus_pkg_init();
   1475a:	f000 f805 	bl	14768 <bus_pkg_init>
    /* 100.1: log_init (sys/log/full) */
    log_init();
   1475e:	f002 f949 	bl	169f4 <log_init>
    /* 100.2: modlog_init (sys/log/modlog) */
    modlog_init();
   14762:	f002 fb8b 	bl	16e7c <modlog_init>
}
   14766:	bd08      	pop	{r3, pc}

00014768 <bus_pkg_init>:
{
    uint32_t lock_timeout_ms;

    lock_timeout_ms = MYNEWT_VAL(BUS_DEFAULT_LOCK_TIMEOUT_MS);

    g_bus_node_lock_timeout = os_time_ms_to_ticks32(lock_timeout_ms);
   14768:	4b01      	ldr	r3, [pc, #4]	; (14770 <bus_pkg_init+0x8>)
   1476a:	2280      	movs	r2, #128	; 0x80
   1476c:	601a      	str	r2, [r3, #0]
}
   1476e:	4770      	bx	lr
   14770:	10000218 	.word	0x10000218

00014774 <pincfg_equ>:

    //
    // We're assuming that am_hal_gpio_pincfg_t boils down to a uint32_t,
    // which is its intent.
    //
    ui32A = *((uint32_t*)cfg1);
   14774:	6800      	ldr	r0, [r0, #0]
    ui32B = *((uint32_t*)cfg2);
   14776:	680b      	ldr	r3, [r1, #0]

    return ui32A == ui32B ? true : false;

} // pincfg_equ()
   14778:	4298      	cmp	r0, r3
   1477a:	bf14      	ite	ne
   1477c:	2000      	movne	r0, #0
   1477e:	2001      	moveq	r0, #1
   14780:	4770      	bx	lr
	...

00014784 <am_hal_gpio_pinconfig>:
//
//*****************************************************************************
uint32_t
am_hal_gpio_pinconfig(uint32_t ui32Pin, am_hal_gpio_pincfg_t bfGpioCfg)

{
   14784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14788:	b087      	sub	sp, #28
   1478a:	9103      	str	r1, [sp, #12]
    uint32_t ui32Padreg, ui32AltPadCfg, ui32GPCfg;
    uint32_t ui32Funcsel, ui32PowerSw;
    bool bClearEnable = false;

#ifndef AM_HAL_DISABLE_API_VALIDATION
    if ( ui32Pin >= AM_HAL_GPIO_MAX_PADS )
   1478c:	2831      	cmp	r0, #49	; 0x31
   1478e:	f200 8102 	bhi.w	14996 <am_hal_gpio_pinconfig+0x212>
   14792:	4604      	mov	r4, r0
    ui32GPCfg = ui32Padreg = ui32AltPadCfg = 0;

    //
    // Get the requested function and/or power switch.
    //
    ui32Funcsel = bfGpioCfg.uFuncSel;
   14794:	f89d 300c 	ldrb.w	r3, [sp, #12]
   14798:	f003 0107 	and.w	r1, r3, #7
    ui32PowerSw = bfGpioCfg.ePowerSw;
   1479c:	f3c3 05c1 	ubfx	r5, r3, #3, #2

    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;
   147a0:	00ca      	lsls	r2, r1, #3

    //
    // Check for invalid configuration requests.
    //
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
   147a2:	f013 03e0 	ands.w	r3, r3, #224	; 0xe0
   147a6:	d013      	beq.n	147d0 <am_hal_gpio_pinconfig+0x4c>
    {
        //
        // This setting is needed for all pullup settings including
        // AM_HAL_GPIO_PIN_PULLUP_WEAK and AM_HAL_GPIO_PIN_PULLDOWN.
        //
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);
   147a8:	f042 0201 	orr.w	r2, r2, #1

        //
        // Check for specific pullup or pulldown settings.
        //
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
   147ac:	f89d 000c 	ldrb.w	r0, [sp, #12]
   147b0:	0940      	lsrs	r0, r0, #5
   147b2:	1d86      	adds	r6, r0, #6
   147b4:	f006 0607 	and.w	r6, r6, #7
   147b8:	2e03      	cmp	r6, #3
   147ba:	f200 80a2 	bhi.w	14902 <am_hal_gpio_pinconfig+0x17e>
             (bfGpioCfg.ePullup <= AM_HAL_GPIO_PIN_PULLUP_24K) )
        {
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
   147be:	3802      	subs	r0, #2
   147c0:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
                           PADREG_FLD_76_S);
#ifndef AM_HAL_DISABLE_API_VALIDATION
            if ( !(g_ui8Bit76Capabilities[ui32Pin] & CAP_PUP) )
   147c4:	4b7a      	ldr	r3, [pc, #488]	; (149b0 <am_hal_gpio_pinconfig+0x22c>)
   147c6:	5d1b      	ldrb	r3, [r3, r4]
   147c8:	f013 0f01 	tst.w	r3, #1
   147cc:	f000 80e5 	beq.w	1499a <am_hal_gpio_pinconfig+0x216>
    }

    //
    // Check if requesting a power switch pin
    //
    if ( ui32PowerSw != AM_HAL_GPIO_PIN_POWERSW_NONE )
   147d0:	b16d      	cbz	r5, 147ee <am_hal_gpio_pinconfig+0x6a>
    {
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
   147d2:	2d01      	cmp	r5, #1
   147d4:	f000 80a4 	beq.w	14920 <am_hal_gpio_pinconfig+0x19c>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
        {
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
        }
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
   147d8:	2d02      	cmp	r5, #2
   147da:	f040 80e0 	bne.w	1499e <am_hal_gpio_pinconfig+0x21a>
                  (g_ui8Bit76Capabilities[ui32Pin] & CAP_VSS) )
   147de:	4b74      	ldr	r3, [pc, #464]	; (149b0 <am_hal_gpio_pinconfig+0x22c>)
   147e0:	5d1b      	ldrb	r3, [r3, r4]
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
   147e2:	f013 0f04 	tst.w	r3, #4
   147e6:	f000 80dc 	beq.w	149a2 <am_hal_gpio_pinconfig+0x21e>
        {
            ui32Padreg |= 0x2 << PADREG_FLD_76_S;
   147ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    }

    //
    // Depending on the selected pin and FNSEL, determine if INPEN needs to be set.
    //
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
   147ee:	4b71      	ldr	r3, [pc, #452]	; (149b4 <am_hal_gpio_pinconfig+0x230>)
   147f0:	5d1d      	ldrb	r5, [r3, r4]
   147f2:	410d      	asrs	r5, r1
   147f4:	006d      	lsls	r5, r5, #1
   147f6:	f005 0502 	and.w	r5, r5, #2
   147fa:	4315      	orrs	r5, r2

    //
    // Configure ui32GpCfg based on whether nCE requested.
    //
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
   147fc:	4b6e      	ldr	r3, [pc, #440]	; (149b8 <am_hal_gpio_pinconfig+0x234>)
   147fe:	5d1b      	ldrb	r3, [r3, r4]
   14800:	428b      	cmp	r3, r1
   14802:	f000 8096 	beq.w	14932 <am_hal_gpio_pinconfig+0x1ae>
    {
        //
        // It's not nCE, it's one of the other funcsels.
        // Start by setting the value of the requested GPIO input.
        //
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
   14806:	f89d 700d 	ldrb.w	r7, [sp, #13]
   1480a:	f3c7 1300 	ubfx	r3, r7, #4, #1
   1480e:	ea45 0543 	orr.w	r5, r5, r3, lsl #1
        //  GPIOCFG register field, which is a 4-bit field:
        //  [INTD(1):OUTCFG(2):INCFG(1)].
        // Bit0 of eIntDir maps to GPIOCFG.INTD  (b3).
        // Bit1 of eIntDir maps to GPIOCFG.INCFG (b0).
        //
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
   14812:	f3c7 0281 	ubfx	r2, r7, #2, #2
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
   14816:	f3c7 1341 	ubfx	r3, r7, #5, #2
   1481a:	00de      	lsls	r6, r3, #3
   1481c:	f006 0608 	and.w	r6, r6, #8
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
   14820:	ea46 0642 	orr.w	r6, r6, r2, lsl #1
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
   14824:	ea46 0653 	orr.w	r6, r6, r3, lsr #1
                     (((bfGpioCfg.eIntDir >> 1) & 0x1) << GPIOCFG_FLD_INCFG_S);

        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
   14828:	f007 030c 	and.w	r3, r7, #12
   1482c:	2b04      	cmp	r3, #4
   1482e:	f000 80a5 	beq.w	1497c <am_hal_gpio_pinconfig+0x1f8>
             pincfg_equ(&bfGpioCfg, (void*)&g_AM_HAL_GPIO_DISABLE) )
   14832:	4962      	ldr	r1, [pc, #392]	; (149bc <am_hal_gpio_pinconfig+0x238>)
   14834:	a803      	add	r0, sp, #12
   14836:	f7ff ff9d 	bl	14774 <pincfg_equ>
   1483a:	9002      	str	r0, [sp, #8]
        //  use when GPIO interrupts are not in use and can be used when no
        //  eIntDir setting is provided.
        // If eIntDir is provided, eGPRdZero is ignored and can only be
        //  achieved via the AM_HAL_GPIO_PIN_INTDIR_NONE setting.
        //
        if ( bfGpioCfg.eIntDir == 0 )
   1483c:	f017 0f60 	tst.w	r7, #96	; 0x60
   14840:	d104      	bne.n	1484c <am_hal_gpio_pinconfig+0xc8>
        {
            ui32GPCfg &= ~(1 << GPIOCFG_FLD_INCFG_S);
            ui32GPCfg |= (bfGpioCfg.eGPRdZero << GPIOCFG_FLD_INCFG_S);
   14842:	f89d 300d 	ldrb.w	r3, [sp, #13]
   14846:	09db      	lsrs	r3, r3, #7
   14848:	f363 0600 	bfi	r6, r3, #0, #1
        }
    }

    switch ( bfGpioCfg.eDriveStrength )
   1484c:	f89d 300d 	ldrb.w	r3, [sp, #13]
   14850:	f003 0303 	and.w	r3, r3, #3
   14854:	2b02      	cmp	r3, #2
   14856:	f000 809c 	beq.w	14992 <am_hal_gpio_pinconfig+0x20e>
   1485a:	2b03      	cmp	r3, #3
   1485c:	f000 8095 	beq.w	1498a <am_hal_gpio_pinconfig+0x206>
   14860:	2b01      	cmp	r3, #1
   14862:	f000 808e 	beq.w	14982 <am_hal_gpio_pinconfig+0x1fe>
   14866:	2000      	movs	r0, #0
    //
    uint32_t ui32GPCfgAddr, ui32PadregAddr, ui32AltpadAddr;
    uint32_t ui32GPCfgClearMask, ui32PadClearMask;
    uint32_t ui32GPCfgShft, ui32PadShft;

    ui32GPCfgAddr       = AM_REGADDR(GPIO, CFGA)       + ((ui32Pin >> 1) & ~0x3);
   14868:	ea4f 0854 	mov.w	r8, r4, lsr #1
   1486c:	f028 0803 	bic.w	r8, r8, #3
   14870:	f8df b170 	ldr.w	fp, [pc, #368]	; 149e4 <am_hal_gpio_pinconfig+0x260>
    ui32PadregAddr      = AM_REGADDR(GPIO, PADREGA)    + (ui32Pin & ~0x3);
   14874:	f024 0a03 	bic.w	sl, r4, #3
   14878:	f10a 4980 	add.w	r9, sl, #1073741824	; 0x40000000
   1487c:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
    ui32AltpadAddr      = AM_REGADDR(GPIO, ALTPADCFGA) + (ui32Pin & ~0x3);

    ui32GPCfgShft       = ((ui32Pin & 0x7) << 2);
   14880:	00a2      	lsls	r2, r4, #2
   14882:	f002 021c 	and.w	r2, r2, #28
    ui32PadShft         = ((ui32Pin & 0x3) << 3);
   14886:	00e3      	lsls	r3, r4, #3
   14888:	f003 0318 	and.w	r3, r3, #24
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
   1488c:	210f      	movs	r1, #15
   1488e:	4091      	lsls	r1, r2
   14890:	43c9      	mvns	r1, r1
   14892:	9100      	str	r1, [sp, #0]
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
   14894:	27ff      	movs	r7, #255	; 0xff
   14896:	409f      	lsls	r7, r3
   14898:	43ff      	mvns	r7, r7

    //
    // Get the new values into their rightful bit positions.
    //
    ui32Padreg    <<= ui32PadShft;
   1489a:	409d      	lsls	r5, r3
    ui32AltPadCfg <<= ui32PadShft;
   1489c:	fa00 f303 	lsl.w	r3, r0, r3
   148a0:	9301      	str	r3, [sp, #4]
    ui32GPCfg     <<= ui32GPCfgShft;
   148a2:	4096      	lsls	r6, r2

    AM_CRITICAL_BEGIN
   148a4:	f000 f8a4 	bl	149f0 <am_hal_interrupt_master_disable>
   148a8:	9005      	str	r0, [sp, #20]

    if ( bClearEnable )
   148aa:	9b02      	ldr	r3, [sp, #8]
   148ac:	b143      	cbz	r3, 148c0 <am_hal_gpio_pinconfig+0x13c>
    {
        //
        // We're configuring a mode that requires clearing the Enable bit.
        //
        am_hal_gpio_output_tristate_disable(ui32Pin);
   148ae:	f004 021f 	and.w	r2, r4, #31
   148b2:	08e4      	lsrs	r4, r4, #3
   148b4:	f004 0404 	and.w	r4, r4, #4
   148b8:	2301      	movs	r3, #1
   148ba:	4093      	lsls	r3, r2
   148bc:	4a40      	ldr	r2, [pc, #256]	; (149c0 <am_hal_gpio_pinconfig+0x23c>)
   148be:	50a3      	str	r3, [r4, r2]
    }

    GPIO->PADKEY = GPIO_PADKEY_PADKEY_Key;
   148c0:	4a40      	ldr	r2, [pc, #256]	; (149c4 <am_hal_gpio_pinconfig+0x240>)
   148c2:	2373      	movs	r3, #115	; 0x73
   148c4:	6613      	str	r3, [r2, #96]	; 0x60

    AM_REGVAL(ui32PadregAddr)  = (AM_REGVAL(ui32PadregAddr) & ui32PadClearMask)   | ui32Padreg;
   148c6:	f8d9 3000 	ldr.w	r3, [r9]
   148ca:	403b      	ands	r3, r7
   148cc:	431d      	orrs	r5, r3
   148ce:	f8c9 5000 	str.w	r5, [r9]
    AM_REGVAL(ui32GPCfgAddr)   = (AM_REGVAL(ui32GPCfgAddr)  & ui32GPCfgClearMask) | ui32GPCfg;
   148d2:	f858 300b 	ldr.w	r3, [r8, fp]
   148d6:	9900      	ldr	r1, [sp, #0]
   148d8:	400b      	ands	r3, r1
   148da:	431e      	orrs	r6, r3
   148dc:	f848 600b 	str.w	r6, [r8, fp]
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
   148e0:	4939      	ldr	r1, [pc, #228]	; (149c8 <am_hal_gpio_pinconfig+0x244>)
   148e2:	f85a 3001 	ldr.w	r3, [sl, r1]
   148e6:	401f      	ands	r7, r3
   148e8:	9b01      	ldr	r3, [sp, #4]
   148ea:	431f      	orrs	r7, r3
   148ec:	f84a 7001 	str.w	r7, [sl, r1]

    GPIO->PADKEY = 0;
   148f0:	2400      	movs	r4, #0
   148f2:	6614      	str	r4, [r2, #96]	; 0x60

    AM_CRITICAL_END
   148f4:	9805      	ldr	r0, [sp, #20]
   148f6:	f000 f87f 	bl	149f8 <am_hal_interrupt_master_set>

    return AM_HAL_STATUS_SUCCESS;
   148fa:	4620      	mov	r0, r4

} // am_hal_gpio_pinconfig()
   148fc:	b007      	add	sp, #28
   148fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLDOWN )
   14902:	2bc0      	cmp	r3, #192	; 0xc0
   14904:	d007      	beq.n	14916 <am_hal_gpio_pinconfig+0x192>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLUP_WEAK )
   14906:	2b20      	cmp	r3, #32
   14908:	f47f af62 	bne.w	147d0 <am_hal_gpio_pinconfig+0x4c>
            if ( ui32Pin == 20 )
   1490c:	2c14      	cmp	r4, #20
   1490e:	f47f af5f 	bne.w	147d0 <am_hal_gpio_pinconfig+0x4c>
                return AM_HAL_GPIO_ERR_PULLUP;
   14912:	482e      	ldr	r0, [pc, #184]	; (149cc <am_hal_gpio_pinconfig+0x248>)
   14914:	e7f2      	b.n	148fc <am_hal_gpio_pinconfig+0x178>
            if ( ui32Pin != 20 )
   14916:	2c14      	cmp	r4, #20
   14918:	f43f af5a 	beq.w	147d0 <am_hal_gpio_pinconfig+0x4c>
                return AM_HAL_GPIO_ERR_PULLDOWN;
   1491c:	482c      	ldr	r0, [pc, #176]	; (149d0 <am_hal_gpio_pinconfig+0x24c>)
   1491e:	e7ed      	b.n	148fc <am_hal_gpio_pinconfig+0x178>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
   14920:	4b23      	ldr	r3, [pc, #140]	; (149b0 <am_hal_gpio_pinconfig+0x22c>)
   14922:	5d1b      	ldrb	r3, [r3, r4]
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
   14924:	f013 0f02 	tst.w	r3, #2
   14928:	f43f af56 	beq.w	147d8 <am_hal_gpio_pinconfig+0x54>
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
   1492c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   14930:	e75d      	b.n	147ee <am_hal_gpio_pinconfig+0x6a>
        if ( bfGpioCfg.uIOMnum > IOMNUM_MAX )
   14932:	f89d 300e 	ldrb.w	r3, [sp, #14]
   14936:	f003 0307 	and.w	r3, r3, #7
   1493a:	2b07      	cmp	r3, #7
   1493c:	d033      	beq.n	149a6 <am_hal_gpio_pinconfig+0x222>
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
   1493e:	f89d 300e 	ldrb.w	r3, [sp, #14]
   14942:	f003 0107 	and.w	r1, r3, #7
   14946:	f3c3 03c1 	ubfx	r3, r3, #3, #2
   1494a:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
   1494e:	2300      	movs	r3, #0
   14950:	2b03      	cmp	r3, #3
   14952:	d807      	bhi.n	14964 <am_hal_gpio_pinconfig+0x1e0>
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
   14954:	4a1f      	ldr	r2, [pc, #124]	; (149d4 <am_hal_gpio_pinconfig+0x250>)
   14956:	eb02 0284 	add.w	r2, r2, r4, lsl #2
   1495a:	5cd2      	ldrb	r2, [r2, r3]
   1495c:	428a      	cmp	r2, r1
   1495e:	d001      	beq.n	14964 <am_hal_gpio_pinconfig+0x1e0>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
   14960:	3301      	adds	r3, #1
   14962:	e7f5      	b.n	14950 <am_hal_gpio_pinconfig+0x1cc>
        if ( ui32Outcfg >= 4 )
   14964:	2b03      	cmp	r3, #3
   14966:	d820      	bhi.n	149aa <am_hal_gpio_pinconfig+0x226>
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
   14968:	f89d 600e 	ldrb.w	r6, [sp, #14]
   1496c:	f3c6 1640 	ubfx	r6, r6, #5, #1
   14970:	00f6      	lsls	r6, r6, #3
   14972:	ea46 0643 	orr.w	r6, r6, r3, lsl #1
    bool bClearEnable = false;
   14976:	2300      	movs	r3, #0
   14978:	9302      	str	r3, [sp, #8]
   1497a:	e767      	b.n	1484c <am_hal_gpio_pinconfig+0xc8>
            bClearEnable = true;
   1497c:	2301      	movs	r3, #1
   1497e:	9302      	str	r3, [sp, #8]
   14980:	e75c      	b.n	1483c <am_hal_gpio_pinconfig+0xb8>
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
   14982:	f045 0504 	orr.w	r5, r5, #4
            ui32AltPadCfg |= (0 << 0);
   14986:	2000      	movs	r0, #0
            break;
   14988:	e76e      	b.n	14868 <am_hal_gpio_pinconfig+0xe4>
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
   1498a:	f045 0504 	orr.w	r5, r5, #4
            ui32AltPadCfg |= (1 << 0);
   1498e:	2001      	movs	r0, #1
            break;
   14990:	e76a      	b.n	14868 <am_hal_gpio_pinconfig+0xe4>
            ui32AltPadCfg |= (1 << 0);
   14992:	2001      	movs	r0, #1
   14994:	e768      	b.n	14868 <am_hal_gpio_pinconfig+0xe4>
        return AM_HAL_STATUS_INVALID_ARG;
   14996:	2006      	movs	r0, #6
   14998:	e7b0      	b.n	148fc <am_hal_gpio_pinconfig+0x178>
                return AM_HAL_GPIO_ERR_PULLUP;
   1499a:	480c      	ldr	r0, [pc, #48]	; (149cc <am_hal_gpio_pinconfig+0x248>)
   1499c:	e7ae      	b.n	148fc <am_hal_gpio_pinconfig+0x178>
            return AM_HAL_GPIO_ERR_PWRSW;
   1499e:	480e      	ldr	r0, [pc, #56]	; (149d8 <am_hal_gpio_pinconfig+0x254>)
   149a0:	e7ac      	b.n	148fc <am_hal_gpio_pinconfig+0x178>
   149a2:	480d      	ldr	r0, [pc, #52]	; (149d8 <am_hal_gpio_pinconfig+0x254>)
   149a4:	e7aa      	b.n	148fc <am_hal_gpio_pinconfig+0x178>
            return AM_HAL_GPIO_ERR_INVCE;   // Invalid CE specified
   149a6:	480d      	ldr	r0, [pc, #52]	; (149dc <am_hal_gpio_pinconfig+0x258>)
   149a8:	e7a8      	b.n	148fc <am_hal_gpio_pinconfig+0x178>
            return AM_HAL_GPIO_ERR_INVCEPIN;
   149aa:	480d      	ldr	r0, [pc, #52]	; (149e0 <am_hal_gpio_pinconfig+0x25c>)
   149ac:	e7a6      	b.n	148fc <am_hal_gpio_pinconfig+0x178>
   149ae:	bf00      	nop
   149b0:	0001b72c 	.word	0x0001b72c
   149b4:	0001b760 	.word	0x0001b760
   149b8:	0001b85c 	.word	0x0001b85c
   149bc:	0001b728 	.word	0x0001b728
   149c0:	400100b4 	.word	0x400100b4
   149c4:	40010000 	.word	0x40010000
   149c8:	400100e0 	.word	0x400100e0
   149cc:	08000100 	.word	0x08000100
   149d0:	08000101 	.word	0x08000101
   149d4:	0001b794 	.word	0x0001b794
   149d8:	08000102 	.word	0x08000102
   149dc:	08000103 	.word	0x08000103
   149e0:	08000104 	.word	0x08000104
   149e4:	40010040 	.word	0x40010040

000149e8 <am_hal_interrupt_master_enable>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_enable(void)
{
    __asm("    mrs     r0, PRIMASK");
   149e8:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsie i");
   149ec:	b662      	cpsie	i
    __asm("    bx lr");
   149ee:	4770      	bx	lr

000149f0 <am_hal_interrupt_master_disable>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_disable(void)
{
    __asm("    mrs     r0, PRIMASK");
   149f0:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsid i");
   149f4:	b672      	cpsid	i
    __asm("    bx lr");
   149f6:	4770      	bx	lr

000149f8 <am_hal_interrupt_master_set>:
}
#elif defined(__GNUC_STDC_INLINE__)
void __attribute__((naked))
am_hal_interrupt_master_set(uint32_t ui32InterruptState)
{
    __asm("    msr     PRIMASK, r0");
   149f8:	f380 8810 	msr	PRIMASK, r0
    __asm("    bx lr");
   149fc:	4770      	bx	lr
	...

00014a00 <__assert_func>:
}
#endif

void
__assert_func(const char *file, int line, const char *func, const char *e)
{
   14a00:	b508      	push	{r3, lr}
   14a02:	4675      	mov	r5, lr
   14a04:	4604      	mov	r4, r0
   14a06:	460e      	mov	r6, r1
#if MYNEWT_VAL(OS_CRASH_LOG)
    struct log_reboot_info lri;
#endif
    int sr;

    OS_ENTER_CRITICAL(sr);
   14a08:	f000 ffb2 	bl	15970 <os_arch_save_sr>
    (void)sr;
    console_blocking_mode();
   14a0c:	f001 fc98 	bl	16340 <console_blocking_mode>
    OS_PRINT_ASSERT(file, line, func, e);
   14a10:	b16c      	cbz	r4, 14a2e <__assert_func+0x2e>
   14a12:	4633      	mov	r3, r6
   14a14:	4622      	mov	r2, r4
   14a16:	4629      	mov	r1, r5
   14a18:	4807      	ldr	r0, [pc, #28]	; (14a38 <__assert_func+0x38>)
   14a1a:	f001 fdab 	bl	16574 <console_printf>

#if MYNEWT_VAL(OS_ASSERT_CB)
    os_assert_cb();
#endif

    SCB->ICSR = SCB_ICSR_NMIPENDSET_Msk;
   14a1e:	4b07      	ldr	r3, [pc, #28]	; (14a3c <__assert_func+0x3c>)
   14a20:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
   14a24:	605a      	str	r2, [r3, #4]
    asm("isb");
   14a26:	f3bf 8f6f 	isb	sy
    hal_system_reset();
   14a2a:	f7ff fe07 	bl	1463c <hal_system_reset>
    OS_PRINT_ASSERT(file, line, func, e);
   14a2e:	4629      	mov	r1, r5
   14a30:	4803      	ldr	r0, [pc, #12]	; (14a40 <__assert_func+0x40>)
   14a32:	f001 fd9f 	bl	16574 <console_printf>
   14a36:	e7f2      	b.n	14a1e <__assert_func+0x1e>
   14a38:	0001b8a0 	.word	0x0001b8a0
   14a3c:	e000ed00 	.word	0xe000ed00
   14a40:	0001b890 	.word	0x0001b890

00014a44 <os_default_irq>:
}

void
os_default_irq(struct trap_frame *tf)
{
   14a44:	b500      	push	{lr}
   14a46:	b083      	sub	sp, #12
   14a48:	4604      	mov	r4, r0
#endif
#if MYNEWT_VAL(OS_CRASH_RESTORE_REGS)
    uint32_t orig_sp;
#endif

    console_blocking_mode();
   14a4a:	f001 fc79 	bl	16340 <console_blocking_mode>
    console_printf("Unhandled interrupt (%ld), exception sp 0x%08lx\n",
      SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk, (uint32_t)tf->ef);
   14a4e:	4d1b      	ldr	r5, [pc, #108]	; (14abc <os_default_irq+0x78>)
   14a50:	6869      	ldr	r1, [r5, #4]
    console_printf("Unhandled interrupt (%ld), exception sp 0x%08lx\n",
   14a52:	6822      	ldr	r2, [r4, #0]
   14a54:	f3c1 0108 	ubfx	r1, r1, #0, #9
   14a58:	4819      	ldr	r0, [pc, #100]	; (14ac0 <os_default_irq+0x7c>)
   14a5a:	f001 fd8b 	bl	16574 <console_printf>
    console_printf(" r0:0x%08lx  r1:0x%08lx  r2:0x%08lx  r3:0x%08lx\n",
      tf->ef->r0, tf->ef->r1, tf->ef->r2, tf->ef->r3);
   14a5e:	6820      	ldr	r0, [r4, #0]
    console_printf(" r0:0x%08lx  r1:0x%08lx  r2:0x%08lx  r3:0x%08lx\n",
   14a60:	6883      	ldr	r3, [r0, #8]
   14a62:	6842      	ldr	r2, [r0, #4]
   14a64:	6801      	ldr	r1, [r0, #0]
   14a66:	68c0      	ldr	r0, [r0, #12]
   14a68:	9000      	str	r0, [sp, #0]
   14a6a:	4816      	ldr	r0, [pc, #88]	; (14ac4 <os_default_irq+0x80>)
   14a6c:	f001 fd82 	bl	16574 <console_printf>
    console_printf(" r4:0x%08lx  r5:0x%08lx  r6:0x%08lx  r7:0x%08lx\n",
   14a70:	6923      	ldr	r3, [r4, #16]
   14a72:	9300      	str	r3, [sp, #0]
   14a74:	68e3      	ldr	r3, [r4, #12]
   14a76:	68a2      	ldr	r2, [r4, #8]
   14a78:	6861      	ldr	r1, [r4, #4]
   14a7a:	4813      	ldr	r0, [pc, #76]	; (14ac8 <os_default_irq+0x84>)
   14a7c:	f001 fd7a 	bl	16574 <console_printf>
      tf->r4, tf->r5, tf->r6, tf->r7);
    console_printf(" r8:0x%08lx  r9:0x%08lx r10:0x%08lx r11:0x%08lx\n",
   14a80:	6a23      	ldr	r3, [r4, #32]
   14a82:	9300      	str	r3, [sp, #0]
   14a84:	69e3      	ldr	r3, [r4, #28]
   14a86:	69a2      	ldr	r2, [r4, #24]
   14a88:	6961      	ldr	r1, [r4, #20]
   14a8a:	4810      	ldr	r0, [pc, #64]	; (14acc <os_default_irq+0x88>)
   14a8c:	f001 fd72 	bl	16574 <console_printf>
      tf->r8, tf->r9, tf->r10, tf->r11);
    console_printf("r12:0x%08lx  lr:0x%08lx  pc:0x%08lx psr:0x%08lx\n",
      tf->ef->r12, tf->ef->lr, tf->ef->pc, tf->ef->psr);
   14a90:	6820      	ldr	r0, [r4, #0]
    console_printf("r12:0x%08lx  lr:0x%08lx  pc:0x%08lx psr:0x%08lx\n",
   14a92:	6983      	ldr	r3, [r0, #24]
   14a94:	6942      	ldr	r2, [r0, #20]
   14a96:	6901      	ldr	r1, [r0, #16]
   14a98:	69c0      	ldr	r0, [r0, #28]
   14a9a:	9000      	str	r0, [sp, #0]
   14a9c:	480c      	ldr	r0, [pc, #48]	; (14ad0 <os_default_irq+0x8c>)
   14a9e:	f001 fd69 	bl	16574 <console_printf>
    console_printf("ICSR:0x%08lx HFSR:0x%08lx CFSR:0x%08lx\n",
   14aa2:	6869      	ldr	r1, [r5, #4]
   14aa4:	6aea      	ldr	r2, [r5, #44]	; 0x2c
   14aa6:	6aab      	ldr	r3, [r5, #40]	; 0x28
   14aa8:	480a      	ldr	r0, [pc, #40]	; (14ad4 <os_default_irq+0x90>)
   14aaa:	f001 fd63 	bl	16574 <console_printf>
      SCB->ICSR, SCB->HFSR, SCB->CFSR);
    console_printf("BFAR:0x%08lx MMFAR:0x%08lx\n", SCB->BFAR, SCB->MMFAR);
   14aae:	6ba9      	ldr	r1, [r5, #56]	; 0x38
   14ab0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
   14ab2:	4809      	ldr	r0, [pc, #36]	; (14ad8 <os_default_irq+0x94>)
   14ab4:	f001 fd5e 	bl	16574 <console_printf>
            : "r0"
        );
    }
#endif

    hal_system_reset();
   14ab8:	f7ff fdc0 	bl	1463c <hal_system_reset>
   14abc:	e000ed00 	.word	0xe000ed00
   14ac0:	0001b8b8 	.word	0x0001b8b8
   14ac4:	0001b8ec 	.word	0x0001b8ec
   14ac8:	0001b920 	.word	0x0001b920
   14acc:	0001b954 	.word	0x0001b954
   14ad0:	0001b988 	.word	0x0001b988
   14ad4:	0001b9bc 	.word	0x0001b9bc
   14ad8:	0001b9e4 	.word	0x0001b9e4

00014adc <os_idle_task>:
 *
 * @param arg unused
 */
void
os_idle_task(void *arg)
{
   14adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

    sanity_itvl_ticks = (MYNEWT_VAL(SANITY_INTERVAL) * OS_TICKS_PER_SEC) / 1000;
    sanity_last = 0;

#if MYNEWT_VAL(WATCHDOG_INTERVAL) > 0
    hal_watchdog_tickle();
   14ade:	f005 fac8 	bl	1a072 <hal_watchdog_tickle>
    sanity_last = 0;
   14ae2:	2600      	movs	r6, #0
   14ae4:	e00e      	b.n	14b04 <os_idle_task+0x28>
    while (1) {
        ++g_os_idle_ctr;

        now = os_time_get();
        if (OS_TIME_TICK_GEQ(now, sanity_last + sanity_itvl_ticks)) {
            os_sanity_run();
   14ae6:	f000 fc87 	bl	153f8 <os_sanity_run>
#if MYNEWT_VAL(WATCHDOG_INTERVAL) > 0
            /* Tickle the watchdog after successfully running sanity */
            hal_watchdog_tickle();
   14aea:	f005 fac2 	bl	1a072 <hal_watchdog_tickle>
#if MYNEWT_VAL(OS_WATCHDOG_MONITOR)
            os_cputime_timer_stop(&os_wdog_monitor);
            os_cputime_timer_relative(&os_wdog_monitor, OS_WDOG_MONITOR_TMO);
#endif
#endif
            sanity_last = now;
   14aee:	4626      	mov	r6, r4
   14af0:	e014      	b.n	14b1c <os_idle_task+0x40>
         * happens on next interval in case it was already performed on current
         * tick.
         */
        sanity_to_next = sanity_last + sanity_itvl_ticks - now;
        if ((int)sanity_to_next <= 0) {
            sanity_to_next += sanity_itvl_ticks;
   14af2:	f500 60f0 	add.w	r0, r0, #1920	; 0x780
   14af6:	e025      	b.n	14b44 <os_idle_task+0x68>
        }
        iticks = min(iticks, sanity_to_next);

        if (iticks < MIN_IDLE_TICKS) {
            iticks = 0;
   14af8:	2000      	movs	r0, #0
        /* Tell the architecture specific support to put the processor to sleep
         * for 'n' ticks.
         */

        os_trace_idle();
        os_tick_idle(iticks);
   14afa:	f004 fd2f 	bl	1955c <os_tick_idle>
        OS_EXIT_CRITICAL(sr);
   14afe:	4628      	mov	r0, r5
   14b00:	f000 ff3c 	bl	1597c <os_arch_restore_sr>
        ++g_os_idle_ctr;
   14b04:	4a15      	ldr	r2, [pc, #84]	; (14b5c <os_idle_task+0x80>)
   14b06:	6813      	ldr	r3, [r2, #0]
   14b08:	3301      	adds	r3, #1
   14b0a:	6013      	str	r3, [r2, #0]
        now = os_time_get();
   14b0c:	f000 fee0 	bl	158d0 <os_time_get>
   14b10:	4604      	mov	r4, r0
        if (OS_TIME_TICK_GEQ(now, sanity_last + sanity_itvl_ticks)) {
   14b12:	f506 63f0 	add.w	r3, r6, #1920	; 0x780
   14b16:	1ac3      	subs	r3, r0, r3
   14b18:	2b00      	cmp	r3, #0
   14b1a:	dae4      	bge.n	14ae6 <os_idle_task+0xa>
        OS_ENTER_CRITICAL(sr);
   14b1c:	f000 ff28 	bl	15970 <os_arch_save_sr>
   14b20:	4605      	mov	r5, r0
        now = os_time_get();
   14b22:	f000 fed5 	bl	158d0 <os_time_get>
   14b26:	4607      	mov	r7, r0
        sticks = os_sched_wakeup_ticks(now);
   14b28:	f000 fda8 	bl	1567c <os_sched_wakeup_ticks>
   14b2c:	4604      	mov	r4, r0
        cticks = os_callout_wakeup_ticks(now);
   14b2e:	4638      	mov	r0, r7
   14b30:	f000 f942 	bl	14db8 <os_callout_wakeup_ticks>
        iticks = min(sticks, cticks);
   14b34:	4284      	cmp	r4, r0
   14b36:	bf28      	it	cs
   14b38:	4604      	movcs	r4, r0
        sanity_to_next = sanity_last + sanity_itvl_ticks - now;
   14b3a:	f506 63f0 	add.w	r3, r6, #1920	; 0x780
   14b3e:	1bd8      	subs	r0, r3, r7
        if ((int)sanity_to_next <= 0) {
   14b40:	2800      	cmp	r0, #0
   14b42:	ddd6      	ble.n	14af2 <os_idle_task+0x16>
        iticks = min(iticks, sanity_to_next);
   14b44:	42a0      	cmp	r0, r4
   14b46:	bf28      	it	cs
   14b48:	4620      	movcs	r0, r4
        if (iticks < MIN_IDLE_TICKS) {
   14b4a:	280b      	cmp	r0, #11
   14b4c:	d9d4      	bls.n	14af8 <os_idle_task+0x1c>
        } else if (iticks > MAX_IDLE_TICKS) {
   14b4e:	f5b0 3f96 	cmp.w	r0, #76800	; 0x12c00
   14b52:	d9d2      	bls.n	14afa <os_idle_task+0x1e>
            iticks = MAX_IDLE_TICKS;
   14b54:	f44f 3096 	mov.w	r0, #76800	; 0x12c00
   14b58:	e7cf      	b.n	14afa <os_idle_task+0x1e>
   14b5a:	bf00      	nop
   14b5c:	10000370 	.word	0x10000370

00014b60 <os_main>:
    return (g_os_started);
}

static void
os_main(void *arg)
{
   14b60:	b508      	push	{r3, lr}
   14b62:	4603      	mov	r3, r0
    int (*fn)(int argc, char **argv) = arg;

#if !MYNEWT_VAL(SELFTEST)
    fn(0, NULL);
   14b64:	2100      	movs	r1, #0
   14b66:	4608      	mov	r0, r1
   14b68:	4798      	blx	r3
    (void)fn;
    while (1) {
        os_eventq_run(os_eventq_dflt_get());
    }
#endif
    assert(0);
   14b6a:	f7ff fd5f 	bl	1462c <hal_debugger_connected>
   14b6e:	b100      	cbz	r0, 14b72 <os_main+0x12>
   14b70:	be01      	bkpt	0x0001
   14b72:	2300      	movs	r3, #0
   14b74:	461a      	mov	r2, r3
   14b76:	4619      	mov	r1, r3
   14b78:	4618      	mov	r0, r3
   14b7a:	f7ff ff41 	bl	14a00 <__assert_func>
	...

00014b80 <os_started>:
}
   14b80:	4b01      	ldr	r3, [pc, #4]	; (14b88 <os_started+0x8>)
   14b82:	6818      	ldr	r0, [r3, #0]
   14b84:	4770      	bx	lr
   14b86:	bf00      	nop
   14b88:	100013c8 	.word	0x100013c8

00014b8c <os_init_idle_task>:
}
#endif

void
os_init_idle_task(void)
{
   14b8c:	b500      	push	{lr}
   14b8e:	b085      	sub	sp, #20
    int rc;

    rc = os_task_init(&g_idle_task, "idle", os_idle_task, NULL,
   14b90:	2340      	movs	r3, #64	; 0x40
   14b92:	9303      	str	r3, [sp, #12]
   14b94:	4b1b      	ldr	r3, [pc, #108]	; (14c04 <os_init_idle_task+0x78>)
   14b96:	9302      	str	r3, [sp, #8]
   14b98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   14b9c:	9301      	str	r3, [sp, #4]
   14b9e:	23ff      	movs	r3, #255	; 0xff
   14ba0:	9300      	str	r3, [sp, #0]
   14ba2:	2300      	movs	r3, #0
   14ba4:	4a18      	ldr	r2, [pc, #96]	; (14c08 <os_init_idle_task+0x7c>)
   14ba6:	4919      	ldr	r1, [pc, #100]	; (14c0c <os_init_idle_task+0x80>)
   14ba8:	4819      	ldr	r0, [pc, #100]	; (14c10 <os_init_idle_task+0x84>)
   14baa:	f000 fdcb 	bl	15744 <os_task_init>
            OS_IDLE_PRIO, OS_WAIT_FOREVER, g_idle_task_stack,
            OS_STACK_ALIGN(OS_IDLE_STACK_SIZE));
    assert(rc == 0);
   14bae:	b950      	cbnz	r0, 14bc6 <os_init_idle_task+0x3a>

    /* Initialize sanity */
    rc = os_sanity_init();
   14bb0:	f000 fc64 	bl	1547c <os_sanity_init>
    assert(rc == 0);
   14bb4:	b988      	cbnz	r0, 14bda <os_init_idle_task+0x4e>

#if MYNEWT_VAL(WATCHDOG_INTERVAL) > 0
    rc = hal_watchdog_init(MYNEWT_VAL(WATCHDOG_INTERVAL));
   14bb6:	f247 5030 	movw	r0, #30000	; 0x7530
   14bba:	f005 fa57 	bl	1a06c <hal_watchdog_init>
    assert(rc == 0);
   14bbe:	b9b0      	cbnz	r0, 14bee <os_init_idle_task+0x62>
#if MYNEWT_VAL(OS_WATCHDOG_MONITOR)
    os_cputime_timer_init(&os_wdog_monitor, os_wdog_monitor_tmo, NULL);
    os_cputime_timer_relative(&os_wdog_monitor, OS_WDOG_MONITOR_TMO);
#endif
#endif
}
   14bc0:	b005      	add	sp, #20
   14bc2:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
   14bc6:	f7ff fd31 	bl	1462c <hal_debugger_connected>
   14bca:	b100      	cbz	r0, 14bce <os_init_idle_task+0x42>
   14bcc:	be01      	bkpt	0x0001
   14bce:	2300      	movs	r3, #0
   14bd0:	461a      	mov	r2, r3
   14bd2:	4619      	mov	r1, r3
   14bd4:	4618      	mov	r0, r3
   14bd6:	f7ff ff13 	bl	14a00 <__assert_func>
    assert(rc == 0);
   14bda:	f7ff fd27 	bl	1462c <hal_debugger_connected>
   14bde:	b100      	cbz	r0, 14be2 <os_init_idle_task+0x56>
   14be0:	be01      	bkpt	0x0001
   14be2:	2300      	movs	r3, #0
   14be4:	461a      	mov	r2, r3
   14be6:	4619      	mov	r1, r3
   14be8:	4618      	mov	r0, r3
   14bea:	f7ff ff09 	bl	14a00 <__assert_func>
    assert(rc == 0);
   14bee:	f7ff fd1d 	bl	1462c <hal_debugger_connected>
   14bf2:	b100      	cbz	r0, 14bf6 <os_init_idle_task+0x6a>
   14bf4:	be01      	bkpt	0x0001
   14bf6:	2300      	movs	r3, #0
   14bf8:	461a      	mov	r2, r3
   14bfa:	4619      	mov	r1, r3
   14bfc:	4618      	mov	r0, r3
   14bfe:	f7ff feff 	bl	14a00 <__assert_func>
   14c02:	bf00      	nop
   14c04:	10000270 	.word	0x10000270
   14c08:	00014add 	.word	0x00014add
   14c0c:	0001ba00 	.word	0x0001ba00
   14c10:	1000021c 	.word	0x1000021c

00014c14 <os_init>:

void
os_init(int (*main_fn)(int argc, char **arg))
{
   14c14:	b510      	push	{r4, lr}
   14c16:	b084      	sub	sp, #16
   14c18:	4604      	mov	r4, r0
#if MYNEWT_VAL(RTT)
    memset(&_SEGGER_RTT, 0, sizeof(_SEGGER_RTT));
    SEGGER_RTT_Init();
#endif

    TAILQ_INIT(&g_callout_list);
   14c1a:	4b2e      	ldr	r3, [pc, #184]	; (14cd4 <os_init+0xc0>)
   14c1c:	2200      	movs	r2, #0
   14c1e:	601a      	str	r2, [r3, #0]
   14c20:	605b      	str	r3, [r3, #4]
    STAILQ_INIT(&g_os_task_list);
   14c22:	4b2d      	ldr	r3, [pc, #180]	; (14cd8 <os_init+0xc4>)
   14c24:	601a      	str	r2, [r3, #0]
   14c26:	605b      	str	r3, [r3, #4]
    os_eventq_init(os_eventq_dflt_get());
   14c28:	f000 f9f6 	bl	15018 <os_eventq_dflt_get>
   14c2c:	f000 f9a2 	bl	14f74 <os_eventq_init>

    /* Initialize device list. */
    os_dev_reset();
   14c30:	f000 f998 	bl	14f64 <os_dev_reset>

    err = os_arch_os_init();
   14c34:	f000 fed8 	bl	159e8 <os_arch_os_init>
    assert(err == OS_OK);
   14c38:	bb18      	cbnz	r0, 14c82 <os_init+0x6e>

    if (main_fn) {
   14c3a:	b194      	cbz	r4, 14c62 <os_init+0x4e>
        err = os_task_init(&g_os_main_task, "main", os_main, main_fn,
   14c3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   14c40:	9303      	str	r3, [sp, #12]
   14c42:	4b26      	ldr	r3, [pc, #152]	; (14cdc <os_init+0xc8>)
   14c44:	9302      	str	r3, [sp, #8]
   14c46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   14c4a:	9301      	str	r3, [sp, #4]
   14c4c:	237f      	movs	r3, #127	; 0x7f
   14c4e:	9300      	str	r3, [sp, #0]
   14c50:	4623      	mov	r3, r4
   14c52:	4a23      	ldr	r2, [pc, #140]	; (14ce0 <os_init+0xcc>)
   14c54:	4923      	ldr	r1, [pc, #140]	; (14ce4 <os_init+0xd0>)
   14c56:	4824      	ldr	r0, [pc, #144]	; (14ce8 <os_init+0xd4>)
   14c58:	f000 fd74 	bl	15744 <os_task_init>
                   OS_MAIN_TASK_PRIO,
                   (OS_MAIN_TASK_TIMER_TICKS == 0) ? OS_WAIT_FOREVER : OS_MAIN_TASK_TIMER_TICKS,
                   g_os_main_stack, OS_STACK_ALIGN(OS_MAIN_STACK_SIZE));
        assert(err == 0);
   14c5c:	f010 0fff 	tst.w	r0, #255	; 0xff
   14c60:	d119      	bne.n	14c96 <os_init+0x82>
    }

    /* Call bsp related OS initializations */
    hal_bsp_init();
   14c62:	f003 f9c9 	bl	17ff8 <hal_bsp_init>

    err = (os_error_t) os_dev_initialize_all(OS_DEV_INIT_PRIMARY);
   14c66:	2001      	movs	r0, #1
   14c68:	f000 f934 	bl	14ed4 <os_dev_initialize_all>
    assert(err == OS_OK);
   14c6c:	f010 0fff 	tst.w	r0, #255	; 0xff
   14c70:	d11b      	bne.n	14caa <os_init+0x96>

    err = (os_error_t) os_dev_initialize_all(OS_DEV_INIT_SECONDARY);
   14c72:	2002      	movs	r0, #2
   14c74:	f000 f92e 	bl	14ed4 <os_dev_initialize_all>
    assert(err == OS_OK);
   14c78:	f010 0fff 	tst.w	r0, #255	; 0xff
   14c7c:	d11f      	bne.n	14cbe <os_init+0xaa>
}
   14c7e:	b004      	add	sp, #16
   14c80:	bd10      	pop	{r4, pc}
    assert(err == OS_OK);
   14c82:	f7ff fcd3 	bl	1462c <hal_debugger_connected>
   14c86:	b100      	cbz	r0, 14c8a <os_init+0x76>
   14c88:	be01      	bkpt	0x0001
   14c8a:	2300      	movs	r3, #0
   14c8c:	461a      	mov	r2, r3
   14c8e:	4619      	mov	r1, r3
   14c90:	4618      	mov	r0, r3
   14c92:	f7ff feb5 	bl	14a00 <__assert_func>
        assert(err == 0);
   14c96:	f7ff fcc9 	bl	1462c <hal_debugger_connected>
   14c9a:	b100      	cbz	r0, 14c9e <os_init+0x8a>
   14c9c:	be01      	bkpt	0x0001
   14c9e:	2300      	movs	r3, #0
   14ca0:	461a      	mov	r2, r3
   14ca2:	4619      	mov	r1, r3
   14ca4:	4618      	mov	r0, r3
   14ca6:	f7ff feab 	bl	14a00 <__assert_func>
    assert(err == OS_OK);
   14caa:	f7ff fcbf 	bl	1462c <hal_debugger_connected>
   14cae:	b100      	cbz	r0, 14cb2 <os_init+0x9e>
   14cb0:	be01      	bkpt	0x0001
   14cb2:	2300      	movs	r3, #0
   14cb4:	461a      	mov	r2, r3
   14cb6:	4619      	mov	r1, r3
   14cb8:	4618      	mov	r0, r3
   14cba:	f7ff fea1 	bl	14a00 <__assert_func>
    assert(err == OS_OK);
   14cbe:	f7ff fcb5 	bl	1462c <hal_debugger_connected>
   14cc2:	b100      	cbz	r0, 14cc6 <os_init+0xb2>
   14cc4:	be01      	bkpt	0x0001
   14cc6:	2300      	movs	r3, #0
   14cc8:	461a      	mov	r2, r3
   14cca:	4619      	mov	r1, r3
   14ccc:	4618      	mov	r0, r3
   14cce:	f7ff fe97 	bl	14a00 <__assert_func>
   14cd2:	bf00      	nop
   14cd4:	100013cc 	.word	0x100013cc
   14cd8:	100021e4 	.word	0x100021e4
   14cdc:	10000378 	.word	0x10000378
   14ce0:	00014b61 	.word	0x00014b61
   14ce4:	0001ba08 	.word	0x0001ba08
   14ce8:	10001378 	.word	0x10001378

00014cec <os_start>:

void
os_start(void)
{
   14cec:	b508      	push	{r3, lr}
#if MYNEWT_VAL(OS_SCHEDULING)
    os_error_t err;

#if MYNEWT_VAL(WATCHDOG_INTERVAL) > 0
    /* Enable the watchdog prior to starting the OS */
    hal_watchdog_enable();
   14cee:	f005 f9bf 	bl	1a070 <hal_watchdog_enable>
#endif

    err = os_arch_os_start();
   14cf2:	f000 fed9 	bl	15aa8 <os_arch_os_start>
    assert(err == OS_OK);
   14cf6:	b900      	cbnz	r0, 14cfa <os_start+0xe>
#else
    assert(0);
#endif
}
   14cf8:	bd08      	pop	{r3, pc}
    assert(err == OS_OK);
   14cfa:	f7ff fc97 	bl	1462c <hal_debugger_connected>
   14cfe:	b100      	cbz	r0, 14d02 <os_start+0x16>
   14d00:	be01      	bkpt	0x0001
   14d02:	2300      	movs	r3, #0
   14d04:	461a      	mov	r2, r3
   14d06:	4619      	mov	r1, r3
   14d08:	4618      	mov	r0, r3
   14d0a:	f7ff fe79 	bl	14a00 <__assert_func>
	...

00014d10 <os_pkg_init>:
    hal_system_reset();
}

void
os_pkg_init(void)
{
   14d10:	b508      	push	{r3, lr}
    os_error_t err;

    /* Ensure this function only gets called by sysinit. */
    SYSINIT_ASSERT_ACTIVE();
   14d12:	4b11      	ldr	r3, [pc, #68]	; (14d58 <os_pkg_init+0x48>)
   14d14:	781b      	ldrb	r3, [r3, #0]
   14d16:	b153      	cbz	r3, 14d2e <os_pkg_init+0x1e>

    err = os_dev_initialize_all(OS_DEV_INIT_KERNEL);
   14d18:	2003      	movs	r0, #3
   14d1a:	f000 f8db 	bl	14ed4 <os_dev_initialize_all>
    assert(err == OS_OK);
   14d1e:	f010 0fff 	tst.w	r0, #255	; 0xff
   14d22:	d10e      	bne.n	14d42 <os_pkg_init+0x32>

    os_mempool_module_init();
   14d24:	f000 f9dc 	bl	150e0 <os_mempool_module_init>
    os_msys_init();
   14d28:	f000 fa3c 	bl	151a4 <os_msys_init>
}
   14d2c:	bd08      	pop	{r3, pc}
    SYSINIT_ASSERT_ACTIVE();
   14d2e:	f7ff fc7d 	bl	1462c <hal_debugger_connected>
   14d32:	b100      	cbz	r0, 14d36 <os_pkg_init+0x26>
   14d34:	be01      	bkpt	0x0001
   14d36:	2300      	movs	r3, #0
   14d38:	461a      	mov	r2, r3
   14d3a:	4619      	mov	r1, r3
   14d3c:	4618      	mov	r0, r3
   14d3e:	f7ff fe5f 	bl	14a00 <__assert_func>
    assert(err == OS_OK);
   14d42:	f7ff fc73 	bl	1462c <hal_debugger_connected>
   14d46:	b100      	cbz	r0, 14d4a <os_pkg_init+0x3a>
   14d48:	be01      	bkpt	0x0001
   14d4a:	2300      	movs	r3, #0
   14d4c:	461a      	mov	r2, r3
   14d4e:	4619      	mov	r1, r3
   14d50:	4618      	mov	r0, r3
   14d52:	f7ff fe55 	bl	14a00 <__assert_func>
   14d56:	bf00      	nop
   14d58:	10002418 	.word	0x10002418

00014d5c <os_callout_tick>:
 * to run, it posts an event for each callout that's ready to run,
 * to the event queue provided to os_callout_init().
 */
void
os_callout_tick(void)
{
   14d5c:	b538      	push	{r3, r4, r5, lr}
    struct os_callout *c;
    uint32_t now;

    os_trace_api_void(OS_TRACE_ID_CALLOUT_TICK);

    now = os_time_get();
   14d5e:	f000 fdb7 	bl	158d0 <os_time_get>
   14d62:	4605      	mov	r5, r0
   14d64:	e00f      	b.n	14d86 <os_callout_tick+0x2a>
    while (1) {
        OS_ENTER_CRITICAL(sr);
        c = TAILQ_FIRST(&g_callout_list);
        if (c) {
            if (OS_TIME_TICK_GEQ(now, c->c_ticks)) {
                TAILQ_REMOVE(&g_callout_list, c, c_next);
   14d66:	69e2      	ldr	r2, [r4, #28]
   14d68:	4b12      	ldr	r3, [pc, #72]	; (14db4 <os_callout_tick+0x58>)
   14d6a:	605a      	str	r2, [r3, #4]
   14d6c:	69e3      	ldr	r3, [r4, #28]
   14d6e:	69a2      	ldr	r2, [r4, #24]
   14d70:	601a      	str	r2, [r3, #0]
                c->c_next.tqe_prev = NULL;
   14d72:	2300      	movs	r3, #0
   14d74:	61e3      	str	r3, [r4, #28]
            } else {
                c = NULL;
            }
        }
        OS_EXIT_CRITICAL(sr);
   14d76:	f000 fe01 	bl	1597c <os_arch_restore_sr>

        if (c) {
   14d7a:	b1d4      	cbz	r4, 14db2 <os_callout_tick+0x56>
            if (c->c_evq) {
   14d7c:	6920      	ldr	r0, [r4, #16]
   14d7e:	b1a0      	cbz	r0, 14daa <os_callout_tick+0x4e>
                os_eventq_put(c->c_evq, &c->c_ev);
   14d80:	4621      	mov	r1, r4
   14d82:	f000 f904 	bl	14f8e <os_eventq_put>
        OS_ENTER_CRITICAL(sr);
   14d86:	f000 fdf3 	bl	15970 <os_arch_save_sr>
        c = TAILQ_FIRST(&g_callout_list);
   14d8a:	4b0a      	ldr	r3, [pc, #40]	; (14db4 <os_callout_tick+0x58>)
   14d8c:	681c      	ldr	r4, [r3, #0]
        if (c) {
   14d8e:	2c00      	cmp	r4, #0
   14d90:	d0f1      	beq.n	14d76 <os_callout_tick+0x1a>
            if (OS_TIME_TICK_GEQ(now, c->c_ticks)) {
   14d92:	6963      	ldr	r3, [r4, #20]
   14d94:	1aeb      	subs	r3, r5, r3
   14d96:	2b00      	cmp	r3, #0
   14d98:	db05      	blt.n	14da6 <os_callout_tick+0x4a>
                TAILQ_REMOVE(&g_callout_list, c, c_next);
   14d9a:	69a3      	ldr	r3, [r4, #24]
   14d9c:	2b00      	cmp	r3, #0
   14d9e:	d0e2      	beq.n	14d66 <os_callout_tick+0xa>
   14da0:	69e2      	ldr	r2, [r4, #28]
   14da2:	61da      	str	r2, [r3, #28]
   14da4:	e7e2      	b.n	14d6c <os_callout_tick+0x10>
                c = NULL;
   14da6:	2400      	movs	r4, #0
   14da8:	e7e5      	b.n	14d76 <os_callout_tick+0x1a>
            } else {
                c->c_ev.ev_cb(&c->c_ev);
   14daa:	6863      	ldr	r3, [r4, #4]
   14dac:	4620      	mov	r0, r4
   14dae:	4798      	blx	r3
   14db0:	e7e9      	b.n	14d86 <os_callout_tick+0x2a>
            break;
        }
    }

    os_trace_api_ret(OS_TRACE_ID_CALLOUT_TICK);
}
   14db2:	bd38      	pop	{r3, r4, r5, pc}
   14db4:	100013cc 	.word	0x100013cc

00014db8 <os_callout_wakeup_ticks>:
 *
 * @return Number of ticks to first pending callout
 */
os_time_t
os_callout_wakeup_ticks(os_time_t now)
{
   14db8:	b510      	push	{r4, lr}
   14dba:	4604      	mov	r4, r0
    os_time_t rt;
    struct os_callout *c;

    OS_ASSERT_CRITICAL();
   14dbc:	f000 fde1 	bl	15982 <os_arch_in_critical>
   14dc0:	b130      	cbz	r0, 14dd0 <os_callout_wakeup_ticks+0x18>

    c = TAILQ_FIRST(&g_callout_list);
   14dc2:	4b0b      	ldr	r3, [pc, #44]	; (14df0 <os_callout_wakeup_ticks+0x38>)
   14dc4:	681b      	ldr	r3, [r3, #0]
    if (c != NULL) {
   14dc6:	b17b      	cbz	r3, 14de8 <os_callout_wakeup_ticks+0x30>
        if (OS_TIME_TICK_GEQ(c->c_ticks, now)) {
   14dc8:	6958      	ldr	r0, [r3, #20]
   14dca:	1b00      	subs	r0, r0, r4
   14dcc:	d40a      	bmi.n	14de4 <os_callout_wakeup_ticks+0x2c>
    } else {
        rt = OS_TIMEOUT_NEVER;
    }

    return (rt);
}
   14dce:	bd10      	pop	{r4, pc}
    OS_ASSERT_CRITICAL();
   14dd0:	f7ff fc2c 	bl	1462c <hal_debugger_connected>
   14dd4:	b100      	cbz	r0, 14dd8 <os_callout_wakeup_ticks+0x20>
   14dd6:	be01      	bkpt	0x0001
   14dd8:	2300      	movs	r3, #0
   14dda:	461a      	mov	r2, r3
   14ddc:	4619      	mov	r1, r3
   14dde:	4618      	mov	r0, r3
   14de0:	f7ff fe0e 	bl	14a00 <__assert_func>
            rt = 0;     /* callout time is in the past */
   14de4:	2000      	movs	r0, #0
   14de6:	e7f2      	b.n	14dce <os_callout_wakeup_ticks+0x16>
        rt = OS_TIMEOUT_NEVER;
   14de8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    return (rt);
   14dec:	e7ef      	b.n	14dce <os_callout_wakeup_ticks+0x16>
   14dee:	bf00      	nop
   14df0:	100013cc 	.word	0x100013cc

00014df4 <os_dev_add>:
 *
 * @return 0 on success, non-zero on failure.
 */
static int
os_dev_add(struct os_dev *dev)
{
   14df4:	b430      	push	{r4, r5}
    struct os_dev *cur_dev;
    struct os_dev *prev_dev;

    /* If no devices present, insert into head */
    if (STAILQ_FIRST(&g_os_dev_list) == NULL) {
   14df6:	4b16      	ldr	r3, [pc, #88]	; (14e50 <os_dev_add+0x5c>)
   14df8:	681d      	ldr	r5, [r3, #0]
   14dfa:	b115      	cbz	r5, 14e02 <os_dev_add+0xe>
    /* Add devices to the list, sorted first by stage, then by
     * priority.  Keep sorted in this order for initialization
     * stage.
     */
    prev_dev = NULL;
    STAILQ_FOREACH(cur_dev, &g_os_dev_list, od_next) {
   14dfc:	462b      	mov	r3, r5
    prev_dev = NULL;
   14dfe:	2400      	movs	r4, #0
   14e00:	e008      	b.n	14e14 <os_dev_add+0x20>
        STAILQ_INSERT_HEAD(&g_os_dev_list, dev, od_next);
   14e02:	4603      	mov	r3, r0
   14e04:	f843 5f20 	str.w	r5, [r3, #32]!
   14e08:	4a11      	ldr	r2, [pc, #68]	; (14e50 <os_dev_add+0x5c>)
   14e0a:	6053      	str	r3, [r2, #4]
   14e0c:	6010      	str	r0, [r2, #0]
        return (0);
   14e0e:	e012      	b.n	14e36 <os_dev_add+0x42>
        } else if (dev->od_stage < cur_dev->od_stage ||
                   ((dev->od_stage == cur_dev->od_stage) &&
                    (dev->od_priority < cur_dev->od_priority))) {
            break;
        }
        prev_dev = cur_dev;
   14e10:	461c      	mov	r4, r3
    STAILQ_FOREACH(cur_dev, &g_os_dev_list, od_next) {
   14e12:	6a1b      	ldr	r3, [r3, #32]
   14e14:	b153      	cbz	r3, 14e2c <os_dev_add+0x38>
        if (dev == cur_dev) {
   14e16:	4283      	cmp	r3, r0
   14e18:	d00d      	beq.n	14e36 <os_dev_add+0x42>
        } else if (dev->od_stage < cur_dev->od_stage ||
   14e1a:	7e01      	ldrb	r1, [r0, #24]
   14e1c:	7e1a      	ldrb	r2, [r3, #24]
   14e1e:	4291      	cmp	r1, r2
   14e20:	d304      	bcc.n	14e2c <os_dev_add+0x38>
   14e22:	d1f5      	bne.n	14e10 <os_dev_add+0x1c>
                    (dev->od_priority < cur_dev->od_priority))) {
   14e24:	7e41      	ldrb	r1, [r0, #25]
   14e26:	7e5a      	ldrb	r2, [r3, #25]
                   ((dev->od_stage == cur_dev->od_stage) &&
   14e28:	4291      	cmp	r1, r2
   14e2a:	d2f1      	bcs.n	14e10 <os_dev_add+0x1c>
    }

    if (prev_dev) {
   14e2c:	b15c      	cbz	r4, 14e46 <os_dev_add+0x52>
        STAILQ_INSERT_AFTER(&g_os_dev_list, prev_dev, dev, od_next);
   14e2e:	6a23      	ldr	r3, [r4, #32]
   14e30:	6203      	str	r3, [r0, #32]
   14e32:	b11b      	cbz	r3, 14e3c <os_dev_add+0x48>
   14e34:	6220      	str	r0, [r4, #32]
    } else {
        STAILQ_INSERT_HEAD(&g_os_dev_list, dev, od_next);
    }

    return (0);
}
   14e36:	2000      	movs	r0, #0
   14e38:	bc30      	pop	{r4, r5}
   14e3a:	4770      	bx	lr
        STAILQ_INSERT_AFTER(&g_os_dev_list, prev_dev, dev, od_next);
   14e3c:	f100 0320 	add.w	r3, r0, #32
   14e40:	4a03      	ldr	r2, [pc, #12]	; (14e50 <os_dev_add+0x5c>)
   14e42:	6053      	str	r3, [r2, #4]
   14e44:	e7f6      	b.n	14e34 <os_dev_add+0x40>
        STAILQ_INSERT_HEAD(&g_os_dev_list, dev, od_next);
   14e46:	6205      	str	r5, [r0, #32]
   14e48:	4b01      	ldr	r3, [pc, #4]	; (14e50 <os_dev_add+0x5c>)
   14e4a:	6018      	str	r0, [r3, #0]
   14e4c:	e7f3      	b.n	14e36 <os_dev_add+0x42>
   14e4e:	bf00      	nop
   14e50:	100013d4 	.word	0x100013d4

00014e54 <os_dev_initialize>:
 *
 * @return 0 on success, non-zero on failure.
 */
static int
os_dev_initialize(struct os_dev *dev)
{
   14e54:	b510      	push	{r4, lr}
   14e56:	4604      	mov	r4, r0
    int rc;

    rc = dev->od_init(dev, dev->od_init_arg);
   14e58:	6903      	ldr	r3, [r0, #16]
   14e5a:	6941      	ldr	r1, [r0, #20]
   14e5c:	4798      	blx	r3
    if (rc != 0) {
   14e5e:	b128      	cbz	r0, 14e6c <os_dev_initialize+0x18>
        if (dev->od_flags & OS_DEV_F_INIT_CRITICAL) {
   14e60:	7ee3      	ldrb	r3, [r4, #27]
   14e62:	f013 0f08 	tst.w	r3, #8
   14e66:	d105      	bne.n	14e74 <os_dev_initialize+0x20>
            goto err;
        }
    } else {
        dev->od_flags |= OS_DEV_F_STATUS_READY;
    }
    return 0;
   14e68:	2000      	movs	r0, #0
   14e6a:	e003      	b.n	14e74 <os_dev_initialize+0x20>
        dev->od_flags |= OS_DEV_F_STATUS_READY;
   14e6c:	7ee3      	ldrb	r3, [r4, #27]
   14e6e:	f043 0301 	orr.w	r3, r3, #1
   14e72:	76e3      	strb	r3, [r4, #27]
err:
    return rc;
}
   14e74:	bd10      	pop	{r4, pc}

00014e76 <os_dev_init>:
{
   14e76:	b410      	push	{r4}
   14e78:	4604      	mov	r4, r0
    dev->od_name = name;
   14e7a:	61c1      	str	r1, [r0, #28]
    dev->od_stage = stage;
   14e7c:	7602      	strb	r2, [r0, #24]
    dev->od_priority = priority;
   14e7e:	7643      	strb	r3, [r0, #25]
    dev->od_flags = 0;
   14e80:	2000      	movs	r0, #0
   14e82:	76e0      	strb	r0, [r4, #27]
    dev->od_open_ref = 0;
   14e84:	76a0      	strb	r0, [r4, #26]
    dev->od_init = od_init;
   14e86:	9b01      	ldr	r3, [sp, #4]
   14e88:	6123      	str	r3, [r4, #16]
    dev->od_init_arg = arg;
   14e8a:	9b02      	ldr	r3, [sp, #8]
   14e8c:	6163      	str	r3, [r4, #20]
    memset(&dev->od_handlers, 0, sizeof(dev->od_handlers));
   14e8e:	6020      	str	r0, [r4, #0]
   14e90:	6060      	str	r0, [r4, #4]
   14e92:	60a0      	str	r0, [r4, #8]
   14e94:	60e0      	str	r0, [r4, #12]
}
   14e96:	bc10      	pop	{r4}
   14e98:	4770      	bx	lr
	...

00014e9c <os_dev_create>:

int
os_dev_create(struct os_dev *dev, const char *name, uint8_t stage,
        uint8_t priority, os_dev_init_func_t od_init, void *arg)
{
   14e9c:	b530      	push	{r4, r5, lr}
   14e9e:	b083      	sub	sp, #12
   14ea0:	4604      	mov	r4, r0
    int rc;

    rc = os_dev_init(dev, name, stage, priority, od_init, arg);
   14ea2:	9d07      	ldr	r5, [sp, #28]
   14ea4:	9501      	str	r5, [sp, #4]
   14ea6:	9d06      	ldr	r5, [sp, #24]
   14ea8:	9500      	str	r5, [sp, #0]
   14eaa:	f7ff ffe4 	bl	14e76 <os_dev_init>
    if (rc != 0) {
   14eae:	b108      	cbz	r0, 14eb4 <os_dev_create+0x18>
    if (g_os_started) {
        rc = os_dev_initialize(dev);
    }
err:
    return (rc);
}
   14eb0:	b003      	add	sp, #12
   14eb2:	bd30      	pop	{r4, r5, pc}
    rc = os_dev_add(dev);
   14eb4:	4620      	mov	r0, r4
   14eb6:	f7ff ff9d 	bl	14df4 <os_dev_add>
    if (rc != 0) {
   14eba:	2800      	cmp	r0, #0
   14ebc:	d1f8      	bne.n	14eb0 <os_dev_create+0x14>
    if (g_os_started) {
   14ebe:	4b04      	ldr	r3, [pc, #16]	; (14ed0 <os_dev_create+0x34>)
   14ec0:	681b      	ldr	r3, [r3, #0]
   14ec2:	2b00      	cmp	r3, #0
   14ec4:	d0f4      	beq.n	14eb0 <os_dev_create+0x14>
        rc = os_dev_initialize(dev);
   14ec6:	4620      	mov	r0, r4
   14ec8:	f7ff ffc4 	bl	14e54 <os_dev_initialize>
    return (rc);
   14ecc:	e7f0      	b.n	14eb0 <os_dev_create+0x14>
   14ece:	bf00      	nop
   14ed0:	100013c8 	.word	0x100013c8

00014ed4 <os_dev_initialize_all>:

int
os_dev_initialize_all(uint8_t stage)
{
   14ed4:	b538      	push	{r3, r4, r5, lr}
   14ed6:	4605      	mov	r5, r0
    struct os_dev *dev;
    int rc = 0;

    STAILQ_FOREACH(dev, &g_os_dev_list, od_next) {
   14ed8:	4b08      	ldr	r3, [pc, #32]	; (14efc <os_dev_initialize_all+0x28>)
   14eda:	681c      	ldr	r4, [r3, #0]
    int rc = 0;
   14edc:	2200      	movs	r2, #0
    STAILQ_FOREACH(dev, &g_os_dev_list, od_next) {
   14ede:	e000      	b.n	14ee2 <os_dev_initialize_all+0xe>
   14ee0:	6a24      	ldr	r4, [r4, #32]
   14ee2:	b144      	cbz	r4, 14ef6 <os_dev_initialize_all+0x22>
        if (dev->od_stage == stage) {
   14ee4:	7e23      	ldrb	r3, [r4, #24]
   14ee6:	42ab      	cmp	r3, r5
   14ee8:	d1fa      	bne.n	14ee0 <os_dev_initialize_all+0xc>
            rc = os_dev_initialize(dev);
   14eea:	4620      	mov	r0, r4
   14eec:	f7ff ffb2 	bl	14e54 <os_dev_initialize>
            if (rc) {
   14ef0:	4602      	mov	r2, r0
   14ef2:	2800      	cmp	r0, #0
   14ef4:	d0f4      	beq.n	14ee0 <os_dev_initialize_all+0xc>
            }
        }
    }

    return (rc);
}
   14ef6:	4610      	mov	r0, r2
   14ef8:	bd38      	pop	{r3, r4, r5, pc}
   14efa:	bf00      	nop
   14efc:	100013d4 	.word	0x100013d4

00014f00 <os_dev_lookup>:
    return (rc);
}

struct os_dev *
os_dev_lookup(const char *name)
{
   14f00:	b538      	push	{r3, r4, r5, lr}
   14f02:	4605      	mov	r5, r0
    struct os_dev *dev;

    dev = NULL;
    STAILQ_FOREACH(dev, &g_os_dev_list, od_next) {
   14f04:	4b05      	ldr	r3, [pc, #20]	; (14f1c <os_dev_lookup+0x1c>)
   14f06:	681c      	ldr	r4, [r3, #0]
   14f08:	b134      	cbz	r4, 14f18 <os_dev_lookup+0x18>
        if (!strcmp(dev->od_name, name)) {
   14f0a:	4629      	mov	r1, r5
   14f0c:	69e0      	ldr	r0, [r4, #28]
   14f0e:	f000 fe4f 	bl	15bb0 <strcmp>
   14f12:	b108      	cbz	r0, 14f18 <os_dev_lookup+0x18>
    STAILQ_FOREACH(dev, &g_os_dev_list, od_next) {
   14f14:	6a24      	ldr	r4, [r4, #32]
   14f16:	e7f7      	b.n	14f08 <os_dev_lookup+0x8>
            break;
        }
    }
    return (dev);
}
   14f18:	4620      	mov	r0, r4
   14f1a:	bd38      	pop	{r3, r4, r5, pc}
   14f1c:	100013d4 	.word	0x100013d4

00014f20 <os_dev_open>:

struct os_dev *
os_dev_open(const char *devname, uint32_t timo, void *arg)
{
   14f20:	b570      	push	{r4, r5, r6, lr}
   14f22:	460d      	mov	r5, r1
   14f24:	4616      	mov	r6, r2
    struct os_dev *dev;
    os_sr_t sr;
    int rc;

    dev = os_dev_lookup(devname);
   14f26:	f7ff ffeb 	bl	14f00 <os_dev_lookup>
    if (dev == NULL) {
   14f2a:	4604      	mov	r4, r0
   14f2c:	b1a0      	cbz	r0, 14f58 <os_dev_open+0x38>
        return (NULL);
    }

    /* Device is not ready to be opened. */
    if ((dev->od_flags & OS_DEV_F_STATUS_READY) == 0) {
   14f2e:	7ec3      	ldrb	r3, [r0, #27]
   14f30:	f013 0f01 	tst.w	r3, #1
   14f34:	d012      	beq.n	14f5c <os_dev_open+0x3c>
        return (NULL);
    }

    if (dev->od_handlers.od_open) {
   14f36:	6803      	ldr	r3, [r0, #0]
   14f38:	b11b      	cbz	r3, 14f42 <os_dev_open+0x22>
        rc = dev->od_handlers.od_open(dev, timo, arg);
   14f3a:	4632      	mov	r2, r6
   14f3c:	4629      	mov	r1, r5
   14f3e:	4798      	blx	r3
        if (rc != 0) {
   14f40:	b970      	cbnz	r0, 14f60 <os_dev_open+0x40>
            goto err;
        }
    }

    OS_ENTER_CRITICAL(sr);
   14f42:	f000 fd15 	bl	15970 <os_arch_save_sr>
    ++dev->od_open_ref;
   14f46:	7ea3      	ldrb	r3, [r4, #26]
   14f48:	3301      	adds	r3, #1
   14f4a:	76a3      	strb	r3, [r4, #26]
    dev->od_flags |= OS_DEV_F_STATUS_OPEN;
   14f4c:	7ee3      	ldrb	r3, [r4, #27]
   14f4e:	f043 0302 	orr.w	r3, r3, #2
   14f52:	76e3      	strb	r3, [r4, #27]
    OS_EXIT_CRITICAL(sr);
   14f54:	f000 fd12 	bl	1597c <os_arch_restore_sr>

    return (dev);
err:
    return (NULL);
}
   14f58:	4620      	mov	r0, r4
   14f5a:	bd70      	pop	{r4, r5, r6, pc}
        return (NULL);
   14f5c:	2400      	movs	r4, #0
   14f5e:	e7fb      	b.n	14f58 <os_dev_open+0x38>
    return (NULL);
   14f60:	2400      	movs	r4, #0
   14f62:	e7f9      	b.n	14f58 <os_dev_open+0x38>

00014f64 <os_dev_reset>:
}

void
os_dev_reset(void)
{
    STAILQ_INIT(&g_os_dev_list);
   14f64:	4b02      	ldr	r3, [pc, #8]	; (14f70 <os_dev_reset+0xc>)
   14f66:	2200      	movs	r2, #0
   14f68:	601a      	str	r2, [r3, #0]
   14f6a:	605b      	str	r3, [r3, #4]
}
   14f6c:	4770      	bx	lr
   14f6e:	bf00      	nop
   14f70:	100013d4 	.word	0x100013d4

00014f74 <os_eventq_init>:
static struct os_eventq os_eventq_main;

void
os_eventq_init(struct os_eventq *evq)
{
    memset(evq, 0, sizeof(*evq));
   14f74:	2200      	movs	r2, #0
   14f76:	6002      	str	r2, [r0, #0]
   14f78:	6042      	str	r2, [r0, #4]
    STAILQ_INIT(&evq->evq_list);
   14f7a:	4603      	mov	r3, r0
   14f7c:	f843 2f08 	str.w	r2, [r3, #8]!
   14f80:	60c3      	str	r3, [r0, #12]
}
   14f82:	4770      	bx	lr

00014f84 <os_eventq_inited>:

int
os_eventq_inited(const struct os_eventq *evq)
{
    return evq->evq_list.stqh_last != NULL;
   14f84:	68c0      	ldr	r0, [r0, #12]
}
   14f86:	3800      	subs	r0, #0
   14f88:	bf18      	it	ne
   14f8a:	2001      	movne	r0, #1
   14f8c:	4770      	bx	lr

00014f8e <os_eventq_put>:

void
os_eventq_put(struct os_eventq *evq, struct os_event *ev)
{
   14f8e:	b570      	push	{r4, r5, r6, lr}
    int resched;
    os_sr_t sr;

    assert(evq != NULL && os_eventq_inited(evq));
   14f90:	b1f0      	cbz	r0, 14fd0 <os_eventq_put+0x42>
   14f92:	460c      	mov	r4, r1
   14f94:	4606      	mov	r6, r0
   14f96:	f7ff fff5 	bl	14f84 <os_eventq_inited>
   14f9a:	b1c8      	cbz	r0, 14fd0 <os_eventq_put+0x42>

    os_trace_api_u32x2(OS_TRACE_ID_EVENTQ_PUT, (uint32_t)evq, (uint32_t)ev);

    OS_ENTER_CRITICAL(sr);
   14f9c:	f000 fce8 	bl	15970 <os_arch_save_sr>
   14fa0:	4605      	mov	r5, r0

    /* Do not queue if already queued */
    if (OS_EVENT_QUEUED(ev)) {
   14fa2:	7823      	ldrb	r3, [r4, #0]
   14fa4:	b9f3      	cbnz	r3, 14fe4 <os_eventq_put+0x56>
        os_trace_api_ret(OS_TRACE_ID_EVENTQ_PUT);
        return;
    }

    /* Queue the event */
    ev->ev_queued = 1;
   14fa6:	2301      	movs	r3, #1
   14fa8:	7023      	strb	r3, [r4, #0]
    STAILQ_INSERT_TAIL(&evq->evq_list, ev, ev_next);
   14faa:	2300      	movs	r3, #0
   14fac:	60e3      	str	r3, [r4, #12]
   14fae:	68f3      	ldr	r3, [r6, #12]
   14fb0:	601c      	str	r4, [r3, #0]
   14fb2:	340c      	adds	r4, #12
   14fb4:	60f4      	str	r4, [r6, #12]

    resched = 0;
    if (evq->evq_task) {
   14fb6:	6870      	ldr	r0, [r6, #4]
   14fb8:	b1d8      	cbz	r0, 14ff2 <os_eventq_put+0x64>
        /* If task waiting on event, wake it up.
         * Check if task is sleeping, because another event
         * queue may have woken this task up beforehand.
         */
        if (evq->evq_task->t_state == OS_TASK_SLEEP) {
   14fba:	7b03      	ldrb	r3, [r0, #12]
   14fbc:	2b02      	cmp	r3, #2
   14fbe:	d014      	beq.n	14fea <os_eventq_put+0x5c>
    resched = 0;
   14fc0:	2400      	movs	r4, #0
            resched = 1;
        }
        /* Either way, NULL out the task, because the task will
         * be awake upon exit of this function.
         */
        evq->evq_task = NULL;
   14fc2:	2300      	movs	r3, #0
   14fc4:	6073      	str	r3, [r6, #4]
    }

    OS_EXIT_CRITICAL(sr);
   14fc6:	4628      	mov	r0, r5
   14fc8:	f000 fcd8 	bl	1597c <os_arch_restore_sr>

    if (resched) {
   14fcc:	b99c      	cbnz	r4, 14ff6 <os_eventq_put+0x68>
        os_sched(NULL);
    }

    os_trace_api_ret(OS_TRACE_ID_EVENTQ_PUT);
}
   14fce:	bd70      	pop	{r4, r5, r6, pc}
    assert(evq != NULL && os_eventq_inited(evq));
   14fd0:	f7ff fb2c 	bl	1462c <hal_debugger_connected>
   14fd4:	b100      	cbz	r0, 14fd8 <os_eventq_put+0x4a>
   14fd6:	be01      	bkpt	0x0001
   14fd8:	2300      	movs	r3, #0
   14fda:	461a      	mov	r2, r3
   14fdc:	4619      	mov	r1, r3
   14fde:	4618      	mov	r0, r3
   14fe0:	f7ff fd0e 	bl	14a00 <__assert_func>
        OS_EXIT_CRITICAL(sr);
   14fe4:	f000 fcca 	bl	1597c <os_arch_restore_sr>
        return;
   14fe8:	e7f1      	b.n	14fce <os_eventq_put+0x40>
            os_sched_wakeup(evq->evq_task);
   14fea:	f000 fae5 	bl	155b8 <os_sched_wakeup>
            resched = 1;
   14fee:	2401      	movs	r4, #1
   14ff0:	e7e7      	b.n	14fc2 <os_eventq_put+0x34>
    resched = 0;
   14ff2:	2400      	movs	r4, #0
   14ff4:	e7e7      	b.n	14fc6 <os_eventq_put+0x38>
        os_sched(NULL);
   14ff6:	2000      	movs	r0, #0
   14ff8:	f000 fb6a 	bl	156d0 <os_sched>
   14ffc:	e7e7      	b.n	14fce <os_eventq_put+0x40>

00014ffe <os_eventq_get_no_wait>:

struct os_event *
os_eventq_get_no_wait(struct os_eventq *evq)
{
   14ffe:	4603      	mov	r3, r0
    struct os_event *ev;

    os_trace_api_u32(OS_TRACE_ID_EVENTQ_GET_NO_WAIT, (uint32_t)evq);

    ev = STAILQ_FIRST(&evq->evq_list);
   15000:	6880      	ldr	r0, [r0, #8]
    if (ev) {
   15002:	b120      	cbz	r0, 1500e <os_eventq_get_no_wait+0x10>
        STAILQ_REMOVE(&evq->evq_list, ev, os_event, ev_next);
   15004:	68c2      	ldr	r2, [r0, #12]
   15006:	609a      	str	r2, [r3, #8]
   15008:	b112      	cbz	r2, 15010 <os_eventq_get_no_wait+0x12>
        ev->ev_queued = 0;
   1500a:	2300      	movs	r3, #0
   1500c:	7003      	strb	r3, [r0, #0]
    }

    os_trace_api_ret_u32(OS_TRACE_ID_EVENTQ_GET_NO_WAIT, (uint32_t)ev);

    return ev;
}
   1500e:	4770      	bx	lr
        STAILQ_REMOVE(&evq->evq_list, ev, os_event, ev_next);
   15010:	f103 0208 	add.w	r2, r3, #8
   15014:	60da      	str	r2, [r3, #12]
   15016:	e7f8      	b.n	1500a <os_eventq_get_no_wait+0xc>

00015018 <os_eventq_dflt_get>:

struct os_eventq *
os_eventq_dflt_get(void)
{
    return &os_eventq_main;
}
   15018:	4800      	ldr	r0, [pc, #0]	; (1501c <os_eventq_dflt_get+0x4>)
   1501a:	4770      	bx	lr
   1501c:	100013dc 	.word	0x100013dc

00015020 <os_mempool_init_internal>:
    int i;
    uint8_t *block_addr;
    struct os_memblock *block_ptr;

    /* Check for valid parameters */
    if (!mp || (block_size == 0)) {
   15020:	2800      	cmp	r0, #0
   15022:	d031      	beq.n	15088 <os_mempool_init_internal+0x68>
{
   15024:	b430      	push	{r4, r5}
   15026:	4604      	mov	r4, r0
    if (!mp || (block_size == 0)) {
   15028:	2a00      	cmp	r2, #0
   1502a:	d02f      	beq.n	1508c <os_mempool_init_internal+0x6c>
        return OS_INVALID_PARM;
    }

    if ((!membuf) && (blocks != 0)) {
   1502c:	b1bb      	cbz	r3, 1505e <os_mempool_init_internal+0x3e>
        return OS_INVALID_PARM;
    }

    if (membuf != NULL) {
   1502e:	b113      	cbz	r3, 15036 <os_mempool_init_internal+0x16>
        /* Blocks need to be sized properly and memory buffer should be
         * aligned
         */
        if (((uint32_t)membuf & (OS_ALIGNMENT - 1)) != 0) {
   15030:	f013 0f03 	tst.w	r3, #3
   15034:	d12c      	bne.n	15090 <os_mempool_init_internal+0x70>
            return OS_MEM_NOT_ALIGNED;
        }
    }

    /* Initialize the memory pool structure */
    mp->mp_block_size = block_size;
   15036:	6022      	str	r2, [r4, #0]
    mp->mp_num_free = blocks;
   15038:	80e1      	strh	r1, [r4, #6]
    mp->mp_min_free = blocks;
   1503a:	8121      	strh	r1, [r4, #8]
    mp->mp_flags = flags;
   1503c:	f89d 000c 	ldrb.w	r0, [sp, #12]
   15040:	72a0      	strb	r0, [r4, #10]
    mp->mp_num_blocks = blocks;
   15042:	80a1      	strh	r1, [r4, #4]
    mp->mp_membuf_addr = (uint32_t)membuf;
   15044:	60e3      	str	r3, [r4, #12]
    mp->name = name;
   15046:	9802      	ldr	r0, [sp, #8]
   15048:	61a0      	str	r0, [r4, #24]
    SLIST_FIRST(mp) = membuf;
   1504a:	6163      	str	r3, [r4, #20]

    if (blocks > 0) {
   1504c:	b199      	cbz	r1, 15076 <os_mempool_init_internal+0x56>
        os_mempool_poison(mp, membuf);
        os_mempool_guard(mp, membuf);
        true_block_size = OS_MEMPOOL_TRUE_BLOCK_SIZE(mp);
   1504e:	f012 0f03 	tst.w	r2, #3
   15052:	d002      	beq.n	1505a <os_mempool_init_internal+0x3a>
   15054:	f022 0203 	bic.w	r2, r2, #3
   15058:	3204      	adds	r2, #4

        /* Chain the memory blocks to the free list */
        block_addr = (uint8_t *)membuf;
        block_ptr = (struct os_memblock *)block_addr;
        for (i = 1; i < blocks; i++) {
   1505a:	2001      	movs	r0, #1
   1505c:	e007      	b.n	1506e <os_mempool_init_internal+0x4e>
    if ((!membuf) && (blocks != 0)) {
   1505e:	2900      	cmp	r1, #0
   15060:	d0e5      	beq.n	1502e <os_mempool_init_internal+0xe>
        return OS_INVALID_PARM;
   15062:	2003      	movs	r0, #3
   15064:	e00e      	b.n	15084 <os_mempool_init_internal+0x64>
            block_addr += true_block_size;
   15066:	189d      	adds	r5, r3, r2
            os_mempool_poison(mp, block_addr);
            os_mempool_guard(mp, block_addr);
            SLIST_NEXT(block_ptr, mb_next) = (struct os_memblock *)block_addr;
   15068:	601d      	str	r5, [r3, #0]
        for (i = 1; i < blocks; i++) {
   1506a:	3001      	adds	r0, #1
            block_addr += true_block_size;
   1506c:	462b      	mov	r3, r5
        for (i = 1; i < blocks; i++) {
   1506e:	4281      	cmp	r1, r0
   15070:	dcf9      	bgt.n	15066 <os_mempool_init_internal+0x46>
            block_ptr = (struct os_memblock *)block_addr;
        }

        /* Last one in the list should be NULL */
        SLIST_NEXT(block_ptr, mb_next) = NULL;
   15072:	2200      	movs	r2, #0
   15074:	601a      	str	r2, [r3, #0]
    }

    STAILQ_INSERT_TAIL(&g_os_mempool_list, mp, mp_list);
   15076:	2000      	movs	r0, #0
   15078:	6120      	str	r0, [r4, #16]
   1507a:	4b06      	ldr	r3, [pc, #24]	; (15094 <os_mempool_init_internal+0x74>)
   1507c:	685a      	ldr	r2, [r3, #4]
   1507e:	6014      	str	r4, [r2, #0]
   15080:	3410      	adds	r4, #16
   15082:	605c      	str	r4, [r3, #4]

    return OS_OK;
}
   15084:	bc30      	pop	{r4, r5}
   15086:	4770      	bx	lr
        return OS_INVALID_PARM;
   15088:	2003      	movs	r0, #3
}
   1508a:	4770      	bx	lr
        return OS_INVALID_PARM;
   1508c:	2003      	movs	r0, #3
   1508e:	e7f9      	b.n	15084 <os_mempool_init_internal+0x64>
            return OS_MEM_NOT_ALIGNED;
   15090:	2004      	movs	r0, #4
   15092:	e7f7      	b.n	15084 <os_mempool_init_internal+0x64>
   15094:	100013ec 	.word	0x100013ec

00015098 <os_mempool_init>:

os_error_t
os_mempool_init(struct os_mempool *mp, uint16_t blocks, uint32_t block_size,
                void *membuf, char *name)
{
   15098:	b510      	push	{r4, lr}
   1509a:	b082      	sub	sp, #8
    return os_mempool_init_internal(mp, blocks, block_size, membuf, name, 0);
   1509c:	2400      	movs	r4, #0
   1509e:	9401      	str	r4, [sp, #4]
   150a0:	9c04      	ldr	r4, [sp, #16]
   150a2:	9400      	str	r4, [sp, #0]
   150a4:	f7ff ffbc 	bl	15020 <os_mempool_init_internal>
}
   150a8:	b002      	add	sp, #8
   150aa:	bd10      	pop	{r4, pc}

000150ac <os_memblock_get>:
    return 1;
}

void *
os_memblock_get(struct os_mempool *mp)
{
   150ac:	b538      	push	{r3, r4, r5, lr}

    os_trace_api_u32(OS_TRACE_ID_MEMBLOCK_GET, (uint32_t)mp);

    /* Check to make sure they passed in a memory pool (or something) */
    block = NULL;
    if (mp) {
   150ae:	4604      	mov	r4, r0
   150b0:	b198      	cbz	r0, 150da <os_memblock_get+0x2e>
        OS_ENTER_CRITICAL(sr);
   150b2:	f000 fc5d 	bl	15970 <os_arch_save_sr>
        /* Check for any free */
        if (mp->mp_num_free) {
   150b6:	88e3      	ldrh	r3, [r4, #6]
   150b8:	b153      	cbz	r3, 150d0 <os_memblock_get+0x24>
            /* Get a free block */
            block = SLIST_FIRST(mp);
   150ba:	6965      	ldr	r5, [r4, #20]

            /* Set new free list head */
            SLIST_FIRST(mp) = SLIST_NEXT(block, mb_next);
   150bc:	682a      	ldr	r2, [r5, #0]
   150be:	6162      	str	r2, [r4, #20]

            /* Decrement number free by 1 */
            mp->mp_num_free--;
   150c0:	3b01      	subs	r3, #1
   150c2:	b29b      	uxth	r3, r3
   150c4:	80e3      	strh	r3, [r4, #6]
            if (mp->mp_min_free > mp->mp_num_free) {
   150c6:	8922      	ldrh	r2, [r4, #8]
   150c8:	4293      	cmp	r3, r2
   150ca:	d202      	bcs.n	150d2 <os_memblock_get+0x26>
                mp->mp_min_free = mp->mp_num_free;
   150cc:	8123      	strh	r3, [r4, #8]
   150ce:	e000      	b.n	150d2 <os_memblock_get+0x26>
    block = NULL;
   150d0:	2500      	movs	r5, #0
            }
        }
        OS_EXIT_CRITICAL(sr);
   150d2:	f000 fc53 	bl	1597c <os_arch_restore_sr>
    }

    os_trace_api_ret_u32(OS_TRACE_ID_MEMBLOCK_GET, (uint32_t)block);

    return (void *)block;
}
   150d6:	4628      	mov	r0, r5
   150d8:	bd38      	pop	{r3, r4, r5, pc}
    block = NULL;
   150da:	4605      	mov	r5, r0
    return (void *)block;
   150dc:	e7fb      	b.n	150d6 <os_memblock_get+0x2a>
	...

000150e0 <os_mempool_module_init>:
}

void
os_mempool_module_init(void)
{
    STAILQ_INIT(&g_os_mempool_list);
   150e0:	4b02      	ldr	r3, [pc, #8]	; (150ec <os_mempool_module_init+0xc>)
   150e2:	2200      	movs	r2, #0
   150e4:	601a      	str	r2, [r3, #0]
   150e6:	605b      	str	r3, [r3, #4]
}
   150e8:	4770      	bx	lr
   150ea:	bf00      	nop
   150ec:	100013ec 	.word	0x100013ec

000150f0 <os_msys_register>:
static struct os_sanity_check os_msys_sc;
#endif

int
os_msys_register(struct os_mbuf_pool *new_pool)
{
   150f0:	b430      	push	{r4, r5}
    struct os_mbuf_pool *prev;

    /* We want to have order from smallest to biggest mempool. */
    prev = NULL;
    pool = NULL;
    STAILQ_FOREACH(pool, &g_msys_pool_list, omp_next) {
   150f2:	4b11      	ldr	r3, [pc, #68]	; (15138 <os_msys_register+0x48>)
   150f4:	681d      	ldr	r5, [r3, #0]
   150f6:	462b      	mov	r3, r5
    prev = NULL;
   150f8:	2400      	movs	r4, #0
    STAILQ_FOREACH(pool, &g_msys_pool_list, omp_next) {
   150fa:	b133      	cbz	r3, 1510a <os_msys_register+0x1a>
        if (new_pool->omp_databuf_len < pool->omp_databuf_len) {
   150fc:	8801      	ldrh	r1, [r0, #0]
   150fe:	881a      	ldrh	r2, [r3, #0]
   15100:	4291      	cmp	r1, r2
   15102:	d302      	bcc.n	1510a <os_msys_register+0x1a>
            break;
        }
        prev = pool;
   15104:	461c      	mov	r4, r3
    STAILQ_FOREACH(pool, &g_msys_pool_list, omp_next) {
   15106:	689b      	ldr	r3, [r3, #8]
   15108:	e7f7      	b.n	150fa <os_msys_register+0xa>
    }

    if (prev) {
   1510a:	b15c      	cbz	r4, 15124 <os_msys_register+0x34>
        STAILQ_INSERT_AFTER(&g_msys_pool_list, prev, new_pool, omp_next);
   1510c:	68a3      	ldr	r3, [r4, #8]
   1510e:	6083      	str	r3, [r0, #8]
   15110:	b11b      	cbz	r3, 1511a <os_msys_register+0x2a>
   15112:	60a0      	str	r0, [r4, #8]
    } else {
        STAILQ_INSERT_HEAD(&g_msys_pool_list, new_pool, omp_next);
    }

    return (0);
}
   15114:	2000      	movs	r0, #0
   15116:	bc30      	pop	{r4, r5}
   15118:	4770      	bx	lr
        STAILQ_INSERT_AFTER(&g_msys_pool_list, prev, new_pool, omp_next);
   1511a:	f100 0308 	add.w	r3, r0, #8
   1511e:	4a06      	ldr	r2, [pc, #24]	; (15138 <os_msys_register+0x48>)
   15120:	6053      	str	r3, [r2, #4]
   15122:	e7f6      	b.n	15112 <os_msys_register+0x22>
        STAILQ_INSERT_HEAD(&g_msys_pool_list, new_pool, omp_next);
   15124:	6085      	str	r5, [r0, #8]
   15126:	b115      	cbz	r5, 1512e <os_msys_register+0x3e>
   15128:	4b03      	ldr	r3, [pc, #12]	; (15138 <os_msys_register+0x48>)
   1512a:	6018      	str	r0, [r3, #0]
   1512c:	e7f2      	b.n	15114 <os_msys_register+0x24>
   1512e:	f100 0308 	add.w	r3, r0, #8
   15132:	4a01      	ldr	r2, [pc, #4]	; (15138 <os_msys_register+0x48>)
   15134:	6053      	str	r3, [r2, #4]
   15136:	e7f7      	b.n	15128 <os_msys_register+0x38>
   15138:	10000104 	.word	0x10000104

0001513c <os_msys_init_once>:

static void
os_msys_init_once(void *data, struct os_mempool *mempool,
                  struct os_mbuf_pool *mbuf_pool,
                  int block_count, int block_size, char *name)
{
   1513c:	b530      	push	{r4, r5, lr}
   1513e:	b083      	sub	sp, #12
   15140:	4614      	mov	r4, r2
    int rc;

    rc = mem_init_mbuf_pool(data, mempool, mbuf_pool, block_count, block_size,
   15142:	9d07      	ldr	r5, [sp, #28]
   15144:	9501      	str	r5, [sp, #4]
   15146:	9d06      	ldr	r5, [sp, #24]
   15148:	9500      	str	r5, [sp, #0]
   1514a:	f001 ff0b 	bl	16f64 <mem_init_mbuf_pool>
                            name);
    SYSINIT_PANIC_ASSERT(rc == 0);
   1514e:	b928      	cbnz	r0, 1515c <os_msys_init_once+0x20>

    rc = os_msys_register(mbuf_pool);
   15150:	4620      	mov	r0, r4
   15152:	f7ff ffcd 	bl	150f0 <os_msys_register>
    SYSINIT_PANIC_ASSERT(rc == 0);
   15156:	b970      	cbnz	r0, 15176 <os_msys_init_once+0x3a>
}
   15158:	b003      	add	sp, #12
   1515a:	bd30      	pop	{r4, r5, pc}
    SYSINIT_PANIC_ASSERT(rc == 0);
   1515c:	f7ff fa66 	bl	1462c <hal_debugger_connected>
   15160:	b100      	cbz	r0, 15164 <os_msys_init_once+0x28>
   15162:	be01      	bkpt	0x0001
   15164:	2000      	movs	r0, #0
   15166:	9000      	str	r0, [sp, #0]
   15168:	4b09      	ldr	r3, [pc, #36]	; (15190 <os_msys_init_once+0x54>)
   1516a:	681d      	ldr	r5, [r3, #0]
   1516c:	4603      	mov	r3, r0
   1516e:	4602      	mov	r2, r0
   15170:	4601      	mov	r1, r0
   15172:	47a8      	blx	r5
   15174:	e7ec      	b.n	15150 <os_msys_init_once+0x14>
    SYSINIT_PANIC_ASSERT(rc == 0);
   15176:	f7ff fa59 	bl	1462c <hal_debugger_connected>
   1517a:	b100      	cbz	r0, 1517e <os_msys_init_once+0x42>
   1517c:	be01      	bkpt	0x0001
   1517e:	2000      	movs	r0, #0
   15180:	9000      	str	r0, [sp, #0]
   15182:	4b03      	ldr	r3, [pc, #12]	; (15190 <os_msys_init_once+0x54>)
   15184:	681c      	ldr	r4, [r3, #0]
   15186:	4603      	mov	r3, r0
   15188:	4602      	mov	r2, r0
   1518a:	4601      	mov	r1, r0
   1518c:	47a0      	blx	r4
}
   1518e:	e7e3      	b.n	15158 <os_msys_init_once+0x1c>
   15190:	10000130 	.word	0x10000130

00015194 <os_msys_reset>:
    STAILQ_INIT(&g_msys_pool_list);
   15194:	4b02      	ldr	r3, [pc, #8]	; (151a0 <os_msys_reset+0xc>)
   15196:	2200      	movs	r2, #0
   15198:	601a      	str	r2, [r3, #0]
   1519a:	605b      	str	r3, [r3, #4]
}
   1519c:	4770      	bx	lr
   1519e:	bf00      	nop
   151a0:	10000104 	.word	0x10000104

000151a4 <os_msys_init>:

void
os_msys_init(void)
{
   151a4:	b500      	push	{lr}
   151a6:	b083      	sub	sp, #12
    int rc;

    os_msys_reset();
   151a8:	f7ff fff4 	bl	15194 <os_msys_reset>

    (void)os_msys_init_once;
    (void)rc;

#if MYNEWT_VAL(MSYS_1_BLOCK_COUNT) > 0
    os_msys_init_once(os_msys_1_data,
   151ac:	4b06      	ldr	r3, [pc, #24]	; (151c8 <os_msys_init+0x24>)
   151ae:	9301      	str	r3, [sp, #4]
   151b0:	f44f 7392 	mov.w	r3, #292	; 0x124
   151b4:	9300      	str	r3, [sp, #0]
   151b6:	230c      	movs	r3, #12
   151b8:	4a04      	ldr	r2, [pc, #16]	; (151cc <os_msys_init+0x28>)
   151ba:	4905      	ldr	r1, [pc, #20]	; (151d0 <os_msys_init+0x2c>)
   151bc:	4805      	ldr	r0, [pc, #20]	; (151d4 <os_msys_init+0x30>)
   151be:	f7ff ffbd 	bl	1513c <os_msys_init_once>
    os_msys_sc.sc_checkin_itvl =
        OS_TICKS_PER_SEC * MYNEWT_VAL(MSYS_SANITY_TIMEOUT) / 1000;
    rc = os_sanity_check_register(&os_msys_sc);
    SYSINIT_PANIC_ASSERT(rc == 0);
#endif
}
   151c2:	b003      	add	sp, #12
   151c4:	f85d fb04 	ldr.w	pc, [sp], #4
   151c8:	0001ba10 	.word	0x0001ba10
   151cc:	100021a4 	.word	0x100021a4
   151d0:	100021b0 	.word	0x100021b0
   151d4:	100013f4 	.word	0x100013f4

000151d8 <os_mutex_init>:
os_error_t
os_mutex_init(struct os_mutex *mu)
{
    os_error_t ret;

    if (!mu) {
   151d8:	4603      	mov	r3, r0
   151da:	b128      	cbz	r0, 151e8 <os_mutex_init+0x10>
    }

    os_trace_api_u32(OS_TRACE_ID_MUTEX_INIT, (uint32_t)mu);

    /* Initialize to 0 */
    mu->mu_prio = 0;
   151dc:	2000      	movs	r0, #0
   151de:	7158      	strb	r0, [r3, #5]
    mu->mu_level = 0;
   151e0:	80d8      	strh	r0, [r3, #6]
    mu->mu_owner = NULL;
   151e2:	6098      	str	r0, [r3, #8]
    SLIST_FIRST(&mu->mu_head) = NULL;
   151e4:	6018      	str	r0, [r3, #0]

    ret = OS_OK;
   151e6:	4770      	bx	lr
        ret = OS_INVALID_PARM;
   151e8:	2003      	movs	r0, #3

done:
    os_trace_api_ret_u32(OS_TRACE_ID_MUTEX_INIT, (uint32_t)ret);
    return ret;
}
   151ea:	4770      	bx	lr

000151ec <os_mutex_release>:

os_error_t
os_mutex_release(struct os_mutex *mu)
{
   151ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    os_error_t ret;

    os_trace_api_u32(OS_TRACE_ID_MUTEX_RELEASE, (uint32_t)mu);

    /* Check if OS is started */
    if (!g_os_started) {
   151ee:	4b2e      	ldr	r3, [pc, #184]	; (152a8 <os_mutex_release+0xbc>)
   151f0:	681b      	ldr	r3, [r3, #0]
   151f2:	2b00      	cmp	r3, #0
   151f4:	d050      	beq.n	15298 <os_mutex_release+0xac>
   151f6:	4604      	mov	r4, r0
        ret = OS_NOT_STARTED;
        goto done;
    }

    /* Check for valid mutex */
    if (!mu) {
   151f8:	2800      	cmp	r0, #0
   151fa:	d04f      	beq.n	1529c <os_mutex_release+0xb0>
        ret = OS_INVALID_PARM;
        goto done;
    }

    /* We better own this mutex! */
    current = os_sched_get_current_task();
   151fc:	f000 f988 	bl	15510 <os_sched_get_current_task>
   15200:	4605      	mov	r5, r0
    if ((mu->mu_level == 0) || (mu->mu_owner != current)) {
   15202:	88e3      	ldrh	r3, [r4, #6]
   15204:	2b00      	cmp	r3, #0
   15206:	d04b      	beq.n	152a0 <os_mutex_release+0xb4>
   15208:	68a2      	ldr	r2, [r4, #8]
   1520a:	4282      	cmp	r2, r0
   1520c:	d14a      	bne.n	152a4 <os_mutex_release+0xb8>
        ret = OS_BAD_MUTEX;
        goto done;
    }

    /* Don't release if nested, just decrement nesting level */
    if (mu->mu_level != 1) {
   1520e:	2b01      	cmp	r3, #1
   15210:	d003      	beq.n	1521a <os_mutex_release+0x2e>
        --mu->mu_level;
   15212:	3b01      	subs	r3, #1
   15214:	80e3      	strh	r3, [r4, #6]
        ret = OS_OK;
   15216:	2000      	movs	r0, #0
        goto done;
   15218:	e03f      	b.n	1529a <os_mutex_release+0xae>
    }

    OS_ENTER_CRITICAL(sr);
   1521a:	f000 fba9 	bl	15970 <os_arch_save_sr>
   1521e:	4607      	mov	r7, r0

    /* Decrement nesting level (this effectively sets nesting level to 0) */
    --mu->mu_level;
   15220:	88e3      	ldrh	r3, [r4, #6]
   15222:	3b01      	subs	r3, #1
   15224:	80e3      	strh	r3, [r4, #6]

    /* Restore owner task's priority; resort list if different  */
    if (current->t_prio != mu->mu_prio) {
   15226:	7aea      	ldrb	r2, [r5, #11]
   15228:	7963      	ldrb	r3, [r4, #5]
   1522a:	429a      	cmp	r2, r3
   1522c:	d11e      	bne.n	1526c <os_mutex_release+0x80>
        current->t_prio = mu->mu_prio;
        os_sched_resort(current);
    }

    /* Check if tasks are waiting for the mutex */
    rdy = SLIST_FIRST(&mu->mu_head);
   1522e:	6826      	ldr	r6, [r4, #0]
    if (rdy) {
   15230:	b146      	cbz	r6, 15244 <os_mutex_release+0x58>
        /* There is one waiting. Wake it up */
        assert(rdy->t_obj);
   15232:	69f3      	ldr	r3, [r6, #28]
   15234:	b1fb      	cbz	r3, 15276 <os_mutex_release+0x8a>
        os_sched_wakeup(rdy);
   15236:	4630      	mov	r0, r6
   15238:	f000 f9be 	bl	155b8 <os_sched_wakeup>

        /* Set mutex internals */
        mu->mu_level = 1;
   1523c:	2301      	movs	r3, #1
   1523e:	80e3      	strh	r3, [r4, #6]
        mu->mu_prio = rdy->t_prio;
   15240:	7af3      	ldrb	r3, [r6, #11]
   15242:	7163      	strb	r3, [r4, #5]
    }

    /* Set new owner of mutex (or NULL if not owned) */
    mu->mu_owner = rdy;
   15244:	60a6      	str	r6, [r4, #8]
    if (rdy) {
   15246:	b116      	cbz	r6, 1524e <os_mutex_release+0x62>
        rdy->t_lockcnt++;
   15248:	7bb3      	ldrb	r3, [r6, #14]
   1524a:	3301      	adds	r3, #1
   1524c:	73b3      	strb	r3, [r6, #14]
    }
    --current->t_lockcnt;
   1524e:	7bab      	ldrb	r3, [r5, #14]
   15250:	3b01      	subs	r3, #1
   15252:	73ab      	strb	r3, [r5, #14]

    /* Do we need to re-schedule? */
    resched = 0;
    rdy = os_sched_next_task();
   15254:	f000 fa36 	bl	156c4 <os_sched_next_task>
   15258:	4604      	mov	r4, r0
    if (rdy != current) {
   1525a:	4285      	cmp	r5, r0
   1525c:	d015      	beq.n	1528a <os_mutex_release+0x9e>
        resched = 1;
   1525e:	2501      	movs	r5, #1
    }
    OS_EXIT_CRITICAL(sr);
   15260:	4638      	mov	r0, r7
   15262:	f000 fb8b 	bl	1597c <os_arch_restore_sr>

    /* Re-schedule if needed */
    if (resched) {
   15266:	b995      	cbnz	r5, 1528e <os_mutex_release+0xa2>
        os_sched(rdy);
    }

    ret = OS_OK;
   15268:	2000      	movs	r0, #0
   1526a:	e016      	b.n	1529a <os_mutex_release+0xae>
        current->t_prio = mu->mu_prio;
   1526c:	72eb      	strb	r3, [r5, #11]
        os_sched_resort(current);
   1526e:	4628      	mov	r0, r5
   15270:	f000 fa40 	bl	156f4 <os_sched_resort>
   15274:	e7db      	b.n	1522e <os_mutex_release+0x42>
        assert(rdy->t_obj);
   15276:	f7ff f9d9 	bl	1462c <hal_debugger_connected>
   1527a:	b100      	cbz	r0, 1527e <os_mutex_release+0x92>
   1527c:	be01      	bkpt	0x0001
   1527e:	2300      	movs	r3, #0
   15280:	461a      	mov	r2, r3
   15282:	4619      	mov	r1, r3
   15284:	4618      	mov	r0, r3
   15286:	f7ff fbbb 	bl	14a00 <__assert_func>
    resched = 0;
   1528a:	2500      	movs	r5, #0
   1528c:	e7e8      	b.n	15260 <os_mutex_release+0x74>
        os_sched(rdy);
   1528e:	4620      	mov	r0, r4
   15290:	f000 fa1e 	bl	156d0 <os_sched>
    ret = OS_OK;
   15294:	2000      	movs	r0, #0
   15296:	e000      	b.n	1529a <os_mutex_release+0xae>
        ret = OS_NOT_STARTED;
   15298:	2009      	movs	r0, #9

done:
    os_trace_api_ret_u32(OS_TRACE_ID_MUTEX_RELEASE, (uint32_t)ret);
    return ret;
}
   1529a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ret = OS_INVALID_PARM;
   1529c:	2003      	movs	r0, #3
   1529e:	e7fc      	b.n	1529a <os_mutex_release+0xae>
        ret = OS_BAD_MUTEX;
   152a0:	2005      	movs	r0, #5
   152a2:	e7fa      	b.n	1529a <os_mutex_release+0xae>
   152a4:	2005      	movs	r0, #5
   152a6:	e7f8      	b.n	1529a <os_mutex_release+0xae>
   152a8:	100013c8 	.word	0x100013c8

000152ac <os_mutex_pend>:
    struct os_task *last;

    os_trace_api_u32x2(OS_TRACE_ID_MUTEX_PEND, (uint32_t)mu, (uint32_t)timeout);

    /* OS must be started when calling this function */
    if (!g_os_started) {
   152ac:	4b36      	ldr	r3, [pc, #216]	; (15388 <os_mutex_pend+0xdc>)
   152ae:	681b      	ldr	r3, [r3, #0]
   152b0:	2b00      	cmp	r3, #0
   152b2:	d065      	beq.n	15380 <os_mutex_pend+0xd4>
{
   152b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   152b8:	4605      	mov	r5, r0
   152ba:	460f      	mov	r7, r1
        ret = OS_NOT_STARTED;
        goto done;
    }

    /* Check for valid mutex */
    if (!mu) {
   152bc:	2800      	cmp	r0, #0
   152be:	d061      	beq.n	15384 <os_mutex_pend+0xd8>
        ret = OS_INVALID_PARM;
        goto done;
    }

    OS_ENTER_CRITICAL(sr);
   152c0:	f000 fb56 	bl	15970 <os_arch_save_sr>
   152c4:	4680      	mov	r8, r0

    /* Is this owned? */
    current = os_sched_get_current_task();
   152c6:	f000 f923 	bl	15510 <os_sched_get_current_task>
   152ca:	4604      	mov	r4, r0
    if (mu->mu_level == 0) {
   152cc:	88ea      	ldrh	r2, [r5, #6]
   152ce:	b19a      	cbz	r2, 152f8 <os_mutex_pend+0x4c>
        ret = OS_OK;
        goto done;
    }

    /* Are we owner? */
    if (mu->mu_owner == current) {
   152d0:	68ab      	ldr	r3, [r5, #8]
   152d2:	4283      	cmp	r3, r0
   152d4:	d01d      	beq.n	15312 <os_mutex_pend+0x66>
        ret = OS_OK;
        goto done;
    }

    /* Mutex is not owned by us. If timeout is 0, return immediately */
    if (timeout == 0) {
   152d6:	b31f      	cbz	r7, 15320 <os_mutex_pend+0x74>
        ret = OS_TIMEOUT;
        goto done;
    }

    /* Change priority of owner if needed */
    if (mu->mu_owner->t_prio > current->t_prio) {
   152d8:	7ad9      	ldrb	r1, [r3, #11]
   152da:	7ac2      	ldrb	r2, [r0, #11]
   152dc:	4291      	cmp	r1, r2
   152de:	d824      	bhi.n	1532a <os_mutex_pend+0x7e>
        os_sched_resort(mu->mu_owner);
    }

    /* Link current task to tasks waiting for mutex */
    last = NULL;
    if (!SLIST_EMPTY(&mu->mu_head)) {
   152e0:	6828      	ldr	r0, [r5, #0]
   152e2:	b360      	cbz	r0, 1533e <os_mutex_pend+0x92>
        /* Insert in priority order */
        SLIST_FOREACH(entry, &mu->mu_head, t_obj_list) {
   152e4:	4603      	mov	r3, r0
    last = NULL;
   152e6:	2100      	movs	r1, #0
        SLIST_FOREACH(entry, &mu->mu_head, t_obj_list) {
   152e8:	b323      	cbz	r3, 15334 <os_mutex_pend+0x88>
            if (current->t_prio < entry->t_prio) {
   152ea:	7ae6      	ldrb	r6, [r4, #11]
   152ec:	7ada      	ldrb	r2, [r3, #11]
   152ee:	4296      	cmp	r6, r2
   152f0:	d320      	bcc.n	15334 <os_mutex_pend+0x88>
                break;
            }
            last = entry;
   152f2:	4619      	mov	r1, r3
        SLIST_FOREACH(entry, &mu->mu_head, t_obj_list) {
   152f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   152f6:	e7f7      	b.n	152e8 <os_mutex_pend+0x3c>
        mu->mu_owner = current;
   152f8:	60a8      	str	r0, [r5, #8]
        mu->mu_prio  = current->t_prio;
   152fa:	7ac3      	ldrb	r3, [r0, #11]
   152fc:	716b      	strb	r3, [r5, #5]
        current->t_lockcnt++;
   152fe:	7b83      	ldrb	r3, [r0, #14]
   15300:	3301      	adds	r3, #1
   15302:	7383      	strb	r3, [r0, #14]
        mu->mu_level = 1;
   15304:	2301      	movs	r3, #1
   15306:	80eb      	strh	r3, [r5, #6]
        OS_EXIT_CRITICAL(sr);
   15308:	4640      	mov	r0, r8
   1530a:	f000 fb37 	bl	1597c <os_arch_restore_sr>
        ret = OS_OK;
   1530e:	2000      	movs	r0, #0
        goto done;
   15310:	e032      	b.n	15378 <os_mutex_pend+0xcc>
        ++mu->mu_level;
   15312:	3201      	adds	r2, #1
   15314:	80ea      	strh	r2, [r5, #6]
        OS_EXIT_CRITICAL(sr);
   15316:	4640      	mov	r0, r8
   15318:	f000 fb30 	bl	1597c <os_arch_restore_sr>
        ret = OS_OK;
   1531c:	2000      	movs	r0, #0
        goto done;
   1531e:	e02b      	b.n	15378 <os_mutex_pend+0xcc>
        OS_EXIT_CRITICAL(sr);
   15320:	4640      	mov	r0, r8
   15322:	f000 fb2b 	bl	1597c <os_arch_restore_sr>
        ret = OS_TIMEOUT;
   15326:	2006      	movs	r0, #6
        goto done;
   15328:	e026      	b.n	15378 <os_mutex_pend+0xcc>
        mu->mu_owner->t_prio = current->t_prio;
   1532a:	72da      	strb	r2, [r3, #11]
        os_sched_resort(mu->mu_owner);
   1532c:	68a8      	ldr	r0, [r5, #8]
   1532e:	f000 f9e1 	bl	156f4 <os_sched_resort>
   15332:	e7d5      	b.n	152e0 <os_mutex_pend+0x34>
        }
    }

    if (last) {
   15334:	b119      	cbz	r1, 1533e <os_mutex_pend+0x92>
        SLIST_INSERT_AFTER(last, current, t_obj_list);
   15336:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
   15338:	64e3      	str	r3, [r4, #76]	; 0x4c
   1533a:	64cc      	str	r4, [r1, #76]	; 0x4c
   1533c:	e001      	b.n	15342 <os_mutex_pend+0x96>
    } else {
        SLIST_INSERT_HEAD(&mu->mu_head, current, t_obj_list);
   1533e:	64e0      	str	r0, [r4, #76]	; 0x4c
   15340:	602c      	str	r4, [r5, #0]
    }

    /* Set mutex pointer in task */
    current->t_obj = mu;
   15342:	61e5      	str	r5, [r4, #28]
    current->t_flags |= OS_TASK_FLAG_MUTEX_WAIT;
   15344:	7b63      	ldrb	r3, [r4, #13]
   15346:	f043 0304 	orr.w	r3, r3, #4
   1534a:	7363      	strb	r3, [r4, #13]
    os_sched_sleep(current, timeout);
   1534c:	4639      	mov	r1, r7
   1534e:	4620      	mov	r0, r4
   15350:	f000 f8ea 	bl	15528 <os_sched_sleep>
    OS_EXIT_CRITICAL(sr);
   15354:	4640      	mov	r0, r8
   15356:	f000 fb11 	bl	1597c <os_arch_restore_sr>

    os_sched(NULL);
   1535a:	2000      	movs	r0, #0
   1535c:	f000 f9b8 	bl	156d0 <os_sched>

    OS_ENTER_CRITICAL(sr);
   15360:	f000 fb06 	bl	15970 <os_arch_save_sr>
    current->t_flags &= ~OS_TASK_FLAG_MUTEX_WAIT;
   15364:	7b63      	ldrb	r3, [r4, #13]
   15366:	f023 0304 	bic.w	r3, r3, #4
   1536a:	7363      	strb	r3, [r4, #13]
    OS_EXIT_CRITICAL(sr);
   1536c:	f000 fb06 	bl	1597c <os_arch_restore_sr>

    /* If we are owner we did not time out. */
    if (mu->mu_owner == current) {
   15370:	68ab      	ldr	r3, [r5, #8]
   15372:	42a3      	cmp	r3, r4
   15374:	d002      	beq.n	1537c <os_mutex_pend+0xd0>
        ret = OS_OK;
    } else {
        ret = OS_TIMEOUT;
   15376:	2006      	movs	r0, #6
    }

done:
    os_trace_api_ret_u32(OS_TRACE_ID_MUTEX_PEND, (uint32_t)ret);
    return ret;
}
   15378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ret = OS_OK;
   1537c:	2000      	movs	r0, #0
   1537e:	e7fb      	b.n	15378 <os_mutex_pend+0xcc>
        ret = OS_NOT_STARTED;
   15380:	2009      	movs	r0, #9
}
   15382:	4770      	bx	lr
        ret = OS_INVALID_PARM;
   15384:	2003      	movs	r0, #3
   15386:	e7f7      	b.n	15378 <os_mutex_pend+0xcc>
   15388:	100013c8 	.word	0x100013c8

0001538c <os_sanity_check_list_lock>:
 *
 * @return 0 on success, error code on failure.
 */
static int
os_sanity_check_list_lock(void)
{
   1538c:	b508      	push	{r3, lr}
    int rc;

    if (!g_os_started) {
   1538e:	4b05      	ldr	r3, [pc, #20]	; (153a4 <os_sanity_check_list_lock+0x18>)
   15390:	6818      	ldr	r0, [r3, #0]
   15392:	b900      	cbnz	r0, 15396 <os_sanity_check_list_lock+0xa>
    }

    return (0);
err:
    return (rc);
}
   15394:	bd08      	pop	{r3, pc}
    rc = os_mutex_pend(&g_os_sanity_check_mu, OS_WAIT_FOREVER);
   15396:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   1539a:	4803      	ldr	r0, [pc, #12]	; (153a8 <os_sanity_check_list_lock+0x1c>)
   1539c:	f7ff ff86 	bl	152ac <os_mutex_pend>
    if (rc != OS_OK) {
   153a0:	e7f8      	b.n	15394 <os_sanity_check_list_lock+0x8>
   153a2:	bf00      	nop
   153a4:	100013c8 	.word	0x100013c8
   153a8:	100021d0 	.word	0x100021d0

000153ac <os_sanity_check_list_unlock>:
 *
 * @return 0 on success, error code on failure
 */
static int
os_sanity_check_list_unlock(void)
{
   153ac:	b508      	push	{r3, lr}
    int rc;

    if (!g_os_started) {
   153ae:	4b04      	ldr	r3, [pc, #16]	; (153c0 <os_sanity_check_list_unlock+0x14>)
   153b0:	6818      	ldr	r0, [r3, #0]
   153b2:	b900      	cbnz	r0, 153b6 <os_sanity_check_list_unlock+0xa>
    }

    return (0);
err:
    return (rc);
}
   153b4:	bd08      	pop	{r3, pc}
    rc = os_mutex_release(&g_os_sanity_check_mu);
   153b6:	4803      	ldr	r0, [pc, #12]	; (153c4 <os_sanity_check_list_unlock+0x18>)
   153b8:	f7ff ff18 	bl	151ec <os_mutex_release>
    if (rc != 0) {
   153bc:	e7fa      	b.n	153b4 <os_sanity_check_list_unlock+0x8>
   153be:	bf00      	nop
   153c0:	100013c8 	.word	0x100013c8
   153c4:	100021d0 	.word	0x100021d0

000153c8 <os_sanity_check_init>:
{
   153c8:	4603      	mov	r3, r0
    memset(sc, 0, sizeof(*sc));
   153ca:	2000      	movs	r0, #0
   153cc:	6018      	str	r0, [r3, #0]
   153ce:	6058      	str	r0, [r3, #4]
   153d0:	6098      	str	r0, [r3, #8]
   153d2:	60d8      	str	r0, [r3, #12]
   153d4:	6118      	str	r0, [r3, #16]
}
   153d6:	4770      	bx	lr

000153d8 <os_sanity_check_register>:
}


int
os_sanity_check_register(struct os_sanity_check *sc)
{
   153d8:	b510      	push	{r4, lr}
   153da:	4604      	mov	r4, r0
    int rc;

    rc = os_sanity_check_list_lock();
   153dc:	f7ff ffd6 	bl	1538c <os_sanity_check_list_lock>
    if (rc != OS_OK) {
   153e0:	b100      	cbz	r0, 153e4 <os_sanity_check_register+0xc>
    }

    return (0);
err:
    return (rc);
}
   153e2:	bd10      	pop	{r4, pc}
    SLIST_INSERT_HEAD(&g_os_sanity_check_list, sc, sc_next);
   153e4:	4b03      	ldr	r3, [pc, #12]	; (153f4 <os_sanity_check_register+0x1c>)
   153e6:	681a      	ldr	r2, [r3, #0]
   153e8:	6122      	str	r2, [r4, #16]
   153ea:	601c      	str	r4, [r3, #0]
    rc = os_sanity_check_list_unlock();
   153ec:	f7ff ffde 	bl	153ac <os_sanity_check_list_unlock>
    if (rc != OS_OK) {
   153f0:	e7f7      	b.n	153e2 <os_sanity_check_register+0xa>
   153f2:	bf00      	nop
   153f4:	100021cc 	.word	0x100021cc

000153f8 <os_sanity_run>:
 * Goes through the sanity check list, and performs sanity checks.  If any of
 * these checks failed, or tasks have not checked in, it resets the processor.
 */
void
os_sanity_run(void)
{
   153f8:	b510      	push	{r4, lr}
    struct os_sanity_check *sc;
    int rc;

    rc = os_sanity_check_list_lock();
   153fa:	f7ff ffc7 	bl	1538c <os_sanity_check_list_lock>
    if (rc != 0) {
   153fe:	b910      	cbnz	r0, 15406 <os_sanity_run+0xe>
        assert(0);
    }

    SLIST_FOREACH(sc, &g_os_sanity_check_list, sc_next) {
   15400:	4b1d      	ldr	r3, [pc, #116]	; (15478 <os_sanity_run+0x80>)
   15402:	681c      	ldr	r4, [r3, #0]
   15404:	e012      	b.n	1542c <os_sanity_run+0x34>
        assert(0);
   15406:	f7ff f911 	bl	1462c <hal_debugger_connected>
   1540a:	b100      	cbz	r0, 1540e <os_sanity_run+0x16>
   1540c:	be01      	bkpt	0x0001
   1540e:	2300      	movs	r3, #0
   15410:	461a      	mov	r2, r3
   15412:	4619      	mov	r1, r3
   15414:	4618      	mov	r0, r3
   15416:	f7ff faf3 	bl	14a00 <__assert_func>
                sc->sc_checkin_last = os_time_get();
                continue;
            }
        }

        if (OS_TIME_TICK_GT(os_time_get(),
   1541a:	f000 fa59 	bl	158d0 <os_time_get>
   1541e:	6823      	ldr	r3, [r4, #0]
   15420:	6862      	ldr	r2, [r4, #4]
   15422:	4413      	add	r3, r2
   15424:	1ac0      	subs	r0, r0, r3
   15426:	2800      	cmp	r0, #0
   15428:	dc0d      	bgt.n	15446 <os_sanity_run+0x4e>
    SLIST_FOREACH(sc, &g_os_sanity_check_list, sc_next) {
   1542a:	6924      	ldr	r4, [r4, #16]
   1542c:	b1ac      	cbz	r4, 1545a <os_sanity_run+0x62>
        if (sc->sc_func) {
   1542e:	68a3      	ldr	r3, [r4, #8]
   15430:	2b00      	cmp	r3, #0
   15432:	d0f2      	beq.n	1541a <os_sanity_run+0x22>
            rc = sc->sc_func(sc, sc->sc_arg);
   15434:	68e1      	ldr	r1, [r4, #12]
   15436:	4620      	mov	r0, r4
   15438:	4798      	blx	r3
            if (rc == OS_OK) {
   1543a:	2800      	cmp	r0, #0
   1543c:	d1ed      	bne.n	1541a <os_sanity_run+0x22>
                sc->sc_checkin_last = os_time_get();
   1543e:	f000 fa47 	bl	158d0 <os_time_get>
   15442:	6020      	str	r0, [r4, #0]
                continue;
   15444:	e7f1      	b.n	1542a <os_sanity_run+0x32>
                    sc->sc_checkin_last + sc->sc_checkin_itvl)) {
            assert(0);
   15446:	f7ff f8f1 	bl	1462c <hal_debugger_connected>
   1544a:	b100      	cbz	r0, 1544e <os_sanity_run+0x56>
   1544c:	be01      	bkpt	0x0001
   1544e:	2300      	movs	r3, #0
   15450:	461a      	mov	r2, r3
   15452:	4619      	mov	r1, r3
   15454:	4618      	mov	r0, r3
   15456:	f7ff fad3 	bl	14a00 <__assert_func>
        }
    }

    rc = os_sanity_check_list_unlock();
   1545a:	f7ff ffa7 	bl	153ac <os_sanity_check_list_unlock>
    if (rc != 0) {
   1545e:	b900      	cbnz	r0, 15462 <os_sanity_run+0x6a>
        assert(0);
    }
}
   15460:	bd10      	pop	{r4, pc}
        assert(0);
   15462:	f7ff f8e3 	bl	1462c <hal_debugger_connected>
   15466:	b100      	cbz	r0, 1546a <os_sanity_run+0x72>
   15468:	be01      	bkpt	0x0001
   1546a:	2300      	movs	r3, #0
   1546c:	461a      	mov	r2, r3
   1546e:	4619      	mov	r1, r3
   15470:	4618      	mov	r0, r3
   15472:	f7ff fac5 	bl	14a00 <__assert_func>
   15476:	bf00      	nop
   15478:	100021cc 	.word	0x100021cc

0001547c <os_sanity_init>:

int
os_sanity_init(void)
{
   1547c:	b508      	push	{r3, lr}
    int rc;

    rc = os_mutex_init(&g_os_sanity_check_mu);
   1547e:	4802      	ldr	r0, [pc, #8]	; (15488 <os_sanity_init+0xc>)
   15480:	f7ff feaa 	bl	151d8 <os_mutex_init>
    }

    return (0);
err:
    return (rc);
}
   15484:	bd08      	pop	{r3, pc}
   15486:	bf00      	nop
   15488:	100021d0 	.word	0x100021d0

0001548c <os_sched_insert>:
{
    struct os_task *entry;
    os_sr_t sr;
    os_error_t rc;

    if (t->t_state != OS_TASK_READY) {
   1548c:	7b03      	ldrb	r3, [r0, #12]
   1548e:	2b01      	cmp	r3, #1
   15490:	d001      	beq.n	15496 <os_sched_insert+0xa>
    }
    OS_EXIT_CRITICAL(sr);

    return (0);
err:
    return (rc);
   15492:	2002      	movs	r0, #2
}
   15494:	4770      	bx	lr
{
   15496:	b510      	push	{r4, lr}
   15498:	4604      	mov	r4, r0
    OS_ENTER_CRITICAL(sr);
   1549a:	f000 fa69 	bl	15970 <os_arch_save_sr>
    TAILQ_FOREACH(entry, &g_os_run_list, t_os_list) {
   1549e:	4b0f      	ldr	r3, [pc, #60]	; (154dc <os_sched_insert+0x50>)
   154a0:	681b      	ldr	r3, [r3, #0]
   154a2:	b12b      	cbz	r3, 154b0 <os_sched_insert+0x24>
        if (t->t_prio < entry->t_prio) {
   154a4:	7ae1      	ldrb	r1, [r4, #11]
   154a6:	7ada      	ldrb	r2, [r3, #11]
   154a8:	4291      	cmp	r1, r2
   154aa:	d301      	bcc.n	154b0 <os_sched_insert+0x24>
    TAILQ_FOREACH(entry, &g_os_run_list, t_os_list) {
   154ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   154ae:	e7f8      	b.n	154a2 <os_sched_insert+0x16>
    if (entry) {
   154b0:	b153      	cbz	r3, 154c8 <os_sched_insert+0x3c>
        TAILQ_INSERT_BEFORE(entry, (struct os_task *) t, t_os_list);
   154b2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   154b4:	64a2      	str	r2, [r4, #72]	; 0x48
   154b6:	6463      	str	r3, [r4, #68]	; 0x44
   154b8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   154ba:	6014      	str	r4, [r2, #0]
   154bc:	3444      	adds	r4, #68	; 0x44
   154be:	649c      	str	r4, [r3, #72]	; 0x48
    OS_EXIT_CRITICAL(sr);
   154c0:	f000 fa5c 	bl	1597c <os_arch_restore_sr>
    return (0);
   154c4:	2000      	movs	r0, #0
}
   154c6:	bd10      	pop	{r4, pc}
        TAILQ_INSERT_TAIL(&g_os_run_list, (struct os_task *) t, t_os_list);
   154c8:	2300      	movs	r3, #0
   154ca:	6463      	str	r3, [r4, #68]	; 0x44
   154cc:	4b03      	ldr	r3, [pc, #12]	; (154dc <os_sched_insert+0x50>)
   154ce:	685a      	ldr	r2, [r3, #4]
   154d0:	64a2      	str	r2, [r4, #72]	; 0x48
   154d2:	6014      	str	r4, [r2, #0]
   154d4:	3444      	adds	r4, #68	; 0x44
   154d6:	605c      	str	r4, [r3, #4]
   154d8:	e7f2      	b.n	154c0 <os_sched_insert+0x34>
   154da:	bf00      	nop
   154dc:	1000010c 	.word	0x1000010c

000154e0 <os_sched_ctx_sw_hook>:

void
os_sched_ctx_sw_hook(struct os_task *next_t)
{
   154e0:	b410      	push	{r4}
    stack = g_current_task->t_stackbottom;
    for (i = 0; i < MYNEWT_VAL(OS_CTX_SW_STACK_GUARD); i++) {
        assert(stack[i] == OS_STACK_PATTERN);
    }
#endif
    next_t->t_ctx_sw_cnt++;
   154e2:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
   154e4:	3301      	adds	r3, #1
   154e6:	63c3      	str	r3, [r0, #60]	; 0x3c
#if MYNEWT_VAL(OS_TASK_RUN_TIME_CPUTIME)
    ticks = os_cputime_get32();
#else
    ticks = g_os_time;
   154e8:	4b06      	ldr	r3, [pc, #24]	; (15504 <os_sched_ctx_sw_hook+0x24>)
   154ea:	6818      	ldr	r0, [r3, #0]
#endif
    g_current_task->t_run_time += ticks - g_os_last_ctx_sw_time;
   154ec:	4b06      	ldr	r3, [pc, #24]	; (15508 <os_sched_ctx_sw_hook+0x28>)
   154ee:	681c      	ldr	r4, [r3, #0]
   154f0:	4906      	ldr	r1, [pc, #24]	; (1550c <os_sched_ctx_sw_hook+0x2c>)
   154f2:	680b      	ldr	r3, [r1, #0]
   154f4:	1ac2      	subs	r2, r0, r3
   154f6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   154f8:	4413      	add	r3, r2
   154fa:	63a3      	str	r3, [r4, #56]	; 0x38
    g_os_last_ctx_sw_time = ticks;
   154fc:	6008      	str	r0, [r1, #0]
}
   154fe:	bc10      	pop	{r4}
   15500:	4770      	bx	lr
   15502:	bf00      	nop
   15504:	10002220 	.word	0x10002220
   15508:	100021dc 	.word	0x100021dc
   1550c:	100021e0 	.word	0x100021e0

00015510 <os_sched_get_current_task>:

struct os_task *
os_sched_get_current_task(void)
{
    return (g_current_task);
}
   15510:	4b01      	ldr	r3, [pc, #4]	; (15518 <os_sched_get_current_task+0x8>)
   15512:	6818      	ldr	r0, [r3, #0]
   15514:	4770      	bx	lr
   15516:	bf00      	nop
   15518:	100021dc 	.word	0x100021dc

0001551c <os_sched_set_current_task>:
 * @param t Pointer to currently running task.
 */
void
os_sched_set_current_task(struct os_task *t)
{
    g_current_task = t;
   1551c:	4b01      	ldr	r3, [pc, #4]	; (15524 <os_sched_set_current_task+0x8>)
   1551e:	6018      	str	r0, [r3, #0]
}
   15520:	4770      	bx	lr
   15522:	bf00      	nop
   15524:	100021dc 	.word	0x100021dc

00015528 <os_sched_sleep>:
 * NOTE: must be called with interrupts disabled! This function does not call
 * the scheduler
 */
int
os_sched_sleep(struct os_task *t, os_time_t nticks)
{
   15528:	b538      	push	{r3, r4, r5, lr}
   1552a:	4604      	mov	r4, r0
   1552c:	460d      	mov	r5, r1
    struct os_task *entry;

    entry = NULL;

    TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
   1552e:	6c43      	ldr	r3, [r0, #68]	; 0x44
   15530:	b183      	cbz	r3, 15554 <os_sched_sleep+0x2c>
   15532:	6c82      	ldr	r2, [r0, #72]	; 0x48
   15534:	649a      	str	r2, [r3, #72]	; 0x48
   15536:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   15538:	6c62      	ldr	r2, [r4, #68]	; 0x44
   1553a:	601a      	str	r2, [r3, #0]
    t->t_state = OS_TASK_SLEEP;
   1553c:	2302      	movs	r3, #2
   1553e:	7323      	strb	r3, [r4, #12]
    t->t_next_wakeup = os_time_get() + nticks;
   15540:	f000 f9c6 	bl	158d0 <os_time_get>
   15544:	4428      	add	r0, r5
   15546:	6360      	str	r0, [r4, #52]	; 0x34
    if (nticks == OS_TIMEOUT_NEVER) {
   15548:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
   1554c:	d006      	beq.n	1555c <os_sched_sleep+0x34>
        t->t_flags |= OS_TASK_FLAG_NO_TIMEOUT;
        TAILQ_INSERT_TAIL(&g_os_sleep_list, t, t_os_list);
    } else {
        TAILQ_FOREACH(entry, &g_os_sleep_list, t_os_list) {
   1554e:	4b18      	ldr	r3, [pc, #96]	; (155b0 <os_sched_sleep+0x88>)
   15550:	681b      	ldr	r3, [r3, #0]
   15552:	e011      	b.n	15578 <os_sched_sleep+0x50>
    TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
   15554:	6c82      	ldr	r2, [r0, #72]	; 0x48
   15556:	4b17      	ldr	r3, [pc, #92]	; (155b4 <os_sched_sleep+0x8c>)
   15558:	605a      	str	r2, [r3, #4]
   1555a:	e7ec      	b.n	15536 <os_sched_sleep+0xe>
        t->t_flags |= OS_TASK_FLAG_NO_TIMEOUT;
   1555c:	7b63      	ldrb	r3, [r4, #13]
   1555e:	f043 0301 	orr.w	r3, r3, #1
   15562:	7363      	strb	r3, [r4, #13]
        TAILQ_INSERT_TAIL(&g_os_sleep_list, t, t_os_list);
   15564:	2300      	movs	r3, #0
   15566:	6463      	str	r3, [r4, #68]	; 0x44
   15568:	4b11      	ldr	r3, [pc, #68]	; (155b0 <os_sched_sleep+0x88>)
   1556a:	685a      	ldr	r2, [r3, #4]
   1556c:	64a2      	str	r2, [r4, #72]	; 0x48
   1556e:	6014      	str	r4, [r2, #0]
   15570:	3444      	adds	r4, #68	; 0x44
   15572:	605c      	str	r4, [r3, #4]
   15574:	e011      	b.n	1559a <os_sched_sleep+0x72>
        TAILQ_FOREACH(entry, &g_os_sleep_list, t_os_list) {
   15576:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   15578:	b13b      	cbz	r3, 1558a <os_sched_sleep+0x62>
            if ((entry->t_flags & OS_TASK_FLAG_NO_TIMEOUT) ||
   1557a:	7b5a      	ldrb	r2, [r3, #13]
   1557c:	f012 0f01 	tst.w	r2, #1
   15580:	d103      	bne.n	1558a <os_sched_sleep+0x62>
                    OS_TIME_TICK_GT(entry->t_next_wakeup, t->t_next_wakeup)) {
   15582:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   15584:	1a12      	subs	r2, r2, r0
            if ((entry->t_flags & OS_TASK_FLAG_NO_TIMEOUT) ||
   15586:	2a00      	cmp	r2, #0
   15588:	ddf5      	ble.n	15576 <os_sched_sleep+0x4e>
                break;
            }
        }
        if (entry) {
   1558a:	b143      	cbz	r3, 1559e <os_sched_sleep+0x76>
            TAILQ_INSERT_BEFORE(entry, t, t_os_list);
   1558c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   1558e:	64a2      	str	r2, [r4, #72]	; 0x48
   15590:	6463      	str	r3, [r4, #68]	; 0x44
   15592:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   15594:	6014      	str	r4, [r2, #0]
   15596:	3444      	adds	r4, #68	; 0x44
   15598:	649c      	str	r4, [r3, #72]	; 0x48
        }
    }

    os_trace_task_stop_ready(t, OS_TASK_SLEEP);
    return (0);
}
   1559a:	2000      	movs	r0, #0
   1559c:	bd38      	pop	{r3, r4, r5, pc}
            TAILQ_INSERT_TAIL(&g_os_sleep_list, t, t_os_list);
   1559e:	2300      	movs	r3, #0
   155a0:	6463      	str	r3, [r4, #68]	; 0x44
   155a2:	4b03      	ldr	r3, [pc, #12]	; (155b0 <os_sched_sleep+0x88>)
   155a4:	685a      	ldr	r2, [r3, #4]
   155a6:	64a2      	str	r2, [r4, #72]	; 0x48
   155a8:	6014      	str	r4, [r2, #0]
   155aa:	3444      	adds	r4, #68	; 0x44
   155ac:	605c      	str	r4, [r3, #4]
   155ae:	e7f4      	b.n	1559a <os_sched_sleep+0x72>
   155b0:	10000114 	.word	0x10000114
   155b4:	1000010c 	.word	0x1000010c

000155b8 <os_sched_wakeup>:
 *
 * NOTE: This function must be called with interrupts disabled.
 */
int
os_sched_wakeup(struct os_task *t)
{
   155b8:	b508      	push	{r3, lr}
    struct os_task_obj *os_obj;

    assert(t->t_state == OS_TASK_SLEEP);
   155ba:	7b03      	ldrb	r3, [r0, #12]
   155bc:	2b02      	cmp	r3, #2
   155be:	d121      	bne.n	15604 <os_sched_wakeup+0x4c>

    /* Remove self from object list if waiting on one */
    if (t->t_obj) {
   155c0:	69c2      	ldr	r2, [r0, #28]
   155c2:	b162      	cbz	r2, 155de <os_sched_wakeup+0x26>
        os_obj = (struct os_task_obj *)t->t_obj;
        assert(!SLIST_EMPTY(&os_obj->obj_head));
   155c4:	6813      	ldr	r3, [r2, #0]
   155c6:	b33b      	cbz	r3, 15618 <os_sched_wakeup+0x60>
        SLIST_REMOVE(&os_obj->obj_head, t, os_task, t_obj_list);
   155c8:	4283      	cmp	r3, r0
   155ca:	d02f      	beq.n	1562c <os_sched_wakeup+0x74>
   155cc:	461a      	mov	r2, r3
   155ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   155d0:	4283      	cmp	r3, r0
   155d2:	d1fb      	bne.n	155cc <os_sched_wakeup+0x14>
   155d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   155d6:	64d3      	str	r3, [r2, #76]	; 0x4c
        SLIST_NEXT(t, t_obj_list) = NULL;
   155d8:	2300      	movs	r3, #0
   155da:	64c3      	str	r3, [r0, #76]	; 0x4c
        t->t_obj = NULL;
   155dc:	61c3      	str	r3, [r0, #28]
    }

    /* Remove task from sleep list */
    t->t_state = OS_TASK_READY;
   155de:	2301      	movs	r3, #1
   155e0:	7303      	strb	r3, [r0, #12]
    t->t_next_wakeup = 0;
   155e2:	2300      	movs	r3, #0
   155e4:	6343      	str	r3, [r0, #52]	; 0x34
    t->t_flags &= ~OS_TASK_FLAG_NO_TIMEOUT;
   155e6:	7b43      	ldrb	r3, [r0, #13]
   155e8:	f023 0301 	bic.w	r3, r3, #1
   155ec:	7343      	strb	r3, [r0, #13]
    TAILQ_REMOVE(&g_os_sleep_list, t, t_os_list);
   155ee:	6c43      	ldr	r3, [r0, #68]	; 0x44
   155f0:	b1fb      	cbz	r3, 15632 <os_sched_wakeup+0x7a>
   155f2:	6c82      	ldr	r2, [r0, #72]	; 0x48
   155f4:	649a      	str	r2, [r3, #72]	; 0x48
   155f6:	6c83      	ldr	r3, [r0, #72]	; 0x48
   155f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
   155fa:	601a      	str	r2, [r3, #0]
    os_sched_insert(t);
   155fc:	f7ff ff46 	bl	1548c <os_sched_insert>

    os_trace_task_start_ready(t);

    return (0);
}
   15600:	2000      	movs	r0, #0
   15602:	bd08      	pop	{r3, pc}
    assert(t->t_state == OS_TASK_SLEEP);
   15604:	f7ff f812 	bl	1462c <hal_debugger_connected>
   15608:	b100      	cbz	r0, 1560c <os_sched_wakeup+0x54>
   1560a:	be01      	bkpt	0x0001
   1560c:	2300      	movs	r3, #0
   1560e:	461a      	mov	r2, r3
   15610:	4619      	mov	r1, r3
   15612:	4618      	mov	r0, r3
   15614:	f7ff f9f4 	bl	14a00 <__assert_func>
        assert(!SLIST_EMPTY(&os_obj->obj_head));
   15618:	f7ff f808 	bl	1462c <hal_debugger_connected>
   1561c:	b100      	cbz	r0, 15620 <os_sched_wakeup+0x68>
   1561e:	be01      	bkpt	0x0001
   15620:	2300      	movs	r3, #0
   15622:	461a      	mov	r2, r3
   15624:	4619      	mov	r1, r3
   15626:	4618      	mov	r0, r3
   15628:	f7ff f9ea 	bl	14a00 <__assert_func>
        SLIST_REMOVE(&os_obj->obj_head, t, os_task, t_obj_list);
   1562c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1562e:	6013      	str	r3, [r2, #0]
   15630:	e7d2      	b.n	155d8 <os_sched_wakeup+0x20>
    TAILQ_REMOVE(&g_os_sleep_list, t, t_os_list);
   15632:	6c82      	ldr	r2, [r0, #72]	; 0x48
   15634:	4b01      	ldr	r3, [pc, #4]	; (1563c <os_sched_wakeup+0x84>)
   15636:	605a      	str	r2, [r3, #4]
   15638:	e7dd      	b.n	155f6 <os_sched_wakeup+0x3e>
   1563a:	bf00      	nop
   1563c:	10000114 	.word	0x10000114

00015640 <os_sched_os_timer_exp>:
 * removed from the sleep list and added to the run list.
 *
 */
void
os_sched_os_timer_exp(void)
{
   15640:	b570      	push	{r4, r5, r6, lr}
    struct os_task *t;
    struct os_task *next;
    os_time_t now;
    os_sr_t sr;

    now = os_time_get();
   15642:	f000 f945 	bl	158d0 <os_time_get>
   15646:	4605      	mov	r5, r0

    OS_ENTER_CRITICAL(sr);
   15648:	f000 f992 	bl	15970 <os_arch_save_sr>
   1564c:	4606      	mov	r6, r0

    /*
     * Wakeup any tasks that have their sleep timer expired
     */
    t = TAILQ_FIRST(&g_os_sleep_list);
   1564e:	4b0a      	ldr	r3, [pc, #40]	; (15678 <os_sched_os_timer_exp+0x38>)
   15650:	6818      	ldr	r0, [r3, #0]
    while (t) {
   15652:	e002      	b.n	1565a <os_sched_os_timer_exp+0x1a>
        if (t->t_flags & OS_TASK_FLAG_NO_TIMEOUT) {
            break;
        }
        next = TAILQ_NEXT(t, t_os_list);
        if (OS_TIME_TICK_GEQ(now, t->t_next_wakeup)) {
            os_sched_wakeup(t);
   15654:	f7ff ffb0 	bl	155b8 <os_sched_wakeup>
        } else {
            break;
        }
        t = next;
   15658:	4620      	mov	r0, r4
    while (t) {
   1565a:	b140      	cbz	r0, 1566e <os_sched_os_timer_exp+0x2e>
        if (t->t_flags & OS_TASK_FLAG_NO_TIMEOUT) {
   1565c:	7b43      	ldrb	r3, [r0, #13]
   1565e:	f013 0f01 	tst.w	r3, #1
   15662:	d104      	bne.n	1566e <os_sched_os_timer_exp+0x2e>
        next = TAILQ_NEXT(t, t_os_list);
   15664:	6c44      	ldr	r4, [r0, #68]	; 0x44
        if (OS_TIME_TICK_GEQ(now, t->t_next_wakeup)) {
   15666:	6b43      	ldr	r3, [r0, #52]	; 0x34
   15668:	1aeb      	subs	r3, r5, r3
   1566a:	2b00      	cmp	r3, #0
   1566c:	daf2      	bge.n	15654 <os_sched_os_timer_exp+0x14>
    }

    OS_EXIT_CRITICAL(sr);
   1566e:	4630      	mov	r0, r6
   15670:	f000 f984 	bl	1597c <os_arch_restore_sr>
}
   15674:	bd70      	pop	{r4, r5, r6, pc}
   15676:	bf00      	nop
   15678:	10000114 	.word	0x10000114

0001567c <os_sched_wakeup_ticks>:
 * Return the number of ticks until the first sleep timer expires.If there are
 * no such tasks then return OS_TIMEOUT_NEVER instead.
 */
os_time_t
os_sched_wakeup_ticks(os_time_t now)
{
   1567c:	b510      	push	{r4, lr}
   1567e:	4604      	mov	r4, r0
    os_time_t rt;
    struct os_task *t;

    OS_ASSERT_CRITICAL();
   15680:	f000 f97f 	bl	15982 <os_arch_in_critical>
   15684:	b150      	cbz	r0, 1569c <os_sched_wakeup_ticks+0x20>

    t = TAILQ_FIRST(&g_os_sleep_list);
   15686:	4b0e      	ldr	r3, [pc, #56]	; (156c0 <os_sched_wakeup_ticks+0x44>)
   15688:	681b      	ldr	r3, [r3, #0]
    if (t == NULL || (t->t_flags & OS_TASK_FLAG_NO_TIMEOUT)) {
   1568a:	b19b      	cbz	r3, 156b4 <os_sched_wakeup_ticks+0x38>
   1568c:	7b5a      	ldrb	r2, [r3, #13]
   1568e:	f012 0f01 	tst.w	r2, #1
   15692:	d112      	bne.n	156ba <os_sched_wakeup_ticks+0x3e>
        rt = OS_TIMEOUT_NEVER;
    } else if (OS_TIME_TICK_GEQ(t->t_next_wakeup, now)) {
   15694:	6b58      	ldr	r0, [r3, #52]	; 0x34
   15696:	1b00      	subs	r0, r0, r4
   15698:	d40a      	bmi.n	156b0 <os_sched_wakeup_ticks+0x34>
        rt = t->t_next_wakeup - now;
    } else {
        rt = 0;     /* wakeup time was in the past */
    }
    return (rt);
}
   1569a:	bd10      	pop	{r4, pc}
    OS_ASSERT_CRITICAL();
   1569c:	f7fe ffc6 	bl	1462c <hal_debugger_connected>
   156a0:	b100      	cbz	r0, 156a4 <os_sched_wakeup_ticks+0x28>
   156a2:	be01      	bkpt	0x0001
   156a4:	2300      	movs	r3, #0
   156a6:	461a      	mov	r2, r3
   156a8:	4619      	mov	r1, r3
   156aa:	4618      	mov	r0, r3
   156ac:	f7ff f9a8 	bl	14a00 <__assert_func>
        rt = 0;     /* wakeup time was in the past */
   156b0:	2000      	movs	r0, #0
   156b2:	e7f2      	b.n	1569a <os_sched_wakeup_ticks+0x1e>
        rt = OS_TIMEOUT_NEVER;
   156b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   156b8:	e7ef      	b.n	1569a <os_sched_wakeup_ticks+0x1e>
   156ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    return (rt);
   156be:	e7ec      	b.n	1569a <os_sched_wakeup_ticks+0x1e>
   156c0:	10000114 	.word	0x10000114

000156c4 <os_sched_next_task>:
 */
struct os_task *
os_sched_next_task(void)
{
    return (TAILQ_FIRST(&g_os_run_list));
}
   156c4:	4b01      	ldr	r3, [pc, #4]	; (156cc <os_sched_next_task+0x8>)
   156c6:	6818      	ldr	r0, [r3, #0]
   156c8:	4770      	bx	lr
   156ca:	bf00      	nop
   156cc:	1000010c 	.word	0x1000010c

000156d0 <os_sched>:
{
   156d0:	b538      	push	{r3, r4, r5, lr}
   156d2:	4604      	mov	r4, r0
    OS_ENTER_CRITICAL(sr);
   156d4:	f000 f94c 	bl	15970 <os_arch_save_sr>
   156d8:	4605      	mov	r5, r0
    if (!next_t) {
   156da:	b134      	cbz	r4, 156ea <os_sched+0x1a>
    os_arch_ctx_sw(next_t);
   156dc:	4620      	mov	r0, r4
   156de:	f000 f93d 	bl	1595c <os_arch_ctx_sw>
    OS_EXIT_CRITICAL(sr);
   156e2:	4628      	mov	r0, r5
   156e4:	f000 f94a 	bl	1597c <os_arch_restore_sr>
}
   156e8:	bd38      	pop	{r3, r4, r5, pc}
        next_t = os_sched_next_task();
   156ea:	f7ff ffeb 	bl	156c4 <os_sched_next_task>
   156ee:	4604      	mov	r4, r0
   156f0:	e7f4      	b.n	156dc <os_sched+0xc>
	...

000156f4 <os_sched_resort>:
 * NOTE: this function expects interrupts to be disabled so they
 * are not disabled here.
 */
void
os_sched_resort(struct os_task *t)
{
   156f4:	b508      	push	{r3, lr}
    if (t->t_state == OS_TASK_READY) {
   156f6:	7b03      	ldrb	r3, [r0, #12]
   156f8:	2b01      	cmp	r3, #1
   156fa:	d000      	beq.n	156fe <os_sched_resort+0xa>
        TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
        os_sched_insert(t);
    }
}
   156fc:	bd08      	pop	{r3, pc}
        TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
   156fe:	6c43      	ldr	r3, [r0, #68]	; 0x44
   15700:	b13b      	cbz	r3, 15712 <os_sched_resort+0x1e>
   15702:	6c82      	ldr	r2, [r0, #72]	; 0x48
   15704:	649a      	str	r2, [r3, #72]	; 0x48
   15706:	6c83      	ldr	r3, [r0, #72]	; 0x48
   15708:	6c42      	ldr	r2, [r0, #68]	; 0x44
   1570a:	601a      	str	r2, [r3, #0]
        os_sched_insert(t);
   1570c:	f7ff febe 	bl	1548c <os_sched_insert>
}
   15710:	e7f4      	b.n	156fc <os_sched_resort+0x8>
        TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
   15712:	6c82      	ldr	r2, [r0, #72]	; 0x48
   15714:	4b01      	ldr	r3, [pc, #4]	; (1571c <os_sched_resort+0x28>)
   15716:	605a      	str	r2, [r3, #4]
   15718:	e7f5      	b.n	15706 <os_sched_resort+0x12>
   1571a:	bf00      	nop
   1571c:	1000010c 	.word	0x1000010c

00015720 <_clear_stack>:
static void
_clear_stack(os_stack_t *stack_bottom, int size)
{
    int i;

    for (i = 0; i < size; i++) {
   15720:	2300      	movs	r3, #0
   15722:	428b      	cmp	r3, r1
   15724:	da04      	bge.n	15730 <_clear_stack+0x10>
        stack_bottom[i] = OS_STACK_PATTERN;
   15726:	4a03      	ldr	r2, [pc, #12]	; (15734 <_clear_stack+0x14>)
   15728:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    for (i = 0; i < size; i++) {
   1572c:	3301      	adds	r3, #1
   1572e:	e7f8      	b.n	15722 <_clear_stack+0x2>
    }
}
   15730:	4770      	bx	lr
   15732:	bf00      	nop
   15734:	deadbeef 	.word	0xdeadbeef

00015738 <os_task_stacktop_get>:
}

os_stack_t *
os_task_stacktop_get(struct os_task *t)
{
    return &t->t_stackbottom[t->t_stacksize];
   15738:	6843      	ldr	r3, [r0, #4]
   1573a:	8900      	ldrh	r0, [r0, #8]
}
   1573c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   15740:	4770      	bx	lr
	...

00015744 <os_task_init>:
{
   15744:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
   15748:	4604      	mov	r4, r0
   1574a:	460d      	mov	r5, r1
   1574c:	4617      	mov	r7, r2
   1574e:	461e      	mov	r6, r3
   15750:	f8bd 9024 	ldrh.w	r9, [sp, #36]	; 0x24
    memset(t, 0, sizeof(*t));
   15754:	2250      	movs	r2, #80	; 0x50
   15756:	2100      	movs	r1, #0
   15758:	f000 fa0e 	bl	15b78 <memset>
    t->t_func = func;
   1575c:	6167      	str	r7, [r4, #20]
    t->t_arg = arg;
   1575e:	61a6      	str	r6, [r4, #24]
    OS_ENTER_CRITICAL(sr);
   15760:	f000 f906 	bl	15970 <os_arch_save_sr>
    rc = g_task_id;
   15764:	4b2e      	ldr	r3, [pc, #184]	; (15820 <os_task_init+0xdc>)
   15766:	781e      	ldrb	r6, [r3, #0]
    g_task_id++;
   15768:	1c72      	adds	r2, r6, #1
   1576a:	701a      	strb	r2, [r3, #0]
    OS_EXIT_CRITICAL(sr);
   1576c:	f000 f906 	bl	1597c <os_arch_restore_sr>
    t->t_taskid = os_task_next_id();
   15770:	72a6      	strb	r6, [r4, #10]
    t->t_prio = prio;
   15772:	f89d 3018 	ldrb.w	r3, [sp, #24]
   15776:	72e3      	strb	r3, [r4, #11]
    t->t_state = OS_TASK_READY;
   15778:	2301      	movs	r3, #1
   1577a:	7323      	strb	r3, [r4, #12]
    t->t_name = name;
   1577c:	6125      	str	r5, [r4, #16]
    t->t_next_wakeup = 0;
   1577e:	2300      	movs	r3, #0
   15780:	6363      	str	r3, [r4, #52]	; 0x34
    rc = os_sanity_check_init(&t->t_sanity_check);
   15782:	f104 0620 	add.w	r6, r4, #32
   15786:	4630      	mov	r0, r6
   15788:	f7ff fe1e 	bl	153c8 <os_sanity_check_init>
    if (rc != OS_OK) {
   1578c:	4605      	mov	r5, r0
   1578e:	2800      	cmp	r0, #0
   15790:	d139      	bne.n	15806 <os_task_init+0xc2>
    if (sanity_itvl != OS_WAIT_FOREVER) {
   15792:	9b07      	ldr	r3, [sp, #28]
   15794:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
   15798:	d005      	beq.n	157a6 <os_task_init+0x62>
        sc->sc_checkin_itvl = sanity_itvl;
   1579a:	6263      	str	r3, [r4, #36]	; 0x24
        rc = os_sanity_check_register(sc);
   1579c:	4630      	mov	r0, r6
   1579e:	f7ff fe1b 	bl	153d8 <os_sanity_check_register>
        if (rc != OS_OK) {
   157a2:	4605      	mov	r5, r0
   157a4:	bb78      	cbnz	r0, 15806 <os_task_init+0xc2>
    _clear_stack(stack_bottom, stack_size);
   157a6:	4649      	mov	r1, r9
   157a8:	9808      	ldr	r0, [sp, #32]
   157aa:	f7ff ffb9 	bl	15720 <_clear_stack>
    t->t_stackbottom = stack_bottom;
   157ae:	9b08      	ldr	r3, [sp, #32]
   157b0:	6063      	str	r3, [r4, #4]
    t->t_stacksize = stack_size;
   157b2:	f8a4 9008 	strh.w	r9, [r4, #8]
    t->t_stackptr = os_arch_task_stack_init(t, os_task_stacktop_get(t),
   157b6:	4620      	mov	r0, r4
   157b8:	f7ff ffbe 	bl	15738 <os_task_stacktop_get>
   157bc:	4601      	mov	r1, r0
   157be:	464a      	mov	r2, r9
   157c0:	4620      	mov	r0, r4
   157c2:	f000 f8e3 	bl	1598c <os_arch_task_stack_init>
   157c6:	6020      	str	r0, [r4, #0]
    STAILQ_FOREACH(task, &g_os_task_list, t_os_task_list) {
   157c8:	4b16      	ldr	r3, [pc, #88]	; (15824 <os_task_init+0xe0>)
   157ca:	681b      	ldr	r3, [r3, #0]
   157cc:	b17b      	cbz	r3, 157ee <os_task_init+0xaa>
        assert(t->t_prio != task->t_prio);
   157ce:	7ae1      	ldrb	r1, [r4, #11]
   157d0:	7ada      	ldrb	r2, [r3, #11]
   157d2:	4291      	cmp	r1, r2
   157d4:	d001      	beq.n	157da <os_task_init+0x96>
    STAILQ_FOREACH(task, &g_os_task_list, t_os_task_list) {
   157d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   157d8:	e7f8      	b.n	157cc <os_task_init+0x88>
        assert(t->t_prio != task->t_prio);
   157da:	f7fe ff27 	bl	1462c <hal_debugger_connected>
   157de:	b100      	cbz	r0, 157e2 <os_task_init+0x9e>
   157e0:	be01      	bkpt	0x0001
   157e2:	2300      	movs	r3, #0
   157e4:	461a      	mov	r2, r3
   157e6:	4619      	mov	r1, r3
   157e8:	4618      	mov	r0, r3
   157ea:	f7ff f909 	bl	14a00 <__assert_func>
    STAILQ_INSERT_TAIL(&g_os_task_list, t, t_os_task_list);
   157ee:	6423      	str	r3, [r4, #64]	; 0x40
   157f0:	4b0c      	ldr	r3, [pc, #48]	; (15824 <os_task_init+0xe0>)
   157f2:	685a      	ldr	r2, [r3, #4]
   157f4:	6014      	str	r4, [r2, #0]
   157f6:	f104 0240 	add.w	r2, r4, #64	; 0x40
   157fa:	605a      	str	r2, [r3, #4]
    rc = os_sched_insert(t);
   157fc:	4620      	mov	r0, r4
   157fe:	f7ff fe45 	bl	1548c <os_sched_insert>
   15802:	4605      	mov	r5, r0
    if (rc != OS_OK) {
   15804:	b110      	cbz	r0, 1580c <os_task_init+0xc8>
}
   15806:	4628      	mov	r0, r5
   15808:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
    if (os_started()) {
   1580c:	f7ff f9b8 	bl	14b80 <os_started>
   15810:	b908      	cbnz	r0, 15816 <os_task_init+0xd2>
    return (0);
   15812:	4605      	mov	r5, r0
   15814:	e7f7      	b.n	15806 <os_task_init+0xc2>
        os_sched(NULL);
   15816:	2000      	movs	r0, #0
   15818:	f7ff ff5a 	bl	156d0 <os_sched>
   1581c:	e7f3      	b.n	15806 <os_task_init+0xc2>
   1581e:	bf00      	nop
   15820:	100021ec 	.word	0x100021ec
   15824:	100021e4 	.word	0x100021e4

00015828 <os_deltatime>:
} basetod;

static void
os_deltatime(os_time_t delta, const struct os_timeval *base,
    struct os_timeval *result)
{
   15828:	b430      	push	{r4, r5}
    struct os_timeval tvdelta;

    tvdelta.tv_sec = delta / OS_TICKS_PER_SEC;
   1582a:	09c3      	lsrs	r3, r0, #7
    tvdelta.tv_usec = (delta % OS_TICKS_PER_SEC) * OS_USEC_PER_TICK;
   1582c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
    os_timeradd(base, &tvdelta, result);
   15830:	e9d1 4500 	ldrd	r4, r5, [r1]
   15834:	18e4      	adds	r4, r4, r3
   15836:	f145 0500 	adc.w	r5, r5, #0
   1583a:	e9c2 4500 	strd	r4, r5, [r2]
   1583e:	688b      	ldr	r3, [r1, #8]
   15840:	f641 6184 	movw	r1, #7812	; 0x1e84
   15844:	fb01 3000 	mla	r0, r1, r0, r3
   15848:	6090      	str	r0, [r2, #8]
   1584a:	4b07      	ldr	r3, [pc, #28]	; (15868 <os_deltatime+0x40>)
   1584c:	4298      	cmp	r0, r3
   1584e:	dd09      	ble.n	15864 <os_deltatime+0x3c>
   15850:	1c61      	adds	r1, r4, #1
   15852:	f145 0300 	adc.w	r3, r5, #0
   15856:	6011      	str	r1, [r2, #0]
   15858:	6053      	str	r3, [r2, #4]
   1585a:	f5a0 2074 	sub.w	r0, r0, #999424	; 0xf4000
   1585e:	f5a0 7010 	sub.w	r0, r0, #576	; 0x240
   15862:	6090      	str	r0, [r2, #8]
}
   15864:	bc30      	pop	{r4, r5}
   15866:	4770      	bx	lr
   15868:	000f423f 	.word	0x000f423f

0001586c <os_time_tick>:
}

#if MYNEWT_VAL(OS_SCHEDULING)
static void
os_time_tick(int ticks)
{
   1586c:	b570      	push	{r4, r5, r6, lr}
    os_sr_t sr;
    os_time_t delta, prev_os_time;

    assert(ticks >= 0);
   1586e:	1e04      	subs	r4, r0, #0
   15870:	db0d      	blt.n	1588e <os_time_tick+0x22>

    OS_ENTER_CRITICAL(sr);
   15872:	f000 f87d 	bl	15970 <os_arch_save_sr>
   15876:	4605      	mov	r5, r0
    prev_os_time = g_os_time;
   15878:	4913      	ldr	r1, [pc, #76]	; (158c8 <os_time_tick+0x5c>)
   1587a:	680a      	ldr	r2, [r1, #0]
    g_os_time += ticks;
   1587c:	18a3      	adds	r3, r4, r2
   1587e:	600b      	str	r3, [r1, #0]

    /*
     * Update 'basetod' when 'g_os_time' crosses the 0x00000000 and
     * 0x80000000 thresholds.
     */
    if ((prev_os_time ^ g_os_time) >> 31) {
   15880:	ea93 0f02 	teq	r3, r2
   15884:	d40d      	bmi.n	158a2 <os_time_tick+0x36>
        delta = g_os_time - basetod.ostime;
        os_deltatime(delta, &basetod.uptime, &basetod.uptime);
        os_deltatime(delta, &basetod.utctime, &basetod.utctime);
        basetod.ostime = g_os_time;
    }
    OS_EXIT_CRITICAL(sr);
   15886:	4628      	mov	r0, r5
   15888:	f000 f878 	bl	1597c <os_arch_restore_sr>
}
   1588c:	bd70      	pop	{r4, r5, r6, pc}
    assert(ticks >= 0);
   1588e:	f7fe fecd 	bl	1462c <hal_debugger_connected>
   15892:	b100      	cbz	r0, 15896 <os_time_tick+0x2a>
   15894:	be01      	bkpt	0x0001
   15896:	2300      	movs	r3, #0
   15898:	461a      	mov	r2, r3
   1589a:	4619      	mov	r1, r3
   1589c:	4618      	mov	r0, r3
   1589e:	f7ff f8af 	bl	14a00 <__assert_func>
        delta = g_os_time - basetod.ostime;
   158a2:	4e0a      	ldr	r6, [pc, #40]	; (158cc <os_time_tick+0x60>)
   158a4:	4631      	mov	r1, r6
   158a6:	f851 4b08 	ldr.w	r4, [r1], #8
   158aa:	1b1c      	subs	r4, r3, r4
        os_deltatime(delta, &basetod.uptime, &basetod.uptime);
   158ac:	460a      	mov	r2, r1
   158ae:	4620      	mov	r0, r4
   158b0:	f7ff ffba 	bl	15828 <os_deltatime>
        os_deltatime(delta, &basetod.utctime, &basetod.utctime);
   158b4:	f106 0118 	add.w	r1, r6, #24
   158b8:	460a      	mov	r2, r1
   158ba:	4620      	mov	r0, r4
   158bc:	f7ff ffb4 	bl	15828 <os_deltatime>
        basetod.ostime = g_os_time;
   158c0:	4b01      	ldr	r3, [pc, #4]	; (158c8 <os_time_tick+0x5c>)
   158c2:	681b      	ldr	r3, [r3, #0]
   158c4:	6033      	str	r3, [r6, #0]
   158c6:	e7de      	b.n	15886 <os_time_tick+0x1a>
   158c8:	10002220 	.word	0x10002220
   158cc:	100021f0 	.word	0x100021f0

000158d0 <os_time_get>:
}
   158d0:	4b01      	ldr	r3, [pc, #4]	; (158d8 <os_time_get+0x8>)
   158d2:	6818      	ldr	r0, [r3, #0]
   158d4:	4770      	bx	lr
   158d6:	bf00      	nop
   158d8:	10002220 	.word	0x10002220

000158dc <os_time_advance>:

void
os_time_advance(int ticks)
{
   158dc:	b510      	push	{r4, lr}
    assert(ticks >= 0);
   158de:	1e04      	subs	r4, r0, #0
   158e0:	db02      	blt.n	158e8 <os_time_advance+0xc>

    if (ticks > 0) {
   158e2:	2c00      	cmp	r4, #0
   158e4:	dc0a      	bgt.n	158fc <os_time_advance+0x20>
            os_callout_tick();
            os_sched_os_timer_exp();
            os_sched(NULL);
        }
    }
}
   158e6:	bd10      	pop	{r4, pc}
    assert(ticks >= 0);
   158e8:	f7fe fea0 	bl	1462c <hal_debugger_connected>
   158ec:	b100      	cbz	r0, 158f0 <os_time_advance+0x14>
   158ee:	be01      	bkpt	0x0001
   158f0:	2300      	movs	r3, #0
   158f2:	461a      	mov	r2, r3
   158f4:	4619      	mov	r1, r3
   158f6:	4618      	mov	r0, r3
   158f8:	f7ff f882 	bl	14a00 <__assert_func>
        if (!os_started()) {
   158fc:	f7ff f940 	bl	14b80 <os_started>
   15900:	b920      	cbnz	r0, 1590c <os_time_advance+0x30>
            g_os_time += ticks;
   15902:	4b08      	ldr	r3, [pc, #32]	; (15924 <os_time_advance+0x48>)
   15904:	6818      	ldr	r0, [r3, #0]
   15906:	4420      	add	r0, r4
   15908:	6018      	str	r0, [r3, #0]
   1590a:	e7ec      	b.n	158e6 <os_time_advance+0xa>
            os_time_tick(ticks);
   1590c:	4620      	mov	r0, r4
   1590e:	f7ff ffad 	bl	1586c <os_time_tick>
            os_callout_tick();
   15912:	f7ff fa23 	bl	14d5c <os_callout_tick>
            os_sched_os_timer_exp();
   15916:	f7ff fe93 	bl	15640 <os_sched_os_timer_exp>
            os_sched(NULL);
   1591a:	2000      	movs	r0, #0
   1591c:	f7ff fed8 	bl	156d0 <os_sched>
}
   15920:	e7e1      	b.n	158e6 <os_time_advance+0xa>
   15922:	bf00      	nop
   15924:	10002220 	.word	0x10002220

00015928 <os_time_delay>:
void
os_time_delay(os_time_t osticks)
{
    os_sr_t sr;

    if (osticks > 0) {
   15928:	b900      	cbnz	r0, 1592c <os_time_delay+0x4>
   1592a:	4770      	bx	lr
{
   1592c:	b538      	push	{r3, r4, r5, lr}
   1592e:	4604      	mov	r4, r0
        OS_ENTER_CRITICAL(sr);
   15930:	f000 f81e 	bl	15970 <os_arch_save_sr>
   15934:	4605      	mov	r5, r0
        os_sched_sleep(os_sched_get_current_task(), (os_time_t)osticks);
   15936:	f7ff fdeb 	bl	15510 <os_sched_get_current_task>
   1593a:	4621      	mov	r1, r4
   1593c:	f7ff fdf4 	bl	15528 <os_sched_sleep>
        OS_EXIT_CRITICAL(sr);
   15940:	4628      	mov	r0, r5
   15942:	f000 f81b 	bl	1597c <os_arch_restore_sr>
        os_sched(NULL);
   15946:	2000      	movs	r0, #0
   15948:	f7ff fec2 	bl	156d0 <os_sched>
    }
}
   1594c:	bd38      	pop	{r3, r4, r5, pc}

0001594e <os_arch_task_return_handler>:
{
    /*
     * If you are stuck here it means that task finished by
     * simple return which is not supported.
     */
    while (1);
   1594e:	e7fe      	b.n	1594e <os_arch_task_return_handler>

00015950 <timer_handler>:
{
   15950:	b508      	push	{r3, lr}
    os_time_advance(1);
   15952:	2001      	movs	r0, #1
   15954:	f7ff ffc2 	bl	158dc <os_time_advance>
}
   15958:	bd08      	pop	{r3, pc}
	...

0001595c <os_arch_ctx_sw>:
{
   1595c:	b508      	push	{r3, lr}
    os_sched_ctx_sw_hook(t);
   1595e:	f7ff fdbf 	bl	154e0 <os_sched_ctx_sw_hook>
    SCB->ICSR = SCB_ICSR_PENDSVSET_Msk;
   15962:	4b02      	ldr	r3, [pc, #8]	; (1596c <os_arch_ctx_sw+0x10>)
   15964:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   15968:	605a      	str	r2, [r3, #4]
}
   1596a:	bd08      	pop	{r3, pc}
   1596c:	e000ed00 	.word	0xe000ed00

00015970 <os_arch_save_sr>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   15970:	f3ef 8010 	mrs	r0, PRIMASK
    isr_ctx = __get_PRIMASK() & 1;
   15974:	f000 0001 	and.w	r0, r0, #1
  __ASM volatile ("cpsid i" : : : "memory");
   15978:	b672      	cpsid	i
}
   1597a:	4770      	bx	lr

0001597c <os_arch_restore_sr>:
    if (!isr_ctx) {
   1597c:	b900      	cbnz	r0, 15980 <os_arch_restore_sr+0x4>
  __ASM volatile ("cpsie i" : : : "memory");
   1597e:	b662      	cpsie	i
}
   15980:	4770      	bx	lr

00015982 <os_arch_in_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   15982:	f3ef 8010 	mrs	r0, PRIMASK
}
   15986:	f000 0001 	and.w	r0, r0, #1
   1598a:	4770      	bx	lr

0001598c <os_arch_task_stack_init>:
}

os_stack_t *
os_arch_task_stack_init(struct os_task *t, os_stack_t *stack_top, int size)
{
   1598c:	b570      	push	{r4, r5, r6, lr}
   1598e:	4606      	mov	r6, r0
   15990:	460c      	mov	r4, r1
    int i;
    os_stack_t *s;
    struct stack_frame *sf;

    /* Get stack frame pointer */
    s = (os_stack_t *) ((uint8_t *) stack_top - sizeof(*sf));
   15992:	f1a1 0540 	sub.w	r5, r1, #64	; 0x40

    /* Zero out R1-R3, R12 */
    for (i = 9; i < 13; ++i) {
   15996:	2309      	movs	r3, #9
   15998:	e003      	b.n	159a2 <os_arch_task_stack_init+0x16>
        s[i] = 0;
   1599a:	2200      	movs	r2, #0
   1599c:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
    for (i = 9; i < 13; ++i) {
   159a0:	3301      	adds	r3, #1
   159a2:	2b0c      	cmp	r3, #12
   159a4:	ddf9      	ble.n	1599a <os_arch_task_stack_init+0xe>
    }

    /* Set registers R4 - R11 on stack. */
    os_arch_init_task_stack(s);
   159a6:	4628      	mov	r0, r5
   159a8:	f7fe fbfe 	bl	141a8 <os_arch_init_task_stack>

    /* Set remaining portions of stack frame */
    sf = (struct stack_frame *) s;
    sf->xpsr = INITIAL_xPSR;
   159ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   159b0:	f844 3c04 	str.w	r3, [r4, #-4]
    sf->pc = (uint32_t)t->t_func;
   159b4:	6973      	ldr	r3, [r6, #20]
   159b6:	f844 3c08 	str.w	r3, [r4, #-8]
    sf->r0 = (uint32_t)t->t_arg;
   159ba:	69b3      	ldr	r3, [r6, #24]
   159bc:	f844 3c20 	str.w	r3, [r4, #-32]
    /* Set function to cache returns from tasks. */
    sf->lr = (uint32_t)os_arch_task_return_handler;
   159c0:	4b02      	ldr	r3, [pc, #8]	; (159cc <os_arch_task_stack_init+0x40>)
   159c2:	f844 3c0c 	str.w	r3, [r4, #-12]
#if MYNEWT_VAL(HARDFLOAT)
    sf->exc_lr = INITIAL_LR;
#endif

    return (s);
}
   159c6:	4628      	mov	r0, r5
   159c8:	bd70      	pop	{r4, r5, r6, pc}
   159ca:	bf00      	nop
   159cc:	0001594f 	.word	0x0001594f

000159d0 <os_arch_init>:

void
os_arch_init(void)
{
   159d0:	b508      	push	{r3, lr}
    /*
     * Trap on divide-by-zero.
     */
    SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
   159d2:	4a04      	ldr	r2, [pc, #16]	; (159e4 <os_arch_init+0x14>)
   159d4:	6953      	ldr	r3, [r2, #20]
   159d6:	f043 0310 	orr.w	r3, r3, #16
   159da:	6153      	str	r3, [r2, #20]
    os_init_idle_task();
   159dc:	f7ff f8d6 	bl	14b8c <os_init_idle_task>
}
   159e0:	bd08      	pop	{r3, pc}
   159e2:	bf00      	nop
   159e4:	e000ed00 	.word	0xe000ed00

000159e8 <os_arch_os_init>:
    SVC_Call(os_arch_init);
}

os_error_t
os_arch_os_init(void)
{
   159e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   159ea:	f3ef 8405 	mrs	r4, IPSR
    os_error_t err;
    int i;

    /* Cannot be called within an ISR */
    err = OS_ERR_IN_ISR;
    if (__get_IPSR() == 0) {
   159ee:	b90c      	cbnz	r4, 159f4 <os_arch_os_init+0xc>
        err = OS_OK;

        /* Drop priority for all interrupts */
        for (i = 0; i < sizeof(NVIC->IP); i++) {
   159f0:	2400      	movs	r4, #0
   159f2:	e009      	b.n	15a08 <os_arch_os_init+0x20>
    err = OS_ERR_IN_ISR;
   159f4:	2007      	movs	r0, #7
   159f6:	e02e      	b.n	15a56 <os_arch_os_init+0x6e>
            NVIC->IP[i] = -1;
   159f8:	f104 4560 	add.w	r5, r4, #3758096384	; 0xe0000000
   159fc:	f505 4561 	add.w	r5, r5, #57600	; 0xe100
   15a00:	26ff      	movs	r6, #255	; 0xff
   15a02:	f885 6300 	strb.w	r6, [r5, #768]	; 0x300
        for (i = 0; i < sizeof(NVIC->IP); i++) {
   15a06:	3401      	adds	r4, #1
   15a08:	2cef      	cmp	r4, #239	; 0xef
   15a0a:	d9f5      	bls.n	159f8 <os_arch_os_init+0x10>
         * Install default interrupt handler for all interrupts except Reset,
         * which'll print out system state at the time of the interrupt, and
         * few other regs which should help in trying to figure out what went
         * wrong.
         */
        for (i = -NVIC_USER_IRQ_OFFSET + 2;
   15a0c:	f06f 040d 	mvn.w	r4, #13
   15a10:	e007      	b.n	15a22 <os_arch_os_init+0x3a>
             i < NVIC_NUM_VECTORS - NVIC_USER_IRQ_OFFSET; i++) {
            NVIC_SetVector(i, (uint32_t)os_default_irq_asm);
   15a12:	b265      	sxtb	r5, r4
  uint32_t vectors = (uint32_t )SCB->VTOR;
   15a14:	4e12      	ldr	r6, [pc, #72]	; (15a60 <os_arch_os_init+0x78>)
   15a16:	68b6      	ldr	r6, [r6, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   15a18:	3510      	adds	r5, #16
   15a1a:	4f12      	ldr	r7, [pc, #72]	; (15a64 <os_arch_os_init+0x7c>)
   15a1c:	f846 7025 	str.w	r7, [r6, r5, lsl #2]
             i < NVIC_NUM_VECTORS - NVIC_USER_IRQ_OFFSET; i++) {
   15a20:	3401      	adds	r4, #1
        for (i = -NVIC_USER_IRQ_OFFSET + 2;
   15a22:	2c19      	cmp	r4, #25
   15a24:	ddf5      	ble.n	15a12 <os_arch_os_init+0x2a>
  uint32_t vectors = (uint32_t )SCB->VTOR;
   15a26:	4c0e      	ldr	r4, [pc, #56]	; (15a60 <os_arch_os_init+0x78>)
   15a28:	68a5      	ldr	r5, [r4, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   15a2a:	4e0f      	ldr	r6, [pc, #60]	; (15a68 <os_arch_os_init+0x80>)
   15a2c:	62ee      	str	r6, [r5, #44]	; 0x2c
  uint32_t vectors = (uint32_t )SCB->VTOR;
   15a2e:	68a5      	ldr	r5, [r4, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   15a30:	4e0e      	ldr	r6, [pc, #56]	; (15a6c <os_arch_os_init+0x84>)
   15a32:	63ae      	str	r6, [r5, #56]	; 0x38
  uint32_t vectors = (uint32_t )SCB->VTOR;
   15a34:	68a5      	ldr	r5, [r4, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   15a36:	4e0e      	ldr	r6, [pc, #56]	; (15a70 <os_arch_os_init+0x88>)
   15a38:	63ee      	str	r6, [r5, #60]	; 0x3c
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   15a3a:	25e0      	movs	r5, #224	; 0xe0
   15a3c:	f884 5022 	strb.w	r5, [r4, #34]	; 0x22
   15a40:	2520      	movs	r5, #32
   15a42:	77e5      	strb	r5, [r4, #31]
  __ASM volatile ("MRS %0, control" : "=r" (result) );
   15a44:	f3ef 8414 	mrs	r4, CONTROL

        /* Set the SVC interrupt to priority 0 (highest configurable) */
        NVIC_SetPriority(SVCall_IRQn, SVC_PRIO);

        /* Check if privileged or not */
        if ((__get_CONTROL() & 1) == 0) {
   15a48:	f014 0f01 	tst.w	r4, #1
   15a4c:	d004      	beq.n	15a58 <os_arch_os_init+0x70>
    SVC_Call(os_arch_init);
   15a4e:	f8df c024 	ldr.w	ip, [pc, #36]	; 15a74 <os_arch_os_init+0x8c>
   15a52:	df00      	svc	0
        err = OS_OK;
   15a54:	2000      	movs	r0, #0
            svc_os_arch_init();
        }
    }

    return err;
}
   15a56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            os_arch_init();
   15a58:	f7ff ffba 	bl	159d0 <os_arch_init>
        err = OS_OK;
   15a5c:	2000      	movs	r0, #0
   15a5e:	e7fa      	b.n	15a56 <os_arch_os_init+0x6e>
   15a60:	e000ed00 	.word	0xe000ed00
   15a64:	0001422b 	.word	0x0001422b
   15a68:	000141af 	.word	0x000141af
   15a6c:	000141f5 	.word	0x000141f5
   15a70:	0001421f 	.word	0x0001421f
   15a74:	000159d1 	.word	0x000159d1

00015a78 <os_arch_start>:

uint32_t
os_arch_start(void)
{
   15a78:	b510      	push	{r4, lr}
    struct os_task *t;

    /* Get the highest priority ready to run to set the current task */
    t = os_sched_next_task();
   15a7a:	f7ff fe23 	bl	156c4 <os_sched_next_task>
   15a7e:	4604      	mov	r4, r0
    os_sched_set_current_task(t);
   15a80:	f7ff fd4c 	bl	1551c <os_sched_set_current_task>

    /* Adjust PSP so it looks like this task just took an exception */
    __set_PSP((uint32_t)t->t_stackptr + offsetof(struct stack_frame, r0));
   15a84:	6823      	ldr	r3, [r4, #0]
   15a86:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
   15a88:	f383 8809 	msr	PSP, r3

    /* Intitialize and start system clock timer */
    os_tick_init(OS_TICKS_PER_SEC, OS_TICK_PRIO);
   15a8c:	2106      	movs	r1, #6
   15a8e:	2080      	movs	r0, #128	; 0x80
   15a90:	f003 fd80 	bl	19594 <os_tick_init>

    /* Mark the OS as started, right before we run our first task */
    g_os_started = 1;
   15a94:	4b03      	ldr	r3, [pc, #12]	; (15aa4 <os_arch_start+0x2c>)
   15a96:	2201      	movs	r2, #1
   15a98:	601a      	str	r2, [r3, #0]

    /* Perform context switch */
    os_arch_ctx_sw(t);
   15a9a:	4620      	mov	r0, r4
   15a9c:	f7ff ff5e 	bl	1595c <os_arch_ctx_sw>

    return (uint32_t)(t->t_arg);
}
   15aa0:	69a0      	ldr	r0, [r4, #24]
   15aa2:	bd10      	pop	{r4, pc}
   15aa4:	100013c8 	.word	0x100013c8

00015aa8 <os_arch_os_start>:
 *
 * @return os_error_t
 */
os_error_t
os_arch_os_start(void)
{
   15aa8:	b510      	push	{r4, lr}
     * privileged or un-privileged mode.
     *
     * We switch to using "empty" part of idle task's stack until
     * the svc_os_arch_start() executes SVC, and we will never return.
     */
    os_set_env(g_idle_task.t_stackptr - 1);
   15aaa:	4815      	ldr	r0, [pc, #84]	; (15b00 <os_arch_os_start+0x58>)
   15aac:	6800      	ldr	r0, [r0, #0]
   15aae:	3804      	subs	r0, #4
   15ab0:	f7fe fb70 	bl	14194 <os_set_env>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   15ab4:	f3ef 8405 	mrs	r4, IPSR

    err = OS_ERR_IN_ISR;
    if (__get_IPSR() == 0) {
   15ab8:	b9ec      	cbnz	r4, 15af6 <os_arch_os_start+0x4e>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
   15aba:	f3ef 8414 	mrs	r4, CONTROL
         * The following switch statement is really just a sanity check to
         * insure that the os initialization routine was called prior to the
         * os start routine.
         */
        err = OS_OK;
        switch (__get_CONTROL() & 0x03) {
   15abe:	f004 0403 	and.w	r4, r4, #3
   15ac2:	2c02      	cmp	r4, #2
   15ac4:	d00d      	beq.n	15ae2 <os_arch_os_start+0x3a>
   15ac6:	d803      	bhi.n	15ad0 <os_arch_os_start+0x28>
   15ac8:	2c01      	cmp	r4, #1
   15aca:	d80f      	bhi.n	15aec <os_arch_os_start+0x44>
   15acc:	2008      	movs	r0, #8
            svc_os_arch_start();
        }
    }

    return err;
}
   15ace:	bd10      	pop	{r4, pc}
        switch (__get_CONTROL() & 0x03) {
   15ad0:	2c03      	cmp	r4, #3
   15ad2:	d10b      	bne.n	15aec <os_arch_os_start+0x44>
            if  ((os_flags & 1) == OS_RUN_PRIV) {
   15ad4:	4c0b      	ldr	r4, [pc, #44]	; (15b04 <os_arch_os_start+0x5c>)
   15ad6:	6824      	ldr	r4, [r4, #0]
   15ad8:	f014 0f01 	tst.w	r4, #1
   15adc:	d106      	bne.n	15aec <os_arch_os_start+0x44>
                err = OS_ERR_PRIV;
   15ade:	2008      	movs	r0, #8
   15ae0:	e7f5      	b.n	15ace <os_arch_os_start+0x26>
            if ((os_flags & 1) == OS_RUN_UNPRIV) {
   15ae2:	4c08      	ldr	r4, [pc, #32]	; (15b04 <os_arch_os_start+0x5c>)
   15ae4:	6824      	ldr	r4, [r4, #0]
   15ae6:	f014 0f01 	tst.w	r4, #1
   15aea:	d106      	bne.n	15afa <os_arch_os_start+0x52>
    SVC_Call(os_arch_start);
   15aec:	f8df c018 	ldr.w	ip, [pc, #24]	; 15b08 <os_arch_os_start+0x60>
   15af0:	df00      	svc	0
}
   15af2:	2000      	movs	r0, #0
   15af4:	e7eb      	b.n	15ace <os_arch_os_start+0x26>
    err = OS_ERR_IN_ISR;
   15af6:	2007      	movs	r0, #7
   15af8:	e7e9      	b.n	15ace <os_arch_os_start+0x26>
                err = OS_ERR_PRIV;
   15afa:	2008      	movs	r0, #8
   15afc:	e7e7      	b.n	15ace <os_arch_os_start+0x26>
   15afe:	bf00      	nop
   15b00:	1000021c 	.word	0x1000021c
   15b04:	10002224 	.word	0x10002224
   15b08:	00015a79 	.word	0x00015a79

00015b0c <os_mbuf_pool_init>:

int
os_mbuf_pool_init(struct os_mbuf_pool *omp, struct os_mempool *mp,
                  uint16_t buf_len, uint16_t nbufs)
{
    omp->omp_databuf_len = buf_len - sizeof(struct os_mbuf);
   15b0c:	3a10      	subs	r2, #16
   15b0e:	8002      	strh	r2, [r0, #0]
    omp->omp_pool = mp;
   15b10:	6041      	str	r1, [r0, #4]

    return (0);
}
   15b12:	2000      	movs	r0, #0
   15b14:	4770      	bx	lr

00015b16 <memcmp>:
int memcmp(const void *s1, const void *s2, size_t n)
{
    int d = 0;

#if defined(ARCH_cortex_m3) || defined(ARCH_cortex_m4) || defined(ARCH_cortex_m7) || defined(ARCH_cortex_m33)
    asm (".syntax unified                   \n"
   15b16:	b470      	push	{r4, r5, r6}
   15b18:	f04f 0500 	mov.w	r5, #0
   15b1c:	f022 0603 	bic.w	r6, r2, #3
   15b20:	e005      	b.n	15b2e <test1>

00015b22 <loop1>:
   15b22:	5943      	ldr	r3, [r0, r5]
   15b24:	594c      	ldr	r4, [r1, r5]
   15b26:	42a3      	cmp	r3, r4
   15b28:	d104      	bne.n	15b34 <res1>
   15b2a:	f105 0504 	add.w	r5, r5, #4

00015b2e <test1>:
   15b2e:	42b5      	cmp	r5, r6
   15b30:	d1f7      	bne.n	15b22 <loop1>
   15b32:	e00d      	b.n	15b50 <test2>

00015b34 <res1>:
   15b34:	ba1b      	rev	r3, r3
   15b36:	ba24      	rev	r4, r4
   15b38:	1b1b      	subs	r3, r3, r4
   15b3a:	bf8c      	ite	hi
   15b3c:	2301      	movhi	r3, #1
   15b3e:	f04f 33ff 	movls.w	r3, #4294967295	; 0xffffffff
   15b42:	e009      	b.n	15b58 <done>

00015b44 <loop2>:
   15b44:	5d43      	ldrb	r3, [r0, r5]
   15b46:	5d4c      	ldrb	r4, [r1, r5]
   15b48:	1b1b      	subs	r3, r3, r4
   15b4a:	d105      	bne.n	15b58 <done>
   15b4c:	f105 0501 	add.w	r5, r5, #1

00015b50 <test2>:
   15b50:	4295      	cmp	r5, r2
   15b52:	d1f7      	bne.n	15b44 <loop2>
   15b54:	f04f 0300 	mov.w	r3, #0

00015b58 <done>:
   15b58:	4618      	mov	r0, r3
   15b5a:	bc70      	pop	{r4, r5, r6}
			break;
	}
#endif

	return d;
}
   15b5c:	4770      	bx	lr

00015b5e <memcpy>:
#if defined(__ARM_FEATURE_UNALIGNED)
        /*
         * We can speed up a bit by moving 32-bit words if unaligned access is
         * supported (e.g. Cortex-M3/4/7/33).
         */
        asm (".syntax unified           \n"
   15b5e:	e001      	b.n	15b64 <test1>

00015b60 <loop1>:
   15b60:	588b      	ldr	r3, [r1, r2]
   15b62:	5083      	str	r3, [r0, r2]

00015b64 <test1>:
   15b64:	3a04      	subs	r2, #4
   15b66:	d5fb      	bpl.n	15b60 <loop1>
   15b68:	f102 0204 	add.w	r2, r2, #4
             "       bpl  loop1         \n"
             "       add  r2, #4        \n"
            );
#endif

        asm (".syntax unified           \n"
   15b6c:	e001      	b.n	15b72 <test2>

00015b6e <loop2>:
   15b6e:	5c8b      	ldrb	r3, [r1, r2]
   15b70:	5483      	strb	r3, [r0, r2]

00015b72 <test2>:
   15b72:	3a01      	subs	r2, #1
   15b74:	d5fb      	bpl.n	15b6e <loop2>
		*q++ = *p++;
	}
#endif

	return dst;
}
   15b76:	4770      	bx	lr

00015b78 <memset>:
#if defined(__arm__)
#include <mcu/cmsis_nvic.h>
#endif

void *memset(void *dst, int c, size_t n)
{
   15b78:	b430      	push	{r4, r5}
	asm volatile ("cld ; rep ; stosq ; movl %3,%%ecx ; rep ; stosb"
		      :"+c" (nq), "+D" (q)
		      : "a" ((unsigned char)c * 0x0101010101010101U),
			"r" ((uint32_t) n & 7));
#elif defined(__arm__)
    asm volatile (".syntax unified                          \n"
   15b7a:	4605      	mov	r5, r0
   15b7c:	b2c9      	uxtb	r1, r1
   15b7e:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
   15b82:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   15b86:	18ab      	adds	r3, r5, r2
   15b88:	2403      	movs	r4, #3
   15b8a:	4023      	ands	r3, r4
   15b8c:	1ad3      	subs	r3, r2, r3
   15b8e:	d40b      	bmi.n	15ba8 <memset+0x30>
   15b90:	e001      	b.n	15b96 <memset+0x1e>
   15b92:	3a01      	subs	r2, #1
   15b94:	54a9      	strb	r1, [r5, r2]
   15b96:	429a      	cmp	r2, r3
   15b98:	d1fb      	bne.n	15b92 <memset+0x1a>
   15b9a:	e000      	b.n	15b9e <memset+0x26>
   15b9c:	50a9      	str	r1, [r5, r2]
   15b9e:	3a04      	subs	r2, #4
   15ba0:	d5fc      	bpl.n	15b9c <memset+0x24>
   15ba2:	3204      	adds	r2, #4
   15ba4:	e000      	b.n	15ba8 <memset+0x30>
   15ba6:	54a9      	strb	r1, [r5, r2]
   15ba8:	3a01      	subs	r2, #1
   15baa:	d5fc      	bpl.n	15ba6 <memset+0x2e>
		*q++ = c;
	}
#endif

	return dst;
}
   15bac:	bc30      	pop	{r4, r5}
   15bae:	4770      	bx	lr

00015bb0 <strcmp>:
 */

#include <string.h>

int strcmp(const char *s1, const char *s2)
{
   15bb0:	b410      	push	{r4}
   15bb2:	4604      	mov	r4, r0
	const unsigned char *c2 = (const unsigned char *)s2;
	unsigned char ch;
	int d = 0;

	while (1) {
		d = (int)(ch = *c1++) - (int)*c2++;
   15bb4:	7822      	ldrb	r2, [r4, #0]
   15bb6:	3401      	adds	r4, #1
   15bb8:	7808      	ldrb	r0, [r1, #0]
   15bba:	3101      	adds	r1, #1
		if (d || !ch)
   15bbc:	1a10      	subs	r0, r2, r0
   15bbe:	d101      	bne.n	15bc4 <strcmp+0x14>
   15bc0:	2a00      	cmp	r2, #0
   15bc2:	d1f7      	bne.n	15bb4 <strcmp+0x4>
			break;
	}

	return d;
}
   15bc4:	bc10      	pop	{r4}
   15bc6:	4770      	bx	lr

00015bc8 <strlen>:

#include <string.h>

size_t strlen(const char *s)
{
	const char *ss = s;
   15bc8:	4603      	mov	r3, r0
	while (*ss)
   15bca:	781a      	ldrb	r2, [r3, #0]
   15bcc:	b10a      	cbz	r2, 15bd2 <strlen+0xa>
		ss++;
   15bce:	3301      	adds	r3, #1
   15bd0:	e7fb      	b.n	15bca <strlen+0x2>
	return ss - s;
}
   15bd2:	1a18      	subs	r0, r3, r0
   15bd4:	4770      	bx	lr
	...

00015bd8 <add_ascii_num_with_char>:
 * Helper function for terminal escape sequences with number parameter.
 * It adds ascii encoded number plus one character.
 */
static char *
add_ascii_num_with_char(char *str, unsigned int num, char c)
{
   15bd8:	b470      	push	{r4, r5, r6}
    char *p = str;
   15bda:	4604      	mov	r4, r0
    char *s;
    char tmp;

    /* Put digits in reverse order first. */
    do {
        *p++ = (num % 10) + '0';
   15bdc:	4b10      	ldr	r3, [pc, #64]	; (15c20 <add_ascii_num_with_char+0x48>)
   15bde:	fba3 5301 	umull	r5, r3, r3, r1
   15be2:	08db      	lsrs	r3, r3, #3
   15be4:	461e      	mov	r6, r3
   15be6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   15bea:	eba1 0343 	sub.w	r3, r1, r3, lsl #1
   15bee:	4625      	mov	r5, r4
   15bf0:	3401      	adds	r4, #1
   15bf2:	3330      	adds	r3, #48	; 0x30
   15bf4:	702b      	strb	r3, [r5, #0]
        num /= 10;
   15bf6:	460b      	mov	r3, r1
   15bf8:	4631      	mov	r1, r6
    } while (num);
   15bfa:	2b09      	cmp	r3, #9
   15bfc:	d8ee      	bhi.n	15bdc <add_ascii_num_with_char+0x4>
    s = str;
    str = p;
    --p;
   15bfe:	462b      	mov	r3, r5
   15c00:	e005      	b.n	15c0e <add_ascii_num_with_char+0x36>
    /* Revers order of characters, to get correct number representation */
    while (s < p) {
       tmp = *s;
   15c02:	7801      	ldrb	r1, [r0, #0]
       *s++ = *p;
   15c04:	781e      	ldrb	r6, [r3, #0]
   15c06:	f800 6b01 	strb.w	r6, [r0], #1
       *p-- = tmp;
   15c0a:	f803 1901 	strb.w	r1, [r3], #-1
    while (s < p) {
   15c0e:	4283      	cmp	r3, r0
   15c10:	d8f7      	bhi.n	15c02 <add_ascii_num_with_char+0x2a>
    }

    *str++ = c;
   15c12:	7022      	strb	r2, [r4, #0]
    *str = '\0';
   15c14:	2300      	movs	r3, #0
   15c16:	7063      	strb	r3, [r4, #1]

    return str;
}
   15c18:	1ca8      	adds	r0, r5, #2
   15c1a:	bc70      	pop	{r4, r5, r6}
   15c1c:	4770      	bx	lr
   15c1e:	bf00      	nop
   15c20:	cccccccd 	.word	0xcccccccd

00015c24 <console_handle_line>:
    esc_state &= ~ESC_ANSI;
}

static void
console_handle_line(void)
{
   15c24:	b508      	push	{r3, lr}
    cur = 0;
   15c26:	2300      	movs	r3, #0
   15c28:	4a08      	ldr	r2, [pc, #32]	; (15c4c <console_handle_line+0x28>)
   15c2a:	8013      	strh	r3, [r2, #0]
    trailing_chars = 0;
   15c2c:	4a08      	ldr	r2, [pc, #32]	; (15c50 <console_handle_line+0x2c>)
   15c2e:	8013      	strh	r3, [r2, #0]
    os_eventq_put(lines_queue, current_line_ev);
   15c30:	4b08      	ldr	r3, [pc, #32]	; (15c54 <console_handle_line+0x30>)
   15c32:	6819      	ldr	r1, [r3, #0]
   15c34:	4b08      	ldr	r3, [pc, #32]	; (15c58 <console_handle_line+0x34>)
   15c36:	6818      	ldr	r0, [r3, #0]
   15c38:	f7ff f9a9 	bl	14f8e <os_eventq_put>

#if MYNEWT_VAL(CONSOLE_COMPAT)
    if (console_compat_rx_cb) {
   15c3c:	4b07      	ldr	r3, [pc, #28]	; (15c5c <console_handle_line+0x38>)
   15c3e:	681b      	ldr	r3, [r3, #0]
   15c40:	b103      	cbz	r3, 15c44 <console_handle_line+0x20>
        console_compat_rx_cb();
   15c42:	4798      	blx	r3
    }
#endif

    current_line_ev = NULL;
   15c44:	4b03      	ldr	r3, [pc, #12]	; (15c54 <console_handle_line+0x30>)
   15c46:	2200      	movs	r2, #0
   15c48:	601a      	str	r2, [r3, #0]
}
   15c4a:	bd08      	pop	{r3, pc}
   15c4c:	10002258 	.word	0x10002258
   15c50:	10002272 	.word	0x10002272
   15c54:	1000225c 	.word	0x1000225c
   15c58:	10002268 	.word	0x10002268
   15c5c:	10002244 	.word	0x10002244

00015c60 <console_filter_out>:
{
   15c60:	b508      	push	{r3, lr}
    if (g_console_silence) {
   15c62:	4b0b      	ldr	r3, [pc, #44]	; (15c90 <console_filter_out+0x30>)
   15c64:	781b      	ldrb	r3, [r3, #0]
   15c66:	b95b      	cbnz	r3, 15c80 <console_filter_out+0x20>
    if (prompt_has_focus || g_is_output_nlip) {
   15c68:	4b0a      	ldr	r3, [pc, #40]	; (15c94 <console_filter_out+0x34>)
   15c6a:	781b      	ldrb	r3, [r3, #0]
   15c6c:	b94b      	cbnz	r3, 15c82 <console_filter_out+0x22>
    console_is_midline = c != '\n' && c != '\r';
   15c6e:	280a      	cmp	r0, #10
   15c70:	d00c      	beq.n	15c8c <console_filter_out+0x2c>
   15c72:	280d      	cmp	r0, #13
   15c74:	d008      	beq.n	15c88 <console_filter_out+0x28>
   15c76:	2201      	movs	r2, #1
   15c78:	4b07      	ldr	r3, [pc, #28]	; (15c98 <console_filter_out+0x38>)
   15c7a:	601a      	str	r2, [r3, #0]
        c = console_out_nolock(c);
   15c7c:	f000 fd7c 	bl	16778 <console_out_nolock>
}
   15c80:	bd08      	pop	{r3, pc}
        return console_out_nolock(c);
   15c82:	f000 fd79 	bl	16778 <console_out_nolock>
   15c86:	e7fb      	b.n	15c80 <console_filter_out+0x20>
    console_is_midline = c != '\n' && c != '\r';
   15c88:	2200      	movs	r2, #0
   15c8a:	e7f5      	b.n	15c78 <console_filter_out+0x18>
   15c8c:	2200      	movs	r2, #0
   15c8e:	e7f3      	b.n	15c78 <console_filter_out+0x18>
   15c90:	10002265 	.word	0x10002265
   15c94:	10002267 	.word	0x10002267
   15c98:	10002248 	.word	0x10002248

00015c9c <console_filter_write>:
{
   15c9c:	b570      	push	{r4, r5, r6, lr}
   15c9e:	4606      	mov	r6, r0
   15ca0:	460d      	mov	r5, r1
    for (i = 0; i < cnt; i++) {
   15ca2:	2400      	movs	r4, #0
   15ca4:	42ac      	cmp	r4, r5
   15ca6:	da07      	bge.n	15cb8 <console_filter_write+0x1c>
        if (console_filter_out((int)str[i]) == EOF) {
   15ca8:	5d30      	ldrb	r0, [r6, r4]
   15caa:	f7ff ffd9 	bl	15c60 <console_filter_out>
   15cae:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   15cb2:	d001      	beq.n	15cb8 <console_filter_write+0x1c>
    for (i = 0; i < cnt; i++) {
   15cb4:	3401      	adds	r4, #1
   15cb6:	e7f5      	b.n	15ca4 <console_filter_write+0x8>
}
   15cb8:	bd70      	pop	{r4, r5, r6, pc}
	...

00015cbc <console_append_char>:
    return handled;
}

static int
console_append_char(char *line, uint8_t byte)
{
   15cbc:	b508      	push	{r3, lr}
    if (cur + trailing_chars >= MYNEWT_VAL(CONSOLE_MAX_INPUT_LEN) - 1) {
   15cbe:	4b0d      	ldr	r3, [pc, #52]	; (15cf4 <console_append_char+0x38>)
   15cc0:	881b      	ldrh	r3, [r3, #0]
   15cc2:	4a0d      	ldr	r2, [pc, #52]	; (15cf8 <console_append_char+0x3c>)
   15cc4:	8812      	ldrh	r2, [r2, #0]
   15cc6:	4413      	add	r3, r2
   15cc8:	2bfe      	cmp	r3, #254	; 0xfe
   15cca:	dc0e      	bgt.n	15cea <console_append_char+0x2e>
        return 0;
    }

    line[cur + trailing_chars] = byte;
   15ccc:	54c1      	strb	r1, [r0, r3]

    if (byte == '\0') {
   15cce:	b171      	cbz	r1, 15cee <console_append_char+0x32>
        return 1;
    }

    if (echo) {
   15cd0:	4b0a      	ldr	r3, [pc, #40]	; (15cfc <console_append_char+0x40>)
   15cd2:	681b      	ldr	r3, [r3, #0]
   15cd4:	b92b      	cbnz	r3, 15ce2 <console_append_char+0x26>
        /* Echo back to console */
        console_switch_to_prompt();
        console_out_nolock(byte);
        console_switch_to_logs();
    }
    ++cur;
   15cd6:	4a07      	ldr	r2, [pc, #28]	; (15cf4 <console_append_char+0x38>)
   15cd8:	8813      	ldrh	r3, [r2, #0]
   15cda:	3301      	adds	r3, #1
   15cdc:	8013      	strh	r3, [r2, #0]
    return 1;
   15cde:	2001      	movs	r0, #1
}
   15ce0:	bd08      	pop	{r3, pc}
        console_out_nolock(byte);
   15ce2:	4608      	mov	r0, r1
   15ce4:	f000 fd48 	bl	16778 <console_out_nolock>
        console_switch_to_logs();
   15ce8:	e7f5      	b.n	15cd6 <console_append_char+0x1a>
        return 0;
   15cea:	2000      	movs	r0, #0
   15cec:	e7f8      	b.n	15ce0 <console_append_char+0x24>
        return 1;
   15cee:	2001      	movs	r0, #1
   15cf0:	e7f6      	b.n	15ce0 <console_append_char+0x24>
   15cf2:	bf00      	nop
   15cf4:	10002258 	.word	0x10002258
   15cf8:	10002272 	.word	0x10002272
   15cfc:	1000011c 	.word	0x1000011c

00015d00 <console_write_nolock>:
{
   15d00:	b570      	push	{r4, r5, r6, lr}
   15d02:	4606      	mov	r6, r0
   15d04:	460d      	mov	r5, r1
    for (i = 0; i < cnt; i++) {
   15d06:	2400      	movs	r4, #0
   15d08:	42ac      	cmp	r4, r5
   15d0a:	da07      	bge.n	15d1c <console_write_nolock+0x1c>
        if (console_out_nolock((int)str[i]) == EOF) {
   15d0c:	5d30      	ldrb	r0, [r6, r4]
   15d0e:	f000 fd33 	bl	16778 <console_out_nolock>
   15d12:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   15d16:	d001      	beq.n	15d1c <console_write_nolock+0x1c>
    for (i = 0; i < cnt; i++) {
   15d18:	3401      	adds	r4, #1
   15d1a:	e7f5      	b.n	15d08 <console_write_nolock+0x8>
}
   15d1c:	bd70      	pop	{r4, r5, r6, pc}
	...

00015d20 <handle_end>:
    if (trailing_chars) {
   15d20:	4b11      	ldr	r3, [pc, #68]	; (15d68 <handle_end+0x48>)
   15d22:	8819      	ldrh	r1, [r3, #0]
   15d24:	b901      	cbnz	r1, 15d28 <handle_end+0x8>
   15d26:	4770      	bx	lr
{
   15d28:	b510      	push	{r4, lr}
   15d2a:	b084      	sub	sp, #16
    char seq[14] = CSI;
   15d2c:	f645 331b 	movw	r3, #23323	; 0x5b1b
   15d30:	9300      	str	r3, [sp, #0]
   15d32:	2300      	movs	r3, #0
   15d34:	9301      	str	r3, [sp, #4]
   15d36:	9302      	str	r3, [sp, #8]
   15d38:	f8ad 300c 	strh.w	r3, [sp, #12]
    if (count) {
   15d3c:	b949      	cbnz	r1, 15d52 <handle_end+0x32>
        cur += trailing_chars;
   15d3e:	490b      	ldr	r1, [pc, #44]	; (15d6c <handle_end+0x4c>)
   15d40:	4a09      	ldr	r2, [pc, #36]	; (15d68 <handle_end+0x48>)
   15d42:	880b      	ldrh	r3, [r1, #0]
   15d44:	8810      	ldrh	r0, [r2, #0]
   15d46:	4403      	add	r3, r0
   15d48:	800b      	strh	r3, [r1, #0]
        trailing_chars = 0;
   15d4a:	2300      	movs	r3, #0
   15d4c:	8013      	strh	r3, [r2, #0]
}
   15d4e:	b004      	add	sp, #16
   15d50:	bd10      	pop	{r4, pc}
        p = add_ascii_num_with_char(seq + 2, count, 'C');
   15d52:	466c      	mov	r4, sp
   15d54:	2243      	movs	r2, #67	; 0x43
   15d56:	f10d 0002 	add.w	r0, sp, #2
   15d5a:	f7ff ff3d 	bl	15bd8 <add_ascii_num_with_char>
        console_write_nolock(seq, p - seq);
   15d5e:	1b01      	subs	r1, r0, r4
   15d60:	4620      	mov	r0, r4
   15d62:	f7ff ffcd 	bl	15d00 <console_write_nolock>
   15d66:	e7ea      	b.n	15d3e <handle_end+0x1e>
   15d68:	10002272 	.word	0x10002272
   15d6c:	10002258 	.word	0x10002258

00015d70 <handle_home>:
    if (cur) {
   15d70:	4b11      	ldr	r3, [pc, #68]	; (15db8 <handle_home+0x48>)
   15d72:	8819      	ldrh	r1, [r3, #0]
   15d74:	b901      	cbnz	r1, 15d78 <handle_home+0x8>
   15d76:	4770      	bx	lr
{
   15d78:	b510      	push	{r4, lr}
   15d7a:	b084      	sub	sp, #16
    char seq[14] = CSI;
   15d7c:	f645 331b 	movw	r3, #23323	; 0x5b1b
   15d80:	9300      	str	r3, [sp, #0]
   15d82:	2300      	movs	r3, #0
   15d84:	9301      	str	r3, [sp, #4]
   15d86:	9302      	str	r3, [sp, #8]
   15d88:	f8ad 300c 	strh.w	r3, [sp, #12]
    if (count) {
   15d8c:	b949      	cbnz	r1, 15da2 <handle_home+0x32>
        trailing_chars += cur;
   15d8e:	490b      	ldr	r1, [pc, #44]	; (15dbc <handle_home+0x4c>)
   15d90:	4a09      	ldr	r2, [pc, #36]	; (15db8 <handle_home+0x48>)
   15d92:	880b      	ldrh	r3, [r1, #0]
   15d94:	8810      	ldrh	r0, [r2, #0]
   15d96:	4403      	add	r3, r0
   15d98:	800b      	strh	r3, [r1, #0]
        cur = 0;
   15d9a:	2300      	movs	r3, #0
   15d9c:	8013      	strh	r3, [r2, #0]
}
   15d9e:	b004      	add	sp, #16
   15da0:	bd10      	pop	{r4, pc}
        p = add_ascii_num_with_char(seq + 2, count, 'D');
   15da2:	466c      	mov	r4, sp
   15da4:	2244      	movs	r2, #68	; 0x44
   15da6:	f10d 0002 	add.w	r0, sp, #2
   15daa:	f7ff ff15 	bl	15bd8 <add_ascii_num_with_char>
        console_write_nolock(seq, p - seq);
   15dae:	1b01      	subs	r1, r0, r4
   15db0:	4620      	mov	r0, r4
   15db2:	f7ff ffa5 	bl	15d00 <console_write_nolock>
   15db6:	e7ea      	b.n	15d8e <handle_home+0x1e>
   15db8:	10002258 	.word	0x10002258
   15dbc:	10002272 	.word	0x10002272

00015dc0 <del_char>:
{
   15dc0:	b530      	push	{r4, r5, lr}
   15dc2:	b085      	sub	sp, #20
   15dc4:	4604      	mov	r4, r0
    left = trailing_chars;
   15dc6:	4b17      	ldr	r3, [pc, #92]	; (15e24 <del_char+0x64>)
   15dc8:	881b      	ldrh	r3, [r3, #0]
    while (left-- > 1) {
   15dca:	1e5d      	subs	r5, r3, #1
   15dcc:	2b01      	cmp	r3, #1
   15dce:	dd06      	ble.n	15dde <del_char+0x1e>
        *pos = *(pos + 1);
   15dd0:	7860      	ldrb	r0, [r4, #1]
   15dd2:	f804 0b01 	strb.w	r0, [r4], #1
        console_out_nolock(*(pos++));
   15dd6:	f000 fccf 	bl	16778 <console_out_nolock>
    while (left-- > 1) {
   15dda:	462b      	mov	r3, r5
   15ddc:	e7f5      	b.n	15dca <del_char+0xa>
    if (trailing_chars) {
   15dde:	4b11      	ldr	r3, [pc, #68]	; (15e24 <del_char+0x64>)
   15de0:	881b      	ldrh	r3, [r3, #0]
   15de2:	b90b      	cbnz	r3, 15de8 <del_char+0x28>
}
   15de4:	b005      	add	sp, #20
   15de6:	bd30      	pop	{r4, r5, pc}
        console_out_nolock(' ');
   15de8:	2020      	movs	r0, #32
   15dea:	f000 fcc5 	bl	16778 <console_out_nolock>
        cursor_backward(trailing_chars);
   15dee:	4b0d      	ldr	r3, [pc, #52]	; (15e24 <del_char+0x64>)
   15df0:	8819      	ldrh	r1, [r3, #0]
    char seq[14] = CSI;
   15df2:	f645 331b 	movw	r3, #23323	; 0x5b1b
   15df6:	9300      	str	r3, [sp, #0]
   15df8:	2300      	movs	r3, #0
   15dfa:	9301      	str	r3, [sp, #4]
   15dfc:	9302      	str	r3, [sp, #8]
   15dfe:	f8ad 300c 	strh.w	r3, [sp, #12]
    if (count) {
   15e02:	b921      	cbnz	r1, 15e0e <del_char+0x4e>
        trailing_chars--;
   15e04:	4a07      	ldr	r2, [pc, #28]	; (15e24 <del_char+0x64>)
   15e06:	8813      	ldrh	r3, [r2, #0]
   15e08:	3b01      	subs	r3, #1
   15e0a:	8013      	strh	r3, [r2, #0]
}
   15e0c:	e7ea      	b.n	15de4 <del_char+0x24>
        p = add_ascii_num_with_char(seq + 2, count, 'D');
   15e0e:	466c      	mov	r4, sp
   15e10:	2244      	movs	r2, #68	; 0x44
   15e12:	f10d 0002 	add.w	r0, sp, #2
   15e16:	f7ff fedf 	bl	15bd8 <add_ascii_num_with_char>
        console_write_nolock(seq, p - seq);
   15e1a:	1b01      	subs	r1, r0, r4
   15e1c:	4620      	mov	r0, r4
   15e1e:	f7ff ff6f 	bl	15d00 <console_write_nolock>
   15e22:	e7ef      	b.n	15e04 <del_char+0x44>
   15e24:	10002272 	.word	0x10002272

00015e28 <handle_delete>:
{
   15e28:	b508      	push	{r3, lr}
    if (trailing_chars) {
   15e2a:	4b05      	ldr	r3, [pc, #20]	; (15e40 <handle_delete+0x18>)
   15e2c:	881b      	ldrh	r3, [r3, #0]
   15e2e:	b903      	cbnz	r3, 15e32 <handle_delete+0xa>
}
   15e30:	bd08      	pop	{r3, pc}
        del_char(&line[cur]);
   15e32:	4b04      	ldr	r3, [pc, #16]	; (15e44 <handle_delete+0x1c>)
   15e34:	881b      	ldrh	r3, [r3, #0]
   15e36:	4418      	add	r0, r3
   15e38:	f7ff ffc2 	bl	15dc0 <del_char>
}
   15e3c:	e7f8      	b.n	15e30 <handle_delete+0x8>
   15e3e:	bf00      	nop
   15e40:	10002272 	.word	0x10002272
   15e44:	10002258 	.word	0x10002258

00015e48 <handle_ansi>:
{
   15e48:	4603      	mov	r3, r0
    if (esc_state & ESC_ANSI_FIRST) {
   15e4a:	4a5e      	ldr	r2, [pc, #376]	; (15fc4 <handle_ansi+0x17c>)
   15e4c:	6812      	ldr	r2, [r2, #0]
   15e4e:	f012 0f04 	tst.w	r2, #4
   15e52:	d025      	beq.n	15ea0 <handle_ansi+0x58>
        esc_state &= ~ESC_ANSI_FIRST;
   15e54:	f022 0204 	bic.w	r2, r2, #4
   15e58:	485a      	ldr	r0, [pc, #360]	; (15fc4 <handle_ansi+0x17c>)
   15e5a:	6002      	str	r2, [r0, #0]
        if (!isdigit(byte)) {
   15e5c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   15e60:	2809      	cmp	r0, #9
   15e62:	d912      	bls.n	15e8a <handle_ansi+0x42>
            ansi_val = 1;
   15e64:	4a58      	ldr	r2, [pc, #352]	; (15fc8 <handle_ansi+0x180>)
   15e66:	2001      	movs	r0, #1
   15e68:	6010      	str	r0, [r2, #0]
{
   15e6a:	b510      	push	{r4, lr}
   15e6c:	b084      	sub	sp, #16
    switch (byte) {
   15e6e:	2b48      	cmp	r3, #72	; 0x48
   15e70:	d840      	bhi.n	15ef4 <handle_ansi+0xac>
   15e72:	2b43      	cmp	r3, #67	; 0x43
   15e74:	f0c0 8093 	bcc.w	15f9e <handle_ansi+0x156>
   15e78:	3b43      	subs	r3, #67	; 0x43
   15e7a:	2b05      	cmp	r3, #5
   15e7c:	f200 808f 	bhi.w	15f9e <handle_ansi+0x156>
   15e80:	e8df f003 	tbb	[pc, r3]
   15e84:	948d4668 	.word	0x948d4668
   15e88:	8a8d      	.short	0x8a8d
        esc_state |= ESC_ANSI_VAL;
   15e8a:	f042 0208 	orr.w	r2, r2, #8
   15e8e:	494d      	ldr	r1, [pc, #308]	; (15fc4 <handle_ansi+0x17c>)
   15e90:	600a      	str	r2, [r1, #0]
        ansi_val = byte - '0';
   15e92:	3b30      	subs	r3, #48	; 0x30
   15e94:	4a4c      	ldr	r2, [pc, #304]	; (15fc8 <handle_ansi+0x180>)
   15e96:	6013      	str	r3, [r2, #0]
        ansi_val_2 = 0;
   15e98:	4b4c      	ldr	r3, [pc, #304]	; (15fcc <handle_ansi+0x184>)
   15e9a:	2200      	movs	r2, #0
   15e9c:	601a      	str	r2, [r3, #0]
        return;
   15e9e:	4770      	bx	lr
    if (esc_state & ESC_ANSI_VAL) {
   15ea0:	f012 0f08 	tst.w	r2, #8
   15ea4:	d0e1      	beq.n	15e6a <handle_ansi+0x22>
        if (isdigit(byte)) {
   15ea6:	3830      	subs	r0, #48	; 0x30
   15ea8:	2809      	cmp	r0, #9
   15eaa:	d906      	bls.n	15eba <handle_ansi+0x72>
        if (byte == ';' && !(esc_state & ESC_ANSI_VAL_2)) {
   15eac:	2b3b      	cmp	r3, #59	; 0x3b
   15eae:	d019      	beq.n	15ee4 <handle_ansi+0x9c>
        esc_state &= ~ESC_ANSI_VAL_2;
   15eb0:	f022 0218 	bic.w	r2, r2, #24
   15eb4:	4843      	ldr	r0, [pc, #268]	; (15fc4 <handle_ansi+0x17c>)
   15eb6:	6002      	str	r2, [r0, #0]
   15eb8:	e7d7      	b.n	15e6a <handle_ansi+0x22>
            if (esc_state & ESC_ANSI_VAL_2) {
   15eba:	f012 0f10 	tst.w	r2, #16
   15ebe:	d008      	beq.n	15ed2 <handle_ansi+0x8a>
                ansi_val_2 *= 10;
   15ec0:	4942      	ldr	r1, [pc, #264]	; (15fcc <handle_ansi+0x184>)
   15ec2:	680a      	ldr	r2, [r1, #0]
   15ec4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
                ansi_val_2 += byte - '0';
   15ec8:	eb03 0342 	add.w	r3, r3, r2, lsl #1
   15ecc:	3b30      	subs	r3, #48	; 0x30
   15ece:	600b      	str	r3, [r1, #0]
   15ed0:	4770      	bx	lr
                ansi_val *= 10;
   15ed2:	493d      	ldr	r1, [pc, #244]	; (15fc8 <handle_ansi+0x180>)
   15ed4:	680a      	ldr	r2, [r1, #0]
   15ed6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
                ansi_val += byte - '0';
   15eda:	eb03 0342 	add.w	r3, r3, r2, lsl #1
   15ede:	3b30      	subs	r3, #48	; 0x30
   15ee0:	600b      	str	r3, [r1, #0]
            return;
   15ee2:	4770      	bx	lr
        if (byte == ';' && !(esc_state & ESC_ANSI_VAL_2)) {
   15ee4:	f012 0f10 	tst.w	r2, #16
   15ee8:	d1e2      	bne.n	15eb0 <handle_ansi+0x68>
            esc_state |= ESC_ANSI_VAL_2;
   15eea:	f042 0210 	orr.w	r2, r2, #16
   15eee:	4b35      	ldr	r3, [pc, #212]	; (15fc4 <handle_ansi+0x17c>)
   15ef0:	601a      	str	r2, [r3, #0]
            return;
   15ef2:	4770      	bx	lr
    switch (byte) {
   15ef4:	2b7e      	cmp	r3, #126	; 0x7e
   15ef6:	d152      	bne.n	15f9e <handle_ansi+0x156>
        switch (ansi_val) {
   15ef8:	4b33      	ldr	r3, [pc, #204]	; (15fc8 <handle_ansi+0x180>)
   15efa:	681b      	ldr	r3, [r3, #0]
   15efc:	2b03      	cmp	r3, #3
   15efe:	d059      	beq.n	15fb4 <handle_ansi+0x16c>
   15f00:	2b04      	cmp	r3, #4
   15f02:	d05b      	beq.n	15fbc <handle_ansi+0x174>
   15f04:	2b01      	cmp	r3, #1
   15f06:	d14a      	bne.n	15f9e <handle_ansi+0x156>
            handle_home(line);
   15f08:	4608      	mov	r0, r1
   15f0a:	f7ff ff31 	bl	15d70 <handle_home>
            break;
   15f0e:	e046      	b.n	15f9e <handle_ansi+0x156>
        if (ansi_val > cur) {
   15f10:	4b2f      	ldr	r3, [pc, #188]	; (15fd0 <handle_ansi+0x188>)
   15f12:	881b      	ldrh	r3, [r3, #0]
   15f14:	4a2c      	ldr	r2, [pc, #176]	; (15fc8 <handle_ansi+0x180>)
   15f16:	6811      	ldr	r1, [r2, #0]
   15f18:	428b      	cmp	r3, r1
   15f1a:	d340      	bcc.n	15f9e <handle_ansi+0x156>
        trailing_chars += ansi_val;
   15f1c:	b28a      	uxth	r2, r1
   15f1e:	4c2d      	ldr	r4, [pc, #180]	; (15fd4 <handle_ansi+0x18c>)
   15f20:	8820      	ldrh	r0, [r4, #0]
   15f22:	4410      	add	r0, r2
   15f24:	8020      	strh	r0, [r4, #0]
        cur -= ansi_val;
   15f26:	1a9b      	subs	r3, r3, r2
   15f28:	4a29      	ldr	r2, [pc, #164]	; (15fd0 <handle_ansi+0x188>)
   15f2a:	8013      	strh	r3, [r2, #0]
    char seq[14] = CSI;
   15f2c:	f645 331b 	movw	r3, #23323	; 0x5b1b
   15f30:	9300      	str	r3, [sp, #0]
   15f32:	2300      	movs	r3, #0
   15f34:	9301      	str	r3, [sp, #4]
   15f36:	9302      	str	r3, [sp, #8]
   15f38:	f8ad 300c 	strh.w	r3, [sp, #12]
    if (count) {
   15f3c:	b379      	cbz	r1, 15f9e <handle_ansi+0x156>
        p = add_ascii_num_with_char(seq + 2, count, 'D');
   15f3e:	466c      	mov	r4, sp
   15f40:	2244      	movs	r2, #68	; 0x44
   15f42:	f10d 0002 	add.w	r0, sp, #2
   15f46:	f7ff fe47 	bl	15bd8 <add_ascii_num_with_char>
        console_write_nolock(seq, p - seq);
   15f4a:	1b01      	subs	r1, r0, r4
   15f4c:	4620      	mov	r0, r4
   15f4e:	f7ff fed7 	bl	15d00 <console_write_nolock>
}
   15f52:	e024      	b.n	15f9e <handle_ansi+0x156>
        if (ansi_val > trailing_chars) {
   15f54:	4b1f      	ldr	r3, [pc, #124]	; (15fd4 <handle_ansi+0x18c>)
   15f56:	881b      	ldrh	r3, [r3, #0]
   15f58:	4a1b      	ldr	r2, [pc, #108]	; (15fc8 <handle_ansi+0x180>)
   15f5a:	6811      	ldr	r1, [r2, #0]
   15f5c:	428b      	cmp	r3, r1
   15f5e:	d31e      	bcc.n	15f9e <handle_ansi+0x156>
        trailing_chars -= ansi_val;
   15f60:	b28a      	uxth	r2, r1
   15f62:	1a9b      	subs	r3, r3, r2
   15f64:	481b      	ldr	r0, [pc, #108]	; (15fd4 <handle_ansi+0x18c>)
   15f66:	8003      	strh	r3, [r0, #0]
        cur += ansi_val;
   15f68:	4b19      	ldr	r3, [pc, #100]	; (15fd0 <handle_ansi+0x188>)
   15f6a:	8818      	ldrh	r0, [r3, #0]
   15f6c:	4402      	add	r2, r0
   15f6e:	801a      	strh	r2, [r3, #0]
    char seq[14] = CSI;
   15f70:	f645 331b 	movw	r3, #23323	; 0x5b1b
   15f74:	9300      	str	r3, [sp, #0]
   15f76:	2300      	movs	r3, #0
   15f78:	9301      	str	r3, [sp, #4]
   15f7a:	9302      	str	r3, [sp, #8]
   15f7c:	f8ad 300c 	strh.w	r3, [sp, #12]
    if (count) {
   15f80:	b169      	cbz	r1, 15f9e <handle_ansi+0x156>
        p = add_ascii_num_with_char(seq + 2, count, 'C');
   15f82:	466c      	mov	r4, sp
   15f84:	2243      	movs	r2, #67	; 0x43
   15f86:	f10d 0002 	add.w	r0, sp, #2
   15f8a:	f7ff fe25 	bl	15bd8 <add_ascii_num_with_char>
        console_write_nolock(seq, p - seq);
   15f8e:	1b01      	subs	r1, r0, r4
   15f90:	4620      	mov	r0, r4
   15f92:	f7ff feb5 	bl	15d00 <console_write_nolock>
}
   15f96:	e002      	b.n	15f9e <handle_ansi+0x156>
        handle_home(line);
   15f98:	4608      	mov	r0, r1
   15f9a:	f7ff fee9 	bl	15d70 <handle_home>
    esc_state &= ~ESC_ANSI;
   15f9e:	4a09      	ldr	r2, [pc, #36]	; (15fc4 <handle_ansi+0x17c>)
   15fa0:	6813      	ldr	r3, [r2, #0]
   15fa2:	f023 0302 	bic.w	r3, r3, #2
   15fa6:	6013      	str	r3, [r2, #0]
}
   15fa8:	b004      	add	sp, #16
   15faa:	bd10      	pop	{r4, pc}
        handle_end(line);
   15fac:	4608      	mov	r0, r1
   15fae:	f7ff feb7 	bl	15d20 <handle_end>
        break;
   15fb2:	e7f4      	b.n	15f9e <handle_ansi+0x156>
            handle_delete(line);
   15fb4:	4608      	mov	r0, r1
   15fb6:	f7ff ff37 	bl	15e28 <handle_delete>
            break;
   15fba:	e7f0      	b.n	15f9e <handle_ansi+0x156>
            handle_end(line);
   15fbc:	4608      	mov	r0, r1
   15fbe:	f7ff feaf 	bl	15d20 <handle_end>
            break;
   15fc2:	e7ec      	b.n	15f9e <handle_ansi+0x156>
   15fc4:	10002260 	.word	0x10002260
   15fc8:	10002228 	.word	0x10002228
   15fcc:	1000222c 	.word	0x1000222c
   15fd0:	10002258 	.word	0x10002258
   15fd4:	10002272 	.word	0x10002272

00015fd8 <handle_backspace>:

static void
handle_backspace(char *line)
{
    if (cur > 0) {
   15fd8:	4b13      	ldr	r3, [pc, #76]	; (16028 <handle_backspace+0x50>)
   15fda:	881b      	ldrh	r3, [r3, #0]
   15fdc:	b903      	cbnz	r3, 15fe0 <handle_backspace+0x8>
   15fde:	4770      	bx	lr
{
   15fe0:	b530      	push	{r4, r5, lr}
   15fe2:	b085      	sub	sp, #20
   15fe4:	4604      	mov	r4, r0
    char seq[14] = CSI;
   15fe6:	f645 331b 	movw	r3, #23323	; 0x5b1b
   15fea:	9300      	str	r3, [sp, #0]
   15fec:	2300      	movs	r3, #0
   15fee:	9301      	str	r3, [sp, #4]
   15ff0:	9302      	str	r3, [sp, #8]
   15ff2:	f8ad 300c 	strh.w	r3, [sp, #12]
        p = add_ascii_num_with_char(seq + 2, count, 'D');
   15ff6:	466d      	mov	r5, sp
   15ff8:	2244      	movs	r2, #68	; 0x44
   15ffa:	2101      	movs	r1, #1
   15ffc:	f10d 0002 	add.w	r0, sp, #2
   16000:	f7ff fdea 	bl	15bd8 <add_ascii_num_with_char>
        console_write_nolock(seq, p - seq);
   16004:	1b41      	subs	r1, r0, r5
   16006:	4628      	mov	r0, r5
   16008:	f7ff fe7a 	bl	15d00 <console_write_nolock>
        cursor_backward(1);
        cur--;
   1600c:	4a06      	ldr	r2, [pc, #24]	; (16028 <handle_backspace+0x50>)
   1600e:	8813      	ldrh	r3, [r2, #0]
   16010:	3b01      	subs	r3, #1
   16012:	b29b      	uxth	r3, r3
   16014:	8013      	strh	r3, [r2, #0]
        trailing_chars++;
   16016:	4905      	ldr	r1, [pc, #20]	; (1602c <handle_backspace+0x54>)
   16018:	880a      	ldrh	r2, [r1, #0]
   1601a:	3201      	adds	r2, #1
   1601c:	800a      	strh	r2, [r1, #0]
        del_char(&line[cur]);
   1601e:	18e0      	adds	r0, r4, r3
   16020:	f7ff fece 	bl	15dc0 <del_char>
    }
}
   16024:	b005      	add	sp, #20
   16026:	bd30      	pop	{r4, r5, pc}
   16028:	10002258 	.word	0x10002258
   1602c:	10002272 	.word	0x10002272

00016030 <console_clear_line>:
{
   16030:	b510      	push	{r4, lr}
   16032:	b084      	sub	sp, #16
    if (cur) {
   16034:	4b13      	ldr	r3, [pc, #76]	; (16084 <console_clear_line+0x54>)
   16036:	8819      	ldrh	r1, [r3, #0]
   16038:	b979      	cbnz	r1, 1605a <console_clear_line+0x2a>
    cur = 0;
   1603a:	2300      	movs	r3, #0
   1603c:	4a11      	ldr	r2, [pc, #68]	; (16084 <console_clear_line+0x54>)
   1603e:	8013      	strh	r3, [r2, #0]
    trailing_chars = 0;
   16040:	4a11      	ldr	r2, [pc, #68]	; (16088 <console_clear_line+0x58>)
   16042:	8013      	strh	r3, [r2, #0]
    console_out_nolock(ESC);
   16044:	201b      	movs	r0, #27
   16046:	f000 fb97 	bl	16778 <console_out_nolock>
    console_out_nolock('[');
   1604a:	205b      	movs	r0, #91	; 0x5b
   1604c:	f000 fb94 	bl	16778 <console_out_nolock>
    console_out_nolock('K');
   16050:	204b      	movs	r0, #75	; 0x4b
   16052:	f000 fb91 	bl	16778 <console_out_nolock>
}
   16056:	b004      	add	sp, #16
   16058:	bd10      	pop	{r4, pc}
    char seq[14] = CSI;
   1605a:	f645 331b 	movw	r3, #23323	; 0x5b1b
   1605e:	9300      	str	r3, [sp, #0]
   16060:	2300      	movs	r3, #0
   16062:	9301      	str	r3, [sp, #4]
   16064:	9302      	str	r3, [sp, #8]
   16066:	f8ad 300c 	strh.w	r3, [sp, #12]
    if (count) {
   1606a:	2900      	cmp	r1, #0
   1606c:	d0e5      	beq.n	1603a <console_clear_line+0xa>
        p = add_ascii_num_with_char(seq + 2, count, 'D');
   1606e:	466c      	mov	r4, sp
   16070:	2244      	movs	r2, #68	; 0x44
   16072:	f10d 0002 	add.w	r0, sp, #2
   16076:	f7ff fdaf 	bl	15bd8 <add_ascii_num_with_char>
        console_write_nolock(seq, p - seq);
   1607a:	1b01      	subs	r1, r0, r4
   1607c:	4620      	mov	r0, r4
   1607e:	f7ff fe3f 	bl	15d00 <console_write_nolock>
}
   16082:	e7da      	b.n	1603a <console_clear_line+0xa>
   16084:	10002258 	.word	0x10002258
   16088:	10002272 	.word	0x10002272

0001608c <insert_char>:
        cur + trailing_chars >= MYNEWT_VAL(CONSOLE_MAX_INPUT_LEN) - 1) {
   1608c:	4b26      	ldr	r3, [pc, #152]	; (16128 <insert_char+0x9c>)
   1608e:	881b      	ldrh	r3, [r3, #0]
   16090:	4a26      	ldr	r2, [pc, #152]	; (1612c <insert_char+0xa0>)
   16092:	8812      	ldrh	r2, [r2, #0]
   16094:	4413      	add	r3, r2
    if ((!MYNEWT_VAL(CONSOLE_HISTORY_AUTO_SEARCH) || !trailing_selection) &&
   16096:	2bfe      	cmp	r3, #254	; 0xfe
   16098:	dc44      	bgt.n	16124 <insert_char+0x98>
{
   1609a:	b570      	push	{r4, r5, r6, lr}
   1609c:	b084      	sub	sp, #16
   1609e:	4604      	mov	r4, r0
   160a0:	460e      	mov	r6, r1
    if (echo) {
   160a2:	4b23      	ldr	r3, [pc, #140]	; (16130 <insert_char+0xa4>)
   160a4:	681b      	ldr	r3, [r3, #0]
   160a6:	b95b      	cbnz	r3, 160c0 <insert_char+0x34>
    ++cur;
   160a8:	4a1f      	ldr	r2, [pc, #124]	; (16128 <insert_char+0x9c>)
   160aa:	8813      	ldrh	r3, [r2, #0]
   160ac:	3301      	adds	r3, #1
   160ae:	8013      	strh	r3, [r2, #0]
    if (trailing_chars == 0) {
   160b0:	4b1e      	ldr	r3, [pc, #120]	; (1612c <insert_char+0xa0>)
   160b2:	881b      	ldrh	r3, [r3, #0]
   160b4:	b903      	cbnz	r3, 160b8 <insert_char+0x2c>
        *pos = c;
   160b6:	7026      	strb	r6, [r4, #0]
    tmp = *pos;
   160b8:	7825      	ldrb	r5, [r4, #0]
    *(pos++) = c;
   160ba:	f804 6b01 	strb.w	r6, [r4], #1
    while (end-- > 0) {
   160be:	e00d      	b.n	160dc <insert_char+0x50>
        console_out_nolock(c);
   160c0:	4608      	mov	r0, r1
   160c2:	f000 fb59 	bl	16778 <console_out_nolock>
   160c6:	e7ef      	b.n	160a8 <insert_char+0x1c>
            console_out_nolock(tmp);
   160c8:	4628      	mov	r0, r5
   160ca:	f000 fb55 	bl	16778 <console_out_nolock>
        c = *pos;
   160ce:	7822      	ldrb	r2, [r4, #0]
        *(pos++) = tmp;
   160d0:	4620      	mov	r0, r4
   160d2:	f800 5b01 	strb.w	r5, [r0], #1
    while (end-- > 0) {
   160d6:	4633      	mov	r3, r6
        tmp = c;
   160d8:	4615      	mov	r5, r2
        *(pos++) = tmp;
   160da:	4604      	mov	r4, r0
    while (end-- > 0) {
   160dc:	1e5e      	subs	r6, r3, #1
   160de:	2b00      	cmp	r3, #0
   160e0:	dd04      	ble.n	160ec <insert_char+0x60>
        if (echo) {
   160e2:	4b13      	ldr	r3, [pc, #76]	; (16130 <insert_char+0xa4>)
   160e4:	681b      	ldr	r3, [r3, #0]
   160e6:	2b00      	cmp	r3, #0
   160e8:	d0f1      	beq.n	160ce <insert_char+0x42>
   160ea:	e7ed      	b.n	160c8 <insert_char+0x3c>
    if (echo) {
   160ec:	4b10      	ldr	r3, [pc, #64]	; (16130 <insert_char+0xa4>)
   160ee:	681b      	ldr	r3, [r3, #0]
   160f0:	b90b      	cbnz	r3, 160f6 <insert_char+0x6a>
}
   160f2:	b004      	add	sp, #16
   160f4:	bd70      	pop	{r4, r5, r6, pc}
        cursor_backward(trailing_chars);
   160f6:	4b0d      	ldr	r3, [pc, #52]	; (1612c <insert_char+0xa0>)
   160f8:	8819      	ldrh	r1, [r3, #0]
    char seq[14] = CSI;
   160fa:	f645 331b 	movw	r3, #23323	; 0x5b1b
   160fe:	9300      	str	r3, [sp, #0]
   16100:	2300      	movs	r3, #0
   16102:	9301      	str	r3, [sp, #4]
   16104:	9302      	str	r3, [sp, #8]
   16106:	f8ad 300c 	strh.w	r3, [sp, #12]
    if (count) {
   1610a:	2900      	cmp	r1, #0
   1610c:	d0f1      	beq.n	160f2 <insert_char+0x66>
        p = add_ascii_num_with_char(seq + 2, count, 'D');
   1610e:	466c      	mov	r4, sp
   16110:	2244      	movs	r2, #68	; 0x44
   16112:	f10d 0002 	add.w	r0, sp, #2
   16116:	f7ff fd5f 	bl	15bd8 <add_ascii_num_with_char>
        console_write_nolock(seq, p - seq);
   1611a:	1b01      	subs	r1, r0, r4
   1611c:	4620      	mov	r0, r4
   1611e:	f7ff fdef 	bl	15d00 <console_write_nolock>
}
   16122:	e7e6      	b.n	160f2 <insert_char+0x66>
   16124:	4770      	bx	lr
   16126:	bf00      	nop
   16128:	10002258 	.word	0x10002258
   1612c:	10002272 	.word	0x10002272
   16130:	1000011c 	.word	0x1000011c

00016134 <console_echo>:
    echo = on;
   16134:	4b01      	ldr	r3, [pc, #4]	; (1613c <console_echo+0x8>)
   16136:	6018      	str	r0, [r3, #0]
}
   16138:	4770      	bx	lr
   1613a:	bf00      	nop
   1613c:	1000011c 	.word	0x1000011c

00016140 <console_nlip_enable_echo>:
{
   16140:	b508      	push	{r3, lr}
    console_echo(1);
   16142:	2001      	movs	r0, #1
   16144:	f7ff fff6 	bl	16134 <console_echo>
}
   16148:	bd08      	pop	{r3, pc}

0001614a <console_nlip_disable_echo>:
{
   1614a:	b508      	push	{r3, lr}
    console_echo(0);
   1614c:	2000      	movs	r0, #0
   1614e:	f7ff fff1 	bl	16134 <console_echo>
}
   16152:	bd08      	pop	{r3, pc}

00016154 <handle_nlip>:
{
   16154:	b570      	push	{r4, r5, r6, lr}
   16156:	4604      	mov	r4, r0
    input = current_line_ev->ev_arg;
   16158:	4b3b      	ldr	r3, [pc, #236]	; (16248 <handle_nlip+0xf4>)
   1615a:	681b      	ldr	r3, [r3, #0]
   1615c:	689d      	ldr	r5, [r3, #8]
    switch (nlip_state) {
   1615e:	4b3b      	ldr	r3, [pc, #236]	; (1624c <handle_nlip+0xf8>)
   16160:	681b      	ldr	r3, [r3, #0]
   16162:	3b04      	subs	r3, #4
   16164:	2b10      	cmp	r3, #16
   16166:	d852      	bhi.n	1620e <handle_nlip+0xba>
   16168:	e8df f003 	tbb	[pc, r3]
   1616c:	511f5138 	.word	0x511f5138
   16170:	51510951 	.word	0x51510951
   16174:	51515151 	.word	0x51515151
   16178:	51515151 	.word	0x51515151
   1617c:	09          	.byte	0x09
   1617d:	00          	.byte	0x00
        insert_char(&input->line[cur], byte);
   1617e:	4b34      	ldr	r3, [pc, #208]	; (16250 <handle_nlip+0xfc>)
   16180:	8818      	ldrh	r0, [r3, #0]
   16182:	4621      	mov	r1, r4
   16184:	4428      	add	r0, r5
   16186:	f7ff ff81 	bl	1608c <insert_char>
        if (byte == '\n') {
   1618a:	2c0a      	cmp	r4, #10
   1618c:	d001      	beq.n	16192 <handle_nlip+0x3e>
    handled = 1;
   1618e:	2001      	movs	r0, #1
}
   16190:	bd70      	pop	{r4, r5, r6, pc}
            input->line[cur] = '\0';
   16192:	4b2f      	ldr	r3, [pc, #188]	; (16250 <handle_nlip+0xfc>)
   16194:	881b      	ldrh	r3, [r3, #0]
   16196:	2400      	movs	r4, #0
   16198:	54ec      	strb	r4, [r5, r3]
            console_nlip_enable_echo();
   1619a:	f7ff ffd1 	bl	16140 <console_nlip_enable_echo>
            nlip_state = 0;
   1619e:	4b2b      	ldr	r3, [pc, #172]	; (1624c <handle_nlip+0xf8>)
   161a0:	601c      	str	r4, [r3, #0]
            console_handle_line();
   161a2:	f7ff fd3f 	bl	15c24 <console_handle_line>
    handled = 1;
   161a6:	2001      	movs	r0, #1
   161a8:	e7f2      	b.n	16190 <handle_nlip+0x3c>
        if (byte == CONSOLE_NLIP_PKT_START2) {
   161aa:	2809      	cmp	r0, #9
   161ac:	d005      	beq.n	161ba <handle_nlip+0x66>
            nlip_state = 0;
   161ae:	4b27      	ldr	r3, [pc, #156]	; (1624c <handle_nlip+0xf8>)
   161b0:	2200      	movs	r2, #0
   161b2:	601a      	str	r2, [r3, #0]
            handled = g_console_ignore_non_nlip;
   161b4:	4b27      	ldr	r3, [pc, #156]	; (16254 <handle_nlip+0x100>)
   161b6:	7818      	ldrb	r0, [r3, #0]
   161b8:	e7ea      	b.n	16190 <handle_nlip+0x3c>
            nlip_state = NLIP_PKT_START2;
   161ba:	4b24      	ldr	r3, [pc, #144]	; (1624c <handle_nlip+0xf8>)
   161bc:	6018      	str	r0, [r3, #0]
            console_nlip_disable_echo();
   161be:	f7ff ffc4 	bl	1614a <console_nlip_disable_echo>
            insert_char(&input->line[cur], CONSOLE_NLIP_PKT_START1);
   161c2:	4e23      	ldr	r6, [pc, #140]	; (16250 <handle_nlip+0xfc>)
   161c4:	8830      	ldrh	r0, [r6, #0]
   161c6:	2106      	movs	r1, #6
   161c8:	4428      	add	r0, r5
   161ca:	f7ff ff5f 	bl	1608c <insert_char>
            insert_char(&input->line[cur], CONSOLE_NLIP_PKT_START2);
   161ce:	8830      	ldrh	r0, [r6, #0]
   161d0:	4621      	mov	r1, r4
   161d2:	4428      	add	r0, r5
   161d4:	f7ff ff5a 	bl	1608c <insert_char>
    handled = 1;
   161d8:	2001      	movs	r0, #1
   161da:	e7d9      	b.n	16190 <handle_nlip+0x3c>
        if (byte == CONSOLE_NLIP_DATA_START2) {
   161dc:	2814      	cmp	r0, #20
   161de:	d005      	beq.n	161ec <handle_nlip+0x98>
            nlip_state = 0;
   161e0:	4b1a      	ldr	r3, [pc, #104]	; (1624c <handle_nlip+0xf8>)
   161e2:	2200      	movs	r2, #0
   161e4:	601a      	str	r2, [r3, #0]
            handled = g_console_ignore_non_nlip;
   161e6:	4b1b      	ldr	r3, [pc, #108]	; (16254 <handle_nlip+0x100>)
   161e8:	7818      	ldrb	r0, [r3, #0]
   161ea:	e7d1      	b.n	16190 <handle_nlip+0x3c>
            nlip_state = NLIP_DATA_START2;
   161ec:	4b17      	ldr	r3, [pc, #92]	; (1624c <handle_nlip+0xf8>)
   161ee:	6018      	str	r0, [r3, #0]
            console_nlip_disable_echo();
   161f0:	f7ff ffab 	bl	1614a <console_nlip_disable_echo>
            insert_char(&input->line[cur], CONSOLE_NLIP_DATA_START1);
   161f4:	4e16      	ldr	r6, [pc, #88]	; (16250 <handle_nlip+0xfc>)
   161f6:	8830      	ldrh	r0, [r6, #0]
   161f8:	2104      	movs	r1, #4
   161fa:	4428      	add	r0, r5
   161fc:	f7ff ff46 	bl	1608c <insert_char>
            insert_char(&input->line[cur], CONSOLE_NLIP_DATA_START2);
   16200:	8830      	ldrh	r0, [r6, #0]
   16202:	4621      	mov	r1, r4
   16204:	4428      	add	r0, r5
   16206:	f7ff ff41 	bl	1608c <insert_char>
    handled = 1;
   1620a:	2001      	movs	r0, #1
   1620c:	e7c0      	b.n	16190 <handle_nlip+0x3c>
        if (byte == CONSOLE_NLIP_DATA_START1) {
   1620e:	2804      	cmp	r0, #4
   16210:	d00a      	beq.n	16228 <handle_nlip+0xd4>
        } else if (byte == CONSOLE_NLIP_PKT_START1) {
   16212:	2806      	cmp	r0, #6
   16214:	d00d      	beq.n	16232 <handle_nlip+0xde>
            handled = g_console_ignore_non_nlip && byte != '\r' && byte != '\n';
   16216:	4b0f      	ldr	r3, [pc, #60]	; (16254 <handle_nlip+0x100>)
   16218:	781b      	ldrb	r3, [r3, #0]
   1621a:	b18b      	cbz	r3, 16240 <handle_nlip+0xec>
   1621c:	280d      	cmp	r0, #13
   1621e:	d011      	beq.n	16244 <handle_nlip+0xf0>
   16220:	280a      	cmp	r0, #10
   16222:	d00b      	beq.n	1623c <handle_nlip+0xe8>
   16224:	2001      	movs	r0, #1
    return handled;
   16226:	e7b3      	b.n	16190 <handle_nlip+0x3c>
            nlip_state = NLIP_DATA_START1;
   16228:	4b08      	ldr	r3, [pc, #32]	; (1624c <handle_nlip+0xf8>)
   1622a:	2204      	movs	r2, #4
   1622c:	601a      	str	r2, [r3, #0]
    handled = 1;
   1622e:	2001      	movs	r0, #1
   16230:	e7ae      	b.n	16190 <handle_nlip+0x3c>
            nlip_state = NLIP_PKT_START1;
   16232:	4b06      	ldr	r3, [pc, #24]	; (1624c <handle_nlip+0xf8>)
   16234:	2206      	movs	r2, #6
   16236:	601a      	str	r2, [r3, #0]
    handled = 1;
   16238:	2001      	movs	r0, #1
   1623a:	e7a9      	b.n	16190 <handle_nlip+0x3c>
            handled = g_console_ignore_non_nlip && byte != '\r' && byte != '\n';
   1623c:	2000      	movs	r0, #0
   1623e:	e7a7      	b.n	16190 <handle_nlip+0x3c>
   16240:	2000      	movs	r0, #0
   16242:	e7a5      	b.n	16190 <handle_nlip+0x3c>
   16244:	2000      	movs	r0, #0
   16246:	e7a3      	b.n	16190 <handle_nlip+0x3c>
   16248:	1000225c 	.word	0x1000225c
   1624c:	1000226c 	.word	0x1000226c
   16250:	10002258 	.word	0x10002258
   16254:	10002264 	.word	0x10002264

00016258 <console_lock>:
{
   16258:	b508      	push	{r3, lr}
#endif

static inline int
os_arch_in_isr(void)
{
    return (SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) != 0;
   1625a:	4b0a      	ldr	r3, [pc, #40]	; (16284 <console_lock+0x2c>)
   1625c:	685b      	ldr	r3, [r3, #4]
   1625e:	f3c3 0308 	ubfx	r3, r3, #0, #9
    if (os_arch_in_isr()) {
   16262:	b133      	cbz	r3, 16272 <console_lock+0x1a>
 *
 * @return number of times lock was called from current task
 */
static inline uint16_t os_mutex_get_level(struct os_mutex *mu)
{
    return mu->mu_level;
   16264:	4b08      	ldr	r3, [pc, #32]	; (16288 <console_lock+0x30>)
   16266:	88db      	ldrh	r3, [r3, #6]
        if (os_mutex_get_level(&console_write_lock)) {
   16268:	b90b      	cbnz	r3, 1626e <console_lock+0x16>
    int rc = OS_OK;
   1626a:	2000      	movs	r0, #0
   1626c:	e007      	b.n	1627e <console_lock+0x26>
            rc = OS_EBUSY;
   1626e:	200b      	movs	r0, #11
        goto end;
   16270:	e005      	b.n	1627e <console_lock+0x26>
    rc = os_mutex_pend(&console_write_lock, timeout);
   16272:	4601      	mov	r1, r0
   16274:	4804      	ldr	r0, [pc, #16]	; (16288 <console_lock+0x30>)
   16276:	f7ff f819 	bl	152ac <os_mutex_pend>
    if (rc == OS_NOT_STARTED) {
   1627a:	2809      	cmp	r0, #9
   1627c:	d000      	beq.n	16280 <console_lock+0x28>
}
   1627e:	bd08      	pop	{r3, pc}
        rc = OS_OK;
   16280:	2000      	movs	r0, #0
    return rc;
   16282:	e7fc      	b.n	1627e <console_lock+0x26>
   16284:	e000ed00 	.word	0xe000ed00
   16288:	1000224c 	.word	0x1000224c

0001628c <console_unlock>:
{
   1628c:	b508      	push	{r3, lr}
   1628e:	4b0c      	ldr	r3, [pc, #48]	; (162c0 <console_unlock+0x34>)
   16290:	685b      	ldr	r3, [r3, #4]
   16292:	f3c3 0308 	ubfx	r3, r3, #0, #9
    if (os_arch_in_isr()) {
   16296:	b10b      	cbz	r3, 1629c <console_unlock+0x10>
    int rc = OS_OK;
   16298:	2000      	movs	r0, #0
}
   1629a:	bd08      	pop	{r3, pc}
    rc = os_mutex_release(&console_write_lock);
   1629c:	4809      	ldr	r0, [pc, #36]	; (162c4 <console_unlock+0x38>)
   1629e:	f7fe ffa5 	bl	151ec <os_mutex_release>
    assert(rc == OS_OK || rc == OS_NOT_STARTED);
   162a2:	2800      	cmp	r0, #0
   162a4:	d0f9      	beq.n	1629a <console_unlock+0xe>
   162a6:	2809      	cmp	r0, #9
   162a8:	d0f7      	beq.n	1629a <console_unlock+0xe>
   162aa:	f7fe f9bf 	bl	1462c <hal_debugger_connected>
   162ae:	b100      	cbz	r0, 162b2 <console_unlock+0x26>
   162b0:	be01      	bkpt	0x0001
   162b2:	2300      	movs	r3, #0
   162b4:	461a      	mov	r2, r3
   162b6:	4619      	mov	r1, r3
   162b8:	4618      	mov	r0, r3
   162ba:	f7fe fba1 	bl	14a00 <__assert_func>
   162be:	bf00      	nop
   162c0:	e000ed00 	.word	0xe000ed00
   162c4:	1000224c 	.word	0x1000224c

000162c8 <console_write>:
{
   162c8:	b538      	push	{r3, r4, r5, lr}
   162ca:	4605      	mov	r5, r0
   162cc:	460c      	mov	r4, r1
    if (console_lock(timeout) != OS_OK) {
   162ce:	2080      	movs	r0, #128	; 0x80
   162d0:	f7ff ffc2 	bl	16258 <console_lock>
   162d4:	b9e0      	cbnz	r0, 16310 <console_write+0x48>
    if (cnt >= 2 && str[0] == CONSOLE_NLIP_DATA_START1 &&
   162d6:	2c01      	cmp	r4, #1
   162d8:	dd02      	ble.n	162e0 <console_write+0x18>
   162da:	782b      	ldrb	r3, [r5, #0]
   162dc:	2b04      	cmp	r3, #4
   162de:	d018      	beq.n	16312 <console_write+0x4a>
    if (cnt >= 3 && str[1] == CONSOLE_NLIP_PKT_START1 &&
   162e0:	2c02      	cmp	r4, #2
   162e2:	dd02      	ble.n	162ea <console_write+0x22>
   162e4:	786b      	ldrb	r3, [r5, #1]
   162e6:	2b06      	cmp	r3, #6
   162e8:	d01a      	beq.n	16320 <console_write+0x58>
    if (!g_is_output_nlip && g_console_silence_non_nlip) {
   162ea:	4b13      	ldr	r3, [pc, #76]	; (16338 <console_write+0x70>)
   162ec:	781b      	ldrb	r3, [r3, #0]
   162ee:	b913      	cbnz	r3, 162f6 <console_write+0x2e>
   162f0:	4b12      	ldr	r3, [pc, #72]	; (1633c <console_write+0x74>)
   162f2:	781b      	ldrb	r3, [r3, #0]
   162f4:	b91b      	cbnz	r3, 162fe <console_write+0x36>
    console_filter_write(str, cnt);
   162f6:	4621      	mov	r1, r4
   162f8:	4628      	mov	r0, r5
   162fa:	f7ff fccf 	bl	15c9c <console_filter_write>
    if (cnt > 0 && str[cnt - 1] == '\n') {
   162fe:	2c00      	cmp	r4, #0
   16300:	dd04      	ble.n	1630c <console_write+0x44>
   16302:	1928      	adds	r0, r5, r4
   16304:	f810 3c01 	ldrb.w	r3, [r0, #-1]
   16308:	2b0a      	cmp	r3, #10
   1630a:	d010      	beq.n	1632e <console_write+0x66>
    (void)console_unlock();
   1630c:	f7ff ffbe 	bl	1628c <console_unlock>
}
   16310:	bd38      	pop	{r3, r4, r5, pc}
        str[1] == CONSOLE_NLIP_DATA_START2) {
   16312:	786b      	ldrb	r3, [r5, #1]
    if (cnt >= 2 && str[0] == CONSOLE_NLIP_DATA_START1 &&
   16314:	2b14      	cmp	r3, #20
   16316:	d1e3      	bne.n	162e0 <console_write+0x18>
        g_is_output_nlip = 1;
   16318:	4b07      	ldr	r3, [pc, #28]	; (16338 <console_write+0x70>)
   1631a:	2201      	movs	r2, #1
   1631c:	701a      	strb	r2, [r3, #0]
   1631e:	e7df      	b.n	162e0 <console_write+0x18>
        str[2] == CONSOLE_NLIP_PKT_START2) {
   16320:	78ab      	ldrb	r3, [r5, #2]
    if (cnt >= 3 && str[1] == CONSOLE_NLIP_PKT_START1 &&
   16322:	2b09      	cmp	r3, #9
   16324:	d1e1      	bne.n	162ea <console_write+0x22>
        g_is_output_nlip = 1;
   16326:	4b04      	ldr	r3, [pc, #16]	; (16338 <console_write+0x70>)
   16328:	2201      	movs	r2, #1
   1632a:	701a      	strb	r2, [r3, #0]
   1632c:	e7dd      	b.n	162ea <console_write+0x22>
        g_is_output_nlip = 0;
   1632e:	4b02      	ldr	r3, [pc, #8]	; (16338 <console_write+0x70>)
   16330:	2200      	movs	r2, #0
   16332:	701a      	strb	r2, [r3, #0]
   16334:	e7ea      	b.n	1630c <console_write+0x44>
   16336:	bf00      	nop
   16338:	10002267 	.word	0x10002267
   1633c:	10002266 	.word	0x10002266

00016340 <console_blocking_mode>:
{
   16340:	b508      	push	{r3, lr}
    uart_console_blocking_mode();
   16342:	f000 fa03 	bl	1674c <uart_console_blocking_mode>
}
   16346:	bd08      	pop	{r3, pc}

00016348 <console_handle_char>:

int
console_handle_char(uint8_t byte)
{
   16348:	b570      	push	{r4, r5, r6, lr}
    return 0;
#endif
    struct console_input *input;
    static char prev_endl = '\0';

    if (!lines_queue) {
   1634a:	4b57      	ldr	r3, [pc, #348]	; (164a8 <console_handle_char+0x160>)
   1634c:	681b      	ldr	r3, [r3, #0]
   1634e:	2b00      	cmp	r3, #0
   16350:	f000 80a5 	beq.w	1649e <console_handle_char+0x156>
   16354:	4604      	mov	r4, r0
        return 0;
    }

    if (!current_line_ev) {
   16356:	4b55      	ldr	r3, [pc, #340]	; (164ac <console_handle_char+0x164>)
   16358:	681b      	ldr	r3, [r3, #0]
   1635a:	b14b      	cbz	r3, 16370 <console_handle_char+0x28>
        if (!current_line_ev) {
            rx_stalled = true;
            return -1;
        }
    }
    input = current_line_ev->ev_arg;
   1635c:	4b53      	ldr	r3, [pc, #332]	; (164ac <console_handle_char+0x164>)
   1635e:	681b      	ldr	r3, [r3, #0]
   16360:	689e      	ldr	r6, [r3, #8]

    if (handle_nlip(byte)) {
   16362:	4620      	mov	r0, r4
   16364:	f7ff fef6 	bl	16154 <handle_nlip>
   16368:	b178      	cbz	r0, 1638a <console_handle_char+0x42>
        return 0;
   1636a:	2500      	movs	r5, #0
    }
unlock:
    (void)console_unlock();

    return 0;
}
   1636c:	4628      	mov	r0, r5
   1636e:	bd70      	pop	{r4, r5, r6, pc}
        current_line_ev = os_eventq_get_no_wait(&avail_queue);
   16370:	484f      	ldr	r0, [pc, #316]	; (164b0 <console_handle_char+0x168>)
   16372:	f7fe fe44 	bl	14ffe <os_eventq_get_no_wait>
   16376:	4b4d      	ldr	r3, [pc, #308]	; (164ac <console_handle_char+0x164>)
   16378:	6018      	str	r0, [r3, #0]
        if (!current_line_ev) {
   1637a:	2800      	cmp	r0, #0
   1637c:	d1ee      	bne.n	1635c <console_handle_char+0x14>
            rx_stalled = true;
   1637e:	4b4d      	ldr	r3, [pc, #308]	; (164b4 <console_handle_char+0x16c>)
   16380:	2201      	movs	r2, #1
   16382:	701a      	strb	r2, [r3, #0]
            return -1;
   16384:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   16388:	e7f0      	b.n	1636c <console_handle_char+0x24>
    if (console_lock(1000)) {
   1638a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   1638e:	f7ff ff63 	bl	16258 <console_lock>
   16392:	4605      	mov	r5, r0
   16394:	2800      	cmp	r0, #0
   16396:	f040 8084 	bne.w	164a2 <console_handle_char+0x15a>
    if (esc_state & ESC_ANSI) {
   1639a:	4b47      	ldr	r3, [pc, #284]	; (164b8 <console_handle_char+0x170>)
   1639c:	681b      	ldr	r3, [r3, #0]
   1639e:	f013 0f02 	tst.w	r3, #2
   163a2:	d120      	bne.n	163e6 <console_handle_char+0x9e>
    if (esc_state & ESC_ESC) {
   163a4:	f013 0f01 	tst.w	r3, #1
   163a8:	d122      	bne.n	163f0 <console_handle_char+0xa8>
	    (__c >= '{' && __c <= '~');
}

__extern_inline int isprint(int __c)
{
	return (__c >= 0x20 && __c <= 0x7e);
   163aa:	f1a4 0320 	sub.w	r3, r4, #32
    if (!isprint(byte)) {
   163ae:	2b5e      	cmp	r3, #94	; 0x5e
   163b0:	d96c      	bls.n	1648c <console_handle_char+0x144>
        handle_ansi(byte, input->line);
   163b2:	4631      	mov	r1, r6
   163b4:	4620      	mov	r0, r4
   163b6:	f7ff fd47 	bl	15e48 <handle_ansi>
        switch (byte) {
   163ba:	2c1b      	cmp	r4, #27
   163bc:	d828      	bhi.n	16410 <console_handle_char+0xc8>
   163be:	2c03      	cmp	r4, #3
   163c0:	d332      	bcc.n	16428 <console_handle_char+0xe0>
   163c2:	1ee3      	subs	r3, r4, #3
   163c4:	2b18      	cmp	r3, #24
   163c6:	d82f      	bhi.n	16428 <console_handle_char+0xe0>
   163c8:	e8df f003 	tbb	[pc, r3]
   163cc:	2e2e2e59 	.word	0x2e2e2e59
   163d0:	344f242e 	.word	0x344f242e
   163d4:	2e345c2e 	.word	0x2e345c2e
   163d8:	2e2e2e2e 	.word	0x2e2e2e2e
   163dc:	2e2e2e2e 	.word	0x2e2e2e2e
   163e0:	2e2e2e2e 	.word	0x2e2e2e2e
   163e4:	28          	.byte	0x28
   163e5:	00          	.byte	0x00
        handle_ansi(byte, input->line);
   163e6:	4631      	mov	r1, r6
   163e8:	4620      	mov	r0, r4
   163ea:	f7ff fd2d 	bl	15e48 <handle_ansi>
        goto unlock;
   163ee:	e053      	b.n	16498 <console_handle_char+0x150>
        esc_state &= ~ESC_ESC;
   163f0:	f023 0301 	bic.w	r3, r3, #1
   163f4:	4a30      	ldr	r2, [pc, #192]	; (164b8 <console_handle_char+0x170>)
   163f6:	6013      	str	r3, [r2, #0]
        handle_ansi(byte, input->line);
   163f8:	4631      	mov	r1, r6
   163fa:	4620      	mov	r0, r4
   163fc:	f7ff fd24 	bl	15e48 <handle_ansi>
        switch (byte) {
   16400:	2c5b      	cmp	r4, #91	; 0x5b
   16402:	d149      	bne.n	16498 <console_handle_char+0x150>
            esc_state |= ESC_ANSI;
   16404:	4a2c      	ldr	r2, [pc, #176]	; (164b8 <console_handle_char+0x170>)
   16406:	6813      	ldr	r3, [r2, #0]
            esc_state |= ESC_ANSI_FIRST;
   16408:	f043 0306 	orr.w	r3, r3, #6
   1640c:	6013      	str	r3, [r2, #0]
        goto unlock;
   1640e:	e043      	b.n	16498 <console_handle_char+0x150>
        switch (byte) {
   16410:	2c7f      	cmp	r4, #127	; 0x7f
   16412:	d109      	bne.n	16428 <console_handle_char+0xe0>
            handle_backspace(input->line);
   16414:	4630      	mov	r0, r6
   16416:	f7ff fddf 	bl	15fd8 <handle_backspace>
            break;
   1641a:	e03d      	b.n	16498 <console_handle_char+0x150>
            esc_state |= ESC_ESC;
   1641c:	4a26      	ldr	r2, [pc, #152]	; (164b8 <console_handle_char+0x170>)
   1641e:	6813      	ldr	r3, [r2, #0]
   16420:	f043 0301 	orr.w	r3, r3, #1
   16424:	6013      	str	r3, [r2, #0]
            break;
   16426:	e037      	b.n	16498 <console_handle_char+0x150>
            insert_char(&input->line[cur], byte);
   16428:	4b24      	ldr	r3, [pc, #144]	; (164bc <console_handle_char+0x174>)
   1642a:	8818      	ldrh	r0, [r3, #0]
   1642c:	4621      	mov	r1, r4
   1642e:	4430      	add	r0, r6
   16430:	f7ff fe2c 	bl	1608c <insert_char>
            if (byte == '\n' && prev_endl == '\r') {
   16434:	2c0a      	cmp	r4, #10
   16436:	d103      	bne.n	16440 <console_handle_char+0xf8>
   16438:	4b21      	ldr	r3, [pc, #132]	; (164c0 <console_handle_char+0x178>)
   1643a:	781b      	ldrb	r3, [r3, #0]
   1643c:	2b0d      	cmp	r3, #13
   1643e:	d011      	beq.n	16464 <console_handle_char+0x11c>
            prev_endl = byte;
   16440:	4b1f      	ldr	r3, [pc, #124]	; (164c0 <console_handle_char+0x178>)
   16442:	701c      	strb	r4, [r3, #0]
            input->line[cur + trailing_chars] = '\0';
   16444:	4b1d      	ldr	r3, [pc, #116]	; (164bc <console_handle_char+0x174>)
   16446:	881b      	ldrh	r3, [r3, #0]
   16448:	4a1e      	ldr	r2, [pc, #120]	; (164c4 <console_handle_char+0x17c>)
   1644a:	8812      	ldrh	r2, [r2, #0]
   1644c:	4413      	add	r3, r2
   1644e:	2200      	movs	r2, #0
   16450:	54f2      	strb	r2, [r6, r3]
                console_filter_out('\r');
   16452:	200d      	movs	r0, #13
   16454:	f7ff fc04 	bl	15c60 <console_filter_out>
                console_filter_out('\n');
   16458:	200a      	movs	r0, #10
   1645a:	f7ff fc01 	bl	15c60 <console_filter_out>
            console_handle_line();
   1645e:	f7ff fbe1 	bl	15c24 <console_handle_line>
            break;
   16462:	e019      	b.n	16498 <console_handle_char+0x150>
                prev_endl = byte;
   16464:	4b16      	ldr	r3, [pc, #88]	; (164c0 <console_handle_char+0x178>)
   16466:	701c      	strb	r4, [r3, #0]
                break;
   16468:	e016      	b.n	16498 <console_handle_char+0x150>
            if (completion && (!trailing_chars ||
   1646a:	4b17      	ldr	r3, [pc, #92]	; (164c8 <console_handle_char+0x180>)
   1646c:	681b      	ldr	r3, [r3, #0]
   1646e:	b19b      	cbz	r3, 16498 <console_handle_char+0x150>
   16470:	4a14      	ldr	r2, [pc, #80]	; (164c4 <console_handle_char+0x17c>)
   16472:	8812      	ldrh	r2, [r2, #0]
   16474:	b982      	cbnz	r2, 16498 <console_handle_char+0x150>
                completion(input->line, console_append_char);
   16476:	4915      	ldr	r1, [pc, #84]	; (164cc <console_handle_char+0x184>)
   16478:	4630      	mov	r0, r6
   1647a:	4798      	blx	r3
                console_switch_to_prompt();
   1647c:	e00c      	b.n	16498 <console_handle_char+0x150>
            console_clear_line();
   1647e:	f7ff fdd7 	bl	16030 <console_clear_line>
            break;
   16482:	e009      	b.n	16498 <console_handle_char+0x150>
                console_out_nolock(VT);
   16484:	200c      	movs	r0, #12
   16486:	f000 f977 	bl	16778 <console_out_nolock>
            break;
   1648a:	e005      	b.n	16498 <console_handle_char+0x150>
        insert_char(&input->line[cur], byte);
   1648c:	4b0b      	ldr	r3, [pc, #44]	; (164bc <console_handle_char+0x174>)
   1648e:	8818      	ldrh	r0, [r3, #0]
   16490:	4621      	mov	r1, r4
   16492:	4430      	add	r0, r6
   16494:	f7ff fdfa 	bl	1608c <insert_char>
    (void)console_unlock();
   16498:	f7ff fef8 	bl	1628c <console_unlock>
    return 0;
   1649c:	e766      	b.n	1636c <console_handle_char+0x24>
        return 0;
   1649e:	2500      	movs	r5, #0
   164a0:	e764      	b.n	1636c <console_handle_char+0x24>
        return -1;
   164a2:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   164a6:	e761      	b.n	1636c <console_handle_char+0x24>
   164a8:	10002268 	.word	0x10002268
   164ac:	1000225c 	.word	0x1000225c
   164b0:	10002230 	.word	0x10002230
   164b4:	10002271 	.word	0x10002271
   164b8:	10002260 	.word	0x10002260
   164bc:	10002258 	.word	0x10002258
   164c0:	10002270 	.word	0x10002270
   164c4:	10002272 	.word	0x10002272
   164c8:	10002240 	.word	0x10002240
   164cc:	00015cbd 	.word	0x00015cbd

000164d0 <console_is_init>:

int
console_is_init(void)
{
   164d0:	b508      	push	{r3, lr}
#if MYNEWT_VAL(CONSOLE_UART)
    return uart_console_is_init();
   164d2:	f000 f96d 	bl	167b0 <uart_console_is_init>
#endif
#if MYNEWT_VAL(CONSOLE_TCP)
    return tcp_console_is_init();
#endif
    return 0;
}
   164d6:	bd08      	pop	{r3, pc}

000164d8 <console_pkg_init>:
}
#endif

void
console_pkg_init(void)
{
   164d8:	b510      	push	{r4, lr}
   164da:	b082      	sub	sp, #8
    int rc = 0;

    /* Ensure this function only gets called by sysinit. */
    SYSINIT_ASSERT_ACTIVE();
   164dc:	4b12      	ldr	r3, [pc, #72]	; (16528 <console_pkg_init+0x50>)
   164de:	781b      	ldrb	r3, [r3, #0]
   164e0:	b153      	cbz	r3, 164f8 <console_pkg_init+0x20>

    os_eventq_init(&avail_queue);
   164e2:	4812      	ldr	r0, [pc, #72]	; (1652c <console_pkg_init+0x54>)
   164e4:	f7fe fd46 	bl	14f74 <os_eventq_init>
    os_mutex_init(&console_write_lock);
   164e8:	4811      	ldr	r0, [pc, #68]	; (16530 <console_pkg_init+0x58>)
   164ea:	f7fe fe75 	bl	151d8 <os_mutex_init>

#if MYNEWT_VAL(CONSOLE_UART)
    rc = uart_console_init();
   164ee:	f000 f967 	bl	167c0 <uart_console_init>
#endif
#if MYNEWT_VAL(CONSOLE_RTT)
    rc = rtt_console_init();
#endif
    SYSINIT_PANIC_ASSERT(rc == 0);
   164f2:	b958      	cbnz	r0, 1650c <console_pkg_init+0x34>
}
   164f4:	b002      	add	sp, #8
   164f6:	bd10      	pop	{r4, pc}
    SYSINIT_ASSERT_ACTIVE();
   164f8:	f7fe f898 	bl	1462c <hal_debugger_connected>
   164fc:	b100      	cbz	r0, 16500 <console_pkg_init+0x28>
   164fe:	be01      	bkpt	0x0001
   16500:	2300      	movs	r3, #0
   16502:	461a      	mov	r2, r3
   16504:	4619      	mov	r1, r3
   16506:	4618      	mov	r0, r3
   16508:	f7fe fa7a 	bl	14a00 <__assert_func>
    SYSINIT_PANIC_ASSERT(rc == 0);
   1650c:	f7fe f88e 	bl	1462c <hal_debugger_connected>
   16510:	b100      	cbz	r0, 16514 <console_pkg_init+0x3c>
   16512:	be01      	bkpt	0x0001
   16514:	2000      	movs	r0, #0
   16516:	9000      	str	r0, [sp, #0]
   16518:	4b06      	ldr	r3, [pc, #24]	; (16534 <console_pkg_init+0x5c>)
   1651a:	681c      	ldr	r4, [r3, #0]
   1651c:	4603      	mov	r3, r0
   1651e:	4602      	mov	r2, r0
   16520:	4601      	mov	r1, r0
   16522:	47a0      	blx	r4
}
   16524:	e7e6      	b.n	164f4 <console_pkg_init+0x1c>
   16526:	bf00      	nop
   16528:	10002418 	.word	0x10002418
   1652c:	10002230 	.word	0x10002230
   16530:	1000224c 	.word	0x1000224c
   16534:	10000130 	.word	0x10000130

00016538 <console_vprintf>:

#if MYNEWT_VAL(BASELIBC_PRESENT)

int
console_vprintf(const char *fmt, va_list ap)
{
   16538:	b570      	push	{r4, r5, r6, lr}
   1653a:	4604      	mov	r4, r0
   1653c:	460d      	mov	r5, r1
    int num_chars;

    num_chars = 0;

    if (console_get_ticks()) {
   1653e:	f000 f827 	bl	16590 <console_get_ticks>
   16542:	b160      	cbz	r0, 1655e <console_vprintf+0x26>
        /* Prefix each line with a timestamp. */
        if (!console_is_midline) {
   16544:	4b09      	ldr	r3, [pc, #36]	; (1656c <console_vprintf+0x34>)
   16546:	681b      	ldr	r3, [r3, #0]
   16548:	b10b      	cbz	r3, 1654e <console_vprintf+0x16>
    num_chars = 0;
   1654a:	2600      	movs	r6, #0
   1654c:	e008      	b.n	16560 <console_vprintf+0x28>
            num_chars += printf("%06lu ", (unsigned long)os_time_get());
   1654e:	f7ff f9bf 	bl	158d0 <os_time_get>
   16552:	4601      	mov	r1, r0
   16554:	4806      	ldr	r0, [pc, #24]	; (16570 <console_vprintf+0x38>)
   16556:	f005 f8b9 	bl	1b6cc <printf>
   1655a:	4606      	mov	r6, r0
   1655c:	e000      	b.n	16560 <console_vprintf+0x28>
    num_chars = 0;
   1655e:	2600      	movs	r6, #0
        }
    }

    num_chars += vprintf(fmt, ap);
   16560:	4629      	mov	r1, r5
   16562:	4620      	mov	r0, r4
   16564:	f005 f8c4 	bl	1b6f0 <vprintf>

    return num_chars;
}
   16568:	4430      	add	r0, r6
   1656a:	bd70      	pop	{r4, r5, r6, pc}
   1656c:	10002248 	.word	0x10002248
   16570:	0001ba18 	.word	0x0001ba18

00016574 <console_printf>:
 *                                  unlimited.  This return value is analogous
 *                                  to that of snprintf.
 */
int
console_printf(const char *fmt, ...)
{
   16574:	b40f      	push	{r0, r1, r2, r3}
   16576:	b500      	push	{lr}
   16578:	b083      	sub	sp, #12
   1657a:	a904      	add	r1, sp, #16
   1657c:	f851 0b04 	ldr.w	r0, [r1], #4
    va_list args;
    int num_chars;

    va_start(args, fmt);
   16580:	9101      	str	r1, [sp, #4]
    num_chars = console_vprintf(fmt, args);
   16582:	f7ff ffd9 	bl	16538 <console_vprintf>
    va_end(args);

    return num_chars;
}
   16586:	b003      	add	sp, #12
   16588:	f85d eb04 	ldr.w	lr, [sp], #4
   1658c:	b004      	add	sp, #16
   1658e:	4770      	bx	lr

00016590 <console_get_ticks>:

/* return value of CONSOLE_TICKS */
char console_get_ticks(void)
{
    return do_ticks;
}
   16590:	4b01      	ldr	r3, [pc, #4]	; (16598 <console_get_ticks+0x8>)
   16592:	7818      	ldrb	r0, [r3, #0]
   16594:	4770      	bx	lr
   16596:	bf00      	nop
   16598:	10000120 	.word	0x10000120

0001659c <uart_blocking_tx>:
 *
 * @param dev		Uart device in question
 */
static inline void
uart_blocking_tx(struct uart_dev *dev, uint8_t byte)
{
   1659c:	b508      	push	{r3, lr}
    dev->ud_funcs.uf_blocking_tx(dev, byte);
   1659e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   165a0:	4798      	blx	r3
}
   165a2:	bd08      	pop	{r3, pc}

000165a4 <uart_console_ring_add_char>:
}

static void
uart_console_ring_add_char(struct console_ring *cr, char ch)
{
    cr->buf[cr->head] = ch;
   165a4:	6842      	ldr	r2, [r0, #4]
   165a6:	7803      	ldrb	r3, [r0, #0]
   165a8:	54d1      	strb	r1, [r2, r3]
    cr->head = inc_and_wrap(cr->head, cr->size);
   165aa:	7803      	ldrb	r3, [r0, #0]
   165ac:	8842      	ldrh	r2, [r0, #2]
    return (i + 1) & (max - 1);
   165ae:	3301      	adds	r3, #1
   165b0:	3a01      	subs	r2, #1
   165b2:	4013      	ands	r3, r2
    cr->head = inc_and_wrap(cr->head, cr->size);
   165b4:	7003      	strb	r3, [r0, #0]
}
   165b6:	4770      	bx	lr

000165b8 <uart_console_ring_pull_char>:

static uint8_t
uart_console_ring_pull_char(struct console_ring *cr)
{
   165b8:	4603      	mov	r3, r0
    uint8_t ch;

    ch = cr->buf[cr->tail];
   165ba:	6841      	ldr	r1, [r0, #4]
   165bc:	7842      	ldrb	r2, [r0, #1]
   165be:	5c88      	ldrb	r0, [r1, r2]
    cr->tail = inc_and_wrap(cr->tail, cr->size);
   165c0:	8859      	ldrh	r1, [r3, #2]
    return (i + 1) & (max - 1);
   165c2:	3201      	adds	r2, #1
   165c4:	3901      	subs	r1, #1
   165c6:	400a      	ands	r2, r1
    cr->tail = inc_and_wrap(cr->tail, cr->size);
   165c8:	705a      	strb	r2, [r3, #1]
    return ch;
}
   165ca:	4770      	bx	lr

000165cc <uart_console_ring_is_full>:

static bool
uart_console_ring_is_full(const struct console_ring *cr)
{
    return inc_and_wrap(cr->head, cr->size) == cr->tail;
   165cc:	7803      	ldrb	r3, [r0, #0]
   165ce:	8842      	ldrh	r2, [r0, #2]
    return (i + 1) & (max - 1);
   165d0:	3301      	adds	r3, #1
   165d2:	3a01      	subs	r2, #1
   165d4:	4013      	ands	r3, r2
    return inc_and_wrap(cr->head, cr->size) == cr->tail;
   165d6:	7840      	ldrb	r0, [r0, #1]
}
   165d8:	4298      	cmp	r0, r3
   165da:	bf14      	ite	ne
   165dc:	2000      	movne	r0, #0
   165de:	2001      	moveq	r0, #1
   165e0:	4770      	bx	lr

000165e2 <uart_console_ring_is_empty>:

static bool
uart_console_ring_is_empty(const struct console_ring *cr)
{
    return cr->head == cr->tail;
   165e2:	7802      	ldrb	r2, [r0, #0]
   165e4:	7840      	ldrb	r0, [r0, #1]
}
   165e6:	4282      	cmp	r2, r0
   165e8:	bf14      	ite	ne
   165ea:	2000      	movne	r0, #0
   165ec:	2001      	moveq	r0, #1
   165ee:	4770      	bx	lr

000165f0 <uart_console_tx_flush>:
/*
 * Flush cnt characters from console output queue.
 */
static void
uart_console_tx_flush(int cnt)
{
   165f0:	b538      	push	{r3, r4, r5, lr}
   165f2:	4605      	mov	r5, r0
    int i;
    uint8_t byte;

    for (i = 0; i < cnt; i++) {
   165f4:	2400      	movs	r4, #0
   165f6:	42ac      	cmp	r4, r5
   165f8:	da0d      	bge.n	16616 <uart_console_tx_flush+0x26>
        if (uart_console_ring_is_empty(&cr_tx)) {
   165fa:	4807      	ldr	r0, [pc, #28]	; (16618 <uart_console_tx_flush+0x28>)
   165fc:	f7ff fff1 	bl	165e2 <uart_console_ring_is_empty>
   16600:	b948      	cbnz	r0, 16616 <uart_console_tx_flush+0x26>
            break;
        }
        byte = uart_console_ring_pull_char(&cr_tx);
   16602:	4805      	ldr	r0, [pc, #20]	; (16618 <uart_console_tx_flush+0x28>)
   16604:	f7ff ffd8 	bl	165b8 <uart_console_ring_pull_char>
   16608:	4601      	mov	r1, r0
        uart_blocking_tx(uart_dev, byte);
   1660a:	4b04      	ldr	r3, [pc, #16]	; (1661c <uart_console_tx_flush+0x2c>)
   1660c:	6818      	ldr	r0, [r3, #0]
    dev->ud_funcs.uf_blocking_tx(dev, byte);
   1660e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   16610:	4790      	blx	r2
    for (i = 0; i < cnt; i++) {
   16612:	3401      	adds	r4, #1
   16614:	e7ef      	b.n	165f6 <uart_console_tx_flush+0x6>
    }
}
   16616:	bd38      	pop	{r3, r4, r5, pc}
   16618:	1000229c 	.word	0x1000229c
   1661c:	100022d8 	.word	0x100022d8

00016620 <uart_console_tx_char>:
 * Interrupts disabled when console_tx_char/console_rx_char are called.
 * Characters sent only in blocking mode.
 */
static int
uart_console_tx_char(void *arg)
{
   16620:	b508      	push	{r3, lr}
    if (uart_console_ring_is_empty(&cr_tx)) {
   16622:	4805      	ldr	r0, [pc, #20]	; (16638 <uart_console_tx_char+0x18>)
   16624:	f7ff ffdd 	bl	165e2 <uart_console_ring_is_empty>
   16628:	b918      	cbnz	r0, 16632 <uart_console_tx_char+0x12>
        return -1;
    }
    return uart_console_ring_pull_char(&cr_tx);
   1662a:	4803      	ldr	r0, [pc, #12]	; (16638 <uart_console_tx_char+0x18>)
   1662c:	f7ff ffc4 	bl	165b8 <uart_console_ring_pull_char>
}
   16630:	bd08      	pop	{r3, pc}
        return -1;
   16632:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   16636:	e7fb      	b.n	16630 <uart_console_tx_char+0x10>
   16638:	1000229c 	.word	0x1000229c

0001663c <uart_console_queue_char>:
    if (((uart_dev->ud_dev.od_flags & OS_DEV_F_STATUS_OPEN) == 0) ||
   1663c:	7ec3      	ldrb	r3, [r0, #27]
   1663e:	f003 0306 	and.w	r3, r3, #6
   16642:	2b02      	cmp	r3, #2
   16644:	d000      	beq.n	16648 <uart_console_queue_char+0xc>
   16646:	4770      	bx	lr
{
   16648:	b570      	push	{r4, r5, r6, lr}
   1664a:	4605      	mov	r5, r0
   1664c:	460e      	mov	r6, r1
    OS_ENTER_CRITICAL(sr);
   1664e:	f7ff f98f 	bl	15970 <os_arch_save_sr>
   16652:	4604      	mov	r4, r0
    while (uart_console_ring_is_full(&cr_tx)) {
   16654:	e005      	b.n	16662 <uart_console_queue_char+0x26>
            os_time_delay(1);
   16656:	2001      	movs	r0, #1
   16658:	f7ff f966 	bl	15928 <os_time_delay>
        OS_ENTER_CRITICAL(sr);
   1665c:	f7ff f988 	bl	15970 <os_arch_save_sr>
   16660:	4604      	mov	r4, r0
    while (uart_console_ring_is_full(&cr_tx)) {
   16662:	480b      	ldr	r0, [pc, #44]	; (16690 <uart_console_queue_char+0x54>)
   16664:	f7ff ffb2 	bl	165cc <uart_console_ring_is_full>
   16668:	b150      	cbz	r0, 16680 <uart_console_queue_char+0x44>
    dev->ud_funcs.uf_start_tx(dev);
   1666a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   1666c:	4628      	mov	r0, r5
   1666e:	4798      	blx	r3
        OS_EXIT_CRITICAL(sr);
   16670:	4620      	mov	r0, r4
   16672:	f7ff f983 	bl	1597c <os_arch_restore_sr>
        if (os_started()) {
   16676:	f7fe fa83 	bl	14b80 <os_started>
   1667a:	2800      	cmp	r0, #0
   1667c:	d0ee      	beq.n	1665c <uart_console_queue_char+0x20>
   1667e:	e7ea      	b.n	16656 <uart_console_queue_char+0x1a>
    uart_console_ring_add_char(&cr_tx, ch);
   16680:	4631      	mov	r1, r6
   16682:	4803      	ldr	r0, [pc, #12]	; (16690 <uart_console_queue_char+0x54>)
   16684:	f7ff ff8e 	bl	165a4 <uart_console_ring_add_char>
    OS_EXIT_CRITICAL(sr);
   16688:	4620      	mov	r0, r4
   1668a:	f7ff f977 	bl	1597c <os_arch_restore_sr>
}
   1668e:	bd70      	pop	{r4, r5, r6, pc}
   16690:	1000229c 	.word	0x1000229c

00016694 <uart_console_rx_char>:
/*
 * Interrupts disabled when console_tx_char/console_rx_char are called.
 */
static int
uart_console_rx_char(void *arg, uint8_t byte)
{
   16694:	b510      	push	{r4, lr}
   16696:	460c      	mov	r4, r1
#if MYNEWT_VAL(CONSOLE_UART_RX_BUF_SIZE) > 0
    if (uart_console_ring_is_full(&cr_rx)) {
   16698:	480c      	ldr	r0, [pc, #48]	; (166cc <uart_console_rx_char+0x38>)
   1669a:	f7ff ff97 	bl	165cc <uart_console_ring_is_full>
   1669e:	b940      	cbnz	r0, 166b2 <uart_console_rx_char+0x1e>
        uart_console_rx_stalled = true;
        return -1;
    }

    uart_console_ring_add_char(&cr_rx, byte);
   166a0:	4621      	mov	r1, r4
   166a2:	480a      	ldr	r0, [pc, #40]	; (166cc <uart_console_rx_char+0x38>)
   166a4:	f7ff ff7e 	bl	165a4 <uart_console_ring_add_char>

    if (!rx_ev.ev_queued) {
   166a8:	4b09      	ldr	r3, [pc, #36]	; (166d0 <uart_console_rx_char+0x3c>)
   166aa:	781b      	ldrb	r3, [r3, #0]
   166ac:	b13b      	cbz	r3, 166be <uart_console_rx_char+0x2a>
        os_eventq_put(os_eventq_dflt_get(), &rx_ev);
    }

    return 0;
   166ae:	2000      	movs	r0, #0
#else
    return console_handle_char(byte);
#endif
}
   166b0:	bd10      	pop	{r4, pc}
        uart_console_rx_stalled = true;
   166b2:	4b08      	ldr	r3, [pc, #32]	; (166d4 <uart_console_rx_char+0x40>)
   166b4:	2201      	movs	r2, #1
   166b6:	701a      	strb	r2, [r3, #0]
        return -1;
   166b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   166bc:	e7f8      	b.n	166b0 <uart_console_rx_char+0x1c>
        os_eventq_put(os_eventq_dflt_get(), &rx_ev);
   166be:	f7fe fcab 	bl	15018 <os_eventq_dflt_get>
   166c2:	4903      	ldr	r1, [pc, #12]	; (166d0 <uart_console_rx_char+0x3c>)
   166c4:	f7fe fc63 	bl	14f8e <os_eventq_put>
    return 0;
   166c8:	2000      	movs	r0, #0
   166ca:	e7f1      	b.n	166b0 <uart_console_rx_char+0x1c>
   166cc:	10002274 	.word	0x10002274
   166d0:	100022c4 	.word	0x100022c4
   166d4:	100022d4 	.word	0x100022d4

000166d8 <uart_console_rx_char_event>:

#if MYNEWT_VAL(CONSOLE_UART_RX_BUF_SIZE) > 0
static void
uart_console_rx_char_event(struct os_event *ev)
{
   166d8:	b510      	push	{r4, lr}
    static int b = -1;
    int sr;
    int ret;

    /* We may have unhandled character - try it first */
    if (b >= 0) {
   166da:	4b18      	ldr	r3, [pc, #96]	; (1673c <uart_console_rx_char_event+0x64>)
   166dc:	6818      	ldr	r0, [r3, #0]
   166de:	2800      	cmp	r0, #0
   166e0:	db0b      	blt.n	166fa <uart_console_rx_char_event+0x22>
        ret = console_handle_char(b);
   166e2:	b2c0      	uxtb	r0, r0
   166e4:	f7ff fe30 	bl	16348 <console_handle_char>
        if (ret < 0) {
   166e8:	2800      	cmp	r0, #0
   166ea:	da06      	bge.n	166fa <uart_console_rx_char_event+0x22>
   166ec:	e024      	b.n	16738 <uart_console_rx_char_event+0x60>
        if (uart_console_rx_stalled) {
            uart_console_rx_stalled = false;
            uart_start_rx(uart_dev);
        }

        ret = console_handle_char(b);
   166ee:	4b13      	ldr	r3, [pc, #76]	; (1673c <uart_console_rx_char_event+0x64>)
   166f0:	7818      	ldrb	r0, [r3, #0]
   166f2:	f7ff fe29 	bl	16348 <console_handle_char>
        if (ret < 0) {
   166f6:	2800      	cmp	r0, #0
   166f8:	db1e      	blt.n	16738 <uart_console_rx_char_event+0x60>
    while (!uart_console_ring_is_empty(&cr_rx)) {
   166fa:	4811      	ldr	r0, [pc, #68]	; (16740 <uart_console_rx_char_event+0x68>)
   166fc:	f7ff ff71 	bl	165e2 <uart_console_ring_is_empty>
   16700:	b9b0      	cbnz	r0, 16730 <uart_console_rx_char_event+0x58>
        OS_ENTER_CRITICAL(sr);
   16702:	f7ff f935 	bl	15970 <os_arch_save_sr>
   16706:	4604      	mov	r4, r0
        b = uart_console_ring_pull_char(&cr_rx);
   16708:	480d      	ldr	r0, [pc, #52]	; (16740 <uart_console_rx_char_event+0x68>)
   1670a:	f7ff ff55 	bl	165b8 <uart_console_ring_pull_char>
   1670e:	4b0b      	ldr	r3, [pc, #44]	; (1673c <uart_console_rx_char_event+0x64>)
   16710:	6018      	str	r0, [r3, #0]
        OS_EXIT_CRITICAL(sr);
   16712:	4620      	mov	r0, r4
   16714:	f7ff f932 	bl	1597c <os_arch_restore_sr>
        if (uart_console_rx_stalled) {
   16718:	4b0a      	ldr	r3, [pc, #40]	; (16744 <uart_console_rx_char_event+0x6c>)
   1671a:	781b      	ldrb	r3, [r3, #0]
   1671c:	2b00      	cmp	r3, #0
   1671e:	d0e6      	beq.n	166ee <uart_console_rx_char_event+0x16>
            uart_console_rx_stalled = false;
   16720:	4b08      	ldr	r3, [pc, #32]	; (16744 <uart_console_rx_char_event+0x6c>)
   16722:	2200      	movs	r2, #0
   16724:	701a      	strb	r2, [r3, #0]
            uart_start_rx(uart_dev);
   16726:	4b08      	ldr	r3, [pc, #32]	; (16748 <uart_console_rx_char_event+0x70>)
   16728:	6818      	ldr	r0, [r3, #0]
    dev->ud_funcs.uf_start_rx(dev);
   1672a:	6a83      	ldr	r3, [r0, #40]	; 0x28
   1672c:	4798      	blx	r3
}
   1672e:	e7de      	b.n	166ee <uart_console_rx_char_event+0x16>
            return;
        }
    }

    b = -1;
   16730:	4b02      	ldr	r3, [pc, #8]	; (1673c <uart_console_rx_char_event+0x64>)
   16732:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   16736:	601a      	str	r2, [r3, #0]
}
   16738:	bd10      	pop	{r4, pc}
   1673a:	bf00      	nop
   1673c:	10000124 	.word	0x10000124
   16740:	10002274 	.word	0x10002274
   16744:	100022d4 	.word	0x100022d4
   16748:	100022d8 	.word	0x100022d8

0001674c <uart_console_blocking_mode>:
{
   1674c:	b510      	push	{r4, lr}
    OS_ENTER_CRITICAL(sr);
   1674e:	f7ff f90f 	bl	15970 <os_arch_save_sr>
   16752:	4604      	mov	r4, r0
    if (write_char_cb) {
   16754:	4b06      	ldr	r3, [pc, #24]	; (16770 <uart_console_blocking_mode+0x24>)
   16756:	681b      	ldr	r3, [r3, #0]
   16758:	b12b      	cbz	r3, 16766 <uart_console_blocking_mode+0x1a>
        write_char_cb = uart_blocking_tx;
   1675a:	4b05      	ldr	r3, [pc, #20]	; (16770 <uart_console_blocking_mode+0x24>)
   1675c:	4a05      	ldr	r2, [pc, #20]	; (16774 <uart_console_blocking_mode+0x28>)
   1675e:	601a      	str	r2, [r3, #0]
        uart_console_tx_flush(MYNEWT_VAL(CONSOLE_UART_TX_BUF_SIZE));
   16760:	2020      	movs	r0, #32
   16762:	f7ff ff45 	bl	165f0 <uart_console_tx_flush>
    OS_EXIT_CRITICAL(sr);
   16766:	4620      	mov	r0, r4
   16768:	f7ff f908 	bl	1597c <os_arch_restore_sr>
}
   1676c:	bd10      	pop	{r4, pc}
   1676e:	bf00      	nop
   16770:	100022dc 	.word	0x100022dc
   16774:	0001659d 	.word	0x0001659d

00016778 <console_out_nolock>:
{
   16778:	b538      	push	{r3, r4, r5, lr}
   1677a:	4604      	mov	r4, r0
    if (!write_char_cb) {
   1677c:	4b0a      	ldr	r3, [pc, #40]	; (167a8 <console_out_nolock+0x30>)
   1677e:	681b      	ldr	r3, [r3, #0]
   16780:	b153      	cbz	r3, 16798 <console_out_nolock+0x20>
    if ('\n' == c) {
   16782:	280a      	cmp	r0, #10
   16784:	d00a      	beq.n	1679c <console_out_nolock+0x24>
    write_char_cb(uart_dev, c);
   16786:	4d09      	ldr	r5, [pc, #36]	; (167ac <console_out_nolock+0x34>)
   16788:	4b07      	ldr	r3, [pc, #28]	; (167a8 <console_out_nolock+0x30>)
   1678a:	681b      	ldr	r3, [r3, #0]
   1678c:	b2e1      	uxtb	r1, r4
   1678e:	6828      	ldr	r0, [r5, #0]
   16790:	4798      	blx	r3
    uart_start_tx(uart_dev);
   16792:	6828      	ldr	r0, [r5, #0]
    dev->ud_funcs.uf_start_tx(dev);
   16794:	6a43      	ldr	r3, [r0, #36]	; 0x24
   16796:	4798      	blx	r3
}
   16798:	4620      	mov	r0, r4
   1679a:	bd38      	pop	{r3, r4, r5, pc}
        write_char_cb(uart_dev, '\r');
   1679c:	210d      	movs	r1, #13
   1679e:	4a03      	ldr	r2, [pc, #12]	; (167ac <console_out_nolock+0x34>)
   167a0:	6810      	ldr	r0, [r2, #0]
   167a2:	4798      	blx	r3
   167a4:	e7ef      	b.n	16786 <console_out_nolock+0xe>
   167a6:	bf00      	nop
   167a8:	100022dc 	.word	0x100022dc
   167ac:	100022d8 	.word	0x100022d8

000167b0 <uart_console_is_init>:
#endif

int
uart_console_is_init(void)
{
    return uart_dev != NULL;
   167b0:	4b02      	ldr	r3, [pc, #8]	; (167bc <uart_console_is_init+0xc>)
   167b2:	6818      	ldr	r0, [r3, #0]
}
   167b4:	3800      	subs	r0, #0
   167b6:	bf18      	it	ne
   167b8:	2001      	movne	r0, #1
   167ba:	4770      	bx	lr
   167bc:	100022d8 	.word	0x100022d8

000167c0 <uart_console_init>:
    return 0;
}

int
uart_console_init(void)
{
   167c0:	b500      	push	{lr}
   167c2:	b087      	sub	sp, #28
    struct uart_conf uc = {
   167c4:	2300      	movs	r3, #0
   167c6:	9301      	str	r3, [sp, #4]
   167c8:	9304      	str	r3, [sp, #16]
   167ca:	9305      	str	r3, [sp, #20]
   167cc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   167d0:	9300      	str	r3, [sp, #0]
   167d2:	2308      	movs	r3, #8
   167d4:	f88d 3004 	strb.w	r3, [sp, #4]
   167d8:	2301      	movs	r3, #1
   167da:	f88d 3005 	strb.w	r3, [sp, #5]
   167de:	4b14      	ldr	r3, [pc, #80]	; (16830 <uart_console_init+0x70>)
   167e0:	9302      	str	r3, [sp, #8]
   167e2:	4b14      	ldr	r3, [pc, #80]	; (16834 <uart_console_init+0x74>)
   167e4:	9303      	str	r3, [sp, #12]
        .uc_flow_ctl = MYNEWT_VAL(CONSOLE_UART_FLOW_CONTROL),
        .uc_tx_char = uart_console_tx_char,
        .uc_rx_char = uart_console_rx_char,
    };

    cr_tx.size = MYNEWT_VAL(CONSOLE_UART_TX_BUF_SIZE);
   167e6:	4b14      	ldr	r3, [pc, #80]	; (16838 <uart_console_init+0x78>)
   167e8:	2220      	movs	r2, #32
   167ea:	805a      	strh	r2, [r3, #2]
    cr_tx.buf = cr_tx_buf;
   167ec:	4913      	ldr	r1, [pc, #76]	; (1683c <uart_console_init+0x7c>)
   167ee:	6059      	str	r1, [r3, #4]
    write_char_cb = uart_console_queue_char;
   167f0:	4b13      	ldr	r3, [pc, #76]	; (16840 <uart_console_init+0x80>)
   167f2:	4914      	ldr	r1, [pc, #80]	; (16844 <uart_console_init+0x84>)
   167f4:	6019      	str	r1, [r3, #0]

#if MYNEWT_VAL(CONSOLE_UART_RX_BUF_SIZE) > 0
    cr_rx.size = MYNEWT_VAL(CONSOLE_UART_RX_BUF_SIZE);
   167f6:	4b14      	ldr	r3, [pc, #80]	; (16848 <uart_console_init+0x88>)
   167f8:	805a      	strh	r2, [r3, #2]
    cr_rx.buf = cr_rx_buf;
   167fa:	4a14      	ldr	r2, [pc, #80]	; (1684c <uart_console_init+0x8c>)
   167fc:	605a      	str	r2, [r3, #4]

    rx_ev.ev_cb = uart_console_rx_char_event;
   167fe:	4b14      	ldr	r3, [pc, #80]	; (16850 <uart_console_init+0x90>)
   16800:	4a14      	ldr	r2, [pc, #80]	; (16854 <uart_console_init+0x94>)
   16802:	605a      	str	r2, [r3, #4]
#endif

    if (!uart_dev) {
   16804:	4b14      	ldr	r3, [pc, #80]	; (16858 <uart_console_init+0x98>)
   16806:	681b      	ldr	r3, [r3, #0]
   16808:	b11b      	cbz	r3, 16812 <uart_console_init+0x52>
          OS_TIMEOUT_NEVER, &uc);
        if (!uart_dev) {
            return -1;
        }
    }
    return 0;
   1680a:	2000      	movs	r0, #0
}
   1680c:	b007      	add	sp, #28
   1680e:	f85d fb04 	ldr.w	pc, [sp], #4
        uart_dev = (struct uart_dev *)os_dev_open(MYNEWT_VAL(CONSOLE_UART_DEV),
   16812:	466a      	mov	r2, sp
   16814:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   16818:	4810      	ldr	r0, [pc, #64]	; (1685c <uart_console_init+0x9c>)
   1681a:	f7fe fb81 	bl	14f20 <os_dev_open>
   1681e:	4b0e      	ldr	r3, [pc, #56]	; (16858 <uart_console_init+0x98>)
   16820:	6018      	str	r0, [r3, #0]
        if (!uart_dev) {
   16822:	b108      	cbz	r0, 16828 <uart_console_init+0x68>
    return 0;
   16824:	2000      	movs	r0, #0
   16826:	e7f1      	b.n	1680c <uart_console_init+0x4c>
            return -1;
   16828:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1682c:	e7ee      	b.n	1680c <uart_console_init+0x4c>
   1682e:	bf00      	nop
   16830:	00016621 	.word	0x00016621
   16834:	00016695 	.word	0x00016695
   16838:	1000229c 	.word	0x1000229c
   1683c:	100022a4 	.word	0x100022a4
   16840:	100022dc 	.word	0x100022dc
   16844:	0001663d 	.word	0x0001663d
   16848:	10002274 	.word	0x10002274
   1684c:	1000227c 	.word	0x1000227c
   16850:	100022c4 	.word	0x100022c4
   16854:	000166d9 	.word	0x000166d9
   16858:	100022d8 	.word	0x100022d8
   1685c:	0001ba20 	.word	0x0001ba20

00016860 <flash_area_find_idx>:
const struct flash_area *flash_map;
int flash_map_entries;

static int
flash_area_find_idx(uint8_t id)
{
   16860:	4602      	mov	r2, r0
    int i;

    if (flash_map == NULL) {
   16862:	4b0b      	ldr	r3, [pc, #44]	; (16890 <flash_area_find_idx+0x30>)
   16864:	6819      	ldr	r1, [r3, #0]
   16866:	b179      	cbz	r1, 16888 <flash_area_find_idx+0x28>
        return -1;
    }

    for (i = 0; i < flash_map_entries; i++) {
   16868:	2000      	movs	r0, #0
   1686a:	4b0a      	ldr	r3, [pc, #40]	; (16894 <flash_area_find_idx+0x34>)
   1686c:	681b      	ldr	r3, [r3, #0]
   1686e:	4283      	cmp	r3, r0
   16870:	dd07      	ble.n	16882 <flash_area_find_idx+0x22>
        if (flash_map[i].fa_id == id) {
   16872:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   16876:	f811 3023 	ldrb.w	r3, [r1, r3, lsl #2]
   1687a:	4293      	cmp	r3, r2
   1687c:	d006      	beq.n	1688c <flash_area_find_idx+0x2c>
    for (i = 0; i < flash_map_entries; i++) {
   1687e:	3001      	adds	r0, #1
   16880:	e7f3      	b.n	1686a <flash_area_find_idx+0xa>
            return i;
        }
    }

    return -1;
   16882:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   16886:	4770      	bx	lr
        return -1;
   16888:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   1688c:	4770      	bx	lr
   1688e:	bf00      	nop
   16890:	100022e0 	.word	0x100022e0
   16894:	100022e4 	.word	0x100022e4

00016898 <flash_map_area_overlaps>:
    const struct flash_area *area2;
    uint32_t end1;
    uint32_t end2;
    int i;

    for (i = 0; i < flash_map_entries; i++) {
   16898:	2300      	movs	r3, #0
   1689a:	4a13      	ldr	r2, [pc, #76]	; (168e8 <flash_map_area_overlaps+0x50>)
   1689c:	6812      	ldr	r2, [r2, #0]
   1689e:	429a      	cmp	r2, r3
   168a0:	dd1f      	ble.n	168e2 <flash_map_area_overlaps+0x4a>
{
   168a2:	b430      	push	{r4, r5}
   168a4:	e004      	b.n	168b0 <flash_map_area_overlaps+0x18>
    for (i = 0; i < flash_map_entries; i++) {
   168a6:	3301      	adds	r3, #1
   168a8:	4a0f      	ldr	r2, [pc, #60]	; (168e8 <flash_map_area_overlaps+0x50>)
   168aa:	6812      	ldr	r2, [r2, #0]
   168ac:	429a      	cmp	r2, r3
   168ae:	dd15      	ble.n	168dc <flash_map_area_overlaps+0x44>
        area2 = &flash_map[i];
   168b0:	4a0e      	ldr	r2, [pc, #56]	; (168ec <flash_map_area_overlaps+0x54>)
   168b2:	6812      	ldr	r2, [r2, #0]
   168b4:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   168b8:	eb02 0281 	add.w	r2, r2, r1, lsl #2

        if (area1->fa_device_id == area2->fa_device_id) {
   168bc:	7844      	ldrb	r4, [r0, #1]
   168be:	7851      	ldrb	r1, [r2, #1]
   168c0:	428c      	cmp	r4, r1
   168c2:	d1f0      	bne.n	168a6 <flash_map_area_overlaps+0xe>
            end1 = area1->fa_off + area1->fa_size;
   168c4:	6845      	ldr	r5, [r0, #4]
   168c6:	6881      	ldr	r1, [r0, #8]
   168c8:	4429      	add	r1, r5
            end2 = area2->fa_off + area2->fa_size;
   168ca:	6854      	ldr	r4, [r2, #4]
   168cc:	6892      	ldr	r2, [r2, #8]
   168ce:	4422      	add	r2, r4

            if (end1 > area2->fa_off && area1->fa_off < end2) {
   168d0:	428c      	cmp	r4, r1
   168d2:	d2e8      	bcs.n	168a6 <flash_map_area_overlaps+0xe>
   168d4:	4295      	cmp	r5, r2
   168d6:	d2e6      	bcs.n	168a6 <flash_map_area_overlaps+0xe>
                return true;
   168d8:	2001      	movs	r0, #1
   168da:	e000      	b.n	168de <flash_map_area_overlaps+0x46>
            }
        }
    }

    return false;
   168dc:	2000      	movs	r0, #0
}
   168de:	bc30      	pop	{r4, r5}
   168e0:	4770      	bx	lr
    return false;
   168e2:	2000      	movs	r0, #0
}
   168e4:	4770      	bx	lr
   168e6:	bf00      	nop
   168e8:	100022e4 	.word	0x100022e4
   168ec:	100022e0 	.word	0x100022e0

000168f0 <flash_map_add_new_dflt_areas>:
 * Adds areas from the hardcoded flash map that aren't present in, and don't
 * overlap with, the manufacturing flash map.
 */
static void
flash_map_add_new_dflt_areas(void)
{
   168f0:	b570      	push	{r4, r5, r6, lr}

    const struct flash_area *dflt_area;
    struct flash_area *dst_area;
    int i;
    
    for (i = 0; i < num_dflt_entries; i++) {
   168f2:	2400      	movs	r4, #0
   168f4:	e00a      	b.n	1690c <flash_map_add_new_dflt_areas+0x1c>
            /* Default flash map contains a new entry. */
            if (flash_map_entries >= MYNEWT_VAL(FLASH_MAP_MAX_AREAS)) {
                DFLT_LOG_DEBUG("failed to add default flash area: "
                               "no room: id=%d",
                               dflt_area->fa_id);
                DEBUG_PANIC();
   168f6:	f7fd fe99 	bl	1462c <hal_debugger_connected>
   168fa:	b100      	cbz	r0, 168fe <flash_map_add_new_dflt_areas+0xe>
   168fc:	be01      	bkpt	0x0001
   168fe:	2300      	movs	r3, #0
   16900:	461a      	mov	r2, r3
   16902:	4619      	mov	r1, r3
   16904:	4618      	mov	r0, r3
   16906:	f7fe f87b 	bl	14a00 <__assert_func>
    for (i = 0; i < num_dflt_entries; i++) {
   1690a:	3401      	adds	r4, #1
   1690c:	2c05      	cmp	r4, #5
   1690e:	dc28      	bgt.n	16962 <flash_map_add_new_dflt_areas+0x72>
        dflt_area = &sysflash_map_dflt[i];
   16910:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   16914:	4a13      	ldr	r2, [pc, #76]	; (16964 <flash_map_add_new_dflt_areas+0x74>)
   16916:	eb02 0683 	add.w	r6, r2, r3, lsl #2
        if (flash_area_find_idx(dflt_area->fa_id) == -1) {
   1691a:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
   1691e:	f7ff ff9f 	bl	16860 <flash_area_find_idx>
   16922:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   16926:	d1f0      	bne.n	1690a <flash_map_add_new_dflt_areas+0x1a>
            if (flash_map_entries >= MYNEWT_VAL(FLASH_MAP_MAX_AREAS)) {
   16928:	4b0f      	ldr	r3, [pc, #60]	; (16968 <flash_map_add_new_dflt_areas+0x78>)
   1692a:	681d      	ldr	r5, [r3, #0]
   1692c:	2d09      	cmp	r5, #9
   1692e:	dce2      	bgt.n	168f6 <flash_map_add_new_dflt_areas+0x6>
                return;
            } 

            /* Add the default entry if it doesn't cause any overlaps. */
            if (flash_map_area_overlaps(dflt_area)) {
   16930:	4630      	mov	r0, r6
   16932:	f7ff ffb1 	bl	16898 <flash_map_area_overlaps>
   16936:	2800      	cmp	r0, #0
   16938:	d1e7      	bne.n	1690a <flash_map_add_new_dflt_areas+0x1a>
                DFLT_LOG_DEBUG("failed to add default flash area: "
                               "overlap: id=%d",
                               dflt_area->fa_id);
            } else {
                /* Cast away const. */
                dst_area = (struct flash_area *) &flash_map[flash_map_entries];
   1693a:	4b0c      	ldr	r3, [pc, #48]	; (1696c <flash_map_add_new_dflt_areas+0x7c>)
   1693c:	681b      	ldr	r3, [r3, #0]
   1693e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   16942:	eb03 0585 	add.w	r5, r3, r5, lsl #2

                *dst_area = *dflt_area;
   16946:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   1694a:	4a06      	ldr	r2, [pc, #24]	; (16964 <flash_map_add_new_dflt_areas+0x74>)
   1694c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   16950:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
   16954:	e885 0007 	stmia.w	r5, {r0, r1, r2}
                flash_map_entries++;
   16958:	4a03      	ldr	r2, [pc, #12]	; (16968 <flash_map_add_new_dflt_areas+0x78>)
   1695a:	6813      	ldr	r3, [r2, #0]
   1695c:	3301      	adds	r3, #1
   1695e:	6013      	str	r3, [r2, #0]
   16960:	e7d3      	b.n	1690a <flash_map_add_new_dflt_areas+0x1a>
            }
        }
    }
}
   16962:	bd70      	pop	{r4, r5, r6, pc}
   16964:	0001baa4 	.word	0x0001baa4
   16968:	100022e4 	.word	0x100022e4
   1696c:	100022e0 	.word	0x100022e0

00016970 <flash_map_init>:

void
flash_map_init(void)
{
   16970:	b510      	push	{r4, lr}
   16972:	b082      	sub	sp, #8
#endif

    int rc;

    /* Ensure this function only gets called by sysinit. */
    SYSINIT_ASSERT_ACTIVE();
   16974:	4b13      	ldr	r3, [pc, #76]	; (169c4 <flash_map_init+0x54>)
   16976:	781b      	ldrb	r3, [r3, #0]
   16978:	b163      	cbz	r3, 16994 <flash_map_init+0x24>

    rc = hal_flash_init();
   1697a:	f001 ff5d 	bl	18838 <hal_flash_init>
    SYSINIT_PANIC_ASSERT(rc == 0);
   1697e:	b998      	cbnz	r0, 169a8 <flash_map_init+0x38>
     *    In particular, a FLASH_AREA_BOOTLOADER entry is required for the boot
     *    MMR, as well as an entry for each extended MMR.
     * 2. If we fail to read the flash map from the MMRs, the system continues
     *    to use the default flash map.
     */
    flash_map = sysflash_map_dflt;
   16980:	4b11      	ldr	r3, [pc, #68]	; (169c8 <flash_map_init+0x58>)
   16982:	4a12      	ldr	r2, [pc, #72]	; (169cc <flash_map_init+0x5c>)
   16984:	601a      	str	r2, [r3, #0]
    flash_map_entries = sizeof sysflash_map_dflt / sizeof sysflash_map_dflt[0];
   16986:	4b12      	ldr	r3, [pc, #72]	; (169d0 <flash_map_init+0x60>)
   16988:	2206      	movs	r2, #6
   1698a:	601a      	str	r2, [r3, #0]

    /* The hardcoded flash map may contain new areas that aren't present in the
     * manufacturing flash map.  Try including them if they don't overlap with
     * any mfg areas.
     */
    flash_map_add_new_dflt_areas();
   1698c:	f7ff ffb0 	bl	168f0 <flash_map_add_new_dflt_areas>
}
   16990:	b002      	add	sp, #8
   16992:	bd10      	pop	{r4, pc}
    SYSINIT_ASSERT_ACTIVE();
   16994:	f7fd fe4a 	bl	1462c <hal_debugger_connected>
   16998:	b100      	cbz	r0, 1699c <flash_map_init+0x2c>
   1699a:	be01      	bkpt	0x0001
   1699c:	2300      	movs	r3, #0
   1699e:	461a      	mov	r2, r3
   169a0:	4619      	mov	r1, r3
   169a2:	4618      	mov	r0, r3
   169a4:	f7fe f82c 	bl	14a00 <__assert_func>
    SYSINIT_PANIC_ASSERT(rc == 0);
   169a8:	f7fd fe40 	bl	1462c <hal_debugger_connected>
   169ac:	b100      	cbz	r0, 169b0 <flash_map_init+0x40>
   169ae:	be01      	bkpt	0x0001
   169b0:	2000      	movs	r0, #0
   169b2:	9000      	str	r0, [sp, #0]
   169b4:	4b07      	ldr	r3, [pc, #28]	; (169d4 <flash_map_init+0x64>)
   169b6:	681c      	ldr	r4, [r3, #0]
   169b8:	4603      	mov	r3, r0
   169ba:	4602      	mov	r2, r0
   169bc:	4601      	mov	r1, r0
   169be:	47a0      	blx	r4
   169c0:	e7de      	b.n	16980 <flash_map_init+0x10>
   169c2:	bf00      	nop
   169c4:	10002418 	.word	0x10002418
   169c8:	100022e0 	.word	0x100022e0
   169cc:	0001baa4 	.word	0x0001baa4
   169d0:	100022e4 	.word	0x100022e4
   169d4:	10000130 	.word	0x10000130

000169d8 <log_registered>:
static int
log_registered(struct log *log)
{
    struct log *cur;

    STAILQ_FOREACH(cur, &g_log_list, l_next) {
   169d8:	4b05      	ldr	r3, [pc, #20]	; (169f0 <log_registered+0x18>)
   169da:	681b      	ldr	r3, [r3, #0]
   169dc:	b11b      	cbz	r3, 169e6 <log_registered+0xe>
        if (cur == log) {
   169de:	4283      	cmp	r3, r0
   169e0:	d003      	beq.n	169ea <log_registered+0x12>
    STAILQ_FOREACH(cur, &g_log_list, l_next) {
   169e2:	68db      	ldr	r3, [r3, #12]
   169e4:	e7fa      	b.n	169dc <log_registered+0x4>
            return 1;
        }
    }

    return 0;
   169e6:	2000      	movs	r0, #0
   169e8:	4770      	bx	lr
            return 1;
   169ea:	2001      	movs	r0, #1
}
   169ec:	4770      	bx	lr
   169ee:	bf00      	nop
   169f0:	10000128 	.word	0x10000128

000169f4 <log_init>:
{
   169f4:	b508      	push	{r3, lr}
    SYSINIT_ASSERT_ACTIVE();
   169f6:	4b0d      	ldr	r3, [pc, #52]	; (16a2c <log_init+0x38>)
   169f8:	781b      	ldrb	r3, [r3, #0]
   169fa:	b163      	cbz	r3, 16a16 <log_init+0x22>
    log_written = 0;
   169fc:	2300      	movs	r3, #0
   169fe:	4a0c      	ldr	r2, [pc, #48]	; (16a30 <log_init+0x3c>)
   16a00:	7013      	strb	r3, [r2, #0]
    STAILQ_INIT(&g_log_list);
   16a02:	4a0c      	ldr	r2, [pc, #48]	; (16a34 <log_init+0x40>)
   16a04:	6013      	str	r3, [r2, #0]
   16a06:	6052      	str	r2, [r2, #4]
    g_log_info.li_version = MYNEWT_VAL(LOG_VERSION);
   16a08:	4a0b      	ldr	r2, [pc, #44]	; (16a38 <log_init+0x44>)
   16a0a:	2103      	movs	r1, #3
   16a0c:	7111      	strb	r1, [r2, #4]
    g_log_info.li_next_index = 0;
   16a0e:	6013      	str	r3, [r2, #0]
    log_console_init();
   16a10:	f000 f95a 	bl	16cc8 <log_console_init>
}
   16a14:	bd08      	pop	{r3, pc}
    SYSINIT_ASSERT_ACTIVE();
   16a16:	f7fd fe09 	bl	1462c <hal_debugger_connected>
   16a1a:	b100      	cbz	r0, 16a1e <log_init+0x2a>
   16a1c:	be01      	bkpt	0x0001
   16a1e:	2300      	movs	r3, #0
   16a20:	461a      	mov	r2, r3
   16a22:	4619      	mov	r1, r3
   16a24:	4618      	mov	r0, r3
   16a26:	f7fd ffeb 	bl	14a00 <__assert_func>
   16a2a:	bf00      	nop
   16a2c:	10002418 	.word	0x10002418
   16a30:	100022f0 	.word	0x100022f0
   16a34:	10000128 	.word	0x10000128
   16a38:	100022e8 	.word	0x100022e8

00016a3c <log_hdr_len>:
}

uint16_t
log_hdr_len(const struct log_entry_hdr *hdr)
{
    if (hdr->ue_flags & LOG_FLAGS_IMG_HASH) {
   16a3c:	7b83      	ldrb	r3, [r0, #14]
   16a3e:	f013 0f10 	tst.w	r3, #16
   16a42:	d101      	bne.n	16a48 <log_hdr_len+0xc>
        return LOG_BASE_ENTRY_HDR_SIZE + LOG_IMG_HASHLEN;
    }

    return LOG_BASE_ENTRY_HDR_SIZE;
   16a44:	200f      	movs	r0, #15
   16a46:	4770      	bx	lr
        return LOG_BASE_ENTRY_HDR_SIZE + LOG_IMG_HASHLEN;
   16a48:	2013      	movs	r0, #19
}
   16a4a:	4770      	bx	lr

00016a4c <log_walk>:
}

int
log_walk(struct log *log, log_walk_func_t walk_func,
         struct log_offset *log_offset)
{
   16a4c:	b508      	push	{r3, lr}
    int rc;

    rc = log->l_log->log_walk(log, walk_func, log_offset);
   16a4e:	6843      	ldr	r3, [r0, #4]
   16a50:	69db      	ldr	r3, [r3, #28]
   16a52:	4798      	blx	r3
    }

    return (0);
err:
    return (rc);
}
   16a54:	bd08      	pop	{r3, pc}
	...

00016a58 <log_read_last_hdr>:
{
   16a58:	b530      	push	{r4, r5, lr}
   16a5a:	b089      	sub	sp, #36	; 0x24
    arg.hdr = out_hdr;
   16a5c:	9106      	str	r1, [sp, #24]
    arg.read_success = 0;
   16a5e:	2300      	movs	r3, #0
   16a60:	9307      	str	r3, [sp, #28]
    log_offset.lo_arg = &arg;
   16a62:	aa06      	add	r2, sp, #24
   16a64:	9204      	str	r2, [sp, #16]
    log_offset.lo_ts = -1;
   16a66:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
   16a6a:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   16a6e:	e9cd 4500 	strd	r4, r5, [sp]
    log_offset.lo_index = 0;
   16a72:	9302      	str	r3, [sp, #8]
    log_offset.lo_data_len = 0;
   16a74:	9303      	str	r3, [sp, #12]
    log_walk(log, log_read_hdr_walk, &log_offset);
   16a76:	466a      	mov	r2, sp
   16a78:	4905      	ldr	r1, [pc, #20]	; (16a90 <log_read_last_hdr+0x38>)
   16a7a:	f7ff ffe7 	bl	16a4c <log_walk>
    if (!arg.read_success) {
   16a7e:	9b07      	ldr	r3, [sp, #28]
   16a80:	b113      	cbz	r3, 16a88 <log_read_last_hdr+0x30>
    return 0;
   16a82:	2000      	movs	r0, #0
}
   16a84:	b009      	add	sp, #36	; 0x24
   16a86:	bd30      	pop	{r4, r5, pc}
        return -1;
   16a88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   16a8c:	e7fa      	b.n	16a84 <log_read_last_hdr+0x2c>
   16a8e:	bf00      	nop
   16a90:	00016b89 	.word	0x00016b89

00016a94 <log_register>:
{
   16a94:	b530      	push	{r4, r5, lr}
   16a96:	b087      	sub	sp, #28
   16a98:	460c      	mov	r4, r1
   16a9a:	f89d 1028 	ldrb.w	r1, [sp, #40]	; 0x28
    assert(!log_written);
   16a9e:	4d2f      	ldr	r5, [pc, #188]	; (16b5c <log_register+0xc8>)
   16aa0:	782d      	ldrb	r5, [r5, #0]
   16aa2:	bb25      	cbnz	r5, 16aee <log_register+0x5a>
    if (level > LOG_LEVEL_MAX) {
   16aa4:	290f      	cmp	r1, #15
   16aa6:	d900      	bls.n	16aaa <log_register+0x16>
        level = LOG_LEVEL_MAX;
   16aa8:	210f      	movs	r1, #15
    log->l_name = name;
   16aaa:	6020      	str	r0, [r4, #0]
    log->l_log = lh;
   16aac:	6062      	str	r2, [r4, #4]
    log->l_arg = arg;
   16aae:	60a3      	str	r3, [r4, #8]
    log->l_level = level;
   16ab0:	7621      	strb	r1, [r4, #24]
    log->l_append_cb = NULL;
   16ab2:	2300      	movs	r3, #0
   16ab4:	6123      	str	r3, [r4, #16]
    log->l_max_entry_len = 0;
   16ab6:	8363      	strh	r3, [r4, #26]
    if (!log_registered(log)) {
   16ab8:	4620      	mov	r0, r4
   16aba:	f7ff ff8d 	bl	169d8 <log_registered>
   16abe:	b938      	cbnz	r0, 16ad0 <log_register+0x3c>
        STAILQ_INSERT_TAIL(&g_log_list, log, l_next);
   16ac0:	2300      	movs	r3, #0
   16ac2:	60e3      	str	r3, [r4, #12]
   16ac4:	4b26      	ldr	r3, [pc, #152]	; (16b60 <log_register+0xcc>)
   16ac6:	685a      	ldr	r2, [r3, #4]
   16ac8:	6014      	str	r4, [r2, #0]
   16aca:	f104 020c 	add.w	r2, r4, #12
   16ace:	605a      	str	r2, [r3, #4]
    if (log->l_log->log_registered) {
   16ad0:	6863      	ldr	r3, [r4, #4]
   16ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   16ad4:	b11b      	cbz	r3, 16ade <log_register+0x4a>
        rc = log->l_log->log_registered(log);
   16ad6:	4620      	mov	r0, r4
   16ad8:	4798      	blx	r3
        if (rc) {
   16ada:	4605      	mov	r5, r0
   16adc:	b988      	cbnz	r0, 16b02 <log_register+0x6e>
    if (log->l_log->log_type == LOG_TYPE_STORAGE) {
   16ade:	6863      	ldr	r3, [r4, #4]
   16ae0:	681b      	ldr	r3, [r3, #0]
   16ae2:	2b02      	cmp	r3, #2
   16ae4:	d024      	beq.n	16b30 <log_register+0x9c>
    return (0);
   16ae6:	2500      	movs	r5, #0
}
   16ae8:	4628      	mov	r0, r5
   16aea:	b007      	add	sp, #28
   16aec:	bd30      	pop	{r4, r5, pc}
    assert(!log_written);
   16aee:	f7fd fd9d 	bl	1462c <hal_debugger_connected>
   16af2:	b100      	cbz	r0, 16af6 <log_register+0x62>
   16af4:	be01      	bkpt	0x0001
   16af6:	2300      	movs	r3, #0
   16af8:	461a      	mov	r2, r3
   16afa:	4619      	mov	r1, r3
   16afc:	4618      	mov	r0, r3
   16afe:	f7fd ff7f 	bl	14a00 <__assert_func>
            STAILQ_REMOVE(&g_log_list, log, log, l_next);
   16b02:	4b17      	ldr	r3, [pc, #92]	; (16b60 <log_register+0xcc>)
   16b04:	681b      	ldr	r3, [r3, #0]
   16b06:	42a3      	cmp	r3, r4
   16b08:	d00b      	beq.n	16b22 <log_register+0x8e>
   16b0a:	461a      	mov	r2, r3
   16b0c:	68db      	ldr	r3, [r3, #12]
   16b0e:	42a3      	cmp	r3, r4
   16b10:	d1fb      	bne.n	16b0a <log_register+0x76>
   16b12:	68db      	ldr	r3, [r3, #12]
   16b14:	60d3      	str	r3, [r2, #12]
   16b16:	2b00      	cmp	r3, #0
   16b18:	d1e6      	bne.n	16ae8 <log_register+0x54>
   16b1a:	320c      	adds	r2, #12
   16b1c:	4b10      	ldr	r3, [pc, #64]	; (16b60 <log_register+0xcc>)
   16b1e:	605a      	str	r2, [r3, #4]
            return rc;
   16b20:	e7e2      	b.n	16ae8 <log_register+0x54>
            STAILQ_REMOVE(&g_log_list, log, log, l_next);
   16b22:	68db      	ldr	r3, [r3, #12]
   16b24:	4a0e      	ldr	r2, [pc, #56]	; (16b60 <log_register+0xcc>)
   16b26:	6013      	str	r3, [r2, #0]
   16b28:	2b00      	cmp	r3, #0
   16b2a:	d1dd      	bne.n	16ae8 <log_register+0x54>
   16b2c:	6052      	str	r2, [r2, #4]
   16b2e:	e7db      	b.n	16ae8 <log_register+0x54>
        rc = log_read_last_hdr(log, &hdr);
   16b30:	a901      	add	r1, sp, #4
   16b32:	4620      	mov	r0, r4
   16b34:	f7ff ff90 	bl	16a58 <log_read_last_hdr>
        if (rc == 0) {
   16b38:	4605      	mov	r5, r0
   16b3a:	b108      	cbz	r0, 16b40 <log_register+0xac>
    return (0);
   16b3c:	2500      	movs	r5, #0
   16b3e:	e7d3      	b.n	16ae8 <log_register+0x54>
            OS_ENTER_CRITICAL(sr);
   16b40:	f7fe ff16 	bl	15970 <os_arch_save_sr>
            if (hdr.ue_index >= g_log_info.li_next_index) {
   16b44:	9b03      	ldr	r3, [sp, #12]
   16b46:	4a07      	ldr	r2, [pc, #28]	; (16b64 <log_register+0xd0>)
   16b48:	6812      	ldr	r2, [r2, #0]
   16b4a:	4293      	cmp	r3, r2
   16b4c:	d302      	bcc.n	16b54 <log_register+0xc0>
                g_log_info.li_next_index = hdr.ue_index + 1;
   16b4e:	3301      	adds	r3, #1
   16b50:	4a04      	ldr	r2, [pc, #16]	; (16b64 <log_register+0xd0>)
   16b52:	6013      	str	r3, [r2, #0]
            OS_EXIT_CRITICAL(sr);
   16b54:	f7fe ff12 	bl	1597c <os_arch_restore_sr>
   16b58:	e7c6      	b.n	16ae8 <log_register+0x54>
   16b5a:	bf00      	nop
   16b5c:	100022f0 	.word	0x100022f0
   16b60:	10000128 	.word	0x10000128
   16b64:	100022e8 	.word	0x100022e8

00016b68 <log_read>:
 * @return                      The number of bytes read; 0 on failure.
 */
int
log_read(struct log *log, const void *dptr, void *buf, uint16_t off,
         uint16_t len)
{
   16b68:	b530      	push	{r4, r5, lr}
   16b6a:	b083      	sub	sp, #12
    int rc;

    rc = log->l_log->log_read(log, dptr, buf, off, len);
   16b6c:	6844      	ldr	r4, [r0, #4]
   16b6e:	6864      	ldr	r4, [r4, #4]
   16b70:	f8bd 5018 	ldrh.w	r5, [sp, #24]
   16b74:	9500      	str	r5, [sp, #0]
   16b76:	47a0      	blx	r4

    return (rc);
}
   16b78:	b003      	add	sp, #12
   16b7a:	bd30      	pop	{r4, r5, pc}

00016b7c <log_fill_current_img_hash>:
    hdr->ue_flags |= LOG_FLAGS_IMG_HASH;

    /* We have to account for LOG_IMG_HASHLEN bytes of hash */
    return imgr_get_current_hash(hdr->ue_imghash, LOG_IMG_HASHLEN);
#endif
    memset(hdr->ue_imghash, 0, LOG_IMG_HASHLEN);
   16b7c:	2300      	movs	r3, #0
   16b7e:	f8c0 300f 	str.w	r3, [r0, #15]

    return SYS_ENOTSUP;
}
   16b82:	f06f 000b 	mvn.w	r0, #11
   16b86:	4770      	bx	lr

00016b88 <log_read_hdr_walk>:
{
   16b88:	b510      	push	{r4, lr}
   16b8a:	b082      	sub	sp, #8
   16b8c:	460b      	mov	r3, r1
   16b8e:	4611      	mov	r1, r2
    arg = log_offset->lo_arg;
   16b90:	691c      	ldr	r4, [r3, #16]
    rc = log_read(log, dptr, arg->hdr, 0, LOG_BASE_ENTRY_HDR_SIZE);
   16b92:	6822      	ldr	r2, [r4, #0]
   16b94:	230f      	movs	r3, #15
   16b96:	9300      	str	r3, [sp, #0]
   16b98:	2300      	movs	r3, #0
   16b9a:	f7ff ffe5 	bl	16b68 <log_read>
    if (rc >= LOG_BASE_ENTRY_HDR_SIZE) {
   16b9e:	280e      	cmp	r0, #14
   16ba0:	dd01      	ble.n	16ba6 <log_read_hdr_walk+0x1e>
        arg->read_success = 1;
   16ba2:	2301      	movs	r3, #1
   16ba4:	6063      	str	r3, [r4, #4]
    if (arg->hdr->ue_flags & LOG_FLAGS_IMG_HASH) {
   16ba6:	6820      	ldr	r0, [r4, #0]
   16ba8:	7b83      	ldrb	r3, [r0, #14]
   16baa:	f013 0f10 	tst.w	r3, #16
   16bae:	d102      	bne.n	16bb6 <log_read_hdr_walk+0x2e>
}
   16bb0:	2001      	movs	r0, #1
   16bb2:	b002      	add	sp, #8
   16bb4:	bd10      	pop	{r4, pc}
        rc = log_fill_current_img_hash(arg->hdr);
   16bb6:	f7ff ffe1 	bl	16b7c <log_fill_current_img_hash>
        if (!rc || rc == SYS_ENOTSUP) {
   16bba:	b110      	cbz	r0, 16bc2 <log_read_hdr_walk+0x3a>
   16bbc:	f110 0f0c 	cmn.w	r0, #12
   16bc0:	d1f6      	bne.n	16bb0 <log_read_hdr_walk+0x28>
            arg->read_success = 1;
   16bc2:	2301      	movs	r3, #1
   16bc4:	6063      	str	r3, [r4, #4]
   16bc6:	e7f3      	b.n	16bb0 <log_read_hdr_walk+0x28>

00016bc8 <log_console_read>:
log_console_read(struct log *log, const void *dptr, void *buf, uint16_t offset,
        uint16_t len)
{
    /* You don't read console, console read you */
    return (OS_EINVAL);
}
   16bc8:	2002      	movs	r0, #2
   16bca:	4770      	bx	lr

00016bcc <log_console_walk>:
log_console_walk(struct log *log, log_walk_func_t walk_func,
        struct log_offset *log_offset)
{
    /* You don't walk console, console walk you. */
    return (OS_EINVAL);
}
   16bcc:	2002      	movs	r0, #2
   16bce:	4770      	bx	lr

00016bd0 <log_console_flush>:
static int
log_console_flush(struct log *log)
{
    /* You don't flush console, console flush you. */
    return (OS_EINVAL);
}
   16bd0:	2002      	movs	r0, #2
   16bd2:	4770      	bx	lr

00016bd4 <log_console_print_hdr>:
{
   16bd4:	b510      	push	{r4, lr}
   16bd6:	b082      	sub	sp, #8
   16bd8:	4604      	mov	r4, r0
                   hdr->ue_ts, hdr->ue_module, hdr->ue_level);
   16bda:	7b03      	ldrb	r3, [r0, #12]
   16bdc:	7b42      	ldrb	r2, [r0, #13]
    console_printf("[ts=%lluus, mod=%u level=%u ",
   16bde:	9201      	str	r2, [sp, #4]
   16be0:	9300      	str	r3, [sp, #0]
   16be2:	6802      	ldr	r2, [r0, #0]
   16be4:	6843      	ldr	r3, [r0, #4]
   16be6:	480a      	ldr	r0, [pc, #40]	; (16c10 <log_console_print_hdr+0x3c>)
   16be8:	f7ff fcc4 	bl	16574 <console_printf>
    if (hdr->ue_flags & LOG_FLAGS_IMG_HASH) {
   16bec:	7ba3      	ldrb	r3, [r4, #14]
   16bee:	f013 0f10 	tst.w	r3, #16
   16bf2:	d104      	bne.n	16bfe <log_console_print_hdr+0x2a>
    console_printf("]");
   16bf4:	4807      	ldr	r0, [pc, #28]	; (16c14 <log_console_print_hdr+0x40>)
   16bf6:	f7ff fcbd 	bl	16574 <console_printf>
}
   16bfa:	b002      	add	sp, #8
   16bfc:	bd10      	pop	{r4, pc}
                       hdr->ue_imghash[2], hdr->ue_imghash[3]);
   16bfe:	7ca3      	ldrb	r3, [r4, #18]
        console_printf("ih=0x%x%x%x%x", hdr->ue_imghash[0], hdr->ue_imghash[1],
   16c00:	9300      	str	r3, [sp, #0]
   16c02:	7c63      	ldrb	r3, [r4, #17]
   16c04:	7c22      	ldrb	r2, [r4, #16]
   16c06:	7be1      	ldrb	r1, [r4, #15]
   16c08:	4803      	ldr	r0, [pc, #12]	; (16c18 <log_console_print_hdr+0x44>)
   16c0a:	f7ff fcb3 	bl	16574 <console_printf>
   16c0e:	e7f1      	b.n	16bf4 <log_console_print_hdr+0x20>
   16c10:	0001ba28 	.word	0x0001ba28
   16c14:	0001ba58 	.word	0x0001ba58
   16c18:	0001ba48 	.word	0x0001ba48

00016c1c <log_console_dump_cbor_entry>:
{
   16c1c:	b530      	push	{r4, r5, lr}
   16c1e:	b095      	sub	sp, #84	; 0x54
   16c20:	460a      	mov	r2, r1
    cbor_buf_reader_init(&cbor_buf_reader, dptr, len);
   16c22:	4601      	mov	r1, r0
   16c24:	a805      	add	r0, sp, #20
   16c26:	f000 fa65 	bl	170f4 <cbor_buf_reader_init>
    cbor_parser_init(&cbor_buf_reader.r, 0, &cbor_parser, &cbor_value);
   16c2a:	ad0d      	add	r5, sp, #52	; 0x34
   16c2c:	462b      	mov	r3, r5
   16c2e:	aa11      	add	r2, sp, #68	; 0x44
   16c30:	2100      	movs	r1, #0
   16c32:	a805      	add	r0, sp, #20
   16c34:	f000 fd2a 	bl	1768c <cbor_parser_init>

/* Human-readable (dump) API */
CBOR_API CborError cbor_value_to_pretty_advance(FILE *out, CborValue *value);
CBOR_INLINE_API CborError cbor_value_to_pretty(FILE *out, const CborValue *value)
{
    CborValue copy = *value;
   16c38:	ac01      	add	r4, sp, #4
   16c3a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   16c3e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return cbor_value_to_pretty_advance(out, &copy);
   16c42:	4621      	mov	r1, r4
   16c44:	4b05      	ldr	r3, [pc, #20]	; (16c5c <log_console_dump_cbor_entry+0x40>)
   16c46:	6818      	ldr	r0, [r3, #0]
   16c48:	f001 f98a 	bl	17f60 <cbor_value_to_pretty_advance>
    console_write("\n", 1);
   16c4c:	2101      	movs	r1, #1
   16c4e:	4804      	ldr	r0, [pc, #16]	; (16c60 <log_console_dump_cbor_entry+0x44>)
   16c50:	f7ff fb3a 	bl	162c8 <console_write>
}
   16c54:	2000      	movs	r0, #0
   16c56:	b015      	add	sp, #84	; 0x54
   16c58:	bd30      	pop	{r4, r5, pc}
   16c5a:	bf00      	nop
   16c5c:	0001bee4 	.word	0x0001bee4
   16c60:	0001b718 	.word	0x0001b718

00016c64 <log_console_append_body>:
{
   16c64:	b570      	push	{r4, r5, r6, lr}
   16c66:	460c      	mov	r4, r1
   16c68:	4616      	mov	r6, r2
   16c6a:	461d      	mov	r5, r3
    if (!console_is_init()) {
   16c6c:	f7ff fc30 	bl	164d0 <console_is_init>
   16c70:	b158      	cbz	r0, 16c8a <log_console_append_body+0x26>
    if (!console_is_midline) {
   16c72:	4b0b      	ldr	r3, [pc, #44]	; (16ca0 <log_console_append_body+0x3c>)
   16c74:	681b      	ldr	r3, [r3, #0]
   16c76:	b153      	cbz	r3, 16c8e <log_console_append_body+0x2a>
    if (hdr->ue_etype != LOG_ETYPE_CBOR) {
   16c78:	7ba3      	ldrb	r3, [r4, #14]
   16c7a:	f003 030f 	and.w	r3, r3, #15
   16c7e:	2b01      	cmp	r3, #1
   16c80:	d009      	beq.n	16c96 <log_console_append_body+0x32>
        console_write(body, body_len);
   16c82:	4629      	mov	r1, r5
   16c84:	4630      	mov	r0, r6
   16c86:	f7ff fb1f 	bl	162c8 <console_write>
}
   16c8a:	2000      	movs	r0, #0
   16c8c:	bd70      	pop	{r4, r5, r6, pc}
        log_console_print_hdr(hdr);
   16c8e:	4620      	mov	r0, r4
   16c90:	f7ff ffa0 	bl	16bd4 <log_console_print_hdr>
   16c94:	e7f0      	b.n	16c78 <log_console_append_body+0x14>
        log_console_dump_cbor_entry(body, body_len);
   16c96:	b2a9      	uxth	r1, r5
   16c98:	4630      	mov	r0, r6
   16c9a:	f7ff ffbf 	bl	16c1c <log_console_dump_cbor_entry>
   16c9e:	e7f4      	b.n	16c8a <log_console_append_body+0x26>
   16ca0:	10002248 	.word	0x10002248

00016ca4 <log_console_append>:
{
   16ca4:	b570      	push	{r4, r5, r6, lr}
   16ca6:	4605      	mov	r5, r0
   16ca8:	460c      	mov	r4, r1
   16caa:	4616      	mov	r6, r2
    hdr_len = log_hdr_len(buf);
   16cac:	4608      	mov	r0, r1
   16cae:	f7ff fec5 	bl	16a3c <log_hdr_len>
    return log_console_append_body(log, buf, (uint8_t *)buf + hdr_len,
   16cb2:	1a33      	subs	r3, r6, r0
   16cb4:	1822      	adds	r2, r4, r0
   16cb6:	4621      	mov	r1, r4
   16cb8:	4628      	mov	r0, r5
   16cba:	f7ff ffd3 	bl	16c64 <log_console_append_body>
}
   16cbe:	bd70      	pop	{r4, r5, r6, pc}

00016cc0 <log_console_get>:
}
   16cc0:	4800      	ldr	r0, [pc, #0]	; (16cc4 <log_console_get+0x4>)
   16cc2:	4770      	bx	lr
   16cc4:	100022f4 	.word	0x100022f4

00016cc8 <log_console_init>:
    .log_flush = log_console_flush,
};

void
log_console_init(void)
{
   16cc8:	b510      	push	{r4, lr}
   16cca:	b082      	sub	sp, #8
    int rc;

    /* Ensure this function only gets called by sysinit. */
    SYSINIT_ASSERT_ACTIVE();
   16ccc:	4b11      	ldr	r3, [pc, #68]	; (16d14 <log_console_init+0x4c>)
   16cce:	781b      	ldrb	r3, [r3, #0]
   16cd0:	b14b      	cbz	r3, 16ce6 <log_console_init+0x1e>

    rc = log_register("console", &log_console, &log_console_handler, NULL,
   16cd2:	2300      	movs	r3, #0
   16cd4:	9300      	str	r3, [sp, #0]
   16cd6:	4a10      	ldr	r2, [pc, #64]	; (16d18 <log_console_init+0x50>)
   16cd8:	4910      	ldr	r1, [pc, #64]	; (16d1c <log_console_init+0x54>)
   16cda:	4811      	ldr	r0, [pc, #68]	; (16d20 <log_console_init+0x58>)
   16cdc:	f7ff feda 	bl	16a94 <log_register>
                      MYNEWT_VAL(LOG_LEVEL));
    SYSINIT_PANIC_ASSERT(rc == 0);
   16ce0:	b958      	cbnz	r0, 16cfa <log_console_init+0x32>
}
   16ce2:	b002      	add	sp, #8
   16ce4:	bd10      	pop	{r4, pc}
    SYSINIT_ASSERT_ACTIVE();
   16ce6:	f7fd fca1 	bl	1462c <hal_debugger_connected>
   16cea:	b100      	cbz	r0, 16cee <log_console_init+0x26>
   16cec:	be01      	bkpt	0x0001
   16cee:	2300      	movs	r3, #0
   16cf0:	461a      	mov	r2, r3
   16cf2:	4619      	mov	r1, r3
   16cf4:	4618      	mov	r0, r3
   16cf6:	f7fd fe83 	bl	14a00 <__assert_func>
    SYSINIT_PANIC_ASSERT(rc == 0);
   16cfa:	f7fd fc97 	bl	1462c <hal_debugger_connected>
   16cfe:	b100      	cbz	r0, 16d02 <log_console_init+0x3a>
   16d00:	be01      	bkpt	0x0001
   16d02:	2000      	movs	r0, #0
   16d04:	9000      	str	r0, [sp, #0]
   16d06:	4b07      	ldr	r3, [pc, #28]	; (16d24 <log_console_init+0x5c>)
   16d08:	681c      	ldr	r4, [r3, #0]
   16d0a:	4603      	mov	r3, r0
   16d0c:	4602      	mov	r2, r0
   16d0e:	4601      	mov	r1, r0
   16d10:	47a0      	blx	r4
}
   16d12:	e7e6      	b.n	16ce2 <log_console_init+0x1a>
   16d14:	10002418 	.word	0x10002418
   16d18:	0001ba64 	.word	0x0001ba64
   16d1c:	100022f4 	.word	0x100022f4
   16d20:	0001ba5c 	.word	0x0001ba5c
   16d24:	10000130 	.word	0x10000130

00016d28 <modlog_find_by_module>:
    return cur;
}

static struct modlog_mapping *
modlog_find_by_module(uint8_t module, struct modlog_mapping **out_prev)
{
   16d28:	b410      	push	{r4}
   16d2a:	4602      	mov	r2, r0
    struct modlog_mapping *prev;
    struct modlog_mapping *cur;

    prev = NULL;
    SLIST_FOREACH(cur, &modlog_mappings, next) {
   16d2c:	4b07      	ldr	r3, [pc, #28]	; (16d4c <modlog_find_by_module+0x24>)
   16d2e:	6818      	ldr	r0, [r3, #0]
    prev = NULL;
   16d30:	2400      	movs	r4, #0
    SLIST_FOREACH(cur, &modlog_mappings, next) {
   16d32:	e001      	b.n	16d38 <modlog_find_by_module+0x10>
        if (cur->desc.module > module) {
            cur = NULL;
            break;
        }

        prev = cur;
   16d34:	4604      	mov	r4, r0
    SLIST_FOREACH(cur, &modlog_mappings, next) {
   16d36:	6800      	ldr	r0, [r0, #0]
   16d38:	b120      	cbz	r0, 16d44 <modlog_find_by_module+0x1c>
        if (cur->desc.module == module) {
   16d3a:	7a43      	ldrb	r3, [r0, #9]
   16d3c:	4293      	cmp	r3, r2
   16d3e:	d001      	beq.n	16d44 <modlog_find_by_module+0x1c>
        if (cur->desc.module > module) {
   16d40:	d9f8      	bls.n	16d34 <modlog_find_by_module+0xc>
            cur = NULL;
   16d42:	2000      	movs	r0, #0
    }

    if (out_prev != NULL) {
   16d44:	b101      	cbz	r1, 16d48 <modlog_find_by_module+0x20>
        *out_prev = prev;
   16d46:	600c      	str	r4, [r1, #0]
    }

    return cur;
}
   16d48:	bc10      	pop	{r4}
   16d4a:	4770      	bx	lr
   16d4c:	100023f0 	.word	0x100023f0

00016d50 <modlog_insert>:

static void
modlog_insert(struct modlog_mapping *mm)
{
   16d50:	b510      	push	{r4, lr}
   16d52:	b082      	sub	sp, #8
   16d54:	4604      	mov	r4, r0
    struct modlog_mapping *prev;

    modlog_find_by_module(mm->desc.module, &prev);
   16d56:	a901      	add	r1, sp, #4
   16d58:	7a40      	ldrb	r0, [r0, #9]
   16d5a:	f7ff ffe5 	bl	16d28 <modlog_find_by_module>
    if (prev == NULL) {
   16d5e:	9b01      	ldr	r3, [sp, #4]
   16d60:	b143      	cbz	r3, 16d74 <modlog_insert+0x24>
        SLIST_INSERT_HEAD(&modlog_mappings, mm, next);
    } else {
        SLIST_INSERT_AFTER(prev, mm, next);
   16d62:	681b      	ldr	r3, [r3, #0]
   16d64:	6023      	str	r3, [r4, #0]
   16d66:	9b01      	ldr	r3, [sp, #4]
   16d68:	601c      	str	r4, [r3, #0]
    }

    if (mm->desc.module == MODLOG_MODULE_DFLT) {
   16d6a:	7a63      	ldrb	r3, [r4, #9]
   16d6c:	2bff      	cmp	r3, #255	; 0xff
   16d6e:	d006      	beq.n	16d7e <modlog_insert+0x2e>
        modlog_first_dflt = mm;
    }
}
   16d70:	b002      	add	sp, #8
   16d72:	bd10      	pop	{r4, pc}
        SLIST_INSERT_HEAD(&modlog_mappings, mm, next);
   16d74:	4b03      	ldr	r3, [pc, #12]	; (16d84 <modlog_insert+0x34>)
   16d76:	681a      	ldr	r2, [r3, #0]
   16d78:	6022      	str	r2, [r4, #0]
   16d7a:	601c      	str	r4, [r3, #0]
   16d7c:	e7f5      	b.n	16d6a <modlog_insert+0x1a>
        modlog_first_dflt = mm;
   16d7e:	4b02      	ldr	r3, [pc, #8]	; (16d88 <modlog_insert+0x38>)
   16d80:	601c      	str	r4, [r3, #0]
}
   16d82:	e7f5      	b.n	16d70 <modlog_insert+0x20>
   16d84:	100023f0 	.word	0x100023f0
   16d88:	10002310 	.word	0x10002310

00016d8c <modlog_alloc>:
{
   16d8c:	b508      	push	{r3, lr}
    mm = os_memblock_get(&modlog_mapping_pool);
   16d8e:	4805      	ldr	r0, [pc, #20]	; (16da4 <modlog_alloc+0x18>)
   16d90:	f7fe f98c 	bl	150ac <os_memblock_get>
    if (mm != NULL) {
   16d94:	4603      	mov	r3, r0
   16d96:	b118      	cbz	r0, 16da0 <modlog_alloc+0x14>
        *mm = (struct modlog_mapping) { 0 };
   16d98:	2200      	movs	r2, #0
   16d9a:	6002      	str	r2, [r0, #0]
   16d9c:	6042      	str	r2, [r0, #4]
   16d9e:	6082      	str	r2, [r0, #8]
}
   16da0:	4618      	mov	r0, r3
   16da2:	bd08      	pop	{r3, pc}
   16da4:	100023d4 	.word	0x100023d4

00016da8 <modlog_infer_handle>:
{
   16da8:	b508      	push	{r3, lr}
    off = (uintptr_t)mm - (uintptr_t)modlog_mapping_buf;
   16daa:	4a13      	ldr	r2, [pc, #76]	; (16df8 <modlog_infer_handle+0x50>)
   16dac:	1a82      	subs	r2, r0, r2
    idx = off / elem_sz;
   16dae:	4813      	ldr	r0, [pc, #76]	; (16dfc <modlog_infer_handle+0x54>)
   16db0:	fba0 3002 	umull	r3, r0, r0, r2
    assert(idx >= 0 && idx < MYNEWT_VAL(MODLOG_MAX_MAPPINGS));
   16db4:	2abf      	cmp	r2, #191	; 0xbf
   16db6:	d80b      	bhi.n	16dd0 <modlog_infer_handle+0x28>
   16db8:	08c0      	lsrs	r0, r0, #3
    assert(off % elem_sz == 0);
   16dba:	4b10      	ldr	r3, [pc, #64]	; (16dfc <modlog_infer_handle+0x54>)
   16dbc:	fba3 1302 	umull	r1, r3, r3, r2
   16dc0:	08db      	lsrs	r3, r3, #3
   16dc2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   16dc6:	ebb2 0f83 	cmp.w	r2, r3, lsl #2
   16dca:	d10b      	bne.n	16de4 <modlog_infer_handle+0x3c>
}
   16dcc:	b2c0      	uxtb	r0, r0
   16dce:	bd08      	pop	{r3, pc}
    assert(idx >= 0 && idx < MYNEWT_VAL(MODLOG_MAX_MAPPINGS));
   16dd0:	f7fd fc2c 	bl	1462c <hal_debugger_connected>
   16dd4:	b100      	cbz	r0, 16dd8 <modlog_infer_handle+0x30>
   16dd6:	be01      	bkpt	0x0001
   16dd8:	2300      	movs	r3, #0
   16dda:	461a      	mov	r2, r3
   16ddc:	4619      	mov	r1, r3
   16dde:	4618      	mov	r0, r3
   16de0:	f7fd fe0e 	bl	14a00 <__assert_func>
    assert(off % elem_sz == 0);
   16de4:	f7fd fc22 	bl	1462c <hal_debugger_connected>
   16de8:	b100      	cbz	r0, 16dec <modlog_infer_handle+0x44>
   16dea:	be01      	bkpt	0x0001
   16dec:	2300      	movs	r3, #0
   16dee:	461a      	mov	r2, r3
   16df0:	4619      	mov	r1, r3
   16df2:	4618      	mov	r0, r3
   16df4:	f7fd fe04 	bl	14a00 <__assert_func>
   16df8:	10002314 	.word	0x10002314
   16dfc:	aaaaaaab 	.word	0xaaaaaaab

00016e00 <modlog_register_no_lock>:
modlog_register_no_lock(uint8_t module, struct log *log, uint8_t min_level,
                        uint8_t *out_handle)
{
    struct modlog_mapping *mm;

    if (log == NULL) {
   16e00:	b1c9      	cbz	r1, 16e36 <modlog_register_no_lock+0x36>
{
   16e02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   16e06:	4607      	mov	r7, r0
   16e08:	4616      	mov	r6, r2
   16e0a:	461d      	mov	r5, r3
   16e0c:	4688      	mov	r8, r1
        return SYS_EINVAL;
    }

    mm = modlog_alloc();
   16e0e:	f7ff ffbd 	bl	16d8c <modlog_alloc>
    if (mm == NULL) {
   16e12:	4604      	mov	r4, r0
   16e14:	b190      	cbz	r0, 16e3c <modlog_register_no_lock+0x3c>
        return SYS_ENOMEM;
    }

    mm->desc = (struct modlog_desc) {
        .log = log,
        .handle = modlog_infer_handle(mm),
   16e16:	f7ff ffc7 	bl	16da8 <modlog_infer_handle>
    mm->desc = (struct modlog_desc) {
   16e1a:	f8c4 8004 	str.w	r8, [r4, #4]
   16e1e:	7220      	strb	r0, [r4, #8]
   16e20:	7267      	strb	r7, [r4, #9]
   16e22:	72a6      	strb	r6, [r4, #10]
        .module = module,
        .min_level = min_level,
    };

    modlog_insert(mm);
   16e24:	4620      	mov	r0, r4
   16e26:	f7ff ff93 	bl	16d50 <modlog_insert>

    if (out_handle != NULL) {
   16e2a:	b155      	cbz	r5, 16e42 <modlog_register_no_lock+0x42>
        *out_handle = mm->desc.handle;
   16e2c:	7a23      	ldrb	r3, [r4, #8]
   16e2e:	702b      	strb	r3, [r5, #0]
    }

    return 0;
   16e30:	2000      	movs	r0, #0
}
   16e32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return SYS_EINVAL;
   16e36:	f06f 0001 	mvn.w	r0, #1
}
   16e3a:	4770      	bx	lr
        return SYS_ENOMEM;
   16e3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   16e40:	e7f7      	b.n	16e32 <modlog_register_no_lock+0x32>
    return 0;
   16e42:	2000      	movs	r0, #0
   16e44:	e7f5      	b.n	16e32 <modlog_register_no_lock+0x32>
	...

00016e48 <modlog_register>:
}

int
modlog_register(uint8_t module, struct log *log, uint8_t min_level,
                uint8_t *out_handle)
{
   16e48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   16e4c:	4604      	mov	r4, r0
   16e4e:	460d      	mov	r5, r1
   16e50:	4616      	mov	r6, r2
   16e52:	461f      	mov	r7, r3
    int rc;

    rwlock_acquire_write(&modlog_rwl);
   16e54:	f8df 8020 	ldr.w	r8, [pc, #32]	; 16e78 <modlog_register+0x30>
   16e58:	4640      	mov	r0, r8
   16e5a:	f000 f8c9 	bl	16ff0 <rwlock_acquire_write>
    rc = modlog_register_no_lock(module, log, min_level, out_handle);
   16e5e:	463b      	mov	r3, r7
   16e60:	4632      	mov	r2, r6
   16e62:	4629      	mov	r1, r5
   16e64:	4620      	mov	r0, r4
   16e66:	f7ff ffcb 	bl	16e00 <modlog_register_no_lock>
   16e6a:	4604      	mov	r4, r0
    rwlock_release_write(&modlog_rwl);
   16e6c:	4640      	mov	r0, r8
   16e6e:	f000 f8e9 	bl	17044 <rwlock_release_write>

    return rc;
}
   16e72:	4620      	mov	r0, r4
   16e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   16e78:	100023f4 	.word	0x100023f4

00016e7c <modlog_init>:
    modlog_append(module, level, LOG_ETYPE_STRING, buf, len);
}

void
modlog_init(void)
{
   16e7c:	b510      	push	{r4, lr}
   16e7e:	b082      	sub	sp, #8
    int rc;

    SYSINIT_ASSERT_ACTIVE();
   16e80:	4b28      	ldr	r3, [pc, #160]	; (16f24 <modlog_init+0xa8>)
   16e82:	781b      	ldrb	r3, [r3, #0]
   16e84:	b1e3      	cbz	r3, 16ec0 <modlog_init+0x44>

    rc = os_mempool_init(&modlog_mapping_pool, MYNEWT_VAL(MODLOG_MAX_MAPPINGS),
   16e86:	4b28      	ldr	r3, [pc, #160]	; (16f28 <modlog_init+0xac>)
   16e88:	9300      	str	r3, [sp, #0]
   16e8a:	4b28      	ldr	r3, [pc, #160]	; (16f2c <modlog_init+0xb0>)
   16e8c:	220c      	movs	r2, #12
   16e8e:	2110      	movs	r1, #16
   16e90:	4827      	ldr	r0, [pc, #156]	; (16f30 <modlog_init+0xb4>)
   16e92:	f7fe f901 	bl	15098 <os_mempool_init>
                         sizeof (struct modlog_mapping), modlog_mapping_buf,
                         "modlog_mapping_pool");
    SYSINIT_PANIC_ASSERT(rc == 0);
   16e96:	b9e8      	cbnz	r0, 16ed4 <modlog_init+0x58>

    SLIST_INIT(&modlog_mappings);
   16e98:	2300      	movs	r3, #0
   16e9a:	4a26      	ldr	r2, [pc, #152]	; (16f34 <modlog_init+0xb8>)
   16e9c:	6013      	str	r3, [r2, #0]
    modlog_first_dflt = NULL;
   16e9e:	4a26      	ldr	r2, [pc, #152]	; (16f38 <modlog_init+0xbc>)
   16ea0:	6013      	str	r3, [r2, #0]

    rc = rwlock_init(&modlog_rwl);
   16ea2:	4826      	ldr	r0, [pc, #152]	; (16f3c <modlog_init+0xc0>)
   16ea4:	f000 f8dd 	bl	17062 <rwlock_init>
    SYSINIT_PANIC_ASSERT(rc == 0);
   16ea8:	bb08      	cbnz	r0, 16eee <modlog_init+0x72>

    /* Register the default console mapping if configured. */
#if MYNEWT_VAL(MODLOG_CONSOLE_DFLT)
    rc = modlog_register(MODLOG_MODULE_DFLT, log_console_get(),
   16eaa:	f7ff ff09 	bl	16cc0 <log_console_get>
   16eae:	4601      	mov	r1, r0
   16eb0:	2300      	movs	r3, #0
   16eb2:	461a      	mov	r2, r3
   16eb4:	20ff      	movs	r0, #255	; 0xff
   16eb6:	f7ff ffc7 	bl	16e48 <modlog_register>
                         LOG_LEVEL_DEBUG, NULL);
    SYSINIT_PANIC_ASSERT(rc == 0);
   16eba:	bb28      	cbnz	r0, 16f08 <modlog_init+0x8c>
#endif
}
   16ebc:	b002      	add	sp, #8
   16ebe:	bd10      	pop	{r4, pc}
    SYSINIT_ASSERT_ACTIVE();
   16ec0:	f7fd fbb4 	bl	1462c <hal_debugger_connected>
   16ec4:	b100      	cbz	r0, 16ec8 <modlog_init+0x4c>
   16ec6:	be01      	bkpt	0x0001
   16ec8:	2300      	movs	r3, #0
   16eca:	461a      	mov	r2, r3
   16ecc:	4619      	mov	r1, r3
   16ece:	4618      	mov	r0, r3
   16ed0:	f7fd fd96 	bl	14a00 <__assert_func>
    SYSINIT_PANIC_ASSERT(rc == 0);
   16ed4:	f7fd fbaa 	bl	1462c <hal_debugger_connected>
   16ed8:	b100      	cbz	r0, 16edc <modlog_init+0x60>
   16eda:	be01      	bkpt	0x0001
   16edc:	2000      	movs	r0, #0
   16ede:	9000      	str	r0, [sp, #0]
   16ee0:	4b17      	ldr	r3, [pc, #92]	; (16f40 <modlog_init+0xc4>)
   16ee2:	681c      	ldr	r4, [r3, #0]
   16ee4:	4603      	mov	r3, r0
   16ee6:	4602      	mov	r2, r0
   16ee8:	4601      	mov	r1, r0
   16eea:	47a0      	blx	r4
   16eec:	e7d4      	b.n	16e98 <modlog_init+0x1c>
    SYSINIT_PANIC_ASSERT(rc == 0);
   16eee:	f7fd fb9d 	bl	1462c <hal_debugger_connected>
   16ef2:	b100      	cbz	r0, 16ef6 <modlog_init+0x7a>
   16ef4:	be01      	bkpt	0x0001
   16ef6:	2000      	movs	r0, #0
   16ef8:	9000      	str	r0, [sp, #0]
   16efa:	4b11      	ldr	r3, [pc, #68]	; (16f40 <modlog_init+0xc4>)
   16efc:	681c      	ldr	r4, [r3, #0]
   16efe:	4603      	mov	r3, r0
   16f00:	4602      	mov	r2, r0
   16f02:	4601      	mov	r1, r0
   16f04:	47a0      	blx	r4
   16f06:	e7d0      	b.n	16eaa <modlog_init+0x2e>
    SYSINIT_PANIC_ASSERT(rc == 0);
   16f08:	f7fd fb90 	bl	1462c <hal_debugger_connected>
   16f0c:	b100      	cbz	r0, 16f10 <modlog_init+0x94>
   16f0e:	be01      	bkpt	0x0001
   16f10:	2000      	movs	r0, #0
   16f12:	9000      	str	r0, [sp, #0]
   16f14:	4b0a      	ldr	r3, [pc, #40]	; (16f40 <modlog_init+0xc4>)
   16f16:	681c      	ldr	r4, [r3, #0]
   16f18:	4603      	mov	r3, r0
   16f1a:	4602      	mov	r2, r0
   16f1c:	4601      	mov	r1, r0
   16f1e:	47a0      	blx	r4
}
   16f20:	e7cc      	b.n	16ebc <modlog_init+0x40>
   16f22:	bf00      	nop
   16f24:	10002418 	.word	0x10002418
   16f28:	0001ba90 	.word	0x0001ba90
   16f2c:	10002314 	.word	0x10002314
   16f30:	100023d4 	.word	0x100023d4
   16f34:	100023f0 	.word	0x100023f0
   16f38:	10002310 	.word	0x10002310
   16f3c:	100023f4 	.word	0x100023f4
   16f40:	10000130 	.word	0x10000130

00016f44 <sysinit_dflt_panic_cb>:
#include "os/mynewt.h"

static void
sysinit_dflt_panic_cb(const char *file, int line, const char *func,
                      const char *expr, const char *msg)
{
   16f44:	b508      	push	{r3, lr}
    if (msg != NULL) {
        fprintf(stderr, "sysinit failure: %s\n", msg);
    }
#endif

    __assert_func(file, line, func, expr);
   16f46:	f7fd fd5b 	bl	14a00 <__assert_func>
	...

00016f4c <sysinit_start>:
}

void
sysinit_start(void)
{
    sysinit_active = 1;
   16f4c:	4b01      	ldr	r3, [pc, #4]	; (16f54 <sysinit_start+0x8>)
   16f4e:	2201      	movs	r2, #1
   16f50:	701a      	strb	r2, [r3, #0]
}
   16f52:	4770      	bx	lr
   16f54:	10002418 	.word	0x10002418

00016f58 <sysinit_end>:

void
sysinit_end(void)
{
    sysinit_active = 0;
   16f58:	4b01      	ldr	r3, [pc, #4]	; (16f60 <sysinit_end+0x8>)
   16f5a:	2200      	movs	r2, #0
   16f5c:	701a      	strb	r2, [r3, #0]
}
   16f5e:	4770      	bx	lr
   16f60:	10002418 	.word	0x10002418

00016f64 <mem_init_mbuf_pool>:

int
mem_init_mbuf_pool(void *mem, struct os_mempool *mempool,
                   struct os_mbuf_pool *mbuf_pool, int num_blocks,
                   int block_size, char *name)
{
   16f64:	b5f0      	push	{r4, r5, r6, r7, lr}
   16f66:	b083      	sub	sp, #12
   16f68:	460d      	mov	r5, r1
   16f6a:	4617      	mov	r7, r2
    int rc;

    rc = os_mempool_init(mempool, num_blocks, block_size, mem, name);
   16f6c:	b29e      	uxth	r6, r3
   16f6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   16f70:	9300      	str	r3, [sp, #0]
   16f72:	4603      	mov	r3, r0
   16f74:	9a08      	ldr	r2, [sp, #32]
   16f76:	4631      	mov	r1, r6
   16f78:	4628      	mov	r0, r5
   16f7a:	f7fe f88d 	bl	15098 <os_mempool_init>
    if (rc != 0) {
   16f7e:	b108      	cbz	r0, 16f84 <mem_init_mbuf_pool+0x20>
    if (rc != 0) {
        return rc;
    }

    return 0;
}
   16f80:	b003      	add	sp, #12
   16f82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    rc = os_mbuf_pool_init(mbuf_pool, mempool, block_size, num_blocks);
   16f84:	4633      	mov	r3, r6
   16f86:	9a08      	ldr	r2, [sp, #32]
   16f88:	b292      	uxth	r2, r2
   16f8a:	4629      	mov	r1, r5
   16f8c:	4638      	mov	r0, r7
   16f8e:	f7fe fdbd 	bl	15b0c <os_mbuf_pool_init>
    if (rc != 0) {
   16f92:	e7f5      	b.n	16f80 <mem_init_mbuf_pool+0x1c>

00016f94 <rwlock_complete_handoff>:
static void
rwlock_complete_handoff(struct rwlock *lock)
{
    RWLOCK_DBG_ASSERT(lock->mtx.mu_owner == g_current_task);
    RWLOCK_DBG_ASSERT(lock->handoffs > 0);
    lock->handoffs--;
   16f94:	f890 3020 	ldrb.w	r3, [r0, #32]
   16f98:	3b01      	subs	r3, #1
   16f9a:	f880 3020 	strb.w	r3, [r0, #32]
}
   16f9e:	4770      	bx	lr

00016fa0 <rwlock_write_must_block>:
static bool
rwlock_write_must_block(const struct rwlock *lock)
{
    RWLOCK_DBG_ASSERT(lock->mtx.mu_owner == g_current_task);

    return lock->active_writer ||
   16fa0:	8b83      	ldrh	r3, [r0, #28]
           lock->num_readers > 0 ||
   16fa2:	b923      	cbnz	r3, 16fae <rwlock_write_must_block+0xe>
           lock->handoffs > 0;
   16fa4:	f890 3020 	ldrb.w	r3, [r0, #32]
           lock->num_readers > 0 ||
   16fa8:	b11b      	cbz	r3, 16fb2 <rwlock_write_must_block+0x12>
   16faa:	2001      	movs	r0, #1
   16fac:	4770      	bx	lr
   16fae:	2001      	movs	r0, #1
   16fb0:	4770      	bx	lr
   16fb2:	2000      	movs	r0, #0
}
   16fb4:	4770      	bx	lr

00016fb6 <rwlock_unblock>:
{
   16fb6:	b510      	push	{r4, lr}
   16fb8:	4604      	mov	r4, r0
    if (lock->pending_writers > 0) {
   16fba:	7fc3      	ldrb	r3, [r0, #31]
   16fbc:	b91b      	cbnz	r3, 16fc6 <rwlock_unblock+0x10>
        lock->handoffs = lock->pending_readers;
   16fbe:	7f83      	ldrb	r3, [r0, #30]
   16fc0:	f880 3020 	strb.w	r3, [r0, #32]
        while (lock->pending_readers > 0) {
   16fc4:	e010      	b.n	16fe8 <rwlock_unblock+0x32>
        lock->handoffs = 1;
   16fc6:	2301      	movs	r3, #1
   16fc8:	f880 3020 	strb.w	r3, [r0, #32]
        os_sem_release(&lock->wsem);
   16fcc:	3014      	adds	r0, #20
   16fce:	f003 feeb 	bl	1ada8 <os_sem_release>
        lock->pending_writers--;
   16fd2:	7fe3      	ldrb	r3, [r4, #31]
   16fd4:	3b01      	subs	r3, #1
   16fd6:	77e3      	strb	r3, [r4, #31]
   16fd8:	e009      	b.n	16fee <rwlock_unblock+0x38>
            os_sem_release(&lock->rsem);
   16fda:	f104 000c 	add.w	r0, r4, #12
   16fde:	f003 fee3 	bl	1ada8 <os_sem_release>
            lock->pending_readers--;
   16fe2:	7fa3      	ldrb	r3, [r4, #30]
   16fe4:	3b01      	subs	r3, #1
   16fe6:	77a3      	strb	r3, [r4, #30]
        while (lock->pending_readers > 0) {
   16fe8:	7fa3      	ldrb	r3, [r4, #30]
   16fea:	2b00      	cmp	r3, #0
   16fec:	d1f5      	bne.n	16fda <rwlock_unblock+0x24>
}
   16fee:	bd10      	pop	{r4, pc}

00016ff0 <rwlock_acquire_write>:
    os_mutex_release(&lock->mtx);
}

void
rwlock_acquire_write(struct rwlock *lock)
{
   16ff0:	b538      	push	{r3, r4, r5, lr}
   16ff2:	4604      	mov	r4, r0
    bool acquired;

    os_mutex_pend(&lock->mtx, OS_TIMEOUT_NEVER);
   16ff4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   16ff8:	f7fe f958 	bl	152ac <os_mutex_pend>

    if (rwlock_write_must_block(lock)) {
   16ffc:	4620      	mov	r0, r4
   16ffe:	f7ff ffcf 	bl	16fa0 <rwlock_write_must_block>
   17002:	b140      	cbz	r0, 17016 <rwlock_acquire_write+0x26>
        lock->pending_writers++;
   17004:	7fe3      	ldrb	r3, [r4, #31]
   17006:	3301      	adds	r3, #1
   17008:	77e3      	strb	r3, [r4, #31]
        acquired = false;
   1700a:	2500      	movs	r5, #0
    } else {
        lock->active_writer = true;
        acquired = true;
    }

    os_mutex_release(&lock->mtx);
   1700c:	4620      	mov	r0, r4
   1700e:	f7fe f8ed 	bl	151ec <os_mutex_release>

    if (acquired) {
   17012:	b11d      	cbz	r5, 1701c <rwlock_acquire_write+0x2c>
    /* Record writer ownership. */
    os_mutex_pend(&lock->mtx, OS_TIMEOUT_NEVER);
    lock->active_writer = true;
    rwlock_complete_handoff(lock);
    os_mutex_release(&lock->mtx);
}
   17014:	bd38      	pop	{r3, r4, r5, pc}
        lock->active_writer = true;
   17016:	2501      	movs	r5, #1
   17018:	7765      	strb	r5, [r4, #29]
        acquired = true;
   1701a:	e7f7      	b.n	1700c <rwlock_acquire_write+0x1c>
    os_sem_pend(&lock->wsem, OS_TIMEOUT_NEVER);
   1701c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   17020:	f104 0014 	add.w	r0, r4, #20
   17024:	f003 fef2 	bl	1ae0c <os_sem_pend>
    os_mutex_pend(&lock->mtx, OS_TIMEOUT_NEVER);
   17028:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   1702c:	4620      	mov	r0, r4
   1702e:	f7fe f93d 	bl	152ac <os_mutex_pend>
    lock->active_writer = true;
   17032:	2301      	movs	r3, #1
   17034:	7763      	strb	r3, [r4, #29]
    rwlock_complete_handoff(lock);
   17036:	4620      	mov	r0, r4
   17038:	f7ff ffac 	bl	16f94 <rwlock_complete_handoff>
    os_mutex_release(&lock->mtx);
   1703c:	4620      	mov	r0, r4
   1703e:	f7fe f8d5 	bl	151ec <os_mutex_release>
   17042:	e7e7      	b.n	17014 <rwlock_acquire_write+0x24>

00017044 <rwlock_release_write>:

void
rwlock_release_write(struct rwlock *lock)
{
   17044:	b510      	push	{r4, lr}
   17046:	4604      	mov	r4, r0
    os_mutex_pend(&lock->mtx, OS_TIMEOUT_NEVER);
   17048:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   1704c:	f7fe f92e 	bl	152ac <os_mutex_pend>

    RWLOCK_DBG_ASSERT(lock->active_writer);
    lock->active_writer = false;
   17050:	2300      	movs	r3, #0
   17052:	7763      	strb	r3, [r4, #29]

    rwlock_unblock(lock);
   17054:	4620      	mov	r0, r4
   17056:	f7ff ffae 	bl	16fb6 <rwlock_unblock>

    os_mutex_release(&lock->mtx);
   1705a:	4620      	mov	r0, r4
   1705c:	f7fe f8c6 	bl	151ec <os_mutex_release>
}
   17060:	bd10      	pop	{r4, pc}

00017062 <rwlock_init>:

int
rwlock_init(struct rwlock *lock)
{
   17062:	b510      	push	{r4, lr}
   17064:	4604      	mov	r4, r0
    int rc;

    *lock = (struct rwlock) { 0 };
   17066:	2224      	movs	r2, #36	; 0x24
   17068:	2100      	movs	r1, #0
   1706a:	f7fe fd85 	bl	15b78 <memset>

    rc = os_mutex_init(&lock->mtx);
   1706e:	4620      	mov	r0, r4
   17070:	f7fe f8b2 	bl	151d8 <os_mutex_init>
    if (rc != 0) {
   17074:	b100      	cbz	r0, 17078 <rwlock_init+0x16>
    if (rc != 0) {
        return rc;
    }

    return 0;
}
   17076:	bd10      	pop	{r4, pc}
    rc = os_sem_init(&lock->rsem, 0);
   17078:	2100      	movs	r1, #0
   1707a:	f104 000c 	add.w	r0, r4, #12
   1707e:	f003 fe8b 	bl	1ad98 <os_sem_init>
    if (rc != 0) {
   17082:	2800      	cmp	r0, #0
   17084:	d1f7      	bne.n	17076 <rwlock_init+0x14>
    rc = os_sem_init(&lock->wsem, 0);
   17086:	2100      	movs	r1, #0
   17088:	f104 0014 	add.w	r0, r4, #20
   1708c:	f003 fe84 	bl	1ad98 <os_sem_init>
    if (rc != 0) {
   17090:	e7f1      	b.n	17076 <rwlock_init+0x14>

00017092 <cbuf_buf_reader_get8>:

static uint8_t
cbuf_buf_reader_get8(struct cbor_decoder_reader *d, int offset)
{
    struct cbor_buf_reader *cb = (struct cbor_buf_reader *) d;
    return cb->buffer[offset];
   17092:	69c3      	ldr	r3, [r0, #28]
}
   17094:	5c58      	ldrb	r0, [r3, r1]
   17096:	4770      	bx	lr

00017098 <cbor_buf_reader_cpy>:
}

static uintptr_t
cbor_buf_reader_cpy(struct cbor_decoder_reader *d, char *dst, int src_offset,
                    size_t len)
{
   17098:	b510      	push	{r4, lr}
   1709a:	4604      	mov	r4, r0
   1709c:	4608      	mov	r0, r1
   1709e:	4611      	mov	r1, r2
    struct cbor_buf_reader *cb = (struct cbor_buf_reader *) d;
    return (uintptr_t) memcpy(dst, cb->buffer + src_offset, len);
   170a0:	69e4      	ldr	r4, [r4, #28]
   170a2:	461a      	mov	r2, r3
   170a4:	4421      	add	r1, r4
   170a6:	f7fe fd5a 	bl	15b5e <memcpy>
}
   170aa:	bd10      	pop	{r4, pc}

000170ac <cbor_buf_reader_cmp>:
{
   170ac:	b510      	push	{r4, lr}
   170ae:	4604      	mov	r4, r0
   170b0:	4608      	mov	r0, r1
   170b2:	4611      	mov	r1, r2
    return memcmp(dst, cb->buffer + src_offset, len) == 0;
   170b4:	69e4      	ldr	r4, [r4, #28]
   170b6:	461a      	mov	r2, r3
   170b8:	4421      	add	r1, r4
   170ba:	f7fe fd2c 	bl	15b16 <memcmp>
}
   170be:	fab0 f080 	clz	r0, r0
   170c2:	0940      	lsrs	r0, r0, #5
   170c4:	bd10      	pop	{r4, pc}

000170c6 <cbuf_buf_reader_get64>:
{
   170c6:	b410      	push	{r4}
   170c8:	b083      	sub	sp, #12
    return get64(cb->buffer + offset);
   170ca:	69c2      	ldr	r2, [r0, #28]
   170cc:	1854      	adds	r4, r2, r1
}

static inline uint64_t get64(const uint8_t *ptr)
{
    uint64_t result;
    memcpy(&result, ptr, sizeof(result));
   170ce:	466b      	mov	r3, sp
   170d0:	5850      	ldr	r0, [r2, r1]
   170d2:	6861      	ldr	r1, [r4, #4]
   170d4:	c303      	stmia	r3!, {r0, r1}
}
   170d6:	ba08      	rev	r0, r1
   170d8:	9900      	ldr	r1, [sp, #0]
   170da:	ba09      	rev	r1, r1
   170dc:	b003      	add	sp, #12
   170de:	bc10      	pop	{r4}
   170e0:	4770      	bx	lr

000170e2 <cbuf_buf_reader_get32>:
    val = get32(cb->buffer + offset);
   170e2:	69c3      	ldr	r3, [r0, #28]
    return cbor_ntohl(result);
   170e4:	5858      	ldr	r0, [r3, r1]
}
   170e6:	ba00      	rev	r0, r0
   170e8:	4770      	bx	lr

000170ea <cbuf_buf_reader_get16>:
    return get16(cb->buffer + offset);
   170ea:	69c3      	ldr	r3, [r0, #28]
    return cbor_ntohs(result);
   170ec:	5a58      	ldrh	r0, [r3, r1]
   170ee:	ba40      	rev16	r0, r0
}
   170f0:	b280      	uxth	r0, r0
   170f2:	4770      	bx	lr

000170f4 <cbor_buf_reader_init>:

void
cbor_buf_reader_init(struct cbor_buf_reader *cb, const uint8_t *buffer,
                     size_t data)
{
    cb->buffer = buffer;
   170f4:	61c1      	str	r1, [r0, #28]
    cb->r.get8 = &cbuf_buf_reader_get8;
   170f6:	4b07      	ldr	r3, [pc, #28]	; (17114 <cbor_buf_reader_init+0x20>)
   170f8:	6003      	str	r3, [r0, #0]
    cb->r.get16 = &cbuf_buf_reader_get16;
   170fa:	4b07      	ldr	r3, [pc, #28]	; (17118 <cbor_buf_reader_init+0x24>)
   170fc:	6043      	str	r3, [r0, #4]
    cb->r.get32 = &cbuf_buf_reader_get32;
   170fe:	4b07      	ldr	r3, [pc, #28]	; (1711c <cbor_buf_reader_init+0x28>)
   17100:	6083      	str	r3, [r0, #8]
    cb->r.get64 = &cbuf_buf_reader_get64;
   17102:	4b07      	ldr	r3, [pc, #28]	; (17120 <cbor_buf_reader_init+0x2c>)
   17104:	60c3      	str	r3, [r0, #12]
    cb->r.cmp = &cbor_buf_reader_cmp;
   17106:	4b07      	ldr	r3, [pc, #28]	; (17124 <cbor_buf_reader_init+0x30>)
   17108:	6103      	str	r3, [r0, #16]
    cb->r.cpy = &cbor_buf_reader_cpy;
   1710a:	4b07      	ldr	r3, [pc, #28]	; (17128 <cbor_buf_reader_init+0x34>)
   1710c:	6143      	str	r3, [r0, #20]
    cb->r.message_size = data;
   1710e:	6182      	str	r2, [r0, #24]
}
   17110:	4770      	bx	lr
   17112:	bf00      	nop
   17114:	00017093 	.word	0x00017093
   17118:	000170eb 	.word	0x000170eb
   1711c:	000170e3 	.word	0x000170e3
   17120:	000170c7 	.word	0x000170c7
   17124:	000170ad 	.word	0x000170ad
   17128:	00017099 	.word	0x00017099

0001712c <is_fixed_type>:
    return CborNoError;
}

static bool is_fixed_type(uint8_t type)
{
    return type != CborTextStringType && type != CborByteStringType && type != CborArrayType &&
   1712c:	2860      	cmp	r0, #96	; 0x60
   1712e:	d009      	beq.n	17144 <is_fixed_type+0x18>
   17130:	2840      	cmp	r0, #64	; 0x40
   17132:	d009      	beq.n	17148 <is_fixed_type+0x1c>
   17134:	2880      	cmp	r0, #128	; 0x80
   17136:	d009      	beq.n	1714c <is_fixed_type+0x20>
   17138:	28a0      	cmp	r0, #160	; 0xa0
   1713a:	d001      	beq.n	17140 <is_fixed_type+0x14>
   1713c:	2001      	movs	r0, #1
           type != CborMapType;
}
   1713e:	4770      	bx	lr
    return type != CborTextStringType && type != CborByteStringType && type != CborArrayType &&
   17140:	2000      	movs	r0, #0
   17142:	4770      	bx	lr
   17144:	2000      	movs	r0, #0
   17146:	4770      	bx	lr
   17148:	2000      	movs	r0, #0
   1714a:	4770      	bx	lr
   1714c:	2000      	movs	r0, #0
   1714e:	4770      	bx	lr

00017150 <iterate_noop>:
    (void)d;
    (void)dst;
    (void)src_offset;
    (void)len;
    return true;
}
   17150:	2001      	movs	r0, #1
   17152:	4770      	bx	lr

00017154 <preparse_value>:
{
   17154:	b570      	push	{r4, r5, r6, lr}
    const CborParser *parser = it->parser;
   17156:	6805      	ldr	r5, [r0, #0]
    it->type = CborInvalidType;
   17158:	23ff      	movs	r3, #255	; 0xff
   1715a:	7383      	strb	r3, [r0, #14]
    if (it->offset == parser->end)
   1715c:	6841      	ldr	r1, [r0, #4]
   1715e:	686b      	ldr	r3, [r5, #4]
   17160:	4299      	cmp	r1, r3
   17162:	f000 808d 	beq.w	17280 <preparse_value+0x12c>
   17166:	4604      	mov	r4, r0
    uint8_t descriptor = parser->d->get8(parser->d, it->offset);
   17168:	6828      	ldr	r0, [r5, #0]
   1716a:	6803      	ldr	r3, [r0, #0]
   1716c:	4798      	blx	r3
    uint8_t type = descriptor & MajorTypeMask;
   1716e:	f000 06e0 	and.w	r6, r0, #224	; 0xe0
    it->type = type;
   17172:	73a6      	strb	r6, [r4, #14]
    it->flags = 0;
   17174:	2300      	movs	r3, #0
   17176:	73e3      	strb	r3, [r4, #15]
    it->extra = (descriptor &= SmallValueMask);
   17178:	f000 031f 	and.w	r3, r0, #31
   1717c:	81a3      	strh	r3, [r4, #12]
    if (descriptor > Value64Bit) {
   1717e:	2b1b      	cmp	r3, #27
   17180:	d91d      	bls.n	171be <preparse_value+0x6a>
        if (unlikely(descriptor != IndefiniteLength))
   17182:	2b1f      	cmp	r3, #31
   17184:	d10b      	bne.n	1719e <preparse_value+0x4a>
        if (likely(!is_fixed_type(type))) {
   17186:	4630      	mov	r0, r6
   17188:	f7ff ffd0 	bl	1712c <is_fixed_type>
   1718c:	f080 0001 	eor.w	r0, r0, #1
   17190:	f010 0fff 	tst.w	r0, #255	; 0xff
   17194:	d00b      	beq.n	171ae <preparse_value+0x5a>
            it->flags |= CborIteratorFlag_UnknownLength;
   17196:	2304      	movs	r3, #4
   17198:	73e3      	strb	r3, [r4, #15]
            return CborNoError;
   1719a:	2000      	movs	r0, #0
}
   1719c:	bd70      	pop	{r4, r5, r6, pc}
            return type == CborSimpleType ? CborErrorUnknownType : CborErrorIllegalNumber;
   1719e:	2ee0      	cmp	r6, #224	; 0xe0
   171a0:	d002      	beq.n	171a8 <preparse_value+0x54>
   171a2:	f240 1005 	movw	r0, #261	; 0x105
   171a6:	e7f9      	b.n	1719c <preparse_value+0x48>
   171a8:	f240 1003 	movw	r0, #259	; 0x103
   171ac:	e7f6      	b.n	1719c <preparse_value+0x48>
        return type == CborSimpleType ? CborErrorUnexpectedBreak : CborErrorIllegalNumber;
   171ae:	2ee0      	cmp	r6, #224	; 0xe0
   171b0:	d002      	beq.n	171b8 <preparse_value+0x64>
   171b2:	f240 1005 	movw	r0, #261	; 0x105
   171b6:	e7f1      	b.n	1719c <preparse_value+0x48>
   171b8:	f44f 7081 	mov.w	r0, #258	; 0x102
   171bc:	e7ee      	b.n	1719c <preparse_value+0x48>
    size_t bytesNeeded = descriptor < Value8Bit ? 0 : (1 << (descriptor - Value8Bit));
   171be:	2b17      	cmp	r3, #23
   171c0:	d91a      	bls.n	171f8 <preparse_value+0xa4>
   171c2:	f1a3 0118 	sub.w	r1, r3, #24
   171c6:	2201      	movs	r2, #1
   171c8:	408a      	lsls	r2, r1
    if (bytesNeeded + 1 > (size_t)(parser->end - it->offset))
   171ca:	3201      	adds	r2, #1
   171cc:	6868      	ldr	r0, [r5, #4]
   171ce:	6861      	ldr	r1, [r4, #4]
   171d0:	1a40      	subs	r0, r0, r1
   171d2:	4282      	cmp	r2, r0
   171d4:	d857      	bhi.n	17286 <preparse_value+0x132>
    uint8_t majortype = type >> MajorTypeShift;
   171d6:	0972      	lsrs	r2, r6, #5
    if (majortype == NegativeIntegerType) {
   171d8:	2e20      	cmp	r6, #32
   171da:	d00f      	beq.n	171fc <preparse_value+0xa8>
    } else if (majortype == SimpleTypesType) {
   171dc:	2a07      	cmp	r2, #7
   171de:	d012      	beq.n	17206 <preparse_value+0xb2>
    if (descriptor < Value8Bit)
   171e0:	2b17      	cmp	r3, #23
   171e2:	d953      	bls.n	1728c <preparse_value+0x138>
    if (descriptor == Value8Bit)
   171e4:	2b18      	cmp	r3, #24
   171e6:	d03d      	beq.n	17264 <preparse_value+0x110>
    else if (descriptor == Value16Bit)
   171e8:	2b19      	cmp	r3, #25
   171ea:	d042      	beq.n	17272 <preparse_value+0x11e>
        it->flags |= CborIteratorFlag_IntegerValueTooLarge;     /* Value32Bit or Value64Bit */
   171ec:	7be3      	ldrb	r3, [r4, #15]
   171ee:	f043 0301 	orr.w	r3, r3, #1
   171f2:	73e3      	strb	r3, [r4, #15]
    return CborNoError;
   171f4:	2000      	movs	r0, #0
   171f6:	e7d1      	b.n	1719c <preparse_value+0x48>
    size_t bytesNeeded = descriptor < Value8Bit ? 0 : (1 << (descriptor - Value8Bit));
   171f8:	2200      	movs	r2, #0
   171fa:	e7e6      	b.n	171ca <preparse_value+0x76>
        it->flags |= CborIteratorFlag_NegativeInteger;
   171fc:	2202      	movs	r2, #2
   171fe:	73e2      	strb	r2, [r4, #15]
        it->type = CborIntegerType;
   17200:	2200      	movs	r2, #0
   17202:	73a2      	strb	r2, [r4, #14]
   17204:	e7ec      	b.n	171e0 <preparse_value+0x8c>
        switch (descriptor) {
   17206:	3b14      	subs	r3, #20
   17208:	2b0b      	cmp	r3, #11
   1720a:	d812      	bhi.n	17232 <preparse_value+0xde>
   1720c:	e8df f003 	tbb	[pc, r3]
   17210:	0d0d0d06 	.word	0x0d0d0d06
   17214:	0b0b0d13 	.word	0x0b0b0d13
   17218:	20202020 	.word	0x20202020
            it->extra = false;
   1721c:	2300      	movs	r3, #0
   1721e:	81a3      	strh	r3, [r4, #12]
            it->type = CborBooleanType;
   17220:	23f5      	movs	r3, #245	; 0xf5
   17222:	73a3      	strb	r3, [r4, #14]
            break;
   17224:	e005      	b.n	17232 <preparse_value+0xde>
            it->flags |= CborIteratorFlag_IntegerValueTooLarge;
   17226:	2301      	movs	r3, #1
   17228:	73e3      	strb	r3, [r4, #15]
            it->type = parser->d->get8(parser->d, it->offset);
   1722a:	6828      	ldr	r0, [r5, #0]
   1722c:	6803      	ldr	r3, [r0, #0]
   1722e:	4798      	blx	r3
   17230:	73a0      	strb	r0, [r4, #14]
        return CborNoError;
   17232:	2000      	movs	r0, #0
   17234:	e7b2      	b.n	1719c <preparse_value+0x48>
            it->extra = parser->d->get8(parser->d, it->offset + 1);
   17236:	6828      	ldr	r0, [r5, #0]
   17238:	6803      	ldr	r3, [r0, #0]
   1723a:	3101      	adds	r1, #1
   1723c:	4798      	blx	r3
   1723e:	b283      	uxth	r3, r0
   17240:	81a3      	strh	r3, [r4, #12]
            if (unlikely(it->extra < 32)) {
   17242:	2b1f      	cmp	r3, #31
   17244:	d8f5      	bhi.n	17232 <preparse_value+0xde>
                it->type = CborInvalidType;
   17246:	23ff      	movs	r3, #255	; 0xff
   17248:	73a3      	strb	r3, [r4, #14]
                return CborErrorIllegalSimpleType;
   1724a:	f44f 7083 	mov.w	r0, #262	; 0x106
   1724e:	e7a5      	b.n	1719c <preparse_value+0x48>
            assert(false);  /* these conditions can't be reached */
   17250:	f7fd f9ec 	bl	1462c <hal_debugger_connected>
   17254:	b100      	cbz	r0, 17258 <preparse_value+0x104>
   17256:	be01      	bkpt	0x0001
   17258:	2300      	movs	r3, #0
   1725a:	461a      	mov	r2, r3
   1725c:	4619      	mov	r1, r3
   1725e:	4618      	mov	r0, r3
   17260:	f7fd fbce 	bl	14a00 <__assert_func>
        it->extra = parser->d->get8(parser->d, it->offset + 1);
   17264:	6828      	ldr	r0, [r5, #0]
   17266:	6803      	ldr	r3, [r0, #0]
   17268:	3101      	adds	r1, #1
   1726a:	4798      	blx	r3
   1726c:	81a0      	strh	r0, [r4, #12]
    return CborNoError;
   1726e:	2000      	movs	r0, #0
   17270:	e794      	b.n	1719c <preparse_value+0x48>
        it->extra = parser->d->get16(parser->d, it->offset + 1);
   17272:	6828      	ldr	r0, [r5, #0]
   17274:	6843      	ldr	r3, [r0, #4]
   17276:	3101      	adds	r1, #1
   17278:	4798      	blx	r3
   1727a:	81a0      	strh	r0, [r4, #12]
    return CborNoError;
   1727c:	2000      	movs	r0, #0
   1727e:	e78d      	b.n	1719c <preparse_value+0x48>
        return CborErrorUnexpectedEOF;
   17280:	f240 1001 	movw	r0, #257	; 0x101
   17284:	e78a      	b.n	1719c <preparse_value+0x48>
        return CborErrorUnexpectedEOF;
   17286:	f240 1001 	movw	r0, #257	; 0x101
   1728a:	e787      	b.n	1719c <preparse_value+0x48>
        return CborNoError;
   1728c:	2000      	movs	r0, #0
   1728e:	e785      	b.n	1719c <preparse_value+0x48>

00017290 <preparse_next_value>:
{
   17290:	b510      	push	{r4, lr}
   17292:	4604      	mov	r4, r0
    if (it->remaining != UINT32_MAX) {
   17294:	6880      	ldr	r0, [r0, #8]
   17296:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   1729a:	d00c      	beq.n	172b6 <preparse_next_value+0x26>
        if (it->type != CborTagType && !--it->remaining) {
   1729c:	7ba2      	ldrb	r2, [r4, #14]
   1729e:	2ac0      	cmp	r2, #192	; 0xc0
   172a0:	d002      	beq.n	172a8 <preparse_next_value+0x18>
   172a2:	3801      	subs	r0, #1
   172a4:	60a0      	str	r0, [r4, #8]
   172a6:	b118      	cbz	r0, 172b0 <preparse_next_value+0x20>
    return preparse_value(it);
   172a8:	4620      	mov	r0, r4
   172aa:	f7ff ff53 	bl	17154 <preparse_value>
}
   172ae:	bd10      	pop	{r4, pc}
            it->type = CborInvalidType;
   172b0:	23ff      	movs	r3, #255	; 0xff
   172b2:	73a3      	strb	r3, [r4, #14]
            return CborNoError;
   172b4:	e7fb      	b.n	172ae <preparse_next_value+0x1e>
    } else if (it->remaining == UINT32_MAX && it->offset != it->parser->end &&
   172b6:	6861      	ldr	r1, [r4, #4]
   172b8:	6823      	ldr	r3, [r4, #0]
   172ba:	685a      	ldr	r2, [r3, #4]
   172bc:	4291      	cmp	r1, r2
   172be:	d0f3      	beq.n	172a8 <preparse_next_value+0x18>
        it->parser->d->get8(it->parser->d, it->offset) == (uint8_t)BreakByte) {
   172c0:	6818      	ldr	r0, [r3, #0]
   172c2:	6803      	ldr	r3, [r0, #0]
   172c4:	4798      	blx	r3
    } else if (it->remaining == UINT32_MAX && it->offset != it->parser->end &&
   172c6:	28ff      	cmp	r0, #255	; 0xff
   172c8:	d1ee      	bne.n	172a8 <preparse_next_value+0x18>
        ++it->offset;
   172ca:	6863      	ldr	r3, [r4, #4]
   172cc:	3301      	adds	r3, #1
   172ce:	6063      	str	r3, [r4, #4]
        it->type = CborInvalidType;
   172d0:	23ff      	movs	r3, #255	; 0xff
   172d2:	73a3      	strb	r3, [r4, #14]
        it->remaining = 0;
   172d4:	2000      	movs	r0, #0
   172d6:	60a0      	str	r0, [r4, #8]
        return CborNoError;
   172d8:	e7e9      	b.n	172ae <preparse_next_value+0x1e>

000172da <extract_length>:
{
   172da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   172de:	4605      	mov	r5, r0
   172e0:	460e      	mov	r6, r1
   172e2:	4617      	mov	r7, r2
    return cbor_ntohll(result);
}

static inline CborError extract_number(const CborParser *p, int *offset, uint64_t *len)
{
    uint8_t additional_information = p->d->get8(p->d, *offset) & SmallValueMask;
   172e4:	6800      	ldr	r0, [r0, #0]
   172e6:	6803      	ldr	r3, [r0, #0]
   172e8:	6809      	ldr	r1, [r1, #0]
   172ea:	4798      	blx	r3
   172ec:	f000 041f 	and.w	r4, r0, #31
    ++*offset;
   172f0:	6833      	ldr	r3, [r6, #0]
   172f2:	3301      	adds	r3, #1
   172f4:	6033      	str	r3, [r6, #0]
    *len = 1;
    if (additional_information < Value8Bit) {
   172f6:	2c17      	cmp	r4, #23
   172f8:	d91a      	bls.n	17330 <extract_length+0x56>
        *len = additional_information;
        return CborNoError;
    }
    if (unlikely(additional_information > Value64Bit))
   172fa:	2c1b      	cmp	r4, #27
   172fc:	d83a      	bhi.n	17374 <extract_length+0x9a>
        return CborErrorIllegalNumber;

    size_t bytesNeeded = (size_t)(1 << (additional_information - Value8Bit));
   172fe:	3c18      	subs	r4, #24
   17300:	f04f 0801 	mov.w	r8, #1
   17304:	fa08 f804 	lsl.w	r8, r8, r4
    if (unlikely(bytesNeeded > (size_t)(p->end - *offset))) {
   17308:	686b      	ldr	r3, [r5, #4]
   1730a:	6831      	ldr	r1, [r6, #0]
   1730c:	1a5b      	subs	r3, r3, r1
   1730e:	4598      	cmp	r8, r3
   17310:	d835      	bhi.n	1737e <extract_length+0xa4>
        return CborErrorUnexpectedEOF;
    } else if (bytesNeeded == 1) {
   17312:	f1b8 0f01 	cmp.w	r8, #1
   17316:	d00f      	beq.n	17338 <extract_length+0x5e>
        *len = p->d->get8(p->d, *offset);
    } else if (bytesNeeded == 2) {
   17318:	f1b8 0f02 	cmp.w	r8, #2
   1731c:	d01e      	beq.n	1735c <extract_length+0x82>
        *len =  p->d->get16(p->d, *offset);
    } else if (bytesNeeded == 4) {
   1731e:	f1b8 0f04 	cmp.w	r8, #4
   17322:	d021      	beq.n	17368 <extract_length+0x8e>
        *len =  p->d->get32(p->d, *offset);
    } else {
        *len =  p->d->get64(p->d, *offset);
   17324:	6828      	ldr	r0, [r5, #0]
   17326:	68c3      	ldr	r3, [r0, #12]
   17328:	4798      	blx	r3
   1732a:	4604      	mov	r4, r0
   1732c:	460d      	mov	r5, r1
   1732e:	e008      	b.n	17342 <extract_length+0x68>
        *len = additional_information;
   17330:	b2e4      	uxtb	r4, r4
   17332:	2500      	movs	r5, #0
        return CborNoError;
   17334:	2000      	movs	r0, #0
   17336:	e008      	b.n	1734a <extract_length+0x70>
        *len = p->d->get8(p->d, *offset);
   17338:	6828      	ldr	r0, [r5, #0]
   1733a:	6803      	ldr	r3, [r0, #0]
   1733c:	4798      	blx	r3
   1733e:	4604      	mov	r4, r0
   17340:	2500      	movs	r5, #0
    }
    *offset += bytesNeeded;
   17342:	6833      	ldr	r3, [r6, #0]
   17344:	4443      	add	r3, r8
   17346:	6033      	str	r3, [r6, #0]
    return CborNoError;
   17348:	2000      	movs	r0, #0
    if (err) {
   1734a:	b9e8      	cbnz	r0, 17388 <extract_length+0xae>
    *len = v;
   1734c:	603c      	str	r4, [r7, #0]
    if (v != *len)
   1734e:	2300      	movs	r3, #0
   17350:	42ab      	cmp	r3, r5
   17352:	bf08      	it	eq
   17354:	42a4      	cmpeq	r4, r4
   17356:	d11a      	bne.n	1738e <extract_length+0xb4>
}
   17358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        *len =  p->d->get16(p->d, *offset);
   1735c:	6828      	ldr	r0, [r5, #0]
   1735e:	6843      	ldr	r3, [r0, #4]
   17360:	4798      	blx	r3
   17362:	4604      	mov	r4, r0
   17364:	2500      	movs	r5, #0
   17366:	e7ec      	b.n	17342 <extract_length+0x68>
        *len =  p->d->get32(p->d, *offset);
   17368:	6828      	ldr	r0, [r5, #0]
   1736a:	6883      	ldr	r3, [r0, #8]
   1736c:	4798      	blx	r3
   1736e:	4604      	mov	r4, r0
   17370:	2500      	movs	r5, #0
   17372:	e7e6      	b.n	17342 <extract_length+0x68>
    *len = 1;
   17374:	2401      	movs	r4, #1
   17376:	2500      	movs	r5, #0
        return CborErrorIllegalNumber;
   17378:	f240 1005 	movw	r0, #261	; 0x105
   1737c:	e7e5      	b.n	1734a <extract_length+0x70>
    *len = 1;
   1737e:	2401      	movs	r4, #1
   17380:	2500      	movs	r5, #0
        return CborErrorUnexpectedEOF;
   17382:	f240 1001 	movw	r0, #257	; 0x101
   17386:	e7e0      	b.n	1734a <extract_length+0x70>
        *len = 0;
   17388:	2300      	movs	r3, #0
   1738a:	603b      	str	r3, [r7, #0]
        return err;
   1738c:	e7e4      	b.n	17358 <extract_length+0x7e>
        return CborErrorDataTooLarge;
   1738e:	f44f 6080 	mov.w	r0, #1024	; 0x400
   17392:	e7e1      	b.n	17358 <extract_length+0x7e>

00017394 <iterate_string_chunks>:

static CborError iterate_string_chunks(const CborValue *value, char *buffer, size_t *buflen,
                                       bool *result, CborValue *next, IterateFunction func)
{
   17394:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   17398:	b085      	sub	sp, #20
   1739a:	4604      	mov	r4, r0
   1739c:	4689      	mov	r9, r1
   1739e:	4616      	mov	r6, r2
   173a0:	461d      	mov	r5, r3
{ return value->type == CborByteStringType; }
   173a2:	7b83      	ldrb	r3, [r0, #14]
    assert(cbor_value_is_byte_string(value) || cbor_value_is_text_string(value));
   173a4:	2b40      	cmp	r3, #64	; 0x40
   173a6:	d001      	beq.n	173ac <iterate_string_chunks+0x18>
   173a8:	2b60      	cmp	r3, #96	; 0x60
   173aa:	d10c      	bne.n	173c6 <iterate_string_chunks+0x32>

    size_t total;
    CborError err;
    int offset = value->offset;
   173ac:	6863      	ldr	r3, [r4, #4]
   173ae:	9302      	str	r3, [sp, #8]
{ return (value->flags & CborIteratorFlag_UnknownLength) == 0; }
   173b0:	7be2      	ldrb	r2, [r4, #15]
    if (cbor_value_is_length_known(value)) {
   173b2:	f012 0f04 	tst.w	r2, #4
   173b6:	d010      	beq.n	173da <iterate_string_chunks+0x46>
        else
            *result = false;
        offset += total;
    } else {
        /* chunked */
        ++offset;
   173b8:	3301      	adds	r3, #1
   173ba:	9302      	str	r3, [sp, #8]
        total = 0;
   173bc:	2300      	movs	r3, #0
   173be:	9303      	str	r3, [sp, #12]
        *result = true;
   173c0:	2301      	movs	r3, #1
   173c2:	702b      	strb	r3, [r5, #0]
   173c4:	e04c      	b.n	17460 <iterate_string_chunks+0xcc>
    assert(cbor_value_is_byte_string(value) || cbor_value_is_text_string(value));
   173c6:	f7fd f931 	bl	1462c <hal_debugger_connected>
   173ca:	b100      	cbz	r0, 173ce <iterate_string_chunks+0x3a>
   173cc:	be01      	bkpt	0x0001
   173ce:	2300      	movs	r3, #0
   173d0:	461a      	mov	r2, r3
   173d2:	4619      	mov	r1, r3
   173d4:	4618      	mov	r0, r3
   173d6:	f7fd fb13 	bl	14a00 <__assert_func>
        err = extract_length(value->parser, &offset, &total);
   173da:	aa03      	add	r2, sp, #12
   173dc:	a902      	add	r1, sp, #8
   173de:	6820      	ldr	r0, [r4, #0]
   173e0:	f7ff ff7b 	bl	172da <extract_length>
        if (err)
   173e4:	4603      	mov	r3, r0
   173e6:	2800      	cmp	r0, #0
   173e8:	d177      	bne.n	174da <iterate_string_chunks+0x146>
        if (total > (size_t)(value->parser->end - offset))
   173ea:	6820      	ldr	r0, [r4, #0]
   173ec:	6843      	ldr	r3, [r0, #4]
   173ee:	9a02      	ldr	r2, [sp, #8]
   173f0:	1a99      	subs	r1, r3, r2
   173f2:	9b03      	ldr	r3, [sp, #12]
   173f4:	4299      	cmp	r1, r3
   173f6:	f0c0 8083 	bcc.w	17500 <iterate_string_chunks+0x16c>
        if (total <= *buflen)
   173fa:	6831      	ldr	r1, [r6, #0]
   173fc:	428b      	cmp	r3, r1
   173fe:	d81e      	bhi.n	1743e <iterate_string_chunks+0xaa>
            *result = !!func(value->parser->d, buffer, offset, total);
   17400:	4649      	mov	r1, r9
   17402:	6800      	ldr	r0, [r0, #0]
   17404:	9f0d      	ldr	r7, [sp, #52]	; 0x34
   17406:	47b8      	blx	r7
   17408:	3800      	subs	r0, #0
   1740a:	bf18      	it	ne
   1740c:	2001      	movne	r0, #1
   1740e:	7028      	strb	r0, [r5, #0]
        offset += total;
   17410:	9b02      	ldr	r3, [sp, #8]
   17412:	9a03      	ldr	r2, [sp, #12]
   17414:	4413      	add	r3, r2
   17416:	9302      	str	r3, [sp, #8]
            total = newTotal;
        }
    }

    /* is there enough room for the ending NUL byte? */
    if (*result && *buflen > total) {
   17418:	782b      	ldrb	r3, [r5, #0]
   1741a:	b14b      	cbz	r3, 17430 <iterate_string_chunks+0x9c>
   1741c:	6832      	ldr	r2, [r6, #0]
   1741e:	9b03      	ldr	r3, [sp, #12]
   17420:	429a      	cmp	r2, r3
   17422:	d905      	bls.n	17430 <iterate_string_chunks+0x9c>
        /* we are just trying to write a NULL byte here,, but this is hard
         * because this is called by function pointer with an abstract
         * reader.  Since this is the output buffer, we can assume that if
         * we have a valid buffer its ok to write a NULL here  */
        if(buffer) {
   17424:	f1b9 0f00 	cmp.w	r9, #0
   17428:	d002      	beq.n	17430 <iterate_string_chunks+0x9c>
            *(buffer + total) = '\0';
   1742a:	2200      	movs	r2, #0
   1742c:	f809 2003 	strb.w	r2, [r9, r3]
        }
    }
    *buflen = total;
   17430:	9b03      	ldr	r3, [sp, #12]
   17432:	6033      	str	r3, [r6, #0]

    if (next) {
   17434:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   17436:	2b00      	cmp	r3, #0
   17438:	d156      	bne.n	174e8 <iterate_string_chunks+0x154>
        *next = *value;
        next->offset = offset;
        return preparse_next_value(next);
    }
    return CborNoError;
   1743a:	2300      	movs	r3, #0
   1743c:	e04d      	b.n	174da <iterate_string_chunks+0x146>
            *result = false;
   1743e:	2300      	movs	r3, #0
   17440:	702b      	strb	r3, [r5, #0]
   17442:	e7e5      	b.n	17410 <iterate_string_chunks+0x7c>
                ++offset;
   17444:	9b02      	ldr	r3, [sp, #8]
   17446:	3301      	adds	r3, #1
   17448:	9302      	str	r3, [sp, #8]
                break;
   1744a:	e7e5      	b.n	17418 <iterate_string_chunks+0x84>
#endif

static inline bool add_check_overflow(size_t v1, size_t v2, size_t *r)
{
#if ((defined(__GNUC__) && (__GNUC__ >= 5)) && !defined(__INTEL_COMPILER)) || __has_builtin(__builtin_add_overflow)
    return __builtin_add_overflow(v1, v2, r);
   1744c:	2201      	movs	r2, #1
   1744e:	e023      	b.n	17498 <iterate_string_chunks+0x104>
                *result = false;
   17450:	2300      	movs	r3, #0
   17452:	702b      	strb	r3, [r5, #0]
            offset += chunkLen;
   17454:	9b02      	ldr	r3, [sp, #8]
   17456:	9a01      	ldr	r2, [sp, #4]
   17458:	4413      	add	r3, r2
   1745a:	9302      	str	r3, [sp, #8]
            total = newTotal;
   1745c:	f8cd 800c 	str.w	r8, [sp, #12]
            if (offset == value->parser->end)
   17460:	6823      	ldr	r3, [r4, #0]
   17462:	685a      	ldr	r2, [r3, #4]
   17464:	9902      	ldr	r1, [sp, #8]
   17466:	428a      	cmp	r2, r1
   17468:	d02f      	beq.n	174ca <iterate_string_chunks+0x136>
            val = value->parser->d->get8(value->parser->d, offset);
   1746a:	6818      	ldr	r0, [r3, #0]
   1746c:	6803      	ldr	r3, [r0, #0]
   1746e:	4798      	blx	r3
            if (val == (uint8_t)BreakByte) {
   17470:	28ff      	cmp	r0, #255	; 0xff
   17472:	d0e7      	beq.n	17444 <iterate_string_chunks+0xb0>
            if ((val & MajorTypeMask) != value->type)
   17474:	f020 001f 	bic.w	r0, r0, #31
   17478:	7ba3      	ldrb	r3, [r4, #14]
   1747a:	4298      	cmp	r0, r3
   1747c:	d128      	bne.n	174d0 <iterate_string_chunks+0x13c>
            err = extract_length(value->parser, &offset, &chunkLen);
   1747e:	aa01      	add	r2, sp, #4
   17480:	a902      	add	r1, sp, #8
   17482:	6820      	ldr	r0, [r4, #0]
   17484:	f7ff ff29 	bl	172da <extract_length>
            if (err)
   17488:	4603      	mov	r3, r0
   1748a:	bb30      	cbnz	r0, 174da <iterate_string_chunks+0x146>
            if (unlikely(add_check_overflow(total, chunkLen, &newTotal)))
   1748c:	9903      	ldr	r1, [sp, #12]
   1748e:	9b01      	ldr	r3, [sp, #4]
   17490:	2200      	movs	r2, #0
   17492:	eb11 0803 	adds.w	r8, r1, r3
   17496:	d2d9      	bcs.n	1744c <iterate_string_chunks+0xb8>
   17498:	b9ea      	cbnz	r2, 174d6 <iterate_string_chunks+0x142>
            if (chunkLen > (size_t)(value->parser->end - offset))
   1749a:	f8d4 c000 	ldr.w	ip, [r4]
   1749e:	f8dc 0004 	ldr.w	r0, [ip, #4]
   174a2:	9a02      	ldr	r2, [sp, #8]
   174a4:	1a80      	subs	r0, r0, r2
   174a6:	4283      	cmp	r3, r0
   174a8:	d81b      	bhi.n	174e2 <iterate_string_chunks+0x14e>
            if (*result && *buflen >= newTotal)
   174aa:	7828      	ldrb	r0, [r5, #0]
   174ac:	2800      	cmp	r0, #0
   174ae:	d0cf      	beq.n	17450 <iterate_string_chunks+0xbc>
   174b0:	6830      	ldr	r0, [r6, #0]
   174b2:	4540      	cmp	r0, r8
   174b4:	d3cc      	bcc.n	17450 <iterate_string_chunks+0xbc>
                *result = !!func(value->parser->d, buffer + total, offset, chunkLen);
   174b6:	4449      	add	r1, r9
   174b8:	f8dc 0000 	ldr.w	r0, [ip]
   174bc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
   174be:	47b8      	blx	r7
   174c0:	3800      	subs	r0, #0
   174c2:	bf18      	it	ne
   174c4:	2001      	movne	r0, #1
   174c6:	7028      	strb	r0, [r5, #0]
   174c8:	e7c4      	b.n	17454 <iterate_string_chunks+0xc0>
                return CborErrorUnexpectedEOF;
   174ca:	f240 1301 	movw	r3, #257	; 0x101
   174ce:	e004      	b.n	174da <iterate_string_chunks+0x146>
                return CborErrorIllegalType;
   174d0:	f44f 7382 	mov.w	r3, #260	; 0x104
   174d4:	e001      	b.n	174da <iterate_string_chunks+0x146>
                return CborErrorDataTooLarge;
   174d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
}
   174da:	4618      	mov	r0, r3
   174dc:	b005      	add	sp, #20
   174de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
                return CborErrorUnexpectedEOF;
   174e2:	f240 1301 	movw	r3, #257	; 0x101
   174e6:	e7f8      	b.n	174da <iterate_string_chunks+0x146>
        *next = *value;
   174e8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
   174ec:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   174ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        next->offset = offset;
   174f2:	9b02      	ldr	r3, [sp, #8]
   174f4:	6063      	str	r3, [r4, #4]
        return preparse_next_value(next);
   174f6:	4620      	mov	r0, r4
   174f8:	f7ff feca 	bl	17290 <preparse_next_value>
   174fc:	4603      	mov	r3, r0
   174fe:	e7ec      	b.n	174da <iterate_string_chunks+0x146>
            return CborErrorUnexpectedEOF;
   17500:	f240 1301 	movw	r3, #257	; 0x101
   17504:	e7e9      	b.n	174da <iterate_string_chunks+0x146>

00017506 <advance_internal>:
{
   17506:	b570      	push	{r4, r5, r6, lr}
   17508:	4604      	mov	r4, r0
    CborError err = extract_number(it->parser, &it->offset,  &length);
   1750a:	6806      	ldr	r6, [r0, #0]
    uint8_t additional_information = p->d->get8(p->d, *offset) & SmallValueMask;
   1750c:	6830      	ldr	r0, [r6, #0]
   1750e:	6803      	ldr	r3, [r0, #0]
   17510:	6861      	ldr	r1, [r4, #4]
   17512:	4798      	blx	r3
   17514:	f000 001f 	and.w	r0, r0, #31
    ++*offset;
   17518:	6863      	ldr	r3, [r4, #4]
   1751a:	3301      	adds	r3, #1
   1751c:	6063      	str	r3, [r4, #4]
    if (additional_information < Value8Bit) {
   1751e:	2817      	cmp	r0, #23
   17520:	d915      	bls.n	1754e <advance_internal+0x48>
    if (unlikely(additional_information > Value64Bit))
   17522:	281b      	cmp	r0, #27
   17524:	d842      	bhi.n	175ac <advance_internal+0xa6>
    size_t bytesNeeded = (size_t)(1 << (additional_information - Value8Bit));
   17526:	3818      	subs	r0, #24
   17528:	2501      	movs	r5, #1
   1752a:	4085      	lsls	r5, r0
    if (unlikely(bytesNeeded > (size_t)(p->end - *offset))) {
   1752c:	6873      	ldr	r3, [r6, #4]
   1752e:	6861      	ldr	r1, [r4, #4]
   17530:	1a5b      	subs	r3, r3, r1
   17532:	429d      	cmp	r5, r3
   17534:	d83f      	bhi.n	175b6 <advance_internal+0xb0>
    } else if (bytesNeeded == 1) {
   17536:	2d01      	cmp	r5, #1
   17538:	d00d      	beq.n	17556 <advance_internal+0x50>
    } else if (bytesNeeded == 2) {
   1753a:	2d02      	cmp	r5, #2
   1753c:	d02a      	beq.n	17594 <advance_internal+0x8e>
    } else if (bytesNeeded == 4) {
   1753e:	2d04      	cmp	r5, #4
   17540:	d02e      	beq.n	175a0 <advance_internal+0x9a>
        *len =  p->d->get64(p->d, *offset);
   17542:	6830      	ldr	r0, [r6, #0]
   17544:	68c3      	ldr	r3, [r0, #12]
   17546:	4798      	blx	r3
   17548:	4602      	mov	r2, r0
   1754a:	460b      	mov	r3, r1
   1754c:	e008      	b.n	17560 <advance_internal+0x5a>
        *len = additional_information;
   1754e:	b2c2      	uxtb	r2, r0
   17550:	2300      	movs	r3, #0
        return CborNoError;
   17552:	2100      	movs	r1, #0
   17554:	e008      	b.n	17568 <advance_internal+0x62>
        *len = p->d->get8(p->d, *offset);
   17556:	6830      	ldr	r0, [r6, #0]
   17558:	6803      	ldr	r3, [r0, #0]
   1755a:	4798      	blx	r3
   1755c:	4602      	mov	r2, r0
   1755e:	2300      	movs	r3, #0
    *offset += bytesNeeded;
   17560:	6860      	ldr	r0, [r4, #4]
   17562:	4428      	add	r0, r5
   17564:	6060      	str	r0, [r4, #4]
    return CborNoError;
   17566:	2100      	movs	r1, #0
    assert(err == CborNoError);
   17568:	bb51      	cbnz	r1, 175c0 <advance_internal+0xba>
    if (it->type == CborByteStringType || it->type == CborTextStringType) {
   1756a:	7ba1      	ldrb	r1, [r4, #14]
   1756c:	2940      	cmp	r1, #64	; 0x40
   1756e:	d001      	beq.n	17574 <advance_internal+0x6e>
   17570:	2960      	cmp	r1, #96	; 0x60
   17572:	d10b      	bne.n	1758c <advance_internal+0x86>
        assert(length == (size_t)length);
   17574:	2100      	movs	r1, #0
   17576:	4299      	cmp	r1, r3
   17578:	bf08      	it	eq
   1757a:	4292      	cmpeq	r2, r2
   1757c:	d12a      	bne.n	175d4 <advance_internal+0xce>
        assert((it->flags & CborIteratorFlag_UnknownLength) == 0);
   1757e:	7be3      	ldrb	r3, [r4, #15]
   17580:	f013 0f04 	tst.w	r3, #4
   17584:	d130      	bne.n	175e8 <advance_internal+0xe2>
        it->offset += length;
   17586:	6863      	ldr	r3, [r4, #4]
   17588:	4413      	add	r3, r2
   1758a:	6063      	str	r3, [r4, #4]
    return preparse_next_value(it);
   1758c:	4620      	mov	r0, r4
   1758e:	f7ff fe7f 	bl	17290 <preparse_next_value>
}
   17592:	bd70      	pop	{r4, r5, r6, pc}
        *len =  p->d->get16(p->d, *offset);
   17594:	6830      	ldr	r0, [r6, #0]
   17596:	6843      	ldr	r3, [r0, #4]
   17598:	4798      	blx	r3
   1759a:	4602      	mov	r2, r0
   1759c:	2300      	movs	r3, #0
   1759e:	e7df      	b.n	17560 <advance_internal+0x5a>
        *len =  p->d->get32(p->d, *offset);
   175a0:	6830      	ldr	r0, [r6, #0]
   175a2:	6883      	ldr	r3, [r0, #8]
   175a4:	4798      	blx	r3
   175a6:	4602      	mov	r2, r0
   175a8:	2300      	movs	r3, #0
   175aa:	e7d9      	b.n	17560 <advance_internal+0x5a>
    *len = 1;
   175ac:	2201      	movs	r2, #1
   175ae:	2300      	movs	r3, #0
        return CborErrorIllegalNumber;
   175b0:	f240 1105 	movw	r1, #261	; 0x105
   175b4:	e7d8      	b.n	17568 <advance_internal+0x62>
    *len = 1;
   175b6:	2201      	movs	r2, #1
   175b8:	2300      	movs	r3, #0
        return CborErrorUnexpectedEOF;
   175ba:	f240 1101 	movw	r1, #257	; 0x101
   175be:	e7d3      	b.n	17568 <advance_internal+0x62>
    assert(err == CborNoError);
   175c0:	f7fd f834 	bl	1462c <hal_debugger_connected>
   175c4:	b100      	cbz	r0, 175c8 <advance_internal+0xc2>
   175c6:	be01      	bkpt	0x0001
   175c8:	2300      	movs	r3, #0
   175ca:	461a      	mov	r2, r3
   175cc:	4619      	mov	r1, r3
   175ce:	4618      	mov	r0, r3
   175d0:	f7fd fa16 	bl	14a00 <__assert_func>
        assert(length == (size_t)length);
   175d4:	f7fd f82a 	bl	1462c <hal_debugger_connected>
   175d8:	b100      	cbz	r0, 175dc <advance_internal+0xd6>
   175da:	be01      	bkpt	0x0001
   175dc:	2300      	movs	r3, #0
   175de:	461a      	mov	r2, r3
   175e0:	4619      	mov	r1, r3
   175e2:	4618      	mov	r0, r3
   175e4:	f7fd fa0c 	bl	14a00 <__assert_func>
        assert((it->flags & CborIteratorFlag_UnknownLength) == 0);
   175e8:	f7fd f820 	bl	1462c <hal_debugger_connected>
   175ec:	b100      	cbz	r0, 175f0 <advance_internal+0xea>
   175ee:	be01      	bkpt	0x0001
   175f0:	2300      	movs	r3, #0
   175f2:	461a      	mov	r2, r3
   175f4:	4619      	mov	r1, r3
   175f6:	4618      	mov	r0, r3
   175f8:	f7fd fa02 	bl	14a00 <__assert_func>

000175fc <_cbor_value_decode_int64_internal>:
{
   175fc:	b510      	push	{r4, lr}
   175fe:	4604      	mov	r4, r0
    uint8_t val = value->parser->d->get8(value->parser->d, value->offset);
   17600:	6803      	ldr	r3, [r0, #0]
   17602:	6818      	ldr	r0, [r3, #0]
   17604:	6803      	ldr	r3, [r0, #0]
   17606:	6861      	ldr	r1, [r4, #4]
   17608:	4798      	blx	r3
    assert(value->flags & CborIteratorFlag_IntegerValueTooLarge ||
   1760a:	7be3      	ldrb	r3, [r4, #15]
   1760c:	f013 0f01 	tst.w	r3, #1
   17610:	d104      	bne.n	1761c <_cbor_value_decode_int64_internal+0x20>
   17612:	7ba3      	ldrb	r3, [r4, #14]
   17614:	2bfa      	cmp	r3, #250	; 0xfa
   17616:	d001      	beq.n	1761c <_cbor_value_decode_int64_internal+0x20>
   17618:	2bfb      	cmp	r3, #251	; 0xfb
   1761a:	d111      	bne.n	17640 <_cbor_value_decode_int64_internal+0x44>
    assert((val & SmallValueMask) == Value32Bit || (val & SmallValueMask) == Value64Bit);
   1761c:	f000 031e 	and.w	r3, r0, #30
   17620:	2b1a      	cmp	r3, #26
   17622:	d117      	bne.n	17654 <_cbor_value_decode_int64_internal+0x58>
    if ((val & 1) == (Value32Bit & 1))
   17624:	f010 0f01 	tst.w	r0, #1
   17628:	d01e      	beq.n	17668 <_cbor_value_decode_int64_internal+0x6c>
    assert((val & SmallValueMask) == Value64Bit);
   1762a:	f000 001f 	and.w	r0, r0, #31
   1762e:	281b      	cmp	r0, #27
   17630:	d122      	bne.n	17678 <_cbor_value_decode_int64_internal+0x7c>
        return value->parser->d->get64(value->parser->d, value->offset + 1);
   17632:	6823      	ldr	r3, [r4, #0]
   17634:	6818      	ldr	r0, [r3, #0]
   17636:	68c3      	ldr	r3, [r0, #12]
   17638:	6861      	ldr	r1, [r4, #4]
   1763a:	3101      	adds	r1, #1
   1763c:	4798      	blx	r3
}
   1763e:	bd10      	pop	{r4, pc}
    assert(value->flags & CborIteratorFlag_IntegerValueTooLarge ||
   17640:	f7fc fff4 	bl	1462c <hal_debugger_connected>
   17644:	b100      	cbz	r0, 17648 <_cbor_value_decode_int64_internal+0x4c>
   17646:	be01      	bkpt	0x0001
   17648:	2300      	movs	r3, #0
   1764a:	461a      	mov	r2, r3
   1764c:	4619      	mov	r1, r3
   1764e:	4618      	mov	r0, r3
   17650:	f7fd f9d6 	bl	14a00 <__assert_func>
    assert((val & SmallValueMask) == Value32Bit || (val & SmallValueMask) == Value64Bit);
   17654:	f7fc ffea 	bl	1462c <hal_debugger_connected>
   17658:	b100      	cbz	r0, 1765c <_cbor_value_decode_int64_internal+0x60>
   1765a:	be01      	bkpt	0x0001
   1765c:	2300      	movs	r3, #0
   1765e:	461a      	mov	r2, r3
   17660:	4619      	mov	r1, r3
   17662:	4618      	mov	r0, r3
   17664:	f7fd f9cc 	bl	14a00 <__assert_func>
        return value->parser->d->get32(value->parser->d, value->offset + 1);
   17668:	6823      	ldr	r3, [r4, #0]
   1766a:	6818      	ldr	r0, [r3, #0]
   1766c:	6883      	ldr	r3, [r0, #8]
   1766e:	6861      	ldr	r1, [r4, #4]
   17670:	3101      	adds	r1, #1
   17672:	4798      	blx	r3
   17674:	2100      	movs	r1, #0
   17676:	e7e2      	b.n	1763e <_cbor_value_decode_int64_internal+0x42>
    assert((val & SmallValueMask) == Value64Bit);
   17678:	f7fc ffd8 	bl	1462c <hal_debugger_connected>
   1767c:	b100      	cbz	r0, 17680 <_cbor_value_decode_int64_internal+0x84>
   1767e:	be01      	bkpt	0x0001
   17680:	2300      	movs	r3, #0
   17682:	461a      	mov	r2, r3
   17684:	4619      	mov	r1, r3
   17686:	4618      	mov	r0, r3
   17688:	f7fd f9ba 	bl	14a00 <__assert_func>

0001768c <cbor_parser_init>:
{
   1768c:	b510      	push	{r4, lr}
   1768e:	4604      	mov	r4, r0
   17690:	4618      	mov	r0, r3
    memset(parser, 0, sizeof(*parser));
   17692:	2300      	movs	r3, #0
   17694:	6053      	str	r3, [r2, #4]
   17696:	6093      	str	r3, [r2, #8]
    parser->d = d;
   17698:	6014      	str	r4, [r2, #0]
    parser->end = d->message_size;
   1769a:	69a4      	ldr	r4, [r4, #24]
   1769c:	6054      	str	r4, [r2, #4]
    parser->flags = flags;
   1769e:	6091      	str	r1, [r2, #8]
    it->parser = parser;
   176a0:	6002      	str	r2, [r0, #0]
    it->offset = 0;
   176a2:	6043      	str	r3, [r0, #4]
    it->remaining = 1;/* there's one type altogether, usually an array or map */
   176a4:	2301      	movs	r3, #1
   176a6:	6083      	str	r3, [r0, #8]
    return preparse_value(it);
   176a8:	f7ff fd54 	bl	17154 <preparse_value>
}
   176ac:	bd10      	pop	{r4, pc}

000176ae <cbor_value_advance_fixed>:
{
   176ae:	b510      	push	{r4, lr}
   176b0:	4604      	mov	r4, r0
    assert(it->type != CborInvalidType);
   176b2:	7b80      	ldrb	r0, [r0, #14]
   176b4:	28ff      	cmp	r0, #255	; 0xff
   176b6:	d008      	beq.n	176ca <cbor_value_advance_fixed+0x1c>
    assert(is_fixed_type(it->type));
   176b8:	f7ff fd38 	bl	1712c <is_fixed_type>
   176bc:	b178      	cbz	r0, 176de <cbor_value_advance_fixed+0x30>
    if (!it->remaining)
   176be:	68a3      	ldr	r3, [r4, #8]
   176c0:	b1bb      	cbz	r3, 176f2 <cbor_value_advance_fixed+0x44>
    return advance_internal(it);
   176c2:	4620      	mov	r0, r4
   176c4:	f7ff ff1f 	bl	17506 <advance_internal>
}
   176c8:	bd10      	pop	{r4, pc}
    assert(it->type != CborInvalidType);
   176ca:	f7fc ffaf 	bl	1462c <hal_debugger_connected>
   176ce:	b100      	cbz	r0, 176d2 <cbor_value_advance_fixed+0x24>
   176d0:	be01      	bkpt	0x0001
   176d2:	2300      	movs	r3, #0
   176d4:	461a      	mov	r2, r3
   176d6:	4619      	mov	r1, r3
   176d8:	4618      	mov	r0, r3
   176da:	f7fd f991 	bl	14a00 <__assert_func>
    assert(is_fixed_type(it->type));
   176de:	f7fc ffa5 	bl	1462c <hal_debugger_connected>
   176e2:	b100      	cbz	r0, 176e6 <cbor_value_advance_fixed+0x38>
   176e4:	be01      	bkpt	0x0001
   176e6:	2300      	movs	r3, #0
   176e8:	461a      	mov	r2, r3
   176ea:	4619      	mov	r1, r3
   176ec:	4618      	mov	r0, r3
   176ee:	f7fd f987 	bl	14a00 <__assert_func>
        return CborErrorAdvancePastEOF;
   176f2:	2003      	movs	r0, #3
   176f4:	e7e8      	b.n	176c8 <cbor_value_advance_fixed+0x1a>

000176f6 <cbor_value_enter_container>:
{
   176f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   176f8:	4605      	mov	r5, r0
   176fa:	460c      	mov	r4, r1
{ return it->type == CborArrayType || it->type == CborMapType; }
   176fc:	7b83      	ldrb	r3, [r0, #14]
   176fe:	2b80      	cmp	r3, #128	; 0x80
   17700:	d021      	beq.n	17746 <cbor_value_enter_container+0x50>
   17702:	2ba0      	cmp	r3, #160	; 0xa0
   17704:	d01d      	beq.n	17742 <cbor_value_enter_container+0x4c>
   17706:	2300      	movs	r3, #0
    assert(cbor_value_is_container(it));
   17708:	b1fb      	cbz	r3, 1774a <cbor_value_enter_container+0x54>
    *recursed = *it;
   1770a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   1770e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    if (it->flags & CborIteratorFlag_UnknownLength) {
   17712:	7beb      	ldrb	r3, [r5, #15]
   17714:	f013 0f04 	tst.w	r3, #4
   17718:	d021      	beq.n	1775e <cbor_value_enter_container+0x68>
        recursed->remaining = UINT32_MAX;
   1771a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1771e:	60a3      	str	r3, [r4, #8]
        ++recursed->offset;
   17720:	460b      	mov	r3, r1
   17722:	3301      	adds	r3, #1
   17724:	6063      	str	r3, [r4, #4]
        err = preparse_value(recursed);
   17726:	4620      	mov	r0, r4
   17728:	f7ff fd14 	bl	17154 <preparse_value>
        if (err != CborErrorUnexpectedBreak)
   1772c:	f5b0 7f81 	cmp.w	r0, #258	; 0x102
   17730:	d106      	bne.n	17740 <cbor_value_enter_container+0x4a>
        ++recursed->offset;
   17732:	6863      	ldr	r3, [r4, #4]
   17734:	3301      	adds	r3, #1
   17736:	6063      	str	r3, [r4, #4]
    recursed->type = CborInvalidType;
   17738:	23ff      	movs	r3, #255	; 0xff
   1773a:	73a3      	strb	r3, [r4, #14]
    recursed->remaining = 0;
   1773c:	2000      	movs	r0, #0
   1773e:	60a0      	str	r0, [r4, #8]
}
   17740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   17742:	2301      	movs	r3, #1
   17744:	e7e0      	b.n	17708 <cbor_value_enter_container+0x12>
   17746:	2301      	movs	r3, #1
   17748:	e7de      	b.n	17708 <cbor_value_enter_container+0x12>
    assert(cbor_value_is_container(it));
   1774a:	f7fc ff6f 	bl	1462c <hal_debugger_connected>
   1774e:	b100      	cbz	r0, 17752 <cbor_value_enter_container+0x5c>
   17750:	be01      	bkpt	0x0001
   17752:	2300      	movs	r3, #0
   17754:	461a      	mov	r2, r3
   17756:	4619      	mov	r1, r3
   17758:	4618      	mov	r0, r3
   1775a:	f7fd f951 	bl	14a00 <__assert_func>
        err = extract_number(recursed->parser, &recursed->offset, &len);
   1775e:	6827      	ldr	r7, [r4, #0]
    uint8_t additional_information = p->d->get8(p->d, *offset) & SmallValueMask;
   17760:	6838      	ldr	r0, [r7, #0]
   17762:	6803      	ldr	r3, [r0, #0]
   17764:	6861      	ldr	r1, [r4, #4]
   17766:	4798      	blx	r3
   17768:	f000 001f 	and.w	r0, r0, #31
    ++*offset;
   1776c:	6863      	ldr	r3, [r4, #4]
   1776e:	3301      	adds	r3, #1
   17770:	6063      	str	r3, [r4, #4]
    if (additional_information < Value8Bit) {
   17772:	2817      	cmp	r0, #23
   17774:	d915      	bls.n	177a2 <cbor_value_enter_container+0xac>
    if (unlikely(additional_information > Value64Bit))
   17776:	281b      	cmp	r0, #27
   17778:	d841      	bhi.n	177fe <cbor_value_enter_container+0x108>
    size_t bytesNeeded = (size_t)(1 << (additional_information - Value8Bit));
   1777a:	3818      	subs	r0, #24
   1777c:	2601      	movs	r6, #1
   1777e:	4086      	lsls	r6, r0
    if (unlikely(bytesNeeded > (size_t)(p->end - *offset))) {
   17780:	687b      	ldr	r3, [r7, #4]
   17782:	6861      	ldr	r1, [r4, #4]
   17784:	1a5b      	subs	r3, r3, r1
   17786:	429e      	cmp	r6, r3
   17788:	d83e      	bhi.n	17808 <cbor_value_enter_container+0x112>
    } else if (bytesNeeded == 1) {
   1778a:	2e01      	cmp	r6, #1
   1778c:	d00d      	beq.n	177aa <cbor_value_enter_container+0xb4>
    } else if (bytesNeeded == 2) {
   1778e:	2e02      	cmp	r6, #2
   17790:	d029      	beq.n	177e6 <cbor_value_enter_container+0xf0>
    } else if (bytesNeeded == 4) {
   17792:	2e04      	cmp	r6, #4
   17794:	d02d      	beq.n	177f2 <cbor_value_enter_container+0xfc>
        *len =  p->d->get64(p->d, *offset);
   17796:	6838      	ldr	r0, [r7, #0]
   17798:	68c3      	ldr	r3, [r0, #12]
   1779a:	4798      	blx	r3
   1779c:	4602      	mov	r2, r0
   1779e:	460b      	mov	r3, r1
   177a0:	e008      	b.n	177b4 <cbor_value_enter_container+0xbe>
        *len = additional_information;
   177a2:	b2c2      	uxtb	r2, r0
   177a4:	2300      	movs	r3, #0
        return CborNoError;
   177a6:	2100      	movs	r1, #0
   177a8:	e008      	b.n	177bc <cbor_value_enter_container+0xc6>
        *len = p->d->get8(p->d, *offset);
   177aa:	6838      	ldr	r0, [r7, #0]
   177ac:	6803      	ldr	r3, [r0, #0]
   177ae:	4798      	blx	r3
   177b0:	4602      	mov	r2, r0
   177b2:	2300      	movs	r3, #0
    *offset += bytesNeeded;
   177b4:	6860      	ldr	r0, [r4, #4]
   177b6:	4430      	add	r0, r6
   177b8:	6060      	str	r0, [r4, #4]
    return CborNoError;
   177ba:	2100      	movs	r1, #0
        assert(err == CborNoError);
   177bc:	bb49      	cbnz	r1, 17812 <cbor_value_enter_container+0x11c>
        recursed->remaining = (uint32_t)len;
   177be:	60a2      	str	r2, [r4, #8]
        if (recursed->remaining != len || len == UINT32_MAX) {
   177c0:	2100      	movs	r1, #0
   177c2:	4299      	cmp	r1, r3
   177c4:	bf08      	it	eq
   177c6:	4292      	cmpeq	r2, r2
   177c8:	d12d      	bne.n	17826 <cbor_value_enter_container+0x130>
   177ca:	2b00      	cmp	r3, #0
   177cc:	bf08      	it	eq
   177ce:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
   177d2:	d028      	beq.n	17826 <cbor_value_enter_container+0x130>
        if (recursed->type == CborMapType) {
   177d4:	7ba1      	ldrb	r1, [r4, #14]
   177d6:	29a0      	cmp	r1, #160	; 0xa0
   177d8:	d02a      	beq.n	17830 <cbor_value_enter_container+0x13a>
        if (len != 0)
   177da:	4313      	orrs	r3, r2
   177dc:	d0ac      	beq.n	17738 <cbor_value_enter_container+0x42>
            return preparse_value(recursed);
   177de:	4620      	mov	r0, r4
   177e0:	f7ff fcb8 	bl	17154 <preparse_value>
   177e4:	e7ac      	b.n	17740 <cbor_value_enter_container+0x4a>
        *len =  p->d->get16(p->d, *offset);
   177e6:	6838      	ldr	r0, [r7, #0]
   177e8:	6843      	ldr	r3, [r0, #4]
   177ea:	4798      	blx	r3
   177ec:	4602      	mov	r2, r0
   177ee:	2300      	movs	r3, #0
   177f0:	e7e0      	b.n	177b4 <cbor_value_enter_container+0xbe>
        *len =  p->d->get32(p->d, *offset);
   177f2:	6838      	ldr	r0, [r7, #0]
   177f4:	6883      	ldr	r3, [r0, #8]
   177f6:	4798      	blx	r3
   177f8:	4602      	mov	r2, r0
   177fa:	2300      	movs	r3, #0
   177fc:	e7da      	b.n	177b4 <cbor_value_enter_container+0xbe>
    *len = 1;
   177fe:	2201      	movs	r2, #1
   17800:	2300      	movs	r3, #0
        return CborErrorIllegalNumber;
   17802:	f240 1105 	movw	r1, #261	; 0x105
   17806:	e7d9      	b.n	177bc <cbor_value_enter_container+0xc6>
    *len = 1;
   17808:	2201      	movs	r2, #1
   1780a:	2300      	movs	r3, #0
        return CborErrorUnexpectedEOF;
   1780c:	f240 1101 	movw	r1, #257	; 0x101
   17810:	e7d4      	b.n	177bc <cbor_value_enter_container+0xc6>
        assert(err == CborNoError);
   17812:	f7fc ff0b 	bl	1462c <hal_debugger_connected>
   17816:	b100      	cbz	r0, 1781a <cbor_value_enter_container+0x124>
   17818:	be01      	bkpt	0x0001
   1781a:	2300      	movs	r3, #0
   1781c:	461a      	mov	r2, r3
   1781e:	4619      	mov	r1, r3
   17820:	4618      	mov	r0, r3
   17822:	f7fd f8ed 	bl	14a00 <__assert_func>
            recursed->offset = it->offset;
   17826:	686b      	ldr	r3, [r5, #4]
   17828:	6063      	str	r3, [r4, #4]
            return CborErrorDataTooLarge;
   1782a:	f44f 6080 	mov.w	r0, #1024	; 0x400
   1782e:	e787      	b.n	17740 <cbor_value_enter_container+0x4a>
            if (recursed->remaining > UINT32_MAX / 2) {
   17830:	2a00      	cmp	r2, #0
   17832:	db02      	blt.n	1783a <cbor_value_enter_container+0x144>
            recursed->remaining *= 2;
   17834:	0056      	lsls	r6, r2, #1
   17836:	60a6      	str	r6, [r4, #8]
   17838:	e7cf      	b.n	177da <cbor_value_enter_container+0xe4>
                recursed->offset = it->offset;
   1783a:	686b      	ldr	r3, [r5, #4]
   1783c:	6063      	str	r3, [r4, #4]
                return CborErrorDataTooLarge;
   1783e:	f44f 6080 	mov.w	r0, #1024	; 0x400
   17842:	e77d      	b.n	17740 <cbor_value_enter_container+0x4a>

00017844 <cbor_value_leave_container>:
{
   17844:	b508      	push	{r3, lr}
   17846:	7b83      	ldrb	r3, [r0, #14]
   17848:	2b80      	cmp	r3, #128	; 0x80
   1784a:	d00d      	beq.n	17868 <cbor_value_leave_container+0x24>
   1784c:	2ba0      	cmp	r3, #160	; 0xa0
   1784e:	d009      	beq.n	17864 <cbor_value_leave_container+0x20>
   17850:	2300      	movs	r3, #0
    assert(cbor_value_is_container(it));
   17852:	b15b      	cbz	r3, 1786c <cbor_value_leave_container+0x28>
    assert(recursed->type == CborInvalidType);
   17854:	7b8b      	ldrb	r3, [r1, #14]
   17856:	2bff      	cmp	r3, #255	; 0xff
   17858:	d112      	bne.n	17880 <cbor_value_leave_container+0x3c>
    it->offset = recursed->offset;
   1785a:	684b      	ldr	r3, [r1, #4]
   1785c:	6043      	str	r3, [r0, #4]
    return preparse_next_value(it);
   1785e:	f7ff fd17 	bl	17290 <preparse_next_value>
}
   17862:	bd08      	pop	{r3, pc}
   17864:	2301      	movs	r3, #1
   17866:	e7f4      	b.n	17852 <cbor_value_leave_container+0xe>
   17868:	2301      	movs	r3, #1
   1786a:	e7f2      	b.n	17852 <cbor_value_leave_container+0xe>
    assert(cbor_value_is_container(it));
   1786c:	f7fc fede 	bl	1462c <hal_debugger_connected>
   17870:	b100      	cbz	r0, 17874 <cbor_value_leave_container+0x30>
   17872:	be01      	bkpt	0x0001
   17874:	2300      	movs	r3, #0
   17876:	461a      	mov	r2, r3
   17878:	4619      	mov	r1, r3
   1787a:	4618      	mov	r0, r3
   1787c:	f7fd f8c0 	bl	14a00 <__assert_func>
    assert(recursed->type == CborInvalidType);
   17880:	f7fc fed4 	bl	1462c <hal_debugger_connected>
   17884:	b100      	cbz	r0, 17888 <cbor_value_leave_container+0x44>
   17886:	be01      	bkpt	0x0001
   17888:	2300      	movs	r3, #0
   1788a:	461a      	mov	r2, r3
   1788c:	4619      	mov	r1, r3
   1788e:	4618      	mov	r0, r3
   17890:	f7fd f8b6 	bl	14a00 <__assert_func>

00017894 <_cbor_value_copy_string>:
 * \sa cbor_value_dup_text_string(), cbor_value_copy_text_string(), cbor_value_get_string_length(), cbor_value_calculate_string_length()
 */

CborError _cbor_value_copy_string(const CborValue *value, void *buffer,
                                 size_t *buflen, CborValue *next)
{
   17894:	b510      	push	{r4, lr}
   17896:	b084      	sub	sp, #16
    bool copied_all;
    CborError err = iterate_string_chunks(value, (char*)buffer, buflen, &copied_all, next,
   17898:	460c      	mov	r4, r1
   1789a:	b179      	cbz	r1, 178bc <_cbor_value_copy_string+0x28>
                                          buffer ? (IterateFunction) value->parser->d->cpy : iterate_noop);
   1789c:	6801      	ldr	r1, [r0, #0]
   1789e:	6809      	ldr	r1, [r1, #0]
    CborError err = iterate_string_chunks(value, (char*)buffer, buflen, &copied_all, next,
   178a0:	6949      	ldr	r1, [r1, #20]
   178a2:	9101      	str	r1, [sp, #4]
   178a4:	9300      	str	r3, [sp, #0]
   178a6:	f10d 030f 	add.w	r3, sp, #15
   178aa:	4621      	mov	r1, r4
   178ac:	f7ff fd72 	bl	17394 <iterate_string_chunks>
    return err ? err :
   178b0:	b910      	cbnz	r0, 178b8 <_cbor_value_copy_string+0x24>
                 copied_all ? CborNoError : CborErrorOutOfMemory;
   178b2:	f89d 300f 	ldrb.w	r3, [sp, #15]
    return err ? err :
   178b6:	b11b      	cbz	r3, 178c0 <_cbor_value_copy_string+0x2c>
}
   178b8:	b004      	add	sp, #16
   178ba:	bd10      	pop	{r4, pc}
    CborError err = iterate_string_chunks(value, (char*)buffer, buflen, &copied_all, next,
   178bc:	4902      	ldr	r1, [pc, #8]	; (178c8 <_cbor_value_copy_string+0x34>)
   178be:	e7f0      	b.n	178a2 <_cbor_value_copy_string+0xe>
    return err ? err :
   178c0:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
   178c4:	e7f8      	b.n	178b8 <_cbor_value_copy_string+0x24>
   178c6:	bf00      	nop
   178c8:	00017151 	.word	0x00017151

000178cc <hexDump>:
 *      by a colon (":"), enclosed in curly braces ("{" and "}").
 *      If the map length is indeterminate, an underscore ("_") appears immediately after the opening brace.
 */

static int hexDump(FILE *out, const uint8_t *buffer, size_t n)
{
   178cc:	b570      	push	{r4, r5, r6, lr}
   178ce:	4606      	mov	r6, r0
   178d0:	460c      	mov	r4, r1
   178d2:	4615      	mov	r5, r2
    while (n--) {
   178d4:	462b      	mov	r3, r5
   178d6:	3d01      	subs	r5, #1
   178d8:	b143      	cbz	r3, 178ec <hexDump+0x20>
        int r = fprintf(out, "%02" PRIx8, *buffer++);
   178da:	f814 2b01 	ldrb.w	r2, [r4], #1
   178de:	4904      	ldr	r1, [pc, #16]	; (178f0 <hexDump+0x24>)
   178e0:	4630      	mov	r0, r6
   178e2:	f003 fee5 	bl	1b6b0 <fprintf>
        if (r < 0)
   178e6:	2800      	cmp	r0, #0
   178e8:	daf4      	bge.n	178d4 <hexDump+0x8>
   178ea:	e000      	b.n	178ee <hexDump+0x22>
            return r;
    }
    return 0;   /* should be n * 2, but we don't have the original n anymore */
   178ec:	2000      	movs	r0, #0
}
   178ee:	bd70      	pop	{r4, r5, r6, pc}
   178f0:	0001baec 	.word	0x0001baec

000178f4 <utf8EscapedDump>:

/* This function decodes buffer as UTF-8 and prints as escaped UTF-16.
 * On UTF-8 decoding error, it returns CborErrorInvalidUtf8TextString */
static int utf8EscapedDump(FILE *out, const char *buffer, size_t n)
{
   178f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   178f6:	4606      	mov	r6, r0
    uint32_t uc;
    while (n--) {
   178f8:	e07e      	b.n	179f8 <utf8EscapedDump+0x104>
        uc = (uint8_t)*buffer++;
        if (uc < 0x80) {
            /* single-byte UTF-8 */
            if (uc < 0x7f && uc >= 0x20 && uc != '\\' && uc != '"') {
                if (fprintf(out, "%c", (char)uc) < 0)
   178fa:	4985      	ldr	r1, [pc, #532]	; (17b10 <utf8EscapedDump+0x21c>)
   178fc:	4630      	mov	r0, r6
   178fe:	f003 fed7 	bl	1b6b0 <fprintf>
   17902:	2800      	cmp	r0, #0
   17904:	f2c0 80e0 	blt.w	17ac8 <utf8EscapedDump+0x1d4>
        uc = (uint8_t)*buffer++;
   17908:	4629      	mov	r1, r5
   1790a:	e074      	b.n	179f6 <utf8EscapedDump+0x102>
                continue;
            }

            /* print as an escape sequence */
            char escaped = (char)uc;
            switch (uc) {
   1790c:	2a5c      	cmp	r2, #92	; 0x5c
   1790e:	d169      	bne.n	179e4 <utf8EscapedDump+0xf0>
                escaped = 't';
                break;
            default:
                goto print_utf16;
            }
            if (fprintf(out, "\\%c", escaped) < 0)
   17910:	4980      	ldr	r1, [pc, #512]	; (17b14 <utf8EscapedDump+0x220>)
   17912:	4630      	mov	r0, r6
   17914:	f003 fecc 	bl	1b6b0 <fprintf>
   17918:	2800      	cmp	r0, #0
   1791a:	f2c0 80d7 	blt.w	17acc <utf8EscapedDump+0x1d8>
        uc = (uint8_t)*buffer++;
   1791e:	4629      	mov	r1, r5
   17920:	e069      	b.n	179f6 <utf8EscapedDump+0x102>
                escaped = 'f';
   17922:	2266      	movs	r2, #102	; 0x66
                break;
   17924:	e7f4      	b.n	17910 <utf8EscapedDump+0x1c>
                escaped = 'n';
   17926:	226e      	movs	r2, #110	; 0x6e
                break;
   17928:	e7f2      	b.n	17910 <utf8EscapedDump+0x1c>
                escaped = 'r';
   1792a:	2272      	movs	r2, #114	; 0x72
                break;
   1792c:	e7f0      	b.n	17910 <utf8EscapedDump+0x1c>
                escaped = 't';
   1792e:	2274      	movs	r2, #116	; 0x74
                break;
   17930:	e7ee      	b.n	17910 <utf8EscapedDump+0x1c>
                escaped = 'b';
   17932:	2262      	movs	r2, #98	; 0x62
   17934:	e7ec      	b.n	17910 <utf8EscapedDump+0x1c>
        }

        /* multi-byte UTF-8, decode it */
        unsigned charsNeeded;
        uint32_t min_uc;
        if (unlikely(uc <= 0xC1))
   17936:	2ac1      	cmp	r2, #193	; 0xc1
   17938:	f240 80ca 	bls.w	17ad0 <utf8EscapedDump+0x1dc>
            return CborErrorInvalidUtf8TextString;
        if (uc < 0xE0) {
   1793c:	2adf      	cmp	r2, #223	; 0xdf
   1793e:	d830      	bhi.n	179a2 <utf8EscapedDump+0xae>
            /* two-byte UTF-8 */
            charsNeeded = 2;
            min_uc = 0x80;
            uc &= 0x1f;
   17940:	f002 021f 	and.w	r2, r2, #31
            min_uc = 0x80;
   17944:	f04f 0c80 	mov.w	ip, #128	; 0x80
            charsNeeded = 2;
   17948:	2302      	movs	r3, #2
            uc &= 0x07;
        } else {
            return CborErrorInvalidUtf8TextString;
        }

        if (n < charsNeeded - 1)
   1794a:	1e58      	subs	r0, r3, #1
   1794c:	42b8      	cmp	r0, r7
   1794e:	f200 80c5 	bhi.w	17adc <utf8EscapedDump+0x1e8>
            return CborErrorInvalidUtf8TextString;

        /* first continuation character */
        uint8_t b = (uint8_t)*buffer++;
   17952:	3102      	adds	r1, #2
   17954:	782c      	ldrb	r4, [r5, #0]
        if ((b & 0xc0) != 0x80)
   17956:	f004 00c0 	and.w	r0, r4, #192	; 0xc0
   1795a:	2880      	cmp	r0, #128	; 0x80
   1795c:	f040 80c1 	bne.w	17ae2 <utf8EscapedDump+0x1ee>
            return CborErrorInvalidUtf8TextString;
        uc <<= 6;
        uc |= b & 0x3f;
   17960:	f004 043f 	and.w	r4, r4, #63	; 0x3f
   17964:	ea44 1482 	orr.w	r4, r4, r2, lsl #6

        if (charsNeeded > 2) {
   17968:	2b02      	cmp	r3, #2
   1796a:	d92b      	bls.n	179c4 <utf8EscapedDump+0xd0>
            /* second continuation character */
            b = (uint8_t)*buffer++;
   1796c:	1ca8      	adds	r0, r5, #2
   1796e:	786a      	ldrb	r2, [r5, #1]
            if ((b & 0xc0) != 0x80)
   17970:	f002 01c0 	and.w	r1, r2, #192	; 0xc0
   17974:	2980      	cmp	r1, #128	; 0x80
   17976:	f040 80b7 	bne.w	17ae8 <utf8EscapedDump+0x1f4>
                return CborErrorInvalidUtf8TextString;
            uc <<= 6;
            uc |= b & 0x3f;
   1797a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
   1797e:	ea42 1484 	orr.w	r4, r2, r4, lsl #6

            if (charsNeeded > 3) {
   17982:	2b03      	cmp	r3, #3
   17984:	f240 808c 	bls.w	17aa0 <utf8EscapedDump+0x1ac>
                /* third continuation character */
                b = (uint8_t)*buffer++;
   17988:	1ce8      	adds	r0, r5, #3
   1798a:	78aa      	ldrb	r2, [r5, #2]
                if ((b & 0xc0) != 0x80)
   1798c:	f002 01c0 	and.w	r1, r2, #192	; 0xc0
   17990:	2980      	cmp	r1, #128	; 0x80
   17992:	f040 80ac 	bne.w	17aee <utf8EscapedDump+0x1fa>
                    return CborErrorInvalidUtf8TextString;
                uc <<= 6;
                uc |= b & 0x3f;
   17996:	f002 023f 	and.w	r2, r2, #63	; 0x3f
   1799a:	ea42 1484 	orr.w	r4, r2, r4, lsl #6
                b = (uint8_t)*buffer++;
   1799e:	4605      	mov	r5, r0
   179a0:	e011      	b.n	179c6 <utf8EscapedDump+0xd2>
        } else if (uc < 0xF0) {
   179a2:	2aef      	cmp	r2, #239	; 0xef
   179a4:	d805      	bhi.n	179b2 <utf8EscapedDump+0xbe>
            uc &= 0x0f;
   179a6:	f002 020f 	and.w	r2, r2, #15
            min_uc = 0x800;
   179aa:	f44f 6c00 	mov.w	ip, #2048	; 0x800
            charsNeeded = 3;
   179ae:	2303      	movs	r3, #3
   179b0:	e7cb      	b.n	1794a <utf8EscapedDump+0x56>
        } else if (uc < 0xF5) {
   179b2:	2af4      	cmp	r2, #244	; 0xf4
   179b4:	f200 808f 	bhi.w	17ad6 <utf8EscapedDump+0x1e2>
            uc &= 0x07;
   179b8:	f002 0207 	and.w	r2, r2, #7
            min_uc = 0x10000;
   179bc:	f44f 3c80 	mov.w	ip, #65536	; 0x10000
            charsNeeded = 4;
   179c0:	2304      	movs	r3, #4
   179c2:	e7c2      	b.n	1794a <utf8EscapedDump+0x56>
        uint8_t b = (uint8_t)*buffer++;
   179c4:	460d      	mov	r5, r1
            }
        }

        /* overlong sequence? surrogate pair? out or range? */
        if (uc < min_uc || uc - 0xd800U < 2048U || uc > 0x10ffff)
   179c6:	4564      	cmp	r4, ip
   179c8:	f0c0 8094 	bcc.w	17af4 <utf8EscapedDump+0x200>
   179cc:	f5a4 4258 	sub.w	r2, r4, #55296	; 0xd800
   179d0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
   179d4:	f0c0 8091 	bcc.w	17afa <utf8EscapedDump+0x206>
   179d8:	f5b4 1f88 	cmp.w	r4, #1114112	; 0x110000
   179dc:	f080 8090 	bcs.w	17b00 <utf8EscapedDump+0x20c>
            return CborErrorInvalidUtf8TextString;

        /* now print the sequence */
        if (charsNeeded > 3) {
   179e0:	2b03      	cmp	r3, #3
   179e2:	d85f      	bhi.n	17aa4 <utf8EscapedDump+0x1b0>
                        (uc % 0x0400) + 0xdc00) < 0)
                return CborErrorIO;
        } else {
print_utf16:
            /* no surrogate pair needed */
            if (fprintf(out, "\\u%04" PRIX32, uc) < 0)
   179e4:	4622      	mov	r2, r4
   179e6:	494c      	ldr	r1, [pc, #304]	; (17b18 <utf8EscapedDump+0x224>)
   179e8:	4630      	mov	r0, r6
   179ea:	f003 fe61 	bl	1b6b0 <fprintf>
   179ee:	2800      	cmp	r0, #0
   179f0:	f2c0 808b 	blt.w	17b0a <utf8EscapedDump+0x216>
   179f4:	4629      	mov	r1, r5
   179f6:	463a      	mov	r2, r7
    while (n--) {
   179f8:	1e57      	subs	r7, r2, #1
   179fa:	2a00      	cmp	r2, #0
   179fc:	d062      	beq.n	17ac4 <utf8EscapedDump+0x1d0>
        uc = (uint8_t)*buffer++;
   179fe:	460d      	mov	r5, r1
   17a00:	f815 2b01 	ldrb.w	r2, [r5], #1
   17a04:	4614      	mov	r4, r2
        if (uc < 0x80) {
   17a06:	2a7f      	cmp	r2, #127	; 0x7f
   17a08:	d895      	bhi.n	17936 <utf8EscapedDump+0x42>
            if (uc < 0x7f && uc >= 0x20 && uc != '\\' && uc != '"') {
   17a0a:	f1a2 0320 	sub.w	r3, r2, #32
   17a0e:	2b5e      	cmp	r3, #94	; 0x5e
   17a10:	d804      	bhi.n	17a1c <utf8EscapedDump+0x128>
   17a12:	2a5c      	cmp	r2, #92	; 0x5c
   17a14:	d002      	beq.n	17a1c <utf8EscapedDump+0x128>
   17a16:	2a22      	cmp	r2, #34	; 0x22
   17a18:	f47f af6f 	bne.w	178fa <utf8EscapedDump+0x6>
            switch (uc) {
   17a1c:	2a22      	cmp	r2, #34	; 0x22
   17a1e:	f63f af75 	bhi.w	1790c <utf8EscapedDump+0x18>
   17a22:	2a08      	cmp	r2, #8
   17a24:	d3de      	bcc.n	179e4 <utf8EscapedDump+0xf0>
   17a26:	f1a2 0308 	sub.w	r3, r2, #8
   17a2a:	2b1a      	cmp	r3, #26
   17a2c:	d8da      	bhi.n	179e4 <utf8EscapedDump+0xf0>
   17a2e:	a101      	add	r1, pc, #4	; (adr r1, 17a34 <utf8EscapedDump+0x140>)
   17a30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
   17a34:	00017933 	.word	0x00017933
   17a38:	0001792f 	.word	0x0001792f
   17a3c:	00017927 	.word	0x00017927
   17a40:	000179e5 	.word	0x000179e5
   17a44:	00017923 	.word	0x00017923
   17a48:	0001792b 	.word	0x0001792b
   17a4c:	000179e5 	.word	0x000179e5
   17a50:	000179e5 	.word	0x000179e5
   17a54:	000179e5 	.word	0x000179e5
   17a58:	000179e5 	.word	0x000179e5
   17a5c:	000179e5 	.word	0x000179e5
   17a60:	000179e5 	.word	0x000179e5
   17a64:	000179e5 	.word	0x000179e5
   17a68:	000179e5 	.word	0x000179e5
   17a6c:	000179e5 	.word	0x000179e5
   17a70:	000179e5 	.word	0x000179e5
   17a74:	000179e5 	.word	0x000179e5
   17a78:	000179e5 	.word	0x000179e5
   17a7c:	000179e5 	.word	0x000179e5
   17a80:	000179e5 	.word	0x000179e5
   17a84:	000179e5 	.word	0x000179e5
   17a88:	000179e5 	.word	0x000179e5
   17a8c:	000179e5 	.word	0x000179e5
   17a90:	000179e5 	.word	0x000179e5
   17a94:	000179e5 	.word	0x000179e5
   17a98:	000179e5 	.word	0x000179e5
   17a9c:	00017911 	.word	0x00017911
            b = (uint8_t)*buffer++;
   17aa0:	4605      	mov	r5, r0
   17aa2:	e790      	b.n	179c6 <utf8EscapedDump+0xd2>
                        (uc % 0x0400) + 0xdc00) < 0)
   17aa4:	f3c4 0309 	ubfx	r3, r4, #0, #10
            if (fprintf(out, "\\u%04" PRIX32 "\\u%04" PRIX32,
   17aa8:	f503 435c 	add.w	r3, r3, #56320	; 0xdc00
   17aac:	f24d 72c0 	movw	r2, #55232	; 0xd7c0
   17ab0:	eb02 2294 	add.w	r2, r2, r4, lsr #10
   17ab4:	4919      	ldr	r1, [pc, #100]	; (17b1c <utf8EscapedDump+0x228>)
   17ab6:	4630      	mov	r0, r6
   17ab8:	f003 fdfa 	bl	1b6b0 <fprintf>
   17abc:	2800      	cmp	r0, #0
   17abe:	db22      	blt.n	17b06 <utf8EscapedDump+0x212>
   17ac0:	4629      	mov	r1, r5
   17ac2:	e798      	b.n	179f6 <utf8EscapedDump+0x102>
                return CborErrorIO;
        }
    }
    return CborNoError;
   17ac4:	2000      	movs	r0, #0
   17ac6:	e002      	b.n	17ace <utf8EscapedDump+0x1da>
                    return CborErrorIO;
   17ac8:	2004      	movs	r0, #4
   17aca:	e000      	b.n	17ace <utf8EscapedDump+0x1da>
                return CborErrorIO;
   17acc:	2004      	movs	r0, #4
}
   17ace:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            return CborErrorInvalidUtf8TextString;
   17ad0:	f44f 7001 	mov.w	r0, #516	; 0x204
   17ad4:	e7fb      	b.n	17ace <utf8EscapedDump+0x1da>
            return CborErrorInvalidUtf8TextString;
   17ad6:	f44f 7001 	mov.w	r0, #516	; 0x204
   17ada:	e7f8      	b.n	17ace <utf8EscapedDump+0x1da>
            return CborErrorInvalidUtf8TextString;
   17adc:	f44f 7001 	mov.w	r0, #516	; 0x204
   17ae0:	e7f5      	b.n	17ace <utf8EscapedDump+0x1da>
            return CborErrorInvalidUtf8TextString;
   17ae2:	f44f 7001 	mov.w	r0, #516	; 0x204
   17ae6:	e7f2      	b.n	17ace <utf8EscapedDump+0x1da>
                return CborErrorInvalidUtf8TextString;
   17ae8:	f44f 7001 	mov.w	r0, #516	; 0x204
   17aec:	e7ef      	b.n	17ace <utf8EscapedDump+0x1da>
                    return CborErrorInvalidUtf8TextString;
   17aee:	f44f 7001 	mov.w	r0, #516	; 0x204
   17af2:	e7ec      	b.n	17ace <utf8EscapedDump+0x1da>
            return CborErrorInvalidUtf8TextString;
   17af4:	f44f 7001 	mov.w	r0, #516	; 0x204
   17af8:	e7e9      	b.n	17ace <utf8EscapedDump+0x1da>
   17afa:	f44f 7001 	mov.w	r0, #516	; 0x204
   17afe:	e7e6      	b.n	17ace <utf8EscapedDump+0x1da>
   17b00:	f44f 7001 	mov.w	r0, #516	; 0x204
   17b04:	e7e3      	b.n	17ace <utf8EscapedDump+0x1da>
                return CborErrorIO;
   17b06:	2004      	movs	r0, #4
   17b08:	e7e1      	b.n	17ace <utf8EscapedDump+0x1da>
                return CborErrorIO;
   17b0a:	2004      	movs	r0, #4
   17b0c:	e7df      	b.n	17ace <utf8EscapedDump+0x1da>
   17b0e:	bf00      	nop
   17b10:	0001baf4 	.word	0x0001baf4
   17b14:	0001baf8 	.word	0x0001baf8
   17b18:	0001bb0c 	.word	0x0001bb0c
   17b1c:	0001bafc 	.word	0x0001bafc

00017b20 <value_to_pretty>:
    }
    return CborNoError;
}

static CborError value_to_pretty(FILE *out, CborValue *it)
{
   17b20:	b5f0      	push	{r4, r5, r6, r7, lr}
   17b22:	b087      	sub	sp, #28
   17b24:	4607      	mov	r7, r0
   17b26:	460d      	mov	r5, r1
{ return (CborType)value->type; }
   17b28:	7b8c      	ldrb	r4, [r1, #14]
    CborError err;
    CborType type = cbor_value_get_type(it);
    switch (type) {
   17b2a:	2cc0      	cmp	r4, #192	; 0xc0
   17b2c:	f000 8138 	beq.w	17da0 <value_to_pretty+0x280>
   17b30:	d849      	bhi.n	17bc6 <value_to_pretty+0xa6>
   17b32:	2c60      	cmp	r4, #96	; 0x60
   17b34:	f000 80f5 	beq.w	17d22 <value_to_pretty+0x202>
   17b38:	d920      	bls.n	17b7c <value_to_pretty+0x5c>
   17b3a:	2c80      	cmp	r4, #128	; 0x80
   17b3c:	d002      	beq.n	17b44 <value_to_pretty+0x24>
   17b3e:	2ca0      	cmp	r4, #160	; 0xa0
   17b40:	f040 81c2 	bne.w	17ec8 <value_to_pretty+0x3a8>
    case CborArrayType:
    case CborMapType: {
        /* recursive type */
        CborValue recursed;

        if (fprintf(out, type == CborArrayType ? "[" : "{") < 0)
   17b44:	2c80      	cmp	r4, #128	; 0x80
   17b46:	d062      	beq.n	17c0e <value_to_pretty+0xee>
   17b48:	49ac      	ldr	r1, [pc, #688]	; (17dfc <value_to_pretty+0x2dc>)
   17b4a:	4638      	mov	r0, r7
   17b4c:	f003 fdb0 	bl	1b6b0 <fprintf>
   17b50:	2800      	cmp	r0, #0
   17b52:	db7d      	blt.n	17c50 <value_to_pretty+0x130>
{ return (value->flags & CborIteratorFlag_UnknownLength) == 0; }
   17b54:	7beb      	ldrb	r3, [r5, #15]
            return CborErrorIO;
        if (!cbor_value_is_length_known(it)) {
   17b56:	f013 0f04 	tst.w	r3, #4
   17b5a:	d005      	beq.n	17b68 <value_to_pretty+0x48>
            if (fprintf(out, "_ ") < 0)
   17b5c:	49a8      	ldr	r1, [pc, #672]	; (17e00 <value_to_pretty+0x2e0>)
   17b5e:	4638      	mov	r0, r7
   17b60:	f003 fda6 	bl	1b6b0 <fprintf>
   17b64:	2800      	cmp	r0, #0
   17b66:	db75      	blt.n	17c54 <value_to_pretty+0x134>
                return CborErrorIO;
        }

        err = cbor_value_enter_container(it, &recursed);
   17b68:	a902      	add	r1, sp, #8
   17b6a:	4628      	mov	r0, r5
   17b6c:	f7ff fdc3 	bl	176f6 <cbor_value_enter_container>
        if (err) {
   17b70:	4606      	mov	r6, r0
   17b72:	2800      	cmp	r0, #0
   17b74:	d04d      	beq.n	17c12 <value_to_pretty+0xf2>
            it->offset = recursed.offset;
   17b76:	9b03      	ldr	r3, [sp, #12]
   17b78:	606b      	str	r3, [r5, #4]
            return err;       /* parse error */
   17b7a:	e181      	b.n	17e80 <value_to_pretty+0x360>
    switch (type) {
   17b7c:	2c00      	cmp	r4, #0
   17b7e:	d06b      	beq.n	17c58 <value_to_pretty+0x138>
   17b80:	2c40      	cmp	r4, #64	; 0x40
   17b82:	f040 81a1 	bne.w	17ec8 <value_to_pretty+0x3a8>
        }
        break;
    }

    case CborByteStringType:{
        size_t n = 0;
   17b86:	2300      	movs	r3, #0
   17b88:	9301      	str	r3, [sp, #4]
{ return value->type == CborByteStringType; }
   17b8a:	7b8b      	ldrb	r3, [r1, #14]
    assert(cbor_value_is_byte_string(value));
   17b8c:	2b40      	cmp	r3, #64	; 0x40
   17b8e:	f040 80ab 	bne.w	17ce8 <value_to_pretty+0x1c8>
    return _cbor_value_dup_string(value, (void **)buffer, buflen, next);
   17b92:	460b      	mov	r3, r1
   17b94:	aa01      	add	r2, sp, #4
   17b96:	a902      	add	r1, sp, #8
   17b98:	4628      	mov	r0, r5
   17b9a:	f000 f9e5 	bl	17f68 <_cbor_value_dup_string>
        uint8_t *buffer;
        err = cbor_value_dup_byte_string(it, &buffer, &n, it);
        if (err)
   17b9e:	4606      	mov	r6, r0
   17ba0:	2800      	cmp	r0, #0
   17ba2:	f040 816d 	bne.w	17e80 <value_to_pretty+0x360>
            return err;

        bool failed = fprintf(out, "h'") < 0 || hexDump(out, buffer, n) < 0 || fprintf(out, "'") < 0;
   17ba6:	4997      	ldr	r1, [pc, #604]	; (17e04 <value_to_pretty+0x2e4>)
   17ba8:	4638      	mov	r0, r7
   17baa:	f003 fd81 	bl	1b6b0 <fprintf>
   17bae:	2800      	cmp	r0, #0
   17bb0:	f280 80a4 	bge.w	17cfc <value_to_pretty+0x1dc>
   17bb4:	2401      	movs	r4, #1
        free(buffer);
   17bb6:	9802      	ldr	r0, [sp, #8]
   17bb8:	f003 fa3a 	bl	1b030 <free>
        return failed ? CborErrorIO : CborNoError;
   17bbc:	2c00      	cmp	r4, #0
   17bbe:	f000 815f 	beq.w	17e80 <value_to_pretty+0x360>
   17bc2:	2604      	movs	r6, #4
   17bc4:	e15c      	b.n	17e80 <value_to_pretty+0x360>
    switch (type) {
   17bc6:	2cf7      	cmp	r4, #247	; 0xf7
   17bc8:	f200 817e 	bhi.w	17ec8 <value_to_pretty+0x3a8>
   17bcc:	2ce0      	cmp	r4, #224	; 0xe0
   17bce:	f0c0 817b 	bcc.w	17ec8 <value_to_pretty+0x3a8>
   17bd2:	3ce0      	subs	r4, #224	; 0xe0
   17bd4:	2c17      	cmp	r4, #23
   17bd6:	f200 8177 	bhi.w	17ec8 <value_to_pretty+0x3a8>
   17bda:	e8df f014 	tbh	[pc, r4, lsl #1]
   17bde:	0131      	.short	0x0131
   17be0:	01750175 	.word	0x01750175
   17be4:	01750175 	.word	0x01750175
   17be8:	01750175 	.word	0x01750175
   17bec:	01750175 	.word	0x01750175
   17bf0:	01750175 	.word	0x01750175
   17bf4:	01750175 	.word	0x01750175
   17bf8:	01750175 	.word	0x01750175
   17bfc:	01750175 	.word	0x01750175
   17c00:	01750175 	.word	0x01750175
   17c04:	01750175 	.word	0x01750175
   17c08:	0147015c 	.word	0x0147015c
   17c0c:	0154      	.short	0x0154
        if (fprintf(out, type == CborArrayType ? "[" : "{") < 0)
   17c0e:	497e      	ldr	r1, [pc, #504]	; (17e08 <value_to_pretty+0x2e8>)
   17c10:	e79b      	b.n	17b4a <value_to_pretty+0x2a>
        err = container_to_pretty(out, &recursed, type);
   17c12:	4622      	mov	r2, r4
   17c14:	a902      	add	r1, sp, #8
   17c16:	4638      	mov	r0, r7
   17c18:	f000 f970 	bl	17efc <container_to_pretty>
        if (err) {
   17c1c:	4606      	mov	r6, r0
   17c1e:	b110      	cbz	r0, 17c26 <value_to_pretty+0x106>
            it->offset = recursed.offset;
   17c20:	9b03      	ldr	r3, [sp, #12]
   17c22:	606b      	str	r3, [r5, #4]
            return err;       /* parse error */
   17c24:	e12c      	b.n	17e80 <value_to_pretty+0x360>
        err = cbor_value_leave_container(it, &recursed);
   17c26:	a902      	add	r1, sp, #8
   17c28:	4628      	mov	r0, r5
   17c2a:	f7ff fe0b 	bl	17844 <cbor_value_leave_container>
        if (err)
   17c2e:	4606      	mov	r6, r0
   17c30:	2800      	cmp	r0, #0
   17c32:	f040 8125 	bne.w	17e80 <value_to_pretty+0x360>
        if (fprintf(out, type == CborArrayType ? "]" : "}") < 0)
   17c36:	2c80      	cmp	r4, #128	; 0x80
   17c38:	d008      	beq.n	17c4c <value_to_pretty+0x12c>
   17c3a:	4974      	ldr	r1, [pc, #464]	; (17e0c <value_to_pretty+0x2ec>)
   17c3c:	4638      	mov	r0, r7
   17c3e:	f003 fd37 	bl	1b6b0 <fprintf>
   17c42:	2800      	cmp	r0, #0
   17c44:	f280 811c 	bge.w	17e80 <value_to_pretty+0x360>
            return CborErrorIO;
   17c48:	2604      	movs	r6, #4
   17c4a:	e119      	b.n	17e80 <value_to_pretty+0x360>
        if (fprintf(out, type == CborArrayType ? "]" : "}") < 0)
   17c4c:	4970      	ldr	r1, [pc, #448]	; (17e10 <value_to_pretty+0x2f0>)
   17c4e:	e7f5      	b.n	17c3c <value_to_pretty+0x11c>
            return CborErrorIO;
   17c50:	2604      	movs	r6, #4
   17c52:	e115      	b.n	17e80 <value_to_pretty+0x360>
                return CborErrorIO;
   17c54:	2604      	movs	r6, #4
   17c56:	e113      	b.n	17e80 <value_to_pretty+0x360>
{ return value->type == CborIntegerType; }
   17c58:	7b8b      	ldrb	r3, [r1, #14]
    assert(cbor_value_is_integer(value));
   17c5a:	b96b      	cbnz	r3, 17c78 <value_to_pretty+0x158>
    return value->flags & CborIteratorFlag_IntegerValueTooLarge ?
   17c5c:	7bcb      	ldrb	r3, [r1, #15]
                _cbor_value_decode_int64_internal(value) : value->extra;
   17c5e:	f013 0f01 	tst.w	r3, #1
   17c62:	d113      	bne.n	17c8c <value_to_pretty+0x16c>
   17c64:	898a      	ldrh	r2, [r1, #12]
   17c66:	2300      	movs	r3, #0
{ return value->type == CborIntegerType; }
   17c68:	7ba9      	ldrb	r1, [r5, #14]
{ return cbor_value_is_integer(value) && (value->flags & CborIteratorFlag_NegativeInteger) == 0; }
   17c6a:	b9a9      	cbnz	r1, 17c98 <value_to_pretty+0x178>
   17c6c:	7be9      	ldrb	r1, [r5, #15]
   17c6e:	f011 0f02 	tst.w	r1, #2
   17c72:	d027      	beq.n	17cc4 <value_to_pretty+0x1a4>
   17c74:	2100      	movs	r1, #0
   17c76:	e010      	b.n	17c9a <value_to_pretty+0x17a>
    assert(cbor_value_is_integer(value));
   17c78:	f7fc fcd8 	bl	1462c <hal_debugger_connected>
   17c7c:	b100      	cbz	r0, 17c80 <value_to_pretty+0x160>
   17c7e:	be01      	bkpt	0x0001
   17c80:	2300      	movs	r3, #0
   17c82:	461a      	mov	r2, r3
   17c84:	4619      	mov	r1, r3
   17c86:	4618      	mov	r0, r3
   17c88:	f7fc feba 	bl	14a00 <__assert_func>
                _cbor_value_decode_int64_internal(value) : value->extra;
   17c8c:	4608      	mov	r0, r1
   17c8e:	f7ff fcb5 	bl	175fc <_cbor_value_decode_int64_internal>
   17c92:	4602      	mov	r2, r0
   17c94:	460b      	mov	r3, r1
   17c96:	e7e7      	b.n	17c68 <value_to_pretty+0x148>
{ return cbor_value_is_integer(value) && (value->flags & CborIteratorFlag_NegativeInteger) == 0; }
   17c98:	2100      	movs	r1, #0
        if (cbor_value_is_unsigned_integer(it)) {
   17c9a:	b9a9      	cbnz	r1, 17cc8 <value_to_pretty+0x1a8>
            if (++val) {                /* unsigned overflow may happen */
   17c9c:	1c50      	adds	r0, r2, #1
   17c9e:	f143 0100 	adc.w	r1, r3, #0
   17ca2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
   17ca6:	bf08      	it	eq
   17ca8:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
   17cac:	d014      	beq.n	17cd8 <value_to_pretty+0x1b8>
                if (fprintf(out, "-%" PRIu64, val) < 0)
   17cae:	4602      	mov	r2, r0
   17cb0:	460b      	mov	r3, r1
   17cb2:	4958      	ldr	r1, [pc, #352]	; (17e14 <value_to_pretty+0x2f4>)
   17cb4:	4638      	mov	r0, r7
   17cb6:	f003 fcfb 	bl	1b6b0 <fprintf>
   17cba:	2800      	cmp	r0, #0
   17cbc:	f280 80dc 	bge.w	17e78 <value_to_pretty+0x358>
        break;

    case CborBooleanType: {
        bool val;
        cbor_value_get_boolean(it, &val);       /* can't fail */
        if (fprintf(out, val ? "true" : "false") < 0)
   17cc0:	2604      	movs	r6, #4
   17cc2:	e0dd      	b.n	17e80 <value_to_pretty+0x360>
   17cc4:	2101      	movs	r1, #1
   17cc6:	e7e8      	b.n	17c9a <value_to_pretty+0x17a>
            if (fprintf(out, "%" PRIu64, val) < 0)
   17cc8:	4953      	ldr	r1, [pc, #332]	; (17e18 <value_to_pretty+0x2f8>)
   17cca:	4638      	mov	r0, r7
   17ccc:	f003 fcf0 	bl	1b6b0 <fprintf>
   17cd0:	2800      	cmp	r0, #0
   17cd2:	f280 80d1 	bge.w	17e78 <value_to_pretty+0x358>
   17cd6:	e7f3      	b.n	17cc0 <value_to_pretty+0x1a0>
                if (fprintf(out, "-18446744073709551616") < 0)
   17cd8:	4950      	ldr	r1, [pc, #320]	; (17e1c <value_to_pretty+0x2fc>)
   17cda:	4638      	mov	r0, r7
   17cdc:	f003 fce8 	bl	1b6b0 <fprintf>
   17ce0:	2800      	cmp	r0, #0
   17ce2:	f280 80c9 	bge.w	17e78 <value_to_pretty+0x358>
   17ce6:	e7eb      	b.n	17cc0 <value_to_pretty+0x1a0>
    assert(cbor_value_is_byte_string(value));
   17ce8:	f7fc fca0 	bl	1462c <hal_debugger_connected>
   17cec:	b100      	cbz	r0, 17cf0 <value_to_pretty+0x1d0>
   17cee:	be01      	bkpt	0x0001
   17cf0:	2300      	movs	r3, #0
   17cf2:	461a      	mov	r2, r3
   17cf4:	4619      	mov	r1, r3
   17cf6:	4618      	mov	r0, r3
   17cf8:	f7fc fe82 	bl	14a00 <__assert_func>
        bool failed = fprintf(out, "h'") < 0 || hexDump(out, buffer, n) < 0 || fprintf(out, "'") < 0;
   17cfc:	9a01      	ldr	r2, [sp, #4]
   17cfe:	9902      	ldr	r1, [sp, #8]
   17d00:	4638      	mov	r0, r7
   17d02:	f7ff fde3 	bl	178cc <hexDump>
   17d06:	2800      	cmp	r0, #0
   17d08:	da01      	bge.n	17d0e <value_to_pretty+0x1ee>
   17d0a:	2401      	movs	r4, #1
   17d0c:	e753      	b.n	17bb6 <value_to_pretty+0x96>
   17d0e:	4944      	ldr	r1, [pc, #272]	; (17e20 <value_to_pretty+0x300>)
   17d10:	4638      	mov	r0, r7
   17d12:	f003 fccd 	bl	1b6b0 <fprintf>
   17d16:	2800      	cmp	r0, #0
   17d18:	db01      	blt.n	17d1e <value_to_pretty+0x1fe>
   17d1a:	2400      	movs	r4, #0
   17d1c:	e74b      	b.n	17bb6 <value_to_pretty+0x96>
   17d1e:	2401      	movs	r4, #1
   17d20:	e749      	b.n	17bb6 <value_to_pretty+0x96>
        size_t n = 0;
   17d22:	2300      	movs	r3, #0
   17d24:	9301      	str	r3, [sp, #4]
{ return value->type == CborTextStringType; }
   17d26:	7b8b      	ldrb	r3, [r1, #14]
    assert(cbor_value_is_text_string(value));
   17d28:	2b60      	cmp	r3, #96	; 0x60
   17d2a:	d11c      	bne.n	17d66 <value_to_pretty+0x246>
    return _cbor_value_dup_string(value, (void **)buffer, buflen, next);
   17d2c:	460b      	mov	r3, r1
   17d2e:	aa01      	add	r2, sp, #4
   17d30:	a902      	add	r1, sp, #8
   17d32:	4628      	mov	r0, r5
   17d34:	f000 f918 	bl	17f68 <_cbor_value_dup_string>
        if (err)
   17d38:	4606      	mov	r6, r0
   17d3a:	2800      	cmp	r0, #0
   17d3c:	f040 80a0 	bne.w	17e80 <value_to_pretty+0x360>
        bool failed = fprintf(out, "\"") < 0
   17d40:	4938      	ldr	r1, [pc, #224]	; (17e24 <value_to_pretty+0x304>)
   17d42:	4638      	mov	r0, r7
   17d44:	f003 fcb4 	bl	1b6b0 <fprintf>
                      || fprintf(out, "\"") < 0;
   17d48:	2800      	cmp	r0, #0
   17d4a:	da16      	bge.n	17d7a <value_to_pretty+0x25a>
   17d4c:	2301      	movs	r3, #1
        bool failed = fprintf(out, "\"") < 0
   17d4e:	461c      	mov	r4, r3
        free(buffer);
   17d50:	9802      	ldr	r0, [sp, #8]
   17d52:	f003 f96d 	bl	1b030 <free>
        return err != CborNoError ? err :
   17d56:	2e00      	cmp	r6, #0
   17d58:	f040 8092 	bne.w	17e80 <value_to_pretty+0x360>
   17d5c:	2c00      	cmp	r4, #0
   17d5e:	f000 808f 	beq.w	17e80 <value_to_pretty+0x360>
   17d62:	2604      	movs	r6, #4
   17d64:	e08c      	b.n	17e80 <value_to_pretty+0x360>
    assert(cbor_value_is_text_string(value));
   17d66:	f7fc fc61 	bl	1462c <hal_debugger_connected>
   17d6a:	b100      	cbz	r0, 17d6e <value_to_pretty+0x24e>
   17d6c:	be01      	bkpt	0x0001
   17d6e:	2300      	movs	r3, #0
   17d70:	461a      	mov	r2, r3
   17d72:	4619      	mov	r1, r3
   17d74:	4618      	mov	r0, r3
   17d76:	f7fc fe43 	bl	14a00 <__assert_func>
                      || (err = utf8EscapedDump(out, buffer, n)) != CborNoError
   17d7a:	9a01      	ldr	r2, [sp, #4]
   17d7c:	9902      	ldr	r1, [sp, #8]
   17d7e:	4638      	mov	r0, r7
   17d80:	f7ff fdb8 	bl	178f4 <utf8EscapedDump>
   17d84:	4606      	mov	r6, r0
   17d86:	b108      	cbz	r0, 17d8c <value_to_pretty+0x26c>
                      || fprintf(out, "\"") < 0;
   17d88:	2301      	movs	r3, #1
   17d8a:	e7e0      	b.n	17d4e <value_to_pretty+0x22e>
   17d8c:	4925      	ldr	r1, [pc, #148]	; (17e24 <value_to_pretty+0x304>)
   17d8e:	4638      	mov	r0, r7
   17d90:	f003 fc8e 	bl	1b6b0 <fprintf>
   17d94:	2800      	cmp	r0, #0
   17d96:	db01      	blt.n	17d9c <value_to_pretty+0x27c>
   17d98:	2300      	movs	r3, #0
   17d9a:	e7d8      	b.n	17d4e <value_to_pretty+0x22e>
   17d9c:	2301      	movs	r3, #1
   17d9e:	e7d6      	b.n	17d4e <value_to_pretty+0x22e>
{ return value->type == CborTagType; }
   17da0:	7b8b      	ldrb	r3, [r1, #14]
    assert(cbor_value_is_tag(value));
   17da2:	2bc0      	cmp	r3, #192	; 0xc0
   17da4:	d120      	bne.n	17de8 <value_to_pretty+0x2c8>
    return value->flags & CborIteratorFlag_IntegerValueTooLarge ?
   17da6:	7bcb      	ldrb	r3, [r1, #15]
                _cbor_value_decode_int64_internal(value) : value->extra;
   17da8:	f013 0f01 	tst.w	r3, #1
   17dac:	d140      	bne.n	17e30 <value_to_pretty+0x310>
   17dae:	898a      	ldrh	r2, [r1, #12]
   17db0:	2300      	movs	r3, #0
        if (fprintf(out, "%" PRIu64 "(", tag) < 0)
   17db2:	491d      	ldr	r1, [pc, #116]	; (17e28 <value_to_pretty+0x308>)
   17db4:	4638      	mov	r0, r7
   17db6:	f003 fc7b 	bl	1b6b0 <fprintf>
   17dba:	2800      	cmp	r0, #0
   17dbc:	db3e      	blt.n	17e3c <value_to_pretty+0x31c>
        err = cbor_value_advance_fixed(it);
   17dbe:	4628      	mov	r0, r5
   17dc0:	f7ff fc75 	bl	176ae <cbor_value_advance_fixed>
        if (err)
   17dc4:	4606      	mov	r6, r0
   17dc6:	2800      	cmp	r0, #0
   17dc8:	d15a      	bne.n	17e80 <value_to_pretty+0x360>
        err = value_to_pretty(out, it);
   17dca:	4629      	mov	r1, r5
   17dcc:	4638      	mov	r0, r7
   17dce:	f7ff fea7 	bl	17b20 <value_to_pretty>
        if (err)
   17dd2:	4606      	mov	r6, r0
   17dd4:	2800      	cmp	r0, #0
   17dd6:	d153      	bne.n	17e80 <value_to_pretty+0x360>
        if (fprintf(out, ")") < 0)
   17dd8:	4914      	ldr	r1, [pc, #80]	; (17e2c <value_to_pretty+0x30c>)
   17dda:	4638      	mov	r0, r7
   17ddc:	f003 fc68 	bl	1b6b0 <fprintf>
   17de0:	2800      	cmp	r0, #0
   17de2:	da4d      	bge.n	17e80 <value_to_pretty+0x360>
            return CborErrorIO;
   17de4:	2604      	movs	r6, #4
   17de6:	e04b      	b.n	17e80 <value_to_pretty+0x360>
    assert(cbor_value_is_tag(value));
   17de8:	f7fc fc20 	bl	1462c <hal_debugger_connected>
   17dec:	b100      	cbz	r0, 17df0 <value_to_pretty+0x2d0>
   17dee:	be01      	bkpt	0x0001
   17df0:	2300      	movs	r3, #0
   17df2:	461a      	mov	r2, r3
   17df4:	4619      	mov	r1, r3
   17df6:	4618      	mov	r0, r3
   17df8:	f7fc fe02 	bl	14a00 <__assert_func>
   17dfc:	0001bb14 	.word	0x0001bb14
   17e00:	0001bb30 	.word	0x0001bb30
   17e04:	0001bb5c 	.word	0x0001bb5c
   17e08:	0001bb18 	.word	0x0001bb18
   17e0c:	0001bb1c 	.word	0x0001bb1c
   17e10:	0001ba58 	.word	0x0001ba58
   17e14:	0001bb3c 	.word	0x0001bb3c
   17e18:	0001bb34 	.word	0x0001bb34
   17e1c:	0001bb44 	.word	0x0001bb44
   17e20:	0001bb60 	.word	0x0001bb60
   17e24:	0001bb64 	.word	0x0001bb64
   17e28:	0001bb68 	.word	0x0001bb68
   17e2c:	0001bb70 	.word	0x0001bb70
                _cbor_value_decode_int64_internal(value) : value->extra;
   17e30:	4608      	mov	r0, r1
   17e32:	f7ff fbe3 	bl	175fc <_cbor_value_decode_int64_internal>
   17e36:	4602      	mov	r2, r0
   17e38:	460b      	mov	r3, r1
   17e3a:	e7ba      	b.n	17db2 <value_to_pretty+0x292>
            return CborErrorIO;
   17e3c:	2604      	movs	r6, #4
   17e3e:	e01f      	b.n	17e80 <value_to_pretty+0x360>
{ return value->type == CborSimpleType; }
   17e40:	7bab      	ldrb	r3, [r5, #14]
    assert(cbor_value_is_simple_type(value));
   17e42:	2be0      	cmp	r3, #224	; 0xe0
   17e44:	d108      	bne.n	17e58 <value_to_pretty+0x338>
        if (fprintf(out, "simple(%" PRIu8 ")", simple_type) < 0)
   17e46:	7b2a      	ldrb	r2, [r5, #12]
   17e48:	4926      	ldr	r1, [pc, #152]	; (17ee4 <value_to_pretty+0x3c4>)
   17e4a:	4638      	mov	r0, r7
   17e4c:	f003 fc30 	bl	1b6b0 <fprintf>
   17e50:	2800      	cmp	r0, #0
   17e52:	da11      	bge.n	17e78 <value_to_pretty+0x358>
            return CborErrorIO;
   17e54:	2604      	movs	r6, #4
   17e56:	e013      	b.n	17e80 <value_to_pretty+0x360>
   17e58:	f7fc fbe8 	bl	1462c <hal_debugger_connected>
   17e5c:	b100      	cbz	r0, 17e60 <value_to_pretty+0x340>
   17e5e:	be01      	bkpt	0x0001
   17e60:	2300      	movs	r3, #0
   17e62:	461a      	mov	r2, r3
   17e64:	4619      	mov	r1, r3
   17e66:	4618      	mov	r0, r3
   17e68:	f7fc fdca 	bl	14a00 <__assert_func>
        if (fprintf(out, "null") < 0)
   17e6c:	491e      	ldr	r1, [pc, #120]	; (17ee8 <value_to_pretty+0x3c8>)
   17e6e:	4638      	mov	r0, r7
   17e70:	f003 fc1e 	bl	1b6b0 <fprintf>
   17e74:	2800      	cmp	r0, #0
   17e76:	db30      	blt.n	17eda <value_to_pretty+0x3ba>
        if (fprintf(out, "invalid") < 0)
            return CborErrorIO;
        return CborErrorUnknownType;
    }

    err = cbor_value_advance_fixed(it);
   17e78:	4628      	mov	r0, r5
   17e7a:	f7ff fc18 	bl	176ae <cbor_value_advance_fixed>
   17e7e:	4606      	mov	r6, r0
    return err;
}
   17e80:	4630      	mov	r0, r6
   17e82:	b007      	add	sp, #28
   17e84:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (fprintf(out, "undefined") < 0)
   17e86:	4919      	ldr	r1, [pc, #100]	; (17eec <value_to_pretty+0x3cc>)
   17e88:	4638      	mov	r0, r7
   17e8a:	f003 fc11 	bl	1b6b0 <fprintf>
   17e8e:	2800      	cmp	r0, #0
   17e90:	daf2      	bge.n	17e78 <value_to_pretty+0x358>
            return CborErrorIO;
   17e92:	2604      	movs	r6, #4
   17e94:	e7f4      	b.n	17e80 <value_to_pretty+0x360>
{ return value->type == CborBooleanType; }
   17e96:	7bab      	ldrb	r3, [r5, #14]
    assert(cbor_value_is_boolean(value));
   17e98:	2bf5      	cmp	r3, #245	; 0xf5
   17e9a:	d109      	bne.n	17eb0 <value_to_pretty+0x390>
    *result = !!value->extra;
   17e9c:	89ab      	ldrh	r3, [r5, #12]
        if (fprintf(out, val ? "true" : "false") < 0)
   17e9e:	b18b      	cbz	r3, 17ec4 <value_to_pretty+0x3a4>
   17ea0:	4913      	ldr	r1, [pc, #76]	; (17ef0 <value_to_pretty+0x3d0>)
   17ea2:	4638      	mov	r0, r7
   17ea4:	f003 fc04 	bl	1b6b0 <fprintf>
   17ea8:	2800      	cmp	r0, #0
   17eaa:	dae5      	bge.n	17e78 <value_to_pretty+0x358>
            return CborErrorIO;
   17eac:	2604      	movs	r6, #4
   17eae:	e7e7      	b.n	17e80 <value_to_pretty+0x360>
    assert(cbor_value_is_boolean(value));
   17eb0:	f7fc fbbc 	bl	1462c <hal_debugger_connected>
   17eb4:	b100      	cbz	r0, 17eb8 <value_to_pretty+0x398>
   17eb6:	be01      	bkpt	0x0001
   17eb8:	2300      	movs	r3, #0
   17eba:	461a      	mov	r2, r3
   17ebc:	4619      	mov	r1, r3
   17ebe:	4618      	mov	r0, r3
   17ec0:	f7fc fd9e 	bl	14a00 <__assert_func>
        if (fprintf(out, val ? "true" : "false") < 0)
   17ec4:	490b      	ldr	r1, [pc, #44]	; (17ef4 <value_to_pretty+0x3d4>)
   17ec6:	e7ec      	b.n	17ea2 <value_to_pretty+0x382>
        if (fprintf(out, "invalid") < 0)
   17ec8:	490b      	ldr	r1, [pc, #44]	; (17ef8 <value_to_pretty+0x3d8>)
   17eca:	4638      	mov	r0, r7
   17ecc:	f003 fbf0 	bl	1b6b0 <fprintf>
   17ed0:	2800      	cmp	r0, #0
   17ed2:	db04      	blt.n	17ede <value_to_pretty+0x3be>
        return CborErrorUnknownType;
   17ed4:	f240 1603 	movw	r6, #259	; 0x103
   17ed8:	e7d2      	b.n	17e80 <value_to_pretty+0x360>
            return CborErrorIO;
   17eda:	2604      	movs	r6, #4
   17edc:	e7d0      	b.n	17e80 <value_to_pretty+0x360>
            return CborErrorIO;
   17ede:	2604      	movs	r6, #4
   17ee0:	e7ce      	b.n	17e80 <value_to_pretty+0x360>
   17ee2:	bf00      	nop
   17ee4:	0001bb74 	.word	0x0001bb74
   17ee8:	0001bb84 	.word	0x0001bb84
   17eec:	0001bb8c 	.word	0x0001bb8c
   17ef0:	0001bb28 	.word	0x0001bb28
   17ef4:	0001bb20 	.word	0x0001bb20
   17ef8:	0001bb98 	.word	0x0001bb98

00017efc <container_to_pretty>:
{
   17efc:	b570      	push	{r4, r5, r6, lr}
   17efe:	4604      	mov	r4, r0
   17f00:	460d      	mov	r5, r1
   17f02:	4616      	mov	r6, r2
    const char *comma = "";
   17f04:	4a12      	ldr	r2, [pc, #72]	; (17f50 <container_to_pretty+0x54>)
    while (!cbor_value_at_end(it)) {
   17f06:	e000      	b.n	17f0a <container_to_pretty+0xe>
{
   17f08:	4a12      	ldr	r2, [pc, #72]	; (17f54 <container_to_pretty+0x58>)
{ return it->remaining == 0; }
   17f0a:	68ab      	ldr	r3, [r5, #8]
    while (!cbor_value_at_end(it)) {
   17f0c:	b1e3      	cbz	r3, 17f48 <container_to_pretty+0x4c>
        if (fprintf(out, "%s", comma) < 0)
   17f0e:	4912      	ldr	r1, [pc, #72]	; (17f58 <container_to_pretty+0x5c>)
   17f10:	4620      	mov	r0, r4
   17f12:	f003 fbcd 	bl	1b6b0 <fprintf>
   17f16:	2800      	cmp	r0, #0
   17f18:	db15      	blt.n	17f46 <container_to_pretty+0x4a>
        CborError err = value_to_pretty(out, it);
   17f1a:	4629      	mov	r1, r5
   17f1c:	4620      	mov	r0, r4
   17f1e:	f7ff fdff 	bl	17b20 <value_to_pretty>
        if (err)
   17f22:	4603      	mov	r3, r0
   17f24:	b980      	cbnz	r0, 17f48 <container_to_pretty+0x4c>
        if (containerType == CborArrayType)
   17f26:	2e80      	cmp	r6, #128	; 0x80
   17f28:	d0ee      	beq.n	17f08 <container_to_pretty+0xc>
        if (fprintf(out, ": ") < 0)
   17f2a:	490c      	ldr	r1, [pc, #48]	; (17f5c <container_to_pretty+0x60>)
   17f2c:	4620      	mov	r0, r4
   17f2e:	f003 fbbf 	bl	1b6b0 <fprintf>
   17f32:	2800      	cmp	r0, #0
   17f34:	db0a      	blt.n	17f4c <container_to_pretty+0x50>
        err = value_to_pretty(out, it);
   17f36:	4629      	mov	r1, r5
   17f38:	4620      	mov	r0, r4
   17f3a:	f7ff fdf1 	bl	17b20 <value_to_pretty>
        if (err)
   17f3e:	4603      	mov	r3, r0
   17f40:	2800      	cmp	r0, #0
   17f42:	d0e1      	beq.n	17f08 <container_to_pretty+0xc>
   17f44:	e000      	b.n	17f48 <container_to_pretty+0x4c>
            return CborErrorIO;
   17f46:	2304      	movs	r3, #4
}
   17f48:	4618      	mov	r0, r3
   17f4a:	bd70      	pop	{r4, r5, r6, pc}
            return CborErrorIO;
   17f4c:	2304      	movs	r3, #4
   17f4e:	e7fb      	b.n	17f48 <container_to_pretty+0x4c>
   17f50:	0001b8e8 	.word	0x0001b8e8
   17f54:	0001bba0 	.word	0x0001bba0
   17f58:	0001bba4 	.word	0x0001bba4
   17f5c:	0001bba8 	.word	0x0001bba8

00017f60 <cbor_value_to_pretty_advance>:
 * done by appending a comma to the output stream.
 *
 * \sa cbor_value_to_pretty(), cbor_value_to_json_advance()
 */
CborError cbor_value_to_pretty_advance(FILE *out, CborValue *value)
{
   17f60:	b508      	push	{r3, lr}
    return value_to_pretty(out, value);
   17f62:	f7ff fddd 	bl	17b20 <value_to_pretty>
}
   17f66:	bd08      	pop	{r3, pc}

00017f68 <_cbor_value_dup_string>:
 * malloc'ed block.
 *
 * \sa cbor_value_copy_byte_string(), cbor_value_dup_text_string()
 */
CborError _cbor_value_dup_string(const CborValue *value, void **buffer, size_t *buflen, CborValue *next)
{
   17f68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    assert(buffer);
   17f6c:	b181      	cbz	r1, 17f90 <_cbor_value_dup_string+0x28>
   17f6e:	4605      	mov	r5, r0
   17f70:	4614      	mov	r4, r2
   17f72:	461e      	mov	r6, r3
   17f74:	460f      	mov	r7, r1
    assert(buflen);
   17f76:	b1aa      	cbz	r2, 17fa4 <_cbor_value_dup_string+0x3c>
    *buflen = SIZE_MAX;
   17f78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   17f7c:	6013      	str	r3, [r2, #0]
    CborError err = _cbor_value_copy_string(value, NULL, buflen, NULL);
   17f7e:	2300      	movs	r3, #0
   17f80:	4619      	mov	r1, r3
   17f82:	f7ff fc87 	bl	17894 <_cbor_value_copy_string>
    if (err)
   17f86:	4680      	mov	r8, r0
   17f88:	b1b0      	cbz	r0, 17fb8 <_cbor_value_dup_string+0x50>
    if (err) {
        free(*buffer);
        return err;
    }
    return CborNoError;
}
   17f8a:	4640      	mov	r0, r8
   17f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert(buffer);
   17f90:	f7fc fb4c 	bl	1462c <hal_debugger_connected>
   17f94:	b100      	cbz	r0, 17f98 <_cbor_value_dup_string+0x30>
   17f96:	be01      	bkpt	0x0001
   17f98:	2300      	movs	r3, #0
   17f9a:	461a      	mov	r2, r3
   17f9c:	4619      	mov	r1, r3
   17f9e:	4618      	mov	r0, r3
   17fa0:	f7fc fd2e 	bl	14a00 <__assert_func>
    assert(buflen);
   17fa4:	f7fc fb42 	bl	1462c <hal_debugger_connected>
   17fa8:	b100      	cbz	r0, 17fac <_cbor_value_dup_string+0x44>
   17faa:	be01      	bkpt	0x0001
   17fac:	2300      	movs	r3, #0
   17fae:	461a      	mov	r2, r3
   17fb0:	4619      	mov	r1, r3
   17fb2:	4618      	mov	r0, r3
   17fb4:	f7fc fd24 	bl	14a00 <__assert_func>
    ++*buflen;
   17fb8:	6820      	ldr	r0, [r4, #0]
   17fba:	3001      	adds	r0, #1
   17fbc:	6020      	str	r0, [r4, #0]
    *buffer = malloc(*buflen);
   17fbe:	f003 f801 	bl	1afc4 <malloc>
   17fc2:	4601      	mov	r1, r0
   17fc4:	6038      	str	r0, [r7, #0]
    if (!*buffer) {
   17fc6:	b158      	cbz	r0, 17fe0 <_cbor_value_dup_string+0x78>
    err = _cbor_value_copy_string(value, *buffer, buflen, next);
   17fc8:	4633      	mov	r3, r6
   17fca:	4622      	mov	r2, r4
   17fcc:	4628      	mov	r0, r5
   17fce:	f7ff fc61 	bl	17894 <_cbor_value_copy_string>
    if (err) {
   17fd2:	4680      	mov	r8, r0
   17fd4:	2800      	cmp	r0, #0
   17fd6:	d0d8      	beq.n	17f8a <_cbor_value_dup_string+0x22>
        free(*buffer);
   17fd8:	6838      	ldr	r0, [r7, #0]
   17fda:	f003 f829 	bl	1b030 <free>
        return err;
   17fde:	e7d4      	b.n	17f8a <_cbor_value_dup_string+0x22>
        return CborErrorOutOfMemory;
   17fe0:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
   17fe4:	e7d1      	b.n	17f8a <_cbor_value_dup_string+0x22>
	...

00017fe8 <hal_bsp_flash_dev>:
#endif

const struct hal_flash *
hal_bsp_flash_dev(uint8_t id)
{
    if (id != 0) {
   17fe8:	b908      	cbnz	r0, 17fee <hal_bsp_flash_dev+0x6>
        return (NULL);
    }
    return &apollo3_flash_dev;
   17fea:	4802      	ldr	r0, [pc, #8]	; (17ff4 <hal_bsp_flash_dev+0xc>)
   17fec:	4770      	bx	lr
        return (NULL);
   17fee:	2000      	movs	r0, #0
}
   17ff0:	4770      	bx	lr
   17ff2:	bf00      	nop
   17ff4:	0001bcc8 	.word	0x0001bcc8

00017ff8 <hal_bsp_init>:
    return dump_cfg;
}

void
hal_bsp_init(void)
{
   17ff8:	b500      	push	{lr}
   17ffa:	b085      	sub	sp, #20

    (void) timer_cfg;
    (void) rc;

#if MYNEWT_VAL(TIMER_0_SOURCE)
    timer_cfg.source = MYNEWT_VAL(TIMER_0_SOURCE);
   17ffc:	2301      	movs	r3, #1
   17ffe:	f88d 300c 	strb.w	r3, [sp, #12]
    rc = hal_timer_init(0, &timer_cfg);
   18002:	a903      	add	r1, sp, #12
   18004:	2000      	movs	r0, #0
   18006:	f001 fd11 	bl	19a2c <hal_timer_init>
    assert(rc == 0);
   1800a:	2800      	cmp	r0, #0
   1800c:	d135      	bne.n	1807a <hal_bsp_init+0x82>
    timer_cfg.source = MYNEWT_VAL(TIMER_1_SOURCE);
    rc = hal_timer_init(1, &timer_cfg);
    assert(rc == 0);
#endif
#if MYNEWT_VAL(TIMER_ADC_SOURCE)
    timer_cfg.source = MYNEWT_VAL(TIMER_ADC_SOURCE);
   1800e:	2301      	movs	r3, #1
   18010:	f88d 300c 	strb.w	r3, [sp, #12]
    rc = hal_timer_init(3, &timer_cfg);
   18014:	a903      	add	r1, sp, #12
   18016:	2003      	movs	r0, #3
   18018:	f001 fd08 	bl	19a2c <hal_timer_init>
    assert(rc == 0);
   1801c:	2800      	cmp	r0, #0
   1801e:	d136      	bne.n	1808e <hal_bsp_init+0x96>
#endif

#if (MYNEWT_VAL(OS_CPUTIME_TIMER_NUM) >= 0)
    rc = os_cputime_init(MYNEWT_VAL(OS_CPUTIME_FREQ));
   18020:	4839      	ldr	r0, [pc, #228]	; (18108 <hal_bsp_init+0x110>)
   18022:	f002 feb3 	bl	1ad8c <os_cputime_init>
    assert(rc == 0);
   18026:	2800      	cmp	r0, #0
   18028:	d13b      	bne.n	180a2 <hal_bsp_init+0xaa>
#endif

#if MYNEWT_VAL(UART_0)
    rc = os_dev_create((struct os_dev *) &os_bsp_uart0, "uart0",
   1802a:	4b38      	ldr	r3, [pc, #224]	; (1810c <hal_bsp_init+0x114>)
   1802c:	9301      	str	r3, [sp, #4]
   1802e:	4b38      	ldr	r3, [pc, #224]	; (18110 <hal_bsp_init+0x118>)
   18030:	9300      	str	r3, [sp, #0]
   18032:	2300      	movs	r3, #0
   18034:	2201      	movs	r2, #1
   18036:	4937      	ldr	r1, [pc, #220]	; (18114 <hal_bsp_init+0x11c>)
   18038:	4837      	ldr	r0, [pc, #220]	; (18118 <hal_bsp_init+0x120>)
   1803a:	f7fc ff2f 	bl	14e9c <os_dev_create>
            OS_DEV_INIT_PRIMARY, 0, uart_hal_init, (void *) &os_bsp_uart0_cfg);
    assert(rc == 0);
   1803e:	2800      	cmp	r0, #0
   18040:	d139      	bne.n	180b6 <hal_bsp_init+0xbe>
    rc = hal_spi_init(0, (void *)&hal_bsp_spi0m_cfg, HAL_SPI_TYPE_MASTER);
    assert(rc == 0);
#endif

#if MYNEWT_VAL(SPI_1_MASTER)
    rc = hal_spi_init(1, (void *)&hal_bsp_spi1m_cfg, HAL_SPI_TYPE_MASTER);
   18042:	2200      	movs	r2, #0
   18044:	4935      	ldr	r1, [pc, #212]	; (1811c <hal_bsp_init+0x124>)
   18046:	2001      	movs	r0, #1
   18048:	f001 fbae 	bl	197a8 <hal_spi_init>
    assert(rc == 0);
   1804c:	2800      	cmp	r0, #0
   1804e:	d13c      	bne.n	180ca <hal_bsp_init+0xd2>
    rc = hal_spi_init(5, (void *)&hal_bsp_spi5m_cfg, HAL_SPI_TYPE_MASTER);
    assert(rc == 0);
#endif

#if MYNEWT_VAL(I2C_0)
    rc = hal_i2c_init(0, (void *)&hal_bsp_i2c0m_cfg);
   18050:	4933      	ldr	r1, [pc, #204]	; (18120 <hal_bsp_init+0x128>)
   18052:	2000      	movs	r0, #0
   18054:	f001 fa02 	bl	1945c <hal_i2c_init>
    assert(rc == 0);
   18058:	2800      	cmp	r0, #0
   1805a:	d140      	bne.n	180de <hal_bsp_init+0xe6>
    rc = hal_i2c_init(5, (void *)&hal_bsp_i2c5m_cfg);
    assert(rc == 0);
#endif

#if MYNEWT_VAL(ADC_0)
    rc = os_dev_create(&os_bsp_adc0.ad_dev, "adc0",
   1805c:	4b31      	ldr	r3, [pc, #196]	; (18124 <hal_bsp_init+0x12c>)
   1805e:	9301      	str	r3, [sp, #4]
   18060:	4b31      	ldr	r3, [pc, #196]	; (18128 <hal_bsp_init+0x130>)
   18062:	9300      	str	r3, [sp, #0]
   18064:	23ff      	movs	r3, #255	; 0xff
   18066:	2203      	movs	r2, #3
   18068:	4930      	ldr	r1, [pc, #192]	; (1812c <hal_bsp_init+0x134>)
   1806a:	4831      	ldr	r0, [pc, #196]	; (18130 <hal_bsp_init+0x138>)
   1806c:	f7fc ff16 	bl	14e9c <os_dev_create>
                       OS_DEV_INIT_KERNEL, OS_DEV_INIT_PRIO_DEFAULT,
                       apollo3_adc_dev_init, &os_bsp_adc0_default_config);
    assert(rc == 0);
   18070:	2800      	cmp	r0, #0
   18072:	d13e      	bne.n	180f2 <hal_bsp_init+0xfa>
#endif
}
   18074:	b005      	add	sp, #20
   18076:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
   1807a:	f7fc fad7 	bl	1462c <hal_debugger_connected>
   1807e:	b100      	cbz	r0, 18082 <hal_bsp_init+0x8a>
   18080:	be01      	bkpt	0x0001
   18082:	2300      	movs	r3, #0
   18084:	461a      	mov	r2, r3
   18086:	4619      	mov	r1, r3
   18088:	4618      	mov	r0, r3
   1808a:	f7fc fcb9 	bl	14a00 <__assert_func>
    assert(rc == 0);
   1808e:	f7fc facd 	bl	1462c <hal_debugger_connected>
   18092:	b100      	cbz	r0, 18096 <hal_bsp_init+0x9e>
   18094:	be01      	bkpt	0x0001
   18096:	2300      	movs	r3, #0
   18098:	461a      	mov	r2, r3
   1809a:	4619      	mov	r1, r3
   1809c:	4618      	mov	r0, r3
   1809e:	f7fc fcaf 	bl	14a00 <__assert_func>
    assert(rc == 0);
   180a2:	f7fc fac3 	bl	1462c <hal_debugger_connected>
   180a6:	b100      	cbz	r0, 180aa <hal_bsp_init+0xb2>
   180a8:	be01      	bkpt	0x0001
   180aa:	2300      	movs	r3, #0
   180ac:	461a      	mov	r2, r3
   180ae:	4619      	mov	r1, r3
   180b0:	4618      	mov	r0, r3
   180b2:	f7fc fca5 	bl	14a00 <__assert_func>
    assert(rc == 0);
   180b6:	f7fc fab9 	bl	1462c <hal_debugger_connected>
   180ba:	b100      	cbz	r0, 180be <hal_bsp_init+0xc6>
   180bc:	be01      	bkpt	0x0001
   180be:	2300      	movs	r3, #0
   180c0:	461a      	mov	r2, r3
   180c2:	4619      	mov	r1, r3
   180c4:	4618      	mov	r0, r3
   180c6:	f7fc fc9b 	bl	14a00 <__assert_func>
    assert(rc == 0);
   180ca:	f7fc faaf 	bl	1462c <hal_debugger_connected>
   180ce:	b100      	cbz	r0, 180d2 <hal_bsp_init+0xda>
   180d0:	be01      	bkpt	0x0001
   180d2:	2300      	movs	r3, #0
   180d4:	461a      	mov	r2, r3
   180d6:	4619      	mov	r1, r3
   180d8:	4618      	mov	r0, r3
   180da:	f7fc fc91 	bl	14a00 <__assert_func>
    assert(rc == 0);
   180de:	f7fc faa5 	bl	1462c <hal_debugger_connected>
   180e2:	b100      	cbz	r0, 180e6 <hal_bsp_init+0xee>
   180e4:	be01      	bkpt	0x0001
   180e6:	2300      	movs	r3, #0
   180e8:	461a      	mov	r2, r3
   180ea:	4619      	mov	r1, r3
   180ec:	4618      	mov	r0, r3
   180ee:	f7fc fc87 	bl	14a00 <__assert_func>
    assert(rc == 0);
   180f2:	f7fc fa9b 	bl	1462c <hal_debugger_connected>
   180f6:	b100      	cbz	r0, 180fa <hal_bsp_init+0x102>
   180f8:	be01      	bkpt	0x0001
   180fa:	2300      	movs	r3, #0
   180fc:	461a      	mov	r2, r3
   180fe:	4619      	mov	r1, r3
   18100:	4618      	mov	r0, r3
   18102:	f7fc fc7d 	bl	14a00 <__assert_func>
   18106:	bf00      	nop
   18108:	000f4240 	.word	0x000f4240
   1810c:	0001bbb4 	.word	0x0001bbb4
   18110:	000187d1 	.word	0x000187d1
   18114:	0001ba20 	.word	0x0001ba20
   18118:	10002664 	.word	0x10002664
   1811c:	0001bbb0 	.word	0x0001bbb0
   18120:	0001bbac 	.word	0x0001bbac
   18124:	10000134 	.word	0x10000134
   18128:	00018631 	.word	0x00018631
   1812c:	0001b704 	.word	0x0001b704
   18130:	1000261c 	.word	0x1000261c

00018134 <apollo3_adc_size_buffer>:
}

static int
apollo3_adc_size_buffer(struct adc_dev *dev, int chans, int samples)
{
    return sizeof(am_hal_adc_sample_t) * chans * samples;
   18134:	fb02 f201 	mul.w	r2, r2, r1
}
   18138:	00d0      	lsls	r0, r2, #3
   1813a:	4770      	bx	lr

0001813c <apollo3_irq_handler>:

void apollo3_irq_handler(void) {
   1813c:	b510      	push	{r4, lr}
   1813e:	b082      	sub	sp, #8
    uint32_t ui32IntMask;

    /* Read the interrupt status. */
    am_hal_adc_interrupt_status(g_apollo3_adc_handle, &ui32IntMask, false);
   18140:	4c0c      	ldr	r4, [pc, #48]	; (18174 <apollo3_irq_handler+0x38>)
   18142:	2200      	movs	r2, #0
   18144:	a901      	add	r1, sp, #4
   18146:	6820      	ldr	r0, [r4, #0]
   18148:	f000 fd1a 	bl	18b80 <am_hal_adc_interrupt_status>

    /* Clear the ADC interrupt. */
    am_hal_adc_interrupt_clear(g_apollo3_adc_handle, ui32IntMask);
   1814c:	9901      	ldr	r1, [sp, #4]
   1814e:	6820      	ldr	r0, [r4, #0]
   18150:	f000 fd36 	bl	18bc0 <am_hal_adc_interrupt_clear>

    /* If we got a DMA complete, set the flag. */
    if (ui32IntMask & AM_HAL_ADC_INT_DCMP)
   18154:	9b01      	ldr	r3, [sp, #4]
   18156:	f013 0f40 	tst.w	r3, #64	; 0x40
   1815a:	d002      	beq.n	18162 <apollo3_irq_handler+0x26>
    {
        g_bADCDMAComplete = true;
   1815c:	4a06      	ldr	r2, [pc, #24]	; (18178 <apollo3_irq_handler+0x3c>)
   1815e:	2101      	movs	r1, #1
   18160:	7011      	strb	r1, [r2, #0]
    }

    /* If we got a DMA error, set the flag. */
    if (ui32IntMask & AM_HAL_ADC_INT_DERR)
   18162:	f013 0f80 	tst.w	r3, #128	; 0x80
   18166:	d002      	beq.n	1816e <apollo3_irq_handler+0x32>
    {
        g_bADCDMAError = true;
   18168:	4b04      	ldr	r3, [pc, #16]	; (1817c <apollo3_irq_handler+0x40>)
   1816a:	2201      	movs	r2, #1
   1816c:	701a      	strb	r2, [r3, #0]
    }
}
   1816e:	b002      	add	sp, #8
   18170:	bd10      	pop	{r4, pc}
   18172:	bf00      	nop
   18174:	100026d0 	.word	0x100026d0
   18178:	100026d4 	.word	0x100026d4
   1817c:	100026d5 	.word	0x100026d5

00018180 <apollo3_adc_read_buffer>:
{
   18180:	b500      	push	{lr}
   18182:	b083      	sub	sp, #12
    assert(data_off < buf_len);
   18184:	ebb2 0fc3 	cmp.w	r2, r3, lsl #3
   18188:	dd0c      	ble.n	181a4 <apollo3_adc_read_buffer+0x24>
   1818a:	00d8      	lsls	r0, r3, #3
    val = *(am_hal_adc_sample_t *) ((uint8_t *) buf + data_off);
   1818c:	4401      	add	r1, r0
   1818e:	c903      	ldmia	r1, {r0, r1}
   18190:	ab02      	add	r3, sp, #8
   18192:	e903 0003 	stmdb	r3, {r0, r1}
    *result = (int)val.ui32Sample;
   18196:	9a00      	ldr	r2, [sp, #0]
   18198:	9b04      	ldr	r3, [sp, #16]
   1819a:	601a      	str	r2, [r3, #0]
}
   1819c:	2000      	movs	r0, #0
   1819e:	b003      	add	sp, #12
   181a0:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(data_off < buf_len);
   181a4:	f7fc fa42 	bl	1462c <hal_debugger_connected>
   181a8:	b100      	cbz	r0, 181ac <apollo3_adc_read_buffer+0x2c>
   181aa:	be01      	bkpt	0x0001
   181ac:	2300      	movs	r3, #0
   181ae:	461a      	mov	r2, r3
   181b0:	4619      	mov	r1, r3
   181b2:	4618      	mov	r0, r3
   181b4:	f7fc fc24 	bl	14a00 <__assert_func>

000181b8 <apollo3_adc_release_buffer>:
{
   181b8:	b530      	push	{r4, r5, lr}
   181ba:	b085      	sub	sp, #20
    assert(dev);
   181bc:	b1e0      	cbz	r0, 181f8 <apollo3_adc_release_buffer+0x40>
   181be:	460c      	mov	r4, r1
   181c0:	4613      	mov	r3, r2
    assert(buf);
   181c2:	b319      	cbz	r1, 1820c <apollo3_adc_release_buffer+0x54>
    if (buf_len <= 0) {
   181c4:	2b00      	cmp	r3, #0
   181c6:	dd2b      	ble.n	18220 <apollo3_adc_release_buffer+0x68>
    cfg = ((struct adc_cfg *)(dev->ad_dev.od_init_arg))->adc_dma_cfg;
   181c8:	6942      	ldr	r2, [r0, #20]
   181ca:	ad01      	add	r5, sp, #4
   181cc:	320c      	adds	r2, #12
   181ce:	ca07      	ldmia	r2, {r0, r1, r2}
   181d0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    cfg.bDMAEnable = false;
   181d4:	2200      	movs	r2, #0
   181d6:	f88d 2006 	strb.w	r2, [sp, #6]
    cfg.ui32TargetAddress = (uint32_t)buf;
   181da:	9403      	str	r4, [sp, #12]
    cfg.ui32SampleCount = buf_len/sizeof(am_hal_adc_sample_t);
   181dc:	08db      	lsrs	r3, r3, #3
   181de:	9302      	str	r3, [sp, #8]
    if (AM_HAL_STATUS_SUCCESS != am_hal_adc_configure_dma(g_apollo3_adc_handle, &cfg))
   181e0:	4629      	mov	r1, r5
   181e2:	4b11      	ldr	r3, [pc, #68]	; (18228 <apollo3_adc_release_buffer+0x70>)
   181e4:	6818      	ldr	r0, [r3, #0]
   181e6:	f000 fc0b 	bl	18a00 <am_hal_adc_configure_dma>
   181ea:	b9d8      	cbnz	r0, 18224 <apollo3_adc_release_buffer+0x6c>
    g_bADCDMAComplete = false;
   181ec:	4b0f      	ldr	r3, [pc, #60]	; (1822c <apollo3_adc_release_buffer+0x74>)
   181ee:	7018      	strb	r0, [r3, #0]
    g_bADCDMAError = false;
   181f0:	4b0f      	ldr	r3, [pc, #60]	; (18230 <apollo3_adc_release_buffer+0x78>)
   181f2:	7018      	strb	r0, [r3, #0]
}
   181f4:	b005      	add	sp, #20
   181f6:	bd30      	pop	{r4, r5, pc}
    assert(dev);
   181f8:	f7fc fa18 	bl	1462c <hal_debugger_connected>
   181fc:	b100      	cbz	r0, 18200 <apollo3_adc_release_buffer+0x48>
   181fe:	be01      	bkpt	0x0001
   18200:	2300      	movs	r3, #0
   18202:	461a      	mov	r2, r3
   18204:	4619      	mov	r1, r3
   18206:	4618      	mov	r0, r3
   18208:	f7fc fbfa 	bl	14a00 <__assert_func>
    assert(buf);
   1820c:	f7fc fa0e 	bl	1462c <hal_debugger_connected>
   18210:	b100      	cbz	r0, 18214 <apollo3_adc_release_buffer+0x5c>
   18212:	be01      	bkpt	0x0001
   18214:	2300      	movs	r3, #0
   18216:	461a      	mov	r2, r3
   18218:	4619      	mov	r1, r3
   1821a:	4618      	mov	r0, r3
   1821c:	f7fc fbf0 	bl	14a00 <__assert_func>
        return OS_EINVAL;
   18220:	2002      	movs	r0, #2
   18222:	e7e7      	b.n	181f4 <apollo3_adc_release_buffer+0x3c>
        return OS_EINVAL;
   18224:	2002      	movs	r0, #2
   18226:	e7e5      	b.n	181f4 <apollo3_adc_release_buffer+0x3c>
   18228:	100026d0 	.word	0x100026d0
   1822c:	100026d4 	.word	0x100026d4
   18230:	100026d5 	.word	0x100026d5

00018234 <apollo3_adc_set_buffer>:
{
   18234:	b530      	push	{r4, r5, lr}
   18236:	b085      	sub	sp, #20
    assert(dev);
   18238:	b1f8      	cbz	r0, 1827a <apollo3_adc_set_buffer+0x46>
   1823a:	460c      	mov	r4, r1
    assert(buf1);
   1823c:	b339      	cbz	r1, 1828e <apollo3_adc_set_buffer+0x5a>
    if (buf_len <= 0) {
   1823e:	2b00      	cmp	r3, #0
   18240:	dd2f      	ble.n	182a2 <apollo3_adc_set_buffer+0x6e>
    cfg = ((struct adc_cfg *)(dev->ad_dev.od_init_arg))->adc_dma_cfg;
   18242:	6942      	ldr	r2, [r0, #20]
   18244:	ad01      	add	r5, sp, #4
   18246:	320c      	adds	r2, #12
   18248:	ca07      	ldmia	r2, {r0, r1, r2}
   1824a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    cfg.bDynamicPriority = true;
   1824e:	2201      	movs	r2, #1
   18250:	f88d 2004 	strb.w	r2, [sp, #4]
    cfg.ePriority = AM_HAL_ADC_PRIOR_SERVICE_IMMED;
   18254:	f88d 2005 	strb.w	r2, [sp, #5]
    cfg.bDMAEnable = true;
   18258:	f88d 2006 	strb.w	r2, [sp, #6]
    cfg.ui32TargetAddress = (uint32_t)buf1;
   1825c:	9403      	str	r4, [sp, #12]
    cfg.ui32SampleCount = buf_len/sizeof(am_hal_adc_sample_t);
   1825e:	08db      	lsrs	r3, r3, #3
   18260:	9302      	str	r3, [sp, #8]
    if (AM_HAL_STATUS_SUCCESS != am_hal_adc_configure_dma(g_apollo3_adc_handle, &cfg))
   18262:	4629      	mov	r1, r5
   18264:	4b11      	ldr	r3, [pc, #68]	; (182ac <apollo3_adc_set_buffer+0x78>)
   18266:	6818      	ldr	r0, [r3, #0]
   18268:	f000 fbca 	bl	18a00 <am_hal_adc_configure_dma>
   1826c:	b9d8      	cbnz	r0, 182a6 <apollo3_adc_set_buffer+0x72>
    g_bADCDMAComplete = false;
   1826e:	4b10      	ldr	r3, [pc, #64]	; (182b0 <apollo3_adc_set_buffer+0x7c>)
   18270:	7018      	strb	r0, [r3, #0]
    g_bADCDMAError = false;
   18272:	4b10      	ldr	r3, [pc, #64]	; (182b4 <apollo3_adc_set_buffer+0x80>)
   18274:	7018      	strb	r0, [r3, #0]
}
   18276:	b005      	add	sp, #20
   18278:	bd30      	pop	{r4, r5, pc}
    assert(dev);
   1827a:	f7fc f9d7 	bl	1462c <hal_debugger_connected>
   1827e:	b100      	cbz	r0, 18282 <apollo3_adc_set_buffer+0x4e>
   18280:	be01      	bkpt	0x0001
   18282:	2300      	movs	r3, #0
   18284:	461a      	mov	r2, r3
   18286:	4619      	mov	r1, r3
   18288:	4618      	mov	r0, r3
   1828a:	f7fc fbb9 	bl	14a00 <__assert_func>
    assert(buf1);
   1828e:	f7fc f9cd 	bl	1462c <hal_debugger_connected>
   18292:	b100      	cbz	r0, 18296 <apollo3_adc_set_buffer+0x62>
   18294:	be01      	bkpt	0x0001
   18296:	2300      	movs	r3, #0
   18298:	461a      	mov	r2, r3
   1829a:	4619      	mov	r1, r3
   1829c:	4618      	mov	r0, r3
   1829e:	f7fc fbaf 	bl	14a00 <__assert_func>
        return OS_EINVAL;
   182a2:	2002      	movs	r0, #2
   182a4:	e7e7      	b.n	18276 <apollo3_adc_set_buffer+0x42>
        return OS_EINVAL;
   182a6:	2002      	movs	r0, #2
   182a8:	e7e5      	b.n	18276 <apollo3_adc_set_buffer+0x42>
   182aa:	bf00      	nop
   182ac:	100026d0 	.word	0x100026d0
   182b0:	100026d4 	.word	0x100026d4
   182b4:	100026d5 	.word	0x100026d5

000182b8 <apollo3_adc_sample>:
{
   182b8:	b508      	push	{r3, lr}
    if (AM_HAL_STATUS_SUCCESS != am_hal_adc_sw_trigger(g_apollo3_adc_handle)) {
   182ba:	4b04      	ldr	r3, [pc, #16]	; (182cc <apollo3_adc_sample+0x14>)
   182bc:	6818      	ldr	r0, [r3, #0]
   182be:	f000 fcd9 	bl	18c74 <am_hal_adc_sw_trigger>
   182c2:	b900      	cbnz	r0, 182c6 <apollo3_adc_sample+0xe>
}
   182c4:	bd08      	pop	{r3, pc}
        return OS_EINVAL;
   182c6:	2002      	movs	r0, #2
   182c8:	e7fc      	b.n	182c4 <apollo3_adc_sample+0xc>
   182ca:	bf00      	nop
   182cc:	100026d0 	.word	0x100026d0

000182d0 <apollo3_adc_read_channel>:
{
   182d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   182d4:	b083      	sub	sp, #12
   182d6:	af02      	add	r7, sp, #8
   182d8:	4605      	mov	r5, r0
   182da:	4616      	mov	r6, r2
    struct adc_cfg * cfg= dev->ad_dev.od_init_arg;
   182dc:	6944      	ldr	r4, [r0, #20]
    am_hal_adc_sample_t sample[cfg->adc_dma_cfg.ui32SampleCount];
   182de:	6923      	ldr	r3, [r4, #16]
   182e0:	466a      	mov	r2, sp
   182e2:	eba2 03c3 	sub.w	r3, r2, r3, lsl #3
   182e6:	469d      	mov	sp, r3
   182e8:	f10d 0808 	add.w	r8, sp, #8
    if (os_started()) {
   182ec:	f7fc fc48 	bl	14b80 <os_started>
   182f0:	4681      	mov	r9, r0
   182f2:	b148      	cbz	r0, 18308 <apollo3_adc_read_channel+0x38>
        rc = os_mutex_pend(&dev->ad_lock, OS_TIMEOUT_NEVER);
   182f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   182f8:	f105 0024 	add.w	r0, r5, #36	; 0x24
   182fc:	f7fc ffd6 	bl	152ac <os_mutex_pend>
   18300:	4682      	mov	sl, r0
        if (rc != OS_OK) {
   18302:	bb10      	cbnz	r0, 1834a <apollo3_adc_read_channel+0x7a>
        unlock = 1;
   18304:	f04f 0901 	mov.w	r9, #1
    memset(sample, 0, sizeof(am_hal_adc_sample_t)*cfg->adc_dma_cfg.ui32SampleCount);
   18308:	6922      	ldr	r2, [r4, #16]
   1830a:	00d2      	lsls	r2, r2, #3
   1830c:	2100      	movs	r1, #0
   1830e:	4640      	mov	r0, r8
   18310:	f7fd fc32 	bl	15b78 <memset>
    am_hal_adc_sw_trigger(g_apollo3_adc_handle);
   18314:	4b24      	ldr	r3, [pc, #144]	; (183a8 <apollo3_adc_read_channel+0xd8>)
   18316:	6818      	ldr	r0, [r3, #0]
   18318:	f000 fcac 	bl	18c74 <am_hal_adc_sw_trigger>
        assert(g_bADCDMAError != true);
   1831c:	4b23      	ldr	r3, [pc, #140]	; (183ac <apollo3_adc_read_channel+0xdc>)
   1831e:	781b      	ldrb	r3, [r3, #0]
   18320:	b9c3      	cbnz	r3, 18354 <apollo3_adc_read_channel+0x84>
        if (g_bADCDMAComplete) {
   18322:	4b23      	ldr	r3, [pc, #140]	; (183b0 <apollo3_adc_read_channel+0xe0>)
   18324:	781b      	ldrb	r3, [r3, #0]
   18326:	2b00      	cmp	r3, #0
   18328:	d0f8      	beq.n	1831c <apollo3_adc_read_channel+0x4c>
            if (AM_HAL_STATUS_SUCCESS != am_hal_adc_samples_read(g_apollo3_adc_handle, true, (uint32_t *)cfg->adc_dma_cfg.ui32TargetAddress, &(cfg->adc_dma_cfg.ui32SampleCount), sample))
   1832a:	6962      	ldr	r2, [r4, #20]
   1832c:	f8cd 8000 	str.w	r8, [sp]
   18330:	f104 0310 	add.w	r3, r4, #16
   18334:	2101      	movs	r1, #1
   18336:	481c      	ldr	r0, [pc, #112]	; (183a8 <apollo3_adc_read_channel+0xd8>)
   18338:	6800      	ldr	r0, [r0, #0]
   1833a:	f000 fc55 	bl	18be8 <am_hal_adc_samples_read>
   1833e:	b198      	cbz	r0, 18368 <apollo3_adc_read_channel+0x98>
                rc = OS_EINVAL;
   18340:	f04f 0a02 	mov.w	sl, #2
    if (unlock) {
   18344:	f1b9 0f00 	cmp.w	r9, #0
   18348:	d128      	bne.n	1839c <apollo3_adc_read_channel+0xcc>
}
   1834a:	4650      	mov	r0, sl
   1834c:	3704      	adds	r7, #4
   1834e:	46bd      	mov	sp, r7
   18350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        assert(g_bADCDMAError != true);
   18354:	f7fc f96a 	bl	1462c <hal_debugger_connected>
   18358:	b100      	cbz	r0, 1835c <apollo3_adc_read_channel+0x8c>
   1835a:	be01      	bkpt	0x0001
   1835c:	2300      	movs	r3, #0
   1835e:	461a      	mov	r2, r3
   18360:	4619      	mov	r1, r3
   18362:	4618      	mov	r0, r3
   18364:	f7fc fb4c 	bl	14a00 <__assert_func>
            am_hal_adc_configure_dma(g_apollo3_adc_handle, &(cfg->adc_dma_cfg));
   18368:	f8df b03c 	ldr.w	fp, [pc, #60]	; 183a8 <apollo3_adc_read_channel+0xd8>
   1836c:	f104 010c 	add.w	r1, r4, #12
   18370:	f8db 0000 	ldr.w	r0, [fp]
   18374:	f000 fb44 	bl	18a00 <am_hal_adc_configure_dma>
            g_bADCDMAComplete = false;
   18378:	f04f 0a00 	mov.w	sl, #0
   1837c:	4b0c      	ldr	r3, [pc, #48]	; (183b0 <apollo3_adc_read_channel+0xe0>)
   1837e:	f883 a000 	strb.w	sl, [r3]
            g_bADCDMAError = false;
   18382:	4b0a      	ldr	r3, [pc, #40]	; (183ac <apollo3_adc_read_channel+0xdc>)
   18384:	f883 a000 	strb.w	sl, [r3]
            am_hal_adc_interrupt_clear(g_apollo3_adc_handle, 0xFFFFFFFF);
   18388:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   1838c:	f8db 0000 	ldr.w	r0, [fp]
   18390:	f000 fc16 	bl	18bc0 <am_hal_adc_interrupt_clear>
    *result = (int) sample[0].ui32Sample;
   18394:	f8d8 3000 	ldr.w	r3, [r8]
   18398:	6033      	str	r3, [r6, #0]
    rc = 0;
   1839a:	e7d3      	b.n	18344 <apollo3_adc_read_channel+0x74>
        os_mutex_release(&dev->ad_lock);
   1839c:	f105 0024 	add.w	r0, r5, #36	; 0x24
   183a0:	f7fc ff24 	bl	151ec <os_mutex_release>
    return rc;
   183a4:	e7d1      	b.n	1834a <apollo3_adc_read_channel+0x7a>
   183a6:	bf00      	nop
   183a8:	100026d0 	.word	0x100026d0
   183ac:	100026d5 	.word	0x100026d5
   183b0:	100026d4 	.word	0x100026d4

000183b4 <apollo3_adc_configure_channel>:
{
   183b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   183b6:	4605      	mov	r5, r0
    dev->ad_dev.od_init_arg = adc_config;
   183b8:	6142      	str	r2, [r0, #20]
    if (cnum >= AM_HAL_ADC_MAX_SLOTS) {
   183ba:	2907      	cmp	r1, #7
   183bc:	d829      	bhi.n	18412 <apollo3_adc_configure_channel+0x5e>
   183be:	460e      	mov	r6, r1
   183c0:	4614      	mov	r4, r2
    am_hal_adc_configure(g_apollo3_adc_handle, &(adc_config->adc_cfg));
   183c2:	4f15      	ldr	r7, [pc, #84]	; (18418 <apollo3_adc_configure_channel+0x64>)
   183c4:	4611      	mov	r1, r2
   183c6:	6838      	ldr	r0, [r7, #0]
   183c8:	f000 faae 	bl	18928 <am_hal_adc_configure>
    am_hal_adc_configure_slot(g_apollo3_adc_handle, cnum, &(adc_config->adc_slot_cfg));
   183cc:	1de2      	adds	r2, r4, #7
   183ce:	4631      	mov	r1, r6
   183d0:	6838      	ldr	r0, [r7, #0]
   183d2:	f000 fae1 	bl	18998 <am_hal_adc_configure_slot>
    am_hal_adc_configure_dma(g_apollo3_adc_handle, &(adc_config->adc_dma_cfg));
   183d6:	f104 010c 	add.w	r1, r4, #12
   183da:	6838      	ldr	r0, [r7, #0]
   183dc:	f000 fb10 	bl	18a00 <am_hal_adc_configure_dma>
    g_bADCDMAComplete = false;
   183e0:	2000      	movs	r0, #0
   183e2:	4b0e      	ldr	r3, [pc, #56]	; (1841c <apollo3_adc_configure_channel+0x68>)
   183e4:	7018      	strb	r0, [r3, #0]
    g_bADCDMAError = false;
   183e6:	4b0e      	ldr	r3, [pc, #56]	; (18420 <apollo3_adc_configure_channel+0x6c>)
   183e8:	7018      	strb	r0, [r3, #0]
    dev->ad_chans[cnum].c_cnum = cnum;
   183ea:	6b6a      	ldr	r2, [r5, #52]	; 0x34
   183ec:	eb06 0146 	add.w	r1, r6, r6, lsl #1
   183f0:	004f      	lsls	r7, r1, #1
   183f2:	eb02 0241 	add.w	r2, r2, r1, lsl #1
   183f6:	7116      	strb	r6, [r2, #4]
    dev->ad_chans[cnum].c_res = adc_config->adc_slot_cfg.ePrecisionMode;
   183f8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
   183fa:	eb02 0241 	add.w	r2, r2, r1, lsl #1
   183fe:	7a23      	ldrb	r3, [r4, #8]
   18400:	7093      	strb	r3, [r2, #2]
    dev->ad_chans[cnum].c_refmv = adc_config->adc_cfg.eReference;
   18402:	6b6b      	ldr	r3, [r5, #52]	; 0x34
   18404:	78e2      	ldrb	r2, [r4, #3]
   18406:	53da      	strh	r2, [r3, r7]
    dev->ad_chans[cnum].c_configured = 1;
   18408:	6b6b      	ldr	r3, [r5, #52]	; 0x34
   1840a:	443b      	add	r3, r7
   1840c:	2201      	movs	r2, #1
   1840e:	70da      	strb	r2, [r3, #3]
}
   18410:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return OS_EINVAL;
   18412:	2002      	movs	r0, #2
   18414:	e7fc      	b.n	18410 <apollo3_adc_configure_channel+0x5c>
   18416:	bf00      	nop
   18418:	100026d0 	.word	0x100026d0
   1841c:	100026d4 	.word	0x100026d4
   18420:	100026d5 	.word	0x100026d5

00018424 <apollo3_adc_close>:
{
   18424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18426:	4605      	mov	r5, r0
    if (os_started()) {
   18428:	f7fc fbaa 	bl	14b80 <os_started>
   1842c:	b148      	cbz	r0, 18442 <apollo3_adc_close+0x1e>
        rc = os_mutex_pend(&dev->ad_lock, OS_TIMEOUT_NEVER);
   1842e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   18432:	f105 0024 	add.w	r0, r5, #36	; 0x24
   18436:	f7fc ff39 	bl	152ac <os_mutex_pend>
   1843a:	4606      	mov	r6, r0
        if (rc != OS_OK) {
   1843c:	b9a0      	cbnz	r0, 18468 <apollo3_adc_close+0x44>
        unlock = 1;
   1843e:	2701      	movs	r7, #1
   18440:	e001      	b.n	18446 <apollo3_adc_close+0x22>
   18442:	4606      	mov	r6, r0
    int unlock = 0;
   18444:	4607      	mov	r7, r0
    am_hal_adc_deinitialize(&g_apollo3_adc_handle);
   18446:	4c0c      	ldr	r4, [pc, #48]	; (18478 <apollo3_adc_close+0x54>)
   18448:	4620      	mov	r0, r4
   1844a:	f000 fb4d 	bl	18ae8 <am_hal_adc_deinitialize>
    am_hal_adc_power_control(g_apollo3_adc_handle, AM_HAL_SYSCTRL_NORMALSLEEP, false);
   1844e:	2200      	movs	r2, #0
   18450:	2101      	movs	r1, #1
   18452:	6820      	ldr	r0, [r4, #0]
   18454:	f000 fc22 	bl	18c9c <am_hal_adc_power_control>
    am_hal_adc_interrupt_disable(g_apollo3_adc_handle, AM_HAL_ADC_INT_DERR | AM_HAL_ADC_INT_DCMP );
   18458:	21c0      	movs	r1, #192	; 0xc0
   1845a:	6820      	ldr	r0, [r4, #0]
   1845c:	f000 fb78 	bl	18b50 <am_hal_adc_interrupt_disable>
    am_hal_adc_disable(g_apollo3_adc_handle);
   18460:	6820      	ldr	r0, [r4, #0]
   18462:	f000 fb27 	bl	18ab4 <am_hal_adc_disable>
    if (unlock) {
   18466:	b90f      	cbnz	r7, 1846c <apollo3_adc_close+0x48>
}
   18468:	4630      	mov	r0, r6
   1846a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        os_mutex_release(&dev->ad_lock);
   1846c:	f105 0024 	add.w	r0, r5, #36	; 0x24
   18470:	f7fc febc 	bl	151ec <os_mutex_release>
    return rc;
   18474:	e7f8      	b.n	18468 <apollo3_adc_close+0x44>
   18476:	bf00      	nop
   18478:	100026d0 	.word	0x100026d0

0001847c <init_adc_timer>:
{
   1847c:	b538      	push	{r3, r4, r5, lr}
    assert(cfg->clk_num == APOLLO3_ADC_CLOCK_3);
   1847e:	7b03      	ldrb	r3, [r0, #12]
   18480:	f003 0307 	and.w	r3, r3, #7
   18484:	2b03      	cmp	r3, #3
   18486:	d112      	bne.n	184ae <init_adc_timer+0x32>
   18488:	4604      	mov	r4, r0
    switch (cfg->timer_ab) {
   1848a:	7b03      	ldrb	r3, [r0, #12]
   1848c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
   18490:	2b01      	cmp	r3, #1
   18492:	d016      	beq.n	184c2 <init_adc_timer+0x46>
   18494:	2b02      	cmp	r3, #2
   18496:	d016      	beq.n	184c6 <init_adc_timer+0x4a>
   18498:	b33b      	cbz	r3, 184ea <init_adc_timer+0x6e>
    assert(ctimer != 0);
   1849a:	f7fc f8c7 	bl	1462c <hal_debugger_connected>
   1849e:	b100      	cbz	r0, 184a2 <init_adc_timer+0x26>
   184a0:	be01      	bkpt	0x0001
   184a2:	2300      	movs	r3, #0
   184a4:	461a      	mov	r2, r3
   184a6:	4619      	mov	r1, r3
   184a8:	4618      	mov	r0, r3
   184aa:	f7fc faa9 	bl	14a00 <__assert_func>
    assert(cfg->clk_num == APOLLO3_ADC_CLOCK_3);
   184ae:	f7fc f8bd 	bl	1462c <hal_debugger_connected>
   184b2:	b100      	cbz	r0, 184b6 <init_adc_timer+0x3a>
   184b4:	be01      	bkpt	0x0001
   184b6:	2300      	movs	r3, #0
   184b8:	461a      	mov	r2, r3
   184ba:	4619      	mov	r1, r3
   184bc:	4618      	mov	r0, r3
   184be:	f7fc fa9f 	bl	14a00 <__assert_func>
            ctimer = AM_HAL_CTIMER_TIMERB;
   184c2:	4d21      	ldr	r5, [pc, #132]	; (18548 <init_adc_timer+0xcc>)
   184c4:	e001      	b.n	184ca <init_adc_timer+0x4e>
            ctimer = AM_HAL_CTIMER_BOTH;
   184c6:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    am_hal_ctimer_config_single(cfg->clk_num, ctimer,
   184ca:	7b20      	ldrb	r0, [r4, #12]
   184cc:	f240 2242 	movw	r2, #578	; 0x242
   184d0:	4629      	mov	r1, r5
   184d2:	f000 0007 	and.w	r0, r0, #7
   184d6:	f000 fc59 	bl	18d8c <am_hal_ctimer_config_single>
    if(cfg->timer_ab == APOLLO3_ADC_TIMER_A || cfg->timer_ab == APOLLO3_ADC_TIMER_BOTH) {
   184da:	7b23      	ldrb	r3, [r4, #12]
   184dc:	f013 0318 	ands.w	r3, r3, #24
   184e0:	d006      	beq.n	184f0 <init_adc_timer+0x74>
   184e2:	2b10      	cmp	r3, #16
   184e4:	d004      	beq.n	184f0 <init_adc_timer+0x74>
    uint32_t timer_int = 0;
   184e6:	2000      	movs	r0, #0
   184e8:	e008      	b.n	184fc <init_adc_timer+0x80>
    switch (cfg->timer_ab) {
   184ea:	f64f 75ff 	movw	r5, #65535	; 0xffff
   184ee:	e7ec      	b.n	184ca <init_adc_timer+0x4e>
        timer_int |= g_apollo3_timer_int_lut[0][cfg->clk_num];
   184f0:	7b22      	ldrb	r2, [r4, #12]
   184f2:	f002 0207 	and.w	r2, r2, #7
   184f6:	4915      	ldr	r1, [pc, #84]	; (1854c <init_adc_timer+0xd0>)
   184f8:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(cfg->timer_ab == APOLLO3_ADC_TIMER_B || cfg->timer_ab == APOLLO3_ADC_TIMER_BOTH) {
   184fc:	2b08      	cmp	r3, #8
   184fe:	d001      	beq.n	18504 <init_adc_timer+0x88>
   18500:	2b10      	cmp	r3, #16
   18502:	d107      	bne.n	18514 <init_adc_timer+0x98>
        timer_int |= g_apollo3_timer_int_lut[1][cfg->clk_num];
   18504:	7b23      	ldrb	r3, [r4, #12]
   18506:	f003 0307 	and.w	r3, r3, #7
   1850a:	3304      	adds	r3, #4
   1850c:	4a0f      	ldr	r2, [pc, #60]	; (1854c <init_adc_timer+0xd0>)
   1850e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   18512:	4318      	orrs	r0, r3
    am_hal_ctimer_int_enable(timer_int);
   18514:	f000 fd72 	bl	18ffc <am_hal_ctimer_int_enable>
    am_hal_ctimer_period_set(cfg->clk_num, ctimer, cfg->clk_period, cfg->clk_on_time);
   18518:	7b20      	ldrb	r0, [r4, #12]
   1851a:	68a3      	ldr	r3, [r4, #8]
   1851c:	6862      	ldr	r2, [r4, #4]
   1851e:	4629      	mov	r1, r5
   18520:	f000 0007 	and.w	r0, r0, #7
   18524:	f000 fd0e 	bl	18f44 <am_hal_ctimer_period_set>
    if (cfg->clk_num == APOLLO3_ADC_CLOCK_3) {
   18528:	7b23      	ldrb	r3, [r4, #12]
   1852a:	f003 0307 	and.w	r3, r3, #7
   1852e:	2b03      	cmp	r3, #3
   18530:	d006      	beq.n	18540 <init_adc_timer+0xc4>
    am_hal_ctimer_start(cfg->clk_num, ctimer);
   18532:	7b20      	ldrb	r0, [r4, #12]
   18534:	4629      	mov	r1, r5
   18536:	f000 0007 	and.w	r0, r0, #7
   1853a:	f000 fc67 	bl	18e0c <am_hal_ctimer_start>
}
   1853e:	bd38      	pop	{r3, r4, r5, pc}
        am_hal_ctimer_adc_trigger_enable();
   18540:	f000 fd4a 	bl	18fd8 <am_hal_ctimer_adc_trigger_enable>
   18544:	e7f5      	b.n	18532 <init_adc_timer+0xb6>
   18546:	bf00      	nop
   18548:	ffff0000 	.word	0xffff0000
   1854c:	1000015c 	.word	0x1000015c

00018550 <apollo3_adc_open>:
{
   18550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   18554:	4605      	mov	r5, r0
   18556:	460c      	mov	r4, r1
    if (!adc_config) {
   18558:	4616      	mov	r6, r2
   1855a:	b17a      	cbz	r2, 1857c <apollo3_adc_open+0x2c>
    assert(adc_config != NULL);
   1855c:	b186      	cbz	r6, 18580 <apollo3_adc_open+0x30>
    if (os_started()) {
   1855e:	f7fc fb0f 	bl	14b80 <os_started>
   18562:	4607      	mov	r7, r0
   18564:	b1b0      	cbz	r0, 18594 <apollo3_adc_open+0x44>
        rc = os_mutex_pend(&dev->ad_lock, wait);
   18566:	4621      	mov	r1, r4
   18568:	f105 0024 	add.w	r0, r5, #36	; 0x24
   1856c:	f7fc fe9e 	bl	152ac <os_mutex_pend>
   18570:	4607      	mov	r7, r0
        if (rc != OS_OK) {
   18572:	2800      	cmp	r0, #0
   18574:	d14b      	bne.n	1860e <apollo3_adc_open+0xbe>
        unlock = 1;
   18576:	f04f 0801 	mov.w	r8, #1
   1857a:	e00c      	b.n	18596 <apollo3_adc_open+0x46>
        adc_config = dev->ad_dev.od_init_arg;
   1857c:	6946      	ldr	r6, [r0, #20]
   1857e:	e7ed      	b.n	1855c <apollo3_adc_open+0xc>
    assert(adc_config != NULL);
   18580:	f7fc f854 	bl	1462c <hal_debugger_connected>
   18584:	b100      	cbz	r0, 18588 <apollo3_adc_open+0x38>
   18586:	be01      	bkpt	0x0001
   18588:	2300      	movs	r3, #0
   1858a:	461a      	mov	r2, r3
   1858c:	4619      	mov	r1, r3
   1858e:	4618      	mov	r0, r3
   18590:	f7fc fa36 	bl	14a00 <__assert_func>
    int unlock = 0;
   18594:	4680      	mov	r8, r0
    am_hal_adc_initialize(0, &g_apollo3_adc_handle);
   18596:	4c22      	ldr	r4, [pc, #136]	; (18620 <apollo3_adc_open+0xd0>)
   18598:	4621      	mov	r1, r4
   1859a:	2000      	movs	r0, #0
   1859c:	f000 f962 	bl	18864 <am_hal_adc_initialize>
    am_hal_adc_power_control(g_apollo3_adc_handle, AM_HAL_SYSCTRL_WAKE, false);
   185a0:	2200      	movs	r2, #0
   185a2:	4611      	mov	r1, r2
   185a4:	6820      	ldr	r0, [r4, #0]
   185a6:	f000 fb79 	bl	18c9c <am_hal_adc_power_control>
    am_hal_adc_configure(g_apollo3_adc_handle, &(adc_config->adc_cfg));
   185aa:	4631      	mov	r1, r6
   185ac:	6820      	ldr	r0, [r4, #0]
   185ae:	f000 f9bb 	bl	18928 <am_hal_adc_configure>
    for (int slot = 0; slot < dev->ad_chan_count; slot++) {
   185b2:	2400      	movs	r4, #0
   185b4:	6bab      	ldr	r3, [r5, #56]	; 0x38
   185b6:	42a3      	cmp	r3, r4
   185b8:	dd07      	ble.n	185ca <apollo3_adc_open+0x7a>
        am_hal_adc_configure_slot(g_apollo3_adc_handle, slot, &(adc_config->adc_slot_cfg));
   185ba:	1df2      	adds	r2, r6, #7
   185bc:	4621      	mov	r1, r4
   185be:	4b18      	ldr	r3, [pc, #96]	; (18620 <apollo3_adc_open+0xd0>)
   185c0:	6818      	ldr	r0, [r3, #0]
   185c2:	f000 f9e9 	bl	18998 <am_hal_adc_configure_slot>
    for (int slot = 0; slot < dev->ad_chan_count; slot++) {
   185c6:	3401      	adds	r4, #1
   185c8:	e7f4      	b.n	185b4 <apollo3_adc_open+0x64>
    am_hal_adc_configure_dma(g_apollo3_adc_handle, &(adc_config->adc_dma_cfg));
   185ca:	4c15      	ldr	r4, [pc, #84]	; (18620 <apollo3_adc_open+0xd0>)
   185cc:	f106 010c 	add.w	r1, r6, #12
   185d0:	6820      	ldr	r0, [r4, #0]
   185d2:	f000 fa15 	bl	18a00 <am_hal_adc_configure_dma>
    g_bADCDMAComplete = false;
   185d6:	2300      	movs	r3, #0
   185d8:	4a12      	ldr	r2, [pc, #72]	; (18624 <apollo3_adc_open+0xd4>)
   185da:	7013      	strb	r3, [r2, #0]
    g_bADCDMAError = false;
   185dc:	4a12      	ldr	r2, [pc, #72]	; (18628 <apollo3_adc_open+0xd8>)
   185de:	7013      	strb	r3, [r2, #0]
    am_hal_adc_interrupt_enable(g_apollo3_adc_handle, AM_HAL_ADC_INT_DERR | AM_HAL_ADC_INT_DCMP );
   185e0:	21c0      	movs	r1, #192	; 0xc0
   185e2:	6820      	ldr	r0, [r4, #0]
   185e4:	f000 fa9c 	bl	18b20 <am_hal_adc_interrupt_enable>
    am_hal_adc_enable(g_apollo3_adc_handle);
   185e8:	6820      	ldr	r0, [r4, #0]
   185ea:	f000 fa43 	bl	18a74 <am_hal_adc_enable>
    init_adc_timer(&(adc_config->clk_cfg));
   185ee:	f106 0018 	add.w	r0, r6, #24
   185f2:	f7ff ff43 	bl	1847c <init_adc_timer>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   185f6:	4b0d      	ldr	r3, [pc, #52]	; (1862c <apollo3_adc_open+0xdc>)
   185f8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   185fc:	601a      	str	r2, [r3, #0]
    am_hal_interrupt_master_enable();
   185fe:	f7fc f9f3 	bl	149e8 <am_hal_interrupt_master_enable>
    am_hal_adc_sw_trigger(g_apollo3_adc_handle);
   18602:	6820      	ldr	r0, [r4, #0]
   18604:	f000 fb36 	bl	18c74 <am_hal_adc_sw_trigger>
    if (unlock) {
   18608:	f1b8 0f00 	cmp.w	r8, #0
   1860c:	d102      	bne.n	18614 <apollo3_adc_open+0xc4>
}
   1860e:	4638      	mov	r0, r7
   18610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        os_mutex_release(&dev->ad_lock);
   18614:	f105 0024 	add.w	r0, r5, #36	; 0x24
   18618:	f7fc fde8 	bl	151ec <os_mutex_release>
    return rc;
   1861c:	e7f7      	b.n	1860e <apollo3_adc_open+0xbe>
   1861e:	bf00      	nop
   18620:	100026d0 	.word	0x100026d0
   18624:	100026d4 	.word	0x100026d4
   18628:	100026d5 	.word	0x100026d5
   1862c:	e000e100 	.word	0xe000e100

00018630 <apollo3_adc_dev_init>:
 * initialization callback.  This sets up an apollo3 adc device, so
 * that subsequent lookups to this device allow us to manipulate it.
 */
int
apollo3_adc_dev_init(struct os_dev *odev, void *arg)
{
   18630:	b538      	push	{r3, r4, r5, lr}
   18632:	4604      	mov	r4, r0
   18634:	460d      	mov	r5, r1
    struct adc_dev *dev;
    dev = (struct adc_dev *) odev;

    os_mutex_init(&dev->ad_lock);
   18636:	3024      	adds	r0, #36	; 0x24
   18638:	f7fc fdce 	bl	151d8 <os_mutex_init>

    dev->ad_chans = (void *) g_apollo3_adc_chans;
   1863c:	4b08      	ldr	r3, [pc, #32]	; (18660 <apollo3_adc_dev_init+0x30>)
   1863e:	6363      	str	r3, [r4, #52]	; 0x34
    dev->ad_chan_count = AM_HAL_ADC_MAX_SLOTS;
   18640:	2308      	movs	r3, #8
   18642:	63a3      	str	r3, [r4, #56]	; 0x38
    dev->ad_dev.od_init_arg = (struct adc_cfg *) arg;
   18644:	6165      	str	r5, [r4, #20]

    OS_DEV_SETHANDLERS(odev, apollo3_adc_open, apollo3_adc_close);
   18646:	4b07      	ldr	r3, [pc, #28]	; (18664 <apollo3_adc_dev_init+0x34>)
   18648:	6023      	str	r3, [r4, #0]
   1864a:	4b07      	ldr	r3, [pc, #28]	; (18668 <apollo3_adc_dev_init+0x38>)
   1864c:	60e3      	str	r3, [r4, #12]
    dev->ad_funcs = &apollo3_adc_funcs;
   1864e:	4b07      	ldr	r3, [pc, #28]	; (1866c <apollo3_adc_dev_init+0x3c>)
   18650:	6323      	str	r3, [r4, #48]	; 0x30
  uint32_t vectors = (uint32_t )SCB->VTOR;
   18652:	4b07      	ldr	r3, [pc, #28]	; (18670 <apollo3_adc_dev_init+0x40>)
   18654:	689b      	ldr	r3, [r3, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   18656:	4a07      	ldr	r2, [pc, #28]	; (18674 <apollo3_adc_dev_init+0x44>)
   18658:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else
    NVIC_SetVector(ADC_IRQn, (uint32_t) apollo3_irq_handler);
#endif

    return 0;
}
   1865c:	2000      	movs	r0, #0
   1865e:	bd38      	pop	{r3, r4, r5, pc}
   18660:	100026a0 	.word	0x100026a0
   18664:	00018551 	.word	0x00018551
   18668:	00018425 	.word	0x00018425
   1866c:	0001bbb8 	.word	0x0001bbb8
   18670:	e000ed00 	.word	0xe000ed00
   18674:	0001813d 	.word	0x0001813d

00018678 <uart_hal_blocking_tx>:
    hal_uart_start_rx(uart_hal_dev_get_id(dev));
}

static void
uart_hal_blocking_tx(struct uart_dev *dev, uint8_t byte)
{
   18678:	b508      	push	{r3, lr}
    assert(dev->ud_priv);
   1867a:	6b80      	ldr	r0, [r0, #56]	; 0x38
   1867c:	b118      	cbz	r0, 18686 <uart_hal_blocking_tx+0xe>

    hal_uart_blocking_tx(uart_hal_dev_get_id(dev), byte);
   1867e:	3801      	subs	r0, #1
   18680:	f001 fb86 	bl	19d90 <hal_uart_blocking_tx>
}
   18684:	bd08      	pop	{r3, pc}
    assert(dev->ud_priv);
   18686:	f7fb ffd1 	bl	1462c <hal_debugger_connected>
   1868a:	b100      	cbz	r0, 1868e <uart_hal_blocking_tx+0x16>
   1868c:	be01      	bkpt	0x0001
   1868e:	2300      	movs	r3, #0
   18690:	461a      	mov	r2, r3
   18692:	4619      	mov	r1, r3
   18694:	4618      	mov	r0, r3
   18696:	f7fc f9b3 	bl	14a00 <__assert_func>

0001869a <uart_hal_start_rx>:
{
   1869a:	b508      	push	{r3, lr}
    assert(dev->ud_priv);
   1869c:	6b80      	ldr	r0, [r0, #56]	; 0x38
   1869e:	b118      	cbz	r0, 186a8 <uart_hal_start_rx+0xe>
    hal_uart_start_rx(uart_hal_dev_get_id(dev));
   186a0:	3801      	subs	r0, #1
   186a2:	f001 fb41 	bl	19d28 <hal_uart_start_rx>
}
   186a6:	bd08      	pop	{r3, pc}
    assert(dev->ud_priv);
   186a8:	f7fb ffc0 	bl	1462c <hal_debugger_connected>
   186ac:	b100      	cbz	r0, 186b0 <uart_hal_start_rx+0x16>
   186ae:	be01      	bkpt	0x0001
   186b0:	2300      	movs	r3, #0
   186b2:	461a      	mov	r2, r3
   186b4:	4619      	mov	r1, r3
   186b6:	4618      	mov	r0, r3
   186b8:	f7fc f9a2 	bl	14a00 <__assert_func>

000186bc <uart_hal_start_tx>:
{
   186bc:	b508      	push	{r3, lr}
    assert(dev->ud_priv);
   186be:	6b80      	ldr	r0, [r0, #56]	; 0x38
   186c0:	b118      	cbz	r0, 186ca <uart_hal_start_tx+0xe>
    hal_uart_start_tx(uart_hal_dev_get_id(dev));
   186c2:	3801      	subs	r0, #1
   186c4:	f001 fade 	bl	19c84 <hal_uart_start_tx>
}
   186c8:	bd08      	pop	{r3, pc}
    assert(dev->ud_priv);
   186ca:	f7fb ffaf 	bl	1462c <hal_debugger_connected>
   186ce:	b100      	cbz	r0, 186d2 <uart_hal_start_tx+0x16>
   186d0:	be01      	bkpt	0x0001
   186d2:	2300      	movs	r3, #0
   186d4:	461a      	mov	r2, r3
   186d6:	4619      	mov	r1, r3
   186d8:	4618      	mov	r0, r3
   186da:	f7fc f991 	bl	14a00 <__assert_func>

000186de <uart_hal_resume>:
    return OS_OK;
}

static int
uart_hal_resume(struct os_dev *odev)
{
   186de:	b510      	push	{r4, lr}
   186e0:	b082      	sub	sp, #8
    return (intptr_t)(dev->ud_priv) - 1;
   186e2:	6b84      	ldr	r4, [r0, #56]	; 0x38
    struct uart_conf_port *ucp = &dev->ud_conf_port;
    int rc;

    rc = hal_uart_config(uart_hal_dev_get_id(dev), ucp->uc_speed,
                         ucp->uc_databits, ucp->uc_stopbits,
                         (enum hal_uart_parity)ucp->uc_parity,
   186e4:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
                         (enum hal_uart_flow_ctl)ucp->uc_flow_ctl);
   186e8:	f890 2037 	ldrb.w	r2, [r0, #55]	; 0x37
    rc = hal_uart_config(uart_hal_dev_get_id(dev), ucp->uc_speed,
   186ec:	9201      	str	r2, [sp, #4]
   186ee:	9300      	str	r3, [sp, #0]
   186f0:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
   186f4:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
   186f8:	6b01      	ldr	r1, [r0, #48]	; 0x30
   186fa:	1e60      	subs	r0, r4, #1
   186fc:	f001 fbda 	bl	19eb4 <hal_uart_config>
    if (rc) {
   18700:	b908      	cbnz	r0, 18706 <uart_hal_resume+0x28>
        return OS_EINVAL;
    }

    return OS_OK;
}
   18702:	b002      	add	sp, #8
   18704:	bd10      	pop	{r4, pc}
        return OS_EINVAL;
   18706:	2002      	movs	r0, #2
   18708:	e7fb      	b.n	18702 <uart_hal_resume+0x24>

0001870a <uart_hal_suspend>:
{
   1870a:	b570      	push	{r4, r5, r6, lr}
   1870c:	4606      	mov	r6, r0
   1870e:	460c      	mov	r4, r1
   18710:	4615      	mov	r5, r2
    if (OS_TIME_TICK_GT(suspend_at, os_time_get()) || !force) {
   18712:	f7fd f8dd 	bl	158d0 <os_time_get>
   18716:	1a24      	subs	r4, r4, r0
   18718:	2c00      	cmp	r4, #0
   1871a:	dc06      	bgt.n	1872a <uart_hal_suspend+0x20>
   1871c:	b13d      	cbz	r5, 1872e <uart_hal_suspend+0x24>
    return (intptr_t)(dev->ud_priv) - 1;
   1871e:	6bb0      	ldr	r0, [r6, #56]	; 0x38
    rc = hal_uart_close(uart_hal_dev_get_id(dev));
   18720:	3801      	subs	r0, #1
   18722:	f001 fc61 	bl	19fe8 <hal_uart_close>
    if (rc) {
   18726:	b920      	cbnz	r0, 18732 <uart_hal_suspend+0x28>
}
   18728:	bd70      	pop	{r4, r5, r6, pc}
        return OS_EINVAL;
   1872a:	2002      	movs	r0, #2
   1872c:	e7fc      	b.n	18728 <uart_hal_suspend+0x1e>
   1872e:	2002      	movs	r0, #2
   18730:	e7fa      	b.n	18728 <uart_hal_suspend+0x1e>
        return OS_EINVAL;
   18732:	2002      	movs	r0, #2
   18734:	e7f8      	b.n	18728 <uart_hal_suspend+0x1e>

00018736 <uart_hal_close>:
{
   18736:	b508      	push	{r3, lr}
    return (intptr_t)(dev->ud_priv) - 1;
   18738:	6b80      	ldr	r0, [r0, #56]	; 0x38
    rc = hal_uart_close(uart_hal_dev_get_id(dev));
   1873a:	3801      	subs	r0, #1
   1873c:	f001 fc54 	bl	19fe8 <hal_uart_close>
    if (rc) {
   18740:	b900      	cbnz	r0, 18744 <uart_hal_close+0xe>
}
   18742:	bd08      	pop	{r3, pc}
        return OS_EINVAL;
   18744:	2002      	movs	r0, #2
   18746:	e7fc      	b.n	18742 <uart_hal_close+0xc>

00018748 <uart_hal_open>:
{
   18748:	b550      	push	{r4, r6, lr}
   1874a:	b083      	sub	sp, #12
   1874c:	4606      	mov	r6, r0
    assert(dev->ud_priv);
   1874e:	6b80      	ldr	r0, [r0, #56]	; 0x38
   18750:	2800      	cmp	r0, #0
   18752:	d02b      	beq.n	187ac <uart_hal_open+0x64>
   18754:	4614      	mov	r4, r2
    if (!uc) {
   18756:	2a00      	cmp	r2, #0
   18758:	d032      	beq.n	187c0 <uart_hal_open+0x78>
    if (odev->od_flags & OS_DEV_F_STATUS_OPEN) {
   1875a:	7ef3      	ldrb	r3, [r6, #27]
   1875c:	f013 0f02 	tst.w	r3, #2
   18760:	d130      	bne.n	187c4 <uart_hal_open+0x7c>
    dev->ud_conf_port.uc_databits = uc->uc_databits;
   18762:	7913      	ldrb	r3, [r2, #4]
   18764:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
    dev->ud_conf_port.uc_flow_ctl = uc->uc_flow_ctl;
   18768:	79d3      	ldrb	r3, [r2, #7]
   1876a:	f886 3037 	strb.w	r3, [r6, #55]	; 0x37
    dev->ud_conf_port.uc_parity = uc->uc_parity;
   1876e:	7993      	ldrb	r3, [r2, #6]
   18770:	f886 3036 	strb.w	r3, [r6, #54]	; 0x36
    dev->ud_conf_port.uc_speed = uc->uc_speed;
   18774:	6813      	ldr	r3, [r2, #0]
   18776:	6333      	str	r3, [r6, #48]	; 0x30
    dev->ud_conf_port.uc_stopbits = uc->uc_stopbits;
   18778:	7953      	ldrb	r3, [r2, #5]
   1877a:	f886 3035 	strb.w	r3, [r6, #53]	; 0x35
    rc = hal_uart_init_cbs(uart_hal_dev_get_id(dev), uc->uc_tx_char, uc->uc_tx_done,
   1877e:	6953      	ldr	r3, [r2, #20]
   18780:	9300      	str	r3, [sp, #0]
   18782:	68d3      	ldr	r3, [r2, #12]
   18784:	6912      	ldr	r2, [r2, #16]
   18786:	68a1      	ldr	r1, [r4, #8]
   18788:	3801      	subs	r0, #1
   1878a:	f001 fa5b 	bl	19c44 <hal_uart_init_cbs>
    if (rc) {
   1878e:	b9e0      	cbnz	r0, 187ca <uart_hal_open+0x82>
    return (intptr_t)(dev->ud_priv) - 1;
   18790:	6bb0      	ldr	r0, [r6, #56]	; 0x38
      uc->uc_stopbits, (enum hal_uart_parity)uc->uc_parity, (enum hal_uart_flow_ctl)uc->uc_flow_ctl);
   18792:	79a3      	ldrb	r3, [r4, #6]
   18794:	79e2      	ldrb	r2, [r4, #7]
    rc = hal_uart_config(uart_hal_dev_get_id(dev), uc->uc_speed, uc->uc_databits,
   18796:	9201      	str	r2, [sp, #4]
   18798:	9300      	str	r3, [sp, #0]
   1879a:	7963      	ldrb	r3, [r4, #5]
   1879c:	7922      	ldrb	r2, [r4, #4]
   1879e:	6821      	ldr	r1, [r4, #0]
   187a0:	3801      	subs	r0, #1
   187a2:	f001 fb87 	bl	19eb4 <hal_uart_config>
    if (rc) {
   187a6:	b170      	cbz	r0, 187c6 <uart_hal_open+0x7e>
        return OS_EINVAL;
   187a8:	2002      	movs	r0, #2
   187aa:	e00c      	b.n	187c6 <uart_hal_open+0x7e>
    assert(dev->ud_priv);
   187ac:	f7fb ff3e 	bl	1462c <hal_debugger_connected>
   187b0:	b100      	cbz	r0, 187b4 <uart_hal_open+0x6c>
   187b2:	be01      	bkpt	0x0001
   187b4:	2300      	movs	r3, #0
   187b6:	461a      	mov	r2, r3
   187b8:	4619      	mov	r1, r3
   187ba:	4618      	mov	r0, r3
   187bc:	f7fc f920 	bl	14a00 <__assert_func>
        return OS_EINVAL;
   187c0:	2002      	movs	r0, #2
   187c2:	e000      	b.n	187c6 <uart_hal_open+0x7e>
        return OS_EBUSY;
   187c4:	200b      	movs	r0, #11
}
   187c6:	b003      	add	sp, #12
   187c8:	bd50      	pop	{r4, r6, pc}
        return OS_EINVAL;
   187ca:	2002      	movs	r0, #2
   187cc:	e7fb      	b.n	187c6 <uart_hal_open+0x7e>
	...

000187d0 <uart_hal_init>:
/*
 * Arg points to BSP specific UART configuration.
 */
int
uart_hal_init(struct os_dev *odev, void *arg)
{
   187d0:	b570      	push	{r4, r5, r6, lr}
   187d2:	4604      	mov	r4, r0
   187d4:	460e      	mov	r6, r1
    struct uart_dev *dev;
    char ch;

    dev = (struct uart_dev *)odev;

    ch = odev->od_name[strlen(odev->od_name) - 1];
   187d6:	69c5      	ldr	r5, [r0, #28]
   187d8:	4628      	mov	r0, r5
   187da:	f7fd f9f5 	bl	15bc8 <strlen>
   187de:	3801      	subs	r0, #1
   187e0:	5c28      	ldrb	r0, [r5, r0]
    if (!isdigit((unsigned char)ch)) {
   187e2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
   187e6:	2b09      	cmp	r3, #9
   187e8:	d816      	bhi.n	18818 <uart_hal_init+0x48>
    dev->ud_priv = (void *)((intptr_t)(id + 1));
   187ea:	f1a0 032f 	sub.w	r3, r0, #47	; 0x2f
   187ee:	63a3      	str	r3, [r4, #56]	; 0x38
        return OS_EINVAL;
    }
    uart_hal_dev_set_id(dev, ch - '0');

    OS_DEV_SETHANDLERS(odev, uart_hal_open, uart_hal_close);
   187f0:	4b0a      	ldr	r3, [pc, #40]	; (1881c <uart_hal_init+0x4c>)
   187f2:	6023      	str	r3, [r4, #0]
   187f4:	4b0a      	ldr	r3, [pc, #40]	; (18820 <uart_hal_init+0x50>)
   187f6:	60e3      	str	r3, [r4, #12]
    odev->od_handlers.od_suspend = uart_hal_suspend;
   187f8:	4b0a      	ldr	r3, [pc, #40]	; (18824 <uart_hal_init+0x54>)
   187fa:	6063      	str	r3, [r4, #4]
    odev->od_handlers.od_resume = uart_hal_resume;
   187fc:	4b0a      	ldr	r3, [pc, #40]	; (18828 <uart_hal_init+0x58>)
   187fe:	60a3      	str	r3, [r4, #8]

    dev->ud_funcs.uf_start_tx = uart_hal_start_tx;
   18800:	4b0a      	ldr	r3, [pc, #40]	; (1882c <uart_hal_init+0x5c>)
   18802:	6263      	str	r3, [r4, #36]	; 0x24
    dev->ud_funcs.uf_start_rx = uart_hal_start_rx;
   18804:	4b0a      	ldr	r3, [pc, #40]	; (18830 <uart_hal_init+0x60>)
   18806:	62a3      	str	r3, [r4, #40]	; 0x28
    dev->ud_funcs.uf_blocking_tx = uart_hal_blocking_tx;
   18808:	4b0a      	ldr	r3, [pc, #40]	; (18834 <uart_hal_init+0x64>)
   1880a:	62e3      	str	r3, [r4, #44]	; 0x2c

    hal_uart_init(uart_hal_dev_get_id(dev), arg);
   1880c:	4631      	mov	r1, r6
   1880e:	3830      	subs	r0, #48	; 0x30
   18810:	f001 fad4 	bl	19dbc <hal_uart_init>

    return OS_OK;
   18814:	2000      	movs	r0, #0
}
   18816:	bd70      	pop	{r4, r5, r6, pc}
        return OS_EINVAL;
   18818:	2002      	movs	r0, #2
   1881a:	e7fc      	b.n	18816 <uart_hal_init+0x46>
   1881c:	00018749 	.word	0x00018749
   18820:	00018737 	.word	0x00018737
   18824:	0001870b 	.word	0x0001870b
   18828:	000186df 	.word	0x000186df
   1882c:	000186bd 	.word	0x000186bd
   18830:	0001869b 	.word	0x0001869b
   18834:	00018679 	.word	0x00018679

00018838 <hal_flash_init>:

static uint8_t protected_flash[1];

int
hal_flash_init(void)
{
   18838:	b538      	push	{r3, r4, r5, lr}
    const struct hal_flash *hf;
    uint8_t i;
    int rc = 0;
   1883a:	2500      	movs	r5, #0
    const uint8_t max_id = MYNEWT_VAL(HAL_FLASH_MAX_DEVICE_COUNT) ? MYNEWT_VAL(HAL_FLASH_MAX_DEVICE_COUNT) : 0xFF;

    for (i = 0; i < max_id; i++) {
   1883c:	462c      	mov	r4, r5
   1883e:	e001      	b.n	18844 <hal_flash_init+0xc>
   18840:	3401      	adds	r4, #1
   18842:	b2e4      	uxtb	r4, r4
   18844:	2cff      	cmp	r4, #255	; 0xff
   18846:	d00b      	beq.n	18860 <hal_flash_init+0x28>
        hf = hal_bsp_flash_dev(i);
   18848:	4620      	mov	r0, r4
   1884a:	f7ff fbcd 	bl	17fe8 <hal_bsp_flash_dev>
        if (!hf) {
   1884e:	b138      	cbz	r0, 18860 <hal_flash_init+0x28>
                break;
            } else {
                continue;
            }
        }
        if (hf->hf_itf->hff_init(hf)) {
   18850:	6802      	ldr	r2, [r0, #0]
   18852:	6952      	ldr	r2, [r2, #20]
   18854:	4790      	blx	r2
   18856:	2800      	cmp	r0, #0
   18858:	d0f2      	beq.n	18840 <hal_flash_init+0x8>
            rc = SYS_EIO;
   1885a:	f06f 0504 	mvn.w	r5, #4
   1885e:	e7ef      	b.n	18840 <hal_flash_init+0x8>
        }
    }
    return rc;
}
   18860:	4628      	mov	r0, r5
   18862:	bd38      	pop	{r3, r4, r5, pc}

00018864 <am_hal_adc_initialize>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Validate the module number
    //
    if ( ui32Module >= AM_REG_ADC_NUM_MODULES )
   18864:	2800      	cmp	r0, #0
   18866:	d144      	bne.n	188f2 <am_hal_adc_initialize+0x8e>
{
   18868:	b570      	push	{r4, r5, r6, lr}
   1886a:	4604      	mov	r4, r0
    }

    //
    // Check for valid arguements.
    //
    if ( !ppHandle )
   1886c:	2900      	cmp	r1, #0
   1886e:	d042      	beq.n	188f6 <am_hal_adc_initialize+0x92>
    }

    //
    // Check if the handle is unallocated.
    //
    if ( g_ADCState[ui32Module].prefix.s.bInit )
   18870:	4b23      	ldr	r3, [pc, #140]	; (18900 <am_hal_adc_initialize+0x9c>)
   18872:	eb03 1380 	add.w	r3, r3, r0, lsl #6
   18876:	78db      	ldrb	r3, [r3, #3]
   18878:	f013 0f01 	tst.w	r3, #1
   1887c:	d13d      	bne.n	188fa <am_hal_adc_initialize+0x96>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Initialize the handle.
    //
    g_ADCState[ui32Module].prefix.s.bInit = true;
   1887e:	4820      	ldr	r0, [pc, #128]	; (18900 <am_hal_adc_initialize+0x9c>)
   18880:	01a2      	lsls	r2, r4, #6
   18882:	eb00 1384 	add.w	r3, r0, r4, lsl #6
   18886:	78dd      	ldrb	r5, [r3, #3]
   18888:	f045 0501 	orr.w	r5, r5, #1
   1888c:	70dd      	strb	r5, [r3, #3]
    g_ADCState[ui32Module].prefix.s.magic = AM_HAL_MAGIC_ADC;
   1888e:	5885      	ldr	r5, [r0, r2]
   18890:	4e1c      	ldr	r6, [pc, #112]	; (18904 <am_hal_adc_initialize+0xa0>)
   18892:	f366 0517 	bfi	r5, r6, #0, #24
   18896:	5085      	str	r5, [r0, r2]
    g_ADCState[ui32Module].ui32Module = ui32Module;
   18898:	605c      	str	r4, [r3, #4]

    //
    // Initialize the number of slots configured.
    //
    g_ADCSlotsConfigured = 0;
   1889a:	4a1b      	ldr	r2, [pc, #108]	; (18908 <am_hal_adc_initialize+0xa4>)
   1889c:	2000      	movs	r0, #0
   1889e:	6010      	str	r0, [r2, #0]

    //
    // Return the handle.
    //
    *ppHandle = (void *)&g_ADCState[ui32Module];
   188a0:	600b      	str	r3, [r1, #0]

    //
    // Before returning, grab the temperature trims.
    //
    priv_temp_trims.ui32.ui32CalibrationTemperature =
                  am_hal_flash_load_ui32((uint32_t*)AM_HAL_ADC_CALIB_TEMP_ADDR);
   188a2:	481a      	ldr	r0, [pc, #104]	; (1890c <am_hal_adc_initialize+0xa8>)
   188a4:	f000 fc52 	bl	1914c <am_hal_flash_load_ui32>
    priv_temp_trims.ui32.ui32CalibrationTemperature =
   188a8:	4d19      	ldr	r5, [pc, #100]	; (18910 <am_hal_adc_initialize+0xac>)
   188aa:	6028      	str	r0, [r5, #0]
    priv_temp_trims.ui32.ui32CalibrationVoltage     =
                  am_hal_flash_load_ui32((uint32_t*)AM_HAL_ADC_CALIB_AMBIENT_ADDR);
   188ac:	4819      	ldr	r0, [pc, #100]	; (18914 <am_hal_adc_initialize+0xb0>)
   188ae:	f000 fc4d 	bl	1914c <am_hal_flash_load_ui32>
    priv_temp_trims.ui32.ui32CalibrationVoltage     =
   188b2:	6068      	str	r0, [r5, #4]
    priv_temp_trims.ui32.ui32CalibrationOffset      =
                  am_hal_flash_load_ui32((uint32_t*)AM_HAL_ADC_CALIB_ADC_OFFSET_ADDR);
   188b4:	4818      	ldr	r0, [pc, #96]	; (18918 <am_hal_adc_initialize+0xb4>)
   188b6:	f000 fc49 	bl	1914c <am_hal_flash_load_ui32>
    priv_temp_trims.ui32.ui32CalibrationOffset      =
   188ba:	60a8      	str	r0, [r5, #8]

    if ( (priv_temp_trims.ui32.ui32CalibrationTemperature == 0xffffffff)    ||
   188bc:	682b      	ldr	r3, [r5, #0]
   188be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
   188c2:	d00b      	beq.n	188dc <am_hal_adc_initialize+0x78>
         (priv_temp_trims.ui32.ui32CalibrationVoltage     == 0xffffffff)    ||
   188c4:	686b      	ldr	r3, [r5, #4]
    if ( (priv_temp_trims.ui32.ui32CalibrationTemperature == 0xffffffff)    ||
   188c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
   188ca:	d007      	beq.n	188dc <am_hal_adc_initialize+0x78>
         (priv_temp_trims.ui32.ui32CalibrationVoltage     == 0xffffffff)    ||
   188cc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   188d0:	d004      	beq.n	188dc <am_hal_adc_initialize+0x78>
        priv_temp_trims.flt.fCalibrationOffset      = AM_HAL_ADC_CALIB_ADC_OFFSET_DEFAULT;
        priv_temp_trims.ui32.bMeasured = false;
    }
    else
    {
        priv_temp_trims.ui32.bMeasured = true;
   188d2:	4b0f      	ldr	r3, [pc, #60]	; (18910 <am_hal_adc_initialize+0xac>)
   188d4:	2201      	movs	r2, #1
   188d6:	731a      	strb	r2, [r3, #12]
    }

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   188d8:	4620      	mov	r0, r4
   188da:	e009      	b.n	188f0 <am_hal_adc_initialize+0x8c>
        priv_temp_trims.flt.fCalibrationTemperature = AM_HAL_ADC_CALIB_TEMP_DEFAULT;
   188dc:	4b0c      	ldr	r3, [pc, #48]	; (18910 <am_hal_adc_initialize+0xac>)
   188de:	4a0f      	ldr	r2, [pc, #60]	; (1891c <am_hal_adc_initialize+0xb8>)
   188e0:	601a      	str	r2, [r3, #0]
        priv_temp_trims.flt.fCalibrationVoltage     = AM_HAL_ADC_CALIB_AMBIENT_DEFAULT;
   188e2:	4a0f      	ldr	r2, [pc, #60]	; (18920 <am_hal_adc_initialize+0xbc>)
   188e4:	605a      	str	r2, [r3, #4]
        priv_temp_trims.flt.fCalibrationOffset      = AM_HAL_ADC_CALIB_ADC_OFFSET_DEFAULT;
   188e6:	4a0f      	ldr	r2, [pc, #60]	; (18924 <am_hal_adc_initialize+0xc0>)
   188e8:	609a      	str	r2, [r3, #8]
        priv_temp_trims.ui32.bMeasured = false;
   188ea:	2200      	movs	r2, #0
   188ec:	731a      	strb	r2, [r3, #12]
    return AM_HAL_STATUS_SUCCESS;
   188ee:	4620      	mov	r0, r4
}
   188f0:	bd70      	pop	{r4, r5, r6, pc}
        return AM_HAL_STATUS_OUT_OF_RANGE;
   188f2:	2005      	movs	r0, #5
}
   188f4:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
   188f6:	2006      	movs	r0, #6
   188f8:	e7fa      	b.n	188f0 <am_hal_adc_initialize+0x8c>
        return AM_HAL_STATUS_INVALID_OPERATION;
   188fa:	2007      	movs	r0, #7
   188fc:	e7f8      	b.n	188f0 <am_hal_adc_initialize+0x8c>
   188fe:	bf00      	nop
   18900:	100026dc 	.word	0x100026dc
   18904:	00afafaf 	.word	0x00afafaf
   18908:	100026d8 	.word	0x100026d8
   1890c:	50023840 	.word	0x50023840
   18910:	1000271c 	.word	0x1000271c
   18914:	50023844 	.word	0x50023844
   18918:	50023848 	.word	0x50023848
   1891c:	4395c000 	.word	0x4395c000
   18920:	3f839874 	.word	0x3f839874
   18924:	bb8c47a1 	.word	0xbb8c47a1

00018928 <am_hal_adc_configure>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18928:	b368      	cbz	r0, 18986 <am_hal_adc_configure+0x5e>
   1892a:	6803      	ldr	r3, [r0, #0]
   1892c:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18930:	4a17      	ldr	r2, [pc, #92]	; (18990 <am_hal_adc_configure+0x68>)
   18932:	4293      	cmp	r3, r2
   18934:	d129      	bne.n	1898a <am_hal_adc_configure+0x62>
    ui32Config = 0;

    //
    // Set the ADC clock source.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_CLKSEL, psConfig->eClock);
   18936:	780a      	ldrb	r2, [r1, #0]
   18938:	0612      	lsls	r2, r2, #24
   1893a:	f002 7240 	and.w	r2, r2, #50331648	; 0x3000000

    //
    // Set the ADC trigger polarity.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_TRIGPOL, psConfig->ePolarity);
   1893e:	784b      	ldrb	r3, [r1, #1]
   18940:	04db      	lsls	r3, r3, #19
   18942:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
   18946:	431a      	orrs	r2, r3

    //
    // Set the ADC trigger.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_TRIGSEL, psConfig->eTrigger);
   18948:	788b      	ldrb	r3, [r1, #2]
   1894a:	041b      	lsls	r3, r3, #16
   1894c:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
   18950:	431a      	orrs	r2, r3

    //
    // Set the ADC reference voltage.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_REFSEL, psConfig->eReference);
   18952:	78cb      	ldrb	r3, [r1, #3]
   18954:	021b      	lsls	r3, r3, #8
   18956:	f403 7340 	and.w	r3, r3, #768	; 0x300
   1895a:	4313      	orrs	r3, r2

    //
    // Set the Destructive FIFO read.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_DFIFORDEN, 1);
   1895c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000

    //
    // Set the ADC clock mode.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_CKMODE, psConfig->eClockMode);
   18960:	790a      	ldrb	r2, [r1, #4]
   18962:	0112      	lsls	r2, r2, #4
   18964:	f002 0210 	and.w	r2, r2, #16
   18968:	431a      	orrs	r2, r3

    //
    // Set the ADC low power mode.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_LPMODE, psConfig->ePowerMode);
   1896a:	794b      	ldrb	r3, [r1, #5]
   1896c:	00db      	lsls	r3, r3, #3
   1896e:	f003 0308 	and.w	r3, r3, #8
   18972:	431a      	orrs	r2, r3

    //
    // Set the ADC repetition mode.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_RPTEN, psConfig->eRepeat);
   18974:	798b      	ldrb	r3, [r1, #6]
   18976:	009b      	lsls	r3, r3, #2
   18978:	f003 0304 	and.w	r3, r3, #4
   1897c:	4313      	orrs	r3, r2

    //
    // Set the configuration in the ADC peripheral.
    //
    ADCn(ui32Module)->CFG = ui32Config;
   1897e:	4a05      	ldr	r2, [pc, #20]	; (18994 <am_hal_adc_configure+0x6c>)
   18980:	6013      	str	r3, [r2, #0]

    //
    // Return status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18982:	2000      	movs	r0, #0
   18984:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18986:	2002      	movs	r0, #2
   18988:	4770      	bx	lr
   1898a:	2002      	movs	r0, #2
}
   1898c:	4770      	bx	lr
   1898e:	bf00      	nop
   18990:	01afafaf 	.word	0x01afafaf
   18994:	50010000 	.word	0x50010000

00018998 <am_hal_adc_configure_slot>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18998:	b330      	cbz	r0, 189e8 <am_hal_adc_configure_slot+0x50>
   1899a:	6803      	ldr	r3, [r0, #0]
   1899c:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   189a0:	4814      	ldr	r0, [pc, #80]	; (189f4 <am_hal_adc_configure_slot+0x5c>)
   189a2:	4283      	cmp	r3, r0
   189a4:	d122      	bne.n	189ec <am_hal_adc_configure_slot+0x54>
    }

    //
    // Check the slot number.
    //
    if ( ui32SlotNumber >= AM_HAL_ADC_MAX_SLOTS )
   189a6:	2907      	cmp	r1, #7
   189a8:	d822      	bhi.n	189f0 <am_hal_adc_configure_slot+0x58>
    ui32Config = 0;

    //
    // Set the measurements to average
    //
    ui32Config |= _VAL2FLD(ADC_SL0CFG_ADSEL0, pSlotConfig->eMeasToAvg);
   189aa:	7810      	ldrb	r0, [r2, #0]
   189ac:	0600      	lsls	r0, r0, #24
   189ae:	f000 60e0 	and.w	r0, r0, #117440512	; 0x7000000

    //
    // Set the precision mode.
    //
    ui32Config |= _VAL2FLD(ADC_SL0CFG_PRMODE0, pSlotConfig->ePrecisionMode);
   189b2:	7853      	ldrb	r3, [r2, #1]
   189b4:	041b      	lsls	r3, r3, #16
   189b6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
   189ba:	4318      	orrs	r0, r3

    //
    // Set the channel.
    //
    ui32Config |= _VAL2FLD(ADC_SL0CFG_CHSEL0, pSlotConfig->eChannel);
   189bc:	7893      	ldrb	r3, [r2, #2]
   189be:	021b      	lsls	r3, r3, #8
   189c0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
   189c4:	4318      	orrs	r0, r3

    //
    // Enable window comparison if configured.
    //
    ui32Config |= _VAL2FLD(ADC_SL0CFG_WCEN0, pSlotConfig->bWindowCompare);
   189c6:	78d3      	ldrb	r3, [r2, #3]
   189c8:	005b      	lsls	r3, r3, #1
   189ca:	f003 0302 	and.w	r3, r3, #2
   189ce:	4303      	orrs	r3, r0

    //
    // Enable the slot if configured.
    //
    ui32Config |= _VAL2FLD(ADC_SL0CFG_SLEN0, pSlotConfig->bEnabled);
   189d0:	7912      	ldrb	r2, [r2, #4]
   189d2:	4313      	orrs	r3, r2

    //
    // Locate the correct register for this ADC slot.
    //
    ui32RegOffset = ((uint32_t)&ADCn(ui32Module)->SL0CFG) + (4 * ui32SlotNumber);
   189d4:	4a08      	ldr	r2, [pc, #32]	; (189f8 <am_hal_adc_configure_slot+0x60>)
   189d6:	440a      	add	r2, r1
   189d8:	0092      	lsls	r2, r2, #2

    //
    // Write the register with the caller's configuration value.
    //
    AM_REGVAL(ui32RegOffset) = ui32Config;
   189da:	6013      	str	r3, [r2, #0]

    //
    // Update the nubmer of slots configured.
    //
    g_ADCSlotsConfigured++;
   189dc:	4a07      	ldr	r2, [pc, #28]	; (189fc <am_hal_adc_configure_slot+0x64>)
   189de:	6813      	ldr	r3, [r2, #0]
   189e0:	3301      	adds	r3, #1
   189e2:	6013      	str	r3, [r2, #0]

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   189e4:	2000      	movs	r0, #0
   189e6:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   189e8:	2002      	movs	r0, #2
   189ea:	4770      	bx	lr
   189ec:	2002      	movs	r0, #2
   189ee:	4770      	bx	lr
        return AM_HAL_STATUS_OUT_OF_RANGE;
   189f0:	2005      	movs	r0, #5
}
   189f2:	4770      	bx	lr
   189f4:	01afafaf 	.word	0x01afafaf
   189f8:	14004003 	.word	0x14004003
   189fc:	100026d8 	.word	0x100026d8

00018a00 <am_hal_adc_configure_dma>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18a00:	b368      	cbz	r0, 18a5e <am_hal_adc_configure_dma+0x5e>
   18a02:	6803      	ldr	r3, [r0, #0]
   18a04:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18a08:	4a17      	ldr	r2, [pc, #92]	; (18a68 <am_hal_adc_configure_dma+0x68>)
   18a0a:	4293      	cmp	r3, r2
   18a0c:	d129      	bne.n	18a62 <am_hal_adc_configure_dma+0x62>
    ui32Config |= _VAL2FLD(ADC_DMACFG_DPWROFF, 0);      // DPWROFF not supported!

    //
    // Configure the data to be transferred.
    //
    if ( g_ADCSlotsConfigured > 1 )
   18a0e:	4b17      	ldr	r3, [pc, #92]	; (18a6c <am_hal_adc_configure_dma+0x6c>)
   18a10:	681b      	ldr	r3, [r3, #0]
   18a12:	2b01      	cmp	r3, #1
   18a14:	d920      	bls.n	18a58 <am_hal_adc_configure_dma+0x58>
    {
        // Need slot number to distinguish between slot results.
        ui32Config |= _VAL2FLD(ADC_DMACFG_DMAMSK, ADC_DMACFG_DMAMSK_DIS);
   18a16:	2200      	movs	r2, #0
    }

    //
    // Enable DMA Halt on Status (DMAERR or DMACPL) by default.
    //
    ui32Config |= _VAL2FLD(ADC_DMACFG_DMAHONSTAT, ADC_DMACFG_DMAHONSTAT_EN);
   18a18:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000

    //
    // Configure the DMA dynamic priority handling.
    //
    ui32Config |= _VAL2FLD(ADC_DMACFG_DMADYNPRI, pDMAConfig->bDynamicPriority);
   18a1c:	780b      	ldrb	r3, [r1, #0]
   18a1e:	025b      	lsls	r3, r3, #9
   18a20:	f403 7300 	and.w	r3, r3, #512	; 0x200
   18a24:	431a      	orrs	r2, r3

    //
    // Configure the DMA static priority.
    //
    ui32Config |= _VAL2FLD(ADC_DMACFG_DMAPRI, pDMAConfig->ePriority);
   18a26:	784b      	ldrb	r3, [r1, #1]
   18a28:	021b      	lsls	r3, r3, #8
   18a2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
   18a2e:	4313      	orrs	r3, r2

    //
    // Enable the DMA (does not start until ADC is enabled and triggered).
    //
    ui32Config |= _VAL2FLD(ADC_DMACFG_DMAEN, ADC_DMACFG_DMAEN_EN);
   18a30:	f043 0301 	orr.w	r3, r3, #1

    //
    // Set the DMA configuration.
    //
    ADCn(ui32Module)->DMACFG = ui32Config;
   18a34:	4a0e      	ldr	r2, [pc, #56]	; (18a70 <am_hal_adc_configure_dma+0x70>)
   18a36:	f8c2 3280 	str.w	r3, [r2, #640]	; 0x280

    //
    // Set the DMA transfer count.
    //
    ADCn(ui32Module)->DMATOTCOUNT_b.TOTCOUNT = pDMAConfig->ui32SampleCount;
   18a3a:	8888      	ldrh	r0, [r1, #4]
   18a3c:	f8d2 3288 	ldr.w	r3, [r2, #648]	; 0x288
   18a40:	f360 0391 	bfi	r3, r0, #2, #16
   18a44:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288

    //
    // Set the DMA target address.
    //
    ADCn(ui32Module)->DMATARGADDR = pDMAConfig->ui32TargetAddress;
   18a48:	688b      	ldr	r3, [r1, #8]
   18a4a:	f8c2 328c 	str.w	r3, [r2, #652]	; 0x28c

    //
    // Set the DMA trigger on FIFO 75% full.
    //
    ADCn(ui32Module)->DMATRIGEN = ADC_DMATRIGEN_DFIFO75_Msk;
   18a4e:	2301      	movs	r3, #1
   18a50:	f8c2 3240 	str.w	r3, [r2, #576]	; 0x240

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18a54:	2000      	movs	r0, #0
   18a56:	4770      	bx	lr
        ui32Config |= _VAL2FLD(ADC_DMACFG_DMAMSK, ADC_DMACFG_DMAMSK_EN);
   18a58:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   18a5c:	e7dc      	b.n	18a18 <am_hal_adc_configure_dma+0x18>
        return AM_HAL_STATUS_INVALID_HANDLE;
   18a5e:	2002      	movs	r0, #2
   18a60:	4770      	bx	lr
   18a62:	2002      	movs	r0, #2
}
   18a64:	4770      	bx	lr
   18a66:	bf00      	nop
   18a68:	01afafaf 	.word	0x01afafaf
   18a6c:	100026d8 	.word	0x100026d8
   18a70:	50010000 	.word	0x50010000

00018a74 <am_hal_adc_enable>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18a74:	b1a0      	cbz	r0, 18aa0 <am_hal_adc_enable+0x2c>
   18a76:	6803      	ldr	r3, [r0, #0]
   18a78:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18a7c:	490b      	ldr	r1, [pc, #44]	; (18aac <am_hal_adc_enable+0x38>)
   18a7e:	428b      	cmp	r3, r1
   18a80:	d110      	bne.n	18aa4 <am_hal_adc_enable+0x30>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    if ( pADCState->prefix.s.bEnable )
   18a82:	78c3      	ldrb	r3, [r0, #3]
   18a84:	f013 0f02 	tst.w	r3, #2
   18a88:	d10e      	bne.n	18aa8 <am_hal_adc_enable+0x34>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Enable the ADC.
    //
    ADCn(ui32Module)->CFG_b.ADCEN = 0x1;
   18a8a:	4909      	ldr	r1, [pc, #36]	; (18ab0 <am_hal_adc_enable+0x3c>)
   18a8c:	680b      	ldr	r3, [r1, #0]
   18a8e:	f043 0301 	orr.w	r3, r3, #1
   18a92:	600b      	str	r3, [r1, #0]

    //
    // Set flag to indicate module is enabled.
    //
    pADCState->prefix.s.bEnable = true;
   18a94:	78c3      	ldrb	r3, [r0, #3]
   18a96:	f043 0302 	orr.w	r3, r3, #2
   18a9a:	70c3      	strb	r3, [r0, #3]

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18a9c:	2000      	movs	r0, #0
   18a9e:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18aa0:	2002      	movs	r0, #2
   18aa2:	4770      	bx	lr
   18aa4:	2002      	movs	r0, #2
   18aa6:	4770      	bx	lr
        return AM_HAL_STATUS_SUCCESS;
   18aa8:	2000      	movs	r0, #0
}
   18aaa:	4770      	bx	lr
   18aac:	01afafaf 	.word	0x01afafaf
   18ab0:	50010000 	.word	0x50010000

00018ab4 <am_hal_adc_disable>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18ab4:	b180      	cbz	r0, 18ad8 <am_hal_adc_disable+0x24>
   18ab6:	6803      	ldr	r3, [r0, #0]
   18ab8:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18abc:	4908      	ldr	r1, [pc, #32]	; (18ae0 <am_hal_adc_disable+0x2c>)
   18abe:	428b      	cmp	r3, r1
   18ac0:	d10c      	bne.n	18adc <am_hal_adc_disable+0x28>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Disable the ADC.
    //
    ADCn(ui32Module)->CFG_b.ADCEN = 0x0;
   18ac2:	4b08      	ldr	r3, [pc, #32]	; (18ae4 <am_hal_adc_disable+0x30>)
   18ac4:	6819      	ldr	r1, [r3, #0]
   18ac6:	f36f 0100 	bfc	r1, #0, #1
   18aca:	6019      	str	r1, [r3, #0]

    //
    // Set flag to indicate module is disabled.
    //
    pADCState->prefix.s.bEnable = false;
   18acc:	78c3      	ldrb	r3, [r0, #3]
   18ace:	f36f 0341 	bfc	r3, #1, #1
   18ad2:	70c3      	strb	r3, [r0, #3]

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18ad4:	2000      	movs	r0, #0
   18ad6:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18ad8:	2002      	movs	r0, #2
   18ada:	4770      	bx	lr
   18adc:	2002      	movs	r0, #2
}
   18ade:	4770      	bx	lr
   18ae0:	01afafaf 	.word	0x01afafaf
   18ae4:	50010000 	.word	0x50010000

00018ae8 <am_hal_adc_deinitialize>:
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18ae8:	b1a0      	cbz	r0, 18b14 <am_hal_adc_deinitialize+0x2c>
{
   18aea:	b510      	push	{r4, lr}
   18aec:	4604      	mov	r4, r0
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18aee:	6803      	ldr	r3, [r0, #0]
   18af0:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18af4:	4a09      	ldr	r2, [pc, #36]	; (18b1c <am_hal_adc_deinitialize+0x34>)
   18af6:	4293      	cmp	r3, r2
   18af8:	d10e      	bne.n	18b18 <am_hal_adc_deinitialize+0x30>
    if ( pADCState->prefix.s.bEnable )
   18afa:	78c3      	ldrb	r3, [r0, #3]
   18afc:	f013 0f02 	tst.w	r3, #2
   18b00:	d105      	bne.n	18b0e <am_hal_adc_deinitialize+0x26>
    uint32_t            status = AM_HAL_STATUS_SUCCESS;
   18b02:	2000      	movs	r0, #0
    pADCState->prefix.s.bInit = false;
   18b04:	78e3      	ldrb	r3, [r4, #3]
   18b06:	f36f 0300 	bfc	r3, #0, #1
   18b0a:	70e3      	strb	r3, [r4, #3]
}
   18b0c:	bd10      	pop	{r4, pc}
        status = am_hal_adc_disable(pHandle);
   18b0e:	f7ff ffd1 	bl	18ab4 <am_hal_adc_disable>
   18b12:	e7f7      	b.n	18b04 <am_hal_adc_deinitialize+0x1c>
        return AM_HAL_STATUS_INVALID_HANDLE;
   18b14:	2002      	movs	r0, #2
}
   18b16:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18b18:	2002      	movs	r0, #2
   18b1a:	e7f7      	b.n	18b0c <am_hal_adc_deinitialize+0x24>
   18b1c:	01afafaf 	.word	0x01afafaf

00018b20 <am_hal_adc_interrupt_enable>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18b20:	b168      	cbz	r0, 18b3e <am_hal_adc_interrupt_enable+0x1e>
   18b22:	6803      	ldr	r3, [r0, #0]
   18b24:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18b28:	4a07      	ldr	r2, [pc, #28]	; (18b48 <am_hal_adc_interrupt_enable+0x28>)
   18b2a:	4293      	cmp	r3, r2
   18b2c:	d109      	bne.n	18b42 <am_hal_adc_interrupt_enable+0x22>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Enable the interrupts.
    //
    ADCn(ui32Module)->INTEN |= ui32IntMask;
   18b2e:	4a07      	ldr	r2, [pc, #28]	; (18b4c <am_hal_adc_interrupt_enable+0x2c>)
   18b30:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   18b34:	4319      	orrs	r1, r3
   18b36:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18b3a:	2000      	movs	r0, #0
   18b3c:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18b3e:	2002      	movs	r0, #2
   18b40:	4770      	bx	lr
   18b42:	2002      	movs	r0, #2
}
   18b44:	4770      	bx	lr
   18b46:	bf00      	nop
   18b48:	01afafaf 	.word	0x01afafaf
   18b4c:	50010000 	.word	0x50010000

00018b50 <am_hal_adc_interrupt_disable>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18b50:	b170      	cbz	r0, 18b70 <am_hal_adc_interrupt_disable+0x20>
   18b52:	6803      	ldr	r3, [r0, #0]
   18b54:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18b58:	4a07      	ldr	r2, [pc, #28]	; (18b78 <am_hal_adc_interrupt_disable+0x28>)
   18b5a:	4293      	cmp	r3, r2
   18b5c:	d10a      	bne.n	18b74 <am_hal_adc_interrupt_disable+0x24>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Disable the interrupts.
    //
    ADCn(ui32Module)->INTEN &= ~ui32IntMask;
   18b5e:	4a07      	ldr	r2, [pc, #28]	; (18b7c <am_hal_adc_interrupt_disable+0x2c>)
   18b60:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   18b64:	ea23 0101 	bic.w	r1, r3, r1
   18b68:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18b6c:	2000      	movs	r0, #0
   18b6e:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18b70:	2002      	movs	r0, #2
   18b72:	4770      	bx	lr
   18b74:	2002      	movs	r0, #2
}
   18b76:	4770      	bx	lr
   18b78:	01afafaf 	.word	0x01afafaf
   18b7c:	50010000 	.word	0x50010000

00018b80 <am_hal_adc_interrupt_status>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18b80:	b1a8      	cbz	r0, 18bae <am_hal_adc_interrupt_status+0x2e>
   18b82:	6803      	ldr	r3, [r0, #0]
   18b84:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18b88:	480b      	ldr	r0, [pc, #44]	; (18bb8 <am_hal_adc_interrupt_status+0x38>)
   18b8a:	4283      	cmp	r3, r0
   18b8c:	d111      	bne.n	18bb2 <am_hal_adc_interrupt_status+0x32>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // if requested, only return the interrupts that are enabled.
    //
    if ( bEnabledOnly )
   18b8e:	b142      	cbz	r2, 18ba2 <am_hal_adc_interrupt_status+0x22>
    {
        uint32_t ui32RetVal = ADCn(ui32Module)->INTSTAT;
   18b90:	4a0a      	ldr	r2, [pc, #40]	; (18bbc <am_hal_adc_interrupt_status+0x3c>)
   18b92:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
        *pui32Status = ADCn(ui32Module)->INTEN & ui32RetVal;
   18b96:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   18b9a:	4003      	ands	r3, r0
   18b9c:	600b      	str	r3, [r1, #0]
    }

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18b9e:	2000      	movs	r0, #0
   18ba0:	4770      	bx	lr
        *pui32Status = ADCn(ui32Module)->INTSTAT;
   18ba2:	4b06      	ldr	r3, [pc, #24]	; (18bbc <am_hal_adc_interrupt_status+0x3c>)
   18ba4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
   18ba8:	600b      	str	r3, [r1, #0]
    return AM_HAL_STATUS_SUCCESS;
   18baa:	2000      	movs	r0, #0
   18bac:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18bae:	2002      	movs	r0, #2
   18bb0:	4770      	bx	lr
   18bb2:	2002      	movs	r0, #2
}
   18bb4:	4770      	bx	lr
   18bb6:	bf00      	nop
   18bb8:	01afafaf 	.word	0x01afafaf
   18bbc:	50010000 	.word	0x50010000

00018bc0 <am_hal_adc_interrupt_clear>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18bc0:	b150      	cbz	r0, 18bd8 <am_hal_adc_interrupt_clear+0x18>
   18bc2:	6803      	ldr	r3, [r0, #0]
   18bc4:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18bc8:	4a05      	ldr	r2, [pc, #20]	; (18be0 <am_hal_adc_interrupt_clear+0x20>)
   18bca:	4293      	cmp	r3, r2
   18bcc:	d106      	bne.n	18bdc <am_hal_adc_interrupt_clear+0x1c>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Clear the interrupts.
    //
    ADCn(ui32Module)->INTCLR = ui32IntMask;
   18bce:	4b05      	ldr	r3, [pc, #20]	; (18be4 <am_hal_adc_interrupt_clear+0x24>)
   18bd0:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18bd4:	2000      	movs	r0, #0
   18bd6:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18bd8:	2002      	movs	r0, #2
   18bda:	4770      	bx	lr
   18bdc:	2002      	movs	r0, #2
}
   18bde:	4770      	bx	lr
   18be0:	01afafaf 	.word	0x01afafaf
   18be4:	50010000 	.word	0x50010000

00018be8 <am_hal_adc_samples_read>:
//*****************************************************************************
uint32_t am_hal_adc_samples_read(void *pHandle, bool bFullSample,
                                 uint32_t *pui32InSampleBuffer,
                                 uint32_t *pui32InOutNumberSamples,
                                 am_hal_adc_sample_t *pui32OutBuffer)
{
   18be8:	b470      	push	{r4, r5, r6}
   18bea:	9c03      	ldr	r4, [sp, #12]
    uint32_t      ui32Sample;
    uint32_t      ui32RequestedSamples = *pui32InOutNumberSamples;
   18bec:	681e      	ldr	r6, [r3, #0]

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18bee:	2800      	cmp	r0, #0
   18bf0:	d035      	beq.n	18c5e <am_hal_adc_samples_read+0x76>
   18bf2:	6800      	ldr	r0, [r0, #0]
   18bf4:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
   18bf8:	4d1c      	ldr	r5, [pc, #112]	; (18c6c <am_hal_adc_samples_read+0x84>)
   18bfa:	42a8      	cmp	r0, r5
   18bfc:	d131      	bne.n	18c62 <am_hal_adc_samples_read+0x7a>
    }

    //
    // Check the output sample buffer pointer.
    //
    if ( NULL == pui32OutBuffer )
   18bfe:	b394      	cbz	r4, 18c66 <am_hal_adc_samples_read+0x7e>
        return AM_HAL_STATUS_INVALID_ARG;
    }
#endif // AM_HAL_DISABLE_API_VALIDATION


    *pui32InOutNumberSamples = 0;
   18c00:	2000      	movs	r0, #0
   18c02:	6018      	str	r0, [r3, #0]

    //
    // Check if we are reading directly from FIFO or DMA SRAM buffer.
    //
    if ( NULL == pui32InSampleBuffer )
   18c04:	b1fa      	cbz	r2, 18c46 <am_hal_adc_samples_read+0x5e>
        //
        // Process the samples from the provided sample buffer
        //
        do
        {
            pui32OutBuffer->ui32Slot   = AM_HAL_ADC_FIFO_SLOT(*pui32InSampleBuffer);
   18c06:	6811      	ldr	r1, [r2, #0]
   18c08:	f3c1 7102 	ubfx	r1, r1, #28, #3
   18c0c:	6061      	str	r1, [r4, #4]
            pui32OutBuffer->ui32Sample = AM_HAL_ADC_FIFO_SAMPLE(*pui32InSampleBuffer);
   18c0e:	f852 1b04 	ldr.w	r1, [r2], #4
   18c12:	f3c1 118d 	ubfx	r1, r1, #6, #14
   18c16:	f844 1b08 	str.w	r1, [r4], #8
            pui32InSampleBuffer++;
            pui32OutBuffer++;
            (*pui32InOutNumberSamples)++;
   18c1a:	6819      	ldr	r1, [r3, #0]
   18c1c:	3101      	adds	r1, #1
   18c1e:	6019      	str	r1, [r3, #0]
        } while (*pui32InOutNumberSamples < ui32RequestedSamples);
   18c20:	42b1      	cmp	r1, r6
   18c22:	d3f0      	bcc.n	18c06 <am_hal_adc_samples_read+0x1e>
    }

    //
    // Return FIFO valid bits.
    //
    return AM_HAL_STATUS_SUCCESS;
   18c24:	2000      	movs	r0, #0
}
   18c26:	bc70      	pop	{r4, r5, r6}
   18c28:	4770      	bx	lr
                                         AM_HAL_ADC_FIFO_FULL_SAMPLE(ui32Sample) :
   18c2a:	f3c2 108d 	ubfx	r0, r2, #6, #14
            pui32OutBuffer->ui32Sample = bFullSample                             ?
   18c2e:	f844 0b08 	str.w	r0, [r4], #8
            (*pui32InOutNumberSamples)++;
   18c32:	681d      	ldr	r5, [r3, #0]
   18c34:	3501      	adds	r5, #1
   18c36:	601d      	str	r5, [r3, #0]
        } while ((AM_HAL_ADC_FIFO_COUNT(ui32Sample) > 0) &&
   18c38:	f3c2 5007 	ubfx	r0, r2, #20, #8
                 (*pui32InOutNumberSamples < ui32RequestedSamples));
   18c3c:	f012 6f7f 	tst.w	r2, #267386880	; 0xff00000
   18c40:	d0f1      	beq.n	18c26 <am_hal_adc_samples_read+0x3e>
        } while ((AM_HAL_ADC_FIFO_COUNT(ui32Sample) > 0) &&
   18c42:	42b5      	cmp	r5, r6
   18c44:	d209      	bcs.n	18c5a <am_hal_adc_samples_read+0x72>
            ui32Sample = ADCn(ui32Module)->FIFOPR;
   18c46:	4a0a      	ldr	r2, [pc, #40]	; (18c70 <am_hal_adc_samples_read+0x88>)
   18c48:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
            pui32OutBuffer->ui32Slot   = AM_HAL_ADC_FIFO_SLOT(ui32Sample);
   18c4a:	f3c2 7002 	ubfx	r0, r2, #28, #3
   18c4e:	6060      	str	r0, [r4, #4]
                                         AM_HAL_ADC_FIFO_FULL_SAMPLE(ui32Sample) :
   18c50:	2900      	cmp	r1, #0
   18c52:	d0ea      	beq.n	18c2a <am_hal_adc_samples_read+0x42>
   18c54:	f3c2 0013 	ubfx	r0, r2, #0, #20
   18c58:	e7e9      	b.n	18c2e <am_hal_adc_samples_read+0x46>
    return AM_HAL_STATUS_SUCCESS;
   18c5a:	2000      	movs	r0, #0
   18c5c:	e7e3      	b.n	18c26 <am_hal_adc_samples_read+0x3e>
        return AM_HAL_STATUS_INVALID_HANDLE;
   18c5e:	2002      	movs	r0, #2
   18c60:	e7e1      	b.n	18c26 <am_hal_adc_samples_read+0x3e>
   18c62:	2002      	movs	r0, #2
   18c64:	e7df      	b.n	18c26 <am_hal_adc_samples_read+0x3e>
        return AM_HAL_STATUS_INVALID_ARG;
   18c66:	2006      	movs	r0, #6
   18c68:	e7dd      	b.n	18c26 <am_hal_adc_samples_read+0x3e>
   18c6a:	bf00      	nop
   18c6c:	01afafaf 	.word	0x01afafaf
   18c70:	50010000 	.word	0x50010000

00018c74 <am_hal_adc_sw_trigger>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18c74:	b150      	cbz	r0, 18c8c <am_hal_adc_sw_trigger+0x18>
   18c76:	6803      	ldr	r3, [r0, #0]
   18c78:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18c7c:	4a05      	ldr	r2, [pc, #20]	; (18c94 <am_hal_adc_sw_trigger+0x20>)
   18c7e:	4293      	cmp	r3, r2
   18c80:	d106      	bne.n	18c90 <am_hal_adc_sw_trigger+0x1c>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Write to the Software trigger register in the ADC.
    //
    ADCn(ui32Module)->SWT = 0x37;
   18c82:	4b05      	ldr	r3, [pc, #20]	; (18c98 <am_hal_adc_sw_trigger+0x24>)
   18c84:	2237      	movs	r2, #55	; 0x37
   18c86:	609a      	str	r2, [r3, #8]

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18c88:	2000      	movs	r0, #0
   18c8a:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18c8c:	2002      	movs	r0, #2
   18c8e:	4770      	bx	lr
   18c90:	2002      	movs	r0, #2
}
   18c92:	4770      	bx	lr
   18c94:	01afafaf 	.word	0x01afafaf
   18c98:	50010000 	.word	0x50010000

00018c9c <am_hal_adc_power_control>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18c9c:	2800      	cmp	r0, #0
   18c9e:	d053      	beq.n	18d48 <am_hal_adc_power_control+0xac>
{
   18ca0:	b538      	push	{r3, r4, r5, lr}
   18ca2:	4615      	mov	r5, r2
   18ca4:	4604      	mov	r4, r0
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18ca6:	6803      	ldr	r3, [r0, #0]
   18ca8:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18cac:	4a2b      	ldr	r2, [pc, #172]	; (18d5c <am_hal_adc_power_control+0xc0>)
   18cae:	4293      	cmp	r3, r2
   18cb0:	d14c      	bne.n	18d4c <am_hal_adc_power_control+0xb0>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Decode the requested power state and update MSPI operation accordingly.
    //
    switch (ePowerState)
   18cb2:	b329      	cbz	r1, 18d00 <am_hal_adc_power_control+0x64>
   18cb4:	3901      	subs	r1, #1
   18cb6:	b2c9      	uxtb	r1, r1
   18cb8:	2901      	cmp	r1, #1
   18cba:	d849      	bhi.n	18d50 <am_hal_adc_power_control+0xb4>
            }
            break;

        case AM_HAL_SYSCTRL_NORMALSLEEP:
        case AM_HAL_SYSCTRL_DEEPSLEEP:
            if ( bRetainState )
   18cbc:	b1dd      	cbz	r5, 18cf6 <am_hal_adc_power_control+0x5a>
            {
                pADCState->registerState.regSL0CFG  = ADCn(ui32Module)->SL0CFG;
   18cbe:	4b28      	ldr	r3, [pc, #160]	; (18d60 <am_hal_adc_power_control+0xc4>)
   18cc0:	68da      	ldr	r2, [r3, #12]
   18cc2:	6142      	str	r2, [r0, #20]
                pADCState->registerState.regSL1CFG  = ADCn(ui32Module)->SL1CFG;
   18cc4:	691a      	ldr	r2, [r3, #16]
   18cc6:	6182      	str	r2, [r0, #24]
                pADCState->registerState.regSL2CFG  = ADCn(ui32Module)->SL2CFG;
   18cc8:	695a      	ldr	r2, [r3, #20]
   18cca:	61c2      	str	r2, [r0, #28]
                pADCState->registerState.regSL3CFG  = ADCn(ui32Module)->SL3CFG;
   18ccc:	699a      	ldr	r2, [r3, #24]
   18cce:	6202      	str	r2, [r0, #32]
                pADCState->registerState.regSL4CFG  = ADCn(ui32Module)->SL4CFG;
   18cd0:	69da      	ldr	r2, [r3, #28]
   18cd2:	6242      	str	r2, [r0, #36]	; 0x24
                pADCState->registerState.regSL5CFG  = ADCn(ui32Module)->SL5CFG;
   18cd4:	6a1a      	ldr	r2, [r3, #32]
   18cd6:	6282      	str	r2, [r0, #40]	; 0x28
                pADCState->registerState.regSL6CFG  = ADCn(ui32Module)->SL6CFG;
   18cd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   18cda:	62c2      	str	r2, [r0, #44]	; 0x2c
                pADCState->registerState.regSL7CFG  = ADCn(ui32Module)->SL7CFG;
   18cdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   18cde:	6302      	str	r2, [r0, #48]	; 0x30
                pADCState->registerState.regWULIM   = ADCn(ui32Module)->WULIM;
   18ce0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   18ce2:	6342      	str	r2, [r0, #52]	; 0x34
                pADCState->registerState.regWLLIM   = ADCn(ui32Module)->WLLIM;
   18ce4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   18ce6:	6382      	str	r2, [r0, #56]	; 0x38
                pADCState->registerState.regINTEN   = ADCn(ui32Module)->INTEN;
   18ce8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   18cec:	63c2      	str	r2, [r0, #60]	; 0x3c
                pADCState->registerState.regCFG     = ADCn(ui32Module)->CFG;
   18cee:	681b      	ldr	r3, [r3, #0]
   18cf0:	6103      	str	r3, [r0, #16]

                pADCState->registerState.bValid     = true;
   18cf2:	2301      	movs	r3, #1
   18cf4:	7303      	strb	r3, [r0, #12]
            }

            //
            // Disable the ADC power domain.
            //
            am_hal_pwrctrl_periph_disable(AM_HAL_PWRCTRL_PERIPH_ADC);
   18cf6:	200a      	movs	r0, #10
   18cf8:	f000 fac2 	bl	19280 <am_hal_pwrctrl_periph_disable>
    }

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18cfc:	2000      	movs	r0, #0
            break;
   18cfe:	e026      	b.n	18d4e <am_hal_adc_power_control+0xb2>
            if ( bRetainState  &&  !pADCState->registerState.bValid )
   18d00:	b10d      	cbz	r5, 18d06 <am_hal_adc_power_control+0x6a>
   18d02:	7b03      	ldrb	r3, [r0, #12]
   18d04:	b333      	cbz	r3, 18d54 <am_hal_adc_power_control+0xb8>
            am_hal_pwrctrl_periph_enable(AM_HAL_PWRCTRL_PERIPH_ADC);
   18d06:	200a      	movs	r0, #10
   18d08:	f000 fa72 	bl	191f0 <am_hal_pwrctrl_periph_enable>
            if ( bRetainState )
   18d0c:	b325      	cbz	r5, 18d58 <am_hal_adc_power_control+0xbc>
                ADCn(ui32Module)->SL0CFG = pADCState->registerState.regSL0CFG;
   18d0e:	6962      	ldr	r2, [r4, #20]
   18d10:	4b13      	ldr	r3, [pc, #76]	; (18d60 <am_hal_adc_power_control+0xc4>)
   18d12:	60da      	str	r2, [r3, #12]
                ADCn(ui32Module)->SL1CFG = pADCState->registerState.regSL1CFG;
   18d14:	69a2      	ldr	r2, [r4, #24]
   18d16:	611a      	str	r2, [r3, #16]
                ADCn(ui32Module)->SL2CFG = pADCState->registerState.regSL2CFG;
   18d18:	69e2      	ldr	r2, [r4, #28]
   18d1a:	615a      	str	r2, [r3, #20]
                ADCn(ui32Module)->SL3CFG = pADCState->registerState.regSL3CFG;
   18d1c:	6a22      	ldr	r2, [r4, #32]
   18d1e:	619a      	str	r2, [r3, #24]
                ADCn(ui32Module)->SL4CFG = pADCState->registerState.regSL4CFG;
   18d20:	6a62      	ldr	r2, [r4, #36]	; 0x24
   18d22:	61da      	str	r2, [r3, #28]
                ADCn(ui32Module)->SL5CFG = pADCState->registerState.regSL5CFG;
   18d24:	6aa2      	ldr	r2, [r4, #40]	; 0x28
   18d26:	621a      	str	r2, [r3, #32]
                ADCn(ui32Module)->SL6CFG = pADCState->registerState.regSL6CFG;
   18d28:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   18d2a:	625a      	str	r2, [r3, #36]	; 0x24
                ADCn(ui32Module)->SL7CFG = pADCState->registerState.regSL7CFG;
   18d2c:	6b22      	ldr	r2, [r4, #48]	; 0x30
   18d2e:	629a      	str	r2, [r3, #40]	; 0x28
                ADCn(ui32Module)->WULIM  = pADCState->registerState.regWULIM;
   18d30:	6b62      	ldr	r2, [r4, #52]	; 0x34
   18d32:	62da      	str	r2, [r3, #44]	; 0x2c
                ADCn(ui32Module)->WLLIM  = pADCState->registerState.regWLLIM;
   18d34:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   18d36:	631a      	str	r2, [r3, #48]	; 0x30
                ADCn(ui32Module)->INTEN  = pADCState->registerState.regINTEN;
   18d38:	6be2      	ldr	r2, [r4, #60]	; 0x3c
   18d3a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
                ADCn(ui32Module)->CFG    = pADCState->registerState.regCFG;
   18d3e:	6922      	ldr	r2, [r4, #16]
   18d40:	601a      	str	r2, [r3, #0]
                pADCState->registerState.bValid     = false;
   18d42:	2000      	movs	r0, #0
   18d44:	7320      	strb	r0, [r4, #12]
   18d46:	e002      	b.n	18d4e <am_hal_adc_power_control+0xb2>
        return AM_HAL_STATUS_INVALID_HANDLE;
   18d48:	2002      	movs	r0, #2
}
   18d4a:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18d4c:	2002      	movs	r0, #2
}
   18d4e:	bd38      	pop	{r3, r4, r5, pc}
    switch (ePowerState)
   18d50:	2006      	movs	r0, #6
   18d52:	e7fc      	b.n	18d4e <am_hal_adc_power_control+0xb2>
                return AM_HAL_STATUS_INVALID_OPERATION;
   18d54:	2007      	movs	r0, #7
   18d56:	e7fa      	b.n	18d4e <am_hal_adc_power_control+0xb2>
    return AM_HAL_STATUS_SUCCESS;
   18d58:	2000      	movs	r0, #0
   18d5a:	e7f8      	b.n	18d4e <am_hal_adc_power_control+0xb2>
   18d5c:	01afafaf 	.word	0x01afafaf
   18d60:	50010000 	.word	0x50010000

00018d64 <ctimer_clr>:
// the CLR bit at that time.
//
//*****************************************************************************
static void
ctimer_clr(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
   18d64:	b570      	push	{r4, r5, r6, lr}
   18d66:	b082      	sub	sp, #8
   18d68:	460c      	mov	r4, r1
    //
    // Find the address of the correct control register and set the CLR bit
    // for the timer segment in that control register.
    //
    volatile uint32_t *pui32ConfigReg =
        (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   18d6a:	0145      	lsls	r5, r0, #5
   18d6c:	4e06      	ldr	r6, [pc, #24]	; (18d88 <ctimer_clr+0x24>)

    AM_CRITICAL_BEGIN
   18d6e:	f7fb fe3f 	bl	149f0 <am_hal_interrupt_master_disable>
   18d72:	9001      	str	r0, [sp, #4]
    AM_REGVAL(pui32ConfigReg) |= (ui32TimerSegment &
   18d74:	59a9      	ldr	r1, [r5, r6]
   18d76:	f004 2408 	and.w	r4, r4, #134219776	; 0x8000800
   18d7a:	430c      	orrs	r4, r1
   18d7c:	51ac      	str	r4, [r5, r6]
                                  (CTIMER_CTRL0_TMRA0CLR_Msk |
                                   CTIMER_CTRL0_TMRB0CLR_Msk));
    AM_CRITICAL_END
   18d7e:	9801      	ldr	r0, [sp, #4]
   18d80:	f7fb fe3a 	bl	149f8 <am_hal_interrupt_master_set>

} // ctimer_clr()
   18d84:	b002      	add	sp, #8
   18d86:	bd70      	pop	{r4, r5, r6, pc}
   18d88:	4000800c 	.word	0x4000800c

00018d8c <am_hal_ctimer_config_single>:
//*****************************************************************************
void
am_hal_ctimer_config_single(uint32_t ui32TimerNumber,
                            uint32_t ui32TimerSegment,
                            uint32_t ui32ConfigVal)
{
   18d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   18d90:	b082      	sub	sp, #8
   18d92:	4606      	mov	r6, r0
   18d94:	460c      	mov	r4, r1
   18d96:	4615      	mov	r5, r2

    //
    // Make sure the timer is completely initialized on configuration by
    // setting the CLR bit.
    //
    ctimer_clr(ui32TimerNumber, ui32TimerSegment);
   18d98:	f7ff ffe4 	bl	18d64 <ctimer_clr>

    //
    // Find the correct register to write based on the timer number.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   18d9c:	ea4f 1846 	mov.w	r8, r6, lsl #5
   18da0:	4f18      	ldr	r7, [pc, #96]	; (18e04 <am_hal_ctimer_config_single+0x78>)

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN
   18da2:	f7fb fe25 	bl	149f0 <am_hal_interrupt_master_disable>
   18da6:	9001      	str	r0, [sp, #4]
    uint32_t ui32WriteVal;

    //
    // Save the value that's already in the register.
    //
    ui32WriteVal = AM_REGVAL(pui32ConfigReg);
   18da8:	f858 3007 	ldr.w	r3, [r8, r7]

    //
    // If we're working with TIMERB, we need to shift our configuration value
    // up by 16 bits.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   18dac:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
   18db0:	d017      	beq.n	18de2 <am_hal_ctimer_config_single+0x56>

    //
    // Replace part of the saved register value with the configuration value
    // from the caller.
    //
    ui32WriteVal = (ui32WriteVal & ~(ui32TimerSegment)) | ui32ConfigVal;
   18db2:	ea23 0304 	bic.w	r3, r3, r4
   18db6:	432b      	orrs	r3, r5

    //
    // If we're configuring both timers, we need to set the "link" bit.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_BOTH )
   18db8:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
   18dbc:	d013      	beq.n	18de6 <am_hal_ctimer_config_single+0x5a>
    }

    //
    // Write our completed configuration value.
    //
    AM_REGVAL(pui32ConfigReg) = ui32WriteVal;
   18dbe:	f848 3007 	str.w	r3, [r8, r7]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   18dc2:	9801      	ldr	r0, [sp, #4]
   18dc4:	f7fb fe18 	bl	149f8 <am_hal_interrupt_master_set>

    //
    // Save the clock source for this timer.
    //
    switch ( ui32TimerSegment )
   18dc8:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
   18dcc:	d010      	beq.n	18df0 <am_hal_ctimer_config_single+0x64>
   18dce:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
   18dd2:	d015      	beq.n	18e00 <am_hal_ctimer_config_single+0x74>
   18dd4:	f64f 73ff 	movw	r3, #65535	; 0xffff
   18dd8:	429c      	cmp	r4, r3
   18dda:	d007      	beq.n	18dec <am_hal_ctimer_config_single+0x60>
    //
    // Save the clock source for this timer/segment.
    //
    g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = (uint8_t)ui32ClkSrc;

} // am_hal_ctimer_config_single()
   18ddc:	b002      	add	sp, #8
   18dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ui32ConfigVal = ((ui32ConfigVal & 0xFFFF) << 16);
   18de2:	042d      	lsls	r5, r5, #16
   18de4:	e7e5      	b.n	18db2 <am_hal_ctimer_config_single+0x26>
        ui32WriteVal |= AM_HAL_CTIMER_LINK;
   18de6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   18dea:	e7e8      	b.n	18dbe <am_hal_ctimer_config_single+0x32>
    switch ( ui32TimerSegment )
   18dec:	2300      	movs	r3, #0
   18dee:	e000      	b.n	18df2 <am_hal_ctimer_config_single+0x66>
            ui32Seg = 1;
   18df0:	2301      	movs	r3, #1
    g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = (uint8_t)ui32ClkSrc;
   18df2:	f3c5 0544 	ubfx	r5, r5, #1, #5
   18df6:	4804      	ldr	r0, [pc, #16]	; (18e08 <am_hal_ctimer_config_single+0x7c>)
   18df8:	eb00 0646 	add.w	r6, r0, r6, lsl #1
   18dfc:	54f5      	strb	r5, [r6, r3]
   18dfe:	e7ed      	b.n	18ddc <am_hal_ctimer_config_single+0x50>
    switch ( ui32TimerSegment )
   18e00:	2300      	movs	r3, #0
   18e02:	e7f6      	b.n	18df2 <am_hal_ctimer_config_single+0x66>
   18e04:	4000800c 	.word	0x4000800c
   18e08:	1000017c 	.word	0x1000017c

00018e0c <am_hal_ctimer_start>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_start(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
   18e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
   18e0e:	b083      	sub	sp, #12
   18e10:	4605      	mov	r5, r0
   18e12:	460c      	mov	r4, r1
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   18e14:	0147      	lsls	r7, r0, #5
   18e16:	4e10      	ldr	r6, [pc, #64]	; (18e58 <am_hal_ctimer_start+0x4c>)

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN
   18e18:	f7fb fdea 	bl	149f0 <am_hal_interrupt_master_disable>
   18e1c:	9001      	str	r0, [sp, #4]

    //
    // Read the current value.
    //
    uint32_t ui32ConfigVal = *pui32ConfigReg;
   18e1e:	59bb      	ldr	r3, [r7, r6]

    //
    // Clear out the "clear" bit.
    //
    ui32ConfigVal &= ~(ui32TimerSegment & (CTIMER_CTRL0_TMRA0CLR_Msk |
   18e20:	f004 2208 	and.w	r2, r4, #134219776	; 0x8000800
   18e24:	ea23 0202 	bic.w	r2, r3, r2
                                           CTIMER_CTRL0_TMRB0CLR_Msk));

    //
    // Set the "enable bit"
    //
    ui32ConfigVal |= (ui32TimerSegment & (CTIMER_CTRL0_TMRA0EN_Msk |
   18e28:	f004 1301 	and.w	r3, r4, #65537	; 0x10001
   18e2c:	4313      	orrs	r3, r2
                                          CTIMER_CTRL0_TMRB0EN_Msk));

    //
    // While we already have the CTRL reg, get and save the CLKSRC.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   18e2e:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
   18e32:	d00c      	beq.n	18e4e <am_hal_ctimer_start+0x42>
        ui32ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRB0CLK, ui32ConfigVal);
    }
    else
    {
        ui32Seg = 0;
        ui32ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRA0CLK, ui32ConfigVal);
   18e34:	f3c3 0144 	ubfx	r1, r3, #1, #5
        ui32Seg = 0;
   18e38:	2200      	movs	r2, #0
    }

    //
    // Save the clock source for this timer/segment.
    //
    g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = ui32ClkSrc;
   18e3a:	4808      	ldr	r0, [pc, #32]	; (18e5c <am_hal_ctimer_start+0x50>)
   18e3c:	eb00 0545 	add.w	r5, r0, r5, lsl #1
   18e40:	54a9      	strb	r1, [r5, r2]

    //
    // Write the configuration to start the timer.
    //
    AM_REGVAL(pui32ConfigReg) = ui32ConfigVal;
   18e42:	51bb      	str	r3, [r7, r6]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   18e44:	9801      	ldr	r0, [sp, #4]
   18e46:	f7fb fdd7 	bl	149f8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_start()
   18e4a:	b003      	add	sp, #12
   18e4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ui32ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRB0CLK, ui32ConfigVal);
   18e4e:	f3c3 4144 	ubfx	r1, r3, #17, #5
        ui32Seg = 1;
   18e52:	2201      	movs	r2, #1
   18e54:	e7f1      	b.n	18e3a <am_hal_ctimer_start+0x2e>
   18e56:	bf00      	nop
   18e58:	4000800c 	.word	0x4000800c
   18e5c:	1000017c 	.word	0x1000017c

00018e60 <am_hal_ctimer_stop>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_stop(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
   18e60:	b570      	push	{r4, r5, r6, lr}
   18e62:	b082      	sub	sp, #8
   18e64:	460c      	mov	r4, r1
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   18e66:	0145      	lsls	r5, r0, #5
   18e68:	4e07      	ldr	r6, [pc, #28]	; (18e88 <am_hal_ctimer_stop+0x28>)

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   18e6a:	f7fb fdc1 	bl	149f0 <am_hal_interrupt_master_disable>
   18e6e:	9001      	str	r0, [sp, #4]

    //
    // Clear the "enable" bit
    //
    AM_REGVAL(pui32ConfigReg) &= ~(ui32TimerSegment &
   18e70:	59a9      	ldr	r1, [r5, r6]
   18e72:	f004 1401 	and.w	r4, r4, #65537	; 0x10001
   18e76:	ea21 0404 	bic.w	r4, r1, r4
   18e7a:	51ac      	str	r4, [r5, r6]
                                    CTIMER_CTRL0_TMRB0EN_Msk));

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   18e7c:	9801      	ldr	r0, [sp, #4]
   18e7e:	f7fb fdbb 	bl	149f8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_stop()
   18e82:	b002      	add	sp, #8
   18e84:	bd70      	pop	{r4, r5, r6, pc}
   18e86:	bf00      	nop
   18e88:	4000800c 	.word	0x4000800c

00018e8c <am_hal_ctimer_clear>:
//!
//
//*****************************************************************************
void
am_hal_ctimer_clear(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
   18e8c:	b570      	push	{r4, r5, r6, lr}
   18e8e:	b082      	sub	sp, #8
   18e90:	460c      	mov	r4, r1
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   18e92:	0145      	lsls	r5, r0, #5
   18e94:	4e06      	ldr	r6, [pc, #24]	; (18eb0 <am_hal_ctimer_clear+0x24>)

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   18e96:	f7fb fdab 	bl	149f0 <am_hal_interrupt_master_disable>
   18e9a:	9001      	str	r0, [sp, #4]

    //
    // Set the "clear" bit
    //
    AM_REGVAL(pui32ConfigReg) |= (ui32TimerSegment &
   18e9c:	59a9      	ldr	r1, [r5, r6]
   18e9e:	f004 2408 	and.w	r4, r4, #134219776	; 0x8000800
   18ea2:	430c      	orrs	r4, r1
   18ea4:	51ac      	str	r4, [r5, r6]
                                   CTIMER_CTRL0_TMRB0CLR_Msk));

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   18ea6:	9801      	ldr	r0, [sp, #4]
   18ea8:	f7fb fda6 	bl	149f8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_clear()
   18eac:	b002      	add	sp, #8
   18eae:	bd70      	pop	{r4, r5, r6, pc}
   18eb0:	4000800c 	.word	0x4000800c

00018eb4 <am_hal_ctimer_read>:
//! @return Current timer value.
//
//*****************************************************************************
uint32_t
am_hal_ctimer_read(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
   18eb4:	b530      	push	{r4, r5, lr}
   18eb6:	b085      	sub	sp, #20
   18eb8:	4602      	mov	r2, r0
   18eba:	460c      	mov	r4, r1
    uint32_t ui32Values[3];

    //
    // Determine the timer segment.
    //
    ui32Seg = ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB ) ? 1 : 0;
   18ebc:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
   18ec0:	bf14      	ite	ne
   18ec2:	2100      	movne	r1, #0
   18ec4:	2101      	moveq	r1, #1

    //
    // Get the address of the register for this timer.
    //
    ui32TmrAddr = g_ui32TMRAddrTbl[ui32TimerNumber];
   18ec6:	4b1c      	ldr	r3, [pc, #112]	; (18f38 <am_hal_ctimer_read+0x84>)
   18ec8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

    //
    // Get the clock source for this timer.
    //
    ui8ClkSrc = g_ui8ClkSrc[ui32TimerNumber][ui32Seg];
   18ecc:	4b1b      	ldr	r3, [pc, #108]	; (18f3c <am_hal_ctimer_read+0x88>)
   18ece:	eb03 0342 	add.w	r3, r3, r2, lsl #1
   18ed2:	5c5b      	ldrb	r3, [r3, r1]

    if ( ui8ClkSrc == 0xFF )
   18ed4:	2bff      	cmp	r3, #255	; 0xff
   18ed6:	d018      	beq.n	18f0a <am_hal_ctimer_read+0x56>
    }

    //
    // Based on the source clock, mask off bits not needed for the comparison.
    //
    ui32ClkMsk = g_ui8TmrClkSrcMask[ui8ClkSrc & _FLD2VAL(CTIMER_CTRL0_TMRA0CLK, 0xFFFFFFFF)];
   18ed8:	f003 031f 	and.w	r3, r3, #31
   18edc:	4a18      	ldr	r2, [pc, #96]	; (18f40 <am_hal_ctimer_read+0x8c>)
   18ede:	5cd3      	ldrb	r3, [r2, r3]

    if ( ui32ClkMsk != 0 )
   18ee0:	b30b      	cbz	r3, 18f26 <am_hal_ctimer_read+0x72>
    {
        if ( am_hal_burst_mode_status() == AM_HAL_BURST_MODE )
   18ee2:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   18ee6:	6b52      	ldr	r2, [r2, #52]	; 0x34
   18ee8:	f012 0f04 	tst.w	r2, #4
   18eec:	d002      	beq.n	18ef4 <am_hal_ctimer_read+0x40>
        {
            //
            // In burst mode, extend the mask by 1 bit.
            //
            ui32ClkMsk <<= 1;
   18eee:	005b      	lsls	r3, r3, #1
            ui32ClkMsk |= 0x1;
   18ef0:	f043 0301 	orr.w	r3, r3, #1
        }

        //
        // Invert the mask so that the unneeded bits can be masked off.
        //
        ui32ClkMsk = ~ui32ClkMsk;
   18ef4:	43dd      	mvns	r5, r3

        //
        // Read the register into ui32Values[].
        //
        am_hal_triple_read(ui32TmrAddr, ui32Values);
   18ef6:	a901      	add	r1, sp, #4
   18ef8:	f000 f92e 	bl	19158 <am_hal_triple_read>
        //
        // Now determine which of the three values is the correct value.
        // If the first 2 match, then the values are both correct and we're done.
        // Otherwise, the third value is taken to be the correct value.
        //
        if ( (ui32Values[0] & ui32ClkMsk)  == (ui32Values[1] & ui32ClkMsk) )
   18efc:	9802      	ldr	r0, [sp, #8]
   18efe:	9b01      	ldr	r3, [sp, #4]
   18f00:	4043      	eors	r3, r0
   18f02:	422b      	tst	r3, r5
   18f04:	d010      	beq.n	18f28 <am_hal_ctimer_read+0x74>
            //
            ui32RetVal = ui32Values[1];
        }
        else
        {
            ui32RetVal = ui32Values[2];
   18f06:	9803      	ldr	r0, [sp, #12]
   18f08:	e00e      	b.n	18f28 <am_hal_ctimer_read+0x74>
        ui32Ctrl = AM_REGVAL(ui32TmrAddr + 0xC);
   18f0a:	68c3      	ldr	r3, [r0, #12]
        if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   18f0c:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
   18f10:	d006      	beq.n	18f20 <am_hal_ctimer_read+0x6c>
            ui8ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRA0CLK, ui32Ctrl);
   18f12:	f3c3 0344 	ubfx	r3, r3, #1, #5
        g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = ui8ClkSrc;
   18f16:	4d09      	ldr	r5, [pc, #36]	; (18f3c <am_hal_ctimer_read+0x88>)
   18f18:	eb05 0242 	add.w	r2, r5, r2, lsl #1
   18f1c:	5453      	strb	r3, [r2, r1]
   18f1e:	e7db      	b.n	18ed8 <am_hal_ctimer_read+0x24>
            ui8ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRB0CLK, ui32Ctrl);
   18f20:	f3c3 4344 	ubfx	r3, r3, #17, #5
   18f24:	e7f7      	b.n	18f16 <am_hal_ctimer_read+0x62>
    else
    {
        //
        // No need for the workaround.  Just read and return the register.
        //
        ui32RetVal = AM_REGVAL(ui32TmrAddr);
   18f26:	6800      	ldr	r0, [r0, #0]
    }

    //
    // Get the correct return value
    //
    ui32RetVal &= ui32TimerSegment;
   18f28:	4020      	ands	r0, r4

    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   18f2a:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
   18f2e:	d001      	beq.n	18f34 <am_hal_ctimer_read+0x80>
        ui32RetVal >>= 16;
    }

    return ui32RetVal;

} // am_hal_ctimer_read()
   18f30:	b005      	add	sp, #20
   18f32:	bd30      	pop	{r4, r5, pc}
        ui32RetVal >>= 16;
   18f34:	0c00      	lsrs	r0, r0, #16
    return ui32RetVal;
   18f36:	e7fb      	b.n	18f30 <am_hal_ctimer_read+0x7c>
   18f38:	0001bbd4 	.word	0x0001bbd4
   18f3c:	1000017c 	.word	0x1000017c
   18f40:	0001bbf4 	.word	0x0001bbf4

00018f44 <am_hal_ctimer_period_set>:
//
//*****************************************************************************
void
am_hal_ctimer_period_set(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment,
                         uint32_t ui32Period, uint32_t ui32OnTime)
{
   18f44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   18f48:	b083      	sub	sp, #12
   18f4a:	460d      	mov	r5, r1
   18f4c:	4614      	mov	r4, r2
   18f4e:	461f      	mov	r7, r3

    //
    // Find the correct control register to pull the function select field
    // from.
    //
    pui32ControlReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   18f50:	0146      	lsls	r6, r0, #5

    //
    // Find the correct compare registers to write.
    //
    pui32CompareRegA = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CMPRA0);
   18f52:	f8df 807c 	ldr.w	r8, [pc, #124]	; 18fd0 <am_hal_ctimer_period_set+0x8c>

    pui32CompareRegB = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CMPRB0);
   18f56:	f8df 907c 	ldr.w	r9, [pc, #124]	; 18fd4 <am_hal_ctimer_period_set+0x90>

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   18f5a:	f7fb fd49 	bl	149f0 <am_hal_interrupt_master_disable>
   18f5e:	9001      	str	r0, [sp, #4]

    //
    // Extract the timer mode from the register based on the ui32TimerSegment
    // selected by the user.
    //
    ui32Mode = *pui32ControlReg;
   18f60:	4b1a      	ldr	r3, [pc, #104]	; (18fcc <am_hal_ctimer_period_set+0x88>)
   18f62:	58f2      	ldr	r2, [r6, r3]
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   18f64:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
   18f68:	d007      	beq.n	18f7a <am_hal_ctimer_period_set+0x36>
    }

    //
    // Mask to get to the bits we're interested in.
    //
    ui32Mode = ui32Mode & CTIMER_CTRL0_TMRA0FN_Msk;
   18f6a:	f402 72e0 	and.w	r2, r2, #448	; 0x1c0

    //
    // If the mode is a PWM mode, we'll need to calculate the correct CMPR0 and
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
   18f6e:	2a80      	cmp	r2, #128	; 0x80
   18f70:	d005      	beq.n	18f7e <am_hal_ctimer_period_set+0x3a>
   18f72:	2ac0      	cmp	r2, #192	; 0xc0
   18f74:	d003      	beq.n	18f7e <am_hal_ctimer_period_set+0x3a>
        ui32Comp1 = ui32Period;
    }
    else
    {
        ui32Comp0 = ui32Period;
        ui32Comp1 = 0;
   18f76:	2300      	movs	r3, #0
   18f78:	e003      	b.n	18f82 <am_hal_ctimer_period_set+0x3e>
        ui32Mode = ui32Mode >> 16;
   18f7a:	0c12      	lsrs	r2, r2, #16
   18f7c:	e7f5      	b.n	18f6a <am_hal_ctimer_period_set+0x26>
        ui32Comp1 = ui32Period;
   18f7e:	4623      	mov	r3, r4
        ui32Comp0 = ui32Period - ui32OnTime;
   18f80:	1be4      	subs	r4, r4, r7

    //
    // Based on the timer segment argument, write the calculated Compare 0 and
    // Compare 1 values to the correct halves of the correct registers.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
   18f82:	f64f 72ff 	movw	r2, #65535	; 0xffff
   18f86:	4295      	cmp	r5, r2
   18f88:	d013      	beq.n	18fb2 <am_hal_ctimer_period_set+0x6e>
        // For timer A, write the values to the TIMERA compare register.
        //
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1));
    }
    else if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   18f8a:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
   18f8e:	d016      	beq.n	18fbe <am_hal_ctimer_period_set+0x7a>
        //
        // For the linked case, write the lower halves of the values to the
        // TIMERA compare register, and the upper halves to the TIMERB compare
        // register.
        //
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
   18f90:	b2a2      	uxth	r2, r4
   18f92:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
   18f96:	f846 2008 	str.w	r2, [r6, r8]
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1));

        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0 >> 16) |
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1 >> 16));
   18f9a:	0c1b      	lsrs	r3, r3, #16
   18f9c:	041b      	lsls	r3, r3, #16
        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0 >> 16) |
   18f9e:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
   18fa2:	f846 3009 	str.w	r3, [r6, r9]
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   18fa6:	9801      	ldr	r0, [sp, #4]
   18fa8:	f7fb fd26 	bl	149f8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_period_set()
   18fac:	b003      	add	sp, #12
   18fae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
   18fb2:	b2a4      	uxth	r4, r4
   18fb4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
   18fb8:	f846 3008 	str.w	r3, [r6, r8]
   18fbc:	e7f3      	b.n	18fa6 <am_hal_ctimer_period_set+0x62>
        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
   18fbe:	b2a4      	uxth	r4, r4
   18fc0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
   18fc4:	f846 3009 	str.w	r3, [r6, r9]
   18fc8:	e7ed      	b.n	18fa6 <am_hal_ctimer_period_set+0x62>
   18fca:	bf00      	nop
   18fcc:	4000800c 	.word	0x4000800c
   18fd0:	40008004 	.word	0x40008004
   18fd4:	40008008 	.word	0x40008008

00018fd8 <am_hal_ctimer_adc_trigger_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_adc_trigger_enable(void)
{
   18fd8:	b500      	push	{lr}
   18fda:	b083      	sub	sp, #12
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   18fdc:	f7fb fd08 	bl	149f0 <am_hal_interrupt_master_disable>
   18fe0:	9001      	str	r0, [sp, #4]

    //
    // Enable the ADC trigger.
    //
    CTIMER->CTRL3_b.ADCEN = 1;
   18fe2:	4a05      	ldr	r2, [pc, #20]	; (18ff8 <am_hal_ctimer_adc_trigger_enable+0x20>)
   18fe4:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
   18fe6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   18fea:	66d3      	str	r3, [r2, #108]	; 0x6c

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   18fec:	9801      	ldr	r0, [sp, #4]
   18fee:	f7fb fd03 	bl	149f8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_adc_trigger_enable()
   18ff2:	b003      	add	sp, #12
   18ff4:	f85d fb04 	ldr.w	pc, [sp], #4
   18ff8:	40008000 	.word	0x40008000

00018ffc <am_hal_ctimer_int_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_enable(uint32_t ui32Interrupt)
{
   18ffc:	b510      	push	{r4, lr}
   18ffe:	b082      	sub	sp, #8
   19000:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   19002:	f7fb fcf5 	bl	149f0 <am_hal_interrupt_master_disable>
   19006:	9001      	str	r0, [sp, #4]

    //
    // Enable the interrupt at the module level.
    //
    CTIMERn(0)->INTEN |= ui32Interrupt;
   19008:	4a05      	ldr	r2, [pc, #20]	; (19020 <am_hal_ctimer_int_enable+0x24>)
   1900a:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   1900e:	4323      	orrs	r3, r4
   19010:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   19014:	9801      	ldr	r0, [sp, #4]
   19016:	f7fb fcef 	bl	149f8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_enable()
   1901a:	b002      	add	sp, #8
   1901c:	bd10      	pop	{r4, pc}
   1901e:	bf00      	nop
   19020:	40008000 	.word	0x40008000

00019024 <am_hal_ctimer_int_disable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_disable(uint32_t ui32Interrupt)
{
   19024:	b510      	push	{r4, lr}
   19026:	b082      	sub	sp, #8
   19028:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   1902a:	f7fb fce1 	bl	149f0 <am_hal_interrupt_master_disable>
   1902e:	9001      	str	r0, [sp, #4]

    //
    // Disable the interrupt at the module level.
    //
    CTIMERn(0)->INTEN &= ~ui32Interrupt;
   19030:	4a05      	ldr	r2, [pc, #20]	; (19048 <am_hal_ctimer_int_disable+0x24>)
   19032:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   19036:	ea23 0304 	bic.w	r3, r3, r4
   1903a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   1903e:	9801      	ldr	r0, [sp, #4]
   19040:	f7fb fcda 	bl	149f8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_disable()
   19044:	b002      	add	sp, #8
   19046:	bd10      	pop	{r4, pc}
   19048:	40008000 	.word	0x40008000

0001904c <am_hal_ctimer_int_clear>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_clear(uint32_t ui32Interrupt)
{
   1904c:	b510      	push	{r4, lr}
   1904e:	b082      	sub	sp, #8
   19050:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   19052:	f7fb fccd 	bl	149f0 <am_hal_interrupt_master_disable>
   19056:	9001      	str	r0, [sp, #4]

    //
    // Disable the interrupt at the module level.
    //
    CTIMERn(0)->INTCLR = ui32Interrupt;
   19058:	4b03      	ldr	r3, [pc, #12]	; (19068 <am_hal_ctimer_int_clear+0x1c>)
   1905a:	f8c3 4208 	str.w	r4, [r3, #520]	; 0x208

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   1905e:	9801      	ldr	r0, [sp, #4]
   19060:	f7fb fcca 	bl	149f8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_clear()
   19064:	b002      	add	sp, #8
   19066:	bd10      	pop	{r4, pc}
   19068:	40008000 	.word	0x40008000

0001906c <am_hal_ctimer_int_set>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_set(uint32_t ui32Interrupt)
{
   1906c:	b510      	push	{r4, lr}
   1906e:	b082      	sub	sp, #8
   19070:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   19072:	f7fb fcbd 	bl	149f0 <am_hal_interrupt_master_disable>
   19076:	9001      	str	r0, [sp, #4]

    //
    // Set the interrupts.
    //
    CTIMERn(0)->INTSET = ui32Interrupt;
   19078:	4b03      	ldr	r3, [pc, #12]	; (19088 <am_hal_ctimer_int_set+0x1c>)
   1907a:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   1907e:	9801      	ldr	r0, [sp, #4]
   19080:	f7fb fcba 	bl	149f8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_set()
   19084:	b002      	add	sp, #8
   19086:	bd10      	pop	{r4, pc}
   19088:	40008000 	.word	0x40008000

0001908c <am_hal_ctimer_int_status_get>:
//! @return ui32RetVal either the timer interrupt status, or interrupt enabled.
//
//*****************************************************************************
uint32_t
am_hal_ctimer_int_status_get(bool bEnabledOnly)
{
   1908c:	b510      	push	{r4, lr}
   1908e:	b082      	sub	sp, #8
   19090:	4604      	mov	r4, r0
    uint32_t ui32RetVal = 0;

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   19092:	f7fb fcad 	bl	149f0 <am_hal_interrupt_master_disable>
   19096:	9001      	str	r0, [sp, #4]

    //
    // Return the desired status.
    //

    if ( bEnabledOnly )
   19098:	b15c      	cbz	r4, 190b2 <am_hal_ctimer_int_status_get+0x26>
    {
        ui32RetVal  = CTIMERn(0)->INTSTAT;
   1909a:	4b08      	ldr	r3, [pc, #32]	; (190bc <am_hal_ctimer_int_status_get+0x30>)
   1909c:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
        ui32RetVal &= CTIMERn(0)->INTEN;
   190a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
   190a4:	401c      	ands	r4, r3
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   190a6:	9801      	ldr	r0, [sp, #4]
   190a8:	f7fb fca6 	bl	149f8 <am_hal_interrupt_master_set>

    return ui32RetVal;

} // am_hal_ctimer_int_status_get()
   190ac:	4620      	mov	r0, r4
   190ae:	b002      	add	sp, #8
   190b0:	bd10      	pop	{r4, pc}
        ui32RetVal = CTIMERn(0)->INTSTAT;
   190b2:	4b02      	ldr	r3, [pc, #8]	; (190bc <am_hal_ctimer_int_status_get+0x30>)
   190b4:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
   190b8:	e7f5      	b.n	190a6 <am_hal_ctimer_int_status_get+0x1a>
   190ba:	bf00      	nop
   190bc:	40008000 	.word	0x40008000

000190c0 <am_hal_flash_page_erase>:
//
//*****************************************************************************
int
am_hal_flash_page_erase(uint32_t ui32ProgramKey, uint32_t ui32FlashInst,
                        uint32_t ui32PageNum)
{
   190c0:	b508      	push	{r3, lr}
    return g_am_hal_flash.flash_page_erase(ui32ProgramKey,
   190c2:	4b01      	ldr	r3, [pc, #4]	; (190c8 <am_hal_flash_page_erase+0x8>)
   190c4:	4798      	blx	r3
                                           ui32FlashInst,
                                           ui32PageNum);
} // am_hal_flash_page_erase()
   190c6:	bd08      	pop	{r3, pc}
   190c8:	08000051 	.word	0x08000051

000190cc <am_hal_flash_program_main>:
//
//*****************************************************************************
int
am_hal_flash_program_main(uint32_t ui32ProgramKey, uint32_t *pui32Src,
                          uint32_t *pui32Dst, uint32_t ui32NumWords)
{
   190cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   190d0:	b082      	sub	sp, #8
   190d2:	4605      	mov	r5, r0
   190d4:	4616      	mov	r6, r2
   190d6:	461c      	mov	r4, r3
    uint32_t ui32MaxSrcAddr = (uint32_t)pui32Src + (ui32NumWords << 2);
   190d8:	eb01 0783 	add.w	r7, r1, r3, lsl #2

    //
    // Workaround, the last word of SRAM cannot be the source
    // of programming by BootRom, check to see if it is the last
    //
    if ( ui32MaxSrcAddr == ui32SramMaxAddr )
   190dc:	4b0f      	ldr	r3, [pc, #60]	; (1911c <am_hal_flash_program_main+0x50>)
   190de:	429f      	cmp	r7, r3
   190e0:	d005      	beq.n	190ee <am_hal_flash_program_main+0x22>
                        &ui32Temp,
                        pui32Dst + ui32NumWords - 1,
                        1);
    }

    return g_am_hal_flash.flash_program_main(ui32ProgramKey, pui32Src,
   190e2:	4623      	mov	r3, r4
   190e4:	4c0e      	ldr	r4, [pc, #56]	; (19120 <am_hal_flash_program_main+0x54>)
   190e6:	47a0      	blx	r4
                                             pui32Dst, ui32NumWords);
} // am_hal_flash_program_main()
   190e8:	b002      	add	sp, #8
   190ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ( ui32NumWords > 1 )
   190ee:	2c01      	cmp	r4, #1
   190f0:	d905      	bls.n	190fe <am_hal_flash_program_main+0x32>
            iRetVal = g_am_hal_flash.flash_program_main(
   190f2:	1e63      	subs	r3, r4, #1
   190f4:	f8df 8028 	ldr.w	r8, [pc, #40]	; 19120 <am_hal_flash_program_main+0x54>
   190f8:	47c0      	blx	r8
            if ( iRetVal != 0 )
   190fa:	2800      	cmp	r0, #0
   190fc:	d1f4      	bne.n	190e8 <am_hal_flash_program_main+0x1c>
        ui32Temp = *(uint32_t *)(ui32MaxSrcAddr - 4);
   190fe:	f857 3c04 	ldr.w	r3, [r7, #-4]
   19102:	9301      	str	r3, [sp, #4]
                        pui32Dst + ui32NumWords - 1,
   19104:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
   19108:	3a01      	subs	r2, #1
        return g_am_hal_flash.flash_program_main(
   1910a:	2301      	movs	r3, #1
   1910c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
   19110:	a901      	add	r1, sp, #4
   19112:	4628      	mov	r0, r5
   19114:	4c02      	ldr	r4, [pc, #8]	; (19120 <am_hal_flash_program_main+0x54>)
   19116:	47a0      	blx	r4
   19118:	e7e6      	b.n	190e8 <am_hal_flash_program_main+0x1c>
   1911a:	bf00      	nop
   1911c:	10060000 	.word	0x10060000
   19120:	08000055 	.word	0x08000055

00019124 <am_hal_flash_delay>:
//! @return None.
//
//*****************************************************************************
void
am_hal_flash_delay(uint32_t ui32Iterations)
{
   19124:	b508      	push	{r3, lr}
    // as computing the cycle count adjustment itself.
    // Let's account for these delays as much as possible.
    //
    register uint32_t ui32CycleCntAdj;

    if ( am_hal_burst_mode_status() == AM_HAL_BURST_MODE )
   19126:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1912a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   1912c:	f013 0f04 	tst.w	r3, #4
   19130:	d007      	beq.n	19142 <am_hal_flash_delay+0x1e>
    {
        ui32Iterations <<= 1;
   19132:	0040      	lsls	r0, r0, #1

        //
        // There's an additional shift to account for.
        //
        ui32CycleCntAdj = ((13 * 2) + 16) / 3;
   19134:	230e      	movs	r3, #14

    //
    // Allow for the overhead of the burst-mode check and these comparisons
    // by eliminating an appropriate number of iterations.
    //
    if ( ui32Iterations > ui32CycleCntAdj )
   19136:	4298      	cmp	r0, r3
   19138:	d902      	bls.n	19140 <am_hal_flash_delay+0x1c>
    {
        ui32Iterations -= ui32CycleCntAdj;

        g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
   1913a:	1ac0      	subs	r0, r0, r3
   1913c:	4b02      	ldr	r3, [pc, #8]	; (19148 <am_hal_flash_delay+0x24>)
   1913e:	4798      	blx	r3
    }

} // am_hal_flash_delay()
   19140:	bd08      	pop	{r3, pc}
        ui32CycleCntAdj = ((13 * 1) + 20) / 3;
   19142:	230b      	movs	r3, #11
   19144:	e7f7      	b.n	19136 <am_hal_flash_delay+0x12>
   19146:	bf00      	nop
   19148:	0800009d 	.word	0x0800009d

0001914c <am_hal_flash_load_ui32>:
//! @return The value read from the given address.
//
//*****************************************************************************
uint32_t
am_hal_flash_load_ui32(uint32_t *pui32Address)
{
   1914c:	b508      	push	{r3, lr}
    return g_am_hal_flash.flash_util_read_word(pui32Address);
   1914e:	4b01      	ldr	r3, [pc, #4]	; (19154 <am_hal_flash_load_ui32+0x8>)
   19150:	4798      	blx	r3
} // am_hal_flash_load_ui32()
   19152:	bd08      	pop	{r3, pc}
   19154:	08000075 	.word	0x08000075

00019158 <am_hal_triple_read>:
#elif defined(__GNUC_STDC_INLINE__)
__attribute__((naked))
void
am_hal_triple_read(uint32_t ui32TimerAddr, uint32_t ui32Data[])
{
    __asm
   19158:	b412      	push	{r1, r4}
   1915a:	f3ef 8410 	mrs	r4, PRIMASK
   1915e:	b672      	cpsid	i
   19160:	6801      	ldr	r1, [r0, #0]
   19162:	6802      	ldr	r2, [r0, #0]
   19164:	6803      	ldr	r3, [r0, #0]
   19166:	f384 8810 	msr	PRIMASK, r4
   1916a:	bc11      	pop	{r0, r4}
   1916c:	6001      	str	r1, [r0, #0]
   1916e:	6042      	str	r2, [r0, #4]
   19170:	6083      	str	r3, [r0, #8]
   19172:	4770      	bx	lr

00019174 <pwrctrl_periph_disable_msk_check>:
// ****************************************************************************
static uint32_t
pwrctrl_periph_disable_msk_check(am_hal_pwrctrl_periph_e ePeripheral)
{
    uint32_t retVal = AM_HAL_STATUS_FAIL;
    uint32_t HCPxMask = PWRCTRL->DEVPWREN;
   19174:	4b1c      	ldr	r3, [pc, #112]	; (191e8 <pwrctrl_periph_disable_msk_check+0x74>)
   19176:	689b      	ldr	r3, [r3, #8]

    switch (am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus)
   19178:	eb00 0140 	add.w	r1, r0, r0, lsl #1
   1917c:	4a1b      	ldr	r2, [pc, #108]	; (191ec <pwrctrl_periph_disable_msk_check+0x78>)
   1917e:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   19182:	6852      	ldr	r2, [r2, #4]
   19184:	2a08      	cmp	r2, #8
   19186:	d010      	beq.n	191aa <pwrctrl_periph_disable_msk_check+0x36>
   19188:	2a10      	cmp	r2, #16
   1918a:	d01a      	beq.n	191c2 <pwrctrl_periph_disable_msk_check+0x4e>
   1918c:	2a04      	cmp	r2, #4
   1918e:	d001      	beq.n	19194 <pwrctrl_periph_disable_msk_check+0x20>
   19190:	2001      	movs	r0, #1
   19192:	4770      	bx	lr
    {
        case (PWRCTRL_DEVPWRSTATUS_HCPA_Msk):
            if (((HCPxMask & HCPA_MASK) > 0) && ((HCPxMask & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable) == 0))
   19194:	f240 5281 	movw	r2, #1409	; 0x581
   19198:	4213      	tst	r3, r2
   1919a:	d01e      	beq.n	191da <pwrctrl_periph_disable_msk_check+0x66>
   1919c:	4a13      	ldr	r2, [pc, #76]	; (191ec <pwrctrl_periph_disable_msk_check+0x78>)
   1919e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
   191a2:	4018      	ands	r0, r3
   191a4:	d01e      	beq.n	191e4 <pwrctrl_periph_disable_msk_check+0x70>
    uint32_t retVal = AM_HAL_STATUS_FAIL;
   191a6:	2001      	movs	r0, #1
   191a8:	4770      	bx	lr
                retVal = AM_HAL_STATUS_SUCCESS;
            }
            break;

        case (PWRCTRL_DEVPWRSTATUS_HCPB_Msk):
            if (((HCPxMask & HCPB_MASK) > 0) && ((HCPxMask & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable) == 0))
   191aa:	f013 0f0e 	tst.w	r3, #14
   191ae:	d016      	beq.n	191de <pwrctrl_periph_disable_msk_check+0x6a>
   191b0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   191b4:	4a0d      	ldr	r2, [pc, #52]	; (191ec <pwrctrl_periph_disable_msk_check+0x78>)
   191b6:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
   191ba:	4018      	ands	r0, r3
   191bc:	d012      	beq.n	191e4 <pwrctrl_periph_disable_msk_check+0x70>
    uint32_t retVal = AM_HAL_STATUS_FAIL;
   191be:	2001      	movs	r0, #1
   191c0:	4770      	bx	lr
                retVal = AM_HAL_STATUS_SUCCESS;
            }
            break;

        case (PWRCTRL_DEVPWRSTATUS_HCPC_Msk):
            if (((HCPxMask & HCPC_MASK) > 0) && ((HCPxMask & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable) == 0))
   191c2:	f013 0f70 	tst.w	r3, #112	; 0x70
   191c6:	d00c      	beq.n	191e2 <pwrctrl_periph_disable_msk_check+0x6e>
   191c8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   191cc:	4a07      	ldr	r2, [pc, #28]	; (191ec <pwrctrl_periph_disable_msk_check+0x78>)
   191ce:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
   191d2:	4018      	ands	r0, r3
   191d4:	d006      	beq.n	191e4 <pwrctrl_periph_disable_msk_check+0x70>
    uint32_t retVal = AM_HAL_STATUS_FAIL;
   191d6:	2001      	movs	r0, #1
   191d8:	4770      	bx	lr
   191da:	2001      	movs	r0, #1
   191dc:	4770      	bx	lr
   191de:	2001      	movs	r0, #1
   191e0:	4770      	bx	lr
   191e2:	2001      	movs	r0, #1
        default:
            break;
    }

    return retVal;
}
   191e4:	4770      	bx	lr
   191e6:	bf00      	nop
   191e8:	40021000 	.word	0x40021000
   191ec:	0001bc14 	.word	0x0001bc14

000191f0 <am_hal_pwrctrl_periph_enable>:
{
   191f0:	b570      	push	{r4, r5, r6, lr}
   191f2:	b082      	sub	sp, #8
   191f4:	4604      	mov	r4, r0
    AM_CRITICAL_BEGIN
   191f6:	f7fb fbfb 	bl	149f0 <am_hal_interrupt_master_disable>
   191fa:	9000      	str	r0, [sp, #0]
    PWRCTRL->DEVPWREN |= am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
   191fc:	4a1e      	ldr	r2, [pc, #120]	; (19278 <am_hal_pwrctrl_periph_enable+0x88>)
   191fe:	6893      	ldr	r3, [r2, #8]
   19200:	4626      	mov	r6, r4
   19202:	eb04 0044 	add.w	r0, r4, r4, lsl #1
   19206:	491d      	ldr	r1, [pc, #116]	; (1927c <am_hal_pwrctrl_periph_enable+0x8c>)
   19208:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
   1920c:	430b      	orrs	r3, r1
   1920e:	6093      	str	r3, [r2, #8]
    AM_CRITICAL_END
   19210:	9800      	ldr	r0, [sp, #0]
   19212:	f7fb fbf1 	bl	149f8 <am_hal_interrupt_master_set>
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WAIT; wait_usecs += 10)
   19216:	2500      	movs	r5, #0
   19218:	2d13      	cmp	r5, #19
   1921a:	d80e      	bhi.n	1923a <am_hal_pwrctrl_periph_enable+0x4a>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
   1921c:	20a0      	movs	r0, #160	; 0xa0
   1921e:	f7ff ff81 	bl	19124 <am_hal_flash_delay>
        if ((PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
   19222:	4b15      	ldr	r3, [pc, #84]	; (19278 <am_hal_pwrctrl_periph_enable+0x88>)
   19224:	6999      	ldr	r1, [r3, #24]
   19226:	eb06 0346 	add.w	r3, r6, r6, lsl #1
   1922a:	4a14      	ldr	r2, [pc, #80]	; (1927c <am_hal_pwrctrl_periph_enable+0x8c>)
   1922c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   19230:	685b      	ldr	r3, [r3, #4]
   19232:	4219      	tst	r1, r3
   19234:	d101      	bne.n	1923a <am_hal_pwrctrl_periph_enable+0x4a>
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WAIT; wait_usecs += 10)
   19236:	350a      	adds	r5, #10
   19238:	e7ee      	b.n	19218 <am_hal_pwrctrl_periph_enable+0x28>
    if ((PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
   1923a:	4b0f      	ldr	r3, [pc, #60]	; (19278 <am_hal_pwrctrl_periph_enable+0x88>)
   1923c:	6999      	ldr	r1, [r3, #24]
   1923e:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19242:	4a0e      	ldr	r2, [pc, #56]	; (1927c <am_hal_pwrctrl_periph_enable+0x8c>)
   19244:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   19248:	685b      	ldr	r3, [r3, #4]
   1924a:	4219      	tst	r1, r3
   1924c:	d002      	beq.n	19254 <am_hal_pwrctrl_periph_enable+0x64>
        return AM_HAL_STATUS_SUCCESS;
   1924e:	2000      	movs	r0, #0
} // am_hal_pwrctrl_periph_enable()
   19250:	b002      	add	sp, #8
   19252:	bd70      	pop	{r4, r5, r6, pc}
        AM_CRITICAL_BEGIN
   19254:	f7fb fbcc 	bl	149f0 <am_hal_interrupt_master_disable>
   19258:	9001      	str	r0, [sp, #4]
        PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
   1925a:	4a07      	ldr	r2, [pc, #28]	; (19278 <am_hal_pwrctrl_periph_enable+0x88>)
   1925c:	6893      	ldr	r3, [r2, #8]
   1925e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   19262:	4906      	ldr	r1, [pc, #24]	; (1927c <am_hal_pwrctrl_periph_enable+0x8c>)
   19264:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
   19268:	ea23 0301 	bic.w	r3, r3, r1
   1926c:	6093      	str	r3, [r2, #8]
        AM_CRITICAL_END
   1926e:	9801      	ldr	r0, [sp, #4]
   19270:	f7fb fbc2 	bl	149f8 <am_hal_interrupt_master_set>
        return AM_HAL_STATUS_FAIL;
   19274:	2001      	movs	r0, #1
   19276:	e7eb      	b.n	19250 <am_hal_pwrctrl_periph_enable+0x60>
   19278:	40021000 	.word	0x40021000
   1927c:	0001bc14 	.word	0x0001bc14

00019280 <am_hal_pwrctrl_periph_disable>:
//  Disable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_disable(am_hal_pwrctrl_periph_e ePeripheral)
{
   19280:	b570      	push	{r4, r5, r6, lr}
   19282:	b082      	sub	sp, #8
   19284:	4604      	mov	r4, r0
    //
    // Disable power domain for the given device.
    //
    AM_CRITICAL_BEGIN
   19286:	f7fb fbb3 	bl	149f0 <am_hal_interrupt_master_disable>
   1928a:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
   1928c:	4a17      	ldr	r2, [pc, #92]	; (192ec <am_hal_pwrctrl_periph_disable+0x6c>)
   1928e:	6893      	ldr	r3, [r2, #8]
   19290:	4626      	mov	r6, r4
   19292:	eb04 0044 	add.w	r0, r4, r4, lsl #1
   19296:	4916      	ldr	r1, [pc, #88]	; (192f0 <am_hal_pwrctrl_periph_disable+0x70>)
   19298:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
   1929c:	ea23 0301 	bic.w	r3, r3, r1
   192a0:	6093      	str	r3, [r2, #8]
    AM_CRITICAL_END
   192a2:	9801      	ldr	r0, [sp, #4]
   192a4:	f7fb fba8 	bl	149f8 <am_hal_interrupt_master_set>

    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WAIT; wait_usecs += 10)
   192a8:	2500      	movs	r5, #0
   192aa:	2d13      	cmp	r5, #19
   192ac:	d80e      	bhi.n	192cc <am_hal_pwrctrl_periph_disable+0x4c>
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));
   192ae:	20a0      	movs	r0, #160	; 0xa0
   192b0:	f7ff ff38 	bl	19124 <am_hal_flash_delay>

        if ((PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0)
   192b4:	4b0d      	ldr	r3, [pc, #52]	; (192ec <am_hal_pwrctrl_periph_disable+0x6c>)
   192b6:	6999      	ldr	r1, [r3, #24]
   192b8:	eb06 0346 	add.w	r3, r6, r6, lsl #1
   192bc:	4a0c      	ldr	r2, [pc, #48]	; (192f0 <am_hal_pwrctrl_periph_disable+0x70>)
   192be:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   192c2:	685b      	ldr	r3, [r3, #4]
   192c4:	4219      	tst	r1, r3
   192c6:	d001      	beq.n	192cc <am_hal_pwrctrl_periph_disable+0x4c>
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WAIT; wait_usecs += 10)
   192c8:	350a      	adds	r5, #10
   192ca:	e7ee      	b.n	192aa <am_hal_pwrctrl_periph_disable+0x2a>
    }

    //
    // Check the device status.
    //
    if ((PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0)
   192cc:	4b07      	ldr	r3, [pc, #28]	; (192ec <am_hal_pwrctrl_periph_disable+0x6c>)
   192ce:	6998      	ldr	r0, [r3, #24]
   192d0:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   192d4:	4a06      	ldr	r2, [pc, #24]	; (192f0 <am_hal_pwrctrl_periph_disable+0x70>)
   192d6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   192da:	685b      	ldr	r3, [r3, #4]
   192dc:	4018      	ands	r0, r3
   192de:	d101      	bne.n	192e4 <am_hal_pwrctrl_periph_disable+0x64>
    else
    {
        return pwrctrl_periph_disable_msk_check(ePeripheral);
    }

} // am_hal_pwrctrl_periph_disable()
   192e0:	b002      	add	sp, #8
   192e2:	bd70      	pop	{r4, r5, r6, pc}
        return pwrctrl_periph_disable_msk_check(ePeripheral);
   192e4:	4620      	mov	r0, r4
   192e6:	f7ff ff45 	bl	19174 <pwrctrl_periph_disable_msk_check>
   192ea:	e7f9      	b.n	192e0 <am_hal_pwrctrl_periph_disable+0x60>
   192ec:	40021000 	.word	0x40021000
   192f0:	0001bc14 	.word	0x0001bc14

000192f4 <apollo3_flash_sector_info>:

static int
apollo3_flash_sector_info(const struct hal_flash *dev, int idx, uint32_t *addr,
    uint32_t *sz)
{
    *addr = idx * AM_HAL_FLASH_PAGE_SIZE;
   192f4:	0349      	lsls	r1, r1, #13
   192f6:	6011      	str	r1, [r2, #0]
    *sz = AM_HAL_FLASH_PAGE_SIZE;
   192f8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   192fc:	601a      	str	r2, [r3, #0]

    return (0);
}
   192fe:	2000      	movs	r0, #0
   19300:	4770      	bx	lr

00019302 <apollo3_flash_init>:

static int
apollo3_flash_init(const struct hal_flash *dev)
{
    return (0);
}
   19302:	2000      	movs	r0, #0
   19304:	4770      	bx	lr
	...

00019308 <apollo3_flash_erase_sector>:
{
   19308:	b508      	push	{r3, lr}
    rc = am_hal_flash_page_erase(AM_HAL_FLASH_PROGRAM_KEY, inst, page);
   1930a:	f3c1 3245 	ubfx	r2, r1, #13, #6
   1930e:	f3c1 41c0 	ubfx	r1, r1, #19, #1
   19312:	4802      	ldr	r0, [pc, #8]	; (1931c <apollo3_flash_erase_sector+0x14>)
   19314:	f7ff fed4 	bl	190c0 <am_hal_flash_page_erase>
}
   19318:	bd08      	pop	{r3, pc}
   1931a:	bf00      	nop
   1931c:	12344321 	.word	0x12344321

00019320 <apollo3_flash_write_odd>:
{
   19320:	b510      	push	{r4, lr}
   19322:	b082      	sub	sp, #8
   19324:	460c      	mov	r4, r1
   19326:	4611      	mov	r1, r2
   19328:	461a      	mov	r2, r3
    offset = address % 4;
   1932a:	f004 0003 	and.w	r0, r4, #3
    assert(offset + num_bytes <= 4);
   1932e:	18c3      	adds	r3, r0, r3
   19330:	2b04      	cmp	r3, #4
   19332:	d80e      	bhi.n	19352 <apollo3_flash_write_odd+0x32>
    base = (uint32_t *)(address - offset);
   19334:	1a24      	subs	r4, r4, r0
    word = *base;
   19336:	6823      	ldr	r3, [r4, #0]
   19338:	9301      	str	r3, [sp, #4]
    memcpy(u8p, src, num_bytes);
   1933a:	ab01      	add	r3, sp, #4
   1933c:	4418      	add	r0, r3
   1933e:	f7fc fc0e 	bl	15b5e <memcpy>
    rc = am_hal_flash_program_main(AM_HAL_FLASH_PROGRAM_KEY, &word,
   19342:	2301      	movs	r3, #1
   19344:	4622      	mov	r2, r4
   19346:	a901      	add	r1, sp, #4
   19348:	4807      	ldr	r0, [pc, #28]	; (19368 <apollo3_flash_write_odd+0x48>)
   1934a:	f7ff febf 	bl	190cc <am_hal_flash_program_main>
}
   1934e:	b002      	add	sp, #8
   19350:	bd10      	pop	{r4, pc}
    assert(offset + num_bytes <= 4);
   19352:	f7fb f96b 	bl	1462c <hal_debugger_connected>
   19356:	b100      	cbz	r0, 1935a <apollo3_flash_write_odd+0x3a>
   19358:	be01      	bkpt	0x0001
   1935a:	2300      	movs	r3, #0
   1935c:	461a      	mov	r2, r3
   1935e:	4619      	mov	r1, r3
   19360:	4618      	mov	r0, r3
   19362:	f7fb fb4d 	bl	14a00 <__assert_func>
   19366:	bf00      	nop
   19368:	12344321 	.word	0x12344321

0001936c <apollo3_flash_write>:
{
   1936c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19370:	4607      	mov	r7, r0
   19372:	460d      	mov	r5, r1
   19374:	4616      	mov	r6, r2
   19376:	4698      	mov	r8, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   19378:	f3ef 8a10 	mrs	sl, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
   1937c:	b672      	cpsid	i
    if (lead_off != 0) {
   1937e:	f011 0403 	ands.w	r4, r1, #3
   19382:	d010      	beq.n	193a6 <apollo3_flash_write+0x3a>
        lead_size = 4 - lead_off;
   19384:	f1c4 0404 	rsb	r4, r4, #4
        if (lead_size > num_bytes) {
   19388:	429c      	cmp	r4, r3
   1938a:	d900      	bls.n	1938e <apollo3_flash_write+0x22>
            lead_size = num_bytes;
   1938c:	461c      	mov	r4, r3
        rc = apollo3_flash_write_odd(dev, address, u8p, lead_size);
   1938e:	4623      	mov	r3, r4
   19390:	4632      	mov	r2, r6
   19392:	4629      	mov	r1, r5
   19394:	4638      	mov	r0, r7
   19396:	f7ff ffc3 	bl	19320 <apollo3_flash_write_odd>
        if (rc != 0) {
   1939a:	4603      	mov	r3, r0
   1939c:	bb98      	cbnz	r0, 19406 <apollo3_flash_write+0x9a>
        u8p += lead_size;
   1939e:	4426      	add	r6, r4
        num_bytes -= lead_size;
   193a0:	eba8 0804 	sub.w	r8, r8, r4
        address += lead_size;
   193a4:	4425      	add	r5, r4
    if (num_bytes == 0) {
   193a6:	f1b8 0f00 	cmp.w	r8, #0
   193aa:	d02b      	beq.n	19404 <apollo3_flash_write+0x98>
    words = num_bytes / 4;
   193ac:	ea4f 0b98 	mov.w	fp, r8, lsr #2
   193b0:	46d9      	mov	r9, fp
    if ((uint32_t)u8p % 4 == 0) {
   193b2:	f016 0f03 	tst.w	r6, #3
   193b6:	d00e      	beq.n	193d6 <apollo3_flash_write+0x6a>
        for (i = 0; i < words; i++) {
   193b8:	2400      	movs	r4, #0
   193ba:	454c      	cmp	r4, r9
   193bc:	da13      	bge.n	193e6 <apollo3_flash_write+0x7a>
            rc = apollo3_flash_write_odd(dev, address + i * 4, u8p + i * 4, 4);
   193be:	2304      	movs	r3, #4
   193c0:	eb06 0284 	add.w	r2, r6, r4, lsl #2
   193c4:	eb05 0184 	add.w	r1, r5, r4, lsl #2
   193c8:	4638      	mov	r0, r7
   193ca:	f7ff ffa9 	bl	19320 <apollo3_flash_write_odd>
            if (rc != 0) {
   193ce:	4603      	mov	r3, r0
   193d0:	b9c8      	cbnz	r0, 19406 <apollo3_flash_write+0x9a>
        for (i = 0; i < words; i++) {
   193d2:	3401      	adds	r4, #1
   193d4:	e7f1      	b.n	193ba <apollo3_flash_write+0x4e>
        rc = am_hal_flash_program_main(AM_HAL_FLASH_PROGRAM_KEY,
   193d6:	465b      	mov	r3, fp
   193d8:	462a      	mov	r2, r5
   193da:	4631      	mov	r1, r6
   193dc:	480d      	ldr	r0, [pc, #52]	; (19414 <apollo3_flash_write+0xa8>)
   193de:	f7ff fe75 	bl	190cc <am_hal_flash_program_main>
        if (rc != 0) {
   193e2:	4603      	mov	r3, r0
   193e4:	b978      	cbnz	r0, 19406 <apollo3_flash_write+0x9a>
    remainder = num_bytes - (words * 4);
   193e6:	ea4f 018b 	mov.w	r1, fp, lsl #2
   193ea:	eba8 038b 	sub.w	r3, r8, fp, lsl #2
    if (remainder > 0) {
   193ee:	2b00      	cmp	r3, #0
   193f0:	dc01      	bgt.n	193f6 <apollo3_flash_write+0x8a>
    rc = 0;
   193f2:	2300      	movs	r3, #0
   193f4:	e007      	b.n	19406 <apollo3_flash_write+0x9a>
        rc = apollo3_flash_write_odd(dev,
   193f6:	1872      	adds	r2, r6, r1
   193f8:	4429      	add	r1, r5
   193fa:	4638      	mov	r0, r7
   193fc:	f7ff ff90 	bl	19320 <apollo3_flash_write_odd>
   19400:	4603      	mov	r3, r0
        if (rc != 0) {
   19402:	e000      	b.n	19406 <apollo3_flash_write+0x9a>
        rc = 0;
   19404:	2300      	movs	r3, #0
    __HAL_ENABLE_INTERRUPTS(sr);
   19406:	f1ba 0f00 	cmp.w	sl, #0
   1940a:	d100      	bne.n	1940e <apollo3_flash_write+0xa2>
  __ASM volatile ("cpsie i" : : : "memory");
   1940c:	b662      	cpsie	i
}
   1940e:	4618      	mov	r0, r3
   19410:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19414:	12344321 	.word	0x12344321

00019418 <apollo3_flash_read>:
{
   19418:	b508      	push	{r3, lr}
   1941a:	4610      	mov	r0, r2
    memcpy(dst, (void *) address, num_bytes);
   1941c:	461a      	mov	r2, r3
   1941e:	f7fc fb9e 	bl	15b5e <memcpy>
}
   19422:	2000      	movs	r0, #0
   19424:	bd08      	pop	{r3, pc}

00019426 <hal_i2c_pin_config>:
 *  | 5:4       | 48    | 49    |
 */
static int
hal_i2c_pin_config(int i2c_num, const struct apollo3_i2c_cfg *pins)
{
    switch (i2c_num) {
   19426:	b948      	cbnz	r0, 1943c <hal_i2c_pin_config+0x16>
#if MYNEWT_VAL(I2C_0)
    case 0:
        if (pins->scl_pin == 5 && pins->sda_pin == 6) {
   19428:	780b      	ldrb	r3, [r1, #0]
   1942a:	2b05      	cmp	r3, #5
   1942c:	d109      	bne.n	19442 <hal_i2c_pin_config+0x1c>
   1942e:	784b      	ldrb	r3, [r1, #1]
   19430:	2b06      	cmp	r3, #6
   19432:	d100      	bne.n	19436 <hal_i2c_pin_config+0x10>
        }
#endif
    default:
        return -1;
    }
}
   19434:	4770      	bx	lr
            return -1;
   19436:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1943a:	4770      	bx	lr
        return -1;
   1943c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   19440:	4770      	bx	lr
            return -1;
   19442:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   19446:	e7f5      	b.n	19434 <hal_i2c_pin_config+0xe>

00019448 <hal_i2c_enable>:
    am_hal_iom_blocking_transfer(g_i2c_handles[i2c_num], &Transaction);

    return 0;
}

int hal_i2c_enable(uint8_t i2c_num) {
   19448:	b508      	push	{r3, lr}
    am_hal_iom_enable(g_i2c_handles[i2c_num]);
   1944a:	4b03      	ldr	r3, [pc, #12]	; (19458 <hal_i2c_enable+0x10>)
   1944c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
   19450:	f000 ff46 	bl	1a2e0 <am_hal_iom_enable>
    
    return 0;
}
   19454:	2000      	movs	r0, #0
   19456:	bd08      	pop	{r3, pc}
   19458:	1000272c 	.word	0x1000272c

0001945c <hal_i2c_init>:
{
   1945c:	b570      	push	{r4, r5, r6, lr}
   1945e:	4604      	mov	r4, r0
   19460:	460e      	mov	r6, r1
    am_hal_iom_initialize(i2c_num, &g_i2c_handles[i2c_num]);
   19462:	4d19      	ldr	r5, [pc, #100]	; (194c8 <hal_i2c_init+0x6c>)
   19464:	eb05 0180 	add.w	r1, r5, r0, lsl #2
   19468:	f000 ff0c 	bl	1a284 <am_hal_iom_initialize>
    am_hal_iom_power_ctrl(g_i2c_handles[i2c_num], AM_HAL_SYSCTRL_WAKE, false);
   1946c:	2200      	movs	r2, #0
   1946e:	4611      	mov	r1, r2
   19470:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
   19474:	f000 ff86 	bl	1a384 <am_hal_iom_power_ctrl>
    am_hal_iom_configure(g_i2c_handles[i2c_num], &g_sIOMI2cDefaultConfig);
   19478:	4914      	ldr	r1, [pc, #80]	; (194cc <hal_i2c_init+0x70>)
   1947a:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
   1947e:	f001 f8a3 	bl	1a5c8 <am_hal_iom_configure>
    pin_cfg = hal_i2c_pin_config(i2c_num, cfg);
   19482:	4631      	mov	r1, r6
   19484:	4620      	mov	r0, r4
   19486:	f7ff ffce 	bl	19426 <hal_i2c_pin_config>
    if (pin_cfg == -1) {
   1948a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   1948e:	d018      	beq.n	194c2 <hal_i2c_init+0x66>
    i2c_cfg.uFuncSel            = pin_cfg;
   19490:	2500      	movs	r5, #0
   19492:	f360 0502 	bfi	r5, r0, #0, #3
    i2c_cfg.ePullup             = AM_HAL_GPIO_PIN_PULLUP_1_5K;
   19496:	2302      	movs	r3, #2
   19498:	f363 1547 	bfi	r5, r3, #5, #3
    i2c_cfg.eDriveStrength      = AM_HAL_GPIO_PIN_DRIVESTRENGTH_12MA;
   1949c:	f445 7540 	orr.w	r5, r5, #768	; 0x300
    i2c_cfg.eGPOutcfg           = AM_HAL_GPIO_PIN_OUTCFG_OPENDRAIN;
   194a0:	f363 258b 	bfi	r5, r3, #10, #2
    i2c_cfg.uIOMnum             = i2c_num;
   194a4:	f364 4512 	bfi	r5, r4, #16, #3
    am_hal_gpio_pinconfig(cfg->sda_pin,  i2c_cfg);
   194a8:	4629      	mov	r1, r5
   194aa:	7870      	ldrb	r0, [r6, #1]
   194ac:	f7fb f96a 	bl	14784 <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(cfg->scl_pin,  i2c_cfg);
   194b0:	4629      	mov	r1, r5
   194b2:	7830      	ldrb	r0, [r6, #0]
   194b4:	f7fb f966 	bl	14784 <am_hal_gpio_pinconfig>
    hal_i2c_enable(i2c_num);
   194b8:	4620      	mov	r0, r4
   194ba:	f7ff ffc5 	bl	19448 <hal_i2c_enable>
    return 0;
   194be:	2000      	movs	r0, #0
}
   194c0:	bd70      	pop	{r4, r5, r6, pc}
        return SYS_EINVAL;
   194c2:	f06f 0001 	mvn.w	r0, #1
   194c6:	e7fb      	b.n	194c0 <hal_i2c_init+0x64>
   194c8:	1000272c 	.word	0x1000272c
   194cc:	1000018c 	.word	0x1000018c

000194d0 <apollo2_os_tick_set_timer>:
/*** Number of system ticks per single OS tick. */
static uint32_t apollo2_os_tick_dur;

static void
apollo2_os_tick_set_timer(int os_ticks)
{
   194d0:	b538      	push	{r3, r4, r5, lr}
   194d2:	4604      	mov	r4, r0
    uint32_t sys_ticks;
    uint32_t cfg;

    OS_ASSERT_CRITICAL();
   194d4:	f7fc fa55 	bl	15982 <os_arch_in_critical>
   194d8:	b180      	cbz	r0, 194fc <apollo2_os_tick_set_timer+0x2c>

    sys_ticks = os_ticks * apollo2_os_tick_dur;
   194da:	4b0d      	ldr	r3, [pc, #52]	; (19510 <apollo2_os_tick_set_timer+0x40>)
   194dc:	6818      	ldr	r0, [r3, #0]
   194de:	fb00 f404 	mul.w	r4, r0, r4

    /* Freeze time, set timer expiry, then unfreeze time. */
    cfg = am_hal_stimer_config(AM_HAL_STIMER_CFG_FREEZE);
   194e2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
   194e6:	f001 f913 	bl	1a710 <am_hal_stimer_config>
   194ea:	4605      	mov	r5, r0
    am_hal_stimer_compare_delta_set(0, sys_ticks);
   194ec:	4621      	mov	r1, r4
   194ee:	2000      	movs	r0, #0
   194f0:	f001 f938 	bl	1a764 <am_hal_stimer_compare_delta_set>
    am_hal_stimer_config(cfg);
   194f4:	4628      	mov	r0, r5
   194f6:	f001 f90b 	bl	1a710 <am_hal_stimer_config>
}
   194fa:	bd38      	pop	{r3, r4, r5, pc}
    OS_ASSERT_CRITICAL();
   194fc:	f7fb f896 	bl	1462c <hal_debugger_connected>
   19500:	b100      	cbz	r0, 19504 <apollo2_os_tick_set_timer+0x34>
   19502:	be01      	bkpt	0x0001
   19504:	2300      	movs	r3, #0
   19506:	461a      	mov	r2, r3
   19508:	4619      	mov	r1, r3
   1950a:	4618      	mov	r0, r3
   1950c:	f7fb fa78 	bl	14a00 <__assert_func>
   19510:	10002744 	.word	0x10002744

00019514 <apollo2_os_tick_handler>:

static void
apollo2_os_tick_handler(void)
{
   19514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t cur;
    int os_ticks;
    int delta;
    os_sr_t sr;

    OS_ENTER_CRITICAL(sr);
   19516:	f7fc fa2b 	bl	15970 <os_arch_save_sr>
   1951a:	4605      	mov	r5, r0

    /* Calculate elapsed ticks and advance OS time. */
    cur = am_hal_stimer_counter_get();
   1951c:	f001 f902 	bl	1a724 <am_hal_stimer_counter_get>
    delta = cur - apollo2_os_tick_prev;
   19520:	4e0c      	ldr	r6, [pc, #48]	; (19554 <apollo2_os_tick_handler+0x40>)
   19522:	6834      	ldr	r4, [r6, #0]
   19524:	1b04      	subs	r4, r0, r4
    os_ticks = delta / apollo2_os_tick_dur;
   19526:	4f0c      	ldr	r7, [pc, #48]	; (19558 <apollo2_os_tick_handler+0x44>)
   19528:	6838      	ldr	r0, [r7, #0]
   1952a:	fbb4 f4f0 	udiv	r4, r4, r0
    os_time_advance(os_ticks);
   1952e:	4620      	mov	r0, r4
   19530:	f7fc f9d4 	bl	158dc <os_time_advance>

    /* Clear timer interrupt. */
    am_hal_stimer_int_clear(AM_HAL_STIMER_INT_COMPAREA);
   19534:	2001      	movs	r0, #1
   19536:	f001 f95b 	bl	1a7f0 <am_hal_stimer_int_clear>

    /* Update the time associated with the most recent tick. */
    apollo2_os_tick_prev += os_ticks * apollo2_os_tick_dur;
   1953a:	683b      	ldr	r3, [r7, #0]
   1953c:	6830      	ldr	r0, [r6, #0]
   1953e:	fb03 0404 	mla	r4, r3, r4, r0
   19542:	6034      	str	r4, [r6, #0]

    /* Schedule timer to interrupt at the next tick. */
    apollo2_os_tick_set_timer(1);
   19544:	2001      	movs	r0, #1
   19546:	f7ff ffc3 	bl	194d0 <apollo2_os_tick_set_timer>

    OS_EXIT_CRITICAL(sr);
   1954a:	4628      	mov	r0, r5
   1954c:	f7fc fa16 	bl	1597c <os_arch_restore_sr>
}
   19550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   19552:	bf00      	nop
   19554:	10002748 	.word	0x10002748
   19558:	10002744 	.word	0x10002744

0001955c <os_tick_idle>:

void
os_tick_idle(os_time_t ticks)
{
   1955c:	b510      	push	{r4, lr}
   1955e:	4604      	mov	r4, r0
    OS_ASSERT_CRITICAL();
   19560:	f7fc fa0f 	bl	15982 <os_arch_in_critical>
   19564:	b128      	cbz	r0, 19572 <os_tick_idle+0x16>
     */

    /* Only set the timer for nonzero tick values.  For values of 0, just let
     * the timer expire on the next tick, as scheduled earlier.
     */
    if (ticks > 0) {
   19566:	b974      	cbnz	r4, 19586 <os_tick_idle+0x2a>
  __ASM volatile ("dsb 0xF":::"memory");
   19568:	f3bf 8f4f 	dsb	sy
        apollo2_os_tick_set_timer(ticks);
    }

    __DSB();
    __WFI();
   1956c:	bf30      	wfi

    if (ticks > 0) {
   1956e:	b974      	cbnz	r4, 1958e <os_tick_idle+0x32>
        apollo2_os_tick_handler();
    }
}
   19570:	bd10      	pop	{r4, pc}
    OS_ASSERT_CRITICAL();
   19572:	f7fb f85b 	bl	1462c <hal_debugger_connected>
   19576:	b100      	cbz	r0, 1957a <os_tick_idle+0x1e>
   19578:	be01      	bkpt	0x0001
   1957a:	2300      	movs	r3, #0
   1957c:	461a      	mov	r2, r3
   1957e:	4619      	mov	r1, r3
   19580:	4618      	mov	r0, r3
   19582:	f7fb fa3d 	bl	14a00 <__assert_func>
        apollo2_os_tick_set_timer(ticks);
   19586:	4620      	mov	r0, r4
   19588:	f7ff ffa2 	bl	194d0 <apollo2_os_tick_set_timer>
   1958c:	e7ec      	b.n	19568 <os_tick_idle+0xc>
        apollo2_os_tick_handler();
   1958e:	f7ff ffc1 	bl	19514 <apollo2_os_tick_handler>
}
   19592:	e7ed      	b.n	19570 <os_tick_idle+0x14>

00019594 <os_tick_init>:

void
os_tick_init(uint32_t os_ticks_per_sec, int prio)
{
   19594:	b538      	push	{r3, r4, r5, lr}
   19596:	4605      	mov	r5, r0
   19598:	460c      	mov	r4, r1
    os_sr_t sr;

    /* Reset the timer to 0. */
    am_hal_stimer_counter_clear();
   1959a:	f001 f8d3 	bl	1a744 <am_hal_stimer_counter_clear>

    /* The OS tick timer uses:
     * o The 1024 Hz low-frequency RC oscillator (LFRC)
     * o The first comparator (COMPAREA)
     */
    am_hal_stimer_config(AM_HAL_STIMER_LFRC_1KHZ |
   1959e:	f44f 7083 	mov.w	r0, #262	; 0x106
   195a2:	f001 f8b5 	bl	1a710 <am_hal_stimer_config>
                         AM_HAL_STIMER_CFG_COMPARE_A_ENABLE);
    am_hal_stimer_int_enable(AM_HAL_STIMER_INT_COMPAREA);
   195a6:	2001      	movs	r0, #1
   195a8:	f001 f918 	bl	1a7dc <am_hal_stimer_int_enable>

    apollo2_os_tick_dur = APOLLO2_OS_TICK_FREQ / os_ticks_per_sec;
   195ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
   195b0:	fbb3 f5f5 	udiv	r5, r3, r5
   195b4:	4b0c      	ldr	r3, [pc, #48]	; (195e8 <os_tick_init+0x54>)
   195b6:	601d      	str	r5, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   195b8:	0164      	lsls	r4, r4, #5
   195ba:	b2e4      	uxtb	r4, r4
   195bc:	4b0b      	ldr	r3, [pc, #44]	; (195ec <os_tick_init+0x58>)
   195be:	f883 4317 	strb.w	r4, [r3, #791]	; 0x317
  uint32_t vectors = (uint32_t )SCB->VTOR;
   195c2:	4a0b      	ldr	r2, [pc, #44]	; (195f0 <os_tick_init+0x5c>)
   195c4:	6892      	ldr	r2, [r2, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   195c6:	490b      	ldr	r1, [pc, #44]	; (195f4 <os_tick_init+0x60>)
   195c8:	f8c2 109c 	str.w	r1, [r2, #156]	; 0x9c
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   195cc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   195d0:	601a      	str	r2, [r3, #0]
    NVIC_SetPriority(APOLLO2_OS_TICK_IRQ, prio);
    NVIC_SetVector(APOLLO2_OS_TICK_IRQ, (uint32_t)apollo2_os_tick_handler);
    NVIC_EnableIRQ(APOLLO2_OS_TICK_IRQ);

    /* Schedule timer to interrupt at the next tick. */
    OS_ENTER_CRITICAL(sr);
   195d2:	f7fc f9cd 	bl	15970 <os_arch_save_sr>
   195d6:	4604      	mov	r4, r0
    apollo2_os_tick_set_timer(1);
   195d8:	2001      	movs	r0, #1
   195da:	f7ff ff79 	bl	194d0 <apollo2_os_tick_set_timer>
    OS_EXIT_CRITICAL(sr);
   195de:	4620      	mov	r0, r4
   195e0:	f7fc f9cc 	bl	1597c <os_arch_restore_sr>
}
   195e4:	bd38      	pop	{r3, r4, r5, pc}
   195e6:	bf00      	nop
   195e8:	10002744 	.word	0x10002744
   195ec:	e000e100 	.word	0xe000e100
   195f0:	e000ed00 	.word	0xe000ed00
   195f4:	00019515 	.word	0x00019515

000195f8 <apollo3_spi_resolve>:
};

static struct apollo3_spi *
apollo3_spi_resolve(int spi_num)
{
    switch (spi_num) {
   195f8:	2801      	cmp	r0, #1
   195fa:	d101      	bne.n	19600 <apollo3_spi_resolve+0x8>
    case 0:
        return &apollo3_spi0;
#endif
#if SPI_1_ENABLED
    case 1:
        return &apollo3_spi1;
   195fc:	4801      	ldr	r0, [pc, #4]	; (19604 <apollo3_spi_resolve+0xc>)
   195fe:	4770      	bx	lr
#if SPI_5_ENABLED
    case 5:
        return &apollo3_spi5;
#endif
    default:
        return NULL;
   19600:	2000      	movs	r0, #0
    }
}
   19602:	4770      	bx	lr
   19604:	1000274c 	.word	0x1000274c

00019608 <hal_spi_pin_config_master>:
 *  | 4:5       | 39    | 40    | 44    |
 *  | 5:5       | 48    | 49    | 47    |
 */
static int
hal_spi_pin_config_master(int spi_num, const struct apollo3_spi_cfg *pins)
{
   19608:	b410      	push	{r4}
    const uint8_t miso = pins->miso_pin;
   1960a:	788a      	ldrb	r2, [r1, #2]
    const uint8_t mosi = pins->mosi_pin;
   1960c:	784c      	ldrb	r4, [r1, #1]
    const uint8_t sck = pins->sck_pin;
   1960e:	780b      	ldrb	r3, [r1, #0]

    switch (spi_num) {
   19610:	2801      	cmp	r0, #1
   19612:	d003      	beq.n	1961c <hal_spi_pin_config_master+0x14>
        } else {
            return -1;
        }
#endif
    default:
        return -1;
   19614:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    }
}
   19618:	bc10      	pop	{r4}
   1961a:	4770      	bx	lr
        if (sck == 8 && miso == 9 && mosi == 10) {
   1961c:	2b08      	cmp	r3, #8
   1961e:	d106      	bne.n	1962e <hal_spi_pin_config_master+0x26>
   19620:	2a09      	cmp	r2, #9
   19622:	d107      	bne.n	19634 <hal_spi_pin_config_master+0x2c>
   19624:	2c0a      	cmp	r4, #10
   19626:	d0f7      	beq.n	19618 <hal_spi_pin_config_master+0x10>
            return -1;
   19628:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1962c:	e7f4      	b.n	19618 <hal_spi_pin_config_master+0x10>
   1962e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   19632:	e7f1      	b.n	19618 <hal_spi_pin_config_master+0x10>
   19634:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   19638:	e7ee      	b.n	19618 <hal_spi_pin_config_master+0x10>

0001963a <hal_spi_pin_config>:

static int
hal_spi_pin_config(int spi_num, int master, const struct apollo3_spi_cfg *pins)
{
    if (master) {
   1963a:	b121      	cbz	r1, 19646 <hal_spi_pin_config+0xc>
{
   1963c:	b508      	push	{r3, lr}
        return hal_spi_pin_config_master(spi_num, pins);
   1963e:	4611      	mov	r1, r2
   19640:	f7ff ffe2 	bl	19608 <hal_spi_pin_config_master>
    } else {
        return -1;
    }
}
   19644:	bd08      	pop	{r3, pc}
        return -1;
   19646:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   1964a:	4770      	bx	lr

0001964c <get_uNCE>:

static uint32_t get_uNCE(int spi_num) {
    switch(spi_num) {
   1964c:	2805      	cmp	r0, #5
   1964e:	d80a      	bhi.n	19666 <get_uNCE+0x1a>
   19650:	e8df f000 	tbb	[pc, r0]
   19654:	03050c03 	.word	0x03050c03
   19658:	0307      	.short	0x0307
        case 1:
            return 2;
        case 2:
            return 3;
        case 4:
            return 1;
   1965a:	2000      	movs	r0, #0
   1965c:	4770      	bx	lr
            return 3;
   1965e:	2003      	movs	r0, #3
   19660:	4770      	bx	lr
            return 1;
   19662:	2001      	movs	r0, #1
   19664:	4770      	bx	lr
        default:
            return -1;
   19666:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1966a:	4770      	bx	lr
            return 2;
   1966c:	2002      	movs	r0, #2
    }
}
   1966e:	4770      	bx	lr

00019670 <hal_spi_init_slave>:

static int
hal_spi_init_slave(int spi_num, struct apollo3_spi_cfg *cfg)
{
    return SYS_ERANGE;
}
   19670:	f06f 0009 	mvn.w	r0, #9
   19674:	4770      	bx	lr

00019676 <hal_spi_enable>:
 *
 * @return int 0 on success, non-zero error code on failure.
 */
int
hal_spi_enable(int spi_num)
{
   19676:	b508      	push	{r3, lr}
    struct apollo3_spi *spi;

    spi = apollo3_spi_resolve(spi_num);
   19678:	f7ff ffbe 	bl	195f8 <apollo3_spi_resolve>
    if (spi == NULL) {
   1967c:	b120      	cbz	r0, 19688 <hal_spi_enable+0x12>
        return SYS_EINVAL;
    }
    am_hal_iom_enable(spi->spi_handle);
   1967e:	6840      	ldr	r0, [r0, #4]
   19680:	f000 fe2e 	bl	1a2e0 <am_hal_iom_enable>

    return 0;
   19684:	2000      	movs	r0, #0
}
   19686:	bd08      	pop	{r3, pc}
        return SYS_EINVAL;
   19688:	f06f 0001 	mvn.w	r0, #1
   1968c:	e7fb      	b.n	19686 <hal_spi_enable+0x10>
	...

00019690 <hal_spi_init_master>:
{
   19690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   19694:	4606      	mov	r6, r0
   19696:	460f      	mov	r7, r1
    spi = apollo3_spi_resolve(spi_num);
   19698:	f7ff ffae 	bl	195f8 <apollo3_spi_resolve>
    if (spi == NULL) {
   1969c:	2800      	cmp	r0, #0
   1969e:	d065      	beq.n	1976c <hal_spi_init_master+0xdc>
   196a0:	4604      	mov	r4, r0
    memset(spi, 0, sizeof *spi);
   196a2:	2300      	movs	r3, #0
   196a4:	6003      	str	r3, [r0, #0]
   196a6:	6043      	str	r3, [r0, #4]
   196a8:	6083      	str	r3, [r0, #8]
   196aa:	60c3      	str	r3, [r0, #12]
    if (am_hal_iom_initialize(spi_num, &(spi->spi_handle)) != AM_HAL_STATUS_SUCCESS) {
   196ac:	1d01      	adds	r1, r0, #4
   196ae:	4630      	mov	r0, r6
   196b0:	f000 fde8 	bl	1a284 <am_hal_iom_initialize>
   196b4:	2800      	cmp	r0, #0
   196b6:	d15c      	bne.n	19772 <hal_spi_init_master+0xe2>
    if (am_hal_iom_power_ctrl(spi->spi_handle, AM_HAL_SYSCTRL_WAKE, false) != AM_HAL_STATUS_SUCCESS) {
   196b8:	2200      	movs	r2, #0
   196ba:	4611      	mov	r1, r2
   196bc:	6860      	ldr	r0, [r4, #4]
   196be:	f000 fe61 	bl	1a384 <am_hal_iom_power_ctrl>
   196c2:	2800      	cmp	r0, #0
   196c4:	d158      	bne.n	19778 <hal_spi_init_master+0xe8>
    if (am_hal_iom_configure(spi->spi_handle, &g_sIOMSpiConfig) != AM_HAL_STATUS_SUCCESS) {
   196c6:	4937      	ldr	r1, [pc, #220]	; (197a4 <hal_spi_init_master+0x114>)
   196c8:	6860      	ldr	r0, [r4, #4]
   196ca:	f000 ff7d 	bl	1a5c8 <am_hal_iom_configure>
   196ce:	2800      	cmp	r0, #0
   196d0:	d155      	bne.n	1977e <hal_spi_init_master+0xee>
    pin_cfg = hal_spi_pin_config(spi_num, 1, cfg);
   196d2:	463a      	mov	r2, r7
   196d4:	2101      	movs	r1, #1
   196d6:	4630      	mov	r0, r6
   196d8:	f7ff ffaf 	bl	1963a <hal_spi_pin_config>
   196dc:	4681      	mov	r9, r0
    if (pin_cfg == -1) {
   196de:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   196e2:	d04f      	beq.n	19784 <hal_spi_init_master+0xf4>
    spi_ss_cfg.uFuncSel = 1; /* SS pin is always func 1 */
   196e4:	2301      	movs	r3, #1
   196e6:	2500      	movs	r5, #0
   196e8:	f363 0502 	bfi	r5, r3, #0, #3
    spi_ss_cfg.eDriveStrength = AM_HAL_GPIO_PIN_DRIVESTRENGTH_12MA;
   196ec:	f445 7540 	orr.w	r5, r5, #768	; 0x300
    spi_ss_cfg.eGPOutcfg = AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL;
   196f0:	f363 258b 	bfi	r5, r3, #10, #2
    spi_ss_cfg.eGPInput = AM_HAL_GPIO_PIN_INPUT_NONE;
   196f4:	f36f 350c 	bfc	r5, #12, #1
    spi_ss_cfg.eIntDir = AM_HAL_GPIO_PIN_INTDIR_LO2HI;
   196f8:	f36f 354e 	bfc	r5, #13, #2
    spi_ss_cfg.uIOMnum = spi_num;
   196fc:	f006 0807 	and.w	r8, r6, #7
   19700:	f368 4512 	bfi	r5, r8, #16, #3
    spi_ss_cfg.uNCE = get_uNCE(spi_num);
   19704:	4630      	mov	r0, r6
   19706:	f7ff ffa1 	bl	1964c <get_uNCE>
   1970a:	f360 45d4 	bfi	r5, r0, #19, #2
    if (am_hal_gpio_pinconfig(cfg->ss_pin, spi_ss_cfg) != AM_HAL_STATUS_SUCCESS) {
   1970e:	f425 1100 	bic.w	r1, r5, #2097152	; 0x200000
   19712:	78f8      	ldrb	r0, [r7, #3]
   19714:	f7fb f836 	bl	14784 <am_hal_gpio_pinconfig>
   19718:	bbb8      	cbnz	r0, 1978a <hal_spi_init_master+0xfa>
    spi_sck_cfg.uFuncSel = pin_cfg;
   1971a:	f009 0907 	and.w	r9, r9, #7
   1971e:	2100      	movs	r1, #0
   19720:	f369 0102 	bfi	r1, r9, #0, #3
    spi_sck_cfg.eDriveStrength = AM_HAL_GPIO_PIN_DRIVESTRENGTH_12MA;
   19724:	f441 7140 	orr.w	r1, r1, #768	; 0x300
    spi_sck_cfg.uIOMnum = spi_num;
   19728:	f368 4112 	bfi	r1, r8, #16, #3
    if (am_hal_gpio_pinconfig(cfg->sck_pin, spi_sck_cfg) != AM_HAL_STATUS_SUCCESS){
   1972c:	7838      	ldrb	r0, [r7, #0]
   1972e:	f7fb f829 	bl	14784 <am_hal_gpio_pinconfig>
   19732:	bb68      	cbnz	r0, 19790 <hal_spi_init_master+0x100>
    spi_miso_cfg.uFuncSel = pin_cfg;
   19734:	2100      	movs	r1, #0
   19736:	f369 0102 	bfi	r1, r9, #0, #3
    spi_miso_cfg.uIOMnum = spi_num;
   1973a:	f368 4112 	bfi	r1, r8, #16, #3
    if (am_hal_gpio_pinconfig(cfg->miso_pin, spi_miso_cfg) != AM_HAL_STATUS_SUCCESS) {
   1973e:	78b8      	ldrb	r0, [r7, #2]
   19740:	f7fb f820 	bl	14784 <am_hal_gpio_pinconfig>
   19744:	bb38      	cbnz	r0, 19796 <hal_spi_init_master+0x106>
    spi_mosi_cfg.uFuncSel = pin_cfg;
   19746:	2100      	movs	r1, #0
   19748:	f369 0102 	bfi	r1, r9, #0, #3
    spi_mosi_cfg.eDriveStrength = AM_HAL_GPIO_PIN_DRIVESTRENGTH_12MA;
   1974c:	f441 7140 	orr.w	r1, r1, #768	; 0x300
    spi_mosi_cfg.uIOMnum = spi_num;
   19750:	f368 4112 	bfi	r1, r8, #16, #3
    if (am_hal_gpio_pinconfig(cfg->mosi_pin, spi_mosi_cfg) != AM_HAL_STATUS_SUCCESS) {
   19754:	7878      	ldrb	r0, [r7, #1]
   19756:	f7fb f815 	bl	14784 <am_hal_gpio_pinconfig>
   1975a:	b9f8      	cbnz	r0, 1979c <hal_spi_init_master+0x10c>
    hal_spi_enable(spi_num);
   1975c:	4630      	mov	r0, r6
   1975e:	f7ff ff8a 	bl	19676 <hal_spi_enable>
    spi->spi_num = spi_num;
   19762:	7026      	strb	r6, [r4, #0]
    spi->spi_type = HAL_SPI_TYPE_MASTER;
   19764:	2000      	movs	r0, #0
   19766:	7060      	strb	r0, [r4, #1]
}
   19768:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return SYS_EINVAL;
   1976c:	f06f 0001 	mvn.w	r0, #1
   19770:	e7fa      	b.n	19768 <hal_spi_init_master+0xd8>
        return SYS_EINVAL;
   19772:	f06f 0001 	mvn.w	r0, #1
   19776:	e7f7      	b.n	19768 <hal_spi_init_master+0xd8>
        return SYS_EINVAL;
   19778:	f06f 0001 	mvn.w	r0, #1
   1977c:	e7f4      	b.n	19768 <hal_spi_init_master+0xd8>
        return SYS_EINVAL;
   1977e:	f06f 0001 	mvn.w	r0, #1
   19782:	e7f1      	b.n	19768 <hal_spi_init_master+0xd8>
        return SYS_EINVAL;
   19784:	f06f 0001 	mvn.w	r0, #1
   19788:	e7ee      	b.n	19768 <hal_spi_init_master+0xd8>
        return SYS_EINVAL;
   1978a:	f06f 0001 	mvn.w	r0, #1
   1978e:	e7eb      	b.n	19768 <hal_spi_init_master+0xd8>
        return SYS_EINVAL;
   19790:	f06f 0001 	mvn.w	r0, #1
   19794:	e7e8      	b.n	19768 <hal_spi_init_master+0xd8>
        return SYS_EINVAL;
   19796:	f06f 0001 	mvn.w	r0, #1
   1979a:	e7e5      	b.n	19768 <hal_spi_init_master+0xd8>
        return SYS_EINVAL;
   1979c:	f06f 0001 	mvn.w	r0, #1
   197a0:	e7e2      	b.n	19768 <hal_spi_init_master+0xd8>
   197a2:	bf00      	nop
   197a4:	100001a0 	.word	0x100001a0

000197a8 <hal_spi_init>:
    if (cfg == NULL) {
   197a8:	b161      	cbz	r1, 197c4 <hal_spi_init+0x1c>
{
   197aa:	b508      	push	{r3, lr}
    switch (spi_type) {
   197ac:	b122      	cbz	r2, 197b8 <hal_spi_init+0x10>
   197ae:	2a01      	cmp	r2, #1
   197b0:	d005      	beq.n	197be <hal_spi_init+0x16>
   197b2:	f06f 0001 	mvn.w	r0, #1
}
   197b6:	bd08      	pop	{r3, pc}
        rc = hal_spi_init_master(spi_num, cfg);
   197b8:	f7ff ff6a 	bl	19690 <hal_spi_init_master>
        if (rc != 0) {
   197bc:	e7fb      	b.n	197b6 <hal_spi_init+0xe>
        rc = hal_spi_init_slave(spi_num, cfg);
   197be:	f7ff ff57 	bl	19670 <hal_spi_init_slave>
        if (rc != 0) {
   197c2:	e7f8      	b.n	197b6 <hal_spi_init+0xe>
        return SYS_EINVAL;
   197c4:	f06f 0001 	mvn.w	r0, #1
}
   197c8:	4770      	bx	lr
	...

000197cc <apollo3_timer_resolve>:
#endif

static struct apollo3_timer *
apollo3_timer_resolve(int timer_num)
{
    switch (timer_num) {
   197cc:	b118      	cbz	r0, 197d6 <apollo3_timer_resolve+0xa>
   197ce:	2803      	cmp	r0, #3
   197d0:	d103      	bne.n	197da <apollo3_timer_resolve+0xe>
#endif
#if MYNEWT_VAL(TIMER_1_SOURCE)
        case 1:     return &apollo3_timer_1;
#endif
#if MYNEWT_VAL(TIMER_ADC_SOURCE)
        case 3:     return &apollo3_timer_adc;
   197d2:	4803      	ldr	r0, [pc, #12]	; (197e0 <apollo3_timer_resolve+0x14>)
   197d4:	4770      	bx	lr
    switch (timer_num) {
   197d6:	4803      	ldr	r0, [pc, #12]	; (197e4 <apollo3_timer_resolve+0x18>)
   197d8:	4770      	bx	lr
#endif
        default:    return NULL;
   197da:	2000      	movs	r0, #0
    }
}
   197dc:	4770      	bx	lr
   197de:	bf00      	nop
   197e0:	100001c8 	.word	0x100001c8
   197e4:	100001b4 	.word	0x100001b4

000197e8 <apollo3_timer_tbl_find>:
 * matches the one specified.
 */
static const struct apollo3_timer_freq_entry *
apollo3_timer_tbl_find(const struct apollo3_timer_freq_entry *table,
                       uint32_t freq)
{
   197e8:	b430      	push	{r4, r5}
   197ea:	4604      	mov	r4, r0
    int i;

    /* If the requested value is less than all entries in the table, return the
     * smallest one.
     */
    if (table[0].freq >= freq) {
   197ec:	6803      	ldr	r3, [r0, #0]
   197ee:	428b      	cmp	r3, r1
   197f0:	d218      	bcs.n	19824 <apollo3_timer_tbl_find+0x3c>

    /* Find the first entry with a frequency value that is greater than the one
     * being requested.  Then determine which of it or its predecessor is
     * closer to the specified value.
     */
    for (i = 1; table[i].freq != 0; i++) {
   197f2:	2301      	movs	r3, #1
   197f4:	eb04 00c3 	add.w	r0, r4, r3, lsl #3
   197f8:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
   197fc:	b16a      	cbz	r2, 1981a <apollo3_timer_tbl_find+0x32>
        cur = &table[i];
        if (cur->freq >= freq) {
   197fe:	428a      	cmp	r2, r1
   19800:	d201      	bcs.n	19806 <apollo3_timer_tbl_find+0x1e>
    for (i = 1; table[i].freq != 0; i++) {
   19802:	3301      	adds	r3, #1
   19804:	e7f6      	b.n	197f4 <apollo3_timer_tbl_find+0xc>
            prev = cur - 1;
   19806:	f1a0 0408 	sub.w	r4, r0, #8
            delta1 = freq - prev->freq;
   1980a:	f850 3c08 	ldr.w	r3, [r0, #-8]
   1980e:	1acb      	subs	r3, r1, r3
            delta2 = cur->freq - freq;
   19810:	1a52      	subs	r2, r2, r1

            if (delta1 <= delta2) {
   19812:	4293      	cmp	r3, r2
   19814:	d806      	bhi.n	19824 <apollo3_timer_tbl_find+0x3c>
                return prev;
   19816:	4620      	mov	r0, r4
   19818:	e004      	b.n	19824 <apollo3_timer_tbl_find+0x3c>
    }

    /* Requested value is greater than all entries in the table; return the
     * largest.
     */
    return table + i - 1;
   1981a:	f103 5000 	add.w	r0, r3, #536870912	; 0x20000000
   1981e:	3801      	subs	r0, #1
   19820:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
}
   19824:	bc30      	pop	{r4, r5}
   19826:	4770      	bx	lr

00019828 <apollo3_timer_sdk_cfg>:
 * ORed in, depending on the MCU timer being configured.
 */
static int
apollo3_timer_sdk_cfg(const struct apollo3_timer_cfg *cfg, uint32_t freq_hz,
                      uint32_t *out_actual_hz, uint32_t *out_cfg)
{
   19828:	b538      	push	{r3, r4, r5, lr}
   1982a:	4615      	mov	r5, r2
   1982c:	461c      	mov	r4, r3
    const struct apollo3_timer_freq_entry *entry;

    switch (cfg->source) {
   1982e:	7800      	ldrb	r0, [r0, #0]
   19830:	3801      	subs	r0, #1
   19832:	2804      	cmp	r0, #4
   19834:	d82b      	bhi.n	1988e <apollo3_timer_sdk_cfg+0x66>
   19836:	e8df f000 	tbb	[pc, r0]
   1983a:	0c03      	.short	0x0c03
   1983c:	1e15      	.short	0x1e15
   1983e:	24          	.byte	0x24
   1983f:	00          	.byte	0x00
    case APOLLO3_TIMER_SOURCE_HFRC:
        entry = apollo3_timer_tbl_find(apollo3_timer_tbl_hfrc, freq_hz);
   19840:	4814      	ldr	r0, [pc, #80]	; (19894 <apollo3_timer_sdk_cfg+0x6c>)
   19842:	f7ff ffd1 	bl	197e8 <apollo3_timer_tbl_find>
        *out_actual_hz = entry->freq;
   19846:	6803      	ldr	r3, [r0, #0]
   19848:	602b      	str	r3, [r5, #0]
        *out_cfg = entry->cfg;
   1984a:	6843      	ldr	r3, [r0, #4]
   1984c:	6023      	str	r3, [r4, #0]
        return 0;
   1984e:	2000      	movs	r0, #0
        return 0;

    default:
        return SYS_EINVAL;
    }
}
   19850:	bd38      	pop	{r3, r4, r5, pc}
        entry = apollo3_timer_tbl_find(apollo3_timer_tbl_xt, freq_hz);
   19852:	4811      	ldr	r0, [pc, #68]	; (19898 <apollo3_timer_sdk_cfg+0x70>)
   19854:	f7ff ffc8 	bl	197e8 <apollo3_timer_tbl_find>
        *out_actual_hz = entry->freq;
   19858:	6803      	ldr	r3, [r0, #0]
   1985a:	602b      	str	r3, [r5, #0]
        *out_cfg = entry->cfg;
   1985c:	6843      	ldr	r3, [r0, #4]
   1985e:	6023      	str	r3, [r4, #0]
        return 0;
   19860:	2000      	movs	r0, #0
   19862:	e7f5      	b.n	19850 <apollo3_timer_sdk_cfg+0x28>
        entry = apollo3_timer_tbl_find(apollo3_timer_tbl_lfrc, freq_hz);
   19864:	480d      	ldr	r0, [pc, #52]	; (1989c <apollo3_timer_sdk_cfg+0x74>)
   19866:	f7ff ffbf 	bl	197e8 <apollo3_timer_tbl_find>
        *out_actual_hz = entry->freq;
   1986a:	6803      	ldr	r3, [r0, #0]
   1986c:	602b      	str	r3, [r5, #0]
        *out_cfg = entry->cfg;
   1986e:	6843      	ldr	r3, [r0, #4]
   19870:	6023      	str	r3, [r4, #0]
        return 0;
   19872:	2000      	movs	r0, #0
   19874:	e7ec      	b.n	19850 <apollo3_timer_sdk_cfg+0x28>
        *out_actual_hz = 100;
   19876:	2364      	movs	r3, #100	; 0x64
   19878:	6013      	str	r3, [r2, #0]
        *out_cfg = AM_HAL_CTIMER_RTC_100HZ;
   1987a:	231c      	movs	r3, #28
   1987c:	6023      	str	r3, [r4, #0]
        return 0;
   1987e:	2000      	movs	r0, #0
   19880:	e7e6      	b.n	19850 <apollo3_timer_sdk_cfg+0x28>
        *out_actual_hz = 48000000;
   19882:	4b07      	ldr	r3, [pc, #28]	; (198a0 <apollo3_timer_sdk_cfg+0x78>)
   19884:	6013      	str	r3, [r2, #0]
        *out_cfg = AM_HAL_CTIMER_HCLK_DIV4;
   19886:	231e      	movs	r3, #30
   19888:	6023      	str	r3, [r4, #0]
        return 0;
   1988a:	2000      	movs	r0, #0
   1988c:	e7e0      	b.n	19850 <apollo3_timer_sdk_cfg+0x28>
    switch (cfg->source) {
   1988e:	f06f 0001 	mvn.w	r0, #1
   19892:	e7dd      	b.n	19850 <apollo3_timer_sdk_cfg+0x28>
   19894:	0001bcfc 	.word	0x0001bcfc
   19898:	0001bd54 	.word	0x0001bd54
   1989c:	0001bd2c 	.word	0x0001bd2c
   198a0:	02dc6c00 	.word	0x02dc6c00

000198a4 <apollo3_timer_isr_cfg>:
 */ 
static int
apollo3_timer_isr_cfg(const struct apollo3_timer *bsp_timer,
                      uint32_t *out_isr_cfg)
{
    switch (bsp_timer->once_timer_idx) {
   198a4:	7c43      	ldrb	r3, [r0, #17]
   198a6:	2b01      	cmp	r3, #1
   198a8:	d004      	beq.n	198b4 <apollo3_timer_isr_cfg+0x10>
   198aa:	2b03      	cmp	r3, #3
   198ac:	d006      	beq.n	198bc <apollo3_timer_isr_cfg+0x18>
   198ae:	f06f 0001 	mvn.w	r0, #1
   198b2:	4770      	bx	lr
#if MYNEWT_VAL(TIMER_0_SOURCE)
    case 1:
        *out_isr_cfg = AM_HAL_CTIMER_INT_TIMERA1C0;
   198b4:	2304      	movs	r3, #4
   198b6:	600b      	str	r3, [r1, #0]
        return 0;
   198b8:	2000      	movs	r0, #0
   198ba:	4770      	bx	lr
        *out_isr_cfg = AM_HAL_CTIMER_INT_TIMERA4C0;
        return 0;
#endif
#if MYNEWT_VAL(TIMER_ADC_SOURCE)
    case 3:
        *out_isr_cfg = AM_HAL_CTIMER_INT_TIMERA3C0;
   198bc:	2340      	movs	r3, #64	; 0x40
   198be:	600b      	str	r3, [r1, #0]
        return 0;
   198c0:	2000      	movs	r0, #0
#endif
    default:
        return SYS_EINVAL;
    }
}
   198c2:	4770      	bx	lr

000198c4 <apollo3_timer_cur_ticks>:
/**
 * Retrieves the current time from the specified timer.
 */
static uint32_t
apollo3_timer_cur_ticks(const struct apollo3_timer *bsp_timer)
{
   198c4:	b508      	push	{r3, lr}
    return am_hal_ctimer_read(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);
   198c6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   198ca:	7c00      	ldrb	r0, [r0, #16]
   198cc:	f7ff faf2 	bl	18eb4 <am_hal_ctimer_read>
}
   198d0:	bd08      	pop	{r3, pc}

000198d2 <apollo3_timer_set_ocmp>:
 * time.
 */
static void
apollo3_timer_set_ocmp(const struct apollo3_timer *bsp_timer,
                       uint32_t ticks_from_now)
{
   198d2:	b530      	push	{r4, r5, lr}
   198d4:	b083      	sub	sp, #12
   198d6:	4604      	mov	r4, r0
   198d8:	460d      	mov	r5, r1
    uint32_t isr_cfg;
    int rc;

    /* Calculate the ISR flags for the "once" timer. */
    rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
   198da:	a901      	add	r1, sp, #4
   198dc:	f7ff ffe2 	bl	198a4 <apollo3_timer_isr_cfg>
    assert(rc == 0);
   198e0:	b9e8      	cbnz	r0, 1991e <apollo3_timer_set_ocmp+0x4c>

    /* Clear any pending interrupt for this timer. */
    am_hal_ctimer_int_clear(isr_cfg);
   198e2:	9801      	ldr	r0, [sp, #4]
   198e4:	f7ff fbb2 	bl	1904c <am_hal_ctimer_int_clear>

    /* Stop and clear the "once" timer. */
    am_hal_ctimer_stop(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
   198e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   198ec:	7c60      	ldrb	r0, [r4, #17]
   198ee:	f7ff fab7 	bl	18e60 <am_hal_ctimer_stop>
    am_hal_ctimer_clear(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
   198f2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   198f6:	7c60      	ldrb	r0, [r4, #17]
   198f8:	f7ff fac8 	bl	18e8c <am_hal_ctimer_clear>

    /* Schedule an interrupt at the requested relative time. */
    am_hal_ctimer_period_set(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH,
   198fc:	2300      	movs	r3, #0
   198fe:	462a      	mov	r2, r5
   19900:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   19904:	7c60      	ldrb	r0, [r4, #17]
   19906:	f7ff fb1d 	bl	18f44 <am_hal_ctimer_period_set>
                             ticks_from_now, 0);

    /* Enable interrupts for this timer, in case they haven't been enabled
     * yet.
     */
    am_hal_ctimer_int_enable(isr_cfg);
   1990a:	9801      	ldr	r0, [sp, #4]
   1990c:	f7ff fb76 	bl	18ffc <am_hal_ctimer_int_enable>

    /* Restart the timer. */
    am_hal_ctimer_start(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
   19910:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   19914:	7c60      	ldrb	r0, [r4, #17]
   19916:	f7ff fa79 	bl	18e0c <am_hal_ctimer_start>
}
   1991a:	b003      	add	sp, #12
   1991c:	bd30      	pop	{r4, r5, pc}
    assert(rc == 0);
   1991e:	f7fa fe85 	bl	1462c <hal_debugger_connected>
   19922:	b100      	cbz	r0, 19926 <apollo3_timer_set_ocmp+0x54>
   19924:	be01      	bkpt	0x0001
   19926:	2300      	movs	r3, #0
   19928:	461a      	mov	r2, r3
   1992a:	4619      	mov	r1, r3
   1992c:	4618      	mov	r0, r3
   1992e:	f7fb f867 	bl	14a00 <__assert_func>

00019932 <apollo3_timer_set_ocmp_at>:
 * Configures a BSP timer to generate an interrupt at the specified absolute
 * time.
 */
static void
apollo3_timer_set_ocmp_at(const struct apollo3_timer *bsp_timer, uint32_t at)
{
   19932:	b530      	push	{r4, r5, lr}
   19934:	b083      	sub	sp, #12
   19936:	4605      	mov	r5, r0
   19938:	460c      	mov	r4, r1
    uint32_t isr_cfg;
    uint32_t now;
    int32_t ticks_from_now;
    int rc;

    now = apollo3_timer_cur_ticks(bsp_timer);
   1993a:	f7ff ffc3 	bl	198c4 <apollo3_timer_cur_ticks>
    ticks_from_now = at - now;
   1993e:	1a21      	subs	r1, r4, r0
    if (ticks_from_now <= 0) {
   19940:	2900      	cmp	r1, #0
   19942:	dd04      	ble.n	1994e <apollo3_timer_set_ocmp_at+0x1c>
        /* Event already occurred. */
        rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
        assert(rc == 0);
        am_hal_ctimer_int_set(isr_cfg);
    } else {
        apollo3_timer_set_ocmp(bsp_timer, ticks_from_now);
   19944:	4628      	mov	r0, r5
   19946:	f7ff ffc4 	bl	198d2 <apollo3_timer_set_ocmp>
    }
}
   1994a:	b003      	add	sp, #12
   1994c:	bd30      	pop	{r4, r5, pc}
        rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
   1994e:	a901      	add	r1, sp, #4
   19950:	4628      	mov	r0, r5
   19952:	f7ff ffa7 	bl	198a4 <apollo3_timer_isr_cfg>
        assert(rc == 0);
   19956:	b918      	cbnz	r0, 19960 <apollo3_timer_set_ocmp_at+0x2e>
        am_hal_ctimer_int_set(isr_cfg);
   19958:	9801      	ldr	r0, [sp, #4]
   1995a:	f7ff fb87 	bl	1906c <am_hal_ctimer_int_set>
   1995e:	e7f4      	b.n	1994a <apollo3_timer_set_ocmp_at+0x18>
        assert(rc == 0);
   19960:	f7fa fe64 	bl	1462c <hal_debugger_connected>
   19964:	b100      	cbz	r0, 19968 <apollo3_timer_set_ocmp_at+0x36>
   19966:	be01      	bkpt	0x0001
   19968:	2300      	movs	r3, #0
   1996a:	461a      	mov	r2, r3
   1996c:	4619      	mov	r1, r3
   1996e:	4618      	mov	r0, r3
   19970:	f7fb f846 	bl	14a00 <__assert_func>

00019974 <apollo3_timer_clear_ocmp>:
/**
 * Unsets a scheduled interrupt for the specified BSP timer.
 */
static void
apollo3_timer_clear_ocmp(const struct apollo3_timer *bsp_timer)
{
   19974:	b500      	push	{lr}
   19976:	b083      	sub	sp, #12
    uint32_t isr_cfg;
    int rc;

    rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
   19978:	a901      	add	r1, sp, #4
   1997a:	f7ff ff93 	bl	198a4 <apollo3_timer_isr_cfg>
    assert(rc == 0);
   1997e:	b928      	cbnz	r0, 1998c <apollo3_timer_clear_ocmp+0x18>

    am_hal_ctimer_int_disable(isr_cfg);
   19980:	9801      	ldr	r0, [sp, #4]
   19982:	f7ff fb4f 	bl	19024 <am_hal_ctimer_int_disable>
}
   19986:	b003      	add	sp, #12
   19988:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
   1998c:	f7fa fe4e 	bl	1462c <hal_debugger_connected>
   19990:	b100      	cbz	r0, 19994 <apollo3_timer_clear_ocmp+0x20>
   19992:	be01      	bkpt	0x0001
   19994:	2300      	movs	r3, #0
   19996:	461a      	mov	r2, r3
   19998:	4619      	mov	r1, r3
   1999a:	4618      	mov	r0, r3
   1999c:	f7fb f830 	bl	14a00 <__assert_func>

000199a0 <apollo3_timer_chk_queue>:
 * Executes callbacks for all expired timers in a BSP timer's queue.  This
 * function is called when a timer interrupt is handled.
 */
static void
apollo3_timer_chk_queue(struct apollo3_timer *bsp_timer)
{
   199a0:	b570      	push	{r4, r5, r6, lr}
   199a2:	4605      	mov	r5, r0
    struct hal_timer *timer;
    uint32_t ticks;
    os_sr_t sr;

    OS_ENTER_CRITICAL(sr);
   199a4:	f7fb ffe4 	bl	15970 <os_arch_save_sr>
   199a8:	4606      	mov	r6, r0

    /* Remove and process each expired timer in the sorted queue. */
    while ((timer = TAILQ_FIRST(&bsp_timer->hal_timer_q)) != NULL) {
   199aa:	e009      	b.n	199c0 <apollo3_timer_chk_queue+0x20>
        ticks = apollo3_timer_cur_ticks(bsp_timer);
        if ((int32_t)(ticks - timer->expiry) >= 0) {
            TAILQ_REMOVE(&bsp_timer->hal_timer_q, timer, link);
   199ac:	6963      	ldr	r3, [r4, #20]
   199ae:	606b      	str	r3, [r5, #4]
   199b0:	6963      	ldr	r3, [r4, #20]
   199b2:	6922      	ldr	r2, [r4, #16]
   199b4:	601a      	str	r2, [r3, #0]
            timer->link.tqe_prev = NULL;
   199b6:	2300      	movs	r3, #0
   199b8:	6163      	str	r3, [r4, #20]
            timer->cb_func(timer->cb_arg);
   199ba:	6863      	ldr	r3, [r4, #4]
   199bc:	68a0      	ldr	r0, [r4, #8]
   199be:	4798      	blx	r3
    while ((timer = TAILQ_FIRST(&bsp_timer->hal_timer_q)) != NULL) {
   199c0:	682c      	ldr	r4, [r5, #0]
   199c2:	b164      	cbz	r4, 199de <apollo3_timer_chk_queue+0x3e>
        ticks = apollo3_timer_cur_ticks(bsp_timer);
   199c4:	4628      	mov	r0, r5
   199c6:	f7ff ff7d 	bl	198c4 <apollo3_timer_cur_ticks>
        if ((int32_t)(ticks - timer->expiry) >= 0) {
   199ca:	68e3      	ldr	r3, [r4, #12]
   199cc:	1ac0      	subs	r0, r0, r3
   199ce:	2800      	cmp	r0, #0
   199d0:	db05      	blt.n	199de <apollo3_timer_chk_queue+0x3e>
            TAILQ_REMOVE(&bsp_timer->hal_timer_q, timer, link);
   199d2:	6923      	ldr	r3, [r4, #16]
   199d4:	2b00      	cmp	r3, #0
   199d6:	d0e9      	beq.n	199ac <apollo3_timer_chk_queue+0xc>
   199d8:	6962      	ldr	r2, [r4, #20]
   199da:	615a      	str	r2, [r3, #20]
   199dc:	e7e8      	b.n	199b0 <apollo3_timer_chk_queue+0x10>
    }

    /* If any timers remain, schedule an interrupt for the timer that expires
     * next.
     */
    if (timer != NULL) {
   199de:	b13c      	cbz	r4, 199f0 <apollo3_timer_chk_queue+0x50>
        apollo3_timer_set_ocmp_at(bsp_timer, timer->expiry);
   199e0:	68e1      	ldr	r1, [r4, #12]
   199e2:	4628      	mov	r0, r5
   199e4:	f7ff ffa5 	bl	19932 <apollo3_timer_set_ocmp_at>
    } else {
        apollo3_timer_clear_ocmp(bsp_timer);
    }

    OS_EXIT_CRITICAL(sr);
   199e8:	4630      	mov	r0, r6
   199ea:	f7fb ffc7 	bl	1597c <os_arch_restore_sr>
}
   199ee:	bd70      	pop	{r4, r5, r6, pc}
        apollo3_timer_clear_ocmp(bsp_timer);
   199f0:	4628      	mov	r0, r5
   199f2:	f7ff ffbf 	bl	19974 <apollo3_timer_clear_ocmp>
   199f6:	e7f7      	b.n	199e8 <apollo3_timer_chk_queue+0x48>

000199f8 <apollo3_timer_isr>:
/**
 * Handles a ctimer interrupt.
 */
static void
apollo3_timer_isr(void)
{
   199f8:	b510      	push	{r4, lr}
    uint32_t status;

    /* Read the ctimer status to determine which timers generated the
     * interrupt.
     */
    status = am_hal_ctimer_int_status_get(true);
   199fa:	2001      	movs	r0, #1
   199fc:	f7ff fb46 	bl	1908c <am_hal_ctimer_int_status_get>
   19a00:	4604      	mov	r4, r0
    am_hal_ctimer_int_clear(status);
   19a02:	f7ff fb23 	bl	1904c <am_hal_ctimer_int_clear>

    /* Service the appropriate timers. */
#if MYNEWT_VAL(TIMER_0_SOURCE)
    if (status & (AM_HAL_CTIMER_INT_TIMERA1C0 | AM_HAL_CTIMER_INT_TIMERA1C1)) {
   19a06:	f014 1f04 	tst.w	r4, #262148	; 0x40004
   19a0a:	d103      	bne.n	19a14 <apollo3_timer_isr+0x1c>
    if (status & (AM_HAL_CTIMER_INT_TIMERA3C0 | AM_HAL_CTIMER_INT_TIMERA3C1)) {
        apollo3_timer_chk_queue(&apollo3_timer_1);
    }
#endif
#if MYNEWT_VAL(TIMER_ADC_SOURCE)
    if (status & AM_HAL_CTIMER_INT_TIMERA3C0) {
   19a0c:	f014 0f40 	tst.w	r4, #64	; 0x40
   19a10:	d104      	bne.n	19a1c <apollo3_timer_isr+0x24>
        apollo3_timer_chk_queue(&apollo3_timer_adc);
    }
#endif
}
   19a12:	bd10      	pop	{r4, pc}
        apollo3_timer_chk_queue(&apollo3_timer_0);
   19a14:	4803      	ldr	r0, [pc, #12]	; (19a24 <apollo3_timer_isr+0x2c>)
   19a16:	f7ff ffc3 	bl	199a0 <apollo3_timer_chk_queue>
   19a1a:	e7f7      	b.n	19a0c <apollo3_timer_isr+0x14>
        apollo3_timer_chk_queue(&apollo3_timer_adc);
   19a1c:	4802      	ldr	r0, [pc, #8]	; (19a28 <apollo3_timer_isr+0x30>)
   19a1e:	f7ff ffbf 	bl	199a0 <apollo3_timer_chk_queue>
}
   19a22:	e7f6      	b.n	19a12 <apollo3_timer_isr+0x1a>
   19a24:	100001b4 	.word	0x100001b4
   19a28:	100001c8 	.word	0x100001c8

00019a2c <hal_timer_init>:
 *
 * @return int          0: success; error code otherwise
 */
int
hal_timer_init(int timer_num, void *vcfg)
{
   19a2c:	b510      	push	{r4, lr}
   19a2e:	460c      	mov	r4, r1
    static int nvic_configured;

    const struct apollo3_timer_cfg *bsp_cfg;
    struct apollo3_timer *bsp_timer;

    bsp_timer = apollo3_timer_resolve(timer_num);
   19a30:	f7ff fecc 	bl	197cc <apollo3_timer_resolve>
    if (bsp_timer == NULL) {
   19a34:	b1b8      	cbz	r0, 19a66 <hal_timer_init+0x3a>
   19a36:	4603      	mov	r3, r0
        return SYS_EINVAL;
    }

    if (!nvic_configured) {
   19a38:	4a0c      	ldr	r2, [pc, #48]	; (19a6c <hal_timer_init+0x40>)
   19a3a:	6812      	ldr	r2, [r2, #0]
   19a3c:	b97a      	cbnz	r2, 19a5e <hal_timer_init+0x32>
        nvic_configured = 1;
   19a3e:	4a0b      	ldr	r2, [pc, #44]	; (19a6c <hal_timer_init+0x40>)
   19a40:	2101      	movs	r1, #1
   19a42:	6011      	str	r1, [r2, #0]
  uint32_t vectors = (uint32_t )SCB->VTOR;
   19a44:	4a0a      	ldr	r2, [pc, #40]	; (19a70 <hal_timer_init+0x44>)
   19a46:	6892      	ldr	r2, [r2, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   19a48:	490a      	ldr	r1, [pc, #40]	; (19a74 <hal_timer_init+0x48>)
   19a4a:	6791      	str	r1, [r2, #120]	; 0x78
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   19a4c:	4a0a      	ldr	r2, [pc, #40]	; (19a78 <hal_timer_init+0x4c>)
   19a4e:	21e0      	movs	r1, #224	; 0xe0
   19a50:	f882 130e 	strb.w	r1, [r2, #782]	; 0x30e
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   19a54:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   19a58:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   19a5c:	6011      	str	r1, [r2, #0]
        NVIC_ClearPendingIRQ(CTIMER_IRQn);
        NVIC_EnableIRQ(CTIMER_IRQn);
    }

    bsp_cfg = vcfg;
    bsp_timer->cfg = *bsp_cfg;
   19a5e:	7822      	ldrb	r2, [r4, #0]
   19a60:	721a      	strb	r2, [r3, #8]

    return 0;
   19a62:	2000      	movs	r0, #0
}
   19a64:	bd10      	pop	{r4, pc}
        return SYS_EINVAL;
   19a66:	f06f 0001 	mvn.w	r0, #1
   19a6a:	e7fb      	b.n	19a64 <hal_timer_init+0x38>
   19a6c:	1000275c 	.word	0x1000275c
   19a70:	e000ed00 	.word	0xe000ed00
   19a74:	000199f9 	.word	0x000199f9
   19a78:	e000e100 	.word	0xe000e100

00019a7c <hal_timer_config>:
 *
 * @return int
 */
int
hal_timer_config(int timer_num, uint32_t freq_hz)
{
   19a7c:	b570      	push	{r4, r5, r6, lr}
   19a7e:	b082      	sub	sp, #8
   19a80:	460d      	mov	r5, r1
    uint32_t cont_cfg;
    uint32_t once_cfg;
    uint32_t sdk_cfg;
    int rc;

    bsp_timer = apollo3_timer_resolve(timer_num);
   19a82:	f7ff fea3 	bl	197cc <apollo3_timer_resolve>
    if (bsp_timer == NULL || bsp_timer->is_adc_clk) {
   19a86:	b380      	cbz	r0, 19aea <hal_timer_config+0x6e>
   19a88:	4604      	mov	r4, r0
   19a8a:	7c83      	ldrb	r3, [r0, #18]
   19a8c:	bb83      	cbnz	r3, 19af0 <hal_timer_config+0x74>
        return SYS_EINVAL;
    }

    rc = apollo3_timer_sdk_cfg(&bsp_timer->cfg, freq_hz, &bsp_timer->freq_hz,
   19a8e:	ab01      	add	r3, sp, #4
   19a90:	f100 020c 	add.w	r2, r0, #12
   19a94:	4629      	mov	r1, r5
   19a96:	3008      	adds	r0, #8
   19a98:	f7ff fec6 	bl	19828 <apollo3_timer_sdk_cfg>
                               &sdk_cfg);
    if (rc != 0) {
   19a9c:	4605      	mov	r5, r0
   19a9e:	b110      	cbz	r0, 19aa6 <hal_timer_config+0x2a>

    /* Start the continuous timer. */
    am_hal_ctimer_start(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);

    return 0;
}
   19aa0:	4628      	mov	r0, r5
   19aa2:	b002      	add	sp, #8
   19aa4:	bd70      	pop	{r4, r5, r6, pc}
    cont_cfg = sdk_cfg | AM_HAL_CTIMER_FN_CONTINUOUS;
   19aa6:	9e01      	ldr	r6, [sp, #4]
   19aa8:	f446 76c0 	orr.w	r6, r6, #384	; 0x180
    am_hal_ctimer_clear(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);
   19aac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   19ab0:	7c20      	ldrb	r0, [r4, #16]
   19ab2:	f7ff f9eb 	bl	18e8c <am_hal_ctimer_clear>
    am_hal_ctimer_config_single(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH,
   19ab6:	4632      	mov	r2, r6
   19ab8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   19abc:	7c20      	ldrb	r0, [r4, #16]
   19abe:	f7ff f965 	bl	18d8c <am_hal_ctimer_config_single>
    once_cfg = sdk_cfg | AM_HAL_CTIMER_FN_ONCE | AM_HAL_CTIMER_INT_ENABLE;
   19ac2:	9e01      	ldr	r6, [sp, #4]
   19ac4:	f446 7600 	orr.w	r6, r6, #512	; 0x200
    am_hal_ctimer_clear(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
   19ac8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   19acc:	7c60      	ldrb	r0, [r4, #17]
   19ace:	f7ff f9dd 	bl	18e8c <am_hal_ctimer_clear>
    am_hal_ctimer_config_single(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH,
   19ad2:	4632      	mov	r2, r6
   19ad4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   19ad8:	7c60      	ldrb	r0, [r4, #17]
   19ada:	f7ff f957 	bl	18d8c <am_hal_ctimer_config_single>
    am_hal_ctimer_start(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);
   19ade:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   19ae2:	7c20      	ldrb	r0, [r4, #16]
   19ae4:	f7ff f992 	bl	18e0c <am_hal_ctimer_start>
    return 0;
   19ae8:	e7da      	b.n	19aa0 <hal_timer_config+0x24>
        return SYS_EINVAL;
   19aea:	f06f 0501 	mvn.w	r5, #1
   19aee:	e7d7      	b.n	19aa0 <hal_timer_config+0x24>
   19af0:	f06f 0501 	mvn.w	r5, #1
   19af4:	e7d4      	b.n	19aa0 <hal_timer_config+0x24>
	...

00019af8 <apollo3_uart_irqh_x>:
    UARTn(0)->DR = data;
}

static void
apollo3_uart_irqh_x(int num)
{
   19af8:	b538      	push	{r3, r4, r5, lr}
   19afa:	4604      	mov	r4, r0

    os_trace_isr_enter();

    u = &uarts[num];

    status = UARTn(0)->IES;
   19afc:	4b2f      	ldr	r3, [pc, #188]	; (19bbc <apollo3_uart_irqh_x+0xc4>)
   19afe:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
    UARTn(0)->IEC &= ~status;
   19b00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   19b02:	ea22 0205 	bic.w	r2, r2, r5
   19b06:	645a      	str	r2, [r3, #68]	; 0x44

    if (status & (UART0_IES_TXRIS_Msk)) {
   19b08:	f015 0f20 	tst.w	r5, #32
   19b0c:	d034      	beq.n	19b78 <apollo3_uart_irqh_x+0x80>
        if (u->u_tx_started) {
   19b0e:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   19b12:	4a2b      	ldr	r2, [pc, #172]	; (19bc0 <apollo3_uart_irqh_x+0xc8>)
   19b14:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
   19b18:	f013 0f04 	tst.w	r3, #4
   19b1c:	d02c      	beq.n	19b78 <apollo3_uart_irqh_x+0x80>
            while (1) {
                if (UARTn(0)->FR & UART0_FR_TXFF_Msk) {
   19b1e:	4b27      	ldr	r3, [pc, #156]	; (19bbc <apollo3_uart_irqh_x+0xc4>)
   19b20:	699b      	ldr	r3, [r3, #24]
   19b22:	f013 0f20 	tst.w	r3, #32
   19b26:	d127      	bne.n	19b78 <apollo3_uart_irqh_x+0x80>
                    break;
                }

                data = u->u_tx_func(u->u_func_arg);
   19b28:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19b2c:	4a24      	ldr	r2, [pc, #144]	; (19bc0 <apollo3_uart_irqh_x+0xc8>)
   19b2e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   19b32:	689a      	ldr	r2, [r3, #8]
   19b34:	6918      	ldr	r0, [r3, #16]
   19b36:	4790      	blx	r2
                if (data < 0) {
   19b38:	2800      	cmp	r0, #0
   19b3a:	db02      	blt.n	19b42 <apollo3_uart_irqh_x+0x4a>
                    apollo3_uart_disable_tx_irq();
                    u->u_tx_started = 0;
                    break;
                }

                UARTn(0)->DR = data;
   19b3c:	4b1f      	ldr	r3, [pc, #124]	; (19bbc <apollo3_uart_irqh_x+0xc4>)
   19b3e:	6018      	str	r0, [r3, #0]
                if (UARTn(0)->FR & UART0_FR_TXFF_Msk) {
   19b40:	e7ed      	b.n	19b1e <apollo3_uart_irqh_x+0x26>
                    if (u->u_tx_done) {
   19b42:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19b46:	4a1e      	ldr	r2, [pc, #120]	; (19bc0 <apollo3_uart_irqh_x+0xc8>)
   19b48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   19b4c:	68d9      	ldr	r1, [r3, #12]
   19b4e:	b129      	cbz	r1, 19b5c <apollo3_uart_irqh_x+0x64>
                        u->u_tx_done(u->u_func_arg);
   19b50:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19b54:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   19b58:	6918      	ldr	r0, [r3, #16]
   19b5a:	4788      	blx	r1
    UARTn(0)->IER &= ~(AM_HAL_UART_INT_TX);
   19b5c:	4a17      	ldr	r2, [pc, #92]	; (19bbc <apollo3_uart_irqh_x+0xc4>)
   19b5e:	6b93      	ldr	r3, [r2, #56]	; 0x38
   19b60:	f023 0320 	bic.w	r3, r3, #32
   19b64:	6393      	str	r3, [r2, #56]	; 0x38
                    u->u_tx_started = 0;
   19b66:	4b16      	ldr	r3, [pc, #88]	; (19bc0 <apollo3_uart_irqh_x+0xc8>)
   19b68:	eb04 0244 	add.w	r2, r4, r4, lsl #1
   19b6c:	f813 1032 	ldrb.w	r1, [r3, r2, lsl #3]
   19b70:	f36f 0182 	bfc	r1, #2, #1
   19b74:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
            }
        }
    }

    if (status & (UART0_IES_RXRIS_Msk | UART0_IES_RTRIS_Msk)) {
   19b78:	f015 0f50 	tst.w	r5, #80	; 0x50
   19b7c:	d100      	bne.n	19b80 <apollo3_uart_irqh_x+0x88>
            }
        }
    }

    os_trace_isr_exit();
}
   19b7e:	bd38      	pop	{r3, r4, r5, pc}
        while (!(UARTn(0)->FR & UART0_FR_RXFE_Msk)) {
   19b80:	4b0e      	ldr	r3, [pc, #56]	; (19bbc <apollo3_uart_irqh_x+0xc4>)
   19b82:	699b      	ldr	r3, [r3, #24]
   19b84:	f013 0f10 	tst.w	r3, #16
   19b88:	d1f9      	bne.n	19b7e <apollo3_uart_irqh_x+0x86>
            u->u_rx_buf = UARTn(0)->DR;
   19b8a:	4b0c      	ldr	r3, [pc, #48]	; (19bbc <apollo3_uart_irqh_x+0xc4>)
   19b8c:	6819      	ldr	r1, [r3, #0]
   19b8e:	b2c9      	uxtb	r1, r1
   19b90:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19b94:	4a0a      	ldr	r2, [pc, #40]	; (19bc0 <apollo3_uart_irqh_x+0xc8>)
   19b96:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   19b9a:	7059      	strb	r1, [r3, #1]
            rc = u->u_rx_func(u->u_func_arg, u->u_rx_buf);
   19b9c:	685a      	ldr	r2, [r3, #4]
   19b9e:	6918      	ldr	r0, [r3, #16]
   19ba0:	4790      	blx	r2
            if (rc < 0) {
   19ba2:	2800      	cmp	r0, #0
   19ba4:	daec      	bge.n	19b80 <apollo3_uart_irqh_x+0x88>
                u->u_rx_stall = 1;
   19ba6:	4a06      	ldr	r2, [pc, #24]	; (19bc0 <apollo3_uart_irqh_x+0xc8>)
   19ba8:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   19bac:	f812 3034 	ldrb.w	r3, [r2, r4, lsl #3]
   19bb0:	f043 0302 	orr.w	r3, r3, #2
   19bb4:	f802 3034 	strb.w	r3, [r2, r4, lsl #3]
                break;
   19bb8:	e7e1      	b.n	19b7e <apollo3_uart_irqh_x+0x86>
   19bba:	bf00      	nop
   19bbc:	4001c000 	.word	0x4001c000
   19bc0:	10002864 	.word	0x10002864

00019bc4 <apollo3_uart_irqh_0>:

static void apollo3_uart_irqh_0(void) { apollo3_uart_irqh_x(0); }
   19bc4:	b508      	push	{r3, lr}
   19bc6:	2000      	movs	r0, #0
   19bc8:	f7ff ff96 	bl	19af8 <apollo3_uart_irqh_x>
   19bcc:	bd08      	pop	{r3, pc}

00019bce <apollo3_uart_irqh_1>:
static void apollo3_uart_irqh_1(void) { apollo3_uart_irqh_x(1); }
   19bce:	b508      	push	{r3, lr}
   19bd0:	2001      	movs	r0, #1
   19bd2:	f7ff ff91 	bl	19af8 <apollo3_uart_irqh_x>
   19bd6:	bd08      	pop	{r3, pc}

00019bd8 <apollo3_uart_irq_info>:
apollo3_uart_irq_info(int port, int *out_irqn, apollo3_uart_irqh_t **out_irqh)
{
    apollo3_uart_irqh_t *irqh;
    int irqn;

    switch (port) {
   19bd8:	b148      	cbz	r0, 19bee <apollo3_uart_irq_info+0x16>
   19bda:	2801      	cmp	r0, #1
   19bdc:	d10a      	bne.n	19bf4 <apollo3_uart_irq_info+0x1c>
        irqn = UART0_IRQn;
        irqh = apollo3_uart_irqh_0;
        break;

    case 1:
        irqn = UART1_IRQn;
   19bde:	2010      	movs	r0, #16
        irqh = apollo3_uart_irqh_1;
   19be0:	4b07      	ldr	r3, [pc, #28]	; (19c00 <apollo3_uart_irq_info+0x28>)

    default:
        return -1;
    }

    if (out_irqn != NULL) {
   19be2:	b101      	cbz	r1, 19be6 <apollo3_uart_irq_info+0xe>
        *out_irqn = irqn;
   19be4:	6008      	str	r0, [r1, #0]
    }
    if (out_irqh != NULL) {
   19be6:	b142      	cbz	r2, 19bfa <apollo3_uart_irq_info+0x22>
        *out_irqh = irqh;
   19be8:	6013      	str	r3, [r2, #0]
    }
    return 0;
   19bea:	2000      	movs	r0, #0
   19bec:	4770      	bx	lr
    switch (port) {
   19bee:	200f      	movs	r0, #15
   19bf0:	4b04      	ldr	r3, [pc, #16]	; (19c04 <apollo3_uart_irq_info+0x2c>)
   19bf2:	e7f6      	b.n	19be2 <apollo3_uart_irq_info+0xa>
   19bf4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   19bf8:	4770      	bx	lr
    return 0;
   19bfa:	2000      	movs	r0, #0
}
   19bfc:	4770      	bx	lr
   19bfe:	bf00      	nop
   19c00:	00019bcf 	.word	0x00019bcf
   19c04:	00019bc5 	.word	0x00019bc5

00019c08 <apollo3_uart_set_nvic>:

static void
apollo3_uart_set_nvic(int port)
{
   19c08:	b500      	push	{lr}
   19c0a:	b083      	sub	sp, #12
    apollo3_uart_irqh_t *irqh;
    int irqn;
    int rc;

    rc = apollo3_uart_irq_info(port, &irqn, &irqh);
   19c0c:	aa01      	add	r2, sp, #4
   19c0e:	4669      	mov	r1, sp
   19c10:	f7ff ffe2 	bl	19bd8 <apollo3_uart_irq_info>
    assert(rc == 0);
   19c14:	b950      	cbnz	r0, 19c2c <apollo3_uart_set_nvic+0x24>

    NVIC_SetVector(irqn, (uint32_t)irqh);
   19c16:	f99d 3000 	ldrsb.w	r3, [sp]
  uint32_t vectors = (uint32_t )SCB->VTOR;
   19c1a:	4a09      	ldr	r2, [pc, #36]	; (19c40 <apollo3_uart_set_nvic+0x38>)
   19c1c:	6892      	ldr	r2, [r2, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   19c1e:	3310      	adds	r3, #16
   19c20:	9901      	ldr	r1, [sp, #4]
   19c22:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
   19c26:	b003      	add	sp, #12
   19c28:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
   19c2c:	f7fa fcfe 	bl	1462c <hal_debugger_connected>
   19c30:	b100      	cbz	r0, 19c34 <apollo3_uart_set_nvic+0x2c>
   19c32:	be01      	bkpt	0x0001
   19c34:	2300      	movs	r3, #0
   19c36:	461a      	mov	r2, r3
   19c38:	4619      	mov	r1, r3
   19c3a:	4618      	mov	r0, r3
   19c3c:	f7fa fee0 	bl	14a00 <__assert_func>
   19c40:	e000ed00 	.word	0xe000ed00

00019c44 <hal_uart_init_cbs>:
    if (port >= UART_CNT) {
   19c44:	2801      	cmp	r0, #1
   19c46:	dc14      	bgt.n	19c72 <hal_uart_init_cbs+0x2e>
{
   19c48:	b430      	push	{r4, r5}
    if (u->u_open) {
   19c4a:	eb00 0440 	add.w	r4, r0, r0, lsl #1
   19c4e:	4d0c      	ldr	r5, [pc, #48]	; (19c80 <hal_uart_init_cbs+0x3c>)
   19c50:	f815 4034 	ldrb.w	r4, [r5, r4, lsl #3]
   19c54:	f014 0f01 	tst.w	r4, #1
   19c58:	d10e      	bne.n	19c78 <hal_uart_init_cbs+0x34>
    u->u_rx_func = rx_func;
   19c5a:	eb00 0440 	add.w	r4, r0, r0, lsl #1
   19c5e:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
   19c62:	6063      	str	r3, [r4, #4]
    u->u_tx_func = tx_func;
   19c64:	60a1      	str	r1, [r4, #8]
    u->u_tx_done = tx_done;
   19c66:	60e2      	str	r2, [r4, #12]
    u->u_func_arg = arg;
   19c68:	9b02      	ldr	r3, [sp, #8]
   19c6a:	6123      	str	r3, [r4, #16]
    return 0;
   19c6c:	2000      	movs	r0, #0
}
   19c6e:	bc30      	pop	{r4, r5}
   19c70:	4770      	bx	lr
        return -1;
   19c72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   19c76:	4770      	bx	lr
        return -1;
   19c78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   19c7c:	e7f7      	b.n	19c6e <hal_uart_init_cbs+0x2a>
   19c7e:	bf00      	nop
   19c80:	10002864 	.word	0x10002864

00019c84 <hal_uart_start_tx>:
    if (port >= UART_CNT) {
   19c84:	2801      	cmp	r0, #1
   19c86:	dc49      	bgt.n	19d1c <hal_uart_start_tx+0x98>
{
   19c88:	b538      	push	{r3, r4, r5, lr}
   19c8a:	4604      	mov	r4, r0
    if (!u->u_open) {
   19c8c:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   19c90:	4a23      	ldr	r2, [pc, #140]	; (19d20 <hal_uart_start_tx+0x9c>)
   19c92:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
   19c96:	f013 0f01 	tst.w	r3, #1
   19c9a:	d100      	bne.n	19c9e <hal_uart_start_tx+0x1a>
}
   19c9c:	bd38      	pop	{r3, r4, r5, pc}
    OS_ENTER_CRITICAL(sr);
   19c9e:	f7fb fe67 	bl	15970 <os_arch_save_sr>
   19ca2:	4605      	mov	r5, r0
    if (u->u_tx_started == 0) {
   19ca4:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19ca8:	4a1d      	ldr	r2, [pc, #116]	; (19d20 <hal_uart_start_tx+0x9c>)
   19caa:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
   19cae:	f013 0f04 	tst.w	r3, #4
   19cb2:	d11f      	bne.n	19cf4 <hal_uart_start_tx+0x70>
            if (UARTn(0)->FR&UART0_FR_TXFF_Msk) {
   19cb4:	4b1b      	ldr	r3, [pc, #108]	; (19d24 <hal_uart_start_tx+0xa0>)
   19cb6:	699b      	ldr	r3, [r3, #24]
   19cb8:	f013 0f20 	tst.w	r3, #32
   19cbc:	d10c      	bne.n	19cd8 <hal_uart_start_tx+0x54>
            data = u->u_tx_func(u->u_func_arg);
   19cbe:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19cc2:	4a17      	ldr	r2, [pc, #92]	; (19d20 <hal_uart_start_tx+0x9c>)
   19cc4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   19cc8:	689a      	ldr	r2, [r3, #8]
   19cca:	6918      	ldr	r0, [r3, #16]
   19ccc:	4790      	blx	r2
            if (data < 0) {
   19cce:	2800      	cmp	r0, #0
   19cd0:	db14      	blt.n	19cfc <hal_uart_start_tx+0x78>
            UARTn(0)->DR = data;
   19cd2:	4b14      	ldr	r3, [pc, #80]	; (19d24 <hal_uart_start_tx+0xa0>)
   19cd4:	6018      	str	r0, [r3, #0]
            if (UARTn(0)->FR&UART0_FR_TXFF_Msk) {
   19cd6:	e7ed      	b.n	19cb4 <hal_uart_start_tx+0x30>
                u->u_tx_started = 1;
   19cd8:	4a11      	ldr	r2, [pc, #68]	; (19d20 <hal_uart_start_tx+0x9c>)
   19cda:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   19cde:	f812 3034 	ldrb.w	r3, [r2, r4, lsl #3]
   19ce2:	f043 0304 	orr.w	r3, r3, #4
   19ce6:	f802 3034 	strb.w	r3, [r2, r4, lsl #3]
    UARTn(0)->IER |= (AM_HAL_UART_INT_TX);
   19cea:	4a0e      	ldr	r2, [pc, #56]	; (19d24 <hal_uart_start_tx+0xa0>)
   19cec:	6b93      	ldr	r3, [r2, #56]	; 0x38
   19cee:	f043 0320 	orr.w	r3, r3, #32
   19cf2:	6393      	str	r3, [r2, #56]	; 0x38
    OS_EXIT_CRITICAL(sr);
   19cf4:	4628      	mov	r0, r5
   19cf6:	f7fb fe41 	bl	1597c <os_arch_restore_sr>
   19cfa:	e7cf      	b.n	19c9c <hal_uart_start_tx+0x18>
                if (u->u_tx_done) {
   19cfc:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19d00:	4a07      	ldr	r2, [pc, #28]	; (19d20 <hal_uart_start_tx+0x9c>)
   19d02:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   19d06:	68da      	ldr	r2, [r3, #12]
   19d08:	2a00      	cmp	r2, #0
   19d0a:	d0f3      	beq.n	19cf4 <hal_uart_start_tx+0x70>
                    u->u_tx_done(u->u_func_arg);
   19d0c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   19d10:	4b03      	ldr	r3, [pc, #12]	; (19d20 <hal_uart_start_tx+0x9c>)
   19d12:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
   19d16:	6920      	ldr	r0, [r4, #16]
   19d18:	4790      	blx	r2
   19d1a:	e7eb      	b.n	19cf4 <hal_uart_start_tx+0x70>
   19d1c:	4770      	bx	lr
   19d1e:	bf00      	nop
   19d20:	10002864 	.word	0x10002864
   19d24:	4001c000 	.word	0x4001c000

00019d28 <hal_uart_start_rx>:
    if (port >= UART_CNT) {
   19d28:	2801      	cmp	r0, #1
   19d2a:	dc2c      	bgt.n	19d86 <hal_uart_start_rx+0x5e>
{
   19d2c:	b538      	push	{r3, r4, r5, lr}
   19d2e:	4604      	mov	r4, r0
    if (!u->u_open) {
   19d30:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   19d34:	4a14      	ldr	r2, [pc, #80]	; (19d88 <hal_uart_start_rx+0x60>)
   19d36:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
   19d3a:	f013 0f01 	tst.w	r3, #1
   19d3e:	d002      	beq.n	19d46 <hal_uart_start_rx+0x1e>
    if (u->u_rx_stall) {
   19d40:	f013 0f02 	tst.w	r3, #2
   19d44:	d100      	bne.n	19d48 <hal_uart_start_rx+0x20>
}
   19d46:	bd38      	pop	{r3, r4, r5, pc}
        OS_ENTER_CRITICAL(sr);
   19d48:	f7fb fe12 	bl	15970 <os_arch_save_sr>
   19d4c:	4605      	mov	r5, r0
        rc = u->u_rx_func(u->u_func_arg, u->u_rx_buf);
   19d4e:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19d52:	4a0d      	ldr	r2, [pc, #52]	; (19d88 <hal_uart_start_rx+0x60>)
   19d54:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   19d58:	685a      	ldr	r2, [r3, #4]
   19d5a:	7859      	ldrb	r1, [r3, #1]
   19d5c:	6918      	ldr	r0, [r3, #16]
   19d5e:	4790      	blx	r2
        if (rc == 0) {
   19d60:	b968      	cbnz	r0, 19d7e <hal_uart_start_rx+0x56>
            u->u_rx_stall = 0;
   19d62:	4b09      	ldr	r3, [pc, #36]	; (19d88 <hal_uart_start_rx+0x60>)
   19d64:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   19d68:	f813 2034 	ldrb.w	r2, [r3, r4, lsl #3]
   19d6c:	f36f 0241 	bfc	r2, #1, #1
   19d70:	f803 2034 	strb.w	r2, [r3, r4, lsl #3]
    UARTn(0)->IER |= (AM_HAL_UART_INT_RX |
   19d74:	4a05      	ldr	r2, [pc, #20]	; (19d8c <hal_uart_start_rx+0x64>)
   19d76:	6b93      	ldr	r3, [r2, #56]	; 0x38
   19d78:	f043 0350 	orr.w	r3, r3, #80	; 0x50
   19d7c:	6393      	str	r3, [r2, #56]	; 0x38
        OS_EXIT_CRITICAL(sr);
   19d7e:	4628      	mov	r0, r5
   19d80:	f7fb fdfc 	bl	1597c <os_arch_restore_sr>
   19d84:	e7df      	b.n	19d46 <hal_uart_start_rx+0x1e>
   19d86:	4770      	bx	lr
   19d88:	10002864 	.word	0x10002864
   19d8c:	4001c000 	.word	0x4001c000

00019d90 <hal_uart_blocking_tx>:
    if (port >= UART_CNT) {
   19d90:	2801      	cmp	r0, #1
   19d92:	dc0e      	bgt.n	19db2 <hal_uart_blocking_tx+0x22>
    if (!u->u_open) {
   19d94:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   19d98:	4b06      	ldr	r3, [pc, #24]	; (19db4 <hal_uart_blocking_tx+0x24>)
   19d9a:	f813 3030 	ldrb.w	r3, [r3, r0, lsl #3]
   19d9e:	f013 0f01 	tst.w	r3, #1
   19da2:	d006      	beq.n	19db2 <hal_uart_blocking_tx+0x22>
    while (UARTn(0)->FR & UART0_FR_TXFF_Msk);
   19da4:	4b04      	ldr	r3, [pc, #16]	; (19db8 <hal_uart_blocking_tx+0x28>)
   19da6:	699b      	ldr	r3, [r3, #24]
   19da8:	f013 0f20 	tst.w	r3, #32
   19dac:	d1fa      	bne.n	19da4 <hal_uart_blocking_tx+0x14>
    UARTn(0)->DR = data;
   19dae:	4b02      	ldr	r3, [pc, #8]	; (19db8 <hal_uart_blocking_tx+0x28>)
   19db0:	6019      	str	r1, [r3, #0]
}
   19db2:	4770      	bx	lr
   19db4:	10002864 	.word	0x10002864
   19db8:	4001c000 	.word	0x4001c000

00019dbc <hal_uart_init>:
    struct apollo3_uart_cfg *cfg;
    am_hal_gpio_pincfg_t pincfg;

    cfg = arg;

    if (port >= UART_CNT) {
   19dbc:	2801      	cmp	r0, #1
   19dbe:	dc6b      	bgt.n	19e98 <hal_uart_init+0xdc>
{
   19dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
   19dc2:	b083      	sub	sp, #12
   19dc4:	4604      	mov	r4, r0
   19dc6:	460f      	mov	r7, r1
        return SYS_EINVAL;
    }

    am_hal_uart_initialize(port, &(uarts[port].uart_handle));
   19dc8:	4e38      	ldr	r6, [pc, #224]	; (19eac <hal_uart_init+0xf0>)
   19dca:	0045      	lsls	r5, r0, #1
   19dcc:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   19dd0:	00db      	lsls	r3, r3, #3
   19dd2:	3310      	adds	r3, #16
   19dd4:	4433      	add	r3, r6
   19dd6:	1d19      	adds	r1, r3, #4
   19dd8:	f000 fd68 	bl	1a8ac <am_hal_uart_initialize>

    am_hal_uart_power_control(uarts[port].uart_handle, AM_HAL_SYSCTRL_WAKE, false);
   19ddc:	4425      	add	r5, r4
   19dde:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
   19de2:	2200      	movs	r2, #0
   19de4:	4611      	mov	r1, r2
   19de6:	6968      	ldr	r0, [r5, #20]
   19de8:	f000 fe9a 	bl	1ab20 <am_hal_uart_power_control>

    am_hal_uart_clock_speed_e eUartClockSpeed = eUART_CLK_SPEED_DEFAULT;
   19dec:	2100      	movs	r1, #0
   19dee:	f88d 1007 	strb.w	r1, [sp, #7]
    am_hal_uart_control(uarts[port].uart_handle, AM_HAL_UART_CONTROL_CLKSEL, &eUartClockSpeed);
   19df2:	f10d 0207 	add.w	r2, sp, #7
   19df6:	6968      	ldr	r0, [r5, #20]
   19df8:	f000 ff06 	bl	1ac08 <am_hal_uart_control>
    am_hal_uart_configure(uarts[port].uart_handle, &g_sUartConfig);
   19dfc:	492c      	ldr	r1, [pc, #176]	; (19eb0 <hal_uart_init+0xf4>)
   19dfe:	6968      	ldr	r0, [r5, #20]
   19e00:	f000 fdf2 	bl	1a9e8 <am_hal_uart_configure>

    switch (cfg->suc_pin_tx) {
   19e04:	7838      	ldrb	r0, [r7, #0]
   19e06:	2816      	cmp	r0, #22
   19e08:	d005      	beq.n	19e16 <hal_uart_init+0x5a>
   19e0a:	2823      	cmp	r0, #35	; 0x23
   19e0c:	d013      	beq.n	19e36 <hal_uart_init+0x7a>
   19e0e:	f06f 0001 	mvn.w	r0, #1
    }

    apollo3_uart_set_nvic(port);

    return 0;
}
   19e12:	b003      	add	sp, #12
   19e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pincfg.uFuncSel = 0;
   19e16:	2500      	movs	r5, #0
   19e18:	f36f 0502 	bfc	r5, #0, #3
    pincfg.eDriveStrength = AM_HAL_GPIO_PIN_DRIVESTRENGTH_2MA;
   19e1c:	f36f 2509 	bfc	r5, #8, #2
    am_hal_gpio_pinconfig(cfg->suc_pin_tx, pincfg);
   19e20:	4629      	mov	r1, r5
   19e22:	f7fa fcaf 	bl	14784 <am_hal_gpio_pinconfig>
    switch (cfg->suc_pin_rx) {
   19e26:	7878      	ldrb	r0, [r7, #1]
   19e28:	2817      	cmp	r0, #23
   19e2a:	d009      	beq.n	19e40 <hal_uart_init+0x84>
   19e2c:	2824      	cmp	r0, #36	; 0x24
   19e2e:	d027      	beq.n	19e80 <hal_uart_init+0xc4>
   19e30:	f06f 0001 	mvn.w	r0, #1
   19e34:	e7ed      	b.n	19e12 <hal_uart_init+0x56>
        pincfg.uFuncSel = 2;
   19e36:	2500      	movs	r5, #0
   19e38:	2302      	movs	r3, #2
   19e3a:	f363 0502 	bfi	r5, r3, #0, #3
        break;
   19e3e:	e7ed      	b.n	19e1c <hal_uart_init+0x60>
        pincfg.uFuncSel = 0;
   19e40:	f36f 0502 	bfc	r5, #0, #3
    am_hal_gpio_pinconfig(cfg->suc_pin_rx, pincfg);
   19e44:	4629      	mov	r1, r5
   19e46:	f7fa fc9d 	bl	14784 <am_hal_gpio_pinconfig>
    if (cfg->suc_pin_rts != 0) {
   19e4a:	78b8      	ldrb	r0, [r7, #2]
   19e4c:	b140      	cbz	r0, 19e60 <hal_uart_init+0xa4>
        switch (cfg->suc_pin_rts) {
   19e4e:	2825      	cmp	r0, #37	; 0x25
   19e50:	d01a      	beq.n	19e88 <hal_uart_init+0xcc>
   19e52:	282c      	cmp	r0, #44	; 0x2c
   19e54:	d123      	bne.n	19e9e <hal_uart_init+0xe2>
            pincfg.uFuncSel = 0;
   19e56:	f36f 0502 	bfc	r5, #0, #3
        am_hal_gpio_pinconfig(cfg->suc_pin_rts, pincfg);
   19e5a:	4629      	mov	r1, r5
   19e5c:	f7fa fc92 	bl	14784 <am_hal_gpio_pinconfig>
    if (cfg->suc_pin_cts != 0) {
   19e60:	78f8      	ldrb	r0, [r7, #3]
   19e62:	b140      	cbz	r0, 19e76 <hal_uart_init+0xba>
        switch (cfg->suc_pin_cts) {
   19e64:	2826      	cmp	r0, #38	; 0x26
   19e66:	d013      	beq.n	19e90 <hal_uart_init+0xd4>
   19e68:	282d      	cmp	r0, #45	; 0x2d
   19e6a:	d11b      	bne.n	19ea4 <hal_uart_init+0xe8>
            pincfg.uFuncSel = 0;
   19e6c:	f36f 0502 	bfc	r5, #0, #3
        am_hal_gpio_pinconfig(cfg->suc_pin_cts, pincfg);
   19e70:	4629      	mov	r1, r5
   19e72:	f7fa fc87 	bl	14784 <am_hal_gpio_pinconfig>
    apollo3_uart_set_nvic(port);
   19e76:	4620      	mov	r0, r4
   19e78:	f7ff fec6 	bl	19c08 <apollo3_uart_set_nvic>
    return 0;
   19e7c:	2000      	movs	r0, #0
   19e7e:	e7c8      	b.n	19e12 <hal_uart_init+0x56>
        pincfg.uFuncSel = 2;
   19e80:	2302      	movs	r3, #2
   19e82:	f363 0502 	bfi	r5, r3, #0, #3
        break;
   19e86:	e7dd      	b.n	19e44 <hal_uart_init+0x88>
            pincfg.uFuncSel = 2;
   19e88:	2302      	movs	r3, #2
   19e8a:	f363 0502 	bfi	r5, r3, #0, #3
            break;
   19e8e:	e7e4      	b.n	19e5a <hal_uart_init+0x9e>
            pincfg.uFuncSel = 2;
   19e90:	2302      	movs	r3, #2
   19e92:	f363 0502 	bfi	r5, r3, #0, #3
            break;
   19e96:	e7eb      	b.n	19e70 <hal_uart_init+0xb4>
        return SYS_EINVAL;
   19e98:	f06f 0001 	mvn.w	r0, #1
}
   19e9c:	4770      	bx	lr
        switch (cfg->suc_pin_rts) {
   19e9e:	f06f 0001 	mvn.w	r0, #1
   19ea2:	e7b6      	b.n	19e12 <hal_uart_init+0x56>
        switch (cfg->suc_pin_cts) {
   19ea4:	f06f 0001 	mvn.w	r0, #1
   19ea8:	e7b3      	b.n	19e12 <hal_uart_init+0x56>
   19eaa:	bf00      	nop
   19eac:	10002864 	.word	0x10002864
   19eb0:	0001bd7c 	.word	0x0001bd7c

00019eb4 <hal_uart_config>:

int
hal_uart_config(int port, int32_t baudrate, uint8_t databits, uint8_t stopbits,
  enum hal_uart_parity parity, enum hal_uart_flow_ctl flow_ctl)
{
   19eb4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   19eb8:	b08d      	sub	sp, #52	; 0x34
   19eba:	4604      	mov	r4, r0
   19ebc:	4688      	mov	r8, r1
   19ebe:	4615      	mov	r5, r2
   19ec0:	461e      	mov	r6, r3
   19ec2:	f89d 7050 	ldrb.w	r7, [sp, #80]	; 0x50
   19ec6:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    struct apollo3_uart *u;
    int irqn;
    int rc;

    am_hal_uart_config_t uart_cfg =
   19eca:	2228      	movs	r2, #40	; 0x28
   19ecc:	2100      	movs	r1, #0
   19ece:	a801      	add	r0, sp, #4
   19ed0:	f7fb fe52 	bl	15b78 <memset>
   19ed4:	2312      	movs	r3, #18
   19ed6:	9306      	str	r3, [sp, #24]
        .ui32TxBufferSize = 0,
        .pui8RxBuffer = 0,
        .ui32RxBufferSize = 0,
    };

    if (port >= UART_CNT) {
   19ed8:	2c01      	cmp	r4, #1
   19eda:	dc6f      	bgt.n	19fbc <hal_uart_config+0x108>
        return -1;
    }

    u = &uarts[port];
    if (u->u_open) {
   19edc:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19ee0:	4a3e      	ldr	r2, [pc, #248]	; (19fdc <hal_uart_config+0x128>)
   19ee2:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
   19ee6:	f013 0f01 	tst.w	r3, #1
   19eea:	d16a      	bne.n	19fc2 <hal_uart_config+0x10e>
        return -1;
    }

    switch (databits) {
   19eec:	1f6a      	subs	r2, r5, #5
   19eee:	2a03      	cmp	r2, #3
   19ef0:	d86a      	bhi.n	19fc8 <hal_uart_config+0x114>
   19ef2:	e8df f002 	tbb	[pc, r2]
   19ef6:	1d20      	.short	0x1d20
   19ef8:	021a      	.short	0x021a
    case 8:
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_8;
   19efa:	2360      	movs	r3, #96	; 0x60
   19efc:	9302      	str	r3, [sp, #8]
        break;
    default:
        return -1;
    }

    switch (stopbits) {
   19efe:	2e01      	cmp	r6, #1
   19f00:	d01c      	beq.n	19f3c <hal_uart_config+0x88>
   19f02:	2e02      	cmp	r6, #2
   19f04:	d163      	bne.n	19fce <hal_uart_config+0x11a>
    case 2:
        uart_cfg.ui32StopBits = AM_HAL_UART_TWO_STOP_BITS;
   19f06:	2308      	movs	r3, #8
   19f08:	9304      	str	r3, [sp, #16]
        break;
    default:
        return -1;
    }

    rc = apollo3_uart_irq_info(port, &irqn, NULL);
   19f0a:	2200      	movs	r2, #0
   19f0c:	a90b      	add	r1, sp, #44	; 0x2c
   19f0e:	4620      	mov	r0, r4
   19f10:	f7ff fe62 	bl	19bd8 <apollo3_uart_irq_info>
    if (rc != 0) {
   19f14:	4605      	mov	r5, r0
   19f16:	2800      	cmp	r0, #0
   19f18:	d15c      	bne.n	19fd4 <hal_uart_config+0x120>
        return -1;
    }

    switch (parity) {
   19f1a:	b197      	cbz	r7, 19f42 <hal_uart_config+0x8e>
   19f1c:	3f01      	subs	r7, #1
   19f1e:	b2ff      	uxtb	r7, r7
   19f20:	2f01      	cmp	r7, #1
   19f22:	d810      	bhi.n	19f46 <hal_uart_config+0x92>
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_NONE;
        break;
    case HAL_UART_PARITY_ODD:
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_ODD;
    case HAL_UART_PARITY_EVEN:
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_EVEN;
   19f24:	2306      	movs	r3, #6
   19f26:	9303      	str	r3, [sp, #12]
        break;
   19f28:	e00d      	b.n	19f46 <hal_uart_config+0x92>
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_7;
   19f2a:	2340      	movs	r3, #64	; 0x40
   19f2c:	9302      	str	r3, [sp, #8]
        break;
   19f2e:	e7e6      	b.n	19efe <hal_uart_config+0x4a>
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_6;
   19f30:	2320      	movs	r3, #32
   19f32:	9302      	str	r3, [sp, #8]
        break;
   19f34:	e7e3      	b.n	19efe <hal_uart_config+0x4a>
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_5;
   19f36:	2300      	movs	r3, #0
   19f38:	9302      	str	r3, [sp, #8]
        break;
   19f3a:	e7e0      	b.n	19efe <hal_uart_config+0x4a>
        uart_cfg.ui32StopBits = AM_HAL_UART_ONE_STOP_BIT;
   19f3c:	2300      	movs	r3, #0
   19f3e:	9304      	str	r3, [sp, #16]
        break;
   19f40:	e7e3      	b.n	19f0a <hal_uart_config+0x56>
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_NONE;
   19f42:	2300      	movs	r3, #0
   19f44:	9303      	str	r3, [sp, #12]
    }

    switch (flow_ctl) {
   19f46:	f1b9 0f00 	cmp.w	r9, #0
   19f4a:	d030      	beq.n	19fae <hal_uart_config+0xfa>
   19f4c:	f1b9 0f01 	cmp.w	r9, #1
   19f50:	d030      	beq.n	19fb4 <hal_uart_config+0x100>
    case HAL_UART_FLOW_CTL_RTS_CTS:
        uart_cfg.ui32FlowControl = AM_HAL_UART_FLOW_CTRL_RTS_CTS;
        break;
    }

    uart_cfg.ui32BaudRate = baudrate;
   19f52:	f8cd 8004 	str.w	r8, [sp, #4]

    am_hal_uart_configure(uarts[port].uart_handle, &uart_cfg);
   19f56:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19f5a:	4a20      	ldr	r2, [pc, #128]	; (19fdc <hal_uart_config+0x128>)
   19f5c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   19f60:	a901      	add	r1, sp, #4
   19f62:	6958      	ldr	r0, [r3, #20]
   19f64:	f000 fd40 	bl	1a9e8 <am_hal_uart_configure>

    NVIC_EnableIRQ(irqn);
   19f68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   19f6a:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
   19f6c:	2b00      	cmp	r3, #0
   19f6e:	db08      	blt.n	19f82 <hal_uart_config+0xce>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   19f70:	f002 021f 	and.w	r2, r2, #31
   19f74:	095b      	lsrs	r3, r3, #5
   19f76:	2101      	movs	r1, #1
   19f78:	fa01 f202 	lsl.w	r2, r1, r2
   19f7c:	4918      	ldr	r1, [pc, #96]	; (19fe0 <hal_uart_config+0x12c>)
   19f7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    UARTn(0)->IER |= (AM_HAL_UART_INT_RX |
   19f82:	4a18      	ldr	r2, [pc, #96]	; (19fe4 <hal_uart_config+0x130>)
   19f84:	6b93      	ldr	r3, [r2, #56]	; 0x38
   19f86:	f043 0350 	orr.w	r3, r3, #80	; 0x50
   19f8a:	6393      	str	r3, [r2, #56]	; 0x38

    apollo3_uart_enable_rx_irq();

    u->u_rx_stall = 0;
   19f8c:	4a13      	ldr	r2, [pc, #76]	; (19fdc <hal_uart_config+0x128>)
   19f8e:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19f92:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
    u->u_tx_started = 0;
    u->u_open = 1;
   19f96:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   19f9a:	f003 03f9 	and.w	r3, r3, #249	; 0xf9
   19f9e:	f043 0301 	orr.w	r3, r3, #1
   19fa2:	f802 3034 	strb.w	r3, [r2, r4, lsl #3]

    return 0;
}
   19fa6:	4628      	mov	r0, r5
   19fa8:	b00d      	add	sp, #52	; 0x34
   19faa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        uart_cfg.ui32FlowControl = AM_HAL_UART_FLOW_CTRL_NONE;
   19fae:	2300      	movs	r3, #0
   19fb0:	9305      	str	r3, [sp, #20]
        break;
   19fb2:	e7ce      	b.n	19f52 <hal_uart_config+0x9e>
        uart_cfg.ui32FlowControl = AM_HAL_UART_FLOW_CTRL_RTS_CTS;
   19fb4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   19fb8:	9305      	str	r3, [sp, #20]
        break;
   19fba:	e7ca      	b.n	19f52 <hal_uart_config+0x9e>
        return -1;
   19fbc:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   19fc0:	e7f1      	b.n	19fa6 <hal_uart_config+0xf2>
        return -1;
   19fc2:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   19fc6:	e7ee      	b.n	19fa6 <hal_uart_config+0xf2>
    if (u->u_open) {
   19fc8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   19fcc:	e7eb      	b.n	19fa6 <hal_uart_config+0xf2>
    switch (stopbits) {
   19fce:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   19fd2:	e7e8      	b.n	19fa6 <hal_uart_config+0xf2>
        return -1;
   19fd4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   19fd8:	e7e5      	b.n	19fa6 <hal_uart_config+0xf2>
   19fda:	bf00      	nop
   19fdc:	10002864 	.word	0x10002864
   19fe0:	e000e100 	.word	0xe000e100
   19fe4:	4001c000 	.word	0x4001c000

00019fe8 <hal_uart_close>:
int
hal_uart_close(int port)
{
    struct apollo3_uart *u;

    if (port >= UART_CNT) {
   19fe8:	2801      	cmp	r0, #1
   19fea:	dc34      	bgt.n	1a056 <hal_uart_close+0x6e>
{
   19fec:	b510      	push	{r4, lr}
   19fee:	b082      	sub	sp, #8
   19ff0:	4604      	mov	r4, r0
        return -1;
    }

    u = &uarts[port];
    if (!u->u_open) {
   19ff2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   19ff6:	4a1b      	ldr	r2, [pc, #108]	; (1a064 <hal_uart_close+0x7c>)
   19ff8:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
   19ffc:	f013 0f01 	tst.w	r3, #1
   1a000:	d02c      	beq.n	1a05c <hal_uart_close+0x74>
        return -1;
    }

    u->u_open = 0;
   1a002:	4613      	mov	r3, r2
   1a004:	eb00 0240 	add.w	r2, r0, r0, lsl #1
   1a008:	f813 1032 	ldrb.w	r1, [r3, r2, lsl #3]
   1a00c:	f36f 0100 	bfc	r1, #0, #1
   1a010:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
    AM_CRITICAL_BEGIN
   1a014:	f7fa fcec 	bl	149f0 <am_hal_interrupt_master_disable>
   1a018:	9001      	str	r0, [sp, #4]
    UARTn(port)->CR_b.UARTEN = 0;
   1a01a:	f504 2380 	add.w	r3, r4, #262144	; 0x40000
   1a01e:	331c      	adds	r3, #28
   1a020:	031b      	lsls	r3, r3, #12
   1a022:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1a024:	f36f 0200 	bfc	r2, #0, #1
   1a028:	631a      	str	r2, [r3, #48]	; 0x30
    UARTn(port)->CR_b.RXE = 0;
   1a02a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1a02c:	f36f 2249 	bfc	r2, #9, #1
   1a030:	631a      	str	r2, [r3, #48]	; 0x30
    UARTn(port)->CR_b.TXE = 0;
   1a032:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1a034:	f36f 2208 	bfc	r2, #8, #1
   1a038:	631a      	str	r2, [r3, #48]	; 0x30
    AM_CRITICAL_END
   1a03a:	9801      	ldr	r0, [sp, #4]
   1a03c:	f7fa fcdc 	bl	149f8 <am_hal_interrupt_master_set>
    UARTn(0)->CR_b.CLKEN = 0;
   1a040:	4b09      	ldr	r3, [pc, #36]	; (1a068 <hal_uart_close+0x80>)
   1a042:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1a044:	f36f 02c3 	bfc	r2, #3, #1
   1a048:	631a      	str	r2, [r3, #48]	; 0x30
    am_hal_pwrctrl_periph_disable(port);
   1a04a:	b2e0      	uxtb	r0, r4
   1a04c:	f7ff f918 	bl	19280 <am_hal_pwrctrl_periph_disable>
    return 0;
   1a050:	2000      	movs	r0, #0
}
   1a052:	b002      	add	sp, #8
   1a054:	bd10      	pop	{r4, pc}
        return -1;
   1a056:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   1a05a:	4770      	bx	lr
        return -1;
   1a05c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1a060:	e7f7      	b.n	1a052 <hal_uart_close+0x6a>
   1a062:	bf00      	nop
   1a064:	10002864 	.word	0x10002864
   1a068:	4001c000 	.word	0x4001c000

0001a06c <hal_watchdog_init>:
int
hal_watchdog_init(uint32_t expire_msecs)
{
    /* XXX: Unimplemented. */
    return 0;
}
   1a06c:	2000      	movs	r0, #0
   1a06e:	4770      	bx	lr

0001a070 <hal_watchdog_enable>:

void
hal_watchdog_enable(void)
{
    /* XXX: Unimplemented. */
}
   1a070:	4770      	bx	lr

0001a072 <hal_watchdog_tickle>:

void
hal_watchdog_tickle(void)
{
    /* XXX: Unimplemented. */
}
   1a072:	4770      	bx	lr

0001a074 <enable_submodule>:
//
//*****************************************************************************
static void
enable_submodule(uint32_t ui32Module, uint32_t ui32Type)
{
    if ( IOMn(ui32Module)->SUBMODCTRL_b.SMOD0TYPE == ui32Type )
   1a074:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
   1a078:	3004      	adds	r0, #4
   1a07a:	0300      	lsls	r0, r0, #12
   1a07c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
   1a080:	f3c3 0342 	ubfx	r3, r3, #1, #3
   1a084:	428b      	cmp	r3, r1
   1a086:	d003      	beq.n	1a090 <enable_submodule+0x1c>
             _VAL2FLD(IOM0_SUBMODCTRL_SMOD1EN, 0) |
             _VAL2FLD(IOM0_SUBMODCTRL_SMOD0EN, 1);
    }
    else
    {
        IOMn(ui32Module)->SUBMODCTRL =
   1a088:	2310      	movs	r3, #16
   1a08a:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
             _VAL2FLD(IOM0_SUBMODCTRL_SMOD1EN, 1) |
             _VAL2FLD(IOM0_SUBMODCTRL_SMOD0EN, 0);
    }
} // enable_submodule()
   1a08e:	4770      	bx	lr
        IOMn(ui32Module)->SUBMODCTRL =
   1a090:	2301      	movs	r3, #1
   1a092:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
   1a096:	4770      	bx	lr

0001a098 <compute_freq>:
             uint32_t ui32Fsel, uint32_t ui32Div3,
             uint32_t ui32DivEn, uint32_t ui32TotPer)
{
    uint32_t ui32Denomfinal, ui32ClkFreq;

    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
   1a098:	0052      	lsls	r2, r2, #1
   1a09a:	3201      	adds	r2, #1
   1a09c:	3901      	subs	r1, #1
   1a09e:	fa02 f101 	lsl.w	r1, r2, r1
   1a0a2:	9a00      	ldr	r2, [sp, #0]
   1a0a4:	fb02 f303 	mul.w	r3, r2, r3
   1a0a8:	fb03 1301 	mla	r3, r3, r1, r1
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
   1a0ac:	fbb0 f2f3 	udiv	r2, r0, r3
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
   1a0b0:	fb03 0012 	mls	r0, r3, r2, r0
   1a0b4:	ebb0 0f53 	cmp.w	r0, r3, lsr #1
   1a0b8:	d902      	bls.n	1a0c0 <compute_freq+0x28>
   1a0ba:	2001      	movs	r0, #1

    return ui32ClkFreq;
} // compute_freq()
   1a0bc:	4410      	add	r0, r2
   1a0be:	4770      	bx	lr
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
   1a0c0:	2000      	movs	r0, #0
   1a0c2:	e7fb      	b.n	1a0bc <compute_freq+0x24>

0001a0c4 <onebit>:
// Return true if ui32Value has exactly 1 bit set, otherwise false.
//
static bool
onebit(uint32_t ui32Value)
{
    return ui32Value  &&  !(ui32Value & (ui32Value - 1));
   1a0c4:	b120      	cbz	r0, 1a0d0 <onebit+0xc>
   1a0c6:	1e42      	subs	r2, r0, #1
   1a0c8:	4202      	tst	r2, r0
   1a0ca:	d003      	beq.n	1a0d4 <onebit+0x10>
   1a0cc:	2000      	movs	r0, #0
   1a0ce:	4770      	bx	lr
   1a0d0:	2000      	movs	r0, #0
   1a0d2:	4770      	bx	lr
   1a0d4:	2001      	movs	r0, #1
} // onebit()
   1a0d6:	4770      	bx	lr

0001a0d8 <iom_get_interface_clock_cfg>:
    uint32_t ui32Fsel, ui32Div3, ui32DivEn, ui32TotPer, ui32LowPer;
    uint32_t ui32Denom, ui32v1, ui32Denomfinal, ui32ClkFreq, ui32ClkCfg;
    uint32_t ui32HFRCfreqHz;
    int32_t i32Div, i32N;

    if ( ui32FreqHz == 0 )
   1a0d8:	2800      	cmp	r0, #0
   1a0da:	f000 808d 	beq.w	1a1f8 <iom_get_interface_clock_cfg+0x120>
{
   1a0de:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a0e0:	b083      	sub	sp, #12
   1a0e2:	4605      	mov	r5, r0
    ui32HFRCfreqHz = AM_HAL_CLKGEN_FREQ_MAX_HZ;

    //
    // Compute various parameters used for computing the optimal CLKCFG setting.
    //
    i32Div = (ui32HFRCfreqHz / ui32FreqHz) + ((ui32HFRCfreqHz % ui32FreqHz) ? 1 : 0);    // Round up (ceiling)
   1a0e4:	4b47      	ldr	r3, [pc, #284]	; (1a204 <iom_get_interface_clock_cfg+0x12c>)
   1a0e6:	fbb3 f0f0 	udiv	r0, r3, r0
   1a0ea:	fb05 3310 	mls	r3, r5, r0, r3
   1a0ee:	b103      	cbz	r3, 1a0f2 <iom_get_interface_clock_cfg+0x1a>
   1a0f0:	2301      	movs	r3, #1
   1a0f2:	4418      	add	r0, r3

    //
    // Compute N (count the number of LS zeros of Div) = ctz(Div) = log2(Div & (-Div))
    //
    i32N = 31 - AM_INSTR_CLZ((i32Div & (-i32Div)));
   1a0f4:	4243      	negs	r3, r0
   1a0f6:	4003      	ands	r3, r0
   1a0f8:	fab3 f383 	clz	r3, r3
   1a0fc:	f1c3 031f 	rsb	r3, r3, #31

    if ( i32N > 6 )
   1a100:	2b06      	cmp	r3, #6
   1a102:	dd00      	ble.n	1a106 <iom_get_interface_clock_cfg+0x2e>
    {
        i32N = 6;
   1a104:	2306      	movs	r3, #6
    }

    ui32Div3 = ( (ui32FreqHz < (ui32HFRCfreqHz / 16384))            ||
                 ( ((ui32FreqHz >= (ui32HFRCfreqHz / 3))    &&
                    (ui32FreqHz <= ((ui32HFRCfreqHz / 2) - 1)) ) ) ) ? 1 : 0;
   1a106:	f5b5 6f37 	cmp.w	r5, #2928	; 0xb70
   1a10a:	d907      	bls.n	1a11c <iom_get_interface_clock_cfg+0x44>
   1a10c:	4a3e      	ldr	r2, [pc, #248]	; (1a208 <iom_get_interface_clock_cfg+0x130>)
   1a10e:	4295      	cmp	r5, r2
   1a110:	d333      	bcc.n	1a17a <iom_get_interface_clock_cfg+0xa2>
                 ( ((ui32FreqHz >= (ui32HFRCfreqHz / 3))    &&
   1a112:	4a3e      	ldr	r2, [pc, #248]	; (1a20c <iom_get_interface_clock_cfg+0x134>)
   1a114:	4295      	cmp	r5, r2
   1a116:	d332      	bcc.n	1a17e <iom_get_interface_clock_cfg+0xa6>
                    (ui32FreqHz <= ((ui32HFRCfreqHz / 2) - 1)) ) ) ) ? 1 : 0;
   1a118:	2400      	movs	r4, #0
   1a11a:	e000      	b.n	1a11e <iom_get_interface_clock_cfg+0x46>
   1a11c:	2401      	movs	r4, #1
    ui32Div3 = ( (ui32FreqHz < (ui32HFRCfreqHz / 16384))            ||
   1a11e:	4622      	mov	r2, r4
    ui32Denom = ( 1 << i32N ) * ( 1 + (ui32Div3 * 2) );
   1a120:	0064      	lsls	r4, r4, #1
   1a122:	3401      	adds	r4, #1
   1a124:	409c      	lsls	r4, r3
    ui32TotPer = i32Div / ui32Denom;
   1a126:	fbb0 f6f4 	udiv	r6, r0, r4
    ui32TotPer += (i32Div % ui32Denom) ? 1 : 0;
   1a12a:	fb04 0416 	mls	r4, r4, r6, r0
   1a12e:	b104      	cbz	r4, 1a132 <iom_get_interface_clock_cfg+0x5a>
   1a130:	2401      	movs	r4, #1
   1a132:	4434      	add	r4, r6
    ui32v1 = 31 - AM_INSTR_CLZ(ui32TotPer);     // v1 = log2(TotPer)
   1a134:	fab4 f784 	clz	r7, r4
   1a138:	f1c7 071f 	rsb	r7, r7, #31
    ui32Fsel = (ui32v1 > 7) ? ui32v1 + i32N - 7 : i32N;
   1a13c:	2f07      	cmp	r7, #7
   1a13e:	d901      	bls.n	1a144 <iom_get_interface_clock_cfg+0x6c>
   1a140:	443b      	add	r3, r7
   1a142:	3b07      	subs	r3, #7
    ui32Fsel++;
   1a144:	1c5e      	adds	r6, r3, #1

    if ( ui32Fsel > 7 )
   1a146:	2e07      	cmp	r6, #7
   1a148:	d859      	bhi.n	1a1fe <iom_get_interface_clock_cfg+0x126>
        // This is an error, can't go that low.
        //
        return 0;
    }

    if ( ui32v1 > 7 )
   1a14a:	2f07      	cmp	r7, #7
   1a14c:	d90b      	bls.n	1a166 <iom_get_interface_clock_cfg+0x8e>
    {
        ui32DivEn = ui32TotPer;     // Save TotPer for the round up calculation
        ui32TotPer = ui32TotPer>>(ui32v1-7);
   1a14e:	3f07      	subs	r7, #7
   1a150:	fa24 fe07 	lsr.w	lr, r4, r7
        ui32TotPer += ((ui32DivEn) % (1 << (ui32v1 - 7))) ? 1 : 0;
   1a154:	f04f 0c01 	mov.w	ip, #1
   1a158:	fa0c f707 	lsl.w	r7, ip, r7
   1a15c:	3f01      	subs	r7, #1
   1a15e:	403c      	ands	r4, r7
   1a160:	d000      	beq.n	1a164 <iom_get_interface_clock_cfg+0x8c>
   1a162:	4664      	mov	r4, ip
   1a164:	4474      	add	r4, lr
    }

    ui32DivEn = ( (ui32FreqHz >= (ui32HFRCfreqHz / 4)) ||
                  ((1 << (ui32Fsel - 1)) == i32Div) ) ? 0 : 1;
   1a166:	4f2a      	ldr	r7, [pc, #168]	; (1a210 <iom_get_interface_clock_cfg+0x138>)
   1a168:	42bd      	cmp	r5, r7
   1a16a:	d20c      	bcs.n	1a186 <iom_get_interface_clock_cfg+0xae>
   1a16c:	2501      	movs	r5, #1
   1a16e:	fa05 f303 	lsl.w	r3, r5, r3
   1a172:	4283      	cmp	r3, r0
   1a174:	d005      	beq.n	1a182 <iom_get_interface_clock_cfg+0xaa>
   1a176:	2301      	movs	r3, #1
   1a178:	e006      	b.n	1a188 <iom_get_interface_clock_cfg+0xb0>
                    (ui32FreqHz <= ((ui32HFRCfreqHz / 2) - 1)) ) ) ) ? 1 : 0;
   1a17a:	2400      	movs	r4, #0
   1a17c:	e7cf      	b.n	1a11e <iom_get_interface_clock_cfg+0x46>
   1a17e:	2401      	movs	r4, #1
   1a180:	e7cd      	b.n	1a11e <iom_get_interface_clock_cfg+0x46>
                  ((1 << (ui32Fsel - 1)) == i32Div) ) ? 0 : 1;
   1a182:	2300      	movs	r3, #0
   1a184:	e000      	b.n	1a188 <iom_get_interface_clock_cfg+0xb0>
   1a186:	2300      	movs	r3, #0

    if (ui32Phase == 1)
   1a188:	2901      	cmp	r1, #1
   1a18a:	d032      	beq.n	1a1f2 <iom_get_interface_clock_cfg+0x11a>
    {
        ui32LowPer = (ui32TotPer - 2) / 2;          // Longer high phase
    }
    else
    {
        ui32LowPer = (ui32TotPer - 1) / 2;          // Longer low phase
   1a18c:	1e60      	subs	r0, r4, #1
   1a18e:	0840      	lsrs	r0, r0, #1
    }

    ui32ClkCfg = _VAL2FLD(IOM0_CLKCFG_FSEL,   ui32Fsel)     |
   1a190:	0237      	lsls	r7, r6, #8
   1a192:	f407 67e0 	and.w	r7, r7, #1792	; 0x700
   1a196:	ea47 25c2 	orr.w	r5, r7, r2, lsl #11
                 _VAL2FLD(IOM0_CLKCFG_DIV3,   ui32Div3)     |
   1a19a:	ea45 3503 	orr.w	r5, r5, r3, lsl #12
                 _VAL2FLD(IOM0_CLKCFG_DIVEN,  ui32DivEn)    |
                 _VAL2FLD(IOM0_CLKCFG_LOWPER, ui32LowPer)   |
   1a19e:	0400      	lsls	r0, r0, #16
   1a1a0:	f400 007f 	and.w	r0, r0, #16711680	; 0xff0000
                 _VAL2FLD(IOM0_CLKCFG_DIVEN,  ui32DivEn)    |
   1a1a4:	4328      	orrs	r0, r5
                 _VAL2FLD(IOM0_CLKCFG_TOTPER, ui32TotPer - 1);
   1a1a6:	3c01      	subs	r4, #1
    ui32ClkCfg = _VAL2FLD(IOM0_CLKCFG_FSEL,   ui32Fsel)     |
   1a1a8:	ea40 6504 	orr.w	r5, r0, r4, lsl #24

    //
    // Now, compute the actual frequency, which will be returned.
    //
    ui32ClkFreq = compute_freq(ui32HFRCfreqHz, ui32Fsel, ui32Div3, ui32DivEn, ui32TotPer - 1);
   1a1ac:	9400      	str	r4, [sp, #0]
   1a1ae:	4631      	mov	r1, r6
   1a1b0:	4814      	ldr	r0, [pc, #80]	; (1a204 <iom_get_interface_clock_cfg+0x12c>)
   1a1b2:	f7ff ff71 	bl	1a098 <compute_freq>
   1a1b6:	4604      	mov	r4, r0

    //
    // Determine if the actual frequency is a power of 2 (MHz).
    //
    if ( (ui32ClkFreq % 250000) == 0 )
   1a1b8:	4b16      	ldr	r3, [pc, #88]	; (1a214 <iom_get_interface_clock_cfg+0x13c>)
   1a1ba:	fba3 2300 	umull	r2, r3, r3, r0
   1a1be:	0c1b      	lsrs	r3, r3, #16
   1a1c0:	4a15      	ldr	r2, [pc, #84]	; (1a218 <iom_get_interface_clock_cfg+0x140>)
   1a1c2:	fb02 0313 	mls	r3, r2, r3, r0
   1a1c6:	b983      	cbnz	r3, 1a1ea <iom_get_interface_clock_cfg+0x112>
        //
        // If the actual clock frequency is a power of 2 ranging from 250KHz up,
        // we can simplify the CLKCFG value using DIV3 (which also results in a
        // better duty cycle).
        //
        ui32Denomfinal = ui32ClkFreq / (uint32_t)250000;
   1a1c8:	4812      	ldr	r0, [pc, #72]	; (1a214 <iom_get_interface_clock_cfg+0x13c>)
   1a1ca:	fba0 3004 	umull	r3, r0, r0, r4

        if ( onebit(ui32Denomfinal) )
   1a1ce:	0c00      	lsrs	r0, r0, #16
   1a1d0:	f7ff ff78 	bl	1a0c4 <onebit>
   1a1d4:	b148      	cbz	r0, 1a1ea <iom_get_interface_clock_cfg+0x112>
            ui32Div3 = 1;

            //
            // Now, compute the return values.
            //
            ui32ClkFreq = compute_freq(ui32HFRCfreqHz, ui32Fsel, ui32Div3, ui32DivEn, ui32TotPer);
   1a1d6:	2300      	movs	r3, #0
   1a1d8:	9300      	str	r3, [sp, #0]
   1a1da:	2201      	movs	r2, #1
   1a1dc:	4631      	mov	r1, r6
   1a1de:	4809      	ldr	r0, [pc, #36]	; (1a204 <iom_get_interface_clock_cfg+0x12c>)
   1a1e0:	f7ff ff5a 	bl	1a098 <compute_freq>
   1a1e4:	4604      	mov	r4, r0

    ui32ClkCfg = _VAL2FLD(IOM0_CLKCFG_FSEL,   ui32Fsel)     |
   1a1e6:	f447 6500 	orr.w	r5, r7, #2048	; 0x800
                 _VAL2FLD(IOM0_CLKCFG_LOWPER, 0)            |
                 _VAL2FLD(IOM0_CLKCFG_TOTPER, 0);
        }
    }

    return ( ((uint64_t)ui32ClkFreq) << 32) | (uint64_t)ui32ClkCfg;
   1a1ea:	4628      	mov	r0, r5
   1a1ec:	4621      	mov	r1, r4

} //iom_get_interface_clock_cfg()
   1a1ee:	b003      	add	sp, #12
   1a1f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ui32LowPer = (ui32TotPer - 2) / 2;          // Longer high phase
   1a1f2:	1ea0      	subs	r0, r4, #2
   1a1f4:	0840      	lsrs	r0, r0, #1
   1a1f6:	e7cb      	b.n	1a190 <iom_get_interface_clock_cfg+0xb8>
        return 0;
   1a1f8:	2000      	movs	r0, #0
   1a1fa:	4601      	mov	r1, r0
} //iom_get_interface_clock_cfg()
   1a1fc:	4770      	bx	lr
        return 0;
   1a1fe:	2000      	movs	r0, #0
   1a200:	4601      	mov	r1, r0
   1a202:	e7f4      	b.n	1a1ee <iom_get_interface_clock_cfg+0x116>
   1a204:	02dc6c00 	.word	0x02dc6c00
   1a208:	00f42400 	.word	0x00f42400
   1a20c:	016e3600 	.word	0x016e3600
   1a210:	00b71b00 	.word	0x00b71b00
   1a214:	431bde83 	.word	0x431bde83
   1a218:	0003d090 	.word	0x0003d090

0001a21c <am_hal_iom_CQInit>:
//
//*****************************************************************************
uint32_t
am_hal_iom_CQInit(void *pHandle, uint32_t ui32Length,
                  uint32_t *pTCB)
{
   1a21c:	b510      	push	{r4, lr}
   1a21e:	b084      	sub	sp, #16
   1a220:	4604      	mov	r4, r0
    am_hal_cmdq_cfg_t cqCfg;
    am_hal_iom_state_t  *pIOMState = (am_hal_iom_state_t *)pHandle;
    uint32_t            ui32Module = pIOMState->ui32Module;
    uint32_t            ui32Status = AM_HAL_STATUS_SUCCESS;

    pIOMState->pCmdQHdl = NULL;
   1a222:	2300      	movs	r3, #0
   1a224:	f8c0 3828 	str.w	r3, [r0, #2088]	; 0x828
    pIOMState->ui32MaxTransactions = 0;
   1a228:	6203      	str	r3, [r0, #32]
    pIOMState->ui32NumUnSolicited = 0;
   1a22a:	f8c0 385c 	str.w	r3, [r0, #2140]	; 0x85c

    cqCfg.pCmdQBuf = pTCB;
   1a22e:	9202      	str	r2, [sp, #8]
    cqCfg.cmdQSize = ui32Length / 2;
   1a230:	0849      	lsrs	r1, r1, #1
   1a232:	9101      	str	r1, [sp, #4]
    cqCfg.priority = AM_HAL_CMDQ_PRIO_HI;
   1a234:	2301      	movs	r3, #1
   1a236:	f88d 300c 	strb.w	r3, [sp, #12]
    ui32Status = am_hal_cmdq_init((am_hal_cmdq_if_e)(AM_HAL_CMDQ_IF_IOM0 + ui32Module),
   1a23a:	f600 0228 	addw	r2, r0, #2088	; 0x828
   1a23e:	a901      	add	r1, sp, #4
   1a240:	7900      	ldrb	r0, [r0, #4]
   1a242:	f000 fcf3 	bl	1ac2c <am_hal_cmdq_init>
                      &cqCfg, &pIOMState->pCmdQHdl);
    if (ui32Status == AM_HAL_STATUS_SUCCESS)
   1a246:	b910      	cbnz	r0, 1a24e <am_hal_iom_CQInit+0x32>
    {
        pIOMState->ui32MaxTransactions = AM_HAL_IOM_MAX_PENDING_TRANSACTIONS;
   1a248:	f44f 7380 	mov.w	r3, #256	; 0x100
   1a24c:	6223      	str	r3, [r4, #32]
    }
    return ui32Status;
} // am_hal_iom_CQInit()
   1a24e:	b004      	add	sp, #16
   1a250:	bd10      	pop	{r4, pc}

0001a252 <am_hal_iom_CQEnable>:
//
//
//*****************************************************************************
uint32_t
am_hal_iom_CQEnable(void *pHandle)
{
   1a252:	b508      	push	{r3, lr}
    am_hal_iom_state_t  *pIOMState = (am_hal_iom_state_t *)pHandle;

    if (0 == pIOMState->ui32NumPendTransactions)
   1a254:	6a43      	ldr	r3, [r0, #36]	; 0x24
   1a256:	b953      	cbnz	r3, 1a26e <am_hal_iom_CQEnable+0x1c>
    {
        uint32_t *pCqAddr = (uint32_t *)IOMn(pIOMState->ui32Module)->CQADDR;
   1a258:	6843      	ldr	r3, [r0, #4]
   1a25a:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a25e:	3304      	adds	r3, #4
   1a260:	031b      	lsls	r3, r3, #12
   1a262:	f8d3 2298 	ldr.w	r2, [r3, #664]	; 0x298
        // When CQ is enabled with nothing there - it always executes the first command
        // insert dummy command
        *pCqAddr = (uint32_t) &IOMn(pIOMState->ui32Module)->CQADDR;
   1a266:	f503 7326 	add.w	r3, r3, #664	; 0x298
   1a26a:	6013      	str	r3, [r2, #0]
        *(pCqAddr + 1) = (uint32_t)pCqAddr;
   1a26c:	6052      	str	r2, [r2, #4]
    }
    //
    // Enable the Command Queue operation
    //
    return am_hal_cmdq_enable(pIOMState->pCmdQHdl);
   1a26e:	f8d0 0828 	ldr.w	r0, [r0, #2088]	; 0x828
   1a272:	f000 fd41 	bl	1acf8 <am_hal_cmdq_enable>

} // am_hal_iom_CQEnable()
   1a276:	bd08      	pop	{r3, pc}

0001a278 <am_hal_iom_CQDisable>:
//
//
//*****************************************************************************
uint32_t
am_hal_iom_CQDisable(void *pHandle)
{
   1a278:	b508      	push	{r3, lr}
    am_hal_iom_state_t  *pIOMState = (am_hal_iom_state_t *)pHandle;

    //
    // Disable the Command Queue operation
    //
    return am_hal_cmdq_disable(pIOMState->pCmdQHdl);
   1a27a:	f8d0 0828 	ldr.w	r0, [r0, #2088]	; 0x828
   1a27e:	f000 fd5b 	bl	1ad38 <am_hal_cmdq_disable>
} // am_hal_iom_CQDisable()
   1a282:	bd08      	pop	{r3, pc}

0001a284 <am_hal_iom_initialize>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Validate the module number
    //
    if ( ui32Module >= AM_REG_IOM_NUM_MODULES )
   1a284:	2805      	cmp	r0, #5
   1a286:	d820      	bhi.n	1a2ca <am_hal_iom_initialize+0x46>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    }

    if (ppHandle == NULL)
   1a288:	b309      	cbz	r1, 1a2ce <am_hal_iom_initialize+0x4a>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    }

    if (g_IOMhandles[ui32Module].prefix.s.bInit)
   1a28a:	4a13      	ldr	r2, [pc, #76]	; (1a2d8 <am_hal_iom_initialize+0x54>)
   1a28c:	f640 03a4 	movw	r3, #2212	; 0x8a4
   1a290:	fb03 2300 	mla	r3, r3, r0, r2
   1a294:	78db      	ldrb	r3, [r3, #3]
   1a296:	f013 0f01 	tst.w	r3, #1
   1a29a:	d11a      	bne.n	1a2d2 <am_hal_iom_initialize+0x4e>
{
   1a29c:	b470      	push	{r4, r5, r6}
    {
        return AM_HAL_STATUS_INVALID_OPERATION;
    }
#endif // AM_HAL_DISABLE_API_VALIDATION

    g_IOMhandles[ui32Module].prefix.s.bInit = true;
   1a29e:	4615      	mov	r5, r2
   1a2a0:	f640 03a4 	movw	r3, #2212	; 0x8a4
   1a2a4:	fb03 f300 	mul.w	r3, r3, r0
   1a2a8:	441a      	add	r2, r3
   1a2aa:	78d4      	ldrb	r4, [r2, #3]
    g_IOMhandles[ui32Module].prefix.s.bEnable = false;
   1a2ac:	f044 0401 	orr.w	r4, r4, #1
   1a2b0:	f36f 0441 	bfc	r4, #1, #1
   1a2b4:	70d4      	strb	r4, [r2, #3]
    g_IOMhandles[ui32Module].prefix.s.magic = AM_HAL_MAGIC_IOM;
   1a2b6:	58ec      	ldr	r4, [r5, r3]
   1a2b8:	4e08      	ldr	r6, [pc, #32]	; (1a2dc <am_hal_iom_initialize+0x58>)
   1a2ba:	f366 0417 	bfi	r4, r6, #0, #24
   1a2be:	50ec      	str	r4, [r5, r3]

    //
    // Initialize the handle.
    //
    g_IOMhandles[ui32Module].ui32Module = ui32Module;
   1a2c0:	6050      	str	r0, [r2, #4]

    //
    // Return the handle.
    //
    *ppHandle = (void *)&g_IOMhandles[ui32Module];
   1a2c2:	600a      	str	r2, [r1, #0]

    //
    // Return the status
    //
    return AM_HAL_STATUS_SUCCESS;
   1a2c4:	2000      	movs	r0, #0

} // am_hal_iom_initialize()
   1a2c6:	bc70      	pop	{r4, r5, r6}
   1a2c8:	4770      	bx	lr
        return AM_HAL_STATUS_OUT_OF_RANGE;
   1a2ca:	2005      	movs	r0, #5
   1a2cc:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
   1a2ce:	2006      	movs	r0, #6
   1a2d0:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_OPERATION;
   1a2d2:	2007      	movs	r0, #7
} // am_hal_iom_initialize()
   1a2d4:	4770      	bx	lr
   1a2d6:	bf00      	nop
   1a2d8:	10002894 	.word	0x10002894
   1a2dc:	00123456 	.word	0x00123456

0001a2e0 <am_hal_iom_enable>:
am_hal_iom_enable(void *pHandle)
{
    am_hal_iom_state_t *pIOMState = (am_hal_iom_state_t*)pHandle;
    uint32_t status = AM_HAL_STATUS_SUCCESS;
#ifndef AM_HAL_DISABLE_API_VALIDATION
    if (!AM_HAL_IOM_CHK_HANDLE(pHandle))
   1a2e0:	2800      	cmp	r0, #0
   1a2e2:	d047      	beq.n	1a374 <am_hal_iom_enable+0x94>
{
   1a2e4:	b510      	push	{r4, lr}
   1a2e6:	4604      	mov	r4, r0
    if (!AM_HAL_IOM_CHK_HANDLE(pHandle))
   1a2e8:	6803      	ldr	r3, [r0, #0]
   1a2ea:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1a2ee:	4a23      	ldr	r2, [pc, #140]	; (1a37c <am_hal_iom_enable+0x9c>)
   1a2f0:	4293      	cmp	r3, r2
   1a2f2:	d141      	bne.n	1a378 <am_hal_iom_enable+0x98>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    if (pIOMState->prefix.s.bEnable)
   1a2f4:	78c3      	ldrb	r3, [r0, #3]
   1a2f6:	f013 0f02 	tst.w	r3, #2
   1a2fa:	d001      	beq.n	1a300 <am_hal_iom_enable+0x20>
    {
        return AM_HAL_STATUS_SUCCESS;
   1a2fc:	2000      	movs	r0, #0
   1a2fe:	e03c      	b.n	1a37a <am_hal_iom_enable+0x9a>
    }
#endif // AM_HAL_DISABLE_API_VALIDATION

    // Enable submodule
#if 1
    enable_submodule(pIOMState->ui32Module, ((pIOMState->eInterfaceMode == AM_HAL_IOM_SPI_MODE) ? 0 : 1));
   1a300:	7a01      	ldrb	r1, [r0, #8]
   1a302:	3900      	subs	r1, #0
   1a304:	bf18      	it	ne
   1a306:	2101      	movne	r1, #1
   1a308:	6840      	ldr	r0, [r0, #4]
   1a30a:	f7ff feb3 	bl	1a074 <enable_submodule>
#endif

    //
    // If Enable the Command Queue
    //
    if ( pIOMState->pNBTxnBuf )
   1a30e:	68e3      	ldr	r3, [r4, #12]
   1a310:	b353      	cbz	r3, 1a368 <am_hal_iom_enable+0x88>
    {
        pIOMState->ui32NumPendTransactions = 0;
   1a312:	2300      	movs	r3, #0
   1a314:	6263      	str	r3, [r4, #36]	; 0x24
        pIOMState->ui32LastIdxProcessed = 0;
   1a316:	61e3      	str	r3, [r4, #28]
#if (AM_HAL_IOM_CQ == 1)
        // Initialize Flags used to force CQ Pause
        IOMn(pIOMState->ui32Module)->CQSETCLEAR = AM_HAL_IOM_SC_UNPAUSE_CQ | AM_HAL_IOM_SC_PAUSE_SEQLOOP;
   1a318:	6862      	ldr	r2, [r4, #4]
   1a31a:	f502 22a0 	add.w	r2, r2, #327680	; 0x50000
   1a31e:	3204      	adds	r2, #4
   1a320:	0312      	lsls	r2, r2, #12
   1a322:	4917      	ldr	r1, [pc, #92]	; (1a380 <am_hal_iom_enable+0xa0>)
   1a324:	f8c2 12a4 	str.w	r1, [r2, #676]	; 0x2a4
        pIOMState->pHPTransactions = NULL;
   1a328:	f8c4 3854 	str.w	r3, [r4, #2132]	; 0x854
        pIOMState->bHP = false;
   1a32c:	f884 383c 	strb.w	r3, [r4, #2108]	; 0x83c
        pIOMState->block = 0;
   1a330:	f8c4 3838 	str.w	r3, [r4, #2104]	; 0x838
        pIOMState->ui32NumHPPendingEntries = 0;
   1a334:	f8c4 3844 	str.w	r3, [r4, #2116]	; 0x844
        pIOMState->ui32NumHPEntries = 0;
   1a338:	f8c4 3840 	str.w	r3, [r4, #2112]	; 0x840
        pIOMState->eSeq = AM_HAL_IOM_SEQ_NONE;
   1a33c:	f884 382c 	strb.w	r3, [r4, #2092]	; 0x82c
        pIOMState->ui32NumSeqTransactions = 0;
   1a340:	f8c4 3830 	str.w	r3, [r4, #2096]	; 0x830
        pIOMState->bAutonomous = true;
   1a344:	2301      	movs	r3, #1
   1a346:	f884 382d 	strb.w	r3, [r4, #2093]	; 0x82d
        status = am_hal_iom_CQInit(pIOMState,
   1a34a:	68e2      	ldr	r2, [r4, #12]
   1a34c:	6921      	ldr	r1, [r4, #16]
   1a34e:	4620      	mov	r0, r4
   1a350:	f7ff ff64 	bl	1a21c <am_hal_iom_CQInit>
        //
        // DMATRIG, set DTHREN and/or DCMDCMPEN.
        // Note - it is recommended that DTHREN always be set.
        //
#if 1
        IOMn(pIOMState->ui32Module)->DMATRIGEN = _VAL2FLD(IOM0_DMATRIGEN_DTHREN, 1);
   1a354:	6863      	ldr	r3, [r4, #4]
   1a356:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a35a:	3304      	adds	r3, #4
   1a35c:	031b      	lsls	r3, r3, #12
   1a35e:	2102      	movs	r1, #2
   1a360:	f8c3 1240 	str.w	r1, [r3, #576]	; 0x240
#endif
    }

    if (status == AM_HAL_STATUS_SUCCESS)
   1a364:	b948      	cbnz	r0, 1a37a <am_hal_iom_enable+0x9a>
   1a366:	e000      	b.n	1a36a <am_hal_iom_enable+0x8a>
    uint32_t status = AM_HAL_STATUS_SUCCESS;
   1a368:	2000      	movs	r0, #0
    {
        pIOMState->prefix.s.bEnable = true;
   1a36a:	78e3      	ldrb	r3, [r4, #3]
   1a36c:	f043 0302 	orr.w	r3, r3, #2
   1a370:	70e3      	strb	r3, [r4, #3]
   1a372:	e002      	b.n	1a37a <am_hal_iom_enable+0x9a>
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a374:	2002      	movs	r0, #2
    //
    // We're done, return the status.
    //
    return status;

} // am_hal_iom_enable()
   1a376:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a378:	2002      	movs	r0, #2
} // am_hal_iom_enable()
   1a37a:	bd10      	pop	{r4, pc}
   1a37c:	01123456 	.word	0x01123456
   1a380:	00800040 	.word	0x00800040

0001a384 <am_hal_iom_power_ctrl>:
//*****************************************************************************
uint32_t
am_hal_iom_power_ctrl(void *pHandle,
                      am_hal_sysctrl_power_state_e ePowerState,
                      bool bRetainState)
{
   1a384:	b570      	push	{r4, r5, r6, lr}
    am_hal_iom_state_t *pIOMState = (am_hal_iom_state_t*)pHandle;

#ifndef AM_HAL_DISABLE_API_VALIDATION
    if (!AM_HAL_IOM_CHK_HANDLE(pHandle))
   1a386:	2800      	cmp	r0, #0
   1a388:	f000 810d 	beq.w	1a5a6 <am_hal_iom_power_ctrl+0x222>
   1a38c:	4615      	mov	r5, r2
   1a38e:	4604      	mov	r4, r0
   1a390:	6803      	ldr	r3, [r0, #0]
   1a392:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1a396:	4a8b      	ldr	r2, [pc, #556]	; (1a5c4 <am_hal_iom_power_ctrl+0x240>)
   1a398:	4293      	cmp	r3, r2
   1a39a:	f040 8106 	bne.w	1a5aa <am_hal_iom_power_ctrl+0x226>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Decode the requested power state and update IOM operation accordingly.
    //
    switch (ePowerState)
   1a39e:	2900      	cmp	r1, #0
   1a3a0:	d067      	beq.n	1a472 <am_hal_iom_power_ctrl+0xee>
   1a3a2:	3901      	subs	r1, #1
   1a3a4:	b2c9      	uxtb	r1, r1
   1a3a6:	2901      	cmp	r1, #1
   1a3a8:	f200 8102 	bhi.w	1a5b0 <am_hal_iom_power_ctrl+0x22c>
            break;

        case AM_HAL_SYSCTRL_NORMALSLEEP:
        case AM_HAL_SYSCTRL_DEEPSLEEP:
            // Make sure IOM is not active currently
            if (pIOMState->prefix.s.bEnable &&
   1a3ac:	78c3      	ldrb	r3, [r0, #3]
   1a3ae:	f013 0f02 	tst.w	r3, #2
   1a3b2:	d00f      	beq.n	1a3d4 <am_hal_iom_power_ctrl+0x50>
                (((IOMn(pIOMState->ui32Module)->STATUS & (IOM0_STATUS_IDLEST_Msk | IOM0_STATUS_CMDACT_Msk)) != IOM0_STATUS_IDLEST_Msk) ||
   1a3b4:	6843      	ldr	r3, [r0, #4]
   1a3b6:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a3ba:	3304      	adds	r3, #4
   1a3bc:	031b      	lsls	r3, r3, #12
   1a3be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
   1a3c2:	f003 0306 	and.w	r3, r3, #6
            if (pIOMState->prefix.s.bEnable &&
   1a3c6:	2b04      	cmp	r3, #4
   1a3c8:	f040 80f8 	bne.w	1a5bc <am_hal_iom_power_ctrl+0x238>
                   pIOMState->ui32NumPendTransactions))
   1a3cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
                (((IOMn(pIOMState->ui32Module)->STATUS & (IOM0_STATUS_IDLEST_Msk | IOM0_STATUS_CMDACT_Msk)) != IOM0_STATUS_IDLEST_Msk) ||
   1a3ce:	2b00      	cmp	r3, #0
   1a3d0:	f040 80f6 	bne.w	1a5c0 <am_hal_iom_power_ctrl+0x23c>
            {
                return AM_HAL_STATUS_IN_USE;
            }
            if (bRetainState)
   1a3d4:	2d00      	cmp	r5, #0
   1a3d6:	d041      	beq.n	1a45c <am_hal_iom_power_ctrl+0xd8>
            {
                // Save IOM Registers
                pIOMState->registerState.regFIFOTHR    = IOMn(pIOMState->ui32Module)->FIFOTHR;
   1a3d8:	6863      	ldr	r3, [r4, #4]
   1a3da:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a3de:	3304      	adds	r3, #4
   1a3e0:	031b      	lsls	r3, r3, #12
   1a3e2:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
   1a3e6:	f8c4 286c 	str.w	r2, [r4, #2156]	; 0x86c
                pIOMState->registerState.regCLKCFG     = IOMn(pIOMState->ui32Module)->CLKCFG;
   1a3ea:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
   1a3ee:	f8c4 2874 	str.w	r2, [r4, #2164]	; 0x874
                pIOMState->registerState.regSUBMODCTRL = IOMn(pIOMState->ui32Module)->SUBMODCTRL;
   1a3f2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
   1a3f6:	f8c4 2878 	str.w	r2, [r4, #2168]	; 0x878
                pIOMState->registerState.regCQCFG      = IOMn(pIOMState->ui32Module)->CQCFG;
   1a3fa:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
   1a3fe:	f8c4 287c 	str.w	r2, [r4, #2172]	; 0x87c
                pIOMState->registerState.regCQADDR     = IOMn(pIOMState->ui32Module)->CQADDR;
   1a402:	f8d3 2298 	ldr.w	r2, [r3, #664]	; 0x298
   1a406:	f8c4 2880 	str.w	r2, [r4, #2176]	; 0x880
                pIOMState->registerState.regCQFLAGS    = IOMn(pIOMState->ui32Module)->CQFLAGS;
   1a40a:	f8d3 22a0 	ldr.w	r2, [r3, #672]	; 0x2a0
   1a40e:	f8c4 2884 	str.w	r2, [r4, #2180]	; 0x884
                pIOMState->registerState.regCQPAUSEEN  = IOMn(pIOMState->ui32Module)->CQPAUSEEN;
   1a412:	f8d3 22a8 	ldr.w	r2, [r3, #680]	; 0x2a8
   1a416:	f8c4 2888 	str.w	r2, [r4, #2184]	; 0x888
                pIOMState->registerState.regCQCURIDX   = IOMn(pIOMState->ui32Module)->CQCURIDX;
   1a41a:	f8d3 22ac 	ldr.w	r2, [r3, #684]	; 0x2ac
   1a41e:	f8c4 288c 	str.w	r2, [r4, #2188]	; 0x88c
                pIOMState->registerState.regCQENDIDX   = IOMn(pIOMState->ui32Module)->CQENDIDX;
   1a422:	f8d3 22b0 	ldr.w	r2, [r3, #688]	; 0x2b0
   1a426:	f8c4 2890 	str.w	r2, [r4, #2192]	; 0x890
                pIOMState->registerState.regMSPICFG    = IOMn(pIOMState->ui32Module)->MSPICFG;
   1a42a:	f8d3 2300 	ldr.w	r2, [r3, #768]	; 0x300
   1a42e:	f8c4 2894 	str.w	r2, [r4, #2196]	; 0x894
                pIOMState->registerState.regMI2CCFG    = IOMn(pIOMState->ui32Module)->MI2CCFG;
   1a432:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
   1a436:	f8c4 2898 	str.w	r2, [r4, #2200]	; 0x898
                pIOMState->registerState.regINTEN      = IOMn(pIOMState->ui32Module)->INTEN;
   1a43a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   1a43e:	f8c4 289c 	str.w	r2, [r4, #2204]	; 0x89c
                pIOMState->registerState.regDMATRIGEN  = IOMn(pIOMState->ui32Module)->DMATRIGEN;
   1a442:	f8d3 2240 	ldr.w	r2, [r3, #576]	; 0x240
   1a446:	f8c4 2870 	str.w	r2, [r4, #2160]	; 0x870

                if (IOMn(pIOMState->ui32Module)->CQCFG & _VAL2FLD(IOM0_CQCFG_CQEN, IOM0_CQCFG_CQEN_EN))
   1a44a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
   1a44e:	f013 0f01 	tst.w	r3, #1
   1a452:	f040 80a4 	bne.w	1a59e <am_hal_iom_power_ctrl+0x21a>
                {
                    am_hal_iom_CQDisable(pIOMState);
                }

                pIOMState->registerState.bValid = true;
   1a456:	2301      	movs	r3, #1
   1a458:	f884 3868 	strb.w	r3, [r4, #2152]	; 0x868
            }

            //
            // Disable power control.
            //
            if ( AM_HAL_STATUS_SUCCESS != am_hal_pwrctrl_periph_disable((am_hal_pwrctrl_periph_e)(AM_HAL_PWRCTRL_PERIPH_IOM0 + pIOMState->ui32Module)) )
   1a45c:	7920      	ldrb	r0, [r4, #4]
   1a45e:	3002      	adds	r0, #2
   1a460:	b2c0      	uxtb	r0, r0
   1a462:	f7fe ff0d 	bl	19280 <am_hal_pwrctrl_periph_disable>
   1a466:	4606      	mov	r6, r0
   1a468:	2800      	cmp	r0, #0
   1a46a:	f000 809f 	beq.w	1a5ac <am_hal_iom_power_ctrl+0x228>
            {
                return AM_HAL_STATUS_HW_ERR;
   1a46e:	2609      	movs	r6, #9
   1a470:	e09c      	b.n	1a5ac <am_hal_iom_power_ctrl+0x228>
            if (bRetainState && !pIOMState->registerState.bValid)
   1a472:	b125      	cbz	r5, 1a47e <am_hal_iom_power_ctrl+0xfa>
   1a474:	f890 3868 	ldrb.w	r3, [r0, #2152]	; 0x868
   1a478:	2b00      	cmp	r3, #0
   1a47a:	f000 809b 	beq.w	1a5b4 <am_hal_iom_power_ctrl+0x230>
            if ( AM_HAL_STATUS_SUCCESS != am_hal_pwrctrl_periph_enable((am_hal_pwrctrl_periph_e)(AM_HAL_PWRCTRL_PERIPH_IOM0 + pIOMState->ui32Module)) )
   1a47e:	7920      	ldrb	r0, [r4, #4]
   1a480:	3002      	adds	r0, #2
   1a482:	b2c0      	uxtb	r0, r0
   1a484:	f7fe feb4 	bl	191f0 <am_hal_pwrctrl_periph_enable>
   1a488:	4606      	mov	r6, r0
   1a48a:	2800      	cmp	r0, #0
   1a48c:	f040 8094 	bne.w	1a5b8 <am_hal_iom_power_ctrl+0x234>
            if (bRetainState)
   1a490:	2d00      	cmp	r5, #0
   1a492:	f000 808b 	beq.w	1a5ac <am_hal_iom_power_ctrl+0x228>
                IOMn(pIOMState->ui32Module)->FIFOTHR    = pIOMState->registerState.regFIFOTHR;
   1a496:	6863      	ldr	r3, [r4, #4]
   1a498:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a49c:	3304      	adds	r3, #4
   1a49e:	031b      	lsls	r3, r3, #12
   1a4a0:	f8d4 286c 	ldr.w	r2, [r4, #2156]	; 0x86c
   1a4a4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
                IOMn(pIOMState->ui32Module)->CLKCFG     = pIOMState->registerState.regCLKCFG;
   1a4a8:	6863      	ldr	r3, [r4, #4]
   1a4aa:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a4ae:	3304      	adds	r3, #4
   1a4b0:	031b      	lsls	r3, r3, #12
   1a4b2:	f8d4 2874 	ldr.w	r2, [r4, #2164]	; 0x874
   1a4b6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
                IOMn(pIOMState->ui32Module)->SUBMODCTRL = pIOMState->registerState.regSUBMODCTRL;
   1a4ba:	6863      	ldr	r3, [r4, #4]
   1a4bc:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a4c0:	3304      	adds	r3, #4
   1a4c2:	031b      	lsls	r3, r3, #12
   1a4c4:	f8d4 2878 	ldr.w	r2, [r4, #2168]	; 0x878
   1a4c8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
                IOMn(pIOMState->ui32Module)->CQADDR     = pIOMState->registerState.regCQADDR;
   1a4cc:	6863      	ldr	r3, [r4, #4]
   1a4ce:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a4d2:	3304      	adds	r3, #4
   1a4d4:	031b      	lsls	r3, r3, #12
   1a4d6:	f8d4 2880 	ldr.w	r2, [r4, #2176]	; 0x880
   1a4da:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
                IOMn(pIOMState->ui32Module)->CQPAUSEEN  = pIOMState->registerState.regCQPAUSEEN;
   1a4de:	6863      	ldr	r3, [r4, #4]
   1a4e0:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a4e4:	3304      	adds	r3, #4
   1a4e6:	031b      	lsls	r3, r3, #12
   1a4e8:	f8d4 2888 	ldr.w	r2, [r4, #2184]	; 0x888
   1a4ec:	f8c3 22a8 	str.w	r2, [r3, #680]	; 0x2a8
                IOMn(pIOMState->ui32Module)->CQCURIDX   = pIOMState->registerState.regCQCURIDX;
   1a4f0:	6863      	ldr	r3, [r4, #4]
   1a4f2:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a4f6:	3304      	adds	r3, #4
   1a4f8:	031b      	lsls	r3, r3, #12
   1a4fa:	f8d4 288c 	ldr.w	r2, [r4, #2188]	; 0x88c
   1a4fe:	f8c3 22ac 	str.w	r2, [r3, #684]	; 0x2ac
                IOMn(pIOMState->ui32Module)->CQENDIDX   = pIOMState->registerState.regCQENDIDX;
   1a502:	6863      	ldr	r3, [r4, #4]
   1a504:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a508:	3304      	adds	r3, #4
   1a50a:	031b      	lsls	r3, r3, #12
   1a50c:	f8d4 2890 	ldr.w	r2, [r4, #2192]	; 0x890
   1a510:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
                IOMn(pIOMState->ui32Module)->MSPICFG    = pIOMState->registerState.regMSPICFG;
   1a514:	6863      	ldr	r3, [r4, #4]
   1a516:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a51a:	3304      	adds	r3, #4
   1a51c:	031b      	lsls	r3, r3, #12
   1a51e:	f8d4 2894 	ldr.w	r2, [r4, #2196]	; 0x894
   1a522:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
                IOMn(pIOMState->ui32Module)->MI2CCFG    = pIOMState->registerState.regMI2CCFG;
   1a526:	6863      	ldr	r3, [r4, #4]
   1a528:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a52c:	3304      	adds	r3, #4
   1a52e:	031b      	lsls	r3, r3, #12
   1a530:	f8d4 2898 	ldr.w	r2, [r4, #2200]	; 0x898
   1a534:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
                IOMn(pIOMState->ui32Module)->INTEN      = pIOMState->registerState.regINTEN;
   1a538:	6863      	ldr	r3, [r4, #4]
   1a53a:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a53e:	3304      	adds	r3, #4
   1a540:	031b      	lsls	r3, r3, #12
   1a542:	f8d4 289c 	ldr.w	r2, [r4, #2204]	; 0x89c
   1a546:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
                IOMn(pIOMState->ui32Module)->DMATRIGEN  = pIOMState->registerState.regDMATRIGEN;
   1a54a:	6863      	ldr	r3, [r4, #4]
   1a54c:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a550:	3304      	adds	r3, #4
   1a552:	031b      	lsls	r3, r3, #12
   1a554:	f8d4 2870 	ldr.w	r2, [r4, #2160]	; 0x870
   1a558:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
                IOMn(pIOMState->ui32Module)->CQSETCLEAR = AM_HAL_IOM_SC_SET(pIOMState->registerState.regCQFLAGS & 0xFF);
   1a55c:	6863      	ldr	r3, [r4, #4]
   1a55e:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a562:	3304      	adds	r3, #4
   1a564:	031b      	lsls	r3, r3, #12
   1a566:	f894 2884 	ldrb.w	r2, [r4, #2180]	; 0x884
   1a56a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
                IOMn(pIOMState->ui32Module)->CQCFG      = pIOMState->registerState.regCQCFG & ~_VAL2FLD(IOM0_CQCFG_CQEN, IOM0_CQCFG_CQEN_EN);
   1a56e:	f8d4 287c 	ldr.w	r2, [r4, #2172]	; 0x87c
   1a572:	6863      	ldr	r3, [r4, #4]
   1a574:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a578:	3304      	adds	r3, #4
   1a57a:	031b      	lsls	r3, r3, #12
   1a57c:	f022 0201 	bic.w	r2, r2, #1
   1a580:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
                if (pIOMState->registerState.regCQCFG & _VAL2FLD(IOM0_CQCFG_CQEN, IOM0_CQCFG_CQEN_EN))
   1a584:	f8d4 387c 	ldr.w	r3, [r4, #2172]	; 0x87c
   1a588:	f013 0f01 	tst.w	r3, #1
   1a58c:	d103      	bne.n	1a596 <am_hal_iom_power_ctrl+0x212>
                pIOMState->registerState.bValid = false;
   1a58e:	2300      	movs	r3, #0
   1a590:	f884 3868 	strb.w	r3, [r4, #2152]	; 0x868
   1a594:	e00a      	b.n	1a5ac <am_hal_iom_power_ctrl+0x228>
                    am_hal_iom_CQEnable(pIOMState);
   1a596:	4620      	mov	r0, r4
   1a598:	f7ff fe5b 	bl	1a252 <am_hal_iom_CQEnable>
   1a59c:	e7f7      	b.n	1a58e <am_hal_iom_power_ctrl+0x20a>
                    am_hal_iom_CQDisable(pIOMState);
   1a59e:	4620      	mov	r0, r4
   1a5a0:	f7ff fe6a 	bl	1a278 <am_hal_iom_CQDisable>
   1a5a4:	e757      	b.n	1a456 <am_hal_iom_power_ctrl+0xd2>
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a5a6:	2602      	movs	r6, #2
   1a5a8:	e000      	b.n	1a5ac <am_hal_iom_power_ctrl+0x228>
   1a5aa:	2602      	movs	r6, #2
    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;

} // am_hal_iom_power_ctrl()
   1a5ac:	4630      	mov	r0, r6
   1a5ae:	bd70      	pop	{r4, r5, r6, pc}
    switch (ePowerState)
   1a5b0:	2606      	movs	r6, #6
   1a5b2:	e7fb      	b.n	1a5ac <am_hal_iom_power_ctrl+0x228>
                return AM_HAL_STATUS_INVALID_OPERATION;
   1a5b4:	2607      	movs	r6, #7
   1a5b6:	e7f9      	b.n	1a5ac <am_hal_iom_power_ctrl+0x228>
                return AM_HAL_STATUS_HW_ERR;
   1a5b8:	2609      	movs	r6, #9
   1a5ba:	e7f7      	b.n	1a5ac <am_hal_iom_power_ctrl+0x228>
                return AM_HAL_STATUS_IN_USE;
   1a5bc:	2603      	movs	r6, #3
   1a5be:	e7f5      	b.n	1a5ac <am_hal_iom_power_ctrl+0x228>
   1a5c0:	2603      	movs	r6, #3
   1a5c2:	e7f3      	b.n	1a5ac <am_hal_iom_power_ctrl+0x228>
   1a5c4:	01123456 	.word	0x01123456

0001a5c8 <am_hal_iom_configure>:
    am_hal_iom_state_t *pIOMState = (am_hal_iom_state_t*)pHandle;
    uint32_t status = AM_HAL_STATUS_SUCCESS;
    uint32_t ui32Module;

#ifndef AM_HAL_DISABLE_API_VALIDATION
    if (!AM_HAL_IOM_CHK_HANDLE(pHandle))
   1a5c8:	2800      	cmp	r0, #0
   1a5ca:	d078      	beq.n	1a6be <am_hal_iom_configure+0xf6>
{
   1a5cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1a5d0:	460d      	mov	r5, r1
   1a5d2:	4606      	mov	r6, r0
    if (!AM_HAL_IOM_CHK_HANDLE(pHandle))
   1a5d4:	6803      	ldr	r3, [r0, #0]
   1a5d6:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1a5da:	4a41      	ldr	r2, [pc, #260]	; (1a6e0 <am_hal_iom_configure+0x118>)
   1a5dc:	4293      	cmp	r3, r2
   1a5de:	d170      	bne.n	1a6c2 <am_hal_iom_configure+0xfa>
    }

    //
    // Validate the parameters
    //
    if ( (pHandle == NULL)      ||
   1a5e0:	2900      	cmp	r1, #0
   1a5e2:	d071      	beq.n	1a6c8 <am_hal_iom_configure+0x100>
         (psConfig == NULL)     ||
         (pIOMState->ui32Module >= AM_REG_IOM_NUM_MODULES) )
   1a5e4:	6843      	ldr	r3, [r0, #4]
         (psConfig == NULL)     ||
   1a5e6:	2b05      	cmp	r3, #5
   1a5e8:	d870      	bhi.n	1a6cc <am_hal_iom_configure+0x104>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    }
    // Configure not allowed in Enabled state
    if (pIOMState->prefix.s.bEnable)
   1a5ea:	78c4      	ldrb	r4, [r0, #3]
   1a5ec:	f014 0402 	ands.w	r4, r4, #2
   1a5f0:	d16e      	bne.n	1a6d0 <am_hal_iom_configure+0x108>

    ui32Module = pIOMState->ui32Module;
    //
    // Save the interface mode and chip select in the global handle.
    //
    pIOMState->eInterfaceMode = psConfig->eInterfaceMode;
   1a5f2:	780a      	ldrb	r2, [r1, #0]
   1a5f4:	7202      	strb	r2, [r0, #8]

    //
    // Set the IOM read/write FIFO thresholds to default values.
    //
    IOMn(ui32Module)->FIFOTHR =
   1a5f6:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a5fa:	3304      	adds	r3, #4
   1a5fc:	031f      	lsls	r7, r3, #12
   1a5fe:	f241 0310 	movw	r3, #4112	; 0x1010
   1a602:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        _VAL2FLD(IOM0_FIFOTHR_FIFORTHR, 16) |
        _VAL2FLD(IOM0_FIFOTHR_FIFOWTHR, 16);

    if ( psConfig->eInterfaceMode == AM_HAL_IOM_SPI_MODE )
   1a606:	780b      	ldrb	r3, [r1, #0]
   1a608:	bb93      	cbnz	r3, 1a670 <am_hal_iom_configure+0xa8>
    {
#ifndef AM_HAL_DISABLE_API_VALIDATION
        //
        // Validate the SPI mode
        //
        if ( psConfig->eSpiMode > AM_HAL_IOM_SPI_MODE_3 )
   1a60a:	f891 8008 	ldrb.w	r8, [r1, #8]
   1a60e:	f1b8 0f03 	cmp.w	r8, #3
   1a612:	d85f      	bhi.n	1a6d4 <am_hal_iom_configure+0x10c>
        {
            return AM_HAL_STATUS_INVALID_ARG;
        }
        if (psConfig->ui32ClockFreq > AM_HAL_IOM_MAX_FREQ)
   1a614:	6848      	ldr	r0, [r1, #4]
   1a616:	4b33      	ldr	r3, [pc, #204]	; (1a6e4 <am_hal_iom_configure+0x11c>)
   1a618:	4298      	cmp	r0, r3
   1a61a:	d85d      	bhi.n	1a6d8 <am_hal_iom_configure+0x110>
#endif // AM_HAL_DISABLE_API_VALIDATION

        //
        // Determine the CLKCFG value for SPI.
        //
        ui32ClkCfg = iom_get_interface_clock_cfg(psConfig->ui32ClockFreq, (psConfig->eSpiMode & 2) >> 1);
   1a61c:	f3c8 0140 	ubfx	r1, r8, #1, #1
   1a620:	f7ff fd5a 	bl	1a0d8 <iom_get_interface_clock_cfg>
             _VAL2FLD(IOM0_MSPICFG_WTFCIRQ, IOM0_MSPICFG_WTFCIRQ_MISO)      |
             _VAL2FLD(IOM0_MSPICFG_WTFCPOL, IOM0_MSPICFG_WTFCPOL_HIGH)      |
             _VAL2FLD(IOM0_MSPICFG_RDFCPOL, IOM0_MSPICFG_RDFCPOL_HIGH)      |
             _VAL2FLD(IOM0_MSPICFG_SPILSB,  IOM0_MSPICFG_SPILSB_MSB)        |
             _VAL2FLD(IOM0_MSPICFG_DINDLY,  0)                              |
             _VAL2FLD(IOM0_MSPICFG_DOUTDLY, 0)                              |
   1a624:	f008 0303 	and.w	r3, r8, #3
        IOMn(ui32Module)->MSPICFG =
   1a628:	f8c7 3300 	str.w	r3, [r7, #768]	; 0x300
    }

    //
    // Enable and set the clock configuration.
    //
    ui32ClkCfg |= _VAL2FLD(IOM0_CLKCFG_IOCLKEN, 1);
   1a62c:	f040 0001 	orr.w	r0, r0, #1
    IOMn(ui32Module)->CLKCFG = ui32ClkCfg;
   1a630:	f8c7 0210 	str.w	r0, [r7, #528]	; 0x210

    pIOMState->ui32BitTimeTicks = AM_HAL_CLKGEN_FREQ_MAX_HZ / psConfig->ui32ClockFreq;
   1a634:	686a      	ldr	r2, [r5, #4]
   1a636:	4b2b      	ldr	r3, [pc, #172]	; (1a6e4 <am_hal_iom_configure+0x11c>)
   1a638:	fbb3 f3f2 	udiv	r3, r3, r2
   1a63c:	f8c6 3864 	str.w	r3, [r6, #2148]	; 0x864

    //
    // Set the delay timeout value to the default maximum value.
    //
    pIOMState->waitTimeout = 1000;
   1a640:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   1a644:	f8c6 3860 	str.w	r3, [r6, #2144]	; 0x860

    pIOMState->pNBTxnBuf = psConfig->pNBTxnBuf;
   1a648:	68eb      	ldr	r3, [r5, #12]
   1a64a:	60f3      	str	r3, [r6, #12]
    pIOMState->ui32NBTxnBufLength = psConfig->ui32NBTxnBufLength;
   1a64c:	692b      	ldr	r3, [r5, #16]
   1a64e:	6133      	str	r3, [r6, #16]
#if (AM_HAL_IOM_CQ == 1)
    // Worst case minimum CQ entries that can be accomodated in provided buffer
    // Need to account for the wrap
    pIOMState->ui32MaxPending = ((pIOMState->ui32NBTxnBufLength - 8) * 4 / AM_HAL_IOM_CQ_ENTRY_SIZE);
   1a650:	3b08      	subs	r3, #8
   1a652:	009b      	lsls	r3, r3, #2
   1a654:	4a24      	ldr	r2, [pc, #144]	; (1a6e8 <am_hal_iom_configure+0x120>)
   1a656:	fba2 2303 	umull	r2, r3, r2, r3
   1a65a:	099b      	lsrs	r3, r3, #6
   1a65c:	f8c6 3858 	str.w	r3, [r6, #2136]	; 0x858
    if (pIOMState->ui32MaxPending > AM_HAL_IOM_MAX_PENDING_TRANSACTIONS)
   1a660:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   1a664:	d927      	bls.n	1a6b6 <am_hal_iom_configure+0xee>
    {
        pIOMState->ui32MaxPending = AM_HAL_IOM_MAX_PENDING_TRANSACTIONS;
   1a666:	f44f 7380 	mov.w	r3, #256	; 0x100
   1a66a:	f8c6 3858 	str.w	r3, [r6, #2136]	; 0x858
   1a66e:	e022      	b.n	1a6b6 <am_hal_iom_configure+0xee>
    else if ( psConfig->eInterfaceMode == AM_HAL_IOM_I2C_MODE )
   1a670:	2b01      	cmp	r3, #1
   1a672:	d133      	bne.n	1a6dc <am_hal_iom_configure+0x114>
        switch (psConfig->ui32ClockFreq)
   1a674:	684b      	ldr	r3, [r1, #4]
   1a676:	4a1d      	ldr	r2, [pc, #116]	; (1a6ec <am_hal_iom_configure+0x124>)
   1a678:	4293      	cmp	r3, r2
   1a67a:	d00c      	beq.n	1a696 <am_hal_iom_configure+0xce>
   1a67c:	4a1c      	ldr	r2, [pc, #112]	; (1a6f0 <am_hal_iom_configure+0x128>)
   1a67e:	4293      	cmp	r3, r2
   1a680:	d00e      	beq.n	1a6a0 <am_hal_iom_configure+0xd8>
   1a682:	4a1c      	ldr	r2, [pc, #112]	; (1a6f4 <am_hal_iom_configure+0x12c>)
   1a684:	4293      	cmp	r3, r2
   1a686:	d001      	beq.n	1a68c <am_hal_iom_configure+0xc4>
   1a688:	2006      	movs	r0, #6
   1a68a:	e01b      	b.n	1a6c4 <am_hal_iom_configure+0xfc>
                IOMn(ui32Module)->MI2CCFG = _VAL2FLD(IOM0_MI2CCFG_STRDIS, 0)                            |
   1a68c:	4b1a      	ldr	r3, [pc, #104]	; (1a6f8 <am_hal_iom_configure+0x130>)
   1a68e:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
                ui32ClkCfg = _VAL2FLD(IOM0_CLKCFG_TOTPER, 0x77)                     |
   1a692:	481a      	ldr	r0, [pc, #104]	; (1a6fc <am_hal_iom_configure+0x134>)
                break;
   1a694:	e7ca      	b.n	1a62c <am_hal_iom_configure+0x64>
                IOMn(ui32Module)->MI2CCFG = _VAL2FLD(IOM0_MI2CCFG_STRDIS, 0)                            |
   1a696:	4b1a      	ldr	r3, [pc, #104]	; (1a700 <am_hal_iom_configure+0x138>)
   1a698:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
                ui32ClkCfg = _VAL2FLD(IOM0_CLKCFG_TOTPER, 0x1D)                     |
   1a69c:	4819      	ldr	r0, [pc, #100]	; (1a704 <am_hal_iom_configure+0x13c>)
                break;
   1a69e:	e7c5      	b.n	1a62c <am_hal_iom_configure+0x64>
                IOMn(ui32Module)->MI2CCFG = _VAL2FLD(IOM0_MI2CCFG_STRDIS, 0)                            |
   1a6a0:	4b19      	ldr	r3, [pc, #100]	; (1a708 <am_hal_iom_configure+0x140>)
   1a6a2:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
                ui32ClkCfg = _VAL2FLD(IOM0_CLKCFG_TOTPER, 0x06)                     |
   1a6a6:	4819      	ldr	r0, [pc, #100]	; (1a70c <am_hal_iom_configure+0x144>)
                break;
   1a6a8:	e7c0      	b.n	1a62c <am_hal_iom_configure+0x64>
    }
#endif
    // Disable the DCX
    for (uint8_t i = 0; i <= AM_HAL_IOM_MAX_CS_SPI; i++)
    {
        pIOMState->dcx[i] = 0;
   1a6aa:	1933      	adds	r3, r6, r4
   1a6ac:	2200      	movs	r2, #0
   1a6ae:	f883 28a0 	strb.w	r2, [r3, #2208]	; 0x8a0
    for (uint8_t i = 0; i <= AM_HAL_IOM_MAX_CS_SPI; i++)
   1a6b2:	3401      	adds	r4, #1
   1a6b4:	b2e4      	uxtb	r4, r4
   1a6b6:	2c03      	cmp	r4, #3
   1a6b8:	d9f7      	bls.n	1a6aa <am_hal_iom_configure+0xe2>
    }

    //
    // Return the status.
    //
    return status;
   1a6ba:	2000      	movs	r0, #0
   1a6bc:	e002      	b.n	1a6c4 <am_hal_iom_configure+0xfc>
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a6be:	2002      	movs	r0, #2

} // am_hal_iom_configure()
   1a6c0:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a6c2:	2002      	movs	r0, #2
} // am_hal_iom_configure()
   1a6c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return AM_HAL_STATUS_INVALID_ARG;
   1a6c8:	2006      	movs	r0, #6
   1a6ca:	e7fb      	b.n	1a6c4 <am_hal_iom_configure+0xfc>
   1a6cc:	2006      	movs	r0, #6
   1a6ce:	e7f9      	b.n	1a6c4 <am_hal_iom_configure+0xfc>
        return AM_HAL_STATUS_INVALID_OPERATION;
   1a6d0:	2007      	movs	r0, #7
   1a6d2:	e7f7      	b.n	1a6c4 <am_hal_iom_configure+0xfc>
            return AM_HAL_STATUS_INVALID_ARG;
   1a6d4:	2006      	movs	r0, #6
   1a6d6:	e7f5      	b.n	1a6c4 <am_hal_iom_configure+0xfc>
            return AM_HAL_STATUS_INVALID_ARG;
   1a6d8:	2006      	movs	r0, #6
   1a6da:	e7f3      	b.n	1a6c4 <am_hal_iom_configure+0xfc>
        return AM_HAL_STATUS_OUT_OF_RANGE;
   1a6dc:	2005      	movs	r0, #5
   1a6de:	e7f1      	b.n	1a6c4 <am_hal_iom_configure+0xfc>
   1a6e0:	01123456 	.word	0x01123456
   1a6e4:	02dc6c00 	.word	0x02dc6c00
   1a6e8:	aaaaaaab 	.word	0xaaaaaaab
   1a6ec:	00061a80 	.word	0x00061a80
   1a6f0:	000f4240 	.word	0x000f4240
   1a6f4:	000186a0 	.word	0x000186a0
   1a6f8:	0003f070 	.word	0x0003f070
   1a6fc:	773b1201 	.word	0x773b1201
   1a700:	0003f270 	.word	0x0003f270
   1a704:	1d0e1201 	.word	0x1d0e1201
   1a708:	00213040 	.word	0x00213040
   1a70c:	06031301 	.word	0x06031301

0001a710 <am_hal_stimer_config>:
//! @return The 32-bit current config of the STimer Config register
//
//*****************************************************************************
uint32_t
am_hal_stimer_config(uint32_t ui32STimerConfig)
{
   1a710:	4603      	mov	r3, r0
    uint32_t ui32CurrVal;

    //
    // Read the current config
    //
    ui32CurrVal = CTIMER->STCFG;
   1a712:	4a03      	ldr	r2, [pc, #12]	; (1a720 <am_hal_stimer_config+0x10>)
   1a714:	f8d2 0140 	ldr.w	r0, [r2, #320]	; 0x140

    //
    // Write our configuration value.
    //
    CTIMER->STCFG = ui32STimerConfig;
   1a718:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
        PWRCTRL->MISC_b.FORCEMEMVRLPTIMERS = 1;
    }
#endif

    return ui32CurrVal;
}
   1a71c:	4770      	bx	lr
   1a71e:	bf00      	nop
   1a720:	40008000 	.word	0x40008000

0001a724 <am_hal_stimer_counter_get>:
//! @return The 32-bit value from the STimer counter register.
//
//*****************************************************************************
uint32_t
am_hal_stimer_counter_get(void)
{
   1a724:	b500      	push	{lr}
   1a726:	b085      	sub	sp, #20
    uint32_t ui32RetVal;

    //
    // Read the register into ui32Values[].
    //
    am_hal_triple_read(ui32TmrAddr, ui32Values);
   1a728:	a901      	add	r1, sp, #4
   1a72a:	4805      	ldr	r0, [pc, #20]	; (1a740 <am_hal_stimer_counter_get+0x1c>)
   1a72c:	f7fe fd14 	bl	19158 <am_hal_triple_read>
    //
    // Now determine which of the three values is the correct value.
    // If the first 2 match, then the values are both correct and we're done.
    // Otherwise, the third value is taken to be the correct value.
    //
    if ( ui32Values[0] == ui32Values[1] )
   1a730:	9802      	ldr	r0, [sp, #8]
   1a732:	9b01      	ldr	r3, [sp, #4]
   1a734:	4283      	cmp	r3, r0
   1a736:	d000      	beq.n	1a73a <am_hal_stimer_counter_get+0x16>
        //
        ui32RetVal = ui32Values[1];
    }
    else
    {
        ui32RetVal = ui32Values[2];
   1a738:	9803      	ldr	r0, [sp, #12]
    }
    return ui32RetVal;
}
   1a73a:	b005      	add	sp, #20
   1a73c:	f85d fb04 	ldr.w	pc, [sp], #4
   1a740:	40008144 	.word	0x40008144

0001a744 <am_hal_stimer_counter_clear>:
am_hal_stimer_counter_clear(void)
{
    //
    // Set the clear bit
    //
    CTIMER->STCFG |= CTIMER_STCFG_CLEAR_Msk;
   1a744:	4b06      	ldr	r3, [pc, #24]	; (1a760 <am_hal_stimer_counter_clear+0x1c>)
   1a746:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
   1a74a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
   1a74e:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140

    //
    // Reset the clear bit
    //
    CTIMER->STCFG &= ~CTIMER_STCFG_CLEAR_Msk;
   1a752:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
   1a756:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
   1a75a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
}
   1a75e:	4770      	bx	lr
   1a760:	40008000 	.word	0x40008000

0001a764 <am_hal_stimer_compare_delta_set>:
am_hal_stimer_compare_delta_set(uint32_t ui32CmprInstance, uint32_t ui32Delta)
{
    uint32_t cfgVal;
    uint32_t numTries = 0;

    if ( ui32CmprInstance > 7 )
   1a764:	2807      	cmp	r0, #7
   1a766:	d900      	bls.n	1a76a <am_hal_stimer_compare_delta_set+0x6>
   1a768:	4770      	bx	lr
{
   1a76a:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a76c:	b083      	sub	sp, #12
   1a76e:	4605      	mov	r5, r0
   1a770:	460c      	mov	r4, r1
    // that delta value is at least > 1

    //
    // Start a critical section.
    //
    AM_CRITICAL_BEGIN
   1a772:	f7fa f93d 	bl	149f0 <am_hal_interrupt_master_disable>
   1a776:	9001      	str	r0, [sp, #4]

    //
    // Get current CFG value
    //
    cfgVal = CTIMER->STCFG;
   1a778:	4b16      	ldr	r3, [pc, #88]	; (1a7d4 <am_hal_stimer_compare_delta_set+0x70>)
   1a77a:	f8d3 6140 	ldr.w	r6, [r3, #320]	; 0x140

    //
    // Disable the compare if already enabled, when setting the new value
    //
    CTIMER->STCFG &= ~((AM_HAL_STIMER_CFG_COMPARE_A_ENABLE << ui32CmprInstance));
   1a77e:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
   1a782:	f44f 7080 	mov.w	r0, #256	; 0x100
   1a786:	40a8      	lsls	r0, r5
   1a788:	ea22 0200 	bic.w	r2, r2, r0
   1a78c:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
    uint32_t numTries = 0;
   1a790:	2100      	movs	r1, #0

    // In rare case the delta might not be effective
    // We retry if that is the case.
    // Allow for some variability in the value owing to execution latency
    while (numTries++ < 4)
   1a792:	2903      	cmp	r1, #3
   1a794:	f101 0101 	add.w	r1, r1, #1
   1a798:	d810      	bhi.n	1a7bc <am_hal_stimer_compare_delta_set+0x58>
        uint32_t expVal;
        uint32_t expMax;
        uint32_t cmpVal;

        // Expected value
        expVal = CTIMER->STTMR + ui32Delta;
   1a79a:	4b0e      	ldr	r3, [pc, #56]	; (1a7d4 <am_hal_stimer_compare_delta_set+0x70>)
   1a79c:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
   1a7a0:	4423      	add	r3, r4

        // Max allowed - taking care of latency
        expMax = expVal + 10;
   1a7a2:	f103 070a 	add.w	r7, r3, #10

        //
        // Set the delta
        //
        AM_REGVAL(AM_REG_STIMER_COMPARE(0, ui32CmprInstance)) = ui32Delta;
   1a7a6:	4a0c      	ldr	r2, [pc, #48]	; (1a7d8 <am_hal_stimer_compare_delta_set+0x74>)
   1a7a8:	442a      	add	r2, r5
   1a7aa:	0092      	lsls	r2, r2, #2
   1a7ac:	6014      	str	r4, [r2, #0]

        // Read back the compare value
        cmpVal = AM_REGVAL(AM_REG_STIMER_COMPARE(0, ui32CmprInstance));
   1a7ae:	6812      	ldr	r2, [r2, #0]

        // Make sure the value is in expected range
        if (!AM_HAL_U32_SMALLER(cmpVal, expVal) && !AM_HAL_U32_GREATER(cmpVal, expMax))
   1a7b0:	1ad3      	subs	r3, r2, r3
   1a7b2:	2b00      	cmp	r3, #0
   1a7b4:	dbed      	blt.n	1a792 <am_hal_stimer_compare_delta_set+0x2e>
   1a7b6:	1bd2      	subs	r2, r2, r7
   1a7b8:	2a00      	cmp	r2, #0
   1a7ba:	dcea      	bgt.n	1a792 <am_hal_stimer_compare_delta_set+0x2e>


    //
    // Restore Compare Enable bit
    //
    CTIMER->STCFG |= cfgVal & (AM_HAL_STIMER_CFG_COMPARE_A_ENABLE << ui32CmprInstance);
   1a7bc:	4a05      	ldr	r2, [pc, #20]	; (1a7d4 <am_hal_stimer_compare_delta_set+0x70>)
   1a7be:	f8d2 3140 	ldr.w	r3, [r2, #320]	; 0x140
   1a7c2:	4030      	ands	r0, r6
   1a7c4:	4318      	orrs	r0, r3
   1a7c6:	f8c2 0140 	str.w	r0, [r2, #320]	; 0x140

    //
    // End the critical section.
    //
    AM_CRITICAL_END
   1a7ca:	9801      	ldr	r0, [sp, #4]
   1a7cc:	f7fa f914 	bl	149f8 <am_hal_interrupt_master_set>
}
   1a7d0:	b003      	add	sp, #12
   1a7d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a7d4:	40008000 	.word	0x40008000
   1a7d8:	10002054 	.word	0x10002054

0001a7dc <am_hal_stimer_int_enable>:
am_hal_stimer_int_enable(uint32_t ui32Interrupt)
{
    //
    // Enable the interrupt at the module level.
    //
    CTIMERn(0)->STMINTEN |= ui32Interrupt;
   1a7dc:	4a03      	ldr	r2, [pc, #12]	; (1a7ec <am_hal_stimer_int_enable+0x10>)
   1a7de:	f8d2 3300 	ldr.w	r3, [r2, #768]	; 0x300
   1a7e2:	4303      	orrs	r3, r0
   1a7e4:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
}
   1a7e8:	4770      	bx	lr
   1a7ea:	bf00      	nop
   1a7ec:	40008000 	.word	0x40008000

0001a7f0 <am_hal_stimer_int_clear>:
am_hal_stimer_int_clear(uint32_t ui32Interrupt)
{
    //
    // Disable the interrupt at the module level.
    //
    CTIMERn(0)->STMINTCLR = ui32Interrupt;
   1a7f0:	4b01      	ldr	r3, [pc, #4]	; (1a7f8 <am_hal_stimer_int_clear+0x8>)
   1a7f2:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
}
   1a7f6:	4770      	bx	lr
   1a7f8:	40008000 	.word	0x40008000

0001a7fc <config_baudrate>:
    uint32_t ui32UartClkFreq;

    //
    // Check that the baudrate is in range.
    //
    if (APOLLO3_A1)
   1a7fc:	4b23      	ldr	r3, [pc, #140]	; (1a88c <config_baudrate+0x90>)
   1a7fe:	68db      	ldr	r3, [r3, #12]
   1a800:	b2db      	uxtb	r3, r3
   1a802:	2b12      	cmp	r3, #18
   1a804:	d016      	beq.n	1a834 <config_baudrate+0x38>
      if (ui32DesiredBaudrate > AM_HAL_UART_MAXIMUM_BAUDRATE_A1)
      {
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
      }
    }
    if (APOLLO3_GE_B0)
   1a806:	4b21      	ldr	r3, [pc, #132]	; (1a88c <config_baudrate+0x90>)
   1a808:	68db      	ldr	r3, [r3, #12]
   1a80a:	b2db      	uxtb	r3, r3
   1a80c:	2b20      	cmp	r3, #32
   1a80e:	d902      	bls.n	1a816 <config_baudrate+0x1a>
    {
      if (ui32DesiredBaudrate > AM_HAL_UART_MAXIMUM_BAUDRATE_B0)
   1a810:	4b1f      	ldr	r3, [pc, #124]	; (1a890 <config_baudrate+0x94>)
   1a812:	4299      	cmp	r1, r3
   1a814:	d838      	bhi.n	1a888 <config_baudrate+0x8c>
{
   1a816:	b430      	push	{r4, r5}
      {
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
      }
    }

    switch ( UARTn(ui32Module)->CR_b.CLKSEL )
   1a818:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
   1a81c:	301c      	adds	r0, #28
   1a81e:	0300      	lsls	r0, r0, #12
   1a820:	6b03      	ldr	r3, [r0, #48]	; 0x30
   1a822:	f3c3 1302 	ubfx	r3, r3, #4, #3
   1a826:	3b01      	subs	r3, #1
   1a828:	2b03      	cmp	r3, #3
   1a82a:	d80c      	bhi.n	1a846 <config_baudrate+0x4a>
   1a82c:	e8df f003 	tbb	[pc, r3]
   1a830:	0907260f 	.word	0x0907260f
      if (ui32DesiredBaudrate > AM_HAL_UART_MAXIMUM_BAUDRATE_A1)
   1a834:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
   1a838:	d9e5      	bls.n	1a806 <config_baudrate+0xa>
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
   1a83a:	4816      	ldr	r0, [pc, #88]	; (1a894 <config_baudrate+0x98>)
   1a83c:	4770      	bx	lr
        case UART0_CR_CLKSEL_12MHZ:
            ui32UartClkFreq = 12000000;
            break;

        case UART0_CR_CLKSEL_6MHZ:
            ui32UartClkFreq = 6000000;
   1a83e:	4c16      	ldr	r4, [pc, #88]	; (1a898 <config_baudrate+0x9c>)
            break;
   1a840:	e006      	b.n	1a850 <config_baudrate+0x54>

        case UART0_CR_CLKSEL_3MHZ:
            ui32UartClkFreq = 3000000;
   1a842:	4c16      	ldr	r4, [pc, #88]	; (1a89c <config_baudrate+0xa0>)
            break;
   1a844:	e004      	b.n	1a850 <config_baudrate+0x54>

        default:
            *pui32ActualBaud = 0;
   1a846:	2300      	movs	r3, #0
   1a848:	6013      	str	r3, [r2, #0]
            return AM_HAL_UART_STATUS_CLOCK_NOT_CONFIGURED;
   1a84a:	4815      	ldr	r0, [pc, #84]	; (1a8a0 <config_baudrate+0xa4>)
   1a84c:	e014      	b.n	1a878 <config_baudrate+0x7c>
    switch ( UARTn(ui32Module)->CR_b.CLKSEL )
   1a84e:	4c15      	ldr	r4, [pc, #84]	; (1a8a4 <config_baudrate+0xa8>)
    }

    //
    // Calculate register values.
    //
    ui32BaudClk = BAUDCLK * ui32DesiredBaudrate;
   1a850:	0109      	lsls	r1, r1, #4
    ui32IntegerDivisor = (uint32_t)(ui32UartClkFreq / ui32BaudClk);
   1a852:	fbb4 f5f1 	udiv	r5, r4, r1
    ui64IntermediateLong = (ui32UartClkFreq * 64) / ui32BaudClk;
   1a856:	01a3      	lsls	r3, r4, #6
   1a858:	fbb3 f3f1 	udiv	r3, r3, r1
    ui64FractionDivisorLong = ui64IntermediateLong - (ui32IntegerDivisor * 64);
    ui32FractionDivisor = (uint32_t)ui64FractionDivisorLong;
   1a85c:	eba3 1385 	sub.w	r3, r3, r5, lsl #6

    //
    // Check the result.
    //
    if (ui32IntegerDivisor == 0)
   1a860:	428c      	cmp	r4, r1
   1a862:	d30d      	bcc.n	1a880 <config_baudrate+0x84>
    }

    //
    // Write the UART regs.
    //
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
   1a864:	6245      	str	r5, [r0, #36]	; 0x24
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
   1a866:	6245      	str	r5, [r0, #36]	; 0x24
    UARTn(ui32Module)->FBRD = ui32FractionDivisor;
   1a868:	6283      	str	r3, [r0, #40]	; 0x28

    //
    // Return the actual baud rate.
    //
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor / 4));
   1a86a:	089b      	lsrs	r3, r3, #2
   1a86c:	eb03 1305 	add.w	r3, r3, r5, lsl #4
   1a870:	fbb4 f3f3 	udiv	r3, r4, r3
   1a874:	6013      	str	r3, [r2, #0]
    return AM_HAL_STATUS_SUCCESS;
   1a876:	2000      	movs	r0, #0
} // config_baudrate()
   1a878:	bc30      	pop	{r4, r5}
   1a87a:	4770      	bx	lr
            ui32UartClkFreq = 12000000;
   1a87c:	4c0a      	ldr	r4, [pc, #40]	; (1a8a8 <config_baudrate+0xac>)
   1a87e:	e7e7      	b.n	1a850 <config_baudrate+0x54>
        *pui32ActualBaud = 0;
   1a880:	2300      	movs	r3, #0
   1a882:	6013      	str	r3, [r2, #0]
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
   1a884:	4803      	ldr	r0, [pc, #12]	; (1a894 <config_baudrate+0x98>)
   1a886:	e7f7      	b.n	1a878 <config_baudrate+0x7c>
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
   1a888:	4802      	ldr	r0, [pc, #8]	; (1a894 <config_baudrate+0x98>)
} // config_baudrate()
   1a88a:	4770      	bx	lr
   1a88c:	40020000 	.word	0x40020000
   1a890:	0016e360 	.word	0x0016e360
   1a894:	08000003 	.word	0x08000003
   1a898:	005b8d80 	.word	0x005b8d80
   1a89c:	002dc6c0 	.word	0x002dc6c0
   1a8a0:	08000002 	.word	0x08000002
   1a8a4:	016e3600 	.word	0x016e3600
   1a8a8:	00b71b00 	.word	0x00b71b00

0001a8ac <am_hal_uart_initialize>:
    if (ui32Module >= AM_REG_UART_NUM_MODULES )
   1a8ac:	2801      	cmp	r0, #1
   1a8ae:	d81e      	bhi.n	1a8ee <am_hal_uart_initialize+0x42>
    if (!ppHandle)
   1a8b0:	b1f9      	cbz	r1, 1a8f2 <am_hal_uart_initialize+0x46>
    if (g_am_hal_uart_states[ui32Module].prefix.s.bInit)
   1a8b2:	4a12      	ldr	r2, [pc, #72]	; (1a8fc <am_hal_uart_initialize+0x50>)
   1a8b4:	2368      	movs	r3, #104	; 0x68
   1a8b6:	fb03 2300 	mla	r3, r3, r0, r2
   1a8ba:	78db      	ldrb	r3, [r3, #3]
   1a8bc:	f013 0f01 	tst.w	r3, #1
   1a8c0:	d119      	bne.n	1a8f6 <am_hal_uart_initialize+0x4a>
{
   1a8c2:	b470      	push	{r4, r5, r6}
    g_am_hal_uart_states[ui32Module].prefix.s.bInit = true;
   1a8c4:	4614      	mov	r4, r2
   1a8c6:	2268      	movs	r2, #104	; 0x68
   1a8c8:	fb02 f200 	mul.w	r2, r2, r0
   1a8cc:	18a3      	adds	r3, r4, r2
   1a8ce:	78dd      	ldrb	r5, [r3, #3]
   1a8d0:	f045 0501 	orr.w	r5, r5, #1
   1a8d4:	70dd      	strb	r5, [r3, #3]
    g_am_hal_uart_states[ui32Module].prefix.s.magic = AM_HAL_MAGIC_UART;
   1a8d6:	58a5      	ldr	r5, [r4, r2]
   1a8d8:	4e09      	ldr	r6, [pc, #36]	; (1a900 <am_hal_uart_initialize+0x54>)
   1a8da:	f366 0517 	bfi	r5, r6, #0, #24
   1a8de:	50a5      	str	r5, [r4, r2]
    g_am_hal_uart_states[ui32Module].ui32Module = ui32Module;
   1a8e0:	6258      	str	r0, [r3, #36]	; 0x24
    g_am_hal_uart_states[ui32Module].sRegState.bValid = false;
   1a8e2:	2000      	movs	r0, #0
   1a8e4:	7118      	strb	r0, [r3, #4]
    g_am_hal_uart_states[ui32Module].ui32BaudRate = 0;
   1a8e6:	6618      	str	r0, [r3, #96]	; 0x60
    *ppHandle = (void *)&g_am_hal_uart_states[ui32Module];
   1a8e8:	600b      	str	r3, [r1, #0]
} // am_hal_uart_initialize()
   1a8ea:	bc70      	pop	{r4, r5, r6}
   1a8ec:	4770      	bx	lr
        return AM_HAL_STATUS_OUT_OF_RANGE;
   1a8ee:	2005      	movs	r0, #5
   1a8f0:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
   1a8f2:	2006      	movs	r0, #6
   1a8f4:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_OPERATION;
   1a8f6:	2007      	movs	r0, #7
} // am_hal_uart_initialize()
   1a8f8:	4770      	bx	lr
   1a8fa:	bf00      	nop
   1a8fc:	10005c6c 	.word	0x10005c6c
   1a900:	00ea9e06 	.word	0x00ea9e06

0001a904 <am_hal_uart_interrupt_enable>:
//*****************************************************************************
uint32_t
am_hal_uart_interrupt_enable(void *pHandle, uint32_t ui32IntMask)
{
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *) pHandle;
    uint32_t ui32Module = pState->ui32Module;
   1a904:	6a43      	ldr	r3, [r0, #36]	; 0x24

    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   1a906:	b170      	cbz	r0, 1a926 <am_hal_uart_interrupt_enable+0x22>
   1a908:	6802      	ldr	r2, [r0, #0]
   1a90a:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   1a90e:	4808      	ldr	r0, [pc, #32]	; (1a930 <am_hal_uart_interrupt_enable+0x2c>)
   1a910:	4282      	cmp	r2, r0
   1a912:	d10a      	bne.n	1a92a <am_hal_uart_interrupt_enable+0x26>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    UARTn(ui32Module)->IER |= ui32IntMask;
   1a914:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   1a918:	331c      	adds	r3, #28
   1a91a:	031b      	lsls	r3, r3, #12
   1a91c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1a91e:	4311      	orrs	r1, r2
   1a920:	6399      	str	r1, [r3, #56]	; 0x38

    return AM_HAL_STATUS_SUCCESS;
   1a922:	2000      	movs	r0, #0
   1a924:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a926:	2002      	movs	r0, #2
   1a928:	4770      	bx	lr
   1a92a:	2002      	movs	r0, #2
} // am_hal_uart_interrupt_enable()
   1a92c:	4770      	bx	lr
   1a92e:	bf00      	nop
   1a930:	01ea9e06 	.word	0x01ea9e06

0001a934 <am_hal_uart_interrupt_disable>:
//*****************************************************************************
uint32_t
am_hal_uart_interrupt_disable(void *pHandle, uint32_t ui32IntMask)
{
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *) pHandle;
    uint32_t ui32Module = pState->ui32Module;
   1a934:	6a43      	ldr	r3, [r0, #36]	; 0x24

    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   1a936:	b178      	cbz	r0, 1a958 <am_hal_uart_interrupt_disable+0x24>
   1a938:	6802      	ldr	r2, [r0, #0]
   1a93a:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   1a93e:	4808      	ldr	r0, [pc, #32]	; (1a960 <am_hal_uart_interrupt_disable+0x2c>)
   1a940:	4282      	cmp	r2, r0
   1a942:	d10b      	bne.n	1a95c <am_hal_uart_interrupt_disable+0x28>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    UARTn(ui32Module)->IER &= ~ui32IntMask;
   1a944:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   1a948:	331c      	adds	r3, #28
   1a94a:	031b      	lsls	r3, r3, #12
   1a94c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1a94e:	ea22 0101 	bic.w	r1, r2, r1
   1a952:	6399      	str	r1, [r3, #56]	; 0x38

    return AM_HAL_STATUS_SUCCESS;
   1a954:	2000      	movs	r0, #0
   1a956:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a958:	2002      	movs	r0, #2
   1a95a:	4770      	bx	lr
   1a95c:	2002      	movs	r0, #2
} // am_hal_uart_interrupt_disable()
   1a95e:	4770      	bx	lr
   1a960:	01ea9e06 	.word	0x01ea9e06

0001a964 <buffer_configure>:
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   1a964:	b3d0      	cbz	r0, 1a9dc <buffer_configure+0x78>
{
   1a966:	b538      	push	{r3, r4, r5, lr}
   1a968:	461d      	mov	r5, r3
   1a96a:	4604      	mov	r4, r0
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   1a96c:	6800      	ldr	r0, [r0, #0]
   1a96e:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
   1a972:	4b1c      	ldr	r3, [pc, #112]	; (1a9e4 <buffer_configure+0x80>)
   1a974:	4298      	cmp	r0, r3
   1a976:	d133      	bne.n	1a9e0 <buffer_configure+0x7c>
    if (pui8TxBuffer && ui32TxBufferSize)
   1a978:	b101      	cbz	r1, 1a97c <buffer_configure+0x18>
   1a97a:	b992      	cbnz	r2, 1a9a2 <buffer_configure+0x3e>
        pState->bEnableTxQueue = false;
   1a97c:	2300      	movs	r3, #0
   1a97e:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
        ui32ErrorStatus = am_hal_uart_interrupt_disable(pHandle, AM_HAL_UART_INT_TX);
   1a982:	2120      	movs	r1, #32
   1a984:	4620      	mov	r0, r4
   1a986:	f7ff ffd5 	bl	1a934 <am_hal_uart_interrupt_disable>
        RETURN_ON_ERROR(ui32ErrorStatus);
   1a98a:	bb50      	cbnz	r0, 1a9e2 <buffer_configure+0x7e>
    if (pui8RxBuffer && ui32RxBufferSize)
   1a98c:	b10d      	cbz	r5, 1a992 <buffer_configure+0x2e>
   1a98e:	9b04      	ldr	r3, [sp, #16]
   1a990:	b9bb      	cbnz	r3, 1a9c2 <buffer_configure+0x5e>
        pState->bEnableRxQueue = false;
   1a992:	2300      	movs	r3, #0
   1a994:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
        ui32ErrorStatus = am_hal_uart_interrupt_disable(pHandle, (AM_HAL_UART_INT_RX |
   1a998:	2150      	movs	r1, #80	; 0x50
   1a99a:	4620      	mov	r0, r4
   1a99c:	f7ff ffca 	bl	1a934 <am_hal_uart_interrupt_disable>
        RETURN_ON_ERROR(ui32ErrorStatus);
   1a9a0:	e01f      	b.n	1a9e2 <buffer_configure+0x7e>
        pState->bEnableTxQueue = true;
   1a9a2:	2001      	movs	r0, #1
   1a9a4:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
        am_hal_queue_init(&pState->sTxQueue, pui8TxBuffer, 1, ui32TxBufferSize);
   1a9a8:	4613      	mov	r3, r2
   1a9aa:	4602      	mov	r2, r0
   1a9ac:	f104 002c 	add.w	r0, r4, #44	; 0x2c
   1a9b0:	f000 f9e2 	bl	1ad78 <am_hal_queue_init>
        ui32ErrorStatus = am_hal_uart_interrupt_enable(pHandle, AM_HAL_UART_INT_TX);
   1a9b4:	2120      	movs	r1, #32
   1a9b6:	4620      	mov	r0, r4
   1a9b8:	f7ff ffa4 	bl	1a904 <am_hal_uart_interrupt_enable>
        RETURN_ON_ERROR(ui32ErrorStatus);
   1a9bc:	2800      	cmp	r0, #0
   1a9be:	d0e5      	beq.n	1a98c <buffer_configure+0x28>
   1a9c0:	e00f      	b.n	1a9e2 <buffer_configure+0x7e>
        pState->bEnableRxQueue = true;
   1a9c2:	2201      	movs	r2, #1
   1a9c4:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        am_hal_queue_init(&pState->sRxQueue, pui8RxBuffer, 1, ui32RxBufferSize);
   1a9c8:	4629      	mov	r1, r5
   1a9ca:	f104 0048 	add.w	r0, r4, #72	; 0x48
   1a9ce:	f000 f9d3 	bl	1ad78 <am_hal_queue_init>
        ui32ErrorStatus = am_hal_uart_interrupt_enable(pHandle, (AM_HAL_UART_INT_RX |
   1a9d2:	2150      	movs	r1, #80	; 0x50
   1a9d4:	4620      	mov	r0, r4
   1a9d6:	f7ff ff95 	bl	1a904 <am_hal_uart_interrupt_enable>
        RETURN_ON_ERROR(ui32ErrorStatus);
   1a9da:	e002      	b.n	1a9e2 <buffer_configure+0x7e>
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a9dc:	2002      	movs	r0, #2
} // buffer_configure()
   1a9de:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a9e0:	2002      	movs	r0, #2
} // buffer_configure()
   1a9e2:	bd38      	pop	{r3, r4, r5, pc}
   1a9e4:	01ea9e06 	.word	0x01ea9e06

0001a9e8 <am_hal_uart_configure>:
{
   1a9e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1a9ec:	b086      	sub	sp, #24
    uint32_t ui32Module = pState->ui32Module;
   1a9ee:	6a47      	ldr	r7, [r0, #36]	; 0x24
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   1a9f0:	2800      	cmp	r0, #0
   1a9f2:	d073      	beq.n	1aadc <am_hal_uart_configure+0xf4>
   1a9f4:	4605      	mov	r5, r0
   1a9f6:	460e      	mov	r6, r1
   1a9f8:	6803      	ldr	r3, [r0, #0]
   1a9fa:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1a9fe:	4a3c      	ldr	r2, [pc, #240]	; (1aaf0 <am_hal_uart_configure+0x108>)
   1aa00:	4293      	cmp	r3, r2
   1aa02:	d16d      	bne.n	1aae0 <am_hal_uart_configure+0xf8>
    UARTn(ui32Module)->CR = 0;
   1aa04:	f507 2480 	add.w	r4, r7, #262144	; 0x40000
   1aa08:	341c      	adds	r4, #28
   1aa0a:	0324      	lsls	r4, r4, #12
   1aa0c:	2300      	movs	r3, #0
   1aa0e:	6323      	str	r3, [r4, #48]	; 0x30
    am_hal_uart_clock_speed_e eUartClkSpeed = pState->eUartClockSpeed ;
   1aa10:	f890 3064 	ldrb.w	r3, [r0, #100]	; 0x64
    if ( eUartClkSpeed >= eUART_CLK_SPEED_INVALID )
   1aa14:	2b05      	cmp	r3, #5
   1aa16:	d868      	bhi.n	1aaea <am_hal_uart_configure+0x102>
                                   UART0_CR_CLKSEL_24MHZ :
   1aa18:	2b00      	cmp	r3, #0
   1aa1a:	d05c      	beq.n	1aad6 <am_hal_uart_configure+0xee>
   1aa1c:	3b01      	subs	r3, #1
   1aa1e:	fa5f f883 	uxtb.w	r8, r3
    AM_CRITICAL_BEGIN
   1aa22:	f7f9 ffe5 	bl	149f0 <am_hal_interrupt_master_disable>
   1aa26:	9003      	str	r0, [sp, #12]
    UARTn(ui32Module)->CR_b.CLKEN = 1;
   1aa28:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1aa2a:	f043 0308 	orr.w	r3, r3, #8
   1aa2e:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.CLKSEL = eClkSel;
   1aa30:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1aa32:	f368 1306 	bfi	r3, r8, #4, #3
   1aa36:	6323      	str	r3, [r4, #48]	; 0x30
    AM_CRITICAL_END
   1aa38:	9803      	ldr	r0, [sp, #12]
   1aa3a:	f7f9 ffdd 	bl	149f8 <am_hal_interrupt_master_set>
    AM_CRITICAL_BEGIN
   1aa3e:	f7f9 ffd7 	bl	149f0 <am_hal_interrupt_master_disable>
   1aa42:	9004      	str	r0, [sp, #16]
    UARTn(ui32Module)->CR_b.UARTEN = 0;
   1aa44:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1aa46:	f36f 0300 	bfc	r3, #0, #1
   1aa4a:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.RXE = 0;
   1aa4c:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1aa4e:	f36f 2349 	bfc	r3, #9, #1
   1aa52:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.TXE = 0;
   1aa54:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1aa56:	f36f 2308 	bfc	r3, #8, #1
   1aa5a:	6323      	str	r3, [r4, #48]	; 0x30
    AM_CRITICAL_END
   1aa5c:	9804      	ldr	r0, [sp, #16]
   1aa5e:	f7f9 ffcb 	bl	149f8 <am_hal_interrupt_master_set>
    ui32ErrorStatus = config_baudrate(ui32Module, psConfig->ui32BaudRate,
   1aa62:	f105 0260 	add.w	r2, r5, #96	; 0x60
   1aa66:	6831      	ldr	r1, [r6, #0]
   1aa68:	4638      	mov	r0, r7
   1aa6a:	f7ff fec7 	bl	1a7fc <config_baudrate>
    RETURN_ON_ERROR(ui32ErrorStatus);
   1aa6e:	4607      	mov	r7, r0
   1aa70:	2800      	cmp	r0, #0
   1aa72:	d136      	bne.n	1aae2 <am_hal_uart_configure+0xfa>
    UARTn(ui32Module)->CR_b.RTSEN = 0;
   1aa74:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1aa76:	f36f 338e 	bfc	r3, #14, #1
   1aa7a:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.CTSEN = 0;
   1aa7c:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1aa7e:	f36f 33cf 	bfc	r3, #15, #1
   1aa82:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR |= psConfig->ui32FlowControl;
   1aa84:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1aa86:	6932      	ldr	r2, [r6, #16]
   1aa88:	4313      	orrs	r3, r2
   1aa8a:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->IFLS = psConfig->ui32FifoLevels;
   1aa8c:	6973      	ldr	r3, [r6, #20]
   1aa8e:	6363      	str	r3, [r4, #52]	; 0x34
    UARTn(ui32Module)->LCRH = (psConfig->ui32DataBits   |
   1aa90:	6873      	ldr	r3, [r6, #4]
                               psConfig->ui32Parity     |
   1aa92:	68b2      	ldr	r2, [r6, #8]
    UARTn(ui32Module)->LCRH = (psConfig->ui32DataBits   |
   1aa94:	4313      	orrs	r3, r2
                               psConfig->ui32StopBits   |
   1aa96:	68f2      	ldr	r2, [r6, #12]
                               psConfig->ui32Parity     |
   1aa98:	4313      	orrs	r3, r2
                               psConfig->ui32StopBits   |
   1aa9a:	f043 0310 	orr.w	r3, r3, #16
    UARTn(ui32Module)->LCRH = (psConfig->ui32DataBits   |
   1aa9e:	62e3      	str	r3, [r4, #44]	; 0x2c
    AM_CRITICAL_BEGIN
   1aaa0:	f7f9 ffa6 	bl	149f0 <am_hal_interrupt_master_disable>
   1aaa4:	9005      	str	r0, [sp, #20]
    UARTn(ui32Module)->CR_b.UARTEN = 1;
   1aaa6:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1aaa8:	f043 0301 	orr.w	r3, r3, #1
   1aaac:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.RXE = 1;
   1aaae:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1aab0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   1aab4:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.TXE = 1;
   1aab6:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1aab8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   1aabc:	6323      	str	r3, [r4, #48]	; 0x30
    AM_CRITICAL_END
   1aabe:	9805      	ldr	r0, [sp, #20]
   1aac0:	f7f9 ff9a 	bl	149f8 <am_hal_interrupt_master_set>
    buffer_configure(pHandle,
   1aac4:	6a73      	ldr	r3, [r6, #36]	; 0x24
   1aac6:	9300      	str	r3, [sp, #0]
   1aac8:	6a33      	ldr	r3, [r6, #32]
   1aaca:	69f2      	ldr	r2, [r6, #28]
   1aacc:	69b1      	ldr	r1, [r6, #24]
   1aace:	4628      	mov	r0, r5
   1aad0:	f7ff ff48 	bl	1a964 <buffer_configure>
    return AM_HAL_STATUS_SUCCESS;
   1aad4:	e005      	b.n	1aae2 <am_hal_uart_configure+0xfa>
                                   UART0_CR_CLKSEL_24MHZ :
   1aad6:	f04f 0801 	mov.w	r8, #1
   1aada:	e7a2      	b.n	1aa22 <am_hal_uart_configure+0x3a>
        return AM_HAL_STATUS_INVALID_HANDLE;
   1aadc:	2702      	movs	r7, #2
   1aade:	e000      	b.n	1aae2 <am_hal_uart_configure+0xfa>
   1aae0:	2702      	movs	r7, #2
} // am_hal_uart_configure()
   1aae2:	4638      	mov	r0, r7
   1aae4:	b006      	add	sp, #24
   1aae6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return AM_HAL_STATUS_INVALID_ARG ;
   1aaea:	2706      	movs	r7, #6
   1aaec:	e7f9      	b.n	1aae2 <am_hal_uart_configure+0xfa>
   1aaee:	bf00      	nop
   1aaf0:	01ea9e06 	.word	0x01ea9e06

0001aaf4 <am_hal_uart_interrupt_clear>:
//*****************************************************************************
uint32_t
am_hal_uart_interrupt_clear(void *pHandle, uint32_t ui32IntMask)
{
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *) pHandle;
    uint32_t ui32Module = pState->ui32Module;
   1aaf4:	6a43      	ldr	r3, [r0, #36]	; 0x24

    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   1aaf6:	b160      	cbz	r0, 1ab12 <am_hal_uart_interrupt_clear+0x1e>
   1aaf8:	6802      	ldr	r2, [r0, #0]
   1aafa:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   1aafe:	4807      	ldr	r0, [pc, #28]	; (1ab1c <am_hal_uart_interrupt_clear+0x28>)
   1ab00:	4282      	cmp	r2, r0
   1ab02:	d108      	bne.n	1ab16 <am_hal_uart_interrupt_clear+0x22>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    UARTn(ui32Module)->IEC = ui32IntMask;
   1ab04:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   1ab08:	331c      	adds	r3, #28
   1ab0a:	031b      	lsls	r3, r3, #12
   1ab0c:	6459      	str	r1, [r3, #68]	; 0x44

    return AM_HAL_STATUS_SUCCESS;
   1ab0e:	2000      	movs	r0, #0
   1ab10:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   1ab12:	2002      	movs	r0, #2
   1ab14:	4770      	bx	lr
   1ab16:	2002      	movs	r0, #2
} // am_hal_uart_interrupt_clear()
   1ab18:	4770      	bx	lr
   1ab1a:	bf00      	nop
   1ab1c:	01ea9e06 	.word	0x01ea9e06

0001ab20 <am_hal_uart_power_control>:
{
   1ab20:	b5f0      	push	{r4, r5, r6, r7, lr}
   1ab22:	b083      	sub	sp, #12
   1ab24:	4604      	mov	r4, r0
    uint32_t ui32Module = pState->ui32Module;
   1ab26:	6a45      	ldr	r5, [r0, #36]	; 0x24
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   1ab28:	2800      	cmp	r0, #0
   1ab2a:	d061      	beq.n	1abf0 <am_hal_uart_power_control+0xd0>
   1ab2c:	4616      	mov	r6, r2
   1ab2e:	b2e8      	uxtb	r0, r5
   1ab30:	3008      	adds	r0, #8
   1ab32:	b2c7      	uxtb	r7, r0
   1ab34:	6823      	ldr	r3, [r4, #0]
   1ab36:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1ab3a:	4a32      	ldr	r2, [pc, #200]	; (1ac04 <am_hal_uart_power_control+0xe4>)
   1ab3c:	4293      	cmp	r3, r2
   1ab3e:	d159      	bne.n	1abf4 <am_hal_uart_power_control+0xd4>
    switch (ePowerState)
   1ab40:	b1a9      	cbz	r1, 1ab6e <am_hal_uart_power_control+0x4e>
   1ab42:	3901      	subs	r1, #1
   1ab44:	b2c9      	uxtb	r1, r1
   1ab46:	2901      	cmp	r1, #1
   1ab48:	d857      	bhi.n	1abfa <am_hal_uart_power_control+0xda>
            if (bRetainState)
   1ab4a:	2e00      	cmp	r6, #0
   1ab4c:	d135      	bne.n	1abba <am_hal_uart_power_control+0x9a>
            am_hal_uart_interrupt_clear(pState, 0xFFFFFFFF);
   1ab4e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   1ab52:	4620      	mov	r0, r4
   1ab54:	f7ff ffce 	bl	1aaf4 <am_hal_uart_interrupt_clear>
            UARTn(ui32Module)->CR = 0;
   1ab58:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
   1ab5c:	351c      	adds	r5, #28
   1ab5e:	032d      	lsls	r5, r5, #12
   1ab60:	2400      	movs	r4, #0
   1ab62:	632c      	str	r4, [r5, #48]	; 0x30
            am_hal_pwrctrl_periph_disable(eUARTPowerModule);
   1ab64:	4638      	mov	r0, r7
   1ab66:	f7fe fb8b 	bl	19280 <am_hal_pwrctrl_periph_disable>
    return AM_HAL_STATUS_SUCCESS;
   1ab6a:	4620      	mov	r0, r4
            break;
   1ab6c:	e043      	b.n	1abf6 <am_hal_uart_power_control+0xd6>
            if (bRetainState && !pState->sRegState.bValid)
   1ab6e:	b116      	cbz	r6, 1ab76 <am_hal_uart_power_control+0x56>
   1ab70:	7923      	ldrb	r3, [r4, #4]
   1ab72:	2b00      	cmp	r3, #0
   1ab74:	d043      	beq.n	1abfe <am_hal_uart_power_control+0xde>
            am_hal_pwrctrl_periph_enable(eUARTPowerModule);
   1ab76:	4638      	mov	r0, r7
   1ab78:	f7fe fb3a 	bl	191f0 <am_hal_pwrctrl_periph_enable>
            if (bRetainState)
   1ab7c:	b90e      	cbnz	r6, 1ab82 <am_hal_uart_power_control+0x62>
    return AM_HAL_STATUS_SUCCESS;
   1ab7e:	2000      	movs	r0, #0
   1ab80:	e039      	b.n	1abf6 <am_hal_uart_power_control+0xd6>
                AM_CRITICAL_BEGIN
   1ab82:	f7f9 ff35 	bl	149f0 <am_hal_interrupt_master_disable>
   1ab86:	9000      	str	r0, [sp, #0]
                UARTn(ui32Module)->ILPR = pState->sRegState.regILPR;
   1ab88:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
   1ab8c:	351c      	adds	r5, #28
   1ab8e:	032d      	lsls	r5, r5, #12
   1ab90:	68a3      	ldr	r3, [r4, #8]
   1ab92:	622b      	str	r3, [r5, #32]
                UARTn(ui32Module)->IBRD = pState->sRegState.regIBRD;
   1ab94:	68e3      	ldr	r3, [r4, #12]
   1ab96:	626b      	str	r3, [r5, #36]	; 0x24
                UARTn(ui32Module)->FBRD = pState->sRegState.regFBRD;
   1ab98:	6923      	ldr	r3, [r4, #16]
   1ab9a:	62ab      	str	r3, [r5, #40]	; 0x28
                UARTn(ui32Module)->LCRH = pState->sRegState.regLCRH;
   1ab9c:	6963      	ldr	r3, [r4, #20]
   1ab9e:	62eb      	str	r3, [r5, #44]	; 0x2c
                UARTn(ui32Module)->CR   = pState->sRegState.regCR;
   1aba0:	69a3      	ldr	r3, [r4, #24]
   1aba2:	632b      	str	r3, [r5, #48]	; 0x30
                UARTn(ui32Module)->IFLS = pState->sRegState.regIFLS;
   1aba4:	69e3      	ldr	r3, [r4, #28]
   1aba6:	636b      	str	r3, [r5, #52]	; 0x34
                UARTn(ui32Module)->IER  = pState->sRegState.regIER;
   1aba8:	6a23      	ldr	r3, [r4, #32]
   1abaa:	63ab      	str	r3, [r5, #56]	; 0x38
                pState->sRegState.bValid = false;
   1abac:	2500      	movs	r5, #0
   1abae:	7125      	strb	r5, [r4, #4]
                AM_CRITICAL_END
   1abb0:	9800      	ldr	r0, [sp, #0]
   1abb2:	f7f9 ff21 	bl	149f8 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
   1abb6:	4628      	mov	r0, r5
   1abb8:	e01d      	b.n	1abf6 <am_hal_uart_power_control+0xd6>
                AM_CRITICAL_BEGIN
   1abba:	f7f9 ff19 	bl	149f0 <am_hal_interrupt_master_disable>
   1abbe:	9001      	str	r0, [sp, #4]
                pState->sRegState.regILPR = UARTn(ui32Module)->ILPR;
   1abc0:	f505 2380 	add.w	r3, r5, #262144	; 0x40000
   1abc4:	331c      	adds	r3, #28
   1abc6:	031b      	lsls	r3, r3, #12
   1abc8:	6a1a      	ldr	r2, [r3, #32]
   1abca:	60a2      	str	r2, [r4, #8]
                pState->sRegState.regIBRD = UARTn(ui32Module)->IBRD;
   1abcc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   1abce:	60e2      	str	r2, [r4, #12]
                pState->sRegState.regFBRD = UARTn(ui32Module)->FBRD;
   1abd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   1abd2:	6122      	str	r2, [r4, #16]
                pState->sRegState.regLCRH = UARTn(ui32Module)->LCRH;
   1abd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1abd6:	6162      	str	r2, [r4, #20]
                pState->sRegState.regCR   = UARTn(ui32Module)->CR;
   1abd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1abda:	61a2      	str	r2, [r4, #24]
                pState->sRegState.regIFLS = UARTn(ui32Module)->IFLS;
   1abdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   1abde:	61e2      	str	r2, [r4, #28]
                pState->sRegState.regIER  = UARTn(ui32Module)->IER;
   1abe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1abe2:	6223      	str	r3, [r4, #32]
                pState->sRegState.bValid = true;
   1abe4:	2301      	movs	r3, #1
   1abe6:	7123      	strb	r3, [r4, #4]
                AM_CRITICAL_END
   1abe8:	9801      	ldr	r0, [sp, #4]
   1abea:	f7f9 ff05 	bl	149f8 <am_hal_interrupt_master_set>
   1abee:	e7ae      	b.n	1ab4e <am_hal_uart_power_control+0x2e>
        return AM_HAL_STATUS_INVALID_HANDLE;
   1abf0:	2002      	movs	r0, #2
   1abf2:	e000      	b.n	1abf6 <am_hal_uart_power_control+0xd6>
   1abf4:	2002      	movs	r0, #2
} // am_hal_uart_power_control()
   1abf6:	b003      	add	sp, #12
   1abf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (ePowerState)
   1abfa:	2006      	movs	r0, #6
   1abfc:	e7fb      	b.n	1abf6 <am_hal_uart_power_control+0xd6>
                return AM_HAL_STATUS_INVALID_OPERATION;
   1abfe:	2007      	movs	r0, #7
   1ac00:	e7f9      	b.n	1abf6 <am_hal_uart_power_control+0xd6>
   1ac02:	bf00      	nop
   1ac04:	01ea9e06 	.word	0x01ea9e06

0001ac08 <am_hal_uart_control>:
// ****************************************************************************
uint32_t
am_hal_uart_control(void *pHandle, am_hal_uart_control_e eControl, void *pArgs)
{
    #ifndef AM_HAL_DISABLE_API_VALIDATION
    if ( pArgs == (void *) 0 || pHandle == (void *) 0)
   1ac08:	b142      	cbz	r2, 1ac1c <am_hal_uart_control+0x14>
   1ac0a:	b148      	cbz	r0, 1ac20 <am_hal_uart_control+0x18>
    #endif // AM_HAL_DISABLE_API_VALIDATION

    am_hal_status_e     eHalStatus  = AM_HAL_STATUS_SUCCESS ;
    am_hal_uart_state_t *pState    = (am_hal_uart_state_t *) pHandle;

    switch ( eControl )
   1ac0c:	b951      	cbnz	r1, 1ac24 <am_hal_uart_control+0x1c>
        case AM_HAL_UART_CONTROL_CLKSEL:
        {
            //
            // save the uart input clock setting
            //
            am_hal_uart_clock_speed_e eClkSpeed = *((am_hal_uart_clock_speed_e *)  pArgs) ;
   1ac0e:	7813      	ldrb	r3, [r2, #0]
            if (eClkSpeed >= eUART_CLK_SPEED_INVALID)
   1ac10:	2b05      	cmp	r3, #5
   1ac12:	d809      	bhi.n	1ac28 <am_hal_uart_control+0x20>
            {
                eHalStatus = AM_HAL_STATUS_INVALID_ARG ;
                break ;
            }

            pState->eUartClockSpeed = eClkSpeed ;
   1ac14:	f880 3064 	strb.w	r3, [r0, #100]	; 0x64
    am_hal_status_e     eHalStatus  = AM_HAL_STATUS_SUCCESS ;
   1ac18:	2000      	movs	r0, #0
            break ;
   1ac1a:	4770      	bx	lr
        return (uint32_t) AM_HAL_STATUS_INVALID_ARG ;
   1ac1c:	2006      	movs	r0, #6
   1ac1e:	4770      	bx	lr
   1ac20:	2006      	movs	r0, #6
   1ac22:	4770      	bx	lr
        }

        default:

            eHalStatus = AM_HAL_STATUS_INVALID_ARG ;
   1ac24:	2006      	movs	r0, #6
   1ac26:	4770      	bx	lr
                eHalStatus = AM_HAL_STATUS_INVALID_ARG ;
   1ac28:	2006      	movs	r0, #6
            break ;
    } // switch

    return (uint32_t) eHalStatus ;
}
   1ac2a:	4770      	bx	lr

0001ac2c <am_hal_cmdq_init>:
//*****************************************************************************
uint32_t am_hal_cmdq_init(am_hal_cmdq_if_e hwIf, am_hal_cmdq_cfg_t *pCfg, void **ppHandle)
{
    am_hal_cmdq_t *pCmdQ;
#ifndef AM_HAL_DISABLE_API_VALIDATION
    if (hwIf >= AM_HAL_CMDQ_IF_MAX)
   1ac2c:	2807      	cmp	r0, #7
   1ac2e:	d850      	bhi.n	1acd2 <am_hal_cmdq_init+0xa6>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    }
    if (!pCfg || !pCfg->pCmdQBuf || !ppHandle || (pCfg->cmdQSize < 2))
   1ac30:	2900      	cmp	r1, #0
   1ac32:	d050      	beq.n	1acd6 <am_hal_cmdq_init+0xaa>
   1ac34:	684b      	ldr	r3, [r1, #4]
   1ac36:	2b00      	cmp	r3, #0
   1ac38:	d04f      	beq.n	1acda <am_hal_cmdq_init+0xae>
   1ac3a:	2a00      	cmp	r2, #0
   1ac3c:	d04f      	beq.n	1acde <am_hal_cmdq_init+0xb2>
   1ac3e:	680b      	ldr	r3, [r1, #0]
   1ac40:	2b01      	cmp	r3, #1
   1ac42:	d94e      	bls.n	1ace2 <am_hal_cmdq_init+0xb6>
{
   1ac44:	b4f0      	push	{r4, r5, r6, r7}
    {
        return AM_HAL_STATUS_INVALID_ARG;
    }
    if (gAmHalCmdq[hwIf].prefix.s.bInit)
   1ac46:	4d29      	ldr	r5, [pc, #164]	; (1acec <am_hal_cmdq_init+0xc0>)
   1ac48:	242c      	movs	r4, #44	; 0x2c
   1ac4a:	fb04 5400 	mla	r4, r4, r0, r5
   1ac4e:	78e4      	ldrb	r4, [r4, #3]
   1ac50:	f014 0f01 	tst.w	r4, #1
   1ac54:	d147      	bne.n	1ace6 <am_hal_cmdq_init+0xba>
    {
        return AM_HAL_STATUS_INVALID_OPERATION;
    }
#endif // AM_HAL_DISABLE_API_VALIDATION
    pCmdQ = &gAmHalCmdq[hwIf];
   1ac56:	462e      	mov	r6, r5
   1ac58:	242c      	movs	r4, #44	; 0x2c
   1ac5a:	fb04 f400 	mul.w	r4, r4, r0
   1ac5e:	4425      	add	r5, r4
    pCmdQ->cmdQSize = pCfg->cmdQSize * sizeof(am_hal_cmdq_entry_t);
   1ac60:	00db      	lsls	r3, r3, #3
   1ac62:	61ab      	str	r3, [r5, #24]
    pCmdQ->cmdQTail = pCmdQ->cmdQNextTail = pCmdQ->cmdQHead = pCmdQ->cmdQBufStart = (uint32_t)pCfg->pCmdQBuf;
   1ac64:	684b      	ldr	r3, [r1, #4]
   1ac66:	606b      	str	r3, [r5, #4]
   1ac68:	60eb      	str	r3, [r5, #12]
   1ac6a:	616b      	str	r3, [r5, #20]
   1ac6c:	612b      	str	r3, [r5, #16]
    pCmdQ->cmdQBufEnd = (uint32_t)pCfg->pCmdQBuf + pCfg->cmdQSize * sizeof(am_hal_cmdq_entry_t);
   1ac6e:	684b      	ldr	r3, [r1, #4]
   1ac70:	680f      	ldr	r7, [r1, #0]
   1ac72:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
   1ac76:	60ab      	str	r3, [r5, #8]
    pCmdQ->prefix.s.bInit = true;
   1ac78:	78eb      	ldrb	r3, [r5, #3]
    pCmdQ->prefix.s.bEnable = false;
   1ac7a:	f043 0301 	orr.w	r3, r3, #1
   1ac7e:	f36f 0341 	bfc	r3, #1, #1
   1ac82:	70eb      	strb	r3, [r5, #3]
    pCmdQ->prefix.s.magic = AM_HAL_MAGIC_CMDQ;
   1ac84:	5933      	ldr	r3, [r6, r4]
   1ac86:	4f1a      	ldr	r7, [pc, #104]	; (1acf0 <am_hal_cmdq_init+0xc4>)
   1ac88:	f367 0317 	bfi	r3, r7, #0, #24
   1ac8c:	5133      	str	r3, [r6, r4]
    pCmdQ->pReg = &gAmHalCmdQReg[hwIf];
   1ac8e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   1ac92:	4b18      	ldr	r3, [pc, #96]	; (1acf4 <am_hal_cmdq_init+0xc8>)
   1ac94:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
   1ac98:	626b      	str	r3, [r5, #36]	; 0x24
    pCmdQ->curIdx = 0;
   1ac9a:	2000      	movs	r0, #0
   1ac9c:	61e8      	str	r0, [r5, #28]
    pCmdQ->endIdx = 0;
   1ac9e:	6228      	str	r0, [r5, #32]
    AM_REGVAL(pCmdQ->pReg->regCurIdx) = 0;
   1aca0:	689b      	ldr	r3, [r3, #8]
   1aca2:	6018      	str	r0, [r3, #0]
    AM_REGVAL(pCmdQ->pReg->regEndIdx) = 0;
   1aca4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   1aca6:	68db      	ldr	r3, [r3, #12]
   1aca8:	6018      	str	r0, [r3, #0]
    AM_REGVAL(pCmdQ->pReg->regCQPause) |= pCmdQ->pReg->bitMaskCQPauseIdx;
   1acaa:	6a6e      	ldr	r6, [r5, #36]	; 0x24
   1acac:	6934      	ldr	r4, [r6, #16]
   1acae:	6823      	ldr	r3, [r4, #0]
   1acb0:	6976      	ldr	r6, [r6, #20]
   1acb2:	4333      	orrs	r3, r6
   1acb4:	6023      	str	r3, [r4, #0]
    // Initialize the hardware registers
    AM_REGVAL(pCmdQ->pReg->regCQAddr) = (uint32_t)pCfg->pCmdQBuf;
   1acb6:	684c      	ldr	r4, [r1, #4]
   1acb8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   1acba:	685b      	ldr	r3, [r3, #4]
   1acbc:	601c      	str	r4, [r3, #0]
    AM_HAL_CMDQ_INIT_CQCFG(pCmdQ->pReg->regCQCfg, pCfg->priority, false);
   1acbe:	7a0b      	ldrb	r3, [r1, #8]
   1acc0:	005b      	lsls	r3, r3, #1
   1acc2:	6a69      	ldr	r1, [r5, #36]	; 0x24
   1acc4:	6809      	ldr	r1, [r1, #0]
   1acc6:	f003 0302 	and.w	r3, r3, #2
   1acca:	600b      	str	r3, [r1, #0]
    *ppHandle = pCmdQ;
   1accc:	6015      	str	r5, [r2, #0]
    return AM_HAL_STATUS_SUCCESS;
}
   1acce:	bcf0      	pop	{r4, r5, r6, r7}
   1acd0:	4770      	bx	lr
        return AM_HAL_STATUS_OUT_OF_RANGE;
   1acd2:	2005      	movs	r0, #5
   1acd4:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
   1acd6:	2006      	movs	r0, #6
   1acd8:	4770      	bx	lr
   1acda:	2006      	movs	r0, #6
   1acdc:	4770      	bx	lr
   1acde:	2006      	movs	r0, #6
   1ace0:	4770      	bx	lr
   1ace2:	2006      	movs	r0, #6
}
   1ace4:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_OPERATION;
   1ace6:	2007      	movs	r0, #7
   1ace8:	e7f1      	b.n	1acce <am_hal_cmdq_init+0xa2>
   1acea:	bf00      	nop
   1acec:	10005d3c 	.word	0x10005d3c
   1acf0:	00cdcdcd 	.word	0x00cdcdcd
   1acf4:	0001bda4 	.word	0x0001bda4

0001acf8 <am_hal_cmdq_enable>:
//*****************************************************************************
uint32_t am_hal_cmdq_enable(void *pHandle)
{
    am_hal_cmdq_t *pCmdQ = (am_hal_cmdq_t *)pHandle;
#ifndef AM_HAL_DISABLE_API_VALIDATION
    if (!AM_HAL_CMDQ_CHK_HANDLE(pHandle))
   1acf8:	b1a8      	cbz	r0, 1ad26 <am_hal_cmdq_enable+0x2e>
   1acfa:	6802      	ldr	r2, [r0, #0]
   1acfc:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   1ad00:	490c      	ldr	r1, [pc, #48]	; (1ad34 <am_hal_cmdq_enable+0x3c>)
   1ad02:	428a      	cmp	r2, r1
   1ad04:	d111      	bne.n	1ad2a <am_hal_cmdq_enable+0x32>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    if (pCmdQ->prefix.s.bEnable)
   1ad06:	78c2      	ldrb	r2, [r0, #3]
   1ad08:	f012 0f02 	tst.w	r2, #2
   1ad0c:	d10f      	bne.n	1ad2e <am_hal_cmdq_enable+0x36>
    {
        return AM_HAL_STATUS_SUCCESS;
    }
#endif // AM_HAL_DISABLE_API_VALIDATION
    AM_HAL_CMDQ_ENABLE_CQ(pCmdQ->pReg->regCQCfg);
   1ad0e:	6a42      	ldr	r2, [r0, #36]	; 0x24
   1ad10:	6811      	ldr	r1, [r2, #0]
   1ad12:	680a      	ldr	r2, [r1, #0]
   1ad14:	f042 0201 	orr.w	r2, r2, #1
   1ad18:	600a      	str	r2, [r1, #0]
    pCmdQ->prefix.s.bEnable = true;
   1ad1a:	78c2      	ldrb	r2, [r0, #3]
   1ad1c:	f042 0202 	orr.w	r2, r2, #2
   1ad20:	70c2      	strb	r2, [r0, #3]
    return AM_HAL_STATUS_SUCCESS;
   1ad22:	2000      	movs	r0, #0
   1ad24:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   1ad26:	2002      	movs	r0, #2
   1ad28:	4770      	bx	lr
   1ad2a:	2002      	movs	r0, #2
   1ad2c:	4770      	bx	lr
        return AM_HAL_STATUS_SUCCESS;
   1ad2e:	2000      	movs	r0, #0
}
   1ad30:	4770      	bx	lr
   1ad32:	bf00      	nop
   1ad34:	01cdcdcd 	.word	0x01cdcdcd

0001ad38 <am_hal_cmdq_disable>:
//*****************************************************************************
uint32_t am_hal_cmdq_disable(void *pHandle)
{
    am_hal_cmdq_t *pCmdQ = (am_hal_cmdq_t *)pHandle;
#ifndef AM_HAL_DISABLE_API_VALIDATION
    if (!AM_HAL_CMDQ_CHK_HANDLE(pHandle))
   1ad38:	b1a8      	cbz	r0, 1ad66 <am_hal_cmdq_disable+0x2e>
   1ad3a:	6802      	ldr	r2, [r0, #0]
   1ad3c:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   1ad40:	490c      	ldr	r1, [pc, #48]	; (1ad74 <am_hal_cmdq_disable+0x3c>)
   1ad42:	428a      	cmp	r2, r1
   1ad44:	d111      	bne.n	1ad6a <am_hal_cmdq_disable+0x32>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }
#endif // AM_HAL_DISABLE_API_VALIDATION

    if (!pCmdQ->prefix.s.bEnable)
   1ad46:	78c2      	ldrb	r2, [r0, #3]
   1ad48:	f012 0f02 	tst.w	r2, #2
   1ad4c:	d00f      	beq.n	1ad6e <am_hal_cmdq_disable+0x36>
    {
        return AM_HAL_STATUS_SUCCESS;
    }
    AM_HAL_CMDQ_DISABLE_CQ(pCmdQ->pReg->regCQCfg);
   1ad4e:	6a42      	ldr	r2, [r0, #36]	; 0x24
   1ad50:	6811      	ldr	r1, [r2, #0]
   1ad52:	680a      	ldr	r2, [r1, #0]
   1ad54:	f022 0201 	bic.w	r2, r2, #1
   1ad58:	600a      	str	r2, [r1, #0]
    pCmdQ->prefix.s.bEnable = false;
   1ad5a:	78c2      	ldrb	r2, [r0, #3]
   1ad5c:	f36f 0241 	bfc	r2, #1, #1
   1ad60:	70c2      	strb	r2, [r0, #3]
    return AM_HAL_STATUS_SUCCESS;
   1ad62:	2000      	movs	r0, #0
   1ad64:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   1ad66:	2002      	movs	r0, #2
   1ad68:	4770      	bx	lr
   1ad6a:	2002      	movs	r0, #2
   1ad6c:	4770      	bx	lr
        return AM_HAL_STATUS_SUCCESS;
   1ad6e:	2000      	movs	r0, #0
}
   1ad70:	4770      	bx	lr
   1ad72:	bf00      	nop
   1ad74:	01cdcdcd 	.word	0x01cdcdcd

0001ad78 <am_hal_queue_init>:
//
//*****************************************************************************
void
am_hal_queue_init(am_hal_queue_t *psQueue, void *pvData, uint32_t ui32ItemSize,
                  uint32_t ui32ArraySize)
{
   1ad78:	b410      	push	{r4}
    psQueue->ui32WriteIndex = 0;
   1ad7a:	2400      	movs	r4, #0
   1ad7c:	6004      	str	r4, [r0, #0]
    psQueue->ui32ReadIndex = 0;
   1ad7e:	6044      	str	r4, [r0, #4]
    psQueue->ui32Length = 0;
   1ad80:	6084      	str	r4, [r0, #8]
    psQueue->ui32Capacity = ui32ArraySize;
   1ad82:	60c3      	str	r3, [r0, #12]
    psQueue->ui32ItemSize = ui32ItemSize;
   1ad84:	6102      	str	r2, [r0, #16]
    psQueue->pui8Data = (uint8_t *) pvData;
   1ad86:	6141      	str	r1, [r0, #20]
}
   1ad88:	bc10      	pop	{r4}
   1ad8a:	4770      	bx	lr

0001ad8c <os_cputime_init>:
struct os_cputime_data g_os_cputime;
#endif

int
os_cputime_init(uint32_t clock_freq)
{
   1ad8c:	b508      	push	{r3, lr}
   1ad8e:	4601      	mov	r1, r0

    /* Set the ticks per microsecond. */
#if defined(OS_CPUTIME_FREQ_HIGH)
    g_os_cputime.ticks_per_usec = clock_freq / 1000000U;
#endif
    rc = hal_timer_config(MYNEWT_VAL(OS_CPUTIME_TIMER_NUM), clock_freq);
   1ad90:	2000      	movs	r0, #0
   1ad92:	f7fe fe73 	bl	19a7c <hal_timer_config>
    return rc;
}
   1ad96:	bd08      	pop	{r3, pc}

0001ad98 <os_sem_init>:
{
    os_error_t ret;

    os_trace_api_u32x2(OS_TRACE_ID_SEM_INIT, (uint32_t)sem, (uint32_t)tokens);

    if (!sem) {
   1ad98:	4603      	mov	r3, r0
   1ad9a:	b118      	cbz	r0, 1ada4 <os_sem_init+0xc>
        ret = OS_INVALID_PARM;
        goto done;
    }

    sem->sem_tokens = tokens;
   1ad9c:	80c1      	strh	r1, [r0, #6]
    SLIST_FIRST(&sem->sem_head) = NULL;
   1ad9e:	2000      	movs	r0, #0
   1ada0:	6018      	str	r0, [r3, #0]

    ret = OS_OK;
   1ada2:	4770      	bx	lr
        ret = OS_INVALID_PARM;
   1ada4:	2003      	movs	r0, #3

done:
    os_trace_api_ret_u32(OS_TRACE_ID_SEM_INIT, (uint32_t)ret);
    return ret;
}
   1ada6:	4770      	bx	lr

0001ada8 <os_sem_release>:

os_error_t
os_sem_release(struct os_sem *sem)
{
   1ada8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    os_error_t ret;

    os_trace_api_u32(OS_TRACE_ID_SEM_RELEASE, (uint32_t)sem);

    /* OS must be started to release semaphores */
    if (!g_os_started) {
   1adaa:	4b17      	ldr	r3, [pc, #92]	; (1ae08 <os_sem_release+0x60>)
   1adac:	681b      	ldr	r3, [r3, #0]
   1adae:	b33b      	cbz	r3, 1ae00 <os_sem_release+0x58>
   1adb0:	4604      	mov	r4, r0
        ret = OS_NOT_STARTED;
        goto done;
    }

    /* Check for valid semaphore */
    if (!sem) {
   1adb2:	b338      	cbz	r0, 1ae04 <os_sem_release+0x5c>
        goto done;
    }

    /* Get current task */
    resched = 0;
    current = os_sched_get_current_task();
   1adb4:	f7fa fbac 	bl	15510 <os_sched_get_current_task>
   1adb8:	4607      	mov	r7, r0

    OS_ENTER_CRITICAL(sr);
   1adba:	f7fa fdd9 	bl	15970 <os_arch_save_sr>
   1adbe:	4606      	mov	r6, r0

    /* Check if tasks are waiting for the semaphore */
    rdy = SLIST_FIRST(&sem->sem_head);
   1adc0:	6825      	ldr	r5, [r4, #0]
    if (rdy) {
   1adc2:	b165      	cbz	r5, 1adde <os_sem_release+0x36>
        /* Clear flag that we are waiting on the semaphore; wake up task */
        rdy->t_flags &= ~OS_TASK_FLAG_SEM_WAIT;
   1adc4:	7b6b      	ldrb	r3, [r5, #13]
   1adc6:	f023 0302 	bic.w	r3, r3, #2
   1adca:	736b      	strb	r3, [r5, #13]
        os_sched_wakeup(rdy);
   1adcc:	4628      	mov	r0, r5
   1adce:	f7fa fbf3 	bl	155b8 <os_sched_wakeup>
         * switch may already started, in that case start next
         * context switch. In worst case scenario second task
         * switch interrupt will check that there is no need
         * for switching.
         */
        if (current->t_prio >= rdy->t_prio) {
   1add2:	7afa      	ldrb	r2, [r7, #11]
   1add4:	7aeb      	ldrb	r3, [r5, #11]
   1add6:	429a      	cmp	r2, r3
   1add8:	d20b      	bcs.n	1adf2 <os_sem_release+0x4a>
    resched = 0;
   1adda:	2400      	movs	r4, #0
   1addc:	e003      	b.n	1ade6 <os_sem_release+0x3e>
            resched = 1;
        }
    } else {
        /* Add to the number of tokens */
        sem->sem_tokens++;
   1adde:	88e3      	ldrh	r3, [r4, #6]
   1ade0:	3301      	adds	r3, #1
   1ade2:	80e3      	strh	r3, [r4, #6]
    resched = 0;
   1ade4:	2400      	movs	r4, #0
    }

    OS_EXIT_CRITICAL(sr);
   1ade6:	4630      	mov	r0, r6
   1ade8:	f7fa fdc8 	bl	1597c <os_arch_restore_sr>

    /* Re-schedule if needed */
    if (resched) {
   1adec:	b91c      	cbnz	r4, 1adf6 <os_sem_release+0x4e>
        os_sched(rdy);
    }

    ret = OS_OK;
   1adee:	2000      	movs	r0, #0

done:
    os_trace_api_ret_u32(OS_TRACE_ID_SEM_RELEASE, (uint32_t)ret);
    return ret;
}
   1adf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            resched = 1;
   1adf2:	2401      	movs	r4, #1
   1adf4:	e7f7      	b.n	1ade6 <os_sem_release+0x3e>
        os_sched(rdy);
   1adf6:	4628      	mov	r0, r5
   1adf8:	f7fa fc6a 	bl	156d0 <os_sched>
    ret = OS_OK;
   1adfc:	2000      	movs	r0, #0
   1adfe:	e7f7      	b.n	1adf0 <os_sem_release+0x48>
        ret = OS_NOT_STARTED;
   1ae00:	2009      	movs	r0, #9
   1ae02:	e7f5      	b.n	1adf0 <os_sem_release+0x48>
        ret = OS_INVALID_PARM;
   1ae04:	2003      	movs	r0, #3
   1ae06:	e7f3      	b.n	1adf0 <os_sem_release+0x48>
   1ae08:	100013c8 	.word	0x100013c8

0001ae0c <os_sem_pend>:

os_error_t
os_sem_pend(struct os_sem *sem, os_time_t timeout)
{
   1ae0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    os_error_t ret;

    os_trace_api_u32x2(OS_TRACE_ID_SEM_PEND, (uint32_t)sem, (uint32_t)timeout);

    /* Check if OS is started */
    if (!g_os_started) {
   1ae0e:	4b2b      	ldr	r3, [pc, #172]	; (1aebc <os_sem_pend+0xb0>)
   1ae10:	681b      	ldr	r3, [r3, #0]
   1ae12:	2b00      	cmp	r3, #0
   1ae14:	d04d      	beq.n	1aeb2 <os_sem_pend+0xa6>
   1ae16:	4604      	mov	r4, r0
   1ae18:	460f      	mov	r7, r1
        ret = OS_NOT_STARTED;
        goto done;
    }

    /* Check for valid semaphore */
    if (!sem) {
   1ae1a:	2800      	cmp	r0, #0
   1ae1c:	d04b      	beq.n	1aeb6 <os_sem_pend+0xaa>
        goto done;
    }

    /* Assume we dont have to put task to sleep; get current task */
    sched = 0;
    current = os_sched_get_current_task();
   1ae1e:	f7fa fb77 	bl	15510 <os_sched_get_current_task>
   1ae22:	4605      	mov	r5, r0

    OS_ENTER_CRITICAL(sr);
   1ae24:	f7fa fda4 	bl	15970 <os_arch_save_sr>
   1ae28:	4606      	mov	r6, r0

    /*
     * If there is a token available, take it. If no token, either return
     * with error if timeout was 0 or put this task to sleep.
     */
    if (sem->sem_tokens != 0) {
   1ae2a:	88e3      	ldrh	r3, [r4, #6]
   1ae2c:	b14b      	cbz	r3, 1ae42 <os_sem_pend+0x36>
        sem->sem_tokens--;
   1ae2e:	3b01      	subs	r3, #1
   1ae30:	80e3      	strh	r3, [r4, #6]
        ret = OS_OK;
   1ae32:	2400      	movs	r4, #0
    sched = 0;
   1ae34:	4627      	mov	r7, r4
        /* We will put this task to sleep */
        sched = 1;
        os_sched_sleep(current, timeout);
    }

    OS_EXIT_CRITICAL(sr);
   1ae36:	4630      	mov	r0, r6
   1ae38:	f7fa fda0 	bl	1597c <os_arch_restore_sr>

    if (sched) {
   1ae3c:	bb47      	cbnz	r7, 1ae90 <os_sem_pend+0x84>
    }

done:
    os_trace_api_ret_u32(OS_TRACE_ID_SEM_PEND, (uint32_t)ret);
    return ret;
}
   1ae3e:	4620      	mov	r0, r4
   1ae40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    } else if (timeout == 0) {
   1ae42:	b317      	cbz	r7, 1ae8a <os_sem_pend+0x7e>
        current->t_obj = sem;
   1ae44:	61ec      	str	r4, [r5, #28]
        current->t_flags |= OS_TASK_FLAG_SEM_WAIT;
   1ae46:	7b6b      	ldrb	r3, [r5, #13]
   1ae48:	f043 0302 	orr.w	r3, r3, #2
   1ae4c:	736b      	strb	r3, [r5, #13]
        if (!SLIST_EMPTY(&sem->sem_head)) {
   1ae4e:	f8d4 c000 	ldr.w	ip, [r4]
   1ae52:	f1bc 0f00 	cmp.w	ip, #0
   1ae56:	d00e      	beq.n	1ae76 <os_sem_pend+0x6a>
            SLIST_FOREACH(entry, &sem->sem_head, t_obj_list) {
   1ae58:	4663      	mov	r3, ip
        last = NULL;
   1ae5a:	2000      	movs	r0, #0
            SLIST_FOREACH(entry, &sem->sem_head, t_obj_list) {
   1ae5c:	b133      	cbz	r3, 1ae6c <os_sem_pend+0x60>
                if (current->t_prio < entry->t_prio) {
   1ae5e:	7ae9      	ldrb	r1, [r5, #11]
   1ae60:	7ada      	ldrb	r2, [r3, #11]
   1ae62:	4291      	cmp	r1, r2
   1ae64:	d302      	bcc.n	1ae6c <os_sem_pend+0x60>
                last = entry;
   1ae66:	4618      	mov	r0, r3
            SLIST_FOREACH(entry, &sem->sem_head, t_obj_list) {
   1ae68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1ae6a:	e7f7      	b.n	1ae5c <os_sem_pend+0x50>
        if (last) {
   1ae6c:	b118      	cbz	r0, 1ae76 <os_sem_pend+0x6a>
            SLIST_INSERT_AFTER(last, current, t_obj_list);
   1ae6e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   1ae70:	64eb      	str	r3, [r5, #76]	; 0x4c
   1ae72:	64c5      	str	r5, [r0, #76]	; 0x4c
   1ae74:	e002      	b.n	1ae7c <os_sem_pend+0x70>
            SLIST_INSERT_HEAD(&sem->sem_head, current, t_obj_list);
   1ae76:	f8c5 c04c 	str.w	ip, [r5, #76]	; 0x4c
   1ae7a:	6025      	str	r5, [r4, #0]
        os_sched_sleep(current, timeout);
   1ae7c:	4639      	mov	r1, r7
   1ae7e:	4628      	mov	r0, r5
   1ae80:	f7fa fb52 	bl	15528 <os_sched_sleep>
        ret = OS_OK;
   1ae84:	2400      	movs	r4, #0
        sched = 1;
   1ae86:	2701      	movs	r7, #1
   1ae88:	e7d5      	b.n	1ae36 <os_sem_pend+0x2a>
        ret = OS_TIMEOUT;
   1ae8a:	2406      	movs	r4, #6
    sched = 0;
   1ae8c:	2700      	movs	r7, #0
   1ae8e:	e7d2      	b.n	1ae36 <os_sem_pend+0x2a>
        os_sched(NULL);
   1ae90:	2000      	movs	r0, #0
   1ae92:	f7fa fc1d 	bl	156d0 <os_sched>
        if (current->t_flags & OS_TASK_FLAG_SEM_WAIT) {
   1ae96:	7b6c      	ldrb	r4, [r5, #13]
   1ae98:	f014 0402 	ands.w	r4, r4, #2
   1ae9c:	d0cf      	beq.n	1ae3e <os_sem_pend+0x32>
            OS_ENTER_CRITICAL(sr);
   1ae9e:	f7fa fd67 	bl	15970 <os_arch_save_sr>
            current->t_flags &= ~OS_TASK_FLAG_SEM_WAIT;
   1aea2:	7b6b      	ldrb	r3, [r5, #13]
   1aea4:	f023 0302 	bic.w	r3, r3, #2
   1aea8:	736b      	strb	r3, [r5, #13]
            OS_EXIT_CRITICAL(sr);
   1aeaa:	f7fa fd67 	bl	1597c <os_arch_restore_sr>
            ret = OS_TIMEOUT;
   1aeae:	2406      	movs	r4, #6
   1aeb0:	e7c5      	b.n	1ae3e <os_sem_pend+0x32>
        ret = OS_NOT_STARTED;
   1aeb2:	2409      	movs	r4, #9
   1aeb4:	e7c3      	b.n	1ae3e <os_sem_pend+0x32>
        ret = OS_INVALID_PARM;
   1aeb6:	2403      	movs	r4, #3
   1aeb8:	e7c1      	b.n	1ae3e <os_sem_pend+0x32>
   1aeba:	bf00      	nop
   1aebc:	100013c8 	.word	0x100013c8

0001aec0 <malloc_lock_nop>:
    },
    &__malloc_head,
    &__malloc_head
};

static bool malloc_lock_nop() {return true;}
   1aec0:	2001      	movs	r0, #1
   1aec2:	4770      	bx	lr

0001aec4 <malloc_unlock_nop>:
static void malloc_unlock_nop() {}
   1aec4:	4770      	bx	lr

0001aec6 <__malloc_from_block>:
static void *__malloc_from_block(struct free_arena_header *fp, size_t size)
{
    size_t fsize;
    struct free_arena_header *nfp, *na, *fpn, *fpp;

    fsize = fp->a.size;
   1aec6:	6842      	ldr	r2, [r0, #4]

    /* We need the 2* to account for the larger requirements of a
       free block */
    if (fsize >= size + 2 * sizeof(struct arena_header)) {
   1aec8:	f101 0320 	add.w	r3, r1, #32
   1aecc:	4293      	cmp	r3, r2
   1aece:	d816      	bhi.n	1aefe <__malloc_from_block+0x38>
{
   1aed0:	b430      	push	{r4, r5}
        /* Bigger block than required -- split block */
        nfp = (struct free_arena_header *)((char *)fp + size);
   1aed2:	1843      	adds	r3, r0, r1
        na = fp->a.next;
   1aed4:	6884      	ldr	r4, [r0, #8]

        nfp->a.type = ARENA_TYPE_FREE;
   1aed6:	2501      	movs	r5, #1
   1aed8:	5045      	str	r5, [r0, r1]
        nfp->a.size = fsize - size;
   1aeda:	1a52      	subs	r2, r2, r1
   1aedc:	605a      	str	r2, [r3, #4]
        fp->a.type = ARENA_TYPE_USED;
   1aede:	2200      	movs	r2, #0
   1aee0:	6002      	str	r2, [r0, #0]
        fp->a.size = size;
   1aee2:	6041      	str	r1, [r0, #4]

        /* Insert into all-block chain */
        nfp->a.prev = fp;
   1aee4:	60d8      	str	r0, [r3, #12]
        nfp->a.next = na;
   1aee6:	609c      	str	r4, [r3, #8]
        na->a.prev = nfp;
   1aee8:	60e3      	str	r3, [r4, #12]
        fp->a.next = nfp;
   1aeea:	6083      	str	r3, [r0, #8]

        /* Replace current block on free chain */
        nfp->next_free = fpn = fp->next_free;
   1aeec:	6901      	ldr	r1, [r0, #16]
   1aeee:	6119      	str	r1, [r3, #16]
        nfp->prev_free = fpp = fp->prev_free;
   1aef0:	6942      	ldr	r2, [r0, #20]
   1aef2:	615a      	str	r2, [r3, #20]
        fpn->prev_free = nfp;
   1aef4:	614b      	str	r3, [r1, #20]
        fpp->next_free = nfp;
   1aef6:	6113      	str	r3, [r2, #16]
        fp->a.type = ARENA_TYPE_USED; /* Allocate the whole block */
        remove_from_free_chain(fp);
    }

    return (void *)(&fp->a + 1);
}
   1aef8:	3010      	adds	r0, #16
   1aefa:	bc30      	pop	{r4, r5}
   1aefc:	4770      	bx	lr
        fp->a.type = ARENA_TYPE_USED; /* Allocate the whole block */
   1aefe:	2300      	movs	r3, #0
   1af00:	6003      	str	r3, [r0, #0]
    ap = ah->prev_free;
   1af02:	6942      	ldr	r2, [r0, #20]
    an = ah->next_free;
   1af04:	6903      	ldr	r3, [r0, #16]
    ap->next_free = an;
   1af06:	6113      	str	r3, [r2, #16]
    an->prev_free = ap;
   1af08:	615a      	str	r2, [r3, #20]
}
   1af0a:	3010      	adds	r0, #16
   1af0c:	4770      	bx	lr
	...

0001af10 <__free_block>:

static struct free_arena_header *__free_block(struct free_arena_header *ah)
{
   1af10:	b410      	push	{r4}
   1af12:	4603      	mov	r3, r0
    struct free_arena_header *pah, *nah;

    pah = ah->a.prev;
   1af14:	68c0      	ldr	r0, [r0, #12]
    nah = ah->a.next;
   1af16:	6899      	ldr	r1, [r3, #8]
    if (pah->a.type == ARENA_TYPE_FREE &&
   1af18:	6802      	ldr	r2, [r0, #0]
   1af1a:	2a01      	cmp	r2, #1
   1af1c:	d00e      	beq.n	1af3c <__free_block+0x2c>

        ah = pah;
        pah = ah->a.prev;
    } else {
        /* Need to add this block to the free chain */
        ah->a.type = ARENA_TYPE_FREE;
   1af1e:	2201      	movs	r2, #1
   1af20:	601a      	str	r2, [r3, #0]

        ah->next_free = __malloc_head.next_free;
   1af22:	4a13      	ldr	r2, [pc, #76]	; (1af70 <__free_block+0x60>)
   1af24:	6910      	ldr	r0, [r2, #16]
   1af26:	6118      	str	r0, [r3, #16]
        ah->prev_free = &__malloc_head;
   1af28:	615a      	str	r2, [r3, #20]
        __malloc_head.next_free = ah;
   1af2a:	6113      	str	r3, [r2, #16]
        ah->next_free->prev_free = ah;
   1af2c:	691a      	ldr	r2, [r3, #16]
   1af2e:	6153      	str	r3, [r2, #20]
   1af30:	4618      	mov	r0, r3
    }

    /* In either of the previous cases, we might be able to merge
       with the subsequent block... */
    if (nah->a.type == ARENA_TYPE_FREE &&
   1af32:	680b      	ldr	r3, [r1, #0]
   1af34:	2b01      	cmp	r3, #1
   1af36:	d00b      	beq.n	1af50 <__free_block+0x40>
        remove_from_chains(nah);
    }

    /* Return the block that contains the called block */
    return ah;
}
   1af38:	bc10      	pop	{r4}
   1af3a:	4770      	bx	lr
        (char *)pah + pah->a.size == (char *)ah) {
   1af3c:	6842      	ldr	r2, [r0, #4]
   1af3e:	1884      	adds	r4, r0, r2
    if (pah->a.type == ARENA_TYPE_FREE &&
   1af40:	429c      	cmp	r4, r3
   1af42:	d1ec      	bne.n	1af1e <__free_block+0xe>
        pah->a.size += ah->a.size;
   1af44:	685b      	ldr	r3, [r3, #4]
   1af46:	441a      	add	r2, r3
   1af48:	6042      	str	r2, [r0, #4]
        pah->a.next = nah;
   1af4a:	6081      	str	r1, [r0, #8]
        nah->a.prev = pah;
   1af4c:	60c8      	str	r0, [r1, #12]
        pah = ah->a.prev;
   1af4e:	e7f0      	b.n	1af32 <__free_block+0x22>
        (char *)ah + ah->a.size == (char *)nah) {
   1af50:	6843      	ldr	r3, [r0, #4]
   1af52:	18c2      	adds	r2, r0, r3
    if (nah->a.type == ARENA_TYPE_FREE &&
   1af54:	428a      	cmp	r2, r1
   1af56:	d1ef      	bne.n	1af38 <__free_block+0x28>
        ah->a.size += nah->a.size;
   1af58:	684a      	ldr	r2, [r1, #4]
   1af5a:	4413      	add	r3, r2
   1af5c:	6043      	str	r3, [r0, #4]
    ap = ah->prev_free;
   1af5e:	694a      	ldr	r2, [r1, #20]
    an = ah->next_free;
   1af60:	690b      	ldr	r3, [r1, #16]
    ap->next_free = an;
   1af62:	6113      	str	r3, [r2, #16]
    an->prev_free = ap;
   1af64:	615a      	str	r2, [r3, #20]
    ap = ah->a.prev;
   1af66:	68ca      	ldr	r2, [r1, #12]
    an = ah->a.next;
   1af68:	688b      	ldr	r3, [r1, #8]
    ap->a.next = an;
   1af6a:	6093      	str	r3, [r2, #8]
    an->a.prev = ap;
   1af6c:	60da      	str	r2, [r3, #12]
    return ah;
   1af6e:	e7e3      	b.n	1af38 <__free_block+0x28>
   1af70:	100001dc 	.word	0x100001dc

0001af74 <add_malloc_block>:
void add_malloc_block(void *buf, size_t size)
{
    struct free_arena_header *fp = buf;
    struct free_arena_header *pah;

    if (size < sizeof(struct free_arena_header))
   1af74:	2917      	cmp	r1, #23
   1af76:	d91e      	bls.n	1afb6 <add_malloc_block+0x42>
{
   1af78:	b510      	push	{r4, lr}
   1af7a:	4604      	mov	r4, r0
        return; // Too small.

    /* Insert the block into the management chains.  We need to set
       up the size and the main block list pointer, the rest of
       the work is logically identical to free(). */
    fp->a.type = ARENA_TYPE_FREE;
   1af7c:	2301      	movs	r3, #1
   1af7e:	6003      	str	r3, [r0, #0]
    fp->a.size = size;
   1af80:	6041      	str	r1, [r0, #4]

    if (!malloc_lock())
   1af82:	4b0d      	ldr	r3, [pc, #52]	; (1afb8 <add_malloc_block+0x44>)
   1af84:	681b      	ldr	r3, [r3, #0]
   1af86:	4798      	blx	r3
   1af88:	b1a0      	cbz	r0, 1afb4 <add_malloc_block+0x40>

    /* We need to insert this into the main block list in the proper
       place -- this list is required to be sorted.  Since we most likely
       get memory assignments in ascending order, search backwards for
       the proper place. */
    for (pah = __malloc_head.a.prev; pah->a.type != ARENA_TYPE_HEAD;
   1af8a:	4b0c      	ldr	r3, [pc, #48]	; (1afbc <add_malloc_block+0x48>)
   1af8c:	68db      	ldr	r3, [r3, #12]
   1af8e:	681a      	ldr	r2, [r3, #0]
   1af90:	2a02      	cmp	r2, #2
   1af92:	d003      	beq.n	1af9c <add_malloc_block+0x28>
         pah = pah->a.prev) {
        if (pah < fp)
   1af94:	42a3      	cmp	r3, r4
   1af96:	d301      	bcc.n	1af9c <add_malloc_block+0x28>
         pah = pah->a.prev) {
   1af98:	68db      	ldr	r3, [r3, #12]
   1af9a:	e7f8      	b.n	1af8e <add_malloc_block+0x1a>
            break;
    }

    /* Now pah points to the node that should be the predecessor of
       the new node */
    fp->a.next = pah->a.next;
   1af9c:	689a      	ldr	r2, [r3, #8]
   1af9e:	60a2      	str	r2, [r4, #8]
    fp->a.prev = pah;
   1afa0:	60e3      	str	r3, [r4, #12]
    pah->a.next = fp;
   1afa2:	609c      	str	r4, [r3, #8]
    fp->a.next->a.prev = fp;
   1afa4:	68a3      	ldr	r3, [r4, #8]
   1afa6:	60dc      	str	r4, [r3, #12]

    /* Insert into the free chain and coalesce with adjacent blocks */
    fp = __free_block(fp);
   1afa8:	4620      	mov	r0, r4
   1afaa:	f7ff ffb1 	bl	1af10 <__free_block>

    malloc_unlock();
   1afae:	4b04      	ldr	r3, [pc, #16]	; (1afc0 <add_malloc_block+0x4c>)
   1afb0:	681b      	ldr	r3, [r3, #0]
   1afb2:	4798      	blx	r3
}
   1afb4:	bd10      	pop	{r4, pc}
   1afb6:	4770      	bx	lr
   1afb8:	100001f4 	.word	0x100001f4
   1afbc:	100001dc 	.word	0x100001dc
   1afc0:	100001f8 	.word	0x100001f8

0001afc4 <malloc>:
{
   1afc4:	b538      	push	{r3, r4, r5, lr}
    if (size == 0 || size > (SIZE_MAX - sizeof(struct arena_header))) {
   1afc6:	1e43      	subs	r3, r0, #1
   1afc8:	f113 0f12 	cmn.w	r3, #18
   1afcc:	d825      	bhi.n	1b01a <malloc+0x56>
    size = (size + 2 * sizeof(struct arena_header) - 1) & ARENA_SIZE_MASK;
   1afce:	301f      	adds	r0, #31
   1afd0:	f020 040f 	bic.w	r4, r0, #15
    if (!malloc_lock())
   1afd4:	4b13      	ldr	r3, [pc, #76]	; (1b024 <malloc+0x60>)
   1afd6:	681b      	ldr	r3, [r3, #0]
   1afd8:	4798      	blx	r3
   1afda:	b300      	cbz	r0, 1b01e <malloc+0x5a>
    void *result = NULL;
   1afdc:	2500      	movs	r5, #0
   1afde:	e00d      	b.n	1affc <malloc+0x38>
            result = __malloc_from_block(fp, size);
   1afe0:	4621      	mov	r1, r4
   1afe2:	f7ff ff70 	bl	1aec6 <__malloc_from_block>
   1afe6:	4605      	mov	r5, r0
    if (result == NULL) {
   1afe8:	b995      	cbnz	r5, 1b010 <malloc+0x4c>
        more_mem = _sbrk(size);
   1afea:	4620      	mov	r0, r4
   1afec:	f7f9 fb00 	bl	145f0 <_sbrk>
        if (more_mem != (void *)-1) {
   1aff0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   1aff4:	d00c      	beq.n	1b010 <malloc+0x4c>
            add_malloc_block(more_mem, size);
   1aff6:	4621      	mov	r1, r4
   1aff8:	f7ff ffbc 	bl	1af74 <add_malloc_block>
    for (fp = __malloc_head.next_free; fp->a.type != ARENA_TYPE_HEAD;
   1affc:	4b0a      	ldr	r3, [pc, #40]	; (1b028 <malloc+0x64>)
   1affe:	6918      	ldr	r0, [r3, #16]
   1b000:	6803      	ldr	r3, [r0, #0]
   1b002:	2b02      	cmp	r3, #2
   1b004:	d0f0      	beq.n	1afe8 <malloc+0x24>
        if (fp->a.size >= size) {
   1b006:	6843      	ldr	r3, [r0, #4]
   1b008:	42a3      	cmp	r3, r4
   1b00a:	d2e9      	bcs.n	1afe0 <malloc+0x1c>
         fp = fp->next_free) {
   1b00c:	6900      	ldr	r0, [r0, #16]
   1b00e:	e7f7      	b.n	1b000 <malloc+0x3c>
    malloc_unlock();
   1b010:	4b06      	ldr	r3, [pc, #24]	; (1b02c <malloc+0x68>)
   1b012:	681b      	ldr	r3, [r3, #0]
   1b014:	4798      	blx	r3
}
   1b016:	4628      	mov	r0, r5
   1b018:	bd38      	pop	{r3, r4, r5, pc}
        return NULL;
   1b01a:	2500      	movs	r5, #0
   1b01c:	e7fb      	b.n	1b016 <malloc+0x52>
        return NULL;
   1b01e:	2500      	movs	r5, #0
   1b020:	e7f9      	b.n	1b016 <malloc+0x52>
   1b022:	bf00      	nop
   1b024:	100001f4 	.word	0x100001f4
   1b028:	100001dc 	.word	0x100001dc
   1b02c:	100001f8 	.word	0x100001f8

0001b030 <free>:

void free(void *ptr)
{
    struct free_arena_header *ah;

    if (!ptr)
   1b030:	b170      	cbz	r0, 1b050 <free+0x20>
{
   1b032:	b510      	push	{r4, lr}
        return;

    ah = (struct free_arena_header *)
   1b034:	f1a0 0410 	sub.w	r4, r0, #16

#ifdef DEBUG_MALLOC
    assert(ah->a.type == ARENA_TYPE_USED);
#endif

    if (!malloc_lock())
   1b038:	4b06      	ldr	r3, [pc, #24]	; (1b054 <free+0x24>)
   1b03a:	681b      	ldr	r3, [r3, #0]
   1b03c:	4798      	blx	r3
   1b03e:	b900      	cbnz	r0, 1b042 <free+0x12>
        return;

    /* Merge into adjacent free blocks */
    ah = __free_block(ah);
    malloc_unlock();
}
   1b040:	bd10      	pop	{r4, pc}
    ah = __free_block(ah);
   1b042:	4620      	mov	r0, r4
   1b044:	f7ff ff64 	bl	1af10 <__free_block>
    malloc_unlock();
   1b048:	4b03      	ldr	r3, [pc, #12]	; (1b058 <free+0x28>)
   1b04a:	681b      	ldr	r3, [r3, #0]
   1b04c:	4798      	blx	r3
   1b04e:	e7f7      	b.n	1b040 <free+0x10>
   1b050:	4770      	bx	lr
   1b052:	bf00      	nop
   1b054:	100001f4 	.word	0x100001f4
   1b058:	100001f8 	.word	0x100001f8

0001b05c <stdin_read>:

static size_t
stdin_read(FILE *fp, char *bp, size_t n)
{
    return 0;
}
   1b05c:	2000      	movs	r0, #0
   1b05e:	4770      	bx	lr

0001b060 <stdout_write>:

static size_t
stdout_write(FILE *fp, const char *bp, size_t n)
{
   1b060:	b510      	push	{r4, lr}
   1b062:	4608      	mov	r0, r1
   1b064:	4614      	mov	r4, r2
    console_write(bp, n);
   1b066:	4611      	mov	r1, r2
   1b068:	f7fb f92e 	bl	162c8 <console_write>
    return n;
}
   1b06c:	4620      	mov	r0, r4
   1b06e:	bd10      	pop	{r4, pc}

0001b070 <ui2a>:
    char base;  /**<  number base (e.g.: 8, 10, 16) */
    char *bf;           /**<  Buffer to output */
};

static void ui2a(unsigned long long int num, struct param *p)
{
   1b070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b074:	b087      	sub	sp, #28
   1b076:	4604      	mov	r4, r0
   1b078:	4692      	mov	sl, r2
    int n = 0;
    unsigned long long int d = 1;
    char *bf = p->bf;
   1b07a:	6853      	ldr	r3, [r2, #4]
   1b07c:	9304      	str	r3, [sp, #16]

    if (p->hh == 1) {
   1b07e:	7893      	ldrb	r3, [r2, #2]
   1b080:	f003 0330 	and.w	r3, r3, #48	; 0x30
   1b084:	2b10      	cmp	r3, #16
   1b086:	d018      	beq.n	1b0ba <ui2a+0x4a>
   1b088:	460d      	mov	r5, r1
        num = (unsigned short int)num;
    } else if (p->hh == 2) {
   1b08a:	2b20      	cmp	r3, #32
   1b08c:	d019      	beq.n	1b0c2 <ui2a+0x52>
{
   1b08e:	2601      	movs	r6, #1
   1b090:	2700      	movs	r7, #0
        num = (unsigned char)num;
    }

    while (num / d >= p->base)
   1b092:	4632      	mov	r2, r6
   1b094:	463b      	mov	r3, r7
   1b096:	4620      	mov	r0, r4
   1b098:	4629      	mov	r1, r5
   1b09a:	f7f9 f8df 	bl	1425c <__aeabi_uldivmod>
   1b09e:	f89a 8003 	ldrb.w	r8, [sl, #3]
   1b0a2:	f04f 0900 	mov.w	r9, #0
   1b0a6:	4549      	cmp	r1, r9
   1b0a8:	bf08      	it	eq
   1b0aa:	4540      	cmpeq	r0, r8
   1b0ac:	d30e      	bcc.n	1b0cc <ui2a+0x5c>
        d *= p->base;
   1b0ae:	fb08 f307 	mul.w	r3, r8, r7
   1b0b2:	fba6 6708 	umull	r6, r7, r6, r8
   1b0b6:	441f      	add	r7, r3
   1b0b8:	e7eb      	b.n	1b092 <ui2a+0x22>
        num = (unsigned short int)num;
   1b0ba:	b283      	uxth	r3, r0
   1b0bc:	461c      	mov	r4, r3
   1b0be:	2500      	movs	r5, #0
   1b0c0:	e7e5      	b.n	1b08e <ui2a+0x1e>
        num = (unsigned char)num;
   1b0c2:	f000 03ff 	and.w	r3, r0, #255	; 0xff
   1b0c6:	461c      	mov	r4, r3
   1b0c8:	2500      	movs	r5, #0
   1b0ca:	e7e0      	b.n	1b08e <ui2a+0x1e>
    int n = 0;
   1b0cc:	f04f 0b00 	mov.w	fp, #0
   1b0d0:	f8cd a014 	str.w	sl, [sp, #20]
   1b0d4:	e00c      	b.n	1b0f0 <ui2a+0x80>
    while (d != 0) {
        unsigned long long  dgt = num / d;
        num %= d;
        d /= p->base;
        if (n || dgt > 0 || d == 0) {
            *bf++ = dgt + (dgt < 10 ? '0' : (p->uc ? 'A' : 'a') - 10);
   1b0d6:	2230      	movs	r2, #48	; 0x30
   1b0d8:	9b04      	ldr	r3, [sp, #16]
   1b0da:	9c00      	ldr	r4, [sp, #0]
   1b0dc:	4414      	add	r4, r2
   1b0de:	f803 4b01 	strb.w	r4, [r3], #1
            ++n;
   1b0e2:	f10b 0b01 	add.w	fp, fp, #1
            *bf++ = dgt + (dgt < 10 ? '0' : (p->uc ? 'A' : 'a') - 10);
   1b0e6:	9304      	str	r3, [sp, #16]
   1b0e8:	4606      	mov	r6, r0
   1b0ea:	460f      	mov	r7, r1
   1b0ec:	9c02      	ldr	r4, [sp, #8]
   1b0ee:	9d03      	ldr	r5, [sp, #12]
    while (d != 0) {
   1b0f0:	ea56 0307 	orrs.w	r3, r6, r7
   1b0f4:	d034      	beq.n	1b160 <ui2a+0xf0>
        unsigned long long  dgt = num / d;
   1b0f6:	4632      	mov	r2, r6
   1b0f8:	463b      	mov	r3, r7
   1b0fa:	4620      	mov	r0, r4
   1b0fc:	4629      	mov	r1, r5
   1b0fe:	f7f9 f8ad 	bl	1425c <__aeabi_uldivmod>
   1b102:	9000      	str	r0, [sp, #0]
   1b104:	9101      	str	r1, [sp, #4]
        num %= d;
   1b106:	4632      	mov	r2, r6
   1b108:	463b      	mov	r3, r7
   1b10a:	4620      	mov	r0, r4
   1b10c:	4629      	mov	r1, r5
   1b10e:	f7f9 f8a5 	bl	1425c <__aeabi_uldivmod>
   1b112:	9202      	str	r2, [sp, #8]
   1b114:	9303      	str	r3, [sp, #12]
        d /= p->base;
   1b116:	9b05      	ldr	r3, [sp, #20]
   1b118:	f893 8003 	ldrb.w	r8, [r3, #3]
   1b11c:	f04f 0900 	mov.w	r9, #0
   1b120:	4642      	mov	r2, r8
   1b122:	464b      	mov	r3, r9
   1b124:	4630      	mov	r0, r6
   1b126:	4639      	mov	r1, r7
   1b128:	f7f9 f898 	bl	1425c <__aeabi_uldivmod>
        if (n || dgt > 0 || d == 0) {
   1b12c:	f1bb 0f00 	cmp.w	fp, #0
   1b130:	d107      	bne.n	1b142 <ui2a+0xd2>
   1b132:	42bd      	cmp	r5, r7
   1b134:	bf08      	it	eq
   1b136:	42b4      	cmpeq	r4, r6
   1b138:	d203      	bcs.n	1b142 <ui2a+0xd2>
   1b13a:	454f      	cmp	r7, r9
   1b13c:	bf08      	it	eq
   1b13e:	4546      	cmpeq	r6, r8
   1b140:	d2d2      	bcs.n	1b0e8 <ui2a+0x78>
            *bf++ = dgt + (dgt < 10 ? '0' : (p->uc ? 'A' : 'a') - 10);
   1b142:	e9dd 3400 	ldrd	r3, r4, [sp]
   1b146:	2c00      	cmp	r4, #0
   1b148:	bf08      	it	eq
   1b14a:	2b0a      	cmpeq	r3, #10
   1b14c:	d3c3      	bcc.n	1b0d6 <ui2a+0x66>
   1b14e:	9b05      	ldr	r3, [sp, #20]
   1b150:	789b      	ldrb	r3, [r3, #2]
   1b152:	f013 0f04 	tst.w	r3, #4
   1b156:	d001      	beq.n	1b15c <ui2a+0xec>
   1b158:	2237      	movs	r2, #55	; 0x37
   1b15a:	e7bd      	b.n	1b0d8 <ui2a+0x68>
   1b15c:	2257      	movs	r2, #87	; 0x57
   1b15e:	e7bb      	b.n	1b0d8 <ui2a+0x68>
        }
    }
    *bf = 0;
   1b160:	2300      	movs	r3, #0
   1b162:	9a04      	ldr	r2, [sp, #16]
   1b164:	7013      	strb	r3, [r2, #0]
}
   1b166:	b007      	add	sp, #28
   1b168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0001b16c <i2a>:

static void i2a(long long int num, struct param *p)
{
   1b16c:	b510      	push	{r4, lr}
   1b16e:	4604      	mov	r4, r0
   1b170:	460b      	mov	r3, r1
   1b172:	4620      	mov	r0, r4
   1b174:	4619      	mov	r1, r3
    if (num < 0) {
   1b176:	2c00      	cmp	r4, #0
   1b178:	f173 0300 	sbcs.w	r3, r3, #0
   1b17c:	db02      	blt.n	1b184 <i2a+0x18>
        num = -num;
        p->sign = 1;
    }
    ui2a(num, p);
   1b17e:	f7ff ff77 	bl	1b070 <ui2a>
}
   1b182:	bd10      	pop	{r4, pc}
        num = -num;
   1b184:	4260      	negs	r0, r4
   1b186:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
        p->sign = 1;
   1b18a:	7893      	ldrb	r3, [r2, #2]
   1b18c:	f043 0301 	orr.w	r3, r3, #1
   1b190:	7093      	strb	r3, [r2, #2]
   1b192:	e7f4      	b.n	1b17e <i2a+0x12>

0001b194 <a2d>:

static int a2d(char ch)
{
    if (ch >= '0' && ch <= '9')
   1b194:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
   1b198:	b2db      	uxtb	r3, r3
   1b19a:	2b09      	cmp	r3, #9
   1b19c:	d90b      	bls.n	1b1b6 <a2d+0x22>
        return ch - '0';
    else if (ch >= 'a' && ch <= 'f')
   1b19e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
   1b1a2:	b2db      	uxtb	r3, r3
   1b1a4:	2b05      	cmp	r3, #5
   1b1a6:	d908      	bls.n	1b1ba <a2d+0x26>
        return ch - 'a' + 10;
    else if (ch >= 'A' && ch <= 'F')
   1b1a8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
   1b1ac:	b2db      	uxtb	r3, r3
   1b1ae:	2b05      	cmp	r3, #5
   1b1b0:	d805      	bhi.n	1b1be <a2d+0x2a>
        return ch - 'A' + 10;
   1b1b2:	3837      	subs	r0, #55	; 0x37
   1b1b4:	4770      	bx	lr
        return ch - '0';
   1b1b6:	3830      	subs	r0, #48	; 0x30
   1b1b8:	4770      	bx	lr
        return ch - 'a' + 10;
   1b1ba:	3857      	subs	r0, #87	; 0x57
   1b1bc:	4770      	bx	lr
    else
        return -1;
   1b1be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   1b1c2:	4770      	bx	lr

0001b1c4 <a2i>:

static char a2i(char ch, const char **src, int base, unsigned char *nump)
{
   1b1c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1b1c8:	4605      	mov	r5, r0
   1b1ca:	4688      	mov	r8, r1
   1b1cc:	4616      	mov	r6, r2
   1b1ce:	4699      	mov	r9, r3
    const char *p = *src;
   1b1d0:	680c      	ldr	r4, [r1, #0]
    int num = 0;
   1b1d2:	2700      	movs	r7, #0
    int digit;
    while ((digit = a2d(ch)) >= 0) {
   1b1d4:	4628      	mov	r0, r5
   1b1d6:	f7ff ffdd 	bl	1b194 <a2d>
   1b1da:	2800      	cmp	r0, #0
   1b1dc:	db06      	blt.n	1b1ec <a2i+0x28>
        if (digit > base)
   1b1de:	42b0      	cmp	r0, r6
   1b1e0:	dc04      	bgt.n	1b1ec <a2i+0x28>
            break;
        num = num * base + digit;
   1b1e2:	fb06 0707 	mla	r7, r6, r7, r0
        ch = *p++;
   1b1e6:	f814 5b01 	ldrb.w	r5, [r4], #1
   1b1ea:	e7f3      	b.n	1b1d4 <a2i+0x10>
    }
    *src = p;
   1b1ec:	f8c8 4000 	str.w	r4, [r8]
    *nump = num;
   1b1f0:	f889 7000 	strb.w	r7, [r9]
    return ch;
}
   1b1f4:	4628      	mov	r0, r5
   1b1f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0001b1fa <putf>:

static int putf(FILE *putp, char c)
{
   1b1fa:	b500      	push	{lr}
   1b1fc:	b083      	sub	sp, #12
	return fwrite(s, 1, strlen(s), stdout) + fwrite("\n", 1, 1, stdout);
}

__extern_inline int fputc(int c, FILE *f)
{
	unsigned char ch = c;
   1b1fe:	f88d 1007 	strb.w	r1, [sp, #7]
    if (stream->vmt->write == NULL) return 0;
   1b202:	6803      	ldr	r3, [r0, #0]
   1b204:	681b      	ldr	r3, [r3, #0]
   1b206:	b143      	cbz	r3, 1b21a <putf+0x20>
    return stream->vmt->write(stream, (char*)buf, size*nmemb) / size;
   1b208:	2201      	movs	r2, #1
   1b20a:	f10d 0107 	add.w	r1, sp, #7
   1b20e:	4798      	blx	r3
	return fwrite(&ch, 1, 1, f) == 1 ? ch : EOF;
   1b210:	2801      	cmp	r0, #1
   1b212:	d102      	bne.n	1b21a <putf+0x20>
    if (fputc(c, putp) == EOF)
        return 0;
    else
        return 1;
}
   1b214:	b003      	add	sp, #12
   1b216:	f85d fb04 	ldr.w	pc, [sp], #4
        return 0;
   1b21a:	2000      	movs	r0, #0
   1b21c:	e7fa      	b.n	1b214 <putf+0x1a>
	...

0001b220 <putchw>:

static unsigned putchw(FILE *putp, struct param *p)
{
   1b220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1b224:	4607      	mov	r7, r0
   1b226:	4688      	mov	r8, r1
    unsigned written = 0;
    char ch;
    int n = p->width;
   1b228:	780c      	ldrb	r4, [r1, #0]
    char *bf = p->bf;
   1b22a:	684b      	ldr	r3, [r1, #4]

    /* Number of filling characters */
    while (*bf++ && n > 0)
   1b22c:	f813 2b01 	ldrb.w	r2, [r3], #1
   1b230:	b11a      	cbz	r2, 1b23a <putchw+0x1a>
   1b232:	2c00      	cmp	r4, #0
   1b234:	dd01      	ble.n	1b23a <putchw+0x1a>
        n--;
   1b236:	3c01      	subs	r4, #1
   1b238:	e7f8      	b.n	1b22c <putchw+0xc>
    if (p->sign)
   1b23a:	f898 3002 	ldrb.w	r3, [r8, #2]
   1b23e:	f013 0f01 	tst.w	r3, #1
   1b242:	d000      	beq.n	1b246 <putchw+0x26>
        n--;
   1b244:	3c01      	subs	r4, #1
    if (p->alt && p->base == 16)
   1b246:	f8b8 3002 	ldrh.w	r3, [r8, #2]
   1b24a:	f023 03fd 	bic.w	r3, r3, #253	; 0xfd
   1b24e:	b29b      	uxth	r3, r3
   1b250:	f241 0202 	movw	r2, #4098	; 0x1002
   1b254:	4293      	cmp	r3, r2
   1b256:	d028      	beq.n	1b2aa <putchw+0x8a>
        n -= 2;
    else if (p->alt && p->base == 8)
   1b258:	f640 0202 	movw	r2, #2050	; 0x802
   1b25c:	4293      	cmp	r3, r2
   1b25e:	d026      	beq.n	1b2ae <putchw+0x8e>
        n--;

    /* Unless left-aligned, fill with space, before alternate or sign */
    if (!p->lz && !p->left) {
   1b260:	f8d8 3000 	ldr.w	r3, [r8]
   1b264:	4e36      	ldr	r6, [pc, #216]	; (1b340 <putchw+0x120>)
   1b266:	401e      	ands	r6, r3
   1b268:	b34e      	cbz	r6, 1b2be <putchw+0x9e>
    unsigned written = 0;
   1b26a:	2600      	movs	r6, #0
        while (n-- > 0)
            written += putf(putp, ' ');
    }

    /* print sign */
    if (p->sign)
   1b26c:	f898 3002 	ldrb.w	r3, [r8, #2]
   1b270:	f013 0f01 	tst.w	r3, #1
   1b274:	d128      	bne.n	1b2c8 <putchw+0xa8>
        written += putf(putp, '-');

    /* Alternate */
    if (p->alt && p->base == 16) {
   1b276:	f8b8 3002 	ldrh.w	r3, [r8, #2]
   1b27a:	f023 03fd 	bic.w	r3, r3, #253	; 0xfd
   1b27e:	b29b      	uxth	r3, r3
   1b280:	f241 0202 	movw	r2, #4098	; 0x1002
   1b284:	4293      	cmp	r3, r2
   1b286:	d025      	beq.n	1b2d4 <putchw+0xb4>
        written += putf(putp, '0');
        written += putf(putp, (p->uc ? 'X' : 'x'));
    } else if (p->alt && p->base == 8) {
   1b288:	f640 0202 	movw	r2, #2050	; 0x802
   1b28c:	4293      	cmp	r3, r2
   1b28e:	d033      	beq.n	1b2f8 <putchw+0xd8>
        written += putf(putp, '0');
    }

    /* Fill with zeros, after alternate or sign */
    if (p->lz) {
   1b290:	f898 3001 	ldrb.w	r3, [r8, #1]
   1b294:	bbe3      	cbnz	r3, 1b310 <putchw+0xf0>
        while (n-- > 0)
            written += putf(putp, '0');
    }

    /* Put actual buffer */
    bf = p->bf;
   1b296:	f8d8 5004 	ldr.w	r5, [r8, #4]
    while ((ch = *bf++))
   1b29a:	f815 1b01 	ldrb.w	r1, [r5], #1
   1b29e:	b3e1      	cbz	r1, 1b31a <putchw+0xfa>
        written += putf(putp, ch);
   1b2a0:	4638      	mov	r0, r7
   1b2a2:	f7ff ffaa 	bl	1b1fa <putf>
   1b2a6:	4406      	add	r6, r0
   1b2a8:	e7f7      	b.n	1b29a <putchw+0x7a>
        n -= 2;
   1b2aa:	3c02      	subs	r4, #2
   1b2ac:	e7d8      	b.n	1b260 <putchw+0x40>
        n--;
   1b2ae:	3c01      	subs	r4, #1
   1b2b0:	e7d6      	b.n	1b260 <putchw+0x40>
            written += putf(putp, ' ');
   1b2b2:	2120      	movs	r1, #32
   1b2b4:	4638      	mov	r0, r7
   1b2b6:	f7ff ffa0 	bl	1b1fa <putf>
   1b2ba:	4406      	add	r6, r0
        while (n-- > 0)
   1b2bc:	462c      	mov	r4, r5
   1b2be:	1e65      	subs	r5, r4, #1
   1b2c0:	2c00      	cmp	r4, #0
   1b2c2:	dcf6      	bgt.n	1b2b2 <putchw+0x92>
   1b2c4:	462c      	mov	r4, r5
   1b2c6:	e7d1      	b.n	1b26c <putchw+0x4c>
        written += putf(putp, '-');
   1b2c8:	212d      	movs	r1, #45	; 0x2d
   1b2ca:	4638      	mov	r0, r7
   1b2cc:	f7ff ff95 	bl	1b1fa <putf>
   1b2d0:	4406      	add	r6, r0
   1b2d2:	e7d0      	b.n	1b276 <putchw+0x56>
        written += putf(putp, '0');
   1b2d4:	2130      	movs	r1, #48	; 0x30
   1b2d6:	4638      	mov	r0, r7
   1b2d8:	f7ff ff8f 	bl	1b1fa <putf>
   1b2dc:	4406      	add	r6, r0
        written += putf(putp, (p->uc ? 'X' : 'x'));
   1b2de:	f898 3002 	ldrb.w	r3, [r8, #2]
   1b2e2:	f013 0f04 	tst.w	r3, #4
   1b2e6:	d005      	beq.n	1b2f4 <putchw+0xd4>
   1b2e8:	2158      	movs	r1, #88	; 0x58
   1b2ea:	4638      	mov	r0, r7
   1b2ec:	f7ff ff85 	bl	1b1fa <putf>
   1b2f0:	4406      	add	r6, r0
   1b2f2:	e7cd      	b.n	1b290 <putchw+0x70>
   1b2f4:	2178      	movs	r1, #120	; 0x78
   1b2f6:	e7f8      	b.n	1b2ea <putchw+0xca>
        written += putf(putp, '0');
   1b2f8:	2130      	movs	r1, #48	; 0x30
   1b2fa:	4638      	mov	r0, r7
   1b2fc:	f7ff ff7d 	bl	1b1fa <putf>
   1b300:	4406      	add	r6, r0
   1b302:	e7c5      	b.n	1b290 <putchw+0x70>
            written += putf(putp, '0');
   1b304:	2130      	movs	r1, #48	; 0x30
   1b306:	4638      	mov	r0, r7
   1b308:	f7ff ff77 	bl	1b1fa <putf>
   1b30c:	4406      	add	r6, r0
        while (n-- > 0)
   1b30e:	462c      	mov	r4, r5
   1b310:	1e65      	subs	r5, r4, #1
   1b312:	2c00      	cmp	r4, #0
   1b314:	dcf6      	bgt.n	1b304 <putchw+0xe4>
   1b316:	462c      	mov	r4, r5
   1b318:	e7bd      	b.n	1b296 <putchw+0x76>

    /* If left-aligned, pad the end with spaces. */
    if (p->left) {
   1b31a:	f898 3002 	ldrb.w	r3, [r8, #2]
   1b31e:	f013 0f08 	tst.w	r3, #8
   1b322:	d102      	bne.n	1b32a <putchw+0x10a>
        while (n-- > 0)
            written += putf(putp, ' ');
    }
    
    return written;
}
   1b324:	4630      	mov	r0, r6
   1b326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        while (n-- > 0)
   1b32a:	1e65      	subs	r5, r4, #1
   1b32c:	2c00      	cmp	r4, #0
   1b32e:	ddf9      	ble.n	1b324 <putchw+0x104>
            written += putf(putp, ' ');
   1b330:	2120      	movs	r1, #32
   1b332:	4638      	mov	r0, r7
   1b334:	f7ff ff61 	bl	1b1fa <putf>
   1b338:	4406      	add	r6, r0
        while (n-- > 0)
   1b33a:	462c      	mov	r4, r5
   1b33c:	e7f5      	b.n	1b32a <putchw+0x10a>
   1b33e:	bf00      	nop
   1b340:	0008ff00 	.word	0x0008ff00

0001b344 <intarg>:
static unsigned long long
intarg(int lng, int sign, va_list *va)
{
    unsigned long long val;

    switch (lng) {
   1b344:	b160      	cbz	r0, 1b360 <intarg+0x1c>
   1b346:	2801      	cmp	r0, #1
   1b348:	d017      	beq.n	1b37a <intarg+0x36>
        }
        break;

    case 2:
    default:
        if (sign) {
   1b34a:	b319      	cbz	r1, 1b394 <intarg+0x50>
            val = va_arg(*va, long long);
   1b34c:	6813      	ldr	r3, [r2, #0]
   1b34e:	3307      	adds	r3, #7
   1b350:	f023 0307 	bic.w	r3, r3, #7
   1b354:	f103 0108 	add.w	r1, r3, #8
   1b358:	6011      	str	r1, [r2, #0]
   1b35a:	e9d3 0100 	ldrd	r0, r1, [r3]
   1b35e:	4770      	bx	lr
        if (sign) {
   1b360:	b129      	cbz	r1, 1b36e <intarg+0x2a>
            val = va_arg(*va, int);
   1b362:	6813      	ldr	r3, [r2, #0]
   1b364:	1d19      	adds	r1, r3, #4
   1b366:	6011      	str	r1, [r2, #0]
   1b368:	6818      	ldr	r0, [r3, #0]
   1b36a:	17c1      	asrs	r1, r0, #31
   1b36c:	4770      	bx	lr
            val = va_arg(*va, unsigned int);
   1b36e:	6813      	ldr	r3, [r2, #0]
   1b370:	1d19      	adds	r1, r3, #4
   1b372:	6011      	str	r1, [r2, #0]
   1b374:	6818      	ldr	r0, [r3, #0]
   1b376:	2100      	movs	r1, #0
   1b378:	4770      	bx	lr
        if (sign) {
   1b37a:	b129      	cbz	r1, 1b388 <intarg+0x44>
            val = va_arg(*va, long);
   1b37c:	6813      	ldr	r3, [r2, #0]
   1b37e:	1d19      	adds	r1, r3, #4
   1b380:	6011      	str	r1, [r2, #0]
   1b382:	6818      	ldr	r0, [r3, #0]
   1b384:	17c1      	asrs	r1, r0, #31
   1b386:	4770      	bx	lr
            val = va_arg(*va, unsigned long);
   1b388:	6813      	ldr	r3, [r2, #0]
   1b38a:	1d19      	adds	r1, r3, #4
   1b38c:	6011      	str	r1, [r2, #0]
   1b38e:	6818      	ldr	r0, [r3, #0]
   1b390:	2100      	movs	r1, #0
   1b392:	4770      	bx	lr
        } else {
            val = va_arg(*va, unsigned long long);
   1b394:	6813      	ldr	r3, [r2, #0]
   1b396:	3307      	adds	r3, #7
   1b398:	f023 0307 	bic.w	r3, r3, #7
   1b39c:	f103 0108 	add.w	r1, r3, #8
   1b3a0:	6011      	str	r1, [r2, #0]
   1b3a2:	e9d3 0100 	ldrd	r0, r1, [r3]
        }
        break;
    }

    return val;
}
   1b3a6:	4770      	bx	lr

0001b3a8 <tfp_format>:

size_t tfp_format(FILE *putp, const char *fmt, va_list va)
{
   1b3a8:	b570      	push	{r4, r5, r6, lr}
   1b3aa:	b08a      	sub	sp, #40	; 0x28
   1b3ac:	4606      	mov	r6, r0
   1b3ae:	9101      	str	r1, [sp, #4]
   1b3b0:	9200      	str	r2, [sp, #0]
    double d;
    int n;
#endif
    int i;

    p.bf = bf;
   1b3b2:	ab02      	add	r3, sp, #8
   1b3b4:	9309      	str	r3, [sp, #36]	; 0x24
    size_t written = 0;
   1b3b6:	2500      	movs	r5, #0

    while ((ch = *(fmt++))) {
   1b3b8:	9b01      	ldr	r3, [sp, #4]
   1b3ba:	1c5a      	adds	r2, r3, #1
   1b3bc:	9201      	str	r2, [sp, #4]
   1b3be:	7819      	ldrb	r1, [r3, #0]
   1b3c0:	2900      	cmp	r1, #0
   1b3c2:	f000 816e 	beq.w	1b6a2 <tfp_format+0x2fa>
        if (ch != '%') {
   1b3c6:	2925      	cmp	r1, #37	; 0x25
   1b3c8:	d004      	beq.n	1b3d4 <tfp_format+0x2c>
            written += putf(putp, ch);
   1b3ca:	4630      	mov	r0, r6
   1b3cc:	f7ff ff15 	bl	1b1fa <putf>
   1b3d0:	4405      	add	r5, r0
   1b3d2:	e7f1      	b.n	1b3b8 <tfp_format+0x10>
        } else {
            /* Init parameter struct */
            p.lz = 0;
   1b3d4:	2200      	movs	r2, #0
   1b3d6:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
            p.alt = 0;
   1b3da:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
            p.width = 0;
   1b3de:	f88d 2020 	strb.w	r2, [sp, #32]
            p.sign = 0;
            p.left = 0;
            p.uc = 0;
            p.hh = 0;
   1b3e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
   1b3e6:	f362 1305 	bfi	r3, r2, #4, #2
   1b3ea:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
            lng = 0;

            /* Flags */
            while ((ch = *(fmt++))) {
   1b3ee:	9b01      	ldr	r3, [sp, #4]
   1b3f0:	1c5a      	adds	r2, r3, #1
   1b3f2:	9201      	str	r2, [sp, #4]
   1b3f4:	781c      	ldrb	r4, [r3, #0]
   1b3f6:	b12c      	cbz	r4, 1b404 <tfp_format+0x5c>
                switch (ch) {
   1b3f8:	2c2d      	cmp	r4, #45	; 0x2d
   1b3fa:	d073      	beq.n	1b4e4 <tfp_format+0x13c>
   1b3fc:	2c30      	cmp	r4, #48	; 0x30
   1b3fe:	d061      	beq.n	1b4c4 <tfp_format+0x11c>
   1b400:	2c23      	cmp	r4, #35	; 0x23
   1b402:	d068      	beq.n	1b4d6 <tfp_format+0x12e>
                }
                break;
            }

            /* Width */
            if (ch == '*') {
   1b404:	2c2a      	cmp	r4, #42	; 0x2a
   1b406:	d077      	beq.n	1b4f8 <tfp_format+0x150>
                    p.width = UCHAR_MAX;
                } else if (i > 0) {
                    p.width = i;
                }
                ch = *(fmt++);
            } else if (ch >= '0' && ch <= '9') {
   1b408:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
   1b40c:	b2db      	uxtb	r3, r3
   1b40e:	2b09      	cmp	r3, #9
   1b410:	f240 8086 	bls.w	1b520 <tfp_format+0x178>
                ch = a2i(ch, &fmt, 10, &(p.width));
            }
            if (ch == 'l') {
   1b414:	2c6c      	cmp	r4, #108	; 0x6c
   1b416:	f000 808b 	beq.w	1b530 <tfp_format+0x188>

                if (ch == 'l') {
                    ch = *(fmt++);
                    lng = 2;
                }
            } else if (ch == 'h') {
   1b41a:	2c68      	cmp	r4, #104	; 0x68
   1b41c:	f000 8095 	beq.w	1b54a <tfp_format+0x1a2>
            lng = 0;
   1b420:	2000      	movs	r0, #0
                    ch = *(fmt++);
                    p.hh = 2;
                }
            }

            if (ch == 'z') {
   1b422:	2c7a      	cmp	r4, #122	; 0x7a
   1b424:	f000 80ab 	beq.w	1b57e <tfp_format+0x1d6>
                ch = *(fmt++);
            }

            switch (ch) {
   1b428:	2c78      	cmp	r4, #120	; 0x78
   1b42a:	d8c5      	bhi.n	1b3b8 <tfp_format+0x10>
   1b42c:	2c58      	cmp	r4, #88	; 0x58
   1b42e:	f0c0 80ab 	bcc.w	1b588 <tfp_format+0x1e0>
   1b432:	f1a4 0358 	sub.w	r3, r4, #88	; 0x58
   1b436:	2b20      	cmp	r3, #32
   1b438:	d8be      	bhi.n	1b3b8 <tfp_format+0x10>
   1b43a:	a201      	add	r2, pc, #4	; (adr r2, 1b440 <tfp_format+0x98>)
   1b43c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1b440:	0001b5e1 	.word	0x0001b5e1
   1b444:	0001b3b9 	.word	0x0001b3b9
   1b448:	0001b3b9 	.word	0x0001b3b9
   1b44c:	0001b3b9 	.word	0x0001b3b9
   1b450:	0001b3b9 	.word	0x0001b3b9
   1b454:	0001b3b9 	.word	0x0001b3b9
   1b458:	0001b3b9 	.word	0x0001b3b9
   1b45c:	0001b3b9 	.word	0x0001b3b9
   1b460:	0001b3b9 	.word	0x0001b3b9
   1b464:	0001b3b9 	.word	0x0001b3b9
   1b468:	0001b3b9 	.word	0x0001b3b9
   1b46c:	0001b677 	.word	0x0001b677
   1b470:	0001b5c1 	.word	0x0001b5c1
   1b474:	0001b3b9 	.word	0x0001b3b9
   1b478:	0001b3b9 	.word	0x0001b3b9
   1b47c:	0001b3b9 	.word	0x0001b3b9
   1b480:	0001b3b9 	.word	0x0001b3b9
   1b484:	0001b5c1 	.word	0x0001b5c1
   1b488:	0001b3b9 	.word	0x0001b3b9
   1b48c:	0001b3b9 	.word	0x0001b3b9
   1b490:	0001b3b9 	.word	0x0001b3b9
   1b494:	0001b3b9 	.word	0x0001b3b9
   1b498:	0001b3b9 	.word	0x0001b3b9
   1b49c:	0001b615 	.word	0x0001b615
   1b4a0:	0001b635 	.word	0x0001b635
   1b4a4:	0001b3b9 	.word	0x0001b3b9
   1b4a8:	0001b3b9 	.word	0x0001b3b9
   1b4ac:	0001b689 	.word	0x0001b689
   1b4b0:	0001b3b9 	.word	0x0001b3b9
   1b4b4:	0001b5a1 	.word	0x0001b5a1
   1b4b8:	0001b3b9 	.word	0x0001b3b9
   1b4bc:	0001b3b9 	.word	0x0001b3b9
   1b4c0:	0001b5e1 	.word	0x0001b5e1
                    if (!p.left) {
   1b4c4:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
   1b4c8:	f013 0f08 	tst.w	r3, #8
   1b4cc:	d18f      	bne.n	1b3ee <tfp_format+0x46>
                        p.lz = 1;
   1b4ce:	2301      	movs	r3, #1
   1b4d0:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
                    continue;
   1b4d4:	e78b      	b.n	1b3ee <tfp_format+0x46>
                    p.alt = 1;
   1b4d6:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
   1b4da:	f043 0302 	orr.w	r3, r3, #2
   1b4de:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
                    continue;
   1b4e2:	e784      	b.n	1b3ee <tfp_format+0x46>
                    p.left = 1;
   1b4e4:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
   1b4e8:	f043 0308 	orr.w	r3, r3, #8
   1b4ec:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
                    p.lz = 0;
   1b4f0:	2300      	movs	r3, #0
   1b4f2:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
                    continue;
   1b4f6:	e77a      	b.n	1b3ee <tfp_format+0x46>
                i = intarg(0, 1, &va);
   1b4f8:	466a      	mov	r2, sp
   1b4fa:	2101      	movs	r1, #1
   1b4fc:	2000      	movs	r0, #0
   1b4fe:	f7ff ff21 	bl	1b344 <intarg>
                if (i > UCHAR_MAX) {
   1b502:	28ff      	cmp	r0, #255	; 0xff
   1b504:	dd07      	ble.n	1b516 <tfp_format+0x16e>
                    p.width = UCHAR_MAX;
   1b506:	23ff      	movs	r3, #255	; 0xff
   1b508:	f88d 3020 	strb.w	r3, [sp, #32]
                ch = *(fmt++);
   1b50c:	9b01      	ldr	r3, [sp, #4]
   1b50e:	1c5a      	adds	r2, r3, #1
   1b510:	9201      	str	r2, [sp, #4]
   1b512:	781c      	ldrb	r4, [r3, #0]
   1b514:	e77e      	b.n	1b414 <tfp_format+0x6c>
                } else if (i > 0) {
   1b516:	2800      	cmp	r0, #0
   1b518:	ddf8      	ble.n	1b50c <tfp_format+0x164>
                    p.width = i;
   1b51a:	f88d 0020 	strb.w	r0, [sp, #32]
   1b51e:	e7f5      	b.n	1b50c <tfp_format+0x164>
                ch = a2i(ch, &fmt, 10, &(p.width));
   1b520:	ab08      	add	r3, sp, #32
   1b522:	220a      	movs	r2, #10
   1b524:	a901      	add	r1, sp, #4
   1b526:	4620      	mov	r0, r4
   1b528:	f7ff fe4c 	bl	1b1c4 <a2i>
   1b52c:	4604      	mov	r4, r0
   1b52e:	e771      	b.n	1b414 <tfp_format+0x6c>
                ch = *(fmt++);
   1b530:	9b01      	ldr	r3, [sp, #4]
   1b532:	1c5a      	adds	r2, r3, #1
   1b534:	9201      	str	r2, [sp, #4]
   1b536:	781c      	ldrb	r4, [r3, #0]
                if (ch == 'l') {
   1b538:	2c6c      	cmp	r4, #108	; 0x6c
   1b53a:	d001      	beq.n	1b540 <tfp_format+0x198>
                lng = 1;
   1b53c:	2001      	movs	r0, #1
   1b53e:	e770      	b.n	1b422 <tfp_format+0x7a>
                    ch = *(fmt++);
   1b540:	1c9a      	adds	r2, r3, #2
   1b542:	9201      	str	r2, [sp, #4]
   1b544:	785c      	ldrb	r4, [r3, #1]
                    lng = 2;
   1b546:	2002      	movs	r0, #2
   1b548:	e76b      	b.n	1b422 <tfp_format+0x7a>
                ch = *(fmt++);
   1b54a:	9b01      	ldr	r3, [sp, #4]
   1b54c:	1c5a      	adds	r2, r3, #1
   1b54e:	9201      	str	r2, [sp, #4]
   1b550:	781c      	ldrb	r4, [r3, #0]
                p.hh = 1;
   1b552:	f89d 1022 	ldrb.w	r1, [sp, #34]	; 0x22
   1b556:	2001      	movs	r0, #1
   1b558:	f360 1105 	bfi	r1, r0, #4, #2
   1b55c:	f88d 1022 	strb.w	r1, [sp, #34]	; 0x22
                if (ch == 'h') {
   1b560:	2c68      	cmp	r4, #104	; 0x68
   1b562:	d001      	beq.n	1b568 <tfp_format+0x1c0>
            lng = 0;
   1b564:	2000      	movs	r0, #0
   1b566:	e75c      	b.n	1b422 <tfp_format+0x7a>
                    ch = *(fmt++);
   1b568:	4402      	add	r2, r0
   1b56a:	9201      	str	r2, [sp, #4]
   1b56c:	785c      	ldrb	r4, [r3, #1]
                    p.hh = 2;
   1b56e:	b2cb      	uxtb	r3, r1
   1b570:	2202      	movs	r2, #2
   1b572:	f362 1305 	bfi	r3, r2, #4, #2
   1b576:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
            lng = 0;
   1b57a:	2000      	movs	r0, #0
   1b57c:	e751      	b.n	1b422 <tfp_format+0x7a>
                ch = *(fmt++);
   1b57e:	9b01      	ldr	r3, [sp, #4]
   1b580:	1c5a      	adds	r2, r3, #1
   1b582:	9201      	str	r2, [sp, #4]
   1b584:	781c      	ldrb	r4, [r3, #0]
   1b586:	e74f      	b.n	1b428 <tfp_format+0x80>
            switch (ch) {
   1b588:	2c00      	cmp	r4, #0
   1b58a:	f000 808a 	beq.w	1b6a2 <tfp_format+0x2fa>
   1b58e:	2c25      	cmp	r4, #37	; 0x25
   1b590:	f47f af12 	bne.w	1b3b8 <tfp_format+0x10>
                /* Output the decimal part. */
                written += putchw(putp, &p);
                break;
#endif
            case '%':
                written += putf(putp, ch);
   1b594:	4621      	mov	r1, r4
   1b596:	4630      	mov	r0, r6
   1b598:	f7ff fe2f 	bl	1b1fa <putf>
   1b59c:	4405      	add	r5, r0
                break;
   1b59e:	e70b      	b.n	1b3b8 <tfp_format+0x10>
                p.base = 10;
   1b5a0:	230a      	movs	r3, #10
   1b5a2:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
                ui2a(intarg(lng, 0, &va), &p);
   1b5a6:	466a      	mov	r2, sp
   1b5a8:	2100      	movs	r1, #0
   1b5aa:	f7ff fecb 	bl	1b344 <intarg>
   1b5ae:	aa08      	add	r2, sp, #32
   1b5b0:	f7ff fd5e 	bl	1b070 <ui2a>
                written += putchw(putp, &p);
   1b5b4:	a908      	add	r1, sp, #32
   1b5b6:	4630      	mov	r0, r6
   1b5b8:	f7ff fe32 	bl	1b220 <putchw>
   1b5bc:	4405      	add	r5, r0
                break;
   1b5be:	e6fb      	b.n	1b3b8 <tfp_format+0x10>
                p.base = 10;
   1b5c0:	230a      	movs	r3, #10
   1b5c2:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
                i2a(intarg(lng, 1, &va), &p);
   1b5c6:	466a      	mov	r2, sp
   1b5c8:	2101      	movs	r1, #1
   1b5ca:	f7ff febb 	bl	1b344 <intarg>
   1b5ce:	aa08      	add	r2, sp, #32
   1b5d0:	f7ff fdcc 	bl	1b16c <i2a>
                written += putchw(putp, &p);
   1b5d4:	a908      	add	r1, sp, #32
   1b5d6:	4630      	mov	r0, r6
   1b5d8:	f7ff fe22 	bl	1b220 <putchw>
   1b5dc:	4405      	add	r5, r0
                break;
   1b5de:	e6eb      	b.n	1b3b8 <tfp_format+0x10>
                p.base = 16;
   1b5e0:	2310      	movs	r3, #16
   1b5e2:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
                p.uc = (ch == 'X');
   1b5e6:	2c58      	cmp	r4, #88	; 0x58
   1b5e8:	bf14      	ite	ne
   1b5ea:	2400      	movne	r4, #0
   1b5ec:	2401      	moveq	r4, #1
   1b5ee:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
   1b5f2:	f364 0382 	bfi	r3, r4, #2, #1
   1b5f6:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
                ui2a(intarg(lng, 0, &va), &p);
   1b5fa:	466a      	mov	r2, sp
   1b5fc:	2100      	movs	r1, #0
   1b5fe:	f7ff fea1 	bl	1b344 <intarg>
   1b602:	aa08      	add	r2, sp, #32
   1b604:	f7ff fd34 	bl	1b070 <ui2a>
                written += putchw(putp, &p);
   1b608:	a908      	add	r1, sp, #32
   1b60a:	4630      	mov	r0, r6
   1b60c:	f7ff fe08 	bl	1b220 <putchw>
   1b610:	4405      	add	r5, r0
                break;
   1b612:	e6d1      	b.n	1b3b8 <tfp_format+0x10>
                p.base = 8;
   1b614:	2308      	movs	r3, #8
   1b616:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
                ui2a(intarg(lng, 0, &va), &p);
   1b61a:	466a      	mov	r2, sp
   1b61c:	2100      	movs	r1, #0
   1b61e:	f7ff fe91 	bl	1b344 <intarg>
   1b622:	aa08      	add	r2, sp, #32
   1b624:	f7ff fd24 	bl	1b070 <ui2a>
                written += putchw(putp, &p);
   1b628:	a908      	add	r1, sp, #32
   1b62a:	4630      	mov	r0, r6
   1b62c:	f7ff fdf8 	bl	1b220 <putchw>
   1b630:	4405      	add	r5, r0
                break;
   1b632:	e6c1      	b.n	1b3b8 <tfp_format+0x10>
                v = va_arg(va, void *);
   1b634:	9b00      	ldr	r3, [sp, #0]
   1b636:	1d1a      	adds	r2, r3, #4
   1b638:	9200      	str	r2, [sp, #0]
   1b63a:	6818      	ldr	r0, [r3, #0]
                p.base = 16;
   1b63c:	2310      	movs	r3, #16
   1b63e:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
                ui2a((uintptr_t)v, &p);
   1b642:	aa08      	add	r2, sp, #32
   1b644:	2100      	movs	r1, #0
   1b646:	f7ff fd13 	bl	1b070 <ui2a>
                p.width = 2 * sizeof(void*);
   1b64a:	2308      	movs	r3, #8
   1b64c:	f88d 3020 	strb.w	r3, [sp, #32]
                p.lz = 1;
   1b650:	2301      	movs	r3, #1
   1b652:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
                written += putf(putp, '0');
   1b656:	2130      	movs	r1, #48	; 0x30
   1b658:	4630      	mov	r0, r6
   1b65a:	f7ff fdce 	bl	1b1fa <putf>
   1b65e:	4405      	add	r5, r0
                written += putf(putp, 'x');
   1b660:	2178      	movs	r1, #120	; 0x78
   1b662:	4630      	mov	r0, r6
   1b664:	f7ff fdc9 	bl	1b1fa <putf>
   1b668:	4405      	add	r5, r0
                written += putchw(putp, &p);
   1b66a:	a908      	add	r1, sp, #32
   1b66c:	4630      	mov	r0, r6
   1b66e:	f7ff fdd7 	bl	1b220 <putchw>
   1b672:	4405      	add	r5, r0
                break;
   1b674:	e6a0      	b.n	1b3b8 <tfp_format+0x10>
                written += putf(putp, (char)(va_arg(va, int)));
   1b676:	9b00      	ldr	r3, [sp, #0]
   1b678:	1d1a      	adds	r2, r3, #4
   1b67a:	9200      	str	r2, [sp, #0]
   1b67c:	7819      	ldrb	r1, [r3, #0]
   1b67e:	4630      	mov	r0, r6
   1b680:	f7ff fdbb 	bl	1b1fa <putf>
   1b684:	4405      	add	r5, r0
                break;
   1b686:	e697      	b.n	1b3b8 <tfp_format+0x10>
                p.bf = va_arg(va, char *);
   1b688:	9b00      	ldr	r3, [sp, #0]
   1b68a:	1d1a      	adds	r2, r3, #4
   1b68c:	9200      	str	r2, [sp, #0]
   1b68e:	681b      	ldr	r3, [r3, #0]
   1b690:	9309      	str	r3, [sp, #36]	; 0x24
                written += putchw(putp, &p);
   1b692:	a908      	add	r1, sp, #32
   1b694:	4630      	mov	r0, r6
   1b696:	f7ff fdc3 	bl	1b220 <putchw>
   1b69a:	4405      	add	r5, r0
                p.bf = bf;
   1b69c:	ab02      	add	r3, sp, #8
   1b69e:	9309      	str	r3, [sp, #36]	; 0x24
                break;
   1b6a0:	e68a      	b.n	1b3b8 <tfp_format+0x10>
        }
    }
 abort:;
 
 return written;
}
   1b6a2:	4628      	mov	r0, r5
   1b6a4:	b00a      	add	sp, #40	; 0x28
   1b6a6:	bd70      	pop	{r4, r5, r6, pc}

0001b6a8 <vfprintf>:

int vfprintf(FILE *f, const char *fmt, va_list va)
{
   1b6a8:	b508      	push	{r3, lr}
    return tfp_format(f, fmt, va);
   1b6aa:	f7ff fe7d 	bl	1b3a8 <tfp_format>
}
   1b6ae:	bd08      	pop	{r3, pc}

0001b6b0 <fprintf>:

int fprintf(FILE *f, const char *fmt, ...)
{
   1b6b0:	b40e      	push	{r1, r2, r3}
   1b6b2:	b500      	push	{lr}
   1b6b4:	b082      	sub	sp, #8
   1b6b6:	aa03      	add	r2, sp, #12
   1b6b8:	f852 1b04 	ldr.w	r1, [r2], #4
    va_list va;
    va_start(va, fmt);
   1b6bc:	9201      	str	r2, [sp, #4]
    int rv = vfprintf(f, fmt, va);
   1b6be:	f7ff fff3 	bl	1b6a8 <vfprintf>
    va_end(va);
    return rv;
}
   1b6c2:	b002      	add	sp, #8
   1b6c4:	f85d eb04 	ldr.w	lr, [sp], #4
   1b6c8:	b003      	add	sp, #12
   1b6ca:	4770      	bx	lr

0001b6cc <printf>:

int printf(const char *fmt, ...)
{
   1b6cc:	b40f      	push	{r0, r1, r2, r3}
   1b6ce:	b500      	push	{lr}
   1b6d0:	b083      	sub	sp, #12
   1b6d2:	aa04      	add	r2, sp, #16
   1b6d4:	f852 1b04 	ldr.w	r1, [r2], #4
    va_list va;
    va_start(va, fmt);
   1b6d8:	9201      	str	r2, [sp, #4]
    int rv = vfprintf(stdout, fmt, va);
   1b6da:	4b04      	ldr	r3, [pc, #16]	; (1b6ec <printf+0x20>)
   1b6dc:	6818      	ldr	r0, [r3, #0]
   1b6de:	f7ff ffe3 	bl	1b6a8 <vfprintf>
    va_end(va);
    return rv;
}
   1b6e2:	b003      	add	sp, #12
   1b6e4:	f85d eb04 	ldr.w	lr, [sp], #4
   1b6e8:	b004      	add	sp, #16
   1b6ea:	4770      	bx	lr
   1b6ec:	0001bee4 	.word	0x0001bee4

0001b6f0 <vprintf>:

#include <stdio.h>
#include <stdarg.h>

int vprintf(const char *format, va_list ap)
{
   1b6f0:	b508      	push	{r3, lr}
   1b6f2:	460a      	mov	r2, r1
	return vfprintf(stdout, format, ap);
   1b6f4:	4601      	mov	r1, r0
   1b6f6:	4b02      	ldr	r3, [pc, #8]	; (1b700 <vprintf+0x10>)
   1b6f8:	6818      	ldr	r0, [r3, #0]
   1b6fa:	f7ff ffd5 	bl	1b6a8 <vfprintf>
}
   1b6fe:	bd08      	pop	{r3, pc}
   1b700:	0001bee4 	.word	0x0001bee4
   1b704:	30636461 	.word	0x30636461
   1b708:	00000000 	.word	0x00000000
   1b70c:	6c6c6548 	.word	0x6c6c6548
   1b710:	6f77206f 	.word	0x6f77206f
   1b714:	21646c72 	.word	0x21646c72
   1b718:	0000000a 	.word	0x0000000a
   1b71c:	75736552 	.word	0x75736552
   1b720:	203a746c 	.word	0x203a746c
   1b724:	000a6425 	.word	0x000a6425

0001b728 <g_AM_HAL_GPIO_DISABLE>:
   1b728:	00000003                                ....

0001b72c <g_ui8Bit76Capabilities>:
   1b72c:	02800101 80010180 80800101 80808080     ................
   1b73c:	80808080 80808008 01800180 80808080     ................
   1b74c:	80808080 01800402 01010401 80808080     ................
   1b75c:	00000101                                ....

0001b760 <g_ui8Inpen>:
   1b760:	62272323 108703a1 e1005303 55418151     ##'b.....S..Q.AU
   1b770:	4080c405 4140b101 31a03114 1180f100     ...@..@A.1.1....
   1b780:	11c12191 304511e5 31300037 40007100     .!....E07.01.q.@
   1b790:	00003130                                01..

0001b794 <g_ui8NCEtable>:
   1b794:	13524232 60221202 21534333 20504030     2BR..."`3CS!0@P 
   1b7a4:	11514131 ffffffff ffffffff 60514131     1AQ.........1AQ`
   1b7b4:	00504030 23534333 60524232 30201000     0@P.3CS#2BR`.. 0
   1b7c4:	61504030 01514131 42221202 60231303     0@Pa1AQ..."B..#`
   1b7d4:	50201000 41211101 32221202 60331303     .. P..!A.."2..3`
   1b7e4:	21514131 22524232 03534333 40201000     1AQ!2BR"3CS... @
   1b7f4:	51211101 02524232 13534333 10504030     ..!Q2BR.3CS.0@P.
   1b804:	60514131 12524232 03534333 40201000     1AQ`2BR.3CS... @
   1b814:	61211101 52221202 33231303 30201000     ..!a.."R..#3.. 0
   1b824:	61514131 02524232 53331303 ffffffff     1AQa2BR...3S....
   1b834:	ffffffff 61211101 50201000 61211101     ......!a.. P..!a
   1b844:	52221202 13534333 61504030 31211101     .."R3CS.0@Pa..!1
   1b854:	32221202 43231303                       .."2..#C

0001b85c <g_ui8nCEpins>:
   1b85c:	02070707 00080802 01020202 01010101     ................
   1b86c:	01010101 01010101 01010101 01010101     ................
   1b87c:	01010101 08010101 01010008 01010101     ................
   1b88c:	00000101 65737341 40207472 25783020     ....Assert @ 0x%
   1b89c:	00000a78 65737341 40207472 25783020     x...Assert @ 0x%
   1b8ac:	202d2078 253a7325 00000a64 61686e55     x - %s:%d...Unha
   1b8bc:	656c646e 6e692064 72726574 20747075     ndled interrupt 
   1b8cc:	646c2528 65202c29 70656378 6e6f6974     (%ld), exception
   1b8dc:	20707320 30257830 0a786c38 00000000      sp 0x%08lx.....
   1b8ec:	3a307220 30257830 20786c38 3a317220      r0:0x%08lx  r1:
   1b8fc:	30257830 20786c38 3a327220 30257830     0x%08lx  r2:0x%0
   1b90c:	20786c38 3a337220 30257830 0a786c38     8lx  r3:0x%08lx.
   1b91c:	00000000 3a347220 30257830 20786c38     .... r4:0x%08lx 
   1b92c:	3a357220 30257830 20786c38 3a367220      r5:0x%08lx  r6:
   1b93c:	30257830 20786c38 3a377220 30257830     0x%08lx  r7:0x%0
   1b94c:	0a786c38 00000000 3a387220 30257830     8lx..... r8:0x%0
   1b95c:	20786c38 3a397220 30257830 20786c38     8lx  r9:0x%08lx 
   1b96c:	3a303172 30257830 20786c38 3a313172     r10:0x%08lx r11:
   1b97c:	30257830 0a786c38 00000000 3a323172     0x%08lx.....r12:
   1b98c:	30257830 20786c38 3a726c20 30257830     0x%08lx  lr:0x%0
   1b99c:	20786c38 3a637020 30257830 20786c38     8lx  pc:0x%08lx 
   1b9ac:	3a727370 30257830 0a786c38 00000000     psr:0x%08lx.....
   1b9bc:	52534349 2578303a 786c3830 53464820     ICSR:0x%08lx HFS
   1b9cc:	78303a52 6c383025 46432078 303a5253     R:0x%08lx CFSR:0
   1b9dc:	38302578 000a786c 52414642 2578303a     x%08lx..BFAR:0x%
   1b9ec:	786c3830 464d4d20 303a5241 38302578     08lx MMFAR:0x%08
   1b9fc:	000a786c 656c6469 00000000 6e69616d     lx..idle....main
   1ba0c:	00000000 7379736d 0000315f 6c363025     ....msys_1..%06l
   1ba1c:	00002075 74726175 00000030 3d73745b     u ..uart0...[ts=
   1ba2c:	756c6c25 202c7375 3d646f6d 6c207525     %lluus, mod=%u l
   1ba3c:	6c657665 2075253d 00000000 303d6869     evel=%u ....ih=0
   1ba4c:	25782578 25782578 00000078 0000005d     x%x%x%x%x...]...
   1ba5c:	736e6f63 00656c6f                       console.

0001ba64 <log_console_handler>:
   1ba64:	00000000 00016bc9 00000000 00016ca5     .....k.......l..
   1ba74:	00016c65 00000000 00000000 00016bcd     el...........k..
   1ba84:	00000000 00016bd1 00000000 6c646f6d     .....k......modl
   1ba94:	6d5f676f 69707061 705f676e 006c6f6f     og_mapping_pool.

0001baa4 <sysflash_map_dflt>:
   1baa4:	00000000 000c0000 00008000 00000001     ................
   1bab4:	00014000 00038000 00000002 0004c000     .@..............
   1bac4:	00038000 00000003 00084000 00002000     .........@... ..
   1bad4:	00000010 00086000 00004000 00000011     .....`...@......
   1bae4:	0008a000 00004000 68323025 00007868     .....@..%02hhx..
   1baf4:	00006325 0063255c 3025755c 5c586c34     %c..\%c.\u%04lX\
   1bb04:	34302575 0000586c 3025755c 00586c34     u%04lX..\u%04lX.
   1bb14:	0000007b 0000005b 0000007d 736c6166     {...[...}...fals
   1bb24:	00000065 65757274 00000000 0000205f     e...true...._ ..
   1bb34:	756c6c25 00000000 6c6c252d 00000075     %llu....-%llu...
   1bb44:	3438312d 34373634 33373034 35393037     -184467440737095
   1bb54:	31363135 00000036 00002768 00000027     51616...h'..'...
   1bb64:	00000022 756c6c25 00000028 00000029     "...%llu(...)...
   1bb74:	706d6973 2528656c 29756868 00000000     simple(%hhu)....
   1bb84:	6c6c756e 00000000 65646e75 656e6966     null....undefine
   1bb94:	00000064 61766e69 0064696c 0000202c     d...invalid., ..
   1bba4:	00007325 0000203a                       %s..: ..

0001bbac <hal_bsp_i2c0m_cfg>:
   1bbac:	00000605                                ....

0001bbb0 <hal_bsp_spi1m_cfg>:
   1bbb0:	0e090a08                                ....

0001bbb4 <os_bsp_uart0_cfg>:
   1bbb4:	26251716                                ..%&

0001bbb8 <apollo3_adc_funcs>:
   1bbb8:	000183b5 000182b9 000182d1 00018235     ............5...
   1bbc8:	000181b9 00018181 00018135              ........5...

0001bbd4 <g_ui32TMRAddrTbl>:
   1bbd4:	40008000 40008020 40008040 40008060     ...@ ..@@..@`..@
   1bbe4:	40008080 400080a0 400080c0 400080e0     ...@...@...@...@

0001bbf4 <g_ui8TmrClkSrcMask>:
   1bbf4:	01030f0f 00000101 00000000 00000000     ................
   1bc04:	00000000 0f0f0f0f 0f0f0f0f 0000000f     ................

0001bc14 <am_hal_pwrctrl_peripheral_control>:
	...
   1bc20:	00000001 00000004 00000004 00000002     ................
   1bc30:	00000008 00000008 00000004 00000008     ................
   1bc40:	00000008 00000008 00000008 00000008     ................
   1bc50:	00000010 00000010 00000010 00000020     ............ ...
   1bc60:	00000010 00000010 00000040 00000010     ........@.......
   1bc70:	00000010 00000080 00000004 00000004     ................
   1bc80:	00000100 00000004 00000004 00000200     ................
   1bc90:	00000020 00000020 00000400 00000004      ... ...........
   1bca0:	00000004 00000800 00000040 00000040     ........@...@...
   1bcb0:	00001000 00000080 00000080 00002000     ............. ..
   1bcc0:	00000100 00000100                       ........

0001bcc8 <apollo3_flash_dev>:
   1bcc8:	0001bce0 00000000 00100000 00000080     ................
   1bcd8:	00000001 000000ff                       ........

0001bce0 <apollo3_flash_funcs>:
   1bce0:	00019419 0001936d 00019309 000192f5     ....m...........
   1bcf0:	00000000 00019303 00000000              ............

0001bcfc <apollo3_timer_tbl_hfrc>:
   1bcfc:	00002ee0 0000000a 0000b798 00000008     ................
   1bd0c:	0002dc6c 00000006 002dc6c0 00000004     l.........-.....
   1bd1c:	00b71b00 00000002 00000000 00000000     ................

0001bd2c <apollo3_timer_tbl_lfrc>:
   1bd2c:	00000001 00000018 00000020 00000016     ........ .......
   1bd3c:	00000200 00000014 00000400 0000001a     ................
	...

0001bd54 <apollo3_timer_tbl_xt>:
   1bd54:	00000100 00000012 00000800 00000010     ................
   1bd64:	00004000 0000000e 00008000 0000000c     .@..............
	...

0001bd7c <g_sUartConfig>:
   1bd7c:	0001c200 00000060 00000000 00000000     ....`...........
   1bd8c:	00000000 00000012 10002764 00000100     ........d'......
   1bd9c:	10002760 00000002                       `'......

0001bda4 <gAmHalCmdQReg>:
   1bda4:	50004294 50004298 500042ac 500042b0     .B.P.B.P.B.P.B.P
   1bdb4:	500042a8 00008000 5000429c 00000001     .B.P.....B.P....
   1bdc4:	00000004 00000002 50005294 50005298     .........R.P.R.P
   1bdd4:	500052ac 500052b0 500052a8 00008000     .R.P.R.P.R.P....
   1bde4:	5000529c 00000001 00000004 00000002     .R.P............
   1bdf4:	50006294 50006298 500062ac 500062b0     .b.P.b.P.b.P.b.P
   1be04:	500062a8 00008000 5000629c 00000001     .b.P.....b.P....
   1be14:	00000004 00000002 50007294 50007298     .........r.P.r.P
   1be24:	500072ac 500072b0 500072a8 00008000     .r.P.r.P.r.P....
   1be34:	5000729c 00000001 00000004 00000002     .r.P............
   1be44:	50008294 50008298 500082ac 500082b0     ...P...P...P...P
   1be54:	500082a8 00008000 5000829c 00000001     ...P.......P....
   1be64:	00000004 00000002 50009294 50009298     ...........P...P
   1be74:	500092ac 500092b0 500092a8 00008000     ...P...P...P....
   1be84:	5000929c 00000001 00000004 00000002     ...P............
   1be94:	500142a0 500142a8 500142c0 500142c4     .B.P.B.P.B.P.B.P
   1bea4:	500142b8 00004000 500142ac 00000001     .B.P.@...B.P....
   1beb4:	00000004 00000008 5000c248 5000c24c     ........H..PL..P
   1bec4:	5000c260 5000c264 5000c25c 00008000     `..Pd..P\..P....
   1bed4:	5000c250 00000001 00000004 00000002     P..P............

0001bee4 <stdout>:
   1bee4:	100001fc                                ....

/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky/app/apps/blinky/blinky.elf:     file format elf32-littlearm

arm-none-eabi-objdump: section '.rodata' mentioned in a -j option, but not found in any input file
   text	   data	    bss	    dec	    hex	filename
  32480	    264	  23988	  56732	   dd9c	/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky/app/apps/blinky/blinky.elf
