

================================================================
== Synthesis Summary Report of 'sink_from_aie'
================================================================
+ General Information: 
    * Date:           Fri Jun 28 08:29:54 2024
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        sink_from_aie
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: versal
    * Target device:  xcvc1902-vsvd1760-2MP-e-S
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |                  Modules                  |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |    |            |            |     |
    |                  & Loops                  |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |     LUT    | URAM|
    +-------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |+ sink_from_aie                            |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|   -|  1143 (~0%)|  1687 (~0%)|    -|
    | + sink_from_aie_Pipeline_VITIS_LOOP_24_1  |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|   -|    66 (~0%)|   131 (~0%)|    -|
    |  o VITIS_LOOP_24_1                        |       -|   2.43|        -|       -|         2|        1|     -|       yes|     -|   -|           -|           -|    -|
    +-------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem1 | 32 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | output_r_1 | 0x10   | 32    | W      | Data signal of output_r          |                                                                                    |
| s_axi_control | output_r_2 | 0x14   | 32    | W      | Data signal of output_r          |                                                                                    |
| s_axi_control | size       | 0x1c   | 32    | W      | Data signal of size              |                                                                                    |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* AXIS
+--------------+---------------+-------+--------+--------+
| Interface    | Register Mode | TDATA | TREADY | TVALID |
+--------------+---------------+-------+--------+--------+
| input_stream | both          | 32    | 1      | 1      |
+--------------+---------------+-------+--------+--------+

* Other Ports
+-------------+----------+
| Interface   | Bitwidth |
+-------------+----------+
| event_done  | 1        |
| event_start | 1        |
+-------------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+-----------------+
| Argument     | Direction | Datatype        |
+--------------+-----------+-----------------+
| input_stream | in        | stream<int, 0>& |
| output       | out       | int*            |
| size         | in        | int             |
+--------------+-----------+-----------------+

* SW-to-HW Mapping
+--------------+---------------+-----------+----------+--------------------------------+
| Argument     | HW Interface  | HW Type   | HW Usage | HW Info                        |
+--------------+---------------+-----------+----------+--------------------------------+
| input_stream | input_stream  | interface |          |                                |
| output       | m_axi_gmem1   | interface |          |                                |
| output       | s_axi_control | interface | offset   |                                |
| size         | s_axi_control | register  |          | name=size offset=0x1c range=32 |
+--------------+---------------+-----------+----------+--------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+----------+-------+--------------------------------------------------------------------------------------+
| HW Interface | Loop            | Direction | Length   | Width | Location                                                                             |
+--------------+-----------------+-----------+----------+-------+--------------------------------------------------------------------------------------+
| m_axi_gmem1  | VITIS_LOOP_24_1 | write     | variable | 32    | /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp:24:26 |
+--------------+-----------------+-----------+----------+-------+--------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------+
| HW Interface | Variable | Loop            | Problem                                        | Resolution | Location                                                                             |
+--------------+----------+-----------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------+
| m_axi_gmem1  | output   | VITIS_LOOP_24_1 | Sequential access length is not divisible by 2 | 214-234    | /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp:24:26 |
+--------------+----------+-----------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                      | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------------------------+-----+--------+----------+-----+--------+---------+
| + sink_from_aie                           | 0   |        |          |     |        |         |
|  + sink_from_aie_Pipeline_VITIS_LOOP_24_1 | 0   |        |          |     |        |         |
|    add_ln24_fu_100_p2                     | -   |        | add_ln24 | add | fabric | 0       |
+-------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------------------------+------------------------------------------------+
| Type      | Options                                                       | Location                                       |
+-----------+---------------------------------------------------------------+------------------------------------------------+
| interface | axis port = input_stream                                      | ../../../sink_from_aie.cpp:12 in sink_from_aie |
| interface | m_axi port = output depth = 100 offset = slave bundle = gmem1 | ../../../sink_from_aie.cpp:15 in sink_from_aie |
| interface | s_axilite port = output bundle = control                      | ../../../sink_from_aie.cpp:16 in sink_from_aie |
| interface | s_axilite port = size bundle = control                        | ../../../sink_from_aie.cpp:19 in sink_from_aie |
| interface | s_axilite port = return bundle = control                      | ../../../sink_from_aie.cpp:20 in sink_from_aie |
+-----------+---------------------------------------------------------------+------------------------------------------------+


