

================================================================
== Vitis HLS Report for 'conv2_Pipeline_LOAD_INPUT_BH_L'
================================================================
* Date:           Sat Nov  4 22:41:51 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    48972|    48972|  0.490 ms|  0.490 ms|  48972|  48972|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LOAD_INPUT_BH_L  |    48970|    48970|        12|          1|          1|  48960|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%loop_index_i = alloca i32 1"   --->   Operation 15 'alloca' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bh = alloca i32 1"   --->   Operation 16 'alloca' 'bh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bin = alloca i32 1"   --->   Operation 18 'alloca' 'bin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten17 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln79_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %sext_ln79"   --->   Operation 20 'read' 'sext_ln79_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 21 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln79_cast = sext i19 %sext_ln79_read"   --->   Operation 22 'sext' 'sext_ln79_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_34, i32 0, i32 0, void @empty_36, i32 0, i32 512, void @empty_6, void @empty_31, void @empty_36, i32 16, i32 16, i32 256, i32 256, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten17"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %bin"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %bh"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %loop_index_i"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 %or_ln80_2, void %.exit" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 30 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%first_iter_01 = phi i1 1, void %newFuncRoot, i1 0, void %.exit"   --->   Operation 31 'phi' 'first_iter_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 32 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten17_load = load i16 %indvar_flatten17" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 33 'load' 'indvar_flatten17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln79 = icmp_eq  i16 %indvar_flatten17_load, i16 48960" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 35 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.85ns)   --->   "%add_ln79_3 = add i16 %indvar_flatten17_load, i16 1" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 36 'add' 'add_ln79_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.inc12.i, void %_Z20load_input_buffer_c2PA3_A255_fPA255_S_ii.exit.exitStub" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 37 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%loop_index_i_load = load i8 %loop_index_i"   --->   Operation 38 'load' 'loop_index_i_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bin_load = load i7 %bin" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 39 'load' 'bin_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln79 = add i7 %bin_load, i7 1" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 40 'add' 'add_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%icmp_ln80 = icmp_eq  i10 %indvar_flatten_load, i10 765" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 41 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln80)   --->   "%or_ln79 = or i1 %icmp_ln80, i1 %first_iter_01" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 42 'or' 'or_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.36ns)   --->   "%select_ln79_1 = select i1 %icmp_ln80, i7 %add_ln79, i7 %bin_load" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 43 'select' 'select_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i7 %select_ln79_1" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 44 'zext' 'zext_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.49ns)   --->   "%mul_ln79 = mul i25 %zext_ln79, i25 260100" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 45 'mul' 'mul_ln79' <Predicate = (!icmp_ln79)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i25 %mul_ln79" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 46 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln79_1 = add i64 %zext_ln79_1, i64 %input_ftmap_read" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 47 'add' 'add_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln79_2 = add i64 %add_ln79_1, i64 %sext_ln79_cast" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 48 'add' 'add_ln79_2' <Predicate = (!icmp_ln79)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln80_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln79_2, i32 2, i32 63" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 49 'partselect' 'sext_ln80_mid2_v' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%xor_ln79 = xor i1 %icmp_ln80, i1 1" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 50 'xor' 'xor_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.76ns)   --->   "%exitcond8407 = icmp_eq  i8 %loop_index_i_load, i8 255"   --->   Operation 51 'icmp' 'exitcond8407' <Predicate = (!icmp_ln79)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln79 = and i1 %exitcond8407, i1 %xor_ln79" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 52 'and' 'and_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln80 = or i1 %and_ln79, i1 %or_ln79" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 53 'or' 'or_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%or_ln80_1 = or i1 %and_ln79, i1 %icmp_ln80" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 54 'or' 'or_ln80_1' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln80 = select i1 %or_ln80_1, i8 0, i8 %loop_index_i_load" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 55 'select' 'select_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln80_2)   --->   "%xor_ln80 = xor i1 %exitcond8407, i1 1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 56 'xor' 'xor_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln80_2)   --->   "%and_ln80 = and i1 %first_iter_0, i1 %xor_ln80" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 57 'and' 'and_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln80_2 = or i1 %icmp_ln80, i1 %and_ln80" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 58 'or' 'or_ln80_2' <Predicate = (!icmp_ln79)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %or_ln80, void %load-store-loop.i.split, void %new.body.for.body4.i" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 59 'br' 'br_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %or_ln80_2, void %for.first.iter.load-store-loop.i, void %for.first.iter.for.body4.i" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 60 'br' 'br_ln80' <Predicate = (!icmp_ln79 & or_ln80)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i.split"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln79 & or_ln80)> <Delay = 0.00>
ST_2 : Operation 62 [12/12] (1.89ns)   --->   "%empty_340 = urem i8 %select_ln80, i8 85" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 62 'urem' 'empty_340' <Predicate = (!icmp_ln79)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%select_ln80_cast = zext i8 %select_ln80" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 63 'zext' 'select_ln80_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.11ns)   --->   "%mul91 = mul i17 %select_ln80_cast, i17 386" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 64 'mul' 'mul91' <Predicate = (!icmp_ln79)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_cast = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul91, i32 15, i32 16" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 65 'partselect' 'p_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.73ns)   --->   "%switch_ln80 = switch i2 %p_cast, void %.case.2, i2 0, void %.case.0, i2 1, void %.case.1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 66 'switch' 'switch_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.73>
ST_2 : Operation 67 [1/1] (0.76ns)   --->   "%empty = add i8 %select_ln80, i8 1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 67 'add' 'empty' <Predicate = (!icmp_ln79)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln80_1 = add i10 %indvar_flatten_load, i10 1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 68 'add' 'add_ln80_1' <Predicate = (!icmp_ln79)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.40ns)   --->   "%select_ln80_2 = select i1 %icmp_ln80, i10 1, i10 %add_ln80_1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 69 'select' 'select_ln80_2' <Predicate = (!icmp_ln79)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln79 = store i16 %add_ln79_3, i16 %indvar_flatten17" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 70 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.42>
ST_2 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln79 = store i7 %select_ln79_1, i7 %bin" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 71 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.42>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln80 = store i10 %select_ln80_2, i10 %indvar_flatten" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 72 'store' 'store_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.42>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln80 = store i8 %empty, i8 %loop_index_i" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 73 'store' 'store_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.42>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln79_1 = sext i62 %sext_ln80_mid2_v" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 75 'sext' 'sext_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln79_1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 76 'getelementptr' 'i2_addr' <Predicate = (or_ln80 & or_ln80_2)> <Delay = 0.00>
ST_3 : Operation 77 [8/8] (7.30ns)   --->   "%empty_343 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 77 'readreq' 'empty_343' <Predicate = (or_ln80 & or_ln80_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 78 [11/12] (1.89ns)   --->   "%empty_340 = urem i8 %select_ln80, i8 85" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 78 'urem' 'empty_340' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%i2_addr_2 = getelementptr i32 %i2, i64 %sext_ln79_1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 79 'getelementptr' 'i2_addr_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 80 [7/8] (7.30ns)   --->   "%empty_343 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 80 'readreq' 'empty_343' <Predicate = (or_ln80 & or_ln80_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 81 [10/12] (1.89ns)   --->   "%empty_340 = urem i8 %select_ln80, i8 85" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 81 'urem' 'empty_340' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 82 [6/8] (7.30ns)   --->   "%empty_343 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 82 'readreq' 'empty_343' <Predicate = (or_ln80 & or_ln80_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 83 [9/12] (1.89ns)   --->   "%empty_340 = urem i8 %select_ln80, i8 85" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 83 'urem' 'empty_340' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 84 [5/8] (7.30ns)   --->   "%empty_343 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 84 'readreq' 'empty_343' <Predicate = (or_ln80 & or_ln80_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 85 [8/12] (1.89ns)   --->   "%empty_340 = urem i8 %select_ln80, i8 85" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 85 'urem' 'empty_340' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 86 [4/8] (7.30ns)   --->   "%empty_343 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 86 'readreq' 'empty_343' <Predicate = (or_ln80 & or_ln80_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 87 [7/12] (1.89ns)   --->   "%empty_340 = urem i8 %select_ln80, i8 85" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 87 'urem' 'empty_340' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 88 [3/8] (7.30ns)   --->   "%empty_343 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 88 'readreq' 'empty_343' <Predicate = (or_ln80 & or_ln80_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 89 [6/12] (1.89ns)   --->   "%empty_340 = urem i8 %select_ln80, i8 85" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 89 'urem' 'empty_340' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 90 [2/8] (7.30ns)   --->   "%empty_343 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 90 'readreq' 'empty_343' <Predicate = (or_ln80 & or_ln80_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 91 [5/12] (1.89ns)   --->   "%empty_340 = urem i8 %select_ln80, i8 85" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 91 'urem' 'empty_340' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 92 [1/8] (7.30ns)   --->   "%empty_343 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 92 'readreq' 'empty_343' <Predicate = (or_ln80 & or_ln80_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln80 = br void %for.first.iter.load-store-loop.i" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 93 'br' 'br_ln80' <Predicate = (or_ln80 & or_ln80_2)> <Delay = 0.00>
ST_10 : Operation 94 [4/12] (1.89ns)   --->   "%empty_340 = urem i8 %select_ln80, i8 85" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 94 'urem' 'empty_340' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.89>
ST_11 : Operation 95 [3/12] (1.89ns)   --->   "%empty_340 = urem i8 %select_ln80, i8 85" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 95 'urem' 'empty_340' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 96 [2/12] (1.89ns)   --->   "%empty_340 = urem i8 %select_ln80, i8 85" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 96 'urem' 'empty_340' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (7.30ns)   --->   "%i2_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i2_addr_2" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 97 'read' 'i2_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 131 'ret' 'ret_ln0' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.90>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%bh_load = load i2 %bh" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 98 'load' 'bh_load' <Predicate = (!icmp_ln79 & !icmp_ln80)> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_INPUT_BH_L_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48960, i64 48960, i64 48960"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.17ns)   --->   "%select_ln79 = select i1 %icmp_ln80, i2 0, i2 %bh_load" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 101 'select' 'select_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%select_ln79_1_cast = zext i7 %select_ln79_1" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 102 'zext' 'select_ln79_1_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %select_ln79_1, i2 0" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 103 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_58_cast = zext i9 %tmp_s" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 104 'zext' 'tmp_58_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.77ns)   --->   "%empty_344 = sub i10 %tmp_58_cast, i10 %select_ln79_1_cast" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 105 'sub' 'empty_344' <Predicate = (!icmp_ln79)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln79_2 = sext i10 %empty_344" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 106 'sext' 'sext_ln79_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.54ns)   --->   "%add_ln80 = add i2 %select_ln79, i2 1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 108 'add' 'add_ln80' <Predicate = (!icmp_ln79 & and_ln79)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @BH_L_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.17ns)   --->   "%select_ln80_1 = select i1 %and_ln79, i2 %add_ln80, i2 %select_ln79" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 110 'select' 'select_ln80_1' <Predicate = (!icmp_ln79)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%select_ln80_1_cast = zext i2 %select_ln80_1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 111 'zext' 'select_ln80_1_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.78ns)   --->   "%empty_345 = add i11 %sext_ln79_2, i11 %select_ln80_1_cast" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 112 'add' 'empty_345' <Predicate = (!icmp_ln79)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%p_cast2 = sext i11 %empty_345" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 113 'sext' 'p_cast2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (2.14ns)   --->   "%empty_346 = mul i14 %p_cast2, i14 85" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 114 'mul' 'empty_346' <Predicate = (!icmp_ln79)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 115 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 116 [1/12] (1.89ns)   --->   "%empty_340 = urem i8 %select_ln80, i8 85" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 116 'urem' 'empty_340' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%p_cast4 = zext i8 %empty_340" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 117 'zext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.83ns)   --->   "%empty_341 = add i14 %empty_346, i14 %p_cast4" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 118 'add' 'empty_341' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%p_cast6 = zext i14 %empty_341" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 119 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_21 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i64 0, i64 %p_cast6" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 120 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_22 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i64 0, i64 %p_cast6" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 121 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_23 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i64 0, i64 %p_cast6" [src/conv2.cpp:79->src/conv2.cpp:34]   --->   Operation 122 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%empty_342 = bitcast i32 %i2_addr_2_read" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 123 'bitcast' 'empty_342' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (1.23ns)   --->   "%store_ln80 = store i32 %empty_342, i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_22" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 124 'store' 'store_ln80' <Predicate = (p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 125 'br' 'br_ln0' <Predicate = (p_cast == 1)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (1.23ns)   --->   "%store_ln80 = store i32 %empty_342, i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_21" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 126 'store' 'store_ln80' <Predicate = (p_cast == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 127 'br' 'br_ln0' <Predicate = (p_cast == 0)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln80 = store i32 %empty_342, i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_23" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 128 'store' 'store_ln80' <Predicate = (p_cast != 0 & p_cast != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 129 'br' 'br_ln0' <Predicate = (p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.42ns)   --->   "%store_ln80 = store i2 %select_ln80_1, i2 %bh" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 130 'store' 'store_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.42>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln79]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index_i                                              (alloca           ) [ 01100000000000]
bh                                                        (alloca           ) [ 01111111111111]
indvar_flatten                                            (alloca           ) [ 01100000000000]
bin                                                       (alloca           ) [ 01100000000000]
indvar_flatten17                                          (alloca           ) [ 01100000000000]
sext_ln79_read                                            (read             ) [ 00000000000000]
input_ftmap_read                                          (read             ) [ 01100000000000]
sext_ln79_cast                                            (sext             ) [ 01100000000000]
specinterface_ln0                                         (specinterface    ) [ 00000000000000]
store_ln0                                                 (store            ) [ 00000000000000]
store_ln0                                                 (store            ) [ 00000000000000]
store_ln0                                                 (store            ) [ 00000000000000]
store_ln0                                                 (store            ) [ 00000000000000]
store_ln0                                                 (store            ) [ 00000000000000]
br_ln0                                                    (br               ) [ 01100000000000]
first_iter_0                                              (phi              ) [ 01100000000000]
first_iter_01                                             (phi              ) [ 01100000000000]
indvar_flatten_load                                       (load             ) [ 00000000000000]
indvar_flatten17_load                                     (load             ) [ 00000000000000]
specpipeline_ln0                                          (specpipeline     ) [ 00000000000000]
icmp_ln79                                                 (icmp             ) [ 01111111111111]
add_ln79_3                                                (add              ) [ 00000000000000]
br_ln79                                                   (br               ) [ 00000000000000]
loop_index_i_load                                         (load             ) [ 00000000000000]
bin_load                                                  (load             ) [ 00000000000000]
add_ln79                                                  (add              ) [ 00000000000000]
icmp_ln80                                                 (icmp             ) [ 01011111111111]
or_ln79                                                   (or               ) [ 00000000000000]
select_ln79_1                                             (select           ) [ 01011111111111]
zext_ln79                                                 (zext             ) [ 00000000000000]
mul_ln79                                                  (mul              ) [ 00000000000000]
zext_ln79_1                                               (zext             ) [ 00000000000000]
add_ln79_1                                                (add              ) [ 00000000000000]
add_ln79_2                                                (add              ) [ 00000000000000]
sext_ln80_mid2_v                                          (partselect       ) [ 01010000000000]
xor_ln79                                                  (xor              ) [ 00000000000000]
exitcond8407                                              (icmp             ) [ 00000000000000]
and_ln79                                                  (and              ) [ 01011111111111]
or_ln80                                                   (or               ) [ 01111111111000]
or_ln80_1                                                 (or               ) [ 00000000000000]
select_ln80                                               (select           ) [ 01011111111111]
xor_ln80                                                  (xor              ) [ 00000000000000]
and_ln80                                                  (and              ) [ 00000000000000]
or_ln80_2                                                 (or               ) [ 01111111111000]
br_ln80                                                   (br               ) [ 00000000000000]
br_ln80                                                   (br               ) [ 00000000000000]
br_ln0                                                    (br               ) [ 00000000000000]
select_ln80_cast                                          (zext             ) [ 00000000000000]
mul91                                                     (mul              ) [ 00000000000000]
p_cast                                                    (partselect       ) [ 01011111111111]
switch_ln80                                               (switch           ) [ 00000000000000]
empty                                                     (add              ) [ 00000000000000]
add_ln80_1                                                (add              ) [ 00000000000000]
select_ln80_2                                             (select           ) [ 00000000000000]
store_ln79                                                (store            ) [ 00000000000000]
store_ln79                                                (store            ) [ 00000000000000]
store_ln80                                                (store            ) [ 00000000000000]
store_ln80                                                (store            ) [ 00000000000000]
br_ln0                                                    (br               ) [ 01100000000000]
sext_ln79_1                                               (sext             ) [ 00000000000000]
i2_addr                                                   (getelementptr    ) [ 01001111111000]
i2_addr_2                                                 (getelementptr    ) [ 01001111111110]
empty_343                                                 (readreq          ) [ 00000000000000]
br_ln80                                                   (br               ) [ 00000000000000]
i2_addr_2_read                                            (read             ) [ 01000000000001]
bh_load                                                   (load             ) [ 00000000000000]
specloopname_ln0                                          (specloopname     ) [ 00000000000000]
speclooptripcount_ln0                                     (speclooptripcount) [ 00000000000000]
select_ln79                                               (select           ) [ 00000000000000]
select_ln79_1_cast                                        (zext             ) [ 00000000000000]
tmp_s                                                     (bitconcatenate   ) [ 00000000000000]
tmp_58_cast                                               (zext             ) [ 00000000000000]
empty_344                                                 (sub              ) [ 00000000000000]
sext_ln79_2                                               (sext             ) [ 00000000000000]
specpipeline_ln0                                          (specpipeline     ) [ 00000000000000]
add_ln80                                                  (add              ) [ 00000000000000]
specloopname_ln0                                          (specloopname     ) [ 00000000000000]
select_ln80_1                                             (select           ) [ 00000000000000]
select_ln80_1_cast                                        (zext             ) [ 00000000000000]
empty_345                                                 (add              ) [ 00000000000000]
p_cast2                                                   (sext             ) [ 00000000000000]
empty_346                                                 (mul              ) [ 00000000000000]
specpipeline_ln0                                          (specpipeline     ) [ 00000000000000]
empty_340                                                 (urem             ) [ 00000000000000]
p_cast4                                                   (zext             ) [ 00000000000000]
empty_341                                                 (add              ) [ 00000000000000]
p_cast6                                                   (zext             ) [ 00000000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_i_21 (getelementptr    ) [ 00000000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_i_22 (getelementptr    ) [ 00000000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_i_23 (getelementptr    ) [ 00000000000000]
empty_342                                                 (bitcast          ) [ 00000000000000]
store_ln80                                                (store            ) [ 00000000000000]
br_ln0                                                    (br               ) [ 00000000000000]
store_ln80                                                (store            ) [ 00000000000000]
br_ln0                                                    (br               ) [ 00000000000000]
store_ln80                                                (store            ) [ 00000000000000]
br_ln0                                                    (br               ) [ 00000000000000]
store_ln80                                                (store            ) [ 00000000000000]
ret_ln0                                                   (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln79">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOAD_INPUT_BH_L_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="BH_L_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="loop_index_i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="bh_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bh/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="bin_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bin/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten17_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten17/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sext_ln79_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="19" slack="0"/>
<pin id="132" dir="0" index="1" bw="19" slack="0"/>
<pin id="133" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln79_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_ftmap_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_readreq_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="11" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_343/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i2_addr_2_read_read_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="9"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i2_addr_2_read/12 "/>
</bind>
</comp>

<comp id="154" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_21_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="14" slack="0"/>
<pin id="158" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_i_21/13 "/>
</bind>
</comp>

<comp id="161" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_22_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="14" slack="0"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_i_22/13 "/>
</bind>
</comp>

<comp id="168" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_23_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="14" slack="0"/>
<pin id="172" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_i_23/13 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln80_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/13 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln80_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="14" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/13 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln80_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/13 "/>
</bind>
</comp>

<comp id="193" class="1005" name="first_iter_0_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="first_iter_0_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="first_iter_01_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_01 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="first_iter_01_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_01/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln79_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="19" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79_cast/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln0_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="7" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="10" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln0_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="2" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln0_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="indvar_flatten_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="1"/>
<pin id="247" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="indvar_flatten17_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="1"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten17_load/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln79_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln79_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_3/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="loop_index_i_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="1"/>
<pin id="265" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_i_load/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="bin_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="1"/>
<pin id="268" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bin_load/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln79_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln80_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="10" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="or_ln79_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln79_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="7" slack="0"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln79_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="mul_ln79_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="0" index="1" bw="19" slack="0"/>
<pin id="302" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln79_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="25" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln79_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="25" slack="0"/>
<pin id="311" dir="0" index="1" bw="64" slack="1"/>
<pin id="312" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln79_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="0" index="1" bw="19" slack="1"/>
<pin id="317" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_2/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sext_ln80_mid2_v_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="62" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="3" slack="0"/>
<pin id="323" dir="0" index="3" bw="7" slack="0"/>
<pin id="324" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln80_mid2_v/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="xor_ln79_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="exitcond8407_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8407/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="and_ln79_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="or_ln80_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln80/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="or_ln80_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln80_1/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln80_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="8" slack="0"/>
<pin id="363" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="xor_ln80_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln80/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="and_ln80_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="or_ln80_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln80_2/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="empty_340/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln80_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln80_cast/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="mul91_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="10" slack="0"/>
<pin id="398" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul91/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="0"/>
<pin id="403" dir="0" index="1" bw="17" slack="0"/>
<pin id="404" dir="0" index="2" bw="5" slack="0"/>
<pin id="405" dir="0" index="3" bw="6" slack="0"/>
<pin id="406" dir="1" index="4" bw="2" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="empty_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln80_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="select_ln80_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="10" slack="0"/>
<pin id="427" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_2/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln79_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="1"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln79_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="0" index="1" bw="7" slack="1"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln80_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="0"/>
<pin id="443" dir="0" index="1" bw="10" slack="1"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln80_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="1"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sext_ln79_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="62" slack="1"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79_1/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="i2_addr_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="62" slack="0"/>
<pin id="457" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="i2_addr_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="62" slack="0"/>
<pin id="464" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr_2/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="bh_load_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="12"/>
<pin id="469" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bh_load/13 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln79_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="11"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="2" slack="0"/>
<pin id="474" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/13 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln79_1_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="7" slack="11"/>
<pin id="479" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln79_1_cast/13 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_s_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="0"/>
<pin id="482" dir="0" index="1" bw="7" slack="11"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_58_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="9" slack="0"/>
<pin id="489" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58_cast/13 "/>
</bind>
</comp>

<comp id="491" class="1004" name="empty_344_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="9" slack="0"/>
<pin id="493" dir="0" index="1" bw="7" slack="0"/>
<pin id="494" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_344/13 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln79_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="10" slack="0"/>
<pin id="499" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79_2/13 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln80_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/13 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln80_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="11"/>
<pin id="509" dir="0" index="1" bw="2" slack="0"/>
<pin id="510" dir="0" index="2" bw="2" slack="0"/>
<pin id="511" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_1/13 "/>
</bind>
</comp>

<comp id="514" class="1004" name="select_ln80_1_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln80_1_cast/13 "/>
</bind>
</comp>

<comp id="518" class="1004" name="empty_345_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="10" slack="0"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_345/13 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_cast2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="0"/>
<pin id="526" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast2/13 "/>
</bind>
</comp>

<comp id="528" class="1004" name="empty_346_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="11" slack="0"/>
<pin id="530" dir="0" index="1" bw="8" slack="0"/>
<pin id="531" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_346/13 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_cast4_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4/13 "/>
</bind>
</comp>

<comp id="538" class="1004" name="empty_341_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="14" slack="0"/>
<pin id="540" dir="0" index="1" bw="8" slack="0"/>
<pin id="541" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_341/13 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_cast6_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="14" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/13 "/>
</bind>
</comp>

<comp id="551" class="1004" name="empty_342_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_342/13 "/>
</bind>
</comp>

<comp id="557" class="1004" name="store_ln80_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="2" slack="0"/>
<pin id="559" dir="0" index="1" bw="2" slack="12"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/13 "/>
</bind>
</comp>

<comp id="562" class="1005" name="loop_index_i_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_i "/>
</bind>
</comp>

<comp id="569" class="1005" name="bh_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="0"/>
<pin id="571" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="576" class="1005" name="indvar_flatten_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="0"/>
<pin id="578" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="583" class="1005" name="bin_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="0"/>
<pin id="585" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="bin "/>
</bind>
</comp>

<comp id="590" class="1005" name="indvar_flatten17_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="0"/>
<pin id="592" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten17 "/>
</bind>
</comp>

<comp id="597" class="1005" name="input_ftmap_read_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="1"/>
<pin id="599" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="602" class="1005" name="sext_ln79_cast_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="1"/>
<pin id="604" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln79_cast "/>
</bind>
</comp>

<comp id="607" class="1005" name="icmp_ln79_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="611" class="1005" name="icmp_ln80_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="11"/>
<pin id="613" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="616" class="1005" name="select_ln79_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="11"/>
<pin id="618" dir="1" index="1" bw="7" slack="11"/>
</pin_list>
<bind>
<opset="select_ln79_1 "/>
</bind>
</comp>

<comp id="622" class="1005" name="sext_ln80_mid2_v_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="62" slack="1"/>
<pin id="624" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln80_mid2_v "/>
</bind>
</comp>

<comp id="627" class="1005" name="and_ln79_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="11"/>
<pin id="629" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="and_ln79 "/>
</bind>
</comp>

<comp id="632" class="1005" name="or_ln80_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln80 "/>
</bind>
</comp>

<comp id="636" class="1005" name="select_ln80_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="1"/>
<pin id="638" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln80 "/>
</bind>
</comp>

<comp id="641" class="1005" name="or_ln80_2_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="or_ln80_2 "/>
</bind>
</comp>

<comp id="646" class="1005" name="p_cast_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="2" slack="11"/>
<pin id="648" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="650" class="1005" name="i2_addr_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i2_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="i2_addr_2_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="9"/>
<pin id="657" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="i2_addr_2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="i2_addr_2_read_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i2_addr_2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="88" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="90" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="92" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="108" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="108" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="108" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="161" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="154" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="168" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="50" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="130" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="38" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="248" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="245" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="62" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="208" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="275" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="269" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="266" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="64" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="309" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="66" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="314" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="68" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="70" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="333"><net_src comp="275" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="48" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="263" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="72" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="329" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="281" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="341" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="275" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="46" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="263" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="335" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="48" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="197" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="275" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="359" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="74" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="359" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="76" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="407"><net_src comp="78" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="395" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="80" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="32" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="415"><net_src comp="359" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="84" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="245" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="86" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="275" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="86" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="417" pin="2"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="257" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="287" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="423" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="411" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="458"><net_src comp="0" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="460"><net_src comp="454" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="465"><net_src comp="0" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="451" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="475"><net_src comp="44" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="467" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="485"><net_src comp="102" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="44" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="490"><net_src comp="480" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="477" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="470" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="82" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="513"><net_src comp="470" pin="3"/><net_sink comp="507" pin=2"/></net>

<net id="517"><net_src comp="507" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="497" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="106" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="385" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="528" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="550"><net_src comp="544" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="554"><net_src comp="551" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="561"><net_src comp="507" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="110" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="572"><net_src comp="114" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="579"><net_src comp="118" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="586"><net_src comp="122" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="593"><net_src comp="126" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="596"><net_src comp="590" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="600"><net_src comp="136" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="605"><net_src comp="216" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="610"><net_src comp="251" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="275" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="619"><net_src comp="287" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="625"><net_src comp="319" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="630"><net_src comp="341" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="635"><net_src comp="347" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="359" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="644"><net_src comp="379" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="649"><net_src comp="401" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="454" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="658"><net_src comp="461" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="663"><net_src comp="149" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="551" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i_2 | {13 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i_1 | {13 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i | {13 }
 - Input state : 
	Port: conv2_Pipeline_LOAD_INPUT_BH_L : i2 | {3 4 5 6 7 8 9 10 12 }
	Port: conv2_Pipeline_LOAD_INPUT_BH_L : input_ftmap | {1 }
	Port: conv2_Pipeline_LOAD_INPUT_BH_L : sext_ln79 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln79 : 1
		add_ln79_3 : 1
		br_ln79 : 2
		add_ln79 : 1
		icmp_ln80 : 1
		or_ln79 : 2
		select_ln79_1 : 2
		zext_ln79 : 3
		mul_ln79 : 4
		zext_ln79_1 : 5
		add_ln79_1 : 6
		add_ln79_2 : 7
		sext_ln80_mid2_v : 8
		xor_ln79 : 2
		exitcond8407 : 1
		and_ln79 : 2
		or_ln80 : 2
		or_ln80_1 : 2
		select_ln80 : 2
		xor_ln80 : 2
		and_ln80 : 2
		or_ln80_2 : 2
		br_ln80 : 2
		br_ln80 : 2
		empty_340 : 3
		select_ln80_cast : 3
		mul91 : 4
		p_cast : 5
		switch_ln80 : 6
		empty : 3
		add_ln80_1 : 1
		select_ln80_2 : 2
		store_ln79 : 2
		store_ln79 : 3
		store_ln80 : 3
		store_ln80 : 4
	State 3
		i2_addr : 1
		empty_343 : 2
		i2_addr_2 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		select_ln79 : 1
		tmp_58_cast : 1
		empty_344 : 2
		sext_ln79_2 : 3
		add_ln80 : 2
		select_ln80_1 : 3
		select_ln80_1_cast : 4
		empty_345 : 5
		p_cast2 : 6
		empty_346 : 7
		p_cast4 : 1
		empty_341 : 8
		p_cast6 : 9
		conv2_float_255_255_float_64_1_1_float_float_255_255_i_21 : 10
		conv2_float_255_255_float_64_1_1_float_float_255_255_i_22 : 10
		conv2_float_255_255_float_64_1_1_float_float_255_255_i_23 : 10
		store_ln80 : 11
		store_ln80 : 11
		store_ln80 : 11
		store_ln80 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   urem   |          grp_fu_385          |    0    |   189   |   106   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln79_3_fu_257      |    0    |    0    |    23   |
|          |        add_ln79_fu_269       |    0    |    0    |    14   |
|          |       add_ln79_1_fu_309      |    0    |    0    |    64   |
|          |       add_ln79_2_fu_314      |    0    |    0    |    64   |
|    add   |         empty_fu_411         |    0    |    0    |    15   |
|          |       add_ln80_1_fu_417      |    0    |    0    |    17   |
|          |        add_ln80_fu_501       |    0    |    0    |    9    |
|          |       empty_345_fu_518       |    0    |    0    |    17   |
|          |       empty_341_fu_538       |    0    |    0    |    21   |
|----------|------------------------------|---------|---------|---------|
|          |        mul_ln79_fu_299       |    1    |    0    |    6    |
|    mul   |         mul91_fu_395         |    0    |    0    |    62   |
|          |       empty_346_fu_528       |    1    |    0    |    5    |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln79_fu_251       |    0    |    0    |    23   |
|   icmp   |       icmp_ln80_fu_275       |    0    |    0    |    17   |
|          |      exitcond8407_fu_335     |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |     select_ln79_1_fu_287     |    0    |    0    |    7    |
|          |      select_ln80_fu_359      |    0    |    0    |    8    |
|  select  |     select_ln80_2_fu_423     |    0    |    0    |    10   |
|          |      select_ln79_fu_470      |    0    |    0    |    2    |
|          |     select_ln80_1_fu_507     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    sub   |       empty_344_fu_491       |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln79_fu_281        |    0    |    0    |    2    |
|    or    |        or_ln80_fu_347        |    0    |    0    |    2    |
|          |       or_ln80_1_fu_353       |    0    |    0    |    2    |
|          |       or_ln80_2_fu_379       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    xor   |        xor_ln79_fu_329       |    0    |    0    |    2    |
|          |        xor_ln80_fu_367       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |        and_ln79_fu_341       |    0    |    0    |    2    |
|          |        and_ln80_fu_373       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |  sext_ln79_read_read_fu_130  |    0    |    0    |    0    |
|   read   | input_ftmap_read_read_fu_136 |    0    |    0    |    0    |
|          |  i2_addr_2_read_read_fu_149  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_142      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     sext_ln79_cast_fu_216    |    0    |    0    |    0    |
|   sext   |      sext_ln79_1_fu_451      |    0    |    0    |    0    |
|          |      sext_ln79_2_fu_497      |    0    |    0    |    0    |
|          |        p_cast2_fu_524        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln79_fu_295       |    0    |    0    |    0    |
|          |      zext_ln79_1_fu_305      |    0    |    0    |    0    |
|          |    select_ln80_cast_fu_391   |    0    |    0    |    0    |
|   zext   |   select_ln79_1_cast_fu_477  |    0    |    0    |    0    |
|          |      tmp_58_cast_fu_487      |    0    |    0    |    0    |
|          |   select_ln80_1_cast_fu_514  |    0    |    0    |    0    |
|          |        p_cast4_fu_534        |    0    |    0    |    0    |
|          |        p_cast6_fu_544        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|    sext_ln80_mid2_v_fu_319   |    0    |    0    |    0    |
|          |         p_cast_fu_401        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         tmp_s_fu_480         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |   189   |   539   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    and_ln79_reg_627    |    1   |
|       bh_reg_569       |    2   |
|       bin_reg_583      |    7   |
|  first_iter_01_reg_204 |    1   |
|  first_iter_0_reg_193  |    1   |
| i2_addr_2_read_reg_660 |   32   |
|    i2_addr_2_reg_655   |   32   |
|     i2_addr_reg_650    |   32   |
|    icmp_ln79_reg_607   |    1   |
|    icmp_ln80_reg_611   |    1   |
|indvar_flatten17_reg_590|   16   |
| indvar_flatten_reg_576 |   10   |
|input_ftmap_read_reg_597|   64   |
|  loop_index_i_reg_562  |    8   |
|    or_ln80_2_reg_641   |    1   |
|     or_ln80_reg_632    |    1   |
|     p_cast_reg_646     |    2   |
|  select_ln79_1_reg_616 |    7   |
|   select_ln80_reg_636  |    8   |
| sext_ln79_cast_reg_602 |   64   |
|sext_ln80_mid2_v_reg_622|   62   |
+------------------------+--------+
|          Total         |   353  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_142 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_385     |  p0  |   2  |   8  |   16   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   80   ||  0.854  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   189  |   539  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   353  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   542  |   557  |
+-----------+--------+--------+--------+--------+
