// host_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 14.1 190 at 2015.09.10.18:16:14

`timescale 1 ps / 1 ps
module host_mm_interconnect_0 (
		input  wire        clk_0_clk_clk,                                 //                          clk_0_clk.clk
		input  wire        cpu_reset_n_reset_bridge_in_reset_reset,       //  cpu_reset_n_reset_bridge_in_reset.reset
		input  wire [21:0] cpu_data_master_address,                       //                    cpu_data_master.address
		output wire        cpu_data_master_waitrequest,                   //                                   .waitrequest
		input  wire [3:0]  cpu_data_master_byteenable,                    //                                   .byteenable
		input  wire        cpu_data_master_read,                          //                                   .read
		output wire [31:0] cpu_data_master_readdata,                      //                                   .readdata
		input  wire        cpu_data_master_write,                         //                                   .write
		input  wire [31:0] cpu_data_master_writedata,                     //                                   .writedata
		input  wire        cpu_data_master_debugaccess,                   //                                   .debugaccess
		input  wire [21:0] cpu_instruction_master_address,                //             cpu_instruction_master.address
		output wire        cpu_instruction_master_waitrequest,            //                                   .waitrequest
		input  wire        cpu_instruction_master_read,                   //                                   .read
		output wire [31:0] cpu_instruction_master_readdata,               //                                   .readdata
		output wire [1:0]  atari_d500_byte_s1_address,                    //                 atari_d500_byte_s1.address
		input  wire [31:0] atari_d500_byte_s1_readdata,                   //                                   .readdata
		output wire [12:0] cart_memory_s1_address,                        //                     cart_memory_s1.address
		output wire        cart_memory_s1_write,                          //                                   .write
		input  wire [7:0]  cart_memory_s1_readdata,                       //                                   .readdata
		output wire [7:0]  cart_memory_s1_writedata,                      //                                   .writedata
		output wire        cart_memory_s1_chipselect,                     //                                   .chipselect
		output wire        cart_memory_s1_clken,                          //                                   .clken
		output wire [8:0]  cpu_jtag_debug_module_address,                 //              cpu_jtag_debug_module.address
		output wire        cpu_jtag_debug_module_write,                   //                                   .write
		output wire        cpu_jtag_debug_module_read,                    //                                   .read
		input  wire [31:0] cpu_jtag_debug_module_readdata,                //                                   .readdata
		output wire [31:0] cpu_jtag_debug_module_writedata,               //                                   .writedata
		output wire [3:0]  cpu_jtag_debug_module_byteenable,              //                                   .byteenable
		input  wire        cpu_jtag_debug_module_waitrequest,             //                                   .waitrequest
		output wire        cpu_jtag_debug_module_debugaccess,             //                                   .debugaccess
		output wire [19:0] ext_sram_controller_0_avalon_slave_address,    // ext_sram_controller_0_avalon_slave.address
		output wire        ext_sram_controller_0_avalon_slave_write,      //                                   .write
		output wire        ext_sram_controller_0_avalon_slave_read,       //                                   .read
		input  wire [7:0]  ext_sram_controller_0_avalon_slave_readdata,   //                                   .readdata
		output wire [7:0]  ext_sram_controller_0_avalon_slave_writedata,  //                                   .writedata
		output wire        ext_sram_controller_0_avalon_slave_chipselect, //                                   .chipselect
		output wire [0:0]  jtag_uart_0_avalon_jtag_slave_address,         //      jtag_uart_0_avalon_jtag_slave.address
		output wire        jtag_uart_0_avalon_jtag_slave_write,           //                                   .write
		output wire        jtag_uart_0_avalon_jtag_slave_read,            //                                   .read
		input  wire [31:0] jtag_uart_0_avalon_jtag_slave_readdata,        //                                   .readdata
		output wire [31:0] jtag_uart_0_avalon_jtag_slave_writedata,       //                                   .writedata
		input  wire        jtag_uart_0_avalon_jtag_slave_waitrequest,     //                                   .waitrequest
		output wire        jtag_uart_0_avalon_jtag_slave_chipselect,      //                                   .chipselect
		output wire [1:0]  led_s1_address,                                //                             led_s1.address
		output wire        led_s1_write,                                  //                                   .write
		input  wire [31:0] led_s1_readdata,                               //                                   .readdata
		output wire [31:0] led_s1_writedata,                              //                                   .writedata
		output wire        led_s1_chipselect,                             //                                   .chipselect
		output wire [12:0] memory_s1_address,                             //                          memory_s1.address
		output wire        memory_s1_write,                               //                                   .write
		input  wire [31:0] memory_s1_readdata,                            //                                   .readdata
		output wire [31:0] memory_s1_writedata,                           //                                   .writedata
		output wire [3:0]  memory_s1_byteenable,                          //                                   .byteenable
		output wire        memory_s1_chipselect,                          //                                   .chipselect
		output wire        memory_s1_clken,                               //                                   .clken
		output wire [1:0]  reset_d500_s1_address,                         //                      reset_d500_s1.address
		output wire        reset_d500_s1_write,                           //                                   .write
		input  wire [31:0] reset_d500_s1_readdata,                        //                                   .readdata
		output wire [31:0] reset_d500_s1_writedata,                       //                                   .writedata
		output wire        reset_d500_s1_chipselect,                      //                                   .chipselect
		output wire [1:0]  sel_cartridge_type_s1_address,                 //              sel_cartridge_type_s1.address
		output wire        sel_cartridge_type_s1_write,                   //                                   .write
		input  wire [31:0] sel_cartridge_type_s1_readdata,                //                                   .readdata
		output wire [31:0] sel_cartridge_type_s1_writedata,               //                                   .writedata
		output wire        sel_cartridge_type_s1_chipselect,              //                                   .chipselect
		output wire [2:0]  spi_master_0_s1_address,                       //                    spi_master_0_s1.address
		output wire        spi_master_0_s1_write,                         //                                   .write
		output wire        spi_master_0_s1_read,                          //                                   .read
		input  wire [31:0] spi_master_0_s1_readdata,                      //                                   .readdata
		output wire [31:0] spi_master_0_s1_writedata,                     //                                   .writedata
		output wire        spi_master_0_s1_chipselect,                    //                                   .chipselect
		output wire [0:0]  sysid_2466_control_slave_address,              //           sysid_2466_control_slave.address
		input  wire [31:0] sysid_2466_control_slave_readdata,             //                                   .readdata
		output wire [2:0]  timer_0_s1_address,                            //                         timer_0_s1.address
		output wire        timer_0_s1_write,                              //                                   .write
		input  wire [15:0] timer_0_s1_readdata,                           //                                   .readdata
		output wire [15:0] timer_0_s1_writedata,                          //                                   .writedata
		output wire        timer_0_s1_chipselect                          //                                   .chipselect
	);

	wire          cpu_data_master_translator_avalon_universal_master_0_waitrequest;          // cpu_data_master_agent:av_waitrequest -> cpu_data_master_translator:uav_waitrequest
	wire   [31:0] cpu_data_master_translator_avalon_universal_master_0_readdata;             // cpu_data_master_agent:av_readdata -> cpu_data_master_translator:uav_readdata
	wire          cpu_data_master_translator_avalon_universal_master_0_debugaccess;          // cpu_data_master_translator:uav_debugaccess -> cpu_data_master_agent:av_debugaccess
	wire   [21:0] cpu_data_master_translator_avalon_universal_master_0_address;              // cpu_data_master_translator:uav_address -> cpu_data_master_agent:av_address
	wire          cpu_data_master_translator_avalon_universal_master_0_read;                 // cpu_data_master_translator:uav_read -> cpu_data_master_agent:av_read
	wire    [3:0] cpu_data_master_translator_avalon_universal_master_0_byteenable;           // cpu_data_master_translator:uav_byteenable -> cpu_data_master_agent:av_byteenable
	wire          cpu_data_master_translator_avalon_universal_master_0_readdatavalid;        // cpu_data_master_agent:av_readdatavalid -> cpu_data_master_translator:uav_readdatavalid
	wire          cpu_data_master_translator_avalon_universal_master_0_lock;                 // cpu_data_master_translator:uav_lock -> cpu_data_master_agent:av_lock
	wire          cpu_data_master_translator_avalon_universal_master_0_write;                // cpu_data_master_translator:uav_write -> cpu_data_master_agent:av_write
	wire   [31:0] cpu_data_master_translator_avalon_universal_master_0_writedata;            // cpu_data_master_translator:uav_writedata -> cpu_data_master_agent:av_writedata
	wire    [2:0] cpu_data_master_translator_avalon_universal_master_0_burstcount;           // cpu_data_master_translator:uav_burstcount -> cpu_data_master_agent:av_burstcount
	wire          rsp_mux_src_valid;                                                         // rsp_mux:src_valid -> cpu_data_master_agent:rp_valid
	wire   [99:0] rsp_mux_src_data;                                                          // rsp_mux:src_data -> cpu_data_master_agent:rp_data
	wire          rsp_mux_src_ready;                                                         // cpu_data_master_agent:rp_ready -> rsp_mux:src_ready
	wire   [11:0] rsp_mux_src_channel;                                                       // rsp_mux:src_channel -> cpu_data_master_agent:rp_channel
	wire          rsp_mux_src_startofpacket;                                                 // rsp_mux:src_startofpacket -> cpu_data_master_agent:rp_startofpacket
	wire          rsp_mux_src_endofpacket;                                                   // rsp_mux:src_endofpacket -> cpu_data_master_agent:rp_endofpacket
	wire          cpu_instruction_master_translator_avalon_universal_master_0_waitrequest;   // cpu_instruction_master_agent:av_waitrequest -> cpu_instruction_master_translator:uav_waitrequest
	wire   [31:0] cpu_instruction_master_translator_avalon_universal_master_0_readdata;      // cpu_instruction_master_agent:av_readdata -> cpu_instruction_master_translator:uav_readdata
	wire          cpu_instruction_master_translator_avalon_universal_master_0_debugaccess;   // cpu_instruction_master_translator:uav_debugaccess -> cpu_instruction_master_agent:av_debugaccess
	wire   [21:0] cpu_instruction_master_translator_avalon_universal_master_0_address;       // cpu_instruction_master_translator:uav_address -> cpu_instruction_master_agent:av_address
	wire          cpu_instruction_master_translator_avalon_universal_master_0_read;          // cpu_instruction_master_translator:uav_read -> cpu_instruction_master_agent:av_read
	wire    [3:0] cpu_instruction_master_translator_avalon_universal_master_0_byteenable;    // cpu_instruction_master_translator:uav_byteenable -> cpu_instruction_master_agent:av_byteenable
	wire          cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid; // cpu_instruction_master_agent:av_readdatavalid -> cpu_instruction_master_translator:uav_readdatavalid
	wire          cpu_instruction_master_translator_avalon_universal_master_0_lock;          // cpu_instruction_master_translator:uav_lock -> cpu_instruction_master_agent:av_lock
	wire          cpu_instruction_master_translator_avalon_universal_master_0_write;         // cpu_instruction_master_translator:uav_write -> cpu_instruction_master_agent:av_write
	wire   [31:0] cpu_instruction_master_translator_avalon_universal_master_0_writedata;     // cpu_instruction_master_translator:uav_writedata -> cpu_instruction_master_agent:av_writedata
	wire    [2:0] cpu_instruction_master_translator_avalon_universal_master_0_burstcount;    // cpu_instruction_master_translator:uav_burstcount -> cpu_instruction_master_agent:av_burstcount
	wire          rsp_mux_001_src_valid;                                                     // rsp_mux_001:src_valid -> cpu_instruction_master_agent:rp_valid
	wire   [99:0] rsp_mux_001_src_data;                                                      // rsp_mux_001:src_data -> cpu_instruction_master_agent:rp_data
	wire          rsp_mux_001_src_ready;                                                     // cpu_instruction_master_agent:rp_ready -> rsp_mux_001:src_ready
	wire   [11:0] rsp_mux_001_src_channel;                                                   // rsp_mux_001:src_channel -> cpu_instruction_master_agent:rp_channel
	wire          rsp_mux_001_src_startofpacket;                                             // rsp_mux_001:src_startofpacket -> cpu_instruction_master_agent:rp_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                               // rsp_mux_001:src_endofpacket -> cpu_instruction_master_agent:rp_endofpacket
	wire   [31:0] jtag_uart_0_avalon_jtag_slave_agent_m0_readdata;                           // jtag_uart_0_avalon_jtag_slave_translator:uav_readdata -> jtag_uart_0_avalon_jtag_slave_agent:m0_readdata
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_waitrequest;                        // jtag_uart_0_avalon_jtag_slave_translator:uav_waitrequest -> jtag_uart_0_avalon_jtag_slave_agent:m0_waitrequest
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_debugaccess;                        // jtag_uart_0_avalon_jtag_slave_agent:m0_debugaccess -> jtag_uart_0_avalon_jtag_slave_translator:uav_debugaccess
	wire   [21:0] jtag_uart_0_avalon_jtag_slave_agent_m0_address;                            // jtag_uart_0_avalon_jtag_slave_agent:m0_address -> jtag_uart_0_avalon_jtag_slave_translator:uav_address
	wire    [3:0] jtag_uart_0_avalon_jtag_slave_agent_m0_byteenable;                         // jtag_uart_0_avalon_jtag_slave_agent:m0_byteenable -> jtag_uart_0_avalon_jtag_slave_translator:uav_byteenable
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_read;                               // jtag_uart_0_avalon_jtag_slave_agent:m0_read -> jtag_uart_0_avalon_jtag_slave_translator:uav_read
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_readdatavalid;                      // jtag_uart_0_avalon_jtag_slave_translator:uav_readdatavalid -> jtag_uart_0_avalon_jtag_slave_agent:m0_readdatavalid
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_lock;                               // jtag_uart_0_avalon_jtag_slave_agent:m0_lock -> jtag_uart_0_avalon_jtag_slave_translator:uav_lock
	wire   [31:0] jtag_uart_0_avalon_jtag_slave_agent_m0_writedata;                          // jtag_uart_0_avalon_jtag_slave_agent:m0_writedata -> jtag_uart_0_avalon_jtag_slave_translator:uav_writedata
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_write;                              // jtag_uart_0_avalon_jtag_slave_agent:m0_write -> jtag_uart_0_avalon_jtag_slave_translator:uav_write
	wire    [2:0] jtag_uart_0_avalon_jtag_slave_agent_m0_burstcount;                         // jtag_uart_0_avalon_jtag_slave_agent:m0_burstcount -> jtag_uart_0_avalon_jtag_slave_translator:uav_burstcount
	wire          jtag_uart_0_avalon_jtag_slave_agent_rf_source_valid;                       // jtag_uart_0_avalon_jtag_slave_agent:rf_source_valid -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_valid
	wire  [100:0] jtag_uart_0_avalon_jtag_slave_agent_rf_source_data;                        // jtag_uart_0_avalon_jtag_slave_agent:rf_source_data -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rf_source_ready;                       // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_ready -> jtag_uart_0_avalon_jtag_slave_agent:rf_source_ready
	wire          jtag_uart_0_avalon_jtag_slave_agent_rf_source_startofpacket;               // jtag_uart_0_avalon_jtag_slave_agent:rf_source_startofpacket -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_startofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rf_source_endofpacket;                 // jtag_uart_0_avalon_jtag_slave_agent:rf_source_endofpacket -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_endofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_valid;                    // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_valid -> jtag_uart_0_avalon_jtag_slave_agent:rf_sink_valid
	wire  [100:0] jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_data;                     // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_data -> jtag_uart_0_avalon_jtag_slave_agent:rf_sink_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_ready;                    // jtag_uart_0_avalon_jtag_slave_agent:rf_sink_ready -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_ready
	wire          jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket;            // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_startofpacket -> jtag_uart_0_avalon_jtag_slave_agent:rf_sink_startofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;              // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_endofpacket -> jtag_uart_0_avalon_jtag_slave_agent:rf_sink_endofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_valid;                  // jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_src_valid -> jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_data;                   // jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_src_data -> jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_sink_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_ready;                  // jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_sink_ready -> jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_src_ready
	wire          cmd_mux_src_valid;                                                         // cmd_mux:src_valid -> jtag_uart_0_avalon_jtag_slave_agent:cp_valid
	wire   [99:0] cmd_mux_src_data;                                                          // cmd_mux:src_data -> jtag_uart_0_avalon_jtag_slave_agent:cp_data
	wire          cmd_mux_src_ready;                                                         // jtag_uart_0_avalon_jtag_slave_agent:cp_ready -> cmd_mux:src_ready
	wire   [11:0] cmd_mux_src_channel;                                                       // cmd_mux:src_channel -> jtag_uart_0_avalon_jtag_slave_agent:cp_channel
	wire          cmd_mux_src_startofpacket;                                                 // cmd_mux:src_startofpacket -> jtag_uart_0_avalon_jtag_slave_agent:cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                                   // cmd_mux:src_endofpacket -> jtag_uart_0_avalon_jtag_slave_agent:cp_endofpacket
	wire    [7:0] ext_sram_controller_0_avalon_slave_agent_m0_readdata;                      // ext_sram_controller_0_avalon_slave_translator:uav_readdata -> ext_sram_controller_0_avalon_slave_agent:m0_readdata
	wire          ext_sram_controller_0_avalon_slave_agent_m0_waitrequest;                   // ext_sram_controller_0_avalon_slave_translator:uav_waitrequest -> ext_sram_controller_0_avalon_slave_agent:m0_waitrequest
	wire          ext_sram_controller_0_avalon_slave_agent_m0_debugaccess;                   // ext_sram_controller_0_avalon_slave_agent:m0_debugaccess -> ext_sram_controller_0_avalon_slave_translator:uav_debugaccess
	wire   [21:0] ext_sram_controller_0_avalon_slave_agent_m0_address;                       // ext_sram_controller_0_avalon_slave_agent:m0_address -> ext_sram_controller_0_avalon_slave_translator:uav_address
	wire    [0:0] ext_sram_controller_0_avalon_slave_agent_m0_byteenable;                    // ext_sram_controller_0_avalon_slave_agent:m0_byteenable -> ext_sram_controller_0_avalon_slave_translator:uav_byteenable
	wire          ext_sram_controller_0_avalon_slave_agent_m0_read;                          // ext_sram_controller_0_avalon_slave_agent:m0_read -> ext_sram_controller_0_avalon_slave_translator:uav_read
	wire          ext_sram_controller_0_avalon_slave_agent_m0_readdatavalid;                 // ext_sram_controller_0_avalon_slave_translator:uav_readdatavalid -> ext_sram_controller_0_avalon_slave_agent:m0_readdatavalid
	wire          ext_sram_controller_0_avalon_slave_agent_m0_lock;                          // ext_sram_controller_0_avalon_slave_agent:m0_lock -> ext_sram_controller_0_avalon_slave_translator:uav_lock
	wire    [7:0] ext_sram_controller_0_avalon_slave_agent_m0_writedata;                     // ext_sram_controller_0_avalon_slave_agent:m0_writedata -> ext_sram_controller_0_avalon_slave_translator:uav_writedata
	wire          ext_sram_controller_0_avalon_slave_agent_m0_write;                         // ext_sram_controller_0_avalon_slave_agent:m0_write -> ext_sram_controller_0_avalon_slave_translator:uav_write
	wire    [0:0] ext_sram_controller_0_avalon_slave_agent_m0_burstcount;                    // ext_sram_controller_0_avalon_slave_agent:m0_burstcount -> ext_sram_controller_0_avalon_slave_translator:uav_burstcount
	wire          ext_sram_controller_0_avalon_slave_agent_rf_source_valid;                  // ext_sram_controller_0_avalon_slave_agent:rf_source_valid -> ext_sram_controller_0_avalon_slave_agent_rsp_fifo:in_valid
	wire   [73:0] ext_sram_controller_0_avalon_slave_agent_rf_source_data;                   // ext_sram_controller_0_avalon_slave_agent:rf_source_data -> ext_sram_controller_0_avalon_slave_agent_rsp_fifo:in_data
	wire          ext_sram_controller_0_avalon_slave_agent_rf_source_ready;                  // ext_sram_controller_0_avalon_slave_agent_rsp_fifo:in_ready -> ext_sram_controller_0_avalon_slave_agent:rf_source_ready
	wire          ext_sram_controller_0_avalon_slave_agent_rf_source_startofpacket;          // ext_sram_controller_0_avalon_slave_agent:rf_source_startofpacket -> ext_sram_controller_0_avalon_slave_agent_rsp_fifo:in_startofpacket
	wire          ext_sram_controller_0_avalon_slave_agent_rf_source_endofpacket;            // ext_sram_controller_0_avalon_slave_agent:rf_source_endofpacket -> ext_sram_controller_0_avalon_slave_agent_rsp_fifo:in_endofpacket
	wire          ext_sram_controller_0_avalon_slave_agent_rsp_fifo_out_valid;               // ext_sram_controller_0_avalon_slave_agent_rsp_fifo:out_valid -> ext_sram_controller_0_avalon_slave_agent:rf_sink_valid
	wire   [73:0] ext_sram_controller_0_avalon_slave_agent_rsp_fifo_out_data;                // ext_sram_controller_0_avalon_slave_agent_rsp_fifo:out_data -> ext_sram_controller_0_avalon_slave_agent:rf_sink_data
	wire          ext_sram_controller_0_avalon_slave_agent_rsp_fifo_out_ready;               // ext_sram_controller_0_avalon_slave_agent:rf_sink_ready -> ext_sram_controller_0_avalon_slave_agent_rsp_fifo:out_ready
	wire          ext_sram_controller_0_avalon_slave_agent_rsp_fifo_out_startofpacket;       // ext_sram_controller_0_avalon_slave_agent_rsp_fifo:out_startofpacket -> ext_sram_controller_0_avalon_slave_agent:rf_sink_startofpacket
	wire          ext_sram_controller_0_avalon_slave_agent_rsp_fifo_out_endofpacket;         // ext_sram_controller_0_avalon_slave_agent_rsp_fifo:out_endofpacket -> ext_sram_controller_0_avalon_slave_agent:rf_sink_endofpacket
	wire          ext_sram_controller_0_avalon_slave_agent_rdata_fifo_src_valid;             // ext_sram_controller_0_avalon_slave_agent:rdata_fifo_src_valid -> ext_sram_controller_0_avalon_slave_agent:rdata_fifo_sink_valid
	wire    [9:0] ext_sram_controller_0_avalon_slave_agent_rdata_fifo_src_data;              // ext_sram_controller_0_avalon_slave_agent:rdata_fifo_src_data -> ext_sram_controller_0_avalon_slave_agent:rdata_fifo_sink_data
	wire          ext_sram_controller_0_avalon_slave_agent_rdata_fifo_src_ready;             // ext_sram_controller_0_avalon_slave_agent:rdata_fifo_sink_ready -> ext_sram_controller_0_avalon_slave_agent:rdata_fifo_src_ready
	wire   [31:0] sysid_2466_control_slave_agent_m0_readdata;                                // sysid_2466_control_slave_translator:uav_readdata -> sysid_2466_control_slave_agent:m0_readdata
	wire          sysid_2466_control_slave_agent_m0_waitrequest;                             // sysid_2466_control_slave_translator:uav_waitrequest -> sysid_2466_control_slave_agent:m0_waitrequest
	wire          sysid_2466_control_slave_agent_m0_debugaccess;                             // sysid_2466_control_slave_agent:m0_debugaccess -> sysid_2466_control_slave_translator:uav_debugaccess
	wire   [21:0] sysid_2466_control_slave_agent_m0_address;                                 // sysid_2466_control_slave_agent:m0_address -> sysid_2466_control_slave_translator:uav_address
	wire    [3:0] sysid_2466_control_slave_agent_m0_byteenable;                              // sysid_2466_control_slave_agent:m0_byteenable -> sysid_2466_control_slave_translator:uav_byteenable
	wire          sysid_2466_control_slave_agent_m0_read;                                    // sysid_2466_control_slave_agent:m0_read -> sysid_2466_control_slave_translator:uav_read
	wire          sysid_2466_control_slave_agent_m0_readdatavalid;                           // sysid_2466_control_slave_translator:uav_readdatavalid -> sysid_2466_control_slave_agent:m0_readdatavalid
	wire          sysid_2466_control_slave_agent_m0_lock;                                    // sysid_2466_control_slave_agent:m0_lock -> sysid_2466_control_slave_translator:uav_lock
	wire   [31:0] sysid_2466_control_slave_agent_m0_writedata;                               // sysid_2466_control_slave_agent:m0_writedata -> sysid_2466_control_slave_translator:uav_writedata
	wire          sysid_2466_control_slave_agent_m0_write;                                   // sysid_2466_control_slave_agent:m0_write -> sysid_2466_control_slave_translator:uav_write
	wire    [2:0] sysid_2466_control_slave_agent_m0_burstcount;                              // sysid_2466_control_slave_agent:m0_burstcount -> sysid_2466_control_slave_translator:uav_burstcount
	wire          sysid_2466_control_slave_agent_rf_source_valid;                            // sysid_2466_control_slave_agent:rf_source_valid -> sysid_2466_control_slave_agent_rsp_fifo:in_valid
	wire  [100:0] sysid_2466_control_slave_agent_rf_source_data;                             // sysid_2466_control_slave_agent:rf_source_data -> sysid_2466_control_slave_agent_rsp_fifo:in_data
	wire          sysid_2466_control_slave_agent_rf_source_ready;                            // sysid_2466_control_slave_agent_rsp_fifo:in_ready -> sysid_2466_control_slave_agent:rf_source_ready
	wire          sysid_2466_control_slave_agent_rf_source_startofpacket;                    // sysid_2466_control_slave_agent:rf_source_startofpacket -> sysid_2466_control_slave_agent_rsp_fifo:in_startofpacket
	wire          sysid_2466_control_slave_agent_rf_source_endofpacket;                      // sysid_2466_control_slave_agent:rf_source_endofpacket -> sysid_2466_control_slave_agent_rsp_fifo:in_endofpacket
	wire          sysid_2466_control_slave_agent_rsp_fifo_out_valid;                         // sysid_2466_control_slave_agent_rsp_fifo:out_valid -> sysid_2466_control_slave_agent:rf_sink_valid
	wire  [100:0] sysid_2466_control_slave_agent_rsp_fifo_out_data;                          // sysid_2466_control_slave_agent_rsp_fifo:out_data -> sysid_2466_control_slave_agent:rf_sink_data
	wire          sysid_2466_control_slave_agent_rsp_fifo_out_ready;                         // sysid_2466_control_slave_agent:rf_sink_ready -> sysid_2466_control_slave_agent_rsp_fifo:out_ready
	wire          sysid_2466_control_slave_agent_rsp_fifo_out_startofpacket;                 // sysid_2466_control_slave_agent_rsp_fifo:out_startofpacket -> sysid_2466_control_slave_agent:rf_sink_startofpacket
	wire          sysid_2466_control_slave_agent_rsp_fifo_out_endofpacket;                   // sysid_2466_control_slave_agent_rsp_fifo:out_endofpacket -> sysid_2466_control_slave_agent:rf_sink_endofpacket
	wire          sysid_2466_control_slave_agent_rdata_fifo_src_valid;                       // sysid_2466_control_slave_agent:rdata_fifo_src_valid -> sysid_2466_control_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] sysid_2466_control_slave_agent_rdata_fifo_src_data;                        // sysid_2466_control_slave_agent:rdata_fifo_src_data -> sysid_2466_control_slave_agent:rdata_fifo_sink_data
	wire          sysid_2466_control_slave_agent_rdata_fifo_src_ready;                       // sysid_2466_control_slave_agent:rdata_fifo_sink_ready -> sysid_2466_control_slave_agent:rdata_fifo_src_ready
	wire          cmd_mux_002_src_valid;                                                     // cmd_mux_002:src_valid -> sysid_2466_control_slave_agent:cp_valid
	wire   [99:0] cmd_mux_002_src_data;                                                      // cmd_mux_002:src_data -> sysid_2466_control_slave_agent:cp_data
	wire          cmd_mux_002_src_ready;                                                     // sysid_2466_control_slave_agent:cp_ready -> cmd_mux_002:src_ready
	wire   [11:0] cmd_mux_002_src_channel;                                                   // cmd_mux_002:src_channel -> sysid_2466_control_slave_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                             // cmd_mux_002:src_startofpacket -> sysid_2466_control_slave_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                               // cmd_mux_002:src_endofpacket -> sysid_2466_control_slave_agent:cp_endofpacket
	wire   [31:0] cpu_jtag_debug_module_agent_m0_readdata;                                   // cpu_jtag_debug_module_translator:uav_readdata -> cpu_jtag_debug_module_agent:m0_readdata
	wire          cpu_jtag_debug_module_agent_m0_waitrequest;                                // cpu_jtag_debug_module_translator:uav_waitrequest -> cpu_jtag_debug_module_agent:m0_waitrequest
	wire          cpu_jtag_debug_module_agent_m0_debugaccess;                                // cpu_jtag_debug_module_agent:m0_debugaccess -> cpu_jtag_debug_module_translator:uav_debugaccess
	wire   [21:0] cpu_jtag_debug_module_agent_m0_address;                                    // cpu_jtag_debug_module_agent:m0_address -> cpu_jtag_debug_module_translator:uav_address
	wire    [3:0] cpu_jtag_debug_module_agent_m0_byteenable;                                 // cpu_jtag_debug_module_agent:m0_byteenable -> cpu_jtag_debug_module_translator:uav_byteenable
	wire          cpu_jtag_debug_module_agent_m0_read;                                       // cpu_jtag_debug_module_agent:m0_read -> cpu_jtag_debug_module_translator:uav_read
	wire          cpu_jtag_debug_module_agent_m0_readdatavalid;                              // cpu_jtag_debug_module_translator:uav_readdatavalid -> cpu_jtag_debug_module_agent:m0_readdatavalid
	wire          cpu_jtag_debug_module_agent_m0_lock;                                       // cpu_jtag_debug_module_agent:m0_lock -> cpu_jtag_debug_module_translator:uav_lock
	wire   [31:0] cpu_jtag_debug_module_agent_m0_writedata;                                  // cpu_jtag_debug_module_agent:m0_writedata -> cpu_jtag_debug_module_translator:uav_writedata
	wire          cpu_jtag_debug_module_agent_m0_write;                                      // cpu_jtag_debug_module_agent:m0_write -> cpu_jtag_debug_module_translator:uav_write
	wire    [2:0] cpu_jtag_debug_module_agent_m0_burstcount;                                 // cpu_jtag_debug_module_agent:m0_burstcount -> cpu_jtag_debug_module_translator:uav_burstcount
	wire          cpu_jtag_debug_module_agent_rf_source_valid;                               // cpu_jtag_debug_module_agent:rf_source_valid -> cpu_jtag_debug_module_agent_rsp_fifo:in_valid
	wire  [100:0] cpu_jtag_debug_module_agent_rf_source_data;                                // cpu_jtag_debug_module_agent:rf_source_data -> cpu_jtag_debug_module_agent_rsp_fifo:in_data
	wire          cpu_jtag_debug_module_agent_rf_source_ready;                               // cpu_jtag_debug_module_agent_rsp_fifo:in_ready -> cpu_jtag_debug_module_agent:rf_source_ready
	wire          cpu_jtag_debug_module_agent_rf_source_startofpacket;                       // cpu_jtag_debug_module_agent:rf_source_startofpacket -> cpu_jtag_debug_module_agent_rsp_fifo:in_startofpacket
	wire          cpu_jtag_debug_module_agent_rf_source_endofpacket;                         // cpu_jtag_debug_module_agent:rf_source_endofpacket -> cpu_jtag_debug_module_agent_rsp_fifo:in_endofpacket
	wire          cpu_jtag_debug_module_agent_rsp_fifo_out_valid;                            // cpu_jtag_debug_module_agent_rsp_fifo:out_valid -> cpu_jtag_debug_module_agent:rf_sink_valid
	wire  [100:0] cpu_jtag_debug_module_agent_rsp_fifo_out_data;                             // cpu_jtag_debug_module_agent_rsp_fifo:out_data -> cpu_jtag_debug_module_agent:rf_sink_data
	wire          cpu_jtag_debug_module_agent_rsp_fifo_out_ready;                            // cpu_jtag_debug_module_agent:rf_sink_ready -> cpu_jtag_debug_module_agent_rsp_fifo:out_ready
	wire          cpu_jtag_debug_module_agent_rsp_fifo_out_startofpacket;                    // cpu_jtag_debug_module_agent_rsp_fifo:out_startofpacket -> cpu_jtag_debug_module_agent:rf_sink_startofpacket
	wire          cpu_jtag_debug_module_agent_rsp_fifo_out_endofpacket;                      // cpu_jtag_debug_module_agent_rsp_fifo:out_endofpacket -> cpu_jtag_debug_module_agent:rf_sink_endofpacket
	wire          cpu_jtag_debug_module_agent_rdata_fifo_src_valid;                          // cpu_jtag_debug_module_agent:rdata_fifo_src_valid -> cpu_jtag_debug_module_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_jtag_debug_module_agent_rdata_fifo_src_data;                           // cpu_jtag_debug_module_agent:rdata_fifo_src_data -> cpu_jtag_debug_module_agent:rdata_fifo_sink_data
	wire          cpu_jtag_debug_module_agent_rdata_fifo_src_ready;                          // cpu_jtag_debug_module_agent:rdata_fifo_sink_ready -> cpu_jtag_debug_module_agent:rdata_fifo_src_ready
	wire          cmd_mux_003_src_valid;                                                     // cmd_mux_003:src_valid -> cpu_jtag_debug_module_agent:cp_valid
	wire   [99:0] cmd_mux_003_src_data;                                                      // cmd_mux_003:src_data -> cpu_jtag_debug_module_agent:cp_data
	wire          cmd_mux_003_src_ready;                                                     // cpu_jtag_debug_module_agent:cp_ready -> cmd_mux_003:src_ready
	wire   [11:0] cmd_mux_003_src_channel;                                                   // cmd_mux_003:src_channel -> cpu_jtag_debug_module_agent:cp_channel
	wire          cmd_mux_003_src_startofpacket;                                             // cmd_mux_003:src_startofpacket -> cpu_jtag_debug_module_agent:cp_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                               // cmd_mux_003:src_endofpacket -> cpu_jtag_debug_module_agent:cp_endofpacket
	wire   [31:0] memory_s1_agent_m0_readdata;                                               // memory_s1_translator:uav_readdata -> memory_s1_agent:m0_readdata
	wire          memory_s1_agent_m0_waitrequest;                                            // memory_s1_translator:uav_waitrequest -> memory_s1_agent:m0_waitrequest
	wire          memory_s1_agent_m0_debugaccess;                                            // memory_s1_agent:m0_debugaccess -> memory_s1_translator:uav_debugaccess
	wire   [21:0] memory_s1_agent_m0_address;                                                // memory_s1_agent:m0_address -> memory_s1_translator:uav_address
	wire    [3:0] memory_s1_agent_m0_byteenable;                                             // memory_s1_agent:m0_byteenable -> memory_s1_translator:uav_byteenable
	wire          memory_s1_agent_m0_read;                                                   // memory_s1_agent:m0_read -> memory_s1_translator:uav_read
	wire          memory_s1_agent_m0_readdatavalid;                                          // memory_s1_translator:uav_readdatavalid -> memory_s1_agent:m0_readdatavalid
	wire          memory_s1_agent_m0_lock;                                                   // memory_s1_agent:m0_lock -> memory_s1_translator:uav_lock
	wire   [31:0] memory_s1_agent_m0_writedata;                                              // memory_s1_agent:m0_writedata -> memory_s1_translator:uav_writedata
	wire          memory_s1_agent_m0_write;                                                  // memory_s1_agent:m0_write -> memory_s1_translator:uav_write
	wire    [2:0] memory_s1_agent_m0_burstcount;                                             // memory_s1_agent:m0_burstcount -> memory_s1_translator:uav_burstcount
	wire          memory_s1_agent_rf_source_valid;                                           // memory_s1_agent:rf_source_valid -> memory_s1_agent_rsp_fifo:in_valid
	wire  [100:0] memory_s1_agent_rf_source_data;                                            // memory_s1_agent:rf_source_data -> memory_s1_agent_rsp_fifo:in_data
	wire          memory_s1_agent_rf_source_ready;                                           // memory_s1_agent_rsp_fifo:in_ready -> memory_s1_agent:rf_source_ready
	wire          memory_s1_agent_rf_source_startofpacket;                                   // memory_s1_agent:rf_source_startofpacket -> memory_s1_agent_rsp_fifo:in_startofpacket
	wire          memory_s1_agent_rf_source_endofpacket;                                     // memory_s1_agent:rf_source_endofpacket -> memory_s1_agent_rsp_fifo:in_endofpacket
	wire          memory_s1_agent_rsp_fifo_out_valid;                                        // memory_s1_agent_rsp_fifo:out_valid -> memory_s1_agent:rf_sink_valid
	wire  [100:0] memory_s1_agent_rsp_fifo_out_data;                                         // memory_s1_agent_rsp_fifo:out_data -> memory_s1_agent:rf_sink_data
	wire          memory_s1_agent_rsp_fifo_out_ready;                                        // memory_s1_agent:rf_sink_ready -> memory_s1_agent_rsp_fifo:out_ready
	wire          memory_s1_agent_rsp_fifo_out_startofpacket;                                // memory_s1_agent_rsp_fifo:out_startofpacket -> memory_s1_agent:rf_sink_startofpacket
	wire          memory_s1_agent_rsp_fifo_out_endofpacket;                                  // memory_s1_agent_rsp_fifo:out_endofpacket -> memory_s1_agent:rf_sink_endofpacket
	wire          memory_s1_agent_rdata_fifo_src_valid;                                      // memory_s1_agent:rdata_fifo_src_valid -> memory_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] memory_s1_agent_rdata_fifo_src_data;                                       // memory_s1_agent:rdata_fifo_src_data -> memory_s1_agent:rdata_fifo_sink_data
	wire          memory_s1_agent_rdata_fifo_src_ready;                                      // memory_s1_agent:rdata_fifo_sink_ready -> memory_s1_agent:rdata_fifo_src_ready
	wire          cmd_mux_004_src_valid;                                                     // cmd_mux_004:src_valid -> memory_s1_agent:cp_valid
	wire   [99:0] cmd_mux_004_src_data;                                                      // cmd_mux_004:src_data -> memory_s1_agent:cp_data
	wire          cmd_mux_004_src_ready;                                                     // memory_s1_agent:cp_ready -> cmd_mux_004:src_ready
	wire   [11:0] cmd_mux_004_src_channel;                                                   // cmd_mux_004:src_channel -> memory_s1_agent:cp_channel
	wire          cmd_mux_004_src_startofpacket;                                             // cmd_mux_004:src_startofpacket -> memory_s1_agent:cp_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                               // cmd_mux_004:src_endofpacket -> memory_s1_agent:cp_endofpacket
	wire   [31:0] led_s1_agent_m0_readdata;                                                  // led_s1_translator:uav_readdata -> led_s1_agent:m0_readdata
	wire          led_s1_agent_m0_waitrequest;                                               // led_s1_translator:uav_waitrequest -> led_s1_agent:m0_waitrequest
	wire          led_s1_agent_m0_debugaccess;                                               // led_s1_agent:m0_debugaccess -> led_s1_translator:uav_debugaccess
	wire   [21:0] led_s1_agent_m0_address;                                                   // led_s1_agent:m0_address -> led_s1_translator:uav_address
	wire    [3:0] led_s1_agent_m0_byteenable;                                                // led_s1_agent:m0_byteenable -> led_s1_translator:uav_byteenable
	wire          led_s1_agent_m0_read;                                                      // led_s1_agent:m0_read -> led_s1_translator:uav_read
	wire          led_s1_agent_m0_readdatavalid;                                             // led_s1_translator:uav_readdatavalid -> led_s1_agent:m0_readdatavalid
	wire          led_s1_agent_m0_lock;                                                      // led_s1_agent:m0_lock -> led_s1_translator:uav_lock
	wire   [31:0] led_s1_agent_m0_writedata;                                                 // led_s1_agent:m0_writedata -> led_s1_translator:uav_writedata
	wire          led_s1_agent_m0_write;                                                     // led_s1_agent:m0_write -> led_s1_translator:uav_write
	wire    [2:0] led_s1_agent_m0_burstcount;                                                // led_s1_agent:m0_burstcount -> led_s1_translator:uav_burstcount
	wire          led_s1_agent_rf_source_valid;                                              // led_s1_agent:rf_source_valid -> led_s1_agent_rsp_fifo:in_valid
	wire  [100:0] led_s1_agent_rf_source_data;                                               // led_s1_agent:rf_source_data -> led_s1_agent_rsp_fifo:in_data
	wire          led_s1_agent_rf_source_ready;                                              // led_s1_agent_rsp_fifo:in_ready -> led_s1_agent:rf_source_ready
	wire          led_s1_agent_rf_source_startofpacket;                                      // led_s1_agent:rf_source_startofpacket -> led_s1_agent_rsp_fifo:in_startofpacket
	wire          led_s1_agent_rf_source_endofpacket;                                        // led_s1_agent:rf_source_endofpacket -> led_s1_agent_rsp_fifo:in_endofpacket
	wire          led_s1_agent_rsp_fifo_out_valid;                                           // led_s1_agent_rsp_fifo:out_valid -> led_s1_agent:rf_sink_valid
	wire  [100:0] led_s1_agent_rsp_fifo_out_data;                                            // led_s1_agent_rsp_fifo:out_data -> led_s1_agent:rf_sink_data
	wire          led_s1_agent_rsp_fifo_out_ready;                                           // led_s1_agent:rf_sink_ready -> led_s1_agent_rsp_fifo:out_ready
	wire          led_s1_agent_rsp_fifo_out_startofpacket;                                   // led_s1_agent_rsp_fifo:out_startofpacket -> led_s1_agent:rf_sink_startofpacket
	wire          led_s1_agent_rsp_fifo_out_endofpacket;                                     // led_s1_agent_rsp_fifo:out_endofpacket -> led_s1_agent:rf_sink_endofpacket
	wire          led_s1_agent_rdata_fifo_src_valid;                                         // led_s1_agent:rdata_fifo_src_valid -> led_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] led_s1_agent_rdata_fifo_src_data;                                          // led_s1_agent:rdata_fifo_src_data -> led_s1_agent:rdata_fifo_sink_data
	wire          led_s1_agent_rdata_fifo_src_ready;                                         // led_s1_agent:rdata_fifo_sink_ready -> led_s1_agent:rdata_fifo_src_ready
	wire          cmd_mux_005_src_valid;                                                     // cmd_mux_005:src_valid -> led_s1_agent:cp_valid
	wire   [99:0] cmd_mux_005_src_data;                                                      // cmd_mux_005:src_data -> led_s1_agent:cp_data
	wire          cmd_mux_005_src_ready;                                                     // led_s1_agent:cp_ready -> cmd_mux_005:src_ready
	wire   [11:0] cmd_mux_005_src_channel;                                                   // cmd_mux_005:src_channel -> led_s1_agent:cp_channel
	wire          cmd_mux_005_src_startofpacket;                                             // cmd_mux_005:src_startofpacket -> led_s1_agent:cp_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                               // cmd_mux_005:src_endofpacket -> led_s1_agent:cp_endofpacket
	wire   [31:0] timer_0_s1_agent_m0_readdata;                                              // timer_0_s1_translator:uav_readdata -> timer_0_s1_agent:m0_readdata
	wire          timer_0_s1_agent_m0_waitrequest;                                           // timer_0_s1_translator:uav_waitrequest -> timer_0_s1_agent:m0_waitrequest
	wire          timer_0_s1_agent_m0_debugaccess;                                           // timer_0_s1_agent:m0_debugaccess -> timer_0_s1_translator:uav_debugaccess
	wire   [21:0] timer_0_s1_agent_m0_address;                                               // timer_0_s1_agent:m0_address -> timer_0_s1_translator:uav_address
	wire    [3:0] timer_0_s1_agent_m0_byteenable;                                            // timer_0_s1_agent:m0_byteenable -> timer_0_s1_translator:uav_byteenable
	wire          timer_0_s1_agent_m0_read;                                                  // timer_0_s1_agent:m0_read -> timer_0_s1_translator:uav_read
	wire          timer_0_s1_agent_m0_readdatavalid;                                         // timer_0_s1_translator:uav_readdatavalid -> timer_0_s1_agent:m0_readdatavalid
	wire          timer_0_s1_agent_m0_lock;                                                  // timer_0_s1_agent:m0_lock -> timer_0_s1_translator:uav_lock
	wire   [31:0] timer_0_s1_agent_m0_writedata;                                             // timer_0_s1_agent:m0_writedata -> timer_0_s1_translator:uav_writedata
	wire          timer_0_s1_agent_m0_write;                                                 // timer_0_s1_agent:m0_write -> timer_0_s1_translator:uav_write
	wire    [2:0] timer_0_s1_agent_m0_burstcount;                                            // timer_0_s1_agent:m0_burstcount -> timer_0_s1_translator:uav_burstcount
	wire          timer_0_s1_agent_rf_source_valid;                                          // timer_0_s1_agent:rf_source_valid -> timer_0_s1_agent_rsp_fifo:in_valid
	wire  [100:0] timer_0_s1_agent_rf_source_data;                                           // timer_0_s1_agent:rf_source_data -> timer_0_s1_agent_rsp_fifo:in_data
	wire          timer_0_s1_agent_rf_source_ready;                                          // timer_0_s1_agent_rsp_fifo:in_ready -> timer_0_s1_agent:rf_source_ready
	wire          timer_0_s1_agent_rf_source_startofpacket;                                  // timer_0_s1_agent:rf_source_startofpacket -> timer_0_s1_agent_rsp_fifo:in_startofpacket
	wire          timer_0_s1_agent_rf_source_endofpacket;                                    // timer_0_s1_agent:rf_source_endofpacket -> timer_0_s1_agent_rsp_fifo:in_endofpacket
	wire          timer_0_s1_agent_rsp_fifo_out_valid;                                       // timer_0_s1_agent_rsp_fifo:out_valid -> timer_0_s1_agent:rf_sink_valid
	wire  [100:0] timer_0_s1_agent_rsp_fifo_out_data;                                        // timer_0_s1_agent_rsp_fifo:out_data -> timer_0_s1_agent:rf_sink_data
	wire          timer_0_s1_agent_rsp_fifo_out_ready;                                       // timer_0_s1_agent:rf_sink_ready -> timer_0_s1_agent_rsp_fifo:out_ready
	wire          timer_0_s1_agent_rsp_fifo_out_startofpacket;                               // timer_0_s1_agent_rsp_fifo:out_startofpacket -> timer_0_s1_agent:rf_sink_startofpacket
	wire          timer_0_s1_agent_rsp_fifo_out_endofpacket;                                 // timer_0_s1_agent_rsp_fifo:out_endofpacket -> timer_0_s1_agent:rf_sink_endofpacket
	wire          timer_0_s1_agent_rdata_fifo_src_valid;                                     // timer_0_s1_agent:rdata_fifo_src_valid -> timer_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] timer_0_s1_agent_rdata_fifo_src_data;                                      // timer_0_s1_agent:rdata_fifo_src_data -> timer_0_s1_agent:rdata_fifo_sink_data
	wire          timer_0_s1_agent_rdata_fifo_src_ready;                                     // timer_0_s1_agent:rdata_fifo_sink_ready -> timer_0_s1_agent:rdata_fifo_src_ready
	wire          cmd_mux_006_src_valid;                                                     // cmd_mux_006:src_valid -> timer_0_s1_agent:cp_valid
	wire   [99:0] cmd_mux_006_src_data;                                                      // cmd_mux_006:src_data -> timer_0_s1_agent:cp_data
	wire          cmd_mux_006_src_ready;                                                     // timer_0_s1_agent:cp_ready -> cmd_mux_006:src_ready
	wire   [11:0] cmd_mux_006_src_channel;                                                   // cmd_mux_006:src_channel -> timer_0_s1_agent:cp_channel
	wire          cmd_mux_006_src_startofpacket;                                             // cmd_mux_006:src_startofpacket -> timer_0_s1_agent:cp_startofpacket
	wire          cmd_mux_006_src_endofpacket;                                               // cmd_mux_006:src_endofpacket -> timer_0_s1_agent:cp_endofpacket
	wire    [7:0] cart_memory_s1_agent_m0_readdata;                                          // cart_memory_s1_translator:uav_readdata -> cart_memory_s1_agent:m0_readdata
	wire          cart_memory_s1_agent_m0_waitrequest;                                       // cart_memory_s1_translator:uav_waitrequest -> cart_memory_s1_agent:m0_waitrequest
	wire          cart_memory_s1_agent_m0_debugaccess;                                       // cart_memory_s1_agent:m0_debugaccess -> cart_memory_s1_translator:uav_debugaccess
	wire   [21:0] cart_memory_s1_agent_m0_address;                                           // cart_memory_s1_agent:m0_address -> cart_memory_s1_translator:uav_address
	wire    [0:0] cart_memory_s1_agent_m0_byteenable;                                        // cart_memory_s1_agent:m0_byteenable -> cart_memory_s1_translator:uav_byteenable
	wire          cart_memory_s1_agent_m0_read;                                              // cart_memory_s1_agent:m0_read -> cart_memory_s1_translator:uav_read
	wire          cart_memory_s1_agent_m0_readdatavalid;                                     // cart_memory_s1_translator:uav_readdatavalid -> cart_memory_s1_agent:m0_readdatavalid
	wire          cart_memory_s1_agent_m0_lock;                                              // cart_memory_s1_agent:m0_lock -> cart_memory_s1_translator:uav_lock
	wire    [7:0] cart_memory_s1_agent_m0_writedata;                                         // cart_memory_s1_agent:m0_writedata -> cart_memory_s1_translator:uav_writedata
	wire          cart_memory_s1_agent_m0_write;                                             // cart_memory_s1_agent:m0_write -> cart_memory_s1_translator:uav_write
	wire    [0:0] cart_memory_s1_agent_m0_burstcount;                                        // cart_memory_s1_agent:m0_burstcount -> cart_memory_s1_translator:uav_burstcount
	wire          cart_memory_s1_agent_rf_source_valid;                                      // cart_memory_s1_agent:rf_source_valid -> cart_memory_s1_agent_rsp_fifo:in_valid
	wire   [73:0] cart_memory_s1_agent_rf_source_data;                                       // cart_memory_s1_agent:rf_source_data -> cart_memory_s1_agent_rsp_fifo:in_data
	wire          cart_memory_s1_agent_rf_source_ready;                                      // cart_memory_s1_agent_rsp_fifo:in_ready -> cart_memory_s1_agent:rf_source_ready
	wire          cart_memory_s1_agent_rf_source_startofpacket;                              // cart_memory_s1_agent:rf_source_startofpacket -> cart_memory_s1_agent_rsp_fifo:in_startofpacket
	wire          cart_memory_s1_agent_rf_source_endofpacket;                                // cart_memory_s1_agent:rf_source_endofpacket -> cart_memory_s1_agent_rsp_fifo:in_endofpacket
	wire          cart_memory_s1_agent_rsp_fifo_out_valid;                                   // cart_memory_s1_agent_rsp_fifo:out_valid -> cart_memory_s1_agent:rf_sink_valid
	wire   [73:0] cart_memory_s1_agent_rsp_fifo_out_data;                                    // cart_memory_s1_agent_rsp_fifo:out_data -> cart_memory_s1_agent:rf_sink_data
	wire          cart_memory_s1_agent_rsp_fifo_out_ready;                                   // cart_memory_s1_agent:rf_sink_ready -> cart_memory_s1_agent_rsp_fifo:out_ready
	wire          cart_memory_s1_agent_rsp_fifo_out_startofpacket;                           // cart_memory_s1_agent_rsp_fifo:out_startofpacket -> cart_memory_s1_agent:rf_sink_startofpacket
	wire          cart_memory_s1_agent_rsp_fifo_out_endofpacket;                             // cart_memory_s1_agent_rsp_fifo:out_endofpacket -> cart_memory_s1_agent:rf_sink_endofpacket
	wire          cart_memory_s1_agent_rdata_fifo_src_valid;                                 // cart_memory_s1_agent:rdata_fifo_src_valid -> cart_memory_s1_agent:rdata_fifo_sink_valid
	wire    [9:0] cart_memory_s1_agent_rdata_fifo_src_data;                                  // cart_memory_s1_agent:rdata_fifo_src_data -> cart_memory_s1_agent:rdata_fifo_sink_data
	wire          cart_memory_s1_agent_rdata_fifo_src_ready;                                 // cart_memory_s1_agent:rdata_fifo_sink_ready -> cart_memory_s1_agent:rdata_fifo_src_ready
	wire   [31:0] sel_cartridge_type_s1_agent_m0_readdata;                                   // sel_cartridge_type_s1_translator:uav_readdata -> sel_cartridge_type_s1_agent:m0_readdata
	wire          sel_cartridge_type_s1_agent_m0_waitrequest;                                // sel_cartridge_type_s1_translator:uav_waitrequest -> sel_cartridge_type_s1_agent:m0_waitrequest
	wire          sel_cartridge_type_s1_agent_m0_debugaccess;                                // sel_cartridge_type_s1_agent:m0_debugaccess -> sel_cartridge_type_s1_translator:uav_debugaccess
	wire   [21:0] sel_cartridge_type_s1_agent_m0_address;                                    // sel_cartridge_type_s1_agent:m0_address -> sel_cartridge_type_s1_translator:uav_address
	wire    [3:0] sel_cartridge_type_s1_agent_m0_byteenable;                                 // sel_cartridge_type_s1_agent:m0_byteenable -> sel_cartridge_type_s1_translator:uav_byteenable
	wire          sel_cartridge_type_s1_agent_m0_read;                                       // sel_cartridge_type_s1_agent:m0_read -> sel_cartridge_type_s1_translator:uav_read
	wire          sel_cartridge_type_s1_agent_m0_readdatavalid;                              // sel_cartridge_type_s1_translator:uav_readdatavalid -> sel_cartridge_type_s1_agent:m0_readdatavalid
	wire          sel_cartridge_type_s1_agent_m0_lock;                                       // sel_cartridge_type_s1_agent:m0_lock -> sel_cartridge_type_s1_translator:uav_lock
	wire   [31:0] sel_cartridge_type_s1_agent_m0_writedata;                                  // sel_cartridge_type_s1_agent:m0_writedata -> sel_cartridge_type_s1_translator:uav_writedata
	wire          sel_cartridge_type_s1_agent_m0_write;                                      // sel_cartridge_type_s1_agent:m0_write -> sel_cartridge_type_s1_translator:uav_write
	wire    [2:0] sel_cartridge_type_s1_agent_m0_burstcount;                                 // sel_cartridge_type_s1_agent:m0_burstcount -> sel_cartridge_type_s1_translator:uav_burstcount
	wire          sel_cartridge_type_s1_agent_rf_source_valid;                               // sel_cartridge_type_s1_agent:rf_source_valid -> sel_cartridge_type_s1_agent_rsp_fifo:in_valid
	wire  [100:0] sel_cartridge_type_s1_agent_rf_source_data;                                // sel_cartridge_type_s1_agent:rf_source_data -> sel_cartridge_type_s1_agent_rsp_fifo:in_data
	wire          sel_cartridge_type_s1_agent_rf_source_ready;                               // sel_cartridge_type_s1_agent_rsp_fifo:in_ready -> sel_cartridge_type_s1_agent:rf_source_ready
	wire          sel_cartridge_type_s1_agent_rf_source_startofpacket;                       // sel_cartridge_type_s1_agent:rf_source_startofpacket -> sel_cartridge_type_s1_agent_rsp_fifo:in_startofpacket
	wire          sel_cartridge_type_s1_agent_rf_source_endofpacket;                         // sel_cartridge_type_s1_agent:rf_source_endofpacket -> sel_cartridge_type_s1_agent_rsp_fifo:in_endofpacket
	wire          sel_cartridge_type_s1_agent_rsp_fifo_out_valid;                            // sel_cartridge_type_s1_agent_rsp_fifo:out_valid -> sel_cartridge_type_s1_agent:rf_sink_valid
	wire  [100:0] sel_cartridge_type_s1_agent_rsp_fifo_out_data;                             // sel_cartridge_type_s1_agent_rsp_fifo:out_data -> sel_cartridge_type_s1_agent:rf_sink_data
	wire          sel_cartridge_type_s1_agent_rsp_fifo_out_ready;                            // sel_cartridge_type_s1_agent:rf_sink_ready -> sel_cartridge_type_s1_agent_rsp_fifo:out_ready
	wire          sel_cartridge_type_s1_agent_rsp_fifo_out_startofpacket;                    // sel_cartridge_type_s1_agent_rsp_fifo:out_startofpacket -> sel_cartridge_type_s1_agent:rf_sink_startofpacket
	wire          sel_cartridge_type_s1_agent_rsp_fifo_out_endofpacket;                      // sel_cartridge_type_s1_agent_rsp_fifo:out_endofpacket -> sel_cartridge_type_s1_agent:rf_sink_endofpacket
	wire          sel_cartridge_type_s1_agent_rdata_fifo_src_valid;                          // sel_cartridge_type_s1_agent:rdata_fifo_src_valid -> sel_cartridge_type_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] sel_cartridge_type_s1_agent_rdata_fifo_src_data;                           // sel_cartridge_type_s1_agent:rdata_fifo_src_data -> sel_cartridge_type_s1_agent:rdata_fifo_sink_data
	wire          sel_cartridge_type_s1_agent_rdata_fifo_src_ready;                          // sel_cartridge_type_s1_agent:rdata_fifo_sink_ready -> sel_cartridge_type_s1_agent:rdata_fifo_src_ready
	wire          cmd_mux_008_src_valid;                                                     // cmd_mux_008:src_valid -> sel_cartridge_type_s1_agent:cp_valid
	wire   [99:0] cmd_mux_008_src_data;                                                      // cmd_mux_008:src_data -> sel_cartridge_type_s1_agent:cp_data
	wire          cmd_mux_008_src_ready;                                                     // sel_cartridge_type_s1_agent:cp_ready -> cmd_mux_008:src_ready
	wire   [11:0] cmd_mux_008_src_channel;                                                   // cmd_mux_008:src_channel -> sel_cartridge_type_s1_agent:cp_channel
	wire          cmd_mux_008_src_startofpacket;                                             // cmd_mux_008:src_startofpacket -> sel_cartridge_type_s1_agent:cp_startofpacket
	wire          cmd_mux_008_src_endofpacket;                                               // cmd_mux_008:src_endofpacket -> sel_cartridge_type_s1_agent:cp_endofpacket
	wire   [31:0] spi_master_0_s1_agent_m0_readdata;                                         // spi_master_0_s1_translator:uav_readdata -> spi_master_0_s1_agent:m0_readdata
	wire          spi_master_0_s1_agent_m0_waitrequest;                                      // spi_master_0_s1_translator:uav_waitrequest -> spi_master_0_s1_agent:m0_waitrequest
	wire          spi_master_0_s1_agent_m0_debugaccess;                                      // spi_master_0_s1_agent:m0_debugaccess -> spi_master_0_s1_translator:uav_debugaccess
	wire   [21:0] spi_master_0_s1_agent_m0_address;                                          // spi_master_0_s1_agent:m0_address -> spi_master_0_s1_translator:uav_address
	wire    [3:0] spi_master_0_s1_agent_m0_byteenable;                                       // spi_master_0_s1_agent:m0_byteenable -> spi_master_0_s1_translator:uav_byteenable
	wire          spi_master_0_s1_agent_m0_read;                                             // spi_master_0_s1_agent:m0_read -> spi_master_0_s1_translator:uav_read
	wire          spi_master_0_s1_agent_m0_readdatavalid;                                    // spi_master_0_s1_translator:uav_readdatavalid -> spi_master_0_s1_agent:m0_readdatavalid
	wire          spi_master_0_s1_agent_m0_lock;                                             // spi_master_0_s1_agent:m0_lock -> spi_master_0_s1_translator:uav_lock
	wire   [31:0] spi_master_0_s1_agent_m0_writedata;                                        // spi_master_0_s1_agent:m0_writedata -> spi_master_0_s1_translator:uav_writedata
	wire          spi_master_0_s1_agent_m0_write;                                            // spi_master_0_s1_agent:m0_write -> spi_master_0_s1_translator:uav_write
	wire    [2:0] spi_master_0_s1_agent_m0_burstcount;                                       // spi_master_0_s1_agent:m0_burstcount -> spi_master_0_s1_translator:uav_burstcount
	wire          spi_master_0_s1_agent_rf_source_valid;                                     // spi_master_0_s1_agent:rf_source_valid -> spi_master_0_s1_agent_rsp_fifo:in_valid
	wire  [100:0] spi_master_0_s1_agent_rf_source_data;                                      // spi_master_0_s1_agent:rf_source_data -> spi_master_0_s1_agent_rsp_fifo:in_data
	wire          spi_master_0_s1_agent_rf_source_ready;                                     // spi_master_0_s1_agent_rsp_fifo:in_ready -> spi_master_0_s1_agent:rf_source_ready
	wire          spi_master_0_s1_agent_rf_source_startofpacket;                             // spi_master_0_s1_agent:rf_source_startofpacket -> spi_master_0_s1_agent_rsp_fifo:in_startofpacket
	wire          spi_master_0_s1_agent_rf_source_endofpacket;                               // spi_master_0_s1_agent:rf_source_endofpacket -> spi_master_0_s1_agent_rsp_fifo:in_endofpacket
	wire          spi_master_0_s1_agent_rsp_fifo_out_valid;                                  // spi_master_0_s1_agent_rsp_fifo:out_valid -> spi_master_0_s1_agent:rf_sink_valid
	wire  [100:0] spi_master_0_s1_agent_rsp_fifo_out_data;                                   // spi_master_0_s1_agent_rsp_fifo:out_data -> spi_master_0_s1_agent:rf_sink_data
	wire          spi_master_0_s1_agent_rsp_fifo_out_ready;                                  // spi_master_0_s1_agent:rf_sink_ready -> spi_master_0_s1_agent_rsp_fifo:out_ready
	wire          spi_master_0_s1_agent_rsp_fifo_out_startofpacket;                          // spi_master_0_s1_agent_rsp_fifo:out_startofpacket -> spi_master_0_s1_agent:rf_sink_startofpacket
	wire          spi_master_0_s1_agent_rsp_fifo_out_endofpacket;                            // spi_master_0_s1_agent_rsp_fifo:out_endofpacket -> spi_master_0_s1_agent:rf_sink_endofpacket
	wire          spi_master_0_s1_agent_rdata_fifo_src_valid;                                // spi_master_0_s1_agent:rdata_fifo_src_valid -> spi_master_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] spi_master_0_s1_agent_rdata_fifo_src_data;                                 // spi_master_0_s1_agent:rdata_fifo_src_data -> spi_master_0_s1_agent:rdata_fifo_sink_data
	wire          spi_master_0_s1_agent_rdata_fifo_src_ready;                                // spi_master_0_s1_agent:rdata_fifo_sink_ready -> spi_master_0_s1_agent:rdata_fifo_src_ready
	wire          cmd_mux_009_src_valid;                                                     // cmd_mux_009:src_valid -> spi_master_0_s1_agent:cp_valid
	wire   [99:0] cmd_mux_009_src_data;                                                      // cmd_mux_009:src_data -> spi_master_0_s1_agent:cp_data
	wire          cmd_mux_009_src_ready;                                                     // spi_master_0_s1_agent:cp_ready -> cmd_mux_009:src_ready
	wire   [11:0] cmd_mux_009_src_channel;                                                   // cmd_mux_009:src_channel -> spi_master_0_s1_agent:cp_channel
	wire          cmd_mux_009_src_startofpacket;                                             // cmd_mux_009:src_startofpacket -> spi_master_0_s1_agent:cp_startofpacket
	wire          cmd_mux_009_src_endofpacket;                                               // cmd_mux_009:src_endofpacket -> spi_master_0_s1_agent:cp_endofpacket
	wire   [31:0] atari_d500_byte_s1_agent_m0_readdata;                                      // atari_d500_byte_s1_translator:uav_readdata -> atari_d500_byte_s1_agent:m0_readdata
	wire          atari_d500_byte_s1_agent_m0_waitrequest;                                   // atari_d500_byte_s1_translator:uav_waitrequest -> atari_d500_byte_s1_agent:m0_waitrequest
	wire          atari_d500_byte_s1_agent_m0_debugaccess;                                   // atari_d500_byte_s1_agent:m0_debugaccess -> atari_d500_byte_s1_translator:uav_debugaccess
	wire   [21:0] atari_d500_byte_s1_agent_m0_address;                                       // atari_d500_byte_s1_agent:m0_address -> atari_d500_byte_s1_translator:uav_address
	wire    [3:0] atari_d500_byte_s1_agent_m0_byteenable;                                    // atari_d500_byte_s1_agent:m0_byteenable -> atari_d500_byte_s1_translator:uav_byteenable
	wire          atari_d500_byte_s1_agent_m0_read;                                          // atari_d500_byte_s1_agent:m0_read -> atari_d500_byte_s1_translator:uav_read
	wire          atari_d500_byte_s1_agent_m0_readdatavalid;                                 // atari_d500_byte_s1_translator:uav_readdatavalid -> atari_d500_byte_s1_agent:m0_readdatavalid
	wire          atari_d500_byte_s1_agent_m0_lock;                                          // atari_d500_byte_s1_agent:m0_lock -> atari_d500_byte_s1_translator:uav_lock
	wire   [31:0] atari_d500_byte_s1_agent_m0_writedata;                                     // atari_d500_byte_s1_agent:m0_writedata -> atari_d500_byte_s1_translator:uav_writedata
	wire          atari_d500_byte_s1_agent_m0_write;                                         // atari_d500_byte_s1_agent:m0_write -> atari_d500_byte_s1_translator:uav_write
	wire    [2:0] atari_d500_byte_s1_agent_m0_burstcount;                                    // atari_d500_byte_s1_agent:m0_burstcount -> atari_d500_byte_s1_translator:uav_burstcount
	wire          atari_d500_byte_s1_agent_rf_source_valid;                                  // atari_d500_byte_s1_agent:rf_source_valid -> atari_d500_byte_s1_agent_rsp_fifo:in_valid
	wire  [100:0] atari_d500_byte_s1_agent_rf_source_data;                                   // atari_d500_byte_s1_agent:rf_source_data -> atari_d500_byte_s1_agent_rsp_fifo:in_data
	wire          atari_d500_byte_s1_agent_rf_source_ready;                                  // atari_d500_byte_s1_agent_rsp_fifo:in_ready -> atari_d500_byte_s1_agent:rf_source_ready
	wire          atari_d500_byte_s1_agent_rf_source_startofpacket;                          // atari_d500_byte_s1_agent:rf_source_startofpacket -> atari_d500_byte_s1_agent_rsp_fifo:in_startofpacket
	wire          atari_d500_byte_s1_agent_rf_source_endofpacket;                            // atari_d500_byte_s1_agent:rf_source_endofpacket -> atari_d500_byte_s1_agent_rsp_fifo:in_endofpacket
	wire          atari_d500_byte_s1_agent_rsp_fifo_out_valid;                               // atari_d500_byte_s1_agent_rsp_fifo:out_valid -> atari_d500_byte_s1_agent:rf_sink_valid
	wire  [100:0] atari_d500_byte_s1_agent_rsp_fifo_out_data;                                // atari_d500_byte_s1_agent_rsp_fifo:out_data -> atari_d500_byte_s1_agent:rf_sink_data
	wire          atari_d500_byte_s1_agent_rsp_fifo_out_ready;                               // atari_d500_byte_s1_agent:rf_sink_ready -> atari_d500_byte_s1_agent_rsp_fifo:out_ready
	wire          atari_d500_byte_s1_agent_rsp_fifo_out_startofpacket;                       // atari_d500_byte_s1_agent_rsp_fifo:out_startofpacket -> atari_d500_byte_s1_agent:rf_sink_startofpacket
	wire          atari_d500_byte_s1_agent_rsp_fifo_out_endofpacket;                         // atari_d500_byte_s1_agent_rsp_fifo:out_endofpacket -> atari_d500_byte_s1_agent:rf_sink_endofpacket
	wire          atari_d500_byte_s1_agent_rdata_fifo_src_valid;                             // atari_d500_byte_s1_agent:rdata_fifo_src_valid -> atari_d500_byte_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] atari_d500_byte_s1_agent_rdata_fifo_src_data;                              // atari_d500_byte_s1_agent:rdata_fifo_src_data -> atari_d500_byte_s1_agent:rdata_fifo_sink_data
	wire          atari_d500_byte_s1_agent_rdata_fifo_src_ready;                             // atari_d500_byte_s1_agent:rdata_fifo_sink_ready -> atari_d500_byte_s1_agent:rdata_fifo_src_ready
	wire          cmd_mux_010_src_valid;                                                     // cmd_mux_010:src_valid -> atari_d500_byte_s1_agent:cp_valid
	wire   [99:0] cmd_mux_010_src_data;                                                      // cmd_mux_010:src_data -> atari_d500_byte_s1_agent:cp_data
	wire          cmd_mux_010_src_ready;                                                     // atari_d500_byte_s1_agent:cp_ready -> cmd_mux_010:src_ready
	wire   [11:0] cmd_mux_010_src_channel;                                                   // cmd_mux_010:src_channel -> atari_d500_byte_s1_agent:cp_channel
	wire          cmd_mux_010_src_startofpacket;                                             // cmd_mux_010:src_startofpacket -> atari_d500_byte_s1_agent:cp_startofpacket
	wire          cmd_mux_010_src_endofpacket;                                               // cmd_mux_010:src_endofpacket -> atari_d500_byte_s1_agent:cp_endofpacket
	wire   [31:0] reset_d500_s1_agent_m0_readdata;                                           // reset_d500_s1_translator:uav_readdata -> reset_d500_s1_agent:m0_readdata
	wire          reset_d500_s1_agent_m0_waitrequest;                                        // reset_d500_s1_translator:uav_waitrequest -> reset_d500_s1_agent:m0_waitrequest
	wire          reset_d500_s1_agent_m0_debugaccess;                                        // reset_d500_s1_agent:m0_debugaccess -> reset_d500_s1_translator:uav_debugaccess
	wire   [21:0] reset_d500_s1_agent_m0_address;                                            // reset_d500_s1_agent:m0_address -> reset_d500_s1_translator:uav_address
	wire    [3:0] reset_d500_s1_agent_m0_byteenable;                                         // reset_d500_s1_agent:m0_byteenable -> reset_d500_s1_translator:uav_byteenable
	wire          reset_d500_s1_agent_m0_read;                                               // reset_d500_s1_agent:m0_read -> reset_d500_s1_translator:uav_read
	wire          reset_d500_s1_agent_m0_readdatavalid;                                      // reset_d500_s1_translator:uav_readdatavalid -> reset_d500_s1_agent:m0_readdatavalid
	wire          reset_d500_s1_agent_m0_lock;                                               // reset_d500_s1_agent:m0_lock -> reset_d500_s1_translator:uav_lock
	wire   [31:0] reset_d500_s1_agent_m0_writedata;                                          // reset_d500_s1_agent:m0_writedata -> reset_d500_s1_translator:uav_writedata
	wire          reset_d500_s1_agent_m0_write;                                              // reset_d500_s1_agent:m0_write -> reset_d500_s1_translator:uav_write
	wire    [2:0] reset_d500_s1_agent_m0_burstcount;                                         // reset_d500_s1_agent:m0_burstcount -> reset_d500_s1_translator:uav_burstcount
	wire          reset_d500_s1_agent_rf_source_valid;                                       // reset_d500_s1_agent:rf_source_valid -> reset_d500_s1_agent_rsp_fifo:in_valid
	wire  [100:0] reset_d500_s1_agent_rf_source_data;                                        // reset_d500_s1_agent:rf_source_data -> reset_d500_s1_agent_rsp_fifo:in_data
	wire          reset_d500_s1_agent_rf_source_ready;                                       // reset_d500_s1_agent_rsp_fifo:in_ready -> reset_d500_s1_agent:rf_source_ready
	wire          reset_d500_s1_agent_rf_source_startofpacket;                               // reset_d500_s1_agent:rf_source_startofpacket -> reset_d500_s1_agent_rsp_fifo:in_startofpacket
	wire          reset_d500_s1_agent_rf_source_endofpacket;                                 // reset_d500_s1_agent:rf_source_endofpacket -> reset_d500_s1_agent_rsp_fifo:in_endofpacket
	wire          reset_d500_s1_agent_rsp_fifo_out_valid;                                    // reset_d500_s1_agent_rsp_fifo:out_valid -> reset_d500_s1_agent:rf_sink_valid
	wire  [100:0] reset_d500_s1_agent_rsp_fifo_out_data;                                     // reset_d500_s1_agent_rsp_fifo:out_data -> reset_d500_s1_agent:rf_sink_data
	wire          reset_d500_s1_agent_rsp_fifo_out_ready;                                    // reset_d500_s1_agent:rf_sink_ready -> reset_d500_s1_agent_rsp_fifo:out_ready
	wire          reset_d500_s1_agent_rsp_fifo_out_startofpacket;                            // reset_d500_s1_agent_rsp_fifo:out_startofpacket -> reset_d500_s1_agent:rf_sink_startofpacket
	wire          reset_d500_s1_agent_rsp_fifo_out_endofpacket;                              // reset_d500_s1_agent_rsp_fifo:out_endofpacket -> reset_d500_s1_agent:rf_sink_endofpacket
	wire          reset_d500_s1_agent_rdata_fifo_src_valid;                                  // reset_d500_s1_agent:rdata_fifo_src_valid -> reset_d500_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] reset_d500_s1_agent_rdata_fifo_src_data;                                   // reset_d500_s1_agent:rdata_fifo_src_data -> reset_d500_s1_agent:rdata_fifo_sink_data
	wire          reset_d500_s1_agent_rdata_fifo_src_ready;                                  // reset_d500_s1_agent:rdata_fifo_sink_ready -> reset_d500_s1_agent:rdata_fifo_src_ready
	wire          cmd_mux_011_src_valid;                                                     // cmd_mux_011:src_valid -> reset_d500_s1_agent:cp_valid
	wire   [99:0] cmd_mux_011_src_data;                                                      // cmd_mux_011:src_data -> reset_d500_s1_agent:cp_data
	wire          cmd_mux_011_src_ready;                                                     // reset_d500_s1_agent:cp_ready -> cmd_mux_011:src_ready
	wire   [11:0] cmd_mux_011_src_channel;                                                   // cmd_mux_011:src_channel -> reset_d500_s1_agent:cp_channel
	wire          cmd_mux_011_src_startofpacket;                                             // cmd_mux_011:src_startofpacket -> reset_d500_s1_agent:cp_startofpacket
	wire          cmd_mux_011_src_endofpacket;                                               // cmd_mux_011:src_endofpacket -> reset_d500_s1_agent:cp_endofpacket
	wire          cpu_data_master_agent_cp_valid;                                            // cpu_data_master_agent:cp_valid -> router:sink_valid
	wire   [99:0] cpu_data_master_agent_cp_data;                                             // cpu_data_master_agent:cp_data -> router:sink_data
	wire          cpu_data_master_agent_cp_ready;                                            // router:sink_ready -> cpu_data_master_agent:cp_ready
	wire          cpu_data_master_agent_cp_startofpacket;                                    // cpu_data_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire          cpu_data_master_agent_cp_endofpacket;                                      // cpu_data_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire          router_src_valid;                                                          // router:src_valid -> cmd_demux:sink_valid
	wire   [99:0] router_src_data;                                                           // router:src_data -> cmd_demux:sink_data
	wire          router_src_ready;                                                          // cmd_demux:sink_ready -> router:src_ready
	wire   [11:0] router_src_channel;                                                        // router:src_channel -> cmd_demux:sink_channel
	wire          router_src_startofpacket;                                                  // router:src_startofpacket -> cmd_demux:sink_startofpacket
	wire          router_src_endofpacket;                                                    // router:src_endofpacket -> cmd_demux:sink_endofpacket
	wire          cpu_instruction_master_agent_cp_valid;                                     // cpu_instruction_master_agent:cp_valid -> router_001:sink_valid
	wire   [99:0] cpu_instruction_master_agent_cp_data;                                      // cpu_instruction_master_agent:cp_data -> router_001:sink_data
	wire          cpu_instruction_master_agent_cp_ready;                                     // router_001:sink_ready -> cpu_instruction_master_agent:cp_ready
	wire          cpu_instruction_master_agent_cp_startofpacket;                             // cpu_instruction_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          cpu_instruction_master_agent_cp_endofpacket;                               // cpu_instruction_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                                      // router_001:src_valid -> cmd_demux_001:sink_valid
	wire   [99:0] router_001_src_data;                                                       // router_001:src_data -> cmd_demux_001:sink_data
	wire          router_001_src_ready;                                                      // cmd_demux_001:sink_ready -> router_001:src_ready
	wire   [11:0] router_001_src_channel;                                                    // router_001:src_channel -> cmd_demux_001:sink_channel
	wire          router_001_src_startofpacket;                                              // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          router_001_src_endofpacket;                                                // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rp_valid;                              // jtag_uart_0_avalon_jtag_slave_agent:rp_valid -> router_002:sink_valid
	wire   [99:0] jtag_uart_0_avalon_jtag_slave_agent_rp_data;                               // jtag_uart_0_avalon_jtag_slave_agent:rp_data -> router_002:sink_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rp_ready;                              // router_002:sink_ready -> jtag_uart_0_avalon_jtag_slave_agent:rp_ready
	wire          jtag_uart_0_avalon_jtag_slave_agent_rp_startofpacket;                      // jtag_uart_0_avalon_jtag_slave_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rp_endofpacket;                        // jtag_uart_0_avalon_jtag_slave_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                                      // router_002:src_valid -> rsp_demux:sink_valid
	wire   [99:0] router_002_src_data;                                                       // router_002:src_data -> rsp_demux:sink_data
	wire          router_002_src_ready;                                                      // rsp_demux:sink_ready -> router_002:src_ready
	wire   [11:0] router_002_src_channel;                                                    // router_002:src_channel -> rsp_demux:sink_channel
	wire          router_002_src_startofpacket;                                              // router_002:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_002_src_endofpacket;                                                // router_002:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          ext_sram_controller_0_avalon_slave_agent_rp_valid;                         // ext_sram_controller_0_avalon_slave_agent:rp_valid -> router_003:sink_valid
	wire   [72:0] ext_sram_controller_0_avalon_slave_agent_rp_data;                          // ext_sram_controller_0_avalon_slave_agent:rp_data -> router_003:sink_data
	wire          ext_sram_controller_0_avalon_slave_agent_rp_ready;                         // router_003:sink_ready -> ext_sram_controller_0_avalon_slave_agent:rp_ready
	wire          ext_sram_controller_0_avalon_slave_agent_rp_startofpacket;                 // ext_sram_controller_0_avalon_slave_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          ext_sram_controller_0_avalon_slave_agent_rp_endofpacket;                   // ext_sram_controller_0_avalon_slave_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          sysid_2466_control_slave_agent_rp_valid;                                   // sysid_2466_control_slave_agent:rp_valid -> router_004:sink_valid
	wire   [99:0] sysid_2466_control_slave_agent_rp_data;                                    // sysid_2466_control_slave_agent:rp_data -> router_004:sink_data
	wire          sysid_2466_control_slave_agent_rp_ready;                                   // router_004:sink_ready -> sysid_2466_control_slave_agent:rp_ready
	wire          sysid_2466_control_slave_agent_rp_startofpacket;                           // sysid_2466_control_slave_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          sysid_2466_control_slave_agent_rp_endofpacket;                             // sysid_2466_control_slave_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                      // router_004:src_valid -> rsp_demux_002:sink_valid
	wire   [99:0] router_004_src_data;                                                       // router_004:src_data -> rsp_demux_002:sink_data
	wire          router_004_src_ready;                                                      // rsp_demux_002:sink_ready -> router_004:src_ready
	wire   [11:0] router_004_src_channel;                                                    // router_004:src_channel -> rsp_demux_002:sink_channel
	wire          router_004_src_startofpacket;                                              // router_004:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_004_src_endofpacket;                                                // router_004:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          cpu_jtag_debug_module_agent_rp_valid;                                      // cpu_jtag_debug_module_agent:rp_valid -> router_005:sink_valid
	wire   [99:0] cpu_jtag_debug_module_agent_rp_data;                                       // cpu_jtag_debug_module_agent:rp_data -> router_005:sink_data
	wire          cpu_jtag_debug_module_agent_rp_ready;                                      // router_005:sink_ready -> cpu_jtag_debug_module_agent:rp_ready
	wire          cpu_jtag_debug_module_agent_rp_startofpacket;                              // cpu_jtag_debug_module_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          cpu_jtag_debug_module_agent_rp_endofpacket;                                // cpu_jtag_debug_module_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                                      // router_005:src_valid -> rsp_demux_003:sink_valid
	wire   [99:0] router_005_src_data;                                                       // router_005:src_data -> rsp_demux_003:sink_data
	wire          router_005_src_ready;                                                      // rsp_demux_003:sink_ready -> router_005:src_ready
	wire   [11:0] router_005_src_channel;                                                    // router_005:src_channel -> rsp_demux_003:sink_channel
	wire          router_005_src_startofpacket;                                              // router_005:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_005_src_endofpacket;                                                // router_005:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          memory_s1_agent_rp_valid;                                                  // memory_s1_agent:rp_valid -> router_006:sink_valid
	wire   [99:0] memory_s1_agent_rp_data;                                                   // memory_s1_agent:rp_data -> router_006:sink_data
	wire          memory_s1_agent_rp_ready;                                                  // router_006:sink_ready -> memory_s1_agent:rp_ready
	wire          memory_s1_agent_rp_startofpacket;                                          // memory_s1_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          memory_s1_agent_rp_endofpacket;                                            // memory_s1_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                                      // router_006:src_valid -> rsp_demux_004:sink_valid
	wire   [99:0] router_006_src_data;                                                       // router_006:src_data -> rsp_demux_004:sink_data
	wire          router_006_src_ready;                                                      // rsp_demux_004:sink_ready -> router_006:src_ready
	wire   [11:0] router_006_src_channel;                                                    // router_006:src_channel -> rsp_demux_004:sink_channel
	wire          router_006_src_startofpacket;                                              // router_006:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          router_006_src_endofpacket;                                                // router_006:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          led_s1_agent_rp_valid;                                                     // led_s1_agent:rp_valid -> router_007:sink_valid
	wire   [99:0] led_s1_agent_rp_data;                                                      // led_s1_agent:rp_data -> router_007:sink_data
	wire          led_s1_agent_rp_ready;                                                     // router_007:sink_ready -> led_s1_agent:rp_ready
	wire          led_s1_agent_rp_startofpacket;                                             // led_s1_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire          led_s1_agent_rp_endofpacket;                                               // led_s1_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire          router_007_src_valid;                                                      // router_007:src_valid -> rsp_demux_005:sink_valid
	wire   [99:0] router_007_src_data;                                                       // router_007:src_data -> rsp_demux_005:sink_data
	wire          router_007_src_ready;                                                      // rsp_demux_005:sink_ready -> router_007:src_ready
	wire   [11:0] router_007_src_channel;                                                    // router_007:src_channel -> rsp_demux_005:sink_channel
	wire          router_007_src_startofpacket;                                              // router_007:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          router_007_src_endofpacket;                                                // router_007:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          timer_0_s1_agent_rp_valid;                                                 // timer_0_s1_agent:rp_valid -> router_008:sink_valid
	wire   [99:0] timer_0_s1_agent_rp_data;                                                  // timer_0_s1_agent:rp_data -> router_008:sink_data
	wire          timer_0_s1_agent_rp_ready;                                                 // router_008:sink_ready -> timer_0_s1_agent:rp_ready
	wire          timer_0_s1_agent_rp_startofpacket;                                         // timer_0_s1_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire          timer_0_s1_agent_rp_endofpacket;                                           // timer_0_s1_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire          router_008_src_valid;                                                      // router_008:src_valid -> rsp_demux_006:sink_valid
	wire   [99:0] router_008_src_data;                                                       // router_008:src_data -> rsp_demux_006:sink_data
	wire          router_008_src_ready;                                                      // rsp_demux_006:sink_ready -> router_008:src_ready
	wire   [11:0] router_008_src_channel;                                                    // router_008:src_channel -> rsp_demux_006:sink_channel
	wire          router_008_src_startofpacket;                                              // router_008:src_startofpacket -> rsp_demux_006:sink_startofpacket
	wire          router_008_src_endofpacket;                                                // router_008:src_endofpacket -> rsp_demux_006:sink_endofpacket
	wire          cart_memory_s1_agent_rp_valid;                                             // cart_memory_s1_agent:rp_valid -> router_009:sink_valid
	wire   [72:0] cart_memory_s1_agent_rp_data;                                              // cart_memory_s1_agent:rp_data -> router_009:sink_data
	wire          cart_memory_s1_agent_rp_ready;                                             // router_009:sink_ready -> cart_memory_s1_agent:rp_ready
	wire          cart_memory_s1_agent_rp_startofpacket;                                     // cart_memory_s1_agent:rp_startofpacket -> router_009:sink_startofpacket
	wire          cart_memory_s1_agent_rp_endofpacket;                                       // cart_memory_s1_agent:rp_endofpacket -> router_009:sink_endofpacket
	wire          sel_cartridge_type_s1_agent_rp_valid;                                      // sel_cartridge_type_s1_agent:rp_valid -> router_010:sink_valid
	wire   [99:0] sel_cartridge_type_s1_agent_rp_data;                                       // sel_cartridge_type_s1_agent:rp_data -> router_010:sink_data
	wire          sel_cartridge_type_s1_agent_rp_ready;                                      // router_010:sink_ready -> sel_cartridge_type_s1_agent:rp_ready
	wire          sel_cartridge_type_s1_agent_rp_startofpacket;                              // sel_cartridge_type_s1_agent:rp_startofpacket -> router_010:sink_startofpacket
	wire          sel_cartridge_type_s1_agent_rp_endofpacket;                                // sel_cartridge_type_s1_agent:rp_endofpacket -> router_010:sink_endofpacket
	wire          router_010_src_valid;                                                      // router_010:src_valid -> rsp_demux_008:sink_valid
	wire   [99:0] router_010_src_data;                                                       // router_010:src_data -> rsp_demux_008:sink_data
	wire          router_010_src_ready;                                                      // rsp_demux_008:sink_ready -> router_010:src_ready
	wire   [11:0] router_010_src_channel;                                                    // router_010:src_channel -> rsp_demux_008:sink_channel
	wire          router_010_src_startofpacket;                                              // router_010:src_startofpacket -> rsp_demux_008:sink_startofpacket
	wire          router_010_src_endofpacket;                                                // router_010:src_endofpacket -> rsp_demux_008:sink_endofpacket
	wire          spi_master_0_s1_agent_rp_valid;                                            // spi_master_0_s1_agent:rp_valid -> router_011:sink_valid
	wire   [99:0] spi_master_0_s1_agent_rp_data;                                             // spi_master_0_s1_agent:rp_data -> router_011:sink_data
	wire          spi_master_0_s1_agent_rp_ready;                                            // router_011:sink_ready -> spi_master_0_s1_agent:rp_ready
	wire          spi_master_0_s1_agent_rp_startofpacket;                                    // spi_master_0_s1_agent:rp_startofpacket -> router_011:sink_startofpacket
	wire          spi_master_0_s1_agent_rp_endofpacket;                                      // spi_master_0_s1_agent:rp_endofpacket -> router_011:sink_endofpacket
	wire          router_011_src_valid;                                                      // router_011:src_valid -> rsp_demux_009:sink_valid
	wire   [99:0] router_011_src_data;                                                       // router_011:src_data -> rsp_demux_009:sink_data
	wire          router_011_src_ready;                                                      // rsp_demux_009:sink_ready -> router_011:src_ready
	wire   [11:0] router_011_src_channel;                                                    // router_011:src_channel -> rsp_demux_009:sink_channel
	wire          router_011_src_startofpacket;                                              // router_011:src_startofpacket -> rsp_demux_009:sink_startofpacket
	wire          router_011_src_endofpacket;                                                // router_011:src_endofpacket -> rsp_demux_009:sink_endofpacket
	wire          atari_d500_byte_s1_agent_rp_valid;                                         // atari_d500_byte_s1_agent:rp_valid -> router_012:sink_valid
	wire   [99:0] atari_d500_byte_s1_agent_rp_data;                                          // atari_d500_byte_s1_agent:rp_data -> router_012:sink_data
	wire          atari_d500_byte_s1_agent_rp_ready;                                         // router_012:sink_ready -> atari_d500_byte_s1_agent:rp_ready
	wire          atari_d500_byte_s1_agent_rp_startofpacket;                                 // atari_d500_byte_s1_agent:rp_startofpacket -> router_012:sink_startofpacket
	wire          atari_d500_byte_s1_agent_rp_endofpacket;                                   // atari_d500_byte_s1_agent:rp_endofpacket -> router_012:sink_endofpacket
	wire          router_012_src_valid;                                                      // router_012:src_valid -> rsp_demux_010:sink_valid
	wire   [99:0] router_012_src_data;                                                       // router_012:src_data -> rsp_demux_010:sink_data
	wire          router_012_src_ready;                                                      // rsp_demux_010:sink_ready -> router_012:src_ready
	wire   [11:0] router_012_src_channel;                                                    // router_012:src_channel -> rsp_demux_010:sink_channel
	wire          router_012_src_startofpacket;                                              // router_012:src_startofpacket -> rsp_demux_010:sink_startofpacket
	wire          router_012_src_endofpacket;                                                // router_012:src_endofpacket -> rsp_demux_010:sink_endofpacket
	wire          reset_d500_s1_agent_rp_valid;                                              // reset_d500_s1_agent:rp_valid -> router_013:sink_valid
	wire   [99:0] reset_d500_s1_agent_rp_data;                                               // reset_d500_s1_agent:rp_data -> router_013:sink_data
	wire          reset_d500_s1_agent_rp_ready;                                              // router_013:sink_ready -> reset_d500_s1_agent:rp_ready
	wire          reset_d500_s1_agent_rp_startofpacket;                                      // reset_d500_s1_agent:rp_startofpacket -> router_013:sink_startofpacket
	wire          reset_d500_s1_agent_rp_endofpacket;                                        // reset_d500_s1_agent:rp_endofpacket -> router_013:sink_endofpacket
	wire          router_013_src_valid;                                                      // router_013:src_valid -> rsp_demux_011:sink_valid
	wire   [99:0] router_013_src_data;                                                       // router_013:src_data -> rsp_demux_011:sink_data
	wire          router_013_src_ready;                                                      // rsp_demux_011:sink_ready -> router_013:src_ready
	wire   [11:0] router_013_src_channel;                                                    // router_013:src_channel -> rsp_demux_011:sink_channel
	wire          router_013_src_startofpacket;                                              // router_013:src_startofpacket -> rsp_demux_011:sink_startofpacket
	wire          router_013_src_endofpacket;                                                // router_013:src_endofpacket -> rsp_demux_011:sink_endofpacket
	wire          ext_sram_controller_0_avalon_slave_burst_adapter_source0_valid;            // ext_sram_controller_0_avalon_slave_burst_adapter:source0_valid -> ext_sram_controller_0_avalon_slave_agent:cp_valid
	wire   [72:0] ext_sram_controller_0_avalon_slave_burst_adapter_source0_data;             // ext_sram_controller_0_avalon_slave_burst_adapter:source0_data -> ext_sram_controller_0_avalon_slave_agent:cp_data
	wire          ext_sram_controller_0_avalon_slave_burst_adapter_source0_ready;            // ext_sram_controller_0_avalon_slave_agent:cp_ready -> ext_sram_controller_0_avalon_slave_burst_adapter:source0_ready
	wire   [11:0] ext_sram_controller_0_avalon_slave_burst_adapter_source0_channel;          // ext_sram_controller_0_avalon_slave_burst_adapter:source0_channel -> ext_sram_controller_0_avalon_slave_agent:cp_channel
	wire          ext_sram_controller_0_avalon_slave_burst_adapter_source0_startofpacket;    // ext_sram_controller_0_avalon_slave_burst_adapter:source0_startofpacket -> ext_sram_controller_0_avalon_slave_agent:cp_startofpacket
	wire          ext_sram_controller_0_avalon_slave_burst_adapter_source0_endofpacket;      // ext_sram_controller_0_avalon_slave_burst_adapter:source0_endofpacket -> ext_sram_controller_0_avalon_slave_agent:cp_endofpacket
	wire          cart_memory_s1_burst_adapter_source0_valid;                                // cart_memory_s1_burst_adapter:source0_valid -> cart_memory_s1_agent:cp_valid
	wire   [72:0] cart_memory_s1_burst_adapter_source0_data;                                 // cart_memory_s1_burst_adapter:source0_data -> cart_memory_s1_agent:cp_data
	wire          cart_memory_s1_burst_adapter_source0_ready;                                // cart_memory_s1_agent:cp_ready -> cart_memory_s1_burst_adapter:source0_ready
	wire   [11:0] cart_memory_s1_burst_adapter_source0_channel;                              // cart_memory_s1_burst_adapter:source0_channel -> cart_memory_s1_agent:cp_channel
	wire          cart_memory_s1_burst_adapter_source0_startofpacket;                        // cart_memory_s1_burst_adapter:source0_startofpacket -> cart_memory_s1_agent:cp_startofpacket
	wire          cart_memory_s1_burst_adapter_source0_endofpacket;                          // cart_memory_s1_burst_adapter:source0_endofpacket -> cart_memory_s1_agent:cp_endofpacket
	wire          cmd_demux_src0_valid;                                                      // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire   [99:0] cmd_demux_src0_data;                                                       // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                      // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire   [11:0] cmd_demux_src0_channel;                                                    // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                              // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                      // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire   [99:0] cmd_demux_src1_data;                                                       // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                                      // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire   [11:0] cmd_demux_src1_channel;                                                    // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                              // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                                      // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire   [99:0] cmd_demux_src2_data;                                                       // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                                      // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire   [11:0] cmd_demux_src2_channel;                                                    // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                              // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                                // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_src3_valid;                                                      // cmd_demux:src3_valid -> cmd_mux_003:sink0_valid
	wire   [99:0] cmd_demux_src3_data;                                                       // cmd_demux:src3_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_src3_ready;                                                      // cmd_mux_003:sink0_ready -> cmd_demux:src3_ready
	wire   [11:0] cmd_demux_src3_channel;                                                    // cmd_demux:src3_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_src3_startofpacket;                                              // cmd_demux:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_src3_endofpacket;                                                // cmd_demux:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_src4_valid;                                                      // cmd_demux:src4_valid -> cmd_mux_004:sink0_valid
	wire   [99:0] cmd_demux_src4_data;                                                       // cmd_demux:src4_data -> cmd_mux_004:sink0_data
	wire          cmd_demux_src4_ready;                                                      // cmd_mux_004:sink0_ready -> cmd_demux:src4_ready
	wire   [11:0] cmd_demux_src4_channel;                                                    // cmd_demux:src4_channel -> cmd_mux_004:sink0_channel
	wire          cmd_demux_src4_startofpacket;                                              // cmd_demux:src4_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          cmd_demux_src4_endofpacket;                                                // cmd_demux:src4_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_src5_valid;                                                      // cmd_demux:src5_valid -> cmd_mux_005:sink0_valid
	wire   [99:0] cmd_demux_src5_data;                                                       // cmd_demux:src5_data -> cmd_mux_005:sink0_data
	wire          cmd_demux_src5_ready;                                                      // cmd_mux_005:sink0_ready -> cmd_demux:src5_ready
	wire   [11:0] cmd_demux_src5_channel;                                                    // cmd_demux:src5_channel -> cmd_mux_005:sink0_channel
	wire          cmd_demux_src5_startofpacket;                                              // cmd_demux:src5_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          cmd_demux_src5_endofpacket;                                                // cmd_demux:src5_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          cmd_demux_src6_valid;                                                      // cmd_demux:src6_valid -> cmd_mux_006:sink0_valid
	wire   [99:0] cmd_demux_src6_data;                                                       // cmd_demux:src6_data -> cmd_mux_006:sink0_data
	wire          cmd_demux_src6_ready;                                                      // cmd_mux_006:sink0_ready -> cmd_demux:src6_ready
	wire   [11:0] cmd_demux_src6_channel;                                                    // cmd_demux:src6_channel -> cmd_mux_006:sink0_channel
	wire          cmd_demux_src6_startofpacket;                                              // cmd_demux:src6_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire          cmd_demux_src6_endofpacket;                                                // cmd_demux:src6_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire          cmd_demux_src7_valid;                                                      // cmd_demux:src7_valid -> cmd_mux_007:sink0_valid
	wire   [99:0] cmd_demux_src7_data;                                                       // cmd_demux:src7_data -> cmd_mux_007:sink0_data
	wire          cmd_demux_src7_ready;                                                      // cmd_mux_007:sink0_ready -> cmd_demux:src7_ready
	wire   [11:0] cmd_demux_src7_channel;                                                    // cmd_demux:src7_channel -> cmd_mux_007:sink0_channel
	wire          cmd_demux_src7_startofpacket;                                              // cmd_demux:src7_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire          cmd_demux_src7_endofpacket;                                                // cmd_demux:src7_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire          cmd_demux_src8_valid;                                                      // cmd_demux:src8_valid -> cmd_mux_008:sink0_valid
	wire   [99:0] cmd_demux_src8_data;                                                       // cmd_demux:src8_data -> cmd_mux_008:sink0_data
	wire          cmd_demux_src8_ready;                                                      // cmd_mux_008:sink0_ready -> cmd_demux:src8_ready
	wire   [11:0] cmd_demux_src8_channel;                                                    // cmd_demux:src8_channel -> cmd_mux_008:sink0_channel
	wire          cmd_demux_src8_startofpacket;                                              // cmd_demux:src8_startofpacket -> cmd_mux_008:sink0_startofpacket
	wire          cmd_demux_src8_endofpacket;                                                // cmd_demux:src8_endofpacket -> cmd_mux_008:sink0_endofpacket
	wire          cmd_demux_src9_valid;                                                      // cmd_demux:src9_valid -> cmd_mux_009:sink0_valid
	wire   [99:0] cmd_demux_src9_data;                                                       // cmd_demux:src9_data -> cmd_mux_009:sink0_data
	wire          cmd_demux_src9_ready;                                                      // cmd_mux_009:sink0_ready -> cmd_demux:src9_ready
	wire   [11:0] cmd_demux_src9_channel;                                                    // cmd_demux:src9_channel -> cmd_mux_009:sink0_channel
	wire          cmd_demux_src9_startofpacket;                                              // cmd_demux:src9_startofpacket -> cmd_mux_009:sink0_startofpacket
	wire          cmd_demux_src9_endofpacket;                                                // cmd_demux:src9_endofpacket -> cmd_mux_009:sink0_endofpacket
	wire          cmd_demux_src10_valid;                                                     // cmd_demux:src10_valid -> cmd_mux_010:sink0_valid
	wire   [99:0] cmd_demux_src10_data;                                                      // cmd_demux:src10_data -> cmd_mux_010:sink0_data
	wire          cmd_demux_src10_ready;                                                     // cmd_mux_010:sink0_ready -> cmd_demux:src10_ready
	wire   [11:0] cmd_demux_src10_channel;                                                   // cmd_demux:src10_channel -> cmd_mux_010:sink0_channel
	wire          cmd_demux_src10_startofpacket;                                             // cmd_demux:src10_startofpacket -> cmd_mux_010:sink0_startofpacket
	wire          cmd_demux_src10_endofpacket;                                               // cmd_demux:src10_endofpacket -> cmd_mux_010:sink0_endofpacket
	wire          cmd_demux_src11_valid;                                                     // cmd_demux:src11_valid -> cmd_mux_011:sink0_valid
	wire   [99:0] cmd_demux_src11_data;                                                      // cmd_demux:src11_data -> cmd_mux_011:sink0_data
	wire          cmd_demux_src11_ready;                                                     // cmd_mux_011:sink0_ready -> cmd_demux:src11_ready
	wire   [11:0] cmd_demux_src11_channel;                                                   // cmd_demux:src11_channel -> cmd_mux_011:sink0_channel
	wire          cmd_demux_src11_startofpacket;                                             // cmd_demux:src11_startofpacket -> cmd_mux_011:sink0_startofpacket
	wire          cmd_demux_src11_endofpacket;                                               // cmd_demux:src11_endofpacket -> cmd_mux_011:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                  // cmd_demux_001:src0_valid -> cmd_mux_001:sink1_valid
	wire   [99:0] cmd_demux_001_src0_data;                                                   // cmd_demux_001:src0_data -> cmd_mux_001:sink1_data
	wire          cmd_demux_001_src0_ready;                                                  // cmd_mux_001:sink1_ready -> cmd_demux_001:src0_ready
	wire   [11:0] cmd_demux_001_src0_channel;                                                // cmd_demux_001:src0_channel -> cmd_mux_001:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                                          // cmd_demux_001:src0_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                            // cmd_demux_001:src0_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          cmd_demux_001_src1_valid;                                                  // cmd_demux_001:src1_valid -> cmd_mux_003:sink1_valid
	wire   [99:0] cmd_demux_001_src1_data;                                                   // cmd_demux_001:src1_data -> cmd_mux_003:sink1_data
	wire          cmd_demux_001_src1_ready;                                                  // cmd_mux_003:sink1_ready -> cmd_demux_001:src1_ready
	wire   [11:0] cmd_demux_001_src1_channel;                                                // cmd_demux_001:src1_channel -> cmd_mux_003:sink1_channel
	wire          cmd_demux_001_src1_startofpacket;                                          // cmd_demux_001:src1_startofpacket -> cmd_mux_003:sink1_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                            // cmd_demux_001:src1_endofpacket -> cmd_mux_003:sink1_endofpacket
	wire          cmd_demux_001_src2_valid;                                                  // cmd_demux_001:src2_valid -> cmd_mux_004:sink1_valid
	wire   [99:0] cmd_demux_001_src2_data;                                                   // cmd_demux_001:src2_data -> cmd_mux_004:sink1_data
	wire          cmd_demux_001_src2_ready;                                                  // cmd_mux_004:sink1_ready -> cmd_demux_001:src2_ready
	wire   [11:0] cmd_demux_001_src2_channel;                                                // cmd_demux_001:src2_channel -> cmd_mux_004:sink1_channel
	wire          cmd_demux_001_src2_startofpacket;                                          // cmd_demux_001:src2_startofpacket -> cmd_mux_004:sink1_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                                            // cmd_demux_001:src2_endofpacket -> cmd_mux_004:sink1_endofpacket
	wire          cmd_demux_001_src3_valid;                                                  // cmd_demux_001:src3_valid -> cmd_mux_007:sink1_valid
	wire   [99:0] cmd_demux_001_src3_data;                                                   // cmd_demux_001:src3_data -> cmd_mux_007:sink1_data
	wire          cmd_demux_001_src3_ready;                                                  // cmd_mux_007:sink1_ready -> cmd_demux_001:src3_ready
	wire   [11:0] cmd_demux_001_src3_channel;                                                // cmd_demux_001:src3_channel -> cmd_mux_007:sink1_channel
	wire          cmd_demux_001_src3_startofpacket;                                          // cmd_demux_001:src3_startofpacket -> cmd_mux_007:sink1_startofpacket
	wire          cmd_demux_001_src3_endofpacket;                                            // cmd_demux_001:src3_endofpacket -> cmd_mux_007:sink1_endofpacket
	wire          rsp_demux_src0_valid;                                                      // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire   [99:0] rsp_demux_src0_data;                                                       // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                      // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire   [11:0] rsp_demux_src0_channel;                                                    // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                              // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                  // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire   [99:0] rsp_demux_001_src0_data;                                                   // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                                  // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire   [11:0] rsp_demux_001_src0_channel;                                                // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                          // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                            // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_001_src1_valid;                                                  // rsp_demux_001:src1_valid -> rsp_mux_001:sink0_valid
	wire   [99:0] rsp_demux_001_src1_data;                                                   // rsp_demux_001:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_001_src1_ready;                                                  // rsp_mux_001:sink0_ready -> rsp_demux_001:src1_ready
	wire   [11:0] rsp_demux_001_src1_channel;                                                // rsp_demux_001:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_001_src1_startofpacket;                                          // rsp_demux_001:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                                            // rsp_demux_001:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_002_src0_valid;                                                  // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire   [99:0] rsp_demux_002_src0_data;                                                   // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                                  // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire   [11:0] rsp_demux_002_src0_channel;                                                // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                          // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                            // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_003_src0_valid;                                                  // rsp_demux_003:src0_valid -> rsp_mux:sink3_valid
	wire   [99:0] rsp_demux_003_src0_data;                                                   // rsp_demux_003:src0_data -> rsp_mux:sink3_data
	wire          rsp_demux_003_src0_ready;                                                  // rsp_mux:sink3_ready -> rsp_demux_003:src0_ready
	wire   [11:0] rsp_demux_003_src0_channel;                                                // rsp_demux_003:src0_channel -> rsp_mux:sink3_channel
	wire          rsp_demux_003_src0_startofpacket;                                          // rsp_demux_003:src0_startofpacket -> rsp_mux:sink3_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                            // rsp_demux_003:src0_endofpacket -> rsp_mux:sink3_endofpacket
	wire          rsp_demux_003_src1_valid;                                                  // rsp_demux_003:src1_valid -> rsp_mux_001:sink1_valid
	wire   [99:0] rsp_demux_003_src1_data;                                                   // rsp_demux_003:src1_data -> rsp_mux_001:sink1_data
	wire          rsp_demux_003_src1_ready;                                                  // rsp_mux_001:sink1_ready -> rsp_demux_003:src1_ready
	wire   [11:0] rsp_demux_003_src1_channel;                                                // rsp_demux_003:src1_channel -> rsp_mux_001:sink1_channel
	wire          rsp_demux_003_src1_startofpacket;                                          // rsp_demux_003:src1_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          rsp_demux_003_src1_endofpacket;                                            // rsp_demux_003:src1_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_004_src0_valid;                                                  // rsp_demux_004:src0_valid -> rsp_mux:sink4_valid
	wire   [99:0] rsp_demux_004_src0_data;                                                   // rsp_demux_004:src0_data -> rsp_mux:sink4_data
	wire          rsp_demux_004_src0_ready;                                                  // rsp_mux:sink4_ready -> rsp_demux_004:src0_ready
	wire   [11:0] rsp_demux_004_src0_channel;                                                // rsp_demux_004:src0_channel -> rsp_mux:sink4_channel
	wire          rsp_demux_004_src0_startofpacket;                                          // rsp_demux_004:src0_startofpacket -> rsp_mux:sink4_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                            // rsp_demux_004:src0_endofpacket -> rsp_mux:sink4_endofpacket
	wire          rsp_demux_004_src1_valid;                                                  // rsp_demux_004:src1_valid -> rsp_mux_001:sink2_valid
	wire   [99:0] rsp_demux_004_src1_data;                                                   // rsp_demux_004:src1_data -> rsp_mux_001:sink2_data
	wire          rsp_demux_004_src1_ready;                                                  // rsp_mux_001:sink2_ready -> rsp_demux_004:src1_ready
	wire   [11:0] rsp_demux_004_src1_channel;                                                // rsp_demux_004:src1_channel -> rsp_mux_001:sink2_channel
	wire          rsp_demux_004_src1_startofpacket;                                          // rsp_demux_004:src1_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          rsp_demux_004_src1_endofpacket;                                            // rsp_demux_004:src1_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire          rsp_demux_005_src0_valid;                                                  // rsp_demux_005:src0_valid -> rsp_mux:sink5_valid
	wire   [99:0] rsp_demux_005_src0_data;                                                   // rsp_demux_005:src0_data -> rsp_mux:sink5_data
	wire          rsp_demux_005_src0_ready;                                                  // rsp_mux:sink5_ready -> rsp_demux_005:src0_ready
	wire   [11:0] rsp_demux_005_src0_channel;                                                // rsp_demux_005:src0_channel -> rsp_mux:sink5_channel
	wire          rsp_demux_005_src0_startofpacket;                                          // rsp_demux_005:src0_startofpacket -> rsp_mux:sink5_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                            // rsp_demux_005:src0_endofpacket -> rsp_mux:sink5_endofpacket
	wire          rsp_demux_006_src0_valid;                                                  // rsp_demux_006:src0_valid -> rsp_mux:sink6_valid
	wire   [99:0] rsp_demux_006_src0_data;                                                   // rsp_demux_006:src0_data -> rsp_mux:sink6_data
	wire          rsp_demux_006_src0_ready;                                                  // rsp_mux:sink6_ready -> rsp_demux_006:src0_ready
	wire   [11:0] rsp_demux_006_src0_channel;                                                // rsp_demux_006:src0_channel -> rsp_mux:sink6_channel
	wire          rsp_demux_006_src0_startofpacket;                                          // rsp_demux_006:src0_startofpacket -> rsp_mux:sink6_startofpacket
	wire          rsp_demux_006_src0_endofpacket;                                            // rsp_demux_006:src0_endofpacket -> rsp_mux:sink6_endofpacket
	wire          rsp_demux_007_src0_valid;                                                  // rsp_demux_007:src0_valid -> rsp_mux:sink7_valid
	wire   [99:0] rsp_demux_007_src0_data;                                                   // rsp_demux_007:src0_data -> rsp_mux:sink7_data
	wire          rsp_demux_007_src0_ready;                                                  // rsp_mux:sink7_ready -> rsp_demux_007:src0_ready
	wire   [11:0] rsp_demux_007_src0_channel;                                                // rsp_demux_007:src0_channel -> rsp_mux:sink7_channel
	wire          rsp_demux_007_src0_startofpacket;                                          // rsp_demux_007:src0_startofpacket -> rsp_mux:sink7_startofpacket
	wire          rsp_demux_007_src0_endofpacket;                                            // rsp_demux_007:src0_endofpacket -> rsp_mux:sink7_endofpacket
	wire          rsp_demux_007_src1_valid;                                                  // rsp_demux_007:src1_valid -> rsp_mux_001:sink3_valid
	wire   [99:0] rsp_demux_007_src1_data;                                                   // rsp_demux_007:src1_data -> rsp_mux_001:sink3_data
	wire          rsp_demux_007_src1_ready;                                                  // rsp_mux_001:sink3_ready -> rsp_demux_007:src1_ready
	wire   [11:0] rsp_demux_007_src1_channel;                                                // rsp_demux_007:src1_channel -> rsp_mux_001:sink3_channel
	wire          rsp_demux_007_src1_startofpacket;                                          // rsp_demux_007:src1_startofpacket -> rsp_mux_001:sink3_startofpacket
	wire          rsp_demux_007_src1_endofpacket;                                            // rsp_demux_007:src1_endofpacket -> rsp_mux_001:sink3_endofpacket
	wire          rsp_demux_008_src0_valid;                                                  // rsp_demux_008:src0_valid -> rsp_mux:sink8_valid
	wire   [99:0] rsp_demux_008_src0_data;                                                   // rsp_demux_008:src0_data -> rsp_mux:sink8_data
	wire          rsp_demux_008_src0_ready;                                                  // rsp_mux:sink8_ready -> rsp_demux_008:src0_ready
	wire   [11:0] rsp_demux_008_src0_channel;                                                // rsp_demux_008:src0_channel -> rsp_mux:sink8_channel
	wire          rsp_demux_008_src0_startofpacket;                                          // rsp_demux_008:src0_startofpacket -> rsp_mux:sink8_startofpacket
	wire          rsp_demux_008_src0_endofpacket;                                            // rsp_demux_008:src0_endofpacket -> rsp_mux:sink8_endofpacket
	wire          rsp_demux_009_src0_valid;                                                  // rsp_demux_009:src0_valid -> rsp_mux:sink9_valid
	wire   [99:0] rsp_demux_009_src0_data;                                                   // rsp_demux_009:src0_data -> rsp_mux:sink9_data
	wire          rsp_demux_009_src0_ready;                                                  // rsp_mux:sink9_ready -> rsp_demux_009:src0_ready
	wire   [11:0] rsp_demux_009_src0_channel;                                                // rsp_demux_009:src0_channel -> rsp_mux:sink9_channel
	wire          rsp_demux_009_src0_startofpacket;                                          // rsp_demux_009:src0_startofpacket -> rsp_mux:sink9_startofpacket
	wire          rsp_demux_009_src0_endofpacket;                                            // rsp_demux_009:src0_endofpacket -> rsp_mux:sink9_endofpacket
	wire          rsp_demux_010_src0_valid;                                                  // rsp_demux_010:src0_valid -> rsp_mux:sink10_valid
	wire   [99:0] rsp_demux_010_src0_data;                                                   // rsp_demux_010:src0_data -> rsp_mux:sink10_data
	wire          rsp_demux_010_src0_ready;                                                  // rsp_mux:sink10_ready -> rsp_demux_010:src0_ready
	wire   [11:0] rsp_demux_010_src0_channel;                                                // rsp_demux_010:src0_channel -> rsp_mux:sink10_channel
	wire          rsp_demux_010_src0_startofpacket;                                          // rsp_demux_010:src0_startofpacket -> rsp_mux:sink10_startofpacket
	wire          rsp_demux_010_src0_endofpacket;                                            // rsp_demux_010:src0_endofpacket -> rsp_mux:sink10_endofpacket
	wire          rsp_demux_011_src0_valid;                                                  // rsp_demux_011:src0_valid -> rsp_mux:sink11_valid
	wire   [99:0] rsp_demux_011_src0_data;                                                   // rsp_demux_011:src0_data -> rsp_mux:sink11_data
	wire          rsp_demux_011_src0_ready;                                                  // rsp_mux:sink11_ready -> rsp_demux_011:src0_ready
	wire   [11:0] rsp_demux_011_src0_channel;                                                // rsp_demux_011:src0_channel -> rsp_mux:sink11_channel
	wire          rsp_demux_011_src0_startofpacket;                                          // rsp_demux_011:src0_startofpacket -> rsp_mux:sink11_startofpacket
	wire          rsp_demux_011_src0_endofpacket;                                            // rsp_demux_011:src0_endofpacket -> rsp_mux:sink11_endofpacket
	wire          router_003_src_valid;                                                      // router_003:src_valid -> ext_sram_controller_0_avalon_slave_rsp_width_adapter:in_valid
	wire   [72:0] router_003_src_data;                                                       // router_003:src_data -> ext_sram_controller_0_avalon_slave_rsp_width_adapter:in_data
	wire          router_003_src_ready;                                                      // ext_sram_controller_0_avalon_slave_rsp_width_adapter:in_ready -> router_003:src_ready
	wire   [11:0] router_003_src_channel;                                                    // router_003:src_channel -> ext_sram_controller_0_avalon_slave_rsp_width_adapter:in_channel
	wire          router_003_src_startofpacket;                                              // router_003:src_startofpacket -> ext_sram_controller_0_avalon_slave_rsp_width_adapter:in_startofpacket
	wire          router_003_src_endofpacket;                                                // router_003:src_endofpacket -> ext_sram_controller_0_avalon_slave_rsp_width_adapter:in_endofpacket
	wire          ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_valid;            // ext_sram_controller_0_avalon_slave_rsp_width_adapter:out_valid -> rsp_demux_001:sink_valid
	wire   [99:0] ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_data;             // ext_sram_controller_0_avalon_slave_rsp_width_adapter:out_data -> rsp_demux_001:sink_data
	wire          ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_ready;            // rsp_demux_001:sink_ready -> ext_sram_controller_0_avalon_slave_rsp_width_adapter:out_ready
	wire   [11:0] ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_channel;          // ext_sram_controller_0_avalon_slave_rsp_width_adapter:out_channel -> rsp_demux_001:sink_channel
	wire          ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_startofpacket;    // ext_sram_controller_0_avalon_slave_rsp_width_adapter:out_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_endofpacket;      // ext_sram_controller_0_avalon_slave_rsp_width_adapter:out_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          router_009_src_valid;                                                      // router_009:src_valid -> cart_memory_s1_rsp_width_adapter:in_valid
	wire   [72:0] router_009_src_data;                                                       // router_009:src_data -> cart_memory_s1_rsp_width_adapter:in_data
	wire          router_009_src_ready;                                                      // cart_memory_s1_rsp_width_adapter:in_ready -> router_009:src_ready
	wire   [11:0] router_009_src_channel;                                                    // router_009:src_channel -> cart_memory_s1_rsp_width_adapter:in_channel
	wire          router_009_src_startofpacket;                                              // router_009:src_startofpacket -> cart_memory_s1_rsp_width_adapter:in_startofpacket
	wire          router_009_src_endofpacket;                                                // router_009:src_endofpacket -> cart_memory_s1_rsp_width_adapter:in_endofpacket
	wire          cart_memory_s1_rsp_width_adapter_src_valid;                                // cart_memory_s1_rsp_width_adapter:out_valid -> rsp_demux_007:sink_valid
	wire   [99:0] cart_memory_s1_rsp_width_adapter_src_data;                                 // cart_memory_s1_rsp_width_adapter:out_data -> rsp_demux_007:sink_data
	wire          cart_memory_s1_rsp_width_adapter_src_ready;                                // rsp_demux_007:sink_ready -> cart_memory_s1_rsp_width_adapter:out_ready
	wire   [11:0] cart_memory_s1_rsp_width_adapter_src_channel;                              // cart_memory_s1_rsp_width_adapter:out_channel -> rsp_demux_007:sink_channel
	wire          cart_memory_s1_rsp_width_adapter_src_startofpacket;                        // cart_memory_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_007:sink_startofpacket
	wire          cart_memory_s1_rsp_width_adapter_src_endofpacket;                          // cart_memory_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_007:sink_endofpacket
	wire          cmd_mux_001_src_valid;                                                     // cmd_mux_001:src_valid -> ext_sram_controller_0_avalon_slave_cmd_width_adapter:in_valid
	wire   [99:0] cmd_mux_001_src_data;                                                      // cmd_mux_001:src_data -> ext_sram_controller_0_avalon_slave_cmd_width_adapter:in_data
	wire          cmd_mux_001_src_ready;                                                     // ext_sram_controller_0_avalon_slave_cmd_width_adapter:in_ready -> cmd_mux_001:src_ready
	wire   [11:0] cmd_mux_001_src_channel;                                                   // cmd_mux_001:src_channel -> ext_sram_controller_0_avalon_slave_cmd_width_adapter:in_channel
	wire          cmd_mux_001_src_startofpacket;                                             // cmd_mux_001:src_startofpacket -> ext_sram_controller_0_avalon_slave_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                               // cmd_mux_001:src_endofpacket -> ext_sram_controller_0_avalon_slave_cmd_width_adapter:in_endofpacket
	wire          ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_valid;            // ext_sram_controller_0_avalon_slave_cmd_width_adapter:out_valid -> ext_sram_controller_0_avalon_slave_burst_adapter:sink0_valid
	wire   [72:0] ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_data;             // ext_sram_controller_0_avalon_slave_cmd_width_adapter:out_data -> ext_sram_controller_0_avalon_slave_burst_adapter:sink0_data
	wire          ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_ready;            // ext_sram_controller_0_avalon_slave_burst_adapter:sink0_ready -> ext_sram_controller_0_avalon_slave_cmd_width_adapter:out_ready
	wire   [11:0] ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_channel;          // ext_sram_controller_0_avalon_slave_cmd_width_adapter:out_channel -> ext_sram_controller_0_avalon_slave_burst_adapter:sink0_channel
	wire          ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_startofpacket;    // ext_sram_controller_0_avalon_slave_cmd_width_adapter:out_startofpacket -> ext_sram_controller_0_avalon_slave_burst_adapter:sink0_startofpacket
	wire          ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_endofpacket;      // ext_sram_controller_0_avalon_slave_cmd_width_adapter:out_endofpacket -> ext_sram_controller_0_avalon_slave_burst_adapter:sink0_endofpacket
	wire          cmd_mux_007_src_valid;                                                     // cmd_mux_007:src_valid -> cart_memory_s1_cmd_width_adapter:in_valid
	wire   [99:0] cmd_mux_007_src_data;                                                      // cmd_mux_007:src_data -> cart_memory_s1_cmd_width_adapter:in_data
	wire          cmd_mux_007_src_ready;                                                     // cart_memory_s1_cmd_width_adapter:in_ready -> cmd_mux_007:src_ready
	wire   [11:0] cmd_mux_007_src_channel;                                                   // cmd_mux_007:src_channel -> cart_memory_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_007_src_startofpacket;                                             // cmd_mux_007:src_startofpacket -> cart_memory_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_007_src_endofpacket;                                               // cmd_mux_007:src_endofpacket -> cart_memory_s1_cmd_width_adapter:in_endofpacket
	wire          cart_memory_s1_cmd_width_adapter_src_valid;                                // cart_memory_s1_cmd_width_adapter:out_valid -> cart_memory_s1_burst_adapter:sink0_valid
	wire   [72:0] cart_memory_s1_cmd_width_adapter_src_data;                                 // cart_memory_s1_cmd_width_adapter:out_data -> cart_memory_s1_burst_adapter:sink0_data
	wire          cart_memory_s1_cmd_width_adapter_src_ready;                                // cart_memory_s1_burst_adapter:sink0_ready -> cart_memory_s1_cmd_width_adapter:out_ready
	wire   [11:0] cart_memory_s1_cmd_width_adapter_src_channel;                              // cart_memory_s1_cmd_width_adapter:out_channel -> cart_memory_s1_burst_adapter:sink0_channel
	wire          cart_memory_s1_cmd_width_adapter_src_startofpacket;                        // cart_memory_s1_cmd_width_adapter:out_startofpacket -> cart_memory_s1_burst_adapter:sink0_startofpacket
	wire          cart_memory_s1_cmd_width_adapter_src_endofpacket;                          // cart_memory_s1_cmd_width_adapter:out_endofpacket -> cart_memory_s1_burst_adapter:sink0_endofpacket

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (22),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (22),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (1)
	) cpu_data_master_translator (
		.clk                    (clk_0_clk_clk),                                                      //                       clk.clk
		.reset                  (cpu_reset_n_reset_bridge_in_reset_reset),                            //                     reset.reset
		.uav_address            (cpu_data_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (cpu_data_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (cpu_data_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (cpu_data_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (cpu_data_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (cpu_data_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (cpu_data_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (cpu_data_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (cpu_data_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (cpu_data_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (cpu_data_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (cpu_data_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (cpu_data_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (cpu_data_master_byteenable),                                         //                          .byteenable
		.av_read                (cpu_data_master_read),                                               //                          .read
		.av_readdata            (cpu_data_master_readdata),                                           //                          .readdata
		.av_write               (cpu_data_master_write),                                              //                          .write
		.av_writedata           (cpu_data_master_writedata),                                          //                          .writedata
		.av_debugaccess         (cpu_data_master_debugaccess),                                        //                          .debugaccess
		.av_burstcount          (1'b1),                                                               //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                               //               (terminated)
		.av_begintransfer       (1'b0),                                                               //               (terminated)
		.av_chipselect          (1'b0),                                                               //               (terminated)
		.av_readdatavalid       (),                                                                   //               (terminated)
		.av_lock                (1'b0),                                                               //               (terminated)
		.uav_clken              (),                                                                   //               (terminated)
		.av_clken               (1'b1),                                                               //               (terminated)
		.uav_response           (2'b00),                                                              //               (terminated)
		.av_response            (),                                                                   //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                               //               (terminated)
		.av_writeresponsevalid  ()                                                                    //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (22),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (22),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (1),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu_instruction_master_translator (
		.clk                    (clk_0_clk_clk),                                                             //                       clk.clk
		.reset                  (cpu_reset_n_reset_bridge_in_reset_reset),                                   //                     reset.reset
		.uav_address            (cpu_instruction_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (cpu_instruction_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (cpu_instruction_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (cpu_instruction_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (cpu_instruction_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (cpu_instruction_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (cpu_instruction_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (cpu_instruction_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (cpu_instruction_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (cpu_instruction_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (cpu_instruction_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (cpu_instruction_master_waitrequest),                                        //                          .waitrequest
		.av_read                (cpu_instruction_master_read),                                               //                          .read
		.av_readdata            (cpu_instruction_master_readdata),                                           //                          .readdata
		.av_burstcount          (1'b1),                                                                      //               (terminated)
		.av_byteenable          (4'b1111),                                                                   //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                      //               (terminated)
		.av_begintransfer       (1'b0),                                                                      //               (terminated)
		.av_chipselect          (1'b0),                                                                      //               (terminated)
		.av_readdatavalid       (),                                                                          //               (terminated)
		.av_write               (1'b0),                                                                      //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                      //               (terminated)
		.av_lock                (1'b0),                                                                      //               (terminated)
		.av_debugaccess         (1'b0),                                                                      //               (terminated)
		.uav_clken              (),                                                                          //               (terminated)
		.av_clken               (1'b1),                                                                      //               (terminated)
		.uav_response           (2'b00),                                                                     //               (terminated)
		.av_response            (),                                                                          //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                      //               (terminated)
		.av_writeresponsevalid  ()                                                                           //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (22),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) jtag_uart_0_avalon_jtag_slave_translator (
		.clk                    (clk_0_clk_clk),                                        //                      clk.clk
		.reset                  (cpu_reset_n_reset_bridge_in_reset_reset),              //                    reset.reset
		.uav_address            (jtag_uart_0_avalon_jtag_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (jtag_uart_0_avalon_jtag_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (jtag_uart_0_avalon_jtag_slave_agent_m0_read),          //                         .read
		.uav_write              (jtag_uart_0_avalon_jtag_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (jtag_uart_0_avalon_jtag_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (jtag_uart_0_avalon_jtag_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (jtag_uart_0_avalon_jtag_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (jtag_uart_0_avalon_jtag_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (jtag_uart_0_avalon_jtag_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (jtag_uart_0_avalon_jtag_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (jtag_uart_0_avalon_jtag_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (jtag_uart_0_avalon_jtag_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (jtag_uart_0_avalon_jtag_slave_write),                  //                         .write
		.av_read                (jtag_uart_0_avalon_jtag_slave_read),                   //                         .read
		.av_readdata            (jtag_uart_0_avalon_jtag_slave_readdata),               //                         .readdata
		.av_writedata           (jtag_uart_0_avalon_jtag_slave_writedata),              //                         .writedata
		.av_waitrequest         (jtag_uart_0_avalon_jtag_slave_waitrequest),            //                         .waitrequest
		.av_chipselect          (jtag_uart_0_avalon_jtag_slave_chipselect),             //                         .chipselect
		.av_begintransfer       (),                                                     //              (terminated)
		.av_beginbursttransfer  (),                                                     //              (terminated)
		.av_burstcount          (),                                                     //              (terminated)
		.av_byteenable          (),                                                     //              (terminated)
		.av_readdatavalid       (1'b0),                                                 //              (terminated)
		.av_writebyteenable     (),                                                     //              (terminated)
		.av_lock                (),                                                     //              (terminated)
		.av_clken               (),                                                     //              (terminated)
		.uav_clken              (1'b0),                                                 //              (terminated)
		.av_debugaccess         (),                                                     //              (terminated)
		.av_outputenable        (),                                                     //              (terminated)
		.uav_response           (),                                                     //              (terminated)
		.av_response            (2'b00),                                                //              (terminated)
		.uav_writeresponsevalid (),                                                     //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                  //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (20),
		.AV_DATA_W                      (8),
		.UAV_DATA_W                     (8),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (1),
		.UAV_ADDRESS_W                  (22),
		.UAV_BURSTCOUNT_W               (1),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (1),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (3),
		.AV_WRITE_WAIT_CYCLES           (3),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ext_sram_controller_0_avalon_slave_translator (
		.clk                    (clk_0_clk_clk),                                             //                      clk.clk
		.reset                  (cpu_reset_n_reset_bridge_in_reset_reset),                   //                    reset.reset
		.uav_address            (ext_sram_controller_0_avalon_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (ext_sram_controller_0_avalon_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (ext_sram_controller_0_avalon_slave_agent_m0_read),          //                         .read
		.uav_write              (ext_sram_controller_0_avalon_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (ext_sram_controller_0_avalon_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (ext_sram_controller_0_avalon_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (ext_sram_controller_0_avalon_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (ext_sram_controller_0_avalon_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (ext_sram_controller_0_avalon_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (ext_sram_controller_0_avalon_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (ext_sram_controller_0_avalon_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (ext_sram_controller_0_avalon_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (ext_sram_controller_0_avalon_slave_write),                  //                         .write
		.av_read                (ext_sram_controller_0_avalon_slave_read),                   //                         .read
		.av_readdata            (ext_sram_controller_0_avalon_slave_readdata),               //                         .readdata
		.av_writedata           (ext_sram_controller_0_avalon_slave_writedata),              //                         .writedata
		.av_chipselect          (ext_sram_controller_0_avalon_slave_chipselect),             //                         .chipselect
		.av_begintransfer       (),                                                          //              (terminated)
		.av_beginbursttransfer  (),                                                          //              (terminated)
		.av_burstcount          (),                                                          //              (terminated)
		.av_byteenable          (),                                                          //              (terminated)
		.av_readdatavalid       (1'b0),                                                      //              (terminated)
		.av_waitrequest         (1'b0),                                                      //              (terminated)
		.av_writebyteenable     (),                                                          //              (terminated)
		.av_lock                (),                                                          //              (terminated)
		.av_clken               (),                                                          //              (terminated)
		.uav_clken              (1'b0),                                                      //              (terminated)
		.av_debugaccess         (),                                                          //              (terminated)
		.av_outputenable        (),                                                          //              (terminated)
		.uav_response           (),                                                          //              (terminated)
		.av_response            (2'b00),                                                     //              (terminated)
		.uav_writeresponsevalid (),                                                          //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                       //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (22),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sysid_2466_control_slave_translator (
		.clk                    (clk_0_clk_clk),                                   //                      clk.clk
		.reset                  (cpu_reset_n_reset_bridge_in_reset_reset),         //                    reset.reset
		.uav_address            (sysid_2466_control_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (sysid_2466_control_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (sysid_2466_control_slave_agent_m0_read),          //                         .read
		.uav_write              (sysid_2466_control_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (sysid_2466_control_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (sysid_2466_control_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (sysid_2466_control_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (sysid_2466_control_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (sysid_2466_control_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (sysid_2466_control_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (sysid_2466_control_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (sysid_2466_control_slave_address),                //      avalon_anti_slave_0.address
		.av_readdata            (sysid_2466_control_slave_readdata),               //                         .readdata
		.av_write               (),                                                //              (terminated)
		.av_read                (),                                                //              (terminated)
		.av_writedata           (),                                                //              (terminated)
		.av_begintransfer       (),                                                //              (terminated)
		.av_beginbursttransfer  (),                                                //              (terminated)
		.av_burstcount          (),                                                //              (terminated)
		.av_byteenable          (),                                                //              (terminated)
		.av_readdatavalid       (1'b0),                                            //              (terminated)
		.av_waitrequest         (1'b0),                                            //              (terminated)
		.av_writebyteenable     (),                                                //              (terminated)
		.av_lock                (),                                                //              (terminated)
		.av_chipselect          (),                                                //              (terminated)
		.av_clken               (),                                                //              (terminated)
		.uav_clken              (1'b0),                                            //              (terminated)
		.av_debugaccess         (),                                                //              (terminated)
		.av_outputenable        (),                                                //              (terminated)
		.uav_response           (),                                                //              (terminated)
		.av_response            (2'b00),                                           //              (terminated)
		.uav_writeresponsevalid (),                                                //              (terminated)
		.av_writeresponsevalid  (1'b0)                                             //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (22),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) cpu_jtag_debug_module_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (cpu_reset_n_reset_bridge_in_reset_reset),      //                    reset.reset
		.uav_address            (cpu_jtag_debug_module_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (cpu_jtag_debug_module_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (cpu_jtag_debug_module_agent_m0_read),          //                         .read
		.uav_write              (cpu_jtag_debug_module_agent_m0_write),         //                         .write
		.uav_waitrequest        (cpu_jtag_debug_module_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (cpu_jtag_debug_module_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (cpu_jtag_debug_module_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (cpu_jtag_debug_module_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (cpu_jtag_debug_module_agent_m0_writedata),     //                         .writedata
		.uav_lock               (cpu_jtag_debug_module_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (cpu_jtag_debug_module_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (cpu_jtag_debug_module_address),                //      avalon_anti_slave_0.address
		.av_write               (cpu_jtag_debug_module_write),                  //                         .write
		.av_read                (cpu_jtag_debug_module_read),                   //                         .read
		.av_readdata            (cpu_jtag_debug_module_readdata),               //                         .readdata
		.av_writedata           (cpu_jtag_debug_module_writedata),              //                         .writedata
		.av_byteenable          (cpu_jtag_debug_module_byteenable),             //                         .byteenable
		.av_waitrequest         (cpu_jtag_debug_module_waitrequest),            //                         .waitrequest
		.av_debugaccess         (cpu_jtag_debug_module_debugaccess),            //                         .debugaccess
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.av_chipselect          (),                                             //              (terminated)
		.av_clken               (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (13),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (22),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) memory_s1_translator (
		.clk                    (clk_0_clk_clk),                           //                      clk.clk
		.reset                  (cpu_reset_n_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (memory_s1_agent_m0_address),              // avalon_universal_slave_0.address
		.uav_burstcount         (memory_s1_agent_m0_burstcount),           //                         .burstcount
		.uav_read               (memory_s1_agent_m0_read),                 //                         .read
		.uav_write              (memory_s1_agent_m0_write),                //                         .write
		.uav_waitrequest        (memory_s1_agent_m0_waitrequest),          //                         .waitrequest
		.uav_readdatavalid      (memory_s1_agent_m0_readdatavalid),        //                         .readdatavalid
		.uav_byteenable         (memory_s1_agent_m0_byteenable),           //                         .byteenable
		.uav_readdata           (memory_s1_agent_m0_readdata),             //                         .readdata
		.uav_writedata          (memory_s1_agent_m0_writedata),            //                         .writedata
		.uav_lock               (memory_s1_agent_m0_lock),                 //                         .lock
		.uav_debugaccess        (memory_s1_agent_m0_debugaccess),          //                         .debugaccess
		.av_address             (memory_s1_address),                       //      avalon_anti_slave_0.address
		.av_write               (memory_s1_write),                         //                         .write
		.av_readdata            (memory_s1_readdata),                      //                         .readdata
		.av_writedata           (memory_s1_writedata),                     //                         .writedata
		.av_byteenable          (memory_s1_byteenable),                    //                         .byteenable
		.av_chipselect          (memory_s1_chipselect),                    //                         .chipselect
		.av_clken               (memory_s1_clken),                         //                         .clken
		.av_read                (),                                        //              (terminated)
		.av_begintransfer       (),                                        //              (terminated)
		.av_beginbursttransfer  (),                                        //              (terminated)
		.av_burstcount          (),                                        //              (terminated)
		.av_readdatavalid       (1'b0),                                    //              (terminated)
		.av_waitrequest         (1'b0),                                    //              (terminated)
		.av_writebyteenable     (),                                        //              (terminated)
		.av_lock                (),                                        //              (terminated)
		.uav_clken              (1'b0),                                    //              (terminated)
		.av_debugaccess         (),                                        //              (terminated)
		.av_outputenable        (),                                        //              (terminated)
		.uav_response           (),                                        //              (terminated)
		.av_response            (2'b00),                                   //              (terminated)
		.uav_writeresponsevalid (),                                        //              (terminated)
		.av_writeresponsevalid  (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (22),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) led_s1_translator (
		.clk                    (clk_0_clk_clk),                           //                      clk.clk
		.reset                  (cpu_reset_n_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (led_s1_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount         (led_s1_agent_m0_burstcount),              //                         .burstcount
		.uav_read               (led_s1_agent_m0_read),                    //                         .read
		.uav_write              (led_s1_agent_m0_write),                   //                         .write
		.uav_waitrequest        (led_s1_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid      (led_s1_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable         (led_s1_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata           (led_s1_agent_m0_readdata),                //                         .readdata
		.uav_writedata          (led_s1_agent_m0_writedata),               //                         .writedata
		.uav_lock               (led_s1_agent_m0_lock),                    //                         .lock
		.uav_debugaccess        (led_s1_agent_m0_debugaccess),             //                         .debugaccess
		.av_address             (led_s1_address),                          //      avalon_anti_slave_0.address
		.av_write               (led_s1_write),                            //                         .write
		.av_readdata            (led_s1_readdata),                         //                         .readdata
		.av_writedata           (led_s1_writedata),                        //                         .writedata
		.av_chipselect          (led_s1_chipselect),                       //                         .chipselect
		.av_read                (),                                        //              (terminated)
		.av_begintransfer       (),                                        //              (terminated)
		.av_beginbursttransfer  (),                                        //              (terminated)
		.av_burstcount          (),                                        //              (terminated)
		.av_byteenable          (),                                        //              (terminated)
		.av_readdatavalid       (1'b0),                                    //              (terminated)
		.av_waitrequest         (1'b0),                                    //              (terminated)
		.av_writebyteenable     (),                                        //              (terminated)
		.av_lock                (),                                        //              (terminated)
		.av_clken               (),                                        //              (terminated)
		.uav_clken              (1'b0),                                    //              (terminated)
		.av_debugaccess         (),                                        //              (terminated)
		.av_outputenable        (),                                        //              (terminated)
		.uav_response           (),                                        //              (terminated)
		.av_response            (2'b00),                                   //              (terminated)
		.uav_writeresponsevalid (),                                        //              (terminated)
		.av_writeresponsevalid  (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (22),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timer_0_s1_translator (
		.clk                    (clk_0_clk_clk),                           //                      clk.clk
		.reset                  (cpu_reset_n_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timer_0_s1_agent_m0_address),             // avalon_universal_slave_0.address
		.uav_burstcount         (timer_0_s1_agent_m0_burstcount),          //                         .burstcount
		.uav_read               (timer_0_s1_agent_m0_read),                //                         .read
		.uav_write              (timer_0_s1_agent_m0_write),               //                         .write
		.uav_waitrequest        (timer_0_s1_agent_m0_waitrequest),         //                         .waitrequest
		.uav_readdatavalid      (timer_0_s1_agent_m0_readdatavalid),       //                         .readdatavalid
		.uav_byteenable         (timer_0_s1_agent_m0_byteenable),          //                         .byteenable
		.uav_readdata           (timer_0_s1_agent_m0_readdata),            //                         .readdata
		.uav_writedata          (timer_0_s1_agent_m0_writedata),           //                         .writedata
		.uav_lock               (timer_0_s1_agent_m0_lock),                //                         .lock
		.uav_debugaccess        (timer_0_s1_agent_m0_debugaccess),         //                         .debugaccess
		.av_address             (timer_0_s1_address),                      //      avalon_anti_slave_0.address
		.av_write               (timer_0_s1_write),                        //                         .write
		.av_readdata            (timer_0_s1_readdata),                     //                         .readdata
		.av_writedata           (timer_0_s1_writedata),                    //                         .writedata
		.av_chipselect          (timer_0_s1_chipselect),                   //                         .chipselect
		.av_read                (),                                        //              (terminated)
		.av_begintransfer       (),                                        //              (terminated)
		.av_beginbursttransfer  (),                                        //              (terminated)
		.av_burstcount          (),                                        //              (terminated)
		.av_byteenable          (),                                        //              (terminated)
		.av_readdatavalid       (1'b0),                                    //              (terminated)
		.av_waitrequest         (1'b0),                                    //              (terminated)
		.av_writebyteenable     (),                                        //              (terminated)
		.av_lock                (),                                        //              (terminated)
		.av_clken               (),                                        //              (terminated)
		.uav_clken              (1'b0),                                    //              (terminated)
		.av_debugaccess         (),                                        //              (terminated)
		.av_outputenable        (),                                        //              (terminated)
		.uav_response           (),                                        //              (terminated)
		.av_response            (2'b00),                                   //              (terminated)
		.uav_writeresponsevalid (),                                        //              (terminated)
		.av_writeresponsevalid  (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (13),
		.AV_DATA_W                      (8),
		.UAV_DATA_W                     (8),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (1),
		.UAV_ADDRESS_W                  (22),
		.UAV_BURSTCOUNT_W               (1),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (1),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) cart_memory_s1_translator (
		.clk                    (clk_0_clk_clk),                           //                      clk.clk
		.reset                  (cpu_reset_n_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (cart_memory_s1_agent_m0_address),         // avalon_universal_slave_0.address
		.uav_burstcount         (cart_memory_s1_agent_m0_burstcount),      //                         .burstcount
		.uav_read               (cart_memory_s1_agent_m0_read),            //                         .read
		.uav_write              (cart_memory_s1_agent_m0_write),           //                         .write
		.uav_waitrequest        (cart_memory_s1_agent_m0_waitrequest),     //                         .waitrequest
		.uav_readdatavalid      (cart_memory_s1_agent_m0_readdatavalid),   //                         .readdatavalid
		.uav_byteenable         (cart_memory_s1_agent_m0_byteenable),      //                         .byteenable
		.uav_readdata           (cart_memory_s1_agent_m0_readdata),        //                         .readdata
		.uav_writedata          (cart_memory_s1_agent_m0_writedata),       //                         .writedata
		.uav_lock               (cart_memory_s1_agent_m0_lock),            //                         .lock
		.uav_debugaccess        (cart_memory_s1_agent_m0_debugaccess),     //                         .debugaccess
		.av_address             (cart_memory_s1_address),                  //      avalon_anti_slave_0.address
		.av_write               (cart_memory_s1_write),                    //                         .write
		.av_readdata            (cart_memory_s1_readdata),                 //                         .readdata
		.av_writedata           (cart_memory_s1_writedata),                //                         .writedata
		.av_chipselect          (cart_memory_s1_chipselect),               //                         .chipselect
		.av_clken               (cart_memory_s1_clken),                    //                         .clken
		.av_read                (),                                        //              (terminated)
		.av_begintransfer       (),                                        //              (terminated)
		.av_beginbursttransfer  (),                                        //              (terminated)
		.av_burstcount          (),                                        //              (terminated)
		.av_byteenable          (),                                        //              (terminated)
		.av_readdatavalid       (1'b0),                                    //              (terminated)
		.av_waitrequest         (1'b0),                                    //              (terminated)
		.av_writebyteenable     (),                                        //              (terminated)
		.av_lock                (),                                        //              (terminated)
		.uav_clken              (1'b0),                                    //              (terminated)
		.av_debugaccess         (),                                        //              (terminated)
		.av_outputenable        (),                                        //              (terminated)
		.uav_response           (),                                        //              (terminated)
		.av_response            (2'b00),                                   //              (terminated)
		.uav_writeresponsevalid (),                                        //              (terminated)
		.av_writeresponsevalid  (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (22),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sel_cartridge_type_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (cpu_reset_n_reset_bridge_in_reset_reset),      //                    reset.reset
		.uav_address            (sel_cartridge_type_s1_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (sel_cartridge_type_s1_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (sel_cartridge_type_s1_agent_m0_read),          //                         .read
		.uav_write              (sel_cartridge_type_s1_agent_m0_write),         //                         .write
		.uav_waitrequest        (sel_cartridge_type_s1_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (sel_cartridge_type_s1_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (sel_cartridge_type_s1_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (sel_cartridge_type_s1_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (sel_cartridge_type_s1_agent_m0_writedata),     //                         .writedata
		.uav_lock               (sel_cartridge_type_s1_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (sel_cartridge_type_s1_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (sel_cartridge_type_s1_address),                //      avalon_anti_slave_0.address
		.av_write               (sel_cartridge_type_s1_write),                  //                         .write
		.av_readdata            (sel_cartridge_type_s1_readdata),               //                         .readdata
		.av_writedata           (sel_cartridge_type_s1_writedata),              //                         .writedata
		.av_chipselect          (sel_cartridge_type_s1_chipselect),             //                         .chipselect
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_byteenable          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.av_clken               (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_debugaccess         (),                                             //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (22),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (1),
		.AV_SETUP_WAIT_CYCLES           (1),
		.AV_DATA_HOLD_CYCLES            (1)
	) spi_master_0_s1_translator (
		.clk                    (clk_0_clk_clk),                           //                      clk.clk
		.reset                  (cpu_reset_n_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (spi_master_0_s1_agent_m0_address),        // avalon_universal_slave_0.address
		.uav_burstcount         (spi_master_0_s1_agent_m0_burstcount),     //                         .burstcount
		.uav_read               (spi_master_0_s1_agent_m0_read),           //                         .read
		.uav_write              (spi_master_0_s1_agent_m0_write),          //                         .write
		.uav_waitrequest        (spi_master_0_s1_agent_m0_waitrequest),    //                         .waitrequest
		.uav_readdatavalid      (spi_master_0_s1_agent_m0_readdatavalid),  //                         .readdatavalid
		.uav_byteenable         (spi_master_0_s1_agent_m0_byteenable),     //                         .byteenable
		.uav_readdata           (spi_master_0_s1_agent_m0_readdata),       //                         .readdata
		.uav_writedata          (spi_master_0_s1_agent_m0_writedata),      //                         .writedata
		.uav_lock               (spi_master_0_s1_agent_m0_lock),           //                         .lock
		.uav_debugaccess        (spi_master_0_s1_agent_m0_debugaccess),    //                         .debugaccess
		.av_address             (spi_master_0_s1_address),                 //      avalon_anti_slave_0.address
		.av_write               (spi_master_0_s1_write),                   //                         .write
		.av_read                (spi_master_0_s1_read),                    //                         .read
		.av_readdata            (spi_master_0_s1_readdata),                //                         .readdata
		.av_writedata           (spi_master_0_s1_writedata),               //                         .writedata
		.av_chipselect          (spi_master_0_s1_chipselect),              //                         .chipselect
		.av_begintransfer       (),                                        //              (terminated)
		.av_beginbursttransfer  (),                                        //              (terminated)
		.av_burstcount          (),                                        //              (terminated)
		.av_byteenable          (),                                        //              (terminated)
		.av_readdatavalid       (1'b0),                                    //              (terminated)
		.av_waitrequest         (1'b0),                                    //              (terminated)
		.av_writebyteenable     (),                                        //              (terminated)
		.av_lock                (),                                        //              (terminated)
		.av_clken               (),                                        //              (terminated)
		.uav_clken              (1'b0),                                    //              (terminated)
		.av_debugaccess         (),                                        //              (terminated)
		.av_outputenable        (),                                        //              (terminated)
		.uav_response           (),                                        //              (terminated)
		.av_response            (2'b00),                                   //              (terminated)
		.uav_writeresponsevalid (),                                        //              (terminated)
		.av_writeresponsevalid  (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (22),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) atari_d500_byte_s1_translator (
		.clk                    (clk_0_clk_clk),                             //                      clk.clk
		.reset                  (cpu_reset_n_reset_bridge_in_reset_reset),   //                    reset.reset
		.uav_address            (atari_d500_byte_s1_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (atari_d500_byte_s1_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (atari_d500_byte_s1_agent_m0_read),          //                         .read
		.uav_write              (atari_d500_byte_s1_agent_m0_write),         //                         .write
		.uav_waitrequest        (atari_d500_byte_s1_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (atari_d500_byte_s1_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (atari_d500_byte_s1_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (atari_d500_byte_s1_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (atari_d500_byte_s1_agent_m0_writedata),     //                         .writedata
		.uav_lock               (atari_d500_byte_s1_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (atari_d500_byte_s1_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (atari_d500_byte_s1_address),                //      avalon_anti_slave_0.address
		.av_readdata            (atari_d500_byte_s1_readdata),               //                         .readdata
		.av_write               (),                                          //              (terminated)
		.av_read                (),                                          //              (terminated)
		.av_writedata           (),                                          //              (terminated)
		.av_begintransfer       (),                                          //              (terminated)
		.av_beginbursttransfer  (),                                          //              (terminated)
		.av_burstcount          (),                                          //              (terminated)
		.av_byteenable          (),                                          //              (terminated)
		.av_readdatavalid       (1'b0),                                      //              (terminated)
		.av_waitrequest         (1'b0),                                      //              (terminated)
		.av_writebyteenable     (),                                          //              (terminated)
		.av_lock                (),                                          //              (terminated)
		.av_chipselect          (),                                          //              (terminated)
		.av_clken               (),                                          //              (terminated)
		.uav_clken              (1'b0),                                      //              (terminated)
		.av_debugaccess         (),                                          //              (terminated)
		.av_outputenable        (),                                          //              (terminated)
		.uav_response           (),                                          //              (terminated)
		.av_response            (2'b00),                                     //              (terminated)
		.uav_writeresponsevalid (),                                          //              (terminated)
		.av_writeresponsevalid  (1'b0)                                       //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (22),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) reset_d500_s1_translator (
		.clk                    (clk_0_clk_clk),                           //                      clk.clk
		.reset                  (cpu_reset_n_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (reset_d500_s1_agent_m0_address),          // avalon_universal_slave_0.address
		.uav_burstcount         (reset_d500_s1_agent_m0_burstcount),       //                         .burstcount
		.uav_read               (reset_d500_s1_agent_m0_read),             //                         .read
		.uav_write              (reset_d500_s1_agent_m0_write),            //                         .write
		.uav_waitrequest        (reset_d500_s1_agent_m0_waitrequest),      //                         .waitrequest
		.uav_readdatavalid      (reset_d500_s1_agent_m0_readdatavalid),    //                         .readdatavalid
		.uav_byteenable         (reset_d500_s1_agent_m0_byteenable),       //                         .byteenable
		.uav_readdata           (reset_d500_s1_agent_m0_readdata),         //                         .readdata
		.uav_writedata          (reset_d500_s1_agent_m0_writedata),        //                         .writedata
		.uav_lock               (reset_d500_s1_agent_m0_lock),             //                         .lock
		.uav_debugaccess        (reset_d500_s1_agent_m0_debugaccess),      //                         .debugaccess
		.av_address             (reset_d500_s1_address),                   //      avalon_anti_slave_0.address
		.av_write               (reset_d500_s1_write),                     //                         .write
		.av_readdata            (reset_d500_s1_readdata),                  //                         .readdata
		.av_writedata           (reset_d500_s1_writedata),                 //                         .writedata
		.av_chipselect          (reset_d500_s1_chipselect),                //                         .chipselect
		.av_read                (),                                        //              (terminated)
		.av_begintransfer       (),                                        //              (terminated)
		.av_beginbursttransfer  (),                                        //              (terminated)
		.av_burstcount          (),                                        //              (terminated)
		.av_byteenable          (),                                        //              (terminated)
		.av_readdatavalid       (1'b0),                                    //              (terminated)
		.av_waitrequest         (1'b0),                                    //              (terminated)
		.av_writebyteenable     (),                                        //              (terminated)
		.av_lock                (),                                        //              (terminated)
		.av_clken               (),                                        //              (terminated)
		.uav_clken              (1'b0),                                    //              (terminated)
		.av_debugaccess         (),                                        //              (terminated)
		.av_outputenable        (),                                        //              (terminated)
		.uav_response           (),                                        //              (terminated)
		.av_response            (2'b00),                                   //              (terminated)
		.uav_writeresponsevalid (),                                        //              (terminated)
		.av_writeresponsevalid  (1'b0)                                     //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (99),
		.PKT_ORI_BURST_SIZE_L      (97),
		.PKT_RESPONSE_STATUS_H     (96),
		.PKT_RESPONSE_STATUS_L     (95),
		.PKT_QOS_H                 (78),
		.PKT_QOS_L                 (78),
		.PKT_DATA_SIDEBAND_H       (76),
		.PKT_DATA_SIDEBAND_L       (76),
		.PKT_ADDR_SIDEBAND_H       (75),
		.PKT_ADDR_SIDEBAND_L       (75),
		.PKT_BURST_TYPE_H          (74),
		.PKT_BURST_TYPE_L          (73),
		.PKT_CACHE_H               (94),
		.PKT_CACHE_L               (91),
		.PKT_THREAD_ID_H           (87),
		.PKT_THREAD_ID_L           (87),
		.PKT_BURST_SIZE_H          (72),
		.PKT_BURST_SIZE_L          (70),
		.PKT_TRANS_EXCLUSIVE       (63),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (77),
		.PKT_PROTECTION_H          (90),
		.PKT_PROTECTION_L          (88),
		.PKT_BURSTWRAP_H           (69),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (82),
		.PKT_SRC_ID_L              (79),
		.PKT_DEST_ID_H             (86),
		.PKT_DEST_ID_L             (83),
		.ST_DATA_W                 (100),
		.ST_CHANNEL_W              (12),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu_data_master_agent (
		.clk                   (clk_0_clk_clk),                                                      //       clk.clk
		.reset                 (cpu_reset_n_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.av_address            (cpu_data_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (cpu_data_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (cpu_data_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (cpu_data_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (cpu_data_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (cpu_data_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (cpu_data_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (cpu_data_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (cpu_data_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (cpu_data_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (cpu_data_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (cpu_data_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (cpu_data_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (cpu_data_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (cpu_data_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (cpu_data_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_src_valid),                                                  //        rp.valid
		.rp_data               (rsp_mux_src_data),                                                   //          .data
		.rp_channel            (rsp_mux_src_channel),                                                //          .channel
		.rp_startofpacket      (rsp_mux_src_startofpacket),                                          //          .startofpacket
		.rp_endofpacket        (rsp_mux_src_endofpacket),                                            //          .endofpacket
		.rp_ready              (rsp_mux_src_ready),                                                  //          .ready
		.av_response           (),                                                                   // (terminated)
		.av_writeresponsevalid ()                                                                    // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (99),
		.PKT_ORI_BURST_SIZE_L      (97),
		.PKT_RESPONSE_STATUS_H     (96),
		.PKT_RESPONSE_STATUS_L     (95),
		.PKT_QOS_H                 (78),
		.PKT_QOS_L                 (78),
		.PKT_DATA_SIDEBAND_H       (76),
		.PKT_DATA_SIDEBAND_L       (76),
		.PKT_ADDR_SIDEBAND_H       (75),
		.PKT_ADDR_SIDEBAND_L       (75),
		.PKT_BURST_TYPE_H          (74),
		.PKT_BURST_TYPE_L          (73),
		.PKT_CACHE_H               (94),
		.PKT_CACHE_L               (91),
		.PKT_THREAD_ID_H           (87),
		.PKT_THREAD_ID_L           (87),
		.PKT_BURST_SIZE_H          (72),
		.PKT_BURST_SIZE_L          (70),
		.PKT_TRANS_EXCLUSIVE       (63),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (77),
		.PKT_PROTECTION_H          (90),
		.PKT_PROTECTION_L          (88),
		.PKT_BURSTWRAP_H           (69),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (82),
		.PKT_SRC_ID_L              (79),
		.PKT_DEST_ID_H             (86),
		.PKT_DEST_ID_L             (83),
		.ST_DATA_W                 (100),
		.ST_CHANNEL_W              (12),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (3),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu_instruction_master_agent (
		.clk                   (clk_0_clk_clk),                                                             //       clk.clk
		.reset                 (cpu_reset_n_reset_bridge_in_reset_reset),                                   // clk_reset.reset
		.av_address            (cpu_instruction_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (cpu_instruction_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (cpu_instruction_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (cpu_instruction_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (cpu_instruction_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (cpu_instruction_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (cpu_instruction_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (cpu_instruction_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (cpu_instruction_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (cpu_instruction_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (cpu_instruction_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (cpu_instruction_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (cpu_instruction_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (cpu_instruction_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (cpu_instruction_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_001_src_valid),                                                     //        rp.valid
		.rp_data               (rsp_mux_001_src_data),                                                      //          .data
		.rp_channel            (rsp_mux_001_src_channel),                                                   //          .channel
		.rp_startofpacket      (rsp_mux_001_src_startofpacket),                                             //          .startofpacket
		.rp_endofpacket        (rsp_mux_001_src_endofpacket),                                               //          .endofpacket
		.rp_ready              (rsp_mux_001_src_ready),                                                     //          .ready
		.av_response           (),                                                                          // (terminated)
		.av_writeresponsevalid ()                                                                           // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (99),
		.PKT_ORI_BURST_SIZE_L      (97),
		.PKT_RESPONSE_STATUS_H     (96),
		.PKT_RESPONSE_STATUS_L     (95),
		.PKT_BURST_SIZE_H          (72),
		.PKT_BURST_SIZE_L          (70),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (77),
		.PKT_PROTECTION_H          (90),
		.PKT_PROTECTION_L          (88),
		.PKT_BURSTWRAP_H           (69),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (82),
		.PKT_SRC_ID_L              (79),
		.PKT_DEST_ID_H             (86),
		.PKT_DEST_ID_L             (83),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (12),
		.ST_DATA_W                 (100),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) jtag_uart_0_avalon_jtag_slave_agent (
		.clk                     (clk_0_clk_clk),                                                  //             clk.clk
		.reset                   (cpu_reset_n_reset_bridge_in_reset_reset),                        //       clk_reset.reset
		.m0_address              (jtag_uart_0_avalon_jtag_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (jtag_uart_0_avalon_jtag_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (jtag_uart_0_avalon_jtag_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (jtag_uart_0_avalon_jtag_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (jtag_uart_0_avalon_jtag_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (jtag_uart_0_avalon_jtag_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (jtag_uart_0_avalon_jtag_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (jtag_uart_0_avalon_jtag_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (jtag_uart_0_avalon_jtag_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (jtag_uart_0_avalon_jtag_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (jtag_uart_0_avalon_jtag_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (jtag_uart_0_avalon_jtag_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (jtag_uart_0_avalon_jtag_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (jtag_uart_0_avalon_jtag_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (jtag_uart_0_avalon_jtag_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (jtag_uart_0_avalon_jtag_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                              //              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                              //                .valid
		.cp_data                 (cmd_mux_src_data),                                               //                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                                      //                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                                        //                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                            //                .channel
		.rf_sink_ready           (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (jtag_uart_0_avalon_jtag_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (jtag_uart_0_avalon_jtag_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (jtag_uart_0_avalon_jtag_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (jtag_uart_0_avalon_jtag_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (jtag_uart_0_avalon_jtag_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (101),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                                  //       clk.clk
		.reset             (cpu_reset_n_reset_bridge_in_reset_reset),                        // clk_reset.reset
		.in_data           (jtag_uart_0_avalon_jtag_slave_agent_rf_source_data),             //        in.data
		.in_valid          (jtag_uart_0_avalon_jtag_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (jtag_uart_0_avalon_jtag_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (jtag_uart_0_avalon_jtag_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (jtag_uart_0_avalon_jtag_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                          // (terminated)
		.csr_read          (1'b0),                                                           // (terminated)
		.csr_write         (1'b0),                                                           // (terminated)
		.csr_readdata      (),                                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                           // (terminated)
		.almost_full_data  (),                                                               // (terminated)
		.almost_empty_data (),                                                               // (terminated)
		.in_empty          (1'b0),                                                           // (terminated)
		.out_empty         (),                                                               // (terminated)
		.in_error          (1'b0),                                                           // (terminated)
		.out_error         (),                                                               // (terminated)
		.in_channel        (1'b0),                                                           // (terminated)
		.out_channel       ()                                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (72),
		.PKT_ORI_BURST_SIZE_L      (70),
		.PKT_RESPONSE_STATUS_H     (69),
		.PKT_RESPONSE_STATUS_L     (68),
		.PKT_BURST_SIZE_H          (45),
		.PKT_BURST_SIZE_L          (43),
		.PKT_TRANS_LOCK            (35),
		.PKT_BEGIN_BURST           (50),
		.PKT_PROTECTION_H          (63),
		.PKT_PROTECTION_L          (61),
		.PKT_BURSTWRAP_H           (42),
		.PKT_BURSTWRAP_L           (40),
		.PKT_BYTE_CNT_H            (39),
		.PKT_BYTE_CNT_L            (37),
		.PKT_ADDR_H                (30),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (31),
		.PKT_TRANS_POSTED          (32),
		.PKT_TRANS_WRITE           (33),
		.PKT_TRANS_READ            (34),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (55),
		.PKT_SRC_ID_L              (52),
		.PKT_DEST_ID_H             (59),
		.PKT_DEST_ID_L             (56),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (12),
		.ST_DATA_W                 (73),
		.AVS_BURSTCOUNT_W          (1),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) ext_sram_controller_0_avalon_slave_agent (
		.clk                     (clk_0_clk_clk),                                                          //             clk.clk
		.reset                   (cpu_reset_n_reset_bridge_in_reset_reset),                                //       clk_reset.reset
		.m0_address              (ext_sram_controller_0_avalon_slave_agent_m0_address),                    //              m0.address
		.m0_burstcount           (ext_sram_controller_0_avalon_slave_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (ext_sram_controller_0_avalon_slave_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (ext_sram_controller_0_avalon_slave_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (ext_sram_controller_0_avalon_slave_agent_m0_lock),                       //                .lock
		.m0_readdata             (ext_sram_controller_0_avalon_slave_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (ext_sram_controller_0_avalon_slave_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (ext_sram_controller_0_avalon_slave_agent_m0_read),                       //                .read
		.m0_waitrequest          (ext_sram_controller_0_avalon_slave_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (ext_sram_controller_0_avalon_slave_agent_m0_writedata),                  //                .writedata
		.m0_write                (ext_sram_controller_0_avalon_slave_agent_m0_write),                      //                .write
		.rp_endofpacket          (ext_sram_controller_0_avalon_slave_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (ext_sram_controller_0_avalon_slave_agent_rp_ready),                      //                .ready
		.rp_valid                (ext_sram_controller_0_avalon_slave_agent_rp_valid),                      //                .valid
		.rp_data                 (ext_sram_controller_0_avalon_slave_agent_rp_data),                       //                .data
		.rp_startofpacket        (ext_sram_controller_0_avalon_slave_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (ext_sram_controller_0_avalon_slave_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (ext_sram_controller_0_avalon_slave_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (ext_sram_controller_0_avalon_slave_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (ext_sram_controller_0_avalon_slave_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (ext_sram_controller_0_avalon_slave_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (ext_sram_controller_0_avalon_slave_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (ext_sram_controller_0_avalon_slave_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (ext_sram_controller_0_avalon_slave_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (ext_sram_controller_0_avalon_slave_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (ext_sram_controller_0_avalon_slave_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (ext_sram_controller_0_avalon_slave_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (ext_sram_controller_0_avalon_slave_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (ext_sram_controller_0_avalon_slave_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (ext_sram_controller_0_avalon_slave_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (ext_sram_controller_0_avalon_slave_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (ext_sram_controller_0_avalon_slave_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (ext_sram_controller_0_avalon_slave_agent_rdata_fifo_src_ready),          // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (ext_sram_controller_0_avalon_slave_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_sink_data    (ext_sram_controller_0_avalon_slave_agent_rdata_fifo_src_data),           //                .data
		.rdata_fifo_src_ready    (ext_sram_controller_0_avalon_slave_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ext_sram_controller_0_avalon_slave_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (ext_sram_controller_0_avalon_slave_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                                  //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                    //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (74),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ext_sram_controller_0_avalon_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                                       //       clk.clk
		.reset             (cpu_reset_n_reset_bridge_in_reset_reset),                             // clk_reset.reset
		.in_data           (ext_sram_controller_0_avalon_slave_agent_rf_source_data),             //        in.data
		.in_valid          (ext_sram_controller_0_avalon_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (ext_sram_controller_0_avalon_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (ext_sram_controller_0_avalon_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (ext_sram_controller_0_avalon_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (ext_sram_controller_0_avalon_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (ext_sram_controller_0_avalon_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (ext_sram_controller_0_avalon_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (ext_sram_controller_0_avalon_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (ext_sram_controller_0_avalon_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                               // (terminated)
		.csr_read          (1'b0),                                                                // (terminated)
		.csr_write         (1'b0),                                                                // (terminated)
		.csr_readdata      (),                                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                // (terminated)
		.almost_full_data  (),                                                                    // (terminated)
		.almost_empty_data (),                                                                    // (terminated)
		.in_empty          (1'b0),                                                                // (terminated)
		.out_empty         (),                                                                    // (terminated)
		.in_error          (1'b0),                                                                // (terminated)
		.out_error         (),                                                                    // (terminated)
		.in_channel        (1'b0),                                                                // (terminated)
		.out_channel       ()                                                                     // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (99),
		.PKT_ORI_BURST_SIZE_L      (97),
		.PKT_RESPONSE_STATUS_H     (96),
		.PKT_RESPONSE_STATUS_L     (95),
		.PKT_BURST_SIZE_H          (72),
		.PKT_BURST_SIZE_L          (70),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (77),
		.PKT_PROTECTION_H          (90),
		.PKT_PROTECTION_L          (88),
		.PKT_BURSTWRAP_H           (69),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (82),
		.PKT_SRC_ID_L              (79),
		.PKT_DEST_ID_H             (86),
		.PKT_DEST_ID_L             (83),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (12),
		.ST_DATA_W                 (100),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) sysid_2466_control_slave_agent (
		.clk                     (clk_0_clk_clk),                                             //             clk.clk
		.reset                   (cpu_reset_n_reset_bridge_in_reset_reset),                   //       clk_reset.reset
		.m0_address              (sysid_2466_control_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (sysid_2466_control_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (sysid_2466_control_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (sysid_2466_control_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (sysid_2466_control_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (sysid_2466_control_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (sysid_2466_control_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (sysid_2466_control_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (sysid_2466_control_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (sysid_2466_control_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (sysid_2466_control_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (sysid_2466_control_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (sysid_2466_control_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (sysid_2466_control_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (sysid_2466_control_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (sysid_2466_control_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                     //              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                     //                .valid
		.cp_data                 (cmd_mux_002_src_data),                                      //                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                             //                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                               //                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                                   //                .channel
		.rf_sink_ready           (sysid_2466_control_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (sysid_2466_control_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (sysid_2466_control_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (sysid_2466_control_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (sysid_2466_control_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (sysid_2466_control_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (sysid_2466_control_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (sysid_2466_control_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (sysid_2466_control_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (sysid_2466_control_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (sysid_2466_control_slave_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (sysid_2466_control_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (sysid_2466_control_slave_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (sysid_2466_control_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sysid_2466_control_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (sysid_2466_control_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                     //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                       //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (101),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sysid_2466_control_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                             //       clk.clk
		.reset             (cpu_reset_n_reset_bridge_in_reset_reset),                   // clk_reset.reset
		.in_data           (sysid_2466_control_slave_agent_rf_source_data),             //        in.data
		.in_valid          (sysid_2466_control_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (sysid_2466_control_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (sysid_2466_control_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (sysid_2466_control_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (sysid_2466_control_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (sysid_2466_control_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (sysid_2466_control_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (sysid_2466_control_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (sysid_2466_control_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated)
		.csr_read          (1'b0),                                                      // (terminated)
		.csr_write         (1'b0),                                                      // (terminated)
		.csr_readdata      (),                                                          // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated)
		.almost_full_data  (),                                                          // (terminated)
		.almost_empty_data (),                                                          // (terminated)
		.in_empty          (1'b0),                                                      // (terminated)
		.out_empty         (),                                                          // (terminated)
		.in_error          (1'b0),                                                      // (terminated)
		.out_error         (),                                                          // (terminated)
		.in_channel        (1'b0),                                                      // (terminated)
		.out_channel       ()                                                           // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (99),
		.PKT_ORI_BURST_SIZE_L      (97),
		.PKT_RESPONSE_STATUS_H     (96),
		.PKT_RESPONSE_STATUS_L     (95),
		.PKT_BURST_SIZE_H          (72),
		.PKT_BURST_SIZE_L          (70),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (77),
		.PKT_PROTECTION_H          (90),
		.PKT_PROTECTION_L          (88),
		.PKT_BURSTWRAP_H           (69),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (82),
		.PKT_SRC_ID_L              (79),
		.PKT_DEST_ID_H             (86),
		.PKT_DEST_ID_L             (83),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (12),
		.ST_DATA_W                 (100),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu_jtag_debug_module_agent (
		.clk                     (clk_0_clk_clk),                                          //             clk.clk
		.reset                   (cpu_reset_n_reset_bridge_in_reset_reset),                //       clk_reset.reset
		.m0_address              (cpu_jtag_debug_module_agent_m0_address),                 //              m0.address
		.m0_burstcount           (cpu_jtag_debug_module_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (cpu_jtag_debug_module_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (cpu_jtag_debug_module_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (cpu_jtag_debug_module_agent_m0_lock),                    //                .lock
		.m0_readdata             (cpu_jtag_debug_module_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (cpu_jtag_debug_module_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (cpu_jtag_debug_module_agent_m0_read),                    //                .read
		.m0_waitrequest          (cpu_jtag_debug_module_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (cpu_jtag_debug_module_agent_m0_writedata),               //                .writedata
		.m0_write                (cpu_jtag_debug_module_agent_m0_write),                   //                .write
		.rp_endofpacket          (cpu_jtag_debug_module_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (cpu_jtag_debug_module_agent_rp_ready),                   //                .ready
		.rp_valid                (cpu_jtag_debug_module_agent_rp_valid),                   //                .valid
		.rp_data                 (cpu_jtag_debug_module_agent_rp_data),                    //                .data
		.rp_startofpacket        (cpu_jtag_debug_module_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                                  //              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                                  //                .valid
		.cp_data                 (cmd_mux_003_src_data),                                   //                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                          //                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                            //                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                                //                .channel
		.rf_sink_ready           (cpu_jtag_debug_module_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (cpu_jtag_debug_module_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (cpu_jtag_debug_module_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (cpu_jtag_debug_module_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (cpu_jtag_debug_module_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (cpu_jtag_debug_module_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (cpu_jtag_debug_module_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (cpu_jtag_debug_module_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (cpu_jtag_debug_module_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (cpu_jtag_debug_module_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (cpu_jtag_debug_module_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_jtag_debug_module_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (cpu_jtag_debug_module_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (cpu_jtag_debug_module_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_jtag_debug_module_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (cpu_jtag_debug_module_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                  //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                    //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (101),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) cpu_jtag_debug_module_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                          //       clk.clk
		.reset             (cpu_reset_n_reset_bridge_in_reset_reset),                // clk_reset.reset
		.in_data           (cpu_jtag_debug_module_agent_rf_source_data),             //        in.data
		.in_valid          (cpu_jtag_debug_module_agent_rf_source_valid),            //          .valid
		.in_ready          (cpu_jtag_debug_module_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (cpu_jtag_debug_module_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (cpu_jtag_debug_module_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (cpu_jtag_debug_module_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (cpu_jtag_debug_module_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (cpu_jtag_debug_module_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (cpu_jtag_debug_module_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (cpu_jtag_debug_module_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated)
		.csr_read          (1'b0),                                                   // (terminated)
		.csr_write         (1'b0),                                                   // (terminated)
		.csr_readdata      (),                                                       // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated)
		.almost_full_data  (),                                                       // (terminated)
		.almost_empty_data (),                                                       // (terminated)
		.in_empty          (1'b0),                                                   // (terminated)
		.out_empty         (),                                                       // (terminated)
		.in_error          (1'b0),                                                   // (terminated)
		.out_error         (),                                                       // (terminated)
		.in_channel        (1'b0),                                                   // (terminated)
		.out_channel       ()                                                        // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (99),
		.PKT_ORI_BURST_SIZE_L      (97),
		.PKT_RESPONSE_STATUS_H     (96),
		.PKT_RESPONSE_STATUS_L     (95),
		.PKT_BURST_SIZE_H          (72),
		.PKT_BURST_SIZE_L          (70),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (77),
		.PKT_PROTECTION_H          (90),
		.PKT_PROTECTION_L          (88),
		.PKT_BURSTWRAP_H           (69),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (82),
		.PKT_SRC_ID_L              (79),
		.PKT_DEST_ID_H             (86),
		.PKT_DEST_ID_L             (83),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (12),
		.ST_DATA_W                 (100),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) memory_s1_agent (
		.clk                     (clk_0_clk_clk),                              //             clk.clk
		.reset                   (cpu_reset_n_reset_bridge_in_reset_reset),    //       clk_reset.reset
		.m0_address              (memory_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (memory_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (memory_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (memory_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (memory_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (memory_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (memory_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (memory_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (memory_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (memory_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (memory_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (memory_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (memory_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (memory_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (memory_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (memory_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                      //              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                      //                .valid
		.cp_data                 (cmd_mux_004_src_data),                       //                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),              //                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),                //                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                    //                .channel
		.rf_sink_ready           (memory_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (memory_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (memory_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (memory_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (memory_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (memory_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (memory_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (memory_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (memory_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (memory_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (memory_s1_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (memory_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (memory_s1_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (memory_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (memory_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (memory_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                      //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                        //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (101),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) memory_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                              //       clk.clk
		.reset             (cpu_reset_n_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (memory_s1_agent_rf_source_data),             //        in.data
		.in_valid          (memory_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (memory_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (memory_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (memory_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (memory_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (memory_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (memory_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (memory_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (memory_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (99),
		.PKT_ORI_BURST_SIZE_L      (97),
		.PKT_RESPONSE_STATUS_H     (96),
		.PKT_RESPONSE_STATUS_L     (95),
		.PKT_BURST_SIZE_H          (72),
		.PKT_BURST_SIZE_L          (70),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (77),
		.PKT_PROTECTION_H          (90),
		.PKT_PROTECTION_L          (88),
		.PKT_BURSTWRAP_H           (69),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (82),
		.PKT_SRC_ID_L              (79),
		.PKT_DEST_ID_H             (86),
		.PKT_DEST_ID_L             (83),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (12),
		.ST_DATA_W                 (100),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) led_s1_agent (
		.clk                     (clk_0_clk_clk),                           //             clk.clk
		.reset                   (cpu_reset_n_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (led_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (led_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (led_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (led_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (led_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (led_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (led_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (led_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (led_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (led_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (led_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (led_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (led_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (led_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (led_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (led_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_005_src_ready),                   //              cp.ready
		.cp_valid                (cmd_mux_005_src_valid),                   //                .valid
		.cp_data                 (cmd_mux_005_src_data),                    //                .data
		.cp_startofpacket        (cmd_mux_005_src_startofpacket),           //                .startofpacket
		.cp_endofpacket          (cmd_mux_005_src_endofpacket),             //                .endofpacket
		.cp_channel              (cmd_mux_005_src_channel),                 //                .channel
		.rf_sink_ready           (led_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (led_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (led_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (led_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (led_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (led_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (led_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (led_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (led_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (led_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (led_s1_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (led_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (led_s1_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (led_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (led_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (led_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                   //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                     //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (101),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) led_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                           //       clk.clk
		.reset             (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (led_s1_agent_rf_source_data),             //        in.data
		.in_valid          (led_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (led_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (led_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (led_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (led_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (led_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (led_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (led_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (led_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                   // (terminated)
		.csr_read          (1'b0),                                    // (terminated)
		.csr_write         (1'b0),                                    // (terminated)
		.csr_readdata      (),                                        // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),    // (terminated)
		.almost_full_data  (),                                        // (terminated)
		.almost_empty_data (),                                        // (terminated)
		.in_empty          (1'b0),                                    // (terminated)
		.out_empty         (),                                        // (terminated)
		.in_error          (1'b0),                                    // (terminated)
		.out_error         (),                                        // (terminated)
		.in_channel        (1'b0),                                    // (terminated)
		.out_channel       ()                                         // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (99),
		.PKT_ORI_BURST_SIZE_L      (97),
		.PKT_RESPONSE_STATUS_H     (96),
		.PKT_RESPONSE_STATUS_L     (95),
		.PKT_BURST_SIZE_H          (72),
		.PKT_BURST_SIZE_L          (70),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (77),
		.PKT_PROTECTION_H          (90),
		.PKT_PROTECTION_L          (88),
		.PKT_BURSTWRAP_H           (69),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (82),
		.PKT_SRC_ID_L              (79),
		.PKT_DEST_ID_H             (86),
		.PKT_DEST_ID_L             (83),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (12),
		.ST_DATA_W                 (100),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) timer_0_s1_agent (
		.clk                     (clk_0_clk_clk),                               //             clk.clk
		.reset                   (cpu_reset_n_reset_bridge_in_reset_reset),     //       clk_reset.reset
		.m0_address              (timer_0_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (timer_0_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (timer_0_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (timer_0_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (timer_0_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (timer_0_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (timer_0_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (timer_0_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (timer_0_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (timer_0_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (timer_0_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (timer_0_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (timer_0_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (timer_0_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (timer_0_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (timer_0_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_006_src_ready),                       //              cp.ready
		.cp_valid                (cmd_mux_006_src_valid),                       //                .valid
		.cp_data                 (cmd_mux_006_src_data),                        //                .data
		.cp_startofpacket        (cmd_mux_006_src_startofpacket),               //                .startofpacket
		.cp_endofpacket          (cmd_mux_006_src_endofpacket),                 //                .endofpacket
		.cp_channel              (cmd_mux_006_src_channel),                     //                .channel
		.rf_sink_ready           (timer_0_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (timer_0_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (timer_0_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (timer_0_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (timer_0_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (timer_0_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (timer_0_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (timer_0_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (timer_0_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (timer_0_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (timer_0_s1_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (timer_0_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (timer_0_s1_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (timer_0_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timer_0_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (timer_0_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (101),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timer_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                               //       clk.clk
		.reset             (cpu_reset_n_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_data           (timer_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (timer_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (timer_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (timer_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (timer_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (timer_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (timer_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (timer_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (timer_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (timer_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (72),
		.PKT_ORI_BURST_SIZE_L      (70),
		.PKT_RESPONSE_STATUS_H     (69),
		.PKT_RESPONSE_STATUS_L     (68),
		.PKT_BURST_SIZE_H          (45),
		.PKT_BURST_SIZE_L          (43),
		.PKT_TRANS_LOCK            (35),
		.PKT_BEGIN_BURST           (50),
		.PKT_PROTECTION_H          (63),
		.PKT_PROTECTION_L          (61),
		.PKT_BURSTWRAP_H           (42),
		.PKT_BURSTWRAP_L           (40),
		.PKT_BYTE_CNT_H            (39),
		.PKT_BYTE_CNT_L            (37),
		.PKT_ADDR_H                (30),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (31),
		.PKT_TRANS_POSTED          (32),
		.PKT_TRANS_WRITE           (33),
		.PKT_TRANS_READ            (34),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (55),
		.PKT_SRC_ID_L              (52),
		.PKT_DEST_ID_H             (59),
		.PKT_DEST_ID_L             (56),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (12),
		.ST_DATA_W                 (73),
		.AVS_BURSTCOUNT_W          (1),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cart_memory_s1_agent (
		.clk                     (clk_0_clk_clk),                                      //             clk.clk
		.reset                   (cpu_reset_n_reset_bridge_in_reset_reset),            //       clk_reset.reset
		.m0_address              (cart_memory_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (cart_memory_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (cart_memory_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (cart_memory_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (cart_memory_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (cart_memory_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (cart_memory_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (cart_memory_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (cart_memory_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (cart_memory_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (cart_memory_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (cart_memory_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (cart_memory_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (cart_memory_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (cart_memory_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (cart_memory_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (cart_memory_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (cart_memory_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (cart_memory_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (cart_memory_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (cart_memory_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (cart_memory_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (cart_memory_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (cart_memory_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (cart_memory_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (cart_memory_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (cart_memory_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (cart_memory_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (cart_memory_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (cart_memory_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (cart_memory_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (cart_memory_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (cart_memory_s1_agent_rdata_fifo_src_ready),          // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cart_memory_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_sink_data    (cart_memory_s1_agent_rdata_fifo_src_data),           //                .data
		.rdata_fifo_src_ready    (cart_memory_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cart_memory_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (cart_memory_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                              //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (74),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) cart_memory_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                   //       clk.clk
		.reset             (cpu_reset_n_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_data           (cart_memory_s1_agent_rf_source_data),             //        in.data
		.in_valid          (cart_memory_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (cart_memory_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (cart_memory_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (cart_memory_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (cart_memory_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (cart_memory_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (cart_memory_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (cart_memory_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (cart_memory_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                           // (terminated)
		.csr_read          (1'b0),                                            // (terminated)
		.csr_write         (1'b0),                                            // (terminated)
		.csr_readdata      (),                                                // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated)
		.almost_full_data  (),                                                // (terminated)
		.almost_empty_data (),                                                // (terminated)
		.in_empty          (1'b0),                                            // (terminated)
		.out_empty         (),                                                // (terminated)
		.in_error          (1'b0),                                            // (terminated)
		.out_error         (),                                                // (terminated)
		.in_channel        (1'b0),                                            // (terminated)
		.out_channel       ()                                                 // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (99),
		.PKT_ORI_BURST_SIZE_L      (97),
		.PKT_RESPONSE_STATUS_H     (96),
		.PKT_RESPONSE_STATUS_L     (95),
		.PKT_BURST_SIZE_H          (72),
		.PKT_BURST_SIZE_L          (70),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (77),
		.PKT_PROTECTION_H          (90),
		.PKT_PROTECTION_L          (88),
		.PKT_BURSTWRAP_H           (69),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (82),
		.PKT_SRC_ID_L              (79),
		.PKT_DEST_ID_H             (86),
		.PKT_DEST_ID_L             (83),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (12),
		.ST_DATA_W                 (100),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) sel_cartridge_type_s1_agent (
		.clk                     (clk_0_clk_clk),                                          //             clk.clk
		.reset                   (cpu_reset_n_reset_bridge_in_reset_reset),                //       clk_reset.reset
		.m0_address              (sel_cartridge_type_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (sel_cartridge_type_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (sel_cartridge_type_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (sel_cartridge_type_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (sel_cartridge_type_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (sel_cartridge_type_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (sel_cartridge_type_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (sel_cartridge_type_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (sel_cartridge_type_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (sel_cartridge_type_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (sel_cartridge_type_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (sel_cartridge_type_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (sel_cartridge_type_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (sel_cartridge_type_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (sel_cartridge_type_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (sel_cartridge_type_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_008_src_ready),                                  //              cp.ready
		.cp_valid                (cmd_mux_008_src_valid),                                  //                .valid
		.cp_data                 (cmd_mux_008_src_data),                                   //                .data
		.cp_startofpacket        (cmd_mux_008_src_startofpacket),                          //                .startofpacket
		.cp_endofpacket          (cmd_mux_008_src_endofpacket),                            //                .endofpacket
		.cp_channel              (cmd_mux_008_src_channel),                                //                .channel
		.rf_sink_ready           (sel_cartridge_type_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (sel_cartridge_type_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (sel_cartridge_type_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (sel_cartridge_type_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (sel_cartridge_type_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (sel_cartridge_type_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (sel_cartridge_type_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (sel_cartridge_type_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (sel_cartridge_type_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (sel_cartridge_type_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (sel_cartridge_type_s1_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (sel_cartridge_type_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (sel_cartridge_type_s1_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (sel_cartridge_type_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sel_cartridge_type_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (sel_cartridge_type_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                  //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                    //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (101),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sel_cartridge_type_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                          //       clk.clk
		.reset             (cpu_reset_n_reset_bridge_in_reset_reset),                // clk_reset.reset
		.in_data           (sel_cartridge_type_s1_agent_rf_source_data),             //        in.data
		.in_valid          (sel_cartridge_type_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (sel_cartridge_type_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (sel_cartridge_type_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (sel_cartridge_type_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (sel_cartridge_type_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (sel_cartridge_type_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (sel_cartridge_type_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (sel_cartridge_type_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (sel_cartridge_type_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated)
		.csr_read          (1'b0),                                                   // (terminated)
		.csr_write         (1'b0),                                                   // (terminated)
		.csr_readdata      (),                                                       // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated)
		.almost_full_data  (),                                                       // (terminated)
		.almost_empty_data (),                                                       // (terminated)
		.in_empty          (1'b0),                                                   // (terminated)
		.out_empty         (),                                                       // (terminated)
		.in_error          (1'b0),                                                   // (terminated)
		.out_error         (),                                                       // (terminated)
		.in_channel        (1'b0),                                                   // (terminated)
		.out_channel       ()                                                        // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (99),
		.PKT_ORI_BURST_SIZE_L      (97),
		.PKT_RESPONSE_STATUS_H     (96),
		.PKT_RESPONSE_STATUS_L     (95),
		.PKT_BURST_SIZE_H          (72),
		.PKT_BURST_SIZE_L          (70),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (77),
		.PKT_PROTECTION_H          (90),
		.PKT_PROTECTION_L          (88),
		.PKT_BURSTWRAP_H           (69),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (82),
		.PKT_SRC_ID_L              (79),
		.PKT_DEST_ID_H             (86),
		.PKT_DEST_ID_L             (83),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (12),
		.ST_DATA_W                 (100),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) spi_master_0_s1_agent (
		.clk                     (clk_0_clk_clk),                                    //             clk.clk
		.reset                   (cpu_reset_n_reset_bridge_in_reset_reset),          //       clk_reset.reset
		.m0_address              (spi_master_0_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (spi_master_0_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (spi_master_0_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (spi_master_0_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (spi_master_0_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (spi_master_0_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (spi_master_0_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (spi_master_0_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (spi_master_0_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (spi_master_0_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (spi_master_0_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (spi_master_0_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (spi_master_0_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (spi_master_0_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (spi_master_0_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (spi_master_0_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_009_src_ready),                            //              cp.ready
		.cp_valid                (cmd_mux_009_src_valid),                            //                .valid
		.cp_data                 (cmd_mux_009_src_data),                             //                .data
		.cp_startofpacket        (cmd_mux_009_src_startofpacket),                    //                .startofpacket
		.cp_endofpacket          (cmd_mux_009_src_endofpacket),                      //                .endofpacket
		.cp_channel              (cmd_mux_009_src_channel),                          //                .channel
		.rf_sink_ready           (spi_master_0_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (spi_master_0_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (spi_master_0_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (spi_master_0_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (spi_master_0_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (spi_master_0_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (spi_master_0_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (spi_master_0_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (spi_master_0_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (spi_master_0_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (spi_master_0_s1_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (spi_master_0_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (spi_master_0_s1_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (spi_master_0_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (spi_master_0_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (spi_master_0_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                            //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                              //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (101),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) spi_master_0_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                    //       clk.clk
		.reset             (cpu_reset_n_reset_bridge_in_reset_reset),          // clk_reset.reset
		.in_data           (spi_master_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (spi_master_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (spi_master_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (spi_master_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (spi_master_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (spi_master_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (spi_master_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (spi_master_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (spi_master_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (spi_master_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                            // (terminated)
		.csr_read          (1'b0),                                             // (terminated)
		.csr_write         (1'b0),                                             // (terminated)
		.csr_readdata      (),                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated)
		.almost_full_data  (),                                                 // (terminated)
		.almost_empty_data (),                                                 // (terminated)
		.in_empty          (1'b0),                                             // (terminated)
		.out_empty         (),                                                 // (terminated)
		.in_error          (1'b0),                                             // (terminated)
		.out_error         (),                                                 // (terminated)
		.in_channel        (1'b0),                                             // (terminated)
		.out_channel       ()                                                  // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (99),
		.PKT_ORI_BURST_SIZE_L      (97),
		.PKT_RESPONSE_STATUS_H     (96),
		.PKT_RESPONSE_STATUS_L     (95),
		.PKT_BURST_SIZE_H          (72),
		.PKT_BURST_SIZE_L          (70),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (77),
		.PKT_PROTECTION_H          (90),
		.PKT_PROTECTION_L          (88),
		.PKT_BURSTWRAP_H           (69),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (82),
		.PKT_SRC_ID_L              (79),
		.PKT_DEST_ID_H             (86),
		.PKT_DEST_ID_L             (83),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (12),
		.ST_DATA_W                 (100),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) atari_d500_byte_s1_agent (
		.clk                     (clk_0_clk_clk),                                       //             clk.clk
		.reset                   (cpu_reset_n_reset_bridge_in_reset_reset),             //       clk_reset.reset
		.m0_address              (atari_d500_byte_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (atari_d500_byte_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (atari_d500_byte_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (atari_d500_byte_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (atari_d500_byte_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (atari_d500_byte_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (atari_d500_byte_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (atari_d500_byte_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (atari_d500_byte_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (atari_d500_byte_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (atari_d500_byte_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (atari_d500_byte_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (atari_d500_byte_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (atari_d500_byte_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (atari_d500_byte_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (atari_d500_byte_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_010_src_ready),                               //              cp.ready
		.cp_valid                (cmd_mux_010_src_valid),                               //                .valid
		.cp_data                 (cmd_mux_010_src_data),                                //                .data
		.cp_startofpacket        (cmd_mux_010_src_startofpacket),                       //                .startofpacket
		.cp_endofpacket          (cmd_mux_010_src_endofpacket),                         //                .endofpacket
		.cp_channel              (cmd_mux_010_src_channel),                             //                .channel
		.rf_sink_ready           (atari_d500_byte_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (atari_d500_byte_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (atari_d500_byte_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (atari_d500_byte_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (atari_d500_byte_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (atari_d500_byte_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (atari_d500_byte_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (atari_d500_byte_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (atari_d500_byte_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (atari_d500_byte_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (atari_d500_byte_s1_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (atari_d500_byte_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (atari_d500_byte_s1_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (atari_d500_byte_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (atari_d500_byte_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (atari_d500_byte_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (101),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) atari_d500_byte_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                       //       clk.clk
		.reset             (cpu_reset_n_reset_bridge_in_reset_reset),             // clk_reset.reset
		.in_data           (atari_d500_byte_s1_agent_rf_source_data),             //        in.data
		.in_valid          (atari_d500_byte_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (atari_d500_byte_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (atari_d500_byte_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (atari_d500_byte_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (atari_d500_byte_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (atari_d500_byte_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (atari_d500_byte_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (atari_d500_byte_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (atari_d500_byte_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                               // (terminated)
		.csr_read          (1'b0),                                                // (terminated)
		.csr_write         (1'b0),                                                // (terminated)
		.csr_readdata      (),                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated)
		.almost_full_data  (),                                                    // (terminated)
		.almost_empty_data (),                                                    // (terminated)
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_channel        (1'b0),                                                // (terminated)
		.out_channel       ()                                                     // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (99),
		.PKT_ORI_BURST_SIZE_L      (97),
		.PKT_RESPONSE_STATUS_H     (96),
		.PKT_RESPONSE_STATUS_L     (95),
		.PKT_BURST_SIZE_H          (72),
		.PKT_BURST_SIZE_L          (70),
		.PKT_TRANS_LOCK            (62),
		.PKT_BEGIN_BURST           (77),
		.PKT_PROTECTION_H          (90),
		.PKT_PROTECTION_L          (88),
		.PKT_BURSTWRAP_H           (69),
		.PKT_BURSTWRAP_L           (67),
		.PKT_BYTE_CNT_H            (66),
		.PKT_BYTE_CNT_L            (64),
		.PKT_ADDR_H                (57),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (58),
		.PKT_TRANS_POSTED          (59),
		.PKT_TRANS_WRITE           (60),
		.PKT_TRANS_READ            (61),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (82),
		.PKT_SRC_ID_L              (79),
		.PKT_DEST_ID_H             (86),
		.PKT_DEST_ID_L             (83),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (12),
		.ST_DATA_W                 (100),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) reset_d500_s1_agent (
		.clk                     (clk_0_clk_clk),                                  //             clk.clk
		.reset                   (cpu_reset_n_reset_bridge_in_reset_reset),        //       clk_reset.reset
		.m0_address              (reset_d500_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (reset_d500_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (reset_d500_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (reset_d500_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (reset_d500_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (reset_d500_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (reset_d500_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (reset_d500_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (reset_d500_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (reset_d500_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (reset_d500_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (reset_d500_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (reset_d500_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (reset_d500_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (reset_d500_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (reset_d500_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_011_src_ready),                          //              cp.ready
		.cp_valid                (cmd_mux_011_src_valid),                          //                .valid
		.cp_data                 (cmd_mux_011_src_data),                           //                .data
		.cp_startofpacket        (cmd_mux_011_src_startofpacket),                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_011_src_endofpacket),                    //                .endofpacket
		.cp_channel              (cmd_mux_011_src_channel),                        //                .channel
		.rf_sink_ready           (reset_d500_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (reset_d500_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (reset_d500_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (reset_d500_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (reset_d500_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (reset_d500_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (reset_d500_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (reset_d500_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (reset_d500_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (reset_d500_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (reset_d500_s1_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (reset_d500_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (reset_d500_s1_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (reset_d500_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (reset_d500_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (reset_d500_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (101),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) reset_d500_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (cpu_reset_n_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_data           (reset_d500_s1_agent_rf_source_data),             //        in.data
		.in_valid          (reset_d500_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (reset_d500_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (reset_d500_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (reset_d500_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (reset_d500_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (reset_d500_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (reset_d500_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (reset_d500_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (reset_d500_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	host_mm_interconnect_0_router router (
		.sink_ready         (cpu_data_master_agent_cp_ready),          //      sink.ready
		.sink_valid         (cpu_data_master_agent_cp_valid),          //          .valid
		.sink_data          (cpu_data_master_agent_cp_data),           //          .data
		.sink_startofpacket (cpu_data_master_agent_cp_startofpacket),  //          .startofpacket
		.sink_endofpacket   (cpu_data_master_agent_cp_endofpacket),    //          .endofpacket
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_src_ready),                        //       src.ready
		.src_valid          (router_src_valid),                        //          .valid
		.src_data           (router_src_data),                         //          .data
		.src_channel        (router_src_channel),                      //          .channel
		.src_startofpacket  (router_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                   //          .endofpacket
	);

	host_mm_interconnect_0_router_001 router_001 (
		.sink_ready         (cpu_instruction_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (cpu_instruction_master_agent_cp_valid),         //          .valid
		.sink_data          (cpu_instruction_master_agent_cp_data),          //          .data
		.sink_startofpacket (cpu_instruction_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu_instruction_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                 //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset),       // clk_reset.reset
		.src_ready          (router_001_src_ready),                          //       src.ready
		.src_valid          (router_001_src_valid),                          //          .valid
		.src_data           (router_001_src_data),                           //          .data
		.src_channel        (router_001_src_channel),                        //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                  //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                     //          .endofpacket
	);

	host_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (jtag_uart_0_avalon_jtag_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (jtag_uart_0_avalon_jtag_slave_agent_rp_valid),         //          .valid
		.sink_data          (jtag_uart_0_avalon_jtag_slave_agent_rp_data),          //          .data
		.sink_startofpacket (jtag_uart_0_avalon_jtag_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (jtag_uart_0_avalon_jtag_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                        //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset),              // clk_reset.reset
		.src_ready          (router_002_src_ready),                                 //       src.ready
		.src_valid          (router_002_src_valid),                                 //          .valid
		.src_data           (router_002_src_data),                                  //          .data
		.src_channel        (router_002_src_channel),                               //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                            //          .endofpacket
	);

	host_mm_interconnect_0_router_003 router_003 (
		.sink_ready         (ext_sram_controller_0_avalon_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (ext_sram_controller_0_avalon_slave_agent_rp_valid),         //          .valid
		.sink_data          (ext_sram_controller_0_avalon_slave_agent_rp_data),          //          .data
		.sink_startofpacket (ext_sram_controller_0_avalon_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (ext_sram_controller_0_avalon_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                             //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset),                   // clk_reset.reset
		.src_ready          (router_003_src_ready),                                      //       src.ready
		.src_valid          (router_003_src_valid),                                      //          .valid
		.src_data           (router_003_src_data),                                       //          .data
		.src_channel        (router_003_src_channel),                                    //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                              //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                                 //          .endofpacket
	);

	host_mm_interconnect_0_router_002 router_004 (
		.sink_ready         (sysid_2466_control_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (sysid_2466_control_slave_agent_rp_valid),         //          .valid
		.sink_data          (sysid_2466_control_slave_agent_rp_data),          //          .data
		.sink_startofpacket (sysid_2466_control_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (sysid_2466_control_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                   //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset),         // clk_reset.reset
		.src_ready          (router_004_src_ready),                            //       src.ready
		.src_valid          (router_004_src_valid),                            //          .valid
		.src_data           (router_004_src_data),                             //          .data
		.src_channel        (router_004_src_channel),                          //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                    //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                       //          .endofpacket
	);

	host_mm_interconnect_0_router_005 router_005 (
		.sink_ready         (cpu_jtag_debug_module_agent_rp_ready),         //      sink.ready
		.sink_valid         (cpu_jtag_debug_module_agent_rp_valid),         //          .valid
		.sink_data          (cpu_jtag_debug_module_agent_rp_data),          //          .data
		.sink_startofpacket (cpu_jtag_debug_module_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu_jtag_debug_module_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset),      // clk_reset.reset
		.src_ready          (router_005_src_ready),                         //       src.ready
		.src_valid          (router_005_src_valid),                         //          .valid
		.src_data           (router_005_src_data),                          //          .data
		.src_channel        (router_005_src_channel),                       //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                    //          .endofpacket
	);

	host_mm_interconnect_0_router_005 router_006 (
		.sink_ready         (memory_s1_agent_rp_ready),                //      sink.ready
		.sink_valid         (memory_s1_agent_rp_valid),                //          .valid
		.sink_data          (memory_s1_agent_rp_data),                 //          .data
		.sink_startofpacket (memory_s1_agent_rp_startofpacket),        //          .startofpacket
		.sink_endofpacket   (memory_s1_agent_rp_endofpacket),          //          .endofpacket
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_006_src_ready),                    //       src.ready
		.src_valid          (router_006_src_valid),                    //          .valid
		.src_data           (router_006_src_data),                     //          .data
		.src_channel        (router_006_src_channel),                  //          .channel
		.src_startofpacket  (router_006_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)               //          .endofpacket
	);

	host_mm_interconnect_0_router_002 router_007 (
		.sink_ready         (led_s1_agent_rp_ready),                   //      sink.ready
		.sink_valid         (led_s1_agent_rp_valid),                   //          .valid
		.sink_data          (led_s1_agent_rp_data),                    //          .data
		.sink_startofpacket (led_s1_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (led_s1_agent_rp_endofpacket),             //          .endofpacket
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_007_src_ready),                    //       src.ready
		.src_valid          (router_007_src_valid),                    //          .valid
		.src_data           (router_007_src_data),                     //          .data
		.src_channel        (router_007_src_channel),                  //          .channel
		.src_startofpacket  (router_007_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)               //          .endofpacket
	);

	host_mm_interconnect_0_router_002 router_008 (
		.sink_ready         (timer_0_s1_agent_rp_ready),               //      sink.ready
		.sink_valid         (timer_0_s1_agent_rp_valid),               //          .valid
		.sink_data          (timer_0_s1_agent_rp_data),                //          .data
		.sink_startofpacket (timer_0_s1_agent_rp_startofpacket),       //          .startofpacket
		.sink_endofpacket   (timer_0_s1_agent_rp_endofpacket),         //          .endofpacket
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_008_src_ready),                    //       src.ready
		.src_valid          (router_008_src_valid),                    //          .valid
		.src_data           (router_008_src_data),                     //          .data
		.src_channel        (router_008_src_channel),                  //          .channel
		.src_startofpacket  (router_008_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)               //          .endofpacket
	);

	host_mm_interconnect_0_router_003 router_009 (
		.sink_ready         (cart_memory_s1_agent_rp_ready),           //      sink.ready
		.sink_valid         (cart_memory_s1_agent_rp_valid),           //          .valid
		.sink_data          (cart_memory_s1_agent_rp_data),            //          .data
		.sink_startofpacket (cart_memory_s1_agent_rp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (cart_memory_s1_agent_rp_endofpacket),     //          .endofpacket
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_009_src_ready),                    //       src.ready
		.src_valid          (router_009_src_valid),                    //          .valid
		.src_data           (router_009_src_data),                     //          .data
		.src_channel        (router_009_src_channel),                  //          .channel
		.src_startofpacket  (router_009_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)               //          .endofpacket
	);

	host_mm_interconnect_0_router_002 router_010 (
		.sink_ready         (sel_cartridge_type_s1_agent_rp_ready),         //      sink.ready
		.sink_valid         (sel_cartridge_type_s1_agent_rp_valid),         //          .valid
		.sink_data          (sel_cartridge_type_s1_agent_rp_data),          //          .data
		.sink_startofpacket (sel_cartridge_type_s1_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (sel_cartridge_type_s1_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset),      // clk_reset.reset
		.src_ready          (router_010_src_ready),                         //       src.ready
		.src_valid          (router_010_src_valid),                         //          .valid
		.src_data           (router_010_src_data),                          //          .data
		.src_channel        (router_010_src_channel),                       //          .channel
		.src_startofpacket  (router_010_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)                    //          .endofpacket
	);

	host_mm_interconnect_0_router_002 router_011 (
		.sink_ready         (spi_master_0_s1_agent_rp_ready),          //      sink.ready
		.sink_valid         (spi_master_0_s1_agent_rp_valid),          //          .valid
		.sink_data          (spi_master_0_s1_agent_rp_data),           //          .data
		.sink_startofpacket (spi_master_0_s1_agent_rp_startofpacket),  //          .startofpacket
		.sink_endofpacket   (spi_master_0_s1_agent_rp_endofpacket),    //          .endofpacket
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_011_src_ready),                    //       src.ready
		.src_valid          (router_011_src_valid),                    //          .valid
		.src_data           (router_011_src_data),                     //          .data
		.src_channel        (router_011_src_channel),                  //          .channel
		.src_startofpacket  (router_011_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)               //          .endofpacket
	);

	host_mm_interconnect_0_router_002 router_012 (
		.sink_ready         (atari_d500_byte_s1_agent_rp_ready),         //      sink.ready
		.sink_valid         (atari_d500_byte_s1_agent_rp_valid),         //          .valid
		.sink_data          (atari_d500_byte_s1_agent_rp_data),          //          .data
		.sink_startofpacket (atari_d500_byte_s1_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (atari_d500_byte_s1_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                             //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset),   // clk_reset.reset
		.src_ready          (router_012_src_ready),                      //       src.ready
		.src_valid          (router_012_src_valid),                      //          .valid
		.src_data           (router_012_src_data),                       //          .data
		.src_channel        (router_012_src_channel),                    //          .channel
		.src_startofpacket  (router_012_src_startofpacket),              //          .startofpacket
		.src_endofpacket    (router_012_src_endofpacket)                 //          .endofpacket
	);

	host_mm_interconnect_0_router_002 router_013 (
		.sink_ready         (reset_d500_s1_agent_rp_ready),            //      sink.ready
		.sink_valid         (reset_d500_s1_agent_rp_valid),            //          .valid
		.sink_data          (reset_d500_s1_agent_rp_data),             //          .data
		.sink_startofpacket (reset_d500_s1_agent_rp_startofpacket),    //          .startofpacket
		.sink_endofpacket   (reset_d500_s1_agent_rp_endofpacket),      //          .endofpacket
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_013_src_ready),                    //       src.ready
		.src_valid          (router_013_src_valid),                    //          .valid
		.src_data           (router_013_src_data),                     //          .data
		.src_channel        (router_013_src_channel),                  //          .channel
		.src_startofpacket  (router_013_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_013_src_endofpacket)               //          .endofpacket
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (30),
		.PKT_ADDR_L                (9),
		.PKT_BEGIN_BURST           (50),
		.PKT_BYTE_CNT_H            (39),
		.PKT_BYTE_CNT_L            (37),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_BURST_SIZE_H          (45),
		.PKT_BURST_SIZE_L          (43),
		.PKT_BURST_TYPE_H          (47),
		.PKT_BURST_TYPE_L          (46),
		.PKT_BURSTWRAP_H           (42),
		.PKT_BURSTWRAP_L           (40),
		.PKT_TRANS_COMPRESSED_READ (31),
		.PKT_TRANS_WRITE           (33),
		.PKT_TRANS_READ            (34),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (73),
		.ST_CHANNEL_W              (12),
		.OUT_BYTE_CNT_H            (37),
		.OUT_BURSTWRAP_H           (42),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (3),
		.BURSTWRAP_CONST_VALUE     (3),
		.ADAPTER_VERSION           ("13.1")
	) ext_sram_controller_0_avalon_slave_burst_adapter (
		.clk                   (clk_0_clk_clk),                                                          //       cr0.clk
		.reset                 (cpu_reset_n_reset_bridge_in_reset_reset),                                // cr0_reset.reset
		.sink0_valid           (ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (ext_sram_controller_0_avalon_slave_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (ext_sram_controller_0_avalon_slave_burst_adapter_source0_data),          //          .data
		.source0_channel       (ext_sram_controller_0_avalon_slave_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (ext_sram_controller_0_avalon_slave_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (ext_sram_controller_0_avalon_slave_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (ext_sram_controller_0_avalon_slave_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (30),
		.PKT_ADDR_L                (9),
		.PKT_BEGIN_BURST           (50),
		.PKT_BYTE_CNT_H            (39),
		.PKT_BYTE_CNT_L            (37),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_BURST_SIZE_H          (45),
		.PKT_BURST_SIZE_L          (43),
		.PKT_BURST_TYPE_H          (47),
		.PKT_BURST_TYPE_L          (46),
		.PKT_BURSTWRAP_H           (42),
		.PKT_BURSTWRAP_L           (40),
		.PKT_TRANS_COMPRESSED_READ (31),
		.PKT_TRANS_WRITE           (33),
		.PKT_TRANS_READ            (34),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (73),
		.ST_CHANNEL_W              (12),
		.OUT_BYTE_CNT_H            (37),
		.OUT_BURSTWRAP_H           (42),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (3),
		.BURSTWRAP_CONST_VALUE     (3),
		.ADAPTER_VERSION           ("13.1")
	) cart_memory_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                      //       cr0.clk
		.reset                 (cpu_reset_n_reset_bridge_in_reset_reset),            // cr0_reset.reset
		.sink0_valid           (cart_memory_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (cart_memory_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (cart_memory_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (cart_memory_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (cart_memory_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (cart_memory_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (cart_memory_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (cart_memory_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (cart_memory_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (cart_memory_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (cart_memory_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (cart_memory_s1_burst_adapter_source0_ready)          //          .ready
	);

	host_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                 (clk_0_clk_clk),                           //       clk.clk
		.reset               (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready          (router_src_ready),                        //      sink.ready
		.sink_channel        (router_src_channel),                      //          .channel
		.sink_data           (router_src_data),                         //          .data
		.sink_startofpacket  (router_src_startofpacket),                //          .startofpacket
		.sink_endofpacket    (router_src_endofpacket),                  //          .endofpacket
		.sink_valid          (router_src_valid),                        //          .valid
		.src0_ready          (cmd_demux_src0_ready),                    //      src0.ready
		.src0_valid          (cmd_demux_src0_valid),                    //          .valid
		.src0_data           (cmd_demux_src0_data),                     //          .data
		.src0_channel        (cmd_demux_src0_channel),                  //          .channel
		.src0_startofpacket  (cmd_demux_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket    (cmd_demux_src0_endofpacket),              //          .endofpacket
		.src1_ready          (cmd_demux_src1_ready),                    //      src1.ready
		.src1_valid          (cmd_demux_src1_valid),                    //          .valid
		.src1_data           (cmd_demux_src1_data),                     //          .data
		.src1_channel        (cmd_demux_src1_channel),                  //          .channel
		.src1_startofpacket  (cmd_demux_src1_startofpacket),            //          .startofpacket
		.src1_endofpacket    (cmd_demux_src1_endofpacket),              //          .endofpacket
		.src2_ready          (cmd_demux_src2_ready),                    //      src2.ready
		.src2_valid          (cmd_demux_src2_valid),                    //          .valid
		.src2_data           (cmd_demux_src2_data),                     //          .data
		.src2_channel        (cmd_demux_src2_channel),                  //          .channel
		.src2_startofpacket  (cmd_demux_src2_startofpacket),            //          .startofpacket
		.src2_endofpacket    (cmd_demux_src2_endofpacket),              //          .endofpacket
		.src3_ready          (cmd_demux_src3_ready),                    //      src3.ready
		.src3_valid          (cmd_demux_src3_valid),                    //          .valid
		.src3_data           (cmd_demux_src3_data),                     //          .data
		.src3_channel        (cmd_demux_src3_channel),                  //          .channel
		.src3_startofpacket  (cmd_demux_src3_startofpacket),            //          .startofpacket
		.src3_endofpacket    (cmd_demux_src3_endofpacket),              //          .endofpacket
		.src4_ready          (cmd_demux_src4_ready),                    //      src4.ready
		.src4_valid          (cmd_demux_src4_valid),                    //          .valid
		.src4_data           (cmd_demux_src4_data),                     //          .data
		.src4_channel        (cmd_demux_src4_channel),                  //          .channel
		.src4_startofpacket  (cmd_demux_src4_startofpacket),            //          .startofpacket
		.src4_endofpacket    (cmd_demux_src4_endofpacket),              //          .endofpacket
		.src5_ready          (cmd_demux_src5_ready),                    //      src5.ready
		.src5_valid          (cmd_demux_src5_valid),                    //          .valid
		.src5_data           (cmd_demux_src5_data),                     //          .data
		.src5_channel        (cmd_demux_src5_channel),                  //          .channel
		.src5_startofpacket  (cmd_demux_src5_startofpacket),            //          .startofpacket
		.src5_endofpacket    (cmd_demux_src5_endofpacket),              //          .endofpacket
		.src6_ready          (cmd_demux_src6_ready),                    //      src6.ready
		.src6_valid          (cmd_demux_src6_valid),                    //          .valid
		.src6_data           (cmd_demux_src6_data),                     //          .data
		.src6_channel        (cmd_demux_src6_channel),                  //          .channel
		.src6_startofpacket  (cmd_demux_src6_startofpacket),            //          .startofpacket
		.src6_endofpacket    (cmd_demux_src6_endofpacket),              //          .endofpacket
		.src7_ready          (cmd_demux_src7_ready),                    //      src7.ready
		.src7_valid          (cmd_demux_src7_valid),                    //          .valid
		.src7_data           (cmd_demux_src7_data),                     //          .data
		.src7_channel        (cmd_demux_src7_channel),                  //          .channel
		.src7_startofpacket  (cmd_demux_src7_startofpacket),            //          .startofpacket
		.src7_endofpacket    (cmd_demux_src7_endofpacket),              //          .endofpacket
		.src8_ready          (cmd_demux_src8_ready),                    //      src8.ready
		.src8_valid          (cmd_demux_src8_valid),                    //          .valid
		.src8_data           (cmd_demux_src8_data),                     //          .data
		.src8_channel        (cmd_demux_src8_channel),                  //          .channel
		.src8_startofpacket  (cmd_demux_src8_startofpacket),            //          .startofpacket
		.src8_endofpacket    (cmd_demux_src8_endofpacket),              //          .endofpacket
		.src9_ready          (cmd_demux_src9_ready),                    //      src9.ready
		.src9_valid          (cmd_demux_src9_valid),                    //          .valid
		.src9_data           (cmd_demux_src9_data),                     //          .data
		.src9_channel        (cmd_demux_src9_channel),                  //          .channel
		.src9_startofpacket  (cmd_demux_src9_startofpacket),            //          .startofpacket
		.src9_endofpacket    (cmd_demux_src9_endofpacket),              //          .endofpacket
		.src10_ready         (cmd_demux_src10_ready),                   //     src10.ready
		.src10_valid         (cmd_demux_src10_valid),                   //          .valid
		.src10_data          (cmd_demux_src10_data),                    //          .data
		.src10_channel       (cmd_demux_src10_channel),                 //          .channel
		.src10_startofpacket (cmd_demux_src10_startofpacket),           //          .startofpacket
		.src10_endofpacket   (cmd_demux_src10_endofpacket),             //          .endofpacket
		.src11_ready         (cmd_demux_src11_ready),                   //     src11.ready
		.src11_valid         (cmd_demux_src11_valid),                   //          .valid
		.src11_data          (cmd_demux_src11_data),                    //          .data
		.src11_channel       (cmd_demux_src11_channel),                 //          .channel
		.src11_startofpacket (cmd_demux_src11_startofpacket),           //          .startofpacket
		.src11_endofpacket   (cmd_demux_src11_endofpacket)              //          .endofpacket
	);

	host_mm_interconnect_0_cmd_demux_001 cmd_demux_001 (
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_001_src_ready),                    //      sink.ready
		.sink_channel       (router_001_src_channel),                  //          .channel
		.sink_data          (router_001_src_data),                     //          .data
		.sink_startofpacket (router_001_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_001_src_valid),                    //          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                //      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                //          .valid
		.src0_data          (cmd_demux_001_src0_data),                 //          .data
		.src0_channel       (cmd_demux_001_src0_channel),              //          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),          //          .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                //      src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                //          .valid
		.src1_data          (cmd_demux_001_src1_data),                 //          .data
		.src1_channel       (cmd_demux_001_src1_channel),              //          .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),        //          .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket),          //          .endofpacket
		.src2_ready         (cmd_demux_001_src2_ready),                //      src2.ready
		.src2_valid         (cmd_demux_001_src2_valid),                //          .valid
		.src2_data          (cmd_demux_001_src2_data),                 //          .data
		.src2_channel       (cmd_demux_001_src2_channel),              //          .channel
		.src2_startofpacket (cmd_demux_001_src2_startofpacket),        //          .startofpacket
		.src2_endofpacket   (cmd_demux_001_src2_endofpacket),          //          .endofpacket
		.src3_ready         (cmd_demux_001_src3_ready),                //      src3.ready
		.src3_valid         (cmd_demux_001_src3_valid),                //          .valid
		.src3_data          (cmd_demux_001_src3_data),                 //          .data
		.src3_channel       (cmd_demux_001_src3_channel),              //          .channel
		.src3_startofpacket (cmd_demux_001_src3_startofpacket),        //          .startofpacket
		.src3_endofpacket   (cmd_demux_001_src3_endofpacket)           //          .endofpacket
	);

	host_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (clk_0_clk_clk),                           //       clk.clk
		.reset               (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_src_valid),                       //          .valid
		.src_data            (cmd_mux_src_data),                        //          .data
		.src_channel         (cmd_mux_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                    //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                  //          .channel
		.sink0_data          (cmd_demux_src0_data),                     //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)               //          .endofpacket
	);

	host_mm_interconnect_0_cmd_mux_001 cmd_mux_001 (
		.clk                 (clk_0_clk_clk),                           //       clk.clk
		.reset               (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                   //          .valid
		.src_data            (cmd_mux_001_src_data),                    //          .data
		.src_channel         (cmd_mux_001_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                    //          .valid
		.sink0_channel       (cmd_demux_src1_channel),                  //          .channel
		.sink0_data          (cmd_demux_src1_data),                     //          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket),              //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),              //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                 //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),        //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)           //          .endofpacket
	);

	host_mm_interconnect_0_cmd_mux cmd_mux_002 (
		.clk                 (clk_0_clk_clk),                           //       clk.clk
		.reset               (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                   //          .valid
		.src_data            (cmd_mux_002_src_data),                    //          .data
		.src_channel         (cmd_mux_002_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                    //          .valid
		.sink0_channel       (cmd_demux_src2_channel),                  //          .channel
		.sink0_data          (cmd_demux_src2_data),                     //          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket)               //          .endofpacket
	);

	host_mm_interconnect_0_cmd_mux_001 cmd_mux_003 (
		.clk                 (clk_0_clk_clk),                           //       clk.clk
		.reset               (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                   //          .valid
		.src_data            (cmd_mux_003_src_data),                    //          .data
		.src_channel         (cmd_mux_003_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_src3_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_src3_valid),                    //          .valid
		.sink0_channel       (cmd_demux_src3_channel),                  //          .channel
		.sink0_data          (cmd_demux_src3_data),                     //          .data
		.sink0_startofpacket (cmd_demux_src3_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src3_endofpacket),              //          .endofpacket
		.sink1_ready         (cmd_demux_001_src1_ready),                //     sink1.ready
		.sink1_valid         (cmd_demux_001_src1_valid),                //          .valid
		.sink1_channel       (cmd_demux_001_src1_channel),              //          .channel
		.sink1_data          (cmd_demux_001_src1_data),                 //          .data
		.sink1_startofpacket (cmd_demux_001_src1_startofpacket),        //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src1_endofpacket)           //          .endofpacket
	);

	host_mm_interconnect_0_cmd_mux_001 cmd_mux_004 (
		.clk                 (clk_0_clk_clk),                           //       clk.clk
		.reset               (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                   //          .valid
		.src_data            (cmd_mux_004_src_data),                    //          .data
		.src_channel         (cmd_mux_004_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_src4_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_src4_valid),                    //          .valid
		.sink0_channel       (cmd_demux_src4_channel),                  //          .channel
		.sink0_data          (cmd_demux_src4_data),                     //          .data
		.sink0_startofpacket (cmd_demux_src4_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src4_endofpacket),              //          .endofpacket
		.sink1_ready         (cmd_demux_001_src2_ready),                //     sink1.ready
		.sink1_valid         (cmd_demux_001_src2_valid),                //          .valid
		.sink1_channel       (cmd_demux_001_src2_channel),              //          .channel
		.sink1_data          (cmd_demux_001_src2_data),                 //          .data
		.sink1_startofpacket (cmd_demux_001_src2_startofpacket),        //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src2_endofpacket)           //          .endofpacket
	);

	host_mm_interconnect_0_cmd_mux cmd_mux_005 (
		.clk                 (clk_0_clk_clk),                           //       clk.clk
		.reset               (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                   //          .valid
		.src_data            (cmd_mux_005_src_data),                    //          .data
		.src_channel         (cmd_mux_005_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_src5_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_src5_valid),                    //          .valid
		.sink0_channel       (cmd_demux_src5_channel),                  //          .channel
		.sink0_data          (cmd_demux_src5_data),                     //          .data
		.sink0_startofpacket (cmd_demux_src5_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src5_endofpacket)               //          .endofpacket
	);

	host_mm_interconnect_0_cmd_mux cmd_mux_006 (
		.clk                 (clk_0_clk_clk),                           //       clk.clk
		.reset               (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_006_src_valid),                   //          .valid
		.src_data            (cmd_mux_006_src_data),                    //          .data
		.src_channel         (cmd_mux_006_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_src6_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_src6_valid),                    //          .valid
		.sink0_channel       (cmd_demux_src6_channel),                  //          .channel
		.sink0_data          (cmd_demux_src6_data),                     //          .data
		.sink0_startofpacket (cmd_demux_src6_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src6_endofpacket)               //          .endofpacket
	);

	host_mm_interconnect_0_cmd_mux_001 cmd_mux_007 (
		.clk                 (clk_0_clk_clk),                           //       clk.clk
		.reset               (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_007_src_valid),                   //          .valid
		.src_data            (cmd_mux_007_src_data),                    //          .data
		.src_channel         (cmd_mux_007_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_src7_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_src7_valid),                    //          .valid
		.sink0_channel       (cmd_demux_src7_channel),                  //          .channel
		.sink0_data          (cmd_demux_src7_data),                     //          .data
		.sink0_startofpacket (cmd_demux_src7_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src7_endofpacket),              //          .endofpacket
		.sink1_ready         (cmd_demux_001_src3_ready),                //     sink1.ready
		.sink1_valid         (cmd_demux_001_src3_valid),                //          .valid
		.sink1_channel       (cmd_demux_001_src3_channel),              //          .channel
		.sink1_data          (cmd_demux_001_src3_data),                 //          .data
		.sink1_startofpacket (cmd_demux_001_src3_startofpacket),        //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src3_endofpacket)           //          .endofpacket
	);

	host_mm_interconnect_0_cmd_mux cmd_mux_008 (
		.clk                 (clk_0_clk_clk),                           //       clk.clk
		.reset               (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_008_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_008_src_valid),                   //          .valid
		.src_data            (cmd_mux_008_src_data),                    //          .data
		.src_channel         (cmd_mux_008_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_008_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_008_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_src8_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_src8_valid),                    //          .valid
		.sink0_channel       (cmd_demux_src8_channel),                  //          .channel
		.sink0_data          (cmd_demux_src8_data),                     //          .data
		.sink0_startofpacket (cmd_demux_src8_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src8_endofpacket)               //          .endofpacket
	);

	host_mm_interconnect_0_cmd_mux cmd_mux_009 (
		.clk                 (clk_0_clk_clk),                           //       clk.clk
		.reset               (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_009_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_009_src_valid),                   //          .valid
		.src_data            (cmd_mux_009_src_data),                    //          .data
		.src_channel         (cmd_mux_009_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_009_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_009_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_src9_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_src9_valid),                    //          .valid
		.sink0_channel       (cmd_demux_src9_channel),                  //          .channel
		.sink0_data          (cmd_demux_src9_data),                     //          .data
		.sink0_startofpacket (cmd_demux_src9_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src9_endofpacket)               //          .endofpacket
	);

	host_mm_interconnect_0_cmd_mux cmd_mux_010 (
		.clk                 (clk_0_clk_clk),                           //       clk.clk
		.reset               (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_010_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_010_src_valid),                   //          .valid
		.src_data            (cmd_mux_010_src_data),                    //          .data
		.src_channel         (cmd_mux_010_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_010_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_010_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_src10_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_src10_valid),                   //          .valid
		.sink0_channel       (cmd_demux_src10_channel),                 //          .channel
		.sink0_data          (cmd_demux_src10_data),                    //          .data
		.sink0_startofpacket (cmd_demux_src10_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src10_endofpacket)              //          .endofpacket
	);

	host_mm_interconnect_0_cmd_mux cmd_mux_011 (
		.clk                 (clk_0_clk_clk),                           //       clk.clk
		.reset               (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_011_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_011_src_valid),                   //          .valid
		.src_data            (cmd_mux_011_src_data),                    //          .data
		.src_channel         (cmd_mux_011_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_011_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_011_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_src11_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_src11_valid),                   //          .valid
		.sink0_channel       (cmd_demux_src11_channel),                 //          .channel
		.sink0_data          (cmd_demux_src11_data),                    //          .data
		.sink0_startofpacket (cmd_demux_src11_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src11_endofpacket)              //          .endofpacket
	);

	host_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_002_src_ready),                    //      sink.ready
		.sink_channel       (router_002_src_channel),                  //          .channel
		.sink_data          (router_002_src_data),                     //          .data
		.sink_startofpacket (router_002_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_002_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_src0_data),                     //          .data
		.src0_channel       (rsp_demux_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)               //          .endofpacket
	);

	host_mm_interconnect_0_rsp_demux_001 rsp_demux_001 (
		.clk                (clk_0_clk_clk),                                                          //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset),                                // clk_reset.reset
		.sink_ready         (ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                                               //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                                               //          .valid
		.src0_data          (rsp_demux_001_src0_data),                                                //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                                             //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                                       //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                                         //          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                                               //      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                                               //          .valid
		.src1_data          (rsp_demux_001_src1_data),                                                //          .data
		.src1_channel       (rsp_demux_001_src1_channel),                                             //          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),                                       //          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket)                                          //          .endofpacket
	);

	host_mm_interconnect_0_rsp_demux rsp_demux_002 (
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                    //      sink.ready
		.sink_channel       (router_004_src_channel),                  //          .channel
		.sink_data          (router_004_src_data),                     //          .data
		.sink_startofpacket (router_004_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_004_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                //          .valid
		.src0_data          (rsp_demux_002_src0_data),                 //          .data
		.src0_channel       (rsp_demux_002_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)           //          .endofpacket
	);

	host_mm_interconnect_0_rsp_demux_001 rsp_demux_003 (
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                    //      sink.ready
		.sink_channel       (router_005_src_channel),                  //          .channel
		.sink_data          (router_005_src_data),                     //          .data
		.sink_startofpacket (router_005_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_005_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                //          .valid
		.src0_data          (rsp_demux_003_src0_data),                 //          .data
		.src0_channel       (rsp_demux_003_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket),          //          .endofpacket
		.src1_ready         (rsp_demux_003_src1_ready),                //      src1.ready
		.src1_valid         (rsp_demux_003_src1_valid),                //          .valid
		.src1_data          (rsp_demux_003_src1_data),                 //          .data
		.src1_channel       (rsp_demux_003_src1_channel),              //          .channel
		.src1_startofpacket (rsp_demux_003_src1_startofpacket),        //          .startofpacket
		.src1_endofpacket   (rsp_demux_003_src1_endofpacket)           //          .endofpacket
	);

	host_mm_interconnect_0_rsp_demux_001 rsp_demux_004 (
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                    //      sink.ready
		.sink_channel       (router_006_src_channel),                  //          .channel
		.sink_data          (router_006_src_data),                     //          .data
		.sink_startofpacket (router_006_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_006_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                //          .valid
		.src0_data          (rsp_demux_004_src0_data),                 //          .data
		.src0_channel       (rsp_demux_004_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket),          //          .endofpacket
		.src1_ready         (rsp_demux_004_src1_ready),                //      src1.ready
		.src1_valid         (rsp_demux_004_src1_valid),                //          .valid
		.src1_data          (rsp_demux_004_src1_data),                 //          .data
		.src1_channel       (rsp_demux_004_src1_channel),              //          .channel
		.src1_startofpacket (rsp_demux_004_src1_startofpacket),        //          .startofpacket
		.src1_endofpacket   (rsp_demux_004_src1_endofpacket)           //          .endofpacket
	);

	host_mm_interconnect_0_rsp_demux rsp_demux_005 (
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_007_src_ready),                    //      sink.ready
		.sink_channel       (router_007_src_channel),                  //          .channel
		.sink_data          (router_007_src_data),                     //          .data
		.sink_startofpacket (router_007_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_007_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                //          .valid
		.src0_data          (rsp_demux_005_src0_data),                 //          .data
		.src0_channel       (rsp_demux_005_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket)           //          .endofpacket
	);

	host_mm_interconnect_0_rsp_demux rsp_demux_006 (
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_008_src_ready),                    //      sink.ready
		.sink_channel       (router_008_src_channel),                  //          .channel
		.sink_data          (router_008_src_data),                     //          .data
		.sink_startofpacket (router_008_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_008_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                //          .valid
		.src0_data          (rsp_demux_006_src0_data),                 //          .data
		.src0_channel       (rsp_demux_006_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket)           //          .endofpacket
	);

	host_mm_interconnect_0_rsp_demux_001 rsp_demux_007 (
		.clk                (clk_0_clk_clk),                                      //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset),            // clk_reset.reset
		.sink_ready         (cart_memory_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (cart_memory_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (cart_memory_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (cart_memory_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (cart_memory_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (cart_memory_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_007_src0_ready),                           //      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),                           //          .valid
		.src0_data          (rsp_demux_007_src0_data),                            //          .data
		.src0_channel       (rsp_demux_007_src0_channel),                         //          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),                   //          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket),                     //          .endofpacket
		.src1_ready         (rsp_demux_007_src1_ready),                           //      src1.ready
		.src1_valid         (rsp_demux_007_src1_valid),                           //          .valid
		.src1_data          (rsp_demux_007_src1_data),                            //          .data
		.src1_channel       (rsp_demux_007_src1_channel),                         //          .channel
		.src1_startofpacket (rsp_demux_007_src1_startofpacket),                   //          .startofpacket
		.src1_endofpacket   (rsp_demux_007_src1_endofpacket)                      //          .endofpacket
	);

	host_mm_interconnect_0_rsp_demux rsp_demux_008 (
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_010_src_ready),                    //      sink.ready
		.sink_channel       (router_010_src_channel),                  //          .channel
		.sink_data          (router_010_src_data),                     //          .data
		.sink_startofpacket (router_010_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_010_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_010_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_008_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_008_src0_valid),                //          .valid
		.src0_data          (rsp_demux_008_src0_data),                 //          .data
		.src0_channel       (rsp_demux_008_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_008_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_008_src0_endofpacket)           //          .endofpacket
	);

	host_mm_interconnect_0_rsp_demux rsp_demux_009 (
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_011_src_ready),                    //      sink.ready
		.sink_channel       (router_011_src_channel),                  //          .channel
		.sink_data          (router_011_src_data),                     //          .data
		.sink_startofpacket (router_011_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_011_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_011_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_009_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_009_src0_valid),                //          .valid
		.src0_data          (rsp_demux_009_src0_data),                 //          .data
		.src0_channel       (rsp_demux_009_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_009_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_009_src0_endofpacket)           //          .endofpacket
	);

	host_mm_interconnect_0_rsp_demux rsp_demux_010 (
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_012_src_ready),                    //      sink.ready
		.sink_channel       (router_012_src_channel),                  //          .channel
		.sink_data          (router_012_src_data),                     //          .data
		.sink_startofpacket (router_012_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_012_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_012_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_010_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_010_src0_valid),                //          .valid
		.src0_data          (rsp_demux_010_src0_data),                 //          .data
		.src0_channel       (rsp_demux_010_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_010_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_010_src0_endofpacket)           //          .endofpacket
	);

	host_mm_interconnect_0_rsp_demux rsp_demux_011 (
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_013_src_ready),                    //      sink.ready
		.sink_channel       (router_013_src_channel),                  //          .channel
		.sink_data          (router_013_src_data),                     //          .data
		.sink_startofpacket (router_013_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_013_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_013_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_011_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_011_src0_valid),                //          .valid
		.src0_data          (rsp_demux_011_src0_data),                 //          .data
		.src0_channel       (rsp_demux_011_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_011_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_011_src0_endofpacket)           //          .endofpacket
	);

	host_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                  (clk_0_clk_clk),                           //       clk.clk
		.reset                (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready            (rsp_mux_src_ready),                       //       src.ready
		.src_valid            (rsp_mux_src_valid),                       //          .valid
		.src_data             (rsp_mux_src_data),                        //          .data
		.src_channel          (rsp_mux_src_channel),                     //          .channel
		.src_startofpacket    (rsp_mux_src_startofpacket),               //          .startofpacket
		.src_endofpacket      (rsp_mux_src_endofpacket),                 //          .endofpacket
		.sink0_ready          (rsp_demux_src0_ready),                    //     sink0.ready
		.sink0_valid          (rsp_demux_src0_valid),                    //          .valid
		.sink0_channel        (rsp_demux_src0_channel),                  //          .channel
		.sink0_data           (rsp_demux_src0_data),                     //          .data
		.sink0_startofpacket  (rsp_demux_src0_startofpacket),            //          .startofpacket
		.sink0_endofpacket    (rsp_demux_src0_endofpacket),              //          .endofpacket
		.sink1_ready          (rsp_demux_001_src0_ready),                //     sink1.ready
		.sink1_valid          (rsp_demux_001_src0_valid),                //          .valid
		.sink1_channel        (rsp_demux_001_src0_channel),              //          .channel
		.sink1_data           (rsp_demux_001_src0_data),                 //          .data
		.sink1_startofpacket  (rsp_demux_001_src0_startofpacket),        //          .startofpacket
		.sink1_endofpacket    (rsp_demux_001_src0_endofpacket),          //          .endofpacket
		.sink2_ready          (rsp_demux_002_src0_ready),                //     sink2.ready
		.sink2_valid          (rsp_demux_002_src0_valid),                //          .valid
		.sink2_channel        (rsp_demux_002_src0_channel),              //          .channel
		.sink2_data           (rsp_demux_002_src0_data),                 //          .data
		.sink2_startofpacket  (rsp_demux_002_src0_startofpacket),        //          .startofpacket
		.sink2_endofpacket    (rsp_demux_002_src0_endofpacket),          //          .endofpacket
		.sink3_ready          (rsp_demux_003_src0_ready),                //     sink3.ready
		.sink3_valid          (rsp_demux_003_src0_valid),                //          .valid
		.sink3_channel        (rsp_demux_003_src0_channel),              //          .channel
		.sink3_data           (rsp_demux_003_src0_data),                 //          .data
		.sink3_startofpacket  (rsp_demux_003_src0_startofpacket),        //          .startofpacket
		.sink3_endofpacket    (rsp_demux_003_src0_endofpacket),          //          .endofpacket
		.sink4_ready          (rsp_demux_004_src0_ready),                //     sink4.ready
		.sink4_valid          (rsp_demux_004_src0_valid),                //          .valid
		.sink4_channel        (rsp_demux_004_src0_channel),              //          .channel
		.sink4_data           (rsp_demux_004_src0_data),                 //          .data
		.sink4_startofpacket  (rsp_demux_004_src0_startofpacket),        //          .startofpacket
		.sink4_endofpacket    (rsp_demux_004_src0_endofpacket),          //          .endofpacket
		.sink5_ready          (rsp_demux_005_src0_ready),                //     sink5.ready
		.sink5_valid          (rsp_demux_005_src0_valid),                //          .valid
		.sink5_channel        (rsp_demux_005_src0_channel),              //          .channel
		.sink5_data           (rsp_demux_005_src0_data),                 //          .data
		.sink5_startofpacket  (rsp_demux_005_src0_startofpacket),        //          .startofpacket
		.sink5_endofpacket    (rsp_demux_005_src0_endofpacket),          //          .endofpacket
		.sink6_ready          (rsp_demux_006_src0_ready),                //     sink6.ready
		.sink6_valid          (rsp_demux_006_src0_valid),                //          .valid
		.sink6_channel        (rsp_demux_006_src0_channel),              //          .channel
		.sink6_data           (rsp_demux_006_src0_data),                 //          .data
		.sink6_startofpacket  (rsp_demux_006_src0_startofpacket),        //          .startofpacket
		.sink6_endofpacket    (rsp_demux_006_src0_endofpacket),          //          .endofpacket
		.sink7_ready          (rsp_demux_007_src0_ready),                //     sink7.ready
		.sink7_valid          (rsp_demux_007_src0_valid),                //          .valid
		.sink7_channel        (rsp_demux_007_src0_channel),              //          .channel
		.sink7_data           (rsp_demux_007_src0_data),                 //          .data
		.sink7_startofpacket  (rsp_demux_007_src0_startofpacket),        //          .startofpacket
		.sink7_endofpacket    (rsp_demux_007_src0_endofpacket),          //          .endofpacket
		.sink8_ready          (rsp_demux_008_src0_ready),                //     sink8.ready
		.sink8_valid          (rsp_demux_008_src0_valid),                //          .valid
		.sink8_channel        (rsp_demux_008_src0_channel),              //          .channel
		.sink8_data           (rsp_demux_008_src0_data),                 //          .data
		.sink8_startofpacket  (rsp_demux_008_src0_startofpacket),        //          .startofpacket
		.sink8_endofpacket    (rsp_demux_008_src0_endofpacket),          //          .endofpacket
		.sink9_ready          (rsp_demux_009_src0_ready),                //     sink9.ready
		.sink9_valid          (rsp_demux_009_src0_valid),                //          .valid
		.sink9_channel        (rsp_demux_009_src0_channel),              //          .channel
		.sink9_data           (rsp_demux_009_src0_data),                 //          .data
		.sink9_startofpacket  (rsp_demux_009_src0_startofpacket),        //          .startofpacket
		.sink9_endofpacket    (rsp_demux_009_src0_endofpacket),          //          .endofpacket
		.sink10_ready         (rsp_demux_010_src0_ready),                //    sink10.ready
		.sink10_valid         (rsp_demux_010_src0_valid),                //          .valid
		.sink10_channel       (rsp_demux_010_src0_channel),              //          .channel
		.sink10_data          (rsp_demux_010_src0_data),                 //          .data
		.sink10_startofpacket (rsp_demux_010_src0_startofpacket),        //          .startofpacket
		.sink10_endofpacket   (rsp_demux_010_src0_endofpacket),          //          .endofpacket
		.sink11_ready         (rsp_demux_011_src0_ready),                //    sink11.ready
		.sink11_valid         (rsp_demux_011_src0_valid),                //          .valid
		.sink11_channel       (rsp_demux_011_src0_channel),              //          .channel
		.sink11_data          (rsp_demux_011_src0_data),                 //          .data
		.sink11_startofpacket (rsp_demux_011_src0_startofpacket),        //          .startofpacket
		.sink11_endofpacket   (rsp_demux_011_src0_endofpacket)           //          .endofpacket
	);

	host_mm_interconnect_0_rsp_mux_001 rsp_mux_001 (
		.clk                 (clk_0_clk_clk),                           //       clk.clk
		.reset               (cpu_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                   //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                   //          .valid
		.src_data            (rsp_mux_001_src_data),                    //          .data
		.src_channel         (rsp_mux_001_src_channel),                 //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),             //          .endofpacket
		.sink0_ready         (rsp_demux_001_src1_ready),                //     sink0.ready
		.sink0_valid         (rsp_demux_001_src1_valid),                //          .valid
		.sink0_channel       (rsp_demux_001_src1_channel),              //          .channel
		.sink0_data          (rsp_demux_001_src1_data),                 //          .data
		.sink0_startofpacket (rsp_demux_001_src1_startofpacket),        //          .startofpacket
		.sink0_endofpacket   (rsp_demux_001_src1_endofpacket),          //          .endofpacket
		.sink1_ready         (rsp_demux_003_src1_ready),                //     sink1.ready
		.sink1_valid         (rsp_demux_003_src1_valid),                //          .valid
		.sink1_channel       (rsp_demux_003_src1_channel),              //          .channel
		.sink1_data          (rsp_demux_003_src1_data),                 //          .data
		.sink1_startofpacket (rsp_demux_003_src1_startofpacket),        //          .startofpacket
		.sink1_endofpacket   (rsp_demux_003_src1_endofpacket),          //          .endofpacket
		.sink2_ready         (rsp_demux_004_src1_ready),                //     sink2.ready
		.sink2_valid         (rsp_demux_004_src1_valid),                //          .valid
		.sink2_channel       (rsp_demux_004_src1_channel),              //          .channel
		.sink2_data          (rsp_demux_004_src1_data),                 //          .data
		.sink2_startofpacket (rsp_demux_004_src1_startofpacket),        //          .startofpacket
		.sink2_endofpacket   (rsp_demux_004_src1_endofpacket),          //          .endofpacket
		.sink3_ready         (rsp_demux_007_src1_ready),                //     sink3.ready
		.sink3_valid         (rsp_demux_007_src1_valid),                //          .valid
		.sink3_channel       (rsp_demux_007_src1_channel),              //          .channel
		.sink3_data          (rsp_demux_007_src1_data),                 //          .data
		.sink3_startofpacket (rsp_demux_007_src1_startofpacket),        //          .startofpacket
		.sink3_endofpacket   (rsp_demux_007_src1_endofpacket)           //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (30),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (39),
		.IN_PKT_BYTE_CNT_L             (37),
		.IN_PKT_TRANS_COMPRESSED_READ  (31),
		.IN_PKT_BURSTWRAP_H            (42),
		.IN_PKT_BURSTWRAP_L            (40),
		.IN_PKT_BURST_SIZE_H           (45),
		.IN_PKT_BURST_SIZE_L           (43),
		.IN_PKT_RESPONSE_STATUS_H      (69),
		.IN_PKT_RESPONSE_STATUS_L      (68),
		.IN_PKT_TRANS_EXCLUSIVE        (36),
		.IN_PKT_BURST_TYPE_H           (47),
		.IN_PKT_BURST_TYPE_L           (46),
		.IN_PKT_ORI_BURST_SIZE_L       (70),
		.IN_PKT_ORI_BURST_SIZE_H       (72),
		.IN_ST_DATA_W                  (73),
		.OUT_PKT_ADDR_H                (57),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (66),
		.OUT_PKT_BYTE_CNT_L            (64),
		.OUT_PKT_TRANS_COMPRESSED_READ (58),
		.OUT_PKT_BURST_SIZE_H          (72),
		.OUT_PKT_BURST_SIZE_L          (70),
		.OUT_PKT_RESPONSE_STATUS_H     (96),
		.OUT_PKT_RESPONSE_STATUS_L     (95),
		.OUT_PKT_TRANS_EXCLUSIVE       (63),
		.OUT_PKT_BURST_TYPE_H          (74),
		.OUT_PKT_BURST_TYPE_L          (73),
		.OUT_PKT_ORI_BURST_SIZE_L      (97),
		.OUT_PKT_ORI_BURST_SIZE_H      (99),
		.OUT_ST_DATA_W                 (100),
		.ST_CHANNEL_W                  (12),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) ext_sram_controller_0_avalon_slave_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                                          //       clk.clk
		.reset                (cpu_reset_n_reset_bridge_in_reset_reset),                                // clk_reset.reset
		.in_valid             (router_003_src_valid),                                                   //      sink.valid
		.in_channel           (router_003_src_channel),                                                 //          .channel
		.in_startofpacket     (router_003_src_startofpacket),                                           //          .startofpacket
		.in_endofpacket       (router_003_src_endofpacket),                                             //          .endofpacket
		.in_ready             (router_003_src_ready),                                                   //          .ready
		.in_data              (router_003_src_data),                                                    //          .data
		.out_endofpacket      (ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_data),          //          .data
		.out_channel          (ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (ext_sram_controller_0_avalon_slave_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                  // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (30),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (39),
		.IN_PKT_BYTE_CNT_L             (37),
		.IN_PKT_TRANS_COMPRESSED_READ  (31),
		.IN_PKT_BURSTWRAP_H            (42),
		.IN_PKT_BURSTWRAP_L            (40),
		.IN_PKT_BURST_SIZE_H           (45),
		.IN_PKT_BURST_SIZE_L           (43),
		.IN_PKT_RESPONSE_STATUS_H      (69),
		.IN_PKT_RESPONSE_STATUS_L      (68),
		.IN_PKT_TRANS_EXCLUSIVE        (36),
		.IN_PKT_BURST_TYPE_H           (47),
		.IN_PKT_BURST_TYPE_L           (46),
		.IN_PKT_ORI_BURST_SIZE_L       (70),
		.IN_PKT_ORI_BURST_SIZE_H       (72),
		.IN_ST_DATA_W                  (73),
		.OUT_PKT_ADDR_H                (57),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (66),
		.OUT_PKT_BYTE_CNT_L            (64),
		.OUT_PKT_TRANS_COMPRESSED_READ (58),
		.OUT_PKT_BURST_SIZE_H          (72),
		.OUT_PKT_BURST_SIZE_L          (70),
		.OUT_PKT_RESPONSE_STATUS_H     (96),
		.OUT_PKT_RESPONSE_STATUS_L     (95),
		.OUT_PKT_TRANS_EXCLUSIVE       (63),
		.OUT_PKT_BURST_TYPE_H          (74),
		.OUT_PKT_BURST_TYPE_L          (73),
		.OUT_PKT_ORI_BURST_SIZE_L      (97),
		.OUT_PKT_ORI_BURST_SIZE_H      (99),
		.OUT_ST_DATA_W                 (100),
		.ST_CHANNEL_W                  (12),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) cart_memory_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                      //       clk.clk
		.reset                (cpu_reset_n_reset_bridge_in_reset_reset),            // clk_reset.reset
		.in_valid             (router_009_src_valid),                               //      sink.valid
		.in_channel           (router_009_src_channel),                             //          .channel
		.in_startofpacket     (router_009_src_startofpacket),                       //          .startofpacket
		.in_endofpacket       (router_009_src_endofpacket),                         //          .endofpacket
		.in_ready             (router_009_src_ready),                               //          .ready
		.in_data              (router_009_src_data),                                //          .data
		.out_endofpacket      (cart_memory_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (cart_memory_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (cart_memory_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (cart_memory_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (cart_memory_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (cart_memory_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                              // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (57),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (66),
		.IN_PKT_BYTE_CNT_L             (64),
		.IN_PKT_TRANS_COMPRESSED_READ  (58),
		.IN_PKT_BURSTWRAP_H            (69),
		.IN_PKT_BURSTWRAP_L            (67),
		.IN_PKT_BURST_SIZE_H           (72),
		.IN_PKT_BURST_SIZE_L           (70),
		.IN_PKT_RESPONSE_STATUS_H      (96),
		.IN_PKT_RESPONSE_STATUS_L      (95),
		.IN_PKT_TRANS_EXCLUSIVE        (63),
		.IN_PKT_BURST_TYPE_H           (74),
		.IN_PKT_BURST_TYPE_L           (73),
		.IN_PKT_ORI_BURST_SIZE_L       (97),
		.IN_PKT_ORI_BURST_SIZE_H       (99),
		.IN_ST_DATA_W                  (100),
		.OUT_PKT_ADDR_H                (30),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (39),
		.OUT_PKT_BYTE_CNT_L            (37),
		.OUT_PKT_TRANS_COMPRESSED_READ (31),
		.OUT_PKT_BURST_SIZE_H          (45),
		.OUT_PKT_BURST_SIZE_L          (43),
		.OUT_PKT_RESPONSE_STATUS_H     (69),
		.OUT_PKT_RESPONSE_STATUS_L     (68),
		.OUT_PKT_TRANS_EXCLUSIVE       (36),
		.OUT_PKT_BURST_TYPE_H          (47),
		.OUT_PKT_BURST_TYPE_L          (46),
		.OUT_PKT_ORI_BURST_SIZE_L      (70),
		.OUT_PKT_ORI_BURST_SIZE_H      (72),
		.OUT_ST_DATA_W                 (73),
		.ST_CHANNEL_W                  (12),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) ext_sram_controller_0_avalon_slave_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                                          //       clk.clk
		.reset                (cpu_reset_n_reset_bridge_in_reset_reset),                                // clk_reset.reset
		.in_valid             (cmd_mux_001_src_valid),                                                  //      sink.valid
		.in_channel           (cmd_mux_001_src_channel),                                                //          .channel
		.in_startofpacket     (cmd_mux_001_src_startofpacket),                                          //          .startofpacket
		.in_endofpacket       (cmd_mux_001_src_endofpacket),                                            //          .endofpacket
		.in_ready             (cmd_mux_001_src_ready),                                                  //          .ready
		.in_data              (cmd_mux_001_src_data),                                                   //          .data
		.out_endofpacket      (ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_data),          //          .data
		.out_channel          (ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (ext_sram_controller_0_avalon_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                  // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (57),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (66),
		.IN_PKT_BYTE_CNT_L             (64),
		.IN_PKT_TRANS_COMPRESSED_READ  (58),
		.IN_PKT_BURSTWRAP_H            (69),
		.IN_PKT_BURSTWRAP_L            (67),
		.IN_PKT_BURST_SIZE_H           (72),
		.IN_PKT_BURST_SIZE_L           (70),
		.IN_PKT_RESPONSE_STATUS_H      (96),
		.IN_PKT_RESPONSE_STATUS_L      (95),
		.IN_PKT_TRANS_EXCLUSIVE        (63),
		.IN_PKT_BURST_TYPE_H           (74),
		.IN_PKT_BURST_TYPE_L           (73),
		.IN_PKT_ORI_BURST_SIZE_L       (97),
		.IN_PKT_ORI_BURST_SIZE_H       (99),
		.IN_ST_DATA_W                  (100),
		.OUT_PKT_ADDR_H                (30),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (39),
		.OUT_PKT_BYTE_CNT_L            (37),
		.OUT_PKT_TRANS_COMPRESSED_READ (31),
		.OUT_PKT_BURST_SIZE_H          (45),
		.OUT_PKT_BURST_SIZE_L          (43),
		.OUT_PKT_RESPONSE_STATUS_H     (69),
		.OUT_PKT_RESPONSE_STATUS_L     (68),
		.OUT_PKT_TRANS_EXCLUSIVE       (36),
		.OUT_PKT_BURST_TYPE_H          (47),
		.OUT_PKT_BURST_TYPE_L          (46),
		.OUT_PKT_ORI_BURST_SIZE_L      (70),
		.OUT_PKT_ORI_BURST_SIZE_H      (72),
		.OUT_ST_DATA_W                 (73),
		.ST_CHANNEL_W                  (12),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) cart_memory_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                      //       clk.clk
		.reset                (cpu_reset_n_reset_bridge_in_reset_reset),            // clk_reset.reset
		.in_valid             (cmd_mux_007_src_valid),                              //      sink.valid
		.in_channel           (cmd_mux_007_src_channel),                            //          .channel
		.in_startofpacket     (cmd_mux_007_src_startofpacket),                      //          .startofpacket
		.in_endofpacket       (cmd_mux_007_src_endofpacket),                        //          .endofpacket
		.in_ready             (cmd_mux_007_src_ready),                              //          .ready
		.in_data              (cmd_mux_007_src_data),                               //          .data
		.out_endofpacket      (cart_memory_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (cart_memory_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (cart_memory_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (cart_memory_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (cart_memory_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (cart_memory_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                              // (terminated)
	);

endmodule
