# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog" --include "../../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../../DMA_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"design_1_wrapper_func_synth.v" \

# Do not sort compile order
nosort
