INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/Documents/GitHub/EC413Lab3/AND_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_T
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/Documents/GitHub/EC413Lab3/FA_str.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_str
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/Documents/GitHub/EC413Lab3/OR_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_T
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/Documents/GitHub/EC413Lab3/fourbit_FA_str.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbit_FA_str
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/Documents/GitHub/EC413Lab3/sixteen_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixteen_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/Documents/GitHub/EC413Lab3/sixtyfour_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixtyfour_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/Documents/GitHub/EC413Lab3/sixtyfour_verification.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixtyfour_verification
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/Documents/GitHub/EC413Lab3/sixtyfour_bit_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixtyfour_bit_adder_tb
