============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           May 01 2022  08:27:04 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin temp_reg[12]/CLK->SI
          Group: clk
     Startpoint: (R) A[0]
          Clock: (R) clk
       Endpoint: (R) temp_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     175            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     175            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=     159                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     144                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_3_line_9_70_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[0]            -       -     R     (arrival)                   8 10.2     0     0      15    (-,-) 
  g448/Y          -       A->Y  F     NAND2xp5_ASAP7_75t_SL       3  2.9    23    11      26    (-,-) 
  g444/Y          -       A->Y  R     NOR2x1_ASAP7_75t_SL         2  1.8    15     8      35    (-,-) 
  g443/Y          -       A->Y  F     INVx1_ASAP7_75t_SL          1  0.9     8     5      39    (-,-) 
  g441/Y          -       A1->Y F     AO221x1_ASAP7_75t_SL        2  1.7    12    17      56    (-,-) 
  g196/Y          -       A1->Y F     OA21x2_ASAP7_75t_SL         2  2.8    10    15      71    (-,-) 
  g51215/Y        -       B->Y  R     AOI21x1_ASAP7_75t_SL        3  2.8    19    11      82    (-,-) 
  g673/Y          -       C->Y  F     AOI211x1_ASAP7_75t_SL       1  1.5    23     8      90    (-,-) 
  g671/Y          -       A2->Y R     OAI21x1_ASAP7_75t_SL        2  1.5    16     9     100    (-,-) 
  g50456__6131/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_SL       1  0.9    14     8     108    (-,-) 
  g50443__5107/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_SL       2  2.1    21    12     120    (-,-) 
  g50431__2883/Y  -       B->Y  R     AND2x4_ASAP7_75t_SL         5  6.3    12    15     135    (-,-) 
  g50426__6161/Y  -       B->Y  F     NOR2x2_ASAP7_75t_SL         3  3.8    13     8     143    (-,-) 
  g50423/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  2.1     9     6     149    (-,-) 
  g50419__1617/Y  -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.5    15     6     155    (-,-) 
  g50417/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.0     7     4     159    (-,-) 
  temp_reg[12]/SI <<<     -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     159    (-,-) 
#-----------------------------------------------------------------------------------------------------

