#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 21 21:32:55 2020
# Process ID: 2140
# Current directory: C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3216 C:\Users\69009\Desktop\3\ve370\project\3\sim\project_1\project_1.xpr
# Log file: C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/vivado.log
# Journal file: C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SJTU/XILINX/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 714.664 ; gain = 105.457
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'main_mem' is not declared under prefix 'UUT' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v:35]
ERROR: [VRFC 10-2991] 'main_mem' is not declared under prefix 'UUT' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2A
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 0, mem is 00000000
Data is 000000ff, hit is 1
Data is 000000ff, hit is 0
Data is 00000080, hit is 0
Data is 000000ff, hit is 0
Data is 000000c4, hit is 0, mem is 000000ff
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 766.148 ; gain = 23.633
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 1, mem is 000000ff
Data is 000000ff, hit is 1
Data is 00000080, hit is 0
Data is 000000ff, hit is 0
Data is 000000c0, hit is 0
Data is 000000ff, hit is 0, mem is 000000ff
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 774.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 1, mem is 000000ff
Data is 000000ff, hit is 1
Data is 00000080, hit is 0
Data is 000000ff, hit is 0
Data is 000000c0, hit is 0
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 000000ff
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 774.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 1, mem is 000000ff
Data is 000000ff, hit is 1, mem is 000000ff, another mem is 00000080
Data is 00000080, hit is 0, mem is 000000ff, another mem is 000000ff
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 000000ff
Data is 000000c0, hit is 0
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 000000ff
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 774.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 1, mem is 00000000
Data is 000000ff, hit is 1, mem is 00000000, another mem is 00000080
Data is 00000080, hit is 0, mem is 00000000, another mem is 00000080
Data is 00000000, hit is 0, mem is 00000000, another mem is 00000080
Data is 000000c0, hit is 0
Data is 00000080, hit is 0, mem is 00000000, another mem is 00000080
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 774.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 1, mem is 00000000
Data is 000000ff, hit is 1, mem is 00000000, another mem is 00000080
Data is 00000080, hit is 0, mem is 00000000, another mem is 00000080
Data is 00000000, hit is 0, mem is 00000000, another mem is 00000080
Data is 000000c0, hit is 0
Data is 00000080, hit is 0, mem is 00000000, another mem is 00000080
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 774.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/Cache_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 1, mem is 000000ff
Data is 000000ff, hit is 1, mem is 000000ff, another mem is 00000080
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 00000080
Data is 000000c0, hit is 0
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 774.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2A
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 0, mem is 00000000
Data is 000000ff, hit is 1, mem is 00000000, another mem is 00000080
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 00000080
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
Data is 000000ff, hit is 0
Data is 000000c0, hit is 0, mem is 000000ff, another mem is 00000080
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 774.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2A
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 0, mem is 00000000
Data is 000000ff, hit is 1, mem is 00000000, another mem is 00000080
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 00000080
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
Data is 000000ff, hit is 0
Data is 000000c0, hit is 0, mem is 000000ff, another mem is 00000080
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 775.656 ; gain = 0.816
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2A
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 0, mem is 00000000
Data is 000000ff, hit is 1, mem is 00000000, another mem is 00000080
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 00000080
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
Data is 000000ff, hit is 0
Data is 000000c0, hit is 0, mem is 000000ff, another mem is 00000080
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 775.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2A
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Address is xxxxxxxxxx
Data is 00000000, hit is 0, mem is 00000000
Address is 0000000000
Data is 000000ff, hit is 1, mem is 00000000, another mem is 00000080
Address is 0000000000
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 00000080
Address is 1000000000
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
Address is 0000000000
Data is 000000ff, hit is 0
Address is 1100000000
Data is 000000c0, hit is 0, mem is 000000ff, another mem is 00000080
Address is 1000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 776.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2A
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Address is xxxxxxxxxx
Data is 00000000, hit is 0, mem is 00000000
Address is 0000000000
Data is 000000ff, hit is 1, mem is 00000000, another mem is 00000080
Address is 0000000000
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 00000080
Address is 1000000000
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
Address is 0000000000
Data is 000000ff, hit is 0
Address is 1100000000
Data is 000000c0, hit is 0, mem is 000000ff, another mem is 00000080
Address is 1000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 778.934 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2A
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
After, mem_write is x
Data is 00000000, hit is 0
Address is 0000000000
Data is 00000000, hit is 0, mem is 00000000
Address is 0000000000
Data is 000000ff, hit is 1, mem is 00000000, another mem is 00000080
Address is 0000000000
Before, mem_write is 1
After, mem_write is 0
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 00000080
Address is 1000000000
After, mem_write is 0
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
Address is 0000000000
After, mem_write is 0
Data is 000000ff, hit is 0
Address is 1100000000
After, mem_write is 0
Data is 000000c0, hit is 0, mem is 000000ff, another mem is 00000080
Address is 1000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 783.508 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2A
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
After, mem_write is 0
Data is 00000000, hit is 0
Address is 1000000000
Data is 00000000, hit is 0, mem is 00000000
Address is 0000000000
Data is 000000ff, hit is 1, mem is 00000000, another mem is 00000080
Address is 0000000000
Before, mem_write is 1
After, mem_write is 0
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 00000080
Address is 1000000000
After, mem_write is 0
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
Address is 0000000000
After, mem_write is 0
Data is 000000ff, hit is 0
Address is 1100000000
After, mem_write is 0
Data is 000000c0, hit is 0, mem is 000000ff, another mem is 00000080
Address is 1000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 788.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2A
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
After, mem_write is 0
Data is 00000000, hit is 0
Data is 00000000, hit is 0, mem is 00000000
Data is 000000ff, hit is 1, mem is 00000000, another mem is 00000080
Before, mem_write is 1
After, mem_write is 0
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 00000080
After, mem_write is 0
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
After, mem_write is 0
Data is 000000ff, hit is 0
After, mem_write is 0
Data is 000000c0, hit is 0, mem is 000000ff, another mem is 00000080
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 788.652 ; gain = 0.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2A
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
After, mem_write is 0
Data is 00000000, hit is 0
Data is 00000000, hit is 1, mem is 00000000
Data is 000000ff, hit is 1, mem is 00000000, another mem is 00000080
Before, mem_write is 1
After, mem_write is 0
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 00000080
After, mem_write is 0
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
After, mem_write is 0
Data is 000000ff, hit is 0
After, mem_write is 0
Data is 000000c0, hit is 0, mem is 000000ff, another mem is 00000080
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 794.035 ; gain = 5.203
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2A
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
After, mem_write is 0
Address is 1000000000
Data is 00000003000000020000000100000000
Data is 00000000, hit is 0
Data is 00000000, hit is 0, mem is 00000000
Data is 000000ff, hit is 1, mem is 00000000, another mem is 00000080
Before, mem_write is 1
After, mem_write is 0
Address is 1000000000
Data is 000000830000008200000081000000ff
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 00000080
After, mem_write is 0
Address is 0000000000
Data is 00000083000000820000008100000080
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
After, mem_write is 0
Address is 1100000000
Data is 000000830000008200000081000000ff
Data is 000000ff, hit is 0
After, mem_write is 0
Address is 1000000000
Data is 000000c3000000c2000000c1000000c0
Data is 000000c0, hit is 0, mem is 000000ff, another mem is 00000080
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 799.492 ; gain = 5.262
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2A
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
After, mem_write is 0
Address is 1000000000
Data is 00000083000000820000008100000080
Data is 00000080, hit is 0
Data is 00000080, hit is 0, mem is 00000000
Data is 000000ff, hit is 1, mem is 00000000, another mem is 00000080
Before, mem_write is 1
After, mem_write is 0
Address is 1000000000
Data is 00000083000000820000008100000080
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
After, mem_write is 0
Address is 0000000000
Data is 000000030000000200000001000000ff
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 00000080
After, mem_write is 0
Address is 1100000000
Data is 000000c3000000c2000000c1000000c0
Data is 000000c0, hit is 0
After, mem_write is 0
Address is 1000000000
Data is 00000083000000820000008100000080
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 805.961 ; gain = 0.289
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2A
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000080, hit is 0
Data is 00000080, hit is 0, mem is 00000000
Data is 000000ff, hit is 1, mem is 00000000, another mem is 00000080
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 00000080
Data is 000000c0, hit is 0
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 810.219 ; gain = 1.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2A
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000080, hit is 0
Data is 00000080, hit is 0, mem is 00000000
Data is 000000ff, hit is 1, mem is 00000000, another mem is 00000080
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 00000080
Data is 000000c0, hit is 0
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 815.656 ; gain = 5.207
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2A
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 1, mem is 00000000
Data is 000000ff, hit is 1, mem is 00000000, another mem is 00000080
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
Data is 000000ff, hit is 0, mem is 000000ff, another mem is 00000080
Data is 000000c0, hit is 0
Data is 00000080, hit is 0, mem is 000000ff, another mem is 00000080
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 819.992 ; gain = 4.293
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2B
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 0, mem is 00000000
Data is 00000000, hit is 0, mem is 00000000, another mem is 00000080
Data is 00000000, hit is 0, mem is 00000000, another mem is 00000080
Data is 00000080, hit is 0, mem is 00000000, another mem is 00000080
Data is 00000000, hit is 0
Data is 000000c0, hit is 0, mem is 00000000, another mem is 00000080
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 821.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2B
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 0, mem is 00000000
Data is 00000000, hit is 0, mem is 00000000, another mem is 00000080
Data is 00000080, hit is 0, mem is 00000000, another mem is 00000080
Data is 00000000, hit is 0, mem is 00000000, another mem is 00000080
Data is 000000c0, hit is 0
Data is 00000080, hit is 0, mem is 00000000, another mem is 00000080
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 829.824 ; gain = 7.203
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1a' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1a_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/2b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-311] analyzing module Cache_2B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MainMemory' [C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sources_1/new/main_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.srcs/sim_1/new/tb_1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1a
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SJTU/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f2ab1acfd3a461fa50cf646d3f3ee1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_1a_behav xil_defaultlib.tb_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Cache_2B
Compiling module xil_defaultlib.tb_1a
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1a_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/69009/Desktop/3/ve370/project/3/sim/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1a_behav -key {Behavioral:sim_1:Functional:tb_1a} -tclbatch {tb_1a.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_1a.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Data is 00000000, hit is 0
Data is 00000000, hit is 0, mem is 00000000
Data is 00000000, hit is 0, mem is 00000000, another mem is 00000080
Data is 00000080, hit is 0, mem is 00000000, another mem is 00000080
Data is 00000000, hit is 0, mem is 00000000, another mem is 00000080
Data is 000000c0, hit is 0
Data is 00000080, hit is 0, mem is 00000000, another mem is 00000080
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1a_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 835.355 ; gain = 2.699
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 21 23:26:24 2020...
