/*
 * Copyright (c) 2023-2023 XRing Technologies Co., Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef __DT_BINDINGS_CLOCK_XR_O1_H__
#define __DT_BINDINGS_CLOCK_XR_O1_H__

#define XR_CLKIN_REF	0
#define XR_CLKIN_SYS	1
#define XR_CLK_LP32KPLL	2
#define XR_CLK_LPPLL	3
#define XR_CLK_GPLL	4
#define XR_CLK_SYS_PERI	5
#define XR_CLK_REF_PERI	6
#define XR_CLK_LPPLL_PERI	7
#define XR_CLK_PPLL0	8
#define XR_CLK_PPLL1	9
#define XR_CLK_PPLL2	10
#define XR_CLK_PPLL3	11
#define XR_CLK_SYS_HSS1	12
#define XR_CLK_REF_HSS1	13
#define XR_CLK_SYS_DIV2	14
#define XR_CLK_PLL_LOGIC	15
#define XR_CLK_HSS1	16
#define XR_CLK_DPU_PLL	17
#define XR_CLK_DP_PLL	18
#define XR_CLK_SYS_HSS2	21
#define XR_CLKIN_REF_HSS2	22
#define XR_CLK_PCIE_PLL	23
#define XR_CLK_HSS2	24
#define XR_CLK_SYS_MEDIA1	25
#define XR_CLKIN_REF_MEDIA1	26
#define XR_CLKIN_REF_MEDIA2	27
#define XR_CLK_SYS_MEDIA2	28
#define XR_CLK_HSS2_BUS_CFG_DIV	29
#define XR_CLK_HSS2_BUS_CFG_INI	30
#define XR_CLK_HSS2_BUS_DATA_SC_GT	31
#define XR_CLK_HSS2_BUS_DATA_DIV	32
#define XR_CLK_HSS2_BUS_DATA_INI	33
#define XR_CLK_HSS2_BUS_DATA	34
#define XR_CLK_CFGBUS_HSS2	35
#define XR_PCLK_PCIE0_APB	36
#define XR_PCLK_PCIE1_APB	37
#define XR_PCLK_EMMC	38
#define XR_PCLK_HSS2_TCU_SLV	39
#define XR_ACLK_PCIE0_AXI_SLV	40
#define XR_ACLK_PCIE1_AXI_SLV	41
#define XR_ACLK_HSS2_TCU	42
#define XR_ACLK_HSS2_TBU0	43
#define XR_ACLK_HSS2_TBU1	44
#define XR_ACLK_PCIE0_AXI_MST	45
#define XR_ACLK_PCIE1_AXI_MST	46
#define XR_ACLK_PERFMON_PCIE0	47
#define XR_ACLK_PERFMON_PCIE1	48
#define XR_ACLK_PERFMON_TCU	49
#define XR_HCLK_EMMC_SC_GT	50
#define XR_HCLK_EMMC_DIV	51
#define XR_HCLK_EMMC_INI	52
#define XR_HCLK_EMMC	53
#define XR_HCLK_EMMC_SLV	54
#define XR_CLK_EMMC_CCLK_BASE_SC_GT	55
#define XR_CLK_EMMC_CCLK_BASE_DIV	56
#define XR_CLK_EMMC_CCLK_BASE_INI	57
#define XR_CLK_EMMC_TMCLK_INI	58
#define XR_CLK_HSS2_BUS_REF	59
#define XR_CLK_PCIE0_AUX_INI	60
#define XR_CLK_PCIE0_AUX	61
#define XR_CLK_PCIE1_AUX	62
#define XR_CLK_REF	63
#define XR_CLK_PCIE_PLL_LOGIC	64
#define XR_PCLK_PERFMON_PCIE0	65
#define XR_PCLK_PERFMON_PCIE1	66
#define XR_PCLK_PERFMON_TCU	67
#define XR_CLK_PCIE0_TPC	68
#define XR_CLK_PCIE1_TPC	69
#define XR_CLK_TCU_TPC	70
#define XR_CLK_HSS1_BUS_DATA_SC_GT	71
#define XR_CLK_HSS1_BUS_DATA_DIV	72
#define XR_CLK_HSS1_BUS_DATA_INI	73
#define XR_CLK_HSS1_BUS_DATA	74
#define XR_CLK_HSS1_BUS_CFG_DIV	75
#define XR_CLK_HSS1_BUS_CFG_INI	76
#define XR_CLK_HSS1_BUS_CFG	77
#define XR_CLK_BUS_REF_HSS1	78
#define XR_CLK_UFS_CORE_SC_GT	79
#define XR_CLK_UFS_CORE_DIV	80
#define XR_CLK_UFS_CORE_INI	81
#define XR_CLK_UFS_CORE	82
#define XR_PCLK_UFS_APB	83
#define XR_CLK_UFS_MPHY_CFG_SC_GT	84
#define XR_CLK_UFS_MPHY_CFG_DIV	85
#define XR_CLK_UFS_MPHY_CFG	86
#define XR_PCLK_UFS_PERF_STAT	87
#define XR_ACLK_UFS_PERF_STAT	88
#define XR_PCLK_EUSB_ABRG_SLV	89
#define XR_ACLK_UFSCTRL_TPC	90
#define XR_PCLK_HSS1_SCTRL	91
#define XR_PCLK_USB_COMBOPHY_APB0	92
#define XR_PCLK_USB_COMBOPHY_APB1	93
#define XR_PCLK_USB_COMBOPHY_TCA	94
#define XR_PCLK_DPTX_TRNG_APB_SC_GT	95
#define XR_PCLK_DPTX_TRNG_APB_DIV	96
#define XR_PCLK_USB_EUSB_APB	97
#define XR_PCLK_USB_SUBSYS_SCTRL_APB	98
#define XR_CLK_USB_BUS_EARLY_SC_GT	99
#define XR_CLK_USB_BUS_EARLY_DIV	100
#define XR_CLK_USB_BUS_EARLY_INI	101
#define XR_CLK_USB_BUS_EARLY	102
#define XR_CLK_USB_COMBOPHY_FW	103
#define XR_CLK_USB_COMPHY_SUSPEND	104
#define XR_CLK_USB_CONTROLLER_SUSPEND	105
#define XR_CLK_USB_REF_ALT	106
#define XR_CLK_USB_EUSB_REF	107
#define XR_CLK_USB_CONTROLLER_REF_INI	108
#define XR_CLK_USB_CONTROLLER_REF	109
#define XR_ACLK_USBCTRL_TPC	110
#define XR_PCLK_DPTX_CONTROLLER_APB0	111
#define XR_PCLK_DPTX_EXT_SDP_APB1	112
#define XR_PCLK_DPTX_MESSAGEBUS	113
#define XR_CLK_DPTX_AUX16MHZ_SC_GT	114
#define XR_CLK_DPTX_AUX16MHZ_DIV1	115
#define XR_CLK_DPTX_AUX16MHZ_DIV	116
#define XR_CLK_DPTX_AUX16MHZ_INI	117
#define XR_CLK_DPTX_AUX16MHZ	118
#define XR_CLK_DPTX_ESM_AUX16MHZ	119
#define XR_ACLK_UFSCTRL_ABRG_SLV	137
#define XR_ACLK_UFSESI_ABRG_SLV	138
#define XR_CLK_SYS_DSI	139
#define XR_PCLK_HSS1_DEBUG	140
#define XR_CLK_GPLL_PERI	141
#define XR_PCLK_MEDIA1_CFG_SC_GT	142
#define XR_CLK_GPLL_UP	143
#define XR_CLK_GPLL_MEDIA1	144
#define XR_CLK_GPLL_MEDIA2	145
#define XR_CLK_CFGBUS_SW	146
#define XR_CLK_CFGBUS_INI	147
#define XR_CLK_CFGBUS_UP	148
#define XR_CLK_DEBUG_APB_CORE	149
#define XR_CLK_PERICFG_BUS_INI	150
#define XR_PCLK_MEDIA2_CFG_SC_GT	151
#define XR_CLK_OCM_LPPLL_DIV_SC_GT	152
#define XR_CLK_OCM_LPPLL_DIV	153
#define XR_CLK_OCM_GPLL_DIV_SC_GT	154
#define XR_CLK_OCM_GPLL_DIV	155
#define XR_CLK_OCM_SW	156
#define XR_CLK_OCM_INI	157
#define XR_CLK_OCM	158
#define XR_PCLK_PERI_TIMER_NS	159
#define XR_CLK_TIMER_H_SC_GT	160
#define XR_CLK_TIMER_H_DIV	161
#define XR_CLK_TIMER_H_INI	162
#define XR_CLK_PERI_TIMER0_MUX	163
#define XR_CLK_PERI_TIMER0	164
#define XR_CLK_PERI_TIMER1_MUX	165
#define XR_CLK_PERI_TIMER1	166
#define XR_CLK_PERI_TIMER2_MUX	167
#define XR_CLK_PERI_TIMER2	168
#define XR_CLK_PERI_TIMER3_MUX	169
#define XR_CLK_PERI_TIMER3	170
#define XR_PCLK_PERI_WDT0	171
#define XR_PCLK_PERI_WDT1	172
#define XR_CLK_PERI_WDT0	173
#define XR_CLK_PERI_WDT1	174
#define XR_PCLK_SPI4	175
#define XR_PCLK_SPI5	176
#define XR_PCLK_SPI6	177
#define XR_CLK_IP_SW	178
#define XR_CLK_SPI4_SC_GT	179
#define XR_CLK_SPI4_DIV	180
#define XR_CLK_SPI4_INI	181
#define XR_CLK_SPI4	182
#define XR_CLK_SPI5_SC_GT	183
#define XR_CLK_SPI5_DIV	184
#define XR_CLK_SPI5_INI	185
#define XR_CLK_SPI5	186
#define XR_CLK_SPI6_SC_GT	187
#define XR_CLK_SPI6_DIV	188
#define XR_CLK_SPI6_INI	189
#define XR_CLK_SPI6	190
#define XR_PCLK_I2C0	191
#define XR_PCLK_I2C1	192
#define XR_PCLK_I2C2	193
#define XR_PCLK_I2C3	194
#define XR_PCLK_I2C4	195
#define XR_PCLK_I2C5	196
#define XR_PCLK_I2C6	197
#define XR_PCLK_I2C9	198
#define XR_PCLK_I2C10	199
#define XR_PCLK_I2C11	200
#define XR_PCLK_I2C12	201
#define XR_PCLK_I2C13	202
#define XR_PCLK_I2C20	203
#define XR_CLK_I2C_SC_GT	204
#define XR_CLK_I2C_DIV	205
#define XR_CLK_I2C_INI	206
#define XR_CLK_I2C0	207
#define XR_CLK_I2C1	208
#define XR_CLK_I2C2	209
#define XR_CLK_I2C3	210
#define XR_CLK_I2C4	211
#define XR_CLK_I2C5	212
#define XR_CLK_I2C6	213
#define XR_CLK_I2C9	214
#define XR_CLK_I2C10	215
#define XR_CLK_I2C11	216
#define XR_CLK_I2C12	217
#define XR_CLK_I2C13	218
#define XR_CLK_I2C20	219
#define XR_PCLK_I3C0	220
#define XR_CLK_I3C_SC_GT	221
#define XR_CLK_I3C_DIV	222
#define XR_CLK_I3C_INI	223
#define XR_CLK_I3C0	224
#define XR_PCLK_PERI_TZPC	225
#define XR_PCLK_PERI_SPINLOCK	226
#define XR_PCLK_PERI_IPC1	227
#define XR_PCLK_PERI_IPC2	228
#define XR_CLK_BUS_REF	229
#define XR_PCLK_UART3_ABRG	230
#define XR_PCLK_UART6_ABRG	231
#define XR_CLK_UART_SC_GT	232
#define XR_CLK_UART_DIV	233
#define XR_CLK_UART_INI	234
#define XR_CLK_UART3	235
#define XR_CLK_UART6	236
#define XR_PCLK_PWM0_ABRG	237
#define XR_PCLK_PWM1_ABRG	238
#define XR_CLK_PWM_SC_GT	239
#define XR_CLK_PWM_DIV	240
#define XR_CLK_PWM_INI	241
#define XR_CLK_PWM0	242
#define XR_CLK_PWM1	243
#define XR_CLK_DMA_BUS_DATA_INI	244
#define XR_PCLK_DMA_BUS_INI	245
#define XR_PCLK_DMA_CFG_ABRG_MST	246
#define XR_CLK_DMA_S	247
#define XR_CLK_DMA_NS	248
#define XR_PCLK_DMA_S	249
#define XR_PCLK_DMA_NS	250
#define XR_CLK_PERFMON	251
#define XR_PCLK_PERFMON	252
#define XR_PCLK_PERFMON_PERI	253
#define XR_PCLK_PERFSTAT	254
#define XR_CLK_CSI_SYS_GPLL	255
#define XR_CLK_CSI_SYS_SW	256
#define XR_CLK_CSI_SYS_SC_GT	257
#define XR_CLK_CSI_SYS_DIV	258
#define XR_CLK_CSI_SYS_INI	259
#define XR_CLK_CSI_SYS	260
#define XR_CLK_DSI_SYS_SW	261
#define XR_CLK_DSI_SYS_SC_GT	262
#define XR_CLK_DSI_SYS_DIV	263
#define XR_CLK_DSI_SYS	264
#define XR_CLK_PPLL0_MEDIA1	265
#define XR_CLK_PPLL1_MEDIA1	266
#define XR_CLK_PPLL2_MEDIA1	267
#define XR_CLK_PPLL3_MEDIA1	268
#define XR_CLK_PPLL0_MEDIA2	269
#define XR_CLK_PPLL1_MEDIA2	270
#define XR_CLK_PPLL2_MEDIA2	271
#define XR_CLK_PPLL3_MEDIA2	272
#define XR_CLK_PCIE_AUX_SC_GT	273
#define XR_CLK_PCIE_AUX_DIV	274
#define XR_CLK_PCIE_AUX	275
#define XR_CLK_DPU_CORE0	276
#define XR_CLK_DPU_CORE1	277
#define XR_CLK_DPU_CORE2	278
#define XR_CLK_DPU_DSC0_DIV	279
#define XR_CLK_DPU_DSC0_MUX	280
#define XR_CLK_DPU_DSC0	281
#define XR_CLK_DPU_DSC1_DIV	282
#define XR_CLK_DPU_DSC1_MUX	283
#define XR_CLK_DPU_DSC1	284
#define XR_CLK_DPU_CORE3	285
#define XR_CLK_DPU_FAKE	286
#define XR_CLK_DPU_VEU	287
#define XR_AUTOCLK_DPU_AXI0	288
#define XR_AUTOCLK_DPU_AXI1	289
#define XR_AUTOCLK_DPU_AXI2	290
#define XR_AUTOCLK_DPU_AXI3	291
#define XR_CLK_DPU_VEU_AXI	292
#define XR_CLK_DISP_BUS_DATA	293
#define XR_CLK_DPU_AXI0_PERF	294
#define XR_CLK_DPU_AXI1_PERF	295
#define XR_CLK_DPU_AXI2_PERF	296
#define XR_CLK_DPU_AXI3_PERF	297
#define XR_CLK_DPU_VEU_AXI_PERF	298
#define XR_PCLK_DPU_CFG	299
#define XR_PCLK_IP_VEU	300
#define XR_CLK_DISP_BUS_CFG	301
#define XR_PCLK_DSI_CFG	302
#define XR_PCLK_DPU_PERF0	306
#define XR_PCLK_DPU_PERF1	307
#define XR_PCLK_DPU_PERF2	308
#define XR_PCLK_DPU_PERF3	309
#define XR_PCLK_VEU_PERF	310
#define XR_CLK_DPU_CORE_SW	311
#define XR_CLK_DPU_CORE_SC_GT	312
#define XR_CLK_DPU_CORE_DIV	313
#define XR_CLK_DPU_CORE_INI	314
#define XR_CLK_DPU_VEU_SW	315
#define XR_CLK_DPU_VEU_SC_GT	316
#define XR_CLK_DPU_VEU_DIV	317
#define XR_CLK_DPU_VEU_SUB	318
#define XR_CLK_VDEC_CORE_SW	319
#define XR_CLK_VDEC_CORE_SC_GT	320
#define XR_CLK_VDEC_CORE_DIV	321
#define XR_CLK_VDEC_CORE_INI	322
#define XR_CLK_VDEC_CORE	323
#define XR_ACLK_MEDIA1_BUS_SW	324
#define XR_ACLK_MEDIA1_BUS_SC_GT	325
#define XR_ACLK_MEDIA1_BUS_DIV	326
#define XR_ACLK_MEDIA1_BUS_INI	327
#define XR_ACLK_MEDIA1_BUS	328
#define XR_ACLK_MEDIA1_TCU	329
#define XR_ACLK_MEDIA1_BIST_SW	330
#define XR_ACLK_MEDIA1_PERF	331
#define XR_ACLK_VDEC_AXI	332
#define XR_ACLK_VDEC_CORE_AXI	333
#define XR_ACLK_VDEC_PERF	334
#define XR_ACLK_DPU_SUB	335
#define XR_PCLK_MEDIA1_CFG_SW	336
#define XR_PCLK_MEDIA1_CFG_DIV	337
#define XR_PCLK_MEDIA1_CFG_INI	338
#define XR_PCLK_MEDIA1_TCU	339
#define XR_PCLK_MEDIA1_BIST	340
#define XR_PCLK_VDEC_CFG	341
#define XR_PCLK_VDEC_CORE_CFG	342
#define XR_PCLK_DPU_SUB	343
#define XR_CLK_MEDIA1_BUS_REF	344
#define XR_CLK_DISP_BUS_REF	345
#define XR_CLK_VDEC_BUS_REF	346
#define XR_CLK_MEDIA1_HPM_SC_GT	347
#define XR_CLK_MEDIA1_HPM_DIV	348
#define XR_CLK_MEDIA1_HPM_INI	349
#define XR_CLK_MEDIA1_HPM	350
#define XR_CLK_MEDIA1_GPC_SC_GT	351
#define XR_CLK_MEDIA1_GPC_DIV	352
#define XR_CLK_MEDIA1_GPC_INI	353
#define XR_CLK_MEDIA1_GPC0	354
#define XR_CLK_MEDIA1_GPC1	355
#define XR_CLK_MEDIA1_GPC2	356
#define XR_CLK_MEDIA1_GPC3	357
#define XR_PCLK_MEDIA1_PERF	358
#define XR_PCLK_VDEC_PERF	359
#define XR_CLK_VENC_CORE	360
#define XR_ACLK_VENC_AXI	361
#define XR_ACLK_VENC_PERF	362
#define XR_PCLK_VENC_CFG	363
#define XR_PCLK_VENC_PERF	364
#define XR_ACLK_ISP_MCU	365
#define XR_ACLK_ISP_BUS	366
#define XR_ACLK_ISP_SUBSYS_DEBUG	367
#define XR_PCLK_ISP_CFG	368
#define XR_PCLK_ISP2CSI_CFG	369
#define XR_PCLK_ISP_PERF_BE	370
#define XR_PCLK_ISP_PERF_PE	371
#define XR_PCLK_ISP_PERF_CVE	372
#define XR_PCLK_ISP_PERF_RTBU	373
#define XR_PCLK_ISP_PERF_NTBU0	374
#define XR_PCLK_ISP_PERF_NTBU1	375
#define XR_PCLK_ISP_PERF_CMD	376
#define XR_PCLK_ISP_PERF_MCU	377
#define XR_ACLK_ISP_PERF_BE	378
#define XR_ACLK_ISP_PERF_PE	379
#define XR_ACLK_ISP_PERF_CVE	380
#define XR_ACLK_ISP_PERF_RTBU	381
#define XR_ACLK_ISP_PERF_NTBU0	382
#define XR_ACLK_ISP_PERF_NTBU1	383
#define XR_ACLK_ISP_PERF_CMD	384
#define XR_ACLK_ISP_PERF_MCU	385
#define XR_CLK_ISP_MCU_SUB	386
#define XR_CLK_ISP_MCU_INI	387
#define XR_CLK_ISP_MCU	388
#define XR_CLK_ISP_MCU_DBG_DIV	389
#define XR_CLK_ISP_MCU_DBG_INI	390
#define XR_PCLK_MM2_ISP_MCU_DEBUG	391
#define XR_CLK_MM2_ISP_MCU_DEBUG_ATB	392
#define XR_CLK_ISP_R82_PERI	393
#define XR_CLK_ISP_GENERIC_TIMER_DIV	394
#define XR_CLK_ISP_GENERIC_TIMER_INI	395
#define XR_CLK_ISP_GENERIC_TIMER	396
#define XR_CLK_ISP_MCU_BUS_DIV	397
#define XR_CLK_ISP_MCU_BUS_INI	398
#define XR_CLK_ISP_MCU_BUS	399
#define XR_CLK_ISP_MCU_APB_DIV	400
#define XR_CLK_ISP_MCU_APB_INI	401
#define XR_CLK_ISP_MCU_APB	402
#define XR_CLK_ISP_MCU_DMA	403
#define XR_PCLK_ISP_UART	404
#define XR_PCLK_ISP_I2C	405
#define XR_PCLK_ISP_I3C	406
#define XR_PCLK_ISP_TIMER	407
#define XR_PCLK_ISP_WTD	408
#define XR_CLK_ISP_FUNC1_SW	409
#define XR_CLK_ISP_FUNC1_SC_GT	410
#define XR_CLK_ISP_FUNC1_DIV	411
#define XR_CLK_ISPFUNC_FAKE	412
#define XR_CLK_ISP_FUNC1_INI	413
#define XR_CLK_ISP_FUNC2_SW	414
#define XR_CLK_ISP_FUNC2_SC_GT	415
#define XR_CLK_ISP_FUNC2_DIV	416
#define XR_CLK_ISP_FUNC2_INI	417
#define XR_CLK_ISP_FUNC3_SW	418
#define XR_CLK_ISP_FUNC3_SC_GT	419
#define XR_CLK_ISP_FUNC3_DIV	420
#define XR_CLK_ISP_FUNC3_INI	421
#define XR_CLK_ISP_MCU_FUNC_SW	422
#define XR_CLK_ISP_MCU_FUNC_SC_GT	423
#define XR_CLK_ISP_MCU_FUNC_DIV	424
#define XR_CLK_ISP_MCU_FUNC_INI	425
#define XR_PCLK_MM2_SUBSYS_DEBUG_ATB_DIV	426
#define XR_PCLK_MM2_SUBSYS_DEBUG_ATB_INI	427
#define XR_PCLK_MM2_SUBSYS_DEBUG_ATB	428
#define XR_CLK_MEDIA2_NOC_DATA_SW	429
#define XR_CLK_MEDIA2_NOC_DATA_SC_GT	430
#define XR_CLK_MEDIA2_NOC_DATA_DIV	431
#define XR_CLK_MEDIA2_NOC_DATA_INI	432
#define XR_CLK_MEDIA2_NOC_DATA	433
#define XR_CLK_VENC_CORE_SW	434
#define XR_CLK_VENC_CORE_SC_GT	435
#define XR_CLK_VENC_CORE_DIV	436
#define XR_CLK_VENC_CORE_INI	437
#define XR_ACLK_MEDIA2_BUS_SW	438
#define XR_ACLK_MEDIA2_BUS_SC_GT	439
#define XR_ACLK_MEDIA2_BUS_DIV	440
#define XR_ACLK_MEDIA2_BUS_INI	441
#define XR_ACLK_MEDIA2_BUS	442
#define XR_ACLK_MEDIA2_TCU	443
#define XR_ACLK_MEDIA2_BIST_HW	444
#define XR_ACLK_MEDIA2_PERF	445
#define XR_ACLK_VENC_SUB	446
#define XR_ACLK_ISP_SUB	447
#define XR_PCLK_MEDIA2_CFG_SW	448
#define XR_PCLK_MEDIA2_CFG_DIV	449
#define XR_PCLK_MEDIA2_CFG_INI	450
#define XR_PCLK_MEDIA2_TPC	451
#define XR_PCLK_MM2_SUBSYS_DEBUG_APB	452
#define XR_PCLK_MEDIA2_BIST	453
#define XR_PCLK_MEDIA2_TCU	454
#define XR_PCLK_VENC_SUB	455
#define XR_PCLK_ISP_SUB	456
#define XR_CLK_ISP_I2C_SW	457
#define XR_CLK_ISP_I2C_SC_GT	458
#define XR_CLK_ISP_I2C_DIV	459
#define XR_CLK_ISP_I2C_INI	460
#define XR_CLK_ISP_I2C	461
#define XR_CLK_ISP_I3C_SW	462
#define XR_CLK_ISP_I3C_SC_GT	463
#define XR_CLK_ISP_I3C_DIV	464
#define XR_CLK_ISP_I3C_INI	465
#define XR_CLK_ISP_I3C	466
#define XR_CLK_MEDIA2_HPM_DIV	467
#define XR_CLK_MEDIA2_HPM_INI	468
#define XR_CLK_MEDIA2_HPM	469
#define XR_CLK_ISP_REF_DIV	470
#define XR_CLK_ISP_REF_INI	471
#define XR_CLK_ISP_REF	472
#define XR_CLK_ISP_TIMER_SW	473
#define XR_CLK_ISP_TIMER	474
#define XR_CLK_ISP_WTD	475
#define XR_PCLK_MEDIA2_PERF	476
#define XR_PCLK_MM2_SUBSYS_R82_DEBUG_APB	477
#define XR_PCLK_MM2_SUBCHIP_DEBUG_ATB	478
#define XR_CLK_32K_O2	479
#define XR_CLK_32K_O3	480
#define XR_CLK_38M4_O2	481
#define XR_CLK_38M4_O3	482
#define XR_CLK_38M4_O4	483
#define XR_CLK_SYS_LPIS	484
#define XR_CLK_SYS_DIV_SC_GT	485
#define XR_CLK_SYS_DIV	486
#define XR_CLK_GPLL_LPIS	487
#define XR_CLK_LPLL_LPIS	488
#define XR_CLK_CAM_MUX	489
#define XR_CLK_CAM_DIV_SC_GT	490
#define XR_CLK_CAM_DIV_PRE	491
#define XR_CLK_CAM_DIV	492
#define XR_CLK_CAM0_MUX	493
#define XR_CLK_CAM0	494
#define XR_CLK_CAM1_MUX	495
#define XR_CLK_CAM1	496
#define XR_CLK_CAM2_MUX	497
#define XR_CLK_CAM2	498
#define XR_CLK_CAM3_MUX	499
#define XR_CLK_CAM3	500
#define XR_CLK_CAM4_MUX	501
#define XR_CLK_CAM4	502
#define XR_CLK_CAM5_MUX	503
#define XR_CLK_CAM5	504

#define XR_CLK_OCM_DVFS	505
#define XR_CLK_DPUCORE0_DVFS	506
#define XR_CLK_DPUVEU_DVFS	507
#define XR_CLK_VDEC_DVFS	508
#define XR_CLK_VENC_DVFS	509
#define XR_CLK_ISPFUNC1_DVFS	510
#define XR_CLK_ISPFUNC2_DVFS	511
#define XR_CLK_ISPFUNC3_DVFS	512

#define XR_CLK_DPU_CORE_DW	513
#define XR_CLK_DPU_VEU_DW	514
#define XR_ACLK_MEDIA1_BUS_DW	515
#define XR_PCLK_MEDIA1_CFG_DW	516
#define XR_CLK_ISP_FUNC1_DW	517
#define XR_CLK_ISP_FUNC2_DW	518
#define XR_CLK_ISP_FUNC3_DW	519
#define XR_CLK_VENC_CORE_DW	520
#define XR_CLK_MEDIA2_NOC_DATA_DW	521
#define XR_ACLK_MEDIA2_BUS_DW	522
#define XR_PCLK_MEDIA2_CFG_DW	523

#define XR_PCLK_ONEWIRE0	524
#define XR_PCLK_ONEWIRE1	525
#define XR_PCLK_ONEWIRE2	526
#define XR_CLK_ONEWIRE0	527
#define XR_CLK_ONEWIRE1	528
#define XR_CLK_ONEWIRE2	529
#define XR_PCLK_LPIS_BUS_INI 530
#define XR_PCLK_LPIS_SPI_DMAC	531
#define XR_CLK_SPI_DMAC	532
#define XR_CLK_SPI_DMAC_DIV	533

#define XR_CLK_PPLL0_FAKE 534
#define XR_CLK_PPLL1_FAKE 535
#define XR_CLK_PPLL2_FAKE 536
#define XR_CLK_PPLL3_FAKE 537

#define XR_CLK_38M4_O5	538
#define XR_CLK_PCIE0_FW_SC_GT	539
#define XR_CLK_PCIE0_FW_DIV	540
#define XR_CLK_PCIE0_FW_INI	541
#define XR_CLK_PCIE0_FW	542
#define XR_CLK_PCIE1_FW	543
#define XR_CLK_CODEC_MUX	544
#define XR_CLK_CODEC_SC_GT	545
#define XR_CLK_CODEC_DIV	546
#define XR_CLK_CODEC	547
#define XR_CLK_GPLL_LMS	548

#define XR_CLK_PPLL2_DPU	549
#define XR_CLK_PPLL2_DPU_MEDIA1	550

#define XR_CLK_END	551

#endif /* __DT_BINDINGS_CLOCK_XR_O1_H__ */
