#![no_std]
#![allow(non_camel_case_types, non_snake_case, non_upper_case_globals)]
#[repr(i32)]
pub enum IRQn_Type {
    Reset_IRQn = -15,
    NonMaskableInt_IRQn = -14,
    HardFault_IRQn = -13,
    MemoryManagement_IRQn = -12,
    BusFault_IRQn = -11,
    UsageFault_IRQn = -10,
    SecureFault_IRQn = -9,
    SVCall_IRQn = -5,
    DebugMonitor_IRQn = -4,
    PendSV_IRQn = -2,
    SysTick_IRQn = -1,
    WWDG_IRQn = 0,
    PVD_PVM_IRQn = 1,
    RTC_IRQn = 2,
    RTC_S_IRQn = 3,
    TAMP_IRQn = 4,
    TAMP_S_IRQn = 5,
    FLASH_IRQn = 6,
    FLASH_S_IRQn = 7,
    GTZC_IRQn = 8,
    RCC_IRQn = 9,
    RCC_S_IRQn = 10,
    EXTI0_IRQn = 11,
    EXTI1_IRQn = 12,
    EXTI2_IRQn = 13,
    EXTI3_IRQn = 14,
    EXTI4_IRQn = 15,
    EXTI5_IRQn = 16,
    EXTI6_IRQn = 17,
    EXTI7_IRQn = 18,
    EXTI8_IRQn = 19,
    EXTI9_IRQn = 20,
    EXTI10_IRQn = 21,
    EXTI11_IRQn = 22,
    EXTI12_IRQn = 23,
    EXTI13_IRQn = 24,
    EXTI14_IRQn = 25,
    EXTI15_IRQn = 26,
    DMAMUX1_IRQn = 27,
    DMAMUX1_S_IRQn = 28,
    DMA1_Channel1_IRQn = 29,
    DMA1_Channel2_IRQn = 30,
    DMA1_Channel3_IRQn = 31,
    DMA1_Channel4_IRQn = 32,
    DMA1_Channel5_IRQn = 33,
    DMA1_Channel6_IRQn = 34,
    DMA1_Channel7_IRQn = 35,
    DMA1_Channel8_IRQn = 36,
    ADC1_2_IRQn = 37,
    DAC_IRQn = 38,
    FDCAN1_IT0_IRQn = 39,
    FDCAN1_IT1_IRQn = 40,
    TIM1_BRK_IRQn = 41,
    TIM1_UP_IRQn = 42,
    TIM1_TRG_COM_IRQn = 43,
    TIM1_CC_IRQn = 44,
    TIM2_IRQn = 45,
    TIM3_IRQn = 46,
    TIM4_IRQn = 47,
    TIM5_IRQn = 48,
    TIM6_IRQn = 49,
    TIM7_IRQn = 50,
    TIM8_BRK_IRQn = 51,
    TIM8_UP_IRQn = 52,
    TIM8_TRG_COM_IRQn = 53,
    TIM8_CC_IRQn = 54,
    I2C1_EV_IRQn = 55,
    I2C1_ER_IRQn = 56,
    I2C2_EV_IRQn = 57,
    I2C2_ER_IRQn = 58,
    SPI1_IRQn = 59,
    SPI2_IRQn = 60,
    USART1_IRQn = 61,
    USART2_IRQn = 62,
    USART3_IRQn = 63,
    UART4_IRQn = 64,
    UART5_IRQn = 65,
    LPUART1_IRQn = 66,
    LPTIM1_IRQn = 67,
    LPTIM2_IRQn = 68,
    TIM15_IRQn = 69,
    TIM16_IRQn = 70,
    TIM17_IRQn = 71,
    COMP_IRQn = 72,
    USB_FS_IRQn = 73,
    CRS_IRQn = 74,
    FMC_IRQn = 75,
    OCTOSPI1_IRQn = 76,
    SDMMC1_IRQn = 78,
    DMA2_Channel1_IRQn = 80,
    DMA2_Channel2_IRQn = 81,
    DMA2_Channel3_IRQn = 82,
    DMA2_Channel4_IRQn = 83,
    DMA2_Channel5_IRQn = 84,
    DMA2_Channel6_IRQn = 85,
    DMA2_Channel7_IRQn = 86,
    DMA2_Channel8_IRQn = 87,
    I2C3_EV_IRQn = 88,
    I2C3_ER_IRQn = 89,
    SAI1_IRQn = 90,
    SAI2_IRQn = 91,
    TSC_IRQn = 92,
    AES_IRQn = 93,
    RNG_IRQn = 94,
    FPU_IRQn = 95,
    HASH_IRQn = 96,
    PKA_IRQn = 97,
    LPTIM3_IRQn = 98,
    SPI3_IRQn = 99,
    I2C4_ER_IRQn = 100,
    I2C4_EV_IRQn = 101,
    DFSDM1_FLT0_IRQn = 102,
    DFSDM1_FLT1_IRQn = 103,
    DFSDM1_FLT2_IRQn = 104,
    DFSDM1_FLT3_IRQn = 105,
    UCPD1_IRQn = 106,
    ICACHE_IRQn = 107,
    OTFDEC1_IRQn = 108,
}
#[repr(C)]
pub struct ADC_TypeDef {
    pub ISR: u32,
    pub IER: u32,
    pub CR: u32,
    pub CFGR: u32,
    pub CFGR2: u32,
    pub SMPR1: u32,
    pub SMPR2: u32,
    pub RESERVED1: u32,
    pub TR1: u32,
    pub TR2: u32,
    pub TR3: u32,
    pub RESERVED2: u32,
    pub SQR1: u32,
    pub SQR2: u32,
    pub SQR3: u32,
    pub SQR4: u32,
    pub DR: u32,
    pub RESERVED3: u32,
    pub RESERVED4: u32,
    pub JSQR: u32,
    pub RESERVED5: [u32; 4],
    pub OFR1: u32,
    pub OFR2: u32,
    pub OFR3: u32,
    pub OFR4: u32,
    pub RESERVED6: [u32; 4],
    pub JDR1: u32,
    pub JDR2: u32,
    pub JDR3: u32,
    pub JDR4: u32,
    pub RESERVED7: [u32; 4],
    pub AWD2CR: u32,
    pub AWD3CR: u32,
    pub RESERVED8: u32,
    pub RESERVED9: u32,
    pub DIFSEL: u32,
    pub CALFACT: u32,
}
#[repr(C)]
pub struct ADC_Common_TypeDef {
    pub CSR: u32,
    pub RESERVED: u32,
    pub CCR: u32,
    pub CDR: u32,
}
#[repr(C)]
pub struct FDCAN_GlobalTypeDef {
    pub CREL: u32,
    pub ENDN: u32,
    pub RESERVED1: u32,
    pub DBTP: u32,
    pub TEST: u32,
    pub RWD: u32,
    pub CCCR: u32,
    pub NBTP: u32,
    pub TSCC: u32,
    pub TSCV: u32,
    pub TOCC: u32,
    pub TOCV: u32,
    pub RESERVED2: [u32; 4],
    pub ECR: u32,
    pub PSR: u32,
    pub TDCR: u32,
    pub RESERVED3: u32,
    pub IR: u32,
    pub IE: u32,
    pub ILS: u32,
    pub ILE: u32,
    pub RESERVED4: [u32; 8],
    pub RXGFC: u32,
    pub XIDAM: u32,
    pub HPMS: u32,
    pub RESERVED5: u32,
    pub RXF0S: u32,
    pub RXF0A: u32,
    pub RXF1S: u32,
    pub RXF1A: u32,
    pub RESERVED6: [u32; 8],
    pub TXBC: u32,
    pub TXFQS: u32,
    pub TXBRP: u32,
    pub TXBAR: u32,
    pub TXBCR: u32,
    pub TXBTO: u32,
    pub TXBCF: u32,
    pub TXBTIE: u32,
    pub TXBCIE: u32,
    pub TXEFS: u32,
    pub TXEFA: u32,
}
#[repr(C)]
pub struct FDCAN_Config_TypeDef {
    pub CKDIV: u32,
    pub RESERVED1: [u32; 128],
    pub OPTR: u32,
}
#[repr(C)]
pub struct CRC_TypeDef {
    pub DR: u32,
    pub IDR: u32,
    pub CR: u32,
    pub RESERVED2: u32,
    pub INIT: u32,
    pub POL: u32,
}
#[repr(C)]
pub struct CRS_TypeDef {
    pub CR: u32,
    pub CFGR: u32,
    pub ISR: u32,
    pub ICR: u32,
}
#[repr(C)]
pub struct AES_TypeDef {
    pub CR: u32,
    pub SR: u32,
    pub DINR: u32,
    pub DOUTR: u32,
    pub KEYR0: u32,
    pub KEYR1: u32,
    pub KEYR2: u32,
    pub KEYR3: u32,
    pub IVR0: u32,
    pub IVR1: u32,
    pub IVR2: u32,
    pub IVR3: u32,
    pub KEYR4: u32,
    pub KEYR5: u32,
    pub KEYR6: u32,
    pub KEYR7: u32,
    pub SUSP0R: u32,
    pub SUSP1R: u32,
    pub SUSP2R: u32,
    pub SUSP3R: u32,
    pub SUSP4R: u32,
    pub SUSP5R: u32,
    pub SUSP6R: u32,
    pub SUSP7R: u32,
}
#[repr(C)]
pub struct COMP_TypeDef {
    pub CSR: u32,
}
#[repr(C)]
pub struct COMP_Common_TypeDef {
    pub CSR: u32,
}
#[repr(C)]
pub struct DAC_TypeDef {
    pub CR: u32,
    pub SWTRIGR: u32,
    pub DHR12R1: u32,
    pub DHR12L1: u32,
    pub DHR8R1: u32,
    pub DHR12R2: u32,
    pub DHR12L2: u32,
    pub DHR8R2: u32,
    pub DHR12RD: u32,
    pub DHR12LD: u32,
    pub DHR8RD: u32,
    pub DOR1: u32,
    pub DOR2: u32,
    pub SR: u32,
    pub CCR: u32,
    pub MCR: u32,
    pub SHSR1: u32,
    pub SHSR2: u32,
    pub SHHR: u32,
    pub SHRR: u32,
}
#[repr(C)]
pub struct DFSDM_Filter_TypeDef {
    pub FLTCR1: u32,
    pub FLTCR2: u32,
    pub FLTISR: u32,
    pub FLTICR: u32,
    pub FLTJCHGR: u32,
    pub FLTFCR: u32,
    pub FLTJDATAR: u32,
    pub FLTRDATAR: u32,
    pub FLTAWHTR: u32,
    pub FLTAWLTR: u32,
    pub FLTAWSR: u32,
    pub FLTAWCFR: u32,
    pub FLTEXMAX: u32,
    pub FLTEXMIN: u32,
    pub FLTCNVTIMR: u32,
}
#[repr(C)]
pub struct DFSDM_Channel_TypeDef {
    pub CHCFGR1: u32,
    pub CHCFGR2: u32,
    pub CHAWSCDR: u32,
    pub CHWDATAR: u32,
    pub CHDATINR: u32,
    pub CHDLYR: u32,
}
#[repr(C)]
pub struct DBGMCU_TypeDef {
    pub IDCODE: u32,
    pub CR: u32,
    pub APB1FZR1: u32,
    pub APB1FZR2: u32,
    pub APB2FZR: u32,
}
#[repr(C)]
pub struct DMA_TypeDef {
    pub ISR: u32,
    pub IFCR: u32,
}
#[repr(C)]
pub struct DMA_Channel_TypeDef {
    pub CCR: u32,
    pub CNDTR: u32,
    pub CPAR: u32,
    pub CM0AR: u32,
    pub CM1AR: u32,
}
#[repr(C)]
pub struct DMAMUX_Channel_TypeDef {
    pub CCR: u32,
}
#[repr(C)]
pub struct DMAMUX_ChannelStatus_TypeDef {
    pub CSR: u32,
    pub CFR: u32,
}
#[repr(C)]
pub struct DMAMUX_RequestGen_TypeDef {
    pub RGCR: u32,
}
#[repr(C)]
pub struct DMAMUX_RequestGenStatus_TypeDef {
    pub RGSR: u32,
    pub RGCFR: u32,
}
#[repr(C)]
pub struct EXTI_TypeDef {
    pub RTSR1: u32,
    pub FTSR1: u32,
    pub SWIER1: u32,
    pub RPR1: u32,
    pub FPR1: u32,
    pub SECCFGR1: u32,
    pub PRIVCFGR1: u32,
    pub RESERVED1: u32,
    pub RTSR2: u32,
    pub FTSR2: u32,
    pub SWIER2: u32,
    pub RPR2: u32,
    pub FPR2: u32,
    pub SECCFGR2: u32,
    pub PRIVCFGR2: u32,
    pub RESERVED2: [u32; 9],
    pub EXTICR: [u32; 4],
    pub LOCKR: u32,
    pub RESERVED3: [u32; 3],
    pub IMR1: u32,
    pub EMR1: u32,
    pub RESERVED4: [u32; 2],
    pub IMR2: u32,
    pub EMR2: u32,
}
#[repr(C)]
pub struct FLASH_TypeDef {
    pub ACR: u32,
    pub PDKEYR: u32,
    pub NSKEYR: u32,
    pub SECKEYR: u32,
    pub OPTKEYR: u32,
    pub LVEKEYR: u32,
    pub RESERVED1: [u32; 2],
    pub NSSR: u32,
    pub SECSR: u32,
    pub NSCR: u32,
    pub SECCR: u32,
    pub ECCR: u32,
    pub RESERVED2: [u32; 3],
    pub OPTR: u32,
    pub NSBOOTADD0R: u32,
    pub NSBOOTADD1R: u32,
    pub SECBOOTADD0R: u32,
    pub SECWM1R1: u32,
    pub SECWM1R2: u32,
    pub WRP1AR: u32,
    pub WRP1BR: u32,
    pub SECWM2R1: u32,
    pub SECWM2R2: u32,
    pub WRP2AR: u32,
    pub WRP2BR: u32,
    pub RESERVED3: [u32; 4],
    pub SECBB1R1: u32,
    pub SECBB1R2: u32,
    pub SECBB1R3: u32,
    pub SECBB1R4: u32,
    pub RESERVED4: [u32; 4],
    pub SECBB2R1: u32,
    pub SECBB2R2: u32,
    pub SECBB2R3: u32,
    pub SECBB2R4: u32,
    pub RESERVED5: [u32; 4],
    pub SECHDPCR: u32,
    pub PRIVCFGR: u32,
}
#[repr(C)]
pub struct FMC_Bank1_TypeDef {
    pub BTCR: [u32; 8],
    pub PCSCNTR: u32,
}
#[repr(C)]
pub struct FMC_Bank1E_TypeDef {
    pub BWTR: [u32; 7],
}
#[repr(C)]
pub struct FMC_Bank3_TypeDef {
    pub PCR: u32,
    pub SR: u32,
    pub PMEM: u32,
    pub PATT: u32,
    pub RESERVED0: u32,
    pub ECCR: u32,
}
#[repr(C)]
pub struct GPIO_TypeDef {
    pub MODER: u32,
    pub OTYPER: u32,
    pub OSPEEDR: u32,
    pub PUPDR: u32,
    pub IDR: u32,
    pub ODR: u32,
    pub BSRR: u32,
    pub LCKR: u32,
    pub AFR: [u32; 2],
    pub BRR: u32,
    pub RESERVED: u32,
    pub SECCFGR: u32,
}
#[repr(C)]
pub struct GTZC_TZSC_TypeDef {
    pub CR: u32,
    pub RESERVED1: [u32; 3],
    pub SECCFGR1: u32,
    pub SECCFGR2: u32,
    pub RESERVED2: [u32; 2],
    pub PRIVCFGR1: u32,
    pub PRIVCFGR2: u32,
    pub RESERVED3: [u32; 2],
    pub MPCWM1_NSWMR1: u32,
    pub MPCWM1_NSWMR2: u32,
    pub MPCWM2_NSWMR1: u32,
    pub MPCWM2_NSWMR2: u32,
    pub MPCWM3_NSWMR1: u32,
}
#[repr(C)]
pub struct GTZC_MPCBB_TypeDef {
    pub CR: u32,
    pub RESERVED1: [u32; 3],
    pub LCKVTR1: u32,
    pub LCKVTR2: u32,
    pub RESERVED2: [u32; 58],
    pub VCTR: [u32; 24],
}
#[repr(C)]
pub struct GTZC_TZIC_TypeDef {
    pub IER1: u32,
    pub IER2: u32,
    pub IER3: u32,
    pub RESERVED1: u32,
    pub SR1: u32,
    pub SR2: u32,
    pub SR3: u32,
    pub RESERVED2: u32,
    pub FCR1: u32,
    pub FCR2: u32,
    pub FCR3: u32,
}
#[repr(C)]
pub struct HASH_TypeDef {
    pub CR: u32,
    pub DIN: u32,
    pub STR: u32,
    pub HR: [u32; 5],
    pub IMR: u32,
    pub SR: u32,
    pub RESERVED: [u32; 52],
    pub CSR: [u32; 54],
}
#[repr(C)]
pub struct HASH_DIGEST_TypeDef {
    pub HR: [u32; 8],
}
#[repr(C)]
pub struct I2C_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub OAR1: u32,
    pub OAR2: u32,
    pub TIMINGR: u32,
    pub TIMEOUTR: u32,
    pub ISR: u32,
    pub ICR: u32,
    pub PECR: u32,
    pub RXDR: u32,
    pub TXDR: u32,
}
#[repr(C)]
pub struct ICACHE_TypeDef {
    pub CR: u32,
    pub SR: u32,
    pub IER: u32,
    pub FCR: u32,
    pub HMONR: u32,
    pub MMONR: u32,
    pub RESERVED1: [u32; 2],
    pub CRR0: u32,
    pub CRR1: u32,
    pub CRR2: u32,
    pub CRR3: u32,
}
#[repr(C)]
pub struct IWDG_TypeDef {
    pub KR: u32,
    pub PR: u32,
    pub RLR: u32,
    pub SR: u32,
    pub WINR: u32,
}
#[repr(C)]
pub struct LPTIM_TypeDef {
    pub ISR: u32,
    pub ICR: u32,
    pub IER: u32,
    pub CFGR: u32,
    pub CR: u32,
    pub CMP: u32,
    pub ARR: u32,
    pub CNT: u32,
    pub OR: u32,
    pub RESERVED: u32,
    pub RCR: u32,
}
#[repr(C)]
pub struct OCTOSPI_TypeDef {
    pub CR: u32,
    pub RESERVED: u32,
    pub DCR1: u32,
    pub DCR2: u32,
    pub DCR3: u32,
    pub DCR4: u32,
    pub RESERVED1: [u32; 2],
    pub SR: u32,
    pub FCR: u32,
    pub RESERVED2: [u32; 6],
    pub DLR: u32,
    pub RESERVED3: u32,
    pub AR: u32,
    pub RESERVED4: u32,
    pub DR: u32,
    pub RESERVED5: [u32; 11],
    pub PSMKR: u32,
    pub RESERVED6: u32,
    pub PSMAR: u32,
    pub RESERVED7: u32,
    pub PIR: u32,
    pub RESERVED8: [u32; 27],
    pub CCR: u32,
    pub RESERVED9: u32,
    pub TCR: u32,
    pub RESERVED10: u32,
    pub IR: u32,
    pub RESERVED11: [u32; 3],
    pub ABR: u32,
    pub RESERVED12: [u32; 3],
    pub LPTR: u32,
    pub RESERVED13: [u32; 3],
    pub WPCCR: u32,
    pub RESERVED14: u32,
    pub WPTCR: u32,
    pub RESERVED15: u32,
    pub WPIR: u32,
    pub RESERVED16: [u32; 3],
    pub WPABR: u32,
    pub RESERVED17: [u32; 7],
    pub WCCR: u32,
    pub RESERVED18: u32,
    pub WTCR: u32,
    pub RESERVED19: u32,
    pub WIR: u32,
    pub RESERVED20: [u32; 3],
    pub WABR: u32,
    pub RESERVED21: [u32; 23],
    pub HLCR: u32,
}
#[repr(C)]
pub struct OPAMP_TypeDef {
    pub CSR: u32,
    pub OTR: u32,
    pub LPOTR: u32,
}
#[repr(C)]
pub struct OPAMP_Common_TypeDef {
    pub CSR: u32,
}
#[repr(C)]
pub struct OTFDEC_Region_TypeDef {
    pub REG_CONFIGR: u32,
    pub REG_START_ADDR: u32,
    pub REG_END_ADDR: u32,
    pub REG_NONCER0: u32,
    pub REG_NONCER1: u32,
    pub REG_KEYR0: u32,
    pub REG_KEYR1: u32,
    pub REG_KEYR2: u32,
    pub REG_KEYR3: u32,
}
#[repr(C)]
pub struct OTFDEC_TypeDef {
    pub CR: u32,
    pub RESERVED1: [u32; 3],
    pub PRIVCFGR: u32,
    pub RESERVED2: [u32; 187],
    pub ISR: u32,
    pub ICR: u32,
    pub IER: u32,
}
#[repr(C)]
pub struct PKA_TypeDef {
    pub CR: u32,
    pub SR: u32,
    pub CLRFR: u32,
    pub Reserved1: [u32; 253],
    pub RAM: [u32; 894],
}
#[repr(C)]
pub struct PWR_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub CR3: u32,
    pub CR4: u32,
    pub SR1: u32,
    pub SR2: u32,
    pub SCR: u32,
    pub RESERVED1: u32,
    pub PUCRA: u32,
    pub PDCRA: u32,
    pub PUCRB: u32,
    pub PDCRB: u32,
    pub PUCRC: u32,
    pub PDCRC: u32,
    pub PUCRD: u32,
    pub PDCRD: u32,
    pub PUCRE: u32,
    pub PDCRE: u32,
    pub PUCRF: u32,
    pub PDCRF: u32,
    pub PUCRG: u32,
    pub PDCRG: u32,
    pub PUCRH: u32,
    pub PDCRH: u32,
    pub RESERVED2: [u32; 6],
    pub SECCFGR: u32,
    pub RESERVED3: u32,
    pub PRIVCFGR: u32,
}
#[repr(C)]
pub struct RCC_TypeDef {
    pub CR: u32,
    pub ICSCR: u32,
    pub CFGR: u32,
    pub PLLCFGR: u32,
    pub PLLSAI1CFGR: u32,
    pub PLLSAI2CFGR: u32,
    pub CIER: u32,
    pub CIFR: u32,
    pub CICR: u32,
    pub RESERVED0: u32,
    pub AHB1RSTR: u32,
    pub AHB2RSTR: u32,
    pub AHB3RSTR: u32,
    pub RESERVED1: u32,
    pub APB1RSTR1: u32,
    pub APB1RSTR2: u32,
    pub APB2RSTR: u32,
    pub RESERVED2: u32,
    pub AHB1ENR: u32,
    pub AHB2ENR: u32,
    pub AHB3ENR: u32,
    pub RESERVED3: u32,
    pub APB1ENR1: u32,
    pub APB1ENR2: u32,
    pub APB2ENR: u32,
    pub RESERVED4: u32,
    pub AHB1SMENR: u32,
    pub AHB2SMENR: u32,
    pub AHB3SMENR: u32,
    pub RESERVED5: u32,
    pub APB1SMENR1: u32,
    pub APB1SMENR2: u32,
    pub APB2SMENR: u32,
    pub RESERVED6: u32,
    pub CCIPR1: u32,
    pub RESERVED7: u32,
    pub BDCR: u32,
    pub CSR: u32,
    pub CRRCR: u32,
    pub CCIPR2: u32,
    pub RESERVED8: [u32; 6],
    pub SECCFGR: u32,
    pub SECSR: u32,
    pub RESERVED9: [u32; 10],
    pub AHB1SECSR: u32,
    pub AHB2SECSR: u32,
    pub AHB3SECSR: u32,
    pub RESERVED10: u32,
    pub APB1SECSR1: u32,
    pub APB1SECSR2: u32,
    pub APB2SECSR: u32,
}
#[repr(C)]
pub struct RNG_TypeDef {
    pub CR: u32,
    pub SR: u32,
    pub DR: u32,
    pub RESERVED0: u32,
    pub HTCR: u32,
}
#[repr(C)]
pub struct RTC_TypeDef {
    pub TR: u32,
    pub DR: u32,
    pub SSR: u32,
    pub ICSR: u32,
    pub PRER: u32,
    pub WUTR: u32,
    pub CR: u32,
    pub PRIVCR: u32,
    pub SMCR: u32,
    pub WPR: u32,
    pub CALR: u32,
    pub SHIFTR: u32,
    pub TSTR: u32,
    pub TSDR: u32,
    pub TSSSR: u32,
    pub RESERVED0: u32,
    pub ALRMAR: u32,
    pub ALRMASSR: u32,
    pub ALRMBR: u32,
    pub ALRMBSSR: u32,
    pub SR: u32,
    pub MISR: u32,
    pub SMISR: u32,
    pub SCR: u32,
}
#[repr(C)]
pub struct SPI_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub SR: u32,
    pub DR: u32,
    pub CRCPR: u32,
    pub RXCRCR: u32,
    pub TXCRCR: u32,
}
#[repr(C)]
pub struct TAMP_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub CR3: u32,
    pub FLTCR: u32,
    pub ATCR1: u32,
    pub ATSEEDR: u32,
    pub ATOR: u32,
    pub ATCR2: u32,
    pub SMCR: u32,
    pub PRIVCR: u32,
    pub RESERVED0: u32,
    pub IER: u32,
    pub SR: u32,
    pub MISR: u32,
    pub SMISR: u32,
    pub SCR: u32,
    pub COUNTR: u32,
    pub RESERVED1: [u32; 3],
    pub CFGR: u32,
    pub RESERVED2: [u32; 43],
    pub BKP0R: u32,
    pub BKP1R: u32,
    pub BKP2R: u32,
    pub BKP3R: u32,
    pub BKP4R: u32,
    pub BKP5R: u32,
    pub BKP6R: u32,
    pub BKP7R: u32,
    pub BKP8R: u32,
    pub BKP9R: u32,
    pub BKP10R: u32,
    pub BKP11R: u32,
    pub BKP12R: u32,
    pub BKP13R: u32,
    pub BKP14R: u32,
    pub BKP15R: u32,
    pub BKP16R: u32,
    pub BKP17R: u32,
    pub BKP18R: u32,
    pub BKP19R: u32,
    pub BKP20R: u32,
    pub BKP21R: u32,
    pub BKP22R: u32,
    pub BKP23R: u32,
    pub BKP24R: u32,
    pub BKP25R: u32,
    pub BKP26R: u32,
    pub BKP27R: u32,
    pub BKP28R: u32,
    pub BKP29R: u32,
    pub BKP30R: u32,
    pub BKP31R: u32,
}
#[repr(C)]
pub struct TIM_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub SMCR: u32,
    pub DIER: u32,
    pub SR: u32,
    pub EGR: u32,
    pub CCMR1: u32,
    pub CCMR2: u32,
    pub CCER: u32,
    pub CNT: u32,
    pub PSC: u32,
    pub ARR: u32,
    pub RCR: u32,
    pub CCR1: u32,
    pub CCR2: u32,
    pub CCR3: u32,
    pub CCR4: u32,
    pub BDTR: u32,
    pub DCR: u32,
    pub DMAR: u32,
    pub OR1: u32,
    pub CCMR3: u32,
    pub CCR5: u32,
    pub CCR6: u32,
    pub OR2: u32,
    pub OR3: u32,
}
#[repr(C)]
pub struct TSC_TypeDef {
    pub CR: u32,
    pub IER: u32,
    pub ICR: u32,
    pub ISR: u32,
    pub IOHCR: u32,
    pub RESERVED1: u32,
    pub IOASCR: u32,
    pub RESERVED2: u32,
    pub IOSCR: u32,
    pub RESERVED3: u32,
    pub IOCCR: u32,
    pub RESERVED4: u32,
    pub IOGCSR: u32,
    pub IOGXCR: [u32; 8],
}
#[repr(C)]
pub struct SAI_TypeDef {
    pub GCR: u32,
    pub RESERVED: [u32; 16],
    pub PDMCR: u32,
    pub PDMDLY: u32,
}
#[repr(C)]
pub struct SAI_Block_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub FRCR: u32,
    pub SLOTR: u32,
    pub IMR: u32,
    pub SR: u32,
    pub CLRFR: u32,
    pub DR: u32,
}
#[repr(C)]
pub struct SYSCFG_TypeDef {
    pub SECCFGR: u32,
    pub CFGR1: u32,
    pub FPUIMR: u32,
    pub CNSLCKR: u32,
    pub CSLCKR: u32,
    pub CFGR2: u32,
    pub SCSR: u32,
    pub SKR: u32,
    pub SWPR: u32,
    pub SWPR2: u32,
    pub RESERVED: u32,
    pub RSSCMDR: u32,
}
#[repr(C)]
pub struct SDMMC_TypeDef {
    pub POWER: u32,
    pub CLKCR: u32,
    pub ARG: u32,
    pub CMD: u32,
    pub RESPCMD: u32,
    pub RESP1: u32,
    pub RESP2: u32,
    pub RESP3: u32,
    pub RESP4: u32,
    pub DTIMER: u32,
    pub DLEN: u32,
    pub DCTRL: u32,
    pub DCOUNT: u32,
    pub STA: u32,
    pub ICR: u32,
    pub MASK: u32,
    pub ACKTIME: u32,
    pub RESERVED0: [u32; 3],
    pub IDMACTRL: u32,
    pub IDMABSIZE: u32,
    pub IDMABASE0: u32,
    pub IDMABASE1: u32,
    pub RESERVED1: [u32; 8],
    pub FIFO: u32,
    pub RESERVED2: [u32; 220],
    pub VER: u32,
    pub ID: u32,
    pub SID: u32,
}
#[repr(C)]
pub struct UCPD_TypeDef {
    pub CFG1: u32,
    pub CFG2: u32,
    pub CFG3: u32,
    pub CR: u32,
    pub IMR: u32,
    pub SR: u32,
    pub ICR: u32,
    pub TX_ORDSET: u32,
    pub TX_PAYSZ: u32,
    pub TXDR: u32,
    pub RX_ORDSET: u32,
    pub RX_PAYSZ: u32,
    pub RXDR: u32,
    pub RX_ORDEXT1: u32,
    pub RX_ORDEXT2: u32,
}
#[repr(C)]
pub struct USART_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub CR3: u32,
    pub BRR: u32,
    pub GTPR: u32,
    pub RTOR: u32,
    pub RQR: u32,
    pub ISR: u32,
    pub ICR: u32,
    pub RDR: u32,
    pub TDR: u32,
    pub PRESC: u32,
}
#[repr(C)]
pub struct USB_TypeDef {
    pub EP0R: u32,
    pub RESERVED0: u32,
    pub EP1R: u32,
    pub RESERVED1: u32,
    pub EP2R: u32,
    pub RESERVED2: u32,
    pub EP3R: u32,
    pub RESERVED3: u32,
    pub EP4R: u32,
    pub RESERVED4: u32,
    pub EP5R: u32,
    pub RESERVED5: u32,
    pub EP6R: u32,
    pub RESERVED6: u32,
    pub EP7R: u32,
    pub RESERVED7: [u32; 17],
    pub CNTR: u32,
    pub RESERVED8: u32,
    pub ISTR: u32,
    pub RESERVED9: u32,
    pub FNR: u32,
    pub RESERVEDA: u32,
    pub DADDR: u32,
    pub RESERVEDB: u32,
    pub BTABLE: u32,
    pub RESERVEDC: u32,
    pub LPMCSR: u32,
    pub RESERVEDD: u32,
    pub BCDR: u32,
    pub RESERVEDE: u32,
}
#[repr(C)]
pub struct VREFBUF_TypeDef {
    pub CSR: u32,
    pub CCR: u32,
}
#[repr(C)]
pub struct WWDG_TypeDef {
    pub CR: u32,
    pub CFR: u32,
    pub SR: u32,
}
#[repr(C)]
pub struct NSC_pFuncTypeDef {
    pub Reserved: [u32; 8],
}
#[repr(C)]
pub struct S_pFuncTypeDef {
    pub CloseExitHDP_BL90: u32,
    pub Reserved2: u32,
    pub CloseExitHDP_BL91: u32,
}
#[repr(C)]
pub struct RSSLIB_pFunc_TypeDef {
    pub NSC: u32,
    pub S: u32,
}
pub const __CM33_REV: u32 = 0x0000;
pub const __SAUREGION_PRESENT: u32 = 1;
pub const __MPU_PRESENT: u32 = 1;
pub const __VTOR_PRESENT: u32 = 1;
pub const __NVIC_PRIO_BITS: u32 = 3;
pub const __Vendor_SysTickConfig: u32 = 0;
pub const __FPU_PRESENT: u32 = 1;
pub const __DSP_PRESENT: u32 = 1;
pub const RTC_BACKUP_NB: u32 = 32u;
pub const RTC_TAMP_NB: u32 = 8u;
pub const SRAM1_SIZE: u32 = 0x30000;
pub const SRAM2_SIZE: u32 = 0x10000;
pub const FMC_BASE: u32 = 0x60000000;
pub const OCTOSPI1_BASE: u32 = 0x90000000;
pub const FMC_BANK1: u32 = FMC_BASE;
pub const FMC_BANK1_1: u32 = FMC_BANK1;
pub const FMC_BANK1_2: u32 = FMC_BANK1 + 0x04000000;
pub const FMC_BANK1_3: u32 = FMC_BANK1 + 0x08000000;
pub const FMC_BANK1_4: u32 = FMC_BANK1 + 0x0C000000;
pub const FMC_BANK3: u32 = FMC_BASE + 0x20000000;
pub const FLASH_BASE_NS: u32 = 0x08000000;
pub const SRAM1_BASE_NS: u32 = 0x20000000;
pub const SRAM2_BASE_NS: u32 = 0x20030000;
pub const SRAM_BASE_NS: u32 = SRAM1_BASE;
pub const PERIPH_BASE_NS: u32 = 0x40000000;
pub const APB1PERIPH_BASE_NS: u32 = PERIPH_BASE_NS;
pub const APB2PERIPH_BASE_NS: u32 = PERIPH_BASE_NS + 0x00010000;
pub const AHB1PERIPH_BASE_NS: u32 = PERIPH_BASE_NS + 0x00020000;
pub const AHB2PERIPH_BASE_NS: u32 = PERIPH_BASE_NS + 0x02020000;
pub const AHB3PERIPH_BASE_NS: u32 = PERIPH_BASE_NS + 0x04020000;
pub const TIM2_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x0000;
pub const TIM3_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x0400;
pub const TIM4_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x0800;
pub const TIM5_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x0C00;
pub const TIM6_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x1000;
pub const TIM7_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x1400;
pub const RTC_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x2800;
pub const WWDG_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x2C00;
pub const IWDG_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x3000;
pub const TAMP_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x3400;
pub const SPI2_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x3800;
pub const SPI3_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x3C00;
pub const USART2_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x4400;
pub const USART3_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x4800;
pub const UART4_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x4C00;
pub const UART5_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x5000;
pub const I2C1_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x5400;
pub const I2C2_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x5800;
pub const I2C3_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x5C00;
pub const CRS_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x6000;
pub const PWR_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x7000;
pub const DAC_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x7400;
pub const DAC1_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x7400;
pub const OPAMP_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x7800;
pub const OPAMP1_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x7800;
pub const OPAMP2_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x7810;
pub const LPTIM1_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x7C00;
pub const LPUART1_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x8000;
pub const I2C4_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x8400;
pub const LPTIM2_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x9400;
pub const LPTIM3_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0x9800;
pub const FDCAN1_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0xA400;
pub const FDCAN_CONFIG_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0xA500;
pub const SRAMCAN_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0xAC00;
pub const USB_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0xD400;
pub const USB_PMAADDR_NS: u32 = APB1PERIPH_BASE_NS + 0xD800;
pub const UCPD1_BASE_NS: u32 = APB1PERIPH_BASE_NS + 0xDC00;
pub const SYSCFG_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x0000;
pub const VREFBUF_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x0100;
pub const COMP1_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x0200;
pub const COMP2_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x0204;
pub const TIM1_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x2C00;
pub const SPI1_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x3000;
pub const TIM8_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x3400;
pub const USART1_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x3800;
pub const TIM15_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x4000;
pub const TIM16_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x4400;
pub const TIM17_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x4800;
pub const SAI1_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x5400;
pub const SAI1_Block_A_BASE_NS: u32 = SAI1_BASE_NS + 0x0004;
pub const SAI1_Block_B_BASE_NS: u32 = SAI1_BASE_NS + 0x0024;
pub const SAI2_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x5800;
pub const SAI2_Block_A_BASE_NS: u32 = SAI2_BASE_NS + 0x0004;
pub const SAI2_Block_B_BASE_NS: u32 = SAI2_BASE_NS + 0x0024;
pub const DFSDM1_BASE_NS: u32 = APB2PERIPH_BASE_NS + 0x6000;
pub const DFSDM1_Channel0_BASE_NS: u32 = DFSDM1_BASE_NS + 0x0000;
pub const DFSDM1_Channel1_BASE_NS: u32 = DFSDM1_BASE_NS + 0x0020;
pub const DFSDM1_Channel2_BASE_NS: u32 = DFSDM1_BASE_NS + 0x0040;
pub const DFSDM1_Channel3_BASE_NS: u32 = DFSDM1_BASE_NS + 0x0060;
pub const DFSDM1_Filter0_BASE_NS: u32 = DFSDM1_BASE_NS + 0x0100;
pub const DFSDM1_Filter1_BASE_NS: u32 = DFSDM1_BASE_NS + 0x0180;
pub const DFSDM1_Filter2_BASE_NS: u32 = DFSDM1_BASE_NS + 0x0200;
pub const DFSDM1_Filter3_BASE_NS: u32 = DFSDM1_BASE_NS + 0x0280;
pub const DMA1_BASE_NS: u32 = AHB1PERIPH_BASE_NS;
pub const DMA2_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x0400;
pub const DMAMUX1_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x0800;
pub const RCC_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x1000;
pub const FLASH_R_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x2000;
pub const CRC_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x3000;
pub const TSC_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x4000;
pub const EXTI_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0xF400;
pub const ICACHE_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x10400;
pub const GTZC_TZSC_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x12400;
pub const GTZC_TZIC_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x12800;
pub const GTZC_MPCBB1_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x12C00;
pub const GTZC_MPCBB2_BASE_NS: u32 = AHB1PERIPH_BASE_NS + 0x13000;
pub const DMA1_Channel1_BASE_NS: u32 = DMA1_BASE_NS + 0x0008;
pub const DMA1_Channel2_BASE_NS: u32 = DMA1_BASE_NS + 0x001C;
pub const DMA1_Channel3_BASE_NS: u32 = DMA1_BASE_NS + 0x0030;
pub const DMA1_Channel4_BASE_NS: u32 = DMA1_BASE_NS + 0x0044;
pub const DMA1_Channel5_BASE_NS: u32 = DMA1_BASE_NS + 0x0058;
pub const DMA1_Channel6_BASE_NS: u32 = DMA1_BASE_NS + 0x006C;
pub const DMA1_Channel7_BASE_NS: u32 = DMA1_BASE_NS + 0x0080;
pub const DMA1_Channel8_BASE_NS: u32 = DMA1_BASE_NS + 0x0094;
pub const DMA2_Channel1_BASE_NS: u32 = DMA2_BASE_NS + 0x0008;
pub const DMA2_Channel2_BASE_NS: u32 = DMA2_BASE_NS + 0x001C;
pub const DMA2_Channel3_BASE_NS: u32 = DMA2_BASE_NS + 0x0030;
pub const DMA2_Channel4_BASE_NS: u32 = DMA2_BASE_NS + 0x0044;
pub const DMA2_Channel5_BASE_NS: u32 = DMA2_BASE_NS + 0x0058;
pub const DMA2_Channel6_BASE_NS: u32 = DMA2_BASE_NS + 0x006C;
pub const DMA2_Channel7_BASE_NS: u32 = DMA2_BASE_NS + 0x0080;
pub const DMA2_Channel8_BASE_NS: u32 = DMA2_BASE_NS + 0x0094;
pub const DMAMUX1_Channel0_BASE_NS: u32 = DMAMUX1_BASE_NS;
pub const DMAMUX1_Channel1_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x00000004;
pub const DMAMUX1_Channel2_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x00000008;
pub const DMAMUX1_Channel3_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x0000000C;
pub const DMAMUX1_Channel4_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x00000010;
pub const DMAMUX1_Channel5_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x00000014;
pub const DMAMUX1_Channel6_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x00000018;
pub const DMAMUX1_Channel7_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x0000001C;
pub const DMAMUX1_Channel8_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x00000020;
pub const DMAMUX1_Channel9_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x00000024;
pub const DMAMUX1_Channel10_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x00000028;
pub const DMAMUX1_Channel11_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x0000002C;
pub const DMAMUX1_Channel12_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x00000030;
pub const DMAMUX1_Channel13_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x00000034;
pub const DMAMUX1_Channel14_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x00000038;
pub const DMAMUX1_Channel15_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x0000003C;
pub const DMAMUX1_RequestGenerator0_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x00000100;
pub const DMAMUX1_RequestGenerator1_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x00000104;
pub const DMAMUX1_RequestGenerator2_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x00000108;
pub const DMAMUX1_RequestGenerator3_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x0000010C;
pub const DMAMUX1_ChannelStatus_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x00000080;
pub const DMAMUX1_RequestGenStatus_BASE_NS: u32 = DMAMUX1_BASE_NS + 0x00000140;
pub const GPIOA_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x0000;
pub const GPIOB_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x0400;
pub const GPIOC_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x0800;
pub const GPIOD_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x0C00;
pub const GPIOE_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x1000;
pub const GPIOF_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x1400;
pub const GPIOG_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x1800;
pub const GPIOH_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x1C00;
pub const ADC1_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x8000;
pub const ADC2_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x8100;
pub const ADC12_COMMON_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0x8300;
pub const AES_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0xA0000;
pub const HASH_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0xA0400;
pub const HASH_DIGEST_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0xA0710;
pub const RNG_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0xA0800;
pub const PKA_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0xA2000;
pub const OTFDEC1_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0xA5000;
pub const OTFDEC1_REGION1_BASE_NS: u32 = OTFDEC1_BASE_NS + 0x20;
pub const OTFDEC1_REGION2_BASE_NS: u32 = OTFDEC1_BASE_NS + 0x50;
pub const OTFDEC1_REGION3_BASE_NS: u32 = OTFDEC1_BASE_NS + 0x80;
pub const OTFDEC1_REGION4_BASE_NS: u32 = OTFDEC1_BASE_NS + 0xB0;
pub const SDMMC1_BASE_NS: u32 = AHB2PERIPH_BASE_NS + 0xA8000;
pub const FMC_R_BASE_NS: u32 = AHB3PERIPH_BASE_NS + 0x0000;
pub const OCTOSPI1_R_BASE_NS: u32 = AHB3PERIPH_BASE_NS + 0x1000;
pub const FMC_Bank1_R_BASE_NS: u32 = FMC_R_BASE_NS + 0x0000;
pub const FMC_Bank1E_R_BASE_NS: u32 = FMC_R_BASE_NS + 0x0104;
pub const FMC_Bank3_R_BASE_NS: u32 = FMC_R_BASE_NS + 0x0080;
pub const FLASH_BASE_S: u32 = 0x0C000000;
pub const SRAM1_BASE_S: u32 = 0x30000000;
pub const SRAM2_BASE_S: u32 = 0x30030000;
pub const SRAM_BASE_S: u32 = SRAM1_BASE_S;
pub const PERIPH_BASE_S: u32 = 0x50000000;
pub const APB1PERIPH_BASE_S: u32 = PERIPH_BASE_S;
pub const APB2PERIPH_BASE_S: u32 = PERIPH_BASE_S + 0x00010000;
pub const AHB1PERIPH_BASE_S: u32 = PERIPH_BASE_S + 0x00020000;
pub const AHB2PERIPH_BASE_S: u32 = PERIPH_BASE_S + 0x02020000;
pub const AHB3PERIPH_BASE_S: u32 = PERIPH_BASE_S + 0x04020000;
pub const TIM2_BASE_S: u32 = APB1PERIPH_BASE_S + 0x0000;
pub const TIM3_BASE_S: u32 = APB1PERIPH_BASE_S + 0x0400;
pub const TIM4_BASE_S: u32 = APB1PERIPH_BASE_S + 0x0800;
pub const TIM5_BASE_S: u32 = APB1PERIPH_BASE_S + 0x0C00;
pub const TIM6_BASE_S: u32 = APB1PERIPH_BASE_S + 0x1000;
pub const TIM7_BASE_S: u32 = APB1PERIPH_BASE_S + 0x1400;
pub const RTC_BASE_S: u32 = APB1PERIPH_BASE_S + 0x2800;
pub const WWDG_BASE_S: u32 = APB1PERIPH_BASE_S + 0x2C00;
pub const IWDG_BASE_S: u32 = APB1PERIPH_BASE_S + 0x3000;
pub const TAMP_BASE_S: u32 = APB1PERIPH_BASE_S + 0x3400;
pub const SPI2_BASE_S: u32 = APB1PERIPH_BASE_S + 0x3800;
pub const SPI3_BASE_S: u32 = APB1PERIPH_BASE_S + 0x3C00;
pub const USART2_BASE_S: u32 = APB1PERIPH_BASE_S + 0x4400;
pub const USART3_BASE_S: u32 = APB1PERIPH_BASE_S + 0x4800;
pub const UART4_BASE_S: u32 = APB1PERIPH_BASE_S + 0x4C00;
pub const UART5_BASE_S: u32 = APB1PERIPH_BASE_S + 0x5000;
pub const I2C1_BASE_S: u32 = APB1PERIPH_BASE_S + 0x5400;
pub const I2C2_BASE_S: u32 = APB1PERIPH_BASE_S + 0x5800;
pub const I2C3_BASE_S: u32 = APB1PERIPH_BASE_S + 0x5C00;
pub const CRS_BASE_S: u32 = APB1PERIPH_BASE_S + 0x6000;
pub const PWR_BASE_S: u32 = APB1PERIPH_BASE_S + 0x7000;
pub const DAC_BASE_S: u32 = APB1PERIPH_BASE_S + 0x7400;
pub const DAC1_BASE_S: u32 = APB1PERIPH_BASE_S + 0x7400;
pub const OPAMP_BASE_S: u32 = APB1PERIPH_BASE_S + 0x7800;
pub const OPAMP1_BASE_S: u32 = APB1PERIPH_BASE_S + 0x7800;
pub const OPAMP2_BASE_S: u32 = APB1PERIPH_BASE_S + 0x7810;
pub const LPTIM1_BASE_S: u32 = APB1PERIPH_BASE_S + 0x7C00;
pub const LPUART1_BASE_S: u32 = APB1PERIPH_BASE_S + 0x8000;
pub const I2C4_BASE_S: u32 = APB1PERIPH_BASE_S + 0x8400;
pub const LPTIM2_BASE_S: u32 = APB1PERIPH_BASE_S + 0x9400;
pub const LPTIM3_BASE_S: u32 = APB1PERIPH_BASE_S + 0x9800;
pub const FDCAN1_BASE_S: u32 = APB1PERIPH_BASE_S + 0xA400;
pub const FDCAN_CONFIG_BASE_S: u32 = APB1PERIPH_BASE_S + 0xA500;
pub const SRAMCAN_BASE_S: u32 = APB1PERIPH_BASE_S + 0xAC00;
pub const USB_BASE_S: u32 = APB1PERIPH_BASE_S + 0xD400;
pub const USB_PMAADDR_S: u32 = APB1PERIPH_BASE_S + 0xD800;
pub const UCPD1_BASE_S: u32 = APB1PERIPH_BASE_S + 0xDC00;
pub const SYSCFG_BASE_S: u32 = APB2PERIPH_BASE_S + 0x0000;
pub const VREFBUF_BASE_S: u32 = APB2PERIPH_BASE_S + 0x0100;
pub const COMP1_BASE_S: u32 = APB2PERIPH_BASE_S + 0x0200;
pub const COMP2_BASE_S: u32 = APB2PERIPH_BASE_S + 0x0204;
pub const TIM1_BASE_S: u32 = APB2PERIPH_BASE_S + 0x2C00;
pub const SPI1_BASE_S: u32 = APB2PERIPH_BASE_S + 0x3000;
pub const TIM8_BASE_S: u32 = APB2PERIPH_BASE_S + 0x3400;
pub const USART1_BASE_S: u32 = APB2PERIPH_BASE_S + 0x3800;
pub const TIM15_BASE_S: u32 = APB2PERIPH_BASE_S + 0x4000;
pub const TIM16_BASE_S: u32 = APB2PERIPH_BASE_S + 0x4400;
pub const TIM17_BASE_S: u32 = APB2PERIPH_BASE_S + 0x4800;
pub const SAI1_BASE_S: u32 = APB2PERIPH_BASE_S + 0x5400;
pub const SAI1_Block_A_BASE_S: u32 = SAI1_BASE_S + 0x0004;
pub const SAI1_Block_B_BASE_S: u32 = SAI1_BASE_S + 0x0024;
pub const SAI2_BASE_S: u32 = APB2PERIPH_BASE_S + 0x5800;
pub const SAI2_Block_A_BASE_S: u32 = SAI2_BASE_S + 0x0004;
pub const SAI2_Block_B_BASE_S: u32 = SAI2_BASE_S + 0x0024;
pub const DFSDM1_BASE_S: u32 = APB2PERIPH_BASE_S + 0x6000;
pub const DFSDM1_Channel0_BASE_S: u32 = DFSDM1_BASE_S + 0x0000;
pub const DFSDM1_Channel1_BASE_S: u32 = DFSDM1_BASE_S + 0x0020;
pub const DFSDM1_Channel2_BASE_S: u32 = DFSDM1_BASE_S + 0x0040;
pub const DFSDM1_Channel3_BASE_S: u32 = DFSDM1_BASE_S + 0x0060;
pub const DFSDM1_Filter0_BASE_S: u32 = DFSDM1_BASE_S + 0x0100;
pub const DFSDM1_Filter1_BASE_S: u32 = DFSDM1_BASE_S + 0x0180;
pub const DFSDM1_Filter2_BASE_S: u32 = DFSDM1_BASE_S + 0x0200;
pub const DFSDM1_Filter3_BASE_S: u32 = DFSDM1_BASE_S + 0x0280;
pub const DMA1_BASE_S: u32 = AHB1PERIPH_BASE_S;
pub const DMA2_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x0400;
pub const DMAMUX1_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x0800;
pub const RCC_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x1000;
pub const FLASH_R_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x2000;
pub const CRC_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x3000;
pub const TSC_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x4000;
pub const EXTI_BASE_S: u32 = AHB1PERIPH_BASE_S + 0xF400;
pub const ICACHE_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x10400;
pub const GTZC_TZSC_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x12400;
pub const GTZC_TZIC_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x12800;
pub const GTZC_MPCBB1_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x12C00;
pub const GTZC_MPCBB2_BASE_S: u32 = AHB1PERIPH_BASE_S + 0x13000;
pub const DMA1_Channel1_BASE_S: u32 = DMA1_BASE_S + 0x0008;
pub const DMA1_Channel2_BASE_S: u32 = DMA1_BASE_S + 0x001C;
pub const DMA1_Channel3_BASE_S: u32 = DMA1_BASE_S + 0x0030;
pub const DMA1_Channel4_BASE_S: u32 = DMA1_BASE_S + 0x0044;
pub const DMA1_Channel5_BASE_S: u32 = DMA1_BASE_S + 0x0058;
pub const DMA1_Channel6_BASE_S: u32 = DMA1_BASE_S + 0x006C;
pub const DMA1_Channel7_BASE_S: u32 = DMA1_BASE_S + 0x0080;
pub const DMA1_Channel8_BASE_S: u32 = DMA1_BASE_S + 0x0094;
pub const DMA2_Channel1_BASE_S: u32 = DMA2_BASE_S + 0x0008;
pub const DMA2_Channel2_BASE_S: u32 = DMA2_BASE_S + 0x001C;
pub const DMA2_Channel3_BASE_S: u32 = DMA2_BASE_S + 0x0030;
pub const DMA2_Channel4_BASE_S: u32 = DMA2_BASE_S + 0x0044;
pub const DMA2_Channel5_BASE_S: u32 = DMA2_BASE_S + 0x0058;
pub const DMA2_Channel6_BASE_S: u32 = DMA2_BASE_S + 0x006C;
pub const DMA2_Channel7_BASE_S: u32 = DMA2_BASE_S + 0x0080;
pub const DMA2_Channel8_BASE_S: u32 = DMA2_BASE_S + 0x0094;
pub const DMAMUX1_Channel0_BASE_S: u32 = DMAMUX1_BASE_S;
pub const DMAMUX1_Channel1_BASE_S: u32 = DMAMUX1_BASE_S + 0x00000004;
pub const DMAMUX1_Channel2_BASE_S: u32 = DMAMUX1_BASE_S + 0x00000008;
pub const DMAMUX1_Channel3_BASE_S: u32 = DMAMUX1_BASE_S + 0x0000000C;
pub const DMAMUX1_Channel4_BASE_S: u32 = DMAMUX1_BASE_S + 0x00000010;
pub const DMAMUX1_Channel5_BASE_S: u32 = DMAMUX1_BASE_S + 0x00000014;
pub const DMAMUX1_Channel6_BASE_S: u32 = DMAMUX1_BASE_S + 0x00000018;
pub const DMAMUX1_Channel7_BASE_S: u32 = DMAMUX1_BASE_S + 0x0000001C;
pub const DMAMUX1_Channel8_BASE_S: u32 = DMAMUX1_BASE_S + 0x00000020;
pub const DMAMUX1_Channel9_BASE_S: u32 = DMAMUX1_BASE_S + 0x00000024;
pub const DMAMUX1_Channel10_BASE_S: u32 = DMAMUX1_BASE_S + 0x00000028;
pub const DMAMUX1_Channel11_BASE_S: u32 = DMAMUX1_BASE_S + 0x0000002C;
pub const DMAMUX1_Channel12_BASE_S: u32 = DMAMUX1_BASE_S + 0x00000030;
pub const DMAMUX1_Channel13_BASE_S: u32 = DMAMUX1_BASE_S + 0x00000034;
pub const DMAMUX1_Channel14_BASE_S: u32 = DMAMUX1_BASE_S + 0x00000038;
pub const DMAMUX1_Channel15_BASE_S: u32 = DMAMUX1_BASE_S + 0x0000003C;
pub const DMAMUX1_RequestGenerator0_BASE_S: u32 = DMAMUX1_BASE_S + 0x00000100;
pub const DMAMUX1_RequestGenerator1_BASE_S: u32 = DMAMUX1_BASE_S + 0x00000104;
pub const DMAMUX1_RequestGenerator2_BASE_S: u32 = DMAMUX1_BASE_S + 0x00000108;
pub const DMAMUX1_RequestGenerator3_BASE_S: u32 = DMAMUX1_BASE_S + 0x0000010C;
pub const DMAMUX1_ChannelStatus_BASE_S: u32 = DMAMUX1_BASE_S + 0x00000080;
pub const DMAMUX1_RequestGenStatus_BASE_S: u32 = DMAMUX1_BASE_S + 0x00000140;
pub const GPIOA_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x0000;
pub const GPIOB_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x0400;
pub const GPIOC_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x0800;
pub const GPIOD_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x0C00;
pub const GPIOE_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x1000;
pub const GPIOF_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x1400;
pub const GPIOG_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x1800;
pub const GPIOH_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x1C00;
pub const ADC1_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x8000;
pub const ADC2_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x8100;
pub const ADC12_COMMON_BASE_S: u32 = AHB2PERIPH_BASE_S + 0x8300;
pub const AES_BASE_S: u32 = AHB2PERIPH_BASE_S + 0xA0000;
pub const HASH_BASE_S: u32 = AHB2PERIPH_BASE_S + 0xA0400;
pub const HASH_DIGEST_BASE_S: u32 = AHB2PERIPH_BASE_S + 0xA0710;
pub const RNG_BASE_S: u32 = AHB2PERIPH_BASE_S + 0xA0800;
pub const PKA_BASE_S: u32 = AHB2PERIPH_BASE_S + 0xA2000;
pub const OTFDEC1_BASE_S: u32 = AHB2PERIPH_BASE_S + 0xA5000;
pub const OTFDEC1_REGION1_BASE_S: u32 = OTFDEC1_BASE_S + 0x20;
pub const OTFDEC1_REGION2_BASE_S: u32 = OTFDEC1_BASE_S + 0x50;
pub const OTFDEC1_REGION3_BASE_S: u32 = OTFDEC1_BASE_S + 0x80;
pub const OTFDEC1_REGION4_BASE_S: u32 = OTFDEC1_BASE_S + 0xB0;
pub const SDMMC1_BASE_S: u32 = AHB2PERIPH_BASE_S + 0xA8000;
pub const FMC_R_BASE_S: u32 = AHB3PERIPH_BASE_S + 0x0000;
pub const OCTOSPI1_R_BASE_S: u32 = AHB3PERIPH_BASE_S + 0x1000;
pub const FMC_Bank1_R_BASE_S: u32 = FMC_R_BASE_S + 0x0000;
pub const FMC_Bank1E_R_BASE_S: u32 = FMC_R_BASE_S + 0x0104;
pub const FMC_Bank3_R_BASE_S: u32 = FMC_R_BASE_S + 0x0080;
pub const DBGMCU_BASE: u32 = 0xE0044000;
pub const PACKAGE_BASE: u32 = 0x0BFA0500;
pub const UID_BASE: u32 = 0x0BFA0590;
pub const FLASHSIZE_BASE: u32 = 0x0BFA05E0;
pub const OTP_BASE: u32 = 0x0BFA0000;
pub const OTP_SIZE: u32 = 0x200;
pub const BL_ID_ADDR: u32 = 0x0BF97FFE;
pub const RSSLIB_SYS_FLASH_NS_PFUNC_START: u32 = 0x0BF97F40;
pub const RSSLIB_SYS_FLASH_NS_PFUNC_END: u32 = 0x0BF97FFF;
pub const RSSLIB_ERROR: u32 = 0xF5F5F5F5;
pub const RSSLIB_SUCCESS: u32 = 0xEAEAEAEA;
pub const RSSLIB_PFUNC_BASE: u32 = 0x0BF97F40;
pub const RSSLIB_HDP_AREA_Pos: u32 = 0;
pub const RSSLIB_HDP_AREA_Msk: u32 = 0x3 << RSSLIB_HDP_AREA_Pos;
pub const RSSLIB_HDP_AREA1_Pos: u32 = 0;
pub const RSSLIB_HDP_AREA1_Msk: u32 = 0x1 << RSSLIB_HDP_AREA1_Pos;
pub const RSSLIB_HDP_AREA2_Pos: u32 = 1;
pub const RSSLIB_HDP_AREA2_Msk: u32 = 0x1 << RSSLIB_HDP_AREA2_Pos;
pub const FLASH_BASE: u32 = FLASH_BASE_S;
pub const SRAM1_BASE: u32 = SRAM1_BASE_S;
pub const SRAM2_BASE: u32 = SRAM2_BASE_S;
pub const SRAM_BASE: u32 = SRAM1_BASE_S;
pub const PERIPH_BASE: u32 = PERIPH_BASE_S;
pub const APB1PERIPH_BASE: u32 = APB1PERIPH_BASE_S;
pub const APB2PERIPH_BASE: u32 = APB2PERIPH_BASE_S;
pub const AHB1PERIPH_BASE: u32 = AHB1PERIPH_BASE_S;
pub const AHB2PERIPH_BASE: u32 = AHB2PERIPH_BASE_S;
pub const AHB3PERIPH_BASE: u32 = AHB3PERIPH_BASE_S;
pub const RCC: u32 = RCC_S;
pub const RCC_BASE: u32 = RCC_BASE_S;
pub const FLASH: u32 = FLASH_S;
pub const FLASH_R_BASE: u32 = FLASH_R_BASE_S;
pub const DMA1: u32 = DMA1_S;
pub const DMA1_BASE: u32 = DMA1_BASE_S;
pub const DMA1_Channel1: u32 = DMA1_Channel1_S;
pub const DMA1_Channel1_BASE: u32 = DMA1_Channel1_BASE_S;
pub const DMA1_Channel2: u32 = DMA1_Channel2_S;
pub const DMA1_Channel2_BASE: u32 = DMA1_Channel2_BASE_S;
pub const DMA1_Channel3: u32 = DMA1_Channel3_S;
pub const DMA1_Channel3_BASE: u32 = DMA1_Channel3_BASE_S;
pub const DMA1_Channel4: u32 = DMA1_Channel4_S;
pub const DMA1_Channel4_BASE: u32 = DMA1_Channel4_BASE_S;
pub const DMA1_Channel5: u32 = DMA1_Channel5_S;
pub const DMA1_Channel5_BASE: u32 = DMA1_Channel5_BASE_S;
pub const DMA1_Channel6: u32 = DMA1_Channel6_S;
pub const DMA1_Channel6_BASE: u32 = DMA1_Channel6_BASE_S;
pub const DMA1_Channel7: u32 = DMA1_Channel7_S;
pub const DMA1_Channel7_BASE: u32 = DMA1_Channel7_BASE_S;
pub const DMA1_Channel8: u32 = DMA1_Channel8_S;
pub const DMA1_Channel8_BASE: u32 = DMA1_Channel8_BASE_S;
pub const DMA2: u32 = DMA2_S;
pub const DMA2_BASE: u32 = DMA2_BASE_S;
pub const DMA2_Channel1: u32 = DMA2_Channel1_S;
pub const DMA2_Channel1_BASE: u32 = DMA2_Channel1_BASE_S;
pub const DMA2_Channel2: u32 = DMA2_Channel2_S;
pub const DMA2_Channel2_BASE: u32 = DMA2_Channel2_BASE_S;
pub const DMA2_Channel3: u32 = DMA2_Channel3_S;
pub const DMA2_Channel3_BASE: u32 = DMA2_Channel3_BASE_S;
pub const DMA2_Channel4: u32 = DMA2_Channel4_S;
pub const DMA2_Channel4_BASE: u32 = DMA2_Channel4_BASE_S;
pub const DMA2_Channel5: u32 = DMA2_Channel5_S;
pub const DMA2_Channel5_BASE: u32 = DMA2_Channel5_BASE_S;
pub const DMA2_Channel6: u32 = DMA2_Channel6_S;
pub const DMA2_Channel6_BASE: u32 = DMA2_Channel6_BASE_S;
pub const DMA2_Channel7: u32 = DMA2_Channel7_S;
pub const DMA2_Channel7_BASE: u32 = DMA2_Channel7_BASE_S;
pub const DMA2_Channel8: u32 = DMA2_Channel8_S;
pub const DMA2_Channel8_BASE: u32 = DMA2_Channel8_BASE_S;
pub const DMAMUX1: u32 = DMAMUX1_S;
pub const DMAMUX1_BASE: u32 = DMAMUX1_BASE_S;
pub const DMAMUX1_Channel0: u32 = DMAMUX1_Channel0_S;
pub const DMAMUX1_Channel0_BASE: u32 = DMAMUX1_Channel0_BASE_S;
pub const DMAMUX1_Channel1: u32 = DMAMUX1_Channel1_S;
pub const DMAMUX1_Channel1_BASE: u32 = DMAMUX1_Channel1_BASE_S;
pub const DMAMUX1_Channel2: u32 = DMAMUX1_Channel2_S;
pub const DMAMUX1_Channel2_BASE: u32 = DMAMUX1_Channel2_BASE_S;
pub const DMAMUX1_Channel3: u32 = DMAMUX1_Channel3_S;
pub const DMAMUX1_Channel3_BASE: u32 = DMAMUX1_Channel3_BASE_S;
pub const DMAMUX1_Channel4: u32 = DMAMUX1_Channel4_S;
pub const DMAMUX1_Channel4_BASE: u32 = DMAMUX1_Channel4_BASE_S;
pub const DMAMUX1_Channel5: u32 = DMAMUX1_Channel5_S;
pub const DMAMUX1_Channel5_BASE: u32 = DMAMUX1_Channel5_BASE_S;
pub const DMAMUX1_Channel6: u32 = DMAMUX1_Channel6_S;
pub const DMAMUX1_Channel6_BASE: u32 = DMAMUX1_Channel6_BASE_S;
pub const DMAMUX1_Channel7: u32 = DMAMUX1_Channel7_S;
pub const DMAMUX1_Channel7_BASE: u32 = DMAMUX1_Channel7_BASE_S;
pub const DMAMUX1_Channel8: u32 = DMAMUX1_Channel8_S;
pub const DMAMUX1_Channel8_BASE: u32 = DMAMUX1_Channel8_BASE_S;
pub const DMAMUX1_Channel9: u32 = DMAMUX1_Channel9_S;
pub const DMAMUX1_Channel9_BASE: u32 = DMAMUX1_Channel9_BASE_S;
pub const DMAMUX1_Channel10: u32 = DMAMUX1_Channel10_S;
pub const DMAMUX1_Channel10_BASE: u32 = DMAMUX1_Channel10_BASE_S;
pub const DMAMUX1_Channel11: u32 = DMAMUX1_Channel11_S;
pub const DMAMUX1_Channel11_BASE: u32 = DMAMUX1_Channel11_BASE_S;
pub const DMAMUX1_Channel12: u32 = DMAMUX1_Channel12_S;
pub const DMAMUX1_Channel12_BASE: u32 = DMAMUX1_Channel12_BASE_S;
pub const DMAMUX1_Channel13: u32 = DMAMUX1_Channel13_S;
pub const DMAMUX1_Channel13_BASE: u32 = DMAMUX1_Channel13_BASE_S;
pub const DMAMUX1_Channel14: u32 = DMAMUX1_Channel14_S;
pub const DMAMUX1_Channel14_BASE: u32 = DMAMUX1_Channel14_BASE_S;
pub const DMAMUX1_Channel15: u32 = DMAMUX1_Channel15_S;
pub const DMAMUX1_Channel15_BASE: u32 = DMAMUX1_Channel15_BASE_S;
pub const DMAMUX1_RequestGenerator0: u32 = DMAMUX1_RequestGenerator0_S;
pub const DMAMUX1_RequestGenerator0_BASE: u32 = DMAMUX1_RequestGenerator0_BASE_S;
pub const DMAMUX1_RequestGenerator1: u32 = DMAMUX1_RequestGenerator1_S;
pub const DMAMUX1_RequestGenerator1_BASE: u32 = DMAMUX1_RequestGenerator1_BASE_S;
pub const DMAMUX1_RequestGenerator2: u32 = DMAMUX1_RequestGenerator2_S;
pub const DMAMUX1_RequestGenerator2_BASE: u32 = DMAMUX1_RequestGenerator2_BASE_S;
pub const DMAMUX1_RequestGenerator3: u32 = DMAMUX1_RequestGenerator3_S;
pub const DMAMUX1_RequestGenerator3_BASE: u32 = DMAMUX1_RequestGenerator3_BASE_S;
pub const DMAMUX1_ChannelStatus: u32 = DMAMUX1_ChannelStatus_S;
pub const DMAMUX1_ChannelStatus_BASE: u32 = DMAMUX1_ChannelStatus_BASE_S;
pub const DMAMUX1_RequestGenStatus: u32 = DMAMUX1_RequestGenStatus_S;
pub const DMAMUX1_RequestGenStatus_BASE: u32 = DMAMUX1_RequestGenStatus_BASE_S;
pub const GPIOA: u32 = GPIOA_S;
pub const GPIOA_BASE: u32 = GPIOA_BASE_S;
pub const GPIOB: u32 = GPIOB_S;
pub const GPIOB_BASE: u32 = GPIOB_BASE_S;
pub const GPIOC: u32 = GPIOC_S;
pub const GPIOC_BASE: u32 = GPIOC_BASE_S;
pub const GPIOD: u32 = GPIOD_S;
pub const GPIOD_BASE: u32 = GPIOD_BASE_S;
pub const GPIOE: u32 = GPIOE_S;
pub const GPIOE_BASE: u32 = GPIOE_BASE_S;
pub const GPIOF: u32 = GPIOF_S;
pub const GPIOF_BASE: u32 = GPIOF_BASE_S;
pub const GPIOG: u32 = GPIOG_S;
pub const GPIOG_BASE: u32 = GPIOG_BASE_S;
pub const GPIOH: u32 = GPIOH_S;
pub const GPIOH_BASE: u32 = GPIOH_BASE_S;
pub const PWR: u32 = PWR_S;
pub const PWR_BASE: u32 = PWR_BASE_S;
pub const EXTI: u32 = EXTI_S;
pub const EXTI_BASE: u32 = EXTI_BASE_S;
pub const ICACHE: u32 = ICACHE_S;
pub const ICACHE_BASE: u32 = ICACHE_BASE_S;
pub const GTZC_TZSC: u32 = GTZC_TZSC_S;
pub const GTZC_TZSC_BASE: u32 = GTZC_TZSC_BASE_S;
pub const GTZC_TZIC: u32 = GTZC_TZIC_S;
pub const GTZC_TZIC_BASE: u32 = GTZC_TZIC_BASE_S;
pub const GTZC_MPCBB2: u32 = GTZC_MPCBB2_S;
pub const GTZC_MPCBB2_BASE: u32 = GTZC_MPCBB2_BASE_S;
pub const GTZC_MPCBB1: u32 = GTZC_MPCBB1_S;
pub const GTZC_MPCBB1_BASE: u32 = GTZC_MPCBB1_BASE_S;
pub const RTC: u32 = RTC_S;
pub const RTC_BASE: u32 = RTC_BASE_S;
pub const TAMP: u32 = TAMP_S;
pub const TAMP_BASE: u32 = TAMP_BASE_S;
pub const TIM1: u32 = TIM1_S;
pub const TIM1_BASE: u32 = TIM1_BASE_S;
pub const TIM2: u32 = TIM2_S;
pub const TIM2_BASE: u32 = TIM2_BASE_S;
pub const TIM3: u32 = TIM3_S;
pub const TIM3_BASE: u32 = TIM3_BASE_S;
pub const TIM4: u32 = TIM4_S;
pub const TIM4_BASE: u32 = TIM4_BASE_S;
pub const TIM5: u32 = TIM5_S;
pub const TIM5_BASE: u32 = TIM5_BASE_S;
pub const TIM6: u32 = TIM6_S;
pub const TIM6_BASE: u32 = TIM6_BASE_S;
pub const TIM7: u32 = TIM7_S;
pub const TIM7_BASE: u32 = TIM7_BASE_S;
pub const TIM8: u32 = TIM8_S;
pub const TIM8_BASE: u32 = TIM8_BASE_S;
pub const TIM15: u32 = TIM15_S;
pub const TIM15_BASE: u32 = TIM15_BASE_S;
pub const TIM16: u32 = TIM16_S;
pub const TIM16_BASE: u32 = TIM16_BASE_S;
pub const TIM17: u32 = TIM17_S;
pub const TIM17_BASE: u32 = TIM17_BASE_S;
pub const WWDG: u32 = WWDG_S;
pub const WWDG_BASE: u32 = WWDG_BASE_S;
pub const IWDG: u32 = IWDG_S;
pub const IWDG_BASE: u32 = IWDG_BASE_S;
pub const SPI1: u32 = SPI1_S;
pub const SPI1_BASE: u32 = SPI1_BASE_S;
pub const SPI2: u32 = SPI2_S;
pub const SPI2_BASE: u32 = SPI2_BASE_S;
pub const SPI3: u32 = SPI3_S;
pub const SPI3_BASE: u32 = SPI3_BASE_S;
pub const USART1: u32 = USART1_S;
pub const USART1_BASE: u32 = USART1_BASE_S;
pub const USART2: u32 = USART2_S;
pub const USART2_BASE: u32 = USART2_BASE_S;
pub const USART3: u32 = USART3_S;
pub const USART3_BASE: u32 = USART3_BASE_S;
pub const UART4: u32 = UART4_S;
pub const UART4_BASE: u32 = UART4_BASE_S;
pub const UART5: u32 = UART5_S;
pub const UART5_BASE: u32 = UART5_BASE_S;
pub const I2C1: u32 = I2C1_S;
pub const I2C1_BASE: u32 = I2C1_BASE_S;
pub const I2C2: u32 = I2C2_S;
pub const I2C2_BASE: u32 = I2C2_BASE_S;
pub const I2C3: u32 = I2C3_S;
pub const I2C3_BASE: u32 = I2C3_BASE_S;
pub const I2C4: u32 = I2C4_S;
pub const I2C4_BASE: u32 = I2C4_BASE_S;
pub const CRS: u32 = CRS_S;
pub const CRS_BASE: u32 = CRS_BASE_S;
pub const FDCAN1: u32 = FDCAN1_S;
pub const FDCAN1_BASE: u32 = FDCAN1_BASE_S;
pub const FDCAN_CONFIG: u32 = FDCAN_CONFIG_S;
pub const FDCAN_CONFIG_BASE: u32 = FDCAN_CONFIG_BASE_S;
pub const SRAMCAN_BASE: u32 = SRAMCAN_BASE_S;
pub const DAC: u32 = DAC_S;
pub const DAC_BASE: u32 = DAC_BASE_S;
pub const DAC1: u32 = DAC1_S;
pub const DAC1_BASE: u32 = DAC1_BASE_S;
pub const OPAMP: u32 = OPAMP_S;
pub const OPAMP_BASE: u32 = OPAMP_BASE_S;
pub const OPAMP1: u32 = OPAMP1_S;
pub const OPAMP1_BASE: u32 = OPAMP1_BASE_S;
pub const OPAMP2: u32 = OPAMP2_S;
pub const OPAMP2_BASE: u32 = OPAMP2_BASE_S;
pub const OPAMP12_COMMON: u32 = OPAMP12_COMMON_S;
pub const OPAMP12_COMMON_BASE: u32 = OPAMP12_COMMON_BASE_S;
pub const LPTIM1: u32 = LPTIM1_S;
pub const LPTIM1_BASE: u32 = LPTIM1_BASE_S;
pub const LPTIM2: u32 = LPTIM2_S;
pub const LPTIM2_BASE: u32 = LPTIM2_BASE_S;
pub const LPTIM3: u32 = LPTIM3_S;
pub const LPTIM3_BASE: u32 = LPTIM3_BASE_S;
pub const LPUART1: u32 = LPUART1_S;
pub const LPUART1_BASE: u32 = LPUART1_BASE_S;
pub const USB: u32 = USB_S;
pub const USB_BASE: u32 = USB_BASE_S;
pub const UCPD1: u32 = UCPD1_S;
pub const UCPD1_BASE: u32 = UCPD1_BASE_S;
pub const SYSCFG: u32 = SYSCFG_S;
pub const SYSCFG_BASE: u32 = SYSCFG_BASE_S;
pub const VREFBUF: u32 = VREFBUF_S;
pub const VREFBUF_BASE: u32 = VREFBUF_BASE_S;
pub const COMP1: u32 = COMP1_S;
pub const COMP1_BASE: u32 = COMP1_BASE_S;
pub const COMP2: u32 = COMP2_S;
pub const COMP2_BASE: u32 = COMP2_BASE_S;
pub const COMP12_COMMON: u32 = COMP12_COMMON_S;
pub const COMP12_COMMON_BASE: u32 = COMP12_COMMON_BASE_S;
pub const SAI1: u32 = SAI1_S;
pub const SAI1_BASE: u32 = SAI1_BASE_S;
pub const SAI1_Block_A: u32 = SAI1_Block_A_S;
pub const SAI1_Block_A_BASE: u32 = SAI1_Block_A_BASE_S;
pub const SAI1_Block_B: u32 = SAI1_Block_B_S;
pub const SAI1_Block_B_BASE: u32 = SAI1_Block_B_BASE_S;
pub const SAI2: u32 = SAI2_S;
pub const SAI2_BASE: u32 = SAI2_BASE_S;
pub const SAI2_Block_A: u32 = SAI2_Block_A_S;
pub const SAI2_Block_A_BASE: u32 = SAI2_Block_A_BASE_S;
pub const SAI2_Block_B: u32 = SAI2_Block_B_S;
pub const SAI2_Block_B_BASE: u32 = SAI2_Block_B_BASE_S;
pub const DFSDM1_Channel0: u32 = DFSDM1_Channel0_S;
pub const DFSDM1_Channel0_BASE: u32 = DFSDM1_Channel0_BASE_S;
pub const DFSDM1_Channel1: u32 = DFSDM1_Channel1_S;
pub const DFSDM1_Channel1_BASE: u32 = DFSDM1_Channel1_BASE_S;
pub const DFSDM1_Channel2: u32 = DFSDM1_Channel2_S;
pub const DFSDM1_Channel2_BASE: u32 = DFSDM1_Channel2_BASE_S;
pub const DFSDM1_Channel3: u32 = DFSDM1_Channel3_S;
pub const DFSDM1_Channel3_BASE: u32 = DFSDM1_Channel3_BASE_S;
pub const DFSDM1_Filter0: u32 = DFSDM1_Filter0_S;
pub const DFSDM1_Filter0_BASE: u32 = DFSDM1_Filter0_BASE_S;
pub const DFSDM1_Filter1: u32 = DFSDM1_Filter1_S;
pub const DFSDM1_Filter1_BASE: u32 = DFSDM1_Filter1_BASE_S;
pub const DFSDM1_Filter2: u32 = DFSDM1_Filter2_S;
pub const DFSDM1_Filter2_BASE: u32 = DFSDM1_Filter2_BASE_S;
pub const DFSDM1_Filter3: u32 = DFSDM1_Filter3_S;
pub const DFSDM1_Filter3_BASE: u32 = DFSDM1_Filter3_BASE_S;
pub const CRC: u32 = CRC_S;
pub const CRC_BASE: u32 = CRC_BASE_S;
pub const TSC: u32 = TSC_S;
pub const TSC_BASE: u32 = TSC_BASE_S;
pub const ADC1: u32 = ADC1_S;
pub const ADC1_BASE: u32 = ADC1_BASE_S;
pub const ADC2: u32 = ADC2_S;
pub const ADC2_BASE: u32 = ADC2_BASE_S;
pub const ADC12_COMMON: u32 = ADC12_COMMON_S;
pub const ADC12_COMMON_BASE: u32 = ADC12_COMMON_BASE_S;
pub const AES: u32 = AES_S;
pub const AES_BASE: u32 = AES_BASE_S;
pub const HASH: u32 = HASH_S;
pub const HASH_BASE: u32 = HASH_BASE_S;
pub const HASH_DIGEST: u32 = HASH_DIGEST_S;
pub const HASH_DIGEST_BASE: u32 = HASH_DIGEST_BASE_S;
pub const RNG: u32 = RNG_S;
pub const RNG_BASE: u32 = RNG_BASE_S;
pub const PKA: u32 = PKA_S;
pub const PKA_BASE: u32 = PKA_BASE_S;
pub const OTFDEC1: u32 = OTFDEC1_S;
pub const OTFDEC1_BASE: u32 = OTFDEC1_BASE_S;
pub const OTFDEC1_REGION1: u32 = OTFDEC1_REGION1_S;
pub const OTFDEC1_REGION1_BASE: u32 = OTFDEC1_REGION1_BASE_S;
pub const OTFDEC1_REGION2: u32 = OTFDEC1_REGION2_S;
pub const OTFDEC1_REGION2_BASE: u32 = OTFDEC1_REGION2_BASE_S;
pub const OTFDEC1_REGION3: u32 = OTFDEC1_REGION3_S;
pub const OTFDEC1_REGION3_BASE: u32 = OTFDEC1_REGION3_BASE_S;
pub const OTFDEC1_REGION4: u32 = OTFDEC1_REGION4_S;
pub const OTFDEC1_REGION4_BASE: u32 = OTFDEC1_REGION4_BASE_S;
pub const SDMMC1: u32 = SDMMC1_S;
pub const SDMMC1_BASE: u32 = SDMMC1_BASE_S;
pub const FMC_R_BASE: u32 = FMC_R_BASE_S;
pub const FMC_Bank1_R: u32 = FMC_Bank1_R_S;
pub const FMC_Bank1_R_BASE: u32 = FMC_Bank1_R_BASE_S;
pub const FMC_Bank1E_R: u32 = FMC_Bank1E_R_S;
pub const FMC_Bank1E_R_BASE: u32 = FMC_Bank1E_R_BASE_S;
pub const FMC_Bank3_R: u32 = FMC_Bank3_R_S;
pub const FMC_Bank3_R_BASE: u32 = FMC_Bank3_R_BASE_S;
pub const OCTOSPI1: u32 = OCTOSPI1_S;
pub const OCTOSPI1_R_BASE: u32 = OCTOSPI1_R_BASE_S;
pub const FLASH_BASE: u32 = FLASH_BASE_NS;
pub const SRAM1_BASE: u32 = SRAM1_BASE_NS;
pub const SRAM2_BASE: u32 = SRAM2_BASE_NS;
pub const SRAM_BASE: u32 = SRAM1_BASE_NS;
pub const PERIPH_BASE: u32 = PERIPH_BASE_NS;
pub const APB1PERIPH_BASE: u32 = APB1PERIPH_BASE_NS;
pub const APB2PERIPH_BASE: u32 = APB2PERIPH_BASE_NS;
pub const AHB1PERIPH_BASE: u32 = AHB1PERIPH_BASE_NS;
pub const AHB2PERIPH_BASE: u32 = AHB2PERIPH_BASE_NS;
pub const AHB3PERIPH_BASE: u32 = AHB3PERIPH_BASE_NS;
pub const RCC: u32 = RCC_NS;
pub const RCC_BASE: u32 = RCC_BASE_NS;
pub const FLASH: u32 = FLASH_NS;
pub const FLASH_R_BASE: u32 = FLASH_R_BASE_NS;
pub const DMA1: u32 = DMA1_NS;
pub const DMA1_BASE: u32 = DMA1_BASE_NS;
pub const DMA1_Channel1: u32 = DMA1_Channel1_NS;
pub const DMA1_Channel1_BASE: u32 = DMA1_Channel1_BASE_NS;
pub const DMA1_Channel2: u32 = DMA1_Channel2_NS;
pub const DMA1_Channel2_BASE: u32 = DMA1_Channel2_BASE_NS;
pub const DMA1_Channel3: u32 = DMA1_Channel3_NS;
pub const DMA1_Channel3_BASE: u32 = DMA1_Channel3_BASE_NS;
pub const DMA1_Channel4: u32 = DMA1_Channel4_NS;
pub const DMA1_Channel4_BASE: u32 = DMA1_Channel4_BASE_NS;
pub const DMA1_Channel5: u32 = DMA1_Channel5_NS;
pub const DMA1_Channel5_BASE: u32 = DMA1_Channel5_BASE_NS;
pub const DMA1_Channel6: u32 = DMA1_Channel6_NS;
pub const DMA1_Channel6_BASE: u32 = DMA1_Channel6_BASE_NS;
pub const DMA1_Channel7: u32 = DMA1_Channel7_NS;
pub const DMA1_Channel7_BASE: u32 = DMA1_Channel7_BASE_NS;
pub const DMA1_Channel8: u32 = DMA1_Channel8_NS;
pub const DMA1_Channel8_BASE: u32 = DMA1_Channel8_BASE_NS;
pub const DMA2: u32 = DMA2_NS;
pub const DMA2_BASE: u32 = DMA2_BASE_NS;
pub const DMA2_Channel1: u32 = DMA2_Channel1_NS;
pub const DMA2_Channel1_BASE: u32 = DMA2_Channel1_BASE_NS;
pub const DMA2_Channel2: u32 = DMA2_Channel2_NS;
pub const DMA2_Channel2_BASE: u32 = DMA2_Channel2_BASE_NS;
pub const DMA2_Channel3: u32 = DMA2_Channel3_NS;
pub const DMA2_Channel3_BASE: u32 = DMA2_Channel3_BASE_NS;
pub const DMA2_Channel4: u32 = DMA2_Channel4_NS;
pub const DMA2_Channel4_BASE: u32 = DMA2_Channel4_BASE_NS;
pub const DMA2_Channel5: u32 = DMA2_Channel5_NS;
pub const DMA2_Channel5_BASE: u32 = DMA2_Channel5_BASE_NS;
pub const DMA2_Channel6: u32 = DMA2_Channel6_NS;
pub const DMA2_Channel6_BASE: u32 = DMA2_Channel6_BASE_NS;
pub const DMA2_Channel7: u32 = DMA2_Channel7_NS;
pub const DMA2_Channel7_BASE: u32 = DMA2_Channel7_BASE_NS;
pub const DMA2_Channel8: u32 = DMA2_Channel8_NS;
pub const DMA2_Channel8_BASE: u32 = DMA2_Channel8_BASE_NS;
pub const DMAMUX1: u32 = DMAMUX1_NS;
pub const DMAMUX1_BASE: u32 = DMAMUX1_BASE_NS;
pub const DMAMUX1_Channel0: u32 = DMAMUX1_Channel0_NS;
pub const DMAMUX1_Channel0_BASE: u32 = DMAMUX1_Channel0_BASE_NS;
pub const DMAMUX1_Channel1: u32 = DMAMUX1_Channel1_NS;
pub const DMAMUX1_Channel1_BASE: u32 = DMAMUX1_Channel1_BASE_NS;
pub const DMAMUX1_Channel2: u32 = DMAMUX1_Channel2_NS;
pub const DMAMUX1_Channel2_BASE: u32 = DMAMUX1_Channel2_BASE_NS;
pub const DMAMUX1_Channel3: u32 = DMAMUX1_Channel3_NS;
pub const DMAMUX1_Channel3_BASE: u32 = DMAMUX1_Channel3_BASE_NS;
pub const DMAMUX1_Channel4: u32 = DMAMUX1_Channel4_NS;
pub const DMAMUX1_Channel4_BASE: u32 = DMAMUX1_Channel4_BASE_NS;
pub const DMAMUX1_Channel5: u32 = DMAMUX1_Channel5_NS;
pub const DMAMUX1_Channel5_BASE: u32 = DMAMUX1_Channel5_BASE_NS;
pub const DMAMUX1_Channel6: u32 = DMAMUX1_Channel6_NS;
pub const DMAMUX1_Channel6_BASE: u32 = DMAMUX1_Channel6_BASE_NS;
pub const DMAMUX1_Channel7: u32 = DMAMUX1_Channel7_NS;
pub const DMAMUX1_Channel7_BASE: u32 = DMAMUX1_Channel7_BASE_NS;
pub const DMAMUX1_Channel8: u32 = DMAMUX1_Channel8_NS;
pub const DMAMUX1_Channel8_BASE: u32 = DMAMUX1_Channel8_BASE_NS;
pub const DMAMUX1_Channel9: u32 = DMAMUX1_Channel9_NS;
pub const DMAMUX1_Channel9_BASE: u32 = DMAMUX1_Channel9_BASE_NS;
pub const DMAMUX1_Channel10: u32 = DMAMUX1_Channel10_NS;
pub const DMAMUX1_Channel10_BASE: u32 = DMAMUX1_Channel10_BASE_NS;
pub const DMAMUX1_Channel11: u32 = DMAMUX1_Channel11_NS;
pub const DMAMUX1_Channel11_BASE: u32 = DMAMUX1_Channel11_BASE_NS;
pub const DMAMUX1_Channel12: u32 = DMAMUX1_Channel12_NS;
pub const DMAMUX1_Channel12_BASE: u32 = DMAMUX1_Channel12_BASE_NS;
pub const DMAMUX1_Channel13: u32 = DMAMUX1_Channel13_NS;
pub const DMAMUX1_Channel13_BASE: u32 = DMAMUX1_Channel13_BASE_NS;
pub const DMAMUX1_Channel14: u32 = DMAMUX1_Channel14_NS;
pub const DMAMUX1_Channel14_BASE: u32 = DMAMUX1_Channel14_BASE_NS;
pub const DMAMUX1_Channel15: u32 = DMAMUX1_Channel15_NS;
pub const DMAMUX1_Channel15_BASE: u32 = DMAMUX1_Channel15_BASE_NS;
pub const DMAMUX1_RequestGenerator0: u32 = DMAMUX1_RequestGenerator0_NS;
pub const DMAMUX1_RequestGenerator0_BASE: u32 = DMAMUX1_RequestGenerator0_BASE_NS;
pub const DMAMUX1_RequestGenerator1: u32 = DMAMUX1_RequestGenerator1_NS;
pub const DMAMUX1_RequestGenerator1_BASE: u32 = DMAMUX1_RequestGenerator1_BASE_NS;
pub const DMAMUX1_RequestGenerator2: u32 = DMAMUX1_RequestGenerator2_NS;
pub const DMAMUX1_RequestGenerator2_BASE: u32 = DMAMUX1_RequestGenerator2_BASE_NS;
pub const DMAMUX1_RequestGenerator3: u32 = DMAMUX1_RequestGenerator3_NS;
pub const DMAMUX1_RequestGenerator3_BASE: u32 = DMAMUX1_RequestGenerator3_BASE_NS;
pub const DMAMUX1_ChannelStatus: u32 = DMAMUX1_ChannelStatus_NS;
pub const DMAMUX1_ChannelStatus_BASE: u32 = DMAMUX1_ChannelStatus_BASE_NS;
pub const DMAMUX1_RequestGenStatus: u32 = DMAMUX1_RequestGenStatus_NS;
pub const DMAMUX1_RequestGenStatus_BASE: u32 = DMAMUX1_RequestGenStatus_BASE_NS;
pub const GPIOA: u32 = GPIOA_NS;
pub const GPIOA_BASE: u32 = GPIOA_BASE_NS;
pub const GPIOB: u32 = GPIOB_NS;
pub const GPIOB_BASE: u32 = GPIOB_BASE_NS;
pub const GPIOC: u32 = GPIOC_NS;
pub const GPIOC_BASE: u32 = GPIOC_BASE_NS;
pub const GPIOD: u32 = GPIOD_NS;
pub const GPIOD_BASE: u32 = GPIOD_BASE_NS;
pub const GPIOE: u32 = GPIOE_NS;
pub const GPIOE_BASE: u32 = GPIOE_BASE_NS;
pub const GPIOF: u32 = GPIOF_NS;
pub const GPIOF_BASE: u32 = GPIOF_BASE_NS;
pub const GPIOG: u32 = GPIOG_NS;
pub const GPIOG_BASE: u32 = GPIOG_BASE_NS;
pub const GPIOH: u32 = GPIOH_NS;
pub const GPIOH_BASE: u32 = GPIOH_BASE_NS;
pub const PWR: u32 = PWR_NS;
pub const PWR_BASE: u32 = PWR_BASE_NS;
pub const EXTI: u32 = EXTI_NS;
pub const EXTI_BASE: u32 = EXTI_BASE_NS;
pub const ICACHE: u32 = ICACHE_NS;
pub const ICACHE_BASE: u32 = ICACHE_BASE_NS;
pub const GTZC_TZSC: u32 = GTZC_TZSC_NS;
pub const GTZC_TZSC_BASE: u32 = GTZC_TZSC_BASE_NS;
pub const GTZC_TZIC: u32 = GTZC_TZIC_NS;
pub const GTZC_TZIC_BASE: u32 = GTZC_TZIC_BASE_NS;
pub const GTZC_MPCBB2: u32 = GTZC_MPCBB2_NS;
pub const GTZC_MPCBB2_BASE: u32 = GTZC_MPCBB2_BASE_NS;
pub const GTZC_MPCBB1: u32 = GTZC_MPCBB1_NS;
pub const GTZC_MPCBB1_BASE: u32 = GTZC_MPCBB1_BASE_NS;
pub const RTC: u32 = RTC_NS;
pub const RTC_BASE: u32 = RTC_BASE_NS;
pub const TAMP: u32 = TAMP_NS;
pub const TAMP_BASE: u32 = TAMP_BASE_NS;
pub const TIM1: u32 = TIM1_NS;
pub const TIM1_BASE: u32 = TIM1_BASE_NS;
pub const TIM2: u32 = TIM2_NS;
pub const TIM2_BASE: u32 = TIM2_BASE_NS;
pub const TIM3: u32 = TIM3_NS;
pub const TIM3_BASE: u32 = TIM3_BASE_NS;
pub const TIM4: u32 = TIM4_NS;
pub const TIM4_BASE: u32 = TIM4_BASE_NS;
pub const TIM5: u32 = TIM5_NS;
pub const TIM5_BASE: u32 = TIM5_BASE_NS;
pub const TIM6: u32 = TIM6_NS;
pub const TIM6_BASE: u32 = TIM6_BASE_NS;
pub const TIM7: u32 = TIM7_NS;
pub const TIM7_BASE: u32 = TIM7_BASE_NS;
pub const TIM8: u32 = TIM8_NS;
pub const TIM8_BASE: u32 = TIM8_BASE_NS;
pub const TIM15: u32 = TIM15_NS;
pub const TIM15_BASE: u32 = TIM15_BASE_NS;
pub const TIM16: u32 = TIM16_NS;
pub const TIM16_BASE: u32 = TIM16_BASE_NS;
pub const TIM17: u32 = TIM17_NS;
pub const TIM17_BASE: u32 = TIM17_BASE_NS;
pub const WWDG: u32 = WWDG_NS;
pub const WWDG_BASE: u32 = WWDG_BASE_NS;
pub const IWDG: u32 = IWDG_NS;
pub const IWDG_BASE: u32 = IWDG_BASE_NS;
pub const SPI1: u32 = SPI1_NS;
pub const SPI1_BASE: u32 = SPI1_BASE_NS;
pub const SPI2: u32 = SPI2_NS;
pub const SPI2_BASE: u32 = SPI2_BASE_NS;
pub const SPI3: u32 = SPI3_NS;
pub const SPI3_BASE: u32 = SPI3_BASE_NS;
pub const USART1: u32 = USART1_NS;
pub const USART1_BASE: u32 = USART1_BASE_NS;
pub const USART2: u32 = USART2_NS;
pub const USART2_BASE: u32 = USART2_BASE_NS;
pub const USART3: u32 = USART3_NS;
pub const USART3_BASE: u32 = USART3_BASE_NS;
pub const UART4: u32 = UART4_NS;
pub const UART4_BASE: u32 = UART4_BASE_NS;
pub const UART5: u32 = UART5_NS;
pub const UART5_BASE: u32 = UART5_BASE_NS;
pub const I2C1: u32 = I2C1_NS;
pub const I2C1_BASE: u32 = I2C1_BASE_NS;
pub const I2C2: u32 = I2C2_NS;
pub const I2C2_BASE: u32 = I2C2_BASE_NS;
pub const I2C3: u32 = I2C3_NS;
pub const I2C3_BASE: u32 = I2C3_BASE_NS;
pub const I2C4: u32 = I2C4_NS;
pub const I2C4_BASE: u32 = I2C4_BASE_NS;
pub const CRS: u32 = CRS_NS;
pub const CRS_BASE: u32 = CRS_BASE_NS;
pub const FDCAN1: u32 = FDCAN1_NS;
pub const FDCAN1_BASE: u32 = FDCAN1_BASE_NS;
pub const FDCAN_CONFIG: u32 = FDCAN_CONFIG_NS;
pub const FDCAN_CONFIG_BASE: u32 = FDCAN_CONFIG_BASE_NS;
pub const SRAMCAN_BASE: u32 = SRAMCAN_BASE_NS;
pub const DAC: u32 = DAC_NS;
pub const DAC_BASE: u32 = DAC_BASE_NS;
pub const DAC1: u32 = DAC1_NS;
pub const DAC1_BASE: u32 = DAC1_BASE_NS;
pub const OPAMP: u32 = OPAMP_NS;
pub const OPAMP_BASE: u32 = OPAMP_BASE_NS;
pub const OPAMP1: u32 = OPAMP1_NS;
pub const OPAMP1_BASE: u32 = OPAMP1_BASE_NS;
pub const OPAMP2: u32 = OPAMP2_NS;
pub const OPAMP2_BASE: u32 = OPAMP2_BASE_NS;
pub const OPAMP12_COMMON: u32 = OPAMP12_COMMON_NS;
pub const OPAMP12_COMMON_BASE: u32 = OPAMP12_COMMON_BASE_NS;
pub const LPTIM1: u32 = LPTIM1_NS;
pub const LPTIM1_BASE: u32 = LPTIM1_BASE_NS;
pub const LPTIM2: u32 = LPTIM2_NS;
pub const LPTIM2_BASE: u32 = LPTIM2_BASE_NS;
pub const LPTIM3: u32 = LPTIM3_NS;
pub const LPTIM3_BASE: u32 = LPTIM3_BASE_NS;
pub const LPUART1: u32 = LPUART1_NS;
pub const LPUART1_BASE: u32 = LPUART1_BASE_NS;
pub const USB: u32 = USB_NS;
pub const USB_BASE: u32 = USB_BASE_NS;
pub const UCPD1: u32 = UCPD1_NS;
pub const UCPD1_BASE: u32 = UCPD1_BASE_NS;
pub const SYSCFG: u32 = SYSCFG_NS;
pub const SYSCFG_BASE: u32 = SYSCFG_BASE_NS;
pub const VREFBUF: u32 = VREFBUF_NS;
pub const VREFBUF_BASE: u32 = VREFBUF_BASE_NS;
pub const COMP1: u32 = COMP1_NS;
pub const COMP1_BASE: u32 = COMP1_BASE_NS;
pub const COMP2: u32 = COMP2_NS;
pub const COMP2_BASE: u32 = COMP2_BASE_NS;
pub const COMP12_COMMON: u32 = COMP12_COMMON_NS;
pub const COMP12_COMMON_BASE: u32 = COMP12_COMMON_BASE_NS;
pub const SAI1: u32 = SAI1_NS;
pub const SAI1_BASE: u32 = SAI1_BASE_NS;
pub const SAI1_Block_A: u32 = SAI1_Block_A_NS;
pub const SAI1_Block_A_BASE: u32 = SAI1_Block_A_BASE_NS;
pub const SAI1_Block_B: u32 = SAI1_Block_B_NS;
pub const SAI1_Block_B_BASE: u32 = SAI1_Block_B_BASE_NS;
pub const SAI2: u32 = SAI2_NS;
pub const SAI2_BASE: u32 = SAI2_BASE_NS;
pub const SAI2_Block_A: u32 = SAI2_Block_A_NS;
pub const SAI2_Block_A_BASE: u32 = SAI2_Block_A_BASE_NS;
pub const SAI2_Block_B: u32 = SAI2_Block_B_NS;
pub const SAI2_Block_B_BASE: u32 = SAI2_Block_B_BASE_NS;
pub const DFSDM1_Channel0: u32 = DFSDM1_Channel0_NS;
pub const DFSDM1_Channel0_BASE: u32 = DFSDM1_Channel0_BASE_NS;
pub const DFSDM1_Channel1: u32 = DFSDM1_Channel1_NS;
pub const DFSDM1_Channel1_BASE: u32 = DFSDM1_Channel1_BASE_NS;
pub const DFSDM1_Channel2: u32 = DFSDM1_Channel2_NS;
pub const DFSDM1_Channel2_BASE: u32 = DFSDM1_Channel2_BASE_NS;
pub const DFSDM1_Channel3: u32 = DFSDM1_Channel3_NS;
pub const DFSDM1_Channel3_BASE: u32 = DFSDM1_Channel3_BASE_NS;
pub const DFSDM1_Filter0: u32 = DFSDM1_Filter0_NS;
pub const DFSDM1_Filter0_BASE: u32 = DFSDM1_Filter0_BASE_NS;
pub const DFSDM1_Filter1: u32 = DFSDM1_Filter1_NS;
pub const DFSDM1_Filter1_BASE: u32 = DFSDM1_Filter1_BASE_NS;
pub const DFSDM1_Filter2: u32 = DFSDM1_Filter2_NS;
pub const DFSDM1_Filter2_BASE: u32 = DFSDM1_Filter2_BASE_NS;
pub const DFSDM1_Filter3: u32 = DFSDM1_Filter3_NS;
pub const DFSDM1_Filter3_BASE: u32 = DFSDM1_Filter3_BASE_NS;
pub const CRC: u32 = CRC_NS;
pub const CRC_BASE: u32 = CRC_BASE_NS;
pub const TSC: u32 = TSC_NS;
pub const TSC_BASE: u32 = TSC_BASE_NS;
pub const ADC1: u32 = ADC1_NS;
pub const ADC1_BASE: u32 = ADC1_BASE_NS;
pub const ADC2: u32 = ADC2_NS;
pub const ADC2_BASE: u32 = ADC2_BASE_NS;
pub const ADC12_COMMON: u32 = ADC12_COMMON_NS;
pub const ADC12_COMMON_BASE: u32 = ADC12_COMMON_BASE_NS;
pub const AES: u32 = AES_NS;
pub const AES_BASE: u32 = AES_BASE_NS;
pub const HASH: u32 = HASH_NS;
pub const HASH_BASE: u32 = HASH_BASE_NS;
pub const HASH_DIGEST: u32 = HASH_DIGEST_NS;
pub const HASH_DIGEST_BASE: u32 = HASH_DIGEST_BASE_NS;
pub const RNG: u32 = RNG_NS;
pub const RNG_BASE: u32 = RNG_BASE_NS;
pub const PKA: u32 = PKA_NS;
pub const PKA_BASE: u32 = PKA_BASE_NS;
pub const OTFDEC1: u32 = OTFDEC1_NS;
pub const OTFDEC1_BASE: u32 = OTFDEC1_BASE_NS;
pub const OTFDEC1_REGION1: u32 = OTFDEC1_REGION1_NS;
pub const OTFDEC1_REGION1_BASE: u32 = OTFDEC1_REGION1_BASE_NS;
pub const OTFDEC1_REGION2: u32 = OTFDEC1_REGION2_NS;
pub const OTFDEC1_REGION2_BASE: u32 = OTFDEC1_REGION2_BASE_NS;
pub const OTFDEC1_REGION3: u32 = OTFDEC1_REGION3_NS;
pub const OTFDEC1_REGION3_BASE: u32 = OTFDEC1_REGION3_BASE_NS;
pub const OTFDEC1_REGION4: u32 = OTFDEC1_REGION4_NS;
pub const OTFDEC1_REGION4_BASE: u32 = OTFDEC1_REGION4_BASE_NS;
pub const SDMMC1: u32 = SDMMC1_NS;
pub const SDMMC1_BASE: u32 = SDMMC1_BASE_NS;
pub const FMC_R_BASE: u32 = FMC_R_BASE_NS;
pub const FMC_Bank1_R: u32 = FMC_Bank1_R_NS;
pub const FMC_Bank1_R_BASE: u32 = FMC_Bank1_R_BASE_NS;
pub const FMC_Bank1E_R: u32 = FMC_Bank1E_R_NS;
pub const FMC_Bank1E_R_BASE: u32 = FMC_Bank1E_R_BASE_NS;
pub const FMC_Bank3_R: u32 = FMC_Bank3_R_NS;
pub const FMC_Bank3_R_BASE: u32 = FMC_Bank3_R_BASE_NS;
pub const OCTOSPI1: u32 = OCTOSPI1_NS;
pub const OCTOSPI1_R_BASE: u32 = OCTOSPI1_R_BASE_NS;
pub const COMP_CSR_EN_Pos: u32 = 0;
pub const COMP_CSR_EN_Msk: u32 = 0x1 << COMP_CSR_EN_Pos;
pub const COMP_CSR_EN: u32 = COMP_CSR_EN_Msk;
pub const COMP_CSR_PWRMODE_Pos: u32 = 2;
pub const COMP_CSR_PWRMODE_Msk: u32 = 0x3 << COMP_CSR_PWRMODE_Pos;
pub const COMP_CSR_PWRMODE: u32 = COMP_CSR_PWRMODE_Msk;
pub const COMP_CSR_PWRMODE_0: u32 = 0x1 << COMP_CSR_PWRMODE_Pos;
pub const COMP_CSR_PWRMODE_1: u32 = 0x2 << COMP_CSR_PWRMODE_Pos;
pub const COMP_CSR_INMSEL_Pos: u32 = 4;
pub const COMP_CSR_INMSEL_Msk: u32 = 0x7 << COMP_CSR_INMSEL_Pos;
pub const COMP_CSR_INMSEL: u32 = COMP_CSR_INMSEL_Msk;
pub const COMP_CSR_INMSEL_0: u32 = 0x1 << COMP_CSR_INMSEL_Pos;
pub const COMP_CSR_INMSEL_1: u32 = 0x2 << COMP_CSR_INMSEL_Pos;
pub const COMP_CSR_INMSEL_2: u32 = 0x4 << COMP_CSR_INMSEL_Pos;
pub const COMP_CSR_INPSEL_Pos: u32 = 7;
pub const COMP_CSR_INPSEL_Msk: u32 = 0x3 << COMP_CSR_INPSEL_Pos;
pub const COMP_CSR_INPSEL: u32 = COMP_CSR_INPSEL_Msk;
pub const COMP_CSR_INPSEL_0: u32 = 0x1 << COMP_CSR_INPSEL_Pos;
pub const COMP_CSR_INPSEL_1: u32 = 0x2 << COMP_CSR_INPSEL_Pos;
pub const COMP_CSR_WINMODE_Pos: u32 = 9;
pub const COMP_CSR_WINMODE_Msk: u32 = 0x1 << COMP_CSR_WINMODE_Pos;
pub const COMP_CSR_WINMODE: u32 = COMP_CSR_WINMODE_Msk;
pub const COMP_CSR_POLARITY_Pos: u32 = 15;
pub const COMP_CSR_POLARITY_Msk: u32 = 0x1 << COMP_CSR_POLARITY_Pos;
pub const COMP_CSR_POLARITY: u32 = COMP_CSR_POLARITY_Msk;
pub const COMP_CSR_HYST_Pos: u32 = 16;
pub const COMP_CSR_HYST_Msk: u32 = 0x3 << COMP_CSR_HYST_Pos;
pub const COMP_CSR_HYST: u32 = COMP_CSR_HYST_Msk;
pub const COMP_CSR_HYST_0: u32 = 0x1 << COMP_CSR_HYST_Pos;
pub const COMP_CSR_HYST_1: u32 = 0x2 << COMP_CSR_HYST_Pos;
pub const COMP_CSR_BLANKING_Pos: u32 = 18;
pub const COMP_CSR_BLANKING_Msk: u32 = 0x7 << COMP_CSR_BLANKING_Pos;
pub const COMP_CSR_BLANKING: u32 = COMP_CSR_BLANKING_Msk;
pub const COMP_CSR_BLANKING_0: u32 = 0x1 << COMP_CSR_BLANKING_Pos;
pub const COMP_CSR_BLANKING_1: u32 = 0x2 << COMP_CSR_BLANKING_Pos;
pub const COMP_CSR_BLANKING_2: u32 = 0x4 << COMP_CSR_BLANKING_Pos;
pub const COMP_CSR_BRGEN_Pos: u32 = 22;
pub const COMP_CSR_BRGEN_Msk: u32 = 0x1 << COMP_CSR_BRGEN_Pos;
pub const COMP_CSR_BRGEN: u32 = COMP_CSR_BRGEN_Msk;
pub const COMP_CSR_SCALEN_Pos: u32 = 23;
pub const COMP_CSR_SCALEN_Msk: u32 = 0x1 << COMP_CSR_SCALEN_Pos;
pub const COMP_CSR_SCALEN: u32 = COMP_CSR_SCALEN_Msk;
pub const COMP_CSR_VALUE_Pos: u32 = 30;
pub const COMP_CSR_VALUE_Msk: u32 = 0x1 << COMP_CSR_VALUE_Pos;
pub const COMP_CSR_VALUE: u32 = COMP_CSR_VALUE_Msk;
pub const COMP_CSR_LOCK_Pos: u32 = 31;
pub const COMP_CSR_LOCK_Msk: u32 = 0x1 << COMP_CSR_LOCK_Pos;
pub const COMP_CSR_LOCK: u32 = COMP_CSR_LOCK_Msk;
pub const ADC_ISR_ADRDY_Pos: u32 = 0;
pub const ADC_ISR_ADRDY_Msk: u32 = 0x1 << ADC_ISR_ADRDY_Pos;
pub const ADC_ISR_ADRDY: u32 = ADC_ISR_ADRDY_Msk;
pub const ADC_ISR_EOSMP_Pos: u32 = 1;
pub const ADC_ISR_EOSMP_Msk: u32 = 0x1 << ADC_ISR_EOSMP_Pos;
pub const ADC_ISR_EOSMP: u32 = ADC_ISR_EOSMP_Msk;
pub const ADC_ISR_EOC_Pos: u32 = 2;
pub const ADC_ISR_EOC_Msk: u32 = 0x1 << ADC_ISR_EOC_Pos;
pub const ADC_ISR_EOC: u32 = ADC_ISR_EOC_Msk;
pub const ADC_ISR_EOS_Pos: u32 = 3;
pub const ADC_ISR_EOS_Msk: u32 = 0x1 << ADC_ISR_EOS_Pos;
pub const ADC_ISR_EOS: u32 = ADC_ISR_EOS_Msk;
pub const ADC_ISR_OVR_Pos: u32 = 4;
pub const ADC_ISR_OVR_Msk: u32 = 0x1 << ADC_ISR_OVR_Pos;
pub const ADC_ISR_OVR: u32 = ADC_ISR_OVR_Msk;
pub const ADC_ISR_JEOC_Pos: u32 = 5;
pub const ADC_ISR_JEOC_Msk: u32 = 0x1 << ADC_ISR_JEOC_Pos;
pub const ADC_ISR_JEOC: u32 = ADC_ISR_JEOC_Msk;
pub const ADC_ISR_JEOS_Pos: u32 = 6;
pub const ADC_ISR_JEOS_Msk: u32 = 0x1 << ADC_ISR_JEOS_Pos;
pub const ADC_ISR_JEOS: u32 = ADC_ISR_JEOS_Msk;
pub const ADC_ISR_AWD1_Pos: u32 = 7;
pub const ADC_ISR_AWD1_Msk: u32 = 0x1 << ADC_ISR_AWD1_Pos;
pub const ADC_ISR_AWD1: u32 = ADC_ISR_AWD1_Msk;
pub const ADC_ISR_AWD2_Pos: u32 = 8;
pub const ADC_ISR_AWD2_Msk: u32 = 0x1 << ADC_ISR_AWD2_Pos;
pub const ADC_ISR_AWD2: u32 = ADC_ISR_AWD2_Msk;
pub const ADC_ISR_AWD3_Pos: u32 = 9;
pub const ADC_ISR_AWD3_Msk: u32 = 0x1 << ADC_ISR_AWD3_Pos;
pub const ADC_ISR_AWD3: u32 = ADC_ISR_AWD3_Msk;
pub const ADC_ISR_JQOVF_Pos: u32 = 10;
pub const ADC_ISR_JQOVF_Msk: u32 = 0x1 << ADC_ISR_JQOVF_Pos;
pub const ADC_ISR_JQOVF: u32 = ADC_ISR_JQOVF_Msk;
pub const ADC_IER_ADRDYIE_Pos: u32 = 0;
pub const ADC_IER_ADRDYIE_Msk: u32 = 0x1 << ADC_IER_ADRDYIE_Pos;
pub const ADC_IER_ADRDYIE: u32 = ADC_IER_ADRDYIE_Msk;
pub const ADC_IER_EOSMPIE_Pos: u32 = 1;
pub const ADC_IER_EOSMPIE_Msk: u32 = 0x1 << ADC_IER_EOSMPIE_Pos;
pub const ADC_IER_EOSMPIE: u32 = ADC_IER_EOSMPIE_Msk;
pub const ADC_IER_EOCIE_Pos: u32 = 2;
pub const ADC_IER_EOCIE_Msk: u32 = 0x1 << ADC_IER_EOCIE_Pos;
pub const ADC_IER_EOCIE: u32 = ADC_IER_EOCIE_Msk;
pub const ADC_IER_EOSIE_Pos: u32 = 3;
pub const ADC_IER_EOSIE_Msk: u32 = 0x1 << ADC_IER_EOSIE_Pos;
pub const ADC_IER_EOSIE: u32 = ADC_IER_EOSIE_Msk;
pub const ADC_IER_OVRIE_Pos: u32 = 4;
pub const ADC_IER_OVRIE_Msk: u32 = 0x1 << ADC_IER_OVRIE_Pos;
pub const ADC_IER_OVRIE: u32 = ADC_IER_OVRIE_Msk;
pub const ADC_IER_JEOCIE_Pos: u32 = 5;
pub const ADC_IER_JEOCIE_Msk: u32 = 0x1 << ADC_IER_JEOCIE_Pos;
pub const ADC_IER_JEOCIE: u32 = ADC_IER_JEOCIE_Msk;
pub const ADC_IER_JEOSIE_Pos: u32 = 6;
pub const ADC_IER_JEOSIE_Msk: u32 = 0x1 << ADC_IER_JEOSIE_Pos;
pub const ADC_IER_JEOSIE: u32 = ADC_IER_JEOSIE_Msk;
pub const ADC_IER_AWD1IE_Pos: u32 = 7;
pub const ADC_IER_AWD1IE_Msk: u32 = 0x1 << ADC_IER_AWD1IE_Pos;
pub const ADC_IER_AWD1IE: u32 = ADC_IER_AWD1IE_Msk;
pub const ADC_IER_AWD2IE_Pos: u32 = 8;
pub const ADC_IER_AWD2IE_Msk: u32 = 0x1 << ADC_IER_AWD2IE_Pos;
pub const ADC_IER_AWD2IE: u32 = ADC_IER_AWD2IE_Msk;
pub const ADC_IER_AWD3IE_Pos: u32 = 9;
pub const ADC_IER_AWD3IE_Msk: u32 = 0x1 << ADC_IER_AWD3IE_Pos;
pub const ADC_IER_AWD3IE: u32 = ADC_IER_AWD3IE_Msk;
pub const ADC_IER_JQOVFIE_Pos: u32 = 10;
pub const ADC_IER_JQOVFIE_Msk: u32 = 0x1 << ADC_IER_JQOVFIE_Pos;
pub const ADC_IER_JQOVFIE: u32 = ADC_IER_JQOVFIE_Msk;
pub const ADC_CR_ADEN_Pos: u32 = 0;
pub const ADC_CR_ADEN_Msk: u32 = 0x1 << ADC_CR_ADEN_Pos;
pub const ADC_CR_ADEN: u32 = ADC_CR_ADEN_Msk;
pub const ADC_CR_ADDIS_Pos: u32 = 1;
pub const ADC_CR_ADDIS_Msk: u32 = 0x1 << ADC_CR_ADDIS_Pos;
pub const ADC_CR_ADDIS: u32 = ADC_CR_ADDIS_Msk;
pub const ADC_CR_ADSTART_Pos: u32 = 2;
pub const ADC_CR_ADSTART_Msk: u32 = 0x1 << ADC_CR_ADSTART_Pos;
pub const ADC_CR_ADSTART: u32 = ADC_CR_ADSTART_Msk;
pub const ADC_CR_JADSTART_Pos: u32 = 3;
pub const ADC_CR_JADSTART_Msk: u32 = 0x1 << ADC_CR_JADSTART_Pos;
pub const ADC_CR_JADSTART: u32 = ADC_CR_JADSTART_Msk;
pub const ADC_CR_ADSTP_Pos: u32 = 4;
pub const ADC_CR_ADSTP_Msk: u32 = 0x1 << ADC_CR_ADSTP_Pos;
pub const ADC_CR_ADSTP: u32 = ADC_CR_ADSTP_Msk;
pub const ADC_CR_JADSTP_Pos: u32 = 5;
pub const ADC_CR_JADSTP_Msk: u32 = 0x1 << ADC_CR_JADSTP_Pos;
pub const ADC_CR_JADSTP: u32 = ADC_CR_JADSTP_Msk;
pub const ADC_CR_ADVREGEN_Pos: u32 = 28;
pub const ADC_CR_ADVREGEN_Msk: u32 = 0x1 << ADC_CR_ADVREGEN_Pos;
pub const ADC_CR_ADVREGEN: u32 = ADC_CR_ADVREGEN_Msk;
pub const ADC_CR_DEEPPWD_Pos: u32 = 29;
pub const ADC_CR_DEEPPWD_Msk: u32 = 0x1 << ADC_CR_DEEPPWD_Pos;
pub const ADC_CR_DEEPPWD: u32 = ADC_CR_DEEPPWD_Msk;
pub const ADC_CR_ADCALDIF_Pos: u32 = 30;
pub const ADC_CR_ADCALDIF_Msk: u32 = 0x1 << ADC_CR_ADCALDIF_Pos;
pub const ADC_CR_ADCALDIF: u32 = ADC_CR_ADCALDIF_Msk;
pub const ADC_CR_ADCAL_Pos: u32 = 31;
pub const ADC_CR_ADCAL_Msk: u32 = 0x1 << ADC_CR_ADCAL_Pos;
pub const ADC_CR_ADCAL: u32 = ADC_CR_ADCAL_Msk;
pub const ADC_CFGR_DMAEN_Pos: u32 = 0;
pub const ADC_CFGR_DMAEN_Msk: u32 = 0x1 << ADC_CFGR_DMAEN_Pos;
pub const ADC_CFGR_DMAEN: u32 = ADC_CFGR_DMAEN_Msk;
pub const ADC_CFGR_DMACFG_Pos: u32 = 1;
pub const ADC_CFGR_DMACFG_Msk: u32 = 0x1 << ADC_CFGR_DMACFG_Pos;
pub const ADC_CFGR_DMACFG: u32 = ADC_CFGR_DMACFG_Msk;
pub const ADC_CFGR_DFSDMCFG_Pos: u32 = 2;
pub const ADC_CFGR_DFSDMCFG_Msk: u32 = 0x1 << ADC_CFGR_DFSDMCFG_Pos;
pub const ADC_CFGR_DFSDMCFG: u32 = ADC_CFGR_DFSDMCFG_Msk;
pub const ADC_CFGR_RES_Pos: u32 = 3;
pub const ADC_CFGR_RES_Msk: u32 = 0x3 << ADC_CFGR_RES_Pos;
pub const ADC_CFGR_RES: u32 = ADC_CFGR_RES_Msk;
pub const ADC_CFGR_RES_0: u32 = 0x1 << ADC_CFGR_RES_Pos;
pub const ADC_CFGR_RES_1: u32 = 0x2 << ADC_CFGR_RES_Pos;
pub const ADC_CFGR_ALIGN_Pos: u32 = 5;
pub const ADC_CFGR_ALIGN_Msk: u32 = 0x1 << ADC_CFGR_ALIGN_Pos;
pub const ADC_CFGR_ALIGN: u32 = ADC_CFGR_ALIGN_Msk;
pub const ADC_CFGR_EXTSEL_Pos: u32 = 6;
pub const ADC_CFGR_EXTSEL_Msk: u32 = 0xF << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL: u32 = ADC_CFGR_EXTSEL_Msk;
pub const ADC_CFGR_EXTSEL_0: u32 = 0x1 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL_1: u32 = 0x2 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL_2: u32 = 0x4 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL_3: u32 = 0x8 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTEN_Pos: u32 = 10;
pub const ADC_CFGR_EXTEN_Msk: u32 = 0x3 << ADC_CFGR_EXTEN_Pos;
pub const ADC_CFGR_EXTEN: u32 = ADC_CFGR_EXTEN_Msk;
pub const ADC_CFGR_EXTEN_0: u32 = 0x1 << ADC_CFGR_EXTEN_Pos;
pub const ADC_CFGR_EXTEN_1: u32 = 0x2 << ADC_CFGR_EXTEN_Pos;
pub const ADC_CFGR_OVRMOD_Pos: u32 = 12;
pub const ADC_CFGR_OVRMOD_Msk: u32 = 0x1 << ADC_CFGR_OVRMOD_Pos;
pub const ADC_CFGR_OVRMOD: u32 = ADC_CFGR_OVRMOD_Msk;
pub const ADC_CFGR_CONT_Pos: u32 = 13;
pub const ADC_CFGR_CONT_Msk: u32 = 0x1 << ADC_CFGR_CONT_Pos;
pub const ADC_CFGR_CONT: u32 = ADC_CFGR_CONT_Msk;
pub const ADC_CFGR_AUTDLY_Pos: u32 = 14;
pub const ADC_CFGR_AUTDLY_Msk: u32 = 0x1 << ADC_CFGR_AUTDLY_Pos;
pub const ADC_CFGR_AUTDLY: u32 = ADC_CFGR_AUTDLY_Msk;
pub const ADC_CFGR_DISCEN_Pos: u32 = 16;
pub const ADC_CFGR_DISCEN_Msk: u32 = 0x1 << ADC_CFGR_DISCEN_Pos;
pub const ADC_CFGR_DISCEN: u32 = ADC_CFGR_DISCEN_Msk;
pub const ADC_CFGR_DISCNUM_Pos: u32 = 17;
pub const ADC_CFGR_DISCNUM_Msk: u32 = 0x7 << ADC_CFGR_DISCNUM_Pos;
pub const ADC_CFGR_DISCNUM: u32 = ADC_CFGR_DISCNUM_Msk;
pub const ADC_CFGR_DISCNUM_0: u32 = 0x1 << ADC_CFGR_DISCNUM_Pos;
pub const ADC_CFGR_DISCNUM_1: u32 = 0x2 << ADC_CFGR_DISCNUM_Pos;
pub const ADC_CFGR_DISCNUM_2: u32 = 0x4 << ADC_CFGR_DISCNUM_Pos;
pub const ADC_CFGR_JDISCEN_Pos: u32 = 20;
pub const ADC_CFGR_JDISCEN_Msk: u32 = 0x1 << ADC_CFGR_JDISCEN_Pos;
pub const ADC_CFGR_JDISCEN: u32 = ADC_CFGR_JDISCEN_Msk;
pub const ADC_CFGR_JQM_Pos: u32 = 21;
pub const ADC_CFGR_JQM_Msk: u32 = 0x1 << ADC_CFGR_JQM_Pos;
pub const ADC_CFGR_JQM: u32 = ADC_CFGR_JQM_Msk;
pub const ADC_CFGR_AWD1SGL_Pos: u32 = 22;
pub const ADC_CFGR_AWD1SGL_Msk: u32 = 0x1 << ADC_CFGR_AWD1SGL_Pos;
pub const ADC_CFGR_AWD1SGL: u32 = ADC_CFGR_AWD1SGL_Msk;
pub const ADC_CFGR_AWD1EN_Pos: u32 = 23;
pub const ADC_CFGR_AWD1EN_Msk: u32 = 0x1 << ADC_CFGR_AWD1EN_Pos;
pub const ADC_CFGR_AWD1EN: u32 = ADC_CFGR_AWD1EN_Msk;
pub const ADC_CFGR_JAWD1EN_Pos: u32 = 24;
pub const ADC_CFGR_JAWD1EN_Msk: u32 = 0x1 << ADC_CFGR_JAWD1EN_Pos;
pub const ADC_CFGR_JAWD1EN: u32 = ADC_CFGR_JAWD1EN_Msk;
pub const ADC_CFGR_JAUTO_Pos: u32 = 25;
pub const ADC_CFGR_JAUTO_Msk: u32 = 0x1 << ADC_CFGR_JAUTO_Pos;
pub const ADC_CFGR_JAUTO: u32 = ADC_CFGR_JAUTO_Msk;
pub const ADC_CFGR_AWD1CH_Pos: u32 = 26;
pub const ADC_CFGR_AWD1CH_Msk: u32 = 0x1F << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH: u32 = ADC_CFGR_AWD1CH_Msk;
pub const ADC_CFGR_AWD1CH_0: u32 = 0x01 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH_1: u32 = 0x02 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH_2: u32 = 0x04 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH_3: u32 = 0x08 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH_4: u32 = 0x10 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_JQDIS_Pos: u32 = 31;
pub const ADC_CFGR_JQDIS_Msk: u32 = 0x1 << ADC_CFGR_JQDIS_Pos;
pub const ADC_CFGR_JQDIS: u32 = ADC_CFGR_JQDIS_Msk;
pub const ADC_CFGR2_ROVSE_Pos: u32 = 0;
pub const ADC_CFGR2_ROVSE_Msk: u32 = 0x1 << ADC_CFGR2_ROVSE_Pos;
pub const ADC_CFGR2_ROVSE: u32 = ADC_CFGR2_ROVSE_Msk;
pub const ADC_CFGR2_JOVSE_Pos: u32 = 1;
pub const ADC_CFGR2_JOVSE_Msk: u32 = 0x1 << ADC_CFGR2_JOVSE_Pos;
pub const ADC_CFGR2_JOVSE: u32 = ADC_CFGR2_JOVSE_Msk;
pub const ADC_CFGR2_OVSR_Pos: u32 = 2;
pub const ADC_CFGR2_OVSR_Msk: u32 = 0x7 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR: u32 = ADC_CFGR2_OVSR_Msk;
pub const ADC_CFGR2_OVSR_0: u32 = 0x1 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR_1: u32 = 0x2 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR_2: u32 = 0x4 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSS_Pos: u32 = 5;
pub const ADC_CFGR2_OVSS_Msk: u32 = 0xF << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_OVSS: u32 = ADC_CFGR2_OVSS_Msk;
pub const ADC_CFGR2_OVSS_0: u32 = 0x1 << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_OVSS_1: u32 = 0x2 << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_OVSS_2: u32 = 0x4 << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_OVSS_3: u32 = 0x8 << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_TROVS_Pos: u32 = 9;
pub const ADC_CFGR2_TROVS_Msk: u32 = 0x1 << ADC_CFGR2_TROVS_Pos;
pub const ADC_CFGR2_TROVS: u32 = ADC_CFGR2_TROVS_Msk;
pub const ADC_CFGR2_ROVSM_Pos: u32 = 10;
pub const ADC_CFGR2_ROVSM_Msk: u32 = 0x1 << ADC_CFGR2_ROVSM_Pos;
pub const ADC_CFGR2_ROVSM: u32 = ADC_CFGR2_ROVSM_Msk;
pub const ADC_SMPR1_SMP0_Pos: u32 = 0;
pub const ADC_SMPR1_SMP0_Msk: u32 = 0x7 << ADC_SMPR1_SMP0_Pos;
pub const ADC_SMPR1_SMP0: u32 = ADC_SMPR1_SMP0_Msk;
pub const ADC_SMPR1_SMP0_0: u32 = 0x1 << ADC_SMPR1_SMP0_Pos;
pub const ADC_SMPR1_SMP0_1: u32 = 0x2 << ADC_SMPR1_SMP0_Pos;
pub const ADC_SMPR1_SMP0_2: u32 = 0x4 << ADC_SMPR1_SMP0_Pos;
pub const ADC_SMPR1_SMP1_Pos: u32 = 3;
pub const ADC_SMPR1_SMP1_Msk: u32 = 0x7 << ADC_SMPR1_SMP1_Pos;
pub const ADC_SMPR1_SMP1: u32 = ADC_SMPR1_SMP1_Msk;
pub const ADC_SMPR1_SMP1_0: u32 = 0x1 << ADC_SMPR1_SMP1_Pos;
pub const ADC_SMPR1_SMP1_1: u32 = 0x2 << ADC_SMPR1_SMP1_Pos;
pub const ADC_SMPR1_SMP1_2: u32 = 0x4 << ADC_SMPR1_SMP1_Pos;
pub const ADC_SMPR1_SMP2_Pos: u32 = 6;
pub const ADC_SMPR1_SMP2_Msk: u32 = 0x7 << ADC_SMPR1_SMP2_Pos;
pub const ADC_SMPR1_SMP2: u32 = ADC_SMPR1_SMP2_Msk;
pub const ADC_SMPR1_SMP2_0: u32 = 0x1 << ADC_SMPR1_SMP2_Pos;
pub const ADC_SMPR1_SMP2_1: u32 = 0x2 << ADC_SMPR1_SMP2_Pos;
pub const ADC_SMPR1_SMP2_2: u32 = 0x4 << ADC_SMPR1_SMP2_Pos;
pub const ADC_SMPR1_SMP3_Pos: u32 = 9;
pub const ADC_SMPR1_SMP3_Msk: u32 = 0x7 << ADC_SMPR1_SMP3_Pos;
pub const ADC_SMPR1_SMP3: u32 = ADC_SMPR1_SMP3_Msk;
pub const ADC_SMPR1_SMP3_0: u32 = 0x1 << ADC_SMPR1_SMP3_Pos;
pub const ADC_SMPR1_SMP3_1: u32 = 0x2 << ADC_SMPR1_SMP3_Pos;
pub const ADC_SMPR1_SMP3_2: u32 = 0x4 << ADC_SMPR1_SMP3_Pos;
pub const ADC_SMPR1_SMP4_Pos: u32 = 12;
pub const ADC_SMPR1_SMP4_Msk: u32 = 0x7 << ADC_SMPR1_SMP4_Pos;
pub const ADC_SMPR1_SMP4: u32 = ADC_SMPR1_SMP4_Msk;
pub const ADC_SMPR1_SMP4_0: u32 = 0x1 << ADC_SMPR1_SMP4_Pos;
pub const ADC_SMPR1_SMP4_1: u32 = 0x2 << ADC_SMPR1_SMP4_Pos;
pub const ADC_SMPR1_SMP4_2: u32 = 0x4 << ADC_SMPR1_SMP4_Pos;
pub const ADC_SMPR1_SMP5_Pos: u32 = 15;
pub const ADC_SMPR1_SMP5_Msk: u32 = 0x7 << ADC_SMPR1_SMP5_Pos;
pub const ADC_SMPR1_SMP5: u32 = ADC_SMPR1_SMP5_Msk;
pub const ADC_SMPR1_SMP5_0: u32 = 0x1 << ADC_SMPR1_SMP5_Pos;
pub const ADC_SMPR1_SMP5_1: u32 = 0x2 << ADC_SMPR1_SMP5_Pos;
pub const ADC_SMPR1_SMP5_2: u32 = 0x4 << ADC_SMPR1_SMP5_Pos;
pub const ADC_SMPR1_SMP6_Pos: u32 = 18;
pub const ADC_SMPR1_SMP6_Msk: u32 = 0x7 << ADC_SMPR1_SMP6_Pos;
pub const ADC_SMPR1_SMP6: u32 = ADC_SMPR1_SMP6_Msk;
pub const ADC_SMPR1_SMP6_0: u32 = 0x1 << ADC_SMPR1_SMP6_Pos;
pub const ADC_SMPR1_SMP6_1: u32 = 0x2 << ADC_SMPR1_SMP6_Pos;
pub const ADC_SMPR1_SMP6_2: u32 = 0x4 << ADC_SMPR1_SMP6_Pos;
pub const ADC_SMPR1_SMP7_Pos: u32 = 21;
pub const ADC_SMPR1_SMP7_Msk: u32 = 0x7 << ADC_SMPR1_SMP7_Pos;
pub const ADC_SMPR1_SMP7: u32 = ADC_SMPR1_SMP7_Msk;
pub const ADC_SMPR1_SMP7_0: u32 = 0x1 << ADC_SMPR1_SMP7_Pos;
pub const ADC_SMPR1_SMP7_1: u32 = 0x2 << ADC_SMPR1_SMP7_Pos;
pub const ADC_SMPR1_SMP7_2: u32 = 0x4 << ADC_SMPR1_SMP7_Pos;
pub const ADC_SMPR1_SMP8_Pos: u32 = 24;
pub const ADC_SMPR1_SMP8_Msk: u32 = 0x7 << ADC_SMPR1_SMP8_Pos;
pub const ADC_SMPR1_SMP8: u32 = ADC_SMPR1_SMP8_Msk;
pub const ADC_SMPR1_SMP8_0: u32 = 0x1 << ADC_SMPR1_SMP8_Pos;
pub const ADC_SMPR1_SMP8_1: u32 = 0x2 << ADC_SMPR1_SMP8_Pos;
pub const ADC_SMPR1_SMP8_2: u32 = 0x4 << ADC_SMPR1_SMP8_Pos;
pub const ADC_SMPR1_SMP9_Pos: u32 = 27;
pub const ADC_SMPR1_SMP9_Msk: u32 = 0x7 << ADC_SMPR1_SMP9_Pos;
pub const ADC_SMPR1_SMP9: u32 = ADC_SMPR1_SMP9_Msk;
pub const ADC_SMPR1_SMP9_0: u32 = 0x1 << ADC_SMPR1_SMP9_Pos;
pub const ADC_SMPR1_SMP9_1: u32 = 0x2 << ADC_SMPR1_SMP9_Pos;
pub const ADC_SMPR1_SMP9_2: u32 = 0x4 << ADC_SMPR1_SMP9_Pos;
pub const ADC_SMPR1_SMPPLUS_Pos: u32 = 31;
pub const ADC_SMPR1_SMPPLUS_Msk: u32 = 0x1 << ADC_SMPR1_SMPPLUS_Pos;
pub const ADC_SMPR1_SMPPLUS: u32 = ADC_SMPR1_SMPPLUS_Msk;
pub const ADC_SMPR2_SMP10_Pos: u32 = 0;
pub const ADC_SMPR2_SMP10_Msk: u32 = 0x7 << ADC_SMPR2_SMP10_Pos;
pub const ADC_SMPR2_SMP10: u32 = ADC_SMPR2_SMP10_Msk;
pub const ADC_SMPR2_SMP10_0: u32 = 0x1 << ADC_SMPR2_SMP10_Pos;
pub const ADC_SMPR2_SMP10_1: u32 = 0x2 << ADC_SMPR2_SMP10_Pos;
pub const ADC_SMPR2_SMP10_2: u32 = 0x4 << ADC_SMPR2_SMP10_Pos;
pub const ADC_SMPR2_SMP11_Pos: u32 = 3;
pub const ADC_SMPR2_SMP11_Msk: u32 = 0x7 << ADC_SMPR2_SMP11_Pos;
pub const ADC_SMPR2_SMP11: u32 = ADC_SMPR2_SMP11_Msk;
pub const ADC_SMPR2_SMP11_0: u32 = 0x1 << ADC_SMPR2_SMP11_Pos;
pub const ADC_SMPR2_SMP11_1: u32 = 0x2 << ADC_SMPR2_SMP11_Pos;
pub const ADC_SMPR2_SMP11_2: u32 = 0x4 << ADC_SMPR2_SMP11_Pos;
pub const ADC_SMPR2_SMP12_Pos: u32 = 6;
pub const ADC_SMPR2_SMP12_Msk: u32 = 0x7 << ADC_SMPR2_SMP12_Pos;
pub const ADC_SMPR2_SMP12: u32 = ADC_SMPR2_SMP12_Msk;
pub const ADC_SMPR2_SMP12_0: u32 = 0x1 << ADC_SMPR2_SMP12_Pos;
pub const ADC_SMPR2_SMP12_1: u32 = 0x2 << ADC_SMPR2_SMP12_Pos;
pub const ADC_SMPR2_SMP12_2: u32 = 0x4 << ADC_SMPR2_SMP12_Pos;
pub const ADC_SMPR2_SMP13_Pos: u32 = 9;
pub const ADC_SMPR2_SMP13_Msk: u32 = 0x7 << ADC_SMPR2_SMP13_Pos;
pub const ADC_SMPR2_SMP13: u32 = ADC_SMPR2_SMP13_Msk;
pub const ADC_SMPR2_SMP13_0: u32 = 0x1 << ADC_SMPR2_SMP13_Pos;
pub const ADC_SMPR2_SMP13_1: u32 = 0x2 << ADC_SMPR2_SMP13_Pos;
pub const ADC_SMPR2_SMP13_2: u32 = 0x4 << ADC_SMPR2_SMP13_Pos;
pub const ADC_SMPR2_SMP14_Pos: u32 = 12;
pub const ADC_SMPR2_SMP14_Msk: u32 = 0x7 << ADC_SMPR2_SMP14_Pos;
pub const ADC_SMPR2_SMP14: u32 = ADC_SMPR2_SMP14_Msk;
pub const ADC_SMPR2_SMP14_0: u32 = 0x1 << ADC_SMPR2_SMP14_Pos;
pub const ADC_SMPR2_SMP14_1: u32 = 0x2 << ADC_SMPR2_SMP14_Pos;
pub const ADC_SMPR2_SMP14_2: u32 = 0x4 << ADC_SMPR2_SMP14_Pos;
pub const ADC_SMPR2_SMP15_Pos: u32 = 15;
pub const ADC_SMPR2_SMP15_Msk: u32 = 0x7 << ADC_SMPR2_SMP15_Pos;
pub const ADC_SMPR2_SMP15: u32 = ADC_SMPR2_SMP15_Msk;
pub const ADC_SMPR2_SMP15_0: u32 = 0x1 << ADC_SMPR2_SMP15_Pos;
pub const ADC_SMPR2_SMP15_1: u32 = 0x2 << ADC_SMPR2_SMP15_Pos;
pub const ADC_SMPR2_SMP15_2: u32 = 0x4 << ADC_SMPR2_SMP15_Pos;
pub const ADC_SMPR2_SMP16_Pos: u32 = 18;
pub const ADC_SMPR2_SMP16_Msk: u32 = 0x7 << ADC_SMPR2_SMP16_Pos;
pub const ADC_SMPR2_SMP16: u32 = ADC_SMPR2_SMP16_Msk;
pub const ADC_SMPR2_SMP16_0: u32 = 0x1 << ADC_SMPR2_SMP16_Pos;
pub const ADC_SMPR2_SMP16_1: u32 = 0x2 << ADC_SMPR2_SMP16_Pos;
pub const ADC_SMPR2_SMP16_2: u32 = 0x4 << ADC_SMPR2_SMP16_Pos;
pub const ADC_SMPR2_SMP17_Pos: u32 = 21;
pub const ADC_SMPR2_SMP17_Msk: u32 = 0x7 << ADC_SMPR2_SMP17_Pos;
pub const ADC_SMPR2_SMP17: u32 = ADC_SMPR2_SMP17_Msk;
pub const ADC_SMPR2_SMP17_0: u32 = 0x1 << ADC_SMPR2_SMP17_Pos;
pub const ADC_SMPR2_SMP17_1: u32 = 0x2 << ADC_SMPR2_SMP17_Pos;
pub const ADC_SMPR2_SMP17_2: u32 = 0x4 << ADC_SMPR2_SMP17_Pos;
pub const ADC_SMPR2_SMP18_Pos: u32 = 24;
pub const ADC_SMPR2_SMP18_Msk: u32 = 0x7 << ADC_SMPR2_SMP18_Pos;
pub const ADC_SMPR2_SMP18: u32 = ADC_SMPR2_SMP18_Msk;
pub const ADC_SMPR2_SMP18_0: u32 = 0x1 << ADC_SMPR2_SMP18_Pos;
pub const ADC_SMPR2_SMP18_1: u32 = 0x2 << ADC_SMPR2_SMP18_Pos;
pub const ADC_SMPR2_SMP18_2: u32 = 0x4 << ADC_SMPR2_SMP18_Pos;
pub const ADC_TR1_LT1_Pos: u32 = 0;
pub const ADC_TR1_LT1_Msk: u32 = 0xFFF << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1: u32 = ADC_TR1_LT1_Msk;
pub const ADC_TR1_LT1_0: u32 = 0x001 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_1: u32 = 0x002 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_2: u32 = 0x004 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_3: u32 = 0x008 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_4: u32 = 0x010 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_5: u32 = 0x020 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_6: u32 = 0x040 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_7: u32 = 0x080 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_8: u32 = 0x100 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_9: u32 = 0x200 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_10: u32 = 0x400 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_11: u32 = 0x800 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_HT1_Pos: u32 = 16;
pub const ADC_TR1_HT1_Msk: u32 = 0xFFF << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1: u32 = ADC_TR1_HT1_Msk;
pub const ADC_TR1_HT1_0: u32 = 0x001 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_1: u32 = 0x002 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_2: u32 = 0x004 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_3: u32 = 0x008 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_4: u32 = 0x010 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_5: u32 = 0x020 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_6: u32 = 0x040 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_7: u32 = 0x080 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_8: u32 = 0x100 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_9: u32 = 0x200 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_10: u32 = 0x400 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_11: u32 = 0x800 << ADC_TR1_HT1_Pos;
pub const ADC_TR2_LT2_Pos: u32 = 0;
pub const ADC_TR2_LT2_Msk: u32 = 0xFF << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2: u32 = ADC_TR2_LT2_Msk;
pub const ADC_TR2_LT2_0: u32 = 0x01 << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2_1: u32 = 0x02 << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2_2: u32 = 0x04 << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2_3: u32 = 0x08 << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2_4: u32 = 0x10 << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2_5: u32 = 0x20 << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2_6: u32 = 0x40 << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2_7: u32 = 0x80 << ADC_TR2_LT2_Pos;
pub const ADC_TR2_HT2_Pos: u32 = 16;
pub const ADC_TR2_HT2_Msk: u32 = 0xFF << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2: u32 = ADC_TR2_HT2_Msk;
pub const ADC_TR2_HT2_0: u32 = 0x01 << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2_1: u32 = 0x02 << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2_2: u32 = 0x04 << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2_3: u32 = 0x08 << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2_4: u32 = 0x10 << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2_5: u32 = 0x20 << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2_6: u32 = 0x40 << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2_7: u32 = 0x80 << ADC_TR2_HT2_Pos;
pub const ADC_TR3_LT3_Pos: u32 = 0;
pub const ADC_TR3_LT3_Msk: u32 = 0xFF << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3: u32 = ADC_TR3_LT3_Msk;
pub const ADC_TR3_LT3_0: u32 = 0x01 << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3_1: u32 = 0x02 << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3_2: u32 = 0x04 << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3_3: u32 = 0x08 << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3_4: u32 = 0x10 << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3_5: u32 = 0x20 << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3_6: u32 = 0x40 << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3_7: u32 = 0x80 << ADC_TR3_LT3_Pos;
pub const ADC_TR3_HT3_Pos: u32 = 16;
pub const ADC_TR3_HT3_Msk: u32 = 0xFF << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3: u32 = ADC_TR3_HT3_Msk;
pub const ADC_TR3_HT3_0: u32 = 0x01 << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3_1: u32 = 0x02 << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3_2: u32 = 0x04 << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3_3: u32 = 0x08 << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3_4: u32 = 0x10 << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3_5: u32 = 0x20 << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3_6: u32 = 0x40 << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3_7: u32 = 0x80 << ADC_TR3_HT3_Pos;
pub const ADC_SQR1_L_Pos: u32 = 0;
pub const ADC_SQR1_L_Msk: u32 = 0xF << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L: u32 = ADC_SQR1_L_Msk;
pub const ADC_SQR1_L_0: u32 = 0x1 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_1: u32 = 0x2 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_2: u32 = 0x4 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_3: u32 = 0x8 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_SQ1_Pos: u32 = 6;
pub const ADC_SQR1_SQ1_Msk: u32 = 0x1F << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1: u32 = ADC_SQR1_SQ1_Msk;
pub const ADC_SQR1_SQ1_0: u32 = 0x01 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1_1: u32 = 0x02 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1_2: u32 = 0x04 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1_3: u32 = 0x08 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1_4: u32 = 0x10 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ2_Pos: u32 = 12;
pub const ADC_SQR1_SQ2_Msk: u32 = 0x1F << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2: u32 = ADC_SQR1_SQ2_Msk;
pub const ADC_SQR1_SQ2_0: u32 = 0x01 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2_1: u32 = 0x02 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2_2: u32 = 0x04 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2_3: u32 = 0x08 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2_4: u32 = 0x10 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ3_Pos: u32 = 18;
pub const ADC_SQR1_SQ3_Msk: u32 = 0x1F << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3: u32 = ADC_SQR1_SQ3_Msk;
pub const ADC_SQR1_SQ3_0: u32 = 0x01 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3_1: u32 = 0x02 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3_2: u32 = 0x04 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3_3: u32 = 0x08 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3_4: u32 = 0x10 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ4_Pos: u32 = 24;
pub const ADC_SQR1_SQ4_Msk: u32 = 0x1F << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4: u32 = ADC_SQR1_SQ4_Msk;
pub const ADC_SQR1_SQ4_0: u32 = 0x01 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4_1: u32 = 0x02 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4_2: u32 = 0x04 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4_3: u32 = 0x08 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4_4: u32 = 0x10 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR2_SQ5_Pos: u32 = 0;
pub const ADC_SQR2_SQ5_Msk: u32 = 0x1F << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5: u32 = ADC_SQR2_SQ5_Msk;
pub const ADC_SQR2_SQ5_0: u32 = 0x01 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5_1: u32 = 0x02 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5_2: u32 = 0x04 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5_3: u32 = 0x08 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5_4: u32 = 0x10 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ6_Pos: u32 = 6;
pub const ADC_SQR2_SQ6_Msk: u32 = 0x1F << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6: u32 = ADC_SQR2_SQ6_Msk;
pub const ADC_SQR2_SQ6_0: u32 = 0x01 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6_1: u32 = 0x02 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6_2: u32 = 0x04 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6_3: u32 = 0x08 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6_4: u32 = 0x10 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ7_Pos: u32 = 12;
pub const ADC_SQR2_SQ7_Msk: u32 = 0x1F << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7: u32 = ADC_SQR2_SQ7_Msk;
pub const ADC_SQR2_SQ7_0: u32 = 0x01 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_1: u32 = 0x02 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_2: u32 = 0x04 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_3: u32 = 0x08 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_4: u32 = 0x10 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ8_Pos: u32 = 18;
pub const ADC_SQR2_SQ8_Msk: u32 = 0x1F << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8: u32 = ADC_SQR2_SQ8_Msk;
pub const ADC_SQR2_SQ8_0: u32 = 0x01 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_1: u32 = 0x02 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_2: u32 = 0x04 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_3: u32 = 0x08 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_4: u32 = 0x10 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ9_Pos: u32 = 24;
pub const ADC_SQR2_SQ9_Msk: u32 = 0x1F << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9: u32 = ADC_SQR2_SQ9_Msk;
pub const ADC_SQR2_SQ9_0: u32 = 0x01 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_1: u32 = 0x02 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_2: u32 = 0x04 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_3: u32 = 0x08 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_4: u32 = 0x10 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR3_SQ10_Pos: u32 = 0;
pub const ADC_SQR3_SQ10_Msk: u32 = 0x1F << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10: u32 = ADC_SQR3_SQ10_Msk;
pub const ADC_SQR3_SQ10_0: u32 = 0x01 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10_1: u32 = 0x02 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10_2: u32 = 0x04 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10_3: u32 = 0x08 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10_4: u32 = 0x10 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ11_Pos: u32 = 6;
pub const ADC_SQR3_SQ11_Msk: u32 = 0x1F << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11: u32 = ADC_SQR3_SQ11_Msk;
pub const ADC_SQR3_SQ11_0: u32 = 0x01 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11_1: u32 = 0x02 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11_2: u32 = 0x04 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11_3: u32 = 0x08 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11_4: u32 = 0x10 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ12_Pos: u32 = 12;
pub const ADC_SQR3_SQ12_Msk: u32 = 0x1F << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12: u32 = ADC_SQR3_SQ12_Msk;
pub const ADC_SQR3_SQ12_0: u32 = 0x01 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12_1: u32 = 0x02 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12_2: u32 = 0x04 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12_3: u32 = 0x08 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12_4: u32 = 0x10 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ13_Pos: u32 = 18;
pub const ADC_SQR3_SQ13_Msk: u32 = 0x1F << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13: u32 = ADC_SQR3_SQ13_Msk;
pub const ADC_SQR3_SQ13_0: u32 = 0x01 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13_1: u32 = 0x02 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13_2: u32 = 0x04 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13_3: u32 = 0x08 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13_4: u32 = 0x10 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ14_Pos: u32 = 24;
pub const ADC_SQR3_SQ14_Msk: u32 = 0x1F << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14: u32 = ADC_SQR3_SQ14_Msk;
pub const ADC_SQR3_SQ14_0: u32 = 0x01 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14_1: u32 = 0x02 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14_2: u32 = 0x04 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14_3: u32 = 0x08 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14_4: u32 = 0x10 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR4_SQ15_Pos: u32 = 0;
pub const ADC_SQR4_SQ15_Msk: u32 = 0x1F << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15: u32 = ADC_SQR4_SQ15_Msk;
pub const ADC_SQR4_SQ15_0: u32 = 0x01 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15_1: u32 = 0x02 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15_2: u32 = 0x04 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15_3: u32 = 0x08 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15_4: u32 = 0x10 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ16_Pos: u32 = 6;
pub const ADC_SQR4_SQ16_Msk: u32 = 0x1F << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16: u32 = ADC_SQR4_SQ16_Msk;
pub const ADC_SQR4_SQ16_0: u32 = 0x01 << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16_1: u32 = 0x02 << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16_2: u32 = 0x04 << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16_3: u32 = 0x08 << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16_4: u32 = 0x10 << ADC_SQR4_SQ16_Pos;
pub const ADC_DR_RDATA_Pos: u32 = 0;
pub const ADC_DR_RDATA_Msk: u32 = 0xFFFF << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA: u32 = ADC_DR_RDATA_Msk;
pub const ADC_DR_RDATA_0: u32 = 0x0001 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_1: u32 = 0x0002 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_2: u32 = 0x0004 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_3: u32 = 0x0008 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_4: u32 = 0x0010 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_5: u32 = 0x0020 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_6: u32 = 0x0040 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_7: u32 = 0x0080 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_8: u32 = 0x0100 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_9: u32 = 0x0200 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_10: u32 = 0x0400 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_11: u32 = 0x0800 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_12: u32 = 0x1000 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_13: u32 = 0x2000 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_14: u32 = 0x4000 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_15: u32 = 0x8000 << ADC_DR_RDATA_Pos;
pub const ADC_JSQR_JL_Pos: u32 = 0;
pub const ADC_JSQR_JL_Msk: u32 = 0x3 << ADC_JSQR_JL_Pos;
pub const ADC_JSQR_JL: u32 = ADC_JSQR_JL_Msk;
pub const ADC_JSQR_JL_0: u32 = 0x1 << ADC_JSQR_JL_Pos;
pub const ADC_JSQR_JL_1: u32 = 0x2 << ADC_JSQR_JL_Pos;
pub const ADC_JSQR_JEXTSEL_Pos: u32 = 2;
pub const ADC_JSQR_JEXTSEL_Msk: u32 = 0xF << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL: u32 = ADC_JSQR_JEXTSEL_Msk;
pub const ADC_JSQR_JEXTSEL_0: u32 = 0x1 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL_1: u32 = 0x2 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL_2: u32 = 0x4 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL_3: u32 = 0x8 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTEN_Pos: u32 = 6;
pub const ADC_JSQR_JEXTEN_Msk: u32 = 0x3 << ADC_JSQR_JEXTEN_Pos;
pub const ADC_JSQR_JEXTEN: u32 = ADC_JSQR_JEXTEN_Msk;
pub const ADC_JSQR_JEXTEN_0: u32 = 0x1 << ADC_JSQR_JEXTEN_Pos;
pub const ADC_JSQR_JEXTEN_1: u32 = 0x2 << ADC_JSQR_JEXTEN_Pos;
pub const ADC_JSQR_JSQ1_Pos: u32 = 8;
pub const ADC_JSQR_JSQ1_Msk: u32 = 0x1F << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1: u32 = ADC_JSQR_JSQ1_Msk;
pub const ADC_JSQR_JSQ1_0: u32 = 0x01 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_1: u32 = 0x02 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_2: u32 = 0x04 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_3: u32 = 0x08 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_4: u32 = 0x10 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ2_Pos: u32 = 14;
pub const ADC_JSQR_JSQ2_Msk: u32 = 0x1F << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2: u32 = ADC_JSQR_JSQ2_Msk;
pub const ADC_JSQR_JSQ2_0: u32 = 0x01 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_1: u32 = 0x02 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_2: u32 = 0x04 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_3: u32 = 0x08 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_4: u32 = 0x10 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ3_Pos: u32 = 20;
pub const ADC_JSQR_JSQ3_Msk: u32 = 0x1F << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3: u32 = ADC_JSQR_JSQ3_Msk;
pub const ADC_JSQR_JSQ3_0: u32 = 0x01 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_1: u32 = 0x02 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_2: u32 = 0x04 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_3: u32 = 0x08 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_4: u32 = 0x10 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ4_Pos: u32 = 26;
pub const ADC_JSQR_JSQ4_Msk: u32 = 0x1F << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4: u32 = ADC_JSQR_JSQ4_Msk;
pub const ADC_JSQR_JSQ4_0: u32 = 0x01 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_1: u32 = 0x02 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_2: u32 = 0x04 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_3: u32 = 0x08 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_4: u32 = 0x10 << ADC_JSQR_JSQ4_Pos;
pub const ADC_OFR1_OFFSET1_Pos: u32 = 0;
pub const ADC_OFR1_OFFSET1_Msk: u32 = 0xFFF << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1: u32 = ADC_OFR1_OFFSET1_Msk;
pub const ADC_OFR1_OFFSET1_0: u32 = 0x001 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_1: u32 = 0x002 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_2: u32 = 0x004 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_3: u32 = 0x008 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_4: u32 = 0x010 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_5: u32 = 0x020 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_6: u32 = 0x040 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_7: u32 = 0x080 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_8: u32 = 0x100 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_9: u32 = 0x200 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_10: u32 = 0x400 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_11: u32 = 0x800 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_CH_Pos: u32 = 26;
pub const ADC_OFR1_OFFSET1_CH_Msk: u32 = 0x1F << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH: u32 = ADC_OFR1_OFFSET1_CH_Msk;
pub const ADC_OFR1_OFFSET1_CH_0: u32 = 0x01 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH_1: u32 = 0x02 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH_2: u32 = 0x04 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH_3: u32 = 0x08 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH_4: u32 = 0x10 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_EN_Pos: u32 = 31;
pub const ADC_OFR1_OFFSET1_EN_Msk: u32 = 0x1 << ADC_OFR1_OFFSET1_EN_Pos;
pub const ADC_OFR1_OFFSET1_EN: u32 = ADC_OFR1_OFFSET1_EN_Msk;
pub const ADC_OFR2_OFFSET2_Pos: u32 = 0;
pub const ADC_OFR2_OFFSET2_Msk: u32 = 0xFFF << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2: u32 = ADC_OFR2_OFFSET2_Msk;
pub const ADC_OFR2_OFFSET2_0: u32 = 0x001 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_1: u32 = 0x002 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_2: u32 = 0x004 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_3: u32 = 0x008 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_4: u32 = 0x010 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_5: u32 = 0x020 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_6: u32 = 0x040 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_7: u32 = 0x080 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_8: u32 = 0x100 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_9: u32 = 0x200 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_10: u32 = 0x400 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_11: u32 = 0x800 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_CH_Pos: u32 = 26;
pub const ADC_OFR2_OFFSET2_CH_Msk: u32 = 0x1F << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH: u32 = ADC_OFR2_OFFSET2_CH_Msk;
pub const ADC_OFR2_OFFSET2_CH_0: u32 = 0x01 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH_1: u32 = 0x02 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH_2: u32 = 0x04 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH_3: u32 = 0x08 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH_4: u32 = 0x10 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_EN_Pos: u32 = 31;
pub const ADC_OFR2_OFFSET2_EN_Msk: u32 = 0x1 << ADC_OFR2_OFFSET2_EN_Pos;
pub const ADC_OFR2_OFFSET2_EN: u32 = ADC_OFR2_OFFSET2_EN_Msk;
pub const ADC_OFR3_OFFSET3_Pos: u32 = 0;
pub const ADC_OFR3_OFFSET3_Msk: u32 = 0xFFF << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3: u32 = ADC_OFR3_OFFSET3_Msk;
pub const ADC_OFR3_OFFSET3_0: u32 = 0x001 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_1: u32 = 0x002 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_2: u32 = 0x004 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_3: u32 = 0x008 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_4: u32 = 0x010 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_5: u32 = 0x020 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_6: u32 = 0x040 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_7: u32 = 0x080 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_8: u32 = 0x100 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_9: u32 = 0x200 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_10: u32 = 0x400 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_11: u32 = 0x800 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_CH_Pos: u32 = 26;
pub const ADC_OFR3_OFFSET3_CH_Msk: u32 = 0x1F << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH: u32 = ADC_OFR3_OFFSET3_CH_Msk;
pub const ADC_OFR3_OFFSET3_CH_0: u32 = 0x01 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH_1: u32 = 0x02 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH_2: u32 = 0x04 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH_3: u32 = 0x08 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH_4: u32 = 0x10 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_EN_Pos: u32 = 31;
pub const ADC_OFR3_OFFSET3_EN_Msk: u32 = 0x1 << ADC_OFR3_OFFSET3_EN_Pos;
pub const ADC_OFR3_OFFSET3_EN: u32 = ADC_OFR3_OFFSET3_EN_Msk;
pub const ADC_OFR4_OFFSET4_Pos: u32 = 0;
pub const ADC_OFR4_OFFSET4_Msk: u32 = 0xFFF << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4: u32 = ADC_OFR4_OFFSET4_Msk;
pub const ADC_OFR4_OFFSET4_0: u32 = 0x001 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_1: u32 = 0x002 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_2: u32 = 0x004 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_3: u32 = 0x008 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_4: u32 = 0x010 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_5: u32 = 0x020 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_6: u32 = 0x040 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_7: u32 = 0x080 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_8: u32 = 0x100 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_9: u32 = 0x200 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_10: u32 = 0x400 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_11: u32 = 0x800 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_CH_Pos: u32 = 26;
pub const ADC_OFR4_OFFSET4_CH_Msk: u32 = 0x1F << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH: u32 = ADC_OFR4_OFFSET4_CH_Msk;
pub const ADC_OFR4_OFFSET4_CH_0: u32 = 0x01 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH_1: u32 = 0x02 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH_2: u32 = 0x04 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH_3: u32 = 0x08 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH_4: u32 = 0x10 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_EN_Pos: u32 = 31;
pub const ADC_OFR4_OFFSET4_EN_Msk: u32 = 0x1 << ADC_OFR4_OFFSET4_EN_Pos;
pub const ADC_OFR4_OFFSET4_EN: u32 = ADC_OFR4_OFFSET4_EN_Msk;
pub const ADC_JDR1_JDATA_Pos: u32 = 0;
pub const ADC_JDR1_JDATA_Msk: u32 = 0xFFFF << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA: u32 = ADC_JDR1_JDATA_Msk;
pub const ADC_JDR1_JDATA_0: u32 = 0x0001 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_1: u32 = 0x0002 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_2: u32 = 0x0004 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_3: u32 = 0x0008 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_4: u32 = 0x0010 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_5: u32 = 0x0020 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_6: u32 = 0x0040 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_7: u32 = 0x0080 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_8: u32 = 0x0100 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_9: u32 = 0x0200 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_10: u32 = 0x0400 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_11: u32 = 0x0800 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_12: u32 = 0x1000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_13: u32 = 0x2000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_14: u32 = 0x4000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_15: u32 = 0x8000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR2_JDATA_Pos: u32 = 0;
pub const ADC_JDR2_JDATA_Msk: u32 = 0xFFFF << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA: u32 = ADC_JDR2_JDATA_Msk;
pub const ADC_JDR2_JDATA_0: u32 = 0x0001 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_1: u32 = 0x0002 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_2: u32 = 0x0004 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_3: u32 = 0x0008 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_4: u32 = 0x0010 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_5: u32 = 0x0020 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_6: u32 = 0x0040 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_7: u32 = 0x0080 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_8: u32 = 0x0100 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_9: u32 = 0x0200 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_10: u32 = 0x0400 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_11: u32 = 0x0800 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_12: u32 = 0x1000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_13: u32 = 0x2000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_14: u32 = 0x4000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_15: u32 = 0x8000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR3_JDATA_Pos: u32 = 0;
pub const ADC_JDR3_JDATA_Msk: u32 = 0xFFFF << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA: u32 = ADC_JDR3_JDATA_Msk;
pub const ADC_JDR3_JDATA_0: u32 = 0x0001 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_1: u32 = 0x0002 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_2: u32 = 0x0004 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_3: u32 = 0x0008 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_4: u32 = 0x0010 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_5: u32 = 0x0020 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_6: u32 = 0x0040 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_7: u32 = 0x0080 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_8: u32 = 0x0100 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_9: u32 = 0x0200 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_10: u32 = 0x0400 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_11: u32 = 0x0800 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_12: u32 = 0x1000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_13: u32 = 0x2000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_14: u32 = 0x4000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_15: u32 = 0x8000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR4_JDATA_Pos: u32 = 0;
pub const ADC_JDR4_JDATA_Msk: u32 = 0xFFFF << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA: u32 = ADC_JDR4_JDATA_Msk;
pub const ADC_JDR4_JDATA_0: u32 = 0x0001 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_1: u32 = 0x0002 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_2: u32 = 0x0004 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_3: u32 = 0x0008 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_4: u32 = 0x0010 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_5: u32 = 0x0020 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_6: u32 = 0x0040 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_7: u32 = 0x0080 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_8: u32 = 0x0100 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_9: u32 = 0x0200 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_10: u32 = 0x0400 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_11: u32 = 0x0800 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_12: u32 = 0x1000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_13: u32 = 0x2000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_14: u32 = 0x4000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_15: u32 = 0x8000 << ADC_JDR4_JDATA_Pos;
pub const ADC_AWD2CR_AWD2CH_Pos: u32 = 0;
pub const ADC_AWD2CR_AWD2CH_Msk: u32 = 0x7FFFF << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH: u32 = ADC_AWD2CR_AWD2CH_Msk;
pub const ADC_AWD2CR_AWD2CH_0: u32 = 0x00001 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_1: u32 = 0x00002 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_2: u32 = 0x00004 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_3: u32 = 0x00008 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_4: u32 = 0x00010 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_5: u32 = 0x00020 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_6: u32 = 0x00040 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_7: u32 = 0x00080 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_8: u32 = 0x00100 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_9: u32 = 0x00200 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_10: u32 = 0x00400 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_11: u32 = 0x00800 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_12: u32 = 0x01000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_13: u32 = 0x02000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_14: u32 = 0x04000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_15: u32 = 0x08000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_16: u32 = 0x10000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_17: u32 = 0x20000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_18: u32 = 0x40000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD3CR_AWD3CH_Pos: u32 = 0;
pub const ADC_AWD3CR_AWD3CH_Msk: u32 = 0x7FFFF << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH: u32 = ADC_AWD3CR_AWD3CH_Msk;
pub const ADC_AWD3CR_AWD3CH_0: u32 = 0x00001 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_1: u32 = 0x00002 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_2: u32 = 0x00004 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_3: u32 = 0x00008 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_4: u32 = 0x00010 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_5: u32 = 0x00020 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_6: u32 = 0x00040 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_7: u32 = 0x00080 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_8: u32 = 0x00100 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_9: u32 = 0x00200 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_10: u32 = 0x00400 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_11: u32 = 0x00800 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_12: u32 = 0x01000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_13: u32 = 0x02000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_14: u32 = 0x04000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_15: u32 = 0x08000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_16: u32 = 0x10000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_17: u32 = 0x20000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_18: u32 = 0x40000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_DIFSEL_DIFSEL_Pos: u32 = 0;
pub const ADC_DIFSEL_DIFSEL_Msk: u32 = 0x7FFFF << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL: u32 = ADC_DIFSEL_DIFSEL_Msk;
pub const ADC_DIFSEL_DIFSEL_0: u32 = 0x00001 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_1: u32 = 0x00002 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_2: u32 = 0x00004 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_3: u32 = 0x00008 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_4: u32 = 0x00010 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_5: u32 = 0x00020 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_6: u32 = 0x00040 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_7: u32 = 0x00080 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_8: u32 = 0x00100 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_9: u32 = 0x00200 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_10: u32 = 0x00400 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_11: u32 = 0x00800 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_12: u32 = 0x01000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_13: u32 = 0x02000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_14: u32 = 0x04000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_15: u32 = 0x08000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_16: u32 = 0x10000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_17: u32 = 0x20000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_18: u32 = 0x40000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_CALFACT_CALFACT_S_Pos: u32 = 0;
pub const ADC_CALFACT_CALFACT_S_Msk: u32 = 0x7F << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S: u32 = ADC_CALFACT_CALFACT_S_Msk;
pub const ADC_CALFACT_CALFACT_S_0: u32 = 0x01 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_1: u32 = 0x02 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_2: u32 = 0x04 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_3: u32 = 0x08 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_4: u32 = 0x10 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_5: u32 = 0x20 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_6: u32 = 0x40 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_D_Pos: u32 = 16;
pub const ADC_CALFACT_CALFACT_D_Msk: u32 = 0x7F << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D: u32 = ADC_CALFACT_CALFACT_D_Msk;
pub const ADC_CALFACT_CALFACT_D_0: u32 = 0x01 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_1: u32 = 0x02 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_2: u32 = 0x04 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_3: u32 = 0x08 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_4: u32 = 0x10 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_5: u32 = 0x20 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_6: u32 = 0x40 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CSR_ADRDY_MST_Pos: u32 = 0;
pub const ADC_CSR_ADRDY_MST_Msk: u32 = 0x1 << ADC_CSR_ADRDY_MST_Pos;
pub const ADC_CSR_ADRDY_MST: u32 = ADC_CSR_ADRDY_MST_Msk;
pub const ADC_CSR_EOSMP_MST_Pos: u32 = 1;
pub const ADC_CSR_EOSMP_MST_Msk: u32 = 0x1 << ADC_CSR_EOSMP_MST_Pos;
pub const ADC_CSR_EOSMP_MST: u32 = ADC_CSR_EOSMP_MST_Msk;
pub const ADC_CSR_EOC_MST_Pos: u32 = 2;
pub const ADC_CSR_EOC_MST_Msk: u32 = 0x1 << ADC_CSR_EOC_MST_Pos;
pub const ADC_CSR_EOC_MST: u32 = ADC_CSR_EOC_MST_Msk;
pub const ADC_CSR_EOS_MST_Pos: u32 = 3;
pub const ADC_CSR_EOS_MST_Msk: u32 = 0x1 << ADC_CSR_EOS_MST_Pos;
pub const ADC_CSR_EOS_MST: u32 = ADC_CSR_EOS_MST_Msk;
pub const ADC_CSR_OVR_MST_Pos: u32 = 4;
pub const ADC_CSR_OVR_MST_Msk: u32 = 0x1 << ADC_CSR_OVR_MST_Pos;
pub const ADC_CSR_OVR_MST: u32 = ADC_CSR_OVR_MST_Msk;
pub const ADC_CSR_JEOC_MST_Pos: u32 = 5;
pub const ADC_CSR_JEOC_MST_Msk: u32 = 0x1 << ADC_CSR_JEOC_MST_Pos;
pub const ADC_CSR_JEOC_MST: u32 = ADC_CSR_JEOC_MST_Msk;
pub const ADC_CSR_JEOS_MST_Pos: u32 = 6;
pub const ADC_CSR_JEOS_MST_Msk: u32 = 0x1 << ADC_CSR_JEOS_MST_Pos;
pub const ADC_CSR_JEOS_MST: u32 = ADC_CSR_JEOS_MST_Msk;
pub const ADC_CSR_AWD1_MST_Pos: u32 = 7;
pub const ADC_CSR_AWD1_MST_Msk: u32 = 0x1 << ADC_CSR_AWD1_MST_Pos;
pub const ADC_CSR_AWD1_MST: u32 = ADC_CSR_AWD1_MST_Msk;
pub const ADC_CSR_AWD2_MST_Pos: u32 = 8;
pub const ADC_CSR_AWD2_MST_Msk: u32 = 0x1 << ADC_CSR_AWD2_MST_Pos;
pub const ADC_CSR_AWD2_MST: u32 = ADC_CSR_AWD2_MST_Msk;
pub const ADC_CSR_AWD3_MST_Pos: u32 = 9;
pub const ADC_CSR_AWD3_MST_Msk: u32 = 0x1 << ADC_CSR_AWD3_MST_Pos;
pub const ADC_CSR_AWD3_MST: u32 = ADC_CSR_AWD3_MST_Msk;
pub const ADC_CSR_JQOVF_MST_Pos: u32 = 10;
pub const ADC_CSR_JQOVF_MST_Msk: u32 = 0x1 << ADC_CSR_JQOVF_MST_Pos;
pub const ADC_CSR_JQOVF_MST: u32 = ADC_CSR_JQOVF_MST_Msk;
pub const ADC_CSR_ADRDY_SLV_Pos: u32 = 16;
pub const ADC_CSR_ADRDY_SLV_Msk: u32 = 0x1 << ADC_CSR_ADRDY_SLV_Pos;
pub const ADC_CSR_ADRDY_SLV: u32 = ADC_CSR_ADRDY_SLV_Msk;
pub const ADC_CSR_EOSMP_SLV_Pos: u32 = 17;
pub const ADC_CSR_EOSMP_SLV_Msk: u32 = 0x1 << ADC_CSR_EOSMP_SLV_Pos;
pub const ADC_CSR_EOSMP_SLV: u32 = ADC_CSR_EOSMP_SLV_Msk;
pub const ADC_CSR_EOC_SLV_Pos: u32 = 18;
pub const ADC_CSR_EOC_SLV_Msk: u32 = 0x1 << ADC_CSR_EOC_SLV_Pos;
pub const ADC_CSR_EOC_SLV: u32 = ADC_CSR_EOC_SLV_Msk;
pub const ADC_CSR_EOS_SLV_Pos: u32 = 19;
pub const ADC_CSR_EOS_SLV_Msk: u32 = 0x1 << ADC_CSR_EOS_SLV_Pos;
pub const ADC_CSR_EOS_SLV: u32 = ADC_CSR_EOS_SLV_Msk;
pub const ADC_CSR_OVR_SLV_Pos: u32 = 20;
pub const ADC_CSR_OVR_SLV_Msk: u32 = 0x1 << ADC_CSR_OVR_SLV_Pos;
pub const ADC_CSR_OVR_SLV: u32 = ADC_CSR_OVR_SLV_Msk;
pub const ADC_CSR_JEOC_SLV_Pos: u32 = 21;
pub const ADC_CSR_JEOC_SLV_Msk: u32 = 0x1 << ADC_CSR_JEOC_SLV_Pos;
pub const ADC_CSR_JEOC_SLV: u32 = ADC_CSR_JEOC_SLV_Msk;
pub const ADC_CSR_JEOS_SLV_Pos: u32 = 22;
pub const ADC_CSR_JEOS_SLV_Msk: u32 = 0x1 << ADC_CSR_JEOS_SLV_Pos;
pub const ADC_CSR_JEOS_SLV: u32 = ADC_CSR_JEOS_SLV_Msk;
pub const ADC_CSR_AWD1_SLV_Pos: u32 = 23;
pub const ADC_CSR_AWD1_SLV_Msk: u32 = 0x1 << ADC_CSR_AWD1_SLV_Pos;
pub const ADC_CSR_AWD1_SLV: u32 = ADC_CSR_AWD1_SLV_Msk;
pub const ADC_CSR_AWD2_SLV_Pos: u32 = 24;
pub const ADC_CSR_AWD2_SLV_Msk: u32 = 0x1 << ADC_CSR_AWD2_SLV_Pos;
pub const ADC_CSR_AWD2_SLV: u32 = ADC_CSR_AWD2_SLV_Msk;
pub const ADC_CSR_AWD3_SLV_Pos: u32 = 25;
pub const ADC_CSR_AWD3_SLV_Msk: u32 = 0x1 << ADC_CSR_AWD3_SLV_Pos;
pub const ADC_CSR_AWD3_SLV: u32 = ADC_CSR_AWD3_SLV_Msk;
pub const ADC_CSR_JQOVF_SLV_Pos: u32 = 26;
pub const ADC_CSR_JQOVF_SLV_Msk: u32 = 0x1 << ADC_CSR_JQOVF_SLV_Pos;
pub const ADC_CSR_JQOVF_SLV: u32 = ADC_CSR_JQOVF_SLV_Msk;
pub const ADC_CCR_DUAL_Pos: u32 = 0;
pub const ADC_CCR_DUAL_Msk: u32 = 0x1F << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL: u32 = ADC_CCR_DUAL_Msk;
pub const ADC_CCR_DUAL_0: u32 = 0x01 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL_1: u32 = 0x02 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL_2: u32 = 0x04 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL_3: u32 = 0x08 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL_4: u32 = 0x10 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DELAY_Pos: u32 = 8;
pub const ADC_CCR_DELAY_Msk: u32 = 0xF << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY: u32 = ADC_CCR_DELAY_Msk;
pub const ADC_CCR_DELAY_0: u32 = 0x1 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY_1: u32 = 0x2 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY_2: u32 = 0x4 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY_3: u32 = 0x8 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DMACFG_Pos: u32 = 13;
pub const ADC_CCR_DMACFG_Msk: u32 = 0x1 << ADC_CCR_DMACFG_Pos;
pub const ADC_CCR_DMACFG: u32 = ADC_CCR_DMACFG_Msk;
pub const ADC_CCR_MDMA_Pos: u32 = 14;
pub const ADC_CCR_MDMA_Msk: u32 = 0x3 << ADC_CCR_MDMA_Pos;
pub const ADC_CCR_MDMA: u32 = ADC_CCR_MDMA_Msk;
pub const ADC_CCR_MDMA_0: u32 = 0x1 << ADC_CCR_MDMA_Pos;
pub const ADC_CCR_MDMA_1: u32 = 0x2 << ADC_CCR_MDMA_Pos;
pub const ADC_CCR_CKMODE_Pos: u32 = 16;
pub const ADC_CCR_CKMODE_Msk: u32 = 0x3 << ADC_CCR_CKMODE_Pos;
pub const ADC_CCR_CKMODE: u32 = ADC_CCR_CKMODE_Msk;
pub const ADC_CCR_CKMODE_0: u32 = 0x1 << ADC_CCR_CKMODE_Pos;
pub const ADC_CCR_CKMODE_1: u32 = 0x2 << ADC_CCR_CKMODE_Pos;
pub const ADC_CCR_PRESC_Pos: u32 = 18;
pub const ADC_CCR_PRESC_Msk: u32 = 0xF << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_PRESC: u32 = ADC_CCR_PRESC_Msk;
pub const ADC_CCR_PRESC_0: u32 = 0x1 << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_PRESC_1: u32 = 0x2 << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_PRESC_2: u32 = 0x4 << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_PRESC_3: u32 = 0x8 << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_VREFEN_Pos: u32 = 22;
pub const ADC_CCR_VREFEN_Msk: u32 = 0x1 << ADC_CCR_VREFEN_Pos;
pub const ADC_CCR_VREFEN: u32 = ADC_CCR_VREFEN_Msk;
pub const ADC_CCR_TSEN_Pos: u32 = 23;
pub const ADC_CCR_TSEN_Msk: u32 = 0x1 << ADC_CCR_TSEN_Pos;
pub const ADC_CCR_TSEN: u32 = ADC_CCR_TSEN_Msk;
pub const ADC_CCR_VBATEN_Pos: u32 = 24;
pub const ADC_CCR_VBATEN_Msk: u32 = 0x1 << ADC_CCR_VBATEN_Pos;
pub const ADC_CCR_VBATEN: u32 = ADC_CCR_VBATEN_Msk;
pub const ADC_CDR_RDATA_MST_Pos: u32 = 0;
pub const ADC_CDR_RDATA_MST_Msk: u32 = 0xFFFF << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST: u32 = ADC_CDR_RDATA_MST_Msk;
pub const ADC_CDR_RDATA_MST_0: u32 = 0x0001 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_1: u32 = 0x0002 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_2: u32 = 0x0004 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_3: u32 = 0x0008 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_4: u32 = 0x0010 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_5: u32 = 0x0020 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_6: u32 = 0x0040 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_7: u32 = 0x0080 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_8: u32 = 0x0100 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_9: u32 = 0x0200 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_10: u32 = 0x0400 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_11: u32 = 0x0800 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_12: u32 = 0x1000 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_13: u32 = 0x2000 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_14: u32 = 0x4000 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_15: u32 = 0x8000 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_SLV_Pos: u32 = 16;
pub const ADC_CDR_RDATA_SLV_Msk: u32 = 0xFFFF << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV: u32 = ADC_CDR_RDATA_SLV_Msk;
pub const ADC_CDR_RDATA_SLV_0: u32 = 0x0001 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_1: u32 = 0x0002 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_2: u32 = 0x0004 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_3: u32 = 0x0008 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_4: u32 = 0x0010 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_5: u32 = 0x0020 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_6: u32 = 0x0040 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_7: u32 = 0x0080 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_8: u32 = 0x0100 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_9: u32 = 0x0200 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_10: u32 = 0x0400 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_11: u32 = 0x0800 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_12: u32 = 0x1000 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_13: u32 = 0x2000 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_14: u32 = 0x4000 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_15: u32 = 0x8000 << ADC_CDR_RDATA_SLV_Pos;
pub const CRC_DR_DR_Pos: u32 = 0;
pub const CRC_DR_DR_Msk: u32 = 0xFFFFFFFF << CRC_DR_DR_Pos;
pub const CRC_DR_DR: u32 = CRC_DR_DR_Msk;
pub const CRC_IDR_IDR_Pos: u32 = 0;
pub const CRC_IDR_IDR_Msk: u32 = 0xFFFFFFFF << CRC_IDR_IDR_Pos;
pub const CRC_IDR_IDR: u32 = CRC_IDR_IDR_Msk;
pub const CRC_CR_RESET_Pos: u32 = 0;
pub const CRC_CR_RESET_Msk: u32 = 0x1 << CRC_CR_RESET_Pos;
pub const CRC_CR_RESET: u32 = CRC_CR_RESET_Msk;
pub const CRC_CR_POLYSIZE_Pos: u32 = 3;
pub const CRC_CR_POLYSIZE_Msk: u32 = 0x3 << CRC_CR_POLYSIZE_Pos;
pub const CRC_CR_POLYSIZE: u32 = CRC_CR_POLYSIZE_Msk;
pub const CRC_CR_POLYSIZE_0: u32 = 0x1 << CRC_CR_POLYSIZE_Pos;
pub const CRC_CR_POLYSIZE_1: u32 = 0x2 << CRC_CR_POLYSIZE_Pos;
pub const CRC_CR_REV_IN_Pos: u32 = 5;
pub const CRC_CR_REV_IN_Msk: u32 = 0x3 << CRC_CR_REV_IN_Pos;
pub const CRC_CR_REV_IN: u32 = CRC_CR_REV_IN_Msk;
pub const CRC_CR_REV_IN_0: u32 = 0x1 << CRC_CR_REV_IN_Pos;
pub const CRC_CR_REV_IN_1: u32 = 0x2 << CRC_CR_REV_IN_Pos;
pub const CRC_CR_REV_OUT_Pos: u32 = 7;
pub const CRC_CR_REV_OUT_Msk: u32 = 0x1 << CRC_CR_REV_OUT_Pos;
pub const CRC_CR_REV_OUT: u32 = CRC_CR_REV_OUT_Msk;
pub const CRC_INIT_INIT_Pos: u32 = 0;
pub const CRC_INIT_INIT_Msk: u32 = 0xFFFFFFFF << CRC_INIT_INIT_Pos;
pub const CRC_INIT_INIT: u32 = CRC_INIT_INIT_Msk;
pub const CRC_POL_POL_Pos: u32 = 0;
pub const CRC_POL_POL_Msk: u32 = 0xFFFFFFFF << CRC_POL_POL_Pos;
pub const CRC_POL_POL: u32 = CRC_POL_POL_Msk;
pub const CRS_CR_SYNCOKIE_Pos: u32 = 0;
pub const CRS_CR_SYNCOKIE_Msk: u32 = 0x1 << CRS_CR_SYNCOKIE_Pos;
pub const CRS_CR_SYNCOKIE: u32 = CRS_CR_SYNCOKIE_Msk;
pub const CRS_CR_SYNCWARNIE_Pos: u32 = 1;
pub const CRS_CR_SYNCWARNIE_Msk: u32 = 0x1 << CRS_CR_SYNCWARNIE_Pos;
pub const CRS_CR_SYNCWARNIE: u32 = CRS_CR_SYNCWARNIE_Msk;
pub const CRS_CR_ERRIE_Pos: u32 = 2;
pub const CRS_CR_ERRIE_Msk: u32 = 0x1 << CRS_CR_ERRIE_Pos;
pub const CRS_CR_ERRIE: u32 = CRS_CR_ERRIE_Msk;
pub const CRS_CR_ESYNCIE_Pos: u32 = 3;
pub const CRS_CR_ESYNCIE_Msk: u32 = 0x1 << CRS_CR_ESYNCIE_Pos;
pub const CRS_CR_ESYNCIE: u32 = CRS_CR_ESYNCIE_Msk;
pub const CRS_CR_CEN_Pos: u32 = 5;
pub const CRS_CR_CEN_Msk: u32 = 0x1 << CRS_CR_CEN_Pos;
pub const CRS_CR_CEN: u32 = CRS_CR_CEN_Msk;
pub const CRS_CR_AUTOTRIMEN_Pos: u32 = 6;
pub const CRS_CR_AUTOTRIMEN_Msk: u32 = 0x1 << CRS_CR_AUTOTRIMEN_Pos;
pub const CRS_CR_AUTOTRIMEN: u32 = CRS_CR_AUTOTRIMEN_Msk;
pub const CRS_CR_SWSYNC_Pos: u32 = 7;
pub const CRS_CR_SWSYNC_Msk: u32 = 0x1 << CRS_CR_SWSYNC_Pos;
pub const CRS_CR_SWSYNC: u32 = CRS_CR_SWSYNC_Msk;
pub const CRS_CR_TRIM_Pos: u32 = 8;
pub const CRS_CR_TRIM_Msk: u32 = 0x7F << CRS_CR_TRIM_Pos;
pub const CRS_CR_TRIM: u32 = CRS_CR_TRIM_Msk;
pub const CRS_CFGR_RELOAD_Pos: u32 = 0;
pub const CRS_CFGR_RELOAD_Msk: u32 = 0xFFFF << CRS_CFGR_RELOAD_Pos;
pub const CRS_CFGR_RELOAD: u32 = CRS_CFGR_RELOAD_Msk;
pub const CRS_CFGR_FELIM_Pos: u32 = 16;
pub const CRS_CFGR_FELIM_Msk: u32 = 0xFF << CRS_CFGR_FELIM_Pos;
pub const CRS_CFGR_FELIM: u32 = CRS_CFGR_FELIM_Msk;
pub const CRS_CFGR_SYNCDIV_Pos: u32 = 24;
pub const CRS_CFGR_SYNCDIV_Msk: u32 = 0x7 << CRS_CFGR_SYNCDIV_Pos;
pub const CRS_CFGR_SYNCDIV: u32 = CRS_CFGR_SYNCDIV_Msk;
pub const CRS_CFGR_SYNCDIV_0: u32 = 0x1 << CRS_CFGR_SYNCDIV_Pos;
pub const CRS_CFGR_SYNCDIV_1: u32 = 0x2 << CRS_CFGR_SYNCDIV_Pos;
pub const CRS_CFGR_SYNCDIV_2: u32 = 0x4 << CRS_CFGR_SYNCDIV_Pos;
pub const CRS_CFGR_SYNCSRC_Pos: u32 = 28;
pub const CRS_CFGR_SYNCSRC_Msk: u32 = 0x3 << CRS_CFGR_SYNCSRC_Pos;
pub const CRS_CFGR_SYNCSRC: u32 = CRS_CFGR_SYNCSRC_Msk;
pub const CRS_CFGR_SYNCSRC_0: u32 = 0x1 << CRS_CFGR_SYNCSRC_Pos;
pub const CRS_CFGR_SYNCSRC_1: u32 = 0x2 << CRS_CFGR_SYNCSRC_Pos;
pub const CRS_CFGR_SYNCPOL_Pos: u32 = 31;
pub const CRS_CFGR_SYNCPOL_Msk: u32 = 0x1 << CRS_CFGR_SYNCPOL_Pos;
pub const CRS_CFGR_SYNCPOL: u32 = CRS_CFGR_SYNCPOL_Msk;
pub const CRS_ISR_SYNCOKF_Pos: u32 = 0;
pub const CRS_ISR_SYNCOKF_Msk: u32 = 0x1 << CRS_ISR_SYNCOKF_Pos;
pub const CRS_ISR_SYNCOKF: u32 = CRS_ISR_SYNCOKF_Msk;
pub const CRS_ISR_SYNCWARNF_Pos: u32 = 1;
pub const CRS_ISR_SYNCWARNF_Msk: u32 = 0x1 << CRS_ISR_SYNCWARNF_Pos;
pub const CRS_ISR_SYNCWARNF: u32 = CRS_ISR_SYNCWARNF_Msk;
pub const CRS_ISR_ERRF_Pos: u32 = 2;
pub const CRS_ISR_ERRF_Msk: u32 = 0x1 << CRS_ISR_ERRF_Pos;
pub const CRS_ISR_ERRF: u32 = CRS_ISR_ERRF_Msk;
pub const CRS_ISR_ESYNCF_Pos: u32 = 3;
pub const CRS_ISR_ESYNCF_Msk: u32 = 0x1 << CRS_ISR_ESYNCF_Pos;
pub const CRS_ISR_ESYNCF: u32 = CRS_ISR_ESYNCF_Msk;
pub const CRS_ISR_SYNCERR_Pos: u32 = 8;
pub const CRS_ISR_SYNCERR_Msk: u32 = 0x1 << CRS_ISR_SYNCERR_Pos;
pub const CRS_ISR_SYNCERR: u32 = CRS_ISR_SYNCERR_Msk;
pub const CRS_ISR_SYNCMISS_Pos: u32 = 9;
pub const CRS_ISR_SYNCMISS_Msk: u32 = 0x1 << CRS_ISR_SYNCMISS_Pos;
pub const CRS_ISR_SYNCMISS: u32 = CRS_ISR_SYNCMISS_Msk;
pub const CRS_ISR_TRIMOVF_Pos: u32 = 10;
pub const CRS_ISR_TRIMOVF_Msk: u32 = 0x1 << CRS_ISR_TRIMOVF_Pos;
pub const CRS_ISR_TRIMOVF: u32 = CRS_ISR_TRIMOVF_Msk;
pub const CRS_ISR_FEDIR_Pos: u32 = 15;
pub const CRS_ISR_FEDIR_Msk: u32 = 0x1 << CRS_ISR_FEDIR_Pos;
pub const CRS_ISR_FEDIR: u32 = CRS_ISR_FEDIR_Msk;
pub const CRS_ISR_FECAP_Pos: u32 = 16;
pub const CRS_ISR_FECAP_Msk: u32 = 0xFFFF << CRS_ISR_FECAP_Pos;
pub const CRS_ISR_FECAP: u32 = CRS_ISR_FECAP_Msk;
pub const CRS_ICR_SYNCOKC_Pos: u32 = 0;
pub const CRS_ICR_SYNCOKC_Msk: u32 = 0x1 << CRS_ICR_SYNCOKC_Pos;
pub const CRS_ICR_SYNCOKC: u32 = CRS_ICR_SYNCOKC_Msk;
pub const CRS_ICR_SYNCWARNC_Pos: u32 = 1;
pub const CRS_ICR_SYNCWARNC_Msk: u32 = 0x1 << CRS_ICR_SYNCWARNC_Pos;
pub const CRS_ICR_SYNCWARNC: u32 = CRS_ICR_SYNCWARNC_Msk;
pub const CRS_ICR_ERRC_Pos: u32 = 2;
pub const CRS_ICR_ERRC_Msk: u32 = 0x1 << CRS_ICR_ERRC_Pos;
pub const CRS_ICR_ERRC: u32 = CRS_ICR_ERRC_Msk;
pub const CRS_ICR_ESYNCC_Pos: u32 = 3;
pub const CRS_ICR_ESYNCC_Msk: u32 = 0x1 << CRS_ICR_ESYNCC_Pos;
pub const CRS_ICR_ESYNCC: u32 = CRS_ICR_ESYNCC_Msk;
pub const AES_CR_EN_Pos: u32 = 0;
pub const AES_CR_EN_Msk: u32 = 0x1 << AES_CR_EN_Pos;
pub const AES_CR_EN: u32 = AES_CR_EN_Msk;
pub const AES_CR_DATATYPE_Pos: u32 = 1;
pub const AES_CR_DATATYPE_Msk: u32 = 0x3 << AES_CR_DATATYPE_Pos;
pub const AES_CR_DATATYPE: u32 = AES_CR_DATATYPE_Msk;
pub const AES_CR_DATATYPE_0: u32 = 0x1 << AES_CR_DATATYPE_Pos;
pub const AES_CR_DATATYPE_1: u32 = 0x2 << AES_CR_DATATYPE_Pos;
pub const AES_CR_MODE_Pos: u32 = 3;
pub const AES_CR_MODE_Msk: u32 = 0x3 << AES_CR_MODE_Pos;
pub const AES_CR_MODE: u32 = AES_CR_MODE_Msk;
pub const AES_CR_MODE_0: u32 = 0x1 << AES_CR_MODE_Pos;
pub const AES_CR_MODE_1: u32 = 0x2 << AES_CR_MODE_Pos;
pub const AES_CR_CHMOD_Pos: u32 = 5;
pub const AES_CR_CHMOD_Msk: u32 = 0x803 << AES_CR_CHMOD_Pos;
pub const AES_CR_CHMOD: u32 = AES_CR_CHMOD_Msk;
pub const AES_CR_CHMOD_0: u32 = 0x001 << AES_CR_CHMOD_Pos;
pub const AES_CR_CHMOD_1: u32 = 0x002 << AES_CR_CHMOD_Pos;
pub const AES_CR_CHMOD_2: u32 = 0x800 << AES_CR_CHMOD_Pos;
pub const AES_CR_CCFC_Pos: u32 = 7;
pub const AES_CR_CCFC_Msk: u32 = 0x1 << AES_CR_CCFC_Pos;
pub const AES_CR_CCFC: u32 = AES_CR_CCFC_Msk;
pub const AES_CR_ERRC_Pos: u32 = 8;
pub const AES_CR_ERRC_Msk: u32 = 0x1 << AES_CR_ERRC_Pos;
pub const AES_CR_ERRC: u32 = AES_CR_ERRC_Msk;
pub const AES_CR_CCFIE_Pos: u32 = 9;
pub const AES_CR_CCFIE_Msk: u32 = 0x1 << AES_CR_CCFIE_Pos;
pub const AES_CR_CCFIE: u32 = AES_CR_CCFIE_Msk;
pub const AES_CR_ERRIE_Pos: u32 = 10;
pub const AES_CR_ERRIE_Msk: u32 = 0x1 << AES_CR_ERRIE_Pos;
pub const AES_CR_ERRIE: u32 = AES_CR_ERRIE_Msk;
pub const AES_CR_DMAINEN_Pos: u32 = 11;
pub const AES_CR_DMAINEN_Msk: u32 = 0x1 << AES_CR_DMAINEN_Pos;
pub const AES_CR_DMAINEN: u32 = AES_CR_DMAINEN_Msk;
pub const AES_CR_DMAOUTEN_Pos: u32 = 12;
pub const AES_CR_DMAOUTEN_Msk: u32 = 0x1 << AES_CR_DMAOUTEN_Pos;
pub const AES_CR_DMAOUTEN: u32 = AES_CR_DMAOUTEN_Msk;
pub const AES_CR_GCMPH_Pos: u32 = 13;
pub const AES_CR_GCMPH_Msk: u32 = 0x3 << AES_CR_GCMPH_Pos;
pub const AES_CR_GCMPH: u32 = AES_CR_GCMPH_Msk;
pub const AES_CR_GCMPH_0: u32 = 0x1 << AES_CR_GCMPH_Pos;
pub const AES_CR_GCMPH_1: u32 = 0x2 << AES_CR_GCMPH_Pos;
pub const AES_CR_KEYSIZE_Pos: u32 = 18;
pub const AES_CR_KEYSIZE_Msk: u32 = 0x1 << AES_CR_KEYSIZE_Pos;
pub const AES_CR_KEYSIZE: u32 = AES_CR_KEYSIZE_Msk;
pub const AES_CR_NPBLB_Pos: u32 = 20;
pub const AES_CR_NPBLB_Msk: u32 = 0xF << AES_CR_NPBLB_Pos;
pub const AES_CR_NPBLB: u32 = AES_CR_NPBLB_Msk;
pub const AES_CR_NPBLB_0: u32 = 0x1 << AES_CR_NPBLB_Pos;
pub const AES_CR_NPBLB_1: u32 = 0x2 << AES_CR_NPBLB_Pos;
pub const AES_CR_NPBLB_2: u32 = 0x4 << AES_CR_NPBLB_Pos;
pub const AES_CR_NPBLB_3: u32 = 0x8 << AES_CR_NPBLB_Pos;
pub const AES_SR_CCF_Pos: u32 = 0;
pub const AES_SR_CCF_Msk: u32 = 0x1 << AES_SR_CCF_Pos;
pub const AES_SR_CCF: u32 = AES_SR_CCF_Msk;
pub const AES_SR_RDERR_Pos: u32 = 1;
pub const AES_SR_RDERR_Msk: u32 = 0x1 << AES_SR_RDERR_Pos;
pub const AES_SR_RDERR: u32 = AES_SR_RDERR_Msk;
pub const AES_SR_WRERR_Pos: u32 = 2;
pub const AES_SR_WRERR_Msk: u32 = 0x1 << AES_SR_WRERR_Pos;
pub const AES_SR_WRERR: u32 = AES_SR_WRERR_Msk;
pub const AES_SR_BUSY_Pos: u32 = 3;
pub const AES_SR_BUSY_Msk: u32 = 0x1 << AES_SR_BUSY_Pos;
pub const AES_SR_BUSY: u32 = AES_SR_BUSY_Msk;
pub const AES_DINR_Pos: u32 = 0;
pub const AES_DINR_Msk: u32 = 0xFFFFFFFF << AES_DINR_Pos;
pub const AES_DINR: u32 = AES_DINR_Msk;
pub const AES_DOUTR_Pos: u32 = 0;
pub const AES_DOUTR_Msk: u32 = 0xFFFFFFFF << AES_DOUTR_Pos;
pub const AES_DOUTR: u32 = AES_DOUTR_Msk;
pub const AES_KEYR0_Pos: u32 = 0;
pub const AES_KEYR0_Msk: u32 = 0xFFFFFFFF << AES_KEYR0_Pos;
pub const AES_KEYR0: u32 = AES_KEYR0_Msk;
pub const AES_KEYR1_Pos: u32 = 0;
pub const AES_KEYR1_Msk: u32 = 0xFFFFFFFF << AES_KEYR1_Pos;
pub const AES_KEYR1: u32 = AES_KEYR1_Msk;
pub const AES_KEYR2_Pos: u32 = 0;
pub const AES_KEYR2_Msk: u32 = 0xFFFFFFFF << AES_KEYR2_Pos;
pub const AES_KEYR2: u32 = AES_KEYR2_Msk;
pub const AES_KEYR3_Pos: u32 = 0;
pub const AES_KEYR3_Msk: u32 = 0xFFFFFFFF << AES_KEYR3_Pos;
pub const AES_KEYR3: u32 = AES_KEYR3_Msk;
pub const AES_KEYR4_Pos: u32 = 0;
pub const AES_KEYR4_Msk: u32 = 0xFFFFFFFF << AES_KEYR4_Pos;
pub const AES_KEYR4: u32 = AES_KEYR4_Msk;
pub const AES_KEYR5_Pos: u32 = 0;
pub const AES_KEYR5_Msk: u32 = 0xFFFFFFFF << AES_KEYR5_Pos;
pub const AES_KEYR5: u32 = AES_KEYR5_Msk;
pub const AES_KEYR6_Pos: u32 = 0;
pub const AES_KEYR6_Msk: u32 = 0xFFFFFFFF << AES_KEYR6_Pos;
pub const AES_KEYR6: u32 = AES_KEYR6_Msk;
pub const AES_KEYR7_Pos: u32 = 0;
pub const AES_KEYR7_Msk: u32 = 0xFFFFFFFF << AES_KEYR7_Pos;
pub const AES_KEYR7: u32 = AES_KEYR7_Msk;
pub const AES_IVR0_Pos: u32 = 0;
pub const AES_IVR0_Msk: u32 = 0xFFFFFFFF << AES_IVR0_Pos;
pub const AES_IVR0: u32 = AES_IVR0_Msk;
pub const AES_IVR1_Pos: u32 = 0;
pub const AES_IVR1_Msk: u32 = 0xFFFFFFFF << AES_IVR1_Pos;
pub const AES_IVR1: u32 = AES_IVR1_Msk;
pub const AES_IVR2_Pos: u32 = 0;
pub const AES_IVR2_Msk: u32 = 0xFFFFFFFF << AES_IVR2_Pos;
pub const AES_IVR2: u32 = AES_IVR2_Msk;
pub const AES_IVR3_Pos: u32 = 0;
pub const AES_IVR3_Msk: u32 = 0xFFFFFFFF << AES_IVR3_Pos;
pub const AES_IVR3: u32 = AES_IVR3_Msk;
pub const AES_SUSP0R_Pos: u32 = 0;
pub const AES_SUSP0R_Msk: u32 = 0xFFFFFFFF << AES_SUSP0R_Pos;
pub const AES_SUSP0R: u32 = AES_SUSP0R_Msk;
pub const AES_SUSP1R_Pos: u32 = 0;
pub const AES_SUSP1R_Msk: u32 = 0xFFFFFFFF << AES_SUSP1R_Pos;
pub const AES_SUSP1R: u32 = AES_SUSP1R_Msk;
pub const AES_SUSP2R_Pos: u32 = 0;
pub const AES_SUSP2R_Msk: u32 = 0xFFFFFFFF << AES_SUSP2R_Pos;
pub const AES_SUSP2R: u32 = AES_SUSP2R_Msk;
pub const AES_SUSP3R_Pos: u32 = 0;
pub const AES_SUSP3R_Msk: u32 = 0xFFFFFFFF << AES_SUSP3R_Pos;
pub const AES_SUSP3R: u32 = AES_SUSP3R_Msk;
pub const AES_SUSP4R_Pos: u32 = 0;
pub const AES_SUSP4R_Msk: u32 = 0xFFFFFFFF << AES_SUSP4R_Pos;
pub const AES_SUSP4R: u32 = AES_SUSP4R_Msk;
pub const AES_SUSP5R_Pos: u32 = 0;
pub const AES_SUSP5R_Msk: u32 = 0xFFFFFFFF << AES_SUSP5R_Pos;
pub const AES_SUSP5R: u32 = AES_SUSP5R_Msk;
pub const AES_SUSP6R_Pos: u32 = 0;
pub const AES_SUSP6R_Msk: u32 = 0xFFFFFFFF << AES_SUSP6R_Pos;
pub const AES_SUSP6R: u32 = AES_SUSP6R_Msk;
pub const AES_SUSP7R_Pos: u32 = 0;
pub const AES_SUSP7R_Msk: u32 = 0xFFFFFFFF << AES_SUSP7R_Pos;
pub const AES_SUSP7R: u32 = AES_SUSP7R_Msk;
pub const DAC_CR_EN1_Pos: u32 = 0;
pub const DAC_CR_EN1_Msk: u32 = 0x1 << DAC_CR_EN1_Pos;
pub const DAC_CR_EN1: u32 = DAC_CR_EN1_Msk;
pub const DAC_CR_TEN1_Pos: u32 = 1;
pub const DAC_CR_TEN1_Msk: u32 = 0x1 << DAC_CR_TEN1_Pos;
pub const DAC_CR_TEN1: u32 = DAC_CR_TEN1_Msk;
pub const DAC_CR_TSEL1_Pos: u32 = 2;
pub const DAC_CR_TSEL1_Msk: u32 = 0xF << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1: u32 = DAC_CR_TSEL1_Msk;
pub const DAC_CR_TSEL1_0: u32 = 0x1 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_1: u32 = 0x2 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_2: u32 = 0x4 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_3: u32 = 0x8 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_WAVE1_Pos: u32 = 6;
pub const DAC_CR_WAVE1_Msk: u32 = 0x3 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_WAVE1: u32 = DAC_CR_WAVE1_Msk;
pub const DAC_CR_WAVE1_0: u32 = 0x1 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_WAVE1_1: u32 = 0x2 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_MAMP1_Pos: u32 = 8;
pub const DAC_CR_MAMP1_Msk: u32 = 0xF << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1: u32 = DAC_CR_MAMP1_Msk;
pub const DAC_CR_MAMP1_0: u32 = 0x1 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_1: u32 = 0x2 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_2: u32 = 0x4 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_3: u32 = 0x8 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_DMAEN1_Pos: u32 = 12;
pub const DAC_CR_DMAEN1_Msk: u32 = 0x1 << DAC_CR_DMAEN1_Pos;
pub const DAC_CR_DMAEN1: u32 = DAC_CR_DMAEN1_Msk;
pub const DAC_CR_DMAUDRIE1_Pos: u32 = 13;
pub const DAC_CR_DMAUDRIE1_Msk: u32 = 0x1 << DAC_CR_DMAUDRIE1_Pos;
pub const DAC_CR_DMAUDRIE1: u32 = DAC_CR_DMAUDRIE1_Msk;
pub const DAC_CR_CEN1_Pos: u32 = 14;
pub const DAC_CR_CEN1_Msk: u32 = 0x1 << DAC_CR_CEN1_Pos;
pub const DAC_CR_CEN1: u32 = DAC_CR_CEN1_Msk;
pub const DAC_CR_HFSEL_Pos: u32 = 15;
pub const DAC_CR_HFSEL_Msk: u32 = 0x1 << DAC_CR_HFSEL_Pos;
pub const DAC_CR_HFSEL: u32 = DAC_CR_HFSEL_Msk;
pub const DAC_CR_EN2_Pos: u32 = 16;
pub const DAC_CR_EN2_Msk: u32 = 0x1 << DAC_CR_EN2_Pos;
pub const DAC_CR_EN2: u32 = DAC_CR_EN2_Msk;
pub const DAC_CR_TEN2_Pos: u32 = 17;
pub const DAC_CR_TEN2_Msk: u32 = 0x1 << DAC_CR_TEN2_Pos;
pub const DAC_CR_TEN2: u32 = DAC_CR_TEN2_Msk;
pub const DAC_CR_TSEL2_Pos: u32 = 18;
pub const DAC_CR_TSEL2_Msk: u32 = 0xF << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2: u32 = DAC_CR_TSEL2_Msk;
pub const DAC_CR_TSEL2_0: u32 = 0x1 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_1: u32 = 0x2 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_2: u32 = 0x4 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_3: u32 = 0x8 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_WAVE2_Pos: u32 = 22;
pub const DAC_CR_WAVE2_Msk: u32 = 0x3 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_WAVE2: u32 = DAC_CR_WAVE2_Msk;
pub const DAC_CR_WAVE2_0: u32 = 0x1 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_WAVE2_1: u32 = 0x2 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_MAMP2_Pos: u32 = 24;
pub const DAC_CR_MAMP2_Msk: u32 = 0xF << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2: u32 = DAC_CR_MAMP2_Msk;
pub const DAC_CR_MAMP2_0: u32 = 0x1 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_1: u32 = 0x2 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_2: u32 = 0x4 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_3: u32 = 0x8 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_DMAEN2_Pos: u32 = 28;
pub const DAC_CR_DMAEN2_Msk: u32 = 0x1 << DAC_CR_DMAEN2_Pos;
pub const DAC_CR_DMAEN2: u32 = DAC_CR_DMAEN2_Msk;
pub const DAC_CR_DMAUDRIE2_Pos: u32 = 29;
pub const DAC_CR_DMAUDRIE2_Msk: u32 = 0x1 << DAC_CR_DMAUDRIE2_Pos;
pub const DAC_CR_DMAUDRIE2: u32 = DAC_CR_DMAUDRIE2_Msk;
pub const DAC_CR_CEN2_Pos: u32 = 30;
pub const DAC_CR_CEN2_Msk: u32 = 0x1 << DAC_CR_CEN2_Pos;
pub const DAC_CR_CEN2: u32 = DAC_CR_CEN2_Msk;
pub const DAC_SWTRIGR_SWTRIG1_Pos: u32 = 0;
pub const DAC_SWTRIGR_SWTRIG1_Msk: u32 = 0x1 << DAC_SWTRIGR_SWTRIG1_Pos;
pub const DAC_SWTRIGR_SWTRIG1: u32 = DAC_SWTRIGR_SWTRIG1_Msk;
pub const DAC_SWTRIGR_SWTRIG2_Pos: u32 = 1;
pub const DAC_SWTRIGR_SWTRIG2_Msk: u32 = 0x1 << DAC_SWTRIGR_SWTRIG2_Pos;
pub const DAC_SWTRIGR_SWTRIG2: u32 = DAC_SWTRIGR_SWTRIG2_Msk;
pub const DAC_DHR12R1_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR12R1_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12R1_DACC1DHR_Pos;
pub const DAC_DHR12R1_DACC1DHR: u32 = DAC_DHR12R1_DACC1DHR_Msk;
pub const DAC_DHR12L1_DACC1DHR_Pos: u32 = 4;
pub const DAC_DHR12L1_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12L1_DACC1DHR_Pos;
pub const DAC_DHR12L1_DACC1DHR: u32 = DAC_DHR12L1_DACC1DHR_Msk;
pub const DAC_DHR8R1_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR8R1_DACC1DHR_Msk: u32 = 0xFF << DAC_DHR8R1_DACC1DHR_Pos;
pub const DAC_DHR8R1_DACC1DHR: u32 = DAC_DHR8R1_DACC1DHR_Msk;
pub const DAC_DHR12R2_DACC2DHR_Pos: u32 = 0;
pub const DAC_DHR12R2_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12R2_DACC2DHR_Pos;
pub const DAC_DHR12R2_DACC2DHR: u32 = DAC_DHR12R2_DACC2DHR_Msk;
pub const DAC_DHR12L2_DACC2DHR_Pos: u32 = 4;
pub const DAC_DHR12L2_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12L2_DACC2DHR_Pos;
pub const DAC_DHR12L2_DACC2DHR: u32 = DAC_DHR12L2_DACC2DHR_Msk;
pub const DAC_DHR8R2_DACC2DHR_Pos: u32 = 0;
pub const DAC_DHR8R2_DACC2DHR_Msk: u32 = 0xFF << DAC_DHR8R2_DACC2DHR_Pos;
pub const DAC_DHR8R2_DACC2DHR: u32 = DAC_DHR8R2_DACC2DHR_Msk;
pub const DAC_DHR12RD_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR12RD_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12RD_DACC1DHR_Pos;
pub const DAC_DHR12RD_DACC1DHR: u32 = DAC_DHR12RD_DACC1DHR_Msk;
pub const DAC_DHR12RD_DACC2DHR_Pos: u32 = 16;
pub const DAC_DHR12RD_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12RD_DACC2DHR_Pos;
pub const DAC_DHR12RD_DACC2DHR: u32 = DAC_DHR12RD_DACC2DHR_Msk;
pub const DAC_DHR12LD_DACC1DHR_Pos: u32 = 4;
pub const DAC_DHR12LD_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12LD_DACC1DHR_Pos;
pub const DAC_DHR12LD_DACC1DHR: u32 = DAC_DHR12LD_DACC1DHR_Msk;
pub const DAC_DHR12LD_DACC2DHR_Pos: u32 = 20;
pub const DAC_DHR12LD_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12LD_DACC2DHR_Pos;
pub const DAC_DHR12LD_DACC2DHR: u32 = DAC_DHR12LD_DACC2DHR_Msk;
pub const DAC_DHR8RD_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR8RD_DACC1DHR_Msk: u32 = 0xFF << DAC_DHR8RD_DACC1DHR_Pos;
pub const DAC_DHR8RD_DACC1DHR: u32 = DAC_DHR8RD_DACC1DHR_Msk;
pub const DAC_DHR8RD_DACC2DHR_Pos: u32 = 8;
pub const DAC_DHR8RD_DACC2DHR_Msk: u32 = 0xFF << DAC_DHR8RD_DACC2DHR_Pos;
pub const DAC_DHR8RD_DACC2DHR: u32 = DAC_DHR8RD_DACC2DHR_Msk;
pub const DAC_DOR1_DACC1DOR_Pos: u32 = 0;
pub const DAC_DOR1_DACC1DOR_Msk: u32 = 0xFFF << DAC_DOR1_DACC1DOR_Pos;
pub const DAC_DOR1_DACC1DOR: u32 = DAC_DOR1_DACC1DOR_Msk;
pub const DAC_DOR2_DACC2DOR_Pos: u32 = 0;
pub const DAC_DOR2_DACC2DOR_Msk: u32 = 0xFFF << DAC_DOR2_DACC2DOR_Pos;
pub const DAC_DOR2_DACC2DOR: u32 = DAC_DOR2_DACC2DOR_Msk;
pub const DAC_SR_DMAUDR1_Pos: u32 = 13;
pub const DAC_SR_DMAUDR1_Msk: u32 = 0x1 << DAC_SR_DMAUDR1_Pos;
pub const DAC_SR_DMAUDR1: u32 = DAC_SR_DMAUDR1_Msk;
pub const DAC_SR_CAL_FLAG1_Pos: u32 = 14;
pub const DAC_SR_CAL_FLAG1_Msk: u32 = 0x1 << DAC_SR_CAL_FLAG1_Pos;
pub const DAC_SR_CAL_FLAG1: u32 = DAC_SR_CAL_FLAG1_Msk;
pub const DAC_SR_BWST1_Pos: u32 = 15;
pub const DAC_SR_BWST1_Msk: u32 = 0x1 << DAC_SR_BWST1_Pos;
pub const DAC_SR_BWST1: u32 = DAC_SR_BWST1_Msk;
pub const DAC_SR_DMAUDR2_Pos: u32 = 29;
pub const DAC_SR_DMAUDR2_Msk: u32 = 0x1 << DAC_SR_DMAUDR2_Pos;
pub const DAC_SR_DMAUDR2: u32 = DAC_SR_DMAUDR2_Msk;
pub const DAC_SR_CAL_FLAG2_Pos: u32 = 30;
pub const DAC_SR_CAL_FLAG2_Msk: u32 = 0x1 << DAC_SR_CAL_FLAG2_Pos;
pub const DAC_SR_CAL_FLAG2: u32 = DAC_SR_CAL_FLAG2_Msk;
pub const DAC_SR_BWST2_Pos: u32 = 31;
pub const DAC_SR_BWST2_Msk: u32 = 0x1 << DAC_SR_BWST2_Pos;
pub const DAC_SR_BWST2: u32 = DAC_SR_BWST2_Msk;
pub const DAC_CCR_OTRIM1_Pos: u32 = 0;
pub const DAC_CCR_OTRIM1_Msk: u32 = 0x1F << DAC_CCR_OTRIM1_Pos;
pub const DAC_CCR_OTRIM1: u32 = DAC_CCR_OTRIM1_Msk;
pub const DAC_CCR_OTRIM2_Pos: u32 = 16;
pub const DAC_CCR_OTRIM2_Msk: u32 = 0x1F << DAC_CCR_OTRIM2_Pos;
pub const DAC_CCR_OTRIM2: u32 = DAC_CCR_OTRIM2_Msk;
pub const DAC_MCR_MODE1_Pos: u32 = 0;
pub const DAC_MCR_MODE1_Msk: u32 = 0x7 << DAC_MCR_MODE1_Pos;
pub const DAC_MCR_MODE1: u32 = DAC_MCR_MODE1_Msk;
pub const DAC_MCR_MODE1_0: u32 = 0x1 << DAC_MCR_MODE1_Pos;
pub const DAC_MCR_MODE1_1: u32 = 0x2 << DAC_MCR_MODE1_Pos;
pub const DAC_MCR_MODE1_2: u32 = 0x4 << DAC_MCR_MODE1_Pos;
pub const DAC_MCR_MODE2_Pos: u32 = 16;
pub const DAC_MCR_MODE2_Msk: u32 = 0x7 << DAC_MCR_MODE2_Pos;
pub const DAC_MCR_MODE2: u32 = DAC_MCR_MODE2_Msk;
pub const DAC_MCR_MODE2_0: u32 = 0x1 << DAC_MCR_MODE2_Pos;
pub const DAC_MCR_MODE2_1: u32 = 0x2 << DAC_MCR_MODE2_Pos;
pub const DAC_MCR_MODE2_2: u32 = 0x4 << DAC_MCR_MODE2_Pos;
pub const DAC_SHSR1_TSAMPLE1_Pos: u32 = 0;
pub const DAC_SHSR1_TSAMPLE1_Msk: u32 = 0x3FF << DAC_SHSR1_TSAMPLE1_Pos;
pub const DAC_SHSR1_TSAMPLE1: u32 = DAC_SHSR1_TSAMPLE1_Msk;
pub const DAC_SHSR2_TSAMPLE2_Pos: u32 = 0;
pub const DAC_SHSR2_TSAMPLE2_Msk: u32 = 0x3FF << DAC_SHSR2_TSAMPLE2_Pos;
pub const DAC_SHSR2_TSAMPLE2: u32 = DAC_SHSR2_TSAMPLE2_Msk;
pub const DAC_SHHR_THOLD1_Pos: u32 = 0;
pub const DAC_SHHR_THOLD1_Msk: u32 = 0x3FF << DAC_SHHR_THOLD1_Pos;
pub const DAC_SHHR_THOLD1: u32 = DAC_SHHR_THOLD1_Msk;
pub const DAC_SHHR_THOLD2_Pos: u32 = 16;
pub const DAC_SHHR_THOLD2_Msk: u32 = 0x3FF << DAC_SHHR_THOLD2_Pos;
pub const DAC_SHHR_THOLD2: u32 = DAC_SHHR_THOLD2_Msk;
pub const DAC_SHRR_TREFRESH1_Pos: u32 = 0;
pub const DAC_SHRR_TREFRESH1_Msk: u32 = 0xFF << DAC_SHRR_TREFRESH1_Pos;
pub const DAC_SHRR_TREFRESH1: u32 = DAC_SHRR_TREFRESH1_Msk;
pub const DAC_SHRR_TREFRESH2_Pos: u32 = 16;
pub const DAC_SHRR_TREFRESH2_Msk: u32 = 0xFF << DAC_SHRR_TREFRESH2_Pos;
pub const DAC_SHRR_TREFRESH2: u32 = DAC_SHRR_TREFRESH2_Msk;
pub const DBGMCU_IDCODE_DEV_ID_Pos: u32 = 0;
pub const DBGMCU_IDCODE_DEV_ID_Msk: u32 = 0xFFF << DBGMCU_IDCODE_DEV_ID_Pos;
pub const DBGMCU_IDCODE_DEV_ID: u32 = DBGMCU_IDCODE_DEV_ID_Msk;
pub const DBGMCU_IDCODE_REV_ID_Pos: u32 = 16;
pub const DBGMCU_IDCODE_REV_ID_Msk: u32 = 0xFFFF << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID: u32 = DBGMCU_IDCODE_REV_ID_Msk;
pub const DBGMCU_CR_DBG_STOP_Pos: u32 = 1;
pub const DBGMCU_CR_DBG_STOP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_STOP_Pos;
pub const DBGMCU_CR_DBG_STOP: u32 = DBGMCU_CR_DBG_STOP_Msk;
pub const DBGMCU_CR_DBG_STANDBY_Pos: u32 = 2;
pub const DBGMCU_CR_DBG_STANDBY_Msk: u32 = 0x1 << DBGMCU_CR_DBG_STANDBY_Pos;
pub const DBGMCU_CR_DBG_STANDBY: u32 = DBGMCU_CR_DBG_STANDBY_Msk;
pub const DBGMCU_CR_TRACE_IOEN_Pos: u32 = 4;
pub const DBGMCU_CR_TRACE_IOEN_Msk: u32 = 0x1 << DBGMCU_CR_TRACE_IOEN_Pos;
pub const DBGMCU_CR_TRACE_IOEN: u32 = DBGMCU_CR_TRACE_IOEN_Msk;
pub const DBGMCU_CR_TRACE_EN_Pos: u32 = 5;
pub const DBGMCU_CR_TRACE_EN_Msk: u32 = 0x1 << DBGMCU_CR_TRACE_EN_Pos;
pub const DBGMCU_CR_TRACE_EN: u32 = DBGMCU_CR_TRACE_EN_Msk;
pub const DBGMCU_CR_TRACE_MODE_Pos: u32 = 6;
pub const DBGMCU_CR_TRACE_MODE_Msk: u32 = 0x3 << DBGMCU_CR_TRACE_MODE_Pos;
pub const DBGMCU_CR_TRACE_MODE: u32 = DBGMCU_CR_TRACE_MODE_Msk;
pub const DBGMCU_CR_TRACE_MODE_0: u32 = 0x1 << DBGMCU_CR_TRACE_MODE_Pos;
pub const DBGMCU_CR_TRACE_MODE_1: u32 = 0x2 << DBGMCU_CR_TRACE_MODE_Pos;
pub const DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos: u32 = 0;
pub const DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_TIM2_STOP: u32 = DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos: u32 = 1;
pub const DBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_TIM3_STOP: u32 = DBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos: u32 = 2;
pub const DBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_TIM4_STOP: u32 = DBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_TIM5_STOP_Pos: u32 = 3;
pub const DBGMCU_APB1FZR1_DBG_TIM5_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_TIM5_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_TIM5_STOP: u32 = DBGMCU_APB1FZR1_DBG_TIM5_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos: u32 = 4;
pub const DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_TIM6_STOP: u32 = DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos: u32 = 5;
pub const DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_TIM7_STOP: u32 = DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos: u32 = 10;
pub const DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_RTC_STOP: u32 = DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos: u32 = 11;
pub const DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_WWDG_STOP: u32 = DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos: u32 = 12;
pub const DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_IWDG_STOP: u32 = DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos: u32 = 21;
pub const DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_I2C1_STOP: u32 = DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos: u32 = 22;
pub const DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_I2C2_STOP: u32 = DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos: u32 = 23;
pub const DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_I2C3_STOP: u32 = DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_FDCAN1_STOP_Pos: u32 = 25;
pub const DBGMCU_APB1FZR1_DBG_FDCAN1_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_FDCAN1_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_FDCAN1_STOP: u32 = DBGMCU_APB1FZR1_DBG_FDCAN1_STOP_Msk;
pub const DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos: u32 = 31;
pub const DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos;
pub const DBGMCU_APB1FZR1_DBG_LPTIM1_STOP: u32 = DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk;
pub const DBGMCU_APB1FZR2_DBG_I2C4_STOP_Pos: u32 = 1;
pub const DBGMCU_APB1FZR2_DBG_I2C4_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR2_DBG_I2C4_STOP_Pos;
pub const DBGMCU_APB1FZR2_DBG_I2C4_STOP: u32 = DBGMCU_APB1FZR2_DBG_I2C4_STOP_Msk;
pub const DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Pos: u32 = 5;
pub const DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Pos;
pub const DBGMCU_APB1FZR2_DBG_LPTIM2_STOP: u32 = DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Msk;
pub const DBGMCU_APB1FZR2_DBG_LPTIM3_STOP_Pos: u32 = 6;
pub const DBGMCU_APB1FZR2_DBG_LPTIM3_STOP_Msk: u32 = 0x1 << DBGMCU_APB1FZR2_DBG_LPTIM3_STOP_Pos;
pub const DBGMCU_APB1FZR2_DBG_LPTIM3_STOP: u32 = DBGMCU_APB1FZR2_DBG_LPTIM3_STOP_Msk;
pub const DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos: u32 = 11;
pub const DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk: u32 = 0x1 << DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos;
pub const DBGMCU_APB2FZR_DBG_TIM1_STOP: u32 = DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk;
pub const DBGMCU_APB2FZR_DBG_TIM8_STOP_Pos: u32 = 13;
pub const DBGMCU_APB2FZR_DBG_TIM8_STOP_Msk: u32 = 0x1 << DBGMCU_APB2FZR_DBG_TIM8_STOP_Pos;
pub const DBGMCU_APB2FZR_DBG_TIM8_STOP: u32 = DBGMCU_APB2FZR_DBG_TIM8_STOP_Msk;
pub const DBGMCU_APB2FZR_DBG_TIM15_STOP_Pos: u32 = 16;
pub const DBGMCU_APB2FZR_DBG_TIM15_STOP_Msk: u32 = 0x1 << DBGMCU_APB2FZR_DBG_TIM15_STOP_Pos;
pub const DBGMCU_APB2FZR_DBG_TIM15_STOP: u32 = DBGMCU_APB2FZR_DBG_TIM15_STOP_Msk;
pub const DBGMCU_APB2FZR_DBG_TIM16_STOP_Pos: u32 = 17;
pub const DBGMCU_APB2FZR_DBG_TIM16_STOP_Msk: u32 = 0x1 << DBGMCU_APB2FZR_DBG_TIM16_STOP_Pos;
pub const DBGMCU_APB2FZR_DBG_TIM16_STOP: u32 = DBGMCU_APB2FZR_DBG_TIM16_STOP_Msk;
pub const DBGMCU_APB2FZR_DBG_TIM17_STOP_Pos: u32 = 18;
pub const DBGMCU_APB2FZR_DBG_TIM17_STOP_Msk: u32 = 0x1 << DBGMCU_APB2FZR_DBG_TIM17_STOP_Pos;
pub const DBGMCU_APB2FZR_DBG_TIM17_STOP: u32 = DBGMCU_APB2FZR_DBG_TIM17_STOP_Msk;
pub const DFSDM_CHCFGR1_DFSDMEN_Pos: u32 = 31;
pub const DFSDM_CHCFGR1_DFSDMEN_Msk: u32 = 0x1 << DFSDM_CHCFGR1_DFSDMEN_Pos;
pub const DFSDM_CHCFGR1_DFSDMEN: u32 = DFSDM_CHCFGR1_DFSDMEN_Msk;
pub const DFSDM_CHCFGR1_CKOUTSRC_Pos: u32 = 30;
pub const DFSDM_CHCFGR1_CKOUTSRC_Msk: u32 = 0x1 << DFSDM_CHCFGR1_CKOUTSRC_Pos;
pub const DFSDM_CHCFGR1_CKOUTSRC: u32 = DFSDM_CHCFGR1_CKOUTSRC_Msk;
pub const DFSDM_CHCFGR1_CKOUTDIV_Pos: u32 = 16;
pub const DFSDM_CHCFGR1_CKOUTDIV_Msk: u32 = 0xFF << DFSDM_CHCFGR1_CKOUTDIV_Pos;
pub const DFSDM_CHCFGR1_CKOUTDIV: u32 = DFSDM_CHCFGR1_CKOUTDIV_Msk;
pub const DFSDM_CHCFGR1_DATPACK_Pos: u32 = 14;
pub const DFSDM_CHCFGR1_DATPACK_Msk: u32 = 0x3 << DFSDM_CHCFGR1_DATPACK_Pos;
pub const DFSDM_CHCFGR1_DATPACK: u32 = DFSDM_CHCFGR1_DATPACK_Msk;
pub const DFSDM_CHCFGR1_DATPACK_1: u32 = 0x2 << DFSDM_CHCFGR1_DATPACK_Pos;
pub const DFSDM_CHCFGR1_DATPACK_0: u32 = 0x1 << DFSDM_CHCFGR1_DATPACK_Pos;
pub const DFSDM_CHCFGR1_DATMPX_Pos: u32 = 12;
pub const DFSDM_CHCFGR1_DATMPX_Msk: u32 = 0x3 << DFSDM_CHCFGR1_DATMPX_Pos;
pub const DFSDM_CHCFGR1_DATMPX: u32 = DFSDM_CHCFGR1_DATMPX_Msk;
pub const DFSDM_CHCFGR1_DATMPX_1: u32 = 0x2 << DFSDM_CHCFGR1_DATMPX_Pos;
pub const DFSDM_CHCFGR1_DATMPX_0: u32 = 0x1 << DFSDM_CHCFGR1_DATMPX_Pos;
pub const DFSDM_CHCFGR1_CHINSEL_Pos: u32 = 8;
pub const DFSDM_CHCFGR1_CHINSEL_Msk: u32 = 0x1 << DFSDM_CHCFGR1_CHINSEL_Pos;
pub const DFSDM_CHCFGR1_CHINSEL: u32 = DFSDM_CHCFGR1_CHINSEL_Msk;
pub const DFSDM_CHCFGR1_CHEN_Pos: u32 = 7;
pub const DFSDM_CHCFGR1_CHEN_Msk: u32 = 0x1 << DFSDM_CHCFGR1_CHEN_Pos;
pub const DFSDM_CHCFGR1_CHEN: u32 = DFSDM_CHCFGR1_CHEN_Msk;
pub const DFSDM_CHCFGR1_CKABEN_Pos: u32 = 6;
pub const DFSDM_CHCFGR1_CKABEN_Msk: u32 = 0x1 << DFSDM_CHCFGR1_CKABEN_Pos;
pub const DFSDM_CHCFGR1_CKABEN: u32 = DFSDM_CHCFGR1_CKABEN_Msk;
pub const DFSDM_CHCFGR1_SCDEN_Pos: u32 = 5;
pub const DFSDM_CHCFGR1_SCDEN_Msk: u32 = 0x1 << DFSDM_CHCFGR1_SCDEN_Pos;
pub const DFSDM_CHCFGR1_SCDEN: u32 = DFSDM_CHCFGR1_SCDEN_Msk;
pub const DFSDM_CHCFGR1_SPICKSEL_Pos: u32 = 2;
pub const DFSDM_CHCFGR1_SPICKSEL_Msk: u32 = 0x3 << DFSDM_CHCFGR1_SPICKSEL_Pos;
pub const DFSDM_CHCFGR1_SPICKSEL: u32 = DFSDM_CHCFGR1_SPICKSEL_Msk;
pub const DFSDM_CHCFGR1_SPICKSEL_1: u32 = 0x2 << DFSDM_CHCFGR1_SPICKSEL_Pos;
pub const DFSDM_CHCFGR1_SPICKSEL_0: u32 = 0x1 << DFSDM_CHCFGR1_SPICKSEL_Pos;
pub const DFSDM_CHCFGR1_SITP_Pos: u32 = 0;
pub const DFSDM_CHCFGR1_SITP_Msk: u32 = 0x3 << DFSDM_CHCFGR1_SITP_Pos;
pub const DFSDM_CHCFGR1_SITP: u32 = DFSDM_CHCFGR1_SITP_Msk;
pub const DFSDM_CHCFGR1_SITP_1: u32 = 0x2 << DFSDM_CHCFGR1_SITP_Pos;
pub const DFSDM_CHCFGR1_SITP_0: u32 = 0x1 << DFSDM_CHCFGR1_SITP_Pos;
pub const DFSDM_CHCFGR2_OFFSET_Pos: u32 = 8;
pub const DFSDM_CHCFGR2_OFFSET_Msk: u32 = 0xFFFFFF << DFSDM_CHCFGR2_OFFSET_Pos;
pub const DFSDM_CHCFGR2_OFFSET: u32 = DFSDM_CHCFGR2_OFFSET_Msk;
pub const DFSDM_CHCFGR2_DTRBS_Pos: u32 = 3;
pub const DFSDM_CHCFGR2_DTRBS_Msk: u32 = 0x1F << DFSDM_CHCFGR2_DTRBS_Pos;
pub const DFSDM_CHCFGR2_DTRBS: u32 = DFSDM_CHCFGR2_DTRBS_Msk;
pub const DFSDM_CHAWSCDR_AWFORD_Pos: u32 = 22;
pub const DFSDM_CHAWSCDR_AWFORD_Msk: u32 = 0x3 << DFSDM_CHAWSCDR_AWFORD_Pos;
pub const DFSDM_CHAWSCDR_AWFORD: u32 = DFSDM_CHAWSCDR_AWFORD_Msk;
pub const DFSDM_CHAWSCDR_AWFORD_1: u32 = 0x2 << DFSDM_CHAWSCDR_AWFORD_Pos;
pub const DFSDM_CHAWSCDR_AWFORD_0: u32 = 0x1 << DFSDM_CHAWSCDR_AWFORD_Pos;
pub const DFSDM_CHAWSCDR_AWFOSR_Pos: u32 = 16;
pub const DFSDM_CHAWSCDR_AWFOSR_Msk: u32 = 0x1F << DFSDM_CHAWSCDR_AWFOSR_Pos;
pub const DFSDM_CHAWSCDR_AWFOSR: u32 = DFSDM_CHAWSCDR_AWFOSR_Msk;
pub const DFSDM_CHAWSCDR_BKSCD_Pos: u32 = 12;
pub const DFSDM_CHAWSCDR_BKSCD_Msk: u32 = 0xF << DFSDM_CHAWSCDR_BKSCD_Pos;
pub const DFSDM_CHAWSCDR_BKSCD: u32 = DFSDM_CHAWSCDR_BKSCD_Msk;
pub const DFSDM_CHAWSCDR_SCDT_Pos: u32 = 0;
pub const DFSDM_CHAWSCDR_SCDT_Msk: u32 = 0xFF << DFSDM_CHAWSCDR_SCDT_Pos;
pub const DFSDM_CHAWSCDR_SCDT: u32 = DFSDM_CHAWSCDR_SCDT_Msk;
pub const DFSDM_CHWDATR_WDATA_Pos: u32 = 0;
pub const DFSDM_CHWDATR_WDATA_Msk: u32 = 0xFFFF << DFSDM_CHWDATR_WDATA_Pos;
pub const DFSDM_CHWDATR_WDATA: u32 = DFSDM_CHWDATR_WDATA_Msk;
pub const DFSDM_CHDATINR_INDAT0_Pos: u32 = 0;
pub const DFSDM_CHDATINR_INDAT0_Msk: u32 = 0xFFFF << DFSDM_CHDATINR_INDAT0_Pos;
pub const DFSDM_CHDATINR_INDAT0: u32 = DFSDM_CHDATINR_INDAT0_Msk;
pub const DFSDM_CHDATINR_INDAT1_Pos: u32 = 16;
pub const DFSDM_CHDATINR_INDAT1_Msk: u32 = 0xFFFF << DFSDM_CHDATINR_INDAT1_Pos;
pub const DFSDM_CHDATINR_INDAT1: u32 = DFSDM_CHDATINR_INDAT1_Msk;
pub const DFSDM_CHDLYR_PLSSKP_Pos: u32 = 0;
pub const DFSDM_CHDLYR_PLSSKP_Msk: u32 = 0x3F << DFSDM_CHDLYR_PLSSKP_Pos;
pub const DFSDM_CHDLYR_PLSSKP: u32 = DFSDM_CHDLYR_PLSSKP_Msk;
pub const DFSDM_FLTCR1_AWFSEL_Pos: u32 = 30;
pub const DFSDM_FLTCR1_AWFSEL_Msk: u32 = 0x1 << DFSDM_FLTCR1_AWFSEL_Pos;
pub const DFSDM_FLTCR1_AWFSEL: u32 = DFSDM_FLTCR1_AWFSEL_Msk;
pub const DFSDM_FLTCR1_FAST_Pos: u32 = 29;
pub const DFSDM_FLTCR1_FAST_Msk: u32 = 0x1 << DFSDM_FLTCR1_FAST_Pos;
pub const DFSDM_FLTCR1_FAST: u32 = DFSDM_FLTCR1_FAST_Msk;
pub const DFSDM_FLTCR1_RCH_Pos: u32 = 24;
pub const DFSDM_FLTCR1_RCH_Msk: u32 = 0x7 << DFSDM_FLTCR1_RCH_Pos;
pub const DFSDM_FLTCR1_RCH: u32 = DFSDM_FLTCR1_RCH_Msk;
pub const DFSDM_FLTCR1_RDMAEN_Pos: u32 = 21;
pub const DFSDM_FLTCR1_RDMAEN_Msk: u32 = 0x1 << DFSDM_FLTCR1_RDMAEN_Pos;
pub const DFSDM_FLTCR1_RDMAEN: u32 = DFSDM_FLTCR1_RDMAEN_Msk;
pub const DFSDM_FLTCR1_RSYNC_Pos: u32 = 19;
pub const DFSDM_FLTCR1_RSYNC_Msk: u32 = 0x1 << DFSDM_FLTCR1_RSYNC_Pos;
pub const DFSDM_FLTCR1_RSYNC: u32 = DFSDM_FLTCR1_RSYNC_Msk;
pub const DFSDM_FLTCR1_RCONT_Pos: u32 = 18;
pub const DFSDM_FLTCR1_RCONT_Msk: u32 = 0x1 << DFSDM_FLTCR1_RCONT_Pos;
pub const DFSDM_FLTCR1_RCONT: u32 = DFSDM_FLTCR1_RCONT_Msk;
pub const DFSDM_FLTCR1_RSWSTART_Pos: u32 = 17;
pub const DFSDM_FLTCR1_RSWSTART_Msk: u32 = 0x1 << DFSDM_FLTCR1_RSWSTART_Pos;
pub const DFSDM_FLTCR1_RSWSTART: u32 = DFSDM_FLTCR1_RSWSTART_Msk;
pub const DFSDM_FLTCR1_JEXTEN_Pos: u32 = 13;
pub const DFSDM_FLTCR1_JEXTEN_Msk: u32 = 0x3 << DFSDM_FLTCR1_JEXTEN_Pos;
pub const DFSDM_FLTCR1_JEXTEN: u32 = DFSDM_FLTCR1_JEXTEN_Msk;
pub const DFSDM_FLTCR1_JEXTEN_1: u32 = 0x2 << DFSDM_FLTCR1_JEXTEN_Pos;
pub const DFSDM_FLTCR1_JEXTEN_0: u32 = 0x1 << DFSDM_FLTCR1_JEXTEN_Pos;
pub const DFSDM_FLTCR1_JEXTSEL_Pos: u32 = 8;
pub const DFSDM_FLTCR1_JEXTSEL_Msk: u32 = 0x1F << DFSDM_FLTCR1_JEXTSEL_Pos;
pub const DFSDM_FLTCR1_JEXTSEL: u32 = DFSDM_FLTCR1_JEXTSEL_Msk;
pub const DFSDM_FLTCR1_JEXTSEL_4: u32 = 0x10 << DFSDM_FLTCR1_JEXTSEL_Pos;
pub const DFSDM_FLTCR1_JEXTSEL_3: u32 = 0x08 << DFSDM_FLTCR1_JEXTSEL_Pos;
pub const DFSDM_FLTCR1_JEXTSEL_2: u32 = 0x04 << DFSDM_FLTCR1_JEXTSEL_Pos;
pub const DFSDM_FLTCR1_JEXTSEL_1: u32 = 0x02 << DFSDM_FLTCR1_JEXTSEL_Pos;
pub const DFSDM_FLTCR1_JEXTSEL_0: u32 = 0x01 << DFSDM_FLTCR1_JEXTSEL_Pos;
pub const DFSDM_FLTCR1_JDMAEN_Pos: u32 = 5;
pub const DFSDM_FLTCR1_JDMAEN_Msk: u32 = 0x1 << DFSDM_FLTCR1_JDMAEN_Pos;
pub const DFSDM_FLTCR1_JDMAEN: u32 = DFSDM_FLTCR1_JDMAEN_Msk;
pub const DFSDM_FLTCR1_JSCAN_Pos: u32 = 4;
pub const DFSDM_FLTCR1_JSCAN_Msk: u32 = 0x1 << DFSDM_FLTCR1_JSCAN_Pos;
pub const DFSDM_FLTCR1_JSCAN: u32 = DFSDM_FLTCR1_JSCAN_Msk;
pub const DFSDM_FLTCR1_JSYNC_Pos: u32 = 3;
pub const DFSDM_FLTCR1_JSYNC_Msk: u32 = 0x1 << DFSDM_FLTCR1_JSYNC_Pos;
pub const DFSDM_FLTCR1_JSYNC: u32 = DFSDM_FLTCR1_JSYNC_Msk;
pub const DFSDM_FLTCR1_JSWSTART_Pos: u32 = 1;
pub const DFSDM_FLTCR1_JSWSTART_Msk: u32 = 0x1 << DFSDM_FLTCR1_JSWSTART_Pos;
pub const DFSDM_FLTCR1_JSWSTART: u32 = DFSDM_FLTCR1_JSWSTART_Msk;
pub const DFSDM_FLTCR1_DFEN_Pos: u32 = 0;
pub const DFSDM_FLTCR1_DFEN_Msk: u32 = 0x1 << DFSDM_FLTCR1_DFEN_Pos;
pub const DFSDM_FLTCR1_DFEN: u32 = DFSDM_FLTCR1_DFEN_Msk;
pub const DFSDM_FLTCR2_AWDCH_Pos: u32 = 16;
pub const DFSDM_FLTCR2_AWDCH_Msk: u32 = 0xFF << DFSDM_FLTCR2_AWDCH_Pos;
pub const DFSDM_FLTCR2_AWDCH: u32 = DFSDM_FLTCR2_AWDCH_Msk;
pub const DFSDM_FLTCR2_EXCH_Pos: u32 = 8;
pub const DFSDM_FLTCR2_EXCH_Msk: u32 = 0xFF << DFSDM_FLTCR2_EXCH_Pos;
pub const DFSDM_FLTCR2_EXCH: u32 = DFSDM_FLTCR2_EXCH_Msk;
pub const DFSDM_FLTCR2_CKABIE_Pos: u32 = 6;
pub const DFSDM_FLTCR2_CKABIE_Msk: u32 = 0x1 << DFSDM_FLTCR2_CKABIE_Pos;
pub const DFSDM_FLTCR2_CKABIE: u32 = DFSDM_FLTCR2_CKABIE_Msk;
pub const DFSDM_FLTCR2_SCDIE_Pos: u32 = 5;
pub const DFSDM_FLTCR2_SCDIE_Msk: u32 = 0x1 << DFSDM_FLTCR2_SCDIE_Pos;
pub const DFSDM_FLTCR2_SCDIE: u32 = DFSDM_FLTCR2_SCDIE_Msk;
pub const DFSDM_FLTCR2_AWDIE_Pos: u32 = 4;
pub const DFSDM_FLTCR2_AWDIE_Msk: u32 = 0x1 << DFSDM_FLTCR2_AWDIE_Pos;
pub const DFSDM_FLTCR2_AWDIE: u32 = DFSDM_FLTCR2_AWDIE_Msk;
pub const DFSDM_FLTCR2_ROVRIE_Pos: u32 = 3;
pub const DFSDM_FLTCR2_ROVRIE_Msk: u32 = 0x1 << DFSDM_FLTCR2_ROVRIE_Pos;
pub const DFSDM_FLTCR2_ROVRIE: u32 = DFSDM_FLTCR2_ROVRIE_Msk;
pub const DFSDM_FLTCR2_JOVRIE_Pos: u32 = 2;
pub const DFSDM_FLTCR2_JOVRIE_Msk: u32 = 0x1 << DFSDM_FLTCR2_JOVRIE_Pos;
pub const DFSDM_FLTCR2_JOVRIE: u32 = DFSDM_FLTCR2_JOVRIE_Msk;
pub const DFSDM_FLTCR2_REOCIE_Pos: u32 = 1;
pub const DFSDM_FLTCR2_REOCIE_Msk: u32 = 0x1 << DFSDM_FLTCR2_REOCIE_Pos;
pub const DFSDM_FLTCR2_REOCIE: u32 = DFSDM_FLTCR2_REOCIE_Msk;
pub const DFSDM_FLTCR2_JEOCIE_Pos: u32 = 0;
pub const DFSDM_FLTCR2_JEOCIE_Msk: u32 = 0x1 << DFSDM_FLTCR2_JEOCIE_Pos;
pub const DFSDM_FLTCR2_JEOCIE: u32 = DFSDM_FLTCR2_JEOCIE_Msk;
pub const DFSDM_FLTISR_SCDF_Pos: u32 = 24;
pub const DFSDM_FLTISR_SCDF_Msk: u32 = 0xFF << DFSDM_FLTISR_SCDF_Pos;
pub const DFSDM_FLTISR_SCDF: u32 = DFSDM_FLTISR_SCDF_Msk;
pub const DFSDM_FLTISR_CKABF_Pos: u32 = 16;
pub const DFSDM_FLTISR_CKABF_Msk: u32 = 0xFF << DFSDM_FLTISR_CKABF_Pos;
pub const DFSDM_FLTISR_CKABF: u32 = DFSDM_FLTISR_CKABF_Msk;
pub const DFSDM_FLTISR_RCIP_Pos: u32 = 14;
pub const DFSDM_FLTISR_RCIP_Msk: u32 = 0x1 << DFSDM_FLTISR_RCIP_Pos;
pub const DFSDM_FLTISR_RCIP: u32 = DFSDM_FLTISR_RCIP_Msk;
pub const DFSDM_FLTISR_JCIP_Pos: u32 = 13;
pub const DFSDM_FLTISR_JCIP_Msk: u32 = 0x1 << DFSDM_FLTISR_JCIP_Pos;
pub const DFSDM_FLTISR_JCIP: u32 = DFSDM_FLTISR_JCIP_Msk;
pub const DFSDM_FLTISR_AWDF_Pos: u32 = 4;
pub const DFSDM_FLTISR_AWDF_Msk: u32 = 0x1 << DFSDM_FLTISR_AWDF_Pos;
pub const DFSDM_FLTISR_AWDF: u32 = DFSDM_FLTISR_AWDF_Msk;
pub const DFSDM_FLTISR_ROVRF_Pos: u32 = 3;
pub const DFSDM_FLTISR_ROVRF_Msk: u32 = 0x1 << DFSDM_FLTISR_ROVRF_Pos;
pub const DFSDM_FLTISR_ROVRF: u32 = DFSDM_FLTISR_ROVRF_Msk;
pub const DFSDM_FLTISR_JOVRF_Pos: u32 = 2;
pub const DFSDM_FLTISR_JOVRF_Msk: u32 = 0x1 << DFSDM_FLTISR_JOVRF_Pos;
pub const DFSDM_FLTISR_JOVRF: u32 = DFSDM_FLTISR_JOVRF_Msk;
pub const DFSDM_FLTISR_REOCF_Pos: u32 = 1;
pub const DFSDM_FLTISR_REOCF_Msk: u32 = 0x1 << DFSDM_FLTISR_REOCF_Pos;
pub const DFSDM_FLTISR_REOCF: u32 = DFSDM_FLTISR_REOCF_Msk;
pub const DFSDM_FLTISR_JEOCF_Pos: u32 = 0;
pub const DFSDM_FLTISR_JEOCF_Msk: u32 = 0x1 << DFSDM_FLTISR_JEOCF_Pos;
pub const DFSDM_FLTISR_JEOCF: u32 = DFSDM_FLTISR_JEOCF_Msk;
pub const DFSDM_FLTICR_CLRSCDF_Pos: u32 = 24;
pub const DFSDM_FLTICR_CLRSCDF_Msk: u32 = 0xFF << DFSDM_FLTICR_CLRSCDF_Pos;
pub const DFSDM_FLTICR_CLRSCDF: u32 = DFSDM_FLTICR_CLRSCDF_Msk;
pub const DFSDM_FLTICR_CLRCKABF_Pos: u32 = 16;
pub const DFSDM_FLTICR_CLRCKABF_Msk: u32 = 0xFF << DFSDM_FLTICR_CLRCKABF_Pos;
pub const DFSDM_FLTICR_CLRCKABF: u32 = DFSDM_FLTICR_CLRCKABF_Msk;
pub const DFSDM_FLTICR_CLRROVRF_Pos: u32 = 3;
pub const DFSDM_FLTICR_CLRROVRF_Msk: u32 = 0x1 << DFSDM_FLTICR_CLRROVRF_Pos;
pub const DFSDM_FLTICR_CLRROVRF: u32 = DFSDM_FLTICR_CLRROVRF_Msk;
pub const DFSDM_FLTICR_CLRJOVRF_Pos: u32 = 2;
pub const DFSDM_FLTICR_CLRJOVRF_Msk: u32 = 0x1 << DFSDM_FLTICR_CLRJOVRF_Pos;
pub const DFSDM_FLTICR_CLRJOVRF: u32 = DFSDM_FLTICR_CLRJOVRF_Msk;
pub const DFSDM_FLTJCHGR_JCHG_Pos: u32 = 0;
pub const DFSDM_FLTJCHGR_JCHG_Msk: u32 = 0xFF << DFSDM_FLTJCHGR_JCHG_Pos;
pub const DFSDM_FLTJCHGR_JCHG: u32 = DFSDM_FLTJCHGR_JCHG_Msk;
pub const DFSDM_FLTFCR_FORD_Pos: u32 = 29;
pub const DFSDM_FLTFCR_FORD_Msk: u32 = 0x7 << DFSDM_FLTFCR_FORD_Pos;
pub const DFSDM_FLTFCR_FORD: u32 = DFSDM_FLTFCR_FORD_Msk;
pub const DFSDM_FLTFCR_FORD_2: u32 = 0x4 << DFSDM_FLTFCR_FORD_Pos;
pub const DFSDM_FLTFCR_FORD_1: u32 = 0x2 << DFSDM_FLTFCR_FORD_Pos;
pub const DFSDM_FLTFCR_FORD_0: u32 = 0x1 << DFSDM_FLTFCR_FORD_Pos;
pub const DFSDM_FLTFCR_FOSR_Pos: u32 = 16;
pub const DFSDM_FLTFCR_FOSR_Msk: u32 = 0x3FF << DFSDM_FLTFCR_FOSR_Pos;
pub const DFSDM_FLTFCR_FOSR: u32 = DFSDM_FLTFCR_FOSR_Msk;
pub const DFSDM_FLTFCR_IOSR_Pos: u32 = 0;
pub const DFSDM_FLTFCR_IOSR_Msk: u32 = 0xFF << DFSDM_FLTFCR_IOSR_Pos;
pub const DFSDM_FLTFCR_IOSR: u32 = DFSDM_FLTFCR_IOSR_Msk;
pub const DFSDM_FLTJDATAR_JDATA_Pos: u32 = 8;
pub const DFSDM_FLTJDATAR_JDATA_Msk: u32 = 0xFFFFFF << DFSDM_FLTJDATAR_JDATA_Pos;
pub const DFSDM_FLTJDATAR_JDATA: u32 = DFSDM_FLTJDATAR_JDATA_Msk;
pub const DFSDM_FLTJDATAR_JDATACH_Pos: u32 = 0;
pub const DFSDM_FLTJDATAR_JDATACH_Msk: u32 = 0x7 << DFSDM_FLTJDATAR_JDATACH_Pos;
pub const DFSDM_FLTJDATAR_JDATACH: u32 = DFSDM_FLTJDATAR_JDATACH_Msk;
pub const DFSDM_FLTRDATAR_RDATA_Pos: u32 = 8;
pub const DFSDM_FLTRDATAR_RDATA_Msk: u32 = 0xFFFFFF << DFSDM_FLTRDATAR_RDATA_Pos;
pub const DFSDM_FLTRDATAR_RDATA: u32 = DFSDM_FLTRDATAR_RDATA_Msk;
pub const DFSDM_FLTRDATAR_RPEND_Pos: u32 = 4;
pub const DFSDM_FLTRDATAR_RPEND_Msk: u32 = 0x1 << DFSDM_FLTRDATAR_RPEND_Pos;
pub const DFSDM_FLTRDATAR_RPEND: u32 = DFSDM_FLTRDATAR_RPEND_Msk;
pub const DFSDM_FLTRDATAR_RDATACH_Pos: u32 = 0;
pub const DFSDM_FLTRDATAR_RDATACH_Msk: u32 = 0x7 << DFSDM_FLTRDATAR_RDATACH_Pos;
pub const DFSDM_FLTRDATAR_RDATACH: u32 = DFSDM_FLTRDATAR_RDATACH_Msk;
pub const DFSDM_FLTAWHTR_AWHT_Pos: u32 = 8;
pub const DFSDM_FLTAWHTR_AWHT_Msk: u32 = 0xFFFFFF << DFSDM_FLTAWHTR_AWHT_Pos;
pub const DFSDM_FLTAWHTR_AWHT: u32 = DFSDM_FLTAWHTR_AWHT_Msk;
pub const DFSDM_FLTAWHTR_BKAWH_Pos: u32 = 0;
pub const DFSDM_FLTAWHTR_BKAWH_Msk: u32 = 0xF << DFSDM_FLTAWHTR_BKAWH_Pos;
pub const DFSDM_FLTAWHTR_BKAWH: u32 = DFSDM_FLTAWHTR_BKAWH_Msk;
pub const DFSDM_FLTAWLTR_AWLT_Pos: u32 = 8;
pub const DFSDM_FLTAWLTR_AWLT_Msk: u32 = 0xFFFFFF << DFSDM_FLTAWLTR_AWLT_Pos;
pub const DFSDM_FLTAWLTR_AWLT: u32 = DFSDM_FLTAWLTR_AWLT_Msk;
pub const DFSDM_FLTAWLTR_BKAWL_Pos: u32 = 0;
pub const DFSDM_FLTAWLTR_BKAWL_Msk: u32 = 0xF << DFSDM_FLTAWLTR_BKAWL_Pos;
pub const DFSDM_FLTAWLTR_BKAWL: u32 = DFSDM_FLTAWLTR_BKAWL_Msk;
pub const DFSDM_FLTAWSR_AWHTF_Pos: u32 = 8;
pub const DFSDM_FLTAWSR_AWHTF_Msk: u32 = 0xFF << DFSDM_FLTAWSR_AWHTF_Pos;
pub const DFSDM_FLTAWSR_AWHTF: u32 = DFSDM_FLTAWSR_AWHTF_Msk;
pub const DFSDM_FLTAWSR_AWLTF_Pos: u32 = 0;
pub const DFSDM_FLTAWSR_AWLTF_Msk: u32 = 0xFF << DFSDM_FLTAWSR_AWLTF_Pos;
pub const DFSDM_FLTAWSR_AWLTF: u32 = DFSDM_FLTAWSR_AWLTF_Msk;
pub const DFSDM_FLTAWCFR_CLRAWHTF_Pos: u32 = 8;
pub const DFSDM_FLTAWCFR_CLRAWHTF_Msk: u32 = 0xFF << DFSDM_FLTAWCFR_CLRAWHTF_Pos;
pub const DFSDM_FLTAWCFR_CLRAWHTF: u32 = DFSDM_FLTAWCFR_CLRAWHTF_Msk;
pub const DFSDM_FLTAWCFR_CLRAWLTF_Pos: u32 = 0;
pub const DFSDM_FLTAWCFR_CLRAWLTF_Msk: u32 = 0xFF << DFSDM_FLTAWCFR_CLRAWLTF_Pos;
pub const DFSDM_FLTAWCFR_CLRAWLTF: u32 = DFSDM_FLTAWCFR_CLRAWLTF_Msk;
pub const DFSDM_FLTEXMAX_EXMAX_Pos: u32 = 8;
pub const DFSDM_FLTEXMAX_EXMAX_Msk: u32 = 0xFFFFFF << DFSDM_FLTEXMAX_EXMAX_Pos;
pub const DFSDM_FLTEXMAX_EXMAX: u32 = DFSDM_FLTEXMAX_EXMAX_Msk;
pub const DFSDM_FLTEXMAX_EXMAXCH_Pos: u32 = 0;
pub const DFSDM_FLTEXMAX_EXMAXCH_Msk: u32 = 0x7 << DFSDM_FLTEXMAX_EXMAXCH_Pos;
pub const DFSDM_FLTEXMAX_EXMAXCH: u32 = DFSDM_FLTEXMAX_EXMAXCH_Msk;
pub const DFSDM_FLTEXMIN_EXMIN_Pos: u32 = 8;
pub const DFSDM_FLTEXMIN_EXMIN_Msk: u32 = 0xFFFFFF << DFSDM_FLTEXMIN_EXMIN_Pos;
pub const DFSDM_FLTEXMIN_EXMIN: u32 = DFSDM_FLTEXMIN_EXMIN_Msk;
pub const DFSDM_FLTEXMIN_EXMINCH_Pos: u32 = 0;
pub const DFSDM_FLTEXMIN_EXMINCH_Msk: u32 = 0x7 << DFSDM_FLTEXMIN_EXMINCH_Pos;
pub const DFSDM_FLTEXMIN_EXMINCH: u32 = DFSDM_FLTEXMIN_EXMINCH_Msk;
pub const DFSDM_FLTCNVTIMR_CNVCNT_Pos: u32 = 4;
pub const DFSDM_FLTCNVTIMR_CNVCNT_Msk: u32 = 0xFFFFFFF << DFSDM_FLTCNVTIMR_CNVCNT_Pos;
pub const DFSDM_FLTCNVTIMR_CNVCNT: u32 = DFSDM_FLTCNVTIMR_CNVCNT_Msk;
pub const DMA_ISR_GIF1_Pos: u32 = 0;
pub const DMA_ISR_GIF1_Msk: u32 = 0x1 << DMA_ISR_GIF1_Pos;
pub const DMA_ISR_GIF1: u32 = DMA_ISR_GIF1_Msk;
pub const DMA_ISR_TCIF1_Pos: u32 = 1;
pub const DMA_ISR_TCIF1_Msk: u32 = 0x1 << DMA_ISR_TCIF1_Pos;
pub const DMA_ISR_TCIF1: u32 = DMA_ISR_TCIF1_Msk;
pub const DMA_ISR_HTIF1_Pos: u32 = 2;
pub const DMA_ISR_HTIF1_Msk: u32 = 0x1 << DMA_ISR_HTIF1_Pos;
pub const DMA_ISR_HTIF1: u32 = DMA_ISR_HTIF1_Msk;
pub const DMA_ISR_TEIF1_Pos: u32 = 3;
pub const DMA_ISR_TEIF1_Msk: u32 = 0x1 << DMA_ISR_TEIF1_Pos;
pub const DMA_ISR_TEIF1: u32 = DMA_ISR_TEIF1_Msk;
pub const DMA_ISR_GIF2_Pos: u32 = 4;
pub const DMA_ISR_GIF2_Msk: u32 = 0x1 << DMA_ISR_GIF2_Pos;
pub const DMA_ISR_GIF2: u32 = DMA_ISR_GIF2_Msk;
pub const DMA_ISR_TCIF2_Pos: u32 = 5;
pub const DMA_ISR_TCIF2_Msk: u32 = 0x1 << DMA_ISR_TCIF2_Pos;
pub const DMA_ISR_TCIF2: u32 = DMA_ISR_TCIF2_Msk;
pub const DMA_ISR_HTIF2_Pos: u32 = 6;
pub const DMA_ISR_HTIF2_Msk: u32 = 0x1 << DMA_ISR_HTIF2_Pos;
pub const DMA_ISR_HTIF2: u32 = DMA_ISR_HTIF2_Msk;
pub const DMA_ISR_TEIF2_Pos: u32 = 7;
pub const DMA_ISR_TEIF2_Msk: u32 = 0x1 << DMA_ISR_TEIF2_Pos;
pub const DMA_ISR_TEIF2: u32 = DMA_ISR_TEIF2_Msk;
pub const DMA_ISR_GIF3_Pos: u32 = 8;
pub const DMA_ISR_GIF3_Msk: u32 = 0x1 << DMA_ISR_GIF3_Pos;
pub const DMA_ISR_GIF3: u32 = DMA_ISR_GIF3_Msk;
pub const DMA_ISR_TCIF3_Pos: u32 = 9;
pub const DMA_ISR_TCIF3_Msk: u32 = 0x1 << DMA_ISR_TCIF3_Pos;
pub const DMA_ISR_TCIF3: u32 = DMA_ISR_TCIF3_Msk;
pub const DMA_ISR_HTIF3_Pos: u32 = 10;
pub const DMA_ISR_HTIF3_Msk: u32 = 0x1 << DMA_ISR_HTIF3_Pos;
pub const DMA_ISR_HTIF3: u32 = DMA_ISR_HTIF3_Msk;
pub const DMA_ISR_TEIF3_Pos: u32 = 11;
pub const DMA_ISR_TEIF3_Msk: u32 = 0x1 << DMA_ISR_TEIF3_Pos;
pub const DMA_ISR_TEIF3: u32 = DMA_ISR_TEIF3_Msk;
pub const DMA_ISR_GIF4_Pos: u32 = 12;
pub const DMA_ISR_GIF4_Msk: u32 = 0x1 << DMA_ISR_GIF4_Pos;
pub const DMA_ISR_GIF4: u32 = DMA_ISR_GIF4_Msk;
pub const DMA_ISR_TCIF4_Pos: u32 = 13;
pub const DMA_ISR_TCIF4_Msk: u32 = 0x1 << DMA_ISR_TCIF4_Pos;
pub const DMA_ISR_TCIF4: u32 = DMA_ISR_TCIF4_Msk;
pub const DMA_ISR_HTIF4_Pos: u32 = 14;
pub const DMA_ISR_HTIF4_Msk: u32 = 0x1 << DMA_ISR_HTIF4_Pos;
pub const DMA_ISR_HTIF4: u32 = DMA_ISR_HTIF4_Msk;
pub const DMA_ISR_TEIF4_Pos: u32 = 15;
pub const DMA_ISR_TEIF4_Msk: u32 = 0x1 << DMA_ISR_TEIF4_Pos;
pub const DMA_ISR_TEIF4: u32 = DMA_ISR_TEIF4_Msk;
pub const DMA_ISR_GIF5_Pos: u32 = 16;
pub const DMA_ISR_GIF5_Msk: u32 = 0x1 << DMA_ISR_GIF5_Pos;
pub const DMA_ISR_GIF5: u32 = DMA_ISR_GIF5_Msk;
pub const DMA_ISR_TCIF5_Pos: u32 = 17;
pub const DMA_ISR_TCIF5_Msk: u32 = 0x1 << DMA_ISR_TCIF5_Pos;
pub const DMA_ISR_TCIF5: u32 = DMA_ISR_TCIF5_Msk;
pub const DMA_ISR_HTIF5_Pos: u32 = 18;
pub const DMA_ISR_HTIF5_Msk: u32 = 0x1 << DMA_ISR_HTIF5_Pos;
pub const DMA_ISR_HTIF5: u32 = DMA_ISR_HTIF5_Msk;
pub const DMA_ISR_TEIF5_Pos: u32 = 19;
pub const DMA_ISR_TEIF5_Msk: u32 = 0x1 << DMA_ISR_TEIF5_Pos;
pub const DMA_ISR_TEIF5: u32 = DMA_ISR_TEIF5_Msk;
pub const DMA_ISR_GIF6_Pos: u32 = 20;
pub const DMA_ISR_GIF6_Msk: u32 = 0x1 << DMA_ISR_GIF6_Pos;
pub const DMA_ISR_GIF6: u32 = DMA_ISR_GIF6_Msk;
pub const DMA_ISR_TCIF6_Pos: u32 = 21;
pub const DMA_ISR_TCIF6_Msk: u32 = 0x1 << DMA_ISR_TCIF6_Pos;
pub const DMA_ISR_TCIF6: u32 = DMA_ISR_TCIF6_Msk;
pub const DMA_ISR_HTIF6_Pos: u32 = 22;
pub const DMA_ISR_HTIF6_Msk: u32 = 0x1 << DMA_ISR_HTIF6_Pos;
pub const DMA_ISR_HTIF6: u32 = DMA_ISR_HTIF6_Msk;
pub const DMA_ISR_TEIF6_Pos: u32 = 23;
pub const DMA_ISR_TEIF6_Msk: u32 = 0x1 << DMA_ISR_TEIF6_Pos;
pub const DMA_ISR_TEIF6: u32 = DMA_ISR_TEIF6_Msk;
pub const DMA_ISR_GIF7_Pos: u32 = 24;
pub const DMA_ISR_GIF7_Msk: u32 = 0x1 << DMA_ISR_GIF7_Pos;
pub const DMA_ISR_GIF7: u32 = DMA_ISR_GIF7_Msk;
pub const DMA_ISR_TCIF7_Pos: u32 = 25;
pub const DMA_ISR_TCIF7_Msk: u32 = 0x1 << DMA_ISR_TCIF7_Pos;
pub const DMA_ISR_TCIF7: u32 = DMA_ISR_TCIF7_Msk;
pub const DMA_ISR_HTIF7_Pos: u32 = 26;
pub const DMA_ISR_HTIF7_Msk: u32 = 0x1 << DMA_ISR_HTIF7_Pos;
pub const DMA_ISR_HTIF7: u32 = DMA_ISR_HTIF7_Msk;
pub const DMA_ISR_TEIF7_Pos: u32 = 27;
pub const DMA_ISR_TEIF7_Msk: u32 = 0x1 << DMA_ISR_TEIF7_Pos;
pub const DMA_ISR_TEIF7: u32 = DMA_ISR_TEIF7_Msk;
pub const DMA_ISR_GIF8_Pos: u32 = 28;
pub const DMA_ISR_GIF8_Msk: u32 = 0x1 << DMA_ISR_GIF8_Pos;
pub const DMA_ISR_GIF8: u32 = DMA_ISR_GIF8_Msk;
pub const DMA_ISR_TCIF8_Pos: u32 = 29;
pub const DMA_ISR_TCIF8_Msk: u32 = 0x1 << DMA_ISR_TCIF8_Pos;
pub const DMA_ISR_TCIF8: u32 = DMA_ISR_TCIF8_Msk;
pub const DMA_ISR_HTIF8_Pos: u32 = 30;
pub const DMA_ISR_HTIF8_Msk: u32 = 0x1 << DMA_ISR_HTIF8_Pos;
pub const DMA_ISR_HTIF8: u32 = DMA_ISR_HTIF8_Msk;
pub const DMA_ISR_TEIF8_Pos: u32 = 31;
pub const DMA_ISR_TEIF8_Msk: u32 = 0x1 << DMA_ISR_TEIF8_Pos;
pub const DMA_ISR_TEIF8: u32 = DMA_ISR_TEIF8_Msk;
pub const DMA_IFCR_CGIF1_Pos: u32 = 0;
pub const DMA_IFCR_CGIF1_Msk: u32 = 0x1 << DMA_IFCR_CGIF1_Pos;
pub const DMA_IFCR_CGIF1: u32 = DMA_IFCR_CGIF1_Msk;
pub const DMA_IFCR_CTCIF1_Pos: u32 = 1;
pub const DMA_IFCR_CTCIF1_Msk: u32 = 0x1 << DMA_IFCR_CTCIF1_Pos;
pub const DMA_IFCR_CTCIF1: u32 = DMA_IFCR_CTCIF1_Msk;
pub const DMA_IFCR_CHTIF1_Pos: u32 = 2;
pub const DMA_IFCR_CHTIF1_Msk: u32 = 0x1 << DMA_IFCR_CHTIF1_Pos;
pub const DMA_IFCR_CHTIF1: u32 = DMA_IFCR_CHTIF1_Msk;
pub const DMA_IFCR_CTEIF1_Pos: u32 = 3;
pub const DMA_IFCR_CTEIF1_Msk: u32 = 0x1 << DMA_IFCR_CTEIF1_Pos;
pub const DMA_IFCR_CTEIF1: u32 = DMA_IFCR_CTEIF1_Msk;
pub const DMA_IFCR_CGIF2_Pos: u32 = 4;
pub const DMA_IFCR_CGIF2_Msk: u32 = 0x1 << DMA_IFCR_CGIF2_Pos;
pub const DMA_IFCR_CGIF2: u32 = DMA_IFCR_CGIF2_Msk;
pub const DMA_IFCR_CTCIF2_Pos: u32 = 5;
pub const DMA_IFCR_CTCIF2_Msk: u32 = 0x1 << DMA_IFCR_CTCIF2_Pos;
pub const DMA_IFCR_CTCIF2: u32 = DMA_IFCR_CTCIF2_Msk;
pub const DMA_IFCR_CHTIF2_Pos: u32 = 6;
pub const DMA_IFCR_CHTIF2_Msk: u32 = 0x1 << DMA_IFCR_CHTIF2_Pos;
pub const DMA_IFCR_CHTIF2: u32 = DMA_IFCR_CHTIF2_Msk;
pub const DMA_IFCR_CTEIF2_Pos: u32 = 7;
pub const DMA_IFCR_CTEIF2_Msk: u32 = 0x1 << DMA_IFCR_CTEIF2_Pos;
pub const DMA_IFCR_CTEIF2: u32 = DMA_IFCR_CTEIF2_Msk;
pub const DMA_IFCR_CGIF3_Pos: u32 = 8;
pub const DMA_IFCR_CGIF3_Msk: u32 = 0x1 << DMA_IFCR_CGIF3_Pos;
pub const DMA_IFCR_CGIF3: u32 = DMA_IFCR_CGIF3_Msk;
pub const DMA_IFCR_CTCIF3_Pos: u32 = 9;
pub const DMA_IFCR_CTCIF3_Msk: u32 = 0x1 << DMA_IFCR_CTCIF3_Pos;
pub const DMA_IFCR_CTCIF3: u32 = DMA_IFCR_CTCIF3_Msk;
pub const DMA_IFCR_CHTIF3_Pos: u32 = 10;
pub const DMA_IFCR_CHTIF3_Msk: u32 = 0x1 << DMA_IFCR_CHTIF3_Pos;
pub const DMA_IFCR_CHTIF3: u32 = DMA_IFCR_CHTIF3_Msk;
pub const DMA_IFCR_CTEIF3_Pos: u32 = 11;
pub const DMA_IFCR_CTEIF3_Msk: u32 = 0x1 << DMA_IFCR_CTEIF3_Pos;
pub const DMA_IFCR_CTEIF3: u32 = DMA_IFCR_CTEIF3_Msk;
pub const DMA_IFCR_CGIF4_Pos: u32 = 12;
pub const DMA_IFCR_CGIF4_Msk: u32 = 0x1 << DMA_IFCR_CGIF4_Pos;
pub const DMA_IFCR_CGIF4: u32 = DMA_IFCR_CGIF4_Msk;
pub const DMA_IFCR_CTCIF4_Pos: u32 = 13;
pub const DMA_IFCR_CTCIF4_Msk: u32 = 0x1 << DMA_IFCR_CTCIF4_Pos;
pub const DMA_IFCR_CTCIF4: u32 = DMA_IFCR_CTCIF4_Msk;
pub const DMA_IFCR_CHTIF4_Pos: u32 = 14;
pub const DMA_IFCR_CHTIF4_Msk: u32 = 0x1 << DMA_IFCR_CHTIF4_Pos;
pub const DMA_IFCR_CHTIF4: u32 = DMA_IFCR_CHTIF4_Msk;
pub const DMA_IFCR_CTEIF4_Pos: u32 = 15;
pub const DMA_IFCR_CTEIF4_Msk: u32 = 0x1 << DMA_IFCR_CTEIF4_Pos;
pub const DMA_IFCR_CTEIF4: u32 = DMA_IFCR_CTEIF4_Msk;
pub const DMA_IFCR_CGIF5_Pos: u32 = 16;
pub const DMA_IFCR_CGIF5_Msk: u32 = 0x1 << DMA_IFCR_CGIF5_Pos;
pub const DMA_IFCR_CGIF5: u32 = DMA_IFCR_CGIF5_Msk;
pub const DMA_IFCR_CTCIF5_Pos: u32 = 17;
pub const DMA_IFCR_CTCIF5_Msk: u32 = 0x1 << DMA_IFCR_CTCIF5_Pos;
pub const DMA_IFCR_CTCIF5: u32 = DMA_IFCR_CTCIF5_Msk;
pub const DMA_IFCR_CHTIF5_Pos: u32 = 18;
pub const DMA_IFCR_CHTIF5_Msk: u32 = 0x1 << DMA_IFCR_CHTIF5_Pos;
pub const DMA_IFCR_CHTIF5: u32 = DMA_IFCR_CHTIF5_Msk;
pub const DMA_IFCR_CTEIF5_Pos: u32 = 19;
pub const DMA_IFCR_CTEIF5_Msk: u32 = 0x1 << DMA_IFCR_CTEIF5_Pos;
pub const DMA_IFCR_CTEIF5: u32 = DMA_IFCR_CTEIF5_Msk;
pub const DMA_IFCR_CGIF6_Pos: u32 = 20;
pub const DMA_IFCR_CGIF6_Msk: u32 = 0x1 << DMA_IFCR_CGIF6_Pos;
pub const DMA_IFCR_CGIF6: u32 = DMA_IFCR_CGIF6_Msk;
pub const DMA_IFCR_CTCIF6_Pos: u32 = 21;
pub const DMA_IFCR_CTCIF6_Msk: u32 = 0x1 << DMA_IFCR_CTCIF6_Pos;
pub const DMA_IFCR_CTCIF6: u32 = DMA_IFCR_CTCIF6_Msk;
pub const DMA_IFCR_CHTIF6_Pos: u32 = 22;
pub const DMA_IFCR_CHTIF6_Msk: u32 = 0x1 << DMA_IFCR_CHTIF6_Pos;
pub const DMA_IFCR_CHTIF6: u32 = DMA_IFCR_CHTIF6_Msk;
pub const DMA_IFCR_CTEIF6_Pos: u32 = 23;
pub const DMA_IFCR_CTEIF6_Msk: u32 = 0x1 << DMA_IFCR_CTEIF6_Pos;
pub const DMA_IFCR_CTEIF6: u32 = DMA_IFCR_CTEIF6_Msk;
pub const DMA_IFCR_CGIF7_Pos: u32 = 24;
pub const DMA_IFCR_CGIF7_Msk: u32 = 0x1 << DMA_IFCR_CGIF7_Pos;
pub const DMA_IFCR_CGIF7: u32 = DMA_IFCR_CGIF7_Msk;
pub const DMA_IFCR_CTCIF7_Pos: u32 = 25;
pub const DMA_IFCR_CTCIF7_Msk: u32 = 0x1 << DMA_IFCR_CTCIF7_Pos;
pub const DMA_IFCR_CTCIF7: u32 = DMA_IFCR_CTCIF7_Msk;
pub const DMA_IFCR_CHTIF7_Pos: u32 = 26;
pub const DMA_IFCR_CHTIF7_Msk: u32 = 0x1 << DMA_IFCR_CHTIF7_Pos;
pub const DMA_IFCR_CHTIF7: u32 = DMA_IFCR_CHTIF7_Msk;
pub const DMA_IFCR_CTEIF7_Pos: u32 = 27;
pub const DMA_IFCR_CTEIF7_Msk: u32 = 0x1 << DMA_IFCR_CTEIF7_Pos;
pub const DMA_IFCR_CTEIF7: u32 = DMA_IFCR_CTEIF7_Msk;
pub const DMA_IFCR_CGIF8_Pos: u32 = 28;
pub const DMA_IFCR_CGIF8_Msk: u32 = 0x1 << DMA_IFCR_CGIF8_Pos;
pub const DMA_IFCR_CGIF8: u32 = DMA_IFCR_CGIF8_Msk;
pub const DMA_IFCR_CTCIF8_Pos: u32 = 29;
pub const DMA_IFCR_CTCIF8_Msk: u32 = 0x1 << DMA_IFCR_CTCIF8_Pos;
pub const DMA_IFCR_CTCIF8: u32 = DMA_IFCR_CTCIF8_Msk;
pub const DMA_IFCR_CHTIF8_Pos: u32 = 30;
pub const DMA_IFCR_CHTIF8_Msk: u32 = 0x1 << DMA_IFCR_CHTIF8_Pos;
pub const DMA_IFCR_CHTIF8: u32 = DMA_IFCR_CHTIF8_Msk;
pub const DMA_IFCR_CTEIF8_Pos: u32 = 31;
pub const DMA_IFCR_CTEIF8_Msk: u32 = 0x1 << DMA_IFCR_CTEIF8_Pos;
pub const DMA_IFCR_CTEIF8: u32 = DMA_IFCR_CTEIF8_Msk;
pub const DMA_CCR_EN_Pos: u32 = 0;
pub const DMA_CCR_EN_Msk: u32 = 0x1 << DMA_CCR_EN_Pos;
pub const DMA_CCR_EN: u32 = DMA_CCR_EN_Msk;
pub const DMA_CCR_TCIE_Pos: u32 = 1;
pub const DMA_CCR_TCIE_Msk: u32 = 0x1 << DMA_CCR_TCIE_Pos;
pub const DMA_CCR_TCIE: u32 = DMA_CCR_TCIE_Msk;
pub const DMA_CCR_HTIE_Pos: u32 = 2;
pub const DMA_CCR_HTIE_Msk: u32 = 0x1 << DMA_CCR_HTIE_Pos;
pub const DMA_CCR_HTIE: u32 = DMA_CCR_HTIE_Msk;
pub const DMA_CCR_TEIE_Pos: u32 = 3;
pub const DMA_CCR_TEIE_Msk: u32 = 0x1 << DMA_CCR_TEIE_Pos;
pub const DMA_CCR_TEIE: u32 = DMA_CCR_TEIE_Msk;
pub const DMA_CCR_DIR_Pos: u32 = 4;
pub const DMA_CCR_DIR_Msk: u32 = 0x1 << DMA_CCR_DIR_Pos;
pub const DMA_CCR_DIR: u32 = DMA_CCR_DIR_Msk;
pub const DMA_CCR_CIRC_Pos: u32 = 5;
pub const DMA_CCR_CIRC_Msk: u32 = 0x1 << DMA_CCR_CIRC_Pos;
pub const DMA_CCR_CIRC: u32 = DMA_CCR_CIRC_Msk;
pub const DMA_CCR_PINC_Pos: u32 = 6;
pub const DMA_CCR_PINC_Msk: u32 = 0x1 << DMA_CCR_PINC_Pos;
pub const DMA_CCR_PINC: u32 = DMA_CCR_PINC_Msk;
pub const DMA_CCR_MINC_Pos: u32 = 7;
pub const DMA_CCR_MINC_Msk: u32 = 0x1 << DMA_CCR_MINC_Pos;
pub const DMA_CCR_MINC: u32 = DMA_CCR_MINC_Msk;
pub const DMA_CCR_PSIZE_Pos: u32 = 8;
pub const DMA_CCR_PSIZE_Msk: u32 = 0x3 << DMA_CCR_PSIZE_Pos;
pub const DMA_CCR_PSIZE: u32 = DMA_CCR_PSIZE_Msk;
pub const DMA_CCR_PSIZE_0: u32 = 0x1 << DMA_CCR_PSIZE_Pos;
pub const DMA_CCR_PSIZE_1: u32 = 0x2 << DMA_CCR_PSIZE_Pos;
pub const DMA_CCR_MSIZE_Pos: u32 = 10;
pub const DMA_CCR_MSIZE_Msk: u32 = 0x3 << DMA_CCR_MSIZE_Pos;
pub const DMA_CCR_MSIZE: u32 = DMA_CCR_MSIZE_Msk;
pub const DMA_CCR_MSIZE_0: u32 = 0x1 << DMA_CCR_MSIZE_Pos;
pub const DMA_CCR_MSIZE_1: u32 = 0x2 << DMA_CCR_MSIZE_Pos;
pub const DMA_CCR_PL_Pos: u32 = 12;
pub const DMA_CCR_PL_Msk: u32 = 0x3 << DMA_CCR_PL_Pos;
pub const DMA_CCR_PL: u32 = DMA_CCR_PL_Msk;
pub const DMA_CCR_PL_0: u32 = 0x1 << DMA_CCR_PL_Pos;
pub const DMA_CCR_PL_1: u32 = 0x2 << DMA_CCR_PL_Pos;
pub const DMA_CCR_MEM2MEM_Pos: u32 = 14;
pub const DMA_CCR_MEM2MEM_Msk: u32 = 0x1 << DMA_CCR_MEM2MEM_Pos;
pub const DMA_CCR_MEM2MEM: u32 = DMA_CCR_MEM2MEM_Msk;
pub const DMA_CCR_DBM_Pos: u32 = 15;
pub const DMA_CCR_DBM_Msk: u32 = 0x1 << DMA_CCR_DBM_Pos;
pub const DMA_CCR_DBM: u32 = DMA_CCR_DBM_Msk;
pub const DMA_CCR_CT_Pos: u32 = 16;
pub const DMA_CCR_CT_Msk: u32 = 0x1 << DMA_CCR_CT_Pos;
pub const DMA_CCR_CT: u32 = DMA_CCR_CT_Msk;
pub const DMA_CCR_SECM_Pos: u32 = 17;
pub const DMA_CCR_SECM_Msk: u32 = 0x1 << DMA_CCR_SECM_Pos;
pub const DMA_CCR_SECM: u32 = DMA_CCR_SECM_Msk;
pub const DMA_CCR_SSEC_Pos: u32 = 18;
pub const DMA_CCR_SSEC_Msk: u32 = 0x1 << DMA_CCR_SSEC_Pos;
pub const DMA_CCR_SSEC: u32 = DMA_CCR_SSEC_Msk;
pub const DMA_CCR_DSEC_Pos: u32 = 19;
pub const DMA_CCR_DSEC_Msk: u32 = 0x1 << DMA_CCR_DSEC_Pos;
pub const DMA_CCR_DSEC: u32 = DMA_CCR_DSEC_Msk;
pub const DMA_CCR_PRIV_Pos: u32 = 20;
pub const DMA_CCR_PRIV_Msk: u32 = 0x1 << DMA_CCR_PRIV_Pos;
pub const DMA_CCR_PRIV: u32 = DMA_CCR_PRIV_Msk;
pub const DMA_CNDTR_NDT_Pos: u32 = 0;
pub const DMA_CNDTR_NDT_Msk: u32 = 0x3FFFF << DMA_CNDTR_NDT_Pos;
pub const DMA_CNDTR_NDT: u32 = DMA_CNDTR_NDT_Msk;
pub const DMA_CPAR_PA_Pos: u32 = 0;
pub const DMA_CPAR_PA_Msk: u32 = 0xFFFFFFFF << DMA_CPAR_PA_Pos;
pub const DMA_CPAR_PA: u32 = DMA_CPAR_PA_Msk;
pub const DMA_CM0AR_MA_Pos: u32 = 0;
pub const DMA_CM0AR_MA_Msk: u32 = 0xFFFFFFFF << DMA_CM0AR_MA_Pos;
pub const DMA_CM0AR_MA: u32 = DMA_CM0AR_MA_Msk;
pub const DMA_CM1AR_MA_Pos: u32 = 0;
pub const DMA_CM1AR_MA_Msk: u32 = 0xFFFFFFFF << DMA_CM1AR_MA_Pos;
pub const DMA_CM1AR_MA: u32 = DMA_CM1AR_MA_Msk;
pub const DMAMUX_CxCR_DMAREQ_ID_Pos: u32 = 0;
pub const DMAMUX_CxCR_DMAREQ_ID_Msk: u32 = 0xFF << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID: u32 = DMAMUX_CxCR_DMAREQ_ID_Msk;
pub const DMAMUX_CxCR_DMAREQ_ID_0: u32 = 0x01 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_1: u32 = 0x02 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_2: u32 = 0x04 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_3: u32 = 0x08 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_4: u32 = 0x10 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_5: u32 = 0x20 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_6: u32 = 0x40 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_7: u32 = 0x80 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_SOIE_Pos: u32 = 8;
pub const DMAMUX_CxCR_SOIE_Msk: u32 = 0x1 << DMAMUX_CxCR_SOIE_Pos;
pub const DMAMUX_CxCR_SOIE: u32 = DMAMUX_CxCR_SOIE_Msk;
pub const DMAMUX_CxCR_EGE_Pos: u32 = 9;
pub const DMAMUX_CxCR_EGE_Msk: u32 = 0x1 << DMAMUX_CxCR_EGE_Pos;
pub const DMAMUX_CxCR_EGE: u32 = DMAMUX_CxCR_EGE_Msk;
pub const DMAMUX_CxCR_SE_Pos: u32 = 16;
pub const DMAMUX_CxCR_SE_Msk: u32 = 0x1 << DMAMUX_CxCR_SE_Pos;
pub const DMAMUX_CxCR_SE: u32 = DMAMUX_CxCR_SE_Msk;
pub const DMAMUX_CxCR_SPOL_Pos: u32 = 17;
pub const DMAMUX_CxCR_SPOL_Msk: u32 = 0x3 << DMAMUX_CxCR_SPOL_Pos;
pub const DMAMUX_CxCR_SPOL: u32 = DMAMUX_CxCR_SPOL_Msk;
pub const DMAMUX_CxCR_SPOL_0: u32 = 0x1 << DMAMUX_CxCR_SPOL_Pos;
pub const DMAMUX_CxCR_SPOL_1: u32 = 0x2 << DMAMUX_CxCR_SPOL_Pos;
pub const DMAMUX_CxCR_NBREQ_Pos: u32 = 19;
pub const DMAMUX_CxCR_NBREQ_Msk: u32 = 0x1F << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_NBREQ: u32 = DMAMUX_CxCR_NBREQ_Msk;
pub const DMAMUX_CxCR_NBREQ_0: u32 = 0x01 << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_NBREQ_1: u32 = 0x02 << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_NBREQ_2: u32 = 0x04 << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_NBREQ_3: u32 = 0x08 << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_NBREQ_4: u32 = 0x10 << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_SYNC_ID_Pos: u32 = 24;
pub const DMAMUX_CxCR_SYNC_ID_Msk: u32 = 0x1F << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CxCR_SYNC_ID: u32 = DMAMUX_CxCR_SYNC_ID_Msk;
pub const DMAMUX_CxCR_SYNC_ID_0: u32 = 0x01 << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CxCR_SYNC_ID_1: u32 = 0x02 << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CxCR_SYNC_ID_2: u32 = 0x04 << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CxCR_SYNC_ID_3: u32 = 0x08 << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CxCR_SYNC_ID_4: u32 = 0x10 << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CSR_SOF0_Pos: u32 = 0;
pub const DMAMUX_CSR_SOF0_Msk: u32 = 0x1 << DMAMUX_CSR_SOF0_Pos;
pub const DMAMUX_CSR_SOF0: u32 = DMAMUX_CSR_SOF0_Msk;
pub const DMAMUX_CSR_SOF1_Pos: u32 = 1;
pub const DMAMUX_CSR_SOF1_Msk: u32 = 0x1 << DMAMUX_CSR_SOF1_Pos;
pub const DMAMUX_CSR_SOF1: u32 = DMAMUX_CSR_SOF1_Msk;
pub const DMAMUX_CSR_SOF2_Pos: u32 = 2;
pub const DMAMUX_CSR_SOF2_Msk: u32 = 0x1 << DMAMUX_CSR_SOF2_Pos;
pub const DMAMUX_CSR_SOF2: u32 = DMAMUX_CSR_SOF2_Msk;
pub const DMAMUX_CSR_SOF3_Pos: u32 = 3;
pub const DMAMUX_CSR_SOF3_Msk: u32 = 0x1 << DMAMUX_CSR_SOF3_Pos;
pub const DMAMUX_CSR_SOF3: u32 = DMAMUX_CSR_SOF3_Msk;
pub const DMAMUX_CSR_SOF4_Pos: u32 = 4;
pub const DMAMUX_CSR_SOF4_Msk: u32 = 0x1 << DMAMUX_CSR_SOF4_Pos;
pub const DMAMUX_CSR_SOF4: u32 = DMAMUX_CSR_SOF4_Msk;
pub const DMAMUX_CSR_SOF5_Pos: u32 = 5;
pub const DMAMUX_CSR_SOF5_Msk: u32 = 0x1 << DMAMUX_CSR_SOF5_Pos;
pub const DMAMUX_CSR_SOF5: u32 = DMAMUX_CSR_SOF5_Msk;
pub const DMAMUX_CSR_SOF6_Pos: u32 = 6;
pub const DMAMUX_CSR_SOF6_Msk: u32 = 0x1 << DMAMUX_CSR_SOF6_Pos;
pub const DMAMUX_CSR_SOF6: u32 = DMAMUX_CSR_SOF6_Msk;
pub const DMAMUX_CSR_SOF7_Pos: u32 = 7;
pub const DMAMUX_CSR_SOF7_Msk: u32 = 0x1 << DMAMUX_CSR_SOF7_Pos;
pub const DMAMUX_CSR_SOF7: u32 = DMAMUX_CSR_SOF7_Msk;
pub const DMAMUX_CSR_SOF8_Pos: u32 = 8;
pub const DMAMUX_CSR_SOF8_Msk: u32 = 0x1 << DMAMUX_CSR_SOF8_Pos;
pub const DMAMUX_CSR_SOF8: u32 = DMAMUX_CSR_SOF8_Msk;
pub const DMAMUX_CSR_SOF9_Pos: u32 = 9;
pub const DMAMUX_CSR_SOF9_Msk: u32 = 0x1 << DMAMUX_CSR_SOF9_Pos;
pub const DMAMUX_CSR_SOF9: u32 = DMAMUX_CSR_SOF9_Msk;
pub const DMAMUX_CSR_SOF10_Pos: u32 = 10;
pub const DMAMUX_CSR_SOF10_Msk: u32 = 0x1 << DMAMUX_CSR_SOF10_Pos;
pub const DMAMUX_CSR_SOF10: u32 = DMAMUX_CSR_SOF10_Msk;
pub const DMAMUX_CSR_SOF11_Pos: u32 = 11;
pub const DMAMUX_CSR_SOF11_Msk: u32 = 0x1 << DMAMUX_CSR_SOF11_Pos;
pub const DMAMUX_CSR_SOF11: u32 = DMAMUX_CSR_SOF11_Msk;
pub const DMAMUX_CSR_SOF12_Pos: u32 = 12;
pub const DMAMUX_CSR_SOF12_Msk: u32 = 0x1 << DMAMUX_CSR_SOF12_Pos;
pub const DMAMUX_CSR_SOF12: u32 = DMAMUX_CSR_SOF12_Msk;
pub const DMAMUX_CSR_SOF13_Pos: u32 = 13;
pub const DMAMUX_CSR_SOF13_Msk: u32 = 0x1 << DMAMUX_CSR_SOF13_Pos;
pub const DMAMUX_CSR_SOF13: u32 = DMAMUX_CSR_SOF13_Msk;
pub const DMAMUX_CSR_SOF14_Pos: u32 = 14;
pub const DMAMUX_CSR_SOF14_Msk: u32 = 0x1 << DMAMUX_CSR_SOF14_Pos;
pub const DMAMUX_CSR_SOF14: u32 = DMAMUX_CSR_SOF14_Msk;
pub const DMAMUX_CSR_SOF15_Pos: u32 = 15;
pub const DMAMUX_CSR_SOF15_Msk: u32 = 0x1 << DMAMUX_CSR_SOF15_Pos;
pub const DMAMUX_CSR_SOF15: u32 = DMAMUX_CSR_SOF15_Msk;
pub const DMAMUX_CFR_CSOF0_Pos: u32 = 0;
pub const DMAMUX_CFR_CSOF0_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF0_Pos;
pub const DMAMUX_CFR_CSOF0: u32 = DMAMUX_CFR_CSOF0_Msk;
pub const DMAMUX_CFR_CSOF1_Pos: u32 = 1;
pub const DMAMUX_CFR_CSOF1_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF1_Pos;
pub const DMAMUX_CFR_CSOF1: u32 = DMAMUX_CFR_CSOF1_Msk;
pub const DMAMUX_CFR_CSOF2_Pos: u32 = 2;
pub const DMAMUX_CFR_CSOF2_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF2_Pos;
pub const DMAMUX_CFR_CSOF2: u32 = DMAMUX_CFR_CSOF2_Msk;
pub const DMAMUX_CFR_CSOF3_Pos: u32 = 3;
pub const DMAMUX_CFR_CSOF3_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF3_Pos;
pub const DMAMUX_CFR_CSOF3: u32 = DMAMUX_CFR_CSOF3_Msk;
pub const DMAMUX_CFR_CSOF4_Pos: u32 = 4;
pub const DMAMUX_CFR_CSOF4_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF4_Pos;
pub const DMAMUX_CFR_CSOF4: u32 = DMAMUX_CFR_CSOF4_Msk;
pub const DMAMUX_CFR_CSOF5_Pos: u32 = 5;
pub const DMAMUX_CFR_CSOF5_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF5_Pos;
pub const DMAMUX_CFR_CSOF5: u32 = DMAMUX_CFR_CSOF5_Msk;
pub const DMAMUX_CFR_CSOF6_Pos: u32 = 6;
pub const DMAMUX_CFR_CSOF6_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF6_Pos;
pub const DMAMUX_CFR_CSOF6: u32 = DMAMUX_CFR_CSOF6_Msk;
pub const DMAMUX_CFR_CSOF7_Pos: u32 = 7;
pub const DMAMUX_CFR_CSOF7_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF7_Pos;
pub const DMAMUX_CFR_CSOF7: u32 = DMAMUX_CFR_CSOF7_Msk;
pub const DMAMUX_CFR_CSOF8_Pos: u32 = 8;
pub const DMAMUX_CFR_CSOF8_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF8_Pos;
pub const DMAMUX_CFR_CSOF8: u32 = DMAMUX_CFR_CSOF8_Msk;
pub const DMAMUX_CFR_CSOF9_Pos: u32 = 9;
pub const DMAMUX_CFR_CSOF9_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF9_Pos;
pub const DMAMUX_CFR_CSOF9: u32 = DMAMUX_CFR_CSOF9_Msk;
pub const DMAMUX_CFR_CSOF10_Pos: u32 = 10;
pub const DMAMUX_CFR_CSOF10_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF10_Pos;
pub const DMAMUX_CFR_CSOF10: u32 = DMAMUX_CFR_CSOF10_Msk;
pub const DMAMUX_CFR_CSOF11_Pos: u32 = 11;
pub const DMAMUX_CFR_CSOF11_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF11_Pos;
pub const DMAMUX_CFR_CSOF11: u32 = DMAMUX_CFR_CSOF11_Msk;
pub const DMAMUX_CFR_CSOF12_Pos: u32 = 12;
pub const DMAMUX_CFR_CSOF12_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF12_Pos;
pub const DMAMUX_CFR_CSOF12: u32 = DMAMUX_CFR_CSOF12_Msk;
pub const DMAMUX_CFR_CSOF13_Pos: u32 = 13;
pub const DMAMUX_CFR_CSOF13_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF13_Pos;
pub const DMAMUX_CFR_CSOF13: u32 = DMAMUX_CFR_CSOF13_Msk;
pub const DMAMUX_CFR_CSOF14_Pos: u32 = 14;
pub const DMAMUX_CFR_CSOF14_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF14_Pos;
pub const DMAMUX_CFR_CSOF14: u32 = DMAMUX_CFR_CSOF14_Msk;
pub const DMAMUX_CFR_CSOF15_Pos: u32 = 15;
pub const DMAMUX_CFR_CSOF15_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF15_Pos;
pub const DMAMUX_CFR_CSOF15: u32 = DMAMUX_CFR_CSOF15_Msk;
pub const DMAMUX_RGxCR_SIG_ID_Pos: u32 = 0;
pub const DMAMUX_RGxCR_SIG_ID_Msk: u32 = 0x1F << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_SIG_ID: u32 = DMAMUX_RGxCR_SIG_ID_Msk;
pub const DMAMUX_RGxCR_SIG_ID_0: u32 = 0x01 << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_SIG_ID_1: u32 = 0x02 << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_SIG_ID_2: u32 = 0x04 << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_SIG_ID_3: u32 = 0x08 << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_SIG_ID_4: u32 = 0x10 << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_OIE_Pos: u32 = 8;
pub const DMAMUX_RGxCR_OIE_Msk: u32 = 0x1 << DMAMUX_RGxCR_OIE_Pos;
pub const DMAMUX_RGxCR_OIE: u32 = DMAMUX_RGxCR_OIE_Msk;
pub const DMAMUX_RGxCR_GE_Pos: u32 = 16;
pub const DMAMUX_RGxCR_GE_Msk: u32 = 0x1 << DMAMUX_RGxCR_GE_Pos;
pub const DMAMUX_RGxCR_GE: u32 = DMAMUX_RGxCR_GE_Msk;
pub const DMAMUX_RGxCR_GPOL_Pos: u32 = 17;
pub const DMAMUX_RGxCR_GPOL_Msk: u32 = 0x3 << DMAMUX_RGxCR_GPOL_Pos;
pub const DMAMUX_RGxCR_GPOL: u32 = DMAMUX_RGxCR_GPOL_Msk;
pub const DMAMUX_RGxCR_GPOL_0: u32 = 0x1 << DMAMUX_RGxCR_GPOL_Pos;
pub const DMAMUX_RGxCR_GPOL_1: u32 = 0x2 << DMAMUX_RGxCR_GPOL_Pos;
pub const DMAMUX_RGxCR_GNBREQ_Pos: u32 = 19;
pub const DMAMUX_RGxCR_GNBREQ_Msk: u32 = 0x1F << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGxCR_GNBREQ: u32 = DMAMUX_RGxCR_GNBREQ_Msk;
pub const DMAMUX_RGxCR_GNBREQ_0: u32 = 0x01 << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGxCR_GNBREQ_1: u32 = 0x02 << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGxCR_GNBREQ_2: u32 = 0x04 << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGxCR_GNBREQ_3: u32 = 0x08 << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGxCR_GNBREQ_4: u32 = 0x10 << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGSR_OF0_Pos: u32 = 0;
pub const DMAMUX_RGSR_OF0_Msk: u32 = 0x1 << DMAMUX_RGSR_OF0_Pos;
pub const DMAMUX_RGSR_OF0: u32 = DMAMUX_RGSR_OF0_Msk;
pub const DMAMUX_RGSR_OF1_Pos: u32 = 1;
pub const DMAMUX_RGSR_OF1_Msk: u32 = 0x1 << DMAMUX_RGSR_OF1_Pos;
pub const DMAMUX_RGSR_OF1: u32 = DMAMUX_RGSR_OF1_Msk;
pub const DMAMUX_RGSR_OF2_Pos: u32 = 2;
pub const DMAMUX_RGSR_OF2_Msk: u32 = 0x1 << DMAMUX_RGSR_OF2_Pos;
pub const DMAMUX_RGSR_OF2: u32 = DMAMUX_RGSR_OF2_Msk;
pub const DMAMUX_RGSR_OF3_Pos: u32 = 3;
pub const DMAMUX_RGSR_OF3_Msk: u32 = 0x1 << DMAMUX_RGSR_OF3_Pos;
pub const DMAMUX_RGSR_OF3: u32 = DMAMUX_RGSR_OF3_Msk;
pub const DMAMUX_RGCFR_COF0_Pos: u32 = 0;
pub const DMAMUX_RGCFR_COF0_Msk: u32 = 0x1 << DMAMUX_RGCFR_COF0_Pos;
pub const DMAMUX_RGCFR_COF0: u32 = DMAMUX_RGCFR_COF0_Msk;
pub const DMAMUX_RGCFR_COF1_Pos: u32 = 1;
pub const DMAMUX_RGCFR_COF1_Msk: u32 = 0x1 << DMAMUX_RGCFR_COF1_Pos;
pub const DMAMUX_RGCFR_COF1: u32 = DMAMUX_RGCFR_COF1_Msk;
pub const DMAMUX_RGCFR_COF2_Pos: u32 = 2;
pub const DMAMUX_RGCFR_COF2_Msk: u32 = 0x1 << DMAMUX_RGCFR_COF2_Pos;
pub const DMAMUX_RGCFR_COF2: u32 = DMAMUX_RGCFR_COF2_Msk;
pub const DMAMUX_RGCFR_COF3_Pos: u32 = 3;
pub const DMAMUX_RGCFR_COF3_Msk: u32 = 0x1 << DMAMUX_RGCFR_COF3_Pos;
pub const DMAMUX_RGCFR_COF3: u32 = DMAMUX_RGCFR_COF3_Msk;
pub const EXTI_RTSR1_RT0_Pos: u32 = 0;
pub const EXTI_RTSR1_RT0_Msk: u32 = 0x1 << EXTI_RTSR1_RT0_Pos;
pub const EXTI_RTSR1_RT0: u32 = EXTI_RTSR1_RT0_Msk;
pub const EXTI_RTSR1_RT1_Pos: u32 = 1;
pub const EXTI_RTSR1_RT1_Msk: u32 = 0x1 << EXTI_RTSR1_RT1_Pos;
pub const EXTI_RTSR1_RT1: u32 = EXTI_RTSR1_RT1_Msk;
pub const EXTI_RTSR1_RT2_Pos: u32 = 2;
pub const EXTI_RTSR1_RT2_Msk: u32 = 0x1 << EXTI_RTSR1_RT2_Pos;
pub const EXTI_RTSR1_RT2: u32 = EXTI_RTSR1_RT2_Msk;
pub const EXTI_RTSR1_RT3_Pos: u32 = 3;
pub const EXTI_RTSR1_RT3_Msk: u32 = 0x1 << EXTI_RTSR1_RT3_Pos;
pub const EXTI_RTSR1_RT3: u32 = EXTI_RTSR1_RT3_Msk;
pub const EXTI_RTSR1_RT4_Pos: u32 = 4;
pub const EXTI_RTSR1_RT4_Msk: u32 = 0x1 << EXTI_RTSR1_RT4_Pos;
pub const EXTI_RTSR1_RT4: u32 = EXTI_RTSR1_RT4_Msk;
pub const EXTI_RTSR1_RT5_Pos: u32 = 5;
pub const EXTI_RTSR1_RT5_Msk: u32 = 0x1 << EXTI_RTSR1_RT5_Pos;
pub const EXTI_RTSR1_RT5: u32 = EXTI_RTSR1_RT5_Msk;
pub const EXTI_RTSR1_RT6_Pos: u32 = 6;
pub const EXTI_RTSR1_RT6_Msk: u32 = 0x1 << EXTI_RTSR1_RT6_Pos;
pub const EXTI_RTSR1_RT6: u32 = EXTI_RTSR1_RT6_Msk;
pub const EXTI_RTSR1_RT7_Pos: u32 = 7;
pub const EXTI_RTSR1_RT7_Msk: u32 = 0x1 << EXTI_RTSR1_RT7_Pos;
pub const EXTI_RTSR1_RT7: u32 = EXTI_RTSR1_RT7_Msk;
pub const EXTI_RTSR1_RT8_Pos: u32 = 8;
pub const EXTI_RTSR1_RT8_Msk: u32 = 0x1 << EXTI_RTSR1_RT8_Pos;
pub const EXTI_RTSR1_RT8: u32 = EXTI_RTSR1_RT8_Msk;
pub const EXTI_RTSR1_RT9_Pos: u32 = 9;
pub const EXTI_RTSR1_RT9_Msk: u32 = 0x1 << EXTI_RTSR1_RT9_Pos;
pub const EXTI_RTSR1_RT9: u32 = EXTI_RTSR1_RT9_Msk;
pub const EXTI_RTSR1_RT10_Pos: u32 = 10;
pub const EXTI_RTSR1_RT10_Msk: u32 = 0x1 << EXTI_RTSR1_RT10_Pos;
pub const EXTI_RTSR1_RT10: u32 = EXTI_RTSR1_RT10_Msk;
pub const EXTI_RTSR1_RT11_Pos: u32 = 11;
pub const EXTI_RTSR1_RT11_Msk: u32 = 0x1 << EXTI_RTSR1_RT11_Pos;
pub const EXTI_RTSR1_RT11: u32 = EXTI_RTSR1_RT11_Msk;
pub const EXTI_RTSR1_RT12_Pos: u32 = 12;
pub const EXTI_RTSR1_RT12_Msk: u32 = 0x1 << EXTI_RTSR1_RT12_Pos;
pub const EXTI_RTSR1_RT12: u32 = EXTI_RTSR1_RT12_Msk;
pub const EXTI_RTSR1_RT13_Pos: u32 = 13;
pub const EXTI_RTSR1_RT13_Msk: u32 = 0x1 << EXTI_RTSR1_RT13_Pos;
pub const EXTI_RTSR1_RT13: u32 = EXTI_RTSR1_RT13_Msk;
pub const EXTI_RTSR1_RT14_Pos: u32 = 14;
pub const EXTI_RTSR1_RT14_Msk: u32 = 0x1 << EXTI_RTSR1_RT14_Pos;
pub const EXTI_RTSR1_RT14: u32 = EXTI_RTSR1_RT14_Msk;
pub const EXTI_RTSR1_RT15_Pos: u32 = 15;
pub const EXTI_RTSR1_RT15_Msk: u32 = 0x1 << EXTI_RTSR1_RT15_Pos;
pub const EXTI_RTSR1_RT15: u32 = EXTI_RTSR1_RT15_Msk;
pub const EXTI_RTSR1_RT16_Pos: u32 = 16;
pub const EXTI_RTSR1_RT16_Msk: u32 = 0x1 << EXTI_RTSR1_RT16_Pos;
pub const EXTI_RTSR1_RT16: u32 = EXTI_RTSR1_RT16_Msk;
pub const EXTI_RTSR1_RT21_Pos: u32 = 21;
pub const EXTI_RTSR1_RT21_Msk: u32 = 0x1 << EXTI_RTSR1_RT21_Pos;
pub const EXTI_RTSR1_RT21: u32 = EXTI_RTSR1_RT21_Msk;
pub const EXTI_RTSR1_RT22_Pos: u32 = 22;
pub const EXTI_RTSR1_RT22_Msk: u32 = 0x1 << EXTI_RTSR1_RT22_Pos;
pub const EXTI_RTSR1_RT22: u32 = EXTI_RTSR1_RT22_Msk;
pub const EXTI_RTSR1_RT23_Pos: u32 = 23;
pub const EXTI_RTSR1_RT23_Msk: u32 = 0x1 << EXTI_RTSR1_RT23_Pos;
pub const EXTI_RTSR1_RT23: u32 = EXTI_RTSR1_RT23_Msk;
pub const EXTI_RTSR1_RT24_Pos: u32 = 24;
pub const EXTI_RTSR1_RT24_Msk: u32 = 0x1 << EXTI_RTSR1_RT24_Pos;
pub const EXTI_RTSR1_RT24: u32 = EXTI_RTSR1_RT24_Msk;
pub const EXTI_RTSR1_RT25_Pos: u32 = 25;
pub const EXTI_RTSR1_RT25_Msk: u32 = 0x1 << EXTI_RTSR1_RT25_Pos;
pub const EXTI_RTSR1_RT25: u32 = EXTI_RTSR1_RT25_Msk;
pub const EXTI_RTSR1_RT26_Pos: u32 = 26;
pub const EXTI_RTSR1_RT26_Msk: u32 = 0x1 << EXTI_RTSR1_RT26_Pos;
pub const EXTI_RTSR1_RT26: u32 = EXTI_RTSR1_RT26_Msk;
pub const EXTI_RTSR1_RT27_Pos: u32 = 27;
pub const EXTI_RTSR1_RT27_Msk: u32 = 0x1 << EXTI_RTSR1_RT27_Pos;
pub const EXTI_RTSR1_RT27: u32 = EXTI_RTSR1_RT27_Msk;
pub const EXTI_RTSR1_RT28_Pos: u32 = 28;
pub const EXTI_RTSR1_RT28_Msk: u32 = 0x1 << EXTI_RTSR1_RT28_Pos;
pub const EXTI_RTSR1_RT28: u32 = EXTI_RTSR1_RT28_Msk;
pub const EXTI_RTSR1_RT29_Pos: u32 = 29;
pub const EXTI_RTSR1_RT29_Msk: u32 = 0x1 << EXTI_RTSR1_RT29_Pos;
pub const EXTI_RTSR1_RT29: u32 = EXTI_RTSR1_RT29_Msk;
pub const EXTI_RTSR1_RT30_Pos: u32 = 30;
pub const EXTI_RTSR1_RT30_Msk: u32 = 0x1 << EXTI_RTSR1_RT30_Pos;
pub const EXTI_RTSR1_RT30: u32 = EXTI_RTSR1_RT30_Msk;
pub const EXTI_RTSR1_RT31_Pos: u32 = 31;
pub const EXTI_RTSR1_RT31_Msk: u32 = 0x1 << EXTI_RTSR1_RT31_Pos;
pub const EXTI_RTSR1_RT31: u32 = EXTI_RTSR1_RT31_Msk;
pub const EXTI_RTSR2_RT32_Pos: u32 = 0;
pub const EXTI_RTSR2_RT32_Msk: u32 = 0x1 << EXTI_RTSR2_RT32_Pos;
pub const EXTI_RTSR2_RT32: u32 = EXTI_RTSR2_RT32_Msk;
pub const EXTI_RTSR2_RT33_Pos: u32 = 1;
pub const EXTI_RTSR2_RT33_Msk: u32 = 0x1 << EXTI_RTSR2_RT33_Pos;
pub const EXTI_RTSR2_RT33: u32 = EXTI_RTSR2_RT33_Msk;
pub const EXTI_RTSR2_RT34_Pos: u32 = 2;
pub const EXTI_RTSR2_RT34_Msk: u32 = 0x1 << EXTI_RTSR2_RT34_Pos;
pub const EXTI_RTSR2_RT34: u32 = EXTI_RTSR2_RT34_Msk;
pub const EXTI_RTSR2_RT35_Pos: u32 = 3;
pub const EXTI_RTSR2_RT35_Msk: u32 = 0x1 << EXTI_RTSR2_RT35_Pos;
pub const EXTI_RTSR2_RT35: u32 = EXTI_RTSR2_RT35_Msk;
pub const EXTI_RTSR2_RT36_Pos: u32 = 4;
pub const EXTI_RTSR2_RT36_Msk: u32 = 0x1 << EXTI_RTSR2_RT36_Pos;
pub const EXTI_RTSR2_RT36: u32 = EXTI_RTSR2_RT36_Msk;
pub const EXTI_RTSR2_RT37_Pos: u32 = 5;
pub const EXTI_RTSR2_RT37_Msk: u32 = 0x1 << EXTI_RTSR2_RT37_Pos;
pub const EXTI_RTSR2_RT37: u32 = EXTI_RTSR2_RT37_Msk;
pub const EXTI_RTSR2_RT38_Pos: u32 = 6;
pub const EXTI_RTSR2_RT38_Msk: u32 = 0x1 << EXTI_RTSR2_RT38_Pos;
pub const EXTI_RTSR2_RT38: u32 = EXTI_RTSR2_RT38_Msk;
pub const EXTI_RTSR2_RT39_Pos: u32 = 7;
pub const EXTI_RTSR2_RT39_Msk: u32 = 0x1 << EXTI_RTSR2_RT39_Pos;
pub const EXTI_RTSR2_RT39: u32 = EXTI_RTSR2_RT39_Msk;
pub const EXTI_RTSR2_RT40_Pos: u32 = 8;
pub const EXTI_RTSR2_RT40_Msk: u32 = 0x1 << EXTI_RTSR2_RT40_Pos;
pub const EXTI_RTSR2_RT40: u32 = EXTI_RTSR2_RT40_Msk;
pub const EXTI_RTSR2_RT41_Pos: u32 = 9;
pub const EXTI_RTSR2_RT41_Msk: u32 = 0x1 << EXTI_RTSR2_RT41_Pos;
pub const EXTI_RTSR2_RT41: u32 = EXTI_RTSR2_RT41_Msk;
pub const EXTI_RTSR2_RT42_Pos: u32 = 10;
pub const EXTI_RTSR2_RT42_Msk: u32 = 0x1 << EXTI_RTSR2_RT42_Pos;
pub const EXTI_RTSR2_RT42: u32 = EXTI_RTSR2_RT42_Msk;
pub const EXTI_FTSR1_FT0_Pos: u32 = 0;
pub const EXTI_FTSR1_FT0_Msk: u32 = 0x1 << EXTI_FTSR1_FT0_Pos;
pub const EXTI_FTSR1_FT0: u32 = EXTI_FTSR1_FT0_Msk;
pub const EXTI_FTSR1_FT1_Pos: u32 = 1;
pub const EXTI_FTSR1_FT1_Msk: u32 = 0x1 << EXTI_FTSR1_FT1_Pos;
pub const EXTI_FTSR1_FT1: u32 = EXTI_FTSR1_FT1_Msk;
pub const EXTI_FTSR1_FT2_Pos: u32 = 2;
pub const EXTI_FTSR1_FT2_Msk: u32 = 0x1 << EXTI_FTSR1_FT2_Pos;
pub const EXTI_FTSR1_FT2: u32 = EXTI_FTSR1_FT2_Msk;
pub const EXTI_FTSR1_FT3_Pos: u32 = 3;
pub const EXTI_FTSR1_FT3_Msk: u32 = 0x1 << EXTI_FTSR1_FT3_Pos;
pub const EXTI_FTSR1_FT3: u32 = EXTI_FTSR1_FT3_Msk;
pub const EXTI_FTSR1_FT4_Pos: u32 = 4;
pub const EXTI_FTSR1_FT4_Msk: u32 = 0x1 << EXTI_FTSR1_FT4_Pos;
pub const EXTI_FTSR1_FT4: u32 = EXTI_FTSR1_FT4_Msk;
pub const EXTI_FTSR1_FT5_Pos: u32 = 5;
pub const EXTI_FTSR1_FT5_Msk: u32 = 0x1 << EXTI_FTSR1_FT5_Pos;
pub const EXTI_FTSR1_FT5: u32 = EXTI_FTSR1_FT5_Msk;
pub const EXTI_FTSR1_FT6_Pos: u32 = 6;
pub const EXTI_FTSR1_FT6_Msk: u32 = 0x1 << EXTI_FTSR1_FT6_Pos;
pub const EXTI_FTSR1_FT6: u32 = EXTI_FTSR1_FT6_Msk;
pub const EXTI_FTSR1_FT7_Pos: u32 = 7;
pub const EXTI_FTSR1_FT7_Msk: u32 = 0x1 << EXTI_FTSR1_FT7_Pos;
pub const EXTI_FTSR1_FT7: u32 = EXTI_FTSR1_FT7_Msk;
pub const EXTI_FTSR1_FT8_Pos: u32 = 8;
pub const EXTI_FTSR1_FT8_Msk: u32 = 0x1 << EXTI_FTSR1_FT8_Pos;
pub const EXTI_FTSR1_FT8: u32 = EXTI_FTSR1_FT8_Msk;
pub const EXTI_FTSR1_FT9_Pos: u32 = 9;
pub const EXTI_FTSR1_FT9_Msk: u32 = 0x1 << EXTI_FTSR1_FT9_Pos;
pub const EXTI_FTSR1_FT9: u32 = EXTI_FTSR1_FT9_Msk;
pub const EXTI_FTSR1_FT10_Pos: u32 = 10;
pub const EXTI_FTSR1_FT10_Msk: u32 = 0x1 << EXTI_FTSR1_FT10_Pos;
pub const EXTI_FTSR1_FT10: u32 = EXTI_FTSR1_FT10_Msk;
pub const EXTI_FTSR1_FT11_Pos: u32 = 11;
pub const EXTI_FTSR1_FT11_Msk: u32 = 0x1 << EXTI_FTSR1_FT11_Pos;
pub const EXTI_FTSR1_FT11: u32 = EXTI_FTSR1_FT11_Msk;
pub const EXTI_FTSR1_FT12_Pos: u32 = 12;
pub const EXTI_FTSR1_FT12_Msk: u32 = 0x1 << EXTI_FTSR1_FT12_Pos;
pub const EXTI_FTSR1_FT12: u32 = EXTI_FTSR1_FT12_Msk;
pub const EXTI_FTSR1_FT13_Pos: u32 = 13;
pub const EXTI_FTSR1_FT13_Msk: u32 = 0x1 << EXTI_FTSR1_FT13_Pos;
pub const EXTI_FTSR1_FT13: u32 = EXTI_FTSR1_FT13_Msk;
pub const EXTI_FTSR1_FT14_Pos: u32 = 14;
pub const EXTI_FTSR1_FT14_Msk: u32 = 0x1 << EXTI_FTSR1_FT14_Pos;
pub const EXTI_FTSR1_FT14: u32 = EXTI_FTSR1_FT14_Msk;
pub const EXTI_FTSR1_FT15_Pos: u32 = 15;
pub const EXTI_FTSR1_FT15_Msk: u32 = 0x1 << EXTI_FTSR1_FT15_Pos;
pub const EXTI_FTSR1_FT15: u32 = EXTI_FTSR1_FT15_Msk;
pub const EXTI_FTSR1_FT16_Pos: u32 = 16;
pub const EXTI_FTSR1_FT16_Msk: u32 = 0x1 << EXTI_FTSR1_FT16_Pos;
pub const EXTI_FTSR1_FT16: u32 = EXTI_FTSR1_FT16_Msk;
pub const EXTI_FTSR1_FT21_Pos: u32 = 21;
pub const EXTI_FTSR1_FT21_Msk: u32 = 0x1 << EXTI_FTSR1_FT21_Pos;
pub const EXTI_FTSR1_FT21: u32 = EXTI_FTSR1_FT21_Msk;
pub const EXTI_FTSR1_FT22_Pos: u32 = 22;
pub const EXTI_FTSR1_FT22_Msk: u32 = 0x1 << EXTI_FTSR1_FT22_Pos;
pub const EXTI_FTSR1_FT22: u32 = EXTI_FTSR1_FT22_Msk;
pub const EXTI_FTSR1_FT23_Pos: u32 = 23;
pub const EXTI_FTSR1_FT23_Msk: u32 = 0x1 << EXTI_FTSR1_FT23_Pos;
pub const EXTI_FTSR1_FT23: u32 = EXTI_FTSR1_FT23_Msk;
pub const EXTI_FTSR1_FT24_Pos: u32 = 24;
pub const EXTI_FTSR1_FT24_Msk: u32 = 0x1 << EXTI_FTSR1_FT24_Pos;
pub const EXTI_FTSR1_FT24: u32 = EXTI_FTSR1_FT24_Msk;
pub const EXTI_FTSR1_FT25_Pos: u32 = 25;
pub const EXTI_FTSR1_FT25_Msk: u32 = 0x1 << EXTI_FTSR1_FT25_Pos;
pub const EXTI_FTSR1_FT25: u32 = EXTI_FTSR1_FT25_Msk;
pub const EXTI_FTSR1_FT26_Pos: u32 = 26;
pub const EXTI_FTSR1_FT26_Msk: u32 = 0x1 << EXTI_FTSR1_FT26_Pos;
pub const EXTI_FTSR1_FT26: u32 = EXTI_FTSR1_FT26_Msk;
pub const EXTI_FTSR1_FT27_Pos: u32 = 27;
pub const EXTI_FTSR1_FT27_Msk: u32 = 0x1 << EXTI_FTSR1_FT27_Pos;
pub const EXTI_FTSR1_FT27: u32 = EXTI_FTSR1_FT27_Msk;
pub const EXTI_FTSR1_FT28_Pos: u32 = 28;
pub const EXTI_FTSR1_FT28_Msk: u32 = 0x1 << EXTI_FTSR1_FT28_Pos;
pub const EXTI_FTSR1_FT28: u32 = EXTI_FTSR1_FT28_Msk;
pub const EXTI_FTSR1_FT29_Pos: u32 = 29;
pub const EXTI_FTSR1_FT29_Msk: u32 = 0x1 << EXTI_FTSR1_FT29_Pos;
pub const EXTI_FTSR1_FT29: u32 = EXTI_FTSR1_FT29_Msk;
pub const EXTI_FTSR1_FT30_Pos: u32 = 30;
pub const EXTI_FTSR1_FT30_Msk: u32 = 0x1 << EXTI_FTSR1_FT30_Pos;
pub const EXTI_FTSR1_FT30: u32 = EXTI_FTSR1_FT30_Msk;
pub const EXTI_FTSR1_FT31_Pos: u32 = 31;
pub const EXTI_FTSR1_FT31_Msk: u32 = 0x1 << EXTI_FTSR1_FT31_Pos;
pub const EXTI_FTSR1_FT31: u32 = EXTI_FTSR1_FT31_Msk;
pub const EXTI_FTSR2_FT32_Pos: u32 = 0;
pub const EXTI_FTSR2_FT32_Msk: u32 = 0x1 << EXTI_FTSR2_FT32_Pos;
pub const EXTI_FTSR2_FT32: u32 = EXTI_FTSR2_FT32_Msk;
pub const EXTI_FTSR2_FT33_Pos: u32 = 1;
pub const EXTI_FTSR2_FT33_Msk: u32 = 0x1 << EXTI_FTSR2_FT33_Pos;
pub const EXTI_FTSR2_FT33: u32 = EXTI_FTSR2_FT33_Msk;
pub const EXTI_FTSR2_FT34_Pos: u32 = 2;
pub const EXTI_FTSR2_FT34_Msk: u32 = 0x1 << EXTI_FTSR2_FT34_Pos;
pub const EXTI_FTSR2_FT34: u32 = EXTI_FTSR2_FT34_Msk;
pub const EXTI_FTSR2_FT35_Pos: u32 = 3;
pub const EXTI_FTSR2_FT35_Msk: u32 = 0x1 << EXTI_FTSR2_FT35_Pos;
pub const EXTI_FTSR2_FT35: u32 = EXTI_FTSR2_FT35_Msk;
pub const EXTI_FTSR2_FT36_Pos: u32 = 4;
pub const EXTI_FTSR2_FT36_Msk: u32 = 0x1 << EXTI_FTSR2_FT36_Pos;
pub const EXTI_FTSR2_FT36: u32 = EXTI_FTSR2_FT36_Msk;
pub const EXTI_FTSR2_FT37_Pos: u32 = 5;
pub const EXTI_FTSR2_FT37_Msk: u32 = 0x1 << EXTI_FTSR2_FT37_Pos;
pub const EXTI_FTSR2_FT37: u32 = EXTI_FTSR2_FT37_Msk;
pub const EXTI_FTSR2_FT38_Pos: u32 = 6;
pub const EXTI_FTSR2_FT38_Msk: u32 = 0x1 << EXTI_FTSR2_FT38_Pos;
pub const EXTI_FTSR2_FT38: u32 = EXTI_FTSR2_FT38_Msk;
pub const EXTI_FTSR2_FT39_Pos: u32 = 7;
pub const EXTI_FTSR2_FT39_Msk: u32 = 0x1 << EXTI_FTSR2_FT39_Pos;
pub const EXTI_FTSR2_FT39: u32 = EXTI_FTSR2_FT39_Msk;
pub const EXTI_FTSR2_FT40_Pos: u32 = 8;
pub const EXTI_FTSR2_FT40_Msk: u32 = 0x1 << EXTI_FTSR2_FT40_Pos;
pub const EXTI_FTSR2_FT40: u32 = EXTI_FTSR2_FT40_Msk;
pub const EXTI_FTSR2_FT41_Pos: u32 = 9;
pub const EXTI_FTSR2_FT41_Msk: u32 = 0x1 << EXTI_FTSR2_FT41_Pos;
pub const EXTI_FTSR2_FT41: u32 = EXTI_FTSR2_FT41_Msk;
pub const EXTI_FTSR2_FT42_Pos: u32 = 10;
pub const EXTI_FTSR2_FT42_Msk: u32 = 0x1 << EXTI_FTSR2_FT42_Pos;
pub const EXTI_FTSR2_FT42: u32 = EXTI_FTSR2_FT42_Msk;
pub const EXTI_SWIER1_SWI0_Pos: u32 = 0;
pub const EXTI_SWIER1_SWI0_Msk: u32 = 0x1 << EXTI_SWIER1_SWI0_Pos;
pub const EXTI_SWIER1_SWI0: u32 = EXTI_SWIER1_SWI0_Msk;
pub const EXTI_SWIER1_SWI1_Pos: u32 = 1;
pub const EXTI_SWIER1_SWI1_Msk: u32 = 0x1 << EXTI_SWIER1_SWI1_Pos;
pub const EXTI_SWIER1_SWI1: u32 = EXTI_SWIER1_SWI1_Msk;
pub const EXTI_SWIER1_SWI2_Pos: u32 = 2;
pub const EXTI_SWIER1_SWI2_Msk: u32 = 0x1 << EXTI_SWIER1_SWI2_Pos;
pub const EXTI_SWIER1_SWI2: u32 = EXTI_SWIER1_SWI2_Msk;
pub const EXTI_SWIER1_SWI3_Pos: u32 = 3;
pub const EXTI_SWIER1_SWI3_Msk: u32 = 0x1 << EXTI_SWIER1_SWI3_Pos;
pub const EXTI_SWIER1_SWI3: u32 = EXTI_SWIER1_SWI3_Msk;
pub const EXTI_SWIER1_SWI4_Pos: u32 = 4;
pub const EXTI_SWIER1_SWI4_Msk: u32 = 0x1 << EXTI_SWIER1_SWI4_Pos;
pub const EXTI_SWIER1_SWI4: u32 = EXTI_SWIER1_SWI4_Msk;
pub const EXTI_SWIER1_SWI5_Pos: u32 = 5;
pub const EXTI_SWIER1_SWI5_Msk: u32 = 0x1 << EXTI_SWIER1_SWI5_Pos;
pub const EXTI_SWIER1_SWI5: u32 = EXTI_SWIER1_SWI5_Msk;
pub const EXTI_SWIER1_SWI6_Pos: u32 = 6;
pub const EXTI_SWIER1_SWI6_Msk: u32 = 0x1 << EXTI_SWIER1_SWI6_Pos;
pub const EXTI_SWIER1_SWI6: u32 = EXTI_SWIER1_SWI6_Msk;
pub const EXTI_SWIER1_SWI7_Pos: u32 = 7;
pub const EXTI_SWIER1_SWI7_Msk: u32 = 0x1 << EXTI_SWIER1_SWI7_Pos;
pub const EXTI_SWIER1_SWI7: u32 = EXTI_SWIER1_SWI7_Msk;
pub const EXTI_SWIER1_SWI8_Pos: u32 = 8;
pub const EXTI_SWIER1_SWI8_Msk: u32 = 0x1 << EXTI_SWIER1_SWI8_Pos;
pub const EXTI_SWIER1_SWI8: u32 = EXTI_SWIER1_SWI8_Msk;
pub const EXTI_SWIER1_SWI9_Pos: u32 = 9;
pub const EXTI_SWIER1_SWI9_Msk: u32 = 0x1 << EXTI_SWIER1_SWI9_Pos;
pub const EXTI_SWIER1_SWI9: u32 = EXTI_SWIER1_SWI9_Msk;
pub const EXTI_SWIER1_SWI10_Pos: u32 = 10;
pub const EXTI_SWIER1_SWI10_Msk: u32 = 0x1 << EXTI_SWIER1_SWI10_Pos;
pub const EXTI_SWIER1_SWI10: u32 = EXTI_SWIER1_SWI10_Msk;
pub const EXTI_SWIER1_SWI11_Pos: u32 = 11;
pub const EXTI_SWIER1_SWI11_Msk: u32 = 0x1 << EXTI_SWIER1_SWI11_Pos;
pub const EXTI_SWIER1_SWI11: u32 = EXTI_SWIER1_SWI11_Msk;
pub const EXTI_SWIER1_SWI12_Pos: u32 = 12;
pub const EXTI_SWIER1_SWI12_Msk: u32 = 0x1 << EXTI_SWIER1_SWI12_Pos;
pub const EXTI_SWIER1_SWI12: u32 = EXTI_SWIER1_SWI12_Msk;
pub const EXTI_SWIER1_SWI13_Pos: u32 = 13;
pub const EXTI_SWIER1_SWI13_Msk: u32 = 0x1 << EXTI_SWIER1_SWI13_Pos;
pub const EXTI_SWIER1_SWI13: u32 = EXTI_SWIER1_SWI13_Msk;
pub const EXTI_SWIER1_SWI14_Pos: u32 = 14;
pub const EXTI_SWIER1_SWI14_Msk: u32 = 0x1 << EXTI_SWIER1_SWI14_Pos;
pub const EXTI_SWIER1_SWI14: u32 = EXTI_SWIER1_SWI14_Msk;
pub const EXTI_SWIER1_SWI15_Pos: u32 = 15;
pub const EXTI_SWIER1_SWI15_Msk: u32 = 0x1 << EXTI_SWIER1_SWI15_Pos;
pub const EXTI_SWIER1_SWI15: u32 = EXTI_SWIER1_SWI15_Msk;
pub const EXTI_SWIER1_SWI16_Pos: u32 = 16;
pub const EXTI_SWIER1_SWI16_Msk: u32 = 0x1 << EXTI_SWIER1_SWI16_Pos;
pub const EXTI_SWIER1_SWI16: u32 = EXTI_SWIER1_SWI16_Msk;
pub const EXTI_SWIER1_SWI21_Pos: u32 = 21;
pub const EXTI_SWIER1_SWI21_Msk: u32 = 0x1 << EXTI_SWIER1_SWI21_Pos;
pub const EXTI_SWIER1_SWI21: u32 = EXTI_SWIER1_SWI21_Msk;
pub const EXTI_SWIER1_SWI22_Pos: u32 = 22;
pub const EXTI_SWIER1_SWI22_Msk: u32 = 0x1 << EXTI_SWIER1_SWI22_Pos;
pub const EXTI_SWIER1_SWI22: u32 = EXTI_SWIER1_SWI22_Msk;
pub const EXTI_SWIER1_SWI23_Pos: u32 = 23;
pub const EXTI_SWIER1_SWI23_Msk: u32 = 0x1 << EXTI_SWIER1_SWI23_Pos;
pub const EXTI_SWIER1_SWI23: u32 = EXTI_SWIER1_SWI23_Msk;
pub const EXTI_SWIER1_SWI24_Pos: u32 = 24;
pub const EXTI_SWIER1_SWI24_Msk: u32 = 0x1 << EXTI_SWIER1_SWI24_Pos;
pub const EXTI_SWIER1_SWI24: u32 = EXTI_SWIER1_SWI24_Msk;
pub const EXTI_SWIER1_SWI25_Pos: u32 = 25;
pub const EXTI_SWIER1_SWI25_Msk: u32 = 0x1 << EXTI_SWIER1_SWI25_Pos;
pub const EXTI_SWIER1_SWI25: u32 = EXTI_SWIER1_SWI25_Msk;
pub const EXTI_SWIER1_SWI26_Pos: u32 = 26;
pub const EXTI_SWIER1_SWI26_Msk: u32 = 0x1 << EXTI_SWIER1_SWI26_Pos;
pub const EXTI_SWIER1_SWI26: u32 = EXTI_SWIER1_SWI26_Msk;
pub const EXTI_SWIER1_SWI27_Pos: u32 = 27;
pub const EXTI_SWIER1_SWI27_Msk: u32 = 0x1 << EXTI_SWIER1_SWI27_Pos;
pub const EXTI_SWIER1_SWI27: u32 = EXTI_SWIER1_SWI27_Msk;
pub const EXTI_SWIER1_SWI28_Pos: u32 = 28;
pub const EXTI_SWIER1_SWI28_Msk: u32 = 0x1 << EXTI_SWIER1_SWI28_Pos;
pub const EXTI_SWIER1_SWI28: u32 = EXTI_SWIER1_SWI28_Msk;
pub const EXTI_SWIER1_SWI29_Pos: u32 = 29;
pub const EXTI_SWIER1_SWI29_Msk: u32 = 0x1 << EXTI_SWIER1_SWI29_Pos;
pub const EXTI_SWIER1_SWI29: u32 = EXTI_SWIER1_SWI29_Msk;
pub const EXTI_SWIER1_SWI30_Pos: u32 = 30;
pub const EXTI_SWIER1_SWI30_Msk: u32 = 0x1 << EXTI_SWIER1_SWI30_Pos;
pub const EXTI_SWIER1_SWI30: u32 = EXTI_SWIER1_SWI30_Msk;
pub const EXTI_SWIER1_SWI31_Pos: u32 = 31;
pub const EXTI_SWIER1_SWI31_Msk: u32 = 0x1 << EXTI_SWIER1_SWI31_Pos;
pub const EXTI_SWIER1_SWI31: u32 = EXTI_SWIER1_SWI31_Msk;
pub const EXTI_SWIER2_SWI32_Pos: u32 = 0;
pub const EXTI_SWIER2_SWI32_Msk: u32 = 0x1 << EXTI_SWIER2_SWI32_Pos;
pub const EXTI_SWIER2_SWI32: u32 = EXTI_SWIER2_SWI32_Msk;
pub const EXTI_SWIER2_SWI33_Pos: u32 = 1;
pub const EXTI_SWIER2_SWI33_Msk: u32 = 0x1 << EXTI_SWIER2_SWI33_Pos;
pub const EXTI_SWIER2_SWI33: u32 = EXTI_SWIER2_SWI33_Msk;
pub const EXTI_SWIER2_SWI34_Pos: u32 = 2;
pub const EXTI_SWIER2_SWI34_Msk: u32 = 0x1 << EXTI_SWIER2_SWI34_Pos;
pub const EXTI_SWIER2_SWI34: u32 = EXTI_SWIER2_SWI34_Msk;
pub const EXTI_SWIER2_SWI35_Pos: u32 = 3;
pub const EXTI_SWIER2_SWI35_Msk: u32 = 0x1 << EXTI_SWIER2_SWI35_Pos;
pub const EXTI_SWIER2_SWI35: u32 = EXTI_SWIER2_SWI35_Msk;
pub const EXTI_SWIER2_SWI36_Pos: u32 = 4;
pub const EXTI_SWIER2_SWI36_Msk: u32 = 0x1 << EXTI_SWIER2_SWI36_Pos;
pub const EXTI_SWIER2_SWI36: u32 = EXTI_SWIER2_SWI36_Msk;
pub const EXTI_SWIER2_SWI37_Pos: u32 = 5;
pub const EXTI_SWIER2_SWI37_Msk: u32 = 0x1 << EXTI_SWIER2_SWI37_Pos;
pub const EXTI_SWIER2_SWI37: u32 = EXTI_SWIER2_SWI37_Msk;
pub const EXTI_SWIER2_SWI38_Pos: u32 = 6;
pub const EXTI_SWIER2_SWI38_Msk: u32 = 0x1 << EXTI_SWIER2_SWI38_Pos;
pub const EXTI_SWIER2_SWI38: u32 = EXTI_SWIER2_SWI38_Msk;
pub const EXTI_SWIER2_SWI39_Pos: u32 = 7;
pub const EXTI_SWIER2_SWI39_Msk: u32 = 0x1 << EXTI_SWIER2_SWI39_Pos;
pub const EXTI_SWIER2_SWI39: u32 = EXTI_SWIER2_SWI39_Msk;
pub const EXTI_SWIER2_SWI40_Pos: u32 = 8;
pub const EXTI_SWIER2_SWI40_Msk: u32 = 0x1 << EXTI_SWIER2_SWI40_Pos;
pub const EXTI_SWIER2_SWI40: u32 = EXTI_SWIER2_SWI40_Msk;
pub const EXTI_SWIER2_SWI41_Pos: u32 = 9;
pub const EXTI_SWIER2_SWI41_Msk: u32 = 0x1 << EXTI_SWIER2_SWI41_Pos;
pub const EXTI_SWIER2_SWI41: u32 = EXTI_SWIER2_SWI41_Msk;
pub const EXTI_SWIER2_SWI42_Pos: u32 = 10;
pub const EXTI_SWIER2_SWI42_Msk: u32 = 0x1 << EXTI_SWIER2_SWI42_Pos;
pub const EXTI_SWIER2_SWI42: u32 = EXTI_SWIER2_SWI42_Msk;
pub const EXTI_RPR1_RPIF0_Pos: u32 = 0;
pub const EXTI_RPR1_RPIF0_Msk: u32 = 0x1 << EXTI_RPR1_RPIF0_Pos;
pub const EXTI_RPR1_RPIF0: u32 = EXTI_RPR1_RPIF0_Msk;
pub const EXTI_RPR1_RPIF1_Pos: u32 = 1;
pub const EXTI_RPR1_RPIF1_Msk: u32 = 0x1 << EXTI_RPR1_RPIF1_Pos;
pub const EXTI_RPR1_RPIF1: u32 = EXTI_RPR1_RPIF1_Msk;
pub const EXTI_RPR1_RPIF2_Pos: u32 = 2;
pub const EXTI_RPR1_RPIF2_Msk: u32 = 0x1 << EXTI_RPR1_RPIF2_Pos;
pub const EXTI_RPR1_RPIF2: u32 = EXTI_RPR1_RPIF2_Msk;
pub const EXTI_RPR1_RPIF3_Pos: u32 = 3;
pub const EXTI_RPR1_RPIF3_Msk: u32 = 0x1 << EXTI_RPR1_RPIF3_Pos;
pub const EXTI_RPR1_RPIF3: u32 = EXTI_RPR1_RPIF3_Msk;
pub const EXTI_RPR1_RPIF4_Pos: u32 = 4;
pub const EXTI_RPR1_RPIF4_Msk: u32 = 0x1 << EXTI_RPR1_RPIF4_Pos;
pub const EXTI_RPR1_RPIF4: u32 = EXTI_RPR1_RPIF4_Msk;
pub const EXTI_RPR1_RPIF5_Pos: u32 = 5;
pub const EXTI_RPR1_RPIF5_Msk: u32 = 0x1 << EXTI_RPR1_RPIF5_Pos;
pub const EXTI_RPR1_RPIF5: u32 = EXTI_RPR1_RPIF5_Msk;
pub const EXTI_RPR1_RPIF6_Pos: u32 = 6;
pub const EXTI_RPR1_RPIF6_Msk: u32 = 0x1 << EXTI_RPR1_RPIF6_Pos;
pub const EXTI_RPR1_RPIF6: u32 = EXTI_RPR1_RPIF6_Msk;
pub const EXTI_RPR1_RPIF7_Pos: u32 = 7;
pub const EXTI_RPR1_RPIF7_Msk: u32 = 0x1 << EXTI_RPR1_RPIF7_Pos;
pub const EXTI_RPR1_RPIF7: u32 = EXTI_RPR1_RPIF7_Msk;
pub const EXTI_RPR1_RPIF8_Pos: u32 = 8;
pub const EXTI_RPR1_RPIF8_Msk: u32 = 0x1 << EXTI_RPR1_RPIF8_Pos;
pub const EXTI_RPR1_RPIF8: u32 = EXTI_RPR1_RPIF8_Msk;
pub const EXTI_RPR1_RPIF9_Pos: u32 = 9;
pub const EXTI_RPR1_RPIF9_Msk: u32 = 0x1 << EXTI_RPR1_RPIF9_Pos;
pub const EXTI_RPR1_RPIF9: u32 = EXTI_RPR1_RPIF9_Msk;
pub const EXTI_RPR1_RPIF10_Pos: u32 = 10;
pub const EXTI_RPR1_RPIF10_Msk: u32 = 0x1 << EXTI_RPR1_RPIF10_Pos;
pub const EXTI_RPR1_RPIF10: u32 = EXTI_RPR1_RPIF10_Msk;
pub const EXTI_RPR1_RPIF11_Pos: u32 = 11;
pub const EXTI_RPR1_RPIF11_Msk: u32 = 0x1 << EXTI_RPR1_RPIF11_Pos;
pub const EXTI_RPR1_RPIF11: u32 = EXTI_RPR1_RPIF11_Msk;
pub const EXTI_RPR1_RPIF12_Pos: u32 = 12;
pub const EXTI_RPR1_RPIF12_Msk: u32 = 0x1 << EXTI_RPR1_RPIF12_Pos;
pub const EXTI_RPR1_RPIF12: u32 = EXTI_RPR1_RPIF12_Msk;
pub const EXTI_RPR1_RPIF13_Pos: u32 = 13;
pub const EXTI_RPR1_RPIF13_Msk: u32 = 0x1 << EXTI_RPR1_RPIF13_Pos;
pub const EXTI_RPR1_RPIF13: u32 = EXTI_RPR1_RPIF13_Msk;
pub const EXTI_RPR1_RPIF14_Pos: u32 = 14;
pub const EXTI_RPR1_RPIF14_Msk: u32 = 0x1 << EXTI_RPR1_RPIF14_Pos;
pub const EXTI_RPR1_RPIF14: u32 = EXTI_RPR1_RPIF14_Msk;
pub const EXTI_RPR1_RPIF15_Pos: u32 = 15;
pub const EXTI_RPR1_RPIF15_Msk: u32 = 0x1 << EXTI_RPR1_RPIF15_Pos;
pub const EXTI_RPR1_RPIF15: u32 = EXTI_RPR1_RPIF15_Msk;
pub const EXTI_RPR1_RPIF16_Pos: u32 = 16;
pub const EXTI_RPR1_RPIF16_Msk: u32 = 0x1 << EXTI_RPR1_RPIF16_Pos;
pub const EXTI_RPR1_RPIF16: u32 = EXTI_RPR1_RPIF16_Msk;
pub const EXTI_RPR1_RPIF21_Pos: u32 = 21;
pub const EXTI_RPR1_RPIF21_Msk: u32 = 0x1 << EXTI_RPR1_RPIF21_Pos;
pub const EXTI_RPR1_RPIF21: u32 = EXTI_RPR1_RPIF21_Msk;
pub const EXTI_RPR1_RPIF22_Pos: u32 = 22;
pub const EXTI_RPR1_RPIF22_Msk: u32 = 0x1 << EXTI_RPR1_RPIF22_Pos;
pub const EXTI_RPR1_RPIF22: u32 = EXTI_RPR1_RPIF22_Msk;
pub const EXTI_RPR1_RPIF23_Pos: u32 = 23;
pub const EXTI_RPR1_RPIF23_Msk: u32 = 0x1 << EXTI_RPR1_RPIF23_Pos;
pub const EXTI_RPR1_RPIF23: u32 = EXTI_RPR1_RPIF23_Msk;
pub const EXTI_RPR1_RPIF24_Pos: u32 = 24;
pub const EXTI_RPR1_RPIF24_Msk: u32 = 0x1 << EXTI_RPR1_RPIF24_Pos;
pub const EXTI_RPR1_RPIF24: u32 = EXTI_RPR1_RPIF24_Msk;
pub const EXTI_RPR1_RPIF25_Pos: u32 = 25;
pub const EXTI_RPR1_RPIF25_Msk: u32 = 0x1 << EXTI_RPR1_RPIF25_Pos;
pub const EXTI_RPR1_RPIF25: u32 = EXTI_RPR1_RPIF25_Msk;
pub const EXTI_RPR1_RPIF26_Pos: u32 = 26;
pub const EXTI_RPR1_RPIF26_Msk: u32 = 0x1 << EXTI_RPR1_RPIF26_Pos;
pub const EXTI_RPR1_RPIF26: u32 = EXTI_RPR1_RPIF26_Msk;
pub const EXTI_RPR1_RPIF27_Pos: u32 = 27;
pub const EXTI_RPR1_RPIF27_Msk: u32 = 0x1 << EXTI_RPR1_RPIF27_Pos;
pub const EXTI_RPR1_RPIF27: u32 = EXTI_RPR1_RPIF27_Msk;
pub const EXTI_RPR1_RPIF28_Pos: u32 = 28;
pub const EXTI_RPR1_RPIF28_Msk: u32 = 0x1 << EXTI_RPR1_RPIF28_Pos;
pub const EXTI_RPR1_RPIF28: u32 = EXTI_RPR1_RPIF28_Msk;
pub const EXTI_RPR1_RPIF29_Pos: u32 = 29;
pub const EXTI_RPR1_RPIF29_Msk: u32 = 0x1 << EXTI_RPR1_RPIF29_Pos;
pub const EXTI_RPR1_RPIF29: u32 = EXTI_RPR1_RPIF29_Msk;
pub const EXTI_RPR1_RPIF30_Pos: u32 = 30;
pub const EXTI_RPR1_RPIF30_Msk: u32 = 0x1 << EXTI_RPR1_RPIF30_Pos;
pub const EXTI_RPR1_RPIF30: u32 = EXTI_RPR1_RPIF30_Msk;
pub const EXTI_RPR1_RPIF31_Pos: u32 = 31;
pub const EXTI_RPR1_RPIF31_Msk: u32 = 0x1 << EXTI_RPR1_RPIF31_Pos;
pub const EXTI_RPR1_RPIF31: u32 = EXTI_RPR1_RPIF31_Msk;
pub const EXTI_RPR2_RPIF32_Pos: u32 = 0;
pub const EXTI_RPR2_RPIF32_Msk: u32 = 0x1 << EXTI_RPR2_RPIF32_Pos;
pub const EXTI_RPR2_RPIF32: u32 = EXTI_RPR2_RPIF32_Msk;
pub const EXTI_RPR2_RPIF33_Pos: u32 = 1;
pub const EXTI_RPR2_RPIF33_Msk: u32 = 0x1 << EXTI_RPR2_RPIF33_Pos;
pub const EXTI_RPR2_RPIF33: u32 = EXTI_RPR2_RPIF33_Msk;
pub const EXTI_RPR2_RPIF34_Pos: u32 = 2;
pub const EXTI_RPR2_RPIF34_Msk: u32 = 0x1 << EXTI_RPR2_RPIF34_Pos;
pub const EXTI_RPR2_RPIF34: u32 = EXTI_RPR2_RPIF34_Msk;
pub const EXTI_RPR2_RPIF35_Pos: u32 = 3;
pub const EXTI_RPR2_RPIF35_Msk: u32 = 0x1 << EXTI_RPR2_RPIF35_Pos;
pub const EXTI_RPR2_RPIF35: u32 = EXTI_RPR2_RPIF35_Msk;
pub const EXTI_RPR2_RPIF36_Pos: u32 = 4;
pub const EXTI_RPR2_RPIF36_Msk: u32 = 0x1 << EXTI_RPR2_RPIF36_Pos;
pub const EXTI_RPR2_RPIF36: u32 = EXTI_RPR2_RPIF36_Msk;
pub const EXTI_RPR2_RPIF37_Pos: u32 = 5;
pub const EXTI_RPR2_RPIF37_Msk: u32 = 0x1 << EXTI_RPR2_RPIF37_Pos;
pub const EXTI_RPR2_RPIF37: u32 = EXTI_RPR2_RPIF37_Msk;
pub const EXTI_RPR2_RPIF38_Pos: u32 = 6;
pub const EXTI_RPR2_RPIF38_Msk: u32 = 0x1 << EXTI_RPR2_RPIF38_Pos;
pub const EXTI_RPR2_RPIF38: u32 = EXTI_RPR2_RPIF38_Msk;
pub const EXTI_RPR2_RPIF39_Pos: u32 = 7;
pub const EXTI_RPR2_RPIF39_Msk: u32 = 0x1 << EXTI_RPR2_RPIF39_Pos;
pub const EXTI_RPR2_RPIF39: u32 = EXTI_RPR2_RPIF39_Msk;
pub const EXTI_RPR2_RPIF40_Pos: u32 = 8;
pub const EXTI_RPR2_RPIF40_Msk: u32 = 0x1 << EXTI_RPR2_RPIF40_Pos;
pub const EXTI_RPR2_RPIF40: u32 = EXTI_RPR2_RPIF40_Msk;
pub const EXTI_RPR2_RPIF41_Pos: u32 = 9;
pub const EXTI_RPR2_RPIF41_Msk: u32 = 0x1 << EXTI_RPR2_RPIF41_Pos;
pub const EXTI_RPR2_RPIF41: u32 = EXTI_RPR2_RPIF41_Msk;
pub const EXTI_RPR2_RPIF42_Pos: u32 = 10;
pub const EXTI_RPR2_RPIF42_Msk: u32 = 0x1 << EXTI_RPR2_RPIF42_Pos;
pub const EXTI_RPR2_RPIF42: u32 = EXTI_RPR2_RPIF42_Msk;
pub const EXTI_FPR1_FPIF0_Pos: u32 = 0;
pub const EXTI_FPR1_FPIF0_Msk: u32 = 0x1 << EXTI_FPR1_FPIF0_Pos;
pub const EXTI_FPR1_FPIF0: u32 = EXTI_FPR1_FPIF0_Msk;
pub const EXTI_FPR1_FPIF1_Pos: u32 = 1;
pub const EXTI_FPR1_FPIF1_Msk: u32 = 0x1 << EXTI_FPR1_FPIF1_Pos;
pub const EXTI_FPR1_FPIF1: u32 = EXTI_FPR1_FPIF1_Msk;
pub const EXTI_FPR1_FPIF2_Pos: u32 = 2;
pub const EXTI_FPR1_FPIF2_Msk: u32 = 0x1 << EXTI_FPR1_FPIF2_Pos;
pub const EXTI_FPR1_FPIF2: u32 = EXTI_FPR1_FPIF2_Msk;
pub const EXTI_FPR1_FPIF3_Pos: u32 = 3;
pub const EXTI_FPR1_FPIF3_Msk: u32 = 0x1 << EXTI_FPR1_FPIF3_Pos;
pub const EXTI_FPR1_FPIF3: u32 = EXTI_FPR1_FPIF3_Msk;
pub const EXTI_FPR1_FPIF4_Pos: u32 = 4;
pub const EXTI_FPR1_FPIF4_Msk: u32 = 0x1 << EXTI_FPR1_FPIF4_Pos;
pub const EXTI_FPR1_FPIF4: u32 = EXTI_FPR1_FPIF4_Msk;
pub const EXTI_FPR1_FPIF5_Pos: u32 = 5;
pub const EXTI_FPR1_FPIF5_Msk: u32 = 0x1 << EXTI_FPR1_FPIF5_Pos;
pub const EXTI_FPR1_FPIF5: u32 = EXTI_FPR1_FPIF5_Msk;
pub const EXTI_FPR1_FPIF6_Pos: u32 = 6;
pub const EXTI_FPR1_FPIF6_Msk: u32 = 0x1 << EXTI_FPR1_FPIF6_Pos;
pub const EXTI_FPR1_FPIF6: u32 = EXTI_FPR1_FPIF6_Msk;
pub const EXTI_FPR1_FPIF7_Pos: u32 = 7;
pub const EXTI_FPR1_FPIF7_Msk: u32 = 0x1 << EXTI_FPR1_FPIF7_Pos;
pub const EXTI_FPR1_FPIF7: u32 = EXTI_FPR1_FPIF7_Msk;
pub const EXTI_FPR1_FPIF8_Pos: u32 = 8;
pub const EXTI_FPR1_FPIF8_Msk: u32 = 0x1 << EXTI_FPR1_FPIF8_Pos;
pub const EXTI_FPR1_FPIF8: u32 = EXTI_FPR1_FPIF8_Msk;
pub const EXTI_FPR1_FPIF9_Pos: u32 = 9;
pub const EXTI_FPR1_FPIF9_Msk: u32 = 0x1 << EXTI_FPR1_FPIF9_Pos;
pub const EXTI_FPR1_FPIF9: u32 = EXTI_FPR1_FPIF9_Msk;
pub const EXTI_FPR1_FPIF10_Pos: u32 = 10;
pub const EXTI_FPR1_FPIF10_Msk: u32 = 0x1 << EXTI_FPR1_FPIF10_Pos;
pub const EXTI_FPR1_FPIF10: u32 = EXTI_FPR1_FPIF10_Msk;
pub const EXTI_FPR1_FPIF11_Pos: u32 = 11;
pub const EXTI_FPR1_FPIF11_Msk: u32 = 0x1 << EXTI_FPR1_FPIF11_Pos;
pub const EXTI_FPR1_FPIF11: u32 = EXTI_FPR1_FPIF11_Msk;
pub const EXTI_FPR1_FPIF12_Pos: u32 = 12;
pub const EXTI_FPR1_FPIF12_Msk: u32 = 0x1 << EXTI_FPR1_FPIF12_Pos;
pub const EXTI_FPR1_FPIF12: u32 = EXTI_FPR1_FPIF12_Msk;
pub const EXTI_FPR1_FPIF13_Pos: u32 = 13;
pub const EXTI_FPR1_FPIF13_Msk: u32 = 0x1 << EXTI_FPR1_FPIF13_Pos;
pub const EXTI_FPR1_FPIF13: u32 = EXTI_FPR1_FPIF13_Msk;
pub const EXTI_FPR1_FPIF14_Pos: u32 = 14;
pub const EXTI_FPR1_FPIF14_Msk: u32 = 0x1 << EXTI_FPR1_FPIF14_Pos;
pub const EXTI_FPR1_FPIF14: u32 = EXTI_FPR1_FPIF14_Msk;
pub const EXTI_FPR1_FPIF15_Pos: u32 = 15;
pub const EXTI_FPR1_FPIF15_Msk: u32 = 0x1 << EXTI_FPR1_FPIF15_Pos;
pub const EXTI_FPR1_FPIF15: u32 = EXTI_FPR1_FPIF15_Msk;
pub const EXTI_FPR1_FPIF16_Pos: u32 = 16;
pub const EXTI_FPR1_FPIF16_Msk: u32 = 0x1 << EXTI_FPR1_FPIF16_Pos;
pub const EXTI_FPR1_FPIF16: u32 = EXTI_FPR1_FPIF16_Msk;
pub const EXTI_FPR1_FPIF21_Pos: u32 = 21;
pub const EXTI_FPR1_FPIF21_Msk: u32 = 0x1 << EXTI_FPR1_FPIF21_Pos;
pub const EXTI_FPR1_FPIF21: u32 = EXTI_FPR1_FPIF21_Msk;
pub const EXTI_FPR1_FPIF22_Pos: u32 = 22;
pub const EXTI_FPR1_FPIF22_Msk: u32 = 0x1 << EXTI_FPR1_FPIF22_Pos;
pub const EXTI_FPR1_FPIF22: u32 = EXTI_FPR1_FPIF22_Msk;
pub const EXTI_FPR1_FPIF23_Pos: u32 = 23;
pub const EXTI_FPR1_FPIF23_Msk: u32 = 0x1 << EXTI_FPR1_FPIF23_Pos;
pub const EXTI_FPR1_FPIF23: u32 = EXTI_FPR1_FPIF23_Msk;
pub const EXTI_FPR1_FPIF24_Pos: u32 = 24;
pub const EXTI_FPR1_FPIF24_Msk: u32 = 0x1 << EXTI_FPR1_FPIF24_Pos;
pub const EXTI_FPR1_FPIF24: u32 = EXTI_FPR1_FPIF24_Msk;
pub const EXTI_FPR1_FPIF25_Pos: u32 = 25;
pub const EXTI_FPR1_FPIF25_Msk: u32 = 0x1 << EXTI_FPR1_FPIF25_Pos;
pub const EXTI_FPR1_FPIF25: u32 = EXTI_FPR1_FPIF25_Msk;
pub const EXTI_FPR1_FPIF26_Pos: u32 = 26;
pub const EXTI_FPR1_FPIF26_Msk: u32 = 0x1 << EXTI_FPR1_FPIF26_Pos;
pub const EXTI_FPR1_FPIF26: u32 = EXTI_FPR1_FPIF26_Msk;
pub const EXTI_FPR1_FPIF27_Pos: u32 = 27;
pub const EXTI_FPR1_FPIF27_Msk: u32 = 0x1 << EXTI_FPR1_FPIF27_Pos;
pub const EXTI_FPR1_FPIF27: u32 = EXTI_FPR1_FPIF27_Msk;
pub const EXTI_FPR1_FPIF28_Pos: u32 = 28;
pub const EXTI_FPR1_FPIF28_Msk: u32 = 0x1 << EXTI_FPR1_FPIF28_Pos;
pub const EXTI_FPR1_FPIF28: u32 = EXTI_FPR1_FPIF28_Msk;
pub const EXTI_FPR1_FPIF29_Pos: u32 = 29;
pub const EXTI_FPR1_FPIF29_Msk: u32 = 0x1 << EXTI_FPR1_FPIF29_Pos;
pub const EXTI_FPR1_FPIF29: u32 = EXTI_FPR1_FPIF29_Msk;
pub const EXTI_FPR1_FPIF30_Pos: u32 = 30;
pub const EXTI_FPR1_FPIF30_Msk: u32 = 0x1 << EXTI_FPR1_FPIF30_Pos;
pub const EXTI_FPR1_FPIF30: u32 = EXTI_FPR1_FPIF30_Msk;
pub const EXTI_FPR1_FPIF31_Pos: u32 = 31;
pub const EXTI_FPR1_FPIF31_Msk: u32 = 0x1 << EXTI_FPR1_FPIF31_Pos;
pub const EXTI_FPR1_FPIF31: u32 = EXTI_FPR1_FPIF31_Msk;
pub const EXTI_FPR2_FPIF32_Pos: u32 = 0;
pub const EXTI_FPR2_FPIF32_Msk: u32 = 0x1 << EXTI_FPR2_FPIF32_Pos;
pub const EXTI_FPR2_FPIF32: u32 = EXTI_FPR2_FPIF32_Msk;
pub const EXTI_FPR2_FPIF33_Pos: u32 = 1;
pub const EXTI_FPR2_FPIF33_Msk: u32 = 0x1 << EXTI_FPR2_FPIF33_Pos;
pub const EXTI_FPR2_FPIF33: u32 = EXTI_FPR2_FPIF33_Msk;
pub const EXTI_FPR2_FPIF34_Pos: u32 = 2;
pub const EXTI_FPR2_FPIF34_Msk: u32 = 0x1 << EXTI_FPR2_FPIF34_Pos;
pub const EXTI_FPR2_FPIF34: u32 = EXTI_FPR2_FPIF34_Msk;
pub const EXTI_FPR2_FPIF35_Pos: u32 = 3;
pub const EXTI_FPR2_FPIF35_Msk: u32 = 0x1 << EXTI_FPR2_FPIF35_Pos;
pub const EXTI_FPR2_FPIF35: u32 = EXTI_FPR2_FPIF35_Msk;
pub const EXTI_FPR2_FPIF36_Pos: u32 = 4;
pub const EXTI_FPR2_FPIF36_Msk: u32 = 0x1 << EXTI_FPR2_FPIF36_Pos;
pub const EXTI_FPR2_FPIF36: u32 = EXTI_FPR2_FPIF36_Msk;
pub const EXTI_FPR2_FPIF37_Pos: u32 = 5;
pub const EXTI_FPR2_FPIF37_Msk: u32 = 0x1 << EXTI_FPR2_FPIF37_Pos;
pub const EXTI_FPR2_FPIF37: u32 = EXTI_FPR2_FPIF37_Msk;
pub const EXTI_FPR2_FPIF38_Pos: u32 = 6;
pub const EXTI_FPR2_FPIF38_Msk: u32 = 0x1 << EXTI_FPR2_FPIF38_Pos;
pub const EXTI_FPR2_FPIF38: u32 = EXTI_FPR2_FPIF38_Msk;
pub const EXTI_FPR2_FPIF39_Pos: u32 = 7;
pub const EXTI_FPR2_FPIF39_Msk: u32 = 0x1 << EXTI_FPR2_FPIF39_Pos;
pub const EXTI_FPR2_FPIF39: u32 = EXTI_FPR2_FPIF39_Msk;
pub const EXTI_FPR2_FPIF40_Pos: u32 = 8;
pub const EXTI_FPR2_FPIF40_Msk: u32 = 0x1 << EXTI_FPR2_FPIF40_Pos;
pub const EXTI_FPR2_FPIF40: u32 = EXTI_FPR2_FPIF40_Msk;
pub const EXTI_FPR2_FPIF41_Pos: u32 = 9;
pub const EXTI_FPR2_FPIF41_Msk: u32 = 0x1 << EXTI_FPR2_FPIF41_Pos;
pub const EXTI_FPR2_FPIF41: u32 = EXTI_FPR2_FPIF41_Msk;
pub const EXTI_FPR2_FPIF42_Pos: u32 = 10;
pub const EXTI_FPR2_FPIF42_Msk: u32 = 0x1 << EXTI_FPR2_FPIF42_Pos;
pub const EXTI_FPR2_FPIF42: u32 = EXTI_FPR2_FPIF42_Msk;
pub const EXTI_SECCFGR1_SEC0_Pos: u32 = 0;
pub const EXTI_SECCFGR1_SEC0_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC0_Pos;
pub const EXTI_SECCFGR1_SEC0: u32 = EXTI_SECCFGR1_SEC0_Msk;
pub const EXTI_SECCFGR1_SEC1_Pos: u32 = 1;
pub const EXTI_SECCFGR1_SEC1_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC1_Pos;
pub const EXTI_SECCFGR1_SEC1: u32 = EXTI_SECCFGR1_SEC1_Msk;
pub const EXTI_SECCFGR1_SEC2_Pos: u32 = 2;
pub const EXTI_SECCFGR1_SEC2_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC2_Pos;
pub const EXTI_SECCFGR1_SEC2: u32 = EXTI_SECCFGR1_SEC2_Msk;
pub const EXTI_SECCFGR1_SEC3_Pos: u32 = 3;
pub const EXTI_SECCFGR1_SEC3_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC3_Pos;
pub const EXTI_SECCFGR1_SEC3: u32 = EXTI_SECCFGR1_SEC3_Msk;
pub const EXTI_SECCFGR1_SEC4_Pos: u32 = 4;
pub const EXTI_SECCFGR1_SEC4_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC4_Pos;
pub const EXTI_SECCFGR1_SEC4: u32 = EXTI_SECCFGR1_SEC4_Msk;
pub const EXTI_SECCFGR1_SEC5_Pos: u32 = 5;
pub const EXTI_SECCFGR1_SEC5_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC5_Pos;
pub const EXTI_SECCFGR1_SEC5: u32 = EXTI_SECCFGR1_SEC5_Msk;
pub const EXTI_SECCFGR1_SEC6_Pos: u32 = 6;
pub const EXTI_SECCFGR1_SEC6_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC6_Pos;
pub const EXTI_SECCFGR1_SEC6: u32 = EXTI_SECCFGR1_SEC6_Msk;
pub const EXTI_SECCFGR1_SEC7_Pos: u32 = 7;
pub const EXTI_SECCFGR1_SEC7_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC7_Pos;
pub const EXTI_SECCFGR1_SEC7: u32 = EXTI_SECCFGR1_SEC7_Msk;
pub const EXTI_SECCFGR1_SEC8_Pos: u32 = 8;
pub const EXTI_SECCFGR1_SEC8_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC8_Pos;
pub const EXTI_SECCFGR1_SEC8: u32 = EXTI_SECCFGR1_SEC8_Msk;
pub const EXTI_SECCFGR1_SEC9_Pos: u32 = 9;
pub const EXTI_SECCFGR1_SEC9_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC9_Pos;
pub const EXTI_SECCFGR1_SEC9: u32 = EXTI_SECCFGR1_SEC9_Msk;
pub const EXTI_SECCFGR1_SEC10_Pos: u32 = 10;
pub const EXTI_SECCFGR1_SEC10_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC10_Pos;
pub const EXTI_SECCFGR1_SEC10: u32 = EXTI_SECCFGR1_SEC10_Msk;
pub const EXTI_SECCFGR1_SEC11_Pos: u32 = 11;
pub const EXTI_SECCFGR1_SEC11_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC11_Pos;
pub const EXTI_SECCFGR1_SEC11: u32 = EXTI_SECCFGR1_SEC11_Msk;
pub const EXTI_SECCFGR1_SEC12_Pos: u32 = 12;
pub const EXTI_SECCFGR1_SEC12_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC12_Pos;
pub const EXTI_SECCFGR1_SEC12: u32 = EXTI_SECCFGR1_SEC12_Msk;
pub const EXTI_SECCFGR1_SEC13_Pos: u32 = 13;
pub const EXTI_SECCFGR1_SEC13_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC13_Pos;
pub const EXTI_SECCFGR1_SEC13: u32 = EXTI_SECCFGR1_SEC13_Msk;
pub const EXTI_SECCFGR1_SEC14_Pos: u32 = 14;
pub const EXTI_SECCFGR1_SEC14_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC14_Pos;
pub const EXTI_SECCFGR1_SEC14: u32 = EXTI_SECCFGR1_SEC14_Msk;
pub const EXTI_SECCFGR1_SEC15_Pos: u32 = 15;
pub const EXTI_SECCFGR1_SEC15_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC15_Pos;
pub const EXTI_SECCFGR1_SEC15: u32 = EXTI_SECCFGR1_SEC15_Msk;
pub const EXTI_SECCFGR1_SEC16_Pos: u32 = 16;
pub const EXTI_SECCFGR1_SEC16_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC16_Pos;
pub const EXTI_SECCFGR1_SEC16: u32 = EXTI_SECCFGR1_SEC16_Msk;
pub const EXTI_SECCFGR1_SEC17_Pos: u32 = 17;
pub const EXTI_SECCFGR1_SEC17_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC17_Pos;
pub const EXTI_SECCFGR1_SEC17: u32 = EXTI_SECCFGR1_SEC17_Msk;
pub const EXTI_SECCFGR1_SEC18_Pos: u32 = 18;
pub const EXTI_SECCFGR1_SEC18_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC18_Pos;
pub const EXTI_SECCFGR1_SEC18: u32 = EXTI_SECCFGR1_SEC18_Msk;
pub const EXTI_SECCFGR1_SEC19_Pos: u32 = 19;
pub const EXTI_SECCFGR1_SEC19_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC19_Pos;
pub const EXTI_SECCFGR1_SEC19: u32 = EXTI_SECCFGR1_SEC19_Msk;
pub const EXTI_SECCFGR1_SEC20_Pos: u32 = 20;
pub const EXTI_SECCFGR1_SEC20_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC20_Pos;
pub const EXTI_SECCFGR1_SEC20: u32 = EXTI_SECCFGR1_SEC20_Msk;
pub const EXTI_SECCFGR1_SEC21_Pos: u32 = 21;
pub const EXTI_SECCFGR1_SEC21_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC21_Pos;
pub const EXTI_SECCFGR1_SEC21: u32 = EXTI_SECCFGR1_SEC21_Msk;
pub const EXTI_SECCFGR1_SEC22_Pos: u32 = 22;
pub const EXTI_SECCFGR1_SEC22_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC22_Pos;
pub const EXTI_SECCFGR1_SEC22: u32 = EXTI_SECCFGR1_SEC22_Msk;
pub const EXTI_SECCFGR1_SEC23_Pos: u32 = 23;
pub const EXTI_SECCFGR1_SEC23_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC23_Pos;
pub const EXTI_SECCFGR1_SEC23: u32 = EXTI_SECCFGR1_SEC23_Msk;
pub const EXTI_SECCFGR1_SEC24_Pos: u32 = 24;
pub const EXTI_SECCFGR1_SEC24_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC24_Pos;
pub const EXTI_SECCFGR1_SEC24: u32 = EXTI_SECCFGR1_SEC24_Msk;
pub const EXTI_SECCFGR1_SEC25_Pos: u32 = 25;
pub const EXTI_SECCFGR1_SEC25_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC25_Pos;
pub const EXTI_SECCFGR1_SEC25: u32 = EXTI_SECCFGR1_SEC25_Msk;
pub const EXTI_SECCFGR1_SEC26_Pos: u32 = 26;
pub const EXTI_SECCFGR1_SEC26_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC26_Pos;
pub const EXTI_SECCFGR1_SEC26: u32 = EXTI_SECCFGR1_SEC26_Msk;
pub const EXTI_SECCFGR1_SEC27_Pos: u32 = 27;
pub const EXTI_SECCFGR1_SEC27_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC27_Pos;
pub const EXTI_SECCFGR1_SEC27: u32 = EXTI_SECCFGR1_SEC27_Msk;
pub const EXTI_SECCFGR1_SEC28_Pos: u32 = 28;
pub const EXTI_SECCFGR1_SEC28_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC28_Pos;
pub const EXTI_SECCFGR1_SEC28: u32 = EXTI_SECCFGR1_SEC28_Msk;
pub const EXTI_SECCFGR1_SEC29_Pos: u32 = 29;
pub const EXTI_SECCFGR1_SEC29_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC29_Pos;
pub const EXTI_SECCFGR1_SEC29: u32 = EXTI_SECCFGR1_SEC29_Msk;
pub const EXTI_SECCFGR1_SEC30_Pos: u32 = 30;
pub const EXTI_SECCFGR1_SEC30_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC30_Pos;
pub const EXTI_SECCFGR1_SEC30: u32 = EXTI_SECCFGR1_SEC30_Msk;
pub const EXTI_SECCFGR1_SEC31_Pos: u32 = 31;
pub const EXTI_SECCFGR1_SEC31_Msk: u32 = 0x1 << EXTI_SECCFGR1_SEC31_Pos;
pub const EXTI_SECCFGR1_SEC31: u32 = EXTI_SECCFGR1_SEC31_Msk;
pub const EXTI_SECCFGR2_SEC32_Pos: u32 = 0;
pub const EXTI_SECCFGR2_SEC32_Msk: u32 = 0x1 << EXTI_SECCFGR2_SEC32_Pos;
pub const EXTI_SECCFGR2_SEC32: u32 = EXTI_SECCFGR2_SEC32_Msk;
pub const EXTI_SECCFGR2_SEC33_Pos: u32 = 1;
pub const EXTI_SECCFGR2_SEC33_Msk: u32 = 0x1 << EXTI_SECCFGR2_SEC33_Pos;
pub const EXTI_SECCFGR2_SEC33: u32 = EXTI_SECCFGR2_SEC33_Msk;
pub const EXTI_SECCFGR2_SEC34_Pos: u32 = 2;
pub const EXTI_SECCFGR2_SEC34_Msk: u32 = 0x1 << EXTI_SECCFGR2_SEC34_Pos;
pub const EXTI_SECCFGR2_SEC34: u32 = EXTI_SECCFGR2_SEC34_Msk;
pub const EXTI_SECCFGR2_SEC35_Pos: u32 = 3;
pub const EXTI_SECCFGR2_SEC35_Msk: u32 = 0x1 << EXTI_SECCFGR2_SEC35_Pos;
pub const EXTI_SECCFGR2_SEC35: u32 = EXTI_SECCFGR2_SEC35_Msk;
pub const EXTI_SECCFGR2_SEC36_Pos: u32 = 4;
pub const EXTI_SECCFGR2_SEC36_Msk: u32 = 0x1 << EXTI_SECCFGR2_SEC36_Pos;
pub const EXTI_SECCFGR2_SEC36: u32 = EXTI_SECCFGR2_SEC36_Msk;
pub const EXTI_SECCFGR2_SEC37_Pos: u32 = 5;
pub const EXTI_SECCFGR2_SEC37_Msk: u32 = 0x1 << EXTI_SECCFGR2_SEC37_Pos;
pub const EXTI_SECCFGR2_SEC37: u32 = EXTI_SECCFGR2_SEC37_Msk;
pub const EXTI_SECCFGR2_SEC38_Pos: u32 = 6;
pub const EXTI_SECCFGR2_SEC38_Msk: u32 = 0x1 << EXTI_SECCFGR2_SEC38_Pos;
pub const EXTI_SECCFGR2_SEC38: u32 = EXTI_SECCFGR2_SEC38_Msk;
pub const EXTI_SECCFGR2_SEC39_Pos: u32 = 7;
pub const EXTI_SECCFGR2_SEC39_Msk: u32 = 0x1 << EXTI_SECCFGR2_SEC39_Pos;
pub const EXTI_SECCFGR2_SEC39: u32 = EXTI_SECCFGR2_SEC39_Msk;
pub const EXTI_SECCFGR2_SEC40_Pos: u32 = 8;
pub const EXTI_SECCFGR2_SEC40_Msk: u32 = 0x1 << EXTI_SECCFGR2_SEC40_Pos;
pub const EXTI_SECCFGR2_SEC40: u32 = EXTI_SECCFGR2_SEC40_Msk;
pub const EXTI_SECCFGR2_SEC41_Pos: u32 = 9;
pub const EXTI_SECCFGR2_SEC41_Msk: u32 = 0x1 << EXTI_SECCFGR2_SEC41_Pos;
pub const EXTI_SECCFGR2_SEC41: u32 = EXTI_SECCFGR2_SEC41_Msk;
pub const EXTI_SECCFGR2_SEC42_Pos: u32 = 10;
pub const EXTI_SECCFGR2_SEC42_Msk: u32 = 0x1 << EXTI_SECCFGR2_SEC42_Pos;
pub const EXTI_SECCFGR2_SEC42: u32 = EXTI_SECCFGR2_SEC42_Msk;
pub const EXTI_PRIVCFGR1_PRIV0_Pos: u32 = 0;
pub const EXTI_PRIVCFGR1_PRIV0_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV0_Pos;
pub const EXTI_PRIVCFGR1_PRIV0: u32 = EXTI_PRIVCFGR1_PRIV0_Msk;
pub const EXTI_PRIVCFGR1_PRIV1_Pos: u32 = 1;
pub const EXTI_PRIVCFGR1_PRIV1_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV1_Pos;
pub const EXTI_PRIVCFGR1_PRIV1: u32 = EXTI_PRIVCFGR1_PRIV1_Msk;
pub const EXTI_PRIVCFGR1_PRIV2_Pos: u32 = 2;
pub const EXTI_PRIVCFGR1_PRIV2_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV2_Pos;
pub const EXTI_PRIVCFGR1_PRIV2: u32 = EXTI_PRIVCFGR1_PRIV2_Msk;
pub const EXTI_PRIVCFGR1_PRIV3_Pos: u32 = 3;
pub const EXTI_PRIVCFGR1_PRIV3_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV3_Pos;
pub const EXTI_PRIVCFGR1_PRIV3: u32 = EXTI_PRIVCFGR1_PRIV3_Msk;
pub const EXTI_PRIVCFGR1_PRIV4_Pos: u32 = 4;
pub const EXTI_PRIVCFGR1_PRIV4_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV4_Pos;
pub const EXTI_PRIVCFGR1_PRIV4: u32 = EXTI_PRIVCFGR1_PRIV4_Msk;
pub const EXTI_PRIVCFGR1_PRIV5_Pos: u32 = 5;
pub const EXTI_PRIVCFGR1_PRIV5_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV5_Pos;
pub const EXTI_PRIVCFGR1_PRIV5: u32 = EXTI_PRIVCFGR1_PRIV5_Msk;
pub const EXTI_PRIVCFGR1_PRIV6_Pos: u32 = 6;
pub const EXTI_PRIVCFGR1_PRIV6_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV6_Pos;
pub const EXTI_PRIVCFGR1_PRIV6: u32 = EXTI_PRIVCFGR1_PRIV6_Msk;
pub const EXTI_PRIVCFGR1_PRIV7_Pos: u32 = 7;
pub const EXTI_PRIVCFGR1_PRIV7_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV7_Pos;
pub const EXTI_PRIVCFGR1_PRIV7: u32 = EXTI_PRIVCFGR1_PRIV7_Msk;
pub const EXTI_PRIVCFGR1_PRIV8_Pos: u32 = 8;
pub const EXTI_PRIVCFGR1_PRIV8_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV8_Pos;
pub const EXTI_PRIVCFGR1_PRIV8: u32 = EXTI_PRIVCFGR1_PRIV8_Msk;
pub const EXTI_PRIVCFGR1_PRIV9_Pos: u32 = 9;
pub const EXTI_PRIVCFGR1_PRIV9_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV9_Pos;
pub const EXTI_PRIVCFGR1_PRIV9: u32 = EXTI_PRIVCFGR1_PRIV9_Msk;
pub const EXTI_PRIVCFGR1_PRIV10_Pos: u32 = 10;
pub const EXTI_PRIVCFGR1_PRIV10_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV10_Pos;
pub const EXTI_PRIVCFGR1_PRIV10: u32 = EXTI_PRIVCFGR1_PRIV10_Msk;
pub const EXTI_PRIVCFGR1_PRIV11_Pos: u32 = 11;
pub const EXTI_PRIVCFGR1_PRIV11_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV11_Pos;
pub const EXTI_PRIVCFGR1_PRIV11: u32 = EXTI_PRIVCFGR1_PRIV11_Msk;
pub const EXTI_PRIVCFGR1_PRIV12_Pos: u32 = 12;
pub const EXTI_PRIVCFGR1_PRIV12_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV12_Pos;
pub const EXTI_PRIVCFGR1_PRIV12: u32 = EXTI_PRIVCFGR1_PRIV12_Msk;
pub const EXTI_PRIVCFGR1_PRIV13_Pos: u32 = 13;
pub const EXTI_PRIVCFGR1_PRIV13_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV13_Pos;
pub const EXTI_PRIVCFGR1_PRIV13: u32 = EXTI_PRIVCFGR1_PRIV13_Msk;
pub const EXTI_PRIVCFGR1_PRIV14_Pos: u32 = 14;
pub const EXTI_PRIVCFGR1_PRIV14_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV14_Pos;
pub const EXTI_PRIVCFGR1_PRIV14: u32 = EXTI_PRIVCFGR1_PRIV14_Msk;
pub const EXTI_PRIVCFGR1_PRIV15_Pos: u32 = 15;
pub const EXTI_PRIVCFGR1_PRIV15_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV15_Pos;
pub const EXTI_PRIVCFGR1_PRIV15: u32 = EXTI_PRIVCFGR1_PRIV15_Msk;
pub const EXTI_PRIVCFGR1_PRIV16_Pos: u32 = 16;
pub const EXTI_PRIVCFGR1_PRIV16_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV16_Pos;
pub const EXTI_PRIVCFGR1_PRIV16: u32 = EXTI_PRIVCFGR1_PRIV16_Msk;
pub const EXTI_PRIVCFGR1_PRIV17_Pos: u32 = 17;
pub const EXTI_PRIVCFGR1_PRIV17_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV17_Pos;
pub const EXTI_PRIVCFGR1_PRIV17: u32 = EXTI_PRIVCFGR1_PRIV17_Msk;
pub const EXTI_PRIVCFGR1_PRIV18_Pos: u32 = 18;
pub const EXTI_PRIVCFGR1_PRIV18_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV18_Pos;
pub const EXTI_PRIVCFGR1_PRIV18: u32 = EXTI_PRIVCFGR1_PRIV18_Msk;
pub const EXTI_PRIVCFGR1_PRIV19_Pos: u32 = 19;
pub const EXTI_PRIVCFGR1_PRIV19_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV19_Pos;
pub const EXTI_PRIVCFGR1_PRIV19: u32 = EXTI_PRIVCFGR1_PRIV19_Msk;
pub const EXTI_PRIVCFGR1_PRIV20_Pos: u32 = 20;
pub const EXTI_PRIVCFGR1_PRIV20_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV20_Pos;
pub const EXTI_PRIVCFGR1_PRIV20: u32 = EXTI_PRIVCFGR1_PRIV20_Msk;
pub const EXTI_PRIVCFGR1_PRIV21_Pos: u32 = 21;
pub const EXTI_PRIVCFGR1_PRIV21_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV21_Pos;
pub const EXTI_PRIVCFGR1_PRIV21: u32 = EXTI_PRIVCFGR1_PRIV21_Msk;
pub const EXTI_PRIVCFGR1_PRIV22_Pos: u32 = 22;
pub const EXTI_PRIVCFGR1_PRIV22_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV22_Pos;
pub const EXTI_PRIVCFGR1_PRIV22: u32 = EXTI_PRIVCFGR1_PRIV22_Msk;
pub const EXTI_PRIVCFGR1_PRIV23_Pos: u32 = 23;
pub const EXTI_PRIVCFGR1_PRIV23_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV23_Pos;
pub const EXTI_PRIVCFGR1_PRIV23: u32 = EXTI_PRIVCFGR1_PRIV23_Msk;
pub const EXTI_PRIVCFGR1_PRIV24_Pos: u32 = 24;
pub const EXTI_PRIVCFGR1_PRIV24_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV24_Pos;
pub const EXTI_PRIVCFGR1_PRIV24: u32 = EXTI_PRIVCFGR1_PRIV24_Msk;
pub const EXTI_PRIVCFGR1_PRIV25_Pos: u32 = 25;
pub const EXTI_PRIVCFGR1_PRIV25_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV25_Pos;
pub const EXTI_PRIVCFGR1_PRIV25: u32 = EXTI_PRIVCFGR1_PRIV25_Msk;
pub const EXTI_PRIVCFGR1_PRIV26_Pos: u32 = 26;
pub const EXTI_PRIVCFGR1_PRIV26_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV26_Pos;
pub const EXTI_PRIVCFGR1_PRIV26: u32 = EXTI_PRIVCFGR1_PRIV26_Msk;
pub const EXTI_PRIVCFGR1_PRIV27_Pos: u32 = 27;
pub const EXTI_PRIVCFGR1_PRIV27_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV27_Pos;
pub const EXTI_PRIVCFGR1_PRIV27: u32 = EXTI_PRIVCFGR1_PRIV27_Msk;
pub const EXTI_PRIVCFGR1_PRIV28_Pos: u32 = 28;
pub const EXTI_PRIVCFGR1_PRIV28_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV28_Pos;
pub const EXTI_PRIVCFGR1_PRIV28: u32 = EXTI_PRIVCFGR1_PRIV28_Msk;
pub const EXTI_PRIVCFGR1_PRIV29_Pos: u32 = 29;
pub const EXTI_PRIVCFGR1_PRIV29_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV29_Pos;
pub const EXTI_PRIVCFGR1_PRIV29: u32 = EXTI_PRIVCFGR1_PRIV29_Msk;
pub const EXTI_PRIVCFGR1_PRIV30_Pos: u32 = 30;
pub const EXTI_PRIVCFGR1_PRIV30_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV30_Pos;
pub const EXTI_PRIVCFGR1_PRIV30: u32 = EXTI_PRIVCFGR1_PRIV30_Msk;
pub const EXTI_PRIVCFGR1_PRIV31_Pos: u32 = 31;
pub const EXTI_PRIVCFGR1_PRIV31_Msk: u32 = 0x1 << EXTI_PRIVCFGR1_PRIV31_Pos;
pub const EXTI_PRIVCFGR1_PRIV31: u32 = EXTI_PRIVCFGR1_PRIV31_Msk;
pub const EXTI_PRIVCFGR2_PRIV32_Pos: u32 = 0;
pub const EXTI_PRIVCFGR2_PRIV32_Msk: u32 = 0x1 << EXTI_PRIVCFGR2_PRIV32_Pos;
pub const EXTI_PRIVCFGR2_PRIV32: u32 = EXTI_PRIVCFGR2_PRIV32_Msk;
pub const EXTI_PRIVCFGR2_PRIV33_Pos: u32 = 1;
pub const EXTI_PRIVCFGR2_PRIV33_Msk: u32 = 0x1 << EXTI_PRIVCFGR2_PRIV33_Pos;
pub const EXTI_PRIVCFGR2_PRIV33: u32 = EXTI_PRIVCFGR2_PRIV33_Msk;
pub const EXTI_PRIVCFGR2_PRIV34_Pos: u32 = 2;
pub const EXTI_PRIVCFGR2_PRIV34_Msk: u32 = 0x1 << EXTI_PRIVCFGR2_PRIV34_Pos;
pub const EXTI_PRIVCFGR2_PRIV34: u32 = EXTI_PRIVCFGR2_PRIV34_Msk;
pub const EXTI_PRIVCFGR2_PRIV35_Pos: u32 = 3;
pub const EXTI_PRIVCFGR2_PRIV35_Msk: u32 = 0x1 << EXTI_PRIVCFGR2_PRIV35_Pos;
pub const EXTI_PRIVCFGR2_PRIV35: u32 = EXTI_PRIVCFGR2_PRIV35_Msk;
pub const EXTI_PRIVCFGR2_PRIV36_Pos: u32 = 4;
pub const EXTI_PRIVCFGR2_PRIV36_Msk: u32 = 0x1 << EXTI_PRIVCFGR2_PRIV36_Pos;
pub const EXTI_PRIVCFGR2_PRIV36: u32 = EXTI_PRIVCFGR2_PRIV36_Msk;
pub const EXTI_PRIVCFGR2_PRIV37_Pos: u32 = 5;
pub const EXTI_PRIVCFGR2_PRIV37_Msk: u32 = 0x1 << EXTI_PRIVCFGR2_PRIV37_Pos;
pub const EXTI_PRIVCFGR2_PRIV37: u32 = EXTI_PRIVCFGR2_PRIV37_Msk;
pub const EXTI_PRIVCFGR2_PRIV38_Pos: u32 = 6;
pub const EXTI_PRIVCFGR2_PRIV38_Msk: u32 = 0x1 << EXTI_PRIVCFGR2_PRIV38_Pos;
pub const EXTI_PRIVCFGR2_PRIV38: u32 = EXTI_PRIVCFGR2_PRIV38_Msk;
pub const EXTI_PRIVCFGR2_PRIV39_Pos: u32 = 7;
pub const EXTI_PRIVCFGR2_PRIV39_Msk: u32 = 0x1 << EXTI_PRIVCFGR2_PRIV39_Pos;
pub const EXTI_PRIVCFGR2_PRIV39: u32 = EXTI_PRIVCFGR2_PRIV39_Msk;
pub const EXTI_PRIVCFGR2_PRIV40_Pos: u32 = 8;
pub const EXTI_PRIVCFGR2_PRIV40_Msk: u32 = 0x1 << EXTI_PRIVCFGR2_PRIV40_Pos;
pub const EXTI_PRIVCFGR2_PRIV40: u32 = EXTI_PRIVCFGR2_PRIV40_Msk;
pub const EXTI_PRIVCFGR2_PRIV41_Pos: u32 = 9;
pub const EXTI_PRIVCFGR2_PRIV41_Msk: u32 = 0x1 << EXTI_PRIVCFGR2_PRIV41_Pos;
pub const EXTI_PRIVCFGR2_PRIV41: u32 = EXTI_PRIVCFGR2_PRIV41_Msk;
pub const EXTI_PRIVCFGR2_PRIV42_Pos: u32 = 10;
pub const EXTI_PRIVCFGR2_PRIV42_Msk: u32 = 0x1 << EXTI_PRIVCFGR2_PRIV42_Pos;
pub const EXTI_PRIVCFGR2_PRIV42: u32 = EXTI_PRIVCFGR2_PRIV42_Msk;
pub const EXTI_EXTICR1_EXTI0_Pos: u32 = 0;
pub const EXTI_EXTICR1_EXTI0_Msk: u32 = 0x7 << EXTI_EXTICR1_EXTI0_Pos;
pub const EXTI_EXTICR1_EXTI0: u32 = EXTI_EXTICR1_EXTI0_Msk;
pub const EXTI_EXTICR1_EXTI0_0: u32 = 0x1 << EXTI_EXTICR1_EXTI0_Pos;
pub const EXTI_EXTICR1_EXTI0_1: u32 = 0x2 << EXTI_EXTICR1_EXTI0_Pos;
pub const EXTI_EXTICR1_EXTI0_2: u32 = 0x4 << EXTI_EXTICR1_EXTI0_Pos;
pub const EXTI_EXTICR1_EXTI1_Pos: u32 = 8;
pub const EXTI_EXTICR1_EXTI1_Msk: u32 = 0x7 << EXTI_EXTICR1_EXTI1_Pos;
pub const EXTI_EXTICR1_EXTI1: u32 = EXTI_EXTICR1_EXTI1_Msk;
pub const EXTI_EXTICR1_EXTI1_0: u32 = 0x1 << EXTI_EXTICR1_EXTI1_Pos;
pub const EXTI_EXTICR1_EXTI1_1: u32 = 0x2 << EXTI_EXTICR1_EXTI1_Pos;
pub const EXTI_EXTICR1_EXTI1_2: u32 = 0x4 << EXTI_EXTICR1_EXTI1_Pos;
pub const EXTI_EXTICR1_EXTI2_Pos: u32 = 16;
pub const EXTI_EXTICR1_EXTI2_Msk: u32 = 0x7 << EXTI_EXTICR1_EXTI2_Pos;
pub const EXTI_EXTICR1_EXTI2: u32 = EXTI_EXTICR1_EXTI2_Msk;
pub const EXTI_EXTICR1_EXTI2_0: u32 = 0x1 << EXTI_EXTICR1_EXTI2_Pos;
pub const EXTI_EXTICR1_EXTI2_1: u32 = 0x2 << EXTI_EXTICR1_EXTI2_Pos;
pub const EXTI_EXTICR1_EXTI2_2: u32 = 0x4 << EXTI_EXTICR1_EXTI2_Pos;
pub const EXTI_EXTICR1_EXTI3_Pos: u32 = 24;
pub const EXTI_EXTICR1_EXTI3_Msk: u32 = 0x7 << EXTI_EXTICR1_EXTI3_Pos;
pub const EXTI_EXTICR1_EXTI3: u32 = EXTI_EXTICR1_EXTI3_Msk;
pub const EXTI_EXTICR1_EXTI3_0: u32 = 0x1 << EXTI_EXTICR1_EXTI3_Pos;
pub const EXTI_EXTICR1_EXTI3_1: u32 = 0x2 << EXTI_EXTICR1_EXTI3_Pos;
pub const EXTI_EXTICR1_EXTI3_2: u32 = 0x4 << EXTI_EXTICR1_EXTI3_Pos;
pub const EXTI_EXTICR2_EXTI4_Pos: u32 = 0;
pub const EXTI_EXTICR2_EXTI4_Msk: u32 = 0x7 << EXTI_EXTICR2_EXTI4_Pos;
pub const EXTI_EXTICR2_EXTI4: u32 = EXTI_EXTICR2_EXTI4_Msk;
pub const EXTI_EXTICR2_EXTI4_0: u32 = 0x1 << EXTI_EXTICR2_EXTI4_Pos;
pub const EXTI_EXTICR2_EXTI4_1: u32 = 0x2 << EXTI_EXTICR2_EXTI4_Pos;
pub const EXTI_EXTICR2_EXTI4_2: u32 = 0x4 << EXTI_EXTICR2_EXTI4_Pos;
pub const EXTI_EXTICR2_EXTI5_Pos: u32 = 8;
pub const EXTI_EXTICR2_EXTI5_Msk: u32 = 0x7 << EXTI_EXTICR2_EXTI5_Pos;
pub const EXTI_EXTICR2_EXTI5: u32 = EXTI_EXTICR2_EXTI5_Msk;
pub const EXTI_EXTICR2_EXTI5_0: u32 = 0x1 << EXTI_EXTICR2_EXTI5_Pos;
pub const EXTI_EXTICR2_EXTI5_1: u32 = 0x2 << EXTI_EXTICR2_EXTI5_Pos;
pub const EXTI_EXTICR2_EXTI5_2: u32 = 0x4 << EXTI_EXTICR2_EXTI5_Pos;
pub const EXTI_EXTICR2_EXTI6_Pos: u32 = 16;
pub const EXTI_EXTICR2_EXTI6_Msk: u32 = 0x7 << EXTI_EXTICR2_EXTI6_Pos;
pub const EXTI_EXTICR2_EXTI6: u32 = EXTI_EXTICR2_EXTI6_Msk;
pub const EXTI_EXTICR2_EXTI6_0: u32 = 0x1 << EXTI_EXTICR2_EXTI6_Pos;
pub const EXTI_EXTICR2_EXTI6_1: u32 = 0x2 << EXTI_EXTICR2_EXTI6_Pos;
pub const EXTI_EXTICR2_EXTI6_2: u32 = 0x4 << EXTI_EXTICR2_EXTI6_Pos;
pub const EXTI_EXTICR2_EXTI7_Pos: u32 = 24;
pub const EXTI_EXTICR2_EXTI7_Msk: u32 = 0x7 << EXTI_EXTICR2_EXTI7_Pos;
pub const EXTI_EXTICR2_EXTI7: u32 = EXTI_EXTICR2_EXTI7_Msk;
pub const EXTI_EXTICR2_EXTI7_0: u32 = 0x1 << EXTI_EXTICR2_EXTI7_Pos;
pub const EXTI_EXTICR2_EXTI7_1: u32 = 0x2 << EXTI_EXTICR2_EXTI7_Pos;
pub const EXTI_EXTICR2_EXTI7_2: u32 = 0x4 << EXTI_EXTICR2_EXTI7_Pos;
pub const EXTI_EXTICR3_EXTI8_Pos: u32 = 0;
pub const EXTI_EXTICR3_EXTI8_Msk: u32 = 0x7 << EXTI_EXTICR3_EXTI8_Pos;
pub const EXTI_EXTICR3_EXTI8: u32 = EXTI_EXTICR3_EXTI8_Msk;
pub const EXTI_EXTICR3_EXTI8_0: u32 = 0x1 << EXTI_EXTICR3_EXTI8_Pos;
pub const EXTI_EXTICR3_EXTI8_1: u32 = 0x2 << EXTI_EXTICR3_EXTI8_Pos;
pub const EXTI_EXTICR3_EXTI8_2: u32 = 0x4 << EXTI_EXTICR3_EXTI8_Pos;
pub const EXTI_EXTICR3_EXTI9_Pos: u32 = 8;
pub const EXTI_EXTICR3_EXTI9_Msk: u32 = 0x7 << EXTI_EXTICR3_EXTI9_Pos;
pub const EXTI_EXTICR3_EXTI9: u32 = EXTI_EXTICR3_EXTI9_Msk;
pub const EXTI_EXTICR3_EXTI9_0: u32 = 0x1 << EXTI_EXTICR3_EXTI9_Pos;
pub const EXTI_EXTICR3_EXTI9_1: u32 = 0x2 << EXTI_EXTICR3_EXTI9_Pos;
pub const EXTI_EXTICR3_EXTI9_2: u32 = 0x4 << EXTI_EXTICR3_EXTI9_Pos;
pub const EXTI_EXTICR3_EXTI10_Pos: u32 = 16;
pub const EXTI_EXTICR3_EXTI10_Msk: u32 = 0x7 << EXTI_EXTICR3_EXTI10_Pos;
pub const EXTI_EXTICR3_EXTI10: u32 = EXTI_EXTICR3_EXTI10_Msk;
pub const EXTI_EXTICR3_EXTI10_0: u32 = 0x1 << EXTI_EXTICR3_EXTI10_Pos;
pub const EXTI_EXTICR3_EXTI10_1: u32 = 0x2 << EXTI_EXTICR3_EXTI10_Pos;
pub const EXTI_EXTICR3_EXTI10_2: u32 = 0x4 << EXTI_EXTICR3_EXTI10_Pos;
pub const EXTI_EXTICR3_EXTI11_Pos: u32 = 24;
pub const EXTI_EXTICR3_EXTI11_Msk: u32 = 0x7 << EXTI_EXTICR3_EXTI11_Pos;
pub const EXTI_EXTICR3_EXTI11: u32 = EXTI_EXTICR3_EXTI11_Msk;
pub const EXTI_EXTICR3_EXTI11_0: u32 = 0x1 << EXTI_EXTICR3_EXTI11_Pos;
pub const EXTI_EXTICR3_EXTI11_1: u32 = 0x2 << EXTI_EXTICR3_EXTI11_Pos;
pub const EXTI_EXTICR3_EXTI11_2: u32 = 0x4 << EXTI_EXTICR3_EXTI11_Pos;
pub const EXTI_EXTICR4_EXTI12_Pos: u32 = 0;
pub const EXTI_EXTICR4_EXTI12_Msk: u32 = 0x7 << EXTI_EXTICR4_EXTI12_Pos;
pub const EXTI_EXTICR4_EXTI12: u32 = EXTI_EXTICR4_EXTI12_Msk;
pub const EXTI_EXTICR4_EXTI12_0: u32 = 0x1 << EXTI_EXTICR4_EXTI12_Pos;
pub const EXTI_EXTICR4_EXTI12_1: u32 = 0x2 << EXTI_EXTICR4_EXTI12_Pos;
pub const EXTI_EXTICR4_EXTI12_2: u32 = 0x4 << EXTI_EXTICR4_EXTI12_Pos;
pub const EXTI_EXTICR4_EXTI13_Pos: u32 = 8;
pub const EXTI_EXTICR4_EXTI13_Msk: u32 = 0x7 << EXTI_EXTICR4_EXTI13_Pos;
pub const EXTI_EXTICR4_EXTI13: u32 = EXTI_EXTICR4_EXTI13_Msk;
pub const EXTI_EXTICR4_EXTI13_0: u32 = 0x1 << EXTI_EXTICR4_EXTI13_Pos;
pub const EXTI_EXTICR4_EXTI13_1: u32 = 0x2 << EXTI_EXTICR4_EXTI13_Pos;
pub const EXTI_EXTICR4_EXTI13_2: u32 = 0x4 << EXTI_EXTICR4_EXTI13_Pos;
pub const EXTI_EXTICR4_EXTI14_Pos: u32 = 16;
pub const EXTI_EXTICR4_EXTI14_Msk: u32 = 0x7 << EXTI_EXTICR4_EXTI14_Pos;
pub const EXTI_EXTICR4_EXTI14: u32 = EXTI_EXTICR4_EXTI14_Msk;
pub const EXTI_EXTICR4_EXTI14_0: u32 = 0x1 << EXTI_EXTICR4_EXTI14_Pos;
pub const EXTI_EXTICR4_EXTI14_1: u32 = 0x2 << EXTI_EXTICR4_EXTI14_Pos;
pub const EXTI_EXTICR4_EXTI14_2: u32 = 0x4 << EXTI_EXTICR4_EXTI14_Pos;
pub const EXTI_EXTICR4_EXTI15_Pos: u32 = 24;
pub const EXTI_EXTICR4_EXTI15_Msk: u32 = 0x7 << EXTI_EXTICR4_EXTI15_Pos;
pub const EXTI_EXTICR4_EXTI15: u32 = EXTI_EXTICR4_EXTI15_Msk;
pub const EXTI_EXTICR4_EXTI15_0: u32 = 0x1 << EXTI_EXTICR4_EXTI15_Pos;
pub const EXTI_EXTICR4_EXTI15_1: u32 = 0x2 << EXTI_EXTICR4_EXTI15_Pos;
pub const EXTI_EXTICR4_EXTI15_2: u32 = 0x4 << EXTI_EXTICR4_EXTI15_Pos;
pub const EXTI_LOCKR_LOCK_Pos: u32 = 0;
pub const EXTI_LOCKR_LOCK_Msk: u32 = 0x1 << EXTI_LOCKR_LOCK_Pos;
pub const EXTI_LOCKR_LOCK: u32 = EXTI_LOCKR_LOCK_Msk;
pub const EXTI_IMR1_IM0_Pos: u32 = 0;
pub const EXTI_IMR1_IM0_Msk: u32 = 0x1 << EXTI_IMR1_IM0_Pos;
pub const EXTI_IMR1_IM0: u32 = EXTI_IMR1_IM0_Msk;
pub const EXTI_IMR1_IM1_Pos: u32 = 1;
pub const EXTI_IMR1_IM1_Msk: u32 = 0x1 << EXTI_IMR1_IM1_Pos;
pub const EXTI_IMR1_IM1: u32 = EXTI_IMR1_IM1_Msk;
pub const EXTI_IMR1_IM2_Pos: u32 = 2;
pub const EXTI_IMR1_IM2_Msk: u32 = 0x1 << EXTI_IMR1_IM2_Pos;
pub const EXTI_IMR1_IM2: u32 = EXTI_IMR1_IM2_Msk;
pub const EXTI_IMR1_IM3_Pos: u32 = 3;
pub const EXTI_IMR1_IM3_Msk: u32 = 0x1 << EXTI_IMR1_IM3_Pos;
pub const EXTI_IMR1_IM3: u32 = EXTI_IMR1_IM3_Msk;
pub const EXTI_IMR1_IM4_Pos: u32 = 4;
pub const EXTI_IMR1_IM4_Msk: u32 = 0x1 << EXTI_IMR1_IM4_Pos;
pub const EXTI_IMR1_IM4: u32 = EXTI_IMR1_IM4_Msk;
pub const EXTI_IMR1_IM5_Pos: u32 = 5;
pub const EXTI_IMR1_IM5_Msk: u32 = 0x1 << EXTI_IMR1_IM5_Pos;
pub const EXTI_IMR1_IM5: u32 = EXTI_IMR1_IM5_Msk;
pub const EXTI_IMR1_IM6_Pos: u32 = 6;
pub const EXTI_IMR1_IM6_Msk: u32 = 0x1 << EXTI_IMR1_IM6_Pos;
pub const EXTI_IMR1_IM6: u32 = EXTI_IMR1_IM6_Msk;
pub const EXTI_IMR1_IM7_Pos: u32 = 7;
pub const EXTI_IMR1_IM7_Msk: u32 = 0x1 << EXTI_IMR1_IM7_Pos;
pub const EXTI_IMR1_IM7: u32 = EXTI_IMR1_IM7_Msk;
pub const EXTI_IMR1_IM8_Pos: u32 = 8;
pub const EXTI_IMR1_IM8_Msk: u32 = 0x1 << EXTI_IMR1_IM8_Pos;
pub const EXTI_IMR1_IM8: u32 = EXTI_IMR1_IM8_Msk;
pub const EXTI_IMR1_IM9_Pos: u32 = 9;
pub const EXTI_IMR1_IM9_Msk: u32 = 0x1 << EXTI_IMR1_IM9_Pos;
pub const EXTI_IMR1_IM9: u32 = EXTI_IMR1_IM9_Msk;
pub const EXTI_IMR1_IM10_Pos: u32 = 10;
pub const EXTI_IMR1_IM10_Msk: u32 = 0x1 << EXTI_IMR1_IM10_Pos;
pub const EXTI_IMR1_IM10: u32 = EXTI_IMR1_IM10_Msk;
pub const EXTI_IMR1_IM11_Pos: u32 = 11;
pub const EXTI_IMR1_IM11_Msk: u32 = 0x1 << EXTI_IMR1_IM11_Pos;
pub const EXTI_IMR1_IM11: u32 = EXTI_IMR1_IM11_Msk;
pub const EXTI_IMR1_IM12_Pos: u32 = 12;
pub const EXTI_IMR1_IM12_Msk: u32 = 0x1 << EXTI_IMR1_IM12_Pos;
pub const EXTI_IMR1_IM12: u32 = EXTI_IMR1_IM12_Msk;
pub const EXTI_IMR1_IM13_Pos: u32 = 13;
pub const EXTI_IMR1_IM13_Msk: u32 = 0x1 << EXTI_IMR1_IM13_Pos;
pub const EXTI_IMR1_IM13: u32 = EXTI_IMR1_IM13_Msk;
pub const EXTI_IMR1_IM14_Pos: u32 = 14;
pub const EXTI_IMR1_IM14_Msk: u32 = 0x1 << EXTI_IMR1_IM14_Pos;
pub const EXTI_IMR1_IM14: u32 = EXTI_IMR1_IM14_Msk;
pub const EXTI_IMR1_IM15_Pos: u32 = 15;
pub const EXTI_IMR1_IM15_Msk: u32 = 0x1 << EXTI_IMR1_IM15_Pos;
pub const EXTI_IMR1_IM15: u32 = EXTI_IMR1_IM15_Msk;
pub const EXTI_IMR1_IM16_Pos: u32 = 16;
pub const EXTI_IMR1_IM16_Msk: u32 = 0x1 << EXTI_IMR1_IM16_Pos;
pub const EXTI_IMR1_IM16: u32 = EXTI_IMR1_IM16_Msk;
pub const EXTI_IMR1_IM17_Pos: u32 = 17;
pub const EXTI_IMR1_IM17_Msk: u32 = 0x1 << EXTI_IMR1_IM17_Pos;
pub const EXTI_IMR1_IM17: u32 = EXTI_IMR1_IM17_Msk;
pub const EXTI_IMR1_IM18_Pos: u32 = 18;
pub const EXTI_IMR1_IM18_Msk: u32 = 0x1 << EXTI_IMR1_IM18_Pos;
pub const EXTI_IMR1_IM18: u32 = EXTI_IMR1_IM18_Msk;
pub const EXTI_IMR1_IM19_Pos: u32 = 19;
pub const EXTI_IMR1_IM19_Msk: u32 = 0x1 << EXTI_IMR1_IM19_Pos;
pub const EXTI_IMR1_IM19: u32 = EXTI_IMR1_IM19_Msk;
pub const EXTI_IMR1_IM20_Pos: u32 = 20;
pub const EXTI_IMR1_IM20_Msk: u32 = 0x1 << EXTI_IMR1_IM20_Pos;
pub const EXTI_IMR1_IM20: u32 = EXTI_IMR1_IM20_Msk;
pub const EXTI_IMR1_IM21_Pos: u32 = 21;
pub const EXTI_IMR1_IM21_Msk: u32 = 0x1 << EXTI_IMR1_IM21_Pos;
pub const EXTI_IMR1_IM21: u32 = EXTI_IMR1_IM21_Msk;
pub const EXTI_IMR1_IM22_Pos: u32 = 22;
pub const EXTI_IMR1_IM22_Msk: u32 = 0x1 << EXTI_IMR1_IM22_Pos;
pub const EXTI_IMR1_IM22: u32 = EXTI_IMR1_IM22_Msk;
pub const EXTI_IMR1_IM23_Pos: u32 = 23;
pub const EXTI_IMR1_IM23_Msk: u32 = 0x1 << EXTI_IMR1_IM23_Pos;
pub const EXTI_IMR1_IM23: u32 = EXTI_IMR1_IM23_Msk;
pub const EXTI_IMR1_IM24_Pos: u32 = 24;
pub const EXTI_IMR1_IM24_Msk: u32 = 0x1 << EXTI_IMR1_IM24_Pos;
pub const EXTI_IMR1_IM24: u32 = EXTI_IMR1_IM24_Msk;
pub const EXTI_IMR1_IM25_Pos: u32 = 25;
pub const EXTI_IMR1_IM25_Msk: u32 = 0x1 << EXTI_IMR1_IM25_Pos;
pub const EXTI_IMR1_IM25: u32 = EXTI_IMR1_IM25_Msk;
pub const EXTI_IMR1_IM26_Pos: u32 = 26;
pub const EXTI_IMR1_IM26_Msk: u32 = 0x1 << EXTI_IMR1_IM26_Pos;
pub const EXTI_IMR1_IM26: u32 = EXTI_IMR1_IM26_Msk;
pub const EXTI_IMR1_IM27_Pos: u32 = 27;
pub const EXTI_IMR1_IM27_Msk: u32 = 0x1 << EXTI_IMR1_IM27_Pos;
pub const EXTI_IMR1_IM27: u32 = EXTI_IMR1_IM27_Msk;
pub const EXTI_IMR1_IM28_Pos: u32 = 28;
pub const EXTI_IMR1_IM28_Msk: u32 = 0x1 << EXTI_IMR1_IM28_Pos;
pub const EXTI_IMR1_IM28: u32 = EXTI_IMR1_IM28_Msk;
pub const EXTI_IMR1_IM29_Pos: u32 = 29;
pub const EXTI_IMR1_IM29_Msk: u32 = 0x1 << EXTI_IMR1_IM29_Pos;
pub const EXTI_IMR1_IM29: u32 = EXTI_IMR1_IM29_Msk;
pub const EXTI_IMR1_IM30_Pos: u32 = 30;
pub const EXTI_IMR1_IM30_Msk: u32 = 0x1 << EXTI_IMR1_IM30_Pos;
pub const EXTI_IMR1_IM30: u32 = EXTI_IMR1_IM30_Msk;
pub const EXTI_IMR1_IM31_Pos: u32 = 31;
pub const EXTI_IMR1_IM31_Msk: u32 = 0x1 << EXTI_IMR1_IM31_Pos;
pub const EXTI_IMR1_IM31: u32 = EXTI_IMR1_IM31_Msk;
pub const EXTI_IMR1_IM_Pos: u32 = 0;
pub const EXTI_IMR1_IM_Msk: u32 = 0xFFFFFFFF << EXTI_IMR1_IM_Pos;
pub const EXTI_IMR1_IM: u32 = EXTI_IMR1_IM_Msk;
pub const EXTI_IMR2_IM32_Pos: u32 = 0;
pub const EXTI_IMR2_IM32_Msk: u32 = 0x1 << EXTI_IMR2_IM32_Pos;
pub const EXTI_IMR2_IM32: u32 = EXTI_IMR2_IM32_Msk;
pub const EXTI_IMR2_IM33_Pos: u32 = 1;
pub const EXTI_IMR2_IM33_Msk: u32 = 0x1 << EXTI_IMR2_IM33_Pos;
pub const EXTI_IMR2_IM33: u32 = EXTI_IMR2_IM33_Msk;
pub const EXTI_IMR2_IM34_Pos: u32 = 2;
pub const EXTI_IMR2_IM34_Msk: u32 = 0x1 << EXTI_IMR2_IM34_Pos;
pub const EXTI_IMR2_IM34: u32 = EXTI_IMR2_IM34_Msk;
pub const EXTI_IMR2_IM35_Pos: u32 = 3;
pub const EXTI_IMR2_IM35_Msk: u32 = 0x1 << EXTI_IMR2_IM35_Pos;
pub const EXTI_IMR2_IM35: u32 = EXTI_IMR2_IM35_Msk;
pub const EXTI_IMR2_IM36_Pos: u32 = 4;
pub const EXTI_IMR2_IM36_Msk: u32 = 0x1 << EXTI_IMR2_IM36_Pos;
pub const EXTI_IMR2_IM36: u32 = EXTI_IMR2_IM36_Msk;
pub const EXTI_IMR2_IM37_Pos: u32 = 5;
pub const EXTI_IMR2_IM37_Msk: u32 = 0x1 << EXTI_IMR2_IM37_Pos;
pub const EXTI_IMR2_IM37: u32 = EXTI_IMR2_IM37_Msk;
pub const EXTI_IMR2_IM38_Pos: u32 = 6;
pub const EXTI_IMR2_IM38_Msk: u32 = 0x1 << EXTI_IMR2_IM38_Pos;
pub const EXTI_IMR2_IM38: u32 = EXTI_IMR2_IM38_Msk;
pub const EXTI_IMR2_IM40_Pos: u32 = 8;
pub const EXTI_IMR2_IM40_Msk: u32 = 0x1 << EXTI_IMR2_IM40_Pos;
pub const EXTI_IMR2_IM40: u32 = EXTI_IMR2_IM40_Msk;
pub const EXTI_IMR2_IM41_Pos: u32 = 9;
pub const EXTI_IMR2_IM41_Msk: u32 = 0x1 << EXTI_IMR2_IM41_Pos;
pub const EXTI_IMR2_IM41: u32 = EXTI_IMR2_IM41_Msk;
pub const EXTI_IMR2_IM42_Pos: u32 = 10;
pub const EXTI_IMR2_IM42_Msk: u32 = 0x1 << EXTI_IMR2_IM42_Pos;
pub const EXTI_IMR2_IM42: u32 = EXTI_IMR2_IM42_Msk;
pub const EXTI_IMR2_IM_Pos: u32 = 0;
pub const EXTI_IMR2_IM_Msk: u32 = 0x77F << EXTI_IMR2_IM_Pos;
pub const EXTI_IMR2_IM: u32 = EXTI_IMR2_IM_Msk;
pub const EXTI_EMR1_EM0_Pos: u32 = 0;
pub const EXTI_EMR1_EM0_Msk: u32 = 0x1 << EXTI_EMR1_EM0_Pos;
pub const EXTI_EMR1_EM0: u32 = EXTI_EMR1_EM0_Msk;
pub const EXTI_EMR1_EM1_Pos: u32 = 1;
pub const EXTI_EMR1_EM1_Msk: u32 = 0x1 << EXTI_EMR1_EM1_Pos;
pub const EXTI_EMR1_EM1: u32 = EXTI_EMR1_EM1_Msk;
pub const EXTI_EMR1_EM2_Pos: u32 = 2;
pub const EXTI_EMR1_EM2_Msk: u32 = 0x1 << EXTI_EMR1_EM2_Pos;
pub const EXTI_EMR1_EM2: u32 = EXTI_EMR1_EM2_Msk;
pub const EXTI_EMR1_EM3_Pos: u32 = 3;
pub const EXTI_EMR1_EM3_Msk: u32 = 0x1 << EXTI_EMR1_EM3_Pos;
pub const EXTI_EMR1_EM3: u32 = EXTI_EMR1_EM3_Msk;
pub const EXTI_EMR1_EM4_Pos: u32 = 4;
pub const EXTI_EMR1_EM4_Msk: u32 = 0x1 << EXTI_EMR1_EM4_Pos;
pub const EXTI_EMR1_EM4: u32 = EXTI_EMR1_EM4_Msk;
pub const EXTI_EMR1_EM5_Pos: u32 = 5;
pub const EXTI_EMR1_EM5_Msk: u32 = 0x1 << EXTI_EMR1_EM5_Pos;
pub const EXTI_EMR1_EM5: u32 = EXTI_EMR1_EM5_Msk;
pub const EXTI_EMR1_EM6_Pos: u32 = 6;
pub const EXTI_EMR1_EM6_Msk: u32 = 0x1 << EXTI_EMR1_EM6_Pos;
pub const EXTI_EMR1_EM6: u32 = EXTI_EMR1_EM6_Msk;
pub const EXTI_EMR1_EM7_Pos: u32 = 7;
pub const EXTI_EMR1_EM7_Msk: u32 = 0x1 << EXTI_EMR1_EM7_Pos;
pub const EXTI_EMR1_EM7: u32 = EXTI_EMR1_EM7_Msk;
pub const EXTI_EMR1_EM8_Pos: u32 = 8;
pub const EXTI_EMR1_EM8_Msk: u32 = 0x1 << EXTI_EMR1_EM8_Pos;
pub const EXTI_EMR1_EM8: u32 = EXTI_EMR1_EM8_Msk;
pub const EXTI_EMR1_EM9_Pos: u32 = 9;
pub const EXTI_EMR1_EM9_Msk: u32 = 0x1 << EXTI_EMR1_EM9_Pos;
pub const EXTI_EMR1_EM9: u32 = EXTI_EMR1_EM9_Msk;
pub const EXTI_EMR1_EM10_Pos: u32 = 10;
pub const EXTI_EMR1_EM10_Msk: u32 = 0x1 << EXTI_EMR1_EM10_Pos;
pub const EXTI_EMR1_EM10: u32 = EXTI_EMR1_EM10_Msk;
pub const EXTI_EMR1_EM11_Pos: u32 = 11;
pub const EXTI_EMR1_EM11_Msk: u32 = 0x1 << EXTI_EMR1_EM11_Pos;
pub const EXTI_EMR1_EM11: u32 = EXTI_EMR1_EM11_Msk;
pub const EXTI_EMR1_EM12_Pos: u32 = 12;
pub const EXTI_EMR1_EM12_Msk: u32 = 0x1 << EXTI_EMR1_EM12_Pos;
pub const EXTI_EMR1_EM12: u32 = EXTI_EMR1_EM12_Msk;
pub const EXTI_EMR1_EM13_Pos: u32 = 13;
pub const EXTI_EMR1_EM13_Msk: u32 = 0x1 << EXTI_EMR1_EM13_Pos;
pub const EXTI_EMR1_EM13: u32 = EXTI_EMR1_EM13_Msk;
pub const EXTI_EMR1_EM14_Pos: u32 = 14;
pub const EXTI_EMR1_EM14_Msk: u32 = 0x1 << EXTI_EMR1_EM14_Pos;
pub const EXTI_EMR1_EM14: u32 = EXTI_EMR1_EM14_Msk;
pub const EXTI_EMR1_EM15_Pos: u32 = 15;
pub const EXTI_EMR1_EM15_Msk: u32 = 0x1 << EXTI_EMR1_EM15_Pos;
pub const EXTI_EMR1_EM15: u32 = EXTI_EMR1_EM15_Msk;
pub const EXTI_EMR1_EM16_Pos: u32 = 16;
pub const EXTI_EMR1_EM16_Msk: u32 = 0x1 << EXTI_EMR1_EM16_Pos;
pub const EXTI_EMR1_EM16: u32 = EXTI_EMR1_EM16_Msk;
pub const EXTI_EMR1_EM17_Pos: u32 = 17;
pub const EXTI_EMR1_EM17_Msk: u32 = 0x1 << EXTI_EMR1_EM17_Pos;
pub const EXTI_EMR1_EM17: u32 = EXTI_EMR1_EM17_Msk;
pub const EXTI_EMR1_EM18_Pos: u32 = 18;
pub const EXTI_EMR1_EM18_Msk: u32 = 0x1 << EXTI_EMR1_EM18_Pos;
pub const EXTI_EMR1_EM18: u32 = EXTI_EMR1_EM18_Msk;
pub const EXTI_EMR1_EM19_Pos: u32 = 19;
pub const EXTI_EMR1_EM19_Msk: u32 = 0x1 << EXTI_EMR1_EM19_Pos;
pub const EXTI_EMR1_EM19: u32 = EXTI_EMR1_EM19_Msk;
pub const EXTI_EMR1_EM20_Pos: u32 = 20;
pub const EXTI_EMR1_EM20_Msk: u32 = 0x1 << EXTI_EMR1_EM20_Pos;
pub const EXTI_EMR1_EM20: u32 = EXTI_EMR1_EM20_Msk;
pub const EXTI_EMR1_EM21_Pos: u32 = 21;
pub const EXTI_EMR1_EM21_Msk: u32 = 0x1 << EXTI_EMR1_EM21_Pos;
pub const EXTI_EMR1_EM21: u32 = EXTI_EMR1_EM21_Msk;
pub const EXTI_EMR1_EM22_Pos: u32 = 22;
pub const EXTI_EMR1_EM22_Msk: u32 = 0x1 << EXTI_EMR1_EM22_Pos;
pub const EXTI_EMR1_EM22: u32 = EXTI_EMR1_EM22_Msk;
pub const EXTI_EMR1_EM23_Pos: u32 = 23;
pub const EXTI_EMR1_EM23_Msk: u32 = 0x1 << EXTI_EMR1_EM23_Pos;
pub const EXTI_EMR1_EM23: u32 = EXTI_EMR1_EM23_Msk;
pub const EXTI_EMR1_EM24_Pos: u32 = 24;
pub const EXTI_EMR1_EM24_Msk: u32 = 0x1 << EXTI_EMR1_EM24_Pos;
pub const EXTI_EMR1_EM24: u32 = EXTI_EMR1_EM24_Msk;
pub const EXTI_EMR1_EM25_Pos: u32 = 25;
pub const EXTI_EMR1_EM25_Msk: u32 = 0x1 << EXTI_EMR1_EM25_Pos;
pub const EXTI_EMR1_EM25: u32 = EXTI_EMR1_EM25_Msk;
pub const EXTI_EMR1_EM26_Pos: u32 = 26;
pub const EXTI_EMR1_EM26_Msk: u32 = 0x1 << EXTI_EMR1_EM26_Pos;
pub const EXTI_EMR1_EM26: u32 = EXTI_EMR1_EM26_Msk;
pub const EXTI_EMR1_EM27_Pos: u32 = 27;
pub const EXTI_EMR1_EM27_Msk: u32 = 0x1 << EXTI_EMR1_EM27_Pos;
pub const EXTI_EMR1_EM27: u32 = EXTI_EMR1_EM27_Msk;
pub const EXTI_EMR1_EM28_Pos: u32 = 28;
pub const EXTI_EMR1_EM28_Msk: u32 = 0x1 << EXTI_EMR1_EM28_Pos;
pub const EXTI_EMR1_EM28: u32 = EXTI_EMR1_EM28_Msk;
pub const EXTI_EMR1_EM29_Pos: u32 = 29;
pub const EXTI_EMR1_EM29_Msk: u32 = 0x1 << EXTI_EMR1_EM29_Pos;
pub const EXTI_EMR1_EM29: u32 = EXTI_EMR1_EM29_Msk;
pub const EXTI_EMR1_EM30_Pos: u32 = 30;
pub const EXTI_EMR1_EM30_Msk: u32 = 0x1 << EXTI_EMR1_EM30_Pos;
pub const EXTI_EMR1_EM30: u32 = EXTI_EMR1_EM30_Msk;
pub const EXTI_EMR1_EM31_Pos: u32 = 31;
pub const EXTI_EMR1_EM31_Msk: u32 = 0x1 << EXTI_EMR1_EM31_Pos;
pub const EXTI_EMR1_EM31: u32 = EXTI_EMR1_EM31_Msk;
pub const EXTI_EMR1_EM_Pos: u32 = 0;
pub const EXTI_EMR1_EM_Msk: u32 = 0xFFFFFFFF << EXTI_EMR1_EM_Pos;
pub const EXTI_EMR1_EM: u32 = EXTI_EMR1_EM_Msk;
pub const EXTI_EMR2_EM32_Pos: u32 = 0;
pub const EXTI_EMR2_EM32_Msk: u32 = 0x1 << EXTI_EMR2_EM32_Pos;
pub const EXTI_EMR2_EM32: u32 = EXTI_EMR2_EM32_Msk;
pub const EXTI_EMR2_EM33_Pos: u32 = 1;
pub const EXTI_EMR2_EM33_Msk: u32 = 0x1 << EXTI_EMR2_EM33_Pos;
pub const EXTI_EMR2_EM33: u32 = EXTI_EMR2_EM33_Msk;
pub const EXTI_EMR2_EM34_Pos: u32 = 2;
pub const EXTI_EMR2_EM34_Msk: u32 = 0x1 << EXTI_EMR2_EM34_Pos;
pub const EXTI_EMR2_EM34: u32 = EXTI_EMR2_EM34_Msk;
pub const EXTI_EMR2_EM35_Pos: u32 = 3;
pub const EXTI_EMR2_EM35_Msk: u32 = 0x1 << EXTI_EMR2_EM35_Pos;
pub const EXTI_EMR2_EM35: u32 = EXTI_EMR2_EM35_Msk;
pub const EXTI_EMR2_EM36_Pos: u32 = 4;
pub const EXTI_EMR2_EM36_Msk: u32 = 0x1 << EXTI_EMR2_EM36_Pos;
pub const EXTI_EMR2_EM36: u32 = EXTI_EMR2_EM36_Msk;
pub const EXTI_EMR2_EM37_Pos: u32 = 5;
pub const EXTI_EMR2_EM37_Msk: u32 = 0x1 << EXTI_EMR2_EM37_Pos;
pub const EXTI_EMR2_EM37: u32 = EXTI_EMR2_EM37_Msk;
pub const EXTI_EMR2_EM38_Pos: u32 = 6;
pub const EXTI_EMR2_EM38_Msk: u32 = 0x1 << EXTI_EMR2_EM38_Pos;
pub const EXTI_EMR2_EM38: u32 = EXTI_EMR2_EM38_Msk;
pub const EXTI_EMR2_EM40_Pos: u32 = 8;
pub const EXTI_EMR2_EM40_Msk: u32 = 0x1 << EXTI_EMR2_EM40_Pos;
pub const EXTI_EMR2_EM40: u32 = EXTI_EMR2_EM40_Msk;
pub const EXTI_EMR2_EM41_Pos: u32 = 9;
pub const EXTI_EMR2_EM41_Msk: u32 = 0x1 << EXTI_EMR2_EM41_Pos;
pub const EXTI_EMR2_EM41: u32 = EXTI_EMR2_EM41_Msk;
pub const EXTI_EMR2_EM42_Pos: u32 = 10;
pub const EXTI_EMR2_EM42_Msk: u32 = 0x1 << EXTI_EMR2_EM42_Pos;
pub const EXTI_EMR2_EM42: u32 = EXTI_EMR2_EM42_Msk;
pub const EXTI_EMR2_EM_Pos: u32 = 0;
pub const EXTI_EMR2_EM_Msk: u32 = 0x77F << EXTI_EMR2_EM_Pos;
pub const EXTI_EMR2_EM: u32 = EXTI_EMR2_EM_Msk;
pub const FDCAN_CREL_DAY_Pos: u32 = 0;
pub const FDCAN_CREL_DAY_Msk: u32 = 0xFF << FDCAN_CREL_DAY_Pos;
pub const FDCAN_CREL_DAY: u32 = FDCAN_CREL_DAY_Msk;
pub const FDCAN_CREL_MON_Pos: u32 = 8;
pub const FDCAN_CREL_MON_Msk: u32 = 0xFF << FDCAN_CREL_MON_Pos;
pub const FDCAN_CREL_MON: u32 = FDCAN_CREL_MON_Msk;
pub const FDCAN_CREL_YEAR_Pos: u32 = 16;
pub const FDCAN_CREL_YEAR_Msk: u32 = 0xF << FDCAN_CREL_YEAR_Pos;
pub const FDCAN_CREL_YEAR: u32 = FDCAN_CREL_YEAR_Msk;
pub const FDCAN_CREL_SUBSTEP_Pos: u32 = 20;
pub const FDCAN_CREL_SUBSTEP_Msk: u32 = 0xF << FDCAN_CREL_SUBSTEP_Pos;
pub const FDCAN_CREL_SUBSTEP: u32 = FDCAN_CREL_SUBSTEP_Msk;
pub const FDCAN_CREL_STEP_Pos: u32 = 24;
pub const FDCAN_CREL_STEP_Msk: u32 = 0xF << FDCAN_CREL_STEP_Pos;
pub const FDCAN_CREL_STEP: u32 = FDCAN_CREL_STEP_Msk;
pub const FDCAN_CREL_REL_Pos: u32 = 28;
pub const FDCAN_CREL_REL_Msk: u32 = 0xF << FDCAN_CREL_REL_Pos;
pub const FDCAN_CREL_REL: u32 = FDCAN_CREL_REL_Msk;
pub const FDCAN_ENDN_ETV_Pos: u32 = 0;
pub const FDCAN_ENDN_ETV_Msk: u32 = 0xFFFFFFFF << FDCAN_ENDN_ETV_Pos;
pub const FDCAN_ENDN_ETV: u32 = FDCAN_ENDN_ETV_Msk;
pub const FDCAN_DBTP_DSJW_Pos: u32 = 0;
pub const FDCAN_DBTP_DSJW_Msk: u32 = 0xF << FDCAN_DBTP_DSJW_Pos;
pub const FDCAN_DBTP_DSJW: u32 = FDCAN_DBTP_DSJW_Msk;
pub const FDCAN_DBTP_DTSEG2_Pos: u32 = 4;
pub const FDCAN_DBTP_DTSEG2_Msk: u32 = 0xF << FDCAN_DBTP_DTSEG2_Pos;
pub const FDCAN_DBTP_DTSEG2: u32 = FDCAN_DBTP_DTSEG2_Msk;
pub const FDCAN_DBTP_DTSEG1_Pos: u32 = 8;
pub const FDCAN_DBTP_DTSEG1_Msk: u32 = 0x1F << FDCAN_DBTP_DTSEG1_Pos;
pub const FDCAN_DBTP_DTSEG1: u32 = FDCAN_DBTP_DTSEG1_Msk;
pub const FDCAN_DBTP_DBRP_Pos: u32 = 16;
pub const FDCAN_DBTP_DBRP_Msk: u32 = 0x1F << FDCAN_DBTP_DBRP_Pos;
pub const FDCAN_DBTP_DBRP: u32 = FDCAN_DBTP_DBRP_Msk;
pub const FDCAN_DBTP_TDC_Pos: u32 = 23;
pub const FDCAN_DBTP_TDC_Msk: u32 = 0x1 << FDCAN_DBTP_TDC_Pos;
pub const FDCAN_DBTP_TDC: u32 = FDCAN_DBTP_TDC_Msk;
pub const FDCAN_TEST_LBCK_Pos: u32 = 4;
pub const FDCAN_TEST_LBCK_Msk: u32 = 0x1 << FDCAN_TEST_LBCK_Pos;
pub const FDCAN_TEST_LBCK: u32 = FDCAN_TEST_LBCK_Msk;
pub const FDCAN_TEST_TX_Pos: u32 = 5;
pub const FDCAN_TEST_TX_Msk: u32 = 0x3 << FDCAN_TEST_TX_Pos;
pub const FDCAN_TEST_TX: u32 = FDCAN_TEST_TX_Msk;
pub const FDCAN_TEST_RX_Pos: u32 = 7;
pub const FDCAN_TEST_RX_Msk: u32 = 0x1 << FDCAN_TEST_RX_Pos;
pub const FDCAN_TEST_RX: u32 = FDCAN_TEST_RX_Msk;
pub const FDCAN_RWD_WDC_Pos: u32 = 0;
pub const FDCAN_RWD_WDC_Msk: u32 = 0xFF << FDCAN_RWD_WDC_Pos;
pub const FDCAN_RWD_WDC: u32 = FDCAN_RWD_WDC_Msk;
pub const FDCAN_RWD_WDV_Pos: u32 = 8;
pub const FDCAN_RWD_WDV_Msk: u32 = 0xFF << FDCAN_RWD_WDV_Pos;
pub const FDCAN_RWD_WDV: u32 = FDCAN_RWD_WDV_Msk;
pub const FDCAN_CCCR_INIT_Pos: u32 = 0;
pub const FDCAN_CCCR_INIT_Msk: u32 = 0x1 << FDCAN_CCCR_INIT_Pos;
pub const FDCAN_CCCR_INIT: u32 = FDCAN_CCCR_INIT_Msk;
pub const FDCAN_CCCR_CCE_Pos: u32 = 1;
pub const FDCAN_CCCR_CCE_Msk: u32 = 0x1 << FDCAN_CCCR_CCE_Pos;
pub const FDCAN_CCCR_CCE: u32 = FDCAN_CCCR_CCE_Msk;
pub const FDCAN_CCCR_ASM_Pos: u32 = 2;
pub const FDCAN_CCCR_ASM_Msk: u32 = 0x1 << FDCAN_CCCR_ASM_Pos;
pub const FDCAN_CCCR_ASM: u32 = FDCAN_CCCR_ASM_Msk;
pub const FDCAN_CCCR_CSA_Pos: u32 = 3;
pub const FDCAN_CCCR_CSA_Msk: u32 = 0x1 << FDCAN_CCCR_CSA_Pos;
pub const FDCAN_CCCR_CSA: u32 = FDCAN_CCCR_CSA_Msk;
pub const FDCAN_CCCR_CSR_Pos: u32 = 4;
pub const FDCAN_CCCR_CSR_Msk: u32 = 0x1 << FDCAN_CCCR_CSR_Pos;
pub const FDCAN_CCCR_CSR: u32 = FDCAN_CCCR_CSR_Msk;
pub const FDCAN_CCCR_MON_Pos: u32 = 5;
pub const FDCAN_CCCR_MON_Msk: u32 = 0x1 << FDCAN_CCCR_MON_Pos;
pub const FDCAN_CCCR_MON: u32 = FDCAN_CCCR_MON_Msk;
pub const FDCAN_CCCR_DAR_Pos: u32 = 6;
pub const FDCAN_CCCR_DAR_Msk: u32 = 0x1 << FDCAN_CCCR_DAR_Pos;
pub const FDCAN_CCCR_DAR: u32 = FDCAN_CCCR_DAR_Msk;
pub const FDCAN_CCCR_TEST_Pos: u32 = 7;
pub const FDCAN_CCCR_TEST_Msk: u32 = 0x1 << FDCAN_CCCR_TEST_Pos;
pub const FDCAN_CCCR_TEST: u32 = FDCAN_CCCR_TEST_Msk;
pub const FDCAN_CCCR_FDOE_Pos: u32 = 8;
pub const FDCAN_CCCR_FDOE_Msk: u32 = 0x1 << FDCAN_CCCR_FDOE_Pos;
pub const FDCAN_CCCR_FDOE: u32 = FDCAN_CCCR_FDOE_Msk;
pub const FDCAN_CCCR_BRSE_Pos: u32 = 9;
pub const FDCAN_CCCR_BRSE_Msk: u32 = 0x1 << FDCAN_CCCR_BRSE_Pos;
pub const FDCAN_CCCR_BRSE: u32 = FDCAN_CCCR_BRSE_Msk;
pub const FDCAN_CCCR_PXHD_Pos: u32 = 12;
pub const FDCAN_CCCR_PXHD_Msk: u32 = 0x1 << FDCAN_CCCR_PXHD_Pos;
pub const FDCAN_CCCR_PXHD: u32 = FDCAN_CCCR_PXHD_Msk;
pub const FDCAN_CCCR_EFBI_Pos: u32 = 13;
pub const FDCAN_CCCR_EFBI_Msk: u32 = 0x1 << FDCAN_CCCR_EFBI_Pos;
pub const FDCAN_CCCR_EFBI: u32 = FDCAN_CCCR_EFBI_Msk;
pub const FDCAN_CCCR_TXP_Pos: u32 = 14;
pub const FDCAN_CCCR_TXP_Msk: u32 = 0x1 << FDCAN_CCCR_TXP_Pos;
pub const FDCAN_CCCR_TXP: u32 = FDCAN_CCCR_TXP_Msk;
pub const FDCAN_CCCR_NISO_Pos: u32 = 15;
pub const FDCAN_CCCR_NISO_Msk: u32 = 0x1 << FDCAN_CCCR_NISO_Pos;
pub const FDCAN_CCCR_NISO: u32 = FDCAN_CCCR_NISO_Msk;
pub const FDCAN_NBTP_NTSEG2_Pos: u32 = 0;
pub const FDCAN_NBTP_NTSEG2_Msk: u32 = 0x7F << FDCAN_NBTP_NTSEG2_Pos;
pub const FDCAN_NBTP_NTSEG2: u32 = FDCAN_NBTP_NTSEG2_Msk;
pub const FDCAN_NBTP_NTSEG1_Pos: u32 = 8;
pub const FDCAN_NBTP_NTSEG1_Msk: u32 = 0xFF << FDCAN_NBTP_NTSEG1_Pos;
pub const FDCAN_NBTP_NTSEG1: u32 = FDCAN_NBTP_NTSEG1_Msk;
pub const FDCAN_NBTP_NBRP_Pos: u32 = 16;
pub const FDCAN_NBTP_NBRP_Msk: u32 = 0x1FF << FDCAN_NBTP_NBRP_Pos;
pub const FDCAN_NBTP_NBRP: u32 = FDCAN_NBTP_NBRP_Msk;
pub const FDCAN_NBTP_NSJW_Pos: u32 = 25;
pub const FDCAN_NBTP_NSJW_Msk: u32 = 0x7F << FDCAN_NBTP_NSJW_Pos;
pub const FDCAN_NBTP_NSJW: u32 = FDCAN_NBTP_NSJW_Msk;
pub const FDCAN_TSCC_TSS_Pos: u32 = 0;
pub const FDCAN_TSCC_TSS_Msk: u32 = 0x3 << FDCAN_TSCC_TSS_Pos;
pub const FDCAN_TSCC_TSS: u32 = FDCAN_TSCC_TSS_Msk;
pub const FDCAN_TSCC_TCP_Pos: u32 = 16;
pub const FDCAN_TSCC_TCP_Msk: u32 = 0xF << FDCAN_TSCC_TCP_Pos;
pub const FDCAN_TSCC_TCP: u32 = FDCAN_TSCC_TCP_Msk;
pub const FDCAN_TSCV_TSC_Pos: u32 = 0;
pub const FDCAN_TSCV_TSC_Msk: u32 = 0xFFFF << FDCAN_TSCV_TSC_Pos;
pub const FDCAN_TSCV_TSC: u32 = FDCAN_TSCV_TSC_Msk;
pub const FDCAN_TOCC_ETOC_Pos: u32 = 0;
pub const FDCAN_TOCC_ETOC_Msk: u32 = 0x1 << FDCAN_TOCC_ETOC_Pos;
pub const FDCAN_TOCC_ETOC: u32 = FDCAN_TOCC_ETOC_Msk;
pub const FDCAN_TOCC_TOS_Pos: u32 = 1;
pub const FDCAN_TOCC_TOS_Msk: u32 = 0x3 << FDCAN_TOCC_TOS_Pos;
pub const FDCAN_TOCC_TOS: u32 = FDCAN_TOCC_TOS_Msk;
pub const FDCAN_TOCC_TOP_Pos: u32 = 16;
pub const FDCAN_TOCC_TOP_Msk: u32 = 0xFFFF << FDCAN_TOCC_TOP_Pos;
pub const FDCAN_TOCC_TOP: u32 = FDCAN_TOCC_TOP_Msk;
pub const FDCAN_TOCV_TOC_Pos: u32 = 0;
pub const FDCAN_TOCV_TOC_Msk: u32 = 0xFFFF << FDCAN_TOCV_TOC_Pos;
pub const FDCAN_TOCV_TOC: u32 = FDCAN_TOCV_TOC_Msk;
pub const FDCAN_ECR_TEC_Pos: u32 = 0;
pub const FDCAN_ECR_TEC_Msk: u32 = 0xFF << FDCAN_ECR_TEC_Pos;
pub const FDCAN_ECR_TEC: u32 = FDCAN_ECR_TEC_Msk;
pub const FDCAN_ECR_REC_Pos: u32 = 8;
pub const FDCAN_ECR_REC_Msk: u32 = 0x7F << FDCAN_ECR_REC_Pos;
pub const FDCAN_ECR_REC: u32 = FDCAN_ECR_REC_Msk;
pub const FDCAN_ECR_RP_Pos: u32 = 15;
pub const FDCAN_ECR_RP_Msk: u32 = 0x1 << FDCAN_ECR_RP_Pos;
pub const FDCAN_ECR_RP: u32 = FDCAN_ECR_RP_Msk;
pub const FDCAN_ECR_CEL_Pos: u32 = 16;
pub const FDCAN_ECR_CEL_Msk: u32 = 0xFF << FDCAN_ECR_CEL_Pos;
pub const FDCAN_ECR_CEL: u32 = FDCAN_ECR_CEL_Msk;
pub const FDCAN_PSR_LEC_Pos: u32 = 0;
pub const FDCAN_PSR_LEC_Msk: u32 = 0x7 << FDCAN_PSR_LEC_Pos;
pub const FDCAN_PSR_LEC: u32 = FDCAN_PSR_LEC_Msk;
pub const FDCAN_PSR_ACT_Pos: u32 = 3;
pub const FDCAN_PSR_ACT_Msk: u32 = 0x3 << FDCAN_PSR_ACT_Pos;
pub const FDCAN_PSR_ACT: u32 = FDCAN_PSR_ACT_Msk;
pub const FDCAN_PSR_EP_Pos: u32 = 5;
pub const FDCAN_PSR_EP_Msk: u32 = 0x1 << FDCAN_PSR_EP_Pos;
pub const FDCAN_PSR_EP: u32 = FDCAN_PSR_EP_Msk;
pub const FDCAN_PSR_EW_Pos: u32 = 6;
pub const FDCAN_PSR_EW_Msk: u32 = 0x1 << FDCAN_PSR_EW_Pos;
pub const FDCAN_PSR_EW: u32 = FDCAN_PSR_EW_Msk;
pub const FDCAN_PSR_BO_Pos: u32 = 7;
pub const FDCAN_PSR_BO_Msk: u32 = 0x1 << FDCAN_PSR_BO_Pos;
pub const FDCAN_PSR_BO: u32 = FDCAN_PSR_BO_Msk;
pub const FDCAN_PSR_DLEC_Pos: u32 = 8;
pub const FDCAN_PSR_DLEC_Msk: u32 = 0x7 << FDCAN_PSR_DLEC_Pos;
pub const FDCAN_PSR_DLEC: u32 = FDCAN_PSR_DLEC_Msk;
pub const FDCAN_PSR_RESI_Pos: u32 = 11;
pub const FDCAN_PSR_RESI_Msk: u32 = 0x1 << FDCAN_PSR_RESI_Pos;
pub const FDCAN_PSR_RESI: u32 = FDCAN_PSR_RESI_Msk;
pub const FDCAN_PSR_RBRS_Pos: u32 = 12;
pub const FDCAN_PSR_RBRS_Msk: u32 = 0x1 << FDCAN_PSR_RBRS_Pos;
pub const FDCAN_PSR_RBRS: u32 = FDCAN_PSR_RBRS_Msk;
pub const FDCAN_PSR_REDL_Pos: u32 = 13;
pub const FDCAN_PSR_REDL_Msk: u32 = 0x1 << FDCAN_PSR_REDL_Pos;
pub const FDCAN_PSR_REDL: u32 = FDCAN_PSR_REDL_Msk;
pub const FDCAN_PSR_PXE_Pos: u32 = 14;
pub const FDCAN_PSR_PXE_Msk: u32 = 0x1 << FDCAN_PSR_PXE_Pos;
pub const FDCAN_PSR_PXE: u32 = FDCAN_PSR_PXE_Msk;
pub const FDCAN_PSR_TDCV_Pos: u32 = 16;
pub const FDCAN_PSR_TDCV_Msk: u32 = 0x7F << FDCAN_PSR_TDCV_Pos;
pub const FDCAN_PSR_TDCV: u32 = FDCAN_PSR_TDCV_Msk;
pub const FDCAN_TDCR_TDCF_Pos: u32 = 0;
pub const FDCAN_TDCR_TDCF_Msk: u32 = 0x7F << FDCAN_TDCR_TDCF_Pos;
pub const FDCAN_TDCR_TDCF: u32 = FDCAN_TDCR_TDCF_Msk;
pub const FDCAN_TDCR_TDCO_Pos: u32 = 8;
pub const FDCAN_TDCR_TDCO_Msk: u32 = 0x7F << FDCAN_TDCR_TDCO_Pos;
pub const FDCAN_TDCR_TDCO: u32 = FDCAN_TDCR_TDCO_Msk;
pub const FDCAN_IR_RF0N_Pos: u32 = 0;
pub const FDCAN_IR_RF0N_Msk: u32 = 0x1 << FDCAN_IR_RF0N_Pos;
pub const FDCAN_IR_RF0N: u32 = FDCAN_IR_RF0N_Msk;
pub const FDCAN_IR_RF0F_Pos: u32 = 1;
pub const FDCAN_IR_RF0F_Msk: u32 = 0x1 << FDCAN_IR_RF0F_Pos;
pub const FDCAN_IR_RF0F: u32 = FDCAN_IR_RF0F_Msk;
pub const FDCAN_IR_RF0L_Pos: u32 = 2;
pub const FDCAN_IR_RF0L_Msk: u32 = 0x1 << FDCAN_IR_RF0L_Pos;
pub const FDCAN_IR_RF0L: u32 = FDCAN_IR_RF0L_Msk;
pub const FDCAN_IR_RF1N_Pos: u32 = 3;
pub const FDCAN_IR_RF1N_Msk: u32 = 0x1 << FDCAN_IR_RF1N_Pos;
pub const FDCAN_IR_RF1N: u32 = FDCAN_IR_RF1N_Msk;
pub const FDCAN_IR_RF1F_Pos: u32 = 4;
pub const FDCAN_IR_RF1F_Msk: u32 = 0x1 << FDCAN_IR_RF1F_Pos;
pub const FDCAN_IR_RF1F: u32 = FDCAN_IR_RF1F_Msk;
pub const FDCAN_IR_RF1L_Pos: u32 = 5;
pub const FDCAN_IR_RF1L_Msk: u32 = 0x1 << FDCAN_IR_RF1L_Pos;
pub const FDCAN_IR_RF1L: u32 = FDCAN_IR_RF1L_Msk;
pub const FDCAN_IR_HPM_Pos: u32 = 6;
pub const FDCAN_IR_HPM_Msk: u32 = 0x1 << FDCAN_IR_HPM_Pos;
pub const FDCAN_IR_HPM: u32 = FDCAN_IR_HPM_Msk;
pub const FDCAN_IR_TC_Pos: u32 = 7;
pub const FDCAN_IR_TC_Msk: u32 = 0x1 << FDCAN_IR_TC_Pos;
pub const FDCAN_IR_TC: u32 = FDCAN_IR_TC_Msk;
pub const FDCAN_IR_TCF_Pos: u32 = 8;
pub const FDCAN_IR_TCF_Msk: u32 = 0x1 << FDCAN_IR_TCF_Pos;
pub const FDCAN_IR_TCF: u32 = FDCAN_IR_TCF_Msk;
pub const FDCAN_IR_TFE_Pos: u32 = 9;
pub const FDCAN_IR_TFE_Msk: u32 = 0x1 << FDCAN_IR_TFE_Pos;
pub const FDCAN_IR_TFE: u32 = FDCAN_IR_TFE_Msk;
pub const FDCAN_IR_TEFN_Pos: u32 = 10;
pub const FDCAN_IR_TEFN_Msk: u32 = 0x1 << FDCAN_IR_TEFN_Pos;
pub const FDCAN_IR_TEFN: u32 = FDCAN_IR_TEFN_Msk;
pub const FDCAN_IR_TEFF_Pos: u32 = 11;
pub const FDCAN_IR_TEFF_Msk: u32 = 0x1 << FDCAN_IR_TEFF_Pos;
pub const FDCAN_IR_TEFF: u32 = FDCAN_IR_TEFF_Msk;
pub const FDCAN_IR_TEFL_Pos: u32 = 12;
pub const FDCAN_IR_TEFL_Msk: u32 = 0x1 << FDCAN_IR_TEFL_Pos;
pub const FDCAN_IR_TEFL: u32 = FDCAN_IR_TEFL_Msk;
pub const FDCAN_IR_TSW_Pos: u32 = 13;
pub const FDCAN_IR_TSW_Msk: u32 = 0x1 << FDCAN_IR_TSW_Pos;
pub const FDCAN_IR_TSW: u32 = FDCAN_IR_TSW_Msk;
pub const FDCAN_IR_MRAF_Pos: u32 = 14;
pub const FDCAN_IR_MRAF_Msk: u32 = 0x1 << FDCAN_IR_MRAF_Pos;
pub const FDCAN_IR_MRAF: u32 = FDCAN_IR_MRAF_Msk;
pub const FDCAN_IR_TOO_Pos: u32 = 15;
pub const FDCAN_IR_TOO_Msk: u32 = 0x1 << FDCAN_IR_TOO_Pos;
pub const FDCAN_IR_TOO: u32 = FDCAN_IR_TOO_Msk;
pub const FDCAN_IR_ELO_Pos: u32 = 16;
pub const FDCAN_IR_ELO_Msk: u32 = 0x1 << FDCAN_IR_ELO_Pos;
pub const FDCAN_IR_ELO: u32 = FDCAN_IR_ELO_Msk;
pub const FDCAN_IR_EP_Pos: u32 = 17;
pub const FDCAN_IR_EP_Msk: u32 = 0x1 << FDCAN_IR_EP_Pos;
pub const FDCAN_IR_EP: u32 = FDCAN_IR_EP_Msk;
pub const FDCAN_IR_EW_Pos: u32 = 18;
pub const FDCAN_IR_EW_Msk: u32 = 0x1 << FDCAN_IR_EW_Pos;
pub const FDCAN_IR_EW: u32 = FDCAN_IR_EW_Msk;
pub const FDCAN_IR_BO_Pos: u32 = 19;
pub const FDCAN_IR_BO_Msk: u32 = 0x1 << FDCAN_IR_BO_Pos;
pub const FDCAN_IR_BO: u32 = FDCAN_IR_BO_Msk;
pub const FDCAN_IR_WDI_Pos: u32 = 20;
pub const FDCAN_IR_WDI_Msk: u32 = 0x1 << FDCAN_IR_WDI_Pos;
pub const FDCAN_IR_WDI: u32 = FDCAN_IR_WDI_Msk;
pub const FDCAN_IR_PEA_Pos: u32 = 21;
pub const FDCAN_IR_PEA_Msk: u32 = 0x1 << FDCAN_IR_PEA_Pos;
pub const FDCAN_IR_PEA: u32 = FDCAN_IR_PEA_Msk;
pub const FDCAN_IR_PED_Pos: u32 = 22;
pub const FDCAN_IR_PED_Msk: u32 = 0x1 << FDCAN_IR_PED_Pos;
pub const FDCAN_IR_PED: u32 = FDCAN_IR_PED_Msk;
pub const FDCAN_IR_ARA_Pos: u32 = 23;
pub const FDCAN_IR_ARA_Msk: u32 = 0x1 << FDCAN_IR_ARA_Pos;
pub const FDCAN_IR_ARA: u32 = FDCAN_IR_ARA_Msk;
pub const FDCAN_IE_RF0NE_Pos: u32 = 0;
pub const FDCAN_IE_RF0NE_Msk: u32 = 0x1 << FDCAN_IE_RF0NE_Pos;
pub const FDCAN_IE_RF0NE: u32 = FDCAN_IE_RF0NE_Msk;
pub const FDCAN_IE_RF0FE_Pos: u32 = 1;
pub const FDCAN_IE_RF0FE_Msk: u32 = 0x1 << FDCAN_IE_RF0FE_Pos;
pub const FDCAN_IE_RF0FE: u32 = FDCAN_IE_RF0FE_Msk;
pub const FDCAN_IE_RF0LE_Pos: u32 = 2;
pub const FDCAN_IE_RF0LE_Msk: u32 = 0x1 << FDCAN_IE_RF0LE_Pos;
pub const FDCAN_IE_RF0LE: u32 = FDCAN_IE_RF0LE_Msk;
pub const FDCAN_IE_RF1NE_Pos: u32 = 3;
pub const FDCAN_IE_RF1NE_Msk: u32 = 0x1 << FDCAN_IE_RF1NE_Pos;
pub const FDCAN_IE_RF1NE: u32 = FDCAN_IE_RF1NE_Msk;
pub const FDCAN_IE_RF1FE_Pos: u32 = 4;
pub const FDCAN_IE_RF1FE_Msk: u32 = 0x1 << FDCAN_IE_RF1FE_Pos;
pub const FDCAN_IE_RF1FE: u32 = FDCAN_IE_RF1FE_Msk;
pub const FDCAN_IE_RF1LE_Pos: u32 = 5;
pub const FDCAN_IE_RF1LE_Msk: u32 = 0x1 << FDCAN_IE_RF1LE_Pos;
pub const FDCAN_IE_RF1LE: u32 = FDCAN_IE_RF1LE_Msk;
pub const FDCAN_IE_HPME_Pos: u32 = 6;
pub const FDCAN_IE_HPME_Msk: u32 = 0x1 << FDCAN_IE_HPME_Pos;
pub const FDCAN_IE_HPME: u32 = FDCAN_IE_HPME_Msk;
pub const FDCAN_IE_TCE_Pos: u32 = 7;
pub const FDCAN_IE_TCE_Msk: u32 = 0x1 << FDCAN_IE_TCE_Pos;
pub const FDCAN_IE_TCE: u32 = FDCAN_IE_TCE_Msk;
pub const FDCAN_IE_TCFE_Pos: u32 = 8;
pub const FDCAN_IE_TCFE_Msk: u32 = 0x1 << FDCAN_IE_TCFE_Pos;
pub const FDCAN_IE_TCFE: u32 = FDCAN_IE_TCFE_Msk;
pub const FDCAN_IE_TFEE_Pos: u32 = 9;
pub const FDCAN_IE_TFEE_Msk: u32 = 0x1 << FDCAN_IE_TFEE_Pos;
pub const FDCAN_IE_TFEE: u32 = FDCAN_IE_TFEE_Msk;
pub const FDCAN_IE_TEFNE_Pos: u32 = 10;
pub const FDCAN_IE_TEFNE_Msk: u32 = 0x1 << FDCAN_IE_TEFNE_Pos;
pub const FDCAN_IE_TEFNE: u32 = FDCAN_IE_TEFNE_Msk;
pub const FDCAN_IE_TEFFE_Pos: u32 = 11;
pub const FDCAN_IE_TEFFE_Msk: u32 = 0x1 << FDCAN_IE_TEFFE_Pos;
pub const FDCAN_IE_TEFFE: u32 = FDCAN_IE_TEFFE_Msk;
pub const FDCAN_IE_TEFLE_Pos: u32 = 12;
pub const FDCAN_IE_TEFLE_Msk: u32 = 0x1 << FDCAN_IE_TEFLE_Pos;
pub const FDCAN_IE_TEFLE: u32 = FDCAN_IE_TEFLE_Msk;
pub const FDCAN_IE_TSWE_Pos: u32 = 13;
pub const FDCAN_IE_TSWE_Msk: u32 = 0x1 << FDCAN_IE_TSWE_Pos;
pub const FDCAN_IE_TSWE: u32 = FDCAN_IE_TSWE_Msk;
pub const FDCAN_IE_MRAFE_Pos: u32 = 14;
pub const FDCAN_IE_MRAFE_Msk: u32 = 0x1 << FDCAN_IE_MRAFE_Pos;
pub const FDCAN_IE_MRAFE: u32 = FDCAN_IE_MRAFE_Msk;
pub const FDCAN_IE_TOOE_Pos: u32 = 15;
pub const FDCAN_IE_TOOE_Msk: u32 = 0x1 << FDCAN_IE_TOOE_Pos;
pub const FDCAN_IE_TOOE: u32 = FDCAN_IE_TOOE_Msk;
pub const FDCAN_IE_ELOE_Pos: u32 = 16;
pub const FDCAN_IE_ELOE_Msk: u32 = 0x1 << FDCAN_IE_ELOE_Pos;
pub const FDCAN_IE_ELOE: u32 = FDCAN_IE_ELOE_Msk;
pub const FDCAN_IE_EPE_Pos: u32 = 17;
pub const FDCAN_IE_EPE_Msk: u32 = 0x1 << FDCAN_IE_EPE_Pos;
pub const FDCAN_IE_EPE: u32 = FDCAN_IE_EPE_Msk;
pub const FDCAN_IE_EWE_Pos: u32 = 18;
pub const FDCAN_IE_EWE_Msk: u32 = 0x1 << FDCAN_IE_EWE_Pos;
pub const FDCAN_IE_EWE: u32 = FDCAN_IE_EWE_Msk;
pub const FDCAN_IE_BOE_Pos: u32 = 19;
pub const FDCAN_IE_BOE_Msk: u32 = 0x1 << FDCAN_IE_BOE_Pos;
pub const FDCAN_IE_BOE: u32 = FDCAN_IE_BOE_Msk;
pub const FDCAN_IE_WDIE_Pos: u32 = 20;
pub const FDCAN_IE_WDIE_Msk: u32 = 0x1 << FDCAN_IE_WDIE_Pos;
pub const FDCAN_IE_WDIE: u32 = FDCAN_IE_WDIE_Msk;
pub const FDCAN_IE_PEAE_Pos: u32 = 21;
pub const FDCAN_IE_PEAE_Msk: u32 = 0x1 << FDCAN_IE_PEAE_Pos;
pub const FDCAN_IE_PEAE: u32 = FDCAN_IE_PEAE_Msk;
pub const FDCAN_IE_PEDE_Pos: u32 = 22;
pub const FDCAN_IE_PEDE_Msk: u32 = 0x1 << FDCAN_IE_PEDE_Pos;
pub const FDCAN_IE_PEDE: u32 = FDCAN_IE_PEDE_Msk;
pub const FDCAN_IE_ARAE_Pos: u32 = 23;
pub const FDCAN_IE_ARAE_Msk: u32 = 0x1 << FDCAN_IE_ARAE_Pos;
pub const FDCAN_IE_ARAE: u32 = FDCAN_IE_ARAE_Msk;
pub const FDCAN_ILS_RXFIFO0_Pos: u32 = 0;
pub const FDCAN_ILS_RXFIFO0_Msk: u32 = 0x1 << FDCAN_ILS_RXFIFO0_Pos;
pub const FDCAN_ILS_RXFIFO0: u32 = FDCAN_ILS_RXFIFO0_Msk;
pub const FDCAN_ILS_RXFIFO1_Pos: u32 = 1;
pub const FDCAN_ILS_RXFIFO1_Msk: u32 = 0x1 << FDCAN_ILS_RXFIFO1_Pos;
pub const FDCAN_ILS_RXFIFO1: u32 = FDCAN_ILS_RXFIFO1_Msk;
pub const FDCAN_ILS_SMSG_Pos: u32 = 2;
pub const FDCAN_ILS_SMSG_Msk: u32 = 0x1 << FDCAN_ILS_SMSG_Pos;
pub const FDCAN_ILS_SMSG: u32 = FDCAN_ILS_SMSG_Msk;
pub const FDCAN_ILS_TFERR_Pos: u32 = 3;
pub const FDCAN_ILS_TFERR_Msk: u32 = 0x1 << FDCAN_ILS_TFERR_Pos;
pub const FDCAN_ILS_TFERR: u32 = FDCAN_ILS_TFERR_Msk;
pub const FDCAN_ILS_MISC_Pos: u32 = 4;
pub const FDCAN_ILS_MISC_Msk: u32 = 0x1 << FDCAN_ILS_MISC_Pos;
pub const FDCAN_ILS_MISC: u32 = FDCAN_ILS_MISC_Msk;
pub const FDCAN_ILS_BERR_Pos: u32 = 5;
pub const FDCAN_ILS_BERR_Msk: u32 = 0x1 << FDCAN_ILS_BERR_Pos;
pub const FDCAN_ILS_BERR: u32 = FDCAN_ILS_BERR_Msk;
pub const FDCAN_ILS_PERR_Pos: u32 = 6;
pub const FDCAN_ILS_PERR_Msk: u32 = 0x1 << FDCAN_ILS_PERR_Pos;
pub const FDCAN_ILS_PERR: u32 = FDCAN_ILS_PERR_Msk;
pub const FDCAN_ILE_EINT0_Pos: u32 = 0;
pub const FDCAN_ILE_EINT0_Msk: u32 = 0x1 << FDCAN_ILE_EINT0_Pos;
pub const FDCAN_ILE_EINT0: u32 = FDCAN_ILE_EINT0_Msk;
pub const FDCAN_ILE_EINT1_Pos: u32 = 1;
pub const FDCAN_ILE_EINT1_Msk: u32 = 0x1 << FDCAN_ILE_EINT1_Pos;
pub const FDCAN_ILE_EINT1: u32 = FDCAN_ILE_EINT1_Msk;
pub const FDCAN_RXGFC_RRFE_Pos: u32 = 0;
pub const FDCAN_RXGFC_RRFE_Msk: u32 = 0x1 << FDCAN_RXGFC_RRFE_Pos;
pub const FDCAN_RXGFC_RRFE: u32 = FDCAN_RXGFC_RRFE_Msk;
pub const FDCAN_RXGFC_RRFS_Pos: u32 = 1;
pub const FDCAN_RXGFC_RRFS_Msk: u32 = 0x1 << FDCAN_RXGFC_RRFS_Pos;
pub const FDCAN_RXGFC_RRFS: u32 = FDCAN_RXGFC_RRFS_Msk;
pub const FDCAN_RXGFC_ANFE_Pos: u32 = 2;
pub const FDCAN_RXGFC_ANFE_Msk: u32 = 0x3 << FDCAN_RXGFC_ANFE_Pos;
pub const FDCAN_RXGFC_ANFE: u32 = FDCAN_RXGFC_ANFE_Msk;
pub const FDCAN_RXGFC_ANFS_Pos: u32 = 4;
pub const FDCAN_RXGFC_ANFS_Msk: u32 = 0x3 << FDCAN_RXGFC_ANFS_Pos;
pub const FDCAN_RXGFC_ANFS: u32 = FDCAN_RXGFC_ANFS_Msk;
pub const FDCAN_RXGFC_F1OM_Pos: u32 = 8;
pub const FDCAN_RXGFC_F1OM_Msk: u32 = 0x1 << FDCAN_RXGFC_F1OM_Pos;
pub const FDCAN_RXGFC_F1OM: u32 = FDCAN_RXGFC_F1OM_Msk;
pub const FDCAN_RXGFC_F0OM_Pos: u32 = 9;
pub const FDCAN_RXGFC_F0OM_Msk: u32 = 0x1 << FDCAN_RXGFC_F0OM_Pos;
pub const FDCAN_RXGFC_F0OM: u32 = FDCAN_RXGFC_F0OM_Msk;
pub const FDCAN_RXGFC_LSS_Pos: u32 = 16;
pub const FDCAN_RXGFC_LSS_Msk: u32 = 0x1F << FDCAN_RXGFC_LSS_Pos;
pub const FDCAN_RXGFC_LSS: u32 = FDCAN_RXGFC_LSS_Msk;
pub const FDCAN_RXGFC_LSE_Pos: u32 = 24;
pub const FDCAN_RXGFC_LSE_Msk: u32 = 0xF << FDCAN_RXGFC_LSE_Pos;
pub const FDCAN_RXGFC_LSE: u32 = FDCAN_RXGFC_LSE_Msk;
pub const FDCAN_XIDAM_EIDM_Pos: u32 = 0;
pub const FDCAN_XIDAM_EIDM_Msk: u32 = 0x1FFFFFFF << FDCAN_XIDAM_EIDM_Pos;
pub const FDCAN_XIDAM_EIDM: u32 = FDCAN_XIDAM_EIDM_Msk;
pub const FDCAN_HPMS_BIDX_Pos: u32 = 0;
pub const FDCAN_HPMS_BIDX_Msk: u32 = 0x7 << FDCAN_HPMS_BIDX_Pos;
pub const FDCAN_HPMS_BIDX: u32 = FDCAN_HPMS_BIDX_Msk;
pub const FDCAN_HPMS_MSI_Pos: u32 = 6;
pub const FDCAN_HPMS_MSI_Msk: u32 = 0x3 << FDCAN_HPMS_MSI_Pos;
pub const FDCAN_HPMS_MSI: u32 = FDCAN_HPMS_MSI_Msk;
pub const FDCAN_HPMS_FIDX_Pos: u32 = 8;
pub const FDCAN_HPMS_FIDX_Msk: u32 = 0x1F << FDCAN_HPMS_FIDX_Pos;
pub const FDCAN_HPMS_FIDX: u32 = FDCAN_HPMS_FIDX_Msk;
pub const FDCAN_HPMS_FLST_Pos: u32 = 15;
pub const FDCAN_HPMS_FLST_Msk: u32 = 0x1 << FDCAN_HPMS_FLST_Pos;
pub const FDCAN_HPMS_FLST: u32 = FDCAN_HPMS_FLST_Msk;
pub const FDCAN_RXF0S_F0FL_Pos: u32 = 0;
pub const FDCAN_RXF0S_F0FL_Msk: u32 = 0xF << FDCAN_RXF0S_F0FL_Pos;
pub const FDCAN_RXF0S_F0FL: u32 = FDCAN_RXF0S_F0FL_Msk;
pub const FDCAN_RXF0S_F0GI_Pos: u32 = 8;
pub const FDCAN_RXF0S_F0GI_Msk: u32 = 0x3 << FDCAN_RXF0S_F0GI_Pos;
pub const FDCAN_RXF0S_F0GI: u32 = FDCAN_RXF0S_F0GI_Msk;
pub const FDCAN_RXF0S_F0PI_Pos: u32 = 16;
pub const FDCAN_RXF0S_F0PI_Msk: u32 = 0x3 << FDCAN_RXF0S_F0PI_Pos;
pub const FDCAN_RXF0S_F0PI: u32 = FDCAN_RXF0S_F0PI_Msk;
pub const FDCAN_RXF0S_F0F_Pos: u32 = 24;
pub const FDCAN_RXF0S_F0F_Msk: u32 = 0x1 << FDCAN_RXF0S_F0F_Pos;
pub const FDCAN_RXF0S_F0F: u32 = FDCAN_RXF0S_F0F_Msk;
pub const FDCAN_RXF0S_RF0L_Pos: u32 = 25;
pub const FDCAN_RXF0S_RF0L_Msk: u32 = 0x1 << FDCAN_RXF0S_RF0L_Pos;
pub const FDCAN_RXF0S_RF0L: u32 = FDCAN_RXF0S_RF0L_Msk;
pub const FDCAN_RXF0A_F0AI_Pos: u32 = 0;
pub const FDCAN_RXF0A_F0AI_Msk: u32 = 0x7 << FDCAN_RXF0A_F0AI_Pos;
pub const FDCAN_RXF0A_F0AI: u32 = FDCAN_RXF0A_F0AI_Msk;
pub const FDCAN_RXF1S_F1FL_Pos: u32 = 0;
pub const FDCAN_RXF1S_F1FL_Msk: u32 = 0xF << FDCAN_RXF1S_F1FL_Pos;
pub const FDCAN_RXF1S_F1FL: u32 = FDCAN_RXF1S_F1FL_Msk;
pub const FDCAN_RXF1S_F1GI_Pos: u32 = 8;
pub const FDCAN_RXF1S_F1GI_Msk: u32 = 0x3 << FDCAN_RXF1S_F1GI_Pos;
pub const FDCAN_RXF1S_F1GI: u32 = FDCAN_RXF1S_F1GI_Msk;
pub const FDCAN_RXF1S_F1PI_Pos: u32 = 16;
pub const FDCAN_RXF1S_F1PI_Msk: u32 = 0x3 << FDCAN_RXF1S_F1PI_Pos;
pub const FDCAN_RXF1S_F1PI: u32 = FDCAN_RXF1S_F1PI_Msk;
pub const FDCAN_RXF1S_F1F_Pos: u32 = 24;
pub const FDCAN_RXF1S_F1F_Msk: u32 = 0x1 << FDCAN_RXF1S_F1F_Pos;
pub const FDCAN_RXF1S_F1F: u32 = FDCAN_RXF1S_F1F_Msk;
pub const FDCAN_RXF1S_RF1L_Pos: u32 = 25;
pub const FDCAN_RXF1S_RF1L_Msk: u32 = 0x1 << FDCAN_RXF1S_RF1L_Pos;
pub const FDCAN_RXF1S_RF1L: u32 = FDCAN_RXF1S_RF1L_Msk;
pub const FDCAN_RXF1A_F1AI_Pos: u32 = 0;
pub const FDCAN_RXF1A_F1AI_Msk: u32 = 0x7 << FDCAN_RXF1A_F1AI_Pos;
pub const FDCAN_RXF1A_F1AI: u32 = FDCAN_RXF1A_F1AI_Msk;
pub const FDCAN_TXBC_TFQM_Pos: u32 = 24;
pub const FDCAN_TXBC_TFQM_Msk: u32 = 0x1 << FDCAN_TXBC_TFQM_Pos;
pub const FDCAN_TXBC_TFQM: u32 = FDCAN_TXBC_TFQM_Msk;
pub const FDCAN_TXFQS_TFFL_Pos: u32 = 0;
pub const FDCAN_TXFQS_TFFL_Msk: u32 = 0x7 << FDCAN_TXFQS_TFFL_Pos;
pub const FDCAN_TXFQS_TFFL: u32 = FDCAN_TXFQS_TFFL_Msk;
pub const FDCAN_TXFQS_TFGI_Pos: u32 = 8;
pub const FDCAN_TXFQS_TFGI_Msk: u32 = 0x3 << FDCAN_TXFQS_TFGI_Pos;
pub const FDCAN_TXFQS_TFGI: u32 = FDCAN_TXFQS_TFGI_Msk;
pub const FDCAN_TXFQS_TFQPI_Pos: u32 = 16;
pub const FDCAN_TXFQS_TFQPI_Msk: u32 = 0x3 << FDCAN_TXFQS_TFQPI_Pos;
pub const FDCAN_TXFQS_TFQPI: u32 = FDCAN_TXFQS_TFQPI_Msk;
pub const FDCAN_TXFQS_TFQF_Pos: u32 = 21;
pub const FDCAN_TXFQS_TFQF_Msk: u32 = 0x1 << FDCAN_TXFQS_TFQF_Pos;
pub const FDCAN_TXFQS_TFQF: u32 = FDCAN_TXFQS_TFQF_Msk;
pub const FDCAN_TXBRP_TRP_Pos: u32 = 0;
pub const FDCAN_TXBRP_TRP_Msk: u32 = 0x7 << FDCAN_TXBRP_TRP_Pos;
pub const FDCAN_TXBRP_TRP: u32 = FDCAN_TXBRP_TRP_Msk;
pub const FDCAN_TXBAR_AR_Pos: u32 = 0;
pub const FDCAN_TXBAR_AR_Msk: u32 = 0x7 << FDCAN_TXBAR_AR_Pos;
pub const FDCAN_TXBAR_AR: u32 = FDCAN_TXBAR_AR_Msk;
pub const FDCAN_TXBCR_CR_Pos: u32 = 0;
pub const FDCAN_TXBCR_CR_Msk: u32 = 0x7 << FDCAN_TXBCR_CR_Pos;
pub const FDCAN_TXBCR_CR: u32 = FDCAN_TXBCR_CR_Msk;
pub const FDCAN_TXBTO_TO_Pos: u32 = 0;
pub const FDCAN_TXBTO_TO_Msk: u32 = 0x7 << FDCAN_TXBTO_TO_Pos;
pub const FDCAN_TXBTO_TO: u32 = FDCAN_TXBTO_TO_Msk;
pub const FDCAN_TXBCF_CF_Pos: u32 = 0;
pub const FDCAN_TXBCF_CF_Msk: u32 = 0x7 << FDCAN_TXBCF_CF_Pos;
pub const FDCAN_TXBCF_CF: u32 = FDCAN_TXBCF_CF_Msk;
pub const FDCAN_TXBTIE_TIE_Pos: u32 = 0;
pub const FDCAN_TXBTIE_TIE_Msk: u32 = 0x7 << FDCAN_TXBTIE_TIE_Pos;
pub const FDCAN_TXBTIE_TIE: u32 = FDCAN_TXBTIE_TIE_Msk;
pub const FDCAN_TXBCIE_CFIE_Pos: u32 = 0;
pub const FDCAN_TXBCIE_CFIE_Msk: u32 = 0x7 << FDCAN_TXBCIE_CFIE_Pos;
pub const FDCAN_TXBCIE_CFIE: u32 = FDCAN_TXBCIE_CFIE_Msk;
pub const FDCAN_TXEFS_EFFL_Pos: u32 = 0;
pub const FDCAN_TXEFS_EFFL_Msk: u32 = 0x7 << FDCAN_TXEFS_EFFL_Pos;
pub const FDCAN_TXEFS_EFFL: u32 = FDCAN_TXEFS_EFFL_Msk;
pub const FDCAN_TXEFS_EFGI_Pos: u32 = 8;
pub const FDCAN_TXEFS_EFGI_Msk: u32 = 0x3 << FDCAN_TXEFS_EFGI_Pos;
pub const FDCAN_TXEFS_EFGI: u32 = FDCAN_TXEFS_EFGI_Msk;
pub const FDCAN_TXEFS_EFPI_Pos: u32 = 16;
pub const FDCAN_TXEFS_EFPI_Msk: u32 = 0x3 << FDCAN_TXEFS_EFPI_Pos;
pub const FDCAN_TXEFS_EFPI: u32 = FDCAN_TXEFS_EFPI_Msk;
pub const FDCAN_TXEFS_EFF_Pos: u32 = 24;
pub const FDCAN_TXEFS_EFF_Msk: u32 = 0x1 << FDCAN_TXEFS_EFF_Pos;
pub const FDCAN_TXEFS_EFF: u32 = FDCAN_TXEFS_EFF_Msk;
pub const FDCAN_TXEFS_TEFL_Pos: u32 = 25;
pub const FDCAN_TXEFS_TEFL_Msk: u32 = 0x1 << FDCAN_TXEFS_TEFL_Pos;
pub const FDCAN_TXEFS_TEFL: u32 = FDCAN_TXEFS_TEFL_Msk;
pub const FDCAN_TXEFA_EFAI_Pos: u32 = 0;
pub const FDCAN_TXEFA_EFAI_Msk: u32 = 0x3 << FDCAN_TXEFA_EFAI_Pos;
pub const FDCAN_TXEFA_EFAI: u32 = FDCAN_TXEFA_EFAI_Msk;
pub const FDCAN_CKDIV_PDIV_Pos: u32 = 0;
pub const FDCAN_CKDIV_PDIV_Msk: u32 = 0xF << FDCAN_CKDIV_PDIV_Pos;
pub const FDCAN_CKDIV_PDIV: u32 = FDCAN_CKDIV_PDIV_Msk;
pub const FDCAN_OPTR_OPTR_Pos: u32 = 0;
pub const FDCAN_OPTR_OPTR_Msk: u32 = 0xFFFFFFFF << FDCAN_OPTR_OPTR_Pos;
pub const FDCAN_OPTR_OPTR: u32 = FDCAN_OPTR_OPTR_Msk;
pub const FLASH_ACR_LATENCY_Pos: u32 = 0;
pub const FLASH_ACR_LATENCY_Msk: u32 = 0xF << FLASH_ACR_LATENCY_Pos;
pub const FLASH_ACR_LATENCY: u32 = FLASH_ACR_LATENCY_Msk;
pub const FLASH_ACR_LATENCY_0WS: u32 = 0x00000000;
pub const FLASH_ACR_LATENCY_1WS: u32 = 0x00000001;
pub const FLASH_ACR_LATENCY_2WS: u32 = 0x00000002;
pub const FLASH_ACR_LATENCY_3WS: u32 = 0x00000003;
pub const FLASH_ACR_LATENCY_4WS: u32 = 0x00000004;
pub const FLASH_ACR_LATENCY_5WS: u32 = 0x00000005;
pub const FLASH_ACR_LATENCY_6WS: u32 = 0x00000006;
pub const FLASH_ACR_LATENCY_7WS: u32 = 0x00000007;
pub const FLASH_ACR_LATENCY_8WS: u32 = 0x00000008;
pub const FLASH_ACR_LATENCY_9WS: u32 = 0x00000009;
pub const FLASH_ACR_LATENCY_10WS: u32 = 0x0000000A;
pub const FLASH_ACR_LATENCY_11WS: u32 = 0x0000000B;
pub const FLASH_ACR_LATENCY_12WS: u32 = 0x0000000C;
pub const FLASH_ACR_LATENCY_13WS: u32 = 0x0000000D;
pub const FLASH_ACR_LATENCY_14WS: u32 = 0x0000000E;
pub const FLASH_ACR_LATENCY_15WS: u32 = 0x0000000F;
pub const FLASH_ACR_RUN_PD_Pos: u32 = 13;
pub const FLASH_ACR_RUN_PD_Msk: u32 = 0x1 << FLASH_ACR_RUN_PD_Pos;
pub const FLASH_ACR_RUN_PD: u32 = FLASH_ACR_RUN_PD_Msk;
pub const FLASH_ACR_SLEEP_PD_Pos: u32 = 14;
pub const FLASH_ACR_SLEEP_PD_Msk: u32 = 0x1 << FLASH_ACR_SLEEP_PD_Pos;
pub const FLASH_ACR_SLEEP_PD: u32 = FLASH_ACR_SLEEP_PD_Msk;
pub const FLASH_ACR_LVEN_Pos: u32 = 15;
pub const FLASH_ACR_LVEN_Msk: u32 = 0x1 << FLASH_ACR_LVEN_Pos;
pub const FLASH_ACR_LVEN: u32 = FLASH_ACR_LVEN_Msk;
pub const FLASH_NSSR_NSEOP_Pos: u32 = 0;
pub const FLASH_NSSR_NSEOP_Msk: u32 = 0x1 << FLASH_NSSR_NSEOP_Pos;
pub const FLASH_NSSR_NSEOP: u32 = FLASH_NSSR_NSEOP_Msk;
pub const FLASH_NSSR_NSOPERR_Pos: u32 = 1;
pub const FLASH_NSSR_NSOPERR_Msk: u32 = 0x1 << FLASH_NSSR_NSOPERR_Pos;
pub const FLASH_NSSR_NSOPERR: u32 = FLASH_NSSR_NSOPERR_Msk;
pub const FLASH_NSSR_NSPROGERR_Pos: u32 = 3;
pub const FLASH_NSSR_NSPROGERR_Msk: u32 = 0x1 << FLASH_NSSR_NSPROGERR_Pos;
pub const FLASH_NSSR_NSPROGERR: u32 = FLASH_NSSR_NSPROGERR_Msk;
pub const FLASH_NSSR_NSWRPERR_Pos: u32 = 4;
pub const FLASH_NSSR_NSWRPERR_Msk: u32 = 0x1 << FLASH_NSSR_NSWRPERR_Pos;
pub const FLASH_NSSR_NSWRPERR: u32 = FLASH_NSSR_NSWRPERR_Msk;
pub const FLASH_NSSR_NSPGAERR_Pos: u32 = 5;
pub const FLASH_NSSR_NSPGAERR_Msk: u32 = 0x1 << FLASH_NSSR_NSPGAERR_Pos;
pub const FLASH_NSSR_NSPGAERR: u32 = FLASH_NSSR_NSPGAERR_Msk;
pub const FLASH_NSSR_NSSIZERR_Pos: u32 = 6;
pub const FLASH_NSSR_NSSIZERR_Msk: u32 = 0x1 << FLASH_NSSR_NSSIZERR_Pos;
pub const FLASH_NSSR_NSSIZERR: u32 = FLASH_NSSR_NSSIZERR_Msk;
pub const FLASH_NSSR_NSPGSERR_Pos: u32 = 7;
pub const FLASH_NSSR_NSPGSERR_Msk: u32 = 0x1 << FLASH_NSSR_NSPGSERR_Pos;
pub const FLASH_NSSR_NSPGSERR: u32 = FLASH_NSSR_NSPGSERR_Msk;
pub const FLASH_NSSR_OPTWERR_Pos: u32 = 13;
pub const FLASH_NSSR_OPTWERR_Msk: u32 = 0x1 << FLASH_NSSR_OPTWERR_Pos;
pub const FLASH_NSSR_OPTWERR: u32 = FLASH_NSSR_OPTWERR_Msk;
pub const FLASH_NSSR_NSBSY_Pos: u32 = 16;
pub const FLASH_NSSR_NSBSY_Msk: u32 = 0x1 << FLASH_NSSR_NSBSY_Pos;
pub const FLASH_NSSR_NSBSY: u32 = FLASH_NSSR_NSBSY_Msk;
pub const FLASH_SECSR_SECEOP_Pos: u32 = 0;
pub const FLASH_SECSR_SECEOP_Msk: u32 = 0x1 << FLASH_SECSR_SECEOP_Pos;
pub const FLASH_SECSR_SECEOP: u32 = FLASH_SECSR_SECEOP_Msk;
pub const FLASH_SECSR_SECOPERR_Pos: u32 = 1;
pub const FLASH_SECSR_SECOPERR_Msk: u32 = 0x1 << FLASH_SECSR_SECOPERR_Pos;
pub const FLASH_SECSR_SECOPERR: u32 = FLASH_SECSR_SECOPERR_Msk;
pub const FLASH_SECSR_SECPROGERR_Pos: u32 = 3;
pub const FLASH_SECSR_SECPROGERR_Msk: u32 = 0x1 << FLASH_SECSR_SECPROGERR_Pos;
pub const FLASH_SECSR_SECPROGERR: u32 = FLASH_SECSR_SECPROGERR_Msk;
pub const FLASH_SECSR_SECWRPERR_Pos: u32 = 4;
pub const FLASH_SECSR_SECWRPERR_Msk: u32 = 0x1 << FLASH_SECSR_SECWRPERR_Pos;
pub const FLASH_SECSR_SECWRPERR: u32 = FLASH_SECSR_SECWRPERR_Msk;
pub const FLASH_SECSR_SECPGAERR_Pos: u32 = 5;
pub const FLASH_SECSR_SECPGAERR_Msk: u32 = 0x1 << FLASH_SECSR_SECPGAERR_Pos;
pub const FLASH_SECSR_SECPGAERR: u32 = FLASH_SECSR_SECPGAERR_Msk;
pub const FLASH_SECSR_SECSIZERR_Pos: u32 = 6;
pub const FLASH_SECSR_SECSIZERR_Msk: u32 = 0x1 << FLASH_SECSR_SECSIZERR_Pos;
pub const FLASH_SECSR_SECSIZERR: u32 = FLASH_SECSR_SECSIZERR_Msk;
pub const FLASH_SECSR_SECPGSERR_Pos: u32 = 7;
pub const FLASH_SECSR_SECPGSERR_Msk: u32 = 0x1 << FLASH_SECSR_SECPGSERR_Pos;
pub const FLASH_SECSR_SECPGSERR: u32 = FLASH_SECSR_SECPGSERR_Msk;
pub const FLASH_SECSR_SECBSY_Pos: u32 = 16;
pub const FLASH_SECSR_SECBSY_Msk: u32 = 0x1 << FLASH_SECSR_SECBSY_Pos;
pub const FLASH_SECSR_SECBSY: u32 = FLASH_SECSR_SECBSY_Msk;
pub const FLASH_NSCR_NSPG_Pos: u32 = 0;
pub const FLASH_NSCR_NSPG_Msk: u32 = 0x1 << FLASH_NSCR_NSPG_Pos;
pub const FLASH_NSCR_NSPG: u32 = FLASH_NSCR_NSPG_Msk;
pub const FLASH_NSCR_NSPER_Pos: u32 = 1;
pub const FLASH_NSCR_NSPER_Msk: u32 = 0x1 << FLASH_NSCR_NSPER_Pos;
pub const FLASH_NSCR_NSPER: u32 = FLASH_NSCR_NSPER_Msk;
pub const FLASH_NSCR_NSMER1_Pos: u32 = 2;
pub const FLASH_NSCR_NSMER1_Msk: u32 = 0x1 << FLASH_NSCR_NSMER1_Pos;
pub const FLASH_NSCR_NSMER1: u32 = FLASH_NSCR_NSMER1_Msk;
pub const FLASH_NSCR_NSPNB_Pos: u32 = 3;
pub const FLASH_NSCR_NSPNB_Msk: u32 = 0x7F << FLASH_NSCR_NSPNB_Pos;
pub const FLASH_NSCR_NSPNB: u32 = FLASH_NSCR_NSPNB_Msk;
pub const FLASH_NSCR_NSBKER_Pos: u32 = 11;
pub const FLASH_NSCR_NSBKER_Msk: u32 = 0x1 << FLASH_NSCR_NSBKER_Pos;
pub const FLASH_NSCR_NSBKER: u32 = FLASH_NSCR_NSBKER_Msk;
pub const FLASH_NSCR_NSMER2_Pos: u32 = 15;
pub const FLASH_NSCR_NSMER2_Msk: u32 = 0x1 << FLASH_NSCR_NSMER2_Pos;
pub const FLASH_NSCR_NSMER2: u32 = FLASH_NSCR_NSMER2_Msk;
pub const FLASH_NSCR_NSSTRT_Pos: u32 = 16;
pub const FLASH_NSCR_NSSTRT_Msk: u32 = 0x1 << FLASH_NSCR_NSSTRT_Pos;
pub const FLASH_NSCR_NSSTRT: u32 = FLASH_NSCR_NSSTRT_Msk;
pub const FLASH_NSCR_OPTSTRT_Pos: u32 = 17;
pub const FLASH_NSCR_OPTSTRT_Msk: u32 = 0x1 << FLASH_NSCR_OPTSTRT_Pos;
pub const FLASH_NSCR_OPTSTRT: u32 = FLASH_NSCR_OPTSTRT_Msk;
pub const FLASH_NSCR_NSEOPIE_Pos: u32 = 24;
pub const FLASH_NSCR_NSEOPIE_Msk: u32 = 0x1 << FLASH_NSCR_NSEOPIE_Pos;
pub const FLASH_NSCR_NSEOPIE: u32 = FLASH_NSCR_NSEOPIE_Msk;
pub const FLASH_NSCR_NSERRIE_Pos: u32 = 25;
pub const FLASH_NSCR_NSERRIE_Msk: u32 = 0x1 << FLASH_NSCR_NSERRIE_Pos;
pub const FLASH_NSCR_NSERRIE: u32 = FLASH_NSCR_NSERRIE_Msk;
pub const FLASH_NSCR_OBL_LAUNCH_Pos: u32 = 27;
pub const FLASH_NSCR_OBL_LAUNCH_Msk: u32 = 0x1 << FLASH_NSCR_OBL_LAUNCH_Pos;
pub const FLASH_NSCR_OBL_LAUNCH: u32 = FLASH_NSCR_OBL_LAUNCH_Msk;
pub const FLASH_NSCR_OPTLOCK_Pos: u32 = 30;
pub const FLASH_NSCR_OPTLOCK_Msk: u32 = 0x1 << FLASH_NSCR_OPTLOCK_Pos;
pub const FLASH_NSCR_OPTLOCK: u32 = FLASH_NSCR_OPTLOCK_Msk;
pub const FLASH_NSCR_NSLOCK_Pos: u32 = 31;
pub const FLASH_NSCR_NSLOCK_Msk: u32 = 0x1 << FLASH_NSCR_NSLOCK_Pos;
pub const FLASH_NSCR_NSLOCK: u32 = FLASH_NSCR_NSLOCK_Msk;
pub const FLASH_SECCR_SECPG_Pos: u32 = 0;
pub const FLASH_SECCR_SECPG_Msk: u32 = 0x1 << FLASH_SECCR_SECPG_Pos;
pub const FLASH_SECCR_SECPG: u32 = FLASH_SECCR_SECPG_Msk;
pub const FLASH_SECCR_SECPER_Pos: u32 = 1;
pub const FLASH_SECCR_SECPER_Msk: u32 = 0x1 << FLASH_SECCR_SECPER_Pos;
pub const FLASH_SECCR_SECPER: u32 = FLASH_SECCR_SECPER_Msk;
pub const FLASH_SECCR_SECMER1_Pos: u32 = 2;
pub const FLASH_SECCR_SECMER1_Msk: u32 = 0x1 << FLASH_SECCR_SECMER1_Pos;
pub const FLASH_SECCR_SECMER1: u32 = FLASH_SECCR_SECMER1_Msk;
pub const FLASH_SECCR_SECPNB_Pos: u32 = 3;
pub const FLASH_SECCR_SECPNB_Msk: u32 = 0x7F << FLASH_SECCR_SECPNB_Pos;
pub const FLASH_SECCR_SECPNB: u32 = FLASH_SECCR_SECPNB_Msk;
pub const FLASH_SECCR_SECBKER_Pos: u32 = 11;
pub const FLASH_SECCR_SECBKER_Msk: u32 = 0x1 << FLASH_SECCR_SECBKER_Pos;
pub const FLASH_SECCR_SECBKER: u32 = FLASH_SECCR_SECBKER_Msk;
pub const FLASH_SECCR_SECMER2_Pos: u32 = 15;
pub const FLASH_SECCR_SECMER2_Msk: u32 = 0x1 << FLASH_SECCR_SECMER2_Pos;
pub const FLASH_SECCR_SECMER2: u32 = FLASH_SECCR_SECMER2_Msk;
pub const FLASH_SECCR_SECSTRT_Pos: u32 = 16;
pub const FLASH_SECCR_SECSTRT_Msk: u32 = 0x1 << FLASH_SECCR_SECSTRT_Pos;
pub const FLASH_SECCR_SECSTRT: u32 = FLASH_SECCR_SECSTRT_Msk;
pub const FLASH_SECCR_SECEOPIE_Pos: u32 = 24;
pub const FLASH_SECCR_SECEOPIE_Msk: u32 = 0x1 << FLASH_SECCR_SECEOPIE_Pos;
pub const FLASH_SECCR_SECEOPIE: u32 = FLASH_SECCR_SECEOPIE_Msk;
pub const FLASH_SECCR_SECERRIE_Pos: u32 = 25;
pub const FLASH_SECCR_SECERRIE_Msk: u32 = 0x1 << FLASH_SECCR_SECERRIE_Pos;
pub const FLASH_SECCR_SECERRIE: u32 = FLASH_SECCR_SECERRIE_Msk;
pub const FLASH_SECCR_SECINV_Pos: u32 = 29;
pub const FLASH_SECCR_SECINV_Msk: u32 = 0x1 << FLASH_SECCR_SECINV_Pos;
pub const FLASH_SECCR_SECINV: u32 = FLASH_SECCR_SECINV_Msk;
pub const FLASH_SECCR_SECLOCK_Pos: u32 = 31;
pub const FLASH_SECCR_SECLOCK_Msk: u32 = 0x1 << FLASH_SECCR_SECLOCK_Pos;
pub const FLASH_SECCR_SECLOCK: u32 = FLASH_SECCR_SECLOCK_Msk;
pub const FLASH_ECCR_ADDR_ECC_Pos: u32 = 0;
pub const FLASH_ECCR_ADDR_ECC_Msk: u32 = 0x7FFFF << FLASH_ECCR_ADDR_ECC_Pos;
pub const FLASH_ECCR_ADDR_ECC: u32 = FLASH_ECCR_ADDR_ECC_Msk;
pub const FLASH_ECCR_BK_ECC_Pos: u32 = 21;
pub const FLASH_ECCR_BK_ECC_Msk: u32 = 0x1 << FLASH_ECCR_BK_ECC_Pos;
pub const FLASH_ECCR_BK_ECC: u32 = FLASH_ECCR_BK_ECC_Msk;
pub const FLASH_ECCR_SYSF_ECC_Pos: u32 = 22;
pub const FLASH_ECCR_SYSF_ECC_Msk: u32 = 0x1 << FLASH_ECCR_SYSF_ECC_Pos;
pub const FLASH_ECCR_SYSF_ECC: u32 = FLASH_ECCR_SYSF_ECC_Msk;
pub const FLASH_ECCR_ECCIE_Pos: u32 = 24;
pub const FLASH_ECCR_ECCIE_Msk: u32 = 0x1 << FLASH_ECCR_ECCIE_Pos;
pub const FLASH_ECCR_ECCIE: u32 = FLASH_ECCR_ECCIE_Msk;
pub const FLASH_ECCR_ECCC2_Pos: u32 = 28;
pub const FLASH_ECCR_ECCC2_Msk: u32 = 0x1 << FLASH_ECCR_ECCC2_Pos;
pub const FLASH_ECCR_ECCC2: u32 = FLASH_ECCR_ECCC2_Msk;
pub const FLASH_ECCR_ECCD2_Pos: u32 = 29;
pub const FLASH_ECCR_ECCD2_Msk: u32 = 0x1 << FLASH_ECCR_ECCD2_Pos;
pub const FLASH_ECCR_ECCD2: u32 = FLASH_ECCR_ECCD2_Msk;
pub const FLASH_ECCR_ECCC_Pos: u32 = 30;
pub const FLASH_ECCR_ECCC_Msk: u32 = 0x1 << FLASH_ECCR_ECCC_Pos;
pub const FLASH_ECCR_ECCC: u32 = FLASH_ECCR_ECCC_Msk;
pub const FLASH_ECCR_ECCD_Pos: u32 = 31;
pub const FLASH_ECCR_ECCD_Msk: u32 = 0x1 << FLASH_ECCR_ECCD_Pos;
pub const FLASH_ECCR_ECCD: u32 = FLASH_ECCR_ECCD_Msk;
pub const FLASH_OPTR_RDP_Pos: u32 = 0;
pub const FLASH_OPTR_RDP_Msk: u32 = 0xFF << FLASH_OPTR_RDP_Pos;
pub const FLASH_OPTR_RDP: u32 = FLASH_OPTR_RDP_Msk;
pub const FLASH_OPTR_BOR_LEV_Pos: u32 = 8;
pub const FLASH_OPTR_BOR_LEV_Msk: u32 = 0x7 << FLASH_OPTR_BOR_LEV_Pos;
pub const FLASH_OPTR_BOR_LEV: u32 = FLASH_OPTR_BOR_LEV_Msk;
pub const FLASH_OPTR_BOR_LEV_0: u32 = 0x0 << FLASH_OPTR_BOR_LEV_Pos;
pub const FLASH_OPTR_BOR_LEV_1: u32 = 0x1 << FLASH_OPTR_BOR_LEV_Pos;
pub const FLASH_OPTR_BOR_LEV_2: u32 = 0x2 << FLASH_OPTR_BOR_LEV_Pos;
pub const FLASH_OPTR_BOR_LEV_3: u32 = 0x3 << FLASH_OPTR_BOR_LEV_Pos;
pub const FLASH_OPTR_BOR_LEV_4: u32 = 0x4 << FLASH_OPTR_BOR_LEV_Pos;
pub const FLASH_OPTR_nRST_STOP_Pos: u32 = 12;
pub const FLASH_OPTR_nRST_STOP_Msk: u32 = 0x1 << FLASH_OPTR_nRST_STOP_Pos;
pub const FLASH_OPTR_nRST_STOP: u32 = FLASH_OPTR_nRST_STOP_Msk;
pub const FLASH_OPTR_nRST_STDBY_Pos: u32 = 13;
pub const FLASH_OPTR_nRST_STDBY_Msk: u32 = 0x1 << FLASH_OPTR_nRST_STDBY_Pos;
pub const FLASH_OPTR_nRST_STDBY: u32 = FLASH_OPTR_nRST_STDBY_Msk;
pub const FLASH_OPTR_nRST_SHDW_Pos: u32 = 14;
pub const FLASH_OPTR_nRST_SHDW_Msk: u32 = 0x1 << FLASH_OPTR_nRST_SHDW_Pos;
pub const FLASH_OPTR_nRST_SHDW: u32 = FLASH_OPTR_nRST_SHDW_Msk;
pub const FLASH_OPTR_IWDG_SW_Pos: u32 = 16;
pub const FLASH_OPTR_IWDG_SW_Msk: u32 = 0x1 << FLASH_OPTR_IWDG_SW_Pos;
pub const FLASH_OPTR_IWDG_SW: u32 = FLASH_OPTR_IWDG_SW_Msk;
pub const FLASH_OPTR_IWDG_STOP_Pos: u32 = 17;
pub const FLASH_OPTR_IWDG_STOP_Msk: u32 = 0x1 << FLASH_OPTR_IWDG_STOP_Pos;
pub const FLASH_OPTR_IWDG_STOP: u32 = FLASH_OPTR_IWDG_STOP_Msk;
pub const FLASH_OPTR_IWDG_STDBY_Pos: u32 = 18;
pub const FLASH_OPTR_IWDG_STDBY_Msk: u32 = 0x1 << FLASH_OPTR_IWDG_STDBY_Pos;
pub const FLASH_OPTR_IWDG_STDBY: u32 = FLASH_OPTR_IWDG_STDBY_Msk;
pub const FLASH_OPTR_WWDG_SW_Pos: u32 = 19;
pub const FLASH_OPTR_WWDG_SW_Msk: u32 = 0x1 << FLASH_OPTR_WWDG_SW_Pos;
pub const FLASH_OPTR_WWDG_SW: u32 = FLASH_OPTR_WWDG_SW_Msk;
pub const FLASH_OPTR_SWAP_BANK_Pos: u32 = 20;
pub const FLASH_OPTR_SWAP_BANK_Msk: u32 = 0x1 << FLASH_OPTR_SWAP_BANK_Pos;
pub const FLASH_OPTR_SWAP_BANK: u32 = FLASH_OPTR_SWAP_BANK_Msk;
pub const FLASH_OPTR_DB256K_Pos: u32 = 21;
pub const FLASH_OPTR_DB256K_Msk: u32 = 0x1 << FLASH_OPTR_DB256K_Pos;
pub const FLASH_OPTR_DB256K: u32 = FLASH_OPTR_DB256K_Msk;
pub const FLASH_OPTR_DBANK_Pos: u32 = 22;
pub const FLASH_OPTR_DBANK_Msk: u32 = 0x1 << FLASH_OPTR_DBANK_Pos;
pub const FLASH_OPTR_DBANK: u32 = FLASH_OPTR_DBANK_Msk;
pub const FLASH_OPTR_SRAM2_PE_Pos: u32 = 24;
pub const FLASH_OPTR_SRAM2_PE_Msk: u32 = 0x1 << FLASH_OPTR_SRAM2_PE_Pos;
pub const FLASH_OPTR_SRAM2_PE: u32 = FLASH_OPTR_SRAM2_PE_Msk;
pub const FLASH_OPTR_SRAM2_RST_Pos: u32 = 25;
pub const FLASH_OPTR_SRAM2_RST_Msk: u32 = 0x1 << FLASH_OPTR_SRAM2_RST_Pos;
pub const FLASH_OPTR_SRAM2_RST: u32 = FLASH_OPTR_SRAM2_RST_Msk;
pub const FLASH_OPTR_nSWBOOT0_Pos: u32 = 26;
pub const FLASH_OPTR_nSWBOOT0_Msk: u32 = 0x1 << FLASH_OPTR_nSWBOOT0_Pos;
pub const FLASH_OPTR_nSWBOOT0: u32 = FLASH_OPTR_nSWBOOT0_Msk;
pub const FLASH_OPTR_nBOOT0_Pos: u32 = 27;
pub const FLASH_OPTR_nBOOT0_Msk: u32 = 0x1 << FLASH_OPTR_nBOOT0_Pos;
pub const FLASH_OPTR_nBOOT0: u32 = FLASH_OPTR_nBOOT0_Msk;
pub const FLASH_OPTR_PA15_PUPEN_Pos: u32 = 28;
pub const FLASH_OPTR_PA15_PUPEN_Msk: u32 = 0x1 << FLASH_OPTR_PA15_PUPEN_Pos;
pub const FLASH_OPTR_PA15_PUPEN: u32 = FLASH_OPTR_PA15_PUPEN_Msk;
pub const FLASH_OPTR_TZEN_Pos: u32 = 31;
pub const FLASH_OPTR_TZEN_Msk: u32 = 0x1 << FLASH_OPTR_TZEN_Pos;
pub const FLASH_OPTR_TZEN: u32 = FLASH_OPTR_TZEN_Msk;
pub const FLASH_NSBOOTADD0R_NSBOOTADD0_Pos: u32 = 7;
pub const FLASH_NSBOOTADD0R_NSBOOTADD0_Msk: u32 = 0x1FFFFFF << FLASH_NSBOOTADD0R_NSBOOTADD0_Pos;
pub const FLASH_NSBOOTADD0R_NSBOOTADD0: u32 = FLASH_NSBOOTADD0R_NSBOOTADD0_Msk;
pub const FLASH_NSBOOTADD1R_NSBOOTADD1_Pos: u32 = 7;
pub const FLASH_NSBOOTADD1R_NSBOOTADD1_Msk: u32 = 0x1FFFFFF << FLASH_NSBOOTADD1R_NSBOOTADD1_Pos;
pub const FLASH_NSBOOTADD1R_NSBOOTADD1: u32 = FLASH_NSBOOTADD1R_NSBOOTADD1_Msk;
pub const FLASH_SECBOOTADD0R_BOOT_LOCK_Pos: u32 = 0;
pub const FLASH_SECBOOTADD0R_BOOT_LOCK_Msk: u32 = 0x1 << FLASH_SECBOOTADD0R_BOOT_LOCK_Pos;
pub const FLASH_SECBOOTADD0R_BOOT_LOCK: u32 = FLASH_SECBOOTADD0R_BOOT_LOCK_Msk;
pub const FLASH_SECBOOTADD0R_SECBOOTADD0_Pos: u32 = 7;
pub const FLASH_SECBOOTADD0R_SECBOOTADD0_Msk: u32 = 0x1FFFFFF << FLASH_SECBOOTADD0R_SECBOOTADD0_Pos;
pub const FLASH_SECBOOTADD0R_SECBOOTADD0: u32 = FLASH_SECBOOTADD0R_SECBOOTADD0_Msk;
pub const FLASH_SECWM1R1_SECWM1_PSTRT_Pos: u32 = 0;
pub const FLASH_SECWM1R1_SECWM1_PSTRT_Msk: u32 = 0x7F << FLASH_SECWM1R1_SECWM1_PSTRT_Pos;
pub const FLASH_SECWM1R1_SECWM1_PSTRT: u32 = FLASH_SECWM1R1_SECWM1_PSTRT_Msk;
pub const FLASH_SECWM1R1_SECWM1_PEND_Pos: u32 = 16;
pub const FLASH_SECWM1R1_SECWM1_PEND_Msk: u32 = 0x7F << FLASH_SECWM1R1_SECWM1_PEND_Pos;
pub const FLASH_SECWM1R1_SECWM1_PEND: u32 = FLASH_SECWM1R1_SECWM1_PEND_Msk;
pub const FLASH_SECWM1R2_HDP1_PEND_Pos: u32 = 16;
pub const FLASH_SECWM1R2_HDP1_PEND_Msk: u32 = 0x7F << FLASH_SECWM1R2_HDP1_PEND_Pos;
pub const FLASH_SECWM1R2_HDP1_PEND: u32 = FLASH_SECWM1R2_HDP1_PEND_Msk;
pub const FLASH_SECWM1R2_HDP1EN_Pos: u32 = 31;
pub const FLASH_SECWM1R2_HDP1EN_Msk: u32 = 0x1 << FLASH_SECWM1R2_HDP1EN_Pos;
pub const FLASH_SECWM1R2_HDP1EN: u32 = FLASH_SECWM1R2_HDP1EN_Msk;
pub const FLASH_WRP1AR_WRP1A_PSTRT_Pos: u32 = 0;
pub const FLASH_WRP1AR_WRP1A_PSTRT_Msk: u32 = 0x7F << FLASH_WRP1AR_WRP1A_PSTRT_Pos;
pub const FLASH_WRP1AR_WRP1A_PSTRT: u32 = FLASH_WRP1AR_WRP1A_PSTRT_Msk;
pub const FLASH_WRP1AR_WRP1A_PEND_Pos: u32 = 16;
pub const FLASH_WRP1AR_WRP1A_PEND_Msk: u32 = 0x7F << FLASH_WRP1AR_WRP1A_PEND_Pos;
pub const FLASH_WRP1AR_WRP1A_PEND: u32 = FLASH_WRP1AR_WRP1A_PEND_Msk;
pub const FLASH_WRP1BR_WRP1B_PSTRT_Pos: u32 = 0;
pub const FLASH_WRP1BR_WRP1B_PSTRT_Msk: u32 = 0x7F << FLASH_WRP1BR_WRP1B_PSTRT_Pos;
pub const FLASH_WRP1BR_WRP1B_PSTRT: u32 = FLASH_WRP1BR_WRP1B_PSTRT_Msk;
pub const FLASH_WRP1BR_WRP1B_PEND_Pos: u32 = 16;
pub const FLASH_WRP1BR_WRP1B_PEND_Msk: u32 = 0x7F << FLASH_WRP1BR_WRP1B_PEND_Pos;
pub const FLASH_WRP1BR_WRP1B_PEND: u32 = FLASH_WRP1BR_WRP1B_PEND_Msk;
pub const FLASH_SECWM2R1_SECWM2_PSTRT_Pos: u32 = 0;
pub const FLASH_SECWM2R1_SECWM2_PSTRT_Msk: u32 = 0x7F << FLASH_SECWM2R1_SECWM2_PSTRT_Pos;
pub const FLASH_SECWM2R1_SECWM2_PSTRT: u32 = FLASH_SECWM2R1_SECWM2_PSTRT_Msk;
pub const FLASH_SECWM2R1_SECWM2_PEND_Pos: u32 = 16;
pub const FLASH_SECWM2R1_SECWM2_PEND_Msk: u32 = 0x7F << FLASH_SECWM2R1_SECWM2_PEND_Pos;
pub const FLASH_SECWM2R1_SECWM2_PEND: u32 = FLASH_SECWM2R1_SECWM2_PEND_Msk;
pub const FLASH_SECWM2R2_HDP2_PEND_Pos: u32 = 16;
pub const FLASH_SECWM2R2_HDP2_PEND_Msk: u32 = 0x7F << FLASH_SECWM2R2_HDP2_PEND_Pos;
pub const FLASH_SECWM2R2_HDP2_PEND: u32 = FLASH_SECWM2R2_HDP2_PEND_Msk;
pub const FLASH_SECWM2R2_HDP2EN_Pos: u32 = 31;
pub const FLASH_SECWM2R2_HDP2EN_Msk: u32 = 0x1 << FLASH_SECWM2R2_HDP2EN_Pos;
pub const FLASH_SECWM2R2_HDP2EN: u32 = FLASH_SECWM2R2_HDP2EN_Msk;
pub const FLASH_WRP2AR_WRP2A_PSTRT_Pos: u32 = 0;
pub const FLASH_WRP2AR_WRP2A_PSTRT_Msk: u32 = 0x7F << FLASH_WRP2AR_WRP2A_PSTRT_Pos;
pub const FLASH_WRP2AR_WRP2A_PSTRT: u32 = FLASH_WRP2AR_WRP2A_PSTRT_Msk;
pub const FLASH_WRP2AR_WRP2A_PEND_Pos: u32 = 16;
pub const FLASH_WRP2AR_WRP2A_PEND_Msk: u32 = 0x7F << FLASH_WRP2AR_WRP2A_PEND_Pos;
pub const FLASH_WRP2AR_WRP2A_PEND: u32 = FLASH_WRP2AR_WRP2A_PEND_Msk;
pub const FLASH_WRP2BR_WRP2B_PSTRT_Pos: u32 = 0;
pub const FLASH_WRP2BR_WRP2B_PSTRT_Msk: u32 = 0x7F << FLASH_WRP2BR_WRP2B_PSTRT_Pos;
pub const FLASH_WRP2BR_WRP2B_PSTRT: u32 = FLASH_WRP2BR_WRP2B_PSTRT_Msk;
pub const FLASH_WRP2BR_WRP2B_PEND_Pos: u32 = 16;
pub const FLASH_WRP2BR_WRP2B_PEND_Msk: u32 = 0x7F << FLASH_WRP2BR_WRP2B_PEND_Pos;
pub const FLASH_WRP2BR_WRP2B_PEND: u32 = FLASH_WRP2BR_WRP2B_PEND_Msk;
pub const FLASH_SECHDPCR_HDP1_ACCDIS_Pos: u32 = 0;
pub const FLASH_SECHDPCR_HDP1_ACCDIS_Msk: u32 = 0x1 << FLASH_SECHDPCR_HDP1_ACCDIS_Pos;
pub const FLASH_SECHDPCR_HDP1_ACCDIS: u32 = FLASH_SECHDPCR_HDP1_ACCDIS_Msk;
pub const FLASH_SECHDPCR_HDP2_ACCDIS_Pos: u32 = 1;
pub const FLASH_SECHDPCR_HDP2_ACCDIS_Msk: u32 = 0x1 << FLASH_SECHDPCR_HDP2_ACCDIS_Pos;
pub const FLASH_SECHDPCR_HDP2_ACCDIS: u32 = FLASH_SECHDPCR_HDP2_ACCDIS_Msk;
pub const FLASH_PRIVCFGR_PRIV_Pos: u32 = 0;
pub const FLASH_PRIVCFGR_PRIV_Msk: u32 = 0x1 << FLASH_PRIVCFGR_PRIV_Pos;
pub const FLASH_PRIVCFGR_PRIV: u32 = FLASH_PRIVCFGR_PRIV_Msk;
pub const FMC_BCR1_CCLKEN_Pos: u32 = 20;
pub const FMC_BCR1_CCLKEN_Msk: u32 = 0x1 << FMC_BCR1_CCLKEN_Pos;
pub const FMC_BCR1_CCLKEN: u32 = FMC_BCR1_CCLKEN_Msk;
pub const FMC_BCR1_WFDIS_Pos: u32 = 21;
pub const FMC_BCR1_WFDIS_Msk: u32 = 0x1 << FMC_BCR1_WFDIS_Pos;
pub const FMC_BCR1_WFDIS: u32 = FMC_BCR1_WFDIS_Msk;
pub const FMC_BCRx_MBKEN_Pos: u32 = 0;
pub const FMC_BCRx_MBKEN_Msk: u32 = 0x1 << FMC_BCRx_MBKEN_Pos;
pub const FMC_BCRx_MBKEN: u32 = FMC_BCRx_MBKEN_Msk;
pub const FMC_BCRx_MUXEN_Pos: u32 = 1;
pub const FMC_BCRx_MUXEN_Msk: u32 = 0x1 << FMC_BCRx_MUXEN_Pos;
pub const FMC_BCRx_MUXEN: u32 = FMC_BCRx_MUXEN_Msk;
pub const FMC_BCRx_MTYP_Pos: u32 = 2;
pub const FMC_BCRx_MTYP_Msk: u32 = 0x3 << FMC_BCRx_MTYP_Pos;
pub const FMC_BCRx_MTYP: u32 = FMC_BCRx_MTYP_Msk;
pub const FMC_BCRx_MTYP_0: u32 = 0x1 << FMC_BCRx_MTYP_Pos;
pub const FMC_BCRx_MTYP_1: u32 = 0x2 << FMC_BCRx_MTYP_Pos;
pub const FMC_BCRx_MWID_Pos: u32 = 4;
pub const FMC_BCRx_MWID_Msk: u32 = 0x3 << FMC_BCRx_MWID_Pos;
pub const FMC_BCRx_MWID: u32 = FMC_BCRx_MWID_Msk;
pub const FMC_BCRx_MWID_0: u32 = 0x1 << FMC_BCRx_MWID_Pos;
pub const FMC_BCRx_MWID_1: u32 = 0x2 << FMC_BCRx_MWID_Pos;
pub const FMC_BCRx_FACCEN_Pos: u32 = 6;
pub const FMC_BCRx_FACCEN_Msk: u32 = 0x1 << FMC_BCRx_FACCEN_Pos;
pub const FMC_BCRx_FACCEN: u32 = FMC_BCRx_FACCEN_Msk;
pub const FMC_BCRx_BURSTEN_Pos: u32 = 8;
pub const FMC_BCRx_BURSTEN_Msk: u32 = 0x1 << FMC_BCRx_BURSTEN_Pos;
pub const FMC_BCRx_BURSTEN: u32 = FMC_BCRx_BURSTEN_Msk;
pub const FMC_BCRx_WAITPOL_Pos: u32 = 9;
pub const FMC_BCRx_WAITPOL_Msk: u32 = 0x1 << FMC_BCRx_WAITPOL_Pos;
pub const FMC_BCRx_WAITPOL: u32 = FMC_BCRx_WAITPOL_Msk;
pub const FMC_BCRx_WAITCFG_Pos: u32 = 11;
pub const FMC_BCRx_WAITCFG_Msk: u32 = 0x1 << FMC_BCRx_WAITCFG_Pos;
pub const FMC_BCRx_WAITCFG: u32 = FMC_BCRx_WAITCFG_Msk;
pub const FMC_BCRx_WREN_Pos: u32 = 12;
pub const FMC_BCRx_WREN_Msk: u32 = 0x1 << FMC_BCRx_WREN_Pos;
pub const FMC_BCRx_WREN: u32 = FMC_BCRx_WREN_Msk;
pub const FMC_BCRx_WAITEN_Pos: u32 = 13;
pub const FMC_BCRx_WAITEN_Msk: u32 = 0x1 << FMC_BCRx_WAITEN_Pos;
pub const FMC_BCRx_WAITEN: u32 = FMC_BCRx_WAITEN_Msk;
pub const FMC_BCRx_EXTMOD_Pos: u32 = 14;
pub const FMC_BCRx_EXTMOD_Msk: u32 = 0x1 << FMC_BCRx_EXTMOD_Pos;
pub const FMC_BCRx_EXTMOD: u32 = FMC_BCRx_EXTMOD_Msk;
pub const FMC_BCRx_ASYNCWAIT_Pos: u32 = 15;
pub const FMC_BCRx_ASYNCWAIT_Msk: u32 = 0x1 << FMC_BCRx_ASYNCWAIT_Pos;
pub const FMC_BCRx_ASYNCWAIT: u32 = FMC_BCRx_ASYNCWAIT_Msk;
pub const FMC_BCRx_CPSIZE_Pos: u32 = 16;
pub const FMC_BCRx_CPSIZE_Msk: u32 = 0x7 << FMC_BCRx_CPSIZE_Pos;
pub const FMC_BCRx_CPSIZE: u32 = FMC_BCRx_CPSIZE_Msk;
pub const FMC_BCRx_CPSIZE_0: u32 = 0x1 << FMC_BCRx_CPSIZE_Pos;
pub const FMC_BCRx_CPSIZE_1: u32 = 0x2 << FMC_BCRx_CPSIZE_Pos;
pub const FMC_BCRx_CPSIZE_2: u32 = 0x4 << FMC_BCRx_CPSIZE_Pos;
pub const FMC_BCRx_CBURSTRW_Pos: u32 = 19;
pub const FMC_BCRx_CBURSTRW_Msk: u32 = 0x1 << FMC_BCRx_CBURSTRW_Pos;
pub const FMC_BCRx_CBURSTRW: u32 = FMC_BCRx_CBURSTRW_Msk;
pub const FMC_BCRx_NBLSET_Pos: u32 = 22;
pub const FMC_BCRx_NBLSET_Msk: u32 = 0x3 << FMC_BCRx_NBLSET_Pos;
pub const FMC_BCRx_NBLSET: u32 = FMC_BCRx_NBLSET_Msk;
pub const FMC_BCRx_NBLSET_0: u32 = 0x1 << FMC_BCRx_NBLSET_Pos;
pub const FMC_BCRx_NBLSET_1: u32 = 0x2 << FMC_BCRx_NBLSET_Pos;
pub const FMC_BTRx_ADDSET_Pos: u32 = 0;
pub const FMC_BTRx_ADDSET_Msk: u32 = 0xF << FMC_BTRx_ADDSET_Pos;
pub const FMC_BTRx_ADDSET: u32 = FMC_BTRx_ADDSET_Msk;
pub const FMC_BTRx_ADDSET_0: u32 = 0x1 << FMC_BTRx_ADDSET_Pos;
pub const FMC_BTRx_ADDSET_1: u32 = 0x2 << FMC_BTRx_ADDSET_Pos;
pub const FMC_BTRx_ADDSET_2: u32 = 0x4 << FMC_BTRx_ADDSET_Pos;
pub const FMC_BTRx_ADDSET_3: u32 = 0x8 << FMC_BTRx_ADDSET_Pos;
pub const FMC_BTRx_ADDHLD_Pos: u32 = 4;
pub const FMC_BTRx_ADDHLD_Msk: u32 = 0xF << FMC_BTRx_ADDHLD_Pos;
pub const FMC_BTRx_ADDHLD: u32 = FMC_BTRx_ADDHLD_Msk;
pub const FMC_BTRx_ADDHLD_0: u32 = 0x1 << FMC_BTRx_ADDHLD_Pos;
pub const FMC_BTRx_ADDHLD_1: u32 = 0x2 << FMC_BTRx_ADDHLD_Pos;
pub const FMC_BTRx_ADDHLD_2: u32 = 0x4 << FMC_BTRx_ADDHLD_Pos;
pub const FMC_BTRx_ADDHLD_3: u32 = 0x8 << FMC_BTRx_ADDHLD_Pos;
pub const FMC_BTRx_DATAST_Pos: u32 = 8;
pub const FMC_BTRx_DATAST_Msk: u32 = 0xFF << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST: u32 = FMC_BTRx_DATAST_Msk;
pub const FMC_BTRx_DATAST_0: u32 = 0x01 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_1: u32 = 0x02 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_2: u32 = 0x04 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_3: u32 = 0x08 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_4: u32 = 0x10 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_5: u32 = 0x20 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_6: u32 = 0x40 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_7: u32 = 0x80 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_BUSTURN_Pos: u32 = 16;
pub const FMC_BTRx_BUSTURN_Msk: u32 = 0xF << FMC_BTRx_BUSTURN_Pos;
pub const FMC_BTRx_BUSTURN: u32 = FMC_BTRx_BUSTURN_Msk;
pub const FMC_BTRx_BUSTURN_0: u32 = 0x1 << FMC_BTRx_BUSTURN_Pos;
pub const FMC_BTRx_BUSTURN_1: u32 = 0x2 << FMC_BTRx_BUSTURN_Pos;
pub const FMC_BTRx_BUSTURN_2: u32 = 0x4 << FMC_BTRx_BUSTURN_Pos;
pub const FMC_BTRx_BUSTURN_3: u32 = 0x8 << FMC_BTRx_BUSTURN_Pos;
pub const FMC_BTRx_CLKDIV_Pos: u32 = 20;
pub const FMC_BTRx_CLKDIV_Msk: u32 = 0xF << FMC_BTRx_CLKDIV_Pos;
pub const FMC_BTRx_CLKDIV: u32 = FMC_BTRx_CLKDIV_Msk;
pub const FMC_BTRx_CLKDIV_0: u32 = 0x1 << FMC_BTRx_CLKDIV_Pos;
pub const FMC_BTRx_CLKDIV_1: u32 = 0x2 << FMC_BTRx_CLKDIV_Pos;
pub const FMC_BTRx_CLKDIV_2: u32 = 0x4 << FMC_BTRx_CLKDIV_Pos;
pub const FMC_BTRx_CLKDIV_3: u32 = 0x8 << FMC_BTRx_CLKDIV_Pos;
pub const FMC_BTRx_DATLAT_Pos: u32 = 24;
pub const FMC_BTRx_DATLAT_Msk: u32 = 0xF << FMC_BTRx_DATLAT_Pos;
pub const FMC_BTRx_DATLAT: u32 = FMC_BTRx_DATLAT_Msk;
pub const FMC_BTRx_DATLAT_0: u32 = 0x1 << FMC_BTRx_DATLAT_Pos;
pub const FMC_BTRx_DATLAT_1: u32 = 0x2 << FMC_BTRx_DATLAT_Pos;
pub const FMC_BTRx_DATLAT_2: u32 = 0x4 << FMC_BTRx_DATLAT_Pos;
pub const FMC_BTRx_DATLAT_3: u32 = 0x8 << FMC_BTRx_DATLAT_Pos;
pub const FMC_BTRx_ACCMOD_Pos: u32 = 28;
pub const FMC_BTRx_ACCMOD_Msk: u32 = 0x3 << FMC_BTRx_ACCMOD_Pos;
pub const FMC_BTRx_ACCMOD: u32 = FMC_BTRx_ACCMOD_Msk;
pub const FMC_BTRx_ACCMOD_0: u32 = 0x1 << FMC_BTRx_ACCMOD_Pos;
pub const FMC_BTRx_ACCMOD_1: u32 = 0x2 << FMC_BTRx_ACCMOD_Pos;
pub const FMC_BTRx_DATAHLD_Pos: u32 = 30;
pub const FMC_BTRx_DATAHLD_Msk: u32 = 0x3 << FMC_BTRx_DATAHLD_Pos;
pub const FMC_BTRx_DATAHLD: u32 = FMC_BTRx_DATAHLD_Msk;
pub const FMC_BTRx_DATAHLD_0: u32 = 0x1 << FMC_BTRx_DATAHLD_Pos;
pub const FMC_BTRx_DATAHLD_1: u32 = 0x2 << FMC_BTRx_DATAHLD_Pos;
pub const FMC_BWTRx_ADDSET_Pos: u32 = 0;
pub const FMC_BWTRx_ADDSET_Msk: u32 = 0xF << FMC_BWTRx_ADDSET_Pos;
pub const FMC_BWTRx_ADDSET: u32 = FMC_BWTRx_ADDSET_Msk;
pub const FMC_BWTRx_ADDSET_0: u32 = 0x1 << FMC_BWTRx_ADDSET_Pos;
pub const FMC_BWTRx_ADDSET_1: u32 = 0x2 << FMC_BWTRx_ADDSET_Pos;
pub const FMC_BWTRx_ADDSET_2: u32 = 0x4 << FMC_BWTRx_ADDSET_Pos;
pub const FMC_BWTRx_ADDSET_3: u32 = 0x8 << FMC_BWTRx_ADDSET_Pos;
pub const FMC_BWTRx_ADDHLD_Pos: u32 = 4;
pub const FMC_BWTRx_ADDHLD_Msk: u32 = 0xF << FMC_BWTRx_ADDHLD_Pos;
pub const FMC_BWTRx_ADDHLD: u32 = FMC_BWTRx_ADDHLD_Msk;
pub const FMC_BWTRx_ADDHLD_0: u32 = 0x1 << FMC_BWTRx_ADDHLD_Pos;
pub const FMC_BWTRx_ADDHLD_1: u32 = 0x2 << FMC_BWTRx_ADDHLD_Pos;
pub const FMC_BWTRx_ADDHLD_2: u32 = 0x4 << FMC_BWTRx_ADDHLD_Pos;
pub const FMC_BWTRx_ADDHLD_3: u32 = 0x8 << FMC_BWTRx_ADDHLD_Pos;
pub const FMC_BWTRx_DATAST_Pos: u32 = 8;
pub const FMC_BWTRx_DATAST_Msk: u32 = 0xFF << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST: u32 = FMC_BWTRx_DATAST_Msk;
pub const FMC_BWTRx_DATAST_0: u32 = 0x01 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_1: u32 = 0x02 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_2: u32 = 0x04 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_3: u32 = 0x08 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_4: u32 = 0x10 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_5: u32 = 0x20 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_6: u32 = 0x40 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_7: u32 = 0x80 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_BUSTURN_Pos: u32 = 16;
pub const FMC_BWTRx_BUSTURN_Msk: u32 = 0xF << FMC_BWTRx_BUSTURN_Pos;
pub const FMC_BWTRx_BUSTURN: u32 = FMC_BWTRx_BUSTURN_Msk;
pub const FMC_BWTRx_BUSTURN_0: u32 = 0x1 << FMC_BWTRx_BUSTURN_Pos;
pub const FMC_BWTRx_BUSTURN_1: u32 = 0x2 << FMC_BWTRx_BUSTURN_Pos;
pub const FMC_BWTRx_BUSTURN_2: u32 = 0x4 << FMC_BWTRx_BUSTURN_Pos;
pub const FMC_BWTRx_BUSTURN_3: u32 = 0x8 << FMC_BWTRx_BUSTURN_Pos;
pub const FMC_BWTRx_ACCMOD_Pos: u32 = 28;
pub const FMC_BWTRx_ACCMOD_Msk: u32 = 0x3 << FMC_BWTRx_ACCMOD_Pos;
pub const FMC_BWTRx_ACCMOD: u32 = FMC_BWTRx_ACCMOD_Msk;
pub const FMC_BWTRx_ACCMOD_0: u32 = 0x1 << FMC_BWTRx_ACCMOD_Pos;
pub const FMC_BWTRx_ACCMOD_1: u32 = 0x2 << FMC_BWTRx_ACCMOD_Pos;
pub const FMC_BWTRx_DATAHLD_Pos: u32 = 30;
pub const FMC_BWTRx_DATAHLD_Msk: u32 = 0x3 << FMC_BWTRx_DATAHLD_Pos;
pub const FMC_BWTRx_DATAHLD: u32 = FMC_BWTRx_DATAHLD_Msk;
pub const FMC_BWTRx_DATAHLD_0: u32 = 0x1 << FMC_BWTRx_DATAHLD_Pos;
pub const FMC_BWTRx_DATAHLD_1: u32 = 0x2 << FMC_BWTRx_DATAHLD_Pos;
pub const FMC_PCSCNTR_CSCOUNT_Pos: u32 = 0;
pub const FMC_PCSCNTR_CSCOUNT_Msk: u32 = 0xFFFF << FMC_PCSCNTR_CSCOUNT_Pos;
pub const FMC_PCSCNTR_CSCOUNT: u32 = FMC_PCSCNTR_CSCOUNT_Msk;
pub const FMC_PCSCNTR_CNTB1EN_Pos: u32 = 16;
pub const FMC_PCSCNTR_CNTB1EN_Msk: u32 = 0x1 << FMC_PCSCNTR_CNTB1EN_Pos;
pub const FMC_PCSCNTR_CNTB1EN: u32 = FMC_PCSCNTR_CNTB1EN_Msk;
pub const FMC_PCSCNTR_CNTB2EN_Pos: u32 = 17;
pub const FMC_PCSCNTR_CNTB2EN_Msk: u32 = 0x1 << FMC_PCSCNTR_CNTB2EN_Pos;
pub const FMC_PCSCNTR_CNTB2EN: u32 = FMC_PCSCNTR_CNTB2EN_Msk;
pub const FMC_PCSCNTR_CNTB3EN_Pos: u32 = 18;
pub const FMC_PCSCNTR_CNTB3EN_Msk: u32 = 0x1 << FMC_PCSCNTR_CNTB3EN_Pos;
pub const FMC_PCSCNTR_CNTB3EN: u32 = FMC_PCSCNTR_CNTB3EN_Msk;
pub const FMC_PCSCNTR_CNTB4EN_Pos: u32 = 19;
pub const FMC_PCSCNTR_CNTB4EN_Msk: u32 = 0x1 << FMC_PCSCNTR_CNTB4EN_Pos;
pub const FMC_PCSCNTR_CNTB4EN: u32 = FMC_PCSCNTR_CNTB4EN_Msk;
pub const FMC_PCR_PWAITEN_Pos: u32 = 1;
pub const FMC_PCR_PWAITEN_Msk: u32 = 0x1 << FMC_PCR_PWAITEN_Pos;
pub const FMC_PCR_PWAITEN: u32 = FMC_PCR_PWAITEN_Msk;
pub const FMC_PCR_PBKEN_Pos: u32 = 2;
pub const FMC_PCR_PBKEN_Msk: u32 = 0x1 << FMC_PCR_PBKEN_Pos;
pub const FMC_PCR_PBKEN: u32 = FMC_PCR_PBKEN_Msk;
pub const FMC_PCR_PTYP_Pos: u32 = 3;
pub const FMC_PCR_PTYP_Msk: u32 = 0x1 << FMC_PCR_PTYP_Pos;
pub const FMC_PCR_PTYP: u32 = FMC_PCR_PTYP_Msk;
pub const FMC_PCR_PWID_Pos: u32 = 4;
pub const FMC_PCR_PWID_Msk: u32 = 0x3 << FMC_PCR_PWID_Pos;
pub const FMC_PCR_PWID: u32 = FMC_PCR_PWID_Msk;
pub const FMC_PCR_PWID_0: u32 = 0x1 << FMC_PCR_PWID_Pos;
pub const FMC_PCR_PWID_1: u32 = 0x2 << FMC_PCR_PWID_Pos;
pub const FMC_PCR_ECCEN_Pos: u32 = 6;
pub const FMC_PCR_ECCEN_Msk: u32 = 0x1 << FMC_PCR_ECCEN_Pos;
pub const FMC_PCR_ECCEN: u32 = FMC_PCR_ECCEN_Msk;
pub const FMC_PCR_TCLR_Pos: u32 = 9;
pub const FMC_PCR_TCLR_Msk: u32 = 0xF << FMC_PCR_TCLR_Pos;
pub const FMC_PCR_TCLR: u32 = FMC_PCR_TCLR_Msk;
pub const FMC_PCR_TCLR_0: u32 = 0x1 << FMC_PCR_TCLR_Pos;
pub const FMC_PCR_TCLR_1: u32 = 0x2 << FMC_PCR_TCLR_Pos;
pub const FMC_PCR_TCLR_2: u32 = 0x4 << FMC_PCR_TCLR_Pos;
pub const FMC_PCR_TCLR_3: u32 = 0x8 << FMC_PCR_TCLR_Pos;
pub const FMC_PCR_TAR_Pos: u32 = 13;
pub const FMC_PCR_TAR_Msk: u32 = 0xF << FMC_PCR_TAR_Pos;
pub const FMC_PCR_TAR: u32 = FMC_PCR_TAR_Msk;
pub const FMC_PCR_TAR_0: u32 = 0x1 << FMC_PCR_TAR_Pos;
pub const FMC_PCR_TAR_1: u32 = 0x2 << FMC_PCR_TAR_Pos;
pub const FMC_PCR_TAR_2: u32 = 0x4 << FMC_PCR_TAR_Pos;
pub const FMC_PCR_TAR_3: u32 = 0x8 << FMC_PCR_TAR_Pos;
pub const FMC_PCR_ECCPS_Pos: u32 = 17;
pub const FMC_PCR_ECCPS_Msk: u32 = 0x7 << FMC_PCR_ECCPS_Pos;
pub const FMC_PCR_ECCPS: u32 = FMC_PCR_ECCPS_Msk;
pub const FMC_PCR_ECCPS_0: u32 = 0x1 << FMC_PCR_ECCPS_Pos;
pub const FMC_PCR_ECCPS_1: u32 = 0x2 << FMC_PCR_ECCPS_Pos;
pub const FMC_PCR_ECCPS_2: u32 = 0x4 << FMC_PCR_ECCPS_Pos;
pub const FMC_SR_IRS_Pos: u32 = 0;
pub const FMC_SR_IRS_Msk: u32 = 0x1 << FMC_SR_IRS_Pos;
pub const FMC_SR_IRS: u32 = FMC_SR_IRS_Msk;
pub const FMC_SR_ILS_Pos: u32 = 1;
pub const FMC_SR_ILS_Msk: u32 = 0x1 << FMC_SR_ILS_Pos;
pub const FMC_SR_ILS: u32 = FMC_SR_ILS_Msk;
pub const FMC_SR_IFS_Pos: u32 = 2;
pub const FMC_SR_IFS_Msk: u32 = 0x1 << FMC_SR_IFS_Pos;
pub const FMC_SR_IFS: u32 = FMC_SR_IFS_Msk;
pub const FMC_SR_IREN_Pos: u32 = 3;
pub const FMC_SR_IREN_Msk: u32 = 0x1 << FMC_SR_IREN_Pos;
pub const FMC_SR_IREN: u32 = FMC_SR_IREN_Msk;
pub const FMC_SR_ILEN_Pos: u32 = 4;
pub const FMC_SR_ILEN_Msk: u32 = 0x1 << FMC_SR_ILEN_Pos;
pub const FMC_SR_ILEN: u32 = FMC_SR_ILEN_Msk;
pub const FMC_SR_IFEN_Pos: u32 = 5;
pub const FMC_SR_IFEN_Msk: u32 = 0x1 << FMC_SR_IFEN_Pos;
pub const FMC_SR_IFEN: u32 = FMC_SR_IFEN_Msk;
pub const FMC_SR_FEMPT_Pos: u32 = 6;
pub const FMC_SR_FEMPT_Msk: u32 = 0x1 << FMC_SR_FEMPT_Pos;
pub const FMC_SR_FEMPT: u32 = FMC_SR_FEMPT_Msk;
pub const FMC_PMEM_MEMSET_Pos: u32 = 0;
pub const FMC_PMEM_MEMSET_Msk: u32 = 0xFF << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET: u32 = FMC_PMEM_MEMSET_Msk;
pub const FMC_PMEM_MEMSET_0: u32 = 0x01 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_1: u32 = 0x02 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_2: u32 = 0x04 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_3: u32 = 0x08 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_4: u32 = 0x10 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_5: u32 = 0x20 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_6: u32 = 0x40 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_7: u32 = 0x80 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMWAIT_Pos: u32 = 8;
pub const FMC_PMEM_MEMWAIT_Msk: u32 = 0xFF << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT: u32 = FMC_PMEM_MEMWAIT_Msk;
pub const FMC_PMEM_MEMWAIT_0: u32 = 0x01 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_1: u32 = 0x02 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_2: u32 = 0x04 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_3: u32 = 0x08 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_4: u32 = 0x10 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_5: u32 = 0x20 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_6: u32 = 0x40 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_7: u32 = 0x80 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMHOLD_Pos: u32 = 16;
pub const FMC_PMEM_MEMHOLD_Msk: u32 = 0xFF << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD: u32 = FMC_PMEM_MEMHOLD_Msk;
pub const FMC_PMEM_MEMHOLD_0: u32 = 0x01 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_1: u32 = 0x02 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_2: u32 = 0x04 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_3: u32 = 0x08 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_4: u32 = 0x10 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_5: u32 = 0x20 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_6: u32 = 0x40 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_7: u32 = 0x80 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHIZ_Pos: u32 = 24;
pub const FMC_PMEM_MEMHIZ_Msk: u32 = 0xFF << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ: u32 = FMC_PMEM_MEMHIZ_Msk;
pub const FMC_PMEM_MEMHIZ_0: u32 = 0x01 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_1: u32 = 0x02 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_2: u32 = 0x04 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_3: u32 = 0x08 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_4: u32 = 0x10 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_5: u32 = 0x20 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_6: u32 = 0x40 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_7: u32 = 0x80 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PATT_ATTSET_Pos: u32 = 0;
pub const FMC_PATT_ATTSET_Msk: u32 = 0xFF << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET: u32 = FMC_PATT_ATTSET_Msk;
pub const FMC_PATT_ATTSET_0: u32 = 0x01 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_1: u32 = 0x02 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_2: u32 = 0x04 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_3: u32 = 0x08 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_4: u32 = 0x10 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_5: u32 = 0x20 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_6: u32 = 0x40 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_7: u32 = 0x80 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTWAIT_Pos: u32 = 8;
pub const FMC_PATT_ATTWAIT_Msk: u32 = 0xFF << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT: u32 = FMC_PATT_ATTWAIT_Msk;
pub const FMC_PATT_ATTWAIT_0: u32 = 0x01 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_1: u32 = 0x02 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_2: u32 = 0x04 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_3: u32 = 0x08 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_4: u32 = 0x10 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_5: u32 = 0x20 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_6: u32 = 0x40 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_7: u32 = 0x80 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTHOLD_Pos: u32 = 16;
pub const FMC_PATT_ATTHOLD_Msk: u32 = 0xFF << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD: u32 = FMC_PATT_ATTHOLD_Msk;
pub const FMC_PATT_ATTHOLD_0: u32 = 0x01 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_1: u32 = 0x02 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_2: u32 = 0x04 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_3: u32 = 0x08 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_4: u32 = 0x10 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_5: u32 = 0x20 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_6: u32 = 0x40 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_7: u32 = 0x80 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHIZ_Pos: u32 = 24;
pub const FMC_PATT_ATTHIZ_Msk: u32 = 0xFF << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ: u32 = FMC_PATT_ATTHIZ_Msk;
pub const FMC_PATT_ATTHIZ_0: u32 = 0x01 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_1: u32 = 0x02 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_2: u32 = 0x04 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_3: u32 = 0x08 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_4: u32 = 0x10 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_5: u32 = 0x20 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_6: u32 = 0x40 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_7: u32 = 0x80 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_ECCR_ECC_Pos: u32 = 0;
pub const FMC_ECCR_ECC_Msk: u32 = 0xFFFFFFFF << FMC_ECCR_ECC_Pos;
pub const FMC_ECCR_ECC: u32 = FMC_ECCR_ECC_Msk;
pub const GPIO_MODER_MODE0_Pos: u32 = 0;
pub const GPIO_MODER_MODE0_Msk: u32 = 0x3 << GPIO_MODER_MODE0_Pos;
pub const GPIO_MODER_MODE0: u32 = GPIO_MODER_MODE0_Msk;
pub const GPIO_MODER_MODE0_0: u32 = 0x1 << GPIO_MODER_MODE0_Pos;
pub const GPIO_MODER_MODE0_1: u32 = 0x2 << GPIO_MODER_MODE0_Pos;
pub const GPIO_MODER_MODE1_Pos: u32 = 2;
pub const GPIO_MODER_MODE1_Msk: u32 = 0x3 << GPIO_MODER_MODE1_Pos;
pub const GPIO_MODER_MODE1: u32 = GPIO_MODER_MODE1_Msk;
pub const GPIO_MODER_MODE1_0: u32 = 0x1 << GPIO_MODER_MODE1_Pos;
pub const GPIO_MODER_MODE1_1: u32 = 0x2 << GPIO_MODER_MODE1_Pos;
pub const GPIO_MODER_MODE2_Pos: u32 = 4;
pub const GPIO_MODER_MODE2_Msk: u32 = 0x3 << GPIO_MODER_MODE2_Pos;
pub const GPIO_MODER_MODE2: u32 = GPIO_MODER_MODE2_Msk;
pub const GPIO_MODER_MODE2_0: u32 = 0x1 << GPIO_MODER_MODE2_Pos;
pub const GPIO_MODER_MODE2_1: u32 = 0x2 << GPIO_MODER_MODE2_Pos;
pub const GPIO_MODER_MODE3_Pos: u32 = 6;
pub const GPIO_MODER_MODE3_Msk: u32 = 0x3 << GPIO_MODER_MODE3_Pos;
pub const GPIO_MODER_MODE3: u32 = GPIO_MODER_MODE3_Msk;
pub const GPIO_MODER_MODE3_0: u32 = 0x1 << GPIO_MODER_MODE3_Pos;
pub const GPIO_MODER_MODE3_1: u32 = 0x2 << GPIO_MODER_MODE3_Pos;
pub const GPIO_MODER_MODE4_Pos: u32 = 8;
pub const GPIO_MODER_MODE4_Msk: u32 = 0x3 << GPIO_MODER_MODE4_Pos;
pub const GPIO_MODER_MODE4: u32 = GPIO_MODER_MODE4_Msk;
pub const GPIO_MODER_MODE4_0: u32 = 0x1 << GPIO_MODER_MODE4_Pos;
pub const GPIO_MODER_MODE4_1: u32 = 0x2 << GPIO_MODER_MODE4_Pos;
pub const GPIO_MODER_MODE5_Pos: u32 = 10;
pub const GPIO_MODER_MODE5_Msk: u32 = 0x3 << GPIO_MODER_MODE5_Pos;
pub const GPIO_MODER_MODE5: u32 = GPIO_MODER_MODE5_Msk;
pub const GPIO_MODER_MODE5_0: u32 = 0x1 << GPIO_MODER_MODE5_Pos;
pub const GPIO_MODER_MODE5_1: u32 = 0x2 << GPIO_MODER_MODE5_Pos;
pub const GPIO_MODER_MODE6_Pos: u32 = 12;
pub const GPIO_MODER_MODE6_Msk: u32 = 0x3 << GPIO_MODER_MODE6_Pos;
pub const GPIO_MODER_MODE6: u32 = GPIO_MODER_MODE6_Msk;
pub const GPIO_MODER_MODE6_0: u32 = 0x1 << GPIO_MODER_MODE6_Pos;
pub const GPIO_MODER_MODE6_1: u32 = 0x2 << GPIO_MODER_MODE6_Pos;
pub const GPIO_MODER_MODE7_Pos: u32 = 14;
pub const GPIO_MODER_MODE7_Msk: u32 = 0x3 << GPIO_MODER_MODE7_Pos;
pub const GPIO_MODER_MODE7: u32 = GPIO_MODER_MODE7_Msk;
pub const GPIO_MODER_MODE7_0: u32 = 0x1 << GPIO_MODER_MODE7_Pos;
pub const GPIO_MODER_MODE7_1: u32 = 0x2 << GPIO_MODER_MODE7_Pos;
pub const GPIO_MODER_MODE8_Pos: u32 = 16;
pub const GPIO_MODER_MODE8_Msk: u32 = 0x3 << GPIO_MODER_MODE8_Pos;
pub const GPIO_MODER_MODE8: u32 = GPIO_MODER_MODE8_Msk;
pub const GPIO_MODER_MODE8_0: u32 = 0x1 << GPIO_MODER_MODE8_Pos;
pub const GPIO_MODER_MODE8_1: u32 = 0x2 << GPIO_MODER_MODE8_Pos;
pub const GPIO_MODER_MODE9_Pos: u32 = 18;
pub const GPIO_MODER_MODE9_Msk: u32 = 0x3 << GPIO_MODER_MODE9_Pos;
pub const GPIO_MODER_MODE9: u32 = GPIO_MODER_MODE9_Msk;
pub const GPIO_MODER_MODE9_0: u32 = 0x1 << GPIO_MODER_MODE9_Pos;
pub const GPIO_MODER_MODE9_1: u32 = 0x2 << GPIO_MODER_MODE9_Pos;
pub const GPIO_MODER_MODE10_Pos: u32 = 20;
pub const GPIO_MODER_MODE10_Msk: u32 = 0x3 << GPIO_MODER_MODE10_Pos;
pub const GPIO_MODER_MODE10: u32 = GPIO_MODER_MODE10_Msk;
pub const GPIO_MODER_MODE10_0: u32 = 0x1 << GPIO_MODER_MODE10_Pos;
pub const GPIO_MODER_MODE10_1: u32 = 0x2 << GPIO_MODER_MODE10_Pos;
pub const GPIO_MODER_MODE11_Pos: u32 = 22;
pub const GPIO_MODER_MODE11_Msk: u32 = 0x3 << GPIO_MODER_MODE11_Pos;
pub const GPIO_MODER_MODE11: u32 = GPIO_MODER_MODE11_Msk;
pub const GPIO_MODER_MODE11_0: u32 = 0x1 << GPIO_MODER_MODE11_Pos;
pub const GPIO_MODER_MODE11_1: u32 = 0x2 << GPIO_MODER_MODE11_Pos;
pub const GPIO_MODER_MODE12_Pos: u32 = 24;
pub const GPIO_MODER_MODE12_Msk: u32 = 0x3 << GPIO_MODER_MODE12_Pos;
pub const GPIO_MODER_MODE12: u32 = GPIO_MODER_MODE12_Msk;
pub const GPIO_MODER_MODE12_0: u32 = 0x1 << GPIO_MODER_MODE12_Pos;
pub const GPIO_MODER_MODE12_1: u32 = 0x2 << GPIO_MODER_MODE12_Pos;
pub const GPIO_MODER_MODE13_Pos: u32 = 26;
pub const GPIO_MODER_MODE13_Msk: u32 = 0x3 << GPIO_MODER_MODE13_Pos;
pub const GPIO_MODER_MODE13: u32 = GPIO_MODER_MODE13_Msk;
pub const GPIO_MODER_MODE13_0: u32 = 0x1 << GPIO_MODER_MODE13_Pos;
pub const GPIO_MODER_MODE13_1: u32 = 0x2 << GPIO_MODER_MODE13_Pos;
pub const GPIO_MODER_MODE14_Pos: u32 = 28;
pub const GPIO_MODER_MODE14_Msk: u32 = 0x3 << GPIO_MODER_MODE14_Pos;
pub const GPIO_MODER_MODE14: u32 = GPIO_MODER_MODE14_Msk;
pub const GPIO_MODER_MODE14_0: u32 = 0x1 << GPIO_MODER_MODE14_Pos;
pub const GPIO_MODER_MODE14_1: u32 = 0x2 << GPIO_MODER_MODE14_Pos;
pub const GPIO_MODER_MODE15_Pos: u32 = 30;
pub const GPIO_MODER_MODE15_Msk: u32 = 0x3 << GPIO_MODER_MODE15_Pos;
pub const GPIO_MODER_MODE15: u32 = GPIO_MODER_MODE15_Msk;
pub const GPIO_MODER_MODE15_0: u32 = 0x1 << GPIO_MODER_MODE15_Pos;
pub const GPIO_MODER_MODE15_1: u32 = 0x2 << GPIO_MODER_MODE15_Pos;
pub const GPIO_OTYPER_OT0_Pos: u32 = 0;
pub const GPIO_OTYPER_OT0_Msk: u32 = 0x1 << GPIO_OTYPER_OT0_Pos;
pub const GPIO_OTYPER_OT0: u32 = GPIO_OTYPER_OT0_Msk;
pub const GPIO_OTYPER_OT1_Pos: u32 = 1;
pub const GPIO_OTYPER_OT1_Msk: u32 = 0x1 << GPIO_OTYPER_OT1_Pos;
pub const GPIO_OTYPER_OT1: u32 = GPIO_OTYPER_OT1_Msk;
pub const GPIO_OTYPER_OT2_Pos: u32 = 2;
pub const GPIO_OTYPER_OT2_Msk: u32 = 0x1 << GPIO_OTYPER_OT2_Pos;
pub const GPIO_OTYPER_OT2: u32 = GPIO_OTYPER_OT2_Msk;
pub const GPIO_OTYPER_OT3_Pos: u32 = 3;
pub const GPIO_OTYPER_OT3_Msk: u32 = 0x1 << GPIO_OTYPER_OT3_Pos;
pub const GPIO_OTYPER_OT3: u32 = GPIO_OTYPER_OT3_Msk;
pub const GPIO_OTYPER_OT4_Pos: u32 = 4;
pub const GPIO_OTYPER_OT4_Msk: u32 = 0x1 << GPIO_OTYPER_OT4_Pos;
pub const GPIO_OTYPER_OT4: u32 = GPIO_OTYPER_OT4_Msk;
pub const GPIO_OTYPER_OT5_Pos: u32 = 5;
pub const GPIO_OTYPER_OT5_Msk: u32 = 0x1 << GPIO_OTYPER_OT5_Pos;
pub const GPIO_OTYPER_OT5: u32 = GPIO_OTYPER_OT5_Msk;
pub const GPIO_OTYPER_OT6_Pos: u32 = 6;
pub const GPIO_OTYPER_OT6_Msk: u32 = 0x1 << GPIO_OTYPER_OT6_Pos;
pub const GPIO_OTYPER_OT6: u32 = GPIO_OTYPER_OT6_Msk;
pub const GPIO_OTYPER_OT7_Pos: u32 = 7;
pub const GPIO_OTYPER_OT7_Msk: u32 = 0x1 << GPIO_OTYPER_OT7_Pos;
pub const GPIO_OTYPER_OT7: u32 = GPIO_OTYPER_OT7_Msk;
pub const GPIO_OTYPER_OT8_Pos: u32 = 8;
pub const GPIO_OTYPER_OT8_Msk: u32 = 0x1 << GPIO_OTYPER_OT8_Pos;
pub const GPIO_OTYPER_OT8: u32 = GPIO_OTYPER_OT8_Msk;
pub const GPIO_OTYPER_OT9_Pos: u32 = 9;
pub const GPIO_OTYPER_OT9_Msk: u32 = 0x1 << GPIO_OTYPER_OT9_Pos;
pub const GPIO_OTYPER_OT9: u32 = GPIO_OTYPER_OT9_Msk;
pub const GPIO_OTYPER_OT10_Pos: u32 = 10;
pub const GPIO_OTYPER_OT10_Msk: u32 = 0x1 << GPIO_OTYPER_OT10_Pos;
pub const GPIO_OTYPER_OT10: u32 = GPIO_OTYPER_OT10_Msk;
pub const GPIO_OTYPER_OT11_Pos: u32 = 11;
pub const GPIO_OTYPER_OT11_Msk: u32 = 0x1 << GPIO_OTYPER_OT11_Pos;
pub const GPIO_OTYPER_OT11: u32 = GPIO_OTYPER_OT11_Msk;
pub const GPIO_OTYPER_OT12_Pos: u32 = 12;
pub const GPIO_OTYPER_OT12_Msk: u32 = 0x1 << GPIO_OTYPER_OT12_Pos;
pub const GPIO_OTYPER_OT12: u32 = GPIO_OTYPER_OT12_Msk;
pub const GPIO_OTYPER_OT13_Pos: u32 = 13;
pub const GPIO_OTYPER_OT13_Msk: u32 = 0x1 << GPIO_OTYPER_OT13_Pos;
pub const GPIO_OTYPER_OT13: u32 = GPIO_OTYPER_OT13_Msk;
pub const GPIO_OTYPER_OT14_Pos: u32 = 14;
pub const GPIO_OTYPER_OT14_Msk: u32 = 0x1 << GPIO_OTYPER_OT14_Pos;
pub const GPIO_OTYPER_OT14: u32 = GPIO_OTYPER_OT14_Msk;
pub const GPIO_OTYPER_OT15_Pos: u32 = 15;
pub const GPIO_OTYPER_OT15_Msk: u32 = 0x1 << GPIO_OTYPER_OT15_Pos;
pub const GPIO_OTYPER_OT15: u32 = GPIO_OTYPER_OT15_Msk;
pub const GPIO_OSPEEDR_OSPEED0_Pos: u32 = 0;
pub const GPIO_OSPEEDR_OSPEED0_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED0_Pos;
pub const GPIO_OSPEEDR_OSPEED0: u32 = GPIO_OSPEEDR_OSPEED0_Msk;
pub const GPIO_OSPEEDR_OSPEED0_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED0_Pos;
pub const GPIO_OSPEEDR_OSPEED0_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED0_Pos;
pub const GPIO_OSPEEDR_OSPEED1_Pos: u32 = 2;
pub const GPIO_OSPEEDR_OSPEED1_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED1_Pos;
pub const GPIO_OSPEEDR_OSPEED1: u32 = GPIO_OSPEEDR_OSPEED1_Msk;
pub const GPIO_OSPEEDR_OSPEED1_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED1_Pos;
pub const GPIO_OSPEEDR_OSPEED1_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED1_Pos;
pub const GPIO_OSPEEDR_OSPEED2_Pos: u32 = 4;
pub const GPIO_OSPEEDR_OSPEED2_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED2_Pos;
pub const GPIO_OSPEEDR_OSPEED2: u32 = GPIO_OSPEEDR_OSPEED2_Msk;
pub const GPIO_OSPEEDR_OSPEED2_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED2_Pos;
pub const GPIO_OSPEEDR_OSPEED2_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED2_Pos;
pub const GPIO_OSPEEDR_OSPEED3_Pos: u32 = 6;
pub const GPIO_OSPEEDR_OSPEED3_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED3_Pos;
pub const GPIO_OSPEEDR_OSPEED3: u32 = GPIO_OSPEEDR_OSPEED3_Msk;
pub const GPIO_OSPEEDR_OSPEED3_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED3_Pos;
pub const GPIO_OSPEEDR_OSPEED3_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED3_Pos;
pub const GPIO_OSPEEDR_OSPEED4_Pos: u32 = 8;
pub const GPIO_OSPEEDR_OSPEED4_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED4_Pos;
pub const GPIO_OSPEEDR_OSPEED4: u32 = GPIO_OSPEEDR_OSPEED4_Msk;
pub const GPIO_OSPEEDR_OSPEED4_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED4_Pos;
pub const GPIO_OSPEEDR_OSPEED4_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED4_Pos;
pub const GPIO_OSPEEDR_OSPEED5_Pos: u32 = 10;
pub const GPIO_OSPEEDR_OSPEED5_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED5_Pos;
pub const GPIO_OSPEEDR_OSPEED5: u32 = GPIO_OSPEEDR_OSPEED5_Msk;
pub const GPIO_OSPEEDR_OSPEED5_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED5_Pos;
pub const GPIO_OSPEEDR_OSPEED5_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED5_Pos;
pub const GPIO_OSPEEDR_OSPEED6_Pos: u32 = 12;
pub const GPIO_OSPEEDR_OSPEED6_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED6_Pos;
pub const GPIO_OSPEEDR_OSPEED6: u32 = GPIO_OSPEEDR_OSPEED6_Msk;
pub const GPIO_OSPEEDR_OSPEED6_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED6_Pos;
pub const GPIO_OSPEEDR_OSPEED6_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED6_Pos;
pub const GPIO_OSPEEDR_OSPEED7_Pos: u32 = 14;
pub const GPIO_OSPEEDR_OSPEED7_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED7_Pos;
pub const GPIO_OSPEEDR_OSPEED7: u32 = GPIO_OSPEEDR_OSPEED7_Msk;
pub const GPIO_OSPEEDR_OSPEED7_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED7_Pos;
pub const GPIO_OSPEEDR_OSPEED7_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED7_Pos;
pub const GPIO_OSPEEDR_OSPEED8_Pos: u32 = 16;
pub const GPIO_OSPEEDR_OSPEED8_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED8_Pos;
pub const GPIO_OSPEEDR_OSPEED8: u32 = GPIO_OSPEEDR_OSPEED8_Msk;
pub const GPIO_OSPEEDR_OSPEED8_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED8_Pos;
pub const GPIO_OSPEEDR_OSPEED8_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED8_Pos;
pub const GPIO_OSPEEDR_OSPEED9_Pos: u32 = 18;
pub const GPIO_OSPEEDR_OSPEED9_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED9_Pos;
pub const GPIO_OSPEEDR_OSPEED9: u32 = GPIO_OSPEEDR_OSPEED9_Msk;
pub const GPIO_OSPEEDR_OSPEED9_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED9_Pos;
pub const GPIO_OSPEEDR_OSPEED9_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED9_Pos;
pub const GPIO_OSPEEDR_OSPEED10_Pos: u32 = 20;
pub const GPIO_OSPEEDR_OSPEED10_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED10_Pos;
pub const GPIO_OSPEEDR_OSPEED10: u32 = GPIO_OSPEEDR_OSPEED10_Msk;
pub const GPIO_OSPEEDR_OSPEED10_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED10_Pos;
pub const GPIO_OSPEEDR_OSPEED10_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED10_Pos;
pub const GPIO_OSPEEDR_OSPEED11_Pos: u32 = 22;
pub const GPIO_OSPEEDR_OSPEED11_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED11_Pos;
pub const GPIO_OSPEEDR_OSPEED11: u32 = GPIO_OSPEEDR_OSPEED11_Msk;
pub const GPIO_OSPEEDR_OSPEED11_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED11_Pos;
pub const GPIO_OSPEEDR_OSPEED11_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED11_Pos;
pub const GPIO_OSPEEDR_OSPEED12_Pos: u32 = 24;
pub const GPIO_OSPEEDR_OSPEED12_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED12_Pos;
pub const GPIO_OSPEEDR_OSPEED12: u32 = GPIO_OSPEEDR_OSPEED12_Msk;
pub const GPIO_OSPEEDR_OSPEED12_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED12_Pos;
pub const GPIO_OSPEEDR_OSPEED12_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED12_Pos;
pub const GPIO_OSPEEDR_OSPEED13_Pos: u32 = 26;
pub const GPIO_OSPEEDR_OSPEED13_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED13_Pos;
pub const GPIO_OSPEEDR_OSPEED13: u32 = GPIO_OSPEEDR_OSPEED13_Msk;
pub const GPIO_OSPEEDR_OSPEED13_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED13_Pos;
pub const GPIO_OSPEEDR_OSPEED13_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED13_Pos;
pub const GPIO_OSPEEDR_OSPEED14_Pos: u32 = 28;
pub const GPIO_OSPEEDR_OSPEED14_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED14_Pos;
pub const GPIO_OSPEEDR_OSPEED14: u32 = GPIO_OSPEEDR_OSPEED14_Msk;
pub const GPIO_OSPEEDR_OSPEED14_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED14_Pos;
pub const GPIO_OSPEEDR_OSPEED14_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED14_Pos;
pub const GPIO_OSPEEDR_OSPEED15_Pos: u32 = 30;
pub const GPIO_OSPEEDR_OSPEED15_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED15_Pos;
pub const GPIO_OSPEEDR_OSPEED15: u32 = GPIO_OSPEEDR_OSPEED15_Msk;
pub const GPIO_OSPEEDR_OSPEED15_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED15_Pos;
pub const GPIO_OSPEEDR_OSPEED15_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED15_Pos;
pub const GPIO_PUPDR_PUPD0_Pos: u32 = 0;
pub const GPIO_PUPDR_PUPD0_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD0_Pos;
pub const GPIO_PUPDR_PUPD0: u32 = GPIO_PUPDR_PUPD0_Msk;
pub const GPIO_PUPDR_PUPD0_0: u32 = 0x1 << GPIO_PUPDR_PUPD0_Pos;
pub const GPIO_PUPDR_PUPD0_1: u32 = 0x2 << GPIO_PUPDR_PUPD0_Pos;
pub const GPIO_PUPDR_PUPD1_Pos: u32 = 2;
pub const GPIO_PUPDR_PUPD1_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD1_Pos;
pub const GPIO_PUPDR_PUPD1: u32 = GPIO_PUPDR_PUPD1_Msk;
pub const GPIO_PUPDR_PUPD1_0: u32 = 0x1 << GPIO_PUPDR_PUPD1_Pos;
pub const GPIO_PUPDR_PUPD1_1: u32 = 0x2 << GPIO_PUPDR_PUPD1_Pos;
pub const GPIO_PUPDR_PUPD2_Pos: u32 = 4;
pub const GPIO_PUPDR_PUPD2_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD2_Pos;
pub const GPIO_PUPDR_PUPD2: u32 = GPIO_PUPDR_PUPD2_Msk;
pub const GPIO_PUPDR_PUPD2_0: u32 = 0x1 << GPIO_PUPDR_PUPD2_Pos;
pub const GPIO_PUPDR_PUPD2_1: u32 = 0x2 << GPIO_PUPDR_PUPD2_Pos;
pub const GPIO_PUPDR_PUPD3_Pos: u32 = 6;
pub const GPIO_PUPDR_PUPD3_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD3_Pos;
pub const GPIO_PUPDR_PUPD3: u32 = GPIO_PUPDR_PUPD3_Msk;
pub const GPIO_PUPDR_PUPD3_0: u32 = 0x1 << GPIO_PUPDR_PUPD3_Pos;
pub const GPIO_PUPDR_PUPD3_1: u32 = 0x2 << GPIO_PUPDR_PUPD3_Pos;
pub const GPIO_PUPDR_PUPD4_Pos: u32 = 8;
pub const GPIO_PUPDR_PUPD4_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD4_Pos;
pub const GPIO_PUPDR_PUPD4: u32 = GPIO_PUPDR_PUPD4_Msk;
pub const GPIO_PUPDR_PUPD4_0: u32 = 0x1 << GPIO_PUPDR_PUPD4_Pos;
pub const GPIO_PUPDR_PUPD4_1: u32 = 0x2 << GPIO_PUPDR_PUPD4_Pos;
pub const GPIO_PUPDR_PUPD5_Pos: u32 = 10;
pub const GPIO_PUPDR_PUPD5_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD5_Pos;
pub const GPIO_PUPDR_PUPD5: u32 = GPIO_PUPDR_PUPD5_Msk;
pub const GPIO_PUPDR_PUPD5_0: u32 = 0x1 << GPIO_PUPDR_PUPD5_Pos;
pub const GPIO_PUPDR_PUPD5_1: u32 = 0x2 << GPIO_PUPDR_PUPD5_Pos;
pub const GPIO_PUPDR_PUPD6_Pos: u32 = 12;
pub const GPIO_PUPDR_PUPD6_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD6_Pos;
pub const GPIO_PUPDR_PUPD6: u32 = GPIO_PUPDR_PUPD6_Msk;
pub const GPIO_PUPDR_PUPD6_0: u32 = 0x1 << GPIO_PUPDR_PUPD6_Pos;
pub const GPIO_PUPDR_PUPD6_1: u32 = 0x2 << GPIO_PUPDR_PUPD6_Pos;
pub const GPIO_PUPDR_PUPD7_Pos: u32 = 14;
pub const GPIO_PUPDR_PUPD7_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD7_Pos;
pub const GPIO_PUPDR_PUPD7: u32 = GPIO_PUPDR_PUPD7_Msk;
pub const GPIO_PUPDR_PUPD7_0: u32 = 0x1 << GPIO_PUPDR_PUPD7_Pos;
pub const GPIO_PUPDR_PUPD7_1: u32 = 0x2 << GPIO_PUPDR_PUPD7_Pos;
pub const GPIO_PUPDR_PUPD8_Pos: u32 = 16;
pub const GPIO_PUPDR_PUPD8_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD8_Pos;
pub const GPIO_PUPDR_PUPD8: u32 = GPIO_PUPDR_PUPD8_Msk;
pub const GPIO_PUPDR_PUPD8_0: u32 = 0x1 << GPIO_PUPDR_PUPD8_Pos;
pub const GPIO_PUPDR_PUPD8_1: u32 = 0x2 << GPIO_PUPDR_PUPD8_Pos;
pub const GPIO_PUPDR_PUPD9_Pos: u32 = 18;
pub const GPIO_PUPDR_PUPD9_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD9_Pos;
pub const GPIO_PUPDR_PUPD9: u32 = GPIO_PUPDR_PUPD9_Msk;
pub const GPIO_PUPDR_PUPD9_0: u32 = 0x1 << GPIO_PUPDR_PUPD9_Pos;
pub const GPIO_PUPDR_PUPD9_1: u32 = 0x2 << GPIO_PUPDR_PUPD9_Pos;
pub const GPIO_PUPDR_PUPD10_Pos: u32 = 20;
pub const GPIO_PUPDR_PUPD10_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD10_Pos;
pub const GPIO_PUPDR_PUPD10: u32 = GPIO_PUPDR_PUPD10_Msk;
pub const GPIO_PUPDR_PUPD10_0: u32 = 0x1 << GPIO_PUPDR_PUPD10_Pos;
pub const GPIO_PUPDR_PUPD10_1: u32 = 0x2 << GPIO_PUPDR_PUPD10_Pos;
pub const GPIO_PUPDR_PUPD11_Pos: u32 = 22;
pub const GPIO_PUPDR_PUPD11_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD11_Pos;
pub const GPIO_PUPDR_PUPD11: u32 = GPIO_PUPDR_PUPD11_Msk;
pub const GPIO_PUPDR_PUPD11_0: u32 = 0x1 << GPIO_PUPDR_PUPD11_Pos;
pub const GPIO_PUPDR_PUPD11_1: u32 = 0x2 << GPIO_PUPDR_PUPD11_Pos;
pub const GPIO_PUPDR_PUPD12_Pos: u32 = 24;
pub const GPIO_PUPDR_PUPD12_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD12_Pos;
pub const GPIO_PUPDR_PUPD12: u32 = GPIO_PUPDR_PUPD12_Msk;
pub const GPIO_PUPDR_PUPD12_0: u32 = 0x1 << GPIO_PUPDR_PUPD12_Pos;
pub const GPIO_PUPDR_PUPD12_1: u32 = 0x2 << GPIO_PUPDR_PUPD12_Pos;
pub const GPIO_PUPDR_PUPD13_Pos: u32 = 26;
pub const GPIO_PUPDR_PUPD13_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD13_Pos;
pub const GPIO_PUPDR_PUPD13: u32 = GPIO_PUPDR_PUPD13_Msk;
pub const GPIO_PUPDR_PUPD13_0: u32 = 0x1 << GPIO_PUPDR_PUPD13_Pos;
pub const GPIO_PUPDR_PUPD13_1: u32 = 0x2 << GPIO_PUPDR_PUPD13_Pos;
pub const GPIO_PUPDR_PUPD14_Pos: u32 = 28;
pub const GPIO_PUPDR_PUPD14_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD14_Pos;
pub const GPIO_PUPDR_PUPD14: u32 = GPIO_PUPDR_PUPD14_Msk;
pub const GPIO_PUPDR_PUPD14_0: u32 = 0x1 << GPIO_PUPDR_PUPD14_Pos;
pub const GPIO_PUPDR_PUPD14_1: u32 = 0x2 << GPIO_PUPDR_PUPD14_Pos;
pub const GPIO_PUPDR_PUPD15_Pos: u32 = 30;
pub const GPIO_PUPDR_PUPD15_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD15_Pos;
pub const GPIO_PUPDR_PUPD15: u32 = GPIO_PUPDR_PUPD15_Msk;
pub const GPIO_PUPDR_PUPD15_0: u32 = 0x1 << GPIO_PUPDR_PUPD15_Pos;
pub const GPIO_PUPDR_PUPD15_1: u32 = 0x2 << GPIO_PUPDR_PUPD15_Pos;
pub const GPIO_IDR_ID0_Pos: u32 = 0;
pub const GPIO_IDR_ID0_Msk: u32 = 0x1 << GPIO_IDR_ID0_Pos;
pub const GPIO_IDR_ID0: u32 = GPIO_IDR_ID0_Msk;
pub const GPIO_IDR_ID1_Pos: u32 = 1;
pub const GPIO_IDR_ID1_Msk: u32 = 0x1 << GPIO_IDR_ID1_Pos;
pub const GPIO_IDR_ID1: u32 = GPIO_IDR_ID1_Msk;
pub const GPIO_IDR_ID2_Pos: u32 = 2;
pub const GPIO_IDR_ID2_Msk: u32 = 0x1 << GPIO_IDR_ID2_Pos;
pub const GPIO_IDR_ID2: u32 = GPIO_IDR_ID2_Msk;
pub const GPIO_IDR_ID3_Pos: u32 = 3;
pub const GPIO_IDR_ID3_Msk: u32 = 0x1 << GPIO_IDR_ID3_Pos;
pub const GPIO_IDR_ID3: u32 = GPIO_IDR_ID3_Msk;
pub const GPIO_IDR_ID4_Pos: u32 = 4;
pub const GPIO_IDR_ID4_Msk: u32 = 0x1 << GPIO_IDR_ID4_Pos;
pub const GPIO_IDR_ID4: u32 = GPIO_IDR_ID4_Msk;
pub const GPIO_IDR_ID5_Pos: u32 = 5;
pub const GPIO_IDR_ID5_Msk: u32 = 0x1 << GPIO_IDR_ID5_Pos;
pub const GPIO_IDR_ID5: u32 = GPIO_IDR_ID5_Msk;
pub const GPIO_IDR_ID6_Pos: u32 = 6;
pub const GPIO_IDR_ID6_Msk: u32 = 0x1 << GPIO_IDR_ID6_Pos;
pub const GPIO_IDR_ID6: u32 = GPIO_IDR_ID6_Msk;
pub const GPIO_IDR_ID7_Pos: u32 = 7;
pub const GPIO_IDR_ID7_Msk: u32 = 0x1 << GPIO_IDR_ID7_Pos;
pub const GPIO_IDR_ID7: u32 = GPIO_IDR_ID7_Msk;
pub const GPIO_IDR_ID8_Pos: u32 = 8;
pub const GPIO_IDR_ID8_Msk: u32 = 0x1 << GPIO_IDR_ID8_Pos;
pub const GPIO_IDR_ID8: u32 = GPIO_IDR_ID8_Msk;
pub const GPIO_IDR_ID9_Pos: u32 = 9;
pub const GPIO_IDR_ID9_Msk: u32 = 0x1 << GPIO_IDR_ID9_Pos;
pub const GPIO_IDR_ID9: u32 = GPIO_IDR_ID9_Msk;
pub const GPIO_IDR_ID10_Pos: u32 = 10;
pub const GPIO_IDR_ID10_Msk: u32 = 0x1 << GPIO_IDR_ID10_Pos;
pub const GPIO_IDR_ID10: u32 = GPIO_IDR_ID10_Msk;
pub const GPIO_IDR_ID11_Pos: u32 = 11;
pub const GPIO_IDR_ID11_Msk: u32 = 0x1 << GPIO_IDR_ID11_Pos;
pub const GPIO_IDR_ID11: u32 = GPIO_IDR_ID11_Msk;
pub const GPIO_IDR_ID12_Pos: u32 = 12;
pub const GPIO_IDR_ID12_Msk: u32 = 0x1 << GPIO_IDR_ID12_Pos;
pub const GPIO_IDR_ID12: u32 = GPIO_IDR_ID12_Msk;
pub const GPIO_IDR_ID13_Pos: u32 = 13;
pub const GPIO_IDR_ID13_Msk: u32 = 0x1 << GPIO_IDR_ID13_Pos;
pub const GPIO_IDR_ID13: u32 = GPIO_IDR_ID13_Msk;
pub const GPIO_IDR_ID14_Pos: u32 = 14;
pub const GPIO_IDR_ID14_Msk: u32 = 0x1 << GPIO_IDR_ID14_Pos;
pub const GPIO_IDR_ID14: u32 = GPIO_IDR_ID14_Msk;
pub const GPIO_IDR_ID15_Pos: u32 = 15;
pub const GPIO_IDR_ID15_Msk: u32 = 0x1 << GPIO_IDR_ID15_Pos;
pub const GPIO_IDR_ID15: u32 = GPIO_IDR_ID15_Msk;
pub const GPIO_ODR_OD0_Pos: u32 = 0;
pub const GPIO_ODR_OD0_Msk: u32 = 0x1 << GPIO_ODR_OD0_Pos;
pub const GPIO_ODR_OD0: u32 = GPIO_ODR_OD0_Msk;
pub const GPIO_ODR_OD1_Pos: u32 = 1;
pub const GPIO_ODR_OD1_Msk: u32 = 0x1 << GPIO_ODR_OD1_Pos;
pub const GPIO_ODR_OD1: u32 = GPIO_ODR_OD1_Msk;
pub const GPIO_ODR_OD2_Pos: u32 = 2;
pub const GPIO_ODR_OD2_Msk: u32 = 0x1 << GPIO_ODR_OD2_Pos;
pub const GPIO_ODR_OD2: u32 = GPIO_ODR_OD2_Msk;
pub const GPIO_ODR_OD3_Pos: u32 = 3;
pub const GPIO_ODR_OD3_Msk: u32 = 0x1 << GPIO_ODR_OD3_Pos;
pub const GPIO_ODR_OD3: u32 = GPIO_ODR_OD3_Msk;
pub const GPIO_ODR_OD4_Pos: u32 = 4;
pub const GPIO_ODR_OD4_Msk: u32 = 0x1 << GPIO_ODR_OD4_Pos;
pub const GPIO_ODR_OD4: u32 = GPIO_ODR_OD4_Msk;
pub const GPIO_ODR_OD5_Pos: u32 = 5;
pub const GPIO_ODR_OD5_Msk: u32 = 0x1 << GPIO_ODR_OD5_Pos;
pub const GPIO_ODR_OD5: u32 = GPIO_ODR_OD5_Msk;
pub const GPIO_ODR_OD6_Pos: u32 = 6;
pub const GPIO_ODR_OD6_Msk: u32 = 0x1 << GPIO_ODR_OD6_Pos;
pub const GPIO_ODR_OD6: u32 = GPIO_ODR_OD6_Msk;
pub const GPIO_ODR_OD7_Pos: u32 = 7;
pub const GPIO_ODR_OD7_Msk: u32 = 0x1 << GPIO_ODR_OD7_Pos;
pub const GPIO_ODR_OD7: u32 = GPIO_ODR_OD7_Msk;
pub const GPIO_ODR_OD8_Pos: u32 = 8;
pub const GPIO_ODR_OD8_Msk: u32 = 0x1 << GPIO_ODR_OD8_Pos;
pub const GPIO_ODR_OD8: u32 = GPIO_ODR_OD8_Msk;
pub const GPIO_ODR_OD9_Pos: u32 = 9;
pub const GPIO_ODR_OD9_Msk: u32 = 0x1 << GPIO_ODR_OD9_Pos;
pub const GPIO_ODR_OD9: u32 = GPIO_ODR_OD9_Msk;
pub const GPIO_ODR_OD10_Pos: u32 = 10;
pub const GPIO_ODR_OD10_Msk: u32 = 0x1 << GPIO_ODR_OD10_Pos;
pub const GPIO_ODR_OD10: u32 = GPIO_ODR_OD10_Msk;
pub const GPIO_ODR_OD11_Pos: u32 = 11;
pub const GPIO_ODR_OD11_Msk: u32 = 0x1 << GPIO_ODR_OD11_Pos;
pub const GPIO_ODR_OD11: u32 = GPIO_ODR_OD11_Msk;
pub const GPIO_ODR_OD12_Pos: u32 = 12;
pub const GPIO_ODR_OD12_Msk: u32 = 0x1 << GPIO_ODR_OD12_Pos;
pub const GPIO_ODR_OD12: u32 = GPIO_ODR_OD12_Msk;
pub const GPIO_ODR_OD13_Pos: u32 = 13;
pub const GPIO_ODR_OD13_Msk: u32 = 0x1 << GPIO_ODR_OD13_Pos;
pub const GPIO_ODR_OD13: u32 = GPIO_ODR_OD13_Msk;
pub const GPIO_ODR_OD14_Pos: u32 = 14;
pub const GPIO_ODR_OD14_Msk: u32 = 0x1 << GPIO_ODR_OD14_Pos;
pub const GPIO_ODR_OD14: u32 = GPIO_ODR_OD14_Msk;
pub const GPIO_ODR_OD15_Pos: u32 = 15;
pub const GPIO_ODR_OD15_Msk: u32 = 0x1 << GPIO_ODR_OD15_Pos;
pub const GPIO_ODR_OD15: u32 = GPIO_ODR_OD15_Msk;
pub const GPIO_BSRR_BS0_Pos: u32 = 0;
pub const GPIO_BSRR_BS0_Msk: u32 = 0x1 << GPIO_BSRR_BS0_Pos;
pub const GPIO_BSRR_BS0: u32 = GPIO_BSRR_BS0_Msk;
pub const GPIO_BSRR_BS1_Pos: u32 = 1;
pub const GPIO_BSRR_BS1_Msk: u32 = 0x1 << GPIO_BSRR_BS1_Pos;
pub const GPIO_BSRR_BS1: u32 = GPIO_BSRR_BS1_Msk;
pub const GPIO_BSRR_BS2_Pos: u32 = 2;
pub const GPIO_BSRR_BS2_Msk: u32 = 0x1 << GPIO_BSRR_BS2_Pos;
pub const GPIO_BSRR_BS2: u32 = GPIO_BSRR_BS2_Msk;
pub const GPIO_BSRR_BS3_Pos: u32 = 3;
pub const GPIO_BSRR_BS3_Msk: u32 = 0x1 << GPIO_BSRR_BS3_Pos;
pub const GPIO_BSRR_BS3: u32 = GPIO_BSRR_BS3_Msk;
pub const GPIO_BSRR_BS4_Pos: u32 = 4;
pub const GPIO_BSRR_BS4_Msk: u32 = 0x1 << GPIO_BSRR_BS4_Pos;
pub const GPIO_BSRR_BS4: u32 = GPIO_BSRR_BS4_Msk;
pub const GPIO_BSRR_BS5_Pos: u32 = 5;
pub const GPIO_BSRR_BS5_Msk: u32 = 0x1 << GPIO_BSRR_BS5_Pos;
pub const GPIO_BSRR_BS5: u32 = GPIO_BSRR_BS5_Msk;
pub const GPIO_BSRR_BS6_Pos: u32 = 6;
pub const GPIO_BSRR_BS6_Msk: u32 = 0x1 << GPIO_BSRR_BS6_Pos;
pub const GPIO_BSRR_BS6: u32 = GPIO_BSRR_BS6_Msk;
pub const GPIO_BSRR_BS7_Pos: u32 = 7;
pub const GPIO_BSRR_BS7_Msk: u32 = 0x1 << GPIO_BSRR_BS7_Pos;
pub const GPIO_BSRR_BS7: u32 = GPIO_BSRR_BS7_Msk;
pub const GPIO_BSRR_BS8_Pos: u32 = 8;
pub const GPIO_BSRR_BS8_Msk: u32 = 0x1 << GPIO_BSRR_BS8_Pos;
pub const GPIO_BSRR_BS8: u32 = GPIO_BSRR_BS8_Msk;
pub const GPIO_BSRR_BS9_Pos: u32 = 9;
pub const GPIO_BSRR_BS9_Msk: u32 = 0x1 << GPIO_BSRR_BS9_Pos;
pub const GPIO_BSRR_BS9: u32 = GPIO_BSRR_BS9_Msk;
pub const GPIO_BSRR_BS10_Pos: u32 = 10;
pub const GPIO_BSRR_BS10_Msk: u32 = 0x1 << GPIO_BSRR_BS10_Pos;
pub const GPIO_BSRR_BS10: u32 = GPIO_BSRR_BS10_Msk;
pub const GPIO_BSRR_BS11_Pos: u32 = 11;
pub const GPIO_BSRR_BS11_Msk: u32 = 0x1 << GPIO_BSRR_BS11_Pos;
pub const GPIO_BSRR_BS11: u32 = GPIO_BSRR_BS11_Msk;
pub const GPIO_BSRR_BS12_Pos: u32 = 12;
pub const GPIO_BSRR_BS12_Msk: u32 = 0x1 << GPIO_BSRR_BS12_Pos;
pub const GPIO_BSRR_BS12: u32 = GPIO_BSRR_BS12_Msk;
pub const GPIO_BSRR_BS13_Pos: u32 = 13;
pub const GPIO_BSRR_BS13_Msk: u32 = 0x1 << GPIO_BSRR_BS13_Pos;
pub const GPIO_BSRR_BS13: u32 = GPIO_BSRR_BS13_Msk;
pub const GPIO_BSRR_BS14_Pos: u32 = 14;
pub const GPIO_BSRR_BS14_Msk: u32 = 0x1 << GPIO_BSRR_BS14_Pos;
pub const GPIO_BSRR_BS14: u32 = GPIO_BSRR_BS14_Msk;
pub const GPIO_BSRR_BS15_Pos: u32 = 15;
pub const GPIO_BSRR_BS15_Msk: u32 = 0x1 << GPIO_BSRR_BS15_Pos;
pub const GPIO_BSRR_BS15: u32 = GPIO_BSRR_BS15_Msk;
pub const GPIO_BSRR_BR0_Pos: u32 = 16;
pub const GPIO_BSRR_BR0_Msk: u32 = 0x1 << GPIO_BSRR_BR0_Pos;
pub const GPIO_BSRR_BR0: u32 = GPIO_BSRR_BR0_Msk;
pub const GPIO_BSRR_BR1_Pos: u32 = 17;
pub const GPIO_BSRR_BR1_Msk: u32 = 0x1 << GPIO_BSRR_BR1_Pos;
pub const GPIO_BSRR_BR1: u32 = GPIO_BSRR_BR1_Msk;
pub const GPIO_BSRR_BR2_Pos: u32 = 18;
pub const GPIO_BSRR_BR2_Msk: u32 = 0x1 << GPIO_BSRR_BR2_Pos;
pub const GPIO_BSRR_BR2: u32 = GPIO_BSRR_BR2_Msk;
pub const GPIO_BSRR_BR3_Pos: u32 = 19;
pub const GPIO_BSRR_BR3_Msk: u32 = 0x1 << GPIO_BSRR_BR3_Pos;
pub const GPIO_BSRR_BR3: u32 = GPIO_BSRR_BR3_Msk;
pub const GPIO_BSRR_BR4_Pos: u32 = 20;
pub const GPIO_BSRR_BR4_Msk: u32 = 0x1 << GPIO_BSRR_BR4_Pos;
pub const GPIO_BSRR_BR4: u32 = GPIO_BSRR_BR4_Msk;
pub const GPIO_BSRR_BR5_Pos: u32 = 21;
pub const GPIO_BSRR_BR5_Msk: u32 = 0x1 << GPIO_BSRR_BR5_Pos;
pub const GPIO_BSRR_BR5: u32 = GPIO_BSRR_BR5_Msk;
pub const GPIO_BSRR_BR6_Pos: u32 = 22;
pub const GPIO_BSRR_BR6_Msk: u32 = 0x1 << GPIO_BSRR_BR6_Pos;
pub const GPIO_BSRR_BR6: u32 = GPIO_BSRR_BR6_Msk;
pub const GPIO_BSRR_BR7_Pos: u32 = 23;
pub const GPIO_BSRR_BR7_Msk: u32 = 0x1 << GPIO_BSRR_BR7_Pos;
pub const GPIO_BSRR_BR7: u32 = GPIO_BSRR_BR7_Msk;
pub const GPIO_BSRR_BR8_Pos: u32 = 24;
pub const GPIO_BSRR_BR8_Msk: u32 = 0x1 << GPIO_BSRR_BR8_Pos;
pub const GPIO_BSRR_BR8: u32 = GPIO_BSRR_BR8_Msk;
pub const GPIO_BSRR_BR9_Pos: u32 = 25;
pub const GPIO_BSRR_BR9_Msk: u32 = 0x1 << GPIO_BSRR_BR9_Pos;
pub const GPIO_BSRR_BR9: u32 = GPIO_BSRR_BR9_Msk;
pub const GPIO_BSRR_BR10_Pos: u32 = 26;
pub const GPIO_BSRR_BR10_Msk: u32 = 0x1 << GPIO_BSRR_BR10_Pos;
pub const GPIO_BSRR_BR10: u32 = GPIO_BSRR_BR10_Msk;
pub const GPIO_BSRR_BR11_Pos: u32 = 27;
pub const GPIO_BSRR_BR11_Msk: u32 = 0x1 << GPIO_BSRR_BR11_Pos;
pub const GPIO_BSRR_BR11: u32 = GPIO_BSRR_BR11_Msk;
pub const GPIO_BSRR_BR12_Pos: u32 = 28;
pub const GPIO_BSRR_BR12_Msk: u32 = 0x1 << GPIO_BSRR_BR12_Pos;
pub const GPIO_BSRR_BR12: u32 = GPIO_BSRR_BR12_Msk;
pub const GPIO_BSRR_BR13_Pos: u32 = 29;
pub const GPIO_BSRR_BR13_Msk: u32 = 0x1 << GPIO_BSRR_BR13_Pos;
pub const GPIO_BSRR_BR13: u32 = GPIO_BSRR_BR13_Msk;
pub const GPIO_BSRR_BR14_Pos: u32 = 30;
pub const GPIO_BSRR_BR14_Msk: u32 = 0x1 << GPIO_BSRR_BR14_Pos;
pub const GPIO_BSRR_BR14: u32 = GPIO_BSRR_BR14_Msk;
pub const GPIO_BSRR_BR15_Pos: u32 = 31;
pub const GPIO_BSRR_BR15_Msk: u32 = 0x1 << GPIO_BSRR_BR15_Pos;
pub const GPIO_BSRR_BR15: u32 = GPIO_BSRR_BR15_Msk;
pub const GPIO_LCKR_LCK0_Pos: u32 = 0;
pub const GPIO_LCKR_LCK0_Msk: u32 = 0x1 << GPIO_LCKR_LCK0_Pos;
pub const GPIO_LCKR_LCK0: u32 = GPIO_LCKR_LCK0_Msk;
pub const GPIO_LCKR_LCK1_Pos: u32 = 1;
pub const GPIO_LCKR_LCK1_Msk: u32 = 0x1 << GPIO_LCKR_LCK1_Pos;
pub const GPIO_LCKR_LCK1: u32 = GPIO_LCKR_LCK1_Msk;
pub const GPIO_LCKR_LCK2_Pos: u32 = 2;
pub const GPIO_LCKR_LCK2_Msk: u32 = 0x1 << GPIO_LCKR_LCK2_Pos;
pub const GPIO_LCKR_LCK2: u32 = GPIO_LCKR_LCK2_Msk;
pub const GPIO_LCKR_LCK3_Pos: u32 = 3;
pub const GPIO_LCKR_LCK3_Msk: u32 = 0x1 << GPIO_LCKR_LCK3_Pos;
pub const GPIO_LCKR_LCK3: u32 = GPIO_LCKR_LCK3_Msk;
pub const GPIO_LCKR_LCK4_Pos: u32 = 4;
pub const GPIO_LCKR_LCK4_Msk: u32 = 0x1 << GPIO_LCKR_LCK4_Pos;
pub const GPIO_LCKR_LCK4: u32 = GPIO_LCKR_LCK4_Msk;
pub const GPIO_LCKR_LCK5_Pos: u32 = 5;
pub const GPIO_LCKR_LCK5_Msk: u32 = 0x1 << GPIO_LCKR_LCK5_Pos;
pub const GPIO_LCKR_LCK5: u32 = GPIO_LCKR_LCK5_Msk;
pub const GPIO_LCKR_LCK6_Pos: u32 = 6;
pub const GPIO_LCKR_LCK6_Msk: u32 = 0x1 << GPIO_LCKR_LCK6_Pos;
pub const GPIO_LCKR_LCK6: u32 = GPIO_LCKR_LCK6_Msk;
pub const GPIO_LCKR_LCK7_Pos: u32 = 7;
pub const GPIO_LCKR_LCK7_Msk: u32 = 0x1 << GPIO_LCKR_LCK7_Pos;
pub const GPIO_LCKR_LCK7: u32 = GPIO_LCKR_LCK7_Msk;
pub const GPIO_LCKR_LCK8_Pos: u32 = 8;
pub const GPIO_LCKR_LCK8_Msk: u32 = 0x1 << GPIO_LCKR_LCK8_Pos;
pub const GPIO_LCKR_LCK8: u32 = GPIO_LCKR_LCK8_Msk;
pub const GPIO_LCKR_LCK9_Pos: u32 = 9;
pub const GPIO_LCKR_LCK9_Msk: u32 = 0x1 << GPIO_LCKR_LCK9_Pos;
pub const GPIO_LCKR_LCK9: u32 = GPIO_LCKR_LCK9_Msk;
pub const GPIO_LCKR_LCK10_Pos: u32 = 10;
pub const GPIO_LCKR_LCK10_Msk: u32 = 0x1 << GPIO_LCKR_LCK10_Pos;
pub const GPIO_LCKR_LCK10: u32 = GPIO_LCKR_LCK10_Msk;
pub const GPIO_LCKR_LCK11_Pos: u32 = 11;
pub const GPIO_LCKR_LCK11_Msk: u32 = 0x1 << GPIO_LCKR_LCK11_Pos;
pub const GPIO_LCKR_LCK11: u32 = GPIO_LCKR_LCK11_Msk;
pub const GPIO_LCKR_LCK12_Pos: u32 = 12;
pub const GPIO_LCKR_LCK12_Msk: u32 = 0x1 << GPIO_LCKR_LCK12_Pos;
pub const GPIO_LCKR_LCK12: u32 = GPIO_LCKR_LCK12_Msk;
pub const GPIO_LCKR_LCK13_Pos: u32 = 13;
pub const GPIO_LCKR_LCK13_Msk: u32 = 0x1 << GPIO_LCKR_LCK13_Pos;
pub const GPIO_LCKR_LCK13: u32 = GPIO_LCKR_LCK13_Msk;
pub const GPIO_LCKR_LCK14_Pos: u32 = 14;
pub const GPIO_LCKR_LCK14_Msk: u32 = 0x1 << GPIO_LCKR_LCK14_Pos;
pub const GPIO_LCKR_LCK14: u32 = GPIO_LCKR_LCK14_Msk;
pub const GPIO_LCKR_LCK15_Pos: u32 = 15;
pub const GPIO_LCKR_LCK15_Msk: u32 = 0x1 << GPIO_LCKR_LCK15_Pos;
pub const GPIO_LCKR_LCK15: u32 = GPIO_LCKR_LCK15_Msk;
pub const GPIO_LCKR_LCKK_Pos: u32 = 16;
pub const GPIO_LCKR_LCKK_Msk: u32 = 0x1 << GPIO_LCKR_LCKK_Pos;
pub const GPIO_LCKR_LCKK: u32 = GPIO_LCKR_LCKK_Msk;
pub const GPIO_AFRL_AFSEL0_Pos: u32 = 0;
pub const GPIO_AFRL_AFSEL0_Msk: u32 = 0xF << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0: u32 = GPIO_AFRL_AFSEL0_Msk;
pub const GPIO_AFRL_AFSEL0_0: u32 = 0x1 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0_1: u32 = 0x2 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0_2: u32 = 0x4 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0_3: u32 = 0x8 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL1_Pos: u32 = 4;
pub const GPIO_AFRL_AFSEL1_Msk: u32 = 0xF << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1: u32 = GPIO_AFRL_AFSEL1_Msk;
pub const GPIO_AFRL_AFSEL1_0: u32 = 0x1 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1_1: u32 = 0x2 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1_2: u32 = 0x4 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1_3: u32 = 0x8 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL2_Pos: u32 = 8;
pub const GPIO_AFRL_AFSEL2_Msk: u32 = 0xF << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2: u32 = GPIO_AFRL_AFSEL2_Msk;
pub const GPIO_AFRL_AFSEL2_0: u32 = 0x1 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2_1: u32 = 0x2 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2_2: u32 = 0x4 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2_3: u32 = 0x8 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL3_Pos: u32 = 12;
pub const GPIO_AFRL_AFSEL3_Msk: u32 = 0xF << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3: u32 = GPIO_AFRL_AFSEL3_Msk;
pub const GPIO_AFRL_AFSEL3_0: u32 = 0x1 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3_1: u32 = 0x2 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3_2: u32 = 0x4 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3_3: u32 = 0x8 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL4_Pos: u32 = 16;
pub const GPIO_AFRL_AFSEL4_Msk: u32 = 0xF << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4: u32 = GPIO_AFRL_AFSEL4_Msk;
pub const GPIO_AFRL_AFSEL4_0: u32 = 0x1 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4_1: u32 = 0x2 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4_2: u32 = 0x4 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4_3: u32 = 0x8 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL5_Pos: u32 = 20;
pub const GPIO_AFRL_AFSEL5_Msk: u32 = 0xF << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5: u32 = GPIO_AFRL_AFSEL5_Msk;
pub const GPIO_AFRL_AFSEL5_0: u32 = 0x1 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5_1: u32 = 0x2 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5_2: u32 = 0x4 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5_3: u32 = 0x8 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL6_Pos: u32 = 24;
pub const GPIO_AFRL_AFSEL6_Msk: u32 = 0xF << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6: u32 = GPIO_AFRL_AFSEL6_Msk;
pub const GPIO_AFRL_AFSEL6_0: u32 = 0x1 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6_1: u32 = 0x2 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6_2: u32 = 0x4 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6_3: u32 = 0x8 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL7_Pos: u32 = 28;
pub const GPIO_AFRL_AFSEL7_Msk: u32 = 0xF << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7: u32 = GPIO_AFRL_AFSEL7_Msk;
pub const GPIO_AFRL_AFSEL7_0: u32 = 0x1 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7_1: u32 = 0x2 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7_2: u32 = 0x4 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7_3: u32 = 0x8 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRH_AFSEL8_Pos: u32 = 0;
pub const GPIO_AFRH_AFSEL8_Msk: u32 = 0xF << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8: u32 = GPIO_AFRH_AFSEL8_Msk;
pub const GPIO_AFRH_AFSEL8_0: u32 = 0x1 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8_1: u32 = 0x2 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8_2: u32 = 0x4 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8_3: u32 = 0x8 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL9_Pos: u32 = 4;
pub const GPIO_AFRH_AFSEL9_Msk: u32 = 0xF << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9: u32 = GPIO_AFRH_AFSEL9_Msk;
pub const GPIO_AFRH_AFSEL9_0: u32 = 0x1 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9_1: u32 = 0x2 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9_2: u32 = 0x4 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9_3: u32 = 0x8 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL10_Pos: u32 = 8;
pub const GPIO_AFRH_AFSEL10_Msk: u32 = 0xF << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10: u32 = GPIO_AFRH_AFSEL10_Msk;
pub const GPIO_AFRH_AFSEL10_0: u32 = 0x1 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10_1: u32 = 0x2 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10_2: u32 = 0x4 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10_3: u32 = 0x8 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL11_Pos: u32 = 12;
pub const GPIO_AFRH_AFSEL11_Msk: u32 = 0xF << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11: u32 = GPIO_AFRH_AFSEL11_Msk;
pub const GPIO_AFRH_AFSEL11_0: u32 = 0x1 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11_1: u32 = 0x2 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11_2: u32 = 0x4 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11_3: u32 = 0x8 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL12_Pos: u32 = 16;
pub const GPIO_AFRH_AFSEL12_Msk: u32 = 0xF << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12: u32 = GPIO_AFRH_AFSEL12_Msk;
pub const GPIO_AFRH_AFSEL12_0: u32 = 0x1 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12_1: u32 = 0x2 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12_2: u32 = 0x4 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12_3: u32 = 0x8 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL13_Pos: u32 = 20;
pub const GPIO_AFRH_AFSEL13_Msk: u32 = 0xF << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13: u32 = GPIO_AFRH_AFSEL13_Msk;
pub const GPIO_AFRH_AFSEL13_0: u32 = 0x1 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13_1: u32 = 0x2 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13_2: u32 = 0x4 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13_3: u32 = 0x8 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL14_Pos: u32 = 24;
pub const GPIO_AFRH_AFSEL14_Msk: u32 = 0xF << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14: u32 = GPIO_AFRH_AFSEL14_Msk;
pub const GPIO_AFRH_AFSEL14_0: u32 = 0x1 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14_1: u32 = 0x2 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14_2: u32 = 0x4 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14_3: u32 = 0x8 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL15_Pos: u32 = 28;
pub const GPIO_AFRH_AFSEL15_Msk: u32 = 0xF << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15: u32 = GPIO_AFRH_AFSEL15_Msk;
pub const GPIO_AFRH_AFSEL15_0: u32 = 0x1 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15_1: u32 = 0x2 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15_2: u32 = 0x4 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15_3: u32 = 0x8 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_BRR_BR0_Pos: u32 = 0;
pub const GPIO_BRR_BR0_Msk: u32 = 0x1 << GPIO_BRR_BR0_Pos;
pub const GPIO_BRR_BR0: u32 = GPIO_BRR_BR0_Msk;
pub const GPIO_BRR_BR1_Pos: u32 = 1;
pub const GPIO_BRR_BR1_Msk: u32 = 0x1 << GPIO_BRR_BR1_Pos;
pub const GPIO_BRR_BR1: u32 = GPIO_BRR_BR1_Msk;
pub const GPIO_BRR_BR2_Pos: u32 = 2;
pub const GPIO_BRR_BR2_Msk: u32 = 0x1 << GPIO_BRR_BR2_Pos;
pub const GPIO_BRR_BR2: u32 = GPIO_BRR_BR2_Msk;
pub const GPIO_BRR_BR3_Pos: u32 = 3;
pub const GPIO_BRR_BR3_Msk: u32 = 0x1 << GPIO_BRR_BR3_Pos;
pub const GPIO_BRR_BR3: u32 = GPIO_BRR_BR3_Msk;
pub const GPIO_BRR_BR4_Pos: u32 = 4;
pub const GPIO_BRR_BR4_Msk: u32 = 0x1 << GPIO_BRR_BR4_Pos;
pub const GPIO_BRR_BR4: u32 = GPIO_BRR_BR4_Msk;
pub const GPIO_BRR_BR5_Pos: u32 = 5;
pub const GPIO_BRR_BR5_Msk: u32 = 0x1 << GPIO_BRR_BR5_Pos;
pub const GPIO_BRR_BR5: u32 = GPIO_BRR_BR5_Msk;
pub const GPIO_BRR_BR6_Pos: u32 = 6;
pub const GPIO_BRR_BR6_Msk: u32 = 0x1 << GPIO_BRR_BR6_Pos;
pub const GPIO_BRR_BR6: u32 = GPIO_BRR_BR6_Msk;
pub const GPIO_BRR_BR7_Pos: u32 = 7;
pub const GPIO_BRR_BR7_Msk: u32 = 0x1 << GPIO_BRR_BR7_Pos;
pub const GPIO_BRR_BR7: u32 = GPIO_BRR_BR7_Msk;
pub const GPIO_BRR_BR8_Pos: u32 = 8;
pub const GPIO_BRR_BR8_Msk: u32 = 0x1 << GPIO_BRR_BR8_Pos;
pub const GPIO_BRR_BR8: u32 = GPIO_BRR_BR8_Msk;
pub const GPIO_BRR_BR9_Pos: u32 = 9;
pub const GPIO_BRR_BR9_Msk: u32 = 0x1 << GPIO_BRR_BR9_Pos;
pub const GPIO_BRR_BR9: u32 = GPIO_BRR_BR9_Msk;
pub const GPIO_BRR_BR10_Pos: u32 = 10;
pub const GPIO_BRR_BR10_Msk: u32 = 0x1 << GPIO_BRR_BR10_Pos;
pub const GPIO_BRR_BR10: u32 = GPIO_BRR_BR10_Msk;
pub const GPIO_BRR_BR11_Pos: u32 = 11;
pub const GPIO_BRR_BR11_Msk: u32 = 0x1 << GPIO_BRR_BR11_Pos;
pub const GPIO_BRR_BR11: u32 = GPIO_BRR_BR11_Msk;
pub const GPIO_BRR_BR12_Pos: u32 = 12;
pub const GPIO_BRR_BR12_Msk: u32 = 0x1 << GPIO_BRR_BR12_Pos;
pub const GPIO_BRR_BR12: u32 = GPIO_BRR_BR12_Msk;
pub const GPIO_BRR_BR13_Pos: u32 = 13;
pub const GPIO_BRR_BR13_Msk: u32 = 0x1 << GPIO_BRR_BR13_Pos;
pub const GPIO_BRR_BR13: u32 = GPIO_BRR_BR13_Msk;
pub const GPIO_BRR_BR14_Pos: u32 = 14;
pub const GPIO_BRR_BR14_Msk: u32 = 0x1 << GPIO_BRR_BR14_Pos;
pub const GPIO_BRR_BR14: u32 = GPIO_BRR_BR14_Msk;
pub const GPIO_BRR_BR15_Pos: u32 = 15;
pub const GPIO_BRR_BR15_Msk: u32 = 0x1 << GPIO_BRR_BR15_Pos;
pub const GPIO_BRR_BR15: u32 = GPIO_BRR_BR15_Msk;
pub const GPIO_SECCFGR_SEC0_Pos: u32 = 0;
pub const GPIO_SECCFGR_SEC0_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC0_Pos;
pub const GPIO_SECCFGR_SEC0: u32 = GPIO_SECCFGR_SEC0_Msk;
pub const GPIO_SECCFGR_SEC1_Pos: u32 = 1;
pub const GPIO_SECCFGR_SEC1_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC1_Pos;
pub const GPIO_SECCFGR_SEC1: u32 = GPIO_SECCFGR_SEC1_Msk;
pub const GPIO_SECCFGR_SEC2_Pos: u32 = 2;
pub const GPIO_SECCFGR_SEC2_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC2_Pos;
pub const GPIO_SECCFGR_SEC2: u32 = GPIO_SECCFGR_SEC2_Msk;
pub const GPIO_SECCFGR_SEC3_Pos: u32 = 3;
pub const GPIO_SECCFGR_SEC3_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC3_Pos;
pub const GPIO_SECCFGR_SEC3: u32 = GPIO_SECCFGR_SEC3_Msk;
pub const GPIO_SECCFGR_SEC4_Pos: u32 = 4;
pub const GPIO_SECCFGR_SEC4_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC4_Pos;
pub const GPIO_SECCFGR_SEC4: u32 = GPIO_SECCFGR_SEC4_Msk;
pub const GPIO_SECCFGR_SEC5_Pos: u32 = 5;
pub const GPIO_SECCFGR_SEC5_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC5_Pos;
pub const GPIO_SECCFGR_SEC5: u32 = GPIO_SECCFGR_SEC5_Msk;
pub const GPIO_SECCFGR_SEC6_Pos: u32 = 6;
pub const GPIO_SECCFGR_SEC6_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC6_Pos;
pub const GPIO_SECCFGR_SEC6: u32 = GPIO_SECCFGR_SEC6_Msk;
pub const GPIO_SECCFGR_SEC7_Pos: u32 = 7;
pub const GPIO_SECCFGR_SEC7_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC7_Pos;
pub const GPIO_SECCFGR_SEC7: u32 = GPIO_SECCFGR_SEC7_Msk;
pub const GPIO_SECCFGR_SEC8_Pos: u32 = 8;
pub const GPIO_SECCFGR_SEC8_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC8_Pos;
pub const GPIO_SECCFGR_SEC8: u32 = GPIO_SECCFGR_SEC8_Msk;
pub const GPIO_SECCFGR_SEC9_Pos: u32 = 9;
pub const GPIO_SECCFGR_SEC9_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC9_Pos;
pub const GPIO_SECCFGR_SEC9: u32 = GPIO_SECCFGR_SEC9_Msk;
pub const GPIO_SECCFGR_SEC10_Pos: u32 = 10;
pub const GPIO_SECCFGR_SEC10_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC10_Pos;
pub const GPIO_SECCFGR_SEC10: u32 = GPIO_SECCFGR_SEC10_Msk;
pub const GPIO_SECCFGR_SEC11_Pos: u32 = 11;
pub const GPIO_SECCFGR_SEC11_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC11_Pos;
pub const GPIO_SECCFGR_SEC11: u32 = GPIO_SECCFGR_SEC11_Msk;
pub const GPIO_SECCFGR_SEC12_Pos: u32 = 12;
pub const GPIO_SECCFGR_SEC12_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC12_Pos;
pub const GPIO_SECCFGR_SEC12: u32 = GPIO_SECCFGR_SEC12_Msk;
pub const GPIO_SECCFGR_SEC13_Pos: u32 = 13;
pub const GPIO_SECCFGR_SEC13_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC13_Pos;
pub const GPIO_SECCFGR_SEC13: u32 = GPIO_SECCFGR_SEC13_Msk;
pub const GPIO_SECCFGR_SEC14_Pos: u32 = 14;
pub const GPIO_SECCFGR_SEC14_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC14_Pos;
pub const GPIO_SECCFGR_SEC14: u32 = GPIO_SECCFGR_SEC14_Msk;
pub const GPIO_SECCFGR_SEC15_Pos: u32 = 15;
pub const GPIO_SECCFGR_SEC15_Msk: u32 = 0x1 << GPIO_SECCFGR_SEC15_Pos;
pub const GPIO_SECCFGR_SEC15: u32 = GPIO_SECCFGR_SEC15_Msk;
pub const HASH_CR_INIT_Pos: u32 = 2;
pub const HASH_CR_INIT_Msk: u32 = 0x1 << HASH_CR_INIT_Pos;
pub const HASH_CR_INIT: u32 = HASH_CR_INIT_Msk;
pub const HASH_CR_DMAE_Pos: u32 = 3;
pub const HASH_CR_DMAE_Msk: u32 = 0x1 << HASH_CR_DMAE_Pos;
pub const HASH_CR_DMAE: u32 = HASH_CR_DMAE_Msk;
pub const HASH_CR_DATATYPE_Pos: u32 = 4;
pub const HASH_CR_DATATYPE_Msk: u32 = 0x3 << HASH_CR_DATATYPE_Pos;
pub const HASH_CR_DATATYPE: u32 = HASH_CR_DATATYPE_Msk;
pub const HASH_CR_DATATYPE_0: u32 = 0x1 << HASH_CR_DATATYPE_Pos;
pub const HASH_CR_DATATYPE_1: u32 = 0x2 << HASH_CR_DATATYPE_Pos;
pub const HASH_CR_MODE_Pos: u32 = 6;
pub const HASH_CR_MODE_Msk: u32 = 0x1 << HASH_CR_MODE_Pos;
pub const HASH_CR_MODE: u32 = HASH_CR_MODE_Msk;
pub const HASH_CR_ALGO_Pos: u32 = 7;
pub const HASH_CR_ALGO_Msk: u32 = 0x801 << HASH_CR_ALGO_Pos;
pub const HASH_CR_ALGO: u32 = HASH_CR_ALGO_Msk;
pub const HASH_CR_ALGO_0: u32 = 0x001 << HASH_CR_ALGO_Pos;
pub const HASH_CR_ALGO_1: u32 = 0x800 << HASH_CR_ALGO_Pos;
pub const HASH_CR_NBW_Pos: u32 = 8;
pub const HASH_CR_NBW_Msk: u32 = 0xF << HASH_CR_NBW_Pos;
pub const HASH_CR_NBW: u32 = HASH_CR_NBW_Msk;
pub const HASH_CR_NBW_0: u32 = 0x1 << HASH_CR_NBW_Pos;
pub const HASH_CR_NBW_1: u32 = 0x2 << HASH_CR_NBW_Pos;
pub const HASH_CR_NBW_2: u32 = 0x4 << HASH_CR_NBW_Pos;
pub const HASH_CR_NBW_3: u32 = 0x8 << HASH_CR_NBW_Pos;
pub const HASH_CR_DINNE_Pos: u32 = 12;
pub const HASH_CR_DINNE_Msk: u32 = 0x1 << HASH_CR_DINNE_Pos;
pub const HASH_CR_DINNE: u32 = HASH_CR_DINNE_Msk;
pub const HASH_CR_MDMAT_Pos: u32 = 13;
pub const HASH_CR_MDMAT_Msk: u32 = 0x1 << HASH_CR_MDMAT_Pos;
pub const HASH_CR_MDMAT: u32 = HASH_CR_MDMAT_Msk;
pub const HASH_CR_LKEY_Pos: u32 = 16;
pub const HASH_CR_LKEY_Msk: u32 = 0x1 << HASH_CR_LKEY_Pos;
pub const HASH_CR_LKEY: u32 = HASH_CR_LKEY_Msk;
pub const HASH_STR_NBLW_Pos: u32 = 0;
pub const HASH_STR_NBLW_Msk: u32 = 0x1F << HASH_STR_NBLW_Pos;
pub const HASH_STR_NBLW: u32 = HASH_STR_NBLW_Msk;
pub const HASH_STR_NBLW_0: u32 = 0x01 << HASH_STR_NBLW_Pos;
pub const HASH_STR_NBLW_1: u32 = 0x02 << HASH_STR_NBLW_Pos;
pub const HASH_STR_NBLW_2: u32 = 0x04 << HASH_STR_NBLW_Pos;
pub const HASH_STR_NBLW_3: u32 = 0x08 << HASH_STR_NBLW_Pos;
pub const HASH_STR_NBLW_4: u32 = 0x10 << HASH_STR_NBLW_Pos;
pub const HASH_STR_DCAL_Pos: u32 = 8;
pub const HASH_STR_DCAL_Msk: u32 = 0x1 << HASH_STR_DCAL_Pos;
pub const HASH_STR_DCAL: u32 = HASH_STR_DCAL_Msk;
pub const HASH_IMR_DINIE_Pos: u32 = 0;
pub const HASH_IMR_DINIE_Msk: u32 = 0x1 << HASH_IMR_DINIE_Pos;
pub const HASH_IMR_DINIE: u32 = HASH_IMR_DINIE_Msk;
pub const HASH_IMR_DCIE_Pos: u32 = 1;
pub const HASH_IMR_DCIE_Msk: u32 = 0x1 << HASH_IMR_DCIE_Pos;
pub const HASH_IMR_DCIE: u32 = HASH_IMR_DCIE_Msk;
pub const HASH_SR_DINIS_Pos: u32 = 0;
pub const HASH_SR_DINIS_Msk: u32 = 0x1 << HASH_SR_DINIS_Pos;
pub const HASH_SR_DINIS: u32 = HASH_SR_DINIS_Msk;
pub const HASH_SR_DCIS_Pos: u32 = 1;
pub const HASH_SR_DCIS_Msk: u32 = 0x1 << HASH_SR_DCIS_Pos;
pub const HASH_SR_DCIS: u32 = HASH_SR_DCIS_Msk;
pub const HASH_SR_DMAS_Pos: u32 = 2;
pub const HASH_SR_DMAS_Msk: u32 = 0x1 << HASH_SR_DMAS_Pos;
pub const HASH_SR_DMAS: u32 = HASH_SR_DMAS_Msk;
pub const HASH_SR_BUSY_Pos: u32 = 3;
pub const HASH_SR_BUSY_Msk: u32 = 0x1 << HASH_SR_BUSY_Pos;
pub const HASH_SR_BUSY: u32 = HASH_SR_BUSY_Msk;
pub const I2C_CR1_PE_Pos: u32 = 0;
pub const I2C_CR1_PE_Msk: u32 = 0x1 << I2C_CR1_PE_Pos;
pub const I2C_CR1_PE: u32 = I2C_CR1_PE_Msk;
pub const I2C_CR1_TXIE_Pos: u32 = 1;
pub const I2C_CR1_TXIE_Msk: u32 = 0x1 << I2C_CR1_TXIE_Pos;
pub const I2C_CR1_TXIE: u32 = I2C_CR1_TXIE_Msk;
pub const I2C_CR1_RXIE_Pos: u32 = 2;
pub const I2C_CR1_RXIE_Msk: u32 = 0x1 << I2C_CR1_RXIE_Pos;
pub const I2C_CR1_RXIE: u32 = I2C_CR1_RXIE_Msk;
pub const I2C_CR1_ADDRIE_Pos: u32 = 3;
pub const I2C_CR1_ADDRIE_Msk: u32 = 0x1 << I2C_CR1_ADDRIE_Pos;
pub const I2C_CR1_ADDRIE: u32 = I2C_CR1_ADDRIE_Msk;
pub const I2C_CR1_NACKIE_Pos: u32 = 4;
pub const I2C_CR1_NACKIE_Msk: u32 = 0x1 << I2C_CR1_NACKIE_Pos;
pub const I2C_CR1_NACKIE: u32 = I2C_CR1_NACKIE_Msk;
pub const I2C_CR1_STOPIE_Pos: u32 = 5;
pub const I2C_CR1_STOPIE_Msk: u32 = 0x1 << I2C_CR1_STOPIE_Pos;
pub const I2C_CR1_STOPIE: u32 = I2C_CR1_STOPIE_Msk;
pub const I2C_CR1_TCIE_Pos: u32 = 6;
pub const I2C_CR1_TCIE_Msk: u32 = 0x1 << I2C_CR1_TCIE_Pos;
pub const I2C_CR1_TCIE: u32 = I2C_CR1_TCIE_Msk;
pub const I2C_CR1_ERRIE_Pos: u32 = 7;
pub const I2C_CR1_ERRIE_Msk: u32 = 0x1 << I2C_CR1_ERRIE_Pos;
pub const I2C_CR1_ERRIE: u32 = I2C_CR1_ERRIE_Msk;
pub const I2C_CR1_DNF_Pos: u32 = 8;
pub const I2C_CR1_DNF_Msk: u32 = 0xF << I2C_CR1_DNF_Pos;
pub const I2C_CR1_DNF: u32 = I2C_CR1_DNF_Msk;
pub const I2C_CR1_ANFOFF_Pos: u32 = 12;
pub const I2C_CR1_ANFOFF_Msk: u32 = 0x1 << I2C_CR1_ANFOFF_Pos;
pub const I2C_CR1_ANFOFF: u32 = I2C_CR1_ANFOFF_Msk;
pub const I2C_CR1_SWRST_Pos: u32 = 13;
pub const I2C_CR1_SWRST_Msk: u32 = 0x1 << I2C_CR1_SWRST_Pos;
pub const I2C_CR1_SWRST: u32 = I2C_CR1_SWRST_Msk;
pub const I2C_CR1_TXDMAEN_Pos: u32 = 14;
pub const I2C_CR1_TXDMAEN_Msk: u32 = 0x1 << I2C_CR1_TXDMAEN_Pos;
pub const I2C_CR1_TXDMAEN: u32 = I2C_CR1_TXDMAEN_Msk;
pub const I2C_CR1_RXDMAEN_Pos: u32 = 15;
pub const I2C_CR1_RXDMAEN_Msk: u32 = 0x1 << I2C_CR1_RXDMAEN_Pos;
pub const I2C_CR1_RXDMAEN: u32 = I2C_CR1_RXDMAEN_Msk;
pub const I2C_CR1_SBC_Pos: u32 = 16;
pub const I2C_CR1_SBC_Msk: u32 = 0x1 << I2C_CR1_SBC_Pos;
pub const I2C_CR1_SBC: u32 = I2C_CR1_SBC_Msk;
pub const I2C_CR1_NOSTRETCH_Pos: u32 = 17;
pub const I2C_CR1_NOSTRETCH_Msk: u32 = 0x1 << I2C_CR1_NOSTRETCH_Pos;
pub const I2C_CR1_NOSTRETCH: u32 = I2C_CR1_NOSTRETCH_Msk;
pub const I2C_CR1_WUPEN_Pos: u32 = 18;
pub const I2C_CR1_WUPEN_Msk: u32 = 0x1 << I2C_CR1_WUPEN_Pos;
pub const I2C_CR1_WUPEN: u32 = I2C_CR1_WUPEN_Msk;
pub const I2C_CR1_GCEN_Pos: u32 = 19;
pub const I2C_CR1_GCEN_Msk: u32 = 0x1 << I2C_CR1_GCEN_Pos;
pub const I2C_CR1_GCEN: u32 = I2C_CR1_GCEN_Msk;
pub const I2C_CR1_SMBHEN_Pos: u32 = 20;
pub const I2C_CR1_SMBHEN_Msk: u32 = 0x1 << I2C_CR1_SMBHEN_Pos;
pub const I2C_CR1_SMBHEN: u32 = I2C_CR1_SMBHEN_Msk;
pub const I2C_CR1_SMBDEN_Pos: u32 = 21;
pub const I2C_CR1_SMBDEN_Msk: u32 = 0x1 << I2C_CR1_SMBDEN_Pos;
pub const I2C_CR1_SMBDEN: u32 = I2C_CR1_SMBDEN_Msk;
pub const I2C_CR1_ALERTEN_Pos: u32 = 22;
pub const I2C_CR1_ALERTEN_Msk: u32 = 0x1 << I2C_CR1_ALERTEN_Pos;
pub const I2C_CR1_ALERTEN: u32 = I2C_CR1_ALERTEN_Msk;
pub const I2C_CR1_PECEN_Pos: u32 = 23;
pub const I2C_CR1_PECEN_Msk: u32 = 0x1 << I2C_CR1_PECEN_Pos;
pub const I2C_CR1_PECEN: u32 = I2C_CR1_PECEN_Msk;
pub const I2C_CR2_SADD_Pos: u32 = 0;
pub const I2C_CR2_SADD_Msk: u32 = 0x3FF << I2C_CR2_SADD_Pos;
pub const I2C_CR2_SADD: u32 = I2C_CR2_SADD_Msk;
pub const I2C_CR2_RD_WRN_Pos: u32 = 10;
pub const I2C_CR2_RD_WRN_Msk: u32 = 0x1 << I2C_CR2_RD_WRN_Pos;
pub const I2C_CR2_RD_WRN: u32 = I2C_CR2_RD_WRN_Msk;
pub const I2C_CR2_ADD10_Pos: u32 = 11;
pub const I2C_CR2_ADD10_Msk: u32 = 0x1 << I2C_CR2_ADD10_Pos;
pub const I2C_CR2_ADD10: u32 = I2C_CR2_ADD10_Msk;
pub const I2C_CR2_HEAD10R_Pos: u32 = 12;
pub const I2C_CR2_HEAD10R_Msk: u32 = 0x1 << I2C_CR2_HEAD10R_Pos;
pub const I2C_CR2_HEAD10R: u32 = I2C_CR2_HEAD10R_Msk;
pub const I2C_CR2_START_Pos: u32 = 13;
pub const I2C_CR2_START_Msk: u32 = 0x1 << I2C_CR2_START_Pos;
pub const I2C_CR2_START: u32 = I2C_CR2_START_Msk;
pub const I2C_CR2_STOP_Pos: u32 = 14;
pub const I2C_CR2_STOP_Msk: u32 = 0x1 << I2C_CR2_STOP_Pos;
pub const I2C_CR2_STOP: u32 = I2C_CR2_STOP_Msk;
pub const I2C_CR2_NACK_Pos: u32 = 15;
pub const I2C_CR2_NACK_Msk: u32 = 0x1 << I2C_CR2_NACK_Pos;
pub const I2C_CR2_NACK: u32 = I2C_CR2_NACK_Msk;
pub const I2C_CR2_NBYTES_Pos: u32 = 16;
pub const I2C_CR2_NBYTES_Msk: u32 = 0xFF << I2C_CR2_NBYTES_Pos;
pub const I2C_CR2_NBYTES: u32 = I2C_CR2_NBYTES_Msk;
pub const I2C_CR2_RELOAD_Pos: u32 = 24;
pub const I2C_CR2_RELOAD_Msk: u32 = 0x1 << I2C_CR2_RELOAD_Pos;
pub const I2C_CR2_RELOAD: u32 = I2C_CR2_RELOAD_Msk;
pub const I2C_CR2_AUTOEND_Pos: u32 = 25;
pub const I2C_CR2_AUTOEND_Msk: u32 = 0x1 << I2C_CR2_AUTOEND_Pos;
pub const I2C_CR2_AUTOEND: u32 = I2C_CR2_AUTOEND_Msk;
pub const I2C_CR2_PECBYTE_Pos: u32 = 26;
pub const I2C_CR2_PECBYTE_Msk: u32 = 0x1 << I2C_CR2_PECBYTE_Pos;
pub const I2C_CR2_PECBYTE: u32 = I2C_CR2_PECBYTE_Msk;
pub const I2C_OAR1_OA1_Pos: u32 = 0;
pub const I2C_OAR1_OA1_Msk: u32 = 0x3FF << I2C_OAR1_OA1_Pos;
pub const I2C_OAR1_OA1: u32 = I2C_OAR1_OA1_Msk;
pub const I2C_OAR1_OA1MODE_Pos: u32 = 10;
pub const I2C_OAR1_OA1MODE_Msk: u32 = 0x1 << I2C_OAR1_OA1MODE_Pos;
pub const I2C_OAR1_OA1MODE: u32 = I2C_OAR1_OA1MODE_Msk;
pub const I2C_OAR1_OA1EN_Pos: u32 = 15;
pub const I2C_OAR1_OA1EN_Msk: u32 = 0x1 << I2C_OAR1_OA1EN_Pos;
pub const I2C_OAR1_OA1EN: u32 = I2C_OAR1_OA1EN_Msk;
pub const I2C_OAR2_OA2_Pos: u32 = 1;
pub const I2C_OAR2_OA2_Msk: u32 = 0x7F << I2C_OAR2_OA2_Pos;
pub const I2C_OAR2_OA2: u32 = I2C_OAR2_OA2_Msk;
pub const I2C_OAR2_OA2MSK_Pos: u32 = 8;
pub const I2C_OAR2_OA2MSK_Msk: u32 = 0x7 << I2C_OAR2_OA2MSK_Pos;
pub const I2C_OAR2_OA2MSK: u32 = I2C_OAR2_OA2MSK_Msk;
pub const I2C_OAR2_OA2NOMASK: u32 = 0x00000000;
pub const I2C_OAR2_OA2MASK01_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK01_Msk: u32 = 0x1 << I2C_OAR2_OA2MASK01_Pos;
pub const I2C_OAR2_OA2MASK01: u32 = I2C_OAR2_OA2MASK01_Msk;
pub const I2C_OAR2_OA2MASK02_Pos: u32 = 9;
pub const I2C_OAR2_OA2MASK02_Msk: u32 = 0x1 << I2C_OAR2_OA2MASK02_Pos;
pub const I2C_OAR2_OA2MASK02: u32 = I2C_OAR2_OA2MASK02_Msk;
pub const I2C_OAR2_OA2MASK03_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK03_Msk: u32 = 0x3 << I2C_OAR2_OA2MASK03_Pos;
pub const I2C_OAR2_OA2MASK03: u32 = I2C_OAR2_OA2MASK03_Msk;
pub const I2C_OAR2_OA2MASK04_Pos: u32 = 10;
pub const I2C_OAR2_OA2MASK04_Msk: u32 = 0x1 << I2C_OAR2_OA2MASK04_Pos;
pub const I2C_OAR2_OA2MASK04: u32 = I2C_OAR2_OA2MASK04_Msk;
pub const I2C_OAR2_OA2MASK05_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK05_Msk: u32 = 0x5 << I2C_OAR2_OA2MASK05_Pos;
pub const I2C_OAR2_OA2MASK05: u32 = I2C_OAR2_OA2MASK05_Msk;
pub const I2C_OAR2_OA2MASK06_Pos: u32 = 9;
pub const I2C_OAR2_OA2MASK06_Msk: u32 = 0x3 << I2C_OAR2_OA2MASK06_Pos;
pub const I2C_OAR2_OA2MASK06: u32 = I2C_OAR2_OA2MASK06_Msk;
pub const I2C_OAR2_OA2MASK07_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK07_Msk: u32 = 0x7 << I2C_OAR2_OA2MASK07_Pos;
pub const I2C_OAR2_OA2MASK07: u32 = I2C_OAR2_OA2MASK07_Msk;
pub const I2C_OAR2_OA2EN_Pos: u32 = 15;
pub const I2C_OAR2_OA2EN_Msk: u32 = 0x1 << I2C_OAR2_OA2EN_Pos;
pub const I2C_OAR2_OA2EN: u32 = I2C_OAR2_OA2EN_Msk;
pub const I2C_TIMINGR_SCLL_Pos: u32 = 0;
pub const I2C_TIMINGR_SCLL_Msk: u32 = 0xFF << I2C_TIMINGR_SCLL_Pos;
pub const I2C_TIMINGR_SCLL: u32 = I2C_TIMINGR_SCLL_Msk;
pub const I2C_TIMINGR_SCLH_Pos: u32 = 8;
pub const I2C_TIMINGR_SCLH_Msk: u32 = 0xFF << I2C_TIMINGR_SCLH_Pos;
pub const I2C_TIMINGR_SCLH: u32 = I2C_TIMINGR_SCLH_Msk;
pub const I2C_TIMINGR_SDADEL_Pos: u32 = 16;
pub const I2C_TIMINGR_SDADEL_Msk: u32 = 0xF << I2C_TIMINGR_SDADEL_Pos;
pub const I2C_TIMINGR_SDADEL: u32 = I2C_TIMINGR_SDADEL_Msk;
pub const I2C_TIMINGR_SCLDEL_Pos: u32 = 20;
pub const I2C_TIMINGR_SCLDEL_Msk: u32 = 0xF << I2C_TIMINGR_SCLDEL_Pos;
pub const I2C_TIMINGR_SCLDEL: u32 = I2C_TIMINGR_SCLDEL_Msk;
pub const I2C_TIMINGR_PRESC_Pos: u32 = 28;
pub const I2C_TIMINGR_PRESC_Msk: u32 = 0xF << I2C_TIMINGR_PRESC_Pos;
pub const I2C_TIMINGR_PRESC: u32 = I2C_TIMINGR_PRESC_Msk;
pub const I2C_TIMEOUTR_TIMEOUTA_Pos: u32 = 0;
pub const I2C_TIMEOUTR_TIMEOUTA_Msk: u32 = 0xFFF << I2C_TIMEOUTR_TIMEOUTA_Pos;
pub const I2C_TIMEOUTR_TIMEOUTA: u32 = I2C_TIMEOUTR_TIMEOUTA_Msk;
pub const I2C_TIMEOUTR_TIDLE_Pos: u32 = 12;
pub const I2C_TIMEOUTR_TIDLE_Msk: u32 = 0x1 << I2C_TIMEOUTR_TIDLE_Pos;
pub const I2C_TIMEOUTR_TIDLE: u32 = I2C_TIMEOUTR_TIDLE_Msk;
pub const I2C_TIMEOUTR_TIMOUTEN_Pos: u32 = 15;
pub const I2C_TIMEOUTR_TIMOUTEN_Msk: u32 = 0x1 << I2C_TIMEOUTR_TIMOUTEN_Pos;
pub const I2C_TIMEOUTR_TIMOUTEN: u32 = I2C_TIMEOUTR_TIMOUTEN_Msk;
pub const I2C_TIMEOUTR_TIMEOUTB_Pos: u32 = 16;
pub const I2C_TIMEOUTR_TIMEOUTB_Msk: u32 = 0xFFF << I2C_TIMEOUTR_TIMEOUTB_Pos;
pub const I2C_TIMEOUTR_TIMEOUTB: u32 = I2C_TIMEOUTR_TIMEOUTB_Msk;
pub const I2C_TIMEOUTR_TEXTEN_Pos: u32 = 31;
pub const I2C_TIMEOUTR_TEXTEN_Msk: u32 = 0x1 << I2C_TIMEOUTR_TEXTEN_Pos;
pub const I2C_TIMEOUTR_TEXTEN: u32 = I2C_TIMEOUTR_TEXTEN_Msk;
pub const I2C_ISR_TXE_Pos: u32 = 0;
pub const I2C_ISR_TXE_Msk: u32 = 0x1 << I2C_ISR_TXE_Pos;
pub const I2C_ISR_TXE: u32 = I2C_ISR_TXE_Msk;
pub const I2C_ISR_TXIS_Pos: u32 = 1;
pub const I2C_ISR_TXIS_Msk: u32 = 0x1 << I2C_ISR_TXIS_Pos;
pub const I2C_ISR_TXIS: u32 = I2C_ISR_TXIS_Msk;
pub const I2C_ISR_RXNE_Pos: u32 = 2;
pub const I2C_ISR_RXNE_Msk: u32 = 0x1 << I2C_ISR_RXNE_Pos;
pub const I2C_ISR_RXNE: u32 = I2C_ISR_RXNE_Msk;
pub const I2C_ISR_ADDR_Pos: u32 = 3;
pub const I2C_ISR_ADDR_Msk: u32 = 0x1 << I2C_ISR_ADDR_Pos;
pub const I2C_ISR_ADDR: u32 = I2C_ISR_ADDR_Msk;
pub const I2C_ISR_NACKF_Pos: u32 = 4;
pub const I2C_ISR_NACKF_Msk: u32 = 0x1 << I2C_ISR_NACKF_Pos;
pub const I2C_ISR_NACKF: u32 = I2C_ISR_NACKF_Msk;
pub const I2C_ISR_STOPF_Pos: u32 = 5;
pub const I2C_ISR_STOPF_Msk: u32 = 0x1 << I2C_ISR_STOPF_Pos;
pub const I2C_ISR_STOPF: u32 = I2C_ISR_STOPF_Msk;
pub const I2C_ISR_TC_Pos: u32 = 6;
pub const I2C_ISR_TC_Msk: u32 = 0x1 << I2C_ISR_TC_Pos;
pub const I2C_ISR_TC: u32 = I2C_ISR_TC_Msk;
pub const I2C_ISR_TCR_Pos: u32 = 7;
pub const I2C_ISR_TCR_Msk: u32 = 0x1 << I2C_ISR_TCR_Pos;
pub const I2C_ISR_TCR: u32 = I2C_ISR_TCR_Msk;
pub const I2C_ISR_BERR_Pos: u32 = 8;
pub const I2C_ISR_BERR_Msk: u32 = 0x1 << I2C_ISR_BERR_Pos;
pub const I2C_ISR_BERR: u32 = I2C_ISR_BERR_Msk;
pub const I2C_ISR_ARLO_Pos: u32 = 9;
pub const I2C_ISR_ARLO_Msk: u32 = 0x1 << I2C_ISR_ARLO_Pos;
pub const I2C_ISR_ARLO: u32 = I2C_ISR_ARLO_Msk;
pub const I2C_ISR_OVR_Pos: u32 = 10;
pub const I2C_ISR_OVR_Msk: u32 = 0x1 << I2C_ISR_OVR_Pos;
pub const I2C_ISR_OVR: u32 = I2C_ISR_OVR_Msk;
pub const I2C_ISR_PECERR_Pos: u32 = 11;
pub const I2C_ISR_PECERR_Msk: u32 = 0x1 << I2C_ISR_PECERR_Pos;
pub const I2C_ISR_PECERR: u32 = I2C_ISR_PECERR_Msk;
pub const I2C_ISR_TIMEOUT_Pos: u32 = 12;
pub const I2C_ISR_TIMEOUT_Msk: u32 = 0x1 << I2C_ISR_TIMEOUT_Pos;
pub const I2C_ISR_TIMEOUT: u32 = I2C_ISR_TIMEOUT_Msk;
pub const I2C_ISR_ALERT_Pos: u32 = 13;
pub const I2C_ISR_ALERT_Msk: u32 = 0x1 << I2C_ISR_ALERT_Pos;
pub const I2C_ISR_ALERT: u32 = I2C_ISR_ALERT_Msk;
pub const I2C_ISR_BUSY_Pos: u32 = 15;
pub const I2C_ISR_BUSY_Msk: u32 = 0x1 << I2C_ISR_BUSY_Pos;
pub const I2C_ISR_BUSY: u32 = I2C_ISR_BUSY_Msk;
pub const I2C_ISR_DIR_Pos: u32 = 16;
pub const I2C_ISR_DIR_Msk: u32 = 0x1 << I2C_ISR_DIR_Pos;
pub const I2C_ISR_DIR: u32 = I2C_ISR_DIR_Msk;
pub const I2C_ISR_ADDCODE_Pos: u32 = 17;
pub const I2C_ISR_ADDCODE_Msk: u32 = 0x7F << I2C_ISR_ADDCODE_Pos;
pub const I2C_ISR_ADDCODE: u32 = I2C_ISR_ADDCODE_Msk;
pub const I2C_ICR_ADDRCF_Pos: u32 = 3;
pub const I2C_ICR_ADDRCF_Msk: u32 = 0x1 << I2C_ICR_ADDRCF_Pos;
pub const I2C_ICR_ADDRCF: u32 = I2C_ICR_ADDRCF_Msk;
pub const I2C_ICR_NACKCF_Pos: u32 = 4;
pub const I2C_ICR_NACKCF_Msk: u32 = 0x1 << I2C_ICR_NACKCF_Pos;
pub const I2C_ICR_NACKCF: u32 = I2C_ICR_NACKCF_Msk;
pub const I2C_ICR_STOPCF_Pos: u32 = 5;
pub const I2C_ICR_STOPCF_Msk: u32 = 0x1 << I2C_ICR_STOPCF_Pos;
pub const I2C_ICR_STOPCF: u32 = I2C_ICR_STOPCF_Msk;
pub const I2C_ICR_BERRCF_Pos: u32 = 8;
pub const I2C_ICR_BERRCF_Msk: u32 = 0x1 << I2C_ICR_BERRCF_Pos;
pub const I2C_ICR_BERRCF: u32 = I2C_ICR_BERRCF_Msk;
pub const I2C_ICR_ARLOCF_Pos: u32 = 9;
pub const I2C_ICR_ARLOCF_Msk: u32 = 0x1 << I2C_ICR_ARLOCF_Pos;
pub const I2C_ICR_ARLOCF: u32 = I2C_ICR_ARLOCF_Msk;
pub const I2C_ICR_OVRCF_Pos: u32 = 10;
pub const I2C_ICR_OVRCF_Msk: u32 = 0x1 << I2C_ICR_OVRCF_Pos;
pub const I2C_ICR_OVRCF: u32 = I2C_ICR_OVRCF_Msk;
pub const I2C_ICR_PECCF_Pos: u32 = 11;
pub const I2C_ICR_PECCF_Msk: u32 = 0x1 << I2C_ICR_PECCF_Pos;
pub const I2C_ICR_PECCF: u32 = I2C_ICR_PECCF_Msk;
pub const I2C_ICR_TIMOUTCF_Pos: u32 = 12;
pub const I2C_ICR_TIMOUTCF_Msk: u32 = 0x1 << I2C_ICR_TIMOUTCF_Pos;
pub const I2C_ICR_TIMOUTCF: u32 = I2C_ICR_TIMOUTCF_Msk;
pub const I2C_ICR_ALERTCF_Pos: u32 = 13;
pub const I2C_ICR_ALERTCF_Msk: u32 = 0x1 << I2C_ICR_ALERTCF_Pos;
pub const I2C_ICR_ALERTCF: u32 = I2C_ICR_ALERTCF_Msk;
pub const I2C_PECR_PEC_Pos: u32 = 0;
pub const I2C_PECR_PEC_Msk: u32 = 0xFF << I2C_PECR_PEC_Pos;
pub const I2C_PECR_PEC: u32 = I2C_PECR_PEC_Msk;
pub const I2C_RXDR_RXDATA_Pos: u32 = 0;
pub const I2C_RXDR_RXDATA_Msk: u32 = 0xFF << I2C_RXDR_RXDATA_Pos;
pub const I2C_RXDR_RXDATA: u32 = I2C_RXDR_RXDATA_Msk;
pub const I2C_TXDR_TXDATA_Pos: u32 = 0;
pub const I2C_TXDR_TXDATA_Msk: u32 = 0xFF << I2C_TXDR_TXDATA_Pos;
pub const I2C_TXDR_TXDATA: u32 = I2C_TXDR_TXDATA_Msk;
pub const ICACHE_CR_EN_Pos: u32 = 0;
pub const ICACHE_CR_EN_Msk: u32 = 0x1 << ICACHE_CR_EN_Pos;
pub const ICACHE_CR_EN: u32 = ICACHE_CR_EN_Msk;
pub const ICACHE_CR_CACHEINV_Pos: u32 = 1;
pub const ICACHE_CR_CACHEINV_Msk: u32 = 0x1 << ICACHE_CR_CACHEINV_Pos;
pub const ICACHE_CR_CACHEINV: u32 = ICACHE_CR_CACHEINV_Msk;
pub const ICACHE_CR_WAYSEL_Pos: u32 = 2;
pub const ICACHE_CR_WAYSEL_Msk: u32 = 0x1 << ICACHE_CR_WAYSEL_Pos;
pub const ICACHE_CR_WAYSEL: u32 = ICACHE_CR_WAYSEL_Msk;
pub const ICACHE_CR_HITMEN_Pos: u32 = 16;
pub const ICACHE_CR_HITMEN_Msk: u32 = 0x1 << ICACHE_CR_HITMEN_Pos;
pub const ICACHE_CR_HITMEN: u32 = ICACHE_CR_HITMEN_Msk;
pub const ICACHE_CR_MISSMEN_Pos: u32 = 17;
pub const ICACHE_CR_MISSMEN_Msk: u32 = 0x1 << ICACHE_CR_MISSMEN_Pos;
pub const ICACHE_CR_MISSMEN: u32 = ICACHE_CR_MISSMEN_Msk;
pub const ICACHE_CR_HITMRST_Pos: u32 = 18;
pub const ICACHE_CR_HITMRST_Msk: u32 = 0x1 << ICACHE_CR_HITMRST_Pos;
pub const ICACHE_CR_HITMRST: u32 = ICACHE_CR_HITMRST_Msk;
pub const ICACHE_CR_MISSMRST_Pos: u32 = 19;
pub const ICACHE_CR_MISSMRST_Msk: u32 = 0x1 << ICACHE_CR_MISSMRST_Pos;
pub const ICACHE_CR_MISSMRST: u32 = ICACHE_CR_MISSMRST_Msk;
pub const ICACHE_SR_BUSYF_Pos: u32 = 0;
pub const ICACHE_SR_BUSYF_Msk: u32 = 0x1 << ICACHE_SR_BUSYF_Pos;
pub const ICACHE_SR_BUSYF: u32 = ICACHE_SR_BUSYF_Msk;
pub const ICACHE_SR_BSYENDF_Pos: u32 = 1;
pub const ICACHE_SR_BSYENDF_Msk: u32 = 0x1 << ICACHE_SR_BSYENDF_Pos;
pub const ICACHE_SR_BSYENDF: u32 = ICACHE_SR_BSYENDF_Msk;
pub const ICACHE_SR_ERRF_Pos: u32 = 2;
pub const ICACHE_SR_ERRF_Msk: u32 = 0x1 << ICACHE_SR_ERRF_Pos;
pub const ICACHE_SR_ERRF: u32 = ICACHE_SR_ERRF_Msk;
pub const ICACHE_IER_BSYENDIE_Pos: u32 = 1;
pub const ICACHE_IER_BSYENDIE_Msk: u32 = 0x1 << ICACHE_IER_BSYENDIE_Pos;
pub const ICACHE_IER_BSYENDIE: u32 = ICACHE_IER_BSYENDIE_Msk;
pub const ICACHE_IER_ERRIE_Pos: u32 = 2;
pub const ICACHE_IER_ERRIE_Msk: u32 = 0x1 << ICACHE_IER_ERRIE_Pos;
pub const ICACHE_IER_ERRIE: u32 = ICACHE_IER_ERRIE_Msk;
pub const ICACHE_FCR_CBSYENDF_Pos: u32 = 1;
pub const ICACHE_FCR_CBSYENDF_Msk: u32 = 0x1 << ICACHE_FCR_CBSYENDF_Pos;
pub const ICACHE_FCR_CBSYENDF: u32 = ICACHE_FCR_CBSYENDF_Msk;
pub const ICACHE_FCR_CERRF_Pos: u32 = 2;
pub const ICACHE_FCR_CERRF_Msk: u32 = 0x1 << ICACHE_FCR_CERRF_Pos;
pub const ICACHE_FCR_CERRF: u32 = ICACHE_FCR_CERRF_Msk;
pub const ICACHE_HMONR_HITMON_Pos: u32 = 0;
pub const ICACHE_HMONR_HITMON_Msk: u32 = 0xFFFFFFFF << ICACHE_HMONR_HITMON_Pos;
pub const ICACHE_HMONR_HITMON: u32 = ICACHE_HMONR_HITMON_Msk;
pub const ICACHE_MMONR_MISSMON_Pos: u32 = 0;
pub const ICACHE_MMONR_MISSMON_Msk: u32 = 0xFFFF << ICACHE_MMONR_MISSMON_Pos;
pub const ICACHE_MMONR_MISSMON: u32 = ICACHE_MMONR_MISSMON_Msk;
pub const ICACHE_CRRx_BASEADDR_Pos: u32 = 0;
pub const ICACHE_CRRx_BASEADDR_Msk: u32 = 0xFF << ICACHE_CRRx_BASEADDR_Pos;
pub const ICACHE_CRRx_BASEADDR: u32 = ICACHE_CRRx_BASEADDR_Msk;
pub const ICACHE_CRRx_RSIZE_Pos: u32 = 9;
pub const ICACHE_CRRx_RSIZE_Msk: u32 = 0x7 << ICACHE_CRRx_RSIZE_Pos;
pub const ICACHE_CRRx_RSIZE: u32 = ICACHE_CRRx_RSIZE_Msk;
pub const ICACHE_CRRx_RSIZE_0: u32 = 0x1 << ICACHE_CRRx_RSIZE_Pos;
pub const ICACHE_CRRx_RSIZE_1: u32 = 0x2 << ICACHE_CRRx_RSIZE_Pos;
pub const ICACHE_CRRx_RSIZE_2: u32 = 0x4 << ICACHE_CRRx_RSIZE_Pos;
pub const ICACHE_CRRx_REN_Pos: u32 = 15;
pub const ICACHE_CRRx_REN_Msk: u32 = 0x1 << ICACHE_CRRx_REN_Pos;
pub const ICACHE_CRRx_REN: u32 = ICACHE_CRRx_REN_Msk;
pub const ICACHE_CRRx_REMAPADDR_Pos: u32 = 16;
pub const ICACHE_CRRx_REMAPADDR_Msk: u32 = 0x7FF << ICACHE_CRRx_REMAPADDR_Pos;
pub const ICACHE_CRRx_REMAPADDR: u32 = ICACHE_CRRx_REMAPADDR_Msk;
pub const ICACHE_CRRx_MSTSEL_Pos: u32 = 28;
pub const ICACHE_CRRx_MSTSEL_Msk: u32 = 0x1 << ICACHE_CRRx_MSTSEL_Pos;
pub const ICACHE_CRRx_MSTSEL: u32 = ICACHE_CRRx_MSTSEL_Msk;
pub const ICACHE_CRRx_HBURST_Pos: u32 = 31;
pub const ICACHE_CRRx_HBURST_Msk: u32 = 0x1 << ICACHE_CRRx_HBURST_Pos;
pub const ICACHE_CRRx_HBURST: u32 = ICACHE_CRRx_HBURST_Msk;
pub const IWDG_KR_KEY_Pos: u32 = 0;
pub const IWDG_KR_KEY_Msk: u32 = 0xFFFF << IWDG_KR_KEY_Pos;
pub const IWDG_KR_KEY: u32 = IWDG_KR_KEY_Msk;
pub const IWDG_PR_PR_Pos: u32 = 0;
pub const IWDG_PR_PR_Msk: u32 = 0x7 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR: u32 = IWDG_PR_PR_Msk;
pub const IWDG_PR_PR_0: u32 = 0x1 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR_1: u32 = 0x2 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR_2: u32 = 0x4 << IWDG_PR_PR_Pos;
pub const IWDG_RLR_RL_Pos: u32 = 0;
pub const IWDG_RLR_RL_Msk: u32 = 0xFFF << IWDG_RLR_RL_Pos;
pub const IWDG_RLR_RL: u32 = IWDG_RLR_RL_Msk;
pub const IWDG_SR_PVU_Pos: u32 = 0;
pub const IWDG_SR_PVU_Msk: u32 = 0x1 << IWDG_SR_PVU_Pos;
pub const IWDG_SR_PVU: u32 = IWDG_SR_PVU_Msk;
pub const IWDG_SR_RVU_Pos: u32 = 1;
pub const IWDG_SR_RVU_Msk: u32 = 0x1 << IWDG_SR_RVU_Pos;
pub const IWDG_SR_RVU: u32 = IWDG_SR_RVU_Msk;
pub const IWDG_SR_WVU_Pos: u32 = 2;
pub const IWDG_SR_WVU_Msk: u32 = 0x1 << IWDG_SR_WVU_Pos;
pub const IWDG_SR_WVU: u32 = IWDG_SR_WVU_Msk;
pub const IWDG_WINR_WIN_Pos: u32 = 0;
pub const IWDG_WINR_WIN_Msk: u32 = 0xFFF << IWDG_WINR_WIN_Pos;
pub const IWDG_WINR_WIN: u32 = IWDG_WINR_WIN_Msk;
pub const LPTIM_ISR_CMPM_Pos: u32 = 0;
pub const LPTIM_ISR_CMPM_Msk: u32 = 0x1 << LPTIM_ISR_CMPM_Pos;
pub const LPTIM_ISR_CMPM: u32 = LPTIM_ISR_CMPM_Msk;
pub const LPTIM_ISR_ARRM_Pos: u32 = 1;
pub const LPTIM_ISR_ARRM_Msk: u32 = 0x1 << LPTIM_ISR_ARRM_Pos;
pub const LPTIM_ISR_ARRM: u32 = LPTIM_ISR_ARRM_Msk;
pub const LPTIM_ISR_EXTTRIG_Pos: u32 = 2;
pub const LPTIM_ISR_EXTTRIG_Msk: u32 = 0x1 << LPTIM_ISR_EXTTRIG_Pos;
pub const LPTIM_ISR_EXTTRIG: u32 = LPTIM_ISR_EXTTRIG_Msk;
pub const LPTIM_ISR_CMPOK_Pos: u32 = 3;
pub const LPTIM_ISR_CMPOK_Msk: u32 = 0x1 << LPTIM_ISR_CMPOK_Pos;
pub const LPTIM_ISR_CMPOK: u32 = LPTIM_ISR_CMPOK_Msk;
pub const LPTIM_ISR_ARROK_Pos: u32 = 4;
pub const LPTIM_ISR_ARROK_Msk: u32 = 0x1 << LPTIM_ISR_ARROK_Pos;
pub const LPTIM_ISR_ARROK: u32 = LPTIM_ISR_ARROK_Msk;
pub const LPTIM_ISR_UP_Pos: u32 = 5;
pub const LPTIM_ISR_UP_Msk: u32 = 0x1 << LPTIM_ISR_UP_Pos;
pub const LPTIM_ISR_UP: u32 = LPTIM_ISR_UP_Msk;
pub const LPTIM_ISR_DOWN_Pos: u32 = 6;
pub const LPTIM_ISR_DOWN_Msk: u32 = 0x1 << LPTIM_ISR_DOWN_Pos;
pub const LPTIM_ISR_DOWN: u32 = LPTIM_ISR_DOWN_Msk;
pub const LPTIM_ISR_UE_Pos: u32 = 7;
pub const LPTIM_ISR_UE_Msk: u32 = 0x1 << LPTIM_ISR_UE_Pos;
pub const LPTIM_ISR_UE: u32 = LPTIM_ISR_UE_Msk;
pub const LPTIM_ISR_REPOK_Pos: u32 = 8;
pub const LPTIM_ISR_REPOK_Msk: u32 = 0x1 << LPTIM_ISR_REPOK_Pos;
pub const LPTIM_ISR_REPOK: u32 = LPTIM_ISR_REPOK_Msk;
pub const LPTIM_ICR_CMPMCF_Pos: u32 = 0;
pub const LPTIM_ICR_CMPMCF_Msk: u32 = 0x1 << LPTIM_ICR_CMPMCF_Pos;
pub const LPTIM_ICR_CMPMCF: u32 = LPTIM_ICR_CMPMCF_Msk;
pub const LPTIM_ICR_ARRMCF_Pos: u32 = 1;
pub const LPTIM_ICR_ARRMCF_Msk: u32 = 0x1 << LPTIM_ICR_ARRMCF_Pos;
pub const LPTIM_ICR_ARRMCF: u32 = LPTIM_ICR_ARRMCF_Msk;
pub const LPTIM_ICR_EXTTRIGCF_Pos: u32 = 2;
pub const LPTIM_ICR_EXTTRIGCF_Msk: u32 = 0x1 << LPTIM_ICR_EXTTRIGCF_Pos;
pub const LPTIM_ICR_EXTTRIGCF: u32 = LPTIM_ICR_EXTTRIGCF_Msk;
pub const LPTIM_ICR_CMPOKCF_Pos: u32 = 3;
pub const LPTIM_ICR_CMPOKCF_Msk: u32 = 0x1 << LPTIM_ICR_CMPOKCF_Pos;
pub const LPTIM_ICR_CMPOKCF: u32 = LPTIM_ICR_CMPOKCF_Msk;
pub const LPTIM_ICR_ARROKCF_Pos: u32 = 4;
pub const LPTIM_ICR_ARROKCF_Msk: u32 = 0x1 << LPTIM_ICR_ARROKCF_Pos;
pub const LPTIM_ICR_ARROKCF: u32 = LPTIM_ICR_ARROKCF_Msk;
pub const LPTIM_ICR_UPCF_Pos: u32 = 5;
pub const LPTIM_ICR_UPCF_Msk: u32 = 0x1 << LPTIM_ICR_UPCF_Pos;
pub const LPTIM_ICR_UPCF: u32 = LPTIM_ICR_UPCF_Msk;
pub const LPTIM_ICR_DOWNCF_Pos: u32 = 6;
pub const LPTIM_ICR_DOWNCF_Msk: u32 = 0x1 << LPTIM_ICR_DOWNCF_Pos;
pub const LPTIM_ICR_DOWNCF: u32 = LPTIM_ICR_DOWNCF_Msk;
pub const LPTIM_ICR_UECF_Pos: u32 = 7;
pub const LPTIM_ICR_UECF_Msk: u32 = 0x1 << LPTIM_ICR_UECF_Pos;
pub const LPTIM_ICR_UECF: u32 = LPTIM_ICR_UECF_Msk;
pub const LPTIM_ICR_REPOKCF_Pos: u32 = 8;
pub const LPTIM_ICR_REPOKCF_Msk: u32 = 0x1 << LPTIM_ICR_REPOKCF_Pos;
pub const LPTIM_ICR_REPOKCF: u32 = LPTIM_ICR_REPOKCF_Msk;
pub const LPTIM_IER_CMPMIE_Pos: u32 = 0;
pub const LPTIM_IER_CMPMIE_Msk: u32 = 0x1 << LPTIM_IER_CMPMIE_Pos;
pub const LPTIM_IER_CMPMIE: u32 = LPTIM_IER_CMPMIE_Msk;
pub const LPTIM_IER_ARRMIE_Pos: u32 = 1;
pub const LPTIM_IER_ARRMIE_Msk: u32 = 0x1 << LPTIM_IER_ARRMIE_Pos;
pub const LPTIM_IER_ARRMIE: u32 = LPTIM_IER_ARRMIE_Msk;
pub const LPTIM_IER_EXTTRIGIE_Pos: u32 = 2;
pub const LPTIM_IER_EXTTRIGIE_Msk: u32 = 0x1 << LPTIM_IER_EXTTRIGIE_Pos;
pub const LPTIM_IER_EXTTRIGIE: u32 = LPTIM_IER_EXTTRIGIE_Msk;
pub const LPTIM_IER_CMPOKIE_Pos: u32 = 3;
pub const LPTIM_IER_CMPOKIE_Msk: u32 = 0x1 << LPTIM_IER_CMPOKIE_Pos;
pub const LPTIM_IER_CMPOKIE: u32 = LPTIM_IER_CMPOKIE_Msk;
pub const LPTIM_IER_ARROKIE_Pos: u32 = 4;
pub const LPTIM_IER_ARROKIE_Msk: u32 = 0x1 << LPTIM_IER_ARROKIE_Pos;
pub const LPTIM_IER_ARROKIE: u32 = LPTIM_IER_ARROKIE_Msk;
pub const LPTIM_IER_UPIE_Pos: u32 = 5;
pub const LPTIM_IER_UPIE_Msk: u32 = 0x1 << LPTIM_IER_UPIE_Pos;
pub const LPTIM_IER_UPIE: u32 = LPTIM_IER_UPIE_Msk;
pub const LPTIM_IER_DOWNIE_Pos: u32 = 6;
pub const LPTIM_IER_DOWNIE_Msk: u32 = 0x1 << LPTIM_IER_DOWNIE_Pos;
pub const LPTIM_IER_DOWNIE: u32 = LPTIM_IER_DOWNIE_Msk;
pub const LPTIM_IER_UEIE_Pos: u32 = 7;
pub const LPTIM_IER_UEIE_Msk: u32 = 0x1 << LPTIM_IER_UEIE_Pos;
pub const LPTIM_IER_UEIE: u32 = LPTIM_IER_UEIE_Msk;
pub const LPTIM_IER_REPOKIE_Pos: u32 = 8;
pub const LPTIM_IER_REPOKIE_Msk: u32 = 0x1 << LPTIM_IER_REPOKIE_Pos;
pub const LPTIM_IER_REPOKIE: u32 = LPTIM_IER_REPOKIE_Msk;
pub const LPTIM_CFGR_CKSEL_Pos: u32 = 0;
pub const LPTIM_CFGR_CKSEL_Msk: u32 = 0x1 << LPTIM_CFGR_CKSEL_Pos;
pub const LPTIM_CFGR_CKSEL: u32 = LPTIM_CFGR_CKSEL_Msk;
pub const LPTIM_CFGR_CKPOL_Pos: u32 = 1;
pub const LPTIM_CFGR_CKPOL_Msk: u32 = 0x3 << LPTIM_CFGR_CKPOL_Pos;
pub const LPTIM_CFGR_CKPOL: u32 = LPTIM_CFGR_CKPOL_Msk;
pub const LPTIM_CFGR_CKPOL_0: u32 = 0x1 << LPTIM_CFGR_CKPOL_Pos;
pub const LPTIM_CFGR_CKPOL_1: u32 = 0x2 << LPTIM_CFGR_CKPOL_Pos;
pub const LPTIM_CFGR_CKFLT_Pos: u32 = 3;
pub const LPTIM_CFGR_CKFLT_Msk: u32 = 0x3 << LPTIM_CFGR_CKFLT_Pos;
pub const LPTIM_CFGR_CKFLT: u32 = LPTIM_CFGR_CKFLT_Msk;
pub const LPTIM_CFGR_CKFLT_0: u32 = 0x1 << LPTIM_CFGR_CKFLT_Pos;
pub const LPTIM_CFGR_CKFLT_1: u32 = 0x2 << LPTIM_CFGR_CKFLT_Pos;
pub const LPTIM_CFGR_TRGFLT_Pos: u32 = 6;
pub const LPTIM_CFGR_TRGFLT_Msk: u32 = 0x3 << LPTIM_CFGR_TRGFLT_Pos;
pub const LPTIM_CFGR_TRGFLT: u32 = LPTIM_CFGR_TRGFLT_Msk;
pub const LPTIM_CFGR_TRGFLT_0: u32 = 0x1 << LPTIM_CFGR_TRGFLT_Pos;
pub const LPTIM_CFGR_TRGFLT_1: u32 = 0x2 << LPTIM_CFGR_TRGFLT_Pos;
pub const LPTIM_CFGR_PRESC_Pos: u32 = 9;
pub const LPTIM_CFGR_PRESC_Msk: u32 = 0x7 << LPTIM_CFGR_PRESC_Pos;
pub const LPTIM_CFGR_PRESC: u32 = LPTIM_CFGR_PRESC_Msk;
pub const LPTIM_CFGR_PRESC_0: u32 = 0x1 << LPTIM_CFGR_PRESC_Pos;
pub const LPTIM_CFGR_PRESC_1: u32 = 0x2 << LPTIM_CFGR_PRESC_Pos;
pub const LPTIM_CFGR_PRESC_2: u32 = 0x4 << LPTIM_CFGR_PRESC_Pos;
pub const LPTIM_CFGR_TRIGSEL_Pos: u32 = 13;
pub const LPTIM_CFGR_TRIGSEL_Msk: u32 = 0x7 << LPTIM_CFGR_TRIGSEL_Pos;
pub const LPTIM_CFGR_TRIGSEL: u32 = LPTIM_CFGR_TRIGSEL_Msk;
pub const LPTIM_CFGR_TRIGSEL_0: u32 = 0x1 << LPTIM_CFGR_TRIGSEL_Pos;
pub const LPTIM_CFGR_TRIGSEL_1: u32 = 0x2 << LPTIM_CFGR_TRIGSEL_Pos;
pub const LPTIM_CFGR_TRIGSEL_2: u32 = 0x4 << LPTIM_CFGR_TRIGSEL_Pos;
pub const LPTIM_CFGR_TRIGEN_Pos: u32 = 17;
pub const LPTIM_CFGR_TRIGEN_Msk: u32 = 0x3 << LPTIM_CFGR_TRIGEN_Pos;
pub const LPTIM_CFGR_TRIGEN: u32 = LPTIM_CFGR_TRIGEN_Msk;
pub const LPTIM_CFGR_TRIGEN_0: u32 = 0x1 << LPTIM_CFGR_TRIGEN_Pos;
pub const LPTIM_CFGR_TRIGEN_1: u32 = 0x2 << LPTIM_CFGR_TRIGEN_Pos;
pub const LPTIM_CFGR_TIMOUT_Pos: u32 = 19;
pub const LPTIM_CFGR_TIMOUT_Msk: u32 = 0x1 << LPTIM_CFGR_TIMOUT_Pos;
pub const LPTIM_CFGR_TIMOUT: u32 = LPTIM_CFGR_TIMOUT_Msk;
pub const LPTIM_CFGR_WAVE_Pos: u32 = 20;
pub const LPTIM_CFGR_WAVE_Msk: u32 = 0x1 << LPTIM_CFGR_WAVE_Pos;
pub const LPTIM_CFGR_WAVE: u32 = LPTIM_CFGR_WAVE_Msk;
pub const LPTIM_CFGR_WAVPOL_Pos: u32 = 21;
pub const LPTIM_CFGR_WAVPOL_Msk: u32 = 0x1 << LPTIM_CFGR_WAVPOL_Pos;
pub const LPTIM_CFGR_WAVPOL: u32 = LPTIM_CFGR_WAVPOL_Msk;
pub const LPTIM_CFGR_PRELOAD_Pos: u32 = 22;
pub const LPTIM_CFGR_PRELOAD_Msk: u32 = 0x1 << LPTIM_CFGR_PRELOAD_Pos;
pub const LPTIM_CFGR_PRELOAD: u32 = LPTIM_CFGR_PRELOAD_Msk;
pub const LPTIM_CFGR_COUNTMODE_Pos: u32 = 23;
pub const LPTIM_CFGR_COUNTMODE_Msk: u32 = 0x1 << LPTIM_CFGR_COUNTMODE_Pos;
pub const LPTIM_CFGR_COUNTMODE: u32 = LPTIM_CFGR_COUNTMODE_Msk;
pub const LPTIM_CFGR_ENC_Pos: u32 = 24;
pub const LPTIM_CFGR_ENC_Msk: u32 = 0x1 << LPTIM_CFGR_ENC_Pos;
pub const LPTIM_CFGR_ENC: u32 = LPTIM_CFGR_ENC_Msk;
pub const LPTIM_CR_ENABLE_Pos: u32 = 0;
pub const LPTIM_CR_ENABLE_Msk: u32 = 0x1 << LPTIM_CR_ENABLE_Pos;
pub const LPTIM_CR_ENABLE: u32 = LPTIM_CR_ENABLE_Msk;
pub const LPTIM_CR_SNGSTRT_Pos: u32 = 1;
pub const LPTIM_CR_SNGSTRT_Msk: u32 = 0x1 << LPTIM_CR_SNGSTRT_Pos;
pub const LPTIM_CR_SNGSTRT: u32 = LPTIM_CR_SNGSTRT_Msk;
pub const LPTIM_CR_CNTSTRT_Pos: u32 = 2;
pub const LPTIM_CR_CNTSTRT_Msk: u32 = 0x1 << LPTIM_CR_CNTSTRT_Pos;
pub const LPTIM_CR_CNTSTRT: u32 = LPTIM_CR_CNTSTRT_Msk;
pub const LPTIM_CR_COUNTRST_Pos: u32 = 3;
pub const LPTIM_CR_COUNTRST_Msk: u32 = 0x1 << LPTIM_CR_COUNTRST_Pos;
pub const LPTIM_CR_COUNTRST: u32 = LPTIM_CR_COUNTRST_Msk;
pub const LPTIM_CR_RSTARE_Pos: u32 = 4;
pub const LPTIM_CR_RSTARE_Msk: u32 = 0x1 << LPTIM_CR_RSTARE_Pos;
pub const LPTIM_CR_RSTARE: u32 = LPTIM_CR_RSTARE_Msk;
pub const LPTIM_CMP_CMP_Pos: u32 = 0;
pub const LPTIM_CMP_CMP_Msk: u32 = 0xFFFF << LPTIM_CMP_CMP_Pos;
pub const LPTIM_CMP_CMP: u32 = LPTIM_CMP_CMP_Msk;
pub const LPTIM_ARR_ARR_Pos: u32 = 0;
pub const LPTIM_ARR_ARR_Msk: u32 = 0xFFFF << LPTIM_ARR_ARR_Pos;
pub const LPTIM_ARR_ARR: u32 = LPTIM_ARR_ARR_Msk;
pub const LPTIM_CNT_CNT_Pos: u32 = 0;
pub const LPTIM_CNT_CNT_Msk: u32 = 0xFFFF << LPTIM_CNT_CNT_Pos;
pub const LPTIM_CNT_CNT: u32 = LPTIM_CNT_CNT_Msk;
pub const LPTIM_OR_OR_Pos: u32 = 0;
pub const LPTIM_OR_OR_Msk: u32 = 0x3 << LPTIM_OR_OR_Pos;
pub const LPTIM_OR_OR: u32 = LPTIM_OR_OR_Msk;
pub const LPTIM_OR_OR_0: u32 = 0x1 << LPTIM_OR_OR_Pos;
pub const LPTIM_OR_OR_1: u32 = 0x2 << LPTIM_OR_OR_Pos;
pub const LPTIM_RCR_REP_Pos: u32 = 0;
pub const LPTIM_RCR_REP_Msk: u32 = 0xFF << LPTIM_RCR_REP_Pos;
pub const LPTIM_RCR_REP: u32 = LPTIM_RCR_REP_Msk;
pub const OCTOSPI_CR_EN_Pos: u32 = 0;
pub const OCTOSPI_CR_EN_Msk: u32 = 0x1 << OCTOSPI_CR_EN_Pos;
pub const OCTOSPI_CR_EN: u32 = OCTOSPI_CR_EN_Msk;
pub const OCTOSPI_CR_ABORT_Pos: u32 = 1;
pub const OCTOSPI_CR_ABORT_Msk: u32 = 0x1 << OCTOSPI_CR_ABORT_Pos;
pub const OCTOSPI_CR_ABORT: u32 = OCTOSPI_CR_ABORT_Msk;
pub const OCTOSPI_CR_DMAEN_Pos: u32 = 2;
pub const OCTOSPI_CR_DMAEN_Msk: u32 = 0x1 << OCTOSPI_CR_DMAEN_Pos;
pub const OCTOSPI_CR_DMAEN: u32 = OCTOSPI_CR_DMAEN_Msk;
pub const OCTOSPI_CR_TCEN_Pos: u32 = 3;
pub const OCTOSPI_CR_TCEN_Msk: u32 = 0x1 << OCTOSPI_CR_TCEN_Pos;
pub const OCTOSPI_CR_TCEN: u32 = OCTOSPI_CR_TCEN_Msk;
pub const OCTOSPI_CR_DQM_Pos: u32 = 6;
pub const OCTOSPI_CR_DQM_Msk: u32 = 0x1 << OCTOSPI_CR_DQM_Pos;
pub const OCTOSPI_CR_DQM: u32 = OCTOSPI_CR_DQM_Msk;
pub const OCTOSPI_CR_FSEL_Pos: u32 = 7;
pub const OCTOSPI_CR_FSEL_Msk: u32 = 0x1 << OCTOSPI_CR_FSEL_Pos;
pub const OCTOSPI_CR_FSEL: u32 = OCTOSPI_CR_FSEL_Msk;
pub const OCTOSPI_CR_FTHRES_Pos: u32 = 8;
pub const OCTOSPI_CR_FTHRES_Msk: u32 = 0x1F << OCTOSPI_CR_FTHRES_Pos;
pub const OCTOSPI_CR_FTHRES: u32 = OCTOSPI_CR_FTHRES_Msk;
pub const OCTOSPI_CR_TEIE_Pos: u32 = 16;
pub const OCTOSPI_CR_TEIE_Msk: u32 = 0x1 << OCTOSPI_CR_TEIE_Pos;
pub const OCTOSPI_CR_TEIE: u32 = OCTOSPI_CR_TEIE_Msk;
pub const OCTOSPI_CR_TCIE_Pos: u32 = 17;
pub const OCTOSPI_CR_TCIE_Msk: u32 = 0x1 << OCTOSPI_CR_TCIE_Pos;
pub const OCTOSPI_CR_TCIE: u32 = OCTOSPI_CR_TCIE_Msk;
pub const OCTOSPI_CR_FTIE_Pos: u32 = 18;
pub const OCTOSPI_CR_FTIE_Msk: u32 = 0x1 << OCTOSPI_CR_FTIE_Pos;
pub const OCTOSPI_CR_FTIE: u32 = OCTOSPI_CR_FTIE_Msk;
pub const OCTOSPI_CR_SMIE_Pos: u32 = 19;
pub const OCTOSPI_CR_SMIE_Msk: u32 = 0x1 << OCTOSPI_CR_SMIE_Pos;
pub const OCTOSPI_CR_SMIE: u32 = OCTOSPI_CR_SMIE_Msk;
pub const OCTOSPI_CR_TOIE_Pos: u32 = 20;
pub const OCTOSPI_CR_TOIE_Msk: u32 = 0x1 << OCTOSPI_CR_TOIE_Pos;
pub const OCTOSPI_CR_TOIE: u32 = OCTOSPI_CR_TOIE_Msk;
pub const OCTOSPI_CR_APMS_Pos: u32 = 22;
pub const OCTOSPI_CR_APMS_Msk: u32 = 0x1 << OCTOSPI_CR_APMS_Pos;
pub const OCTOSPI_CR_APMS: u32 = OCTOSPI_CR_APMS_Msk;
pub const OCTOSPI_CR_PMM_Pos: u32 = 23;
pub const OCTOSPI_CR_PMM_Msk: u32 = 0x1 << OCTOSPI_CR_PMM_Pos;
pub const OCTOSPI_CR_PMM: u32 = OCTOSPI_CR_PMM_Msk;
pub const OCTOSPI_CR_FMODE_Pos: u32 = 28;
pub const OCTOSPI_CR_FMODE_Msk: u32 = 0x3 << OCTOSPI_CR_FMODE_Pos;
pub const OCTOSPI_CR_FMODE: u32 = OCTOSPI_CR_FMODE_Msk;
pub const OCTOSPI_CR_FMODE_0: u32 = 0x1 << OCTOSPI_CR_FMODE_Pos;
pub const OCTOSPI_CR_FMODE_1: u32 = 0x2 << OCTOSPI_CR_FMODE_Pos;
pub const OCTOSPI_DCR1_CKMODE_Pos: u32 = 0;
pub const OCTOSPI_DCR1_CKMODE_Msk: u32 = 0x1 << OCTOSPI_DCR1_CKMODE_Pos;
pub const OCTOSPI_DCR1_CKMODE: u32 = OCTOSPI_DCR1_CKMODE_Msk;
pub const OCTOSPI_DCR1_FRCK_Pos: u32 = 1;
pub const OCTOSPI_DCR1_FRCK_Msk: u32 = 0x1 << OCTOSPI_DCR1_FRCK_Pos;
pub const OCTOSPI_DCR1_FRCK: u32 = OCTOSPI_DCR1_FRCK_Msk;
pub const OCTOSPI_DCR1_DLYBYP_Pos: u32 = 3;
pub const OCTOSPI_DCR1_DLYBYP_Msk: u32 = 0x1 << OCTOSPI_DCR1_DLYBYP_Pos;
pub const OCTOSPI_DCR1_DLYBYP: u32 = OCTOSPI_DCR1_DLYBYP_Msk;
pub const OCTOSPI_DCR1_CSHT_Pos: u32 = 8;
pub const OCTOSPI_DCR1_CSHT_Msk: u32 = 0x7 << OCTOSPI_DCR1_CSHT_Pos;
pub const OCTOSPI_DCR1_CSHT: u32 = OCTOSPI_DCR1_CSHT_Msk;
pub const OCTOSPI_DCR1_DEVSIZE_Pos: u32 = 16;
pub const OCTOSPI_DCR1_DEVSIZE_Msk: u32 = 0x1F << OCTOSPI_DCR1_DEVSIZE_Pos;
pub const OCTOSPI_DCR1_DEVSIZE: u32 = OCTOSPI_DCR1_DEVSIZE_Msk;
pub const OCTOSPI_DCR1_MTYP_Pos: u32 = 24;
pub const OCTOSPI_DCR1_MTYP_Msk: u32 = 0x7 << OCTOSPI_DCR1_MTYP_Pos;
pub const OCTOSPI_DCR1_MTYP: u32 = OCTOSPI_DCR1_MTYP_Msk;
pub const OCTOSPI_DCR1_MTYP_0: u32 = 0x1 << OCTOSPI_DCR1_MTYP_Pos;
pub const OCTOSPI_DCR1_MTYP_1: u32 = 0x2 << OCTOSPI_DCR1_MTYP_Pos;
pub const OCTOSPI_DCR1_MTYP_2: u32 = 0x4 << OCTOSPI_DCR1_MTYP_Pos;
pub const OCTOSPI_DCR2_PRESCALER_Pos: u32 = 0;
pub const OCTOSPI_DCR2_PRESCALER_Msk: u32 = 0xFF << OCTOSPI_DCR2_PRESCALER_Pos;
pub const OCTOSPI_DCR2_PRESCALER: u32 = OCTOSPI_DCR2_PRESCALER_Msk;
pub const OCTOSPI_DCR2_WRAPSIZE_Pos: u32 = 16;
pub const OCTOSPI_DCR2_WRAPSIZE_Msk: u32 = 0x7 << OCTOSPI_DCR2_WRAPSIZE_Pos;
pub const OCTOSPI_DCR2_WRAPSIZE: u32 = OCTOSPI_DCR2_WRAPSIZE_Msk;
pub const OCTOSPI_DCR2_WRAPSIZE_0: u32 = 0x1 << OCTOSPI_DCR2_WRAPSIZE_Pos;
pub const OCTOSPI_DCR2_WRAPSIZE_1: u32 = 0x2 << OCTOSPI_DCR2_WRAPSIZE_Pos;
pub const OCTOSPI_DCR2_WRAPSIZE_2: u32 = 0x4 << OCTOSPI_DCR2_WRAPSIZE_Pos;
pub const OCTOSPI_DCR3_CSBOUND_Pos: u32 = 16;
pub const OCTOSPI_DCR3_CSBOUND_Msk: u32 = 0x1F << OCTOSPI_DCR3_CSBOUND_Pos;
pub const OCTOSPI_DCR3_CSBOUND: u32 = OCTOSPI_DCR3_CSBOUND_Msk;
pub const OCTOSPI_DCR4_REFRESH_Pos: u32 = 0;
pub const OCTOSPI_DCR4_REFRESH_Msk: u32 = 0xFFFFFFFF << OCTOSPI_DCR4_REFRESH_Pos;
pub const OCTOSPI_DCR4_REFRESH: u32 = OCTOSPI_DCR4_REFRESH_Msk;
pub const OCTOSPI_SR_TEF_Pos: u32 = 0;
pub const OCTOSPI_SR_TEF_Msk: u32 = 0x1 << OCTOSPI_SR_TEF_Pos;
pub const OCTOSPI_SR_TEF: u32 = OCTOSPI_SR_TEF_Msk;
pub const OCTOSPI_SR_TCF_Pos: u32 = 1;
pub const OCTOSPI_SR_TCF_Msk: u32 = 0x1 << OCTOSPI_SR_TCF_Pos;
pub const OCTOSPI_SR_TCF: u32 = OCTOSPI_SR_TCF_Msk;
pub const OCTOSPI_SR_FTF_Pos: u32 = 2;
pub const OCTOSPI_SR_FTF_Msk: u32 = 0x1 << OCTOSPI_SR_FTF_Pos;
pub const OCTOSPI_SR_FTF: u32 = OCTOSPI_SR_FTF_Msk;
pub const OCTOSPI_SR_SMF_Pos: u32 = 3;
pub const OCTOSPI_SR_SMF_Msk: u32 = 0x1 << OCTOSPI_SR_SMF_Pos;
pub const OCTOSPI_SR_SMF: u32 = OCTOSPI_SR_SMF_Msk;
pub const OCTOSPI_SR_TOF_Pos: u32 = 4;
pub const OCTOSPI_SR_TOF_Msk: u32 = 0x1 << OCTOSPI_SR_TOF_Pos;
pub const OCTOSPI_SR_TOF: u32 = OCTOSPI_SR_TOF_Msk;
pub const OCTOSPI_SR_BUSY_Pos: u32 = 5;
pub const OCTOSPI_SR_BUSY_Msk: u32 = 0x1 << OCTOSPI_SR_BUSY_Pos;
pub const OCTOSPI_SR_BUSY: u32 = OCTOSPI_SR_BUSY_Msk;
pub const OCTOSPI_SR_FLEVEL_Pos: u32 = 8;
pub const OCTOSPI_SR_FLEVEL_Msk: u32 = 0x3F << OCTOSPI_SR_FLEVEL_Pos;
pub const OCTOSPI_SR_FLEVEL: u32 = OCTOSPI_SR_FLEVEL_Msk;
pub const OCTOSPI_FCR_CTEF_Pos: u32 = 0;
pub const OCTOSPI_FCR_CTEF_Msk: u32 = 0x1 << OCTOSPI_FCR_CTEF_Pos;
pub const OCTOSPI_FCR_CTEF: u32 = OCTOSPI_FCR_CTEF_Msk;
pub const OCTOSPI_FCR_CTCF_Pos: u32 = 1;
pub const OCTOSPI_FCR_CTCF_Msk: u32 = 0x1 << OCTOSPI_FCR_CTCF_Pos;
pub const OCTOSPI_FCR_CTCF: u32 = OCTOSPI_FCR_CTCF_Msk;
pub const OCTOSPI_FCR_CSMF_Pos: u32 = 3;
pub const OCTOSPI_FCR_CSMF_Msk: u32 = 0x1 << OCTOSPI_FCR_CSMF_Pos;
pub const OCTOSPI_FCR_CSMF: u32 = OCTOSPI_FCR_CSMF_Msk;
pub const OCTOSPI_FCR_CTOF_Pos: u32 = 4;
pub const OCTOSPI_FCR_CTOF_Msk: u32 = 0x1 << OCTOSPI_FCR_CTOF_Pos;
pub const OCTOSPI_FCR_CTOF: u32 = OCTOSPI_FCR_CTOF_Msk;
pub const OCTOSPI_DLR_DL_Pos: u32 = 0;
pub const OCTOSPI_DLR_DL_Msk: u32 = 0xFFFFFFFF << OCTOSPI_DLR_DL_Pos;
pub const OCTOSPI_DLR_DL: u32 = OCTOSPI_DLR_DL_Msk;
pub const OCTOSPI_AR_ADDRESS_Pos: u32 = 0;
pub const OCTOSPI_AR_ADDRESS_Msk: u32 = 0xFFFFFFFF << OCTOSPI_AR_ADDRESS_Pos;
pub const OCTOSPI_AR_ADDRESS: u32 = OCTOSPI_AR_ADDRESS_Msk;
pub const OCTOSPI_DR_DATA_Pos: u32 = 0;
pub const OCTOSPI_DR_DATA_Msk: u32 = 0xFFFFFFFF << OCTOSPI_DR_DATA_Pos;
pub const OCTOSPI_DR_DATA: u32 = OCTOSPI_DR_DATA_Msk;
pub const OCTOSPI_PSMKR_MASK_Pos: u32 = 0;
pub const OCTOSPI_PSMKR_MASK_Msk: u32 = 0xFFFFFFFF << OCTOSPI_PSMKR_MASK_Pos;
pub const OCTOSPI_PSMKR_MASK: u32 = OCTOSPI_PSMKR_MASK_Msk;
pub const OCTOSPI_PSMAR_MATCH_Pos: u32 = 0;
pub const OCTOSPI_PSMAR_MATCH_Msk: u32 = 0xFFFFFFFF << OCTOSPI_PSMAR_MATCH_Pos;
pub const OCTOSPI_PSMAR_MATCH: u32 = OCTOSPI_PSMAR_MATCH_Msk;
pub const OCTOSPI_PIR_INTERVAL_Pos: u32 = 0;
pub const OCTOSPI_PIR_INTERVAL_Msk: u32 = 0xFFFF << OCTOSPI_PIR_INTERVAL_Pos;
pub const OCTOSPI_PIR_INTERVAL: u32 = OCTOSPI_PIR_INTERVAL_Msk;
pub const OCTOSPI_CCR_IMODE_Pos: u32 = 0;
pub const OCTOSPI_CCR_IMODE_Msk: u32 = 0x7 << OCTOSPI_CCR_IMODE_Pos;
pub const OCTOSPI_CCR_IMODE: u32 = OCTOSPI_CCR_IMODE_Msk;
pub const OCTOSPI_CCR_IMODE_0: u32 = 0x1 << OCTOSPI_CCR_IMODE_Pos;
pub const OCTOSPI_CCR_IMODE_1: u32 = 0x2 << OCTOSPI_CCR_IMODE_Pos;
pub const OCTOSPI_CCR_IMODE_2: u32 = 0x4 << OCTOSPI_CCR_IMODE_Pos;
pub const OCTOSPI_CCR_IDTR_Pos: u32 = 3;
pub const OCTOSPI_CCR_IDTR_Msk: u32 = 0x1 << OCTOSPI_CCR_IDTR_Pos;
pub const OCTOSPI_CCR_IDTR: u32 = OCTOSPI_CCR_IDTR_Msk;
pub const OCTOSPI_CCR_ISIZE_Pos: u32 = 4;
pub const OCTOSPI_CCR_ISIZE_Msk: u32 = 0x3 << OCTOSPI_CCR_ISIZE_Pos;
pub const OCTOSPI_CCR_ISIZE: u32 = OCTOSPI_CCR_ISIZE_Msk;
pub const OCTOSPI_CCR_ISIZE_0: u32 = 0x1 << OCTOSPI_CCR_ISIZE_Pos;
pub const OCTOSPI_CCR_ISIZE_1: u32 = 0x2 << OCTOSPI_CCR_ISIZE_Pos;
pub const OCTOSPI_CCR_ADMODE_Pos: u32 = 8;
pub const OCTOSPI_CCR_ADMODE_Msk: u32 = 0x7 << OCTOSPI_CCR_ADMODE_Pos;
pub const OCTOSPI_CCR_ADMODE: u32 = OCTOSPI_CCR_ADMODE_Msk;
pub const OCTOSPI_CCR_ADMODE_0: u32 = 0x1 << OCTOSPI_CCR_ADMODE_Pos;
pub const OCTOSPI_CCR_ADMODE_1: u32 = 0x2 << OCTOSPI_CCR_ADMODE_Pos;
pub const OCTOSPI_CCR_ADMODE_2: u32 = 0x4 << OCTOSPI_CCR_ADMODE_Pos;
pub const OCTOSPI_CCR_ADDTR_Pos: u32 = 11;
pub const OCTOSPI_CCR_ADDTR_Msk: u32 = 0x1 << OCTOSPI_CCR_ADDTR_Pos;
pub const OCTOSPI_CCR_ADDTR: u32 = OCTOSPI_CCR_ADDTR_Msk;
pub const OCTOSPI_CCR_ADSIZE_Pos: u32 = 12;
pub const OCTOSPI_CCR_ADSIZE_Msk: u32 = 0x3 << OCTOSPI_CCR_ADSIZE_Pos;
pub const OCTOSPI_CCR_ADSIZE: u32 = OCTOSPI_CCR_ADSIZE_Msk;
pub const OCTOSPI_CCR_ADSIZE_0: u32 = 0x1 << OCTOSPI_CCR_ADSIZE_Pos;
pub const OCTOSPI_CCR_ADSIZE_1: u32 = 0x2 << OCTOSPI_CCR_ADSIZE_Pos;
pub const OCTOSPI_CCR_ABMODE_Pos: u32 = 16;
pub const OCTOSPI_CCR_ABMODE_Msk: u32 = 0x7 << OCTOSPI_CCR_ABMODE_Pos;
pub const OCTOSPI_CCR_ABMODE: u32 = OCTOSPI_CCR_ABMODE_Msk;
pub const OCTOSPI_CCR_ABMODE_0: u32 = 0x1 << OCTOSPI_CCR_ABMODE_Pos;
pub const OCTOSPI_CCR_ABMODE_1: u32 = 0x2 << OCTOSPI_CCR_ABMODE_Pos;
pub const OCTOSPI_CCR_ABMODE_2: u32 = 0x4 << OCTOSPI_CCR_ABMODE_Pos;
pub const OCTOSPI_CCR_ABDTR_Pos: u32 = 19;
pub const OCTOSPI_CCR_ABDTR_Msk: u32 = 0x1 << OCTOSPI_CCR_ABDTR_Pos;
pub const OCTOSPI_CCR_ABDTR: u32 = OCTOSPI_CCR_ABDTR_Msk;
pub const OCTOSPI_CCR_ABSIZE_Pos: u32 = 20;
pub const OCTOSPI_CCR_ABSIZE_Msk: u32 = 0x3 << OCTOSPI_CCR_ABSIZE_Pos;
pub const OCTOSPI_CCR_ABSIZE: u32 = OCTOSPI_CCR_ABSIZE_Msk;
pub const OCTOSPI_CCR_ABSIZE_0: u32 = 0x1 << OCTOSPI_CCR_ABSIZE_Pos;
pub const OCTOSPI_CCR_ABSIZE_1: u32 = 0x2 << OCTOSPI_CCR_ABSIZE_Pos;
pub const OCTOSPI_CCR_DMODE_Pos: u32 = 24;
pub const OCTOSPI_CCR_DMODE_Msk: u32 = 0x7 << OCTOSPI_CCR_DMODE_Pos;
pub const OCTOSPI_CCR_DMODE: u32 = OCTOSPI_CCR_DMODE_Msk;
pub const OCTOSPI_CCR_DMODE_0: u32 = 0x1 << OCTOSPI_CCR_DMODE_Pos;
pub const OCTOSPI_CCR_DMODE_1: u32 = 0x2 << OCTOSPI_CCR_DMODE_Pos;
pub const OCTOSPI_CCR_DMODE_2: u32 = 0x4 << OCTOSPI_CCR_DMODE_Pos;
pub const OCTOSPI_CCR_DDTR_Pos: u32 = 27;
pub const OCTOSPI_CCR_DDTR_Msk: u32 = 0x1 << OCTOSPI_CCR_DDTR_Pos;
pub const OCTOSPI_CCR_DDTR: u32 = OCTOSPI_CCR_DDTR_Msk;
pub const OCTOSPI_CCR_DQSE_Pos: u32 = 29;
pub const OCTOSPI_CCR_DQSE_Msk: u32 = 0x1 << OCTOSPI_CCR_DQSE_Pos;
pub const OCTOSPI_CCR_DQSE: u32 = OCTOSPI_CCR_DQSE_Msk;
pub const OCTOSPI_CCR_SIOO_Pos: u32 = 31;
pub const OCTOSPI_CCR_SIOO_Msk: u32 = 0x1 << OCTOSPI_CCR_SIOO_Pos;
pub const OCTOSPI_CCR_SIOO: u32 = OCTOSPI_CCR_SIOO_Msk;
pub const OCTOSPI_TCR_DCYC_Pos: u32 = 0;
pub const OCTOSPI_TCR_DCYC_Msk: u32 = 0x1F << OCTOSPI_TCR_DCYC_Pos;
pub const OCTOSPI_TCR_DCYC: u32 = OCTOSPI_TCR_DCYC_Msk;
pub const OCTOSPI_TCR_DHQC_Pos: u32 = 28;
pub const OCTOSPI_TCR_DHQC_Msk: u32 = 0x1 << OCTOSPI_TCR_DHQC_Pos;
pub const OCTOSPI_TCR_DHQC: u32 = OCTOSPI_TCR_DHQC_Msk;
pub const OCTOSPI_TCR_SSHIFT_Pos: u32 = 30;
pub const OCTOSPI_TCR_SSHIFT_Msk: u32 = 0x1 << OCTOSPI_TCR_SSHIFT_Pos;
pub const OCTOSPI_TCR_SSHIFT: u32 = OCTOSPI_TCR_SSHIFT_Msk;
pub const OCTOSPI_IR_INSTRUCTION_Pos: u32 = 0;
pub const OCTOSPI_IR_INSTRUCTION_Msk: u32 = 0xFFFFFFFF << OCTOSPI_IR_INSTRUCTION_Pos;
pub const OCTOSPI_IR_INSTRUCTION: u32 = OCTOSPI_IR_INSTRUCTION_Msk;
pub const OCTOSPI_ABR_ALTERNATE_Pos: u32 = 0;
pub const OCTOSPI_ABR_ALTERNATE_Msk: u32 = 0xFFFFFFFF << OCTOSPI_ABR_ALTERNATE_Pos;
pub const OCTOSPI_ABR_ALTERNATE: u32 = OCTOSPI_ABR_ALTERNATE_Msk;
pub const OCTOSPI_LPTR_TIMEOUT_Pos: u32 = 0;
pub const OCTOSPI_LPTR_TIMEOUT_Msk: u32 = 0xFFFF << OCTOSPI_LPTR_TIMEOUT_Pos;
pub const OCTOSPI_LPTR_TIMEOUT: u32 = OCTOSPI_LPTR_TIMEOUT_Msk;
pub const OCTOSPI_WPCCR_IMODE_Pos: u32 = 0;
pub const OCTOSPI_WPCCR_IMODE_Msk: u32 = 0x7 << OCTOSPI_WPCCR_IMODE_Pos;
pub const OCTOSPI_WPCCR_IMODE: u32 = OCTOSPI_WPCCR_IMODE_Msk;
pub const OCTOSPI_WPCCR_IMODE_0: u32 = 0x1 << OCTOSPI_WPCCR_IMODE_Pos;
pub const OCTOSPI_WPCCR_IMODE_1: u32 = 0x2 << OCTOSPI_WPCCR_IMODE_Pos;
pub const OCTOSPI_WPCCR_IMODE_2: u32 = 0x4 << OCTOSPI_WPCCR_IMODE_Pos;
pub const OCTOSPI_WPCCR_IDTR_Pos: u32 = 3;
pub const OCTOSPI_WPCCR_IDTR_Msk: u32 = 0x1 << OCTOSPI_WPCCR_IDTR_Pos;
pub const OCTOSPI_WPCCR_IDTR: u32 = OCTOSPI_WPCCR_IDTR_Msk;
pub const OCTOSPI_WPCCR_ISIZE_Pos: u32 = 4;
pub const OCTOSPI_WPCCR_ISIZE_Msk: u32 = 0x3 << OCTOSPI_WPCCR_ISIZE_Pos;
pub const OCTOSPI_WPCCR_ISIZE: u32 = OCTOSPI_WPCCR_ISIZE_Msk;
pub const OCTOSPI_WPCCR_ISIZE_0: u32 = 0x1 << OCTOSPI_WPCCR_ISIZE_Pos;
pub const OCTOSPI_WPCCR_ISIZE_1: u32 = 0x2 << OCTOSPI_WPCCR_ISIZE_Pos;
pub const OCTOSPI_WPCCR_ADMODE_Pos: u32 = 8;
pub const OCTOSPI_WPCCR_ADMODE_Msk: u32 = 0x7 << OCTOSPI_WPCCR_ADMODE_Pos;
pub const OCTOSPI_WPCCR_ADMODE: u32 = OCTOSPI_WPCCR_ADMODE_Msk;
pub const OCTOSPI_WPCCR_ADMODE_0: u32 = 0x1 << OCTOSPI_WPCCR_ADMODE_Pos;
pub const OCTOSPI_WPCCR_ADMODE_1: u32 = 0x2 << OCTOSPI_WPCCR_ADMODE_Pos;
pub const OCTOSPI_WPCCR_ADMODE_2: u32 = 0x4 << OCTOSPI_WPCCR_ADMODE_Pos;
pub const OCTOSPI_WPCCR_ADDTR_Pos: u32 = 11;
pub const OCTOSPI_WPCCR_ADDTR_Msk: u32 = 0x1 << OCTOSPI_WPCCR_ADDTR_Pos;
pub const OCTOSPI_WPCCR_ADDTR: u32 = OCTOSPI_WPCCR_ADDTR_Msk;
pub const OCTOSPI_WPCCR_ADSIZE_Pos: u32 = 12;
pub const OCTOSPI_WPCCR_ADSIZE_Msk: u32 = 0x3 << OCTOSPI_WPCCR_ADSIZE_Pos;
pub const OCTOSPI_WPCCR_ADSIZE: u32 = OCTOSPI_WPCCR_ADSIZE_Msk;
pub const OCTOSPI_WPCCR_ADSIZE_0: u32 = 0x1 << OCTOSPI_WPCCR_ADSIZE_Pos;
pub const OCTOSPI_WPCCR_ADSIZE_1: u32 = 0x2 << OCTOSPI_WPCCR_ADSIZE_Pos;
pub const OCTOSPI_WPCCR_ABMODE_Pos: u32 = 16;
pub const OCTOSPI_WPCCR_ABMODE_Msk: u32 = 0x7 << OCTOSPI_WPCCR_ABMODE_Pos;
pub const OCTOSPI_WPCCR_ABMODE: u32 = OCTOSPI_WPCCR_ABMODE_Msk;
pub const OCTOSPI_WPCCR_ABMODE_0: u32 = 0x1 << OCTOSPI_WPCCR_ABMODE_Pos;
pub const OCTOSPI_WPCCR_ABMODE_1: u32 = 0x2 << OCTOSPI_WPCCR_ABMODE_Pos;
pub const OCTOSPI_WPCCR_ABMODE_2: u32 = 0x4 << OCTOSPI_WPCCR_ABMODE_Pos;
pub const OCTOSPI_WPCCR_ABDTR_Pos: u32 = 19;
pub const OCTOSPI_WPCCR_ABDTR_Msk: u32 = 0x1 << OCTOSPI_WPCCR_ABDTR_Pos;
pub const OCTOSPI_WPCCR_ABDTR: u32 = OCTOSPI_WPCCR_ABDTR_Msk;
pub const OCTOSPI_WPCCR_ABSIZE_Pos: u32 = 20;
pub const OCTOSPI_WPCCR_ABSIZE_Msk: u32 = 0x3 << OCTOSPI_WPCCR_ABSIZE_Pos;
pub const OCTOSPI_WPCCR_ABSIZE: u32 = OCTOSPI_WPCCR_ABSIZE_Msk;
pub const OCTOSPI_WPCCR_ABSIZE_0: u32 = 0x1 << OCTOSPI_WPCCR_ABSIZE_Pos;
pub const OCTOSPI_WPCCR_ABSIZE_1: u32 = 0x2 << OCTOSPI_WPCCR_ABSIZE_Pos;
pub const OCTOSPI_WPCCR_DMODE_Pos: u32 = 24;
pub const OCTOSPI_WPCCR_DMODE_Msk: u32 = 0x7 << OCTOSPI_WPCCR_DMODE_Pos;
pub const OCTOSPI_WPCCR_DMODE: u32 = OCTOSPI_WPCCR_DMODE_Msk;
pub const OCTOSPI_WPCCR_DMODE_0: u32 = 0x1 << OCTOSPI_WPCCR_DMODE_Pos;
pub const OCTOSPI_WPCCR_DMODE_1: u32 = 0x2 << OCTOSPI_WPCCR_DMODE_Pos;
pub const OCTOSPI_WPCCR_DMODE_2: u32 = 0x4 << OCTOSPI_WPCCR_DMODE_Pos;
pub const OCTOSPI_WPCCR_DDTR_Pos: u32 = 27;
pub const OCTOSPI_WPCCR_DDTR_Msk: u32 = 0x1 << OCTOSPI_WPCCR_DDTR_Pos;
pub const OCTOSPI_WPCCR_DDTR: u32 = OCTOSPI_WPCCR_DDTR_Msk;
pub const OCTOSPI_WPCCR_DQSE_Pos: u32 = 29;
pub const OCTOSPI_WPCCR_DQSE_Msk: u32 = 0x1 << OCTOSPI_WPCCR_DQSE_Pos;
pub const OCTOSPI_WPCCR_DQSE: u32 = OCTOSPI_WPCCR_DQSE_Msk;
pub const OCTOSPI_WPTCR_DCYC_Pos: u32 = 0;
pub const OCTOSPI_WPTCR_DCYC_Msk: u32 = 0x1F << OCTOSPI_WPTCR_DCYC_Pos;
pub const OCTOSPI_WPTCR_DCYC: u32 = OCTOSPI_WPTCR_DCYC_Msk;
pub const OCTOSPI_WPTCR_DHQC_Pos: u32 = 28;
pub const OCTOSPI_WPTCR_DHQC_Msk: u32 = 0x1 << OCTOSPI_WPTCR_DHQC_Pos;
pub const OCTOSPI_WPTCR_DHQC: u32 = OCTOSPI_WPTCR_DHQC_Msk;
pub const OCTOSPI_WPTCR_SSHIFT_Pos: u32 = 30;
pub const OCTOSPI_WPTCR_SSHIFT_Msk: u32 = 0x1 << OCTOSPI_WPTCR_SSHIFT_Pos;
pub const OCTOSPI_WPTCR_SSHIFT: u32 = OCTOSPI_WPTCR_SSHIFT_Msk;
pub const OCTOSPI_WPIR_INSTRUCTION_Pos: u32 = 0;
pub const OCTOSPI_WPIR_INSTRUCTION_Msk: u32 = 0xFFFFFFFF << OCTOSPI_WPIR_INSTRUCTION_Pos;
pub const OCTOSPI_WPIR_INSTRUCTION: u32 = OCTOSPI_WPIR_INSTRUCTION_Msk;
pub const OCTOSPI_WPABR_ALTERNATE_Pos: u32 = 0;
pub const OCTOSPI_WPABR_ALTERNATE_Msk: u32 = 0xFFFFFFFF << OCTOSPI_WPABR_ALTERNATE_Pos;
pub const OCTOSPI_WPABR_ALTERNATE: u32 = OCTOSPI_WPABR_ALTERNATE_Msk;
pub const OCTOSPI_WCCR_IMODE_Pos: u32 = 0;
pub const OCTOSPI_WCCR_IMODE_Msk: u32 = 0x7 << OCTOSPI_WCCR_IMODE_Pos;
pub const OCTOSPI_WCCR_IMODE: u32 = OCTOSPI_WCCR_IMODE_Msk;
pub const OCTOSPI_WCCR_IMODE_0: u32 = 0x1 << OCTOSPI_WCCR_IMODE_Pos;
pub const OCTOSPI_WCCR_IMODE_1: u32 = 0x2 << OCTOSPI_WCCR_IMODE_Pos;
pub const OCTOSPI_WCCR_IMODE_2: u32 = 0x4 << OCTOSPI_WCCR_IMODE_Pos;
pub const OCTOSPI_WCCR_IDTR_Pos: u32 = 3;
pub const OCTOSPI_WCCR_IDTR_Msk: u32 = 0x1 << OCTOSPI_WCCR_IDTR_Pos;
pub const OCTOSPI_WCCR_IDTR: u32 = OCTOSPI_WCCR_IDTR_Msk;
pub const OCTOSPI_WCCR_ISIZE_Pos: u32 = 4;
pub const OCTOSPI_WCCR_ISIZE_Msk: u32 = 0x3 << OCTOSPI_WCCR_ISIZE_Pos;
pub const OCTOSPI_WCCR_ISIZE: u32 = OCTOSPI_WCCR_ISIZE_Msk;
pub const OCTOSPI_WCCR_ISIZE_0: u32 = 0x1 << OCTOSPI_WCCR_ISIZE_Pos;
pub const OCTOSPI_WCCR_ISIZE_1: u32 = 0x2 << OCTOSPI_WCCR_ISIZE_Pos;
pub const OCTOSPI_WCCR_ADMODE_Pos: u32 = 8;
pub const OCTOSPI_WCCR_ADMODE_Msk: u32 = 0x7 << OCTOSPI_WCCR_ADMODE_Pos;
pub const OCTOSPI_WCCR_ADMODE: u32 = OCTOSPI_WCCR_ADMODE_Msk;
pub const OCTOSPI_WCCR_ADMODE_0: u32 = 0x1 << OCTOSPI_WCCR_ADMODE_Pos;
pub const OCTOSPI_WCCR_ADMODE_1: u32 = 0x2 << OCTOSPI_WCCR_ADMODE_Pos;
pub const OCTOSPI_WCCR_ADMODE_2: u32 = 0x4 << OCTOSPI_WCCR_ADMODE_Pos;
pub const OCTOSPI_WCCR_ADDTR_Pos: u32 = 11;
pub const OCTOSPI_WCCR_ADDTR_Msk: u32 = 0x1 << OCTOSPI_WCCR_ADDTR_Pos;
pub const OCTOSPI_WCCR_ADDTR: u32 = OCTOSPI_WCCR_ADDTR_Msk;
pub const OCTOSPI_WCCR_ADSIZE_Pos: u32 = 12;
pub const OCTOSPI_WCCR_ADSIZE_Msk: u32 = 0x3 << OCTOSPI_WCCR_ADSIZE_Pos;
pub const OCTOSPI_WCCR_ADSIZE: u32 = OCTOSPI_WCCR_ADSIZE_Msk;
pub const OCTOSPI_WCCR_ADSIZE_0: u32 = 0x1 << OCTOSPI_WCCR_ADSIZE_Pos;
pub const OCTOSPI_WCCR_ADSIZE_1: u32 = 0x2 << OCTOSPI_WCCR_ADSIZE_Pos;
pub const OCTOSPI_WCCR_ABMODE_Pos: u32 = 16;
pub const OCTOSPI_WCCR_ABMODE_Msk: u32 = 0x7 << OCTOSPI_WCCR_ABMODE_Pos;
pub const OCTOSPI_WCCR_ABMODE: u32 = OCTOSPI_WCCR_ABMODE_Msk;
pub const OCTOSPI_WCCR_ABMODE_0: u32 = 0x1 << OCTOSPI_WCCR_ABMODE_Pos;
pub const OCTOSPI_WCCR_ABMODE_1: u32 = 0x2 << OCTOSPI_WCCR_ABMODE_Pos;
pub const OCTOSPI_WCCR_ABMODE_2: u32 = 0x4 << OCTOSPI_WCCR_ABMODE_Pos;
pub const OCTOSPI_WCCR_ABDTR_Pos: u32 = 19;
pub const OCTOSPI_WCCR_ABDTR_Msk: u32 = 0x1 << OCTOSPI_WCCR_ABDTR_Pos;
pub const OCTOSPI_WCCR_ABDTR: u32 = OCTOSPI_WCCR_ABDTR_Msk;
pub const OCTOSPI_WCCR_ABSIZE_Pos: u32 = 20;
pub const OCTOSPI_WCCR_ABSIZE_Msk: u32 = 0x3 << OCTOSPI_WCCR_ABSIZE_Pos;
pub const OCTOSPI_WCCR_ABSIZE: u32 = OCTOSPI_WCCR_ABSIZE_Msk;
pub const OCTOSPI_WCCR_ABSIZE_0: u32 = 0x1 << OCTOSPI_WCCR_ABSIZE_Pos;
pub const OCTOSPI_WCCR_ABSIZE_1: u32 = 0x2 << OCTOSPI_WCCR_ABSIZE_Pos;
pub const OCTOSPI_WCCR_DMODE_Pos: u32 = 24;
pub const OCTOSPI_WCCR_DMODE_Msk: u32 = 0x7 << OCTOSPI_WCCR_DMODE_Pos;
pub const OCTOSPI_WCCR_DMODE: u32 = OCTOSPI_WCCR_DMODE_Msk;
pub const OCTOSPI_WCCR_DMODE_0: u32 = 0x1 << OCTOSPI_WCCR_DMODE_Pos;
pub const OCTOSPI_WCCR_DMODE_1: u32 = 0x2 << OCTOSPI_WCCR_DMODE_Pos;
pub const OCTOSPI_WCCR_DMODE_2: u32 = 0x4 << OCTOSPI_WCCR_DMODE_Pos;
pub const OCTOSPI_WCCR_DDTR_Pos: u32 = 27;
pub const OCTOSPI_WCCR_DDTR_Msk: u32 = 0x1 << OCTOSPI_WCCR_DDTR_Pos;
pub const OCTOSPI_WCCR_DDTR: u32 = OCTOSPI_WCCR_DDTR_Msk;
pub const OCTOSPI_WCCR_DQSE_Pos: u32 = 29;
pub const OCTOSPI_WCCR_DQSE_Msk: u32 = 0x1 << OCTOSPI_WCCR_DQSE_Pos;
pub const OCTOSPI_WCCR_DQSE: u32 = OCTOSPI_WCCR_DQSE_Msk;
pub const OCTOSPI_WTCR_DCYC_Pos: u32 = 0;
pub const OCTOSPI_WTCR_DCYC_Msk: u32 = 0x1F << OCTOSPI_WTCR_DCYC_Pos;
pub const OCTOSPI_WTCR_DCYC: u32 = OCTOSPI_WTCR_DCYC_Msk;
pub const OCTOSPI_WIR_INSTRUCTION_Pos: u32 = 0;
pub const OCTOSPI_WIR_INSTRUCTION_Msk: u32 = 0xFFFFFFFF << OCTOSPI_WIR_INSTRUCTION_Pos;
pub const OCTOSPI_WIR_INSTRUCTION: u32 = OCTOSPI_WIR_INSTRUCTION_Msk;
pub const OCTOSPI_WABR_ALTERNATE_Pos: u32 = 0;
pub const OCTOSPI_WABR_ALTERNATE_Msk: u32 = 0xFFFFFFFF << OCTOSPI_WABR_ALTERNATE_Pos;
pub const OCTOSPI_WABR_ALTERNATE: u32 = OCTOSPI_WABR_ALTERNATE_Msk;
pub const OCTOSPI_HLCR_LM_Pos: u32 = 0;
pub const OCTOSPI_HLCR_LM_Msk: u32 = 0x1 << OCTOSPI_HLCR_LM_Pos;
pub const OCTOSPI_HLCR_LM: u32 = OCTOSPI_HLCR_LM_Msk;
pub const OCTOSPI_HLCR_WZL_Pos: u32 = 1;
pub const OCTOSPI_HLCR_WZL_Msk: u32 = 0x1 << OCTOSPI_HLCR_WZL_Pos;
pub const OCTOSPI_HLCR_WZL: u32 = OCTOSPI_HLCR_WZL_Msk;
pub const OCTOSPI_HLCR_TACC_Pos: u32 = 8;
pub const OCTOSPI_HLCR_TACC_Msk: u32 = 0xFF << OCTOSPI_HLCR_TACC_Pos;
pub const OCTOSPI_HLCR_TACC: u32 = OCTOSPI_HLCR_TACC_Msk;
pub const OCTOSPI_HLCR_TRWR_Pos: u32 = 16;
pub const OCTOSPI_HLCR_TRWR_Msk: u32 = 0xFF << OCTOSPI_HLCR_TRWR_Pos;
pub const OCTOSPI_HLCR_TRWR: u32 = OCTOSPI_HLCR_TRWR_Msk;
pub const OPAMP_CSR_OPAMPxEN_Pos: u32 = 0;
pub const OPAMP_CSR_OPAMPxEN_Msk: u32 = 0x1 << OPAMP_CSR_OPAMPxEN_Pos;
pub const OPAMP_CSR_OPAMPxEN: u32 = OPAMP_CSR_OPAMPxEN_Msk;
pub const OPAMP_CSR_OPALPM_Pos: u32 = 1;
pub const OPAMP_CSR_OPALPM_Msk: u32 = 0x1 << OPAMP_CSR_OPALPM_Pos;
pub const OPAMP_CSR_OPALPM: u32 = OPAMP_CSR_OPALPM_Msk;
pub const OPAMP_CSR_OPAMODE_Pos: u32 = 2;
pub const OPAMP_CSR_OPAMODE_Msk: u32 = 0x3 << OPAMP_CSR_OPAMODE_Pos;
pub const OPAMP_CSR_OPAMODE: u32 = OPAMP_CSR_OPAMODE_Msk;
pub const OPAMP_CSR_OPAMODE_0: u32 = 0x1 << OPAMP_CSR_OPAMODE_Pos;
pub const OPAMP_CSR_OPAMODE_1: u32 = 0x2 << OPAMP_CSR_OPAMODE_Pos;
pub const OPAMP_CSR_PGGAIN_Pos: u32 = 4;
pub const OPAMP_CSR_PGGAIN_Msk: u32 = 0x3 << OPAMP_CSR_PGGAIN_Pos;
pub const OPAMP_CSR_PGGAIN: u32 = OPAMP_CSR_PGGAIN_Msk;
pub const OPAMP_CSR_PGGAIN_0: u32 = 0x1 << OPAMP_CSR_PGGAIN_Pos;
pub const OPAMP_CSR_PGGAIN_1: u32 = 0x2 << OPAMP_CSR_PGGAIN_Pos;
pub const OPAMP_CSR_VMSEL_Pos: u32 = 8;
pub const OPAMP_CSR_VMSEL_Msk: u32 = 0x3 << OPAMP_CSR_VMSEL_Pos;
pub const OPAMP_CSR_VMSEL: u32 = OPAMP_CSR_VMSEL_Msk;
pub const OPAMP_CSR_VMSEL_0: u32 = 0x1 << OPAMP_CSR_VMSEL_Pos;
pub const OPAMP_CSR_VMSEL_1: u32 = 0x2 << OPAMP_CSR_VMSEL_Pos;
pub const OPAMP_CSR_VPSEL_Pos: u32 = 10;
pub const OPAMP_CSR_VPSEL_Msk: u32 = 0x1 << OPAMP_CSR_VPSEL_Pos;
pub const OPAMP_CSR_VPSEL: u32 = OPAMP_CSR_VPSEL_Msk;
pub const OPAMP_CSR_CALON_Pos: u32 = 12;
pub const OPAMP_CSR_CALON_Msk: u32 = 0x1 << OPAMP_CSR_CALON_Pos;
pub const OPAMP_CSR_CALON: u32 = OPAMP_CSR_CALON_Msk;
pub const OPAMP_CSR_CALSEL_Pos: u32 = 13;
pub const OPAMP_CSR_CALSEL_Msk: u32 = 0x1 << OPAMP_CSR_CALSEL_Pos;
pub const OPAMP_CSR_CALSEL: u32 = OPAMP_CSR_CALSEL_Msk;
pub const OPAMP_CSR_USERTRIM_Pos: u32 = 14;
pub const OPAMP_CSR_USERTRIM_Msk: u32 = 0x1 << OPAMP_CSR_USERTRIM_Pos;
pub const OPAMP_CSR_USERTRIM: u32 = OPAMP_CSR_USERTRIM_Msk;
pub const OPAMP_CSR_CALOUT_Pos: u32 = 15;
pub const OPAMP_CSR_CALOUT_Msk: u32 = 0x1 << OPAMP_CSR_CALOUT_Pos;
pub const OPAMP_CSR_CALOUT: u32 = OPAMP_CSR_CALOUT_Msk;
pub const OPAMP1_CSR_OPAEN_Pos: u32 = 0;
pub const OPAMP1_CSR_OPAEN_Msk: u32 = 0x1 << OPAMP1_CSR_OPAEN_Pos;
pub const OPAMP1_CSR_OPAEN: u32 = OPAMP1_CSR_OPAEN_Msk;
pub const OPAMP1_CSR_OPALPM_Pos: u32 = 1;
pub const OPAMP1_CSR_OPALPM_Msk: u32 = 0x1 << OPAMP1_CSR_OPALPM_Pos;
pub const OPAMP1_CSR_OPALPM: u32 = OPAMP1_CSR_OPALPM_Msk;
pub const OPAMP1_CSR_OPAMODE_Pos: u32 = 2;
pub const OPAMP1_CSR_OPAMODE_Msk: u32 = 0x3 << OPAMP1_CSR_OPAMODE_Pos;
pub const OPAMP1_CSR_OPAMODE: u32 = OPAMP1_CSR_OPAMODE_Msk;
pub const OPAMP1_CSR_OPAMODE_0: u32 = 0x1 << OPAMP1_CSR_OPAMODE_Pos;
pub const OPAMP1_CSR_OPAMODE_1: u32 = 0x2 << OPAMP1_CSR_OPAMODE_Pos;
pub const OPAMP1_CSR_PGAGAIN_Pos: u32 = 4;
pub const OPAMP1_CSR_PGAGAIN_Msk: u32 = 0x3 << OPAMP1_CSR_PGAGAIN_Pos;
pub const OPAMP1_CSR_PGAGAIN: u32 = OPAMP1_CSR_PGAGAIN_Msk;
pub const OPAMP1_CSR_PGAGAIN_0: u32 = 0x1 << OPAMP1_CSR_PGAGAIN_Pos;
pub const OPAMP1_CSR_PGAGAIN_1: u32 = 0x2 << OPAMP1_CSR_PGAGAIN_Pos;
pub const OPAMP1_CSR_VMSEL_Pos: u32 = 8;
pub const OPAMP1_CSR_VMSEL_Msk: u32 = 0x3 << OPAMP1_CSR_VMSEL_Pos;
pub const OPAMP1_CSR_VMSEL: u32 = OPAMP1_CSR_VMSEL_Msk;
pub const OPAMP1_CSR_VMSEL_0: u32 = 0x1 << OPAMP1_CSR_VMSEL_Pos;
pub const OPAMP1_CSR_VMSEL_1: u32 = 0x2 << OPAMP1_CSR_VMSEL_Pos;
pub const OPAMP1_CSR_VPSEL_Pos: u32 = 10;
pub const OPAMP1_CSR_VPSEL_Msk: u32 = 0x1 << OPAMP1_CSR_VPSEL_Pos;
pub const OPAMP1_CSR_VPSEL: u32 = OPAMP1_CSR_VPSEL_Msk;
pub const OPAMP1_CSR_CALON_Pos: u32 = 12;
pub const OPAMP1_CSR_CALON_Msk: u32 = 0x1 << OPAMP1_CSR_CALON_Pos;
pub const OPAMP1_CSR_CALON: u32 = OPAMP1_CSR_CALON_Msk;
pub const OPAMP1_CSR_CALSEL_Pos: u32 = 13;
pub const OPAMP1_CSR_CALSEL_Msk: u32 = 0x1 << OPAMP1_CSR_CALSEL_Pos;
pub const OPAMP1_CSR_CALSEL: u32 = OPAMP1_CSR_CALSEL_Msk;
pub const OPAMP1_CSR_USERTRIM_Pos: u32 = 14;
pub const OPAMP1_CSR_USERTRIM_Msk: u32 = 0x1 << OPAMP1_CSR_USERTRIM_Pos;
pub const OPAMP1_CSR_USERTRIM: u32 = OPAMP1_CSR_USERTRIM_Msk;
pub const OPAMP1_CSR_CALOUT_Pos: u32 = 15;
pub const OPAMP1_CSR_CALOUT_Msk: u32 = 0x1 << OPAMP1_CSR_CALOUT_Pos;
pub const OPAMP1_CSR_CALOUT: u32 = OPAMP1_CSR_CALOUT_Msk;
pub const OPAMP1_CSR_OPARANGE_Pos: u32 = 31;
pub const OPAMP1_CSR_OPARANGE_Msk: u32 = 0x1 << OPAMP1_CSR_OPARANGE_Pos;
pub const OPAMP1_CSR_OPARANGE: u32 = OPAMP1_CSR_OPARANGE_Msk;
pub const OPAMP2_CSR_OPAEN_Pos: u32 = 0;
pub const OPAMP2_CSR_OPAEN_Msk: u32 = 0x1 << OPAMP2_CSR_OPAEN_Pos;
pub const OPAMP2_CSR_OPAEN: u32 = OPAMP2_CSR_OPAEN_Msk;
pub const OPAMP2_CSR_OPALPM_Pos: u32 = 1;
pub const OPAMP2_CSR_OPALPM_Msk: u32 = 0x1 << OPAMP2_CSR_OPALPM_Pos;
pub const OPAMP2_CSR_OPALPM: u32 = OPAMP2_CSR_OPALPM_Msk;
pub const OPAMP2_CSR_OPAMODE_Pos: u32 = 2;
pub const OPAMP2_CSR_OPAMODE_Msk: u32 = 0x3 << OPAMP2_CSR_OPAMODE_Pos;
pub const OPAMP2_CSR_OPAMODE: u32 = OPAMP2_CSR_OPAMODE_Msk;
pub const OPAMP2_CSR_OPAMODE_0: u32 = 0x1 << OPAMP2_CSR_OPAMODE_Pos;
pub const OPAMP2_CSR_OPAMODE_1: u32 = 0x2 << OPAMP2_CSR_OPAMODE_Pos;
pub const OPAMP2_CSR_PGAGAIN_Pos: u32 = 4;
pub const OPAMP2_CSR_PGAGAIN_Msk: u32 = 0x3 << OPAMP2_CSR_PGAGAIN_Pos;
pub const OPAMP2_CSR_PGAGAIN: u32 = OPAMP2_CSR_PGAGAIN_Msk;
pub const OPAMP2_CSR_PGAGAIN_0: u32 = 0x1 << OPAMP2_CSR_PGAGAIN_Pos;
pub const OPAMP2_CSR_PGAGAIN_1: u32 = 0x2 << OPAMP2_CSR_PGAGAIN_Pos;
pub const OPAMP2_CSR_VMSEL_Pos: u32 = 8;
pub const OPAMP2_CSR_VMSEL_Msk: u32 = 0x3 << OPAMP2_CSR_VMSEL_Pos;
pub const OPAMP2_CSR_VMSEL: u32 = OPAMP2_CSR_VMSEL_Msk;
pub const OPAMP2_CSR_VMSEL_0: u32 = 0x1 << OPAMP2_CSR_VMSEL_Pos;
pub const OPAMP2_CSR_VMSEL_1: u32 = 0x2 << OPAMP2_CSR_VMSEL_Pos;
pub const OPAMP2_CSR_VPSEL_Pos: u32 = 10;
pub const OPAMP2_CSR_VPSEL_Msk: u32 = 0x1 << OPAMP2_CSR_VPSEL_Pos;
pub const OPAMP2_CSR_VPSEL: u32 = OPAMP2_CSR_VPSEL_Msk;
pub const OPAMP2_CSR_CALON_Pos: u32 = 12;
pub const OPAMP2_CSR_CALON_Msk: u32 = 0x1 << OPAMP2_CSR_CALON_Pos;
pub const OPAMP2_CSR_CALON: u32 = OPAMP2_CSR_CALON_Msk;
pub const OPAMP2_CSR_CALSEL_Pos: u32 = 13;
pub const OPAMP2_CSR_CALSEL_Msk: u32 = 0x1 << OPAMP2_CSR_CALSEL_Pos;
pub const OPAMP2_CSR_CALSEL: u32 = OPAMP2_CSR_CALSEL_Msk;
pub const OPAMP2_CSR_USERTRIM_Pos: u32 = 14;
pub const OPAMP2_CSR_USERTRIM_Msk: u32 = 0x1 << OPAMP2_CSR_USERTRIM_Pos;
pub const OPAMP2_CSR_USERTRIM: u32 = OPAMP2_CSR_USERTRIM_Msk;
pub const OPAMP2_CSR_CALOUT_Pos: u32 = 15;
pub const OPAMP2_CSR_CALOUT_Msk: u32 = 0x1 << OPAMP2_CSR_CALOUT_Pos;
pub const OPAMP2_CSR_CALOUT: u32 = OPAMP2_CSR_CALOUT_Msk;
pub const OPAMP_OTR_TRIMOFFSETN_Pos: u32 = 0;
pub const OPAMP_OTR_TRIMOFFSETN_Msk: u32 = 0x1F << OPAMP_OTR_TRIMOFFSETN_Pos;
pub const OPAMP_OTR_TRIMOFFSETN: u32 = OPAMP_OTR_TRIMOFFSETN_Msk;
pub const OPAMP_OTR_TRIMOFFSETP_Pos: u32 = 8;
pub const OPAMP_OTR_TRIMOFFSETP_Msk: u32 = 0x1F << OPAMP_OTR_TRIMOFFSETP_Pos;
pub const OPAMP_OTR_TRIMOFFSETP: u32 = OPAMP_OTR_TRIMOFFSETP_Msk;
pub const OPAMP1_OTR_TRIMOFFSETN_Pos: u32 = 0;
pub const OPAMP1_OTR_TRIMOFFSETN_Msk: u32 = 0x1F << OPAMP1_OTR_TRIMOFFSETN_Pos;
pub const OPAMP1_OTR_TRIMOFFSETN: u32 = OPAMP1_OTR_TRIMOFFSETN_Msk;
pub const OPAMP1_OTR_TRIMOFFSETP_Pos: u32 = 8;
pub const OPAMP1_OTR_TRIMOFFSETP_Msk: u32 = 0x1F << OPAMP1_OTR_TRIMOFFSETP_Pos;
pub const OPAMP1_OTR_TRIMOFFSETP: u32 = OPAMP1_OTR_TRIMOFFSETP_Msk;
pub const OPAMP2_OTR_TRIMOFFSETN_Pos: u32 = 0;
pub const OPAMP2_OTR_TRIMOFFSETN_Msk: u32 = 0x1F << OPAMP2_OTR_TRIMOFFSETN_Pos;
pub const OPAMP2_OTR_TRIMOFFSETN: u32 = OPAMP2_OTR_TRIMOFFSETN_Msk;
pub const OPAMP2_OTR_TRIMOFFSETP_Pos: u32 = 8;
pub const OPAMP2_OTR_TRIMOFFSETP_Msk: u32 = 0x1F << OPAMP2_OTR_TRIMOFFSETP_Pos;
pub const OPAMP2_OTR_TRIMOFFSETP: u32 = OPAMP2_OTR_TRIMOFFSETP_Msk;
pub const OPAMP_LPOTR_TRIMLPOFFSETN_Pos: u32 = 0;
pub const OPAMP_LPOTR_TRIMLPOFFSETN_Msk: u32 = 0x1F << OPAMP_LPOTR_TRIMLPOFFSETN_Pos;
pub const OPAMP_LPOTR_TRIMLPOFFSETN: u32 = OPAMP_LPOTR_TRIMLPOFFSETN_Msk;
pub const OPAMP_LPOTR_TRIMLPOFFSETP_Pos: u32 = 8;
pub const OPAMP_LPOTR_TRIMLPOFFSETP_Msk: u32 = 0x1F << OPAMP_LPOTR_TRIMLPOFFSETP_Pos;
pub const OPAMP_LPOTR_TRIMLPOFFSETP: u32 = OPAMP_LPOTR_TRIMLPOFFSETP_Msk;
pub const OPAMP1_LPOTR_TRIMLPOFFSETN_Pos: u32 = 0;
pub const OPAMP1_LPOTR_TRIMLPOFFSETN_Msk: u32 = 0x1F << OPAMP1_LPOTR_TRIMLPOFFSETN_Pos;
pub const OPAMP1_LPOTR_TRIMLPOFFSETN: u32 = OPAMP1_LPOTR_TRIMLPOFFSETN_Msk;
pub const OPAMP1_LPOTR_TRIMLPOFFSETP_Pos: u32 = 8;
pub const OPAMP1_LPOTR_TRIMLPOFFSETP_Msk: u32 = 0x1F << OPAMP1_LPOTR_TRIMLPOFFSETP_Pos;
pub const OPAMP1_LPOTR_TRIMLPOFFSETP: u32 = OPAMP1_LPOTR_TRIMLPOFFSETP_Msk;
pub const OPAMP2_LPOTR_TRIMLPOFFSETN_Pos: u32 = 0;
pub const OPAMP2_LPOTR_TRIMLPOFFSETN_Msk: u32 = 0x1F << OPAMP2_LPOTR_TRIMLPOFFSETN_Pos;
pub const OPAMP2_LPOTR_TRIMLPOFFSETN: u32 = OPAMP2_LPOTR_TRIMLPOFFSETN_Msk;
pub const OPAMP2_LPOTR_TRIMLPOFFSETP_Pos: u32 = 8;
pub const OPAMP2_LPOTR_TRIMLPOFFSETP_Msk: u32 = 0x1F << OPAMP2_LPOTR_TRIMLPOFFSETP_Pos;
pub const OPAMP2_LPOTR_TRIMLPOFFSETP: u32 = OPAMP2_LPOTR_TRIMLPOFFSETP_Msk;
pub const OTFDEC_CR_ENC_Pos: u32 = 0;
pub const OTFDEC_CR_ENC_Msk: u32 = 0x1 << OTFDEC_CR_ENC_Pos;
pub const OTFDEC_CR_ENC: u32 = OTFDEC_CR_ENC_Msk;
pub const OTFDEC_PRIVCFGR_PRIV_Pos: u32 = 0;
pub const OTFDEC_PRIVCFGR_PRIV_Msk: u32 = 0x1 << OTFDEC_PRIVCFGR_PRIV_Pos;
pub const OTFDEC_PRIVCFGR_PRIV: u32 = OTFDEC_PRIVCFGR_PRIV_Msk;
pub const OTFDEC_REG_CONFIGR_REG_EN_Pos: u32 = 0;
pub const OTFDEC_REG_CONFIGR_REG_EN_Msk: u32 = 0x1 << OTFDEC_REG_CONFIGR_REG_EN_Pos;
pub const OTFDEC_REG_CONFIGR_REG_EN: u32 = OTFDEC_REG_CONFIGR_REG_EN_Msk;
pub const OTFDEC_REG_CONFIGR_CONFIGLOCK_Pos: u32 = 1;
pub const OTFDEC_REG_CONFIGR_CONFIGLOCK_Msk: u32 = 0x1 << OTFDEC_REG_CONFIGR_CONFIGLOCK_Pos;
pub const OTFDEC_REG_CONFIGR_CONFIGLOCK: u32 = OTFDEC_REG_CONFIGR_CONFIGLOCK_Msk;
pub const OTFDEC_REG_CONFIGR_KEYLOCK_Pos: u32 = 2;
pub const OTFDEC_REG_CONFIGR_KEYLOCK_Msk: u32 = 0x1 << OTFDEC_REG_CONFIGR_KEYLOCK_Pos;
pub const OTFDEC_REG_CONFIGR_KEYLOCK: u32 = OTFDEC_REG_CONFIGR_KEYLOCK_Msk;
pub const OTFDEC_REG_CONFIGR_MODE_Pos: u32 = 4;
pub const OTFDEC_REG_CONFIGR_MODE_Msk: u32 = 0x3 << OTFDEC_REG_CONFIGR_MODE_Pos;
pub const OTFDEC_REG_CONFIGR_MODE: u32 = OTFDEC_REG_CONFIGR_MODE_Msk;
pub const OTFDEC_REG_CONFIGR_MODE_0: u32 = 0x1 << OTFDEC_REG_CONFIGR_MODE_Pos;
pub const OTFDEC_REG_CONFIGR_MODE_1: u32 = 0x2 << OTFDEC_REG_CONFIGR_MODE_Pos;
pub const OTFDEC_REG_CONFIGR_KEYCRC_Pos: u32 = 8;
pub const OTFDEC_REG_CONFIGR_KEYCRC_Msk: u32 = 0xFF << OTFDEC_REG_CONFIGR_KEYCRC_Pos;
pub const OTFDEC_REG_CONFIGR_KEYCRC: u32 = OTFDEC_REG_CONFIGR_KEYCRC_Msk;
pub const OTFDEC_REG_CONFIGR_VERSION_Pos: u32 = 16;
pub const OTFDEC_REG_CONFIGR_VERSION_Msk: u32 = 0xFFFF << OTFDEC_REG_CONFIGR_VERSION_Pos;
pub const OTFDEC_REG_CONFIGR_VERSION: u32 = OTFDEC_REG_CONFIGR_VERSION_Msk;
pub const OTFDEC_REG_START_ADDR_Pos: u32 = 0;
pub const OTFDEC_REG_START_ADDR_Msk: u32 = 0xFFFFFFFF << OTFDEC_REG_START_ADDR_Pos;
pub const OTFDEC_REG_START_ADDR: u32 = OTFDEC_REG_START_ADDR_Msk;
pub const OTFDEC_REG_END_ADDR_Pos: u32 = 0;
pub const OTFDEC_REG_END_ADDR_Msk: u32 = 0xFFFFFFFF << OTFDEC_REG_END_ADDR_Pos;
pub const OTFDEC_REG_END_ADDR: u32 = OTFDEC_REG_END_ADDR_Msk;
pub const OTFDEC_REG_NONCER0_Pos: u32 = 0;
pub const OTFDEC_REG_NONCER0_Msk: u32 = 0xFFFFFFFF << OTFDEC_REG_NONCER0_Pos;
pub const OTFDEC_REG_NONCER0: u32 = OTFDEC_REG_NONCER0_Msk;
pub const OTFDEC_REG_NONCER1_Pos: u32 = 0;
pub const OTFDEC_REG_NONCER1_Msk: u32 = 0xFFFFFFFF << OTFDEC_REG_NONCER1_Pos;
pub const OTFDEC_REG_NONCER1: u32 = OTFDEC_REG_NONCER1_Msk;
pub const OTFDEC_REG_KEYR0_Pos: u32 = 0;
pub const OTFDEC_REG_KEYR0_Msk: u32 = 0xFFFFFFFF << OTFDEC_REG_KEYR0_Pos;
pub const OTFDEC_REG_KEYR0: u32 = OTFDEC_REG_KEYR0_Msk;
pub const OTFDEC_REG_KEYR1_Pos: u32 = 0;
pub const OTFDEC_REG_KEYR1_Msk: u32 = 0xFFFFFFFF << OTFDEC_REG_KEYR1_Pos;
pub const OTFDEC_REG_KEYR1: u32 = OTFDEC_REG_KEYR1_Msk;
pub const OTFDEC_REG_KEYR2_Pos: u32 = 0;
pub const OTFDEC_REG_KEYR2_Msk: u32 = 0xFFFFFFFF << OTFDEC_REG_KEYR2_Pos;
pub const OTFDEC_REG_KEYR2: u32 = OTFDEC_REG_KEYR2_Msk;
pub const OTFDEC_REG_KEYR3_Pos: u32 = 0;
pub const OTFDEC_REG_KEYR3_Msk: u32 = 0xFFFFFFFF << OTFDEC_REG_KEYR3_Pos;
pub const OTFDEC_REG_KEYR3: u32 = OTFDEC_REG_KEYR3_Msk;
pub const OTFDEC_ISR_SEIF_Pos: u32 = 0;
pub const OTFDEC_ISR_SEIF_Msk: u32 = 0x1 << OTFDEC_ISR_SEIF_Pos;
pub const OTFDEC_ISR_SEIF: u32 = OTFDEC_ISR_SEIF_Msk;
pub const OTFDEC_ISR_XONEIF_Pos: u32 = 1;
pub const OTFDEC_ISR_XONEIF_Msk: u32 = 0x1 << OTFDEC_ISR_XONEIF_Pos;
pub const OTFDEC_ISR_XONEIF: u32 = OTFDEC_ISR_XONEIF_Msk;
pub const OTFDEC_ISR_KEIF_Pos: u32 = 2;
pub const OTFDEC_ISR_KEIF_Msk: u32 = 0x1 << OTFDEC_ISR_KEIF_Pos;
pub const OTFDEC_ISR_KEIF: u32 = OTFDEC_ISR_KEIF_Msk;
pub const OTFDEC_ICR_SEIF_Pos: u32 = 0;
pub const OTFDEC_ICR_SEIF_Msk: u32 = 0x1 << OTFDEC_ICR_SEIF_Pos;
pub const OTFDEC_ICR_SEIF: u32 = OTFDEC_ICR_SEIF_Msk;
pub const OTFDEC_ICR_XONEIF_Pos: u32 = 1;
pub const OTFDEC_ICR_XONEIF_Msk: u32 = 0x1 << OTFDEC_ICR_XONEIF_Pos;
pub const OTFDEC_ICR_XONEIF: u32 = OTFDEC_ICR_XONEIF_Msk;
pub const OTFDEC_ICR_KEIF_Pos: u32 = 2;
pub const OTFDEC_ICR_KEIF_Msk: u32 = 0x1 << OTFDEC_ICR_KEIF_Pos;
pub const OTFDEC_ICR_KEIF: u32 = OTFDEC_ICR_KEIF_Msk;
pub const OTFDEC_IER_SEIE_Pos: u32 = 0;
pub const OTFDEC_IER_SEIE_Msk: u32 = 0x1 << OTFDEC_IER_SEIE_Pos;
pub const OTFDEC_IER_SEIE: u32 = OTFDEC_IER_SEIE_Msk;
pub const OTFDEC_IER_XONEIE_Pos: u32 = 1;
pub const OTFDEC_IER_XONEIE_Msk: u32 = 0x1 << OTFDEC_IER_XONEIE_Pos;
pub const OTFDEC_IER_XONEIE: u32 = OTFDEC_IER_XONEIE_Msk;
pub const OTFDEC_IER_KEIE_Pos: u32 = 2;
pub const OTFDEC_IER_KEIE_Msk: u32 = 0x1 << OTFDEC_IER_KEIE_Pos;
pub const OTFDEC_IER_KEIE: u32 = OTFDEC_IER_KEIE_Msk;
pub const PKA_CR_EN_Pos: u32 = 0;
pub const PKA_CR_EN_Msk: u32 = 0x1 << PKA_CR_EN_Pos;
pub const PKA_CR_EN: u32 = PKA_CR_EN_Msk;
pub const PKA_CR_START_Pos: u32 = 1;
pub const PKA_CR_START_Msk: u32 = 0x1 << PKA_CR_START_Pos;
pub const PKA_CR_START: u32 = PKA_CR_START_Msk;
pub const PKA_CR_MODE_Pos: u32 = 8;
pub const PKA_CR_MODE_Msk: u32 = 0x3F << PKA_CR_MODE_Pos;
pub const PKA_CR_MODE: u32 = PKA_CR_MODE_Msk;
pub const PKA_CR_MODE_0: u32 = 0x01 << PKA_CR_MODE_Pos;
pub const PKA_CR_MODE_1: u32 = 0x02 << PKA_CR_MODE_Pos;
pub const PKA_CR_MODE_2: u32 = 0x04 << PKA_CR_MODE_Pos;
pub const PKA_CR_MODE_3: u32 = 0x08 << PKA_CR_MODE_Pos;
pub const PKA_CR_MODE_4: u32 = 0x10 << PKA_CR_MODE_Pos;
pub const PKA_CR_MODE_5: u32 = 0x20 << PKA_CR_MODE_Pos;
pub const PKA_CR_PROCENDIE_Pos: u32 = 17;
pub const PKA_CR_PROCENDIE_Msk: u32 = 0x1 << PKA_CR_PROCENDIE_Pos;
pub const PKA_CR_PROCENDIE: u32 = PKA_CR_PROCENDIE_Msk;
pub const PKA_CR_RAMERRIE_Pos: u32 = 19;
pub const PKA_CR_RAMERRIE_Msk: u32 = 0x1 << PKA_CR_RAMERRIE_Pos;
pub const PKA_CR_RAMERRIE: u32 = PKA_CR_RAMERRIE_Msk;
pub const PKA_CR_ADDRERRIE_Pos: u32 = 20;
pub const PKA_CR_ADDRERRIE_Msk: u32 = 0x1 << PKA_CR_ADDRERRIE_Pos;
pub const PKA_CR_ADDRERRIE: u32 = PKA_CR_ADDRERRIE_Msk;
pub const PKA_SR_BUSY_Pos: u32 = 16;
pub const PKA_SR_BUSY_Msk: u32 = 0x1 << PKA_SR_BUSY_Pos;
pub const PKA_SR_BUSY: u32 = PKA_SR_BUSY_Msk;
pub const PKA_SR_PROCENDF_Pos: u32 = 17;
pub const PKA_SR_PROCENDF_Msk: u32 = 0x1 << PKA_SR_PROCENDF_Pos;
pub const PKA_SR_PROCENDF: u32 = PKA_SR_PROCENDF_Msk;
pub const PKA_SR_RAMERRF_Pos: u32 = 19;
pub const PKA_SR_RAMERRF_Msk: u32 = 0x1 << PKA_SR_RAMERRF_Pos;
pub const PKA_SR_RAMERRF: u32 = PKA_SR_RAMERRF_Msk;
pub const PKA_SR_ADDRERRF_Pos: u32 = 20;
pub const PKA_SR_ADDRERRF_Msk: u32 = 0x1 << PKA_SR_ADDRERRF_Pos;
pub const PKA_SR_ADDRERRF: u32 = PKA_SR_ADDRERRF_Msk;
pub const PKA_CLRFR_PROCENDFC_Pos: u32 = 17;
pub const PKA_CLRFR_PROCENDFC_Msk: u32 = 0x1 << PKA_CLRFR_PROCENDFC_Pos;
pub const PKA_CLRFR_PROCENDFC: u32 = PKA_CLRFR_PROCENDFC_Msk;
pub const PKA_CLRFR_RAMERRFC_Pos: u32 = 19;
pub const PKA_CLRFR_RAMERRFC_Msk: u32 = 0x1 << PKA_CLRFR_RAMERRFC_Pos;
pub const PKA_CLRFR_RAMERRFC: u32 = PKA_CLRFR_RAMERRFC_Msk;
pub const PKA_CLRFR_ADDRERRFC_Pos: u32 = 20;
pub const PKA_CLRFR_ADDRERRFC_Msk: u32 = 0x1 << PKA_CLRFR_ADDRERRFC_Pos;
pub const PKA_CLRFR_ADDRERRFC: u32 = PKA_CLRFR_ADDRERRFC_Msk;
pub const PKA_RAM_OFFSET: u32 = 0x0400;
pub const PKA_MONTGOMERY_PARAM_IN_MOD_NB_BITS: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_MONTGOMERY_PARAM_IN_MODULUS: u32 = 0x0D5C - PKA_RAM_OFFSET >> 2;
pub const PKA_MONTGOMERY_PARAM_OUT_PARAMETER: u32 = 0x0594 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_IN_EXP_NB_BITS: u32 = 0x0400 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_IN_OP_NB_BITS: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_IN_MONTGOMERY_PARAM: u32 = 0x0594 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_IN_EXPONENT_BASE: u32 = 0x0A44 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_IN_EXPONENT: u32 = 0x0BD0 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_IN_MODULUS: u32 = 0x0D5C - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_OUT_MONTGOMERY_PARAM: u32 = 0x0594 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_OUT_SM_ALGO_ACC1: u32 = 0x0724 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_OUT_SM_ALGO_ACC2: u32 = 0x08B4 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_OUT_EXPONENT_BASE: u32 = 0x0A44 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_EXP_OUT_SM_ALGO_ACC3: u32 = 0x0E3C - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_EXP_NB_BITS: u32 = 0x0400 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_OP_NB_BITS: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_A_COEFF_SIGN: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_A_COEFF: u32 = 0x040C - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_MOD_GF: u32 = 0x0460 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_MONTGOMERY_PARAM: u32 = 0x04B4 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_K: u32 = 0x0508 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_X: u32 = 0x055C - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_Y: u32 = 0x05B0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_OUT_RESULT_X: u32 = 0x055C - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_OUT_RESULT_Y: u32 = 0x05B0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_X1: u32 = 0x0DE8 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_Y1: u32 = 0x0E3C - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_Z1: u32 = 0x0E90 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_X2: u32 = 0x0EE4 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_Y2: u32 = 0x0F38 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_Z2: u32 = 0x0F8C - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_IN_MOD_NB_BITS: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_IN_A_COEFF_SIGN: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_IN_A_COEFF: u32 = 0x040C - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_IN_B_COEFF: u32 = 0x07FC - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_IN_MOD_GF: u32 = 0x0460 - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_IN_INITIAL_POINT_X: u32 = 0x055C - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_IN_INITIAL_POINT_Y: u32 = 0x05B0 - PKA_RAM_OFFSET >> 2;
pub const PKA_POINT_CHECK_OUT_ERROR: u32 = 0x0400 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_ORDER_NB_BITS: u32 = 0x0400 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_MOD_NB_BITS: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_A_COEFF_SIGN: u32 = 0x0408 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_A_COEFF: u32 = 0x040C - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_MOD_GF: u32 = 0x0460 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_K: u32 = 0x0508 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_INITIAL_POINT_X: u32 = 0x055C - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_INITIAL_POINT_Y: u32 = 0x05B0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_HASH_E: u32 = 0x0DE8 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_PRIVATE_KEY_D: u32 = 0x0E3C - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_IN_ORDER_N: u32 = 0x0E94 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_OUT_ERROR: u32 = 0x0EE8 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_OUT_SIGNATURE_R: u32 = 0x0700 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_OUT_SIGNATURE_S: u32 = 0x0754 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_OUT_FINAL_POINT_X: u32 = 0x103C - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_SIGN_OUT_FINAL_POINT_Y: u32 = 0x1090 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_ORDER_NB_BITS: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_MOD_NB_BITS: u32 = 0x04B4 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_A_COEFF_SIGN: u32 = 0x045C - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_A_COEFF: u32 = 0x0460 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_MOD_GF: u32 = 0x04B8 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_INITIAL_POINT_X: u32 = 0x05E8 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_INITIAL_POINT_Y: u32 = 0x063C - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_X: u32 = 0x0F40 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_Y: u32 = 0x0F94 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_SIGNATURE_R: u32 = 0x1098 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_SIGNATURE_S: u32 = 0x0A44 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_HASH_E: u32 = 0x0FE8 - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_IN_ORDER_N: u32 = 0x0D5C - PKA_RAM_OFFSET >> 2;
pub const PKA_ECDSA_VERIF_OUT_RESULT: u32 = 0x05B0 - PKA_RAM_OFFSET >> 2;
pub const PKA_RSA_CRT_EXP_IN_MOD_NB_BITS: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_RSA_CRT_EXP_IN_DP_CRT: u32 = 0x065C - PKA_RAM_OFFSET >> 2;
pub const PKA_RSA_CRT_EXP_IN_DQ_CRT: u32 = 0x0BD0 - PKA_RAM_OFFSET >> 2;
pub const PKA_RSA_CRT_EXP_IN_QINV_CRT: u32 = 0x07EC - PKA_RAM_OFFSET >> 2;
pub const PKA_RSA_CRT_EXP_IN_PRIME_P: u32 = 0x097C - PKA_RAM_OFFSET >> 2;
pub const PKA_RSA_CRT_EXP_IN_PRIME_Q: u32 = 0x0D5C - PKA_RAM_OFFSET >> 2;
pub const PKA_RSA_CRT_EXP_IN_EXPONENT_BASE: u32 = 0x0EEC - PKA_RAM_OFFSET >> 2;
pub const PKA_RSA_CRT_EXP_OUT_RESULT: u32 = 0x0724 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_REDUC_IN_OP_LENGTH: u32 = 0x0400 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_REDUC_IN_OPERAND: u32 = 0x08B4 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_REDUC_IN_MOD_LENGTH: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_REDUC_IN_MODULUS: u32 = 0x0A44 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_REDUC_OUT_RESULT: u32 = 0x0BD0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ADD_NB_BITS: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ADD_IN_OP1: u32 = 0x08B4 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ADD_IN_OP2: u32 = 0x0A44 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ADD_OUT_RESULT: u32 = 0x0BD0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_SUB_NB_BITS: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_SUB_IN_OP1: u32 = 0x08B4 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_SUB_IN_OP2: u32 = 0x0A44 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_SUB_OUT_RESULT: u32 = 0x0BD0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_MUL_NB_BITS: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_MUL_IN_OP1: u32 = 0x08B4 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_MUL_IN_OP2: u32 = 0x0A44 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_MUL_OUT_RESULT: u32 = 0x0BD0 - PKA_RAM_OFFSET >> 2;
pub const PKA_COMPARISON_NB_BITS: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_COMPARISON_IN_OP1: u32 = 0x08B4 - PKA_RAM_OFFSET >> 2;
pub const PKA_COMPARISON_IN_OP2: u32 = 0x0A44 - PKA_RAM_OFFSET >> 2;
pub const PKA_COMPARISON_OUT_RESULT: u32 = 0x0BD0 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_ADD_NB_BITS: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_ADD_IN_OP1: u32 = 0x08B4 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_ADD_IN_OP2: u32 = 0x0A44 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_ADD_IN_OP3_MOD: u32 = 0x0D5C - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_ADD_OUT_RESULT: u32 = 0x0BD0 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_INV_NB_BITS: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_INV_IN_OP1: u32 = 0x08B4 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_INV_IN_OP2_MOD: u32 = 0x0A44 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_INV_OUT_RESULT: u32 = 0x0BD0 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_SUB_NB_BITS: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_SUB_IN_OP1: u32 = 0x08B4 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_SUB_IN_OP2: u32 = 0x0A44 - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_SUB_IN_OP3_MOD: u32 = 0x0D5C - PKA_RAM_OFFSET >> 2;
pub const PKA_MODULAR_SUB_OUT_RESULT: u32 = 0x0BD0 - PKA_RAM_OFFSET >> 2;
pub const PKA_MONTGOMERY_MUL_NB_BITS: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_MONTGOMERY_MUL_IN_OP1: u32 = 0x08B4 - PKA_RAM_OFFSET >> 2;
pub const PKA_MONTGOMERY_MUL_IN_OP2: u32 = 0x0A44 - PKA_RAM_OFFSET >> 2;
pub const PKA_MONTGOMERY_MUL_IN_OP3_MOD: u32 = 0x0D5C - PKA_RAM_OFFSET >> 2;
pub const PKA_MONTGOMERY_MUL_OUT_RESULT: u32 = 0x0BD0 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ALL_OPS_NB_BITS: u32 = 0x0404 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ALL_OPS_IN_OP1: u32 = 0x08B4 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ALL_OPS_IN_OP2: u32 = 0x0A44 - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ALL_OPS_IN_OP3: u32 = 0x0D5C - PKA_RAM_OFFSET >> 2;
pub const PKA_ARITHMETIC_ALL_OPS_OUT_RESULT: u32 = 0x0BD0 - PKA_RAM_OFFSET >> 2;
pub const PWR_CR1_LPMS_Pos: u32 = 0;
pub const PWR_CR1_LPMS_Msk: u32 = 0x7 << PWR_CR1_LPMS_Pos;
pub const PWR_CR1_LPMS: u32 = PWR_CR1_LPMS_Msk;
pub const PWR_CR1_LPMS_0: u32 = 0x1 << PWR_CR1_LPMS_Pos;
pub const PWR_CR1_LPMS_1: u32 = 0x2 << PWR_CR1_LPMS_Pos;
pub const PWR_CR1_LPMS_2: u32 = 0x4 << PWR_CR1_LPMS_Pos;
pub const PWR_CR1_LPMS_STOP0: u32 = 0;
pub const PWR_CR1_LPMS_STOP1: u32 = PWR_CR1_LPMS_0;
pub const PWR_CR1_LPMS_STOP2: u32 = PWR_CR1_LPMS_1;
pub const PWR_CR1_LPMS_STANDBY: u32 = PWR_CR1_LPMS_1 | PWR_CR1_LPMS_0;
pub const PWR_CR1_LPMS_SHUTDOWN: u32 = PWR_CR1_LPMS_2;
pub const PWR_CR1_DBP_Pos: u32 = 8;
pub const PWR_CR1_DBP_Msk: u32 = 0x1 << PWR_CR1_DBP_Pos;
pub const PWR_CR1_DBP: u32 = PWR_CR1_DBP_Msk;
pub const PWR_CR1_VOS_Pos: u32 = 9;
pub const PWR_CR1_VOS_Msk: u32 = 0x3 << PWR_CR1_VOS_Pos;
pub const PWR_CR1_VOS: u32 = PWR_CR1_VOS_Msk;
pub const PWR_CR1_VOS_0: u32 = 0x1 << PWR_CR1_VOS_Pos;
pub const PWR_CR1_VOS_1: u32 = 0x2 << PWR_CR1_VOS_Pos;
pub const PWR_CR1_LPR_Pos: u32 = 14;
pub const PWR_CR1_LPR_Msk: u32 = 0x1 << PWR_CR1_LPR_Pos;
pub const PWR_CR1_LPR: u32 = PWR_CR1_LPR_Msk;
pub const PWR_CR2_PVDE_Pos: u32 = 0;
pub const PWR_CR2_PVDE_Msk: u32 = 0x1 << PWR_CR2_PVDE_Pos;
pub const PWR_CR2_PVDE: u32 = PWR_CR2_PVDE_Msk;
pub const PWR_CR2_PLS_Pos: u32 = 1;
pub const PWR_CR2_PLS_Msk: u32 = 0x7 << PWR_CR2_PLS_Pos;
pub const PWR_CR2_PLS: u32 = PWR_CR2_PLS_Msk;
pub const PWR_CR2_PLS_0: u32 = 0x1 << PWR_CR2_PLS_Pos;
pub const PWR_CR2_PLS_1: u32 = 0x2 << PWR_CR2_PLS_Pos;
pub const PWR_CR2_PLS_2: u32 = 0x4 << PWR_CR2_PLS_Pos;
pub const PWR_CR2_PLS_LEV0: u32 = 0;
pub const PWR_CR2_PLS_LEV1: u32 = PWR_CR2_PLS_0;
pub const PWR_CR2_PLS_LEV2: u32 = PWR_CR2_PLS_1;
pub const PWR_CR2_PLS_LEV3: u32 = PWR_CR2_PLS_1 | PWR_CR2_PLS_0;
pub const PWR_CR2_PLS_LEV4: u32 = PWR_CR2_PLS_2;
pub const PWR_CR2_PLS_LEV5: u32 = PWR_CR2_PLS_2 | PWR_CR2_PLS_0;
pub const PWR_CR2_PLS_LEV6: u32 = PWR_CR2_PLS_2 | PWR_CR2_PLS_1;
pub const PWR_CR2_PLS_LEV7: u32 = PWR_CR2_PLS_2 | PWR_CR2_PLS_1 | PWR_CR2_PLS_0;
pub const PWR_CR2_PVME_Pos: u32 = 4;
pub const PWR_CR2_PVME_Msk: u32 = 0xF << PWR_CR2_PVME_Pos;
pub const PWR_CR2_PVME: u32 = PWR_CR2_PVME_Msk;
pub const PWR_CR2_PVME1_Pos: u32 = 4;
pub const PWR_CR2_PVME1_Msk: u32 = 0x1 << PWR_CR2_PVME1_Pos;
pub const PWR_CR2_PVME1: u32 = PWR_CR2_PVME1_Msk;
pub const PWR_CR2_PVME2_Pos: u32 = 5;
pub const PWR_CR2_PVME2_Msk: u32 = 0x1 << PWR_CR2_PVME2_Pos;
pub const PWR_CR2_PVME2: u32 = PWR_CR2_PVME2_Msk;
pub const PWR_CR2_PVME3_Pos: u32 = 6;
pub const PWR_CR2_PVME3_Msk: u32 = 0x1 << PWR_CR2_PVME3_Pos;
pub const PWR_CR2_PVME3: u32 = PWR_CR2_PVME3_Msk;
pub const PWR_CR2_PVME4_Pos: u32 = 7;
pub const PWR_CR2_PVME4_Msk: u32 = 0x1 << PWR_CR2_PVME4_Pos;
pub const PWR_CR2_PVME4: u32 = PWR_CR2_PVME4_Msk;
pub const PWR_CR2_IOSV_Pos: u32 = 9;
pub const PWR_CR2_IOSV_Msk: u32 = 0x1 << PWR_CR2_IOSV_Pos;
pub const PWR_CR2_IOSV: u32 = PWR_CR2_IOSV_Msk;
pub const PWR_CR2_USV_Pos: u32 = 10;
pub const PWR_CR2_USV_Msk: u32 = 0x1 << PWR_CR2_USV_Pos;
pub const PWR_CR2_USV: u32 = PWR_CR2_USV_Msk;
pub const PWR_CR3_EWUP_Pos: u32 = 0;
pub const PWR_CR3_EWUP_Msk: u32 = 0x1F << PWR_CR3_EWUP_Pos;
pub const PWR_CR3_EWUP: u32 = PWR_CR3_EWUP_Msk;
pub const PWR_CR3_EWUP1_Pos: u32 = 0;
pub const PWR_CR3_EWUP1_Msk: u32 = 0x1 << PWR_CR3_EWUP1_Pos;
pub const PWR_CR3_EWUP1: u32 = PWR_CR3_EWUP1_Msk;
pub const PWR_CR3_EWUP2_Pos: u32 = 1;
pub const PWR_CR3_EWUP2_Msk: u32 = 0x1 << PWR_CR3_EWUP2_Pos;
pub const PWR_CR3_EWUP2: u32 = PWR_CR3_EWUP2_Msk;
pub const PWR_CR3_EWUP3_Pos: u32 = 2;
pub const PWR_CR3_EWUP3_Msk: u32 = 0x1 << PWR_CR3_EWUP3_Pos;
pub const PWR_CR3_EWUP3: u32 = PWR_CR3_EWUP3_Msk;
pub const PWR_CR3_EWUP4_Pos: u32 = 3;
pub const PWR_CR3_EWUP4_Msk: u32 = 0x1 << PWR_CR3_EWUP4_Pos;
pub const PWR_CR3_EWUP4: u32 = PWR_CR3_EWUP4_Msk;
pub const PWR_CR3_EWUP5_Pos: u32 = 4;
pub const PWR_CR3_EWUP5_Msk: u32 = 0x1 << PWR_CR3_EWUP5_Pos;
pub const PWR_CR3_EWUP5: u32 = PWR_CR3_EWUP5_Msk;
pub const PWR_CR3_RRS_Pos: u32 = 8;
pub const PWR_CR3_RRS_Msk: u32 = 0x3 << PWR_CR3_RRS_Pos;
pub const PWR_CR3_RRS: u32 = PWR_CR3_RRS_Msk;
pub const PWR_CR3_RRS_0: u32 = 0x1 << PWR_CR3_RRS_Pos;
pub const PWR_CR3_RRS_1: u32 = 0x2 << PWR_CR3_RRS_Pos;
pub const PWR_CR3_APC_Pos: u32 = 10;
pub const PWR_CR3_APC_Msk: u32 = 0x1 << PWR_CR3_APC_Pos;
pub const PWR_CR3_APC: u32 = PWR_CR3_APC_Msk;
pub const PWR_CR3_ULPMEN_Pos: u32 = 11;
pub const PWR_CR3_ULPMEN_Msk: u32 = 0x1 << PWR_CR3_ULPMEN_Pos;
pub const PWR_CR3_ULPMEN: u32 = PWR_CR3_ULPMEN_Msk;
pub const PWR_CR3_UCPD_STDBY_Pos: u32 = 13;
pub const PWR_CR3_UCPD_STDBY_Msk: u32 = 0x1 << PWR_CR3_UCPD_STDBY_Pos;
pub const PWR_CR3_UCPD_STDBY: u32 = PWR_CR3_UCPD_STDBY_Msk;
pub const PWR_CR3_UCPD_DBDIS_Pos: u32 = 14;
pub const PWR_CR3_UCPD_DBDIS_Msk: u32 = 0x1 << PWR_CR3_UCPD_DBDIS_Pos;
pub const PWR_CR3_UCPD_DBDIS: u32 = PWR_CR3_UCPD_DBDIS_Msk;
pub const PWR_CR4_WUPP1_Pos: u32 = 0;
pub const PWR_CR4_WUPP1_Msk: u32 = 0x1 << PWR_CR4_WUPP1_Pos;
pub const PWR_CR4_WUPP1: u32 = PWR_CR4_WUPP1_Msk;
pub const PWR_CR4_WUPP2_Pos: u32 = 1;
pub const PWR_CR4_WUPP2_Msk: u32 = 0x1 << PWR_CR4_WUPP2_Pos;
pub const PWR_CR4_WUPP2: u32 = PWR_CR4_WUPP2_Msk;
pub const PWR_CR4_WUPP3_Pos: u32 = 2;
pub const PWR_CR4_WUPP3_Msk: u32 = 0x1 << PWR_CR4_WUPP3_Pos;
pub const PWR_CR4_WUPP3: u32 = PWR_CR4_WUPP3_Msk;
pub const PWR_CR4_WUPP4_Pos: u32 = 3;
pub const PWR_CR4_WUPP4_Msk: u32 = 0x1 << PWR_CR4_WUPP4_Pos;
pub const PWR_CR4_WUPP4: u32 = PWR_CR4_WUPP4_Msk;
pub const PWR_CR4_WUPP5_Pos: u32 = 4;
pub const PWR_CR4_WUPP5_Msk: u32 = 0x1 << PWR_CR4_WUPP5_Pos;
pub const PWR_CR4_WUPP5: u32 = PWR_CR4_WUPP5_Msk;
pub const PWR_CR4_VBE_Pos: u32 = 8;
pub const PWR_CR4_VBE_Msk: u32 = 0x1 << PWR_CR4_VBE_Pos;
pub const PWR_CR4_VBE: u32 = PWR_CR4_VBE_Msk;
pub const PWR_CR4_VBRS_Pos: u32 = 9;
pub const PWR_CR4_VBRS_Msk: u32 = 0x1 << PWR_CR4_VBRS_Pos;
pub const PWR_CR4_VBRS: u32 = PWR_CR4_VBRS_Msk;
pub const PWR_CR4_SMPSBYP_Pos: u32 = 12;
pub const PWR_CR4_SMPSBYP_Msk: u32 = 0x1 << PWR_CR4_SMPSBYP_Pos;
pub const PWR_CR4_SMPSBYP: u32 = PWR_CR4_SMPSBYP_Msk;
pub const PWR_CR4_EXTSMPSEN_Pos: u32 = 13;
pub const PWR_CR4_EXTSMPSEN_Msk: u32 = 0x1 << PWR_CR4_EXTSMPSEN_Pos;
pub const PWR_CR4_EXTSMPSEN: u32 = PWR_CR4_EXTSMPSEN_Msk;
pub const PWR_CR4_SMPSFSTEN_Pos: u32 = 14;
pub const PWR_CR4_SMPSFSTEN_Msk: u32 = 0x1 << PWR_CR4_SMPSFSTEN_Pos;
pub const PWR_CR4_SMPSFSTEN: u32 = PWR_CR4_SMPSFSTEN_Msk;
pub const PWR_CR4_SMPSLPEN_Pos: u32 = 15;
pub const PWR_CR4_SMPSLPEN_Msk: u32 = 0x1 << PWR_CR4_SMPSLPEN_Pos;
pub const PWR_CR4_SMPSLPEN: u32 = PWR_CR4_SMPSLPEN_Msk;
pub const PWR_SR1_WUF_Pos: u32 = 0;
pub const PWR_SR1_WUF_Msk: u32 = 0x1F << PWR_SR1_WUF_Pos;
pub const PWR_SR1_WUF: u32 = PWR_SR1_WUF_Msk;
pub const PWR_SR1_WUF1_Pos: u32 = 0;
pub const PWR_SR1_WUF1_Msk: u32 = 0x1 << PWR_SR1_WUF1_Pos;
pub const PWR_SR1_WUF1: u32 = PWR_SR1_WUF1_Msk;
pub const PWR_SR1_WUF2_Pos: u32 = 1;
pub const PWR_SR1_WUF2_Msk: u32 = 0x1 << PWR_SR1_WUF2_Pos;
pub const PWR_SR1_WUF2: u32 = PWR_SR1_WUF2_Msk;
pub const PWR_SR1_WUF3_Pos: u32 = 2;
pub const PWR_SR1_WUF3_Msk: u32 = 0x1 << PWR_SR1_WUF3_Pos;
pub const PWR_SR1_WUF3: u32 = PWR_SR1_WUF3_Msk;
pub const PWR_SR1_WUF4_Pos: u32 = 3;
pub const PWR_SR1_WUF4_Msk: u32 = 0x1 << PWR_SR1_WUF4_Pos;
pub const PWR_SR1_WUF4: u32 = PWR_SR1_WUF4_Msk;
pub const PWR_SR1_WUF5_Pos: u32 = 4;
pub const PWR_SR1_WUF5_Msk: u32 = 0x1 << PWR_SR1_WUF5_Pos;
pub const PWR_SR1_WUF5: u32 = PWR_SR1_WUF5_Msk;
pub const PWR_SR1_SBF_Pos: u32 = 8;
pub const PWR_SR1_SBF_Msk: u32 = 0x1 << PWR_SR1_SBF_Pos;
pub const PWR_SR1_SBF: u32 = PWR_SR1_SBF_Msk;
pub const PWR_SR1_SMPSBYPRDY_Pos: u32 = 12;
pub const PWR_SR1_SMPSBYPRDY_Msk: u32 = 0x1 << PWR_SR1_SMPSBYPRDY_Pos;
pub const PWR_SR1_SMPSBYPRDY: u32 = PWR_SR1_SMPSBYPRDY_Msk;
pub const PWR_SR1_EXTSMPSRDY_Pos: u32 = 13;
pub const PWR_SR1_EXTSMPSRDY_Msk: u32 = 0x1 << PWR_SR1_EXTSMPSRDY_Pos;
pub const PWR_SR1_EXTSMPSRDY: u32 = PWR_SR1_EXTSMPSRDY_Msk;
pub const PWR_SR1_SMPSHPRDY_Pos: u32 = 15;
pub const PWR_SR1_SMPSHPRDY_Msk: u32 = 0x1 << PWR_SR1_SMPSHPRDY_Pos;
pub const PWR_SR1_SMPSHPRDY: u32 = PWR_SR1_SMPSHPRDY_Msk;
pub const PWR_SR2_REGLPS_Pos: u32 = 8;
pub const PWR_SR2_REGLPS_Msk: u32 = 0x1 << PWR_SR2_REGLPS_Pos;
pub const PWR_SR2_REGLPS: u32 = PWR_SR2_REGLPS_Msk;
pub const PWR_SR2_REGLPF_Pos: u32 = 9;
pub const PWR_SR2_REGLPF_Msk: u32 = 0x1 << PWR_SR2_REGLPF_Pos;
pub const PWR_SR2_REGLPF: u32 = PWR_SR2_REGLPF_Msk;
pub const PWR_SR2_VOSF_Pos: u32 = 10;
pub const PWR_SR2_VOSF_Msk: u32 = 0x1 << PWR_SR2_VOSF_Pos;
pub const PWR_SR2_VOSF: u32 = PWR_SR2_VOSF_Msk;
pub const PWR_SR2_PVDO_Pos: u32 = 11;
pub const PWR_SR2_PVDO_Msk: u32 = 0x1 << PWR_SR2_PVDO_Pos;
pub const PWR_SR2_PVDO: u32 = PWR_SR2_PVDO_Msk;
pub const PWR_SR2_PVMO1_Pos: u32 = 12;
pub const PWR_SR2_PVMO1_Msk: u32 = 0x1 << PWR_SR2_PVMO1_Pos;
pub const PWR_SR2_PVMO1: u32 = PWR_SR2_PVMO1_Msk;
pub const PWR_SR2_PVMO2_Pos: u32 = 13;
pub const PWR_SR2_PVMO2_Msk: u32 = 0x1 << PWR_SR2_PVMO2_Pos;
pub const PWR_SR2_PVMO2: u32 = PWR_SR2_PVMO2_Msk;
pub const PWR_SR2_PVMO3_Pos: u32 = 14;
pub const PWR_SR2_PVMO3_Msk: u32 = 0x1 << PWR_SR2_PVMO3_Pos;
pub const PWR_SR2_PVMO3: u32 = PWR_SR2_PVMO3_Msk;
pub const PWR_SR2_PVMO4_Pos: u32 = 15;
pub const PWR_SR2_PVMO4_Msk: u32 = 0x1 << PWR_SR2_PVMO4_Pos;
pub const PWR_SR2_PVMO4: u32 = PWR_SR2_PVMO4_Msk;
pub const PWR_SCR_CWUF_Pos: u32 = 0;
pub const PWR_SCR_CWUF_Msk: u32 = 0x1F << PWR_SCR_CWUF_Pos;
pub const PWR_SCR_CWUF: u32 = PWR_SCR_CWUF_Msk;
pub const PWR_SCR_CWUF1_Pos: u32 = 0;
pub const PWR_SCR_CWUF1_Msk: u32 = 0x1 << PWR_SCR_CWUF1_Pos;
pub const PWR_SCR_CWUF1: u32 = PWR_SCR_CWUF1_Msk;
pub const PWR_SCR_CWUF2_Pos: u32 = 1;
pub const PWR_SCR_CWUF2_Msk: u32 = 0x1 << PWR_SCR_CWUF2_Pos;
pub const PWR_SCR_CWUF2: u32 = PWR_SCR_CWUF2_Msk;
pub const PWR_SCR_CWUF3_Pos: u32 = 2;
pub const PWR_SCR_CWUF3_Msk: u32 = 0x1 << PWR_SCR_CWUF3_Pos;
pub const PWR_SCR_CWUF3: u32 = PWR_SCR_CWUF3_Msk;
pub const PWR_SCR_CWUF4_Pos: u32 = 3;
pub const PWR_SCR_CWUF4_Msk: u32 = 0x1 << PWR_SCR_CWUF4_Pos;
pub const PWR_SCR_CWUF4: u32 = PWR_SCR_CWUF4_Msk;
pub const PWR_SCR_CWUF5_Pos: u32 = 4;
pub const PWR_SCR_CWUF5_Msk: u32 = 0x1 << PWR_SCR_CWUF5_Pos;
pub const PWR_SCR_CWUF5: u32 = PWR_SCR_CWUF5_Msk;
pub const PWR_SCR_CSBF_Pos: u32 = 8;
pub const PWR_SCR_CSBF_Msk: u32 = 0x1 << PWR_SCR_CSBF_Pos;
pub const PWR_SCR_CSBF: u32 = PWR_SCR_CSBF_Msk;
pub const PWR_PUCRA_PU0_Pos: u32 = 0;
pub const PWR_PUCRA_PU0_Msk: u32 = 0x1 << PWR_PUCRA_PU0_Pos;
pub const PWR_PUCRA_PU0: u32 = PWR_PUCRA_PU0_Msk;
pub const PWR_PUCRA_PU1_Pos: u32 = 1;
pub const PWR_PUCRA_PU1_Msk: u32 = 0x1 << PWR_PUCRA_PU1_Pos;
pub const PWR_PUCRA_PU1: u32 = PWR_PUCRA_PU1_Msk;
pub const PWR_PUCRA_PU2_Pos: u32 = 2;
pub const PWR_PUCRA_PU2_Msk: u32 = 0x1 << PWR_PUCRA_PU2_Pos;
pub const PWR_PUCRA_PU2: u32 = PWR_PUCRA_PU2_Msk;
pub const PWR_PUCRA_PU3_Pos: u32 = 3;
pub const PWR_PUCRA_PU3_Msk: u32 = 0x1 << PWR_PUCRA_PU3_Pos;
pub const PWR_PUCRA_PU3: u32 = PWR_PUCRA_PU3_Msk;
pub const PWR_PUCRA_PU4_Pos: u32 = 4;
pub const PWR_PUCRA_PU4_Msk: u32 = 0x1 << PWR_PUCRA_PU4_Pos;
pub const PWR_PUCRA_PU4: u32 = PWR_PUCRA_PU4_Msk;
pub const PWR_PUCRA_PU5_Pos: u32 = 5;
pub const PWR_PUCRA_PU5_Msk: u32 = 0x1 << PWR_PUCRA_PU5_Pos;
pub const PWR_PUCRA_PU5: u32 = PWR_PUCRA_PU5_Msk;
pub const PWR_PUCRA_PU6_Pos: u32 = 6;
pub const PWR_PUCRA_PU6_Msk: u32 = 0x1 << PWR_PUCRA_PU6_Pos;
pub const PWR_PUCRA_PU6: u32 = PWR_PUCRA_PU6_Msk;
pub const PWR_PUCRA_PU7_Pos: u32 = 7;
pub const PWR_PUCRA_PU7_Msk: u32 = 0x1 << PWR_PUCRA_PU7_Pos;
pub const PWR_PUCRA_PU7: u32 = PWR_PUCRA_PU7_Msk;
pub const PWR_PUCRA_PU8_Pos: u32 = 8;
pub const PWR_PUCRA_PU8_Msk: u32 = 0x1 << PWR_PUCRA_PU8_Pos;
pub const PWR_PUCRA_PU8: u32 = PWR_PUCRA_PU8_Msk;
pub const PWR_PUCRA_PU9_Pos: u32 = 9;
pub const PWR_PUCRA_PU9_Msk: u32 = 0x1 << PWR_PUCRA_PU9_Pos;
pub const PWR_PUCRA_PU9: u32 = PWR_PUCRA_PU9_Msk;
pub const PWR_PUCRA_PU10_Pos: u32 = 10;
pub const PWR_PUCRA_PU10_Msk: u32 = 0x1 << PWR_PUCRA_PU10_Pos;
pub const PWR_PUCRA_PU10: u32 = PWR_PUCRA_PU10_Msk;
pub const PWR_PUCRA_PU11_Pos: u32 = 11;
pub const PWR_PUCRA_PU11_Msk: u32 = 0x1 << PWR_PUCRA_PU11_Pos;
pub const PWR_PUCRA_PU11: u32 = PWR_PUCRA_PU11_Msk;
pub const PWR_PUCRA_PU12_Pos: u32 = 12;
pub const PWR_PUCRA_PU12_Msk: u32 = 0x1 << PWR_PUCRA_PU12_Pos;
pub const PWR_PUCRA_PU12: u32 = PWR_PUCRA_PU12_Msk;
pub const PWR_PUCRA_PU13_Pos: u32 = 13;
pub const PWR_PUCRA_PU13_Msk: u32 = 0x1 << PWR_PUCRA_PU13_Pos;
pub const PWR_PUCRA_PU13: u32 = PWR_PUCRA_PU13_Msk;
pub const PWR_PUCRA_PU14_Pos: u32 = 14;
pub const PWR_PUCRA_PU14_Msk: u32 = 0x1 << PWR_PUCRA_PU14_Pos;
pub const PWR_PUCRA_PU14: u32 = PWR_PUCRA_PU14_Msk;
pub const PWR_PUCRA_PU15_Pos: u32 = 15;
pub const PWR_PUCRA_PU15_Msk: u32 = 0x1 << PWR_PUCRA_PU15_Pos;
pub const PWR_PUCRA_PU15: u32 = PWR_PUCRA_PU15_Msk;
pub const PWR_PDCRA_PD0_Pos: u32 = 0;
pub const PWR_PDCRA_PD0_Msk: u32 = 0x1 << PWR_PDCRA_PD0_Pos;
pub const PWR_PDCRA_PD0: u32 = PWR_PDCRA_PD0_Msk;
pub const PWR_PDCRA_PD1_Pos: u32 = 1;
pub const PWR_PDCRA_PD1_Msk: u32 = 0x1 << PWR_PDCRA_PD1_Pos;
pub const PWR_PDCRA_PD1: u32 = PWR_PDCRA_PD1_Msk;
pub const PWR_PDCRA_PD2_Pos: u32 = 2;
pub const PWR_PDCRA_PD2_Msk: u32 = 0x1 << PWR_PDCRA_PD2_Pos;
pub const PWR_PDCRA_PD2: u32 = PWR_PDCRA_PD2_Msk;
pub const PWR_PDCRA_PD3_Pos: u32 = 3;
pub const PWR_PDCRA_PD3_Msk: u32 = 0x1 << PWR_PDCRA_PD3_Pos;
pub const PWR_PDCRA_PD3: u32 = PWR_PDCRA_PD3_Msk;
pub const PWR_PDCRA_PD4_Pos: u32 = 4;
pub const PWR_PDCRA_PD4_Msk: u32 = 0x1 << PWR_PDCRA_PD4_Pos;
pub const PWR_PDCRA_PD4: u32 = PWR_PDCRA_PD4_Msk;
pub const PWR_PDCRA_PD5_Pos: u32 = 5;
pub const PWR_PDCRA_PD5_Msk: u32 = 0x1 << PWR_PDCRA_PD5_Pos;
pub const PWR_PDCRA_PD5: u32 = PWR_PDCRA_PD5_Msk;
pub const PWR_PDCRA_PD6_Pos: u32 = 6;
pub const PWR_PDCRA_PD6_Msk: u32 = 0x1 << PWR_PDCRA_PD6_Pos;
pub const PWR_PDCRA_PD6: u32 = PWR_PDCRA_PD6_Msk;
pub const PWR_PDCRA_PD7_Pos: u32 = 7;
pub const PWR_PDCRA_PD7_Msk: u32 = 0x1 << PWR_PDCRA_PD7_Pos;
pub const PWR_PDCRA_PD7: u32 = PWR_PDCRA_PD7_Msk;
pub const PWR_PDCRA_PD8_Pos: u32 = 8;
pub const PWR_PDCRA_PD8_Msk: u32 = 0x1 << PWR_PDCRA_PD8_Pos;
pub const PWR_PDCRA_PD8: u32 = PWR_PDCRA_PD8_Msk;
pub const PWR_PDCRA_PD9_Pos: u32 = 9;
pub const PWR_PDCRA_PD9_Msk: u32 = 0x1 << PWR_PDCRA_PD9_Pos;
pub const PWR_PDCRA_PD9: u32 = PWR_PDCRA_PD9_Msk;
pub const PWR_PDCRA_PD10_Pos: u32 = 10;
pub const PWR_PDCRA_PD10_Msk: u32 = 0x1 << PWR_PDCRA_PD10_Pos;
pub const PWR_PDCRA_PD10: u32 = PWR_PDCRA_PD10_Msk;
pub const PWR_PDCRA_PD11_Pos: u32 = 11;
pub const PWR_PDCRA_PD11_Msk: u32 = 0x1 << PWR_PDCRA_PD11_Pos;
pub const PWR_PDCRA_PD11: u32 = PWR_PDCRA_PD11_Msk;
pub const PWR_PDCRA_PD12_Pos: u32 = 12;
pub const PWR_PDCRA_PD12_Msk: u32 = 0x1 << PWR_PDCRA_PD12_Pos;
pub const PWR_PDCRA_PD12: u32 = PWR_PDCRA_PD12_Msk;
pub const PWR_PDCRA_PD13_Pos: u32 = 13;
pub const PWR_PDCRA_PD13_Msk: u32 = 0x1 << PWR_PDCRA_PD13_Pos;
pub const PWR_PDCRA_PD13: u32 = PWR_PDCRA_PD13_Msk;
pub const PWR_PDCRA_PD14_Pos: u32 = 14;
pub const PWR_PDCRA_PD14_Msk: u32 = 0x1 << PWR_PDCRA_PD14_Pos;
pub const PWR_PDCRA_PD14: u32 = PWR_PDCRA_PD14_Msk;
pub const PWR_PDCRA_PD15_Pos: u32 = 15;
pub const PWR_PDCRA_PD15_Msk: u32 = 0x1 << PWR_PDCRA_PD15_Pos;
pub const PWR_PDCRA_PD15: u32 = PWR_PDCRA_PD15_Msk;
pub const PWR_PUCRB_PU0_Pos: u32 = 0;
pub const PWR_PUCRB_PU0_Msk: u32 = 0x1 << PWR_PUCRB_PU0_Pos;
pub const PWR_PUCRB_PU0: u32 = PWR_PUCRB_PU0_Msk;
pub const PWR_PUCRB_PU1_Pos: u32 = 1;
pub const PWR_PUCRB_PU1_Msk: u32 = 0x1 << PWR_PUCRB_PU1_Pos;
pub const PWR_PUCRB_PU1: u32 = PWR_PUCRB_PU1_Msk;
pub const PWR_PUCRB_PU2_Pos: u32 = 2;
pub const PWR_PUCRB_PU2_Msk: u32 = 0x1 << PWR_PUCRB_PU2_Pos;
pub const PWR_PUCRB_PU2: u32 = PWR_PUCRB_PU2_Msk;
pub const PWR_PUCRB_PU3_Pos: u32 = 3;
pub const PWR_PUCRB_PU3_Msk: u32 = 0x1 << PWR_PUCRB_PU3_Pos;
pub const PWR_PUCRB_PU3: u32 = PWR_PUCRB_PU3_Msk;
pub const PWR_PUCRB_PU4_Pos: u32 = 4;
pub const PWR_PUCRB_PU4_Msk: u32 = 0x1 << PWR_PUCRB_PU4_Pos;
pub const PWR_PUCRB_PU4: u32 = PWR_PUCRB_PU4_Msk;
pub const PWR_PUCRB_PU5_Pos: u32 = 5;
pub const PWR_PUCRB_PU5_Msk: u32 = 0x1 << PWR_PUCRB_PU5_Pos;
pub const PWR_PUCRB_PU5: u32 = PWR_PUCRB_PU5_Msk;
pub const PWR_PUCRB_PU6_Pos: u32 = 6;
pub const PWR_PUCRB_PU6_Msk: u32 = 0x1 << PWR_PUCRB_PU6_Pos;
pub const PWR_PUCRB_PU6: u32 = PWR_PUCRB_PU6_Msk;
pub const PWR_PUCRB_PU7_Pos: u32 = 7;
pub const PWR_PUCRB_PU7_Msk: u32 = 0x1 << PWR_PUCRB_PU7_Pos;
pub const PWR_PUCRB_PU7: u32 = PWR_PUCRB_PU7_Msk;
pub const PWR_PUCRB_PU8_Pos: u32 = 8;
pub const PWR_PUCRB_PU8_Msk: u32 = 0x1 << PWR_PUCRB_PU8_Pos;
pub const PWR_PUCRB_PU8: u32 = PWR_PUCRB_PU8_Msk;
pub const PWR_PUCRB_PU9_Pos: u32 = 9;
pub const PWR_PUCRB_PU9_Msk: u32 = 0x1 << PWR_PUCRB_PU9_Pos;
pub const PWR_PUCRB_PU9: u32 = PWR_PUCRB_PU9_Msk;
pub const PWR_PUCRB_PU10_Pos: u32 = 10;
pub const PWR_PUCRB_PU10_Msk: u32 = 0x1 << PWR_PUCRB_PU10_Pos;
pub const PWR_PUCRB_PU10: u32 = PWR_PUCRB_PU10_Msk;
pub const PWR_PUCRB_PU11_Pos: u32 = 11;
pub const PWR_PUCRB_PU11_Msk: u32 = 0x1 << PWR_PUCRB_PU11_Pos;
pub const PWR_PUCRB_PU11: u32 = PWR_PUCRB_PU11_Msk;
pub const PWR_PUCRB_PU12_Pos: u32 = 12;
pub const PWR_PUCRB_PU12_Msk: u32 = 0x1 << PWR_PUCRB_PU12_Pos;
pub const PWR_PUCRB_PU12: u32 = PWR_PUCRB_PU12_Msk;
pub const PWR_PUCRB_PU13_Pos: u32 = 13;
pub const PWR_PUCRB_PU13_Msk: u32 = 0x1 << PWR_PUCRB_PU13_Pos;
pub const PWR_PUCRB_PU13: u32 = PWR_PUCRB_PU13_Msk;
pub const PWR_PUCRB_PU14_Pos: u32 = 14;
pub const PWR_PUCRB_PU14_Msk: u32 = 0x1 << PWR_PUCRB_PU14_Pos;
pub const PWR_PUCRB_PU14: u32 = PWR_PUCRB_PU14_Msk;
pub const PWR_PUCRB_PU15_Pos: u32 = 15;
pub const PWR_PUCRB_PU15_Msk: u32 = 0x1 << PWR_PUCRB_PU15_Pos;
pub const PWR_PUCRB_PU15: u32 = PWR_PUCRB_PU15_Msk;
pub const PWR_PDCRB_PD0_Pos: u32 = 0;
pub const PWR_PDCRB_PD0_Msk: u32 = 0x1 << PWR_PDCRB_PD0_Pos;
pub const PWR_PDCRB_PD0: u32 = PWR_PDCRB_PD0_Msk;
pub const PWR_PDCRB_PD1_Pos: u32 = 1;
pub const PWR_PDCRB_PD1_Msk: u32 = 0x1 << PWR_PDCRB_PD1_Pos;
pub const PWR_PDCRB_PD1: u32 = PWR_PDCRB_PD1_Msk;
pub const PWR_PDCRB_PD2_Pos: u32 = 2;
pub const PWR_PDCRB_PD2_Msk: u32 = 0x1 << PWR_PDCRB_PD2_Pos;
pub const PWR_PDCRB_PD2: u32 = PWR_PDCRB_PD2_Msk;
pub const PWR_PDCRB_PD3_Pos: u32 = 3;
pub const PWR_PDCRB_PD3_Msk: u32 = 0x1 << PWR_PDCRB_PD3_Pos;
pub const PWR_PDCRB_PD3: u32 = PWR_PDCRB_PD3_Msk;
pub const PWR_PDCRB_PD4_Pos: u32 = 4;
pub const PWR_PDCRB_PD4_Msk: u32 = 0x1 << PWR_PDCRB_PD4_Pos;
pub const PWR_PDCRB_PD4: u32 = PWR_PDCRB_PD4_Msk;
pub const PWR_PDCRB_PD5_Pos: u32 = 5;
pub const PWR_PDCRB_PD5_Msk: u32 = 0x1 << PWR_PDCRB_PD5_Pos;
pub const PWR_PDCRB_PD5: u32 = PWR_PDCRB_PD5_Msk;
pub const PWR_PDCRB_PD6_Pos: u32 = 6;
pub const PWR_PDCRB_PD6_Msk: u32 = 0x1 << PWR_PDCRB_PD6_Pos;
pub const PWR_PDCRB_PD6: u32 = PWR_PDCRB_PD6_Msk;
pub const PWR_PDCRB_PD7_Pos: u32 = 7;
pub const PWR_PDCRB_PD7_Msk: u32 = 0x1 << PWR_PDCRB_PD7_Pos;
pub const PWR_PDCRB_PD7: u32 = PWR_PDCRB_PD7_Msk;
pub const PWR_PDCRB_PD8_Pos: u32 = 8;
pub const PWR_PDCRB_PD8_Msk: u32 = 0x1 << PWR_PDCRB_PD8_Pos;
pub const PWR_PDCRB_PD8: u32 = PWR_PDCRB_PD8_Msk;
pub const PWR_PDCRB_PD9_Pos: u32 = 9;
pub const PWR_PDCRB_PD9_Msk: u32 = 0x1 << PWR_PDCRB_PD9_Pos;
pub const PWR_PDCRB_PD9: u32 = PWR_PDCRB_PD9_Msk;
pub const PWR_PDCRB_PD10_Pos: u32 = 10;
pub const PWR_PDCRB_PD10_Msk: u32 = 0x1 << PWR_PDCRB_PD10_Pos;
pub const PWR_PDCRB_PD10: u32 = PWR_PDCRB_PD10_Msk;
pub const PWR_PDCRB_PD11_Pos: u32 = 11;
pub const PWR_PDCRB_PD11_Msk: u32 = 0x1 << PWR_PDCRB_PD11_Pos;
pub const PWR_PDCRB_PD11: u32 = PWR_PDCRB_PD11_Msk;
pub const PWR_PDCRB_PD12_Pos: u32 = 12;
pub const PWR_PDCRB_PD12_Msk: u32 = 0x1 << PWR_PDCRB_PD12_Pos;
pub const PWR_PDCRB_PD12: u32 = PWR_PDCRB_PD12_Msk;
pub const PWR_PDCRB_PD13_Pos: u32 = 13;
pub const PWR_PDCRB_PD13_Msk: u32 = 0x1 << PWR_PDCRB_PD13_Pos;
pub const PWR_PDCRB_PD13: u32 = PWR_PDCRB_PD13_Msk;
pub const PWR_PDCRB_PD14_Pos: u32 = 14;
pub const PWR_PDCRB_PD14_Msk: u32 = 0x1 << PWR_PDCRB_PD14_Pos;
pub const PWR_PDCRB_PD14: u32 = PWR_PDCRB_PD14_Msk;
pub const PWR_PDCRB_PD15_Pos: u32 = 15;
pub const PWR_PDCRB_PD15_Msk: u32 = 0x1 << PWR_PDCRB_PD15_Pos;
pub const PWR_PDCRB_PD15: u32 = PWR_PDCRB_PD15_Msk;
pub const PWR_PUCRC_PU0_Pos: u32 = 0;
pub const PWR_PUCRC_PU0_Msk: u32 = 0x1 << PWR_PUCRC_PU0_Pos;
pub const PWR_PUCRC_PU0: u32 = PWR_PUCRC_PU0_Msk;
pub const PWR_PUCRC_PU1_Pos: u32 = 1;
pub const PWR_PUCRC_PU1_Msk: u32 = 0x1 << PWR_PUCRC_PU1_Pos;
pub const PWR_PUCRC_PU1: u32 = PWR_PUCRC_PU1_Msk;
pub const PWR_PUCRC_PU2_Pos: u32 = 2;
pub const PWR_PUCRC_PU2_Msk: u32 = 0x1 << PWR_PUCRC_PU2_Pos;
pub const PWR_PUCRC_PU2: u32 = PWR_PUCRC_PU2_Msk;
pub const PWR_PUCRC_PU3_Pos: u32 = 3;
pub const PWR_PUCRC_PU3_Msk: u32 = 0x1 << PWR_PUCRC_PU3_Pos;
pub const PWR_PUCRC_PU3: u32 = PWR_PUCRC_PU3_Msk;
pub const PWR_PUCRC_PU4_Pos: u32 = 4;
pub const PWR_PUCRC_PU4_Msk: u32 = 0x1 << PWR_PUCRC_PU4_Pos;
pub const PWR_PUCRC_PU4: u32 = PWR_PUCRC_PU4_Msk;
pub const PWR_PUCRC_PU5_Pos: u32 = 5;
pub const PWR_PUCRC_PU5_Msk: u32 = 0x1 << PWR_PUCRC_PU5_Pos;
pub const PWR_PUCRC_PU5: u32 = PWR_PUCRC_PU5_Msk;
pub const PWR_PUCRC_PU6_Pos: u32 = 6;
pub const PWR_PUCRC_PU6_Msk: u32 = 0x1 << PWR_PUCRC_PU6_Pos;
pub const PWR_PUCRC_PU6: u32 = PWR_PUCRC_PU6_Msk;
pub const PWR_PUCRC_PU7_Pos: u32 = 7;
pub const PWR_PUCRC_PU7_Msk: u32 = 0x1 << PWR_PUCRC_PU7_Pos;
pub const PWR_PUCRC_PU7: u32 = PWR_PUCRC_PU7_Msk;
pub const PWR_PUCRC_PU8_Pos: u32 = 8;
pub const PWR_PUCRC_PU8_Msk: u32 = 0x1 << PWR_PUCRC_PU8_Pos;
pub const PWR_PUCRC_PU8: u32 = PWR_PUCRC_PU8_Msk;
pub const PWR_PUCRC_PU9_Pos: u32 = 9;
pub const PWR_PUCRC_PU9_Msk: u32 = 0x1 << PWR_PUCRC_PU9_Pos;
pub const PWR_PUCRC_PU9: u32 = PWR_PUCRC_PU9_Msk;
pub const PWR_PUCRC_PU10_Pos: u32 = 10;
pub const PWR_PUCRC_PU10_Msk: u32 = 0x1 << PWR_PUCRC_PU10_Pos;
pub const PWR_PUCRC_PU10: u32 = PWR_PUCRC_PU10_Msk;
pub const PWR_PUCRC_PU11_Pos: u32 = 11;
pub const PWR_PUCRC_PU11_Msk: u32 = 0x1 << PWR_PUCRC_PU11_Pos;
pub const PWR_PUCRC_PU11: u32 = PWR_PUCRC_PU11_Msk;
pub const PWR_PUCRC_PU12_Pos: u32 = 12;
pub const PWR_PUCRC_PU12_Msk: u32 = 0x1 << PWR_PUCRC_PU12_Pos;
pub const PWR_PUCRC_PU12: u32 = PWR_PUCRC_PU12_Msk;
pub const PWR_PUCRC_PU13_Pos: u32 = 13;
pub const PWR_PUCRC_PU13_Msk: u32 = 0x1 << PWR_PUCRC_PU13_Pos;
pub const PWR_PUCRC_PU13: u32 = PWR_PUCRC_PU13_Msk;
pub const PWR_PUCRC_PU14_Pos: u32 = 14;
pub const PWR_PUCRC_PU14_Msk: u32 = 0x1 << PWR_PUCRC_PU14_Pos;
pub const PWR_PUCRC_PU14: u32 = PWR_PUCRC_PU14_Msk;
pub const PWR_PUCRC_PU15_Pos: u32 = 15;
pub const PWR_PUCRC_PU15_Msk: u32 = 0x1 << PWR_PUCRC_PU15_Pos;
pub const PWR_PUCRC_PU15: u32 = PWR_PUCRC_PU15_Msk;
pub const PWR_PDCRC_PD0_Pos: u32 = 0;
pub const PWR_PDCRC_PD0_Msk: u32 = 0x1 << PWR_PDCRC_PD0_Pos;
pub const PWR_PDCRC_PD0: u32 = PWR_PDCRC_PD0_Msk;
pub const PWR_PDCRC_PD1_Pos: u32 = 1;
pub const PWR_PDCRC_PD1_Msk: u32 = 0x1 << PWR_PDCRC_PD1_Pos;
pub const PWR_PDCRC_PD1: u32 = PWR_PDCRC_PD1_Msk;
pub const PWR_PDCRC_PD2_Pos: u32 = 2;
pub const PWR_PDCRC_PD2_Msk: u32 = 0x1 << PWR_PDCRC_PD2_Pos;
pub const PWR_PDCRC_PD2: u32 = PWR_PDCRC_PD2_Msk;
pub const PWR_PDCRC_PD3_Pos: u32 = 3;
pub const PWR_PDCRC_PD3_Msk: u32 = 0x1 << PWR_PDCRC_PD3_Pos;
pub const PWR_PDCRC_PD3: u32 = PWR_PDCRC_PD3_Msk;
pub const PWR_PDCRC_PD4_Pos: u32 = 4;
pub const PWR_PDCRC_PD4_Msk: u32 = 0x1 << PWR_PDCRC_PD4_Pos;
pub const PWR_PDCRC_PD4: u32 = PWR_PDCRC_PD4_Msk;
pub const PWR_PDCRC_PD5_Pos: u32 = 5;
pub const PWR_PDCRC_PD5_Msk: u32 = 0x1 << PWR_PDCRC_PD5_Pos;
pub const PWR_PDCRC_PD5: u32 = PWR_PDCRC_PD5_Msk;
pub const PWR_PDCRC_PD6_Pos: u32 = 6;
pub const PWR_PDCRC_PD6_Msk: u32 = 0x1 << PWR_PDCRC_PD6_Pos;
pub const PWR_PDCRC_PD6: u32 = PWR_PDCRC_PD6_Msk;
pub const PWR_PDCRC_PD7_Pos: u32 = 7;
pub const PWR_PDCRC_PD7_Msk: u32 = 0x1 << PWR_PDCRC_PD7_Pos;
pub const PWR_PDCRC_PD7: u32 = PWR_PDCRC_PD7_Msk;
pub const PWR_PDCRC_PD8_Pos: u32 = 8;
pub const PWR_PDCRC_PD8_Msk: u32 = 0x1 << PWR_PDCRC_PD8_Pos;
pub const PWR_PDCRC_PD8: u32 = PWR_PDCRC_PD8_Msk;
pub const PWR_PDCRC_PD9_Pos: u32 = 9;
pub const PWR_PDCRC_PD9_Msk: u32 = 0x1 << PWR_PDCRC_PD9_Pos;
pub const PWR_PDCRC_PD9: u32 = PWR_PDCRC_PD9_Msk;
pub const PWR_PDCRC_PD10_Pos: u32 = 10;
pub const PWR_PDCRC_PD10_Msk: u32 = 0x1 << PWR_PDCRC_PD10_Pos;
pub const PWR_PDCRC_PD10: u32 = PWR_PDCRC_PD10_Msk;
pub const PWR_PDCRC_PD11_Pos: u32 = 11;
pub const PWR_PDCRC_PD11_Msk: u32 = 0x1 << PWR_PDCRC_PD11_Pos;
pub const PWR_PDCRC_PD11: u32 = PWR_PDCRC_PD11_Msk;
pub const PWR_PDCRC_PD12_Pos: u32 = 12;
pub const PWR_PDCRC_PD12_Msk: u32 = 0x1 << PWR_PDCRC_PD12_Pos;
pub const PWR_PDCRC_PD12: u32 = PWR_PDCRC_PD12_Msk;
pub const PWR_PDCRC_PD13_Pos: u32 = 13;
pub const PWR_PDCRC_PD13_Msk: u32 = 0x1 << PWR_PDCRC_PD13_Pos;
pub const PWR_PDCRC_PD13: u32 = PWR_PDCRC_PD13_Msk;
pub const PWR_PDCRC_PD14_Pos: u32 = 14;
pub const PWR_PDCRC_PD14_Msk: u32 = 0x1 << PWR_PDCRC_PD14_Pos;
pub const PWR_PDCRC_PD14: u32 = PWR_PDCRC_PD14_Msk;
pub const PWR_PDCRC_PD15_Pos: u32 = 15;
pub const PWR_PDCRC_PD15_Msk: u32 = 0x1 << PWR_PDCRC_PD15_Pos;
pub const PWR_PDCRC_PD15: u32 = PWR_PDCRC_PD15_Msk;
pub const PWR_PUCRD_PU0_Pos: u32 = 0;
pub const PWR_PUCRD_PU0_Msk: u32 = 0x1 << PWR_PUCRD_PU0_Pos;
pub const PWR_PUCRD_PU0: u32 = PWR_PUCRD_PU0_Msk;
pub const PWR_PUCRD_PU1_Pos: u32 = 1;
pub const PWR_PUCRD_PU1_Msk: u32 = 0x1 << PWR_PUCRD_PU1_Pos;
pub const PWR_PUCRD_PU1: u32 = PWR_PUCRD_PU1_Msk;
pub const PWR_PUCRD_PU2_Pos: u32 = 2;
pub const PWR_PUCRD_PU2_Msk: u32 = 0x1 << PWR_PUCRD_PU2_Pos;
pub const PWR_PUCRD_PU2: u32 = PWR_PUCRD_PU2_Msk;
pub const PWR_PUCRD_PU3_Pos: u32 = 3;
pub const PWR_PUCRD_PU3_Msk: u32 = 0x1 << PWR_PUCRD_PU3_Pos;
pub const PWR_PUCRD_PU3: u32 = PWR_PUCRD_PU3_Msk;
pub const PWR_PUCRD_PU4_Pos: u32 = 4;
pub const PWR_PUCRD_PU4_Msk: u32 = 0x1 << PWR_PUCRD_PU4_Pos;
pub const PWR_PUCRD_PU4: u32 = PWR_PUCRD_PU4_Msk;
pub const PWR_PUCRD_PU5_Pos: u32 = 5;
pub const PWR_PUCRD_PU5_Msk: u32 = 0x1 << PWR_PUCRD_PU5_Pos;
pub const PWR_PUCRD_PU5: u32 = PWR_PUCRD_PU5_Msk;
pub const PWR_PUCRD_PU6_Pos: u32 = 6;
pub const PWR_PUCRD_PU6_Msk: u32 = 0x1 << PWR_PUCRD_PU6_Pos;
pub const PWR_PUCRD_PU6: u32 = PWR_PUCRD_PU6_Msk;
pub const PWR_PUCRD_PU7_Pos: u32 = 7;
pub const PWR_PUCRD_PU7_Msk: u32 = 0x1 << PWR_PUCRD_PU7_Pos;
pub const PWR_PUCRD_PU7: u32 = PWR_PUCRD_PU7_Msk;
pub const PWR_PUCRD_PU8_Pos: u32 = 8;
pub const PWR_PUCRD_PU8_Msk: u32 = 0x1 << PWR_PUCRD_PU8_Pos;
pub const PWR_PUCRD_PU8: u32 = PWR_PUCRD_PU8_Msk;
pub const PWR_PUCRD_PU9_Pos: u32 = 9;
pub const PWR_PUCRD_PU9_Msk: u32 = 0x1 << PWR_PUCRD_PU9_Pos;
pub const PWR_PUCRD_PU9: u32 = PWR_PUCRD_PU9_Msk;
pub const PWR_PUCRD_PU10_Pos: u32 = 10;
pub const PWR_PUCRD_PU10_Msk: u32 = 0x1 << PWR_PUCRD_PU10_Pos;
pub const PWR_PUCRD_PU10: u32 = PWR_PUCRD_PU10_Msk;
pub const PWR_PUCRD_PU11_Pos: u32 = 11;
pub const PWR_PUCRD_PU11_Msk: u32 = 0x1 << PWR_PUCRD_PU11_Pos;
pub const PWR_PUCRD_PU11: u32 = PWR_PUCRD_PU11_Msk;
pub const PWR_PUCRD_PU12_Pos: u32 = 12;
pub const PWR_PUCRD_PU12_Msk: u32 = 0x1 << PWR_PUCRD_PU12_Pos;
pub const PWR_PUCRD_PU12: u32 = PWR_PUCRD_PU12_Msk;
pub const PWR_PUCRD_PU13_Pos: u32 = 13;
pub const PWR_PUCRD_PU13_Msk: u32 = 0x1 << PWR_PUCRD_PU13_Pos;
pub const PWR_PUCRD_PU13: u32 = PWR_PUCRD_PU13_Msk;
pub const PWR_PUCRD_PU14_Pos: u32 = 14;
pub const PWR_PUCRD_PU14_Msk: u32 = 0x1 << PWR_PUCRD_PU14_Pos;
pub const PWR_PUCRD_PU14: u32 = PWR_PUCRD_PU14_Msk;
pub const PWR_PUCRD_PU15_Pos: u32 = 15;
pub const PWR_PUCRD_PU15_Msk: u32 = 0x1 << PWR_PUCRD_PU15_Pos;
pub const PWR_PUCRD_PU15: u32 = PWR_PUCRD_PU15_Msk;
pub const PWR_PDCRD_PD0_Pos: u32 = 0;
pub const PWR_PDCRD_PD0_Msk: u32 = 0x1 << PWR_PDCRD_PD0_Pos;
pub const PWR_PDCRD_PD0: u32 = PWR_PDCRD_PD0_Msk;
pub const PWR_PDCRD_PD1_Pos: u32 = 1;
pub const PWR_PDCRD_PD1_Msk: u32 = 0x1 << PWR_PDCRD_PD1_Pos;
pub const PWR_PDCRD_PD1: u32 = PWR_PDCRD_PD1_Msk;
pub const PWR_PDCRD_PD2_Pos: u32 = 2;
pub const PWR_PDCRD_PD2_Msk: u32 = 0x1 << PWR_PDCRD_PD2_Pos;
pub const PWR_PDCRD_PD2: u32 = PWR_PDCRD_PD2_Msk;
pub const PWR_PDCRD_PD3_Pos: u32 = 3;
pub const PWR_PDCRD_PD3_Msk: u32 = 0x1 << PWR_PDCRD_PD3_Pos;
pub const PWR_PDCRD_PD3: u32 = PWR_PDCRD_PD3_Msk;
pub const PWR_PDCRD_PD4_Pos: u32 = 4;
pub const PWR_PDCRD_PD4_Msk: u32 = 0x1 << PWR_PDCRD_PD4_Pos;
pub const PWR_PDCRD_PD4: u32 = PWR_PDCRD_PD4_Msk;
pub const PWR_PDCRD_PD5_Pos: u32 = 5;
pub const PWR_PDCRD_PD5_Msk: u32 = 0x1 << PWR_PDCRD_PD5_Pos;
pub const PWR_PDCRD_PD5: u32 = PWR_PDCRD_PD5_Msk;
pub const PWR_PDCRD_PD6_Pos: u32 = 6;
pub const PWR_PDCRD_PD6_Msk: u32 = 0x1 << PWR_PDCRD_PD6_Pos;
pub const PWR_PDCRD_PD6: u32 = PWR_PDCRD_PD6_Msk;
pub const PWR_PDCRD_PD7_Pos: u32 = 7;
pub const PWR_PDCRD_PD7_Msk: u32 = 0x1 << PWR_PDCRD_PD7_Pos;
pub const PWR_PDCRD_PD7: u32 = PWR_PDCRD_PD7_Msk;
pub const PWR_PDCRD_PD8_Pos: u32 = 8;
pub const PWR_PDCRD_PD8_Msk: u32 = 0x1 << PWR_PDCRD_PD8_Pos;
pub const PWR_PDCRD_PD8: u32 = PWR_PDCRD_PD8_Msk;
pub const PWR_PDCRD_PD9_Pos: u32 = 9;
pub const PWR_PDCRD_PD9_Msk: u32 = 0x1 << PWR_PDCRD_PD9_Pos;
pub const PWR_PDCRD_PD9: u32 = PWR_PDCRD_PD9_Msk;
pub const PWR_PDCRD_PD10_Pos: u32 = 10;
pub const PWR_PDCRD_PD10_Msk: u32 = 0x1 << PWR_PDCRD_PD10_Pos;
pub const PWR_PDCRD_PD10: u32 = PWR_PDCRD_PD10_Msk;
pub const PWR_PDCRD_PD11_Pos: u32 = 11;
pub const PWR_PDCRD_PD11_Msk: u32 = 0x1 << PWR_PDCRD_PD11_Pos;
pub const PWR_PDCRD_PD11: u32 = PWR_PDCRD_PD11_Msk;
pub const PWR_PDCRD_PD12_Pos: u32 = 12;
pub const PWR_PDCRD_PD12_Msk: u32 = 0x1 << PWR_PDCRD_PD12_Pos;
pub const PWR_PDCRD_PD12: u32 = PWR_PDCRD_PD12_Msk;
pub const PWR_PDCRD_PD13_Pos: u32 = 13;
pub const PWR_PDCRD_PD13_Msk: u32 = 0x1 << PWR_PDCRD_PD13_Pos;
pub const PWR_PDCRD_PD13: u32 = PWR_PDCRD_PD13_Msk;
pub const PWR_PDCRD_PD14_Pos: u32 = 14;
pub const PWR_PDCRD_PD14_Msk: u32 = 0x1 << PWR_PDCRD_PD14_Pos;
pub const PWR_PDCRD_PD14: u32 = PWR_PDCRD_PD14_Msk;
pub const PWR_PDCRD_PD15_Pos: u32 = 15;
pub const PWR_PDCRD_PD15_Msk: u32 = 0x1 << PWR_PDCRD_PD15_Pos;
pub const PWR_PDCRD_PD15: u32 = PWR_PDCRD_PD15_Msk;
pub const PWR_PUCRE_PU0_Pos: u32 = 0;
pub const PWR_PUCRE_PU0_Msk: u32 = 0x1 << PWR_PUCRE_PU0_Pos;
pub const PWR_PUCRE_PU0: u32 = PWR_PUCRE_PU0_Msk;
pub const PWR_PUCRE_PU1_Pos: u32 = 1;
pub const PWR_PUCRE_PU1_Msk: u32 = 0x1 << PWR_PUCRE_PU1_Pos;
pub const PWR_PUCRE_PU1: u32 = PWR_PUCRE_PU1_Msk;
pub const PWR_PUCRE_PU2_Pos: u32 = 2;
pub const PWR_PUCRE_PU2_Msk: u32 = 0x1 << PWR_PUCRE_PU2_Pos;
pub const PWR_PUCRE_PU2: u32 = PWR_PUCRE_PU2_Msk;
pub const PWR_PUCRE_PU3_Pos: u32 = 3;
pub const PWR_PUCRE_PU3_Msk: u32 = 0x1 << PWR_PUCRE_PU3_Pos;
pub const PWR_PUCRE_PU3: u32 = PWR_PUCRE_PU3_Msk;
pub const PWR_PUCRE_PU4_Pos: u32 = 4;
pub const PWR_PUCRE_PU4_Msk: u32 = 0x1 << PWR_PUCRE_PU4_Pos;
pub const PWR_PUCRE_PU4: u32 = PWR_PUCRE_PU4_Msk;
pub const PWR_PUCRE_PU5_Pos: u32 = 5;
pub const PWR_PUCRE_PU5_Msk: u32 = 0x1 << PWR_PUCRE_PU5_Pos;
pub const PWR_PUCRE_PU5: u32 = PWR_PUCRE_PU5_Msk;
pub const PWR_PUCRE_PU6_Pos: u32 = 6;
pub const PWR_PUCRE_PU6_Msk: u32 = 0x1 << PWR_PUCRE_PU6_Pos;
pub const PWR_PUCRE_PU6: u32 = PWR_PUCRE_PU6_Msk;
pub const PWR_PUCRE_PU7_Pos: u32 = 7;
pub const PWR_PUCRE_PU7_Msk: u32 = 0x1 << PWR_PUCRE_PU7_Pos;
pub const PWR_PUCRE_PU7: u32 = PWR_PUCRE_PU7_Msk;
pub const PWR_PUCRE_PU8_Pos: u32 = 8;
pub const PWR_PUCRE_PU8_Msk: u32 = 0x1 << PWR_PUCRE_PU8_Pos;
pub const PWR_PUCRE_PU8: u32 = PWR_PUCRE_PU8_Msk;
pub const PWR_PUCRE_PU9_Pos: u32 = 9;
pub const PWR_PUCRE_PU9_Msk: u32 = 0x1 << PWR_PUCRE_PU9_Pos;
pub const PWR_PUCRE_PU9: u32 = PWR_PUCRE_PU9_Msk;
pub const PWR_PUCRE_PU10_Pos: u32 = 10;
pub const PWR_PUCRE_PU10_Msk: u32 = 0x1 << PWR_PUCRE_PU10_Pos;
pub const PWR_PUCRE_PU10: u32 = PWR_PUCRE_PU10_Msk;
pub const PWR_PUCRE_PU11_Pos: u32 = 11;
pub const PWR_PUCRE_PU11_Msk: u32 = 0x1 << PWR_PUCRE_PU11_Pos;
pub const PWR_PUCRE_PU11: u32 = PWR_PUCRE_PU11_Msk;
pub const PWR_PUCRE_PU12_Pos: u32 = 12;
pub const PWR_PUCRE_PU12_Msk: u32 = 0x1 << PWR_PUCRE_PU12_Pos;
pub const PWR_PUCRE_PU12: u32 = PWR_PUCRE_PU12_Msk;
pub const PWR_PUCRE_PU13_Pos: u32 = 13;
pub const PWR_PUCRE_PU13_Msk: u32 = 0x1 << PWR_PUCRE_PU13_Pos;
pub const PWR_PUCRE_PU13: u32 = PWR_PUCRE_PU13_Msk;
pub const PWR_PUCRE_PU14_Pos: u32 = 14;
pub const PWR_PUCRE_PU14_Msk: u32 = 0x1 << PWR_PUCRE_PU14_Pos;
pub const PWR_PUCRE_PU14: u32 = PWR_PUCRE_PU14_Msk;
pub const PWR_PUCRE_PU15_Pos: u32 = 15;
pub const PWR_PUCRE_PU15_Msk: u32 = 0x1 << PWR_PUCRE_PU15_Pos;
pub const PWR_PUCRE_PU15: u32 = PWR_PUCRE_PU15_Msk;
pub const PWR_PDCRE_PD0_Pos: u32 = 0;
pub const PWR_PDCRE_PD0_Msk: u32 = 0x1 << PWR_PDCRE_PD0_Pos;
pub const PWR_PDCRE_PD0: u32 = PWR_PDCRE_PD0_Msk;
pub const PWR_PDCRE_PD1_Pos: u32 = 1;
pub const PWR_PDCRE_PD1_Msk: u32 = 0x1 << PWR_PDCRE_PD1_Pos;
pub const PWR_PDCRE_PD1: u32 = PWR_PDCRE_PD1_Msk;
pub const PWR_PDCRE_PD2_Pos: u32 = 2;
pub const PWR_PDCRE_PD2_Msk: u32 = 0x1 << PWR_PDCRE_PD2_Pos;
pub const PWR_PDCRE_PD2: u32 = PWR_PDCRE_PD2_Msk;
pub const PWR_PDCRE_PD3_Pos: u32 = 3;
pub const PWR_PDCRE_PD3_Msk: u32 = 0x1 << PWR_PDCRE_PD3_Pos;
pub const PWR_PDCRE_PD3: u32 = PWR_PDCRE_PD3_Msk;
pub const PWR_PDCRE_PD4_Pos: u32 = 4;
pub const PWR_PDCRE_PD4_Msk: u32 = 0x1 << PWR_PDCRE_PD4_Pos;
pub const PWR_PDCRE_PD4: u32 = PWR_PDCRE_PD4_Msk;
pub const PWR_PDCRE_PD5_Pos: u32 = 5;
pub const PWR_PDCRE_PD5_Msk: u32 = 0x1 << PWR_PDCRE_PD5_Pos;
pub const PWR_PDCRE_PD5: u32 = PWR_PDCRE_PD5_Msk;
pub const PWR_PDCRE_PD6_Pos: u32 = 6;
pub const PWR_PDCRE_PD6_Msk: u32 = 0x1 << PWR_PDCRE_PD6_Pos;
pub const PWR_PDCRE_PD6: u32 = PWR_PDCRE_PD6_Msk;
pub const PWR_PDCRE_PD7_Pos: u32 = 7;
pub const PWR_PDCRE_PD7_Msk: u32 = 0x1 << PWR_PDCRE_PD7_Pos;
pub const PWR_PDCRE_PD7: u32 = PWR_PDCRE_PD7_Msk;
pub const PWR_PDCRE_PD8_Pos: u32 = 8;
pub const PWR_PDCRE_PD8_Msk: u32 = 0x1 << PWR_PDCRE_PD8_Pos;
pub const PWR_PDCRE_PD8: u32 = PWR_PDCRE_PD8_Msk;
pub const PWR_PDCRE_PD9_Pos: u32 = 9;
pub const PWR_PDCRE_PD9_Msk: u32 = 0x1 << PWR_PDCRE_PD9_Pos;
pub const PWR_PDCRE_PD9: u32 = PWR_PDCRE_PD9_Msk;
pub const PWR_PDCRE_PD10_Pos: u32 = 10;
pub const PWR_PDCRE_PD10_Msk: u32 = 0x1 << PWR_PDCRE_PD10_Pos;
pub const PWR_PDCRE_PD10: u32 = PWR_PDCRE_PD10_Msk;
pub const PWR_PDCRE_PD11_Pos: u32 = 11;
pub const PWR_PDCRE_PD11_Msk: u32 = 0x1 << PWR_PDCRE_PD11_Pos;
pub const PWR_PDCRE_PD11: u32 = PWR_PDCRE_PD11_Msk;
pub const PWR_PDCRE_PD12_Pos: u32 = 12;
pub const PWR_PDCRE_PD12_Msk: u32 = 0x1 << PWR_PDCRE_PD12_Pos;
pub const PWR_PDCRE_PD12: u32 = PWR_PDCRE_PD12_Msk;
pub const PWR_PDCRE_PD13_Pos: u32 = 13;
pub const PWR_PDCRE_PD13_Msk: u32 = 0x1 << PWR_PDCRE_PD13_Pos;
pub const PWR_PDCRE_PD13: u32 = PWR_PDCRE_PD13_Msk;
pub const PWR_PDCRE_PD14_Pos: u32 = 14;
pub const PWR_PDCRE_PD14_Msk: u32 = 0x1 << PWR_PDCRE_PD14_Pos;
pub const PWR_PDCRE_PD14: u32 = PWR_PDCRE_PD14_Msk;
pub const PWR_PDCRE_PD15_Pos: u32 = 15;
pub const PWR_PDCRE_PD15_Msk: u32 = 0x1 << PWR_PDCRE_PD15_Pos;
pub const PWR_PDCRE_PD15: u32 = PWR_PDCRE_PD15_Msk;
pub const PWR_PUCRF_PU0_Pos: u32 = 0;
pub const PWR_PUCRF_PU0_Msk: u32 = 0x1 << PWR_PUCRF_PU0_Pos;
pub const PWR_PUCRF_PU0: u32 = PWR_PUCRF_PU0_Msk;
pub const PWR_PUCRF_PU1_Pos: u32 = 1;
pub const PWR_PUCRF_PU1_Msk: u32 = 0x1 << PWR_PUCRF_PU1_Pos;
pub const PWR_PUCRF_PU1: u32 = PWR_PUCRF_PU1_Msk;
pub const PWR_PUCRF_PU2_Pos: u32 = 2;
pub const PWR_PUCRF_PU2_Msk: u32 = 0x1 << PWR_PUCRF_PU2_Pos;
pub const PWR_PUCRF_PU2: u32 = PWR_PUCRF_PU2_Msk;
pub const PWR_PUCRF_PU3_Pos: u32 = 3;
pub const PWR_PUCRF_PU3_Msk: u32 = 0x1 << PWR_PUCRF_PU3_Pos;
pub const PWR_PUCRF_PU3: u32 = PWR_PUCRF_PU3_Msk;
pub const PWR_PUCRF_PU4_Pos: u32 = 4;
pub const PWR_PUCRF_PU4_Msk: u32 = 0x1 << PWR_PUCRF_PU4_Pos;
pub const PWR_PUCRF_PU4: u32 = PWR_PUCRF_PU4_Msk;
pub const PWR_PUCRF_PU5_Pos: u32 = 5;
pub const PWR_PUCRF_PU5_Msk: u32 = 0x1 << PWR_PUCRF_PU5_Pos;
pub const PWR_PUCRF_PU5: u32 = PWR_PUCRF_PU5_Msk;
pub const PWR_PUCRF_PU6_Pos: u32 = 6;
pub const PWR_PUCRF_PU6_Msk: u32 = 0x1 << PWR_PUCRF_PU6_Pos;
pub const PWR_PUCRF_PU6: u32 = PWR_PUCRF_PU6_Msk;
pub const PWR_PUCRF_PU7_Pos: u32 = 7;
pub const PWR_PUCRF_PU7_Msk: u32 = 0x1 << PWR_PUCRF_PU7_Pos;
pub const PWR_PUCRF_PU7: u32 = PWR_PUCRF_PU7_Msk;
pub const PWR_PUCRF_PU8_Pos: u32 = 8;
pub const PWR_PUCRF_PU8_Msk: u32 = 0x1 << PWR_PUCRF_PU8_Pos;
pub const PWR_PUCRF_PU8: u32 = PWR_PUCRF_PU8_Msk;
pub const PWR_PUCRF_PU9_Pos: u32 = 9;
pub const PWR_PUCRF_PU9_Msk: u32 = 0x1 << PWR_PUCRF_PU9_Pos;
pub const PWR_PUCRF_PU9: u32 = PWR_PUCRF_PU9_Msk;
pub const PWR_PUCRF_PU10_Pos: u32 = 10;
pub const PWR_PUCRF_PU10_Msk: u32 = 0x1 << PWR_PUCRF_PU10_Pos;
pub const PWR_PUCRF_PU10: u32 = PWR_PUCRF_PU10_Msk;
pub const PWR_PUCRF_PU11_Pos: u32 = 11;
pub const PWR_PUCRF_PU11_Msk: u32 = 0x1 << PWR_PUCRF_PU11_Pos;
pub const PWR_PUCRF_PU11: u32 = PWR_PUCRF_PU11_Msk;
pub const PWR_PUCRF_PU12_Pos: u32 = 12;
pub const PWR_PUCRF_PU12_Msk: u32 = 0x1 << PWR_PUCRF_PU12_Pos;
pub const PWR_PUCRF_PU12: u32 = PWR_PUCRF_PU12_Msk;
pub const PWR_PUCRF_PU13_Pos: u32 = 13;
pub const PWR_PUCRF_PU13_Msk: u32 = 0x1 << PWR_PUCRF_PU13_Pos;
pub const PWR_PUCRF_PU13: u32 = PWR_PUCRF_PU13_Msk;
pub const PWR_PUCRF_PU14_Pos: u32 = 14;
pub const PWR_PUCRF_PU14_Msk: u32 = 0x1 << PWR_PUCRF_PU14_Pos;
pub const PWR_PUCRF_PU14: u32 = PWR_PUCRF_PU14_Msk;
pub const PWR_PUCRF_PU15_Pos: u32 = 15;
pub const PWR_PUCRF_PU15_Msk: u32 = 0x1 << PWR_PUCRF_PU15_Pos;
pub const PWR_PUCRF_PU15: u32 = PWR_PUCRF_PU15_Msk;
pub const PWR_PDCRF_PD0_Pos: u32 = 0;
pub const PWR_PDCRF_PD0_Msk: u32 = 0x1 << PWR_PDCRF_PD0_Pos;
pub const PWR_PDCRF_PD0: u32 = PWR_PDCRF_PD0_Msk;
pub const PWR_PDCRF_PD1_Pos: u32 = 1;
pub const PWR_PDCRF_PD1_Msk: u32 = 0x1 << PWR_PDCRF_PD1_Pos;
pub const PWR_PDCRF_PD1: u32 = PWR_PDCRF_PD1_Msk;
pub const PWR_PDCRF_PD2_Pos: u32 = 2;
pub const PWR_PDCRF_PD2_Msk: u32 = 0x1 << PWR_PDCRF_PD2_Pos;
pub const PWR_PDCRF_PD2: u32 = PWR_PDCRF_PD2_Msk;
pub const PWR_PDCRF_PD3_Pos: u32 = 3;
pub const PWR_PDCRF_PD3_Msk: u32 = 0x1 << PWR_PDCRF_PD3_Pos;
pub const PWR_PDCRF_PD3: u32 = PWR_PDCRF_PD3_Msk;
pub const PWR_PDCRF_PD4_Pos: u32 = 4;
pub const PWR_PDCRF_PD4_Msk: u32 = 0x1 << PWR_PDCRF_PD4_Pos;
pub const PWR_PDCRF_PD4: u32 = PWR_PDCRF_PD4_Msk;
pub const PWR_PDCRF_PD5_Pos: u32 = 5;
pub const PWR_PDCRF_PD5_Msk: u32 = 0x1 << PWR_PDCRF_PD5_Pos;
pub const PWR_PDCRF_PD5: u32 = PWR_PDCRF_PD5_Msk;
pub const PWR_PDCRF_PD6_Pos: u32 = 6;
pub const PWR_PDCRF_PD6_Msk: u32 = 0x1 << PWR_PDCRF_PD6_Pos;
pub const PWR_PDCRF_PD6: u32 = PWR_PDCRF_PD6_Msk;
pub const PWR_PDCRF_PD7_Pos: u32 = 7;
pub const PWR_PDCRF_PD7_Msk: u32 = 0x1 << PWR_PDCRF_PD7_Pos;
pub const PWR_PDCRF_PD7: u32 = PWR_PDCRF_PD7_Msk;
pub const PWR_PDCRF_PD8_Pos: u32 = 8;
pub const PWR_PDCRF_PD8_Msk: u32 = 0x1 << PWR_PDCRF_PD8_Pos;
pub const PWR_PDCRF_PD8: u32 = PWR_PDCRF_PD8_Msk;
pub const PWR_PDCRF_PD9_Pos: u32 = 9;
pub const PWR_PDCRF_PD9_Msk: u32 = 0x1 << PWR_PDCRF_PD9_Pos;
pub const PWR_PDCRF_PD9: u32 = PWR_PDCRF_PD9_Msk;
pub const PWR_PDCRF_PD10_Pos: u32 = 10;
pub const PWR_PDCRF_PD10_Msk: u32 = 0x1 << PWR_PDCRF_PD10_Pos;
pub const PWR_PDCRF_PD10: u32 = PWR_PDCRF_PD10_Msk;
pub const PWR_PDCRF_PD11_Pos: u32 = 11;
pub const PWR_PDCRF_PD11_Msk: u32 = 0x1 << PWR_PDCRF_PD11_Pos;
pub const PWR_PDCRF_PD11: u32 = PWR_PDCRF_PD11_Msk;
pub const PWR_PDCRF_PD12_Pos: u32 = 12;
pub const PWR_PDCRF_PD12_Msk: u32 = 0x1 << PWR_PDCRF_PD12_Pos;
pub const PWR_PDCRF_PD12: u32 = PWR_PDCRF_PD12_Msk;
pub const PWR_PDCRF_PD13_Pos: u32 = 13;
pub const PWR_PDCRF_PD13_Msk: u32 = 0x1 << PWR_PDCRF_PD13_Pos;
pub const PWR_PDCRF_PD13: u32 = PWR_PDCRF_PD13_Msk;
pub const PWR_PDCRF_PD14_Pos: u32 = 14;
pub const PWR_PDCRF_PD14_Msk: u32 = 0x1 << PWR_PDCRF_PD14_Pos;
pub const PWR_PDCRF_PD14: u32 = PWR_PDCRF_PD14_Msk;
pub const PWR_PDCRF_PD15_Pos: u32 = 15;
pub const PWR_PDCRF_PD15_Msk: u32 = 0x1 << PWR_PDCRF_PD15_Pos;
pub const PWR_PDCRF_PD15: u32 = PWR_PDCRF_PD15_Msk;
pub const PWR_PUCRG_PU0_Pos: u32 = 0;
pub const PWR_PUCRG_PU0_Msk: u32 = 0x1 << PWR_PUCRG_PU0_Pos;
pub const PWR_PUCRG_PU0: u32 = PWR_PUCRG_PU0_Msk;
pub const PWR_PUCRG_PU1_Pos: u32 = 1;
pub const PWR_PUCRG_PU1_Msk: u32 = 0x1 << PWR_PUCRG_PU1_Pos;
pub const PWR_PUCRG_PU1: u32 = PWR_PUCRG_PU1_Msk;
pub const PWR_PUCRG_PU2_Pos: u32 = 2;
pub const PWR_PUCRG_PU2_Msk: u32 = 0x1 << PWR_PUCRG_PU2_Pos;
pub const PWR_PUCRG_PU2: u32 = PWR_PUCRG_PU2_Msk;
pub const PWR_PUCRG_PU3_Pos: u32 = 3;
pub const PWR_PUCRG_PU3_Msk: u32 = 0x1 << PWR_PUCRG_PU3_Pos;
pub const PWR_PUCRG_PU3: u32 = PWR_PUCRG_PU3_Msk;
pub const PWR_PUCRG_PU4_Pos: u32 = 4;
pub const PWR_PUCRG_PU4_Msk: u32 = 0x1 << PWR_PUCRG_PU4_Pos;
pub const PWR_PUCRG_PU4: u32 = PWR_PUCRG_PU4_Msk;
pub const PWR_PUCRG_PU5_Pos: u32 = 5;
pub const PWR_PUCRG_PU5_Msk: u32 = 0x1 << PWR_PUCRG_PU5_Pos;
pub const PWR_PUCRG_PU5: u32 = PWR_PUCRG_PU5_Msk;
pub const PWR_PUCRG_PU6_Pos: u32 = 6;
pub const PWR_PUCRG_PU6_Msk: u32 = 0x1 << PWR_PUCRG_PU6_Pos;
pub const PWR_PUCRG_PU6: u32 = PWR_PUCRG_PU6_Msk;
pub const PWR_PUCRG_PU7_Pos: u32 = 7;
pub const PWR_PUCRG_PU7_Msk: u32 = 0x1 << PWR_PUCRG_PU7_Pos;
pub const PWR_PUCRG_PU7: u32 = PWR_PUCRG_PU7_Msk;
pub const PWR_PUCRG_PU8_Pos: u32 = 8;
pub const PWR_PUCRG_PU8_Msk: u32 = 0x1 << PWR_PUCRG_PU8_Pos;
pub const PWR_PUCRG_PU8: u32 = PWR_PUCRG_PU8_Msk;
pub const PWR_PUCRG_PU9_Pos: u32 = 9;
pub const PWR_PUCRG_PU9_Msk: u32 = 0x1 << PWR_PUCRG_PU9_Pos;
pub const PWR_PUCRG_PU9: u32 = PWR_PUCRG_PU9_Msk;
pub const PWR_PUCRG_PU10_Pos: u32 = 10;
pub const PWR_PUCRG_PU10_Msk: u32 = 0x1 << PWR_PUCRG_PU10_Pos;
pub const PWR_PUCRG_PU10: u32 = PWR_PUCRG_PU10_Msk;
pub const PWR_PUCRG_PU11_Pos: u32 = 11;
pub const PWR_PUCRG_PU11_Msk: u32 = 0x1 << PWR_PUCRG_PU11_Pos;
pub const PWR_PUCRG_PU11: u32 = PWR_PUCRG_PU11_Msk;
pub const PWR_PUCRG_PU12_Pos: u32 = 12;
pub const PWR_PUCRG_PU12_Msk: u32 = 0x1 << PWR_PUCRG_PU12_Pos;
pub const PWR_PUCRG_PU12: u32 = PWR_PUCRG_PU12_Msk;
pub const PWR_PUCRG_PU13_Pos: u32 = 13;
pub const PWR_PUCRG_PU13_Msk: u32 = 0x1 << PWR_PUCRG_PU13_Pos;
pub const PWR_PUCRG_PU13: u32 = PWR_PUCRG_PU13_Msk;
pub const PWR_PUCRG_PU14_Pos: u32 = 14;
pub const PWR_PUCRG_PU14_Msk: u32 = 0x1 << PWR_PUCRG_PU14_Pos;
pub const PWR_PUCRG_PU14: u32 = PWR_PUCRG_PU14_Msk;
pub const PWR_PUCRG_PU15_Pos: u32 = 15;
pub const PWR_PUCRG_PU15_Msk: u32 = 0x1 << PWR_PUCRG_PU15_Pos;
pub const PWR_PUCRG_PU15: u32 = PWR_PUCRG_PU15_Msk;
pub const PWR_PDCRG_PD0_Pos: u32 = 0;
pub const PWR_PDCRG_PD0_Msk: u32 = 0x1 << PWR_PDCRG_PD0_Pos;
pub const PWR_PDCRG_PD0: u32 = PWR_PDCRG_PD0_Msk;
pub const PWR_PDCRG_PD1_Pos: u32 = 1;
pub const PWR_PDCRG_PD1_Msk: u32 = 0x1 << PWR_PDCRG_PD1_Pos;
pub const PWR_PDCRG_PD1: u32 = PWR_PDCRG_PD1_Msk;
pub const PWR_PDCRG_PD2_Pos: u32 = 2;
pub const PWR_PDCRG_PD2_Msk: u32 = 0x1 << PWR_PDCRG_PD2_Pos;
pub const PWR_PDCRG_PD2: u32 = PWR_PDCRG_PD2_Msk;
pub const PWR_PDCRG_PD3_Pos: u32 = 3;
pub const PWR_PDCRG_PD3_Msk: u32 = 0x1 << PWR_PDCRG_PD3_Pos;
pub const PWR_PDCRG_PD3: u32 = PWR_PDCRG_PD3_Msk;
pub const PWR_PDCRG_PD4_Pos: u32 = 4;
pub const PWR_PDCRG_PD4_Msk: u32 = 0x1 << PWR_PDCRG_PD4_Pos;
pub const PWR_PDCRG_PD4: u32 = PWR_PDCRG_PD4_Msk;
pub const PWR_PDCRG_PD5_Pos: u32 = 5;
pub const PWR_PDCRG_PD5_Msk: u32 = 0x1 << PWR_PDCRG_PD5_Pos;
pub const PWR_PDCRG_PD5: u32 = PWR_PDCRG_PD5_Msk;
pub const PWR_PDCRG_PD6_Pos: u32 = 6;
pub const PWR_PDCRG_PD6_Msk: u32 = 0x1 << PWR_PDCRG_PD6_Pos;
pub const PWR_PDCRG_PD6: u32 = PWR_PDCRG_PD6_Msk;
pub const PWR_PDCRG_PD7_Pos: u32 = 7;
pub const PWR_PDCRG_PD7_Msk: u32 = 0x1 << PWR_PDCRG_PD7_Pos;
pub const PWR_PDCRG_PD7: u32 = PWR_PDCRG_PD7_Msk;
pub const PWR_PDCRG_PD8_Pos: u32 = 8;
pub const PWR_PDCRG_PD8_Msk: u32 = 0x1 << PWR_PDCRG_PD8_Pos;
pub const PWR_PDCRG_PD8: u32 = PWR_PDCRG_PD8_Msk;
pub const PWR_PDCRG_PD9_Pos: u32 = 9;
pub const PWR_PDCRG_PD9_Msk: u32 = 0x1 << PWR_PDCRG_PD9_Pos;
pub const PWR_PDCRG_PD9: u32 = PWR_PDCRG_PD9_Msk;
pub const PWR_PDCRG_PD10_Pos: u32 = 10;
pub const PWR_PDCRG_PD10_Msk: u32 = 0x1 << PWR_PDCRG_PD10_Pos;
pub const PWR_PDCRG_PD10: u32 = PWR_PDCRG_PD10_Msk;
pub const PWR_PDCRG_PD11_Pos: u32 = 11;
pub const PWR_PDCRG_PD11_Msk: u32 = 0x1 << PWR_PDCRG_PD11_Pos;
pub const PWR_PDCRG_PD11: u32 = PWR_PDCRG_PD11_Msk;
pub const PWR_PDCRG_PD12_Pos: u32 = 12;
pub const PWR_PDCRG_PD12_Msk: u32 = 0x1 << PWR_PDCRG_PD12_Pos;
pub const PWR_PDCRG_PD12: u32 = PWR_PDCRG_PD12_Msk;
pub const PWR_PDCRG_PD13_Pos: u32 = 13;
pub const PWR_PDCRG_PD13_Msk: u32 = 0x1 << PWR_PDCRG_PD13_Pos;
pub const PWR_PDCRG_PD13: u32 = PWR_PDCRG_PD13_Msk;
pub const PWR_PDCRG_PD14_Pos: u32 = 14;
pub const PWR_PDCRG_PD14_Msk: u32 = 0x1 << PWR_PDCRG_PD14_Pos;
pub const PWR_PDCRG_PD14: u32 = PWR_PDCRG_PD14_Msk;
pub const PWR_PDCRG_PD15_Pos: u32 = 15;
pub const PWR_PDCRG_PD15_Msk: u32 = 0x1 << PWR_PDCRG_PD15_Pos;
pub const PWR_PDCRG_PD15: u32 = PWR_PDCRG_PD15_Msk;
pub const PWR_PUCRH_PU0_Pos: u32 = 0;
pub const PWR_PUCRH_PU0_Msk: u32 = 0x1 << PWR_PUCRH_PU0_Pos;
pub const PWR_PUCRH_PU0: u32 = PWR_PUCRH_PU0_Msk;
pub const PWR_PUCRH_PU1_Pos: u32 = 1;
pub const PWR_PUCRH_PU1_Msk: u32 = 0x1 << PWR_PUCRH_PU1_Pos;
pub const PWR_PUCRH_PU1: u32 = PWR_PUCRH_PU1_Msk;
pub const PWR_PUCRH_PU2_Pos: u32 = 2;
pub const PWR_PUCRH_PU2_Msk: u32 = 0x1 << PWR_PUCRH_PU2_Pos;
pub const PWR_PUCRH_PU2: u32 = PWR_PUCRH_PU2_Msk;
pub const PWR_PUCRH_PU3_Pos: u32 = 3;
pub const PWR_PUCRH_PU3_Msk: u32 = 0x1 << PWR_PUCRH_PU3_Pos;
pub const PWR_PUCRH_PU3: u32 = PWR_PUCRH_PU3_Msk;
pub const PWR_PDCRH_PD0_Pos: u32 = 0;
pub const PWR_PDCRH_PD0_Msk: u32 = 0x1 << PWR_PDCRH_PD0_Pos;
pub const PWR_PDCRH_PD0: u32 = PWR_PDCRH_PD0_Msk;
pub const PWR_PDCRH_PD1_Pos: u32 = 1;
pub const PWR_PDCRH_PD1_Msk: u32 = 0x1 << PWR_PDCRH_PD1_Pos;
pub const PWR_PDCRH_PD1: u32 = PWR_PDCRH_PD1_Msk;
pub const PWR_PDCRH_PD2_Pos: u32 = 2;
pub const PWR_PDCRH_PD2_Msk: u32 = 0x1 << PWR_PDCRH_PD2_Pos;
pub const PWR_PDCRH_PD2: u32 = PWR_PDCRH_PD2_Msk;
pub const PWR_PDCRH_PD3_Pos: u32 = 3;
pub const PWR_PDCRH_PD3_Msk: u32 = 0x1 << PWR_PDCRH_PD3_Pos;
pub const PWR_PDCRH_PD3: u32 = PWR_PDCRH_PD3_Msk;
pub const PWR_SECCFGR_WUPSEC_Pos: u32 = 0;
pub const PWR_SECCFGR_WUPSEC_Msk: u32 = 0x1F << PWR_SECCFGR_WUPSEC_Pos;
pub const PWR_SECCFGR_WUPSEC: u32 = PWR_SECCFGR_WUPSEC_Msk;
pub const PWR_SECCFGR_WUP1SEC_Pos: u32 = 0;
pub const PWR_SECCFGR_WUP1SEC_Msk: u32 = 0x1 << PWR_SECCFGR_WUP1SEC_Pos;
pub const PWR_SECCFGR_WUP1SEC: u32 = PWR_SECCFGR_WUP1SEC_Msk;
pub const PWR_SECCFGR_WUP2SEC_Pos: u32 = 1;
pub const PWR_SECCFGR_WUP2SEC_Msk: u32 = 0x1 << PWR_SECCFGR_WUP2SEC_Pos;
pub const PWR_SECCFGR_WUP2SEC: u32 = PWR_SECCFGR_WUP2SEC_Msk;
pub const PWR_SECCFGR_WUP3SEC_Pos: u32 = 2;
pub const PWR_SECCFGR_WUP3SEC_Msk: u32 = 0x1 << PWR_SECCFGR_WUP3SEC_Pos;
pub const PWR_SECCFGR_WUP3SEC: u32 = PWR_SECCFGR_WUP3SEC_Msk;
pub const PWR_SECCFGR_WUP4SEC_Pos: u32 = 3;
pub const PWR_SECCFGR_WUP4SEC_Msk: u32 = 0x1 << PWR_SECCFGR_WUP4SEC_Pos;
pub const PWR_SECCFGR_WUP4SEC: u32 = PWR_SECCFGR_WUP4SEC_Msk;
pub const PWR_SECCFGR_WUP5SEC_Pos: u32 = 4;
pub const PWR_SECCFGR_WUP5SEC_Msk: u32 = 0x1 << PWR_SECCFGR_WUP5SEC_Pos;
pub const PWR_SECCFGR_WUP5SEC: u32 = PWR_SECCFGR_WUP5SEC_Msk;
pub const PWR_SECCFGR_LPMSEC_Pos: u32 = 8;
pub const PWR_SECCFGR_LPMSEC_Msk: u32 = 0x1 << PWR_SECCFGR_LPMSEC_Pos;
pub const PWR_SECCFGR_LPMSEC: u32 = PWR_SECCFGR_LPMSEC_Msk;
pub const PWR_SECCFGR_VDMSEC_Pos: u32 = 9;
pub const PWR_SECCFGR_VDMSEC_Msk: u32 = 0x1 << PWR_SECCFGR_VDMSEC_Pos;
pub const PWR_SECCFGR_VDMSEC: u32 = PWR_SECCFGR_VDMSEC_Msk;
pub const PWR_SECCFGR_VBSEC_Pos: u32 = 10;
pub const PWR_SECCFGR_VBSEC_Msk: u32 = 0x1 << PWR_SECCFGR_VBSEC_Pos;
pub const PWR_SECCFGR_VBSEC: u32 = PWR_SECCFGR_VBSEC_Msk;
pub const PWR_SECCFGR_APCSEC_Pos: u32 = 11;
pub const PWR_SECCFGR_APCSEC_Msk: u32 = 0x1 << PWR_SECCFGR_APCSEC_Pos;
pub const PWR_SECCFGR_APCSEC: u32 = PWR_SECCFGR_APCSEC_Msk;
pub const PWR_PRIVCFGR_PRIV_Pos: u32 = 0;
pub const PWR_PRIVCFGR_PRIV_Msk: u32 = 0x1 << PWR_PRIVCFGR_PRIV_Pos;
pub const PWR_PRIVCFGR_PRIV: u32 = PWR_PRIVCFGR_PRIV_Msk;
pub const RCC_MAX_FREQUENCY: u32 = 110000000;
pub const RCC_MAX_FREQUENCY_MHZ: u32 = 110;
pub const RCC_CR_MSION_Pos: u32 = 0;
pub const RCC_CR_MSION_Msk: u32 = 0x1 << RCC_CR_MSION_Pos;
pub const RCC_CR_MSION: u32 = RCC_CR_MSION_Msk;
pub const RCC_CR_MSIRDY_Pos: u32 = 1;
pub const RCC_CR_MSIRDY_Msk: u32 = 0x1 << RCC_CR_MSIRDY_Pos;
pub const RCC_CR_MSIRDY: u32 = RCC_CR_MSIRDY_Msk;
pub const RCC_CR_MSIPLLEN_Pos: u32 = 2;
pub const RCC_CR_MSIPLLEN_Msk: u32 = 0x1 << RCC_CR_MSIPLLEN_Pos;
pub const RCC_CR_MSIPLLEN: u32 = RCC_CR_MSIPLLEN_Msk;
pub const RCC_CR_MSIRGSEL_Pos: u32 = 3;
pub const RCC_CR_MSIRGSEL_Msk: u32 = 0x1 << RCC_CR_MSIRGSEL_Pos;
pub const RCC_CR_MSIRGSEL: u32 = RCC_CR_MSIRGSEL_Msk;
pub const RCC_CR_MSIRANGE_Pos: u32 = 4;
pub const RCC_CR_MSIRANGE_Msk: u32 = 0xF << RCC_CR_MSIRANGE_Pos;
pub const RCC_CR_MSIRANGE: u32 = RCC_CR_MSIRANGE_Msk;
pub const RCC_CR_MSIRANGE_0: u32 = 0x1 << RCC_CR_MSIRANGE_Pos;
pub const RCC_CR_MSIRANGE_1: u32 = 0x2 << RCC_CR_MSIRANGE_Pos;
pub const RCC_CR_MSIRANGE_2: u32 = 0x4 << RCC_CR_MSIRANGE_Pos;
pub const RCC_CR_MSIRANGE_3: u32 = 0x8 << RCC_CR_MSIRANGE_Pos;
pub const RCC_CR_HSION_Pos: u32 = 8;
pub const RCC_CR_HSION_Msk: u32 = 0x1 << RCC_CR_HSION_Pos;
pub const RCC_CR_HSION: u32 = RCC_CR_HSION_Msk;
pub const RCC_CR_HSIKERON_Pos: u32 = 9;
pub const RCC_CR_HSIKERON_Msk: u32 = 0x1 << RCC_CR_HSIKERON_Pos;
pub const RCC_CR_HSIKERON: u32 = RCC_CR_HSIKERON_Msk;
pub const RCC_CR_HSIRDY_Pos: u32 = 10;
pub const RCC_CR_HSIRDY_Msk: u32 = 0x1 << RCC_CR_HSIRDY_Pos;
pub const RCC_CR_HSIRDY: u32 = RCC_CR_HSIRDY_Msk;
pub const RCC_CR_HSIASFS_Pos: u32 = 11;
pub const RCC_CR_HSIASFS_Msk: u32 = 0x1 << RCC_CR_HSIASFS_Pos;
pub const RCC_CR_HSIASFS: u32 = RCC_CR_HSIASFS_Msk;
pub const RCC_CR_HSEON_Pos: u32 = 16;
pub const RCC_CR_HSEON_Msk: u32 = 0x1 << RCC_CR_HSEON_Pos;
pub const RCC_CR_HSEON: u32 = RCC_CR_HSEON_Msk;
pub const RCC_CR_HSERDY_Pos: u32 = 17;
pub const RCC_CR_HSERDY_Msk: u32 = 0x1 << RCC_CR_HSERDY_Pos;
pub const RCC_CR_HSERDY: u32 = RCC_CR_HSERDY_Msk;
pub const RCC_CR_HSEBYP_Pos: u32 = 18;
pub const RCC_CR_HSEBYP_Msk: u32 = 0x1 << RCC_CR_HSEBYP_Pos;
pub const RCC_CR_HSEBYP: u32 = RCC_CR_HSEBYP_Msk;
pub const RCC_CR_CSSON_Pos: u32 = 19;
pub const RCC_CR_CSSON_Msk: u32 = 0x1 << RCC_CR_CSSON_Pos;
pub const RCC_CR_CSSON: u32 = RCC_CR_CSSON_Msk;
pub const RCC_CR_PLLON_Pos: u32 = 24;
pub const RCC_CR_PLLON_Msk: u32 = 0x1 << RCC_CR_PLLON_Pos;
pub const RCC_CR_PLLON: u32 = RCC_CR_PLLON_Msk;
pub const RCC_CR_PLLRDY_Pos: u32 = 25;
pub const RCC_CR_PLLRDY_Msk: u32 = 0x1 << RCC_CR_PLLRDY_Pos;
pub const RCC_CR_PLLRDY: u32 = RCC_CR_PLLRDY_Msk;
pub const RCC_CR_PLLSAI1ON_Pos: u32 = 26;
pub const RCC_CR_PLLSAI1ON_Msk: u32 = 0x1 << RCC_CR_PLLSAI1ON_Pos;
pub const RCC_CR_PLLSAI1ON: u32 = RCC_CR_PLLSAI1ON_Msk;
pub const RCC_CR_PLLSAI1RDY_Pos: u32 = 27;
pub const RCC_CR_PLLSAI1RDY_Msk: u32 = 0x1 << RCC_CR_PLLSAI1RDY_Pos;
pub const RCC_CR_PLLSAI1RDY: u32 = RCC_CR_PLLSAI1RDY_Msk;
pub const RCC_CR_PLLSAI2ON_Pos: u32 = 28;
pub const RCC_CR_PLLSAI2ON_Msk: u32 = 0x1 << RCC_CR_PLLSAI2ON_Pos;
pub const RCC_CR_PLLSAI2ON: u32 = RCC_CR_PLLSAI2ON_Msk;
pub const RCC_CR_PLLSAI2RDY_Pos: u32 = 29;
pub const RCC_CR_PLLSAI2RDY_Msk: u32 = 0x1 << RCC_CR_PLLSAI2RDY_Pos;
pub const RCC_CR_PLLSAI2RDY: u32 = RCC_CR_PLLSAI2RDY_Msk;
pub const RCC_CR_PRIV_Pos: u32 = 31;
pub const RCC_CR_PRIV_Msk: u32 = 0x1 << RCC_CR_PRIV_Pos;
pub const RCC_CR_PRIV: u32 = RCC_CR_PRIV_Msk;
pub const RCC_ICSCR_MSICAL_Pos: u32 = 0;
pub const RCC_ICSCR_MSICAL_Msk: u32 = 0xFF << RCC_ICSCR_MSICAL_Pos;
pub const RCC_ICSCR_MSICAL: u32 = RCC_ICSCR_MSICAL_Msk;
pub const RCC_ICSCR_MSICAL_0: u32 = 0x01 << RCC_ICSCR_MSICAL_Pos;
pub const RCC_ICSCR_MSICAL_1: u32 = 0x02 << RCC_ICSCR_MSICAL_Pos;
pub const RCC_ICSCR_MSICAL_2: u32 = 0x04 << RCC_ICSCR_MSICAL_Pos;
pub const RCC_ICSCR_MSICAL_3: u32 = 0x08 << RCC_ICSCR_MSICAL_Pos;
pub const RCC_ICSCR_MSICAL_4: u32 = 0x10 << RCC_ICSCR_MSICAL_Pos;
pub const RCC_ICSCR_MSICAL_5: u32 = 0x20 << RCC_ICSCR_MSICAL_Pos;
pub const RCC_ICSCR_MSICAL_6: u32 = 0x40 << RCC_ICSCR_MSICAL_Pos;
pub const RCC_ICSCR_MSICAL_7: u32 = 0x80 << RCC_ICSCR_MSICAL_Pos;
pub const RCC_ICSCR_MSITRIM_Pos: u32 = 8;
pub const RCC_ICSCR_MSITRIM_Msk: u32 = 0xFF << RCC_ICSCR_MSITRIM_Pos;
pub const RCC_ICSCR_MSITRIM: u32 = RCC_ICSCR_MSITRIM_Msk;
pub const RCC_ICSCR_MSITRIM_0: u32 = 0x01 << RCC_ICSCR_MSITRIM_Pos;
pub const RCC_ICSCR_MSITRIM_1: u32 = 0x02 << RCC_ICSCR_MSITRIM_Pos;
pub const RCC_ICSCR_MSITRIM_2: u32 = 0x04 << RCC_ICSCR_MSITRIM_Pos;
pub const RCC_ICSCR_MSITRIM_3: u32 = 0x08 << RCC_ICSCR_MSITRIM_Pos;
pub const RCC_ICSCR_MSITRIM_4: u32 = 0x10 << RCC_ICSCR_MSITRIM_Pos;
pub const RCC_ICSCR_MSITRIM_5: u32 = 0x20 << RCC_ICSCR_MSITRIM_Pos;
pub const RCC_ICSCR_MSITRIM_6: u32 = 0x40 << RCC_ICSCR_MSITRIM_Pos;
pub const RCC_ICSCR_MSITRIM_7: u32 = 0x80 << RCC_ICSCR_MSITRIM_Pos;
pub const RCC_ICSCR_HSICAL_Pos: u32 = 16;
pub const RCC_ICSCR_HSICAL_Msk: u32 = 0xFF << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSICAL: u32 = RCC_ICSCR_HSICAL_Msk;
pub const RCC_ICSCR_HSICAL_0: u32 = 0x01 << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSICAL_1: u32 = 0x02 << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSICAL_2: u32 = 0x04 << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSICAL_3: u32 = 0x08 << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSICAL_4: u32 = 0x10 << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSICAL_5: u32 = 0x20 << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSICAL_6: u32 = 0x40 << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSICAL_7: u32 = 0x80 << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSITRIM_Pos: u32 = 24;
pub const RCC_ICSCR_HSITRIM_Msk: u32 = 0x7F << RCC_ICSCR_HSITRIM_Pos;
pub const RCC_ICSCR_HSITRIM: u32 = RCC_ICSCR_HSITRIM_Msk;
pub const RCC_ICSCR_HSITRIM_0: u32 = 0x01 << RCC_ICSCR_HSITRIM_Pos;
pub const RCC_ICSCR_HSITRIM_1: u32 = 0x02 << RCC_ICSCR_HSITRIM_Pos;
pub const RCC_ICSCR_HSITRIM_2: u32 = 0x04 << RCC_ICSCR_HSITRIM_Pos;
pub const RCC_ICSCR_HSITRIM_3: u32 = 0x08 << RCC_ICSCR_HSITRIM_Pos;
pub const RCC_ICSCR_HSITRIM_4: u32 = 0x10 << RCC_ICSCR_HSITRIM_Pos;
pub const RCC_ICSCR_HSITRIM_5: u32 = 0x20 << RCC_ICSCR_HSITRIM_Pos;
pub const RCC_ICSCR_HSITRIM_6: u32 = 0x40 << RCC_ICSCR_HSITRIM_Pos;
pub const RCC_CFGR_SW_Pos: u32 = 0;
pub const RCC_CFGR_SW_Msk: u32 = 0x3 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW: u32 = RCC_CFGR_SW_Msk;
pub const RCC_CFGR_SW_0: u32 = 0x1 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW_1: u32 = 0x2 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SWS_Pos: u32 = 2;
pub const RCC_CFGR_SWS_Msk: u32 = 0x3 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS: u32 = RCC_CFGR_SWS_Msk;
pub const RCC_CFGR_SWS_0: u32 = 0x1 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS_1: u32 = 0x2 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_HPRE_Pos: u32 = 4;
pub const RCC_CFGR_HPRE_Msk: u32 = 0xF << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE: u32 = RCC_CFGR_HPRE_Msk;
pub const RCC_CFGR_HPRE_0: u32 = 0x1 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_1: u32 = 0x2 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_2: u32 = 0x4 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_3: u32 = 0x8 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_PPRE1_Pos: u32 = 8;
pub const RCC_CFGR_PPRE1_Msk: u32 = 0x7 << RCC_CFGR_PPRE1_Pos;
pub const RCC_CFGR_PPRE1: u32 = RCC_CFGR_PPRE1_Msk;
pub const RCC_CFGR_PPRE1_0: u32 = 0x1 << RCC_CFGR_PPRE1_Pos;
pub const RCC_CFGR_PPRE1_1: u32 = 0x2 << RCC_CFGR_PPRE1_Pos;
pub const RCC_CFGR_PPRE1_2: u32 = 0x4 << RCC_CFGR_PPRE1_Pos;
pub const RCC_CFGR_PPRE2_Pos: u32 = 11;
pub const RCC_CFGR_PPRE2_Msk: u32 = 0x7 << RCC_CFGR_PPRE2_Pos;
pub const RCC_CFGR_PPRE2: u32 = RCC_CFGR_PPRE2_Msk;
pub const RCC_CFGR_PPRE2_0: u32 = 0x1 << RCC_CFGR_PPRE2_Pos;
pub const RCC_CFGR_PPRE2_1: u32 = 0x2 << RCC_CFGR_PPRE2_Pos;
pub const RCC_CFGR_PPRE2_2: u32 = 0x4 << RCC_CFGR_PPRE2_Pos;
pub const RCC_CFGR_STOPWUCK_Pos: u32 = 15;
pub const RCC_CFGR_STOPWUCK_Msk: u32 = 0x1 << RCC_CFGR_STOPWUCK_Pos;
pub const RCC_CFGR_STOPWUCK: u32 = RCC_CFGR_STOPWUCK_Msk;
pub const RCC_CFGR_MCOSEL_Pos: u32 = 24;
pub const RCC_CFGR_MCOSEL_Msk: u32 = 0xF << RCC_CFGR_MCOSEL_Pos;
pub const RCC_CFGR_MCOSEL: u32 = RCC_CFGR_MCOSEL_Msk;
pub const RCC_CFGR_MCOSEL_0: u32 = 0x1 << RCC_CFGR_MCOSEL_Pos;
pub const RCC_CFGR_MCOSEL_1: u32 = 0x2 << RCC_CFGR_MCOSEL_Pos;
pub const RCC_CFGR_MCOSEL_2: u32 = 0x4 << RCC_CFGR_MCOSEL_Pos;
pub const RCC_CFGR_MCOSEL_3: u32 = 0x8 << RCC_CFGR_MCOSEL_Pos;
pub const RCC_CFGR_MCOPRE_Pos: u32 = 28;
pub const RCC_CFGR_MCOPRE_Msk: u32 = 0x7 << RCC_CFGR_MCOPRE_Pos;
pub const RCC_CFGR_MCOPRE: u32 = RCC_CFGR_MCOPRE_Msk;
pub const RCC_CFGR_MCOPRE_0: u32 = 0x1 << RCC_CFGR_MCOPRE_Pos;
pub const RCC_CFGR_MCOPRE_1: u32 = 0x2 << RCC_CFGR_MCOPRE_Pos;
pub const RCC_CFGR_MCOPRE_2: u32 = 0x4 << RCC_CFGR_MCOPRE_Pos;
pub const RCC_PLLCFGR_PLLSRC_Pos: u32 = 0;
pub const RCC_PLLCFGR_PLLSRC_Msk: u32 = 0x3 << RCC_PLLCFGR_PLLSRC_Pos;
pub const RCC_PLLCFGR_PLLSRC: u32 = RCC_PLLCFGR_PLLSRC_Msk;
pub const RCC_PLLCFGR_PLLSRC_0: u32 = 0x1 << RCC_PLLCFGR_PLLSRC_Pos;
pub const RCC_PLLCFGR_PLLSRC_1: u32 = 0x2 << RCC_PLLCFGR_PLLSRC_Pos;
pub const RCC_PLLCFGR_PLLM_Pos: u32 = 4;
pub const RCC_PLLCFGR_PLLM_Msk: u32 = 0xF << RCC_PLLCFGR_PLLM_Pos;
pub const RCC_PLLCFGR_PLLM: u32 = RCC_PLLCFGR_PLLM_Msk;
pub const RCC_PLLCFGR_PLLM_0: u32 = 0x1 << RCC_PLLCFGR_PLLM_Pos;
pub const RCC_PLLCFGR_PLLM_1: u32 = 0x2 << RCC_PLLCFGR_PLLM_Pos;
pub const RCC_PLLCFGR_PLLM_2: u32 = 0x4 << RCC_PLLCFGR_PLLM_Pos;
pub const RCC_PLLCFGR_PLLM_3: u32 = 0x8 << RCC_PLLCFGR_PLLM_Pos;
pub const RCC_PLLCFGR_PLLN_Pos: u32 = 8;
pub const RCC_PLLCFGR_PLLN_Msk: u32 = 0x7F << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN: u32 = RCC_PLLCFGR_PLLN_Msk;
pub const RCC_PLLCFGR_PLLN_0: u32 = 0x01 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_1: u32 = 0x02 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_2: u32 = 0x04 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_3: u32 = 0x08 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_4: u32 = 0x10 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_5: u32 = 0x20 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_6: u32 = 0x40 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLPEN_Pos: u32 = 16;
pub const RCC_PLLCFGR_PLLPEN_Msk: u32 = 0x1 << RCC_PLLCFGR_PLLPEN_Pos;
pub const RCC_PLLCFGR_PLLPEN: u32 = RCC_PLLCFGR_PLLPEN_Msk;
pub const RCC_PLLCFGR_PLLP_Pos: u32 = 17;
pub const RCC_PLLCFGR_PLLP_Msk: u32 = 0x1 << RCC_PLLCFGR_PLLP_Pos;
pub const RCC_PLLCFGR_PLLP: u32 = RCC_PLLCFGR_PLLP_Msk;
pub const RCC_PLLCFGR_PLLQEN_Pos: u32 = 20;
pub const RCC_PLLCFGR_PLLQEN_Msk: u32 = 0x1 << RCC_PLLCFGR_PLLQEN_Pos;
pub const RCC_PLLCFGR_PLLQEN: u32 = RCC_PLLCFGR_PLLQEN_Msk;
pub const RCC_PLLCFGR_PLLQ_Pos: u32 = 21;
pub const RCC_PLLCFGR_PLLQ_Msk: u32 = 0x3 << RCC_PLLCFGR_PLLQ_Pos;
pub const RCC_PLLCFGR_PLLQ: u32 = RCC_PLLCFGR_PLLQ_Msk;
pub const RCC_PLLCFGR_PLLQ_0: u32 = 0x1 << RCC_PLLCFGR_PLLQ_Pos;
pub const RCC_PLLCFGR_PLLQ_1: u32 = 0x2 << RCC_PLLCFGR_PLLQ_Pos;
pub const RCC_PLLCFGR_PLLREN_Pos: u32 = 24;
pub const RCC_PLLCFGR_PLLREN_Msk: u32 = 0x1 << RCC_PLLCFGR_PLLREN_Pos;
pub const RCC_PLLCFGR_PLLREN: u32 = RCC_PLLCFGR_PLLREN_Msk;
pub const RCC_PLLCFGR_PLLR_Pos: u32 = 25;
pub const RCC_PLLCFGR_PLLR_Msk: u32 = 0x3 << RCC_PLLCFGR_PLLR_Pos;
pub const RCC_PLLCFGR_PLLR: u32 = RCC_PLLCFGR_PLLR_Msk;
pub const RCC_PLLCFGR_PLLR_0: u32 = 0x1 << RCC_PLLCFGR_PLLR_Pos;
pub const RCC_PLLCFGR_PLLR_1: u32 = 0x2 << RCC_PLLCFGR_PLLR_Pos;
pub const RCC_PLLCFGR_PLLPDIV_Pos: u32 = 27;
pub const RCC_PLLCFGR_PLLPDIV_Msk: u32 = 0x1F << RCC_PLLCFGR_PLLPDIV_Pos;
pub const RCC_PLLCFGR_PLLPDIV: u32 = RCC_PLLCFGR_PLLPDIV_Msk;
pub const RCC_PLLCFGR_PLLPDIV_0: u32 = 0x01 << RCC_PLLCFGR_PLLPDIV_Pos;
pub const RCC_PLLCFGR_PLLPDIV_1: u32 = 0x02 << RCC_PLLCFGR_PLLPDIV_Pos;
pub const RCC_PLLCFGR_PLLPDIV_2: u32 = 0x04 << RCC_PLLCFGR_PLLPDIV_Pos;
pub const RCC_PLLCFGR_PLLPDIV_3: u32 = 0x08 << RCC_PLLCFGR_PLLPDIV_Pos;
pub const RCC_PLLCFGR_PLLPDIV_4: u32 = 0x10 << RCC_PLLCFGR_PLLPDIV_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1SRC_Pos: u32 = 0;
pub const RCC_PLLSAI1CFGR_PLLSAI1SRC_Msk: u32 = 0x3 << RCC_PLLSAI1CFGR_PLLSAI1SRC_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1SRC: u32 = RCC_PLLSAI1CFGR_PLLSAI1SRC_Msk;
pub const RCC_PLLSAI1CFGR_PLLSAI1SRC_0: u32 = 0x1 << RCC_PLLSAI1CFGR_PLLSAI1SRC_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1SRC_1: u32 = 0x2 << RCC_PLLSAI1CFGR_PLLSAI1SRC_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1M_Pos: u32 = 4;
pub const RCC_PLLSAI1CFGR_PLLSAI1M_Msk: u32 = 0xF << RCC_PLLSAI1CFGR_PLLSAI1M_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1M: u32 = RCC_PLLSAI1CFGR_PLLSAI1M_Msk;
pub const RCC_PLLSAI1CFGR_PLLSAI1M_0: u32 = 0x1 << RCC_PLLSAI1CFGR_PLLSAI1M_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1M_1: u32 = 0x2 << RCC_PLLSAI1CFGR_PLLSAI1M_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1M_2: u32 = 0x4 << RCC_PLLSAI1CFGR_PLLSAI1M_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1M_3: u32 = 0x8 << RCC_PLLSAI1CFGR_PLLSAI1M_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1N_Pos: u32 = 8;
pub const RCC_PLLSAI1CFGR_PLLSAI1N_Msk: u32 = 0x7F << RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1N: u32 = RCC_PLLSAI1CFGR_PLLSAI1N_Msk;
pub const RCC_PLLSAI1CFGR_PLLSAI1N_0: u32 = 0x01 << RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1N_1: u32 = 0x02 << RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1N_2: u32 = 0x04 << RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1N_3: u32 = 0x08 << RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1N_4: u32 = 0x10 << RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1N_5: u32 = 0x20 << RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1N_6: u32 = 0x40 << RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1PEN_Pos: u32 = 16;
pub const RCC_PLLSAI1CFGR_PLLSAI1PEN_Msk: u32 = 0x1 << RCC_PLLSAI1CFGR_PLLSAI1PEN_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1PEN: u32 = RCC_PLLSAI1CFGR_PLLSAI1PEN_Msk;
pub const RCC_PLLSAI1CFGR_PLLSAI1P_Pos: u32 = 17;
pub const RCC_PLLSAI1CFGR_PLLSAI1P_Msk: u32 = 0x1 << RCC_PLLSAI1CFGR_PLLSAI1P_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1P: u32 = RCC_PLLSAI1CFGR_PLLSAI1P_Msk;
pub const RCC_PLLSAI1CFGR_PLLSAI1QEN_Pos: u32 = 20;
pub const RCC_PLLSAI1CFGR_PLLSAI1QEN_Msk: u32 = 0x1 << RCC_PLLSAI1CFGR_PLLSAI1QEN_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1QEN: u32 = RCC_PLLSAI1CFGR_PLLSAI1QEN_Msk;
pub const RCC_PLLSAI1CFGR_PLLSAI1Q_Pos: u32 = 21;
pub const RCC_PLLSAI1CFGR_PLLSAI1Q_Msk: u32 = 0x3 << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1Q: u32 = RCC_PLLSAI1CFGR_PLLSAI1Q_Msk;
pub const RCC_PLLSAI1CFGR_PLLSAI1Q_0: u32 = 0x1 << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1Q_1: u32 = 0x2 << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1REN_Pos: u32 = 24;
pub const RCC_PLLSAI1CFGR_PLLSAI1REN_Msk: u32 = 0x1 << RCC_PLLSAI1CFGR_PLLSAI1REN_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1REN: u32 = RCC_PLLSAI1CFGR_PLLSAI1REN_Msk;
pub const RCC_PLLSAI1CFGR_PLLSAI1R_Pos: u32 = 25;
pub const RCC_PLLSAI1CFGR_PLLSAI1R_Msk: u32 = 0x3 << RCC_PLLSAI1CFGR_PLLSAI1R_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1R: u32 = RCC_PLLSAI1CFGR_PLLSAI1R_Msk;
pub const RCC_PLLSAI1CFGR_PLLSAI1R_0: u32 = 0x1 << RCC_PLLSAI1CFGR_PLLSAI1R_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1R_1: u32 = 0x2 << RCC_PLLSAI1CFGR_PLLSAI1R_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos: u32 = 27;
pub const RCC_PLLSAI1CFGR_PLLSAI1PDIV_Msk: u32 = 0x1F << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1PDIV: u32 = RCC_PLLSAI1CFGR_PLLSAI1PDIV_Msk;
pub const RCC_PLLSAI1CFGR_PLLSAI1PDIV_0: u32 = 0x01 << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1PDIV_1: u32 = 0x02 << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1PDIV_2: u32 = 0x04 << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1PDIV_3: u32 = 0x08 << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
pub const RCC_PLLSAI1CFGR_PLLSAI1PDIV_4: u32 = 0x10 << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2SRC_Pos: u32 = 0;
pub const RCC_PLLSAI2CFGR_PLLSAI2SRC_Msk: u32 = 0x3 << RCC_PLLSAI2CFGR_PLLSAI2SRC_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2SRC: u32 = RCC_PLLSAI2CFGR_PLLSAI2SRC_Msk;
pub const RCC_PLLSAI2CFGR_PLLSAI2SRC_0: u32 = 0x1 << RCC_PLLSAI2CFGR_PLLSAI2SRC_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2SRC_1: u32 = 0x2 << RCC_PLLSAI2CFGR_PLLSAI2SRC_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2M_Pos: u32 = 4;
pub const RCC_PLLSAI2CFGR_PLLSAI2M_Msk: u32 = 0xF << RCC_PLLSAI2CFGR_PLLSAI2M_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2M: u32 = RCC_PLLSAI2CFGR_PLLSAI2M_Msk;
pub const RCC_PLLSAI2CFGR_PLLSAI2M_0: u32 = 0x1 << RCC_PLLSAI2CFGR_PLLSAI2M_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2M_1: u32 = 0x2 << RCC_PLLSAI2CFGR_PLLSAI2M_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2M_2: u32 = 0x4 << RCC_PLLSAI2CFGR_PLLSAI2M_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2M_3: u32 = 0x8 << RCC_PLLSAI2CFGR_PLLSAI2M_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2N_Pos: u32 = 8;
pub const RCC_PLLSAI2CFGR_PLLSAI2N_Msk: u32 = 0x7F << RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2N: u32 = RCC_PLLSAI2CFGR_PLLSAI2N_Msk;
pub const RCC_PLLSAI2CFGR_PLLSAI2N_0: u32 = 0x01 << RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2N_1: u32 = 0x02 << RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2N_2: u32 = 0x04 << RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2N_3: u32 = 0x08 << RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2N_4: u32 = 0x10 << RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2N_5: u32 = 0x20 << RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2N_6: u32 = 0x40 << RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2PEN_Pos: u32 = 16;
pub const RCC_PLLSAI2CFGR_PLLSAI2PEN_Msk: u32 = 0x1 << RCC_PLLSAI2CFGR_PLLSAI2PEN_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2PEN: u32 = RCC_PLLSAI2CFGR_PLLSAI2PEN_Msk;
pub const RCC_PLLSAI2CFGR_PLLSAI2P_Pos: u32 = 17;
pub const RCC_PLLSAI2CFGR_PLLSAI2P_Msk: u32 = 0x1 << RCC_PLLSAI2CFGR_PLLSAI2P_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2P: u32 = RCC_PLLSAI2CFGR_PLLSAI2P_Msk;
pub const RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos: u32 = 27;
pub const RCC_PLLSAI2CFGR_PLLSAI2PDIV_Msk: u32 = 0x1F << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2PDIV: u32 = RCC_PLLSAI2CFGR_PLLSAI2PDIV_Msk;
pub const RCC_PLLSAI2CFGR_PLLSAI2PDIV_0: u32 = 0x01 << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2PDIV_1: u32 = 0x02 << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2PDIV_2: u32 = 0x04 << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2PDIV_3: u32 = 0x08 << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
pub const RCC_PLLSAI2CFGR_PLLSAI2PDIV_4: u32 = 0x10 << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
pub const RCC_CIER_LSIRDYIE_Pos: u32 = 0;
pub const RCC_CIER_LSIRDYIE_Msk: u32 = 0x1 << RCC_CIER_LSIRDYIE_Pos;
pub const RCC_CIER_LSIRDYIE: u32 = RCC_CIER_LSIRDYIE_Msk;
pub const RCC_CIER_LSERDYIE_Pos: u32 = 1;
pub const RCC_CIER_LSERDYIE_Msk: u32 = 0x1 << RCC_CIER_LSERDYIE_Pos;
pub const RCC_CIER_LSERDYIE: u32 = RCC_CIER_LSERDYIE_Msk;
pub const RCC_CIER_MSIRDYIE_Pos: u32 = 2;
pub const RCC_CIER_MSIRDYIE_Msk: u32 = 0x1 << RCC_CIER_MSIRDYIE_Pos;
pub const RCC_CIER_MSIRDYIE: u32 = RCC_CIER_MSIRDYIE_Msk;
pub const RCC_CIER_HSIRDYIE_Pos: u32 = 3;
pub const RCC_CIER_HSIRDYIE_Msk: u32 = 0x1 << RCC_CIER_HSIRDYIE_Pos;
pub const RCC_CIER_HSIRDYIE: u32 = RCC_CIER_HSIRDYIE_Msk;
pub const RCC_CIER_HSERDYIE_Pos: u32 = 4;
pub const RCC_CIER_HSERDYIE_Msk: u32 = 0x1 << RCC_CIER_HSERDYIE_Pos;
pub const RCC_CIER_HSERDYIE: u32 = RCC_CIER_HSERDYIE_Msk;
pub const RCC_CIER_PLLRDYIE_Pos: u32 = 5;
pub const RCC_CIER_PLLRDYIE_Msk: u32 = 0x1 << RCC_CIER_PLLRDYIE_Pos;
pub const RCC_CIER_PLLRDYIE: u32 = RCC_CIER_PLLRDYIE_Msk;
pub const RCC_CIER_PLLSAI1RDYIE_Pos: u32 = 6;
pub const RCC_CIER_PLLSAI1RDYIE_Msk: u32 = 0x1 << RCC_CIER_PLLSAI1RDYIE_Pos;
pub const RCC_CIER_PLLSAI1RDYIE: u32 = RCC_CIER_PLLSAI1RDYIE_Msk;
pub const RCC_CIER_PLLSAI2RDYIE_Pos: u32 = 7;
pub const RCC_CIER_PLLSAI2RDYIE_Msk: u32 = 0x1 << RCC_CIER_PLLSAI2RDYIE_Pos;
pub const RCC_CIER_PLLSAI2RDYIE: u32 = RCC_CIER_PLLSAI2RDYIE_Msk;
pub const RCC_CIER_HSI48RDYIE_Pos: u32 = 10;
pub const RCC_CIER_HSI48RDYIE_Msk: u32 = 0x1 << RCC_CIER_HSI48RDYIE_Pos;
pub const RCC_CIER_HSI48RDYIE: u32 = RCC_CIER_HSI48RDYIE_Msk;
pub const RCC_CIFR_LSIRDYF_Pos: u32 = 0;
pub const RCC_CIFR_LSIRDYF_Msk: u32 = 0x1 << RCC_CIFR_LSIRDYF_Pos;
pub const RCC_CIFR_LSIRDYF: u32 = RCC_CIFR_LSIRDYF_Msk;
pub const RCC_CIFR_LSERDYF_Pos: u32 = 1;
pub const RCC_CIFR_LSERDYF_Msk: u32 = 0x1 << RCC_CIFR_LSERDYF_Pos;
pub const RCC_CIFR_LSERDYF: u32 = RCC_CIFR_LSERDYF_Msk;
pub const RCC_CIFR_MSIRDYF_Pos: u32 = 2;
pub const RCC_CIFR_MSIRDYF_Msk: u32 = 0x1 << RCC_CIFR_MSIRDYF_Pos;
pub const RCC_CIFR_MSIRDYF: u32 = RCC_CIFR_MSIRDYF_Msk;
pub const RCC_CIFR_HSIRDYF_Pos: u32 = 3;
pub const RCC_CIFR_HSIRDYF_Msk: u32 = 0x1 << RCC_CIFR_HSIRDYF_Pos;
pub const RCC_CIFR_HSIRDYF: u32 = RCC_CIFR_HSIRDYF_Msk;
pub const RCC_CIFR_HSERDYF_Pos: u32 = 4;
pub const RCC_CIFR_HSERDYF_Msk: u32 = 0x1 << RCC_CIFR_HSERDYF_Pos;
pub const RCC_CIFR_HSERDYF: u32 = RCC_CIFR_HSERDYF_Msk;
pub const RCC_CIFR_PLLRDYF_Pos: u32 = 5;
pub const RCC_CIFR_PLLRDYF_Msk: u32 = 0x1 << RCC_CIFR_PLLRDYF_Pos;
pub const RCC_CIFR_PLLRDYF: u32 = RCC_CIFR_PLLRDYF_Msk;
pub const RCC_CIFR_PLLSAI1RDYF_Pos: u32 = 6;
pub const RCC_CIFR_PLLSAI1RDYF_Msk: u32 = 0x1 << RCC_CIFR_PLLSAI1RDYF_Pos;
pub const RCC_CIFR_PLLSAI1RDYF: u32 = RCC_CIFR_PLLSAI1RDYF_Msk;
pub const RCC_CIFR_PLLSAI2RDYF_Pos: u32 = 7;
pub const RCC_CIFR_PLLSAI2RDYF_Msk: u32 = 0x1 << RCC_CIFR_PLLSAI2RDYF_Pos;
pub const RCC_CIFR_PLLSAI2RDYF: u32 = RCC_CIFR_PLLSAI2RDYF_Msk;
pub const RCC_CIFR_CSSF_Pos: u32 = 8;
pub const RCC_CIFR_CSSF_Msk: u32 = 0x1 << RCC_CIFR_CSSF_Pos;
pub const RCC_CIFR_CSSF: u32 = RCC_CIFR_CSSF_Msk;
pub const RCC_CIFR_HSI48RDYF_Pos: u32 = 10;
pub const RCC_CIFR_HSI48RDYF_Msk: u32 = 0x1 << RCC_CIFR_HSI48RDYF_Pos;
pub const RCC_CIFR_HSI48RDYF: u32 = RCC_CIFR_HSI48RDYF_Msk;
pub const RCC_CICR_LSIRDYC_Pos: u32 = 0;
pub const RCC_CICR_LSIRDYC_Msk: u32 = 0x1 << RCC_CICR_LSIRDYC_Pos;
pub const RCC_CICR_LSIRDYC: u32 = RCC_CICR_LSIRDYC_Msk;
pub const RCC_CICR_LSERDYC_Pos: u32 = 1;
pub const RCC_CICR_LSERDYC_Msk: u32 = 0x1 << RCC_CICR_LSERDYC_Pos;
pub const RCC_CICR_LSERDYC: u32 = RCC_CICR_LSERDYC_Msk;
pub const RCC_CICR_MSIRDYC_Pos: u32 = 2;
pub const RCC_CICR_MSIRDYC_Msk: u32 = 0x1 << RCC_CICR_MSIRDYC_Pos;
pub const RCC_CICR_MSIRDYC: u32 = RCC_CICR_MSIRDYC_Msk;
pub const RCC_CICR_HSIRDYC_Pos: u32 = 3;
pub const RCC_CICR_HSIRDYC_Msk: u32 = 0x1 << RCC_CICR_HSIRDYC_Pos;
pub const RCC_CICR_HSIRDYC: u32 = RCC_CICR_HSIRDYC_Msk;
pub const RCC_CICR_HSERDYC_Pos: u32 = 4;
pub const RCC_CICR_HSERDYC_Msk: u32 = 0x1 << RCC_CICR_HSERDYC_Pos;
pub const RCC_CICR_HSERDYC: u32 = RCC_CICR_HSERDYC_Msk;
pub const RCC_CICR_PLLRDYC_Pos: u32 = 5;
pub const RCC_CICR_PLLRDYC_Msk: u32 = 0x1 << RCC_CICR_PLLRDYC_Pos;
pub const RCC_CICR_PLLRDYC: u32 = RCC_CICR_PLLRDYC_Msk;
pub const RCC_CICR_PLLSAI1RDYC_Pos: u32 = 6;
pub const RCC_CICR_PLLSAI1RDYC_Msk: u32 = 0x1 << RCC_CICR_PLLSAI1RDYC_Pos;
pub const RCC_CICR_PLLSAI1RDYC: u32 = RCC_CICR_PLLSAI1RDYC_Msk;
pub const RCC_CICR_PLLSAI2RDYC_Pos: u32 = 7;
pub const RCC_CICR_PLLSAI2RDYC_Msk: u32 = 0x1 << RCC_CICR_PLLSAI2RDYC_Pos;
pub const RCC_CICR_PLLSAI2RDYC: u32 = RCC_CICR_PLLSAI2RDYC_Msk;
pub const RCC_CICR_CSSC_Pos: u32 = 8;
pub const RCC_CICR_CSSC_Msk: u32 = 0x1 << RCC_CICR_CSSC_Pos;
pub const RCC_CICR_CSSC: u32 = RCC_CICR_CSSC_Msk;
pub const RCC_CICR_HSI48RDYC_Pos: u32 = 10;
pub const RCC_CICR_HSI48RDYC_Msk: u32 = 0x1 << RCC_CICR_HSI48RDYC_Pos;
pub const RCC_CICR_HSI48RDYC: u32 = RCC_CICR_HSI48RDYC_Msk;
pub const RCC_AHB1RSTR_DMA1RST_Pos: u32 = 0;
pub const RCC_AHB1RSTR_DMA1RST_Msk: u32 = 0x1 << RCC_AHB1RSTR_DMA1RST_Pos;
pub const RCC_AHB1RSTR_DMA1RST: u32 = RCC_AHB1RSTR_DMA1RST_Msk;
pub const RCC_AHB1RSTR_DMA2RST_Pos: u32 = 1;
pub const RCC_AHB1RSTR_DMA2RST_Msk: u32 = 0x1 << RCC_AHB1RSTR_DMA2RST_Pos;
pub const RCC_AHB1RSTR_DMA2RST: u32 = RCC_AHB1RSTR_DMA2RST_Msk;
pub const RCC_AHB1RSTR_DMAMUX1RST_Pos: u32 = 2;
pub const RCC_AHB1RSTR_DMAMUX1RST_Msk: u32 = 0x1 << RCC_AHB1RSTR_DMAMUX1RST_Pos;
pub const RCC_AHB1RSTR_DMAMUX1RST: u32 = RCC_AHB1RSTR_DMAMUX1RST_Msk;
pub const RCC_AHB1RSTR_FLASHRST_Pos: u32 = 8;
pub const RCC_AHB1RSTR_FLASHRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_FLASHRST_Pos;
pub const RCC_AHB1RSTR_FLASHRST: u32 = RCC_AHB1RSTR_FLASHRST_Msk;
pub const RCC_AHB1RSTR_CRCRST_Pos: u32 = 12;
pub const RCC_AHB1RSTR_CRCRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_CRCRST_Pos;
pub const RCC_AHB1RSTR_CRCRST: u32 = RCC_AHB1RSTR_CRCRST_Msk;
pub const RCC_AHB1RSTR_TSCRST_Pos: u32 = 16;
pub const RCC_AHB1RSTR_TSCRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_TSCRST_Pos;
pub const RCC_AHB1RSTR_TSCRST: u32 = RCC_AHB1RSTR_TSCRST_Msk;
pub const RCC_AHB2RSTR_GPIOARST_Pos: u32 = 0;
pub const RCC_AHB2RSTR_GPIOARST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIOARST_Pos;
pub const RCC_AHB2RSTR_GPIOARST: u32 = RCC_AHB2RSTR_GPIOARST_Msk;
pub const RCC_AHB2RSTR_GPIOBRST_Pos: u32 = 1;
pub const RCC_AHB2RSTR_GPIOBRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIOBRST_Pos;
pub const RCC_AHB2RSTR_GPIOBRST: u32 = RCC_AHB2RSTR_GPIOBRST_Msk;
pub const RCC_AHB2RSTR_GPIOCRST_Pos: u32 = 2;
pub const RCC_AHB2RSTR_GPIOCRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIOCRST_Pos;
pub const RCC_AHB2RSTR_GPIOCRST: u32 = RCC_AHB2RSTR_GPIOCRST_Msk;
pub const RCC_AHB2RSTR_GPIODRST_Pos: u32 = 3;
pub const RCC_AHB2RSTR_GPIODRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIODRST_Pos;
pub const RCC_AHB2RSTR_GPIODRST: u32 = RCC_AHB2RSTR_GPIODRST_Msk;
pub const RCC_AHB2RSTR_GPIOERST_Pos: u32 = 4;
pub const RCC_AHB2RSTR_GPIOERST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIOERST_Pos;
pub const RCC_AHB2RSTR_GPIOERST: u32 = RCC_AHB2RSTR_GPIOERST_Msk;
pub const RCC_AHB2RSTR_GPIOFRST_Pos: u32 = 5;
pub const RCC_AHB2RSTR_GPIOFRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIOFRST_Pos;
pub const RCC_AHB2RSTR_GPIOFRST: u32 = RCC_AHB2RSTR_GPIOFRST_Msk;
pub const RCC_AHB2RSTR_GPIOGRST_Pos: u32 = 6;
pub const RCC_AHB2RSTR_GPIOGRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIOGRST_Pos;
pub const RCC_AHB2RSTR_GPIOGRST: u32 = RCC_AHB2RSTR_GPIOGRST_Msk;
pub const RCC_AHB2RSTR_GPIOHRST_Pos: u32 = 7;
pub const RCC_AHB2RSTR_GPIOHRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_GPIOHRST_Pos;
pub const RCC_AHB2RSTR_GPIOHRST: u32 = RCC_AHB2RSTR_GPIOHRST_Msk;
pub const RCC_AHB2RSTR_ADCRST_Pos: u32 = 13;
pub const RCC_AHB2RSTR_ADCRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_ADCRST_Pos;
pub const RCC_AHB2RSTR_ADCRST: u32 = RCC_AHB2RSTR_ADCRST_Msk;
pub const RCC_AHB2RSTR_AESRST_Pos: u32 = 16;
pub const RCC_AHB2RSTR_AESRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_AESRST_Pos;
pub const RCC_AHB2RSTR_AESRST: u32 = RCC_AHB2RSTR_AESRST_Msk;
pub const RCC_AHB2RSTR_HASHRST_Pos: u32 = 17;
pub const RCC_AHB2RSTR_HASHRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_HASHRST_Pos;
pub const RCC_AHB2RSTR_HASHRST: u32 = RCC_AHB2RSTR_HASHRST_Msk;
pub const RCC_AHB2RSTR_RNGRST_Pos: u32 = 18;
pub const RCC_AHB2RSTR_RNGRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_RNGRST_Pos;
pub const RCC_AHB2RSTR_RNGRST: u32 = RCC_AHB2RSTR_RNGRST_Msk;
pub const RCC_AHB2RSTR_PKARST_Pos: u32 = 19;
pub const RCC_AHB2RSTR_PKARST_Msk: u32 = 0x1 << RCC_AHB2RSTR_PKARST_Pos;
pub const RCC_AHB2RSTR_PKARST: u32 = RCC_AHB2RSTR_PKARST_Msk;
pub const RCC_AHB2RSTR_OTFDEC1RST_Pos: u32 = 21;
pub const RCC_AHB2RSTR_OTFDEC1RST_Msk: u32 = 0x1 << RCC_AHB2RSTR_OTFDEC1RST_Pos;
pub const RCC_AHB2RSTR_OTFDEC1RST: u32 = RCC_AHB2RSTR_OTFDEC1RST_Msk;
pub const RCC_AHB2RSTR_SDMMC1RST_Pos: u32 = 22;
pub const RCC_AHB2RSTR_SDMMC1RST_Msk: u32 = 0x1 << RCC_AHB2RSTR_SDMMC1RST_Pos;
pub const RCC_AHB2RSTR_SDMMC1RST: u32 = RCC_AHB2RSTR_SDMMC1RST_Msk;
pub const RCC_AHB3RSTR_FMCRST_Pos: u32 = 0;
pub const RCC_AHB3RSTR_FMCRST_Msk: u32 = 0x1 << RCC_AHB3RSTR_FMCRST_Pos;
pub const RCC_AHB3RSTR_FMCRST: u32 = RCC_AHB3RSTR_FMCRST_Msk;
pub const RCC_AHB3RSTR_OSPI1RST_Pos: u32 = 8;
pub const RCC_AHB3RSTR_OSPI1RST_Msk: u32 = 0x1 << RCC_AHB3RSTR_OSPI1RST_Pos;
pub const RCC_AHB3RSTR_OSPI1RST: u32 = RCC_AHB3RSTR_OSPI1RST_Msk;
pub const RCC_APB1RSTR1_TIM2RST_Pos: u32 = 0;
pub const RCC_APB1RSTR1_TIM2RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_TIM2RST_Pos;
pub const RCC_APB1RSTR1_TIM2RST: u32 = RCC_APB1RSTR1_TIM2RST_Msk;
pub const RCC_APB1RSTR1_TIM3RST_Pos: u32 = 1;
pub const RCC_APB1RSTR1_TIM3RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_TIM3RST_Pos;
pub const RCC_APB1RSTR1_TIM3RST: u32 = RCC_APB1RSTR1_TIM3RST_Msk;
pub const RCC_APB1RSTR1_TIM4RST_Pos: u32 = 2;
pub const RCC_APB1RSTR1_TIM4RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_TIM4RST_Pos;
pub const RCC_APB1RSTR1_TIM4RST: u32 = RCC_APB1RSTR1_TIM4RST_Msk;
pub const RCC_APB1RSTR1_TIM5RST_Pos: u32 = 3;
pub const RCC_APB1RSTR1_TIM5RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_TIM5RST_Pos;
pub const RCC_APB1RSTR1_TIM5RST: u32 = RCC_APB1RSTR1_TIM5RST_Msk;
pub const RCC_APB1RSTR1_TIM6RST_Pos: u32 = 4;
pub const RCC_APB1RSTR1_TIM6RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_TIM6RST_Pos;
pub const RCC_APB1RSTR1_TIM6RST: u32 = RCC_APB1RSTR1_TIM6RST_Msk;
pub const RCC_APB1RSTR1_TIM7RST_Pos: u32 = 5;
pub const RCC_APB1RSTR1_TIM7RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_TIM7RST_Pos;
pub const RCC_APB1RSTR1_TIM7RST: u32 = RCC_APB1RSTR1_TIM7RST_Msk;
pub const RCC_APB1RSTR1_SPI2RST_Pos: u32 = 14;
pub const RCC_APB1RSTR1_SPI2RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_SPI2RST_Pos;
pub const RCC_APB1RSTR1_SPI2RST: u32 = RCC_APB1RSTR1_SPI2RST_Msk;
pub const RCC_APB1RSTR1_SPI3RST_Pos: u32 = 15;
pub const RCC_APB1RSTR1_SPI3RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_SPI3RST_Pos;
pub const RCC_APB1RSTR1_SPI3RST: u32 = RCC_APB1RSTR1_SPI3RST_Msk;
pub const RCC_APB1RSTR1_USART2RST_Pos: u32 = 17;
pub const RCC_APB1RSTR1_USART2RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_USART2RST_Pos;
pub const RCC_APB1RSTR1_USART2RST: u32 = RCC_APB1RSTR1_USART2RST_Msk;
pub const RCC_APB1RSTR1_USART3RST_Pos: u32 = 18;
pub const RCC_APB1RSTR1_USART3RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_USART3RST_Pos;
pub const RCC_APB1RSTR1_USART3RST: u32 = RCC_APB1RSTR1_USART3RST_Msk;
pub const RCC_APB1RSTR1_UART4RST_Pos: u32 = 19;
pub const RCC_APB1RSTR1_UART4RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_UART4RST_Pos;
pub const RCC_APB1RSTR1_UART4RST: u32 = RCC_APB1RSTR1_UART4RST_Msk;
pub const RCC_APB1RSTR1_UART5RST_Pos: u32 = 20;
pub const RCC_APB1RSTR1_UART5RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_UART5RST_Pos;
pub const RCC_APB1RSTR1_UART5RST: u32 = RCC_APB1RSTR1_UART5RST_Msk;
pub const RCC_APB1RSTR1_I2C1RST_Pos: u32 = 21;
pub const RCC_APB1RSTR1_I2C1RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_I2C1RST_Pos;
pub const RCC_APB1RSTR1_I2C1RST: u32 = RCC_APB1RSTR1_I2C1RST_Msk;
pub const RCC_APB1RSTR1_I2C2RST_Pos: u32 = 22;
pub const RCC_APB1RSTR1_I2C2RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_I2C2RST_Pos;
pub const RCC_APB1RSTR1_I2C2RST: u32 = RCC_APB1RSTR1_I2C2RST_Msk;
pub const RCC_APB1RSTR1_I2C3RST_Pos: u32 = 23;
pub const RCC_APB1RSTR1_I2C3RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_I2C3RST_Pos;
pub const RCC_APB1RSTR1_I2C3RST: u32 = RCC_APB1RSTR1_I2C3RST_Msk;
pub const RCC_APB1RSTR1_CRSRST_Pos: u32 = 24;
pub const RCC_APB1RSTR1_CRSRST_Msk: u32 = 0x1 << RCC_APB1RSTR1_CRSRST_Pos;
pub const RCC_APB1RSTR1_CRSRST: u32 = RCC_APB1RSTR1_CRSRST_Msk;
pub const RCC_APB1RSTR1_PWRRST_Pos: u32 = 28;
pub const RCC_APB1RSTR1_PWRRST_Msk: u32 = 0x1 << RCC_APB1RSTR1_PWRRST_Pos;
pub const RCC_APB1RSTR1_PWRRST: u32 = RCC_APB1RSTR1_PWRRST_Msk;
pub const RCC_APB1RSTR1_DAC1RST_Pos: u32 = 29;
pub const RCC_APB1RSTR1_DAC1RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_DAC1RST_Pos;
pub const RCC_APB1RSTR1_DAC1RST: u32 = RCC_APB1RSTR1_DAC1RST_Msk;
pub const RCC_APB1RSTR1_OPAMPRST_Pos: u32 = 30;
pub const RCC_APB1RSTR1_OPAMPRST_Msk: u32 = 0x1 << RCC_APB1RSTR1_OPAMPRST_Pos;
pub const RCC_APB1RSTR1_OPAMPRST: u32 = RCC_APB1RSTR1_OPAMPRST_Msk;
pub const RCC_APB1RSTR1_LPTIM1RST_Pos: u32 = 31;
pub const RCC_APB1RSTR1_LPTIM1RST_Msk: u32 = 0x1 << RCC_APB1RSTR1_LPTIM1RST_Pos;
pub const RCC_APB1RSTR1_LPTIM1RST: u32 = RCC_APB1RSTR1_LPTIM1RST_Msk;
pub const RCC_APB1RSTR2_LPUART1RST_Pos: u32 = 0;
pub const RCC_APB1RSTR2_LPUART1RST_Msk: u32 = 0x1 << RCC_APB1RSTR2_LPUART1RST_Pos;
pub const RCC_APB1RSTR2_LPUART1RST: u32 = RCC_APB1RSTR2_LPUART1RST_Msk;
pub const RCC_APB1RSTR2_I2C4RST_Pos: u32 = 1;
pub const RCC_APB1RSTR2_I2C4RST_Msk: u32 = 0x1 << RCC_APB1RSTR2_I2C4RST_Pos;
pub const RCC_APB1RSTR2_I2C4RST: u32 = RCC_APB1RSTR2_I2C4RST_Msk;
pub const RCC_APB1RSTR2_LPTIM2RST_Pos: u32 = 5;
pub const RCC_APB1RSTR2_LPTIM2RST_Msk: u32 = 0x1 << RCC_APB1RSTR2_LPTIM2RST_Pos;
pub const RCC_APB1RSTR2_LPTIM2RST: u32 = RCC_APB1RSTR2_LPTIM2RST_Msk;
pub const RCC_APB1RSTR2_LPTIM3RST_Pos: u32 = 6;
pub const RCC_APB1RSTR2_LPTIM3RST_Msk: u32 = 0x1 << RCC_APB1RSTR2_LPTIM3RST_Pos;
pub const RCC_APB1RSTR2_LPTIM3RST: u32 = RCC_APB1RSTR2_LPTIM3RST_Msk;
pub const RCC_APB1RSTR2_FDCAN1RST_Pos: u32 = 9;
pub const RCC_APB1RSTR2_FDCAN1RST_Msk: u32 = 0x1 << RCC_APB1RSTR2_FDCAN1RST_Pos;
pub const RCC_APB1RSTR2_FDCAN1RST: u32 = RCC_APB1RSTR2_FDCAN1RST_Msk;
pub const RCC_APB1RSTR2_USBFSRST_Pos: u32 = 21;
pub const RCC_APB1RSTR2_USBFSRST_Msk: u32 = 0x1 << RCC_APB1RSTR2_USBFSRST_Pos;
pub const RCC_APB1RSTR2_USBFSRST: u32 = RCC_APB1RSTR2_USBFSRST_Msk;
pub const RCC_APB1RSTR2_UCPD1RST_Pos: u32 = 23;
pub const RCC_APB1RSTR2_UCPD1RST_Msk: u32 = 0x1 << RCC_APB1RSTR2_UCPD1RST_Pos;
pub const RCC_APB1RSTR2_UCPD1RST: u32 = RCC_APB1RSTR2_UCPD1RST_Msk;
pub const RCC_APB2RSTR_SYSCFGRST_Pos: u32 = 0;
pub const RCC_APB2RSTR_SYSCFGRST_Msk: u32 = 0x1 << RCC_APB2RSTR_SYSCFGRST_Pos;
pub const RCC_APB2RSTR_SYSCFGRST: u32 = RCC_APB2RSTR_SYSCFGRST_Msk;
pub const RCC_APB2RSTR_TIM1RST_Pos: u32 = 11;
pub const RCC_APB2RSTR_TIM1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM1RST_Pos;
pub const RCC_APB2RSTR_TIM1RST: u32 = RCC_APB2RSTR_TIM1RST_Msk;
pub const RCC_APB2RSTR_SPI1RST_Pos: u32 = 12;
pub const RCC_APB2RSTR_SPI1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_SPI1RST_Pos;
pub const RCC_APB2RSTR_SPI1RST: u32 = RCC_APB2RSTR_SPI1RST_Msk;
pub const RCC_APB2RSTR_TIM8RST_Pos: u32 = 13;
pub const RCC_APB2RSTR_TIM8RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM8RST_Pos;
pub const RCC_APB2RSTR_TIM8RST: u32 = RCC_APB2RSTR_TIM8RST_Msk;
pub const RCC_APB2RSTR_USART1RST_Pos: u32 = 14;
pub const RCC_APB2RSTR_USART1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_USART1RST_Pos;
pub const RCC_APB2RSTR_USART1RST: u32 = RCC_APB2RSTR_USART1RST_Msk;
pub const RCC_APB2RSTR_TIM15RST_Pos: u32 = 16;
pub const RCC_APB2RSTR_TIM15RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM15RST_Pos;
pub const RCC_APB2RSTR_TIM15RST: u32 = RCC_APB2RSTR_TIM15RST_Msk;
pub const RCC_APB2RSTR_TIM16RST_Pos: u32 = 17;
pub const RCC_APB2RSTR_TIM16RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM16RST_Pos;
pub const RCC_APB2RSTR_TIM16RST: u32 = RCC_APB2RSTR_TIM16RST_Msk;
pub const RCC_APB2RSTR_TIM17RST_Pos: u32 = 18;
pub const RCC_APB2RSTR_TIM17RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM17RST_Pos;
pub const RCC_APB2RSTR_TIM17RST: u32 = RCC_APB2RSTR_TIM17RST_Msk;
pub const RCC_APB2RSTR_SAI1RST_Pos: u32 = 21;
pub const RCC_APB2RSTR_SAI1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_SAI1RST_Pos;
pub const RCC_APB2RSTR_SAI1RST: u32 = RCC_APB2RSTR_SAI1RST_Msk;
pub const RCC_APB2RSTR_SAI2RST_Pos: u32 = 22;
pub const RCC_APB2RSTR_SAI2RST_Msk: u32 = 0x1 << RCC_APB2RSTR_SAI2RST_Pos;
pub const RCC_APB2RSTR_SAI2RST: u32 = RCC_APB2RSTR_SAI2RST_Msk;
pub const RCC_APB2RSTR_DFSDM1RST_Pos: u32 = 24;
pub const RCC_APB2RSTR_DFSDM1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_DFSDM1RST_Pos;
pub const RCC_APB2RSTR_DFSDM1RST: u32 = RCC_APB2RSTR_DFSDM1RST_Msk;
pub const RCC_AHB1ENR_DMA1EN_Pos: u32 = 0;
pub const RCC_AHB1ENR_DMA1EN_Msk: u32 = 0x1 << RCC_AHB1ENR_DMA1EN_Pos;
pub const RCC_AHB1ENR_DMA1EN: u32 = RCC_AHB1ENR_DMA1EN_Msk;
pub const RCC_AHB1ENR_DMA2EN_Pos: u32 = 1;
pub const RCC_AHB1ENR_DMA2EN_Msk: u32 = 0x1 << RCC_AHB1ENR_DMA2EN_Pos;
pub const RCC_AHB1ENR_DMA2EN: u32 = RCC_AHB1ENR_DMA2EN_Msk;
pub const RCC_AHB1ENR_DMAMUX1EN_Pos: u32 = 2;
pub const RCC_AHB1ENR_DMAMUX1EN_Msk: u32 = 0x1 << RCC_AHB1ENR_DMAMUX1EN_Pos;
pub const RCC_AHB1ENR_DMAMUX1EN: u32 = RCC_AHB1ENR_DMAMUX1EN_Msk;
pub const RCC_AHB1ENR_FLASHEN_Pos: u32 = 8;
pub const RCC_AHB1ENR_FLASHEN_Msk: u32 = 0x1 << RCC_AHB1ENR_FLASHEN_Pos;
pub const RCC_AHB1ENR_FLASHEN: u32 = RCC_AHB1ENR_FLASHEN_Msk;
pub const RCC_AHB1ENR_CRCEN_Pos: u32 = 12;
pub const RCC_AHB1ENR_CRCEN_Msk: u32 = 0x1 << RCC_AHB1ENR_CRCEN_Pos;
pub const RCC_AHB1ENR_CRCEN: u32 = RCC_AHB1ENR_CRCEN_Msk;
pub const RCC_AHB1ENR_TSCEN_Pos: u32 = 16;
pub const RCC_AHB1ENR_TSCEN_Msk: u32 = 0x1 << RCC_AHB1ENR_TSCEN_Pos;
pub const RCC_AHB1ENR_TSCEN: u32 = RCC_AHB1ENR_TSCEN_Msk;
pub const RCC_AHB1ENR_GTZCEN_Pos: u32 = 22;
pub const RCC_AHB1ENR_GTZCEN_Msk: u32 = 0x1 << RCC_AHB1ENR_GTZCEN_Pos;
pub const RCC_AHB1ENR_GTZCEN: u32 = RCC_AHB1ENR_GTZCEN_Msk;
pub const RCC_AHB2ENR_GPIOAEN_Pos: u32 = 0;
pub const RCC_AHB2ENR_GPIOAEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIOAEN_Pos;
pub const RCC_AHB2ENR_GPIOAEN: u32 = RCC_AHB2ENR_GPIOAEN_Msk;
pub const RCC_AHB2ENR_GPIOBEN_Pos: u32 = 1;
pub const RCC_AHB2ENR_GPIOBEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIOBEN_Pos;
pub const RCC_AHB2ENR_GPIOBEN: u32 = RCC_AHB2ENR_GPIOBEN_Msk;
pub const RCC_AHB2ENR_GPIOCEN_Pos: u32 = 2;
pub const RCC_AHB2ENR_GPIOCEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIOCEN_Pos;
pub const RCC_AHB2ENR_GPIOCEN: u32 = RCC_AHB2ENR_GPIOCEN_Msk;
pub const RCC_AHB2ENR_GPIODEN_Pos: u32 = 3;
pub const RCC_AHB2ENR_GPIODEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIODEN_Pos;
pub const RCC_AHB2ENR_GPIODEN: u32 = RCC_AHB2ENR_GPIODEN_Msk;
pub const RCC_AHB2ENR_GPIOEEN_Pos: u32 = 4;
pub const RCC_AHB2ENR_GPIOEEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIOEEN_Pos;
pub const RCC_AHB2ENR_GPIOEEN: u32 = RCC_AHB2ENR_GPIOEEN_Msk;
pub const RCC_AHB2ENR_GPIOFEN_Pos: u32 = 5;
pub const RCC_AHB2ENR_GPIOFEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIOFEN_Pos;
pub const RCC_AHB2ENR_GPIOFEN: u32 = RCC_AHB2ENR_GPIOFEN_Msk;
pub const RCC_AHB2ENR_GPIOGEN_Pos: u32 = 6;
pub const RCC_AHB2ENR_GPIOGEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIOGEN_Pos;
pub const RCC_AHB2ENR_GPIOGEN: u32 = RCC_AHB2ENR_GPIOGEN_Msk;
pub const RCC_AHB2ENR_GPIOHEN_Pos: u32 = 7;
pub const RCC_AHB2ENR_GPIOHEN_Msk: u32 = 0x1 << RCC_AHB2ENR_GPIOHEN_Pos;
pub const RCC_AHB2ENR_GPIOHEN: u32 = RCC_AHB2ENR_GPIOHEN_Msk;
pub const RCC_AHB2ENR_ADCEN_Pos: u32 = 13;
pub const RCC_AHB2ENR_ADCEN_Msk: u32 = 0x1 << RCC_AHB2ENR_ADCEN_Pos;
pub const RCC_AHB2ENR_ADCEN: u32 = RCC_AHB2ENR_ADCEN_Msk;
pub const RCC_AHB2ENR_AESEN_Pos: u32 = 16;
pub const RCC_AHB2ENR_AESEN_Msk: u32 = 0x1 << RCC_AHB2ENR_AESEN_Pos;
pub const RCC_AHB2ENR_AESEN: u32 = RCC_AHB2ENR_AESEN_Msk;
pub const RCC_AHB2ENR_HASHEN_Pos: u32 = 17;
pub const RCC_AHB2ENR_HASHEN_Msk: u32 = 0x1 << RCC_AHB2ENR_HASHEN_Pos;
pub const RCC_AHB2ENR_HASHEN: u32 = RCC_AHB2ENR_HASHEN_Msk;
pub const RCC_AHB2ENR_RNGEN_Pos: u32 = 18;
pub const RCC_AHB2ENR_RNGEN_Msk: u32 = 0x1 << RCC_AHB2ENR_RNGEN_Pos;
pub const RCC_AHB2ENR_RNGEN: u32 = RCC_AHB2ENR_RNGEN_Msk;
pub const RCC_AHB2ENR_PKAEN_Pos: u32 = 19;
pub const RCC_AHB2ENR_PKAEN_Msk: u32 = 0x1 << RCC_AHB2ENR_PKAEN_Pos;
pub const RCC_AHB2ENR_PKAEN: u32 = RCC_AHB2ENR_PKAEN_Msk;
pub const RCC_AHB2ENR_OTFDEC1EN_Pos: u32 = 21;
pub const RCC_AHB2ENR_OTFDEC1EN_Msk: u32 = 0x1 << RCC_AHB2ENR_OTFDEC1EN_Pos;
pub const RCC_AHB2ENR_OTFDEC1EN: u32 = RCC_AHB2ENR_OTFDEC1EN_Msk;
pub const RCC_AHB2ENR_SDMMC1EN_Pos: u32 = 22;
pub const RCC_AHB2ENR_SDMMC1EN_Msk: u32 = 0x1 << RCC_AHB2ENR_SDMMC1EN_Pos;
pub const RCC_AHB2ENR_SDMMC1EN: u32 = RCC_AHB2ENR_SDMMC1EN_Msk;
pub const RCC_AHB3ENR_FMCEN_Pos: u32 = 0;
pub const RCC_AHB3ENR_FMCEN_Msk: u32 = 0x1 << RCC_AHB3ENR_FMCEN_Pos;
pub const RCC_AHB3ENR_FMCEN: u32 = RCC_AHB3ENR_FMCEN_Msk;
pub const RCC_AHB3ENR_OSPI1EN_Pos: u32 = 8;
pub const RCC_AHB3ENR_OSPI1EN_Msk: u32 = 0x1 << RCC_AHB3ENR_OSPI1EN_Pos;
pub const RCC_AHB3ENR_OSPI1EN: u32 = RCC_AHB3ENR_OSPI1EN_Msk;
pub const RCC_APB1ENR1_TIM2EN_Pos: u32 = 0;
pub const RCC_APB1ENR1_TIM2EN_Msk: u32 = 0x1 << RCC_APB1ENR1_TIM2EN_Pos;
pub const RCC_APB1ENR1_TIM2EN: u32 = RCC_APB1ENR1_TIM2EN_Msk;
pub const RCC_APB1ENR1_TIM3EN_Pos: u32 = 1;
pub const RCC_APB1ENR1_TIM3EN_Msk: u32 = 0x1 << RCC_APB1ENR1_TIM3EN_Pos;
pub const RCC_APB1ENR1_TIM3EN: u32 = RCC_APB1ENR1_TIM3EN_Msk;
pub const RCC_APB1ENR1_TIM4EN_Pos: u32 = 2;
pub const RCC_APB1ENR1_TIM4EN_Msk: u32 = 0x1 << RCC_APB1ENR1_TIM4EN_Pos;
pub const RCC_APB1ENR1_TIM4EN: u32 = RCC_APB1ENR1_TIM4EN_Msk;
pub const RCC_APB1ENR1_TIM5EN_Pos: u32 = 3;
pub const RCC_APB1ENR1_TIM5EN_Msk: u32 = 0x1 << RCC_APB1ENR1_TIM5EN_Pos;
pub const RCC_APB1ENR1_TIM5EN: u32 = RCC_APB1ENR1_TIM5EN_Msk;
pub const RCC_APB1ENR1_TIM6EN_Pos: u32 = 4;
pub const RCC_APB1ENR1_TIM6EN_Msk: u32 = 0x1 << RCC_APB1ENR1_TIM6EN_Pos;
pub const RCC_APB1ENR1_TIM6EN: u32 = RCC_APB1ENR1_TIM6EN_Msk;
pub const RCC_APB1ENR1_TIM7EN_Pos: u32 = 5;
pub const RCC_APB1ENR1_TIM7EN_Msk: u32 = 0x1 << RCC_APB1ENR1_TIM7EN_Pos;
pub const RCC_APB1ENR1_TIM7EN: u32 = RCC_APB1ENR1_TIM7EN_Msk;
pub const RCC_APB1ENR1_RTCAPBEN_Pos: u32 = 10;
pub const RCC_APB1ENR1_RTCAPBEN_Msk: u32 = 0x1 << RCC_APB1ENR1_RTCAPBEN_Pos;
pub const RCC_APB1ENR1_RTCAPBEN: u32 = RCC_APB1ENR1_RTCAPBEN_Msk;
pub const RCC_APB1ENR1_WWDGEN_Pos: u32 = 11;
pub const RCC_APB1ENR1_WWDGEN_Msk: u32 = 0x1 << RCC_APB1ENR1_WWDGEN_Pos;
pub const RCC_APB1ENR1_WWDGEN: u32 = RCC_APB1ENR1_WWDGEN_Msk;
pub const RCC_APB1ENR1_SPI2EN_Pos: u32 = 14;
pub const RCC_APB1ENR1_SPI2EN_Msk: u32 = 0x1 << RCC_APB1ENR1_SPI2EN_Pos;
pub const RCC_APB1ENR1_SPI2EN: u32 = RCC_APB1ENR1_SPI2EN_Msk;
pub const RCC_APB1ENR1_SPI3EN_Pos: u32 = 15;
pub const RCC_APB1ENR1_SPI3EN_Msk: u32 = 0x1 << RCC_APB1ENR1_SPI3EN_Pos;
pub const RCC_APB1ENR1_SPI3EN: u32 = RCC_APB1ENR1_SPI3EN_Msk;
pub const RCC_APB1ENR1_USART2EN_Pos: u32 = 17;
pub const RCC_APB1ENR1_USART2EN_Msk: u32 = 0x1 << RCC_APB1ENR1_USART2EN_Pos;
pub const RCC_APB1ENR1_USART2EN: u32 = RCC_APB1ENR1_USART2EN_Msk;
pub const RCC_APB1ENR1_USART3EN_Pos: u32 = 18;
pub const RCC_APB1ENR1_USART3EN_Msk: u32 = 0x1 << RCC_APB1ENR1_USART3EN_Pos;
pub const RCC_APB1ENR1_USART3EN: u32 = RCC_APB1ENR1_USART3EN_Msk;
pub const RCC_APB1ENR1_UART4EN_Pos: u32 = 19;
pub const RCC_APB1ENR1_UART4EN_Msk: u32 = 0x1 << RCC_APB1ENR1_UART4EN_Pos;
pub const RCC_APB1ENR1_UART4EN: u32 = RCC_APB1ENR1_UART4EN_Msk;
pub const RCC_APB1ENR1_UART5EN_Pos: u32 = 20;
pub const RCC_APB1ENR1_UART5EN_Msk: u32 = 0x1 << RCC_APB1ENR1_UART5EN_Pos;
pub const RCC_APB1ENR1_UART5EN: u32 = RCC_APB1ENR1_UART5EN_Msk;
pub const RCC_APB1ENR1_I2C1EN_Pos: u32 = 21;
pub const RCC_APB1ENR1_I2C1EN_Msk: u32 = 0x1 << RCC_APB1ENR1_I2C1EN_Pos;
pub const RCC_APB1ENR1_I2C1EN: u32 = RCC_APB1ENR1_I2C1EN_Msk;
pub const RCC_APB1ENR1_I2C2EN_Pos: u32 = 22;
pub const RCC_APB1ENR1_I2C2EN_Msk: u32 = 0x1 << RCC_APB1ENR1_I2C2EN_Pos;
pub const RCC_APB1ENR1_I2C2EN: u32 = RCC_APB1ENR1_I2C2EN_Msk;
pub const RCC_APB1ENR1_I2C3EN_Pos: u32 = 23;
pub const RCC_APB1ENR1_I2C3EN_Msk: u32 = 0x1 << RCC_APB1ENR1_I2C3EN_Pos;
pub const RCC_APB1ENR1_I2C3EN: u32 = RCC_APB1ENR1_I2C3EN_Msk;
pub const RCC_APB1ENR1_CRSEN_Pos: u32 = 24;
pub const RCC_APB1ENR1_CRSEN_Msk: u32 = 0x1 << RCC_APB1ENR1_CRSEN_Pos;
pub const RCC_APB1ENR1_CRSEN: u32 = RCC_APB1ENR1_CRSEN_Msk;
pub const RCC_APB1ENR1_PWREN_Pos: u32 = 28;
pub const RCC_APB1ENR1_PWREN_Msk: u32 = 0x1 << RCC_APB1ENR1_PWREN_Pos;
pub const RCC_APB1ENR1_PWREN: u32 = RCC_APB1ENR1_PWREN_Msk;
pub const RCC_APB1ENR1_DAC1EN_Pos: u32 = 29;
pub const RCC_APB1ENR1_DAC1EN_Msk: u32 = 0x1 << RCC_APB1ENR1_DAC1EN_Pos;
pub const RCC_APB1ENR1_DAC1EN: u32 = RCC_APB1ENR1_DAC1EN_Msk;
pub const RCC_APB1ENR1_OPAMPEN_Pos: u32 = 30;
pub const RCC_APB1ENR1_OPAMPEN_Msk: u32 = 0x1 << RCC_APB1ENR1_OPAMPEN_Pos;
pub const RCC_APB1ENR1_OPAMPEN: u32 = RCC_APB1ENR1_OPAMPEN_Msk;
pub const RCC_APB1ENR1_LPTIM1EN_Pos: u32 = 31;
pub const RCC_APB1ENR1_LPTIM1EN_Msk: u32 = 0x1 << RCC_APB1ENR1_LPTIM1EN_Pos;
pub const RCC_APB1ENR1_LPTIM1EN: u32 = RCC_APB1ENR1_LPTIM1EN_Msk;
pub const RCC_APB1ENR2_LPUART1EN_Pos: u32 = 0;
pub const RCC_APB1ENR2_LPUART1EN_Msk: u32 = 0x1 << RCC_APB1ENR2_LPUART1EN_Pos;
pub const RCC_APB1ENR2_LPUART1EN: u32 = RCC_APB1ENR2_LPUART1EN_Msk;
pub const RCC_APB1ENR2_I2C4EN_Pos: u32 = 1;
pub const RCC_APB1ENR2_I2C4EN_Msk: u32 = 0x1 << RCC_APB1ENR2_I2C4EN_Pos;
pub const RCC_APB1ENR2_I2C4EN: u32 = RCC_APB1ENR2_I2C4EN_Msk;
pub const RCC_APB1ENR2_LPTIM2EN_Pos: u32 = 5;
pub const RCC_APB1ENR2_LPTIM2EN_Msk: u32 = 0x1 << RCC_APB1ENR2_LPTIM2EN_Pos;
pub const RCC_APB1ENR2_LPTIM2EN: u32 = RCC_APB1ENR2_LPTIM2EN_Msk;
pub const RCC_APB1ENR2_LPTIM3EN_Pos: u32 = 6;
pub const RCC_APB1ENR2_LPTIM3EN_Msk: u32 = 0x1 << RCC_APB1ENR2_LPTIM3EN_Pos;
pub const RCC_APB1ENR2_LPTIM3EN: u32 = RCC_APB1ENR2_LPTIM3EN_Msk;
pub const RCC_APB1ENR2_FDCAN1EN_Pos: u32 = 9;
pub const RCC_APB1ENR2_FDCAN1EN_Msk: u32 = 0x1 << RCC_APB1ENR2_FDCAN1EN_Pos;
pub const RCC_APB1ENR2_FDCAN1EN: u32 = RCC_APB1ENR2_FDCAN1EN_Msk;
pub const RCC_APB1ENR2_USBFSEN_Pos: u32 = 21;
pub const RCC_APB1ENR2_USBFSEN_Msk: u32 = 0x1 << RCC_APB1ENR2_USBFSEN_Pos;
pub const RCC_APB1ENR2_USBFSEN: u32 = RCC_APB1ENR2_USBFSEN_Msk;
pub const RCC_APB1ENR2_UCPD1EN_Pos: u32 = 23;
pub const RCC_APB1ENR2_UCPD1EN_Msk: u32 = 0x1 << RCC_APB1ENR2_UCPD1EN_Pos;
pub const RCC_APB1ENR2_UCPD1EN: u32 = RCC_APB1ENR2_UCPD1EN_Msk;
pub const RCC_APB2ENR_SYSCFGEN_Pos: u32 = 0;
pub const RCC_APB2ENR_SYSCFGEN_Msk: u32 = 0x1 << RCC_APB2ENR_SYSCFGEN_Pos;
pub const RCC_APB2ENR_SYSCFGEN: u32 = RCC_APB2ENR_SYSCFGEN_Msk;
pub const RCC_APB2ENR_TIM1EN_Pos: u32 = 11;
pub const RCC_APB2ENR_TIM1EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM1EN_Pos;
pub const RCC_APB2ENR_TIM1EN: u32 = RCC_APB2ENR_TIM1EN_Msk;
pub const RCC_APB2ENR_SPI1EN_Pos: u32 = 12;
pub const RCC_APB2ENR_SPI1EN_Msk: u32 = 0x1 << RCC_APB2ENR_SPI1EN_Pos;
pub const RCC_APB2ENR_SPI1EN: u32 = RCC_APB2ENR_SPI1EN_Msk;
pub const RCC_APB2ENR_TIM8EN_Pos: u32 = 13;
pub const RCC_APB2ENR_TIM8EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM8EN_Pos;
pub const RCC_APB2ENR_TIM8EN: u32 = RCC_APB2ENR_TIM8EN_Msk;
pub const RCC_APB2ENR_USART1EN_Pos: u32 = 14;
pub const RCC_APB2ENR_USART1EN_Msk: u32 = 0x1 << RCC_APB2ENR_USART1EN_Pos;
pub const RCC_APB2ENR_USART1EN: u32 = RCC_APB2ENR_USART1EN_Msk;
pub const RCC_APB2ENR_TIM15EN_Pos: u32 = 16;
pub const RCC_APB2ENR_TIM15EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM15EN_Pos;
pub const RCC_APB2ENR_TIM15EN: u32 = RCC_APB2ENR_TIM15EN_Msk;
pub const RCC_APB2ENR_TIM16EN_Pos: u32 = 17;
pub const RCC_APB2ENR_TIM16EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM16EN_Pos;
pub const RCC_APB2ENR_TIM16EN: u32 = RCC_APB2ENR_TIM16EN_Msk;
pub const RCC_APB2ENR_TIM17EN_Pos: u32 = 18;
pub const RCC_APB2ENR_TIM17EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM17EN_Pos;
pub const RCC_APB2ENR_TIM17EN: u32 = RCC_APB2ENR_TIM17EN_Msk;
pub const RCC_APB2ENR_SAI1EN_Pos: u32 = 21;
pub const RCC_APB2ENR_SAI1EN_Msk: u32 = 0x1 << RCC_APB2ENR_SAI1EN_Pos;
pub const RCC_APB2ENR_SAI1EN: u32 = RCC_APB2ENR_SAI1EN_Msk;
pub const RCC_APB2ENR_SAI2EN_Pos: u32 = 22;
pub const RCC_APB2ENR_SAI2EN_Msk: u32 = 0x1 << RCC_APB2ENR_SAI2EN_Pos;
pub const RCC_APB2ENR_SAI2EN: u32 = RCC_APB2ENR_SAI2EN_Msk;
pub const RCC_APB2ENR_DFSDM1EN_Pos: u32 = 24;
pub const RCC_APB2ENR_DFSDM1EN_Msk: u32 = 0x1 << RCC_APB2ENR_DFSDM1EN_Pos;
pub const RCC_APB2ENR_DFSDM1EN: u32 = RCC_APB2ENR_DFSDM1EN_Msk;
pub const RCC_AHB1SMENR_DMA1SMEN_Pos: u32 = 0;
pub const RCC_AHB1SMENR_DMA1SMEN_Msk: u32 = 0x1 << RCC_AHB1SMENR_DMA1SMEN_Pos;
pub const RCC_AHB1SMENR_DMA1SMEN: u32 = RCC_AHB1SMENR_DMA1SMEN_Msk;
pub const RCC_AHB1SMENR_DMA2SMEN_Pos: u32 = 1;
pub const RCC_AHB1SMENR_DMA2SMEN_Msk: u32 = 0x1 << RCC_AHB1SMENR_DMA2SMEN_Pos;
pub const RCC_AHB1SMENR_DMA2SMEN: u32 = RCC_AHB1SMENR_DMA2SMEN_Msk;
pub const RCC_AHB1SMENR_DMAMUX1SMEN_Pos: u32 = 2;
pub const RCC_AHB1SMENR_DMAMUX1SMEN_Msk: u32 = 0x1 << RCC_AHB1SMENR_DMAMUX1SMEN_Pos;
pub const RCC_AHB1SMENR_DMAMUX1SMEN: u32 = RCC_AHB1SMENR_DMAMUX1SMEN_Msk;
pub const RCC_AHB1SMENR_FLASHSMEN_Pos: u32 = 8;
pub const RCC_AHB1SMENR_FLASHSMEN_Msk: u32 = 0x1 << RCC_AHB1SMENR_FLASHSMEN_Pos;
pub const RCC_AHB1SMENR_FLASHSMEN: u32 = RCC_AHB1SMENR_FLASHSMEN_Msk;
pub const RCC_AHB1SMENR_SRAM1SMEN_Pos: u32 = 9;
pub const RCC_AHB1SMENR_SRAM1SMEN_Msk: u32 = 0x1 << RCC_AHB1SMENR_SRAM1SMEN_Pos;
pub const RCC_AHB1SMENR_SRAM1SMEN: u32 = RCC_AHB1SMENR_SRAM1SMEN_Msk;
pub const RCC_AHB1SMENR_CRCSMEN_Pos: u32 = 12;
pub const RCC_AHB1SMENR_CRCSMEN_Msk: u32 = 0x1 << RCC_AHB1SMENR_CRCSMEN_Pos;
pub const RCC_AHB1SMENR_CRCSMEN: u32 = RCC_AHB1SMENR_CRCSMEN_Msk;
pub const RCC_AHB1SMENR_TSCSMEN_Pos: u32 = 16;
pub const RCC_AHB1SMENR_TSCSMEN_Msk: u32 = 0x1 << RCC_AHB1SMENR_TSCSMEN_Pos;
pub const RCC_AHB1SMENR_TSCSMEN: u32 = RCC_AHB1SMENR_TSCSMEN_Msk;
pub const RCC_AHB1SMENR_GTZCSMEN_Pos: u32 = 22;
pub const RCC_AHB1SMENR_GTZCSMEN_Msk: u32 = 0x1 << RCC_AHB1SMENR_GTZCSMEN_Pos;
pub const RCC_AHB1SMENR_GTZCSMEN: u32 = RCC_AHB1SMENR_GTZCSMEN_Msk;
pub const RCC_AHB1SMENR_ICACHESMEN_Pos: u32 = 23;
pub const RCC_AHB1SMENR_ICACHESMEN_Msk: u32 = 0x1 << RCC_AHB1SMENR_ICACHESMEN_Pos;
pub const RCC_AHB1SMENR_ICACHESMEN: u32 = RCC_AHB1SMENR_ICACHESMEN_Msk;
pub const RCC_AHB2SMENR_GPIOASMEN_Pos: u32 = 0;
pub const RCC_AHB2SMENR_GPIOASMEN_Msk: u32 = 0x1 << RCC_AHB2SMENR_GPIOASMEN_Pos;
pub const RCC_AHB2SMENR_GPIOASMEN: u32 = RCC_AHB2SMENR_GPIOASMEN_Msk;
pub const RCC_AHB2SMENR_GPIOBSMEN_Pos: u32 = 1;
pub const RCC_AHB2SMENR_GPIOBSMEN_Msk: u32 = 0x1 << RCC_AHB2SMENR_GPIOBSMEN_Pos;
pub const RCC_AHB2SMENR_GPIOBSMEN: u32 = RCC_AHB2SMENR_GPIOBSMEN_Msk;
pub const RCC_AHB2SMENR_GPIOCSMEN_Pos: u32 = 2;
pub const RCC_AHB2SMENR_GPIOCSMEN_Msk: u32 = 0x1 << RCC_AHB2SMENR_GPIOCSMEN_Pos;
pub const RCC_AHB2SMENR_GPIOCSMEN: u32 = RCC_AHB2SMENR_GPIOCSMEN_Msk;
pub const RCC_AHB2SMENR_GPIODSMEN_Pos: u32 = 3;
pub const RCC_AHB2SMENR_GPIODSMEN_Msk: u32 = 0x1 << RCC_AHB2SMENR_GPIODSMEN_Pos;
pub const RCC_AHB2SMENR_GPIODSMEN: u32 = RCC_AHB2SMENR_GPIODSMEN_Msk;
pub const RCC_AHB2SMENR_GPIOESMEN_Pos: u32 = 4;
pub const RCC_AHB2SMENR_GPIOESMEN_Msk: u32 = 0x1 << RCC_AHB2SMENR_GPIOESMEN_Pos;
pub const RCC_AHB2SMENR_GPIOESMEN: u32 = RCC_AHB2SMENR_GPIOESMEN_Msk;
pub const RCC_AHB2SMENR_GPIOFSMEN_Pos: u32 = 5;
pub const RCC_AHB2SMENR_GPIOFSMEN_Msk: u32 = 0x1 << RCC_AHB2SMENR_GPIOFSMEN_Pos;
pub const RCC_AHB2SMENR_GPIOFSMEN: u32 = RCC_AHB2SMENR_GPIOFSMEN_Msk;
pub const RCC_AHB2SMENR_GPIOGSMEN_Pos: u32 = 6;
pub const RCC_AHB2SMENR_GPIOGSMEN_Msk: u32 = 0x1 << RCC_AHB2SMENR_GPIOGSMEN_Pos;
pub const RCC_AHB2SMENR_GPIOGSMEN: u32 = RCC_AHB2SMENR_GPIOGSMEN_Msk;
pub const RCC_AHB2SMENR_GPIOHSMEN_Pos: u32 = 7;
pub const RCC_AHB2SMENR_GPIOHSMEN_Msk: u32 = 0x1 << RCC_AHB2SMENR_GPIOHSMEN_Pos;
pub const RCC_AHB2SMENR_GPIOHSMEN: u32 = RCC_AHB2SMENR_GPIOHSMEN_Msk;
pub const RCC_AHB2SMENR_SRAM2SMEN_Pos: u32 = 9;
pub const RCC_AHB2SMENR_SRAM2SMEN_Msk: u32 = 0x1 << RCC_AHB2SMENR_SRAM2SMEN_Pos;
pub const RCC_AHB2SMENR_SRAM2SMEN: u32 = RCC_AHB2SMENR_SRAM2SMEN_Msk;
pub const RCC_AHB2SMENR_ADCSMEN_Pos: u32 = 13;
pub const RCC_AHB2SMENR_ADCSMEN_Msk: u32 = 0x1 << RCC_AHB2SMENR_ADCSMEN_Pos;
pub const RCC_AHB2SMENR_ADCSMEN: u32 = RCC_AHB2SMENR_ADCSMEN_Msk;
pub const RCC_AHB2SMENR_AESSMEN_Pos: u32 = 16;
pub const RCC_AHB2SMENR_AESSMEN_Msk: u32 = 0x1 << RCC_AHB2SMENR_AESSMEN_Pos;
pub const RCC_AHB2SMENR_AESSMEN: u32 = RCC_AHB2SMENR_AESSMEN_Msk;
pub const RCC_AHB2SMENR_HASHSMEN_Pos: u32 = 17;
pub const RCC_AHB2SMENR_HASHSMEN_Msk: u32 = 0x1 << RCC_AHB2SMENR_HASHSMEN_Pos;
pub const RCC_AHB2SMENR_HASHSMEN: u32 = RCC_AHB2SMENR_HASHSMEN_Msk;
pub const RCC_AHB2SMENR_RNGSMEN_Pos: u32 = 18;
pub const RCC_AHB2SMENR_RNGSMEN_Msk: u32 = 0x1 << RCC_AHB2SMENR_RNGSMEN_Pos;
pub const RCC_AHB2SMENR_RNGSMEN: u32 = RCC_AHB2SMENR_RNGSMEN_Msk;
pub const RCC_AHB2SMENR_PKASMEN_Pos: u32 = 19;
pub const RCC_AHB2SMENR_PKASMEN_Msk: u32 = 0x1 << RCC_AHB2SMENR_PKASMEN_Pos;
pub const RCC_AHB2SMENR_PKASMEN: u32 = RCC_AHB2SMENR_PKASMEN_Msk;
pub const RCC_AHB2SMENR_OTFDEC1SMEN_Pos: u32 = 21;
pub const RCC_AHB2SMENR_OTFDEC1SMEN_Msk: u32 = 0x1 << RCC_AHB2SMENR_OTFDEC1SMEN_Pos;
pub const RCC_AHB2SMENR_OTFDEC1SMEN: u32 = RCC_AHB2SMENR_OTFDEC1SMEN_Msk;
pub const RCC_AHB2SMENR_SDMMC1SMEN_Pos: u32 = 22;
pub const RCC_AHB2SMENR_SDMMC1SMEN_Msk: u32 = 0x1 << RCC_AHB2SMENR_SDMMC1SMEN_Pos;
pub const RCC_AHB2SMENR_SDMMC1SMEN: u32 = RCC_AHB2SMENR_SDMMC1SMEN_Msk;
pub const RCC_AHB3SMENR_FMCSMEN_Pos: u32 = 0;
pub const RCC_AHB3SMENR_FMCSMEN_Msk: u32 = 0x1 << RCC_AHB3SMENR_FMCSMEN_Pos;
pub const RCC_AHB3SMENR_FMCSMEN: u32 = RCC_AHB3SMENR_FMCSMEN_Msk;
pub const RCC_AHB3SMENR_OSPI1SMEN_Pos: u32 = 8;
pub const RCC_AHB3SMENR_OSPI1SMEN_Msk: u32 = 0x1 << RCC_AHB3SMENR_OSPI1SMEN_Pos;
pub const RCC_AHB3SMENR_OSPI1SMEN: u32 = RCC_AHB3SMENR_OSPI1SMEN_Msk;
pub const RCC_APB1SMENR1_TIM2SMEN_Pos: u32 = 0;
pub const RCC_APB1SMENR1_TIM2SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_TIM2SMEN_Pos;
pub const RCC_APB1SMENR1_TIM2SMEN: u32 = RCC_APB1SMENR1_TIM2SMEN_Msk;
pub const RCC_APB1SMENR1_TIM3SMEN_Pos: u32 = 1;
pub const RCC_APB1SMENR1_TIM3SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_TIM3SMEN_Pos;
pub const RCC_APB1SMENR1_TIM3SMEN: u32 = RCC_APB1SMENR1_TIM3SMEN_Msk;
pub const RCC_APB1SMENR1_TIM4SMEN_Pos: u32 = 2;
pub const RCC_APB1SMENR1_TIM4SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_TIM4SMEN_Pos;
pub const RCC_APB1SMENR1_TIM4SMEN: u32 = RCC_APB1SMENR1_TIM4SMEN_Msk;
pub const RCC_APB1SMENR1_TIM5SMEN_Pos: u32 = 3;
pub const RCC_APB1SMENR1_TIM5SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_TIM5SMEN_Pos;
pub const RCC_APB1SMENR1_TIM5SMEN: u32 = RCC_APB1SMENR1_TIM5SMEN_Msk;
pub const RCC_APB1SMENR1_TIM6SMEN_Pos: u32 = 4;
pub const RCC_APB1SMENR1_TIM6SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_TIM6SMEN_Pos;
pub const RCC_APB1SMENR1_TIM6SMEN: u32 = RCC_APB1SMENR1_TIM6SMEN_Msk;
pub const RCC_APB1SMENR1_TIM7SMEN_Pos: u32 = 5;
pub const RCC_APB1SMENR1_TIM7SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_TIM7SMEN_Pos;
pub const RCC_APB1SMENR1_TIM7SMEN: u32 = RCC_APB1SMENR1_TIM7SMEN_Msk;
pub const RCC_APB1SMENR1_RTCAPBSMEN_Pos: u32 = 10;
pub const RCC_APB1SMENR1_RTCAPBSMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_RTCAPBSMEN_Pos;
pub const RCC_APB1SMENR1_RTCAPBSMEN: u32 = RCC_APB1SMENR1_RTCAPBSMEN_Msk;
pub const RCC_APB1SMENR1_WWDGSMEN_Pos: u32 = 11;
pub const RCC_APB1SMENR1_WWDGSMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_WWDGSMEN_Pos;
pub const RCC_APB1SMENR1_WWDGSMEN: u32 = RCC_APB1SMENR1_WWDGSMEN_Msk;
pub const RCC_APB1SMENR1_SPI2SMEN_Pos: u32 = 14;
pub const RCC_APB1SMENR1_SPI2SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_SPI2SMEN_Pos;
pub const RCC_APB1SMENR1_SPI2SMEN: u32 = RCC_APB1SMENR1_SPI2SMEN_Msk;
pub const RCC_APB1SMENR1_SPI3SMEN_Pos: u32 = 15;
pub const RCC_APB1SMENR1_SPI3SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_SPI3SMEN_Pos;
pub const RCC_APB1SMENR1_SPI3SMEN: u32 = RCC_APB1SMENR1_SPI3SMEN_Msk;
pub const RCC_APB1SMENR1_USART2SMEN_Pos: u32 = 17;
pub const RCC_APB1SMENR1_USART2SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_USART2SMEN_Pos;
pub const RCC_APB1SMENR1_USART2SMEN: u32 = RCC_APB1SMENR1_USART2SMEN_Msk;
pub const RCC_APB1SMENR1_USART3SMEN_Pos: u32 = 18;
pub const RCC_APB1SMENR1_USART3SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_USART3SMEN_Pos;
pub const RCC_APB1SMENR1_USART3SMEN: u32 = RCC_APB1SMENR1_USART3SMEN_Msk;
pub const RCC_APB1SMENR1_UART4SMEN_Pos: u32 = 19;
pub const RCC_APB1SMENR1_UART4SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_UART4SMEN_Pos;
pub const RCC_APB1SMENR1_UART4SMEN: u32 = RCC_APB1SMENR1_UART4SMEN_Msk;
pub const RCC_APB1SMENR1_UART5SMEN_Pos: u32 = 20;
pub const RCC_APB1SMENR1_UART5SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_UART5SMEN_Pos;
pub const RCC_APB1SMENR1_UART5SMEN: u32 = RCC_APB1SMENR1_UART5SMEN_Msk;
pub const RCC_APB1SMENR1_I2C1SMEN_Pos: u32 = 21;
pub const RCC_APB1SMENR1_I2C1SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_I2C1SMEN_Pos;
pub const RCC_APB1SMENR1_I2C1SMEN: u32 = RCC_APB1SMENR1_I2C1SMEN_Msk;
pub const RCC_APB1SMENR1_I2C2SMEN_Pos: u32 = 22;
pub const RCC_APB1SMENR1_I2C2SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_I2C2SMEN_Pos;
pub const RCC_APB1SMENR1_I2C2SMEN: u32 = RCC_APB1SMENR1_I2C2SMEN_Msk;
pub const RCC_APB1SMENR1_I2C3SMEN_Pos: u32 = 23;
pub const RCC_APB1SMENR1_I2C3SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_I2C3SMEN_Pos;
pub const RCC_APB1SMENR1_I2C3SMEN: u32 = RCC_APB1SMENR1_I2C3SMEN_Msk;
pub const RCC_APB1SMENR1_CRSSMEN_Pos: u32 = 24;
pub const RCC_APB1SMENR1_CRSSMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_CRSSMEN_Pos;
pub const RCC_APB1SMENR1_CRSSMEN: u32 = RCC_APB1SMENR1_CRSSMEN_Msk;
pub const RCC_APB1SMENR1_PWRSMEN_Pos: u32 = 28;
pub const RCC_APB1SMENR1_PWRSMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_PWRSMEN_Pos;
pub const RCC_APB1SMENR1_PWRSMEN: u32 = RCC_APB1SMENR1_PWRSMEN_Msk;
pub const RCC_APB1SMENR1_DAC1SMEN_Pos: u32 = 29;
pub const RCC_APB1SMENR1_DAC1SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_DAC1SMEN_Pos;
pub const RCC_APB1SMENR1_DAC1SMEN: u32 = RCC_APB1SMENR1_DAC1SMEN_Msk;
pub const RCC_APB1SMENR1_OPAMPSMEN_Pos: u32 = 30;
pub const RCC_APB1SMENR1_OPAMPSMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_OPAMPSMEN_Pos;
pub const RCC_APB1SMENR1_OPAMPSMEN: u32 = RCC_APB1SMENR1_OPAMPSMEN_Msk;
pub const RCC_APB1SMENR1_LPTIM1SMEN_Pos: u32 = 31;
pub const RCC_APB1SMENR1_LPTIM1SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR1_LPTIM1SMEN_Pos;
pub const RCC_APB1SMENR1_LPTIM1SMEN: u32 = RCC_APB1SMENR1_LPTIM1SMEN_Msk;
pub const RCC_APB1SMENR2_LPUART1SMEN_Pos: u32 = 0;
pub const RCC_APB1SMENR2_LPUART1SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR2_LPUART1SMEN_Pos;
pub const RCC_APB1SMENR2_LPUART1SMEN: u32 = RCC_APB1SMENR2_LPUART1SMEN_Msk;
pub const RCC_APB1SMENR2_I2C4SMEN_Pos: u32 = 1;
pub const RCC_APB1SMENR2_I2C4SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR2_I2C4SMEN_Pos;
pub const RCC_APB1SMENR2_I2C4SMEN: u32 = RCC_APB1SMENR2_I2C4SMEN_Msk;
pub const RCC_APB1SMENR2_LPTIM2SMEN_Pos: u32 = 5;
pub const RCC_APB1SMENR2_LPTIM2SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR2_LPTIM2SMEN_Pos;
pub const RCC_APB1SMENR2_LPTIM2SMEN: u32 = RCC_APB1SMENR2_LPTIM2SMEN_Msk;
pub const RCC_APB1SMENR2_LPTIM3SMEN_Pos: u32 = 6;
pub const RCC_APB1SMENR2_LPTIM3SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR2_LPTIM3SMEN_Pos;
pub const RCC_APB1SMENR2_LPTIM3SMEN: u32 = RCC_APB1SMENR2_LPTIM3SMEN_Msk;
pub const RCC_APB1SMENR2_FDCAN1SMEN_Pos: u32 = 9;
pub const RCC_APB1SMENR2_FDCAN1SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR2_FDCAN1SMEN_Pos;
pub const RCC_APB1SMENR2_FDCAN1SMEN: u32 = RCC_APB1SMENR2_FDCAN1SMEN_Msk;
pub const RCC_APB1SMENR2_USBFSSMEN_Pos: u32 = 21;
pub const RCC_APB1SMENR2_USBFSSMEN_Msk: u32 = 0x1 << RCC_APB1SMENR2_USBFSSMEN_Pos;
pub const RCC_APB1SMENR2_USBFSSMEN: u32 = RCC_APB1SMENR2_USBFSSMEN_Msk;
pub const RCC_APB1SMENR2_UCPD1SMEN_Pos: u32 = 23;
pub const RCC_APB1SMENR2_UCPD1SMEN_Msk: u32 = 0x1 << RCC_APB1SMENR2_UCPD1SMEN_Pos;
pub const RCC_APB1SMENR2_UCPD1SMEN: u32 = RCC_APB1SMENR2_UCPD1SMEN_Msk;
pub const RCC_APB2SMENR_SYSCFGSMEN_Pos: u32 = 0;
pub const RCC_APB2SMENR_SYSCFGSMEN_Msk: u32 = 0x1 << RCC_APB2SMENR_SYSCFGSMEN_Pos;
pub const RCC_APB2SMENR_SYSCFGSMEN: u32 = RCC_APB2SMENR_SYSCFGSMEN_Msk;
pub const RCC_APB2SMENR_TIM1SMEN_Pos: u32 = 11;
pub const RCC_APB2SMENR_TIM1SMEN_Msk: u32 = 0x1 << RCC_APB2SMENR_TIM1SMEN_Pos;
pub const RCC_APB2SMENR_TIM1SMEN: u32 = RCC_APB2SMENR_TIM1SMEN_Msk;
pub const RCC_APB2SMENR_SPI1SMEN_Pos: u32 = 12;
pub const RCC_APB2SMENR_SPI1SMEN_Msk: u32 = 0x1 << RCC_APB2SMENR_SPI1SMEN_Pos;
pub const RCC_APB2SMENR_SPI1SMEN: u32 = RCC_APB2SMENR_SPI1SMEN_Msk;
pub const RCC_APB2SMENR_TIM8SMEN_Pos: u32 = 13;
pub const RCC_APB2SMENR_TIM8SMEN_Msk: u32 = 0x1 << RCC_APB2SMENR_TIM8SMEN_Pos;
pub const RCC_APB2SMENR_TIM8SMEN: u32 = RCC_APB2SMENR_TIM8SMEN_Msk;
pub const RCC_APB2SMENR_USART1SMEN_Pos: u32 = 14;
pub const RCC_APB2SMENR_USART1SMEN_Msk: u32 = 0x1 << RCC_APB2SMENR_USART1SMEN_Pos;
pub const RCC_APB2SMENR_USART1SMEN: u32 = RCC_APB2SMENR_USART1SMEN_Msk;
pub const RCC_APB2SMENR_TIM15SMEN_Pos: u32 = 16;
pub const RCC_APB2SMENR_TIM15SMEN_Msk: u32 = 0x1 << RCC_APB2SMENR_TIM15SMEN_Pos;
pub const RCC_APB2SMENR_TIM15SMEN: u32 = RCC_APB2SMENR_TIM15SMEN_Msk;
pub const RCC_APB2SMENR_TIM16SMEN_Pos: u32 = 17;
pub const RCC_APB2SMENR_TIM16SMEN_Msk: u32 = 0x1 << RCC_APB2SMENR_TIM16SMEN_Pos;
pub const RCC_APB2SMENR_TIM16SMEN: u32 = RCC_APB2SMENR_TIM16SMEN_Msk;
pub const RCC_APB2SMENR_TIM17SMEN_Pos: u32 = 18;
pub const RCC_APB2SMENR_TIM17SMEN_Msk: u32 = 0x1 << RCC_APB2SMENR_TIM17SMEN_Pos;
pub const RCC_APB2SMENR_TIM17SMEN: u32 = RCC_APB2SMENR_TIM17SMEN_Msk;
pub const RCC_APB2SMENR_SAI1SMEN_Pos: u32 = 21;
pub const RCC_APB2SMENR_SAI1SMEN_Msk: u32 = 0x1 << RCC_APB2SMENR_SAI1SMEN_Pos;
pub const RCC_APB2SMENR_SAI1SMEN: u32 = RCC_APB2SMENR_SAI1SMEN_Msk;
pub const RCC_APB2SMENR_SAI2SMEN_Pos: u32 = 22;
pub const RCC_APB2SMENR_SAI2SMEN_Msk: u32 = 0x1 << RCC_APB2SMENR_SAI2SMEN_Pos;
pub const RCC_APB2SMENR_SAI2SMEN: u32 = RCC_APB2SMENR_SAI2SMEN_Msk;
pub const RCC_APB2SMENR_DFSDM1SMEN_Pos: u32 = 24;
pub const RCC_APB2SMENR_DFSDM1SMEN_Msk: u32 = 0x1 << RCC_APB2SMENR_DFSDM1SMEN_Pos;
pub const RCC_APB2SMENR_DFSDM1SMEN: u32 = RCC_APB2SMENR_DFSDM1SMEN_Msk;
pub const RCC_CCIPR1_USART1SEL_Pos: u32 = 0;
pub const RCC_CCIPR1_USART1SEL_Msk: u32 = 0x3 << RCC_CCIPR1_USART1SEL_Pos;
pub const RCC_CCIPR1_USART1SEL: u32 = RCC_CCIPR1_USART1SEL_Msk;
pub const RCC_CCIPR1_USART1SEL_0: u32 = 0x1 << RCC_CCIPR1_USART1SEL_Pos;
pub const RCC_CCIPR1_USART1SEL_1: u32 = 0x2 << RCC_CCIPR1_USART1SEL_Pos;
pub const RCC_CCIPR1_USART2SEL_Pos: u32 = 2;
pub const RCC_CCIPR1_USART2SEL_Msk: u32 = 0x3 << RCC_CCIPR1_USART2SEL_Pos;
pub const RCC_CCIPR1_USART2SEL: u32 = RCC_CCIPR1_USART2SEL_Msk;
pub const RCC_CCIPR1_USART2SEL_0: u32 = 0x1 << RCC_CCIPR1_USART2SEL_Pos;
pub const RCC_CCIPR1_USART2SEL_1: u32 = 0x2 << RCC_CCIPR1_USART2SEL_Pos;
pub const RCC_CCIPR1_USART3SEL_Pos: u32 = 4;
pub const RCC_CCIPR1_USART3SEL_Msk: u32 = 0x3 << RCC_CCIPR1_USART3SEL_Pos;
pub const RCC_CCIPR1_USART3SEL: u32 = RCC_CCIPR1_USART3SEL_Msk;
pub const RCC_CCIPR1_USART3SEL_0: u32 = 0x1 << RCC_CCIPR1_USART3SEL_Pos;
pub const RCC_CCIPR1_USART3SEL_1: u32 = 0x2 << RCC_CCIPR1_USART3SEL_Pos;
pub const RCC_CCIPR1_UART4SEL_Pos: u32 = 6;
pub const RCC_CCIPR1_UART4SEL_Msk: u32 = 0x3 << RCC_CCIPR1_UART4SEL_Pos;
pub const RCC_CCIPR1_UART4SEL: u32 = RCC_CCIPR1_UART4SEL_Msk;
pub const RCC_CCIPR1_UART4SEL_0: u32 = 0x1 << RCC_CCIPR1_UART4SEL_Pos;
pub const RCC_CCIPR1_UART4SEL_1: u32 = 0x2 << RCC_CCIPR1_UART4SEL_Pos;
pub const RCC_CCIPR1_UART5SEL_Pos: u32 = 8;
pub const RCC_CCIPR1_UART5SEL_Msk: u32 = 0x3 << RCC_CCIPR1_UART5SEL_Pos;
pub const RCC_CCIPR1_UART5SEL: u32 = RCC_CCIPR1_UART5SEL_Msk;
pub const RCC_CCIPR1_UART5SEL_0: u32 = 0x1 << RCC_CCIPR1_UART5SEL_Pos;
pub const RCC_CCIPR1_UART5SEL_1: u32 = 0x2 << RCC_CCIPR1_UART5SEL_Pos;
pub const RCC_CCIPR1_LPUART1SEL_Pos: u32 = 10;
pub const RCC_CCIPR1_LPUART1SEL_Msk: u32 = 0x3 << RCC_CCIPR1_LPUART1SEL_Pos;
pub const RCC_CCIPR1_LPUART1SEL: u32 = RCC_CCIPR1_LPUART1SEL_Msk;
pub const RCC_CCIPR1_LPUART1SEL_0: u32 = 0x1 << RCC_CCIPR1_LPUART1SEL_Pos;
pub const RCC_CCIPR1_LPUART1SEL_1: u32 = 0x2 << RCC_CCIPR1_LPUART1SEL_Pos;
pub const RCC_CCIPR1_I2C1SEL_Pos: u32 = 12;
pub const RCC_CCIPR1_I2C1SEL_Msk: u32 = 0x3 << RCC_CCIPR1_I2C1SEL_Pos;
pub const RCC_CCIPR1_I2C1SEL: u32 = RCC_CCIPR1_I2C1SEL_Msk;
pub const RCC_CCIPR1_I2C1SEL_0: u32 = 0x1 << RCC_CCIPR1_I2C1SEL_Pos;
pub const RCC_CCIPR1_I2C1SEL_1: u32 = 0x2 << RCC_CCIPR1_I2C1SEL_Pos;
pub const RCC_CCIPR1_I2C2SEL_Pos: u32 = 14;
pub const RCC_CCIPR1_I2C2SEL_Msk: u32 = 0x3 << RCC_CCIPR1_I2C2SEL_Pos;
pub const RCC_CCIPR1_I2C2SEL: u32 = RCC_CCIPR1_I2C2SEL_Msk;
pub const RCC_CCIPR1_I2C2SEL_0: u32 = 0x1 << RCC_CCIPR1_I2C2SEL_Pos;
pub const RCC_CCIPR1_I2C2SEL_1: u32 = 0x2 << RCC_CCIPR1_I2C2SEL_Pos;
pub const RCC_CCIPR1_I2C3SEL_Pos: u32 = 16;
pub const RCC_CCIPR1_I2C3SEL_Msk: u32 = 0x3 << RCC_CCIPR1_I2C3SEL_Pos;
pub const RCC_CCIPR1_I2C3SEL: u32 = RCC_CCIPR1_I2C3SEL_Msk;
pub const RCC_CCIPR1_I2C3SEL_0: u32 = 0x1 << RCC_CCIPR1_I2C3SEL_Pos;
pub const RCC_CCIPR1_I2C3SEL_1: u32 = 0x2 << RCC_CCIPR1_I2C3SEL_Pos;
pub const RCC_CCIPR1_LPTIM1SEL_Pos: u32 = 18;
pub const RCC_CCIPR1_LPTIM1SEL_Msk: u32 = 0x3 << RCC_CCIPR1_LPTIM1SEL_Pos;
pub const RCC_CCIPR1_LPTIM1SEL: u32 = RCC_CCIPR1_LPTIM1SEL_Msk;
pub const RCC_CCIPR1_LPTIM1SEL_0: u32 = 0x1 << RCC_CCIPR1_LPTIM1SEL_Pos;
pub const RCC_CCIPR1_LPTIM1SEL_1: u32 = 0x2 << RCC_CCIPR1_LPTIM1SEL_Pos;
pub const RCC_CCIPR1_LPTIM2SEL_Pos: u32 = 20;
pub const RCC_CCIPR1_LPTIM2SEL_Msk: u32 = 0x3 << RCC_CCIPR1_LPTIM2SEL_Pos;
pub const RCC_CCIPR1_LPTIM2SEL: u32 = RCC_CCIPR1_LPTIM2SEL_Msk;
pub const RCC_CCIPR1_LPTIM2SEL_0: u32 = 0x1 << RCC_CCIPR1_LPTIM2SEL_Pos;
pub const RCC_CCIPR1_LPTIM2SEL_1: u32 = 0x2 << RCC_CCIPR1_LPTIM2SEL_Pos;
pub const RCC_CCIPR1_LPTIM3SEL_Pos: u32 = 22;
pub const RCC_CCIPR1_LPTIM3SEL_Msk: u32 = 0x3 << RCC_CCIPR1_LPTIM3SEL_Pos;
pub const RCC_CCIPR1_LPTIM3SEL: u32 = RCC_CCIPR1_LPTIM3SEL_Msk;
pub const RCC_CCIPR1_LPTIM3SEL_0: u32 = 0x1 << RCC_CCIPR1_LPTIM3SEL_Pos;
pub const RCC_CCIPR1_LPTIM3SEL_1: u32 = 0x2 << RCC_CCIPR1_LPTIM3SEL_Pos;
pub const RCC_CCIPR1_FDCANSEL_Pos: u32 = 24;
pub const RCC_CCIPR1_FDCANSEL_Msk: u32 = 0x3 << RCC_CCIPR1_FDCANSEL_Pos;
pub const RCC_CCIPR1_FDCANSEL: u32 = RCC_CCIPR1_FDCANSEL_Msk;
pub const RCC_CCIPR1_FDCANSEL_0: u32 = 0x1 << RCC_CCIPR1_FDCANSEL_Pos;
pub const RCC_CCIPR1_FDCANSEL_1: u32 = 0x2 << RCC_CCIPR1_FDCANSEL_Pos;
pub const RCC_CCIPR1_CLK48MSEL_Pos: u32 = 26;
pub const RCC_CCIPR1_CLK48MSEL_Msk: u32 = 0x3 << RCC_CCIPR1_CLK48MSEL_Pos;
pub const RCC_CCIPR1_CLK48MSEL: u32 = RCC_CCIPR1_CLK48MSEL_Msk;
pub const RCC_CCIPR1_CLK48MSEL_0: u32 = 0x1 << RCC_CCIPR1_CLK48MSEL_Pos;
pub const RCC_CCIPR1_CLK48MSEL_1: u32 = 0x2 << RCC_CCIPR1_CLK48MSEL_Pos;
pub const RCC_CCIPR1_ADCSEL_Pos: u32 = 28;
pub const RCC_CCIPR1_ADCSEL_Msk: u32 = 0x3 << RCC_CCIPR1_ADCSEL_Pos;
pub const RCC_CCIPR1_ADCSEL: u32 = RCC_CCIPR1_ADCSEL_Msk;
pub const RCC_CCIPR1_ADCSEL_0: u32 = 0x1 << RCC_CCIPR1_ADCSEL_Pos;
pub const RCC_CCIPR1_ADCSEL_1: u32 = 0x2 << RCC_CCIPR1_ADCSEL_Pos;
pub const RCC_BDCR_LSEON_Pos: u32 = 0;
pub const RCC_BDCR_LSEON_Msk: u32 = 0x1 << RCC_BDCR_LSEON_Pos;
pub const RCC_BDCR_LSEON: u32 = RCC_BDCR_LSEON_Msk;
pub const RCC_BDCR_LSERDY_Pos: u32 = 1;
pub const RCC_BDCR_LSERDY_Msk: u32 = 0x1 << RCC_BDCR_LSERDY_Pos;
pub const RCC_BDCR_LSERDY: u32 = RCC_BDCR_LSERDY_Msk;
pub const RCC_BDCR_LSEBYP_Pos: u32 = 2;
pub const RCC_BDCR_LSEBYP_Msk: u32 = 0x1 << RCC_BDCR_LSEBYP_Pos;
pub const RCC_BDCR_LSEBYP: u32 = RCC_BDCR_LSEBYP_Msk;
pub const RCC_BDCR_LSEDRV_Pos: u32 = 3;
pub const RCC_BDCR_LSEDRV_Msk: u32 = 0x3 << RCC_BDCR_LSEDRV_Pos;
pub const RCC_BDCR_LSEDRV: u32 = RCC_BDCR_LSEDRV_Msk;
pub const RCC_BDCR_LSEDRV_0: u32 = 0x1 << RCC_BDCR_LSEDRV_Pos;
pub const RCC_BDCR_LSEDRV_1: u32 = 0x2 << RCC_BDCR_LSEDRV_Pos;
pub const RCC_BDCR_LSECSSON_Pos: u32 = 5;
pub const RCC_BDCR_LSECSSON_Msk: u32 = 0x1 << RCC_BDCR_LSECSSON_Pos;
pub const RCC_BDCR_LSECSSON: u32 = RCC_BDCR_LSECSSON_Msk;
pub const RCC_BDCR_LSECSSD_Pos: u32 = 6;
pub const RCC_BDCR_LSECSSD_Msk: u32 = 0x1 << RCC_BDCR_LSECSSD_Pos;
pub const RCC_BDCR_LSECSSD: u32 = RCC_BDCR_LSECSSD_Msk;
pub const RCC_BDCR_LSESYSEN_Pos: u32 = 7;
pub const RCC_BDCR_LSESYSEN_Msk: u32 = 0x1 << RCC_BDCR_LSESYSEN_Pos;
pub const RCC_BDCR_LSESYSEN: u32 = RCC_BDCR_LSESYSEN_Msk;
pub const RCC_BDCR_RTCSEL_Pos: u32 = 8;
pub const RCC_BDCR_RTCSEL_Msk: u32 = 0x3 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCSEL: u32 = RCC_BDCR_RTCSEL_Msk;
pub const RCC_BDCR_RTCSEL_0: u32 = 0x1 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCSEL_1: u32 = 0x2 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_LSESYSRDY_Pos: u32 = 11;
pub const RCC_BDCR_LSESYSRDY_Msk: u32 = 0x1 << RCC_BDCR_LSESYSRDY_Pos;
pub const RCC_BDCR_LSESYSRDY: u32 = RCC_BDCR_LSESYSRDY_Msk;
pub const RCC_BDCR_RTCEN_Pos: u32 = 15;
pub const RCC_BDCR_RTCEN_Msk: u32 = 0x1 << RCC_BDCR_RTCEN_Pos;
pub const RCC_BDCR_RTCEN: u32 = RCC_BDCR_RTCEN_Msk;
pub const RCC_BDCR_BDRST_Pos: u32 = 16;
pub const RCC_BDCR_BDRST_Msk: u32 = 0x1 << RCC_BDCR_BDRST_Pos;
pub const RCC_BDCR_BDRST: u32 = RCC_BDCR_BDRST_Msk;
pub const RCC_BDCR_LSCOEN_Pos: u32 = 24;
pub const RCC_BDCR_LSCOEN_Msk: u32 = 0x1 << RCC_BDCR_LSCOEN_Pos;
pub const RCC_BDCR_LSCOEN: u32 = RCC_BDCR_LSCOEN_Msk;
pub const RCC_BDCR_LSCOSEL_Pos: u32 = 25;
pub const RCC_BDCR_LSCOSEL_Msk: u32 = 0x1 << RCC_BDCR_LSCOSEL_Pos;
pub const RCC_BDCR_LSCOSEL: u32 = RCC_BDCR_LSCOSEL_Msk;
pub const RCC_CSR_LSION_Pos: u32 = 0;
pub const RCC_CSR_LSION_Msk: u32 = 0x1 << RCC_CSR_LSION_Pos;
pub const RCC_CSR_LSION: u32 = RCC_CSR_LSION_Msk;
pub const RCC_CSR_LSIRDY_Pos: u32 = 1;
pub const RCC_CSR_LSIRDY_Msk: u32 = 0x1 << RCC_CSR_LSIRDY_Pos;
pub const RCC_CSR_LSIRDY: u32 = RCC_CSR_LSIRDY_Msk;
pub const RCC_CSR_LSIPRE_Pos: u32 = 4;
pub const RCC_CSR_LSIPRE_Msk: u32 = 0x1 << RCC_CSR_LSIPRE_Pos;
pub const RCC_CSR_LSIPRE: u32 = RCC_CSR_LSIPRE_Msk;
pub const RCC_CSR_MSISRANGE_Pos: u32 = 8;
pub const RCC_CSR_MSISRANGE_Msk: u32 = 0xF << RCC_CSR_MSISRANGE_Pos;
pub const RCC_CSR_MSISRANGE: u32 = RCC_CSR_MSISRANGE_Msk;
pub const RCC_CSR_MSISRANGE_0: u32 = 0x1 << RCC_CSR_MSISRANGE_Pos;
pub const RCC_CSR_MSISRANGE_1: u32 = 0x2 << RCC_CSR_MSISRANGE_Pos;
pub const RCC_CSR_MSISRANGE_2: u32 = 0x4 << RCC_CSR_MSISRANGE_Pos;
pub const RCC_CSR_MSISRANGE_3: u32 = 0x8 << RCC_CSR_MSISRANGE_Pos;
pub const RCC_CSR_RMVF_Pos: u32 = 23;
pub const RCC_CSR_RMVF_Msk: u32 = 0x1 << RCC_CSR_RMVF_Pos;
pub const RCC_CSR_RMVF: u32 = RCC_CSR_RMVF_Msk;
pub const RCC_CSR_OBLRSTF_Pos: u32 = 25;
pub const RCC_CSR_OBLRSTF_Msk: u32 = 0x1 << RCC_CSR_OBLRSTF_Pos;
pub const RCC_CSR_OBLRSTF: u32 = RCC_CSR_OBLRSTF_Msk;
pub const RCC_CSR_PINRSTF_Pos: u32 = 26;
pub const RCC_CSR_PINRSTF_Msk: u32 = 0x1 << RCC_CSR_PINRSTF_Pos;
pub const RCC_CSR_PINRSTF: u32 = RCC_CSR_PINRSTF_Msk;
pub const RCC_CSR_BORRSTF_Pos: u32 = 27;
pub const RCC_CSR_BORRSTF_Msk: u32 = 0x1 << RCC_CSR_BORRSTF_Pos;
pub const RCC_CSR_BORRSTF: u32 = RCC_CSR_BORRSTF_Msk;
pub const RCC_CSR_SFTRSTF_Pos: u32 = 28;
pub const RCC_CSR_SFTRSTF_Msk: u32 = 0x1 << RCC_CSR_SFTRSTF_Pos;
pub const RCC_CSR_SFTRSTF: u32 = RCC_CSR_SFTRSTF_Msk;
pub const RCC_CSR_IWDGRSTF_Pos: u32 = 29;
pub const RCC_CSR_IWDGRSTF_Msk: u32 = 0x1 << RCC_CSR_IWDGRSTF_Pos;
pub const RCC_CSR_IWDGRSTF: u32 = RCC_CSR_IWDGRSTF_Msk;
pub const RCC_CSR_WWDGRSTF_Pos: u32 = 30;
pub const RCC_CSR_WWDGRSTF_Msk: u32 = 0x1 << RCC_CSR_WWDGRSTF_Pos;
pub const RCC_CSR_WWDGRSTF: u32 = RCC_CSR_WWDGRSTF_Msk;
pub const RCC_CSR_LPWRRSTF_Pos: u32 = 31;
pub const RCC_CSR_LPWRRSTF_Msk: u32 = 0x1 << RCC_CSR_LPWRRSTF_Pos;
pub const RCC_CSR_LPWRRSTF: u32 = RCC_CSR_LPWRRSTF_Msk;
pub const RCC_CRRCR_HSI48ON_Pos: u32 = 0;
pub const RCC_CRRCR_HSI48ON_Msk: u32 = 0x1 << RCC_CRRCR_HSI48ON_Pos;
pub const RCC_CRRCR_HSI48ON: u32 = RCC_CRRCR_HSI48ON_Msk;
pub const RCC_CRRCR_HSI48RDY_Pos: u32 = 1;
pub const RCC_CRRCR_HSI48RDY_Msk: u32 = 0x1 << RCC_CRRCR_HSI48RDY_Pos;
pub const RCC_CRRCR_HSI48RDY: u32 = RCC_CRRCR_HSI48RDY_Msk;
pub const RCC_CRRCR_HSI48CAL_Pos: u32 = 7;
pub const RCC_CRRCR_HSI48CAL_Msk: u32 = 0x1FF << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL: u32 = RCC_CRRCR_HSI48CAL_Msk;
pub const RCC_CRRCR_HSI48CAL_0: u32 = 0x001 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_1: u32 = 0x002 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_2: u32 = 0x004 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_3: u32 = 0x008 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_4: u32 = 0x010 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_5: u32 = 0x020 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_6: u32 = 0x040 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_7: u32 = 0x080 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_8: u32 = 0x100 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CCIPR2_I2C4SEL_Pos: u32 = 0;
pub const RCC_CCIPR2_I2C4SEL_Msk: u32 = 0x3 << RCC_CCIPR2_I2C4SEL_Pos;
pub const RCC_CCIPR2_I2C4SEL: u32 = RCC_CCIPR2_I2C4SEL_Msk;
pub const RCC_CCIPR2_I2C4SEL_0: u32 = 0x1 << RCC_CCIPR2_I2C4SEL_Pos;
pub const RCC_CCIPR2_I2C4SEL_1: u32 = 0x2 << RCC_CCIPR2_I2C4SEL_Pos;
pub const RCC_CCIPR2_DFSDMSEL_Pos: u32 = 2;
pub const RCC_CCIPR2_DFSDMSEL_Msk: u32 = 0x1 << RCC_CCIPR2_DFSDMSEL_Pos;
pub const RCC_CCIPR2_DFSDMSEL: u32 = RCC_CCIPR2_DFSDMSEL_Msk;
pub const RCC_CCIPR2_ADFSDMSEL_Pos: u32 = 3;
pub const RCC_CCIPR2_ADFSDMSEL_Msk: u32 = 0x3 << RCC_CCIPR2_ADFSDMSEL_Pos;
pub const RCC_CCIPR2_ADFSDMSEL: u32 = RCC_CCIPR2_ADFSDMSEL_Msk;
pub const RCC_CCIPR2_ADFSDMSEL_0: u32 = 0x1 << RCC_CCIPR2_ADFSDMSEL_Pos;
pub const RCC_CCIPR2_ADFSDMSEL_1: u32 = 0x2 << RCC_CCIPR2_ADFSDMSEL_Pos;
pub const RCC_CCIPR2_SAI1SEL_Pos: u32 = 5;
pub const RCC_CCIPR2_SAI1SEL_Msk: u32 = 0x7 << RCC_CCIPR2_SAI1SEL_Pos;
pub const RCC_CCIPR2_SAI1SEL: u32 = RCC_CCIPR2_SAI1SEL_Msk;
pub const RCC_CCIPR2_SAI1SEL_0: u32 = 0x1 << RCC_CCIPR2_SAI1SEL_Pos;
pub const RCC_CCIPR2_SAI1SEL_1: u32 = 0x2 << RCC_CCIPR2_SAI1SEL_Pos;
pub const RCC_CCIPR2_SAI1SEL_2: u32 = 0x4 << RCC_CCIPR2_SAI1SEL_Pos;
pub const RCC_CCIPR2_SAI2SEL_Pos: u32 = 8;
pub const RCC_CCIPR2_SAI2SEL_Msk: u32 = 0x7 << RCC_CCIPR2_SAI2SEL_Pos;
pub const RCC_CCIPR2_SAI2SEL: u32 = RCC_CCIPR2_SAI2SEL_Msk;
pub const RCC_CCIPR2_SAI2SEL_0: u32 = 0x1 << RCC_CCIPR2_SAI2SEL_Pos;
pub const RCC_CCIPR2_SAI2SEL_1: u32 = 0x2 << RCC_CCIPR2_SAI2SEL_Pos;
pub const RCC_CCIPR2_SAI2SEL_2: u32 = 0x4 << RCC_CCIPR2_SAI2SEL_Pos;
pub const RCC_CCIPR2_SDMMCSEL_Pos: u32 = 14;
pub const RCC_CCIPR2_SDMMCSEL_Msk: u32 = 0x1 << RCC_CCIPR2_SDMMCSEL_Pos;
pub const RCC_CCIPR2_SDMMCSEL: u32 = RCC_CCIPR2_SDMMCSEL_Msk;
pub const RCC_CCIPR2_OSPISEL_Pos: u32 = 20;
pub const RCC_CCIPR2_OSPISEL_Msk: u32 = 0x3 << RCC_CCIPR2_OSPISEL_Pos;
pub const RCC_CCIPR2_OSPISEL: u32 = RCC_CCIPR2_OSPISEL_Msk;
pub const RCC_CCIPR2_OSPISEL_0: u32 = 0x1 << RCC_CCIPR2_OSPISEL_Pos;
pub const RCC_CCIPR2_OSPISEL_1: u32 = 0x2 << RCC_CCIPR2_OSPISEL_Pos;
pub const RCC_SECCFGR_HSISEC_Pos: u32 = 0;
pub const RCC_SECCFGR_HSISEC_Msk: u32 = 0x1 << RCC_SECCFGR_HSISEC_Pos;
pub const RCC_SECCFGR_HSISEC: u32 = RCC_SECCFGR_HSISEC_Msk;
pub const RCC_SECCFGR_HSESEC_Pos: u32 = 1;
pub const RCC_SECCFGR_HSESEC_Msk: u32 = 0x1 << RCC_SECCFGR_HSESEC_Pos;
pub const RCC_SECCFGR_HSESEC: u32 = RCC_SECCFGR_HSESEC_Msk;
pub const RCC_SECCFGR_MSISEC_Pos: u32 = 2;
pub const RCC_SECCFGR_MSISEC_Msk: u32 = 0x1 << RCC_SECCFGR_MSISEC_Pos;
pub const RCC_SECCFGR_MSISEC: u32 = RCC_SECCFGR_MSISEC_Msk;
pub const RCC_SECCFGR_LSISEC_Pos: u32 = 3;
pub const RCC_SECCFGR_LSISEC_Msk: u32 = 0x1 << RCC_SECCFGR_LSISEC_Pos;
pub const RCC_SECCFGR_LSISEC: u32 = RCC_SECCFGR_LSISEC_Msk;
pub const RCC_SECCFGR_LSESEC_Pos: u32 = 4;
pub const RCC_SECCFGR_LSESEC_Msk: u32 = 0x1 << RCC_SECCFGR_LSESEC_Pos;
pub const RCC_SECCFGR_LSESEC: u32 = RCC_SECCFGR_LSESEC_Msk;
pub const RCC_SECCFGR_SYSCLKSEC_Pos: u32 = 5;
pub const RCC_SECCFGR_SYSCLKSEC_Msk: u32 = 0x1 << RCC_SECCFGR_SYSCLKSEC_Pos;
pub const RCC_SECCFGR_SYSCLKSEC: u32 = RCC_SECCFGR_SYSCLKSEC_Msk;
pub const RCC_SECCFGR_PRESCSEC_Pos: u32 = 6;
pub const RCC_SECCFGR_PRESCSEC_Msk: u32 = 0x1 << RCC_SECCFGR_PRESCSEC_Pos;
pub const RCC_SECCFGR_PRESCSEC: u32 = RCC_SECCFGR_PRESCSEC_Msk;
pub const RCC_SECCFGR_PLLSEC_Pos: u32 = 7;
pub const RCC_SECCFGR_PLLSEC_Msk: u32 = 0x1 << RCC_SECCFGR_PLLSEC_Pos;
pub const RCC_SECCFGR_PLLSEC: u32 = RCC_SECCFGR_PLLSEC_Msk;
pub const RCC_SECCFGR_PLLSAI1SEC_Pos: u32 = 8;
pub const RCC_SECCFGR_PLLSAI1SEC_Msk: u32 = 0x1 << RCC_SECCFGR_PLLSAI1SEC_Pos;
pub const RCC_SECCFGR_PLLSAI1SEC: u32 = RCC_SECCFGR_PLLSAI1SEC_Msk;
pub const RCC_SECCFGR_PLLSAI2SEC_Pos: u32 = 9;
pub const RCC_SECCFGR_PLLSAI2SEC_Msk: u32 = 0x1 << RCC_SECCFGR_PLLSAI2SEC_Pos;
pub const RCC_SECCFGR_PLLSAI2SEC: u32 = RCC_SECCFGR_PLLSAI2SEC_Msk;
pub const RCC_SECCFGR_CLK48MSEC_Pos: u32 = 10;
pub const RCC_SECCFGR_CLK48MSEC_Msk: u32 = 0x1 << RCC_SECCFGR_CLK48MSEC_Pos;
pub const RCC_SECCFGR_CLK48MSEC: u32 = RCC_SECCFGR_CLK48MSEC_Msk;
pub const RCC_SECCFGR_HSI48SEC_Pos: u32 = 11;
pub const RCC_SECCFGR_HSI48SEC_Msk: u32 = 0x1 << RCC_SECCFGR_HSI48SEC_Pos;
pub const RCC_SECCFGR_HSI48SEC: u32 = RCC_SECCFGR_HSI48SEC_Msk;
pub const RCC_SECCFGR_RMVFSEC_Pos: u32 = 12;
pub const RCC_SECCFGR_RMVFSEC_Msk: u32 = 0x1 << RCC_SECCFGR_RMVFSEC_Pos;
pub const RCC_SECCFGR_RMVFSEC: u32 = RCC_SECCFGR_RMVFSEC_Msk;
pub const RCC_SECSR_HSISECF_Pos: u32 = 0;
pub const RCC_SECSR_HSISECF_Msk: u32 = 0x1 << RCC_SECSR_HSISECF_Pos;
pub const RCC_SECSR_HSISECF: u32 = RCC_SECSR_HSISECF_Msk;
pub const RCC_SECSR_HSESECF_Pos: u32 = 1;
pub const RCC_SECSR_HSESECF_Msk: u32 = 0x1 << RCC_SECSR_HSESECF_Pos;
pub const RCC_SECSR_HSESECF: u32 = RCC_SECSR_HSESECF_Msk;
pub const RCC_SECSR_MSISECF_Pos: u32 = 2;
pub const RCC_SECSR_MSISECF_Msk: u32 = 0x1 << RCC_SECSR_MSISECF_Pos;
pub const RCC_SECSR_MSISECF: u32 = RCC_SECSR_MSISECF_Msk;
pub const RCC_SECSR_LSISECF_Pos: u32 = 3;
pub const RCC_SECSR_LSISECF_Msk: u32 = 0x1 << RCC_SECSR_LSISECF_Pos;
pub const RCC_SECSR_LSISECF: u32 = RCC_SECSR_LSISECF_Msk;
pub const RCC_SECSR_LSESECF_Pos: u32 = 4;
pub const RCC_SECSR_LSESECF_Msk: u32 = 0x1 << RCC_SECSR_LSESECF_Pos;
pub const RCC_SECSR_LSESECF: u32 = RCC_SECSR_LSESECF_Msk;
pub const RCC_SECSR_SYSCLKSECF_Pos: u32 = 5;
pub const RCC_SECSR_SYSCLKSECF_Msk: u32 = 0x1 << RCC_SECSR_SYSCLKSECF_Pos;
pub const RCC_SECSR_SYSCLKSECF: u32 = RCC_SECSR_SYSCLKSECF_Msk;
pub const RCC_SECSR_PRESCSECF_Pos: u32 = 6;
pub const RCC_SECSR_PRESCSECF_Msk: u32 = 0x1 << RCC_SECSR_PRESCSECF_Pos;
pub const RCC_SECSR_PRESCSECF: u32 = RCC_SECSR_PRESCSECF_Msk;
pub const RCC_SECSR_PLLSECF_Pos: u32 = 7;
pub const RCC_SECSR_PLLSECF_Msk: u32 = 0x1 << RCC_SECSR_PLLSECF_Pos;
pub const RCC_SECSR_PLLSECF: u32 = RCC_SECSR_PLLSECF_Msk;
pub const RCC_SECSR_PLLSAI1SECF_Pos: u32 = 8;
pub const RCC_SECSR_PLLSAI1SECF_Msk: u32 = 0x1 << RCC_SECSR_PLLSAI1SECF_Pos;
pub const RCC_SECSR_PLLSAI1SECF: u32 = RCC_SECSR_PLLSAI1SECF_Msk;
pub const RCC_SECSR_PLLSAI2SECF_Pos: u32 = 9;
pub const RCC_SECSR_PLLSAI2SECF_Msk: u32 = 0x1 << RCC_SECSR_PLLSAI2SECF_Pos;
pub const RCC_SECSR_PLLSAI2SECF: u32 = RCC_SECSR_PLLSAI2SECF_Msk;
pub const RCC_SECSR_CLK48MSECF_Pos: u32 = 10;
pub const RCC_SECSR_CLK48MSECF_Msk: u32 = 0x1 << RCC_SECSR_CLK48MSECF_Pos;
pub const RCC_SECSR_CLK48MSECF: u32 = RCC_SECSR_CLK48MSECF_Msk;
pub const RCC_SECSR_HSI48SECF_Pos: u32 = 11;
pub const RCC_SECSR_HSI48SECF_Msk: u32 = 0x1 << RCC_SECSR_HSI48SECF_Pos;
pub const RCC_SECSR_HSI48SECF: u32 = RCC_SECSR_HSI48SECF_Msk;
pub const RCC_SECSR_RMVFSECF_Pos: u32 = 12;
pub const RCC_SECSR_RMVFSECF_Msk: u32 = 0x1 << RCC_SECSR_RMVFSECF_Pos;
pub const RCC_SECSR_RMVFSECF: u32 = RCC_SECSR_RMVFSECF_Msk;
pub const RCC_AHB1SECSR_DMA1SECF_Pos: u32 = 0;
pub const RCC_AHB1SECSR_DMA1SECF_Msk: u32 = 0x1 << RCC_AHB1SECSR_DMA1SECF_Pos;
pub const RCC_AHB1SECSR_DMA1SECF: u32 = RCC_AHB1SECSR_DMA1SECF_Msk;
pub const RCC_AHB1SECSR_DMA2SECF_Pos: u32 = 1;
pub const RCC_AHB1SECSR_DMA2SECF_Msk: u32 = 0x1 << RCC_AHB1SECSR_DMA2SECF_Pos;
pub const RCC_AHB1SECSR_DMA2SECF: u32 = RCC_AHB1SECSR_DMA2SECF_Msk;
pub const RCC_AHB1SECSR_DMAMUX1SECF_Pos: u32 = 2;
pub const RCC_AHB1SECSR_DMAMUX1SECF_Msk: u32 = 0x1 << RCC_AHB1SECSR_DMAMUX1SECF_Pos;
pub const RCC_AHB1SECSR_DMAMUX1SECF: u32 = RCC_AHB1SECSR_DMAMUX1SECF_Msk;
pub const RCC_AHB1SECSR_FLASHSECF_Pos: u32 = 8;
pub const RCC_AHB1SECSR_FLASHSECF_Msk: u32 = 0x1 << RCC_AHB1SECSR_FLASHSECF_Pos;
pub const RCC_AHB1SECSR_FLASHSECF: u32 = RCC_AHB1SECSR_FLASHSECF_Msk;
pub const RCC_AHB1SECSR_SRAM1SECF_Pos: u32 = 9;
pub const RCC_AHB1SECSR_SRAM1SECF_Msk: u32 = 0x1 << RCC_AHB1SECSR_SRAM1SECF_Pos;
pub const RCC_AHB1SECSR_SRAM1SECF: u32 = RCC_AHB1SECSR_SRAM1SECF_Msk;
pub const RCC_AHB1SECSR_CRCSECF_Pos: u32 = 12;
pub const RCC_AHB1SECSR_CRCSECF_Msk: u32 = 0x1 << RCC_AHB1SECSR_CRCSECF_Pos;
pub const RCC_AHB1SECSR_CRCSECF: u32 = RCC_AHB1SECSR_CRCSECF_Msk;
pub const RCC_AHB1SECSR_TSCSECF_Pos: u32 = 16;
pub const RCC_AHB1SECSR_TSCSECF_Msk: u32 = 0x1 << RCC_AHB1SECSR_TSCSECF_Pos;
pub const RCC_AHB1SECSR_TSCSECF: u32 = RCC_AHB1SECSR_TSCSECF_Msk;
pub const RCC_AHB1SECSR_GTZCSECF_Pos: u32 = 22;
pub const RCC_AHB1SECSR_GTZCSECF_Msk: u32 = 0x1 << RCC_AHB1SECSR_GTZCSECF_Pos;
pub const RCC_AHB1SECSR_GTZCSECF: u32 = RCC_AHB1SECSR_GTZCSECF_Msk;
pub const RCC_AHB1SECSR_ICACHESECF_Pos: u32 = 23;
pub const RCC_AHB1SECSR_ICACHESECF_Msk: u32 = 0x1 << RCC_AHB1SECSR_ICACHESECF_Pos;
pub const RCC_AHB1SECSR_ICACHESECF: u32 = RCC_AHB1SECSR_ICACHESECF_Msk;
pub const RCC_AHB2SECSR_GPIOASECF_Pos: u32 = 0;
pub const RCC_AHB2SECSR_GPIOASECF_Msk: u32 = 0x1 << RCC_AHB2SECSR_GPIOASECF_Pos;
pub const RCC_AHB2SECSR_GPIOASECF: u32 = RCC_AHB2SECSR_GPIOASECF_Msk;
pub const RCC_AHB2SECSR_GPIOBSECF_Pos: u32 = 1;
pub const RCC_AHB2SECSR_GPIOBSECF_Msk: u32 = 0x1 << RCC_AHB2SECSR_GPIOBSECF_Pos;
pub const RCC_AHB2SECSR_GPIOBSECF: u32 = RCC_AHB2SECSR_GPIOBSECF_Msk;
pub const RCC_AHB2SECSR_GPIOCSECF_Pos: u32 = 2;
pub const RCC_AHB2SECSR_GPIOCSECF_Msk: u32 = 0x1 << RCC_AHB2SECSR_GPIOCSECF_Pos;
pub const RCC_AHB2SECSR_GPIOCSECF: u32 = RCC_AHB2SECSR_GPIOCSECF_Msk;
pub const RCC_AHB2SECSR_GPIODSECF_Pos: u32 = 3;
pub const RCC_AHB2SECSR_GPIODSECF_Msk: u32 = 0x1 << RCC_AHB2SECSR_GPIODSECF_Pos;
pub const RCC_AHB2SECSR_GPIODSECF: u32 = RCC_AHB2SECSR_GPIODSECF_Msk;
pub const RCC_AHB2SECSR_GPIOESECF_Pos: u32 = 4;
pub const RCC_AHB2SECSR_GPIOESECF_Msk: u32 = 0x1 << RCC_AHB2SECSR_GPIOESECF_Pos;
pub const RCC_AHB2SECSR_GPIOESECF: u32 = RCC_AHB2SECSR_GPIOESECF_Msk;
pub const RCC_AHB2SECSR_GPIOFSECF_Pos: u32 = 5;
pub const RCC_AHB2SECSR_GPIOFSECF_Msk: u32 = 0x1 << RCC_AHB2SECSR_GPIOFSECF_Pos;
pub const RCC_AHB2SECSR_GPIOFSECF: u32 = RCC_AHB2SECSR_GPIOFSECF_Msk;
pub const RCC_AHB2SECSR_GPIOGSECF_Pos: u32 = 6;
pub const RCC_AHB2SECSR_GPIOGSECF_Msk: u32 = 0x1 << RCC_AHB2SECSR_GPIOGSECF_Pos;
pub const RCC_AHB2SECSR_GPIOGSECF: u32 = RCC_AHB2SECSR_GPIOGSECF_Msk;
pub const RCC_AHB2SECSR_GPIOHSECF_Pos: u32 = 7;
pub const RCC_AHB2SECSR_GPIOHSECF_Msk: u32 = 0x1 << RCC_AHB2SECSR_GPIOHSECF_Pos;
pub const RCC_AHB2SECSR_GPIOHSECF: u32 = RCC_AHB2SECSR_GPIOHSECF_Msk;
pub const RCC_AHB2SECSR_SRAM2SECF_Pos: u32 = 9;
pub const RCC_AHB2SECSR_SRAM2SECF_Msk: u32 = 0x1 << RCC_AHB2SECSR_SRAM2SECF_Pos;
pub const RCC_AHB2SECSR_SRAM2SECF: u32 = RCC_AHB2SECSR_SRAM2SECF_Msk;
pub const RCC_AHB2SECSR_ADCSECF_Pos: u32 = 13;
pub const RCC_AHB2SECSR_ADCSECF_Msk: u32 = 0x1 << RCC_AHB2SECSR_ADCSECF_Pos;
pub const RCC_AHB2SECSR_ADCSECF: u32 = RCC_AHB2SECSR_ADCSECF_Msk;
pub const RCC_AHB2SECSR_AESSECF_Pos: u32 = 16;
pub const RCC_AHB2SECSR_AESSECF_Msk: u32 = 0x1 << RCC_AHB2SECSR_AESSECF_Pos;
pub const RCC_AHB2SECSR_AESSECF: u32 = RCC_AHB2SECSR_AESSECF_Msk;
pub const RCC_AHB2SECSR_HASHSECF_Pos: u32 = 17;
pub const RCC_AHB2SECSR_HASHSECF_Msk: u32 = 0x1 << RCC_AHB2SECSR_HASHSECF_Pos;
pub const RCC_AHB2SECSR_HASHSECF: u32 = RCC_AHB2SECSR_HASHSECF_Msk;
pub const RCC_AHB2SECSR_RNGSECF_Pos: u32 = 18;
pub const RCC_AHB2SECSR_RNGSECF_Msk: u32 = 0x1 << RCC_AHB2SECSR_RNGSECF_Pos;
pub const RCC_AHB2SECSR_RNGSECF: u32 = RCC_AHB2SECSR_RNGSECF_Msk;
pub const RCC_AHB2SECSR_PKASECF_Pos: u32 = 19;
pub const RCC_AHB2SECSR_PKASECF_Msk: u32 = 0x1 << RCC_AHB2SECSR_PKASECF_Pos;
pub const RCC_AHB2SECSR_PKASECF: u32 = RCC_AHB2SECSR_PKASECF_Msk;
pub const RCC_AHB2SECSR_OTFDEC1SECF_Pos: u32 = 21;
pub const RCC_AHB2SECSR_OTFDEC1SECF_Msk: u32 = 0x1 << RCC_AHB2SECSR_OTFDEC1SECF_Pos;
pub const RCC_AHB2SECSR_OTFDEC1SECF: u32 = RCC_AHB2SECSR_OTFDEC1SECF_Msk;
pub const RCC_AHB2SECSR_SDMMC1SECF_Pos: u32 = 22;
pub const RCC_AHB2SECSR_SDMMC1SECF_Msk: u32 = 0x1 << RCC_AHB2SECSR_SDMMC1SECF_Pos;
pub const RCC_AHB2SECSR_SDMMC1SECF: u32 = RCC_AHB2SECSR_SDMMC1SECF_Msk;
pub const RCC_AHB3SECSR_FMCSECF_Pos: u32 = 0;
pub const RCC_AHB3SECSR_FMCSECF_Msk: u32 = 0x1 << RCC_AHB3SECSR_FMCSECF_Pos;
pub const RCC_AHB3SECSR_FMCSECF: u32 = RCC_AHB3SECSR_FMCSECF_Msk;
pub const RCC_AHB3SECSR_OSPI1SECF_Pos: u32 = 8;
pub const RCC_AHB3SECSR_OSPI1SECF_Msk: u32 = 0x1 << RCC_AHB3SECSR_OSPI1SECF_Pos;
pub const RCC_AHB3SECSR_OSPI1SECF: u32 = RCC_AHB3SECSR_OSPI1SECF_Msk;
pub const RCC_APB1SECSR1_TIM2SECF_Pos: u32 = 0;
pub const RCC_APB1SECSR1_TIM2SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_TIM2SECF_Pos;
pub const RCC_APB1SECSR1_TIM2SECF: u32 = RCC_APB1SECSR1_TIM2SECF_Msk;
pub const RCC_APB1SECSR1_TIM3SECF_Pos: u32 = 1;
pub const RCC_APB1SECSR1_TIM3SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_TIM3SECF_Pos;
pub const RCC_APB1SECSR1_TIM3SECF: u32 = RCC_APB1SECSR1_TIM3SECF_Msk;
pub const RCC_APB1SECSR1_TIM4SECF_Pos: u32 = 2;
pub const RCC_APB1SECSR1_TIM4SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_TIM4SECF_Pos;
pub const RCC_APB1SECSR1_TIM4SECF: u32 = RCC_APB1SECSR1_TIM4SECF_Msk;
pub const RCC_APB1SECSR1_TIM5SECF_Pos: u32 = 3;
pub const RCC_APB1SECSR1_TIM5SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_TIM5SECF_Pos;
pub const RCC_APB1SECSR1_TIM5SECF: u32 = RCC_APB1SECSR1_TIM5SECF_Msk;
pub const RCC_APB1SECSR1_TIM6SECF_Pos: u32 = 4;
pub const RCC_APB1SECSR1_TIM6SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_TIM6SECF_Pos;
pub const RCC_APB1SECSR1_TIM6SECF: u32 = RCC_APB1SECSR1_TIM6SECF_Msk;
pub const RCC_APB1SECSR1_TIM7SECF_Pos: u32 = 5;
pub const RCC_APB1SECSR1_TIM7SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_TIM7SECF_Pos;
pub const RCC_APB1SECSR1_TIM7SECF: u32 = RCC_APB1SECSR1_TIM7SECF_Msk;
pub const RCC_APB1SECSR1_RTCAPBSECF_Pos: u32 = 10;
pub const RCC_APB1SECSR1_RTCAPBSECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_RTCAPBSECF_Pos;
pub const RCC_APB1SECSR1_RTCAPBSECF: u32 = RCC_APB1SECSR1_RTCAPBSECF_Msk;
pub const RCC_APB1SECSR1_WWDGSECF_Pos: u32 = 11;
pub const RCC_APB1SECSR1_WWDGSECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_WWDGSECF_Pos;
pub const RCC_APB1SECSR1_WWDGSECF: u32 = RCC_APB1SECSR1_WWDGSECF_Msk;
pub const RCC_APB1SECSR1_SPI2SECF_Pos: u32 = 14;
pub const RCC_APB1SECSR1_SPI2SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_SPI2SECF_Pos;
pub const RCC_APB1SECSR1_SPI2SECF: u32 = RCC_APB1SECSR1_SPI2SECF_Msk;
pub const RCC_APB1SECSR1_SPI3SECF_Pos: u32 = 15;
pub const RCC_APB1SECSR1_SPI3SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_SPI3SECF_Pos;
pub const RCC_APB1SECSR1_SPI3SECF: u32 = RCC_APB1SECSR1_SPI3SECF_Msk;
pub const RCC_APB1SECSR1_USART2SECF_Pos: u32 = 17;
pub const RCC_APB1SECSR1_USART2SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_USART2SECF_Pos;
pub const RCC_APB1SECSR1_USART2SECF: u32 = RCC_APB1SECSR1_USART2SECF_Msk;
pub const RCC_APB1SECSR1_USART3SECF_Pos: u32 = 18;
pub const RCC_APB1SECSR1_USART3SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_USART3SECF_Pos;
pub const RCC_APB1SECSR1_USART3SECF: u32 = RCC_APB1SECSR1_USART3SECF_Msk;
pub const RCC_APB1SECSR1_UART4SECF_Pos: u32 = 19;
pub const RCC_APB1SECSR1_UART4SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_UART4SECF_Pos;
pub const RCC_APB1SECSR1_UART4SECF: u32 = RCC_APB1SECSR1_UART4SECF_Msk;
pub const RCC_APB1SECSR1_UART5SECF_Pos: u32 = 20;
pub const RCC_APB1SECSR1_UART5SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_UART5SECF_Pos;
pub const RCC_APB1SECSR1_UART5SECF: u32 = RCC_APB1SECSR1_UART5SECF_Msk;
pub const RCC_APB1SECSR1_I2C1SECF_Pos: u32 = 21;
pub const RCC_APB1SECSR1_I2C1SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_I2C1SECF_Pos;
pub const RCC_APB1SECSR1_I2C1SECF: u32 = RCC_APB1SECSR1_I2C1SECF_Msk;
pub const RCC_APB1SECSR1_I2C2SECF_Pos: u32 = 22;
pub const RCC_APB1SECSR1_I2C2SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_I2C2SECF_Pos;
pub const RCC_APB1SECSR1_I2C2SECF: u32 = RCC_APB1SECSR1_I2C2SECF_Msk;
pub const RCC_APB1SECSR1_I2C3SECF_Pos: u32 = 23;
pub const RCC_APB1SECSR1_I2C3SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_I2C3SECF_Pos;
pub const RCC_APB1SECSR1_I2C3SECF: u32 = RCC_APB1SECSR1_I2C3SECF_Msk;
pub const RCC_APB1SECSR1_CRSSECF_Pos: u32 = 24;
pub const RCC_APB1SECSR1_CRSSECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_CRSSECF_Pos;
pub const RCC_APB1SECSR1_CRSSECF: u32 = RCC_APB1SECSR1_CRSSECF_Msk;
pub const RCC_APB1SECSR1_PWRSECF_Pos: u32 = 28;
pub const RCC_APB1SECSR1_PWRSECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_PWRSECF_Pos;
pub const RCC_APB1SECSR1_PWRSECF: u32 = RCC_APB1SECSR1_PWRSECF_Msk;
pub const RCC_APB1SECSR1_DAC1SECF_Pos: u32 = 29;
pub const RCC_APB1SECSR1_DAC1SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_DAC1SECF_Pos;
pub const RCC_APB1SECSR1_DAC1SECF: u32 = RCC_APB1SECSR1_DAC1SECF_Msk;
pub const RCC_APB1SECSR1_OPAMPSECF_Pos: u32 = 30;
pub const RCC_APB1SECSR1_OPAMPSECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_OPAMPSECF_Pos;
pub const RCC_APB1SECSR1_OPAMPSECF: u32 = RCC_APB1SECSR1_OPAMPSECF_Msk;
pub const RCC_APB1SECSR1_LPTIM1SECF_Pos: u32 = 31;
pub const RCC_APB1SECSR1_LPTIM1SECF_Msk: u32 = 0x1 << RCC_APB1SECSR1_LPTIM1SECF_Pos;
pub const RCC_APB1SECSR1_LPTIM1SECF: u32 = RCC_APB1SECSR1_LPTIM1SECF_Msk;
pub const RCC_APB1SECSR2_LPUART1SECF_Pos: u32 = 0;
pub const RCC_APB1SECSR2_LPUART1SECF_Msk: u32 = 0x1 << RCC_APB1SECSR2_LPUART1SECF_Pos;
pub const RCC_APB1SECSR2_LPUART1SECF: u32 = RCC_APB1SECSR2_LPUART1SECF_Msk;
pub const RCC_APB1SECSR2_I2C4SECF_Pos: u32 = 1;
pub const RCC_APB1SECSR2_I2C4SECF_Msk: u32 = 0x1 << RCC_APB1SECSR2_I2C4SECF_Pos;
pub const RCC_APB1SECSR2_I2C4SECF: u32 = RCC_APB1SECSR2_I2C4SECF_Msk;
pub const RCC_APB1SECSR2_LPTIM2SECF_Pos: u32 = 5;
pub const RCC_APB1SECSR2_LPTIM2SECF_Msk: u32 = 0x1 << RCC_APB1SECSR2_LPTIM2SECF_Pos;
pub const RCC_APB1SECSR2_LPTIM2SECF: u32 = RCC_APB1SECSR2_LPTIM2SECF_Msk;
pub const RCC_APB1SECSR2_LPTIM3SECF_Pos: u32 = 6;
pub const RCC_APB1SECSR2_LPTIM3SECF_Msk: u32 = 0x1 << RCC_APB1SECSR2_LPTIM3SECF_Pos;
pub const RCC_APB1SECSR2_LPTIM3SECF: u32 = RCC_APB1SECSR2_LPTIM3SECF_Msk;
pub const RCC_APB1SECSR2_FDCAN1SECF_Pos: u32 = 9;
pub const RCC_APB1SECSR2_FDCAN1SECF_Msk: u32 = 0x1 << RCC_APB1SECSR2_FDCAN1SECF_Pos;
pub const RCC_APB1SECSR2_FDCAN1SECF: u32 = RCC_APB1SECSR2_FDCAN1SECF_Msk;
pub const RCC_APB1SECSR2_USBFSSECF_Pos: u32 = 21;
pub const RCC_APB1SECSR2_USBFSSECF_Msk: u32 = 0x1 << RCC_APB1SECSR2_USBFSSECF_Pos;
pub const RCC_APB1SECSR2_USBFSSECF: u32 = RCC_APB1SECSR2_USBFSSECF_Msk;
pub const RCC_APB1SECSR2_UCPD1SECF_Pos: u32 = 23;
pub const RCC_APB1SECSR2_UCPD1SECF_Msk: u32 = 0x1 << RCC_APB1SECSR2_UCPD1SECF_Pos;
pub const RCC_APB1SECSR2_UCPD1SECF: u32 = RCC_APB1SECSR2_UCPD1SECF_Msk;
pub const RCC_APB2SECSR_SYSCFGSECF_Pos: u32 = 0;
pub const RCC_APB2SECSR_SYSCFGSECF_Msk: u32 = 0x1 << RCC_APB2SECSR_SYSCFGSECF_Pos;
pub const RCC_APB2SECSR_SYSCFGSECF: u32 = RCC_APB2SECSR_SYSCFGSECF_Msk;
pub const RCC_APB2SECSR_TIM1SECF_Pos: u32 = 11;
pub const RCC_APB2SECSR_TIM1SECF_Msk: u32 = 0x1 << RCC_APB2SECSR_TIM1SECF_Pos;
pub const RCC_APB2SECSR_TIM1SECF: u32 = RCC_APB2SECSR_TIM1SECF_Msk;
pub const RCC_APB2SECSR_SPI1SECF_Pos: u32 = 12;
pub const RCC_APB2SECSR_SPI1SECF_Msk: u32 = 0x1 << RCC_APB2SECSR_SPI1SECF_Pos;
pub const RCC_APB2SECSR_SPI1SECF: u32 = RCC_APB2SECSR_SPI1SECF_Msk;
pub const RCC_APB2SECSR_TIM8SECF_Pos: u32 = 13;
pub const RCC_APB2SECSR_TIM8SECF_Msk: u32 = 0x1 << RCC_APB2SECSR_TIM8SECF_Pos;
pub const RCC_APB2SECSR_TIM8SECF: u32 = RCC_APB2SECSR_TIM8SECF_Msk;
pub const RCC_APB2SECSR_USART1SECF_Pos: u32 = 14;
pub const RCC_APB2SECSR_USART1SECF_Msk: u32 = 0x1 << RCC_APB2SECSR_USART1SECF_Pos;
pub const RCC_APB2SECSR_USART1SECF: u32 = RCC_APB2SECSR_USART1SECF_Msk;
pub const RCC_APB2SECSR_TIM15SECF_Pos: u32 = 16;
pub const RCC_APB2SECSR_TIM15SECF_Msk: u32 = 0x1 << RCC_APB2SECSR_TIM15SECF_Pos;
pub const RCC_APB2SECSR_TIM15SECF: u32 = RCC_APB2SECSR_TIM15SECF_Msk;
pub const RCC_APB2SECSR_TIM16SECF_Pos: u32 = 17;
pub const RCC_APB2SECSR_TIM16SECF_Msk: u32 = 0x1 << RCC_APB2SECSR_TIM16SECF_Pos;
pub const RCC_APB2SECSR_TIM16SECF: u32 = RCC_APB2SECSR_TIM16SECF_Msk;
pub const RCC_APB2SECSR_TIM17SECF_Pos: u32 = 18;
pub const RCC_APB2SECSR_TIM17SECF_Msk: u32 = 0x1 << RCC_APB2SECSR_TIM17SECF_Pos;
pub const RCC_APB2SECSR_TIM17SECF: u32 = RCC_APB2SECSR_TIM17SECF_Msk;
pub const RCC_APB2SECSR_SAI1SECF_Pos: u32 = 21;
pub const RCC_APB2SECSR_SAI1SECF_Msk: u32 = 0x1 << RCC_APB2SECSR_SAI1SECF_Pos;
pub const RCC_APB2SECSR_SAI1SECF: u32 = RCC_APB2SECSR_SAI1SECF_Msk;
pub const RCC_APB2SECSR_SAI2SECF_Pos: u32 = 22;
pub const RCC_APB2SECSR_SAI2SECF_Msk: u32 = 0x1 << RCC_APB2SECSR_SAI2SECF_Pos;
pub const RCC_APB2SECSR_SAI2SECF: u32 = RCC_APB2SECSR_SAI2SECF_Msk;
pub const RCC_APB2SECSR_DFSDM1SECF_Pos: u32 = 24;
pub const RCC_APB2SECSR_DFSDM1SECF_Msk: u32 = 0x1 << RCC_APB2SECSR_DFSDM1SECF_Pos;
pub const RCC_APB2SECSR_DFSDM1SECF: u32 = RCC_APB2SECSR_DFSDM1SECF_Msk;
pub const RNG_CR_RNGEN_Pos: u32 = 2;
pub const RNG_CR_RNGEN_Msk: u32 = 0x1 << RNG_CR_RNGEN_Pos;
pub const RNG_CR_RNGEN: u32 = RNG_CR_RNGEN_Msk;
pub const RNG_CR_IE_Pos: u32 = 3;
pub const RNG_CR_IE_Msk: u32 = 0x1 << RNG_CR_IE_Pos;
pub const RNG_CR_IE: u32 = RNG_CR_IE_Msk;
pub const RNG_CR_CED_Pos: u32 = 5;
pub const RNG_CR_CED_Msk: u32 = 0x1 << RNG_CR_CED_Pos;
pub const RNG_CR_CED: u32 = RNG_CR_CED_Msk;
pub const RNG_CR_RNG_CONFIG3_Pos: u32 = 8;
pub const RNG_CR_RNG_CONFIG3_Msk: u32 = 0xF << RNG_CR_RNG_CONFIG3_Pos;
pub const RNG_CR_RNG_CONFIG3: u32 = RNG_CR_RNG_CONFIG3_Msk;
pub const RNG_CR_RNG_CONFIG3_0: u32 = 0x01 << RNG_CR_RNG_CONFIG3_Pos;
pub const RNG_CR_RNG_CONFIG3_1: u32 = 0x02 << RNG_CR_RNG_CONFIG3_Pos;
pub const RNG_CR_RNG_CONFIG3_2: u32 = 0x04 << RNG_CR_RNG_CONFIG3_Pos;
pub const RNG_CR_RNG_CONFIG3_3: u32 = 0x08 << RNG_CR_RNG_CONFIG3_Pos;
pub const RNG_CR_NISTC_Pos: u32 = 12;
pub const RNG_CR_NISTC_Msk: u32 = 0x1 << RNG_CR_NISTC_Pos;
pub const RNG_CR_NISTC: u32 = RNG_CR_NISTC_Msk;
pub const RNG_CR_RNG_CONFIG2_Pos: u32 = 13;
pub const RNG_CR_RNG_CONFIG2_Msk: u32 = 0x7 << RNG_CR_RNG_CONFIG2_Pos;
pub const RNG_CR_RNG_CONFIG2: u32 = RNG_CR_RNG_CONFIG2_Msk;
pub const RNG_CR_RNG_CONFIG2_0: u32 = 0x01 << RNG_CR_RNG_CONFIG2_Pos;
pub const RNG_CR_RNG_CONFIG2_1: u32 = 0x02 << RNG_CR_RNG_CONFIG2_Pos;
pub const RNG_CR_RNG_CONFIG2_2: u32 = 0x04 << RNG_CR_RNG_CONFIG2_Pos;
pub const RNG_CR_CLKDIV_Pos: u32 = 16;
pub const RNG_CR_CLKDIV_Msk: u32 = 0xF << RNG_CR_CLKDIV_Pos;
pub const RNG_CR_CLKDIV: u32 = RNG_CR_CLKDIV_Msk;
pub const RNG_CR_CLKDIV_0: u32 = 0x01 << RNG_CR_CLKDIV_Pos;
pub const RNG_CR_CLKDIV_1: u32 = 0x02 << RNG_CR_CLKDIV_Pos;
pub const RNG_CR_CLKDIV_2: u32 = 0x04 << RNG_CR_CLKDIV_Pos;
pub const RNG_CR_CLKDIV_3: u32 = 0x08 << RNG_CR_CLKDIV_Pos;
pub const RNG_CR_RNG_CONFIG1_Pos: u32 = 20;
pub const RNG_CR_RNG_CONFIG1_Msk: u32 = 0x3F << RNG_CR_RNG_CONFIG1_Pos;
pub const RNG_CR_RNG_CONFIG1: u32 = RNG_CR_RNG_CONFIG1_Msk;
pub const RNG_CR_RNG_CONFIG1_0: u32 = 0x01 << RNG_CR_RNG_CONFIG1_Pos;
pub const RNG_CR_RNG_CONFIG1_1: u32 = 0x02 << RNG_CR_RNG_CONFIG1_Pos;
pub const RNG_CR_RNG_CONFIG1_2: u32 = 0x04 << RNG_CR_RNG_CONFIG1_Pos;
pub const RNG_CR_RNG_CONFIG1_3: u32 = 0x08 << RNG_CR_RNG_CONFIG1_Pos;
pub const RNG_CR_RNG_CONFIG1_4: u32 = 0x08 << RNG_CR_RNG_CONFIG1_Pos;
pub const RNG_CR_RNG_CONFIG1_5: u32 = 0x08 << RNG_CR_RNG_CONFIG1_Pos;
pub const RNG_CR_CONDRST_Pos: u32 = 30;
pub const RNG_CR_CONDRST_Msk: u32 = 0x1 << RNG_CR_CONDRST_Pos;
pub const RNG_CR_CONDRST: u32 = RNG_CR_CONDRST_Msk;
pub const RNG_CR_CONFIGLOCK_Pos: u32 = 31;
pub const RNG_CR_CONFIGLOCK_Msk: u32 = 0x1 << RNG_CR_CONFIGLOCK_Pos;
pub const RNG_CR_CONFIGLOCK: u32 = RNG_CR_CONFIGLOCK_Msk;
pub const RNG_SR_DRDY_Pos: u32 = 0;
pub const RNG_SR_DRDY_Msk: u32 = 0x1 << RNG_SR_DRDY_Pos;
pub const RNG_SR_DRDY: u32 = RNG_SR_DRDY_Msk;
pub const RNG_SR_CECS_Pos: u32 = 1;
pub const RNG_SR_CECS_Msk: u32 = 0x1 << RNG_SR_CECS_Pos;
pub const RNG_SR_CECS: u32 = RNG_SR_CECS_Msk;
pub const RNG_SR_SECS_Pos: u32 = 2;
pub const RNG_SR_SECS_Msk: u32 = 0x1 << RNG_SR_SECS_Pos;
pub const RNG_SR_SECS: u32 = RNG_SR_SECS_Msk;
pub const RNG_SR_CEIS_Pos: u32 = 5;
pub const RNG_SR_CEIS_Msk: u32 = 0x1 << RNG_SR_CEIS_Pos;
pub const RNG_SR_CEIS: u32 = RNG_SR_CEIS_Msk;
pub const RNG_SR_SEIS_Pos: u32 = 6;
pub const RNG_SR_SEIS_Msk: u32 = 0x1 << RNG_SR_SEIS_Pos;
pub const RNG_SR_SEIS: u32 = RNG_SR_SEIS_Msk;
pub const RNG_DR_RNDATA_Pos: u32 = 0;
pub const RNG_DR_RNDATA_Msk: u32 = 0xFFFFFFFF << RNG_DR_RNDATA_Pos;
pub const RNG_DR_RNDATA: u32 = RNG_DR_RNDATA_Msk;
pub const RNG_HTCR_HTCFG_Pos: u32 = 0;
pub const RNG_HTCR_HTCFG_Msk: u32 = 0xFFFFFFFF << RNG_HTCR_HTCFG_Pos;
pub const RNG_HTCR_HTCFG: u32 = RNG_HTCR_HTCFG_Msk;
pub const RTC_TR_PM_Pos: u32 = 22;
pub const RTC_TR_PM_Msk: u32 = 0x1 << RTC_TR_PM_Pos;
pub const RTC_TR_PM: u32 = RTC_TR_PM_Msk;
pub const RTC_TR_HT_Pos: u32 = 20;
pub const RTC_TR_HT_Msk: u32 = 0x3 << RTC_TR_HT_Pos;
pub const RTC_TR_HT: u32 = RTC_TR_HT_Msk;
pub const RTC_TR_HT_0: u32 = 0x1 << RTC_TR_HT_Pos;
pub const RTC_TR_HT_1: u32 = 0x2 << RTC_TR_HT_Pos;
pub const RTC_TR_HU_Pos: u32 = 16;
pub const RTC_TR_HU_Msk: u32 = 0xF << RTC_TR_HU_Pos;
pub const RTC_TR_HU: u32 = RTC_TR_HU_Msk;
pub const RTC_TR_HU_0: u32 = 0x1 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_1: u32 = 0x2 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_2: u32 = 0x4 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_3: u32 = 0x8 << RTC_TR_HU_Pos;
pub const RTC_TR_MNT_Pos: u32 = 12;
pub const RTC_TR_MNT_Msk: u32 = 0x7 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT: u32 = RTC_TR_MNT_Msk;
pub const RTC_TR_MNT_0: u32 = 0x1 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT_1: u32 = 0x2 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT_2: u32 = 0x4 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNU_Pos: u32 = 8;
pub const RTC_TR_MNU_Msk: u32 = 0xF << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU: u32 = RTC_TR_MNU_Msk;
pub const RTC_TR_MNU_0: u32 = 0x1 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_1: u32 = 0x2 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_2: u32 = 0x4 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_3: u32 = 0x8 << RTC_TR_MNU_Pos;
pub const RTC_TR_ST_Pos: u32 = 4;
pub const RTC_TR_ST_Msk: u32 = 0x7 << RTC_TR_ST_Pos;
pub const RTC_TR_ST: u32 = RTC_TR_ST_Msk;
pub const RTC_TR_ST_0: u32 = 0x1 << RTC_TR_ST_Pos;
pub const RTC_TR_ST_1: u32 = 0x2 << RTC_TR_ST_Pos;
pub const RTC_TR_ST_2: u32 = 0x4 << RTC_TR_ST_Pos;
pub const RTC_TR_SU_Pos: u32 = 0;
pub const RTC_TR_SU_Msk: u32 = 0xF << RTC_TR_SU_Pos;
pub const RTC_TR_SU: u32 = RTC_TR_SU_Msk;
pub const RTC_TR_SU_0: u32 = 0x1 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_1: u32 = 0x2 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_2: u32 = 0x4 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_3: u32 = 0x8 << RTC_TR_SU_Pos;
pub const RTC_DR_YT_Pos: u32 = 20;
pub const RTC_DR_YT_Msk: u32 = 0xF << RTC_DR_YT_Pos;
pub const RTC_DR_YT: u32 = RTC_DR_YT_Msk;
pub const RTC_DR_YT_0: u32 = 0x1 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_1: u32 = 0x2 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_2: u32 = 0x4 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_3: u32 = 0x8 << RTC_DR_YT_Pos;
pub const RTC_DR_YU_Pos: u32 = 16;
pub const RTC_DR_YU_Msk: u32 = 0xF << RTC_DR_YU_Pos;
pub const RTC_DR_YU: u32 = RTC_DR_YU_Msk;
pub const RTC_DR_YU_0: u32 = 0x1 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_1: u32 = 0x2 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_2: u32 = 0x4 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_3: u32 = 0x8 << RTC_DR_YU_Pos;
pub const RTC_DR_WDU_Pos: u32 = 13;
pub const RTC_DR_WDU_Msk: u32 = 0x7 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU: u32 = RTC_DR_WDU_Msk;
pub const RTC_DR_WDU_0: u32 = 0x1 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU_1: u32 = 0x2 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU_2: u32 = 0x4 << RTC_DR_WDU_Pos;
pub const RTC_DR_MT_Pos: u32 = 12;
pub const RTC_DR_MT_Msk: u32 = 0x1 << RTC_DR_MT_Pos;
pub const RTC_DR_MT: u32 = RTC_DR_MT_Msk;
pub const RTC_DR_MU_Pos: u32 = 8;
pub const RTC_DR_MU_Msk: u32 = 0xF << RTC_DR_MU_Pos;
pub const RTC_DR_MU: u32 = RTC_DR_MU_Msk;
pub const RTC_DR_MU_0: u32 = 0x1 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_1: u32 = 0x2 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_2: u32 = 0x4 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_3: u32 = 0x8 << RTC_DR_MU_Pos;
pub const RTC_DR_DT_Pos: u32 = 4;
pub const RTC_DR_DT_Msk: u32 = 0x3 << RTC_DR_DT_Pos;
pub const RTC_DR_DT: u32 = RTC_DR_DT_Msk;
pub const RTC_DR_DT_0: u32 = 0x1 << RTC_DR_DT_Pos;
pub const RTC_DR_DT_1: u32 = 0x2 << RTC_DR_DT_Pos;
pub const RTC_DR_DU_Pos: u32 = 0;
pub const RTC_DR_DU_Msk: u32 = 0xF << RTC_DR_DU_Pos;
pub const RTC_DR_DU: u32 = RTC_DR_DU_Msk;
pub const RTC_DR_DU_0: u32 = 0x1 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_1: u32 = 0x2 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_2: u32 = 0x4 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_3: u32 = 0x8 << RTC_DR_DU_Pos;
pub const RTC_SSR_SS_Pos: u32 = 0;
pub const RTC_SSR_SS_Msk: u32 = 0xFFFF << RTC_SSR_SS_Pos;
pub const RTC_SSR_SS: u32 = RTC_SSR_SS_Msk;
pub const RTC_ICSR_RECALPF_Pos: u32 = 16;
pub const RTC_ICSR_RECALPF_Msk: u32 = 0x1 << RTC_ICSR_RECALPF_Pos;
pub const RTC_ICSR_RECALPF: u32 = RTC_ICSR_RECALPF_Msk;
pub const RTC_ICSR_INIT_Pos: u32 = 7;
pub const RTC_ICSR_INIT_Msk: u32 = 0x1 << RTC_ICSR_INIT_Pos;
pub const RTC_ICSR_INIT: u32 = RTC_ICSR_INIT_Msk;
pub const RTC_ICSR_INITF_Pos: u32 = 6;
pub const RTC_ICSR_INITF_Msk: u32 = 0x1 << RTC_ICSR_INITF_Pos;
pub const RTC_ICSR_INITF: u32 = RTC_ICSR_INITF_Msk;
pub const RTC_ICSR_RSF_Pos: u32 = 5;
pub const RTC_ICSR_RSF_Msk: u32 = 0x1 << RTC_ICSR_RSF_Pos;
pub const RTC_ICSR_RSF: u32 = RTC_ICSR_RSF_Msk;
pub const RTC_ICSR_INITS_Pos: u32 = 4;
pub const RTC_ICSR_INITS_Msk: u32 = 0x1 << RTC_ICSR_INITS_Pos;
pub const RTC_ICSR_INITS: u32 = RTC_ICSR_INITS_Msk;
pub const RTC_ICSR_SHPF_Pos: u32 = 3;
pub const RTC_ICSR_SHPF_Msk: u32 = 0x1 << RTC_ICSR_SHPF_Pos;
pub const RTC_ICSR_SHPF: u32 = RTC_ICSR_SHPF_Msk;
pub const RTC_ICSR_WUTWF_Pos: u32 = 2;
pub const RTC_ICSR_WUTWF_Msk: u32 = 0x1 << RTC_ICSR_WUTWF_Pos;
pub const RTC_ICSR_WUTWF: u32 = RTC_ICSR_WUTWF_Msk;
pub const RTC_PRER_PREDIV_A_Pos: u32 = 16;
pub const RTC_PRER_PREDIV_A_Msk: u32 = 0x7F << RTC_PRER_PREDIV_A_Pos;
pub const RTC_PRER_PREDIV_A: u32 = RTC_PRER_PREDIV_A_Msk;
pub const RTC_PRER_PREDIV_S_Pos: u32 = 0;
pub const RTC_PRER_PREDIV_S_Msk: u32 = 0x7FFF << RTC_PRER_PREDIV_S_Pos;
pub const RTC_PRER_PREDIV_S: u32 = RTC_PRER_PREDIV_S_Msk;
pub const RTC_WUTR_WUTOCLR_Pos: u32 = 16;
pub const RTC_WUTR_WUTOCLR_Msk: u32 = 0xFFFF << RTC_WUTR_WUTOCLR_Pos;
pub const RTC_WUTR_WUTOCLR: u32 = RTC_WUTR_WUTOCLR_Msk;
pub const RTC_WUTR_WUT_Pos: u32 = 0;
pub const RTC_WUTR_WUT_Msk: u32 = 0xFFFF << RTC_WUTR_WUT_Pos;
pub const RTC_WUTR_WUT: u32 = RTC_WUTR_WUT_Msk;
pub const RTC_CR_OUT2EN_Pos: u32 = 31;
pub const RTC_CR_OUT2EN_Msk: u32 = 0x1 << RTC_CR_OUT2EN_Pos;
pub const RTC_CR_OUT2EN: u32 = RTC_CR_OUT2EN_Msk;
pub const RTC_CR_TAMPALRM_TYPE_Pos: u32 = 30;
pub const RTC_CR_TAMPALRM_TYPE_Msk: u32 = 0x1 << RTC_CR_TAMPALRM_TYPE_Pos;
pub const RTC_CR_TAMPALRM_TYPE: u32 = RTC_CR_TAMPALRM_TYPE_Msk;
pub const RTC_CR_TAMPALRM_PU_Pos: u32 = 29;
pub const RTC_CR_TAMPALRM_PU_Msk: u32 = 0x1 << RTC_CR_TAMPALRM_PU_Pos;
pub const RTC_CR_TAMPALRM_PU: u32 = RTC_CR_TAMPALRM_PU_Msk;
pub const RTC_CR_TAMPOE_Pos: u32 = 26;
pub const RTC_CR_TAMPOE_Msk: u32 = 0x1 << RTC_CR_TAMPOE_Pos;
pub const RTC_CR_TAMPOE: u32 = RTC_CR_TAMPOE_Msk;
pub const RTC_CR_TAMPTS_Pos: u32 = 25;
pub const RTC_CR_TAMPTS_Msk: u32 = 0x1 << RTC_CR_TAMPTS_Pos;
pub const RTC_CR_TAMPTS: u32 = RTC_CR_TAMPTS_Msk;
pub const RTC_CR_ITSE_Pos: u32 = 24;
pub const RTC_CR_ITSE_Msk: u32 = 0x1 << RTC_CR_ITSE_Pos;
pub const RTC_CR_ITSE: u32 = RTC_CR_ITSE_Msk;
pub const RTC_CR_COE_Pos: u32 = 23;
pub const RTC_CR_COE_Msk: u32 = 0x1 << RTC_CR_COE_Pos;
pub const RTC_CR_COE: u32 = RTC_CR_COE_Msk;
pub const RTC_CR_OSEL_Pos: u32 = 21;
pub const RTC_CR_OSEL_Msk: u32 = 0x3 << RTC_CR_OSEL_Pos;
pub const RTC_CR_OSEL: u32 = RTC_CR_OSEL_Msk;
pub const RTC_CR_OSEL_0: u32 = 0x1 << RTC_CR_OSEL_Pos;
pub const RTC_CR_OSEL_1: u32 = 0x2 << RTC_CR_OSEL_Pos;
pub const RTC_CR_POL_Pos: u32 = 20;
pub const RTC_CR_POL_Msk: u32 = 0x1 << RTC_CR_POL_Pos;
pub const RTC_CR_POL: u32 = RTC_CR_POL_Msk;
pub const RTC_CR_COSEL_Pos: u32 = 19;
pub const RTC_CR_COSEL_Msk: u32 = 0x1 << RTC_CR_COSEL_Pos;
pub const RTC_CR_COSEL: u32 = RTC_CR_COSEL_Msk;
pub const RTC_CR_BKP_Pos: u32 = 18;
pub const RTC_CR_BKP_Msk: u32 = 0x1 << RTC_CR_BKP_Pos;
pub const RTC_CR_BKP: u32 = RTC_CR_BKP_Msk;
pub const RTC_CR_SUB1H_Pos: u32 = 17;
pub const RTC_CR_SUB1H_Msk: u32 = 0x1 << RTC_CR_SUB1H_Pos;
pub const RTC_CR_SUB1H: u32 = RTC_CR_SUB1H_Msk;
pub const RTC_CR_ADD1H_Pos: u32 = 16;
pub const RTC_CR_ADD1H_Msk: u32 = 0x1 << RTC_CR_ADD1H_Pos;
pub const RTC_CR_ADD1H: u32 = RTC_CR_ADD1H_Msk;
pub const RTC_CR_TSIE_Pos: u32 = 15;
pub const RTC_CR_TSIE_Msk: u32 = 0x1 << RTC_CR_TSIE_Pos;
pub const RTC_CR_TSIE: u32 = RTC_CR_TSIE_Msk;
pub const RTC_CR_WUTIE_Pos: u32 = 14;
pub const RTC_CR_WUTIE_Msk: u32 = 0x1 << RTC_CR_WUTIE_Pos;
pub const RTC_CR_WUTIE: u32 = RTC_CR_WUTIE_Msk;
pub const RTC_CR_ALRBIE_Pos: u32 = 13;
pub const RTC_CR_ALRBIE_Msk: u32 = 0x1 << RTC_CR_ALRBIE_Pos;
pub const RTC_CR_ALRBIE: u32 = RTC_CR_ALRBIE_Msk;
pub const RTC_CR_ALRAIE_Pos: u32 = 12;
pub const RTC_CR_ALRAIE_Msk: u32 = 0x1 << RTC_CR_ALRAIE_Pos;
pub const RTC_CR_ALRAIE: u32 = RTC_CR_ALRAIE_Msk;
pub const RTC_CR_TSE_Pos: u32 = 11;
pub const RTC_CR_TSE_Msk: u32 = 0x1 << RTC_CR_TSE_Pos;
pub const RTC_CR_TSE: u32 = RTC_CR_TSE_Msk;
pub const RTC_CR_WUTE_Pos: u32 = 10;
pub const RTC_CR_WUTE_Msk: u32 = 0x1 << RTC_CR_WUTE_Pos;
pub const RTC_CR_WUTE: u32 = RTC_CR_WUTE_Msk;
pub const RTC_CR_ALRBE_Pos: u32 = 9;
pub const RTC_CR_ALRBE_Msk: u32 = 0x1 << RTC_CR_ALRBE_Pos;
pub const RTC_CR_ALRBE: u32 = RTC_CR_ALRBE_Msk;
pub const RTC_CR_ALRAE_Pos: u32 = 8;
pub const RTC_CR_ALRAE_Msk: u32 = 0x1 << RTC_CR_ALRAE_Pos;
pub const RTC_CR_ALRAE: u32 = RTC_CR_ALRAE_Msk;
pub const RTC_CR_FMT_Pos: u32 = 6;
pub const RTC_CR_FMT_Msk: u32 = 0x1 << RTC_CR_FMT_Pos;
pub const RTC_CR_FMT: u32 = RTC_CR_FMT_Msk;
pub const RTC_CR_BYPSHAD_Pos: u32 = 5;
pub const RTC_CR_BYPSHAD_Msk: u32 = 0x1 << RTC_CR_BYPSHAD_Pos;
pub const RTC_CR_BYPSHAD: u32 = RTC_CR_BYPSHAD_Msk;
pub const RTC_CR_REFCKON_Pos: u32 = 4;
pub const RTC_CR_REFCKON_Msk: u32 = 0x1 << RTC_CR_REFCKON_Pos;
pub const RTC_CR_REFCKON: u32 = RTC_CR_REFCKON_Msk;
pub const RTC_CR_TSEDGE_Pos: u32 = 3;
pub const RTC_CR_TSEDGE_Msk: u32 = 0x1 << RTC_CR_TSEDGE_Pos;
pub const RTC_CR_TSEDGE: u32 = RTC_CR_TSEDGE_Msk;
pub const RTC_CR_WUCKSEL_Pos: u32 = 0;
pub const RTC_CR_WUCKSEL_Msk: u32 = 0x7 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL: u32 = RTC_CR_WUCKSEL_Msk;
pub const RTC_CR_WUCKSEL_0: u32 = 0x1 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL_1: u32 = 0x2 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL_2: u32 = 0x4 << RTC_CR_WUCKSEL_Pos;
pub const RTC_PRIVCR_PRIV_Pos: u32 = 15;
pub const RTC_PRIVCR_PRIV_Msk: u32 = 0x1 << RTC_PRIVCR_PRIV_Pos;
pub const RTC_PRIVCR_PRIV: u32 = RTC_PRIVCR_PRIV_Msk;
pub const RTC_PRIVCR_INITPRIV_Pos: u32 = 14;
pub const RTC_PRIVCR_INITPRIV_Msk: u32 = 0x1 << RTC_PRIVCR_INITPRIV_Pos;
pub const RTC_PRIVCR_INITPRIV: u32 = RTC_PRIVCR_INITPRIV_Msk;
pub const RTC_PRIVCR_CALPRIV_Pos: u32 = 13;
pub const RTC_PRIVCR_CALPRIV_Msk: u32 = 0x1 << RTC_PRIVCR_CALPRIV_Pos;
pub const RTC_PRIVCR_CALPRIV: u32 = RTC_PRIVCR_CALPRIV_Msk;
pub const RTC_PRIVCR_TSPRIV_Pos: u32 = 3;
pub const RTC_PRIVCR_TSPRIV_Msk: u32 = 0x1 << RTC_PRIVCR_TSPRIV_Pos;
pub const RTC_PRIVCR_TSPRIV: u32 = RTC_PRIVCR_TSPRIV_Msk;
pub const RTC_PRIVCR_WUTPRIV_Pos: u32 = 2;
pub const RTC_PRIVCR_WUTPRIV_Msk: u32 = 0x1 << RTC_PRIVCR_WUTPRIV_Pos;
pub const RTC_PRIVCR_WUTPRIV: u32 = RTC_PRIVCR_WUTPRIV_Msk;
pub const RTC_PRIVCR_ALRBPRIV_Pos: u32 = 1;
pub const RTC_PRIVCR_ALRBPRIV_Msk: u32 = 0x1 << RTC_PRIVCR_ALRBPRIV_Pos;
pub const RTC_PRIVCR_ALRBPRIV: u32 = RTC_PRIVCR_ALRBPRIV_Msk;
pub const RTC_PRIVCR_ALRAPRIV_Pos: u32 = 0;
pub const RTC_PRIVCR_ALRAPRIV_Msk: u32 = 0x1 << RTC_PRIVCR_ALRAPRIV_Pos;
pub const RTC_PRIVCR_ALRAPRIV: u32 = RTC_PRIVCR_ALRAPRIV_Msk;
pub const RTC_SMCR_DECPROT_Pos: u32 = 15;
pub const RTC_SMCR_DECPROT_Msk: u32 = 0x1 << RTC_SMCR_DECPROT_Pos;
pub const RTC_SMCR_DECPROT: u32 = RTC_SMCR_DECPROT_Msk;
pub const RTC_SMCR_INITDPROT_Pos: u32 = 14;
pub const RTC_SMCR_INITDPROT_Msk: u32 = 0x1 << RTC_SMCR_INITDPROT_Pos;
pub const RTC_SMCR_INITDPROT: u32 = RTC_SMCR_INITDPROT_Msk;
pub const RTC_SMCR_CALDPROT_Pos: u32 = 13;
pub const RTC_SMCR_CALDPROT_Msk: u32 = 0x1 << RTC_SMCR_CALDPROT_Pos;
pub const RTC_SMCR_CALDPROT: u32 = RTC_SMCR_CALDPROT_Msk;
pub const RTC_SMCR_TSDPROT_Pos: u32 = 3;
pub const RTC_SMCR_TSDPROT_Msk: u32 = 0x1 << RTC_SMCR_TSDPROT_Pos;
pub const RTC_SMCR_TSDPROT: u32 = RTC_SMCR_TSDPROT_Msk;
pub const RTC_SMCR_WUTDPROT_Pos: u32 = 2;
pub const RTC_SMCR_WUTDPROT_Msk: u32 = 0x1 << RTC_SMCR_WUTDPROT_Pos;
pub const RTC_SMCR_WUTDPROT: u32 = RTC_SMCR_WUTDPROT_Msk;
pub const RTC_SMCR_ALRBDPROT_Pos: u32 = 1;
pub const RTC_SMCR_ALRBDPROT_Msk: u32 = 0x1 << RTC_SMCR_ALRBDPROT_Pos;
pub const RTC_SMCR_ALRBDPROT: u32 = RTC_SMCR_ALRBDPROT_Msk;
pub const RTC_SMCR_ALRADPROT_Pos: u32 = 0;
pub const RTC_SMCR_ALRADPROT_Msk: u32 = 0x1 << RTC_SMCR_ALRADPROT_Pos;
pub const RTC_SMCR_ALRADPROT: u32 = RTC_SMCR_ALRADPROT_Msk;
pub const RTC_WPR_KEY_Pos: u32 = 0;
pub const RTC_WPR_KEY_Msk: u32 = 0xFF << RTC_WPR_KEY_Pos;
pub const RTC_WPR_KEY: u32 = RTC_WPR_KEY_Msk;
pub const RTC_CALR_CALP_Pos: u32 = 15;
pub const RTC_CALR_CALP_Msk: u32 = 0x1 << RTC_CALR_CALP_Pos;
pub const RTC_CALR_CALP: u32 = RTC_CALR_CALP_Msk;
pub const RTC_CALR_CALW8_Pos: u32 = 14;
pub const RTC_CALR_CALW8_Msk: u32 = 0x1 << RTC_CALR_CALW8_Pos;
pub const RTC_CALR_CALW8: u32 = RTC_CALR_CALW8_Msk;
pub const RTC_CALR_CALW16_Pos: u32 = 13;
pub const RTC_CALR_CALW16_Msk: u32 = 0x1 << RTC_CALR_CALW16_Pos;
pub const RTC_CALR_LPCAL: u32 = RTC_CALR_LPCAL_Msk;
pub const RTC_CALR_LPCAL_Pos: u32 = 12;
pub const RTC_CALR_LPCAL_Msk: u32 = 0x1 << RTC_CALR_LPCAL_Pos;
pub const RTC_CALR_CALW16: u32 = RTC_CALR_CALW16_Msk;
pub const RTC_CALR_CALM_Pos: u32 = 0;
pub const RTC_CALR_CALM_Msk: u32 = 0x1FF << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM: u32 = RTC_CALR_CALM_Msk;
pub const RTC_CALR_CALM_0: u32 = 0x001 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_1: u32 = 0x002 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_2: u32 = 0x004 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_3: u32 = 0x008 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_4: u32 = 0x010 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_5: u32 = 0x020 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_6: u32 = 0x040 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_7: u32 = 0x080 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_8: u32 = 0x100 << RTC_CALR_CALM_Pos;
pub const RTC_SHIFTR_ADD1S_Pos: u32 = 31;
pub const RTC_SHIFTR_ADD1S_Msk: u32 = 0x1 << RTC_SHIFTR_ADD1S_Pos;
pub const RTC_SHIFTR_ADD1S: u32 = RTC_SHIFTR_ADD1S_Msk;
pub const RTC_SHIFTR_SUBFS_Pos: u32 = 0;
pub const RTC_SHIFTR_SUBFS_Msk: u32 = 0x7FFF << RTC_SHIFTR_SUBFS_Pos;
pub const RTC_SHIFTR_SUBFS: u32 = RTC_SHIFTR_SUBFS_Msk;
pub const RTC_TSTR_PM_Pos: u32 = 22;
pub const RTC_TSTR_PM_Msk: u32 = 0x1 << RTC_TSTR_PM_Pos;
pub const RTC_TSTR_PM: u32 = RTC_TSTR_PM_Msk;
pub const RTC_TSTR_HT_Pos: u32 = 20;
pub const RTC_TSTR_HT_Msk: u32 = 0x3 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HT: u32 = RTC_TSTR_HT_Msk;
pub const RTC_TSTR_HT_0: u32 = 0x1 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HT_1: u32 = 0x2 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HU_Pos: u32 = 16;
pub const RTC_TSTR_HU_Msk: u32 = 0xF << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU: u32 = RTC_TSTR_HU_Msk;
pub const RTC_TSTR_HU_0: u32 = 0x1 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_1: u32 = 0x2 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_2: u32 = 0x4 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_3: u32 = 0x8 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_MNT_Pos: u32 = 12;
pub const RTC_TSTR_MNT_Msk: u32 = 0x7 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT: u32 = RTC_TSTR_MNT_Msk;
pub const RTC_TSTR_MNT_0: u32 = 0x1 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT_1: u32 = 0x2 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT_2: u32 = 0x4 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNU_Pos: u32 = 8;
pub const RTC_TSTR_MNU_Msk: u32 = 0xF << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU: u32 = RTC_TSTR_MNU_Msk;
pub const RTC_TSTR_MNU_0: u32 = 0x1 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_1: u32 = 0x2 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_2: u32 = 0x4 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_3: u32 = 0x8 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_ST_Pos: u32 = 4;
pub const RTC_TSTR_ST_Msk: u32 = 0x7 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST: u32 = RTC_TSTR_ST_Msk;
pub const RTC_TSTR_ST_0: u32 = 0x1 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST_1: u32 = 0x2 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST_2: u32 = 0x4 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_SU_Pos: u32 = 0;
pub const RTC_TSTR_SU_Msk: u32 = 0xF << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU: u32 = RTC_TSTR_SU_Msk;
pub const RTC_TSTR_SU_0: u32 = 0x1 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_1: u32 = 0x2 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_2: u32 = 0x4 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_3: u32 = 0x8 << RTC_TSTR_SU_Pos;
pub const RTC_TSDR_WDU_Pos: u32 = 13;
pub const RTC_TSDR_WDU_Msk: u32 = 0x7 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU: u32 = RTC_TSDR_WDU_Msk;
pub const RTC_TSDR_WDU_0: u32 = 0x1 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU_1: u32 = 0x2 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU_2: u32 = 0x4 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_MT_Pos: u32 = 12;
pub const RTC_TSDR_MT_Msk: u32 = 0x1 << RTC_TSDR_MT_Pos;
pub const RTC_TSDR_MT: u32 = RTC_TSDR_MT_Msk;
pub const RTC_TSDR_MU_Pos: u32 = 8;
pub const RTC_TSDR_MU_Msk: u32 = 0xF << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU: u32 = RTC_TSDR_MU_Msk;
pub const RTC_TSDR_MU_0: u32 = 0x1 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_1: u32 = 0x2 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_2: u32 = 0x4 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_3: u32 = 0x8 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_DT_Pos: u32 = 4;
pub const RTC_TSDR_DT_Msk: u32 = 0x3 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DT: u32 = RTC_TSDR_DT_Msk;
pub const RTC_TSDR_DT_0: u32 = 0x1 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DT_1: u32 = 0x2 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DU_Pos: u32 = 0;
pub const RTC_TSDR_DU_Msk: u32 = 0xF << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU: u32 = RTC_TSDR_DU_Msk;
pub const RTC_TSDR_DU_0: u32 = 0x1 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_1: u32 = 0x2 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_2: u32 = 0x4 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_3: u32 = 0x8 << RTC_TSDR_DU_Pos;
pub const RTC_TSSSR_SS_Pos: u32 = 0;
pub const RTC_TSSSR_SS_Msk: u32 = 0xFFFF << RTC_TSSSR_SS_Pos;
pub const RTC_TSSSR_SS: u32 = RTC_TSSSR_SS_Msk;
pub const RTC_ALRMAR_MSK4_Pos: u32 = 31;
pub const RTC_ALRMAR_MSK4_Msk: u32 = 0x1 << RTC_ALRMAR_MSK4_Pos;
pub const RTC_ALRMAR_MSK4: u32 = RTC_ALRMAR_MSK4_Msk;
pub const RTC_ALRMAR_WDSEL_Pos: u32 = 30;
pub const RTC_ALRMAR_WDSEL_Msk: u32 = 0x1 << RTC_ALRMAR_WDSEL_Pos;
pub const RTC_ALRMAR_WDSEL: u32 = RTC_ALRMAR_WDSEL_Msk;
pub const RTC_ALRMAR_DT_Pos: u32 = 28;
pub const RTC_ALRMAR_DT_Msk: u32 = 0x3 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DT: u32 = RTC_ALRMAR_DT_Msk;
pub const RTC_ALRMAR_DT_0: u32 = 0x1 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DT_1: u32 = 0x2 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DU_Pos: u32 = 24;
pub const RTC_ALRMAR_DU_Msk: u32 = 0xF << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU: u32 = RTC_ALRMAR_DU_Msk;
pub const RTC_ALRMAR_DU_0: u32 = 0x1 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_1: u32 = 0x2 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_2: u32 = 0x4 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_3: u32 = 0x8 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_MSK3_Pos: u32 = 23;
pub const RTC_ALRMAR_MSK3_Msk: u32 = 0x1 << RTC_ALRMAR_MSK3_Pos;
pub const RTC_ALRMAR_MSK3: u32 = RTC_ALRMAR_MSK3_Msk;
pub const RTC_ALRMAR_PM_Pos: u32 = 22;
pub const RTC_ALRMAR_PM_Msk: u32 = 0x1 << RTC_ALRMAR_PM_Pos;
pub const RTC_ALRMAR_PM: u32 = RTC_ALRMAR_PM_Msk;
pub const RTC_ALRMAR_HT_Pos: u32 = 20;
pub const RTC_ALRMAR_HT_Msk: u32 = 0x3 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HT: u32 = RTC_ALRMAR_HT_Msk;
pub const RTC_ALRMAR_HT_0: u32 = 0x1 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HT_1: u32 = 0x2 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HU_Pos: u32 = 16;
pub const RTC_ALRMAR_HU_Msk: u32 = 0xF << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU: u32 = RTC_ALRMAR_HU_Msk;
pub const RTC_ALRMAR_HU_0: u32 = 0x1 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_1: u32 = 0x2 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_2: u32 = 0x4 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_3: u32 = 0x8 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_MSK2_Pos: u32 = 15;
pub const RTC_ALRMAR_MSK2_Msk: u32 = 0x1 << RTC_ALRMAR_MSK2_Pos;
pub const RTC_ALRMAR_MSK2: u32 = RTC_ALRMAR_MSK2_Msk;
pub const RTC_ALRMAR_MNT_Pos: u32 = 12;
pub const RTC_ALRMAR_MNT_Msk: u32 = 0x7 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT: u32 = RTC_ALRMAR_MNT_Msk;
pub const RTC_ALRMAR_MNT_0: u32 = 0x1 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT_1: u32 = 0x2 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT_2: u32 = 0x4 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNU_Pos: u32 = 8;
pub const RTC_ALRMAR_MNU_Msk: u32 = 0xF << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU: u32 = RTC_ALRMAR_MNU_Msk;
pub const RTC_ALRMAR_MNU_0: u32 = 0x1 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_1: u32 = 0x2 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_2: u32 = 0x4 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_3: u32 = 0x8 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MSK1_Pos: u32 = 7;
pub const RTC_ALRMAR_MSK1_Msk: u32 = 0x1 << RTC_ALRMAR_MSK1_Pos;
pub const RTC_ALRMAR_MSK1: u32 = RTC_ALRMAR_MSK1_Msk;
pub const RTC_ALRMAR_ST_Pos: u32 = 4;
pub const RTC_ALRMAR_ST_Msk: u32 = 0x7 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST: u32 = RTC_ALRMAR_ST_Msk;
pub const RTC_ALRMAR_ST_0: u32 = 0x1 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST_1: u32 = 0x2 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST_2: u32 = 0x4 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_SU_Pos: u32 = 0;
pub const RTC_ALRMAR_SU_Msk: u32 = 0xF << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU: u32 = RTC_ALRMAR_SU_Msk;
pub const RTC_ALRMAR_SU_0: u32 = 0x1 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_1: u32 = 0x2 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_2: u32 = 0x4 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_3: u32 = 0x8 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMASSR_MASKSS_Pos: u32 = 24;
pub const RTC_ALRMASSR_MASKSS_Msk: u32 = 0xF << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS: u32 = RTC_ALRMASSR_MASKSS_Msk;
pub const RTC_ALRMASSR_MASKSS_0: u32 = 0x1 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_1: u32 = 0x2 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_2: u32 = 0x4 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_3: u32 = 0x8 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_SS_Pos: u32 = 0;
pub const RTC_ALRMASSR_SS_Msk: u32 = 0x7FFF << RTC_ALRMASSR_SS_Pos;
pub const RTC_ALRMASSR_SS: u32 = RTC_ALRMASSR_SS_Msk;
pub const RTC_ALRMBR_MSK4_Pos: u32 = 31;
pub const RTC_ALRMBR_MSK4_Msk: u32 = 0x1 << RTC_ALRMBR_MSK4_Pos;
pub const RTC_ALRMBR_MSK4: u32 = RTC_ALRMBR_MSK4_Msk;
pub const RTC_ALRMBR_WDSEL_Pos: u32 = 30;
pub const RTC_ALRMBR_WDSEL_Msk: u32 = 0x1 << RTC_ALRMBR_WDSEL_Pos;
pub const RTC_ALRMBR_WDSEL: u32 = RTC_ALRMBR_WDSEL_Msk;
pub const RTC_ALRMBR_DT_Pos: u32 = 28;
pub const RTC_ALRMBR_DT_Msk: u32 = 0x3 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DT: u32 = RTC_ALRMBR_DT_Msk;
pub const RTC_ALRMBR_DT_0: u32 = 0x1 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DT_1: u32 = 0x2 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DU_Pos: u32 = 24;
pub const RTC_ALRMBR_DU_Msk: u32 = 0xF << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU: u32 = RTC_ALRMBR_DU_Msk;
pub const RTC_ALRMBR_DU_0: u32 = 0x1 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_1: u32 = 0x2 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_2: u32 = 0x4 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_3: u32 = 0x8 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_MSK3_Pos: u32 = 23;
pub const RTC_ALRMBR_MSK3_Msk: u32 = 0x1 << RTC_ALRMBR_MSK3_Pos;
pub const RTC_ALRMBR_MSK3: u32 = RTC_ALRMBR_MSK3_Msk;
pub const RTC_ALRMBR_PM_Pos: u32 = 22;
pub const RTC_ALRMBR_PM_Msk: u32 = 0x1 << RTC_ALRMBR_PM_Pos;
pub const RTC_ALRMBR_PM: u32 = RTC_ALRMBR_PM_Msk;
pub const RTC_ALRMBR_HT_Pos: u32 = 20;
pub const RTC_ALRMBR_HT_Msk: u32 = 0x3 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HT: u32 = RTC_ALRMBR_HT_Msk;
pub const RTC_ALRMBR_HT_0: u32 = 0x1 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HT_1: u32 = 0x2 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HU_Pos: u32 = 16;
pub const RTC_ALRMBR_HU_Msk: u32 = 0xF << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU: u32 = RTC_ALRMBR_HU_Msk;
pub const RTC_ALRMBR_HU_0: u32 = 0x1 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_1: u32 = 0x2 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_2: u32 = 0x4 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_3: u32 = 0x8 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_MSK2_Pos: u32 = 15;
pub const RTC_ALRMBR_MSK2_Msk: u32 = 0x1 << RTC_ALRMBR_MSK2_Pos;
pub const RTC_ALRMBR_MSK2: u32 = RTC_ALRMBR_MSK2_Msk;
pub const RTC_ALRMBR_MNT_Pos: u32 = 12;
pub const RTC_ALRMBR_MNT_Msk: u32 = 0x7 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT: u32 = RTC_ALRMBR_MNT_Msk;
pub const RTC_ALRMBR_MNT_0: u32 = 0x1 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT_1: u32 = 0x2 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT_2: u32 = 0x4 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNU_Pos: u32 = 8;
pub const RTC_ALRMBR_MNU_Msk: u32 = 0xF << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU: u32 = RTC_ALRMBR_MNU_Msk;
pub const RTC_ALRMBR_MNU_0: u32 = 0x1 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_1: u32 = 0x2 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_2: u32 = 0x4 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_3: u32 = 0x8 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MSK1_Pos: u32 = 7;
pub const RTC_ALRMBR_MSK1_Msk: u32 = 0x1 << RTC_ALRMBR_MSK1_Pos;
pub const RTC_ALRMBR_MSK1: u32 = RTC_ALRMBR_MSK1_Msk;
pub const RTC_ALRMBR_ST_Pos: u32 = 4;
pub const RTC_ALRMBR_ST_Msk: u32 = 0x7 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST: u32 = RTC_ALRMBR_ST_Msk;
pub const RTC_ALRMBR_ST_0: u32 = 0x1 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST_1: u32 = 0x2 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST_2: u32 = 0x4 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_SU_Pos: u32 = 0;
pub const RTC_ALRMBR_SU_Msk: u32 = 0xF << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU: u32 = RTC_ALRMBR_SU_Msk;
pub const RTC_ALRMBR_SU_0: u32 = 0x1 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_1: u32 = 0x2 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_2: u32 = 0x4 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_3: u32 = 0x8 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBSSR_MASKSS_Pos: u32 = 24;
pub const RTC_ALRMBSSR_MASKSS_Msk: u32 = 0xF << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS: u32 = RTC_ALRMBSSR_MASKSS_Msk;
pub const RTC_ALRMBSSR_MASKSS_0: u32 = 0x1 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_1: u32 = 0x2 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_2: u32 = 0x4 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_3: u32 = 0x8 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_SS_Pos: u32 = 0;
pub const RTC_ALRMBSSR_SS_Msk: u32 = 0x7FFF << RTC_ALRMBSSR_SS_Pos;
pub const RTC_ALRMBSSR_SS: u32 = RTC_ALRMBSSR_SS_Msk;
pub const RTC_SR_ITSF_Pos: u32 = 5;
pub const RTC_SR_ITSF_Msk: u32 = 0x1 << RTC_SR_ITSF_Pos;
pub const RTC_SR_ITSF: u32 = RTC_SR_ITSF_Msk;
pub const RTC_SR_TSOVF_Pos: u32 = 4;
pub const RTC_SR_TSOVF_Msk: u32 = 0x1 << RTC_SR_TSOVF_Pos;
pub const RTC_SR_TSOVF: u32 = RTC_SR_TSOVF_Msk;
pub const RTC_SR_TSF_Pos: u32 = 3;
pub const RTC_SR_TSF_Msk: u32 = 0x1 << RTC_SR_TSF_Pos;
pub const RTC_SR_TSF: u32 = RTC_SR_TSF_Msk;
pub const RTC_SR_WUTF_Pos: u32 = 2;
pub const RTC_SR_WUTF_Msk: u32 = 0x1 << RTC_SR_WUTF_Pos;
pub const RTC_SR_WUTF: u32 = RTC_SR_WUTF_Msk;
pub const RTC_SR_ALRBF_Pos: u32 = 1;
pub const RTC_SR_ALRBF_Msk: u32 = 0x1 << RTC_SR_ALRBF_Pos;
pub const RTC_SR_ALRBF: u32 = RTC_SR_ALRBF_Msk;
pub const RTC_SR_ALRAF_Pos: u32 = 0;
pub const RTC_SR_ALRAF_Msk: u32 = 0x1 << RTC_SR_ALRAF_Pos;
pub const RTC_SR_ALRAF: u32 = RTC_SR_ALRAF_Msk;
pub const RTC_MISR_ITSMF_Pos: u32 = 5;
pub const RTC_MISR_ITSMF_Msk: u32 = 0x1 << RTC_MISR_ITSMF_Pos;
pub const RTC_MISR_ITSMF: u32 = RTC_MISR_ITSMF_Msk;
pub const RTC_MISR_TSOVMF_Pos: u32 = 4;
pub const RTC_MISR_TSOVMF_Msk: u32 = 0x1 << RTC_MISR_TSOVMF_Pos;
pub const RTC_MISR_TSOVMF: u32 = RTC_MISR_TSOVMF_Msk;
pub const RTC_MISR_TSMF_Pos: u32 = 3;
pub const RTC_MISR_TSMF_Msk: u32 = 0x1 << RTC_MISR_TSMF_Pos;
pub const RTC_MISR_TSMF: u32 = RTC_MISR_TSMF_Msk;
pub const RTC_MISR_WUTMF_Pos: u32 = 2;
pub const RTC_MISR_WUTMF_Msk: u32 = 0x1 << RTC_MISR_WUTMF_Pos;
pub const RTC_MISR_WUTMF: u32 = RTC_MISR_WUTMF_Msk;
pub const RTC_MISR_ALRBMF_Pos: u32 = 1;
pub const RTC_MISR_ALRBMF_Msk: u32 = 0x1 << RTC_MISR_ALRBMF_Pos;
pub const RTC_MISR_ALRBMF: u32 = RTC_MISR_ALRBMF_Msk;
pub const RTC_MISR_ALRAMF_Pos: u32 = 0;
pub const RTC_MISR_ALRAMF_Msk: u32 = 0x1 << RTC_MISR_ALRAMF_Pos;
pub const RTC_MISR_ALRAMF: u32 = RTC_MISR_ALRAMF_Msk;
pub const RTC_SMISR_ITSMF_Pos: u32 = 5;
pub const RTC_SMISR_ITSMF_Msk: u32 = 0x1 << RTC_SMISR_ITSMF_Pos;
pub const RTC_SMISR_ITSMF: u32 = RTC_SMISR_ITSMF_Msk;
pub const RTC_SMISR_TSOVMF_Pos: u32 = 4;
pub const RTC_SMISR_TSOVMF_Msk: u32 = 0x1 << RTC_SMISR_TSOVMF_Pos;
pub const RTC_SMISR_TSOVMF: u32 = RTC_SMISR_TSOVMF_Msk;
pub const RTC_SMISR_TSMF_Pos: u32 = 3;
pub const RTC_SMISR_TSMF_Msk: u32 = 0x1 << RTC_SMISR_TSMF_Pos;
pub const RTC_SMISR_TSMF: u32 = RTC_SMISR_TSMF_Msk;
pub const RTC_SMISR_WUTMF_Pos: u32 = 2;
pub const RTC_SMISR_WUTMF_Msk: u32 = 0x1 << RTC_SMISR_WUTMF_Pos;
pub const RTC_SMISR_WUTMF: u32 = RTC_SMISR_WUTMF_Msk;
pub const RTC_SMISR_ALRBMF_Pos: u32 = 1;
pub const RTC_SMISR_ALRBMF_Msk: u32 = 0x1 << RTC_SMISR_ALRBMF_Pos;
pub const RTC_SMISR_ALRBMF: u32 = RTC_SMISR_ALRBMF_Msk;
pub const RTC_SMISR_ALRAMF_Pos: u32 = 0;
pub const RTC_SMISR_ALRAMF_Msk: u32 = 0x1 << RTC_SMISR_ALRAMF_Pos;
pub const RTC_SMISR_ALRAMF: u32 = RTC_SMISR_ALRAMF_Msk;
pub const RTC_SCR_CITSF_Pos: u32 = 5;
pub const RTC_SCR_CITSF_Msk: u32 = 0x1 << RTC_SCR_CITSF_Pos;
pub const RTC_SCR_CITSF: u32 = RTC_SCR_CITSF_Msk;
pub const RTC_SCR_CTSOVF_Pos: u32 = 4;
pub const RTC_SCR_CTSOVF_Msk: u32 = 0x1 << RTC_SCR_CTSOVF_Pos;
pub const RTC_SCR_CTSOVF: u32 = RTC_SCR_CTSOVF_Msk;
pub const RTC_SCR_CTSF_Pos: u32 = 3;
pub const RTC_SCR_CTSF_Msk: u32 = 0x1 << RTC_SCR_CTSF_Pos;
pub const RTC_SCR_CTSF: u32 = RTC_SCR_CTSF_Msk;
pub const RTC_SCR_CWUTF_Pos: u32 = 2;
pub const RTC_SCR_CWUTF_Msk: u32 = 0x1 << RTC_SCR_CWUTF_Pos;
pub const RTC_SCR_CWUTF: u32 = RTC_SCR_CWUTF_Msk;
pub const RTC_SCR_CALRBF_Pos: u32 = 1;
pub const RTC_SCR_CALRBF_Msk: u32 = 0x1 << RTC_SCR_CALRBF_Pos;
pub const RTC_SCR_CALRBF: u32 = RTC_SCR_CALRBF_Msk;
pub const RTC_SCR_CALRAF_Pos: u32 = 0;
pub const RTC_SCR_CALRAF_Msk: u32 = 0x1 << RTC_SCR_CALRAF_Pos;
pub const RTC_SCR_CALRAF: u32 = RTC_SCR_CALRAF_Msk;
pub const SPI_CR1_CPHA_Pos: u32 = 0;
pub const SPI_CR1_CPHA_Msk: u32 = 0x1 << SPI_CR1_CPHA_Pos;
pub const SPI_CR1_CPHA: u32 = SPI_CR1_CPHA_Msk;
pub const SPI_CR1_CPOL_Pos: u32 = 1;
pub const SPI_CR1_CPOL_Msk: u32 = 0x1 << SPI_CR1_CPOL_Pos;
pub const SPI_CR1_CPOL: u32 = SPI_CR1_CPOL_Msk;
pub const SPI_CR1_MSTR_Pos: u32 = 2;
pub const SPI_CR1_MSTR_Msk: u32 = 0x1 << SPI_CR1_MSTR_Pos;
pub const SPI_CR1_MSTR: u32 = SPI_CR1_MSTR_Msk;
pub const SPI_CR1_BR_Pos: u32 = 3;
pub const SPI_CR1_BR_Msk: u32 = 0x7 << SPI_CR1_BR_Pos;
pub const SPI_CR1_BR: u32 = SPI_CR1_BR_Msk;
pub const SPI_CR1_BR_0: u32 = 0x1 << SPI_CR1_BR_Pos;
pub const SPI_CR1_BR_1: u32 = 0x2 << SPI_CR1_BR_Pos;
pub const SPI_CR1_BR_2: u32 = 0x4 << SPI_CR1_BR_Pos;
pub const SPI_CR1_SPE_Pos: u32 = 6;
pub const SPI_CR1_SPE_Msk: u32 = 0x1 << SPI_CR1_SPE_Pos;
pub const SPI_CR1_SPE: u32 = SPI_CR1_SPE_Msk;
pub const SPI_CR1_LSBFIRST_Pos: u32 = 7;
pub const SPI_CR1_LSBFIRST_Msk: u32 = 0x1 << SPI_CR1_LSBFIRST_Pos;
pub const SPI_CR1_LSBFIRST: u32 = SPI_CR1_LSBFIRST_Msk;
pub const SPI_CR1_SSI_Pos: u32 = 8;
pub const SPI_CR1_SSI_Msk: u32 = 0x1 << SPI_CR1_SSI_Pos;
pub const SPI_CR1_SSI: u32 = SPI_CR1_SSI_Msk;
pub const SPI_CR1_SSM_Pos: u32 = 9;
pub const SPI_CR1_SSM_Msk: u32 = 0x1 << SPI_CR1_SSM_Pos;
pub const SPI_CR1_SSM: u32 = SPI_CR1_SSM_Msk;
pub const SPI_CR1_RXONLY_Pos: u32 = 10;
pub const SPI_CR1_RXONLY_Msk: u32 = 0x1 << SPI_CR1_RXONLY_Pos;
pub const SPI_CR1_RXONLY: u32 = SPI_CR1_RXONLY_Msk;
pub const SPI_CR1_CRCL_Pos: u32 = 11;
pub const SPI_CR1_CRCL_Msk: u32 = 0x1 << SPI_CR1_CRCL_Pos;
pub const SPI_CR1_CRCL: u32 = SPI_CR1_CRCL_Msk;
pub const SPI_CR1_CRCNEXT_Pos: u32 = 12;
pub const SPI_CR1_CRCNEXT_Msk: u32 = 0x1 << SPI_CR1_CRCNEXT_Pos;
pub const SPI_CR1_CRCNEXT: u32 = SPI_CR1_CRCNEXT_Msk;
pub const SPI_CR1_CRCEN_Pos: u32 = 13;
pub const SPI_CR1_CRCEN_Msk: u32 = 0x1 << SPI_CR1_CRCEN_Pos;
pub const SPI_CR1_CRCEN: u32 = SPI_CR1_CRCEN_Msk;
pub const SPI_CR1_BIDIOE_Pos: u32 = 14;
pub const SPI_CR1_BIDIOE_Msk: u32 = 0x1 << SPI_CR1_BIDIOE_Pos;
pub const SPI_CR1_BIDIOE: u32 = SPI_CR1_BIDIOE_Msk;
pub const SPI_CR1_BIDIMODE_Pos: u32 = 15;
pub const SPI_CR1_BIDIMODE_Msk: u32 = 0x1 << SPI_CR1_BIDIMODE_Pos;
pub const SPI_CR1_BIDIMODE: u32 = SPI_CR1_BIDIMODE_Msk;
pub const SPI_CR2_RXDMAEN_Pos: u32 = 0;
pub const SPI_CR2_RXDMAEN_Msk: u32 = 0x1 << SPI_CR2_RXDMAEN_Pos;
pub const SPI_CR2_RXDMAEN: u32 = SPI_CR2_RXDMAEN_Msk;
pub const SPI_CR2_TXDMAEN_Pos: u32 = 1;
pub const SPI_CR2_TXDMAEN_Msk: u32 = 0x1 << SPI_CR2_TXDMAEN_Pos;
pub const SPI_CR2_TXDMAEN: u32 = SPI_CR2_TXDMAEN_Msk;
pub const SPI_CR2_SSOE_Pos: u32 = 2;
pub const SPI_CR2_SSOE_Msk: u32 = 0x1 << SPI_CR2_SSOE_Pos;
pub const SPI_CR2_SSOE: u32 = SPI_CR2_SSOE_Msk;
pub const SPI_CR2_NSSP_Pos: u32 = 3;
pub const SPI_CR2_NSSP_Msk: u32 = 0x1 << SPI_CR2_NSSP_Pos;
pub const SPI_CR2_NSSP: u32 = SPI_CR2_NSSP_Msk;
pub const SPI_CR2_FRF_Pos: u32 = 4;
pub const SPI_CR2_FRF_Msk: u32 = 0x1 << SPI_CR2_FRF_Pos;
pub const SPI_CR2_FRF: u32 = SPI_CR2_FRF_Msk;
pub const SPI_CR2_ERRIE_Pos: u32 = 5;
pub const SPI_CR2_ERRIE_Msk: u32 = 0x1 << SPI_CR2_ERRIE_Pos;
pub const SPI_CR2_ERRIE: u32 = SPI_CR2_ERRIE_Msk;
pub const SPI_CR2_RXNEIE_Pos: u32 = 6;
pub const SPI_CR2_RXNEIE_Msk: u32 = 0x1 << SPI_CR2_RXNEIE_Pos;
pub const SPI_CR2_RXNEIE: u32 = SPI_CR2_RXNEIE_Msk;
pub const SPI_CR2_TXEIE_Pos: u32 = 7;
pub const SPI_CR2_TXEIE_Msk: u32 = 0x1 << SPI_CR2_TXEIE_Pos;
pub const SPI_CR2_TXEIE: u32 = SPI_CR2_TXEIE_Msk;
pub const SPI_CR2_DS_Pos: u32 = 8;
pub const SPI_CR2_DS_Msk: u32 = 0xF << SPI_CR2_DS_Pos;
pub const SPI_CR2_DS: u32 = SPI_CR2_DS_Msk;
pub const SPI_CR2_DS_0: u32 = 0x1 << SPI_CR2_DS_Pos;
pub const SPI_CR2_DS_1: u32 = 0x2 << SPI_CR2_DS_Pos;
pub const SPI_CR2_DS_2: u32 = 0x4 << SPI_CR2_DS_Pos;
pub const SPI_CR2_DS_3: u32 = 0x8 << SPI_CR2_DS_Pos;
pub const SPI_CR2_FRXTH_Pos: u32 = 12;
pub const SPI_CR2_FRXTH_Msk: u32 = 0x1 << SPI_CR2_FRXTH_Pos;
pub const SPI_CR2_FRXTH: u32 = SPI_CR2_FRXTH_Msk;
pub const SPI_CR2_LDMARX_Pos: u32 = 13;
pub const SPI_CR2_LDMARX_Msk: u32 = 0x1 << SPI_CR2_LDMARX_Pos;
pub const SPI_CR2_LDMARX: u32 = SPI_CR2_LDMARX_Msk;
pub const SPI_CR2_LDMATX_Pos: u32 = 14;
pub const SPI_CR2_LDMATX_Msk: u32 = 0x1 << SPI_CR2_LDMATX_Pos;
pub const SPI_CR2_LDMATX: u32 = SPI_CR2_LDMATX_Msk;
pub const SPI_SR_RXNE_Pos: u32 = 0;
pub const SPI_SR_RXNE_Msk: u32 = 0x1 << SPI_SR_RXNE_Pos;
pub const SPI_SR_RXNE: u32 = SPI_SR_RXNE_Msk;
pub const SPI_SR_TXE_Pos: u32 = 1;
pub const SPI_SR_TXE_Msk: u32 = 0x1 << SPI_SR_TXE_Pos;
pub const SPI_SR_TXE: u32 = SPI_SR_TXE_Msk;
pub const SPI_SR_CRCERR_Pos: u32 = 4;
pub const SPI_SR_CRCERR_Msk: u32 = 0x1 << SPI_SR_CRCERR_Pos;
pub const SPI_SR_CRCERR: u32 = SPI_SR_CRCERR_Msk;
pub const SPI_SR_MODF_Pos: u32 = 5;
pub const SPI_SR_MODF_Msk: u32 = 0x1 << SPI_SR_MODF_Pos;
pub const SPI_SR_MODF: u32 = SPI_SR_MODF_Msk;
pub const SPI_SR_OVR_Pos: u32 = 6;
pub const SPI_SR_OVR_Msk: u32 = 0x1 << SPI_SR_OVR_Pos;
pub const SPI_SR_OVR: u32 = SPI_SR_OVR_Msk;
pub const SPI_SR_BSY_Pos: u32 = 7;
pub const SPI_SR_BSY_Msk: u32 = 0x1 << SPI_SR_BSY_Pos;
pub const SPI_SR_BSY: u32 = SPI_SR_BSY_Msk;
pub const SPI_SR_FRE_Pos: u32 = 8;
pub const SPI_SR_FRE_Msk: u32 = 0x1 << SPI_SR_FRE_Pos;
pub const SPI_SR_FRE: u32 = SPI_SR_FRE_Msk;
pub const SPI_SR_FRLVL_Pos: u32 = 9;
pub const SPI_SR_FRLVL_Msk: u32 = 0x3 << SPI_SR_FRLVL_Pos;
pub const SPI_SR_FRLVL: u32 = SPI_SR_FRLVL_Msk;
pub const SPI_SR_FRLVL_0: u32 = 0x1 << SPI_SR_FRLVL_Pos;
pub const SPI_SR_FRLVL_1: u32 = 0x2 << SPI_SR_FRLVL_Pos;
pub const SPI_SR_FTLVL_Pos: u32 = 11;
pub const SPI_SR_FTLVL_Msk: u32 = 0x3 << SPI_SR_FTLVL_Pos;
pub const SPI_SR_FTLVL: u32 = SPI_SR_FTLVL_Msk;
pub const SPI_SR_FTLVL_0: u32 = 0x1 << SPI_SR_FTLVL_Pos;
pub const SPI_SR_FTLVL_1: u32 = 0x2 << SPI_SR_FTLVL_Pos;
pub const SPI_DR_DR_Pos: u32 = 0;
pub const SPI_DR_DR_Msk: u32 = 0xFFFF << SPI_DR_DR_Pos;
pub const SPI_DR_DR: u32 = SPI_DR_DR_Msk;
pub const SPI_CRCPR_CRCPOLY_Pos: u32 = 0;
pub const SPI_CRCPR_CRCPOLY_Msk: u32 = 0xFFFF << SPI_CRCPR_CRCPOLY_Pos;
pub const SPI_CRCPR_CRCPOLY: u32 = SPI_CRCPR_CRCPOLY_Msk;
pub const SPI_RXCRCR_RXCRC_Pos: u32 = 0;
pub const SPI_RXCRCR_RXCRC_Msk: u32 = 0xFFFF << SPI_RXCRCR_RXCRC_Pos;
pub const SPI_RXCRCR_RXCRC: u32 = SPI_RXCRCR_RXCRC_Msk;
pub const SPI_TXCRCR_TXCRC_Pos: u32 = 0;
pub const SPI_TXCRCR_TXCRC_Msk: u32 = 0xFFFF << SPI_TXCRCR_TXCRC_Pos;
pub const SPI_TXCRCR_TXCRC: u32 = SPI_TXCRCR_TXCRC_Msk;
pub const TAMP_CR1_TAMP1E_Pos: u32 = 0;
pub const TAMP_CR1_TAMP1E_Msk: u32 = 0x1 << TAMP_CR1_TAMP1E_Pos;
pub const TAMP_CR1_TAMP1E: u32 = TAMP_CR1_TAMP1E_Msk;
pub const TAMP_CR1_TAMP2E_Pos: u32 = 1;
pub const TAMP_CR1_TAMP2E_Msk: u32 = 0x1 << TAMP_CR1_TAMP2E_Pos;
pub const TAMP_CR1_TAMP2E: u32 = TAMP_CR1_TAMP2E_Msk;
pub const TAMP_CR1_TAMP3E_Pos: u32 = 2;
pub const TAMP_CR1_TAMP3E_Msk: u32 = 0x1 << TAMP_CR1_TAMP3E_Pos;
pub const TAMP_CR1_TAMP3E: u32 = TAMP_CR1_TAMP3E_Msk;
pub const TAMP_CR1_TAMP4E_Pos: u32 = 3;
pub const TAMP_CR1_TAMP4E_Msk: u32 = 0x1 << TAMP_CR1_TAMP4E_Pos;
pub const TAMP_CR1_TAMP4E: u32 = TAMP_CR1_TAMP4E_Msk;
pub const TAMP_CR1_TAMP5E_Pos: u32 = 4;
pub const TAMP_CR1_TAMP5E_Msk: u32 = 0x1 << TAMP_CR1_TAMP5E_Pos;
pub const TAMP_CR1_TAMP5E: u32 = TAMP_CR1_TAMP5E_Msk;
pub const TAMP_CR1_TAMP6E_Pos: u32 = 5;
pub const TAMP_CR1_TAMP6E_Msk: u32 = 0x1 << TAMP_CR1_TAMP6E_Pos;
pub const TAMP_CR1_TAMP6E: u32 = TAMP_CR1_TAMP6E_Msk;
pub const TAMP_CR1_TAMP7E_Pos: u32 = 6;
pub const TAMP_CR1_TAMP7E_Msk: u32 = 0x1 << TAMP_CR1_TAMP7E_Pos;
pub const TAMP_CR1_TAMP7E: u32 = TAMP_CR1_TAMP7E_Msk;
pub const TAMP_CR1_TAMP8E_Pos: u32 = 7;
pub const TAMP_CR1_TAMP8E_Msk: u32 = 0x1 << TAMP_CR1_TAMP8E_Pos;
pub const TAMP_CR1_TAMP8E: u32 = TAMP_CR1_TAMP8E_Msk;
pub const TAMP_CR1_ITAMP1E_Pos: u32 = 16;
pub const TAMP_CR1_ITAMP1E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP1E_Pos;
pub const TAMP_CR1_ITAMP1E: u32 = TAMP_CR1_ITAMP1E_Msk;
pub const TAMP_CR1_ITAMP2E_Pos: u32 = 17;
pub const TAMP_CR1_ITAMP2E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP2E_Pos;
pub const TAMP_CR1_ITAMP2E: u32 = TAMP_CR1_ITAMP2E_Msk;
pub const TAMP_CR1_ITAMP3E_Pos: u32 = 18;
pub const TAMP_CR1_ITAMP3E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP3E_Pos;
pub const TAMP_CR1_ITAMP3E: u32 = TAMP_CR1_ITAMP3E_Msk;
pub const TAMP_CR1_ITAMP5E_Pos: u32 = 20;
pub const TAMP_CR1_ITAMP5E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP5E_Pos;
pub const TAMP_CR1_ITAMP5E: u32 = TAMP_CR1_ITAMP5E_Msk;
pub const TAMP_CR1_ITAMP8E_Pos: u32 = 23;
pub const TAMP_CR1_ITAMP8E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP8E_Pos;
pub const TAMP_CR1_ITAMP8E: u32 = TAMP_CR1_ITAMP8E_Msk;
pub const TAMP_CR2_TAMP1NOERASE_Pos: u32 = 0;
pub const TAMP_CR2_TAMP1NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP1NOERASE_Pos;
pub const TAMP_CR2_TAMP1NOERASE: u32 = TAMP_CR2_TAMP1NOERASE_Msk;
pub const TAMP_CR2_TAMP2NOERASE_Pos: u32 = 1;
pub const TAMP_CR2_TAMP2NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP2NOERASE_Pos;
pub const TAMP_CR2_TAMP2NOERASE: u32 = TAMP_CR2_TAMP2NOERASE_Msk;
pub const TAMP_CR2_TAMP3NOERASE_Pos: u32 = 2;
pub const TAMP_CR2_TAMP3NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP3NOERASE_Pos;
pub const TAMP_CR2_TAMP3NOERASE: u32 = TAMP_CR2_TAMP3NOERASE_Msk;
pub const TAMP_CR2_TAMP4NOERASE_Pos: u32 = 3;
pub const TAMP_CR2_TAMP4NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP4NOERASE_Pos;
pub const TAMP_CR2_TAMP4NOERASE: u32 = TAMP_CR2_TAMP4NOERASE_Msk;
pub const TAMP_CR2_TAMP5NOERASE_Pos: u32 = 4;
pub const TAMP_CR2_TAMP5NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP5NOERASE_Pos;
pub const TAMP_CR2_TAMP5NOERASE: u32 = TAMP_CR2_TAMP5NOERASE_Msk;
pub const TAMP_CR2_TAMP6NOERASE_Pos: u32 = 5;
pub const TAMP_CR2_TAMP6NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP6NOERASE_Pos;
pub const TAMP_CR2_TAMP6NOERASE: u32 = TAMP_CR2_TAMP6NOERASE_Msk;
pub const TAMP_CR2_TAMP7NOERASE_Pos: u32 = 6;
pub const TAMP_CR2_TAMP7NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP7NOERASE_Pos;
pub const TAMP_CR2_TAMP7NOERASE: u32 = TAMP_CR2_TAMP7NOERASE_Msk;
pub const TAMP_CR2_TAMP8NOERASE_Pos: u32 = 7;
pub const TAMP_CR2_TAMP8NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP8NOERASE_Pos;
pub const TAMP_CR2_TAMP8NOERASE: u32 = TAMP_CR2_TAMP8NOERASE_Msk;
pub const TAMP_CR2_TAMP1MSK_Pos: u32 = 16;
pub const TAMP_CR2_TAMP1MSK_Msk: u32 = 0x1 << TAMP_CR2_TAMP1MSK_Pos;
pub const TAMP_CR2_TAMP1MSK: u32 = TAMP_CR2_TAMP1MSK_Msk;
pub const TAMP_CR2_TAMP2MSK_Pos: u32 = 17;
pub const TAMP_CR2_TAMP2MSK_Msk: u32 = 0x1 << TAMP_CR2_TAMP2MSK_Pos;
pub const TAMP_CR2_TAMP2MSK: u32 = TAMP_CR2_TAMP2MSK_Msk;
pub const TAMP_CR2_TAMP3MSK_Pos: u32 = 18;
pub const TAMP_CR2_TAMP3MSK_Msk: u32 = 0x1 << TAMP_CR2_TAMP3MSK_Pos;
pub const TAMP_CR2_TAMP3MSK: u32 = TAMP_CR2_TAMP3MSK_Msk;
pub const TAMP_CR2_BKERASE_Pos: u32 = 23;
pub const TAMP_CR2_BKERASE_Msk: u32 = 0x1 << TAMP_CR2_BKERASE_Pos;
pub const TAMP_CR2_BKERASE: u32 = TAMP_CR2_BKERASE_Msk;
pub const TAMP_CR2_TAMP1TRG_Pos: u32 = 24;
pub const TAMP_CR2_TAMP1TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP1TRG_Pos;
pub const TAMP_CR2_TAMP1TRG: u32 = TAMP_CR2_TAMP1TRG_Msk;
pub const TAMP_CR2_TAMP2TRG_Pos: u32 = 25;
pub const TAMP_CR2_TAMP2TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP2TRG_Pos;
pub const TAMP_CR2_TAMP2TRG: u32 = TAMP_CR2_TAMP2TRG_Msk;
pub const TAMP_CR2_TAMP3TRG_Pos: u32 = 26;
pub const TAMP_CR2_TAMP3TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP3TRG_Pos;
pub const TAMP_CR2_TAMP3TRG: u32 = TAMP_CR2_TAMP3TRG_Msk;
pub const TAMP_CR2_TAMP4TRG_Pos: u32 = 27;
pub const TAMP_CR2_TAMP4TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP4TRG_Pos;
pub const TAMP_CR2_TAMP4TRG: u32 = TAMP_CR2_TAMP4TRG_Msk;
pub const TAMP_CR2_TAMP5TRG_Pos: u32 = 28;
pub const TAMP_CR2_TAMP5TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP5TRG_Pos;
pub const TAMP_CR2_TAMP5TRG: u32 = TAMP_CR2_TAMP5TRG_Msk;
pub const TAMP_CR2_TAMP6TRG_Pos: u32 = 29;
pub const TAMP_CR2_TAMP6TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP6TRG_Pos;
pub const TAMP_CR2_TAMP6TRG: u32 = TAMP_CR2_TAMP6TRG_Msk;
pub const TAMP_CR2_TAMP7TRG_Pos: u32 = 30;
pub const TAMP_CR2_TAMP7TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP7TRG_Pos;
pub const TAMP_CR2_TAMP7TRG: u32 = TAMP_CR2_TAMP7TRG_Msk;
pub const TAMP_CR2_TAMP8TRG_Pos: u32 = 31;
pub const TAMP_CR2_TAMP8TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP8TRG_Pos;
pub const TAMP_CR2_TAMP8TRG: u32 = TAMP_CR2_TAMP8TRG_Msk;
pub const TAMP_CR3_ITAMP1NOER_Pos: u32 = 0;
pub const TAMP_CR3_ITAMP1NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP1NOER_Pos;
pub const TAMP_CR3_ITAMP1NOER: u32 = TAMP_CR3_ITAMP1NOER_Msk;
pub const TAMP_CR3_ITAMP2NOER_Pos: u32 = 1;
pub const TAMP_CR3_ITAMP2NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP2NOER_Pos;
pub const TAMP_CR3_ITAMP2NOER: u32 = TAMP_CR3_ITAMP2NOER_Msk;
pub const TAMP_CR3_ITAMP3NOER_Pos: u32 = 2;
pub const TAMP_CR3_ITAMP3NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP3NOER_Pos;
pub const TAMP_CR3_ITAMP3NOER: u32 = TAMP_CR3_ITAMP3NOER_Msk;
pub const TAMP_CR3_ITAMP5NOER_Pos: u32 = 4;
pub const TAMP_CR3_ITAMP5NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP5NOER_Pos;
pub const TAMP_CR3_ITAMP5NOER: u32 = TAMP_CR3_ITAMP5NOER_Msk;
pub const TAMP_CR3_ITAMP8NOER_Pos: u32 = 7;
pub const TAMP_CR3_ITAMP8NOER_Msk: u32 = 0x1 << TAMP_CR3_ITAMP8NOER_Pos;
pub const TAMP_CR3_ITAMP8NOER: u32 = TAMP_CR3_ITAMP8NOER_Msk;
pub const TAMP_FLTCR_TAMPFREQ_Pos: u32 = 0;
pub const TAMP_FLTCR_TAMPFREQ_Msk: u32 = 0x7 << TAMP_FLTCR_TAMPFREQ_Pos;
pub const TAMP_FLTCR_TAMPFREQ: u32 = TAMP_FLTCR_TAMPFREQ_Msk;
pub const TAMP_FLTCR_TAMPFREQ_0: u32 = 0x1 << TAMP_FLTCR_TAMPFREQ_Pos;
pub const TAMP_FLTCR_TAMPFREQ_1: u32 = 0x2 << TAMP_FLTCR_TAMPFREQ_Pos;
pub const TAMP_FLTCR_TAMPFREQ_2: u32 = 0x4 << TAMP_FLTCR_TAMPFREQ_Pos;
pub const TAMP_FLTCR_TAMPFLT_Pos: u32 = 3;
pub const TAMP_FLTCR_TAMPFLT_Msk: u32 = 0x3 << TAMP_FLTCR_TAMPFLT_Pos;
pub const TAMP_FLTCR_TAMPFLT: u32 = TAMP_FLTCR_TAMPFLT_Msk;
pub const TAMP_FLTCR_TAMPFLT_0: u32 = 0x1 << TAMP_FLTCR_TAMPFLT_Pos;
pub const TAMP_FLTCR_TAMPFLT_1: u32 = 0x2 << TAMP_FLTCR_TAMPFLT_Pos;
pub const TAMP_FLTCR_TAMPPRCH_Pos: u32 = 5;
pub const TAMP_FLTCR_TAMPPRCH_Msk: u32 = 0x3 << TAMP_FLTCR_TAMPPRCH_Pos;
pub const TAMP_FLTCR_TAMPPRCH: u32 = TAMP_FLTCR_TAMPPRCH_Msk;
pub const TAMP_FLTCR_TAMPPRCH_0: u32 = 0x1 << TAMP_FLTCR_TAMPPRCH_Pos;
pub const TAMP_FLTCR_TAMPPRCH_1: u32 = 0x2 << TAMP_FLTCR_TAMPPRCH_Pos;
pub const TAMP_FLTCR_TAMPPUDIS_Pos: u32 = 7;
pub const TAMP_FLTCR_TAMPPUDIS_Msk: u32 = 0x1 << TAMP_FLTCR_TAMPPUDIS_Pos;
pub const TAMP_FLTCR_TAMPPUDIS: u32 = TAMP_FLTCR_TAMPPUDIS_Msk;
pub const TAMP_ATCR1_TAMP1AM_Pos: u32 = 0;
pub const TAMP_ATCR1_TAMP1AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP1AM_Pos;
pub const TAMP_ATCR1_TAMP1AM: u32 = TAMP_ATCR1_TAMP1AM_Msk;
pub const TAMP_ATCR1_TAMP2AM_Pos: u32 = 1;
pub const TAMP_ATCR1_TAMP2AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP2AM_Pos;
pub const TAMP_ATCR1_TAMP2AM: u32 = TAMP_ATCR1_TAMP2AM_Msk;
pub const TAMP_ATCR1_TAMP3AM_Pos: u32 = 2;
pub const TAMP_ATCR1_TAMP3AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP3AM_Pos;
pub const TAMP_ATCR1_TAMP3AM: u32 = TAMP_ATCR1_TAMP3AM_Msk;
pub const TAMP_ATCR1_TAMP4AM_Pos: u32 = 3;
pub const TAMP_ATCR1_TAMP4AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP4AM_Pos;
pub const TAMP_ATCR1_TAMP4AM: u32 = TAMP_ATCR1_TAMP4AM_Msk;
pub const TAMP_ATCR1_TAMP5AM_Pos: u32 = 4;
pub const TAMP_ATCR1_TAMP5AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP5AM_Pos;
pub const TAMP_ATCR1_TAMP5AM: u32 = TAMP_ATCR1_TAMP5AM_Msk;
pub const TAMP_ATCR1_TAMP6AM_Pos: u32 = 6;
pub const TAMP_ATCR1_TAMP6AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP6AM_Pos;
pub const TAMP_ATCR1_TAMP6AM: u32 = TAMP_ATCR1_TAMP6AM_Msk;
pub const TAMP_ATCR1_TAMP7AM_Pos: u32 = 6;
pub const TAMP_ATCR1_TAMP7AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP7AM_Pos;
pub const TAMP_ATCR1_TAMP7AM: u32 = TAMP_ATCR1_TAMP7AM_Msk;
pub const TAMP_ATCR1_TAMP8AM_Pos: u32 = 7;
pub const TAMP_ATCR1_TAMP8AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP8AM_Pos;
pub const TAMP_ATCR1_TAMP8AM: u32 = TAMP_ATCR1_TAMP8AM_Msk;
pub const TAMP_ATCR1_ATOSEL1_Pos: u32 = 8;
pub const TAMP_ATCR1_ATOSEL1_Msk: u32 = 0x3 << TAMP_ATCR1_ATOSEL1_Pos;
pub const TAMP_ATCR1_ATOSEL1: u32 = TAMP_ATCR1_ATOSEL1_Msk;
pub const TAMP_ATCR1_ATOSEL1_0: u32 = 0x1 << TAMP_ATCR1_ATOSEL1_Pos;
pub const TAMP_ATCR1_ATOSEL1_1: u32 = 0x2 << TAMP_ATCR1_ATOSEL1_Pos;
pub const TAMP_ATCR1_ATOSEL2_Pos: u32 = 10;
pub const TAMP_ATCR1_ATOSEL2_Msk: u32 = 0x3 << TAMP_ATCR1_ATOSEL2_Pos;
pub const TAMP_ATCR1_ATOSEL2: u32 = TAMP_ATCR1_ATOSEL2_Msk;
pub const TAMP_ATCR1_ATOSEL2_0: u32 = 0x1 << TAMP_ATCR1_ATOSEL2_Pos;
pub const TAMP_ATCR1_ATOSEL2_1: u32 = 0x2 << TAMP_ATCR1_ATOSEL2_Pos;
pub const TAMP_ATCR1_ATOSEL3_Pos: u32 = 12;
pub const TAMP_ATCR1_ATOSEL3_Msk: u32 = 0x3 << TAMP_ATCR1_ATOSEL3_Pos;
pub const TAMP_ATCR1_ATOSEL3: u32 = TAMP_ATCR1_ATOSEL3_Msk;
pub const TAMP_ATCR1_ATOSEL3_0: u32 = 0x1 << TAMP_ATCR1_ATOSEL3_Pos;
pub const TAMP_ATCR1_ATOSEL3_1: u32 = 0x2 << TAMP_ATCR1_ATOSEL3_Pos;
pub const TAMP_ATCR1_ATOSEL4_Pos: u32 = 14;
pub const TAMP_ATCR1_ATOSEL4_Msk: u32 = 0x3 << TAMP_ATCR1_ATOSEL4_Pos;
pub const TAMP_ATCR1_ATOSEL4: u32 = TAMP_ATCR1_ATOSEL4_Msk;
pub const TAMP_ATCR1_ATOSEL4_0: u32 = 0x1 << TAMP_ATCR1_ATOSEL4_Pos;
pub const TAMP_ATCR1_ATOSEL4_1: u32 = 0x2 << TAMP_ATCR1_ATOSEL4_Pos;
pub const TAMP_ATCR1_ATCKSEL_Pos: u32 = 16;
pub const TAMP_ATCR1_ATCKSEL_Msk: u32 = 0x7 << TAMP_ATCR1_ATCKSEL_Pos;
pub const TAMP_ATCR1_ATCKSEL: u32 = TAMP_ATCR1_ATCKSEL_Msk;
pub const TAMP_ATCR1_ATCKSEL_0: u32 = 0x1 << TAMP_ATCR1_ATCKSEL_Pos;
pub const TAMP_ATCR1_ATCKSEL_1: u32 = 0x2 << TAMP_ATCR1_ATCKSEL_Pos;
pub const TAMP_ATCR1_ATCKSEL_2: u32 = 0x4 << TAMP_ATCR1_ATCKSEL_Pos;
pub const TAMP_ATCR1_ATPER_Pos: u32 = 24;
pub const TAMP_ATCR1_ATPER_Msk: u32 = 0x7 << TAMP_ATCR1_ATPER_Pos;
pub const TAMP_ATCR1_ATPER: u32 = TAMP_ATCR1_ATPER_Msk;
pub const TAMP_ATCR1_ATPER_0: u32 = 0x1 << TAMP_ATCR1_ATPER_Pos;
pub const TAMP_ATCR1_ATPER_1: u32 = 0x2 << TAMP_ATCR1_ATPER_Pos;
pub const TAMP_ATCR1_ATPER_2: u32 = 0x4 << TAMP_ATCR1_ATPER_Pos;
pub const TAMP_ATCR1_ATOSHARE_Pos: u32 = 30;
pub const TAMP_ATCR1_ATOSHARE_Msk: u32 = 0x1 << TAMP_ATCR1_ATOSHARE_Pos;
pub const TAMP_ATCR1_ATOSHARE: u32 = TAMP_ATCR1_ATOSHARE_Msk;
pub const TAMP_ATCR1_FLTEN_Pos: u32 = 31;
pub const TAMP_ATCR1_FLTEN_Msk: u32 = 0x1 << TAMP_ATCR1_FLTEN_Pos;
pub const TAMP_ATCR1_FLTEN: u32 = TAMP_ATCR1_FLTEN_Msk;
pub const TAMP_ATSEEDR_SEED_Pos: u32 = 0;
pub const TAMP_ATSEEDR_SEED_Msk: u32 = 0xFFFFFFFF << TAMP_ATSEEDR_SEED_Pos;
pub const TAMP_ATSEEDR_SEED: u32 = TAMP_ATSEEDR_SEED_Msk;
pub const TAMP_ATOR_PRNG_Pos: u32 = 0;
pub const TAMP_ATOR_PRNG_Msk: u32 = 0xFF << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG: u32 = TAMP_ATOR_PRNG_Msk;
pub const TAMP_ATOR_PRNG_0: u32 = 0x1 << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG_1: u32 = 0x2 << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG_2: u32 = 0x4 << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG_3: u32 = 0x8 << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG_4: u32 = 0x10 << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG_5: u32 = 0x20 << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG_6: u32 = 0x40 << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG_7: u32 = 0x80 << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_SEEDF_Pos: u32 = 14;
pub const TAMP_ATOR_SEEDF_Msk: u32 = 1 << TAMP_ATOR_SEEDF_Pos;
pub const TAMP_ATOR_SEEDF: u32 = TAMP_ATOR_SEEDF_Msk;
pub const TAMP_ATOR_INITS_Pos: u32 = 15;
pub const TAMP_ATOR_INITS_Msk: u32 = 1 << TAMP_ATOR_INITS_Pos;
pub const TAMP_ATOR_INITS: u32 = TAMP_ATOR_INITS_Msk;
pub const TAMP_ATCR2_ATOSEL1_Pos: u32 = 8;
pub const TAMP_ATCR2_ATOSEL1_Msk: u32 = 0x7 << TAMP_ATCR2_ATOSEL1_Pos;
pub const TAMP_ATCR2_ATOSEL1: u32 = TAMP_ATCR2_ATOSEL1_Msk;
pub const TAMP_ATCR2_ATOSEL1_0: u32 = 0x1 << TAMP_ATCR2_ATOSEL1_Pos;
pub const TAMP_ATCR2_ATOSEL1_1: u32 = 0x2 << TAMP_ATCR2_ATOSEL1_Pos;
pub const TAMP_ATCR2_ATOSEL1_2: u32 = 0x4 << TAMP_ATCR2_ATOSEL1_Pos;
pub const TAMP_ATCR2_ATOSEL2_Pos: u32 = 11;
pub const TAMP_ATCR2_ATOSEL2_Msk: u32 = 0x7 << TAMP_ATCR2_ATOSEL2_Pos;
pub const TAMP_ATCR2_ATOSEL2: u32 = TAMP_ATCR2_ATOSEL2_Msk;
pub const TAMP_ATCR2_ATOSEL2_0: u32 = 0x1 << TAMP_ATCR2_ATOSEL2_Pos;
pub const TAMP_ATCR2_ATOSEL2_1: u32 = 0x2 << TAMP_ATCR2_ATOSEL2_Pos;
pub const TAMP_ATCR2_ATOSEL2_2: u32 = 0x4 << TAMP_ATCR2_ATOSEL2_Pos;
pub const TAMP_ATCR2_ATOSEL3_Pos: u32 = 14;
pub const TAMP_ATCR2_ATOSEL3_Msk: u32 = 0x7 << TAMP_ATCR2_ATOSEL3_Pos;
pub const TAMP_ATCR2_ATOSEL3: u32 = TAMP_ATCR2_ATOSEL3_Msk;
pub const TAMP_ATCR2_ATOSEL3_0: u32 = 0x1 << TAMP_ATCR2_ATOSEL3_Pos;
pub const TAMP_ATCR2_ATOSEL3_1: u32 = 0x2 << TAMP_ATCR2_ATOSEL3_Pos;
pub const TAMP_ATCR2_ATOSEL3_2: u32 = 0x4 << TAMP_ATCR2_ATOSEL3_Pos;
pub const TAMP_ATCR2_ATOSEL4_Pos: u32 = 17;
pub const TAMP_ATCR2_ATOSEL4_Msk: u32 = 0x7 << TAMP_ATCR2_ATOSEL4_Pos;
pub const TAMP_ATCR2_ATOSEL4: u32 = TAMP_ATCR2_ATOSEL4_Msk;
pub const TAMP_ATCR2_ATOSEL4_0: u32 = 0x1 << TAMP_ATCR2_ATOSEL4_Pos;
pub const TAMP_ATCR2_ATOSEL4_1: u32 = 0x2 << TAMP_ATCR2_ATOSEL4_Pos;
pub const TAMP_ATCR2_ATOSEL4_2: u32 = 0x4 << TAMP_ATCR2_ATOSEL4_Pos;
pub const TAMP_ATCR2_ATOSEL5_Pos: u32 = 20;
pub const TAMP_ATCR2_ATOSEL5_Msk: u32 = 0x7 << TAMP_ATCR2_ATOSEL5_Pos;
pub const TAMP_ATCR2_ATOSEL5: u32 = TAMP_ATCR2_ATOSEL5_Msk;
pub const TAMP_ATCR2_ATOSEL5_0: u32 = 0x1 << TAMP_ATCR2_ATOSEL5_Pos;
pub const TAMP_ATCR2_ATOSEL5_1: u32 = 0x2 << TAMP_ATCR2_ATOSEL5_Pos;
pub const TAMP_ATCR2_ATOSEL5_2: u32 = 0x4 << TAMP_ATCR2_ATOSEL5_Pos;
pub const TAMP_ATCR2_ATOSEL6_Pos: u32 = 23;
pub const TAMP_ATCR2_ATOSEL6_Msk: u32 = 0x7 << TAMP_ATCR2_ATOSEL6_Pos;
pub const TAMP_ATCR2_ATOSEL6: u32 = TAMP_ATCR2_ATOSEL6_Msk;
pub const TAMP_ATCR2_ATOSEL6_0: u32 = 0x1 << TAMP_ATCR2_ATOSEL6_Pos;
pub const TAMP_ATCR2_ATOSEL6_1: u32 = 0x2 << TAMP_ATCR2_ATOSEL6_Pos;
pub const TAMP_ATCR2_ATOSEL6_2: u32 = 0x4 << TAMP_ATCR2_ATOSEL6_Pos;
pub const TAMP_ATCR2_ATOSEL7_Pos: u32 = 26;
pub const TAMP_ATCR2_ATOSEL7_Msk: u32 = 0x7 << TAMP_ATCR2_ATOSEL7_Pos;
pub const TAMP_ATCR2_ATOSEL7: u32 = TAMP_ATCR2_ATOSEL7_Msk;
pub const TAMP_ATCR2_ATOSEL7_0: u32 = 0x1 << TAMP_ATCR2_ATOSEL7_Pos;
pub const TAMP_ATCR2_ATOSEL7_1: u32 = 0x2 << TAMP_ATCR2_ATOSEL7_Pos;
pub const TAMP_ATCR2_ATOSEL7_2: u32 = 0x4 << TAMP_ATCR2_ATOSEL7_Pos;
pub const TAMP_ATCR2_ATOSEL8_Pos: u32 = 29;
pub const TAMP_ATCR2_ATOSEL8_Msk: u32 = 0x7 << TAMP_ATCR2_ATOSEL8_Pos;
pub const TAMP_ATCR2_ATOSEL8: u32 = TAMP_ATCR2_ATOSEL8_Msk;
pub const TAMP_ATCR2_ATOSEL8_0: u32 = 0x1 << TAMP_ATCR2_ATOSEL8_Pos;
pub const TAMP_ATCR2_ATOSEL8_1: u32 = 0x2 << TAMP_ATCR2_ATOSEL8_Pos;
pub const TAMP_ATCR2_ATOSEL8_2: u32 = 0x4 << TAMP_ATCR2_ATOSEL8_Pos;
pub const TAMP_SMCR_BKPRWDPROT_Pos: u32 = 0;
pub const TAMP_SMCR_BKPRWDPROT_Msk: u32 = 0xFF << TAMP_SMCR_BKPRWDPROT_Pos;
pub const TAMP_SMCR_BKPRWDPROT: u32 = TAMP_SMCR_BKPRWDPROT_Msk;
pub const TAMP_SMCR_BKPRWDPROT_0: u32 = 0x1 << TAMP_SMCR_BKPRWDPROT_Pos;
pub const TAMP_SMCR_BKPRWDPROT_1: u32 = 0x2 << TAMP_SMCR_BKPRWDPROT_Pos;
pub const TAMP_SMCR_BKPRWDPROT_2: u32 = 0x4 << TAMP_SMCR_BKPRWDPROT_Pos;
pub const TAMP_SMCR_BKPRWDPROT_3: u32 = 0x8 << TAMP_SMCR_BKPRWDPROT_Pos;
pub const TAMP_SMCR_BKPRWDPROT_4: u32 = 0x1 << TAMP_SMCR_BKPRWDPROT_Pos;
pub const TAMP_SMCR_BKPRWDPROT_5: u32 = 0x20 << TAMP_SMCR_BKPRWDPROT_Pos;
pub const TAMP_SMCR_BKPRWDPROT_6: u32 = 0x40 << TAMP_SMCR_BKPRWDPROT_Pos;
pub const TAMP_SMCR_BKPRWDPROT_7: u32 = 0x80 << TAMP_SMCR_BKPRWDPROT_Pos;
pub const TAMP_SMCR_BKPWDPROT_Pos: u32 = 16;
pub const TAMP_SMCR_BKPWDPROT_Msk: u32 = 0xFF << TAMP_SMCR_BKPWDPROT_Pos;
pub const TAMP_SMCR_BKPWDPROT: u32 = TAMP_SMCR_BKPWDPROT_Msk;
pub const TAMP_SMCR_BKPWDPROT_0: u32 = 0x1 << TAMP_SMCR_BKPWDPROT_Pos;
pub const TAMP_SMCR_BKPWDPROT_1: u32 = 0x2 << TAMP_SMCR_BKPWDPROT_Pos;
pub const TAMP_SMCR_BKPWDPROT_2: u32 = 0x4 << TAMP_SMCR_BKPWDPROT_Pos;
pub const TAMP_SMCR_BKPWDPROT_3: u32 = 0x8 << TAMP_SMCR_BKPWDPROT_Pos;
pub const TAMP_SMCR_BKPWDPROT_4: u32 = 0x1 << TAMP_SMCR_BKPWDPROT_Pos;
pub const TAMP_SMCR_BKPWDPROT_5: u32 = 0x20 << TAMP_SMCR_BKPWDPROT_Pos;
pub const TAMP_SMCR_BKPWDPROT_6: u32 = 0x40 << TAMP_SMCR_BKPWDPROT_Pos;
pub const TAMP_SMCR_BKPWDPROT_7: u32 = 0x80 << TAMP_SMCR_BKPWDPROT_Pos;
pub const TAMP_SMCR_TAMPDPROT_Pos: u32 = 31;
pub const TAMP_SMCR_TAMPDPROT_Msk: u32 = 0x1 << TAMP_SMCR_TAMPDPROT_Pos;
pub const TAMP_SMCR_TAMPDPROT: u32 = TAMP_SMCR_TAMPDPROT_Msk;
pub const TAMP_PRIVCR_BKPRWPRIV_Pos: u32 = 29;
pub const TAMP_PRIVCR_BKPRWPRIV_Msk: u32 = 0x1 << TAMP_PRIVCR_BKPRWPRIV_Pos;
pub const TAMP_PRIVCR_BKPRWPRIV: u32 = TAMP_PRIVCR_BKPRWPRIV_Msk;
pub const TAMP_PRIVCR_BKPWPRIV_Pos: u32 = 30;
pub const TAMP_PRIVCR_BKPWPRIV_Msk: u32 = 0x1 << TAMP_PRIVCR_BKPWPRIV_Pos;
pub const TAMP_PRIVCR_BKPWPRIV: u32 = TAMP_PRIVCR_BKPWPRIV_Msk;
pub const TAMP_PRIVCR_TAMPPRIV_Pos: u32 = 31;
pub const TAMP_PRIVCR_TAMPPRIV_Msk: u32 = 0x1 << TAMP_PRIVCR_TAMPPRIV_Pos;
pub const TAMP_PRIVCR_TAMPPRIV: u32 = TAMP_PRIVCR_TAMPPRIV_Msk;
pub const TAMP_IER_TAMP1IE_Pos: u32 = 0;
pub const TAMP_IER_TAMP1IE_Msk: u32 = 0x1 << TAMP_IER_TAMP1IE_Pos;
pub const TAMP_IER_TAMP1IE: u32 = TAMP_IER_TAMP1IE_Msk;
pub const TAMP_IER_TAMP2IE_Pos: u32 = 1;
pub const TAMP_IER_TAMP2IE_Msk: u32 = 0x1 << TAMP_IER_TAMP2IE_Pos;
pub const TAMP_IER_TAMP2IE: u32 = TAMP_IER_TAMP2IE_Msk;
pub const TAMP_IER_TAMP3IE_Pos: u32 = 2;
pub const TAMP_IER_TAMP3IE_Msk: u32 = 0x1 << TAMP_IER_TAMP3IE_Pos;
pub const TAMP_IER_TAMP3IE: u32 = TAMP_IER_TAMP3IE_Msk;
pub const TAMP_IER_TAMP4IE_Pos: u32 = 3;
pub const TAMP_IER_TAMP4IE_Msk: u32 = 0x1 << TAMP_IER_TAMP4IE_Pos;
pub const TAMP_IER_TAMP4IE: u32 = TAMP_IER_TAMP4IE_Msk;
pub const TAMP_IER_TAMP5IE_Pos: u32 = 4;
pub const TAMP_IER_TAMP5IE_Msk: u32 = 0x1 << TAMP_IER_TAMP5IE_Pos;
pub const TAMP_IER_TAMP5IE: u32 = TAMP_IER_TAMP5IE_Msk;
pub const TAMP_IER_TAMP6IE_Pos: u32 = 5;
pub const TAMP_IER_TAMP6IE_Msk: u32 = 0x1 << TAMP_IER_TAMP6IE_Pos;
pub const TAMP_IER_TAMP6IE: u32 = TAMP_IER_TAMP6IE_Msk;
pub const TAMP_IER_TAMP7IE_Pos: u32 = 6;
pub const TAMP_IER_TAMP7IE_Msk: u32 = 0x1 << TAMP_IER_TAMP7IE_Pos;
pub const TAMP_IER_TAMP7IE: u32 = TAMP_IER_TAMP7IE_Msk;
pub const TAMP_IER_TAMP8IE_Pos: u32 = 7;
pub const TAMP_IER_TAMP8IE_Msk: u32 = 0x1 << TAMP_IER_TAMP8IE_Pos;
pub const TAMP_IER_TAMP8IE: u32 = TAMP_IER_TAMP8IE_Msk;
pub const TAMP_IER_ITAMP1IE_Pos: u32 = 16;
pub const TAMP_IER_ITAMP1IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP1IE_Pos;
pub const TAMP_IER_ITAMP1IE: u32 = TAMP_IER_ITAMP1IE_Msk;
pub const TAMP_IER_ITAMP2IE_Pos: u32 = 17;
pub const TAMP_IER_ITAMP2IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP2IE_Pos;
pub const TAMP_IER_ITAMP2IE: u32 = TAMP_IER_ITAMP2IE_Msk;
pub const TAMP_IER_ITAMP3IE_Pos: u32 = 18;
pub const TAMP_IER_ITAMP3IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP3IE_Pos;
pub const TAMP_IER_ITAMP3IE: u32 = TAMP_IER_ITAMP3IE_Msk;
pub const TAMP_IER_ITAMP5IE_Pos: u32 = 20;
pub const TAMP_IER_ITAMP5IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP5IE_Pos;
pub const TAMP_IER_ITAMP5IE: u32 = TAMP_IER_ITAMP5IE_Msk;
pub const TAMP_IER_ITAMP8IE_Pos: u32 = 23;
pub const TAMP_IER_ITAMP8IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP8IE_Pos;
pub const TAMP_IER_ITAMP8IE: u32 = TAMP_IER_ITAMP8IE_Msk;
pub const TAMP_SR_TAMP1F_Pos: u32 = 0;
pub const TAMP_SR_TAMP1F_Msk: u32 = 0x1 << TAMP_SR_TAMP1F_Pos;
pub const TAMP_SR_TAMP1F: u32 = TAMP_SR_TAMP1F_Msk;
pub const TAMP_SR_TAMP2F_Pos: u32 = 1;
pub const TAMP_SR_TAMP2F_Msk: u32 = 0x1 << TAMP_SR_TAMP2F_Pos;
pub const TAMP_SR_TAMP2F: u32 = TAMP_SR_TAMP2F_Msk;
pub const TAMP_SR_TAMP3F_Pos: u32 = 2;
pub const TAMP_SR_TAMP3F_Msk: u32 = 0x1 << TAMP_SR_TAMP3F_Pos;
pub const TAMP_SR_TAMP3F: u32 = TAMP_SR_TAMP3F_Msk;
pub const TAMP_SR_TAMP4F_Pos: u32 = 3;
pub const TAMP_SR_TAMP4F_Msk: u32 = 0x1 << TAMP_SR_TAMP4F_Pos;
pub const TAMP_SR_TAMP4F: u32 = TAMP_SR_TAMP4F_Msk;
pub const TAMP_SR_TAMP5F_Pos: u32 = 4;
pub const TAMP_SR_TAMP5F_Msk: u32 = 0x1 << TAMP_SR_TAMP5F_Pos;
pub const TAMP_SR_TAMP5F: u32 = TAMP_SR_TAMP5F_Msk;
pub const TAMP_SR_TAMP6F_Pos: u32 = 5;
pub const TAMP_SR_TAMP6F_Msk: u32 = 0x1 << TAMP_SR_TAMP6F_Pos;
pub const TAMP_SR_TAMP6F: u32 = TAMP_SR_TAMP6F_Msk;
pub const TAMP_SR_TAMP7F_Pos: u32 = 6;
pub const TAMP_SR_TAMP7F_Msk: u32 = 0x1 << TAMP_SR_TAMP7F_Pos;
pub const TAMP_SR_TAMP7F: u32 = TAMP_SR_TAMP7F_Msk;
pub const TAMP_SR_TAMP8F_Pos: u32 = 7;
pub const TAMP_SR_TAMP8F_Msk: u32 = 0x1 << TAMP_SR_TAMP8F_Pos;
pub const TAMP_SR_TAMP8F: u32 = TAMP_SR_TAMP8F_Msk;
pub const TAMP_SR_ITAMP1F_Pos: u32 = 16;
pub const TAMP_SR_ITAMP1F_Msk: u32 = 0x1 << TAMP_SR_ITAMP1F_Pos;
pub const TAMP_SR_ITAMP1F: u32 = TAMP_SR_ITAMP1F_Msk;
pub const TAMP_SR_ITAMP2F_Pos: u32 = 17;
pub const TAMP_SR_ITAMP2F_Msk: u32 = 0x1 << TAMP_SR_ITAMP2F_Pos;
pub const TAMP_SR_ITAMP2F: u32 = TAMP_SR_ITAMP2F_Msk;
pub const TAMP_SR_ITAMP3F_Pos: u32 = 18;
pub const TAMP_SR_ITAMP3F_Msk: u32 = 0x1 << TAMP_SR_ITAMP3F_Pos;
pub const TAMP_SR_ITAMP3F: u32 = TAMP_SR_ITAMP3F_Msk;
pub const TAMP_SR_ITAMP5F_Pos: u32 = 20;
pub const TAMP_SR_ITAMP5F_Msk: u32 = 0x1 << TAMP_SR_ITAMP5F_Pos;
pub const TAMP_SR_ITAMP5F: u32 = TAMP_SR_ITAMP5F_Msk;
pub const TAMP_SR_ITAMP8F_Pos: u32 = 23;
pub const TAMP_SR_ITAMP8F_Msk: u32 = 0x1 << TAMP_SR_ITAMP8F_Pos;
pub const TAMP_SR_ITAMP8F: u32 = TAMP_SR_ITAMP8F_Msk;
pub const TAMP_MISR_TAMP1MF_Pos: u32 = 0;
pub const TAMP_MISR_TAMP1MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP1MF_Pos;
pub const TAMP_MISR_TAMP1MF: u32 = TAMP_MISR_TAMP1MF_Msk;
pub const TAMP_MISR_TAMP2MF_Pos: u32 = 1;
pub const TAMP_MISR_TAMP2MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP2MF_Pos;
pub const TAMP_MISR_TAMP2MF: u32 = TAMP_MISR_TAMP2MF_Msk;
pub const TAMP_MISR_TAMP3MF_Pos: u32 = 2;
pub const TAMP_MISR_TAMP3MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP3MF_Pos;
pub const TAMP_MISR_TAMP3MF: u32 = TAMP_MISR_TAMP3MF_Msk;
pub const TAMP_MISR_TAMP4MF_Pos: u32 = 3;
pub const TAMP_MISR_TAMP4MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP4MF_Pos;
pub const TAMP_MISR_TAMP4MF: u32 = TAMP_MISR_TAMP4MF_Msk;
pub const TAMP_MISR_TAMP5MF_Pos: u32 = 4;
pub const TAMP_MISR_TAMP5MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP5MF_Pos;
pub const TAMP_MISR_TAMP5MF: u32 = TAMP_MISR_TAMP5MF_Msk;
pub const TAMP_MISR_TAMP6MF_Pos: u32 = 5;
pub const TAMP_MISR_TAMP6MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP6MF_Pos;
pub const TAMP_MISR_TAMP6MF: u32 = TAMP_MISR_TAMP6MF_Msk;
pub const TAMP_MISR_TAMP7MF_Pos: u32 = 6;
pub const TAMP_MISR_TAMP7MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP7MF_Pos;
pub const TAMP_MISR_TAMP7MF: u32 = TAMP_MISR_TAMP7MF_Msk;
pub const TAMP_MISR_TAMP8MF_Pos: u32 = 7;
pub const TAMP_MISR_TAMP8MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP8MF_Pos;
pub const TAMP_MISR_TAMP8MF: u32 = TAMP_MISR_TAMP8MF_Msk;
pub const TAMP_MISR_ITAMP1MF_Pos: u32 = 16;
pub const TAMP_MISR_ITAMP1MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP1MF_Pos;
pub const TAMP_MISR_ITAMP1MF: u32 = TAMP_MISR_ITAMP1MF_Msk;
pub const TAMP_MISR_ITAMP2MF_Pos: u32 = 17;
pub const TAMP_MISR_ITAMP2MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP2MF_Pos;
pub const TAMP_MISR_ITAMP2MF: u32 = TAMP_MISR_ITAMP2MF_Msk;
pub const TAMP_MISR_ITAMP3MF_Pos: u32 = 18;
pub const TAMP_MISR_ITAMP3MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP3MF_Pos;
pub const TAMP_MISR_ITAMP3MF: u32 = TAMP_MISR_ITAMP3MF_Msk;
pub const TAMP_MISR_ITAMP5MF_Pos: u32 = 20;
pub const TAMP_MISR_ITAMP5MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP5MF_Pos;
pub const TAMP_MISR_ITAMP5MF: u32 = TAMP_MISR_ITAMP5MF_Msk;
pub const TAMP_MISR_ITAMP8MF_Pos: u32 = 23;
pub const TAMP_MISR_ITAMP8MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP8MF_Pos;
pub const TAMP_MISR_ITAMP8MF: u32 = TAMP_MISR_ITAMP8MF_Msk;
pub const TAMP_SMISR_TAMP1MF_Pos: u32 = 0;
pub const TAMP_SMISR_TAMP1MF_Msk: u32 = 0x1 << TAMP_SMISR_TAMP1MF_Pos;
pub const TAMP_SMISR_TAMP1MF: u32 = TAMP_SMISR_TAMP1MF_Msk;
pub const TAMP_SMISR_TAMP2MF_Pos: u32 = 1;
pub const TAMP_SMISR_TAMP2MF_Msk: u32 = 0x1 << TAMP_SMISR_TAMP2MF_Pos;
pub const TAMP_SMISR_TAMP2MF: u32 = TAMP_SMISR_TAMP2MF_Msk;
pub const TAMP_SMISR_TAMP3MF_Pos: u32 = 2;
pub const TAMP_SMISR_TAMP3MF_Msk: u32 = 0x1 << TAMP_SMISR_TAMP3MF_Pos;
pub const TAMP_SMISR_TAMP3MF: u32 = TAMP_SMISR_TAMP3MF_Msk;
pub const TAMP_SMISR_TAMP4MF_Pos: u32 = 3;
pub const TAMP_SMISR_TAMP4MF_Msk: u32 = 0x1 << TAMP_SMISR_TAMP4MF_Pos;
pub const TAMP_SMISR_TAMP4MF: u32 = TAMP_SMISR_TAMP4MF_Msk;
pub const TAMP_SMISR_TAMP5MF_Pos: u32 = 4;
pub const TAMP_SMISR_TAMP5MF_Msk: u32 = 0x1 << TAMP_SMISR_TAMP5MF_Pos;
pub const TAMP_SMISR_TAMP5MF: u32 = TAMP_SMISR_TAMP5MF_Msk;
pub const TAMP_SMISR_TAMP6MF_Pos: u32 = 5;
pub const TAMP_SMISR_TAMP6MF_Msk: u32 = 0x1 << TAMP_SMISR_TAMP6MF_Pos;
pub const TAMP_SMISR_TAMP6MF: u32 = TAMP_SMISR_TAMP6MF_Msk;
pub const TAMP_SMISR_TAMP7MF_Pos: u32 = 6;
pub const TAMP_SMISR_TAMP7MF_Msk: u32 = 0x1 << TAMP_SMISR_TAMP7MF_Pos;
pub const TAMP_SMISR_TAMP7MF: u32 = TAMP_SMISR_TAMP7MF_Msk;
pub const TAMP_SMISR_TAMP8MF_Pos: u32 = 7;
pub const TAMP_SMISR_TAMP8MF_Msk: u32 = 0x1 << TAMP_SMISR_TAMP8MF_Pos;
pub const TAMP_SMISR_TAMP8MF: u32 = TAMP_SMISR_TAMP8MF_Msk;
pub const TAMP_SMISR_ITAMP1MF_Pos: u32 = 16;
pub const TAMP_SMISR_ITAMP1MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP1MF_Pos;
pub const TAMP_SMISR_ITAMP1MF: u32 = TAMP_SMISR_ITAMP1MF_Msk;
pub const TAMP_SMISR_ITAMP2MF_Pos: u32 = 17;
pub const TAMP_SMISR_ITAMP2MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP2MF_Pos;
pub const TAMP_SMISR_ITAMP2MF: u32 = TAMP_SMISR_ITAMP2MF_Msk;
pub const TAMP_SMISR_ITAMP3MF_Pos: u32 = 18;
pub const TAMP_SMISR_ITAMP3MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP3MF_Pos;
pub const TAMP_SMISR_ITAMP3MF: u32 = TAMP_SMISR_ITAMP3MF_Msk;
pub const TAMP_SMISR_ITAMP5MF_Pos: u32 = 20;
pub const TAMP_SMISR_ITAMP5MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP5MF_Pos;
pub const TAMP_SMISR_ITAMP5MF: u32 = TAMP_SMISR_ITAMP5MF_Msk;
pub const TAMP_SMISR_ITAMP8MF_Pos: u32 = 23;
pub const TAMP_SMISR_ITAMP8MF_Msk: u32 = 0x1 << TAMP_SMISR_ITAMP8MF_Pos;
pub const TAMP_SMISR_ITAMP8MF: u32 = TAMP_SMISR_ITAMP8MF_Msk;
pub const TAMP_SCR_CTAMP1F_Pos: u32 = 0;
pub const TAMP_SCR_CTAMP1F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP1F_Pos;
pub const TAMP_SCR_CTAMP1F: u32 = TAMP_SCR_CTAMP1F_Msk;
pub const TAMP_SCR_CTAMP2F_Pos: u32 = 1;
pub const TAMP_SCR_CTAMP2F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP2F_Pos;
pub const TAMP_SCR_CTAMP2F: u32 = TAMP_SCR_CTAMP2F_Msk;
pub const TAMP_SCR_CTAMP3F_Pos: u32 = 2;
pub const TAMP_SCR_CTAMP3F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP3F_Pos;
pub const TAMP_SCR_CTAMP3F: u32 = TAMP_SCR_CTAMP3F_Msk;
pub const TAMP_SCR_CTAMP4F_Pos: u32 = 3;
pub const TAMP_SCR_CTAMP4F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP4F_Pos;
pub const TAMP_SCR_CTAMP4F: u32 = TAMP_SCR_CTAMP4F_Msk;
pub const TAMP_SCR_CTAMP5F_Pos: u32 = 4;
pub const TAMP_SCR_CTAMP5F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP5F_Pos;
pub const TAMP_SCR_CTAMP5F: u32 = TAMP_SCR_CTAMP5F_Msk;
pub const TAMP_SCR_CTAMP6F_Pos: u32 = 5;
pub const TAMP_SCR_CTAMP6F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP6F_Pos;
pub const TAMP_SCR_CTAMP6F: u32 = TAMP_SCR_CTAMP6F_Msk;
pub const TAMP_SCR_CTAMP7F_Pos: u32 = 6;
pub const TAMP_SCR_CTAMP7F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP7F_Pos;
pub const TAMP_SCR_CTAMP7F: u32 = TAMP_SCR_CTAMP7F_Msk;
pub const TAMP_SCR_CTAMP8F_Pos: u32 = 7;
pub const TAMP_SCR_CTAMP8F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP8F_Pos;
pub const TAMP_SCR_CTAMP8F: u32 = TAMP_SCR_CTAMP8F_Msk;
pub const TAMP_SCR_CITAMP1F_Pos: u32 = 16;
pub const TAMP_SCR_CITAMP1F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP1F_Pos;
pub const TAMP_SCR_CITAMP1F: u32 = TAMP_SCR_CITAMP1F_Msk;
pub const TAMP_SCR_CITAMP2F_Pos: u32 = 17;
pub const TAMP_SCR_CITAMP2F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP2F_Pos;
pub const TAMP_SCR_CITAMP2F: u32 = TAMP_SCR_CITAMP2F_Msk;
pub const TAMP_SCR_CITAMP3F_Pos: u32 = 18;
pub const TAMP_SCR_CITAMP3F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP3F_Pos;
pub const TAMP_SCR_CITAMP3F: u32 = TAMP_SCR_CITAMP3F_Msk;
pub const TAMP_SCR_CITAMP5F_Pos: u32 = 20;
pub const TAMP_SCR_CITAMP5F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP5F_Pos;
pub const TAMP_SCR_CITAMP5F: u32 = TAMP_SCR_CITAMP5F_Msk;
pub const TAMP_SCR_CITAMP8F_Pos: u32 = 23;
pub const TAMP_SCR_CITAMP8F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP8F_Pos;
pub const TAMP_SCR_CITAMP8F: u32 = TAMP_SCR_CITAMP8F_Msk;
pub const TAMP_COUNTR_Pos: u32 = 16;
pub const TAMP_COUNTR_Msk: u32 = 0xFFFF << TAMP_COUNTR_Pos;
pub const TAMP_COUNTR: u32 = TAMP_COUNTR_Msk;
pub const TAMP_CFGR_TMONEN_Pos: u32 = 1;
pub const TAMP_CFGR_TMONEN_Msk: u32 = 0x1 << TAMP_CFGR_TMONEN_Pos;
pub const TAMP_CFGR_TMONEN: u32 = TAMP_CFGR_TMONEN_Msk;
pub const TAMP_CFGR_VMONEN_Pos: u32 = 2;
pub const TAMP_CFGR_VMONEN_Msk: u32 = 0x1 << TAMP_CFGR_VMONEN_Pos;
pub const TAMP_CFGR_VMONEN: u32 = TAMP_CFGR_VMONEN_Msk;
pub const TAMP_CFGR_WUTMONEN_Pos: u32 = 3;
pub const TAMP_CFGR_WUTMONEN_Msk: u32 = 0x1 << TAMP_CFGR_WUTMONEN_Pos;
pub const TAMP_CFGR_WUTMONEN: u32 = TAMP_CFGR_WUTMONEN_Msk;
pub const TAMP_BKP0R_Pos: u32 = 0;
pub const TAMP_BKP0R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP0R_Pos;
pub const TAMP_BKP0R: u32 = TAMP_BKP0R_Msk;
pub const TAMP_BKP1R_Pos: u32 = 0;
pub const TAMP_BKP1R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP1R_Pos;
pub const TAMP_BKP1R: u32 = TAMP_BKP1R_Msk;
pub const TAMP_BKP2R_Pos: u32 = 0;
pub const TAMP_BKP2R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP2R_Pos;
pub const TAMP_BKP2R: u32 = TAMP_BKP2R_Msk;
pub const TAMP_BKP3R_Pos: u32 = 0;
pub const TAMP_BKP3R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP3R_Pos;
pub const TAMP_BKP3R: u32 = TAMP_BKP3R_Msk;
pub const TAMP_BKP4R_Pos: u32 = 0;
pub const TAMP_BKP4R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP4R_Pos;
pub const TAMP_BKP4R: u32 = TAMP_BKP4R_Msk;
pub const TAMP_BKP5R_Pos: u32 = 0;
pub const TAMP_BKP5R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP5R_Pos;
pub const TAMP_BKP5R: u32 = TAMP_BKP5R_Msk;
pub const TAMP_BKP6R_Pos: u32 = 0;
pub const TAMP_BKP6R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP6R_Pos;
pub const TAMP_BKP6R: u32 = TAMP_BKP6R_Msk;
pub const TAMP_BKP7R_Pos: u32 = 0;
pub const TAMP_BKP7R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP7R_Pos;
pub const TAMP_BKP7R: u32 = TAMP_BKP7R_Msk;
pub const TAMP_BKP8R_Pos: u32 = 0;
pub const TAMP_BKP8R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP8R_Pos;
pub const TAMP_BKP8R: u32 = TAMP_BKP8R_Msk;
pub const TAMP_BKP9R_Pos: u32 = 0;
pub const TAMP_BKP9R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP9R_Pos;
pub const TAMP_BKP9R: u32 = TAMP_BKP9R_Msk;
pub const TAMP_BKP10R_Pos: u32 = 0;
pub const TAMP_BKP10R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP10R_Pos;
pub const TAMP_BKP10R: u32 = TAMP_BKP10R_Msk;
pub const TAMP_BKP11R_Pos: u32 = 0;
pub const TAMP_BKP11R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP11R_Pos;
pub const TAMP_BKP11R: u32 = TAMP_BKP11R_Msk;
pub const TAMP_BKP12R_Pos: u32 = 0;
pub const TAMP_BKP12R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP12R_Pos;
pub const TAMP_BKP12R: u32 = TAMP_BKP12R_Msk;
pub const TAMP_BKP13R_Pos: u32 = 0;
pub const TAMP_BKP13R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP13R_Pos;
pub const TAMP_BKP13R: u32 = TAMP_BKP13R_Msk;
pub const TAMP_BKP14R_Pos: u32 = 0;
pub const TAMP_BKP14R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP14R_Pos;
pub const TAMP_BKP14R: u32 = TAMP_BKP14R_Msk;
pub const TAMP_BKP15R_Pos: u32 = 0;
pub const TAMP_BKP15R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP15R_Pos;
pub const TAMP_BKP15R: u32 = TAMP_BKP15R_Msk;
pub const TAMP_BKP16R_Pos: u32 = 0;
pub const TAMP_BKP16R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP16R_Pos;
pub const TAMP_BKP16R: u32 = TAMP_BKP16R_Msk;
pub const TAMP_BKP17R_Pos: u32 = 0;
pub const TAMP_BKP17R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP17R_Pos;
pub const TAMP_BKP17R: u32 = TAMP_BKP17R_Msk;
pub const TAMP_BKP18R_Pos: u32 = 0;
pub const TAMP_BKP18R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP18R_Pos;
pub const TAMP_BKP18R: u32 = TAMP_BKP18R_Msk;
pub const TAMP_BKP19R_Pos: u32 = 0;
pub const TAMP_BKP19R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP19R_Pos;
pub const TAMP_BKP19R: u32 = TAMP_BKP19R_Msk;
pub const TAMP_BKP20R_Pos: u32 = 0;
pub const TAMP_BKP20R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP20R_Pos;
pub const TAMP_BKP20R: u32 = TAMP_BKP20R_Msk;
pub const TAMP_BKP21R_Pos: u32 = 0;
pub const TAMP_BKP21R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP21R_Pos;
pub const TAMP_BKP21R: u32 = TAMP_BKP21R_Msk;
pub const TAMP_BKP22R_Pos: u32 = 0;
pub const TAMP_BKP22R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP22R_Pos;
pub const TAMP_BKP22R: u32 = TAMP_BKP22R_Msk;
pub const TAMP_BKP23R_Pos: u32 = 0;
pub const TAMP_BKP23R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP23R_Pos;
pub const TAMP_BKP23R: u32 = TAMP_BKP23R_Msk;
pub const TAMP_BKP24R_Pos: u32 = 0;
pub const TAMP_BKP24R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP24R_Pos;
pub const TAMP_BKP24R: u32 = TAMP_BKP24R_Msk;
pub const TAMP_BKP25R_Pos: u32 = 0;
pub const TAMP_BKP25R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP25R_Pos;
pub const TAMP_BKP25R: u32 = TAMP_BKP25R_Msk;
pub const TAMP_BKP26R_Pos: u32 = 0;
pub const TAMP_BKP26R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP26R_Pos;
pub const TAMP_BKP26R: u32 = TAMP_BKP26R_Msk;
pub const TAMP_BKP27R_Pos: u32 = 0;
pub const TAMP_BKP27R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP27R_Pos;
pub const TAMP_BKP27R: u32 = TAMP_BKP27R_Msk;
pub const TAMP_BKP28R_Pos: u32 = 0;
pub const TAMP_BKP28R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP28R_Pos;
pub const TAMP_BKP28R: u32 = TAMP_BKP28R_Msk;
pub const TAMP_BKP29R_Pos: u32 = 0;
pub const TAMP_BKP29R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP29R_Pos;
pub const TAMP_BKP29R: u32 = TAMP_BKP29R_Msk;
pub const TAMP_BKP30R_Pos: u32 = 0;
pub const TAMP_BKP30R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP30R_Pos;
pub const TAMP_BKP30R: u32 = TAMP_BKP30R_Msk;
pub const TAMP_BKP31R_Pos: u32 = 0;
pub const TAMP_BKP31R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP31R_Pos;
pub const TAMP_BKP31R: u32 = TAMP_BKP31R_Msk;
pub const TIM_CR1_CEN_Pos: u32 = 0;
pub const TIM_CR1_CEN_Msk: u32 = 0x1 << TIM_CR1_CEN_Pos;
pub const TIM_CR1_CEN: u32 = TIM_CR1_CEN_Msk;
pub const TIM_CR1_UDIS_Pos: u32 = 1;
pub const TIM_CR1_UDIS_Msk: u32 = 0x1 << TIM_CR1_UDIS_Pos;
pub const TIM_CR1_UDIS: u32 = TIM_CR1_UDIS_Msk;
pub const TIM_CR1_URS_Pos: u32 = 2;
pub const TIM_CR1_URS_Msk: u32 = 0x1 << TIM_CR1_URS_Pos;
pub const TIM_CR1_URS: u32 = TIM_CR1_URS_Msk;
pub const TIM_CR1_OPM_Pos: u32 = 3;
pub const TIM_CR1_OPM_Msk: u32 = 0x1 << TIM_CR1_OPM_Pos;
pub const TIM_CR1_OPM: u32 = TIM_CR1_OPM_Msk;
pub const TIM_CR1_DIR_Pos: u32 = 4;
pub const TIM_CR1_DIR_Msk: u32 = 0x1 << TIM_CR1_DIR_Pos;
pub const TIM_CR1_DIR: u32 = TIM_CR1_DIR_Msk;
pub const TIM_CR1_CMS_Pos: u32 = 5;
pub const TIM_CR1_CMS_Msk: u32 = 0x3 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_CMS: u32 = TIM_CR1_CMS_Msk;
pub const TIM_CR1_CMS_0: u32 = 0x1 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_CMS_1: u32 = 0x2 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_ARPE_Pos: u32 = 7;
pub const TIM_CR1_ARPE_Msk: u32 = 0x1 << TIM_CR1_ARPE_Pos;
pub const TIM_CR1_ARPE: u32 = TIM_CR1_ARPE_Msk;
pub const TIM_CR1_CKD_Pos: u32 = 8;
pub const TIM_CR1_CKD_Msk: u32 = 0x3 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_CKD: u32 = TIM_CR1_CKD_Msk;
pub const TIM_CR1_CKD_0: u32 = 0x1 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_CKD_1: u32 = 0x2 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_UIFREMAP_Pos: u32 = 11;
pub const TIM_CR1_UIFREMAP_Msk: u32 = 0x1 << TIM_CR1_UIFREMAP_Pos;
pub const TIM_CR1_UIFREMAP: u32 = TIM_CR1_UIFREMAP_Msk;
pub const TIM_CR2_CCPC_Pos: u32 = 0;
pub const TIM_CR2_CCPC_Msk: u32 = 0x1 << TIM_CR2_CCPC_Pos;
pub const TIM_CR2_CCPC: u32 = TIM_CR2_CCPC_Msk;
pub const TIM_CR2_CCUS_Pos: u32 = 2;
pub const TIM_CR2_CCUS_Msk: u32 = 0x1 << TIM_CR2_CCUS_Pos;
pub const TIM_CR2_CCUS: u32 = TIM_CR2_CCUS_Msk;
pub const TIM_CR2_CCDS_Pos: u32 = 3;
pub const TIM_CR2_CCDS_Msk: u32 = 0x1 << TIM_CR2_CCDS_Pos;
pub const TIM_CR2_CCDS: u32 = TIM_CR2_CCDS_Msk;
pub const TIM_CR2_MMS_Pos: u32 = 4;
pub const TIM_CR2_MMS_Msk: u32 = 0x7 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS: u32 = TIM_CR2_MMS_Msk;
pub const TIM_CR2_MMS_0: u32 = 0x1 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS_1: u32 = 0x2 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS_2: u32 = 0x4 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_TI1S_Pos: u32 = 7;
pub const TIM_CR2_TI1S_Msk: u32 = 0x1 << TIM_CR2_TI1S_Pos;
pub const TIM_CR2_TI1S: u32 = TIM_CR2_TI1S_Msk;
pub const TIM_CR2_OIS1_Pos: u32 = 8;
pub const TIM_CR2_OIS1_Msk: u32 = 0x1 << TIM_CR2_OIS1_Pos;
pub const TIM_CR2_OIS1: u32 = TIM_CR2_OIS1_Msk;
pub const TIM_CR2_OIS1N_Pos: u32 = 9;
pub const TIM_CR2_OIS1N_Msk: u32 = 0x1 << TIM_CR2_OIS1N_Pos;
pub const TIM_CR2_OIS1N: u32 = TIM_CR2_OIS1N_Msk;
pub const TIM_CR2_OIS2_Pos: u32 = 10;
pub const TIM_CR2_OIS2_Msk: u32 = 0x1 << TIM_CR2_OIS2_Pos;
pub const TIM_CR2_OIS2: u32 = TIM_CR2_OIS2_Msk;
pub const TIM_CR2_OIS2N_Pos: u32 = 11;
pub const TIM_CR2_OIS2N_Msk: u32 = 0x1 << TIM_CR2_OIS2N_Pos;
pub const TIM_CR2_OIS2N: u32 = TIM_CR2_OIS2N_Msk;
pub const TIM_CR2_OIS3_Pos: u32 = 12;
pub const TIM_CR2_OIS3_Msk: u32 = 0x1 << TIM_CR2_OIS3_Pos;
pub const TIM_CR2_OIS3: u32 = TIM_CR2_OIS3_Msk;
pub const TIM_CR2_OIS3N_Pos: u32 = 13;
pub const TIM_CR2_OIS3N_Msk: u32 = 0x1 << TIM_CR2_OIS3N_Pos;
pub const TIM_CR2_OIS3N: u32 = TIM_CR2_OIS3N_Msk;
pub const TIM_CR2_OIS4_Pos: u32 = 14;
pub const TIM_CR2_OIS4_Msk: u32 = 0x1 << TIM_CR2_OIS4_Pos;
pub const TIM_CR2_OIS4: u32 = TIM_CR2_OIS4_Msk;
pub const TIM_CR2_OIS5_Pos: u32 = 16;
pub const TIM_CR2_OIS5_Msk: u32 = 0x1 << TIM_CR2_OIS5_Pos;
pub const TIM_CR2_OIS5: u32 = TIM_CR2_OIS5_Msk;
pub const TIM_CR2_OIS6_Pos: u32 = 18;
pub const TIM_CR2_OIS6_Msk: u32 = 0x1 << TIM_CR2_OIS6_Pos;
pub const TIM_CR2_OIS6: u32 = TIM_CR2_OIS6_Msk;
pub const TIM_CR2_MMS2_Pos: u32 = 20;
pub const TIM_CR2_MMS2_Msk: u32 = 0xF << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2: u32 = TIM_CR2_MMS2_Msk;
pub const TIM_CR2_MMS2_0: u32 = 0x1 << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2_1: u32 = 0x2 << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2_2: u32 = 0x4 << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2_3: u32 = 0x8 << TIM_CR2_MMS2_Pos;
pub const TIM_SMCR_SMS_Pos: u32 = 0;
pub const TIM_SMCR_SMS_Msk: u32 = 0x10007 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS: u32 = TIM_SMCR_SMS_Msk;
pub const TIM_SMCR_SMS_0: u32 = 0x00001 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS_1: u32 = 0x00002 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS_2: u32 = 0x00004 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS_3: u32 = 0x10000 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_TS_Pos: u32 = 4;
pub const TIM_SMCR_TS_Msk: u32 = 0x30007 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS: u32 = TIM_SMCR_TS_Msk;
pub const TIM_SMCR_TS_0: u32 = 0x00001 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_1: u32 = 0x00002 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_2: u32 = 0x00004 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_3: u32 = 0x10000 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_4: u32 = 0x20000 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_MSM_Pos: u32 = 7;
pub const TIM_SMCR_MSM_Msk: u32 = 0x1 << TIM_SMCR_MSM_Pos;
pub const TIM_SMCR_MSM: u32 = TIM_SMCR_MSM_Msk;
pub const TIM_SMCR_ETF_Pos: u32 = 8;
pub const TIM_SMCR_ETF_Msk: u32 = 0xF << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF: u32 = TIM_SMCR_ETF_Msk;
pub const TIM_SMCR_ETF_0: u32 = 0x1 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_1: u32 = 0x2 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_2: u32 = 0x4 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_3: u32 = 0x8 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETPS_Pos: u32 = 12;
pub const TIM_SMCR_ETPS_Msk: u32 = 0x3 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ETPS: u32 = TIM_SMCR_ETPS_Msk;
pub const TIM_SMCR_ETPS_0: u32 = 0x1 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ETPS_1: u32 = 0x2 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ECE_Pos: u32 = 14;
pub const TIM_SMCR_ECE_Msk: u32 = 0x1 << TIM_SMCR_ECE_Pos;
pub const TIM_SMCR_ECE: u32 = TIM_SMCR_ECE_Msk;
pub const TIM_SMCR_ETP_Pos: u32 = 15;
pub const TIM_SMCR_ETP_Msk: u32 = 0x1 << TIM_SMCR_ETP_Pos;
pub const TIM_SMCR_ETP: u32 = TIM_SMCR_ETP_Msk;
pub const TIM_DIER_UIE_Pos: u32 = 0;
pub const TIM_DIER_UIE_Msk: u32 = 0x1 << TIM_DIER_UIE_Pos;
pub const TIM_DIER_UIE: u32 = TIM_DIER_UIE_Msk;
pub const TIM_DIER_CC1IE_Pos: u32 = 1;
pub const TIM_DIER_CC1IE_Msk: u32 = 0x1 << TIM_DIER_CC1IE_Pos;
pub const TIM_DIER_CC1IE: u32 = TIM_DIER_CC1IE_Msk;
pub const TIM_DIER_CC2IE_Pos: u32 = 2;
pub const TIM_DIER_CC2IE_Msk: u32 = 0x1 << TIM_DIER_CC2IE_Pos;
pub const TIM_DIER_CC2IE: u32 = TIM_DIER_CC2IE_Msk;
pub const TIM_DIER_CC3IE_Pos: u32 = 3;
pub const TIM_DIER_CC3IE_Msk: u32 = 0x1 << TIM_DIER_CC3IE_Pos;
pub const TIM_DIER_CC3IE: u32 = TIM_DIER_CC3IE_Msk;
pub const TIM_DIER_CC4IE_Pos: u32 = 4;
pub const TIM_DIER_CC4IE_Msk: u32 = 0x1 << TIM_DIER_CC4IE_Pos;
pub const TIM_DIER_CC4IE: u32 = TIM_DIER_CC4IE_Msk;
pub const TIM_DIER_COMIE_Pos: u32 = 5;
pub const TIM_DIER_COMIE_Msk: u32 = 0x1 << TIM_DIER_COMIE_Pos;
pub const TIM_DIER_COMIE: u32 = TIM_DIER_COMIE_Msk;
pub const TIM_DIER_TIE_Pos: u32 = 6;
pub const TIM_DIER_TIE_Msk: u32 = 0x1 << TIM_DIER_TIE_Pos;
pub const TIM_DIER_TIE: u32 = TIM_DIER_TIE_Msk;
pub const TIM_DIER_BIE_Pos: u32 = 7;
pub const TIM_DIER_BIE_Msk: u32 = 0x1 << TIM_DIER_BIE_Pos;
pub const TIM_DIER_BIE: u32 = TIM_DIER_BIE_Msk;
pub const TIM_DIER_UDE_Pos: u32 = 8;
pub const TIM_DIER_UDE_Msk: u32 = 0x1 << TIM_DIER_UDE_Pos;
pub const TIM_DIER_UDE: u32 = TIM_DIER_UDE_Msk;
pub const TIM_DIER_CC1DE_Pos: u32 = 9;
pub const TIM_DIER_CC1DE_Msk: u32 = 0x1 << TIM_DIER_CC1DE_Pos;
pub const TIM_DIER_CC1DE: u32 = TIM_DIER_CC1DE_Msk;
pub const TIM_DIER_CC2DE_Pos: u32 = 10;
pub const TIM_DIER_CC2DE_Msk: u32 = 0x1 << TIM_DIER_CC2DE_Pos;
pub const TIM_DIER_CC2DE: u32 = TIM_DIER_CC2DE_Msk;
pub const TIM_DIER_CC3DE_Pos: u32 = 11;
pub const TIM_DIER_CC3DE_Msk: u32 = 0x1 << TIM_DIER_CC3DE_Pos;
pub const TIM_DIER_CC3DE: u32 = TIM_DIER_CC3DE_Msk;
pub const TIM_DIER_CC4DE_Pos: u32 = 12;
pub const TIM_DIER_CC4DE_Msk: u32 = 0x1 << TIM_DIER_CC4DE_Pos;
pub const TIM_DIER_CC4DE: u32 = TIM_DIER_CC4DE_Msk;
pub const TIM_DIER_COMDE_Pos: u32 = 13;
pub const TIM_DIER_COMDE_Msk: u32 = 0x1 << TIM_DIER_COMDE_Pos;
pub const TIM_DIER_COMDE: u32 = TIM_DIER_COMDE_Msk;
pub const TIM_DIER_TDE_Pos: u32 = 14;
pub const TIM_DIER_TDE_Msk: u32 = 0x1 << TIM_DIER_TDE_Pos;
pub const TIM_DIER_TDE: u32 = TIM_DIER_TDE_Msk;
pub const TIM_SR_UIF_Pos: u32 = 0;
pub const TIM_SR_UIF_Msk: u32 = 0x1 << TIM_SR_UIF_Pos;
pub const TIM_SR_UIF: u32 = TIM_SR_UIF_Msk;
pub const TIM_SR_CC1IF_Pos: u32 = 1;
pub const TIM_SR_CC1IF_Msk: u32 = 0x1 << TIM_SR_CC1IF_Pos;
pub const TIM_SR_CC1IF: u32 = TIM_SR_CC1IF_Msk;
pub const TIM_SR_CC2IF_Pos: u32 = 2;
pub const TIM_SR_CC2IF_Msk: u32 = 0x1 << TIM_SR_CC2IF_Pos;
pub const TIM_SR_CC2IF: u32 = TIM_SR_CC2IF_Msk;
pub const TIM_SR_CC3IF_Pos: u32 = 3;
pub const TIM_SR_CC3IF_Msk: u32 = 0x1 << TIM_SR_CC3IF_Pos;
pub const TIM_SR_CC3IF: u32 = TIM_SR_CC3IF_Msk;
pub const TIM_SR_CC4IF_Pos: u32 = 4;
pub const TIM_SR_CC4IF_Msk: u32 = 0x1 << TIM_SR_CC4IF_Pos;
pub const TIM_SR_CC4IF: u32 = TIM_SR_CC4IF_Msk;
pub const TIM_SR_COMIF_Pos: u32 = 5;
pub const TIM_SR_COMIF_Msk: u32 = 0x1 << TIM_SR_COMIF_Pos;
pub const TIM_SR_COMIF: u32 = TIM_SR_COMIF_Msk;
pub const TIM_SR_TIF_Pos: u32 = 6;
pub const TIM_SR_TIF_Msk: u32 = 0x1 << TIM_SR_TIF_Pos;
pub const TIM_SR_TIF: u32 = TIM_SR_TIF_Msk;
pub const TIM_SR_BIF_Pos: u32 = 7;
pub const TIM_SR_BIF_Msk: u32 = 0x1 << TIM_SR_BIF_Pos;
pub const TIM_SR_BIF: u32 = TIM_SR_BIF_Msk;
pub const TIM_SR_B2IF_Pos: u32 = 8;
pub const TIM_SR_B2IF_Msk: u32 = 0x1 << TIM_SR_B2IF_Pos;
pub const TIM_SR_B2IF: u32 = TIM_SR_B2IF_Msk;
pub const TIM_SR_CC1OF_Pos: u32 = 9;
pub const TIM_SR_CC1OF_Msk: u32 = 0x1 << TIM_SR_CC1OF_Pos;
pub const TIM_SR_CC1OF: u32 = TIM_SR_CC1OF_Msk;
pub const TIM_SR_CC2OF_Pos: u32 = 10;
pub const TIM_SR_CC2OF_Msk: u32 = 0x1 << TIM_SR_CC2OF_Pos;
pub const TIM_SR_CC2OF: u32 = TIM_SR_CC2OF_Msk;
pub const TIM_SR_CC3OF_Pos: u32 = 11;
pub const TIM_SR_CC3OF_Msk: u32 = 0x1 << TIM_SR_CC3OF_Pos;
pub const TIM_SR_CC3OF: u32 = TIM_SR_CC3OF_Msk;
pub const TIM_SR_CC4OF_Pos: u32 = 12;
pub const TIM_SR_CC4OF_Msk: u32 = 0x1 << TIM_SR_CC4OF_Pos;
pub const TIM_SR_CC4OF: u32 = TIM_SR_CC4OF_Msk;
pub const TIM_SR_SBIF_Pos: u32 = 13;
pub const TIM_SR_SBIF_Msk: u32 = 0x1 << TIM_SR_SBIF_Pos;
pub const TIM_SR_SBIF: u32 = TIM_SR_SBIF_Msk;
pub const TIM_SR_CC5IF_Pos: u32 = 16;
pub const TIM_SR_CC5IF_Msk: u32 = 0x1 << TIM_SR_CC5IF_Pos;
pub const TIM_SR_CC5IF: u32 = TIM_SR_CC5IF_Msk;
pub const TIM_SR_CC6IF_Pos: u32 = 17;
pub const TIM_SR_CC6IF_Msk: u32 = 0x1 << TIM_SR_CC6IF_Pos;
pub const TIM_SR_CC6IF: u32 = TIM_SR_CC6IF_Msk;
pub const TIM_EGR_UG_Pos: u32 = 0;
pub const TIM_EGR_UG_Msk: u32 = 0x1 << TIM_EGR_UG_Pos;
pub const TIM_EGR_UG: u32 = TIM_EGR_UG_Msk;
pub const TIM_EGR_CC1G_Pos: u32 = 1;
pub const TIM_EGR_CC1G_Msk: u32 = 0x1 << TIM_EGR_CC1G_Pos;
pub const TIM_EGR_CC1G: u32 = TIM_EGR_CC1G_Msk;
pub const TIM_EGR_CC2G_Pos: u32 = 2;
pub const TIM_EGR_CC2G_Msk: u32 = 0x1 << TIM_EGR_CC2G_Pos;
pub const TIM_EGR_CC2G: u32 = TIM_EGR_CC2G_Msk;
pub const TIM_EGR_CC3G_Pos: u32 = 3;
pub const TIM_EGR_CC3G_Msk: u32 = 0x1 << TIM_EGR_CC3G_Pos;
pub const TIM_EGR_CC3G: u32 = TIM_EGR_CC3G_Msk;
pub const TIM_EGR_CC4G_Pos: u32 = 4;
pub const TIM_EGR_CC4G_Msk: u32 = 0x1 << TIM_EGR_CC4G_Pos;
pub const TIM_EGR_CC4G: u32 = TIM_EGR_CC4G_Msk;
pub const TIM_EGR_COMG_Pos: u32 = 5;
pub const TIM_EGR_COMG_Msk: u32 = 0x1 << TIM_EGR_COMG_Pos;
pub const TIM_EGR_COMG: u32 = TIM_EGR_COMG_Msk;
pub const TIM_EGR_TG_Pos: u32 = 6;
pub const TIM_EGR_TG_Msk: u32 = 0x1 << TIM_EGR_TG_Pos;
pub const TIM_EGR_TG: u32 = TIM_EGR_TG_Msk;
pub const TIM_EGR_BG_Pos: u32 = 7;
pub const TIM_EGR_BG_Msk: u32 = 0x1 << TIM_EGR_BG_Pos;
pub const TIM_EGR_BG: u32 = TIM_EGR_BG_Msk;
pub const TIM_EGR_B2G_Pos: u32 = 8;
pub const TIM_EGR_B2G_Msk: u32 = 0x1 << TIM_EGR_B2G_Pos;
pub const TIM_EGR_B2G: u32 = TIM_EGR_B2G_Msk;
pub const TIM_CCMR1_CC1S_Pos: u32 = 0;
pub const TIM_CCMR1_CC1S_Msk: u32 = 0x3 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_CC1S: u32 = TIM_CCMR1_CC1S_Msk;
pub const TIM_CCMR1_CC1S_0: u32 = 0x1 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_CC1S_1: u32 = 0x2 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_OC1FE_Pos: u32 = 2;
pub const TIM_CCMR1_OC1FE_Msk: u32 = 0x1 << TIM_CCMR1_OC1FE_Pos;
pub const TIM_CCMR1_OC1FE: u32 = TIM_CCMR1_OC1FE_Msk;
pub const TIM_CCMR1_OC1PE_Pos: u32 = 3;
pub const TIM_CCMR1_OC1PE_Msk: u32 = 0x1 << TIM_CCMR1_OC1PE_Pos;
pub const TIM_CCMR1_OC1PE: u32 = TIM_CCMR1_OC1PE_Msk;
pub const TIM_CCMR1_OC1M_Pos: u32 = 4;
pub const TIM_CCMR1_OC1M_Msk: u32 = 0x1007 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M: u32 = TIM_CCMR1_OC1M_Msk;
pub const TIM_CCMR1_OC1M_0: u32 = 0x0001 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M_1: u32 = 0x0002 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M_2: u32 = 0x0004 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M_3: u32 = 0x1000 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1CE_Pos: u32 = 7;
pub const TIM_CCMR1_OC1CE_Msk: u32 = 0x1 << TIM_CCMR1_OC1CE_Pos;
pub const TIM_CCMR1_OC1CE: u32 = TIM_CCMR1_OC1CE_Msk;
pub const TIM_CCMR1_CC2S_Pos: u32 = 8;
pub const TIM_CCMR1_CC2S_Msk: u32 = 0x3 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_CC2S: u32 = TIM_CCMR1_CC2S_Msk;
pub const TIM_CCMR1_CC2S_0: u32 = 0x1 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_CC2S_1: u32 = 0x2 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_OC2FE_Pos: u32 = 10;
pub const TIM_CCMR1_OC2FE_Msk: u32 = 0x1 << TIM_CCMR1_OC2FE_Pos;
pub const TIM_CCMR1_OC2FE: u32 = TIM_CCMR1_OC2FE_Msk;
pub const TIM_CCMR1_OC2PE_Pos: u32 = 11;
pub const TIM_CCMR1_OC2PE_Msk: u32 = 0x1 << TIM_CCMR1_OC2PE_Pos;
pub const TIM_CCMR1_OC2PE: u32 = TIM_CCMR1_OC2PE_Msk;
pub const TIM_CCMR1_OC2M_Pos: u32 = 12;
pub const TIM_CCMR1_OC2M_Msk: u32 = 0x1007 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M: u32 = TIM_CCMR1_OC2M_Msk;
pub const TIM_CCMR1_OC2M_0: u32 = 0x0001 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M_1: u32 = 0x0002 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M_2: u32 = 0x0004 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M_3: u32 = 0x1000 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2CE_Pos: u32 = 15;
pub const TIM_CCMR1_OC2CE_Msk: u32 = 0x1 << TIM_CCMR1_OC2CE_Pos;
pub const TIM_CCMR1_OC2CE: u32 = TIM_CCMR1_OC2CE_Msk;
pub const TIM_CCMR1_IC1PSC_Pos: u32 = 2;
pub const TIM_CCMR1_IC1PSC_Msk: u32 = 0x3 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1PSC: u32 = TIM_CCMR1_IC1PSC_Msk;
pub const TIM_CCMR1_IC1PSC_0: u32 = 0x1 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1PSC_1: u32 = 0x2 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1F_Pos: u32 = 4;
pub const TIM_CCMR1_IC1F_Msk: u32 = 0xF << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F: u32 = TIM_CCMR1_IC1F_Msk;
pub const TIM_CCMR1_IC1F_0: u32 = 0x1 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_1: u32 = 0x2 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_2: u32 = 0x4 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_3: u32 = 0x8 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC2PSC_Pos: u32 = 10;
pub const TIM_CCMR1_IC2PSC_Msk: u32 = 0x3 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2PSC: u32 = TIM_CCMR1_IC2PSC_Msk;
pub const TIM_CCMR1_IC2PSC_0: u32 = 0x1 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2PSC_1: u32 = 0x2 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2F_Pos: u32 = 12;
pub const TIM_CCMR1_IC2F_Msk: u32 = 0xF << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F: u32 = TIM_CCMR1_IC2F_Msk;
pub const TIM_CCMR1_IC2F_0: u32 = 0x1 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_1: u32 = 0x2 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_2: u32 = 0x4 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_3: u32 = 0x8 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR2_CC3S_Pos: u32 = 0;
pub const TIM_CCMR2_CC3S_Msk: u32 = 0x3 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_CC3S: u32 = TIM_CCMR2_CC3S_Msk;
pub const TIM_CCMR2_CC3S_0: u32 = 0x1 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_CC3S_1: u32 = 0x2 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_OC3FE_Pos: u32 = 2;
pub const TIM_CCMR2_OC3FE_Msk: u32 = 0x1 << TIM_CCMR2_OC3FE_Pos;
pub const TIM_CCMR2_OC3FE: u32 = TIM_CCMR2_OC3FE_Msk;
pub const TIM_CCMR2_OC3PE_Pos: u32 = 3;
pub const TIM_CCMR2_OC3PE_Msk: u32 = 0x1 << TIM_CCMR2_OC3PE_Pos;
pub const TIM_CCMR2_OC3PE: u32 = TIM_CCMR2_OC3PE_Msk;
pub const TIM_CCMR2_OC3M_Pos: u32 = 4;
pub const TIM_CCMR2_OC3M_Msk: u32 = 0x1007 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M: u32 = TIM_CCMR2_OC3M_Msk;
pub const TIM_CCMR2_OC3M_0: u32 = 0x0001 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M_1: u32 = 0x0002 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M_2: u32 = 0x0004 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M_3: u32 = 0x1000 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3CE_Pos: u32 = 7;
pub const TIM_CCMR2_OC3CE_Msk: u32 = 0x1 << TIM_CCMR2_OC3CE_Pos;
pub const TIM_CCMR2_OC3CE: u32 = TIM_CCMR2_OC3CE_Msk;
pub const TIM_CCMR2_CC4S_Pos: u32 = 8;
pub const TIM_CCMR2_CC4S_Msk: u32 = 0x3 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_CC4S: u32 = TIM_CCMR2_CC4S_Msk;
pub const TIM_CCMR2_CC4S_0: u32 = 0x1 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_CC4S_1: u32 = 0x2 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_OC4FE_Pos: u32 = 10;
pub const TIM_CCMR2_OC4FE_Msk: u32 = 0x1 << TIM_CCMR2_OC4FE_Pos;
pub const TIM_CCMR2_OC4FE: u32 = TIM_CCMR2_OC4FE_Msk;
pub const TIM_CCMR2_OC4PE_Pos: u32 = 11;
pub const TIM_CCMR2_OC4PE_Msk: u32 = 0x1 << TIM_CCMR2_OC4PE_Pos;
pub const TIM_CCMR2_OC4PE: u32 = TIM_CCMR2_OC4PE_Msk;
pub const TIM_CCMR2_OC4M_Pos: u32 = 12;
pub const TIM_CCMR2_OC4M_Msk: u32 = 0x1007 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M: u32 = TIM_CCMR2_OC4M_Msk;
pub const TIM_CCMR2_OC4M_0: u32 = 0x0001 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M_1: u32 = 0x0002 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M_2: u32 = 0x0004 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M_3: u32 = 0x1000 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4CE_Pos: u32 = 15;
pub const TIM_CCMR2_OC4CE_Msk: u32 = 0x1 << TIM_CCMR2_OC4CE_Pos;
pub const TIM_CCMR2_OC4CE: u32 = TIM_CCMR2_OC4CE_Msk;
pub const TIM_CCMR2_IC3PSC_Pos: u32 = 2;
pub const TIM_CCMR2_IC3PSC_Msk: u32 = 0x3 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3PSC: u32 = TIM_CCMR2_IC3PSC_Msk;
pub const TIM_CCMR2_IC3PSC_0: u32 = 0x1 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3PSC_1: u32 = 0x2 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3F_Pos: u32 = 4;
pub const TIM_CCMR2_IC3F_Msk: u32 = 0xF << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F: u32 = TIM_CCMR2_IC3F_Msk;
pub const TIM_CCMR2_IC3F_0: u32 = 0x1 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_1: u32 = 0x2 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_2: u32 = 0x4 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_3: u32 = 0x8 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC4PSC_Pos: u32 = 10;
pub const TIM_CCMR2_IC4PSC_Msk: u32 = 0x3 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4PSC: u32 = TIM_CCMR2_IC4PSC_Msk;
pub const TIM_CCMR2_IC4PSC_0: u32 = 0x1 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4PSC_1: u32 = 0x2 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4F_Pos: u32 = 12;
pub const TIM_CCMR2_IC4F_Msk: u32 = 0xF << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F: u32 = TIM_CCMR2_IC4F_Msk;
pub const TIM_CCMR2_IC4F_0: u32 = 0x1 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_1: u32 = 0x2 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_2: u32 = 0x4 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_3: u32 = 0x8 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR3_OC5FE_Pos: u32 = 2;
pub const TIM_CCMR3_OC5FE_Msk: u32 = 0x1 << TIM_CCMR3_OC5FE_Pos;
pub const TIM_CCMR3_OC5FE: u32 = TIM_CCMR3_OC5FE_Msk;
pub const TIM_CCMR3_OC5PE_Pos: u32 = 3;
pub const TIM_CCMR3_OC5PE_Msk: u32 = 0x1 << TIM_CCMR3_OC5PE_Pos;
pub const TIM_CCMR3_OC5PE: u32 = TIM_CCMR3_OC5PE_Msk;
pub const TIM_CCMR3_OC5M_Pos: u32 = 4;
pub const TIM_CCMR3_OC5M_Msk: u32 = 0x1007 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M: u32 = TIM_CCMR3_OC5M_Msk;
pub const TIM_CCMR3_OC5M_0: u32 = 0x0001 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M_1: u32 = 0x0002 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M_2: u32 = 0x0004 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M_3: u32 = 0x1000 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5CE_Pos: u32 = 7;
pub const TIM_CCMR3_OC5CE_Msk: u32 = 0x1 << TIM_CCMR3_OC5CE_Pos;
pub const TIM_CCMR3_OC5CE: u32 = TIM_CCMR3_OC5CE_Msk;
pub const TIM_CCMR3_OC6FE_Pos: u32 = 10;
pub const TIM_CCMR3_OC6FE_Msk: u32 = 0x1 << TIM_CCMR3_OC6FE_Pos;
pub const TIM_CCMR3_OC6FE: u32 = TIM_CCMR3_OC6FE_Msk;
pub const TIM_CCMR3_OC6PE_Pos: u32 = 11;
pub const TIM_CCMR3_OC6PE_Msk: u32 = 0x1 << TIM_CCMR3_OC6PE_Pos;
pub const TIM_CCMR3_OC6PE: u32 = TIM_CCMR3_OC6PE_Msk;
pub const TIM_CCMR3_OC6M_Pos: u32 = 12;
pub const TIM_CCMR3_OC6M_Msk: u32 = 0x1007 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M: u32 = TIM_CCMR3_OC6M_Msk;
pub const TIM_CCMR3_OC6M_0: u32 = 0x0001 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M_1: u32 = 0x0002 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M_2: u32 = 0x0004 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M_3: u32 = 0x1000 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6CE_Pos: u32 = 15;
pub const TIM_CCMR3_OC6CE_Msk: u32 = 0x1 << TIM_CCMR3_OC6CE_Pos;
pub const TIM_CCMR3_OC6CE: u32 = TIM_CCMR3_OC6CE_Msk;
pub const TIM_CCER_CC1E_Pos: u32 = 0;
pub const TIM_CCER_CC1E_Msk: u32 = 0x1 << TIM_CCER_CC1E_Pos;
pub const TIM_CCER_CC1E: u32 = TIM_CCER_CC1E_Msk;
pub const TIM_CCER_CC1P_Pos: u32 = 1;
pub const TIM_CCER_CC1P_Msk: u32 = 0x1 << TIM_CCER_CC1P_Pos;
pub const TIM_CCER_CC1P: u32 = TIM_CCER_CC1P_Msk;
pub const TIM_CCER_CC1NE_Pos: u32 = 2;
pub const TIM_CCER_CC1NE_Msk: u32 = 0x1 << TIM_CCER_CC1NE_Pos;
pub const TIM_CCER_CC1NE: u32 = TIM_CCER_CC1NE_Msk;
pub const TIM_CCER_CC1NP_Pos: u32 = 3;
pub const TIM_CCER_CC1NP_Msk: u32 = 0x1 << TIM_CCER_CC1NP_Pos;
pub const TIM_CCER_CC1NP: u32 = TIM_CCER_CC1NP_Msk;
pub const TIM_CCER_CC2E_Pos: u32 = 4;
pub const TIM_CCER_CC2E_Msk: u32 = 0x1 << TIM_CCER_CC2E_Pos;
pub const TIM_CCER_CC2E: u32 = TIM_CCER_CC2E_Msk;
pub const TIM_CCER_CC2P_Pos: u32 = 5;
pub const TIM_CCER_CC2P_Msk: u32 = 0x1 << TIM_CCER_CC2P_Pos;
pub const TIM_CCER_CC2P: u32 = TIM_CCER_CC2P_Msk;
pub const TIM_CCER_CC2NE_Pos: u32 = 6;
pub const TIM_CCER_CC2NE_Msk: u32 = 0x1 << TIM_CCER_CC2NE_Pos;
pub const TIM_CCER_CC2NE: u32 = TIM_CCER_CC2NE_Msk;
pub const TIM_CCER_CC2NP_Pos: u32 = 7;
pub const TIM_CCER_CC2NP_Msk: u32 = 0x1 << TIM_CCER_CC2NP_Pos;
pub const TIM_CCER_CC2NP: u32 = TIM_CCER_CC2NP_Msk;
pub const TIM_CCER_CC3E_Pos: u32 = 8;
pub const TIM_CCER_CC3E_Msk: u32 = 0x1 << TIM_CCER_CC3E_Pos;
pub const TIM_CCER_CC3E: u32 = TIM_CCER_CC3E_Msk;
pub const TIM_CCER_CC3P_Pos: u32 = 9;
pub const TIM_CCER_CC3P_Msk: u32 = 0x1 << TIM_CCER_CC3P_Pos;
pub const TIM_CCER_CC3P: u32 = TIM_CCER_CC3P_Msk;
pub const TIM_CCER_CC3NE_Pos: u32 = 10;
pub const TIM_CCER_CC3NE_Msk: u32 = 0x1 << TIM_CCER_CC3NE_Pos;
pub const TIM_CCER_CC3NE: u32 = TIM_CCER_CC3NE_Msk;
pub const TIM_CCER_CC3NP_Pos: u32 = 11;
pub const TIM_CCER_CC3NP_Msk: u32 = 0x1 << TIM_CCER_CC3NP_Pos;
pub const TIM_CCER_CC3NP: u32 = TIM_CCER_CC3NP_Msk;
pub const TIM_CCER_CC4E_Pos: u32 = 12;
pub const TIM_CCER_CC4E_Msk: u32 = 0x1 << TIM_CCER_CC4E_Pos;
pub const TIM_CCER_CC4E: u32 = TIM_CCER_CC4E_Msk;
pub const TIM_CCER_CC4P_Pos: u32 = 13;
pub const TIM_CCER_CC4P_Msk: u32 = 0x1 << TIM_CCER_CC4P_Pos;
pub const TIM_CCER_CC4P: u32 = TIM_CCER_CC4P_Msk;
pub const TIM_CCER_CC4NP_Pos: u32 = 15;
pub const TIM_CCER_CC4NP_Msk: u32 = 0x1 << TIM_CCER_CC4NP_Pos;
pub const TIM_CCER_CC4NP: u32 = TIM_CCER_CC4NP_Msk;
pub const TIM_CCER_CC5E_Pos: u32 = 16;
pub const TIM_CCER_CC5E_Msk: u32 = 0x1 << TIM_CCER_CC5E_Pos;
pub const TIM_CCER_CC5E: u32 = TIM_CCER_CC5E_Msk;
pub const TIM_CCER_CC5P_Pos: u32 = 17;
pub const TIM_CCER_CC5P_Msk: u32 = 0x1 << TIM_CCER_CC5P_Pos;
pub const TIM_CCER_CC5P: u32 = TIM_CCER_CC5P_Msk;
pub const TIM_CCER_CC6E_Pos: u32 = 20;
pub const TIM_CCER_CC6E_Msk: u32 = 0x1 << TIM_CCER_CC6E_Pos;
pub const TIM_CCER_CC6E: u32 = TIM_CCER_CC6E_Msk;
pub const TIM_CCER_CC6P_Pos: u32 = 21;
pub const TIM_CCER_CC6P_Msk: u32 = 0x1 << TIM_CCER_CC6P_Pos;
pub const TIM_CCER_CC6P: u32 = TIM_CCER_CC6P_Msk;
pub const TIM_CNT_CNT_Pos: u32 = 0;
pub const TIM_CNT_CNT_Msk: u32 = 0xFFFFFFFF << TIM_CNT_CNT_Pos;
pub const TIM_CNT_CNT: u32 = TIM_CNT_CNT_Msk;
pub const TIM_CNT_UIFCPY_Pos: u32 = 31;
pub const TIM_CNT_UIFCPY_Msk: u32 = 0x1 << TIM_CNT_UIFCPY_Pos;
pub const TIM_CNT_UIFCPY: u32 = TIM_CNT_UIFCPY_Msk;
pub const TIM_PSC_PSC_Pos: u32 = 0;
pub const TIM_PSC_PSC_Msk: u32 = 0xFFFF << TIM_PSC_PSC_Pos;
pub const TIM_PSC_PSC: u32 = TIM_PSC_PSC_Msk;
pub const TIM_ARR_ARR_Pos: u32 = 0;
pub const TIM_ARR_ARR_Msk: u32 = 0xFFFFFFFF << TIM_ARR_ARR_Pos;
pub const TIM_ARR_ARR: u32 = TIM_ARR_ARR_Msk;
pub const TIM_RCR_REP_Pos: u32 = 0;
pub const TIM_RCR_REP_Msk: u32 = 0xFFFF << TIM_RCR_REP_Pos;
pub const TIM_RCR_REP: u32 = TIM_RCR_REP_Msk;
pub const TIM_CCR1_CCR1_Pos: u32 = 0;
pub const TIM_CCR1_CCR1_Msk: u32 = 0xFFFF << TIM_CCR1_CCR1_Pos;
pub const TIM_CCR1_CCR1: u32 = TIM_CCR1_CCR1_Msk;
pub const TIM_CCR2_CCR2_Pos: u32 = 0;
pub const TIM_CCR2_CCR2_Msk: u32 = 0xFFFF << TIM_CCR2_CCR2_Pos;
pub const TIM_CCR2_CCR2: u32 = TIM_CCR2_CCR2_Msk;
pub const TIM_CCR3_CCR3_Pos: u32 = 0;
pub const TIM_CCR3_CCR3_Msk: u32 = 0xFFFF << TIM_CCR3_CCR3_Pos;
pub const TIM_CCR3_CCR3: u32 = TIM_CCR3_CCR3_Msk;
pub const TIM_CCR4_CCR4_Pos: u32 = 0;
pub const TIM_CCR4_CCR4_Msk: u32 = 0xFFFF << TIM_CCR4_CCR4_Pos;
pub const TIM_CCR4_CCR4: u32 = TIM_CCR4_CCR4_Msk;
pub const TIM_CCR5_CCR5_Pos: u32 = 0;
pub const TIM_CCR5_CCR5_Msk: u32 = 0xFFFFFFFF << TIM_CCR5_CCR5_Pos;
pub const TIM_CCR5_CCR5: u32 = TIM_CCR5_CCR5_Msk;
pub const TIM_CCR5_GC5C1_Pos: u32 = 29;
pub const TIM_CCR5_GC5C1_Msk: u32 = 0x1 << TIM_CCR5_GC5C1_Pos;
pub const TIM_CCR5_GC5C1: u32 = TIM_CCR5_GC5C1_Msk;
pub const TIM_CCR5_GC5C2_Pos: u32 = 30;
pub const TIM_CCR5_GC5C2_Msk: u32 = 0x1 << TIM_CCR5_GC5C2_Pos;
pub const TIM_CCR5_GC5C2: u32 = TIM_CCR5_GC5C2_Msk;
pub const TIM_CCR5_GC5C3_Pos: u32 = 31;
pub const TIM_CCR5_GC5C3_Msk: u32 = 0x1 << TIM_CCR5_GC5C3_Pos;
pub const TIM_CCR5_GC5C3: u32 = TIM_CCR5_GC5C3_Msk;
pub const TIM_CCR6_CCR6_Pos: u32 = 0;
pub const TIM_CCR6_CCR6_Msk: u32 = 0xFFFF << TIM_CCR6_CCR6_Pos;
pub const TIM_CCR6_CCR6: u32 = TIM_CCR6_CCR6_Msk;
pub const TIM_BDTR_DTG_Pos: u32 = 0;
pub const TIM_BDTR_DTG_Msk: u32 = 0xFF << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG: u32 = TIM_BDTR_DTG_Msk;
pub const TIM_BDTR_DTG_0: u32 = 0x01 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_1: u32 = 0x02 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_2: u32 = 0x04 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_3: u32 = 0x08 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_4: u32 = 0x10 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_5: u32 = 0x20 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_6: u32 = 0x40 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_7: u32 = 0x80 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_LOCK_Pos: u32 = 8;
pub const TIM_BDTR_LOCK_Msk: u32 = 0x3 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_LOCK: u32 = TIM_BDTR_LOCK_Msk;
pub const TIM_BDTR_LOCK_0: u32 = 0x1 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_LOCK_1: u32 = 0x2 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_OSSI_Pos: u32 = 10;
pub const TIM_BDTR_OSSI_Msk: u32 = 0x1 << TIM_BDTR_OSSI_Pos;
pub const TIM_BDTR_OSSI: u32 = TIM_BDTR_OSSI_Msk;
pub const TIM_BDTR_OSSR_Pos: u32 = 11;
pub const TIM_BDTR_OSSR_Msk: u32 = 0x1 << TIM_BDTR_OSSR_Pos;
pub const TIM_BDTR_OSSR: u32 = TIM_BDTR_OSSR_Msk;
pub const TIM_BDTR_BKE_Pos: u32 = 12;
pub const TIM_BDTR_BKE_Msk: u32 = 0x1 << TIM_BDTR_BKE_Pos;
pub const TIM_BDTR_BKE: u32 = TIM_BDTR_BKE_Msk;
pub const TIM_BDTR_BKP_Pos: u32 = 13;
pub const TIM_BDTR_BKP_Msk: u32 = 0x1 << TIM_BDTR_BKP_Pos;
pub const TIM_BDTR_BKP: u32 = TIM_BDTR_BKP_Msk;
pub const TIM_BDTR_AOE_Pos: u32 = 14;
pub const TIM_BDTR_AOE_Msk: u32 = 0x1 << TIM_BDTR_AOE_Pos;
pub const TIM_BDTR_AOE: u32 = TIM_BDTR_AOE_Msk;
pub const TIM_BDTR_MOE_Pos: u32 = 15;
pub const TIM_BDTR_MOE_Msk: u32 = 0x1 << TIM_BDTR_MOE_Pos;
pub const TIM_BDTR_MOE: u32 = TIM_BDTR_MOE_Msk;
pub const TIM_BDTR_BKF_Pos: u32 = 16;
pub const TIM_BDTR_BKF_Msk: u32 = 0xF << TIM_BDTR_BKF_Pos;
pub const TIM_BDTR_BKF: u32 = TIM_BDTR_BKF_Msk;
pub const TIM_BDTR_BK2F_Pos: u32 = 20;
pub const TIM_BDTR_BK2F_Msk: u32 = 0xF << TIM_BDTR_BK2F_Pos;
pub const TIM_BDTR_BK2F: u32 = TIM_BDTR_BK2F_Msk;
pub const TIM_BDTR_BK2E_Pos: u32 = 24;
pub const TIM_BDTR_BK2E_Msk: u32 = 0x1 << TIM_BDTR_BK2E_Pos;
pub const TIM_BDTR_BK2E: u32 = TIM_BDTR_BK2E_Msk;
pub const TIM_BDTR_BK2P_Pos: u32 = 25;
pub const TIM_BDTR_BK2P_Msk: u32 = 0x1 << TIM_BDTR_BK2P_Pos;
pub const TIM_BDTR_BK2P: u32 = TIM_BDTR_BK2P_Msk;
pub const TIM_BDTR_BKDSRM_Pos: u32 = 26;
pub const TIM_BDTR_BKDSRM_Msk: u32 = 0x1 << TIM_BDTR_BKDSRM_Pos;
pub const TIM_BDTR_BKDSRM: u32 = TIM_BDTR_BKDSRM_Msk;
pub const TIM_BDTR_BK2DSRM_Pos: u32 = 27;
pub const TIM_BDTR_BK2DSRM_Msk: u32 = 0x1 << TIM_BDTR_BK2DSRM_Pos;
pub const TIM_BDTR_BK2DSRM: u32 = TIM_BDTR_BK2DSRM_Msk;
pub const TIM_BDTR_BKBID_Pos: u32 = 28;
pub const TIM_BDTR_BKBID_Msk: u32 = 0x1 << TIM_BDTR_BKBID_Pos;
pub const TIM_BDTR_BKBID: u32 = TIM_BDTR_BKBID_Msk;
pub const TIM_BDTR_BK2BID_Pos: u32 = 29;
pub const TIM_BDTR_BK2BID_Msk: u32 = 0x1 << TIM_BDTR_BK2BID_Pos;
pub const TIM_BDTR_BK2BID: u32 = TIM_BDTR_BK2BID_Msk;
pub const TIM_DCR_DBA_Pos: u32 = 0;
pub const TIM_DCR_DBA_Msk: u32 = 0x1F << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA: u32 = TIM_DCR_DBA_Msk;
pub const TIM_DCR_DBA_0: u32 = 0x01 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_1: u32 = 0x02 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_2: u32 = 0x04 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_3: u32 = 0x08 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_4: u32 = 0x10 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBL_Pos: u32 = 8;
pub const TIM_DCR_DBL_Msk: u32 = 0x1F << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL: u32 = TIM_DCR_DBL_Msk;
pub const TIM_DCR_DBL_0: u32 = 0x01 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_1: u32 = 0x02 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_2: u32 = 0x04 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_3: u32 = 0x08 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_4: u32 = 0x10 << TIM_DCR_DBL_Pos;
pub const TIM_DMAR_DMAB_Pos: u32 = 0;
pub const TIM_DMAR_DMAB_Msk: u32 = 0xFFFF << TIM_DMAR_DMAB_Pos;
pub const TIM_DMAR_DMAB: u32 = TIM_DMAR_DMAB_Msk;
pub const TIM1_OR1_ETR_ADC1_RMP_Pos: u32 = 0;
pub const TIM1_OR1_ETR_ADC1_RMP_Msk: u32 = 0x3 << TIM1_OR1_ETR_ADC1_RMP_Pos;
pub const TIM1_OR1_ETR_ADC1_RMP: u32 = TIM1_OR1_ETR_ADC1_RMP_Msk;
pub const TIM1_OR1_ETR_ADC1_RMP_0: u32 = 0x1 << TIM1_OR1_ETR_ADC1_RMP_Pos;
pub const TIM1_OR1_ETR_ADC1_RMP_1: u32 = 0x2 << TIM1_OR1_ETR_ADC1_RMP_Pos;
pub const TIM1_OR1_TI1_RMP_Pos: u32 = 4;
pub const TIM1_OR1_TI1_RMP_Msk: u32 = 0x1 << TIM1_OR1_TI1_RMP_Pos;
pub const TIM1_OR1_TI1_RMP: u32 = TIM1_OR1_TI1_RMP_Msk;
pub const TIM1_OR2_BKINE_Pos: u32 = 0;
pub const TIM1_OR2_BKINE_Msk: u32 = 0x1 << TIM1_OR2_BKINE_Pos;
pub const TIM1_OR2_BKINE: u32 = TIM1_OR2_BKINE_Msk;
pub const TIM1_OR2_BKCMP1E_Pos: u32 = 1;
pub const TIM1_OR2_BKCMP1E_Msk: u32 = 0x1 << TIM1_OR2_BKCMP1E_Pos;
pub const TIM1_OR2_BKCMP1E: u32 = TIM1_OR2_BKCMP1E_Msk;
pub const TIM1_OR2_BKCMP2E_Pos: u32 = 2;
pub const TIM1_OR2_BKCMP2E_Msk: u32 = 0x1 << TIM1_OR2_BKCMP2E_Pos;
pub const TIM1_OR2_BKCMP2E: u32 = TIM1_OR2_BKCMP2E_Msk;
pub const TIM1_OR2_BKDF1BK0E_Pos: u32 = 8;
pub const TIM1_OR2_BKDF1BK0E_Msk: u32 = 0x1 << TIM1_OR2_BKDF1BK0E_Pos;
pub const TIM1_OR2_BKDF1BK0E: u32 = TIM1_OR2_BKDF1BK0E_Msk;
pub const TIM1_OR2_BKINP_Pos: u32 = 9;
pub const TIM1_OR2_BKINP_Msk: u32 = 0x1 << TIM1_OR2_BKINP_Pos;
pub const TIM1_OR2_BKINP: u32 = TIM1_OR2_BKINP_Msk;
pub const TIM1_OR2_BKCMP1P_Pos: u32 = 10;
pub const TIM1_OR2_BKCMP1P_Msk: u32 = 0x1 << TIM1_OR2_BKCMP1P_Pos;
pub const TIM1_OR2_BKCMP1P: u32 = TIM1_OR2_BKCMP1P_Msk;
pub const TIM1_OR2_BKCMP2P_Pos: u32 = 11;
pub const TIM1_OR2_BKCMP2P_Msk: u32 = 0x1 << TIM1_OR2_BKCMP2P_Pos;
pub const TIM1_OR2_BKCMP2P: u32 = TIM1_OR2_BKCMP2P_Msk;
pub const TIM1_OR2_ETRSEL_Pos: u32 = 14;
pub const TIM1_OR2_ETRSEL_Msk: u32 = 0x7 << TIM1_OR2_ETRSEL_Pos;
pub const TIM1_OR2_ETRSEL: u32 = TIM1_OR2_ETRSEL_Msk;
pub const TIM1_OR2_ETRSEL_0: u32 = 0x1 << TIM1_OR2_ETRSEL_Pos;
pub const TIM1_OR2_ETRSEL_1: u32 = 0x2 << TIM1_OR2_ETRSEL_Pos;
pub const TIM1_OR2_ETRSEL_2: u32 = 0x4 << TIM1_OR2_ETRSEL_Pos;
pub const TIM1_OR3_BK2INE_Pos: u32 = 0;
pub const TIM1_OR3_BK2INE_Msk: u32 = 0x1 << TIM1_OR3_BK2INE_Pos;
pub const TIM1_OR3_BK2INE: u32 = TIM1_OR3_BK2INE_Msk;
pub const TIM1_OR3_BK2CMP1E_Pos: u32 = 1;
pub const TIM1_OR3_BK2CMP1E_Msk: u32 = 0x1 << TIM1_OR3_BK2CMP1E_Pos;
pub const TIM1_OR3_BK2CMP1E: u32 = TIM1_OR3_BK2CMP1E_Msk;
pub const TIM1_OR3_BK2CMP2E_Pos: u32 = 2;
pub const TIM1_OR3_BK2CMP2E_Msk: u32 = 0x1 << TIM1_OR3_BK2CMP2E_Pos;
pub const TIM1_OR3_BK2CMP2E: u32 = TIM1_OR3_BK2CMP2E_Msk;
pub const TIM1_OR3_BK2DF1BK1E_Pos: u32 = 8;
pub const TIM1_OR3_BK2DF1BK1E_Msk: u32 = 0x1 << TIM1_OR3_BK2DF1BK1E_Pos;
pub const TIM1_OR3_BK2DF1BK1E: u32 = TIM1_OR3_BK2DF1BK1E_Msk;
pub const TIM1_OR3_BK2INP_Pos: u32 = 9;
pub const TIM1_OR3_BK2INP_Msk: u32 = 0x1 << TIM1_OR3_BK2INP_Pos;
pub const TIM1_OR3_BK2INP: u32 = TIM1_OR3_BK2INP_Msk;
pub const TIM1_OR3_BK2CMP1P_Pos: u32 = 10;
pub const TIM1_OR3_BK2CMP1P_Msk: u32 = 0x1 << TIM1_OR3_BK2CMP1P_Pos;
pub const TIM1_OR3_BK2CMP1P: u32 = TIM1_OR3_BK2CMP1P_Msk;
pub const TIM1_OR3_BK2CMP2P_Pos: u32 = 11;
pub const TIM1_OR3_BK2CMP2P_Msk: u32 = 0x1 << TIM1_OR3_BK2CMP2P_Pos;
pub const TIM1_OR3_BK2CMP2P: u32 = TIM1_OR3_BK2CMP2P_Msk;
pub const TIM8_OR1_TI1_RMP_Pos: u32 = 4;
pub const TIM8_OR1_TI1_RMP_Msk: u32 = 0x1 << TIM8_OR1_TI1_RMP_Pos;
pub const TIM8_OR1_TI1_RMP: u32 = TIM8_OR1_TI1_RMP_Msk;
pub const TIM8_OR2_BKINE_Pos: u32 = 0;
pub const TIM8_OR2_BKINE_Msk: u32 = 0x1 << TIM8_OR2_BKINE_Pos;
pub const TIM8_OR2_BKINE: u32 = TIM8_OR2_BKINE_Msk;
pub const TIM8_OR2_BKCMP1E_Pos: u32 = 1;
pub const TIM8_OR2_BKCMP1E_Msk: u32 = 0x1 << TIM8_OR2_BKCMP1E_Pos;
pub const TIM8_OR2_BKCMP1E: u32 = TIM8_OR2_BKCMP1E_Msk;
pub const TIM8_OR2_BKCMP2E_Pos: u32 = 2;
pub const TIM8_OR2_BKCMP2E_Msk: u32 = 0x1 << TIM8_OR2_BKCMP2E_Pos;
pub const TIM8_OR2_BKCMP2E: u32 = TIM8_OR2_BKCMP2E_Msk;
pub const TIM8_OR2_BKDF1BK2E_Pos: u32 = 8;
pub const TIM8_OR2_BKDF1BK2E_Msk: u32 = 0x1 << TIM8_OR2_BKDF1BK2E_Pos;
pub const TIM8_OR2_BKDF1BK2E: u32 = TIM8_OR2_BKDF1BK2E_Msk;
pub const TIM8_OR2_BKINP_Pos: u32 = 9;
pub const TIM8_OR2_BKINP_Msk: u32 = 0x1 << TIM8_OR2_BKINP_Pos;
pub const TIM8_OR2_BKINP: u32 = TIM8_OR2_BKINP_Msk;
pub const TIM8_OR2_BKCMP1P_Pos: u32 = 10;
pub const TIM8_OR2_BKCMP1P_Msk: u32 = 0x1 << TIM8_OR2_BKCMP1P_Pos;
pub const TIM8_OR2_BKCMP1P: u32 = TIM8_OR2_BKCMP1P_Msk;
pub const TIM8_OR2_BKCMP2P_Pos: u32 = 11;
pub const TIM8_OR2_BKCMP2P_Msk: u32 = 0x1 << TIM8_OR2_BKCMP2P_Pos;
pub const TIM8_OR2_BKCMP2P: u32 = TIM8_OR2_BKCMP2P_Msk;
pub const TIM8_OR2_ETRSEL_Pos: u32 = 14;
pub const TIM8_OR2_ETRSEL_Msk: u32 = 0x7 << TIM8_OR2_ETRSEL_Pos;
pub const TIM8_OR2_ETRSEL: u32 = TIM8_OR2_ETRSEL_Msk;
pub const TIM8_OR2_ETRSEL_0: u32 = 0x1 << TIM8_OR2_ETRSEL_Pos;
pub const TIM8_OR2_ETRSEL_1: u32 = 0x2 << TIM8_OR2_ETRSEL_Pos;
pub const TIM8_OR2_ETRSEL_2: u32 = 0x4 << TIM8_OR2_ETRSEL_Pos;
pub const TIM8_OR3_BK2INE_Pos: u32 = 0;
pub const TIM8_OR3_BK2INE_Msk: u32 = 0x1 << TIM8_OR3_BK2INE_Pos;
pub const TIM8_OR3_BK2INE: u32 = TIM8_OR3_BK2INE_Msk;
pub const TIM8_OR3_BK2CMP1E_Pos: u32 = 1;
pub const TIM8_OR3_BK2CMP1E_Msk: u32 = 0x1 << TIM8_OR3_BK2CMP1E_Pos;
pub const TIM8_OR3_BK2CMP1E: u32 = TIM8_OR3_BK2CMP1E_Msk;
pub const TIM8_OR3_BK2CMP2E_Pos: u32 = 2;
pub const TIM8_OR3_BK2CMP2E_Msk: u32 = 0x1 << TIM8_OR3_BK2CMP2E_Pos;
pub const TIM8_OR3_BK2CMP2E: u32 = TIM8_OR3_BK2CMP2E_Msk;
pub const TIM8_OR3_BK2DF1BK3E_Pos: u32 = 8;
pub const TIM8_OR3_BK2DF1BK3E_Msk: u32 = 0x1 << TIM8_OR3_BK2DF1BK3E_Pos;
pub const TIM8_OR3_BK2DF1BK3E: u32 = TIM8_OR3_BK2DF1BK3E_Msk;
pub const TIM8_OR3_BK2INP_Pos: u32 = 9;
pub const TIM8_OR3_BK2INP_Msk: u32 = 0x1 << TIM8_OR3_BK2INP_Pos;
pub const TIM8_OR3_BK2INP: u32 = TIM8_OR3_BK2INP_Msk;
pub const TIM8_OR3_BK2CMP1P_Pos: u32 = 10;
pub const TIM8_OR3_BK2CMP1P_Msk: u32 = 0x1 << TIM8_OR3_BK2CMP1P_Pos;
pub const TIM8_OR3_BK2CMP1P: u32 = TIM8_OR3_BK2CMP1P_Msk;
pub const TIM8_OR3_BK2CMP2P_Pos: u32 = 11;
pub const TIM8_OR3_BK2CMP2P_Msk: u32 = 0x1 << TIM8_OR3_BK2CMP2P_Pos;
pub const TIM8_OR3_BK2CMP2P: u32 = TIM8_OR3_BK2CMP2P_Msk;
pub const TIM2_OR1_ITR1_RMP_Pos: u32 = 0;
pub const TIM2_OR1_ITR1_RMP_Msk: u32 = 0x1 << TIM2_OR1_ITR1_RMP_Pos;
pub const TIM2_OR1_ITR1_RMP: u32 = TIM2_OR1_ITR1_RMP_Msk;
pub const TIM2_OR1_ETR1_RMP_Pos: u32 = 1;
pub const TIM2_OR1_ETR1_RMP_Msk: u32 = 0x1 << TIM2_OR1_ETR1_RMP_Pos;
pub const TIM2_OR1_ETR1_RMP: u32 = TIM2_OR1_ETR1_RMP_Msk;
pub const TIM2_OR1_TI4_RMP_Pos: u32 = 2;
pub const TIM2_OR1_TI4_RMP_Msk: u32 = 0x3 << TIM2_OR1_TI4_RMP_Pos;
pub const TIM2_OR1_TI4_RMP: u32 = TIM2_OR1_TI4_RMP_Msk;
pub const TIM2_OR1_TI4_RMP_0: u32 = 0x1 << TIM2_OR1_TI4_RMP_Pos;
pub const TIM2_OR1_TI4_RMP_1: u32 = 0x2 << TIM2_OR1_TI4_RMP_Pos;
pub const TIM2_OR2_ETRSEL_Pos: u32 = 14;
pub const TIM2_OR2_ETRSEL_Msk: u32 = 0x7 << TIM2_OR2_ETRSEL_Pos;
pub const TIM2_OR2_ETRSEL: u32 = TIM2_OR2_ETRSEL_Msk;
pub const TIM2_OR2_ETRSEL_0: u32 = 0x1 << TIM2_OR2_ETRSEL_Pos;
pub const TIM2_OR2_ETRSEL_1: u32 = 0x2 << TIM2_OR2_ETRSEL_Pos;
pub const TIM2_OR2_ETRSEL_2: u32 = 0x4 << TIM2_OR2_ETRSEL_Pos;
pub const TIM3_OR1_TI1_RMP_Pos: u32 = 0;
pub const TIM3_OR1_TI1_RMP_Msk: u32 = 0x3 << TIM3_OR1_TI1_RMP_Pos;
pub const TIM3_OR1_TI1_RMP: u32 = TIM3_OR1_TI1_RMP_Msk;
pub const TIM3_OR1_TI1_RMP_0: u32 = 0x1 << TIM3_OR1_TI1_RMP_Pos;
pub const TIM3_OR1_TI1_RMP_1: u32 = 0x2 << TIM3_OR1_TI1_RMP_Pos;
pub const TIM3_OR2_ETRSEL_Pos: u32 = 14;
pub const TIM3_OR2_ETRSEL_Msk: u32 = 0x7 << TIM3_OR2_ETRSEL_Pos;
pub const TIM3_OR2_ETRSEL: u32 = TIM3_OR2_ETRSEL_Msk;
pub const TIM3_OR2_ETRSEL_0: u32 = 0x1 << TIM3_OR2_ETRSEL_Pos;
pub const TIM3_OR2_ETRSEL_1: u32 = 0x2 << TIM3_OR2_ETRSEL_Pos;
pub const TIM3_OR2_ETRSEL_2: u32 = 0x4 << TIM3_OR2_ETRSEL_Pos;
pub const TIM15_OR1_TI1_RMP_Pos: u32 = 0;
pub const TIM15_OR1_TI1_RMP_Msk: u32 = 0x1 << TIM15_OR1_TI1_RMP_Pos;
pub const TIM15_OR1_TI1_RMP: u32 = TIM15_OR1_TI1_RMP_Msk;
pub const TIM15_OR1_ENCODER_MODE_Pos: u32 = 1;
pub const TIM15_OR1_ENCODER_MODE_Msk: u32 = 0x3 << TIM15_OR1_ENCODER_MODE_Pos;
pub const TIM15_OR1_ENCODER_MODE: u32 = TIM15_OR1_ENCODER_MODE_Msk;
pub const TIM15_OR1_ENCODER_MODE_0: u32 = 0x1 << TIM15_OR1_ENCODER_MODE_Pos;
pub const TIM15_OR1_ENCODER_MODE_1: u32 = 0x2 << TIM15_OR1_ENCODER_MODE_Pos;
pub const TIM15_OR2_BKINE_Pos: u32 = 0;
pub const TIM15_OR2_BKINE_Msk: u32 = 0x1 << TIM15_OR2_BKINE_Pos;
pub const TIM15_OR2_BKINE: u32 = TIM15_OR2_BKINE_Msk;
pub const TIM15_OR2_BKCMP1E_Pos: u32 = 1;
pub const TIM15_OR2_BKCMP1E_Msk: u32 = 0x1 << TIM15_OR2_BKCMP1E_Pos;
pub const TIM15_OR2_BKCMP1E: u32 = TIM15_OR2_BKCMP1E_Msk;
pub const TIM15_OR2_BKCMP2E_Pos: u32 = 2;
pub const TIM15_OR2_BKCMP2E_Msk: u32 = 0x1 << TIM15_OR2_BKCMP2E_Pos;
pub const TIM15_OR2_BKCMP2E: u32 = TIM15_OR2_BKCMP2E_Msk;
pub const TIM15_OR2_BKDF1BK0E_Pos: u32 = 8;
pub const TIM15_OR2_BKDF1BK0E_Msk: u32 = 0x1 << TIM15_OR2_BKDF1BK0E_Pos;
pub const TIM15_OR2_BKDF1BK0E: u32 = TIM15_OR2_BKDF1BK0E_Msk;
pub const TIM15_OR2_BKINP_Pos: u32 = 9;
pub const TIM15_OR2_BKINP_Msk: u32 = 0x1 << TIM15_OR2_BKINP_Pos;
pub const TIM15_OR2_BKINP: u32 = TIM15_OR2_BKINP_Msk;
pub const TIM15_OR2_BKCMP1P_Pos: u32 = 10;
pub const TIM15_OR2_BKCMP1P_Msk: u32 = 0x1 << TIM15_OR2_BKCMP1P_Pos;
pub const TIM15_OR2_BKCMP1P: u32 = TIM15_OR2_BKCMP1P_Msk;
pub const TIM15_OR2_BKCMP2P_Pos: u32 = 11;
pub const TIM15_OR2_BKCMP2P_Msk: u32 = 0x1 << TIM15_OR2_BKCMP2P_Pos;
pub const TIM15_OR2_BKCMP2P: u32 = TIM15_OR2_BKCMP2P_Msk;
pub const TIM16_OR1_TI1_RMP_Pos: u32 = 0;
pub const TIM16_OR1_TI1_RMP_Msk: u32 = 0x3 << TIM16_OR1_TI1_RMP_Pos;
pub const TIM16_OR1_TI1_RMP: u32 = TIM16_OR1_TI1_RMP_Msk;
pub const TIM16_OR1_TI1_RMP_0: u32 = 0x1 << TIM16_OR1_TI1_RMP_Pos;
pub const TIM16_OR1_TI1_RMP_1: u32 = 0x2 << TIM16_OR1_TI1_RMP_Pos;
pub const TIM16_OR2_BKINE_Pos: u32 = 0;
pub const TIM16_OR2_BKINE_Msk: u32 = 0x1 << TIM16_OR2_BKINE_Pos;
pub const TIM16_OR2_BKINE: u32 = TIM16_OR2_BKINE_Msk;
pub const TIM16_OR2_BKCMP1E_Pos: u32 = 1;
pub const TIM16_OR2_BKCMP1E_Msk: u32 = 0x1 << TIM16_OR2_BKCMP1E_Pos;
pub const TIM16_OR2_BKCMP1E: u32 = TIM16_OR2_BKCMP1E_Msk;
pub const TIM16_OR2_BKCMP2E_Pos: u32 = 2;
pub const TIM16_OR2_BKCMP2E_Msk: u32 = 0x1 << TIM16_OR2_BKCMP2E_Pos;
pub const TIM16_OR2_BKCMP2E: u32 = TIM16_OR2_BKCMP2E_Msk;
pub const TIM16_OR2_BKDF1BK1E_Pos: u32 = 8;
pub const TIM16_OR2_BKDF1BK1E_Msk: u32 = 0x1 << TIM16_OR2_BKDF1BK1E_Pos;
pub const TIM16_OR2_BKDF1BK1E: u32 = TIM16_OR2_BKDF1BK1E_Msk;
pub const TIM16_OR2_BKINP_Pos: u32 = 9;
pub const TIM16_OR2_BKINP_Msk: u32 = 0x1 << TIM16_OR2_BKINP_Pos;
pub const TIM16_OR2_BKINP: u32 = TIM16_OR2_BKINP_Msk;
pub const TIM16_OR2_BKCMP1P_Pos: u32 = 10;
pub const TIM16_OR2_BKCMP1P_Msk: u32 = 0x1 << TIM16_OR2_BKCMP1P_Pos;
pub const TIM16_OR2_BKCMP1P: u32 = TIM16_OR2_BKCMP1P_Msk;
pub const TIM16_OR2_BKCMP2P_Pos: u32 = 11;
pub const TIM16_OR2_BKCMP2P_Msk: u32 = 0x1 << TIM16_OR2_BKCMP2P_Pos;
pub const TIM16_OR2_BKCMP2P: u32 = TIM16_OR2_BKCMP2P_Msk;
pub const TIM17_OR1_TI1_RMP_Pos: u32 = 0;
pub const TIM17_OR1_TI1_RMP_Msk: u32 = 0x3 << TIM17_OR1_TI1_RMP_Pos;
pub const TIM17_OR1_TI1_RMP: u32 = TIM17_OR1_TI1_RMP_Msk;
pub const TIM17_OR1_TI1_RMP_0: u32 = 0x1 << TIM17_OR1_TI1_RMP_Pos;
pub const TIM17_OR1_TI1_RMP_1: u32 = 0x2 << TIM17_OR1_TI1_RMP_Pos;
pub const TIM17_OR2_BKINE_Pos: u32 = 0;
pub const TIM17_OR2_BKINE_Msk: u32 = 0x1 << TIM17_OR2_BKINE_Pos;
pub const TIM17_OR2_BKINE: u32 = TIM17_OR2_BKINE_Msk;
pub const TIM17_OR2_BKCMP1E_Pos: u32 = 1;
pub const TIM17_OR2_BKCMP1E_Msk: u32 = 0x1 << TIM17_OR2_BKCMP1E_Pos;
pub const TIM17_OR2_BKCMP1E: u32 = TIM17_OR2_BKCMP1E_Msk;
pub const TIM17_OR2_BKCMP2E_Pos: u32 = 2;
pub const TIM17_OR2_BKCMP2E_Msk: u32 = 0x1 << TIM17_OR2_BKCMP2E_Pos;
pub const TIM17_OR2_BKCMP2E: u32 = TIM17_OR2_BKCMP2E_Msk;
pub const TIM17_OR2_BKDF1BK2E_Pos: u32 = 8;
pub const TIM17_OR2_BKDF1BK2E_Msk: u32 = 0x1 << TIM17_OR2_BKDF1BK2E_Pos;
pub const TIM17_OR2_BKDF1BK2E: u32 = TIM17_OR2_BKDF1BK2E_Msk;
pub const TIM17_OR2_BKINP_Pos: u32 = 9;
pub const TIM17_OR2_BKINP_Msk: u32 = 0x1 << TIM17_OR2_BKINP_Pos;
pub const TIM17_OR2_BKINP: u32 = TIM17_OR2_BKINP_Msk;
pub const TIM17_OR2_BKCMP1P_Pos: u32 = 10;
pub const TIM17_OR2_BKCMP1P_Msk: u32 = 0x1 << TIM17_OR2_BKCMP1P_Pos;
pub const TIM17_OR2_BKCMP1P: u32 = TIM17_OR2_BKCMP1P_Msk;
pub const TIM17_OR2_BKCMP2P_Pos: u32 = 11;
pub const TIM17_OR2_BKCMP2P_Msk: u32 = 0x1 << TIM17_OR2_BKCMP2P_Pos;
pub const TIM17_OR2_BKCMP2P: u32 = TIM17_OR2_BKCMP2P_Msk;
pub const TSC_CR_TSCE_Pos: u32 = 0;
pub const TSC_CR_TSCE_Msk: u32 = 0x1 << TSC_CR_TSCE_Pos;
pub const TSC_CR_TSCE: u32 = TSC_CR_TSCE_Msk;
pub const TSC_CR_START_Pos: u32 = 1;
pub const TSC_CR_START_Msk: u32 = 0x1 << TSC_CR_START_Pos;
pub const TSC_CR_START: u32 = TSC_CR_START_Msk;
pub const TSC_CR_AM_Pos: u32 = 2;
pub const TSC_CR_AM_Msk: u32 = 0x1 << TSC_CR_AM_Pos;
pub const TSC_CR_AM: u32 = TSC_CR_AM_Msk;
pub const TSC_CR_SYNCPOL_Pos: u32 = 3;
pub const TSC_CR_SYNCPOL_Msk: u32 = 0x1 << TSC_CR_SYNCPOL_Pos;
pub const TSC_CR_SYNCPOL: u32 = TSC_CR_SYNCPOL_Msk;
pub const TSC_CR_IODEF_Pos: u32 = 4;
pub const TSC_CR_IODEF_Msk: u32 = 0x1 << TSC_CR_IODEF_Pos;
pub const TSC_CR_IODEF: u32 = TSC_CR_IODEF_Msk;
pub const TSC_CR_MCV_Pos: u32 = 5;
pub const TSC_CR_MCV_Msk: u32 = 0x7 << TSC_CR_MCV_Pos;
pub const TSC_CR_MCV: u32 = TSC_CR_MCV_Msk;
pub const TSC_CR_MCV_0: u32 = 0x1 << TSC_CR_MCV_Pos;
pub const TSC_CR_MCV_1: u32 = 0x2 << TSC_CR_MCV_Pos;
pub const TSC_CR_MCV_2: u32 = 0x4 << TSC_CR_MCV_Pos;
pub const TSC_CR_PGPSC_Pos: u32 = 12;
pub const TSC_CR_PGPSC_Msk: u32 = 0x7 << TSC_CR_PGPSC_Pos;
pub const TSC_CR_PGPSC: u32 = TSC_CR_PGPSC_Msk;
pub const TSC_CR_PGPSC_0: u32 = 0x1 << TSC_CR_PGPSC_Pos;
pub const TSC_CR_PGPSC_1: u32 = 0x2 << TSC_CR_PGPSC_Pos;
pub const TSC_CR_PGPSC_2: u32 = 0x4 << TSC_CR_PGPSC_Pos;
pub const TSC_CR_SSPSC_Pos: u32 = 15;
pub const TSC_CR_SSPSC_Msk: u32 = 0x1 << TSC_CR_SSPSC_Pos;
pub const TSC_CR_SSPSC: u32 = TSC_CR_SSPSC_Msk;
pub const TSC_CR_SSE_Pos: u32 = 16;
pub const TSC_CR_SSE_Msk: u32 = 0x1 << TSC_CR_SSE_Pos;
pub const TSC_CR_SSE: u32 = TSC_CR_SSE_Msk;
pub const TSC_CR_SSD_Pos: u32 = 17;
pub const TSC_CR_SSD_Msk: u32 = 0x7F << TSC_CR_SSD_Pos;
pub const TSC_CR_SSD: u32 = TSC_CR_SSD_Msk;
pub const TSC_CR_SSD_0: u32 = 0x01 << TSC_CR_SSD_Pos;
pub const TSC_CR_SSD_1: u32 = 0x02 << TSC_CR_SSD_Pos;
pub const TSC_CR_SSD_2: u32 = 0x04 << TSC_CR_SSD_Pos;
pub const TSC_CR_SSD_3: u32 = 0x08 << TSC_CR_SSD_Pos;
pub const TSC_CR_SSD_4: u32 = 0x10 << TSC_CR_SSD_Pos;
pub const TSC_CR_SSD_5: u32 = 0x20 << TSC_CR_SSD_Pos;
pub const TSC_CR_SSD_6: u32 = 0x40 << TSC_CR_SSD_Pos;
pub const TSC_CR_CTPL_Pos: u32 = 24;
pub const TSC_CR_CTPL_Msk: u32 = 0xF << TSC_CR_CTPL_Pos;
pub const TSC_CR_CTPL: u32 = TSC_CR_CTPL_Msk;
pub const TSC_CR_CTPL_0: u32 = 0x1 << TSC_CR_CTPL_Pos;
pub const TSC_CR_CTPL_1: u32 = 0x2 << TSC_CR_CTPL_Pos;
pub const TSC_CR_CTPL_2: u32 = 0x4 << TSC_CR_CTPL_Pos;
pub const TSC_CR_CTPL_3: u32 = 0x8 << TSC_CR_CTPL_Pos;
pub const TSC_CR_CTPH_Pos: u32 = 28;
pub const TSC_CR_CTPH_Msk: u32 = 0xF << TSC_CR_CTPH_Pos;
pub const TSC_CR_CTPH: u32 = TSC_CR_CTPH_Msk;
pub const TSC_CR_CTPH_0: u32 = 0x1 << TSC_CR_CTPH_Pos;
pub const TSC_CR_CTPH_1: u32 = 0x2 << TSC_CR_CTPH_Pos;
pub const TSC_CR_CTPH_2: u32 = 0x4 << TSC_CR_CTPH_Pos;
pub const TSC_CR_CTPH_3: u32 = 0x8 << TSC_CR_CTPH_Pos;
pub const TSC_IER_EOAIE_Pos: u32 = 0;
pub const TSC_IER_EOAIE_Msk: u32 = 0x1 << TSC_IER_EOAIE_Pos;
pub const TSC_IER_EOAIE: u32 = TSC_IER_EOAIE_Msk;
pub const TSC_IER_MCEIE_Pos: u32 = 1;
pub const TSC_IER_MCEIE_Msk: u32 = 0x1 << TSC_IER_MCEIE_Pos;
pub const TSC_IER_MCEIE: u32 = TSC_IER_MCEIE_Msk;
pub const TSC_ICR_EOAIC_Pos: u32 = 0;
pub const TSC_ICR_EOAIC_Msk: u32 = 0x1 << TSC_ICR_EOAIC_Pos;
pub const TSC_ICR_EOAIC: u32 = TSC_ICR_EOAIC_Msk;
pub const TSC_ICR_MCEIC_Pos: u32 = 1;
pub const TSC_ICR_MCEIC_Msk: u32 = 0x1 << TSC_ICR_MCEIC_Pos;
pub const TSC_ICR_MCEIC: u32 = TSC_ICR_MCEIC_Msk;
pub const TSC_ISR_EOAF_Pos: u32 = 0;
pub const TSC_ISR_EOAF_Msk: u32 = 0x1 << TSC_ISR_EOAF_Pos;
pub const TSC_ISR_EOAF: u32 = TSC_ISR_EOAF_Msk;
pub const TSC_ISR_MCEF_Pos: u32 = 1;
pub const TSC_ISR_MCEF_Msk: u32 = 0x1 << TSC_ISR_MCEF_Pos;
pub const TSC_ISR_MCEF: u32 = TSC_ISR_MCEF_Msk;
pub const TSC_IOHCR_G1_IO1_Pos: u32 = 0;
pub const TSC_IOHCR_G1_IO1_Msk: u32 = 0x1 << TSC_IOHCR_G1_IO1_Pos;
pub const TSC_IOHCR_G1_IO1: u32 = TSC_IOHCR_G1_IO1_Msk;
pub const TSC_IOHCR_G1_IO2_Pos: u32 = 1;
pub const TSC_IOHCR_G1_IO2_Msk: u32 = 0x1 << TSC_IOHCR_G1_IO2_Pos;
pub const TSC_IOHCR_G1_IO2: u32 = TSC_IOHCR_G1_IO2_Msk;
pub const TSC_IOHCR_G1_IO3_Pos: u32 = 2;
pub const TSC_IOHCR_G1_IO3_Msk: u32 = 0x1 << TSC_IOHCR_G1_IO3_Pos;
pub const TSC_IOHCR_G1_IO3: u32 = TSC_IOHCR_G1_IO3_Msk;
pub const TSC_IOHCR_G1_IO4_Pos: u32 = 3;
pub const TSC_IOHCR_G1_IO4_Msk: u32 = 0x1 << TSC_IOHCR_G1_IO4_Pos;
pub const TSC_IOHCR_G1_IO4: u32 = TSC_IOHCR_G1_IO4_Msk;
pub const TSC_IOHCR_G2_IO1_Pos: u32 = 4;
pub const TSC_IOHCR_G2_IO1_Msk: u32 = 0x1 << TSC_IOHCR_G2_IO1_Pos;
pub const TSC_IOHCR_G2_IO1: u32 = TSC_IOHCR_G2_IO1_Msk;
pub const TSC_IOHCR_G2_IO2_Pos: u32 = 5;
pub const TSC_IOHCR_G2_IO2_Msk: u32 = 0x1 << TSC_IOHCR_G2_IO2_Pos;
pub const TSC_IOHCR_G2_IO2: u32 = TSC_IOHCR_G2_IO2_Msk;
pub const TSC_IOHCR_G2_IO3_Pos: u32 = 6;
pub const TSC_IOHCR_G2_IO3_Msk: u32 = 0x1 << TSC_IOHCR_G2_IO3_Pos;
pub const TSC_IOHCR_G2_IO3: u32 = TSC_IOHCR_G2_IO3_Msk;
pub const TSC_IOHCR_G2_IO4_Pos: u32 = 7;
pub const TSC_IOHCR_G2_IO4_Msk: u32 = 0x1 << TSC_IOHCR_G2_IO4_Pos;
pub const TSC_IOHCR_G2_IO4: u32 = TSC_IOHCR_G2_IO4_Msk;
pub const TSC_IOHCR_G3_IO1_Pos: u32 = 8;
pub const TSC_IOHCR_G3_IO1_Msk: u32 = 0x1 << TSC_IOHCR_G3_IO1_Pos;
pub const TSC_IOHCR_G3_IO1: u32 = TSC_IOHCR_G3_IO1_Msk;
pub const TSC_IOHCR_G3_IO2_Pos: u32 = 9;
pub const TSC_IOHCR_G3_IO2_Msk: u32 = 0x1 << TSC_IOHCR_G3_IO2_Pos;
pub const TSC_IOHCR_G3_IO2: u32 = TSC_IOHCR_G3_IO2_Msk;
pub const TSC_IOHCR_G3_IO3_Pos: u32 = 10;
pub const TSC_IOHCR_G3_IO3_Msk: u32 = 0x1 << TSC_IOHCR_G3_IO3_Pos;
pub const TSC_IOHCR_G3_IO3: u32 = TSC_IOHCR_G3_IO3_Msk;
pub const TSC_IOHCR_G3_IO4_Pos: u32 = 11;
pub const TSC_IOHCR_G3_IO4_Msk: u32 = 0x1 << TSC_IOHCR_G3_IO4_Pos;
pub const TSC_IOHCR_G3_IO4: u32 = TSC_IOHCR_G3_IO4_Msk;
pub const TSC_IOHCR_G4_IO1_Pos: u32 = 12;
pub const TSC_IOHCR_G4_IO1_Msk: u32 = 0x1 << TSC_IOHCR_G4_IO1_Pos;
pub const TSC_IOHCR_G4_IO1: u32 = TSC_IOHCR_G4_IO1_Msk;
pub const TSC_IOHCR_G4_IO2_Pos: u32 = 13;
pub const TSC_IOHCR_G4_IO2_Msk: u32 = 0x1 << TSC_IOHCR_G4_IO2_Pos;
pub const TSC_IOHCR_G4_IO2: u32 = TSC_IOHCR_G4_IO2_Msk;
pub const TSC_IOHCR_G4_IO3_Pos: u32 = 14;
pub const TSC_IOHCR_G4_IO3_Msk: u32 = 0x1 << TSC_IOHCR_G4_IO3_Pos;
pub const TSC_IOHCR_G4_IO3: u32 = TSC_IOHCR_G4_IO3_Msk;
pub const TSC_IOHCR_G4_IO4_Pos: u32 = 15;
pub const TSC_IOHCR_G4_IO4_Msk: u32 = 0x1 << TSC_IOHCR_G4_IO4_Pos;
pub const TSC_IOHCR_G4_IO4: u32 = TSC_IOHCR_G4_IO4_Msk;
pub const TSC_IOHCR_G5_IO1_Pos: u32 = 16;
pub const TSC_IOHCR_G5_IO1_Msk: u32 = 0x1 << TSC_IOHCR_G5_IO1_Pos;
pub const TSC_IOHCR_G5_IO1: u32 = TSC_IOHCR_G5_IO1_Msk;
pub const TSC_IOHCR_G5_IO2_Pos: u32 = 17;
pub const TSC_IOHCR_G5_IO2_Msk: u32 = 0x1 << TSC_IOHCR_G5_IO2_Pos;
pub const TSC_IOHCR_G5_IO2: u32 = TSC_IOHCR_G5_IO2_Msk;
pub const TSC_IOHCR_G5_IO3_Pos: u32 = 18;
pub const TSC_IOHCR_G5_IO3_Msk: u32 = 0x1 << TSC_IOHCR_G5_IO3_Pos;
pub const TSC_IOHCR_G5_IO3: u32 = TSC_IOHCR_G5_IO3_Msk;
pub const TSC_IOHCR_G5_IO4_Pos: u32 = 19;
pub const TSC_IOHCR_G5_IO4_Msk: u32 = 0x1 << TSC_IOHCR_G5_IO4_Pos;
pub const TSC_IOHCR_G5_IO4: u32 = TSC_IOHCR_G5_IO4_Msk;
pub const TSC_IOHCR_G6_IO1_Pos: u32 = 20;
pub const TSC_IOHCR_G6_IO1_Msk: u32 = 0x1 << TSC_IOHCR_G6_IO1_Pos;
pub const TSC_IOHCR_G6_IO1: u32 = TSC_IOHCR_G6_IO1_Msk;
pub const TSC_IOHCR_G6_IO2_Pos: u32 = 21;
pub const TSC_IOHCR_G6_IO2_Msk: u32 = 0x1 << TSC_IOHCR_G6_IO2_Pos;
pub const TSC_IOHCR_G6_IO2: u32 = TSC_IOHCR_G6_IO2_Msk;
pub const TSC_IOHCR_G6_IO3_Pos: u32 = 22;
pub const TSC_IOHCR_G6_IO3_Msk: u32 = 0x1 << TSC_IOHCR_G6_IO3_Pos;
pub const TSC_IOHCR_G6_IO3: u32 = TSC_IOHCR_G6_IO3_Msk;
pub const TSC_IOHCR_G6_IO4_Pos: u32 = 23;
pub const TSC_IOHCR_G6_IO4_Msk: u32 = 0x1 << TSC_IOHCR_G6_IO4_Pos;
pub const TSC_IOHCR_G6_IO4: u32 = TSC_IOHCR_G6_IO4_Msk;
pub const TSC_IOHCR_G7_IO1_Pos: u32 = 24;
pub const TSC_IOHCR_G7_IO1_Msk: u32 = 0x1 << TSC_IOHCR_G7_IO1_Pos;
pub const TSC_IOHCR_G7_IO1: u32 = TSC_IOHCR_G7_IO1_Msk;
pub const TSC_IOHCR_G7_IO2_Pos: u32 = 25;
pub const TSC_IOHCR_G7_IO2_Msk: u32 = 0x1 << TSC_IOHCR_G7_IO2_Pos;
pub const TSC_IOHCR_G7_IO2: u32 = TSC_IOHCR_G7_IO2_Msk;
pub const TSC_IOHCR_G7_IO3_Pos: u32 = 26;
pub const TSC_IOHCR_G7_IO3_Msk: u32 = 0x1 << TSC_IOHCR_G7_IO3_Pos;
pub const TSC_IOHCR_G7_IO3: u32 = TSC_IOHCR_G7_IO3_Msk;
pub const TSC_IOHCR_G7_IO4_Pos: u32 = 27;
pub const TSC_IOHCR_G7_IO4_Msk: u32 = 0x1 << TSC_IOHCR_G7_IO4_Pos;
pub const TSC_IOHCR_G7_IO4: u32 = TSC_IOHCR_G7_IO4_Msk;
pub const TSC_IOHCR_G8_IO1_Pos: u32 = 28;
pub const TSC_IOHCR_G8_IO1_Msk: u32 = 0x1 << TSC_IOHCR_G8_IO1_Pos;
pub const TSC_IOHCR_G8_IO1: u32 = TSC_IOHCR_G8_IO1_Msk;
pub const TSC_IOHCR_G8_IO2_Pos: u32 = 29;
pub const TSC_IOHCR_G8_IO2_Msk: u32 = 0x1 << TSC_IOHCR_G8_IO2_Pos;
pub const TSC_IOHCR_G8_IO2: u32 = TSC_IOHCR_G8_IO2_Msk;
pub const TSC_IOHCR_G8_IO3_Pos: u32 = 30;
pub const TSC_IOHCR_G8_IO3_Msk: u32 = 0x1 << TSC_IOHCR_G8_IO3_Pos;
pub const TSC_IOHCR_G8_IO3: u32 = TSC_IOHCR_G8_IO3_Msk;
pub const TSC_IOHCR_G8_IO4_Pos: u32 = 31;
pub const TSC_IOHCR_G8_IO4_Msk: u32 = 0x1 << TSC_IOHCR_G8_IO4_Pos;
pub const TSC_IOHCR_G8_IO4: u32 = TSC_IOHCR_G8_IO4_Msk;
pub const TSC_IOASCR_G1_IO1_Pos: u32 = 0;
pub const TSC_IOASCR_G1_IO1_Msk: u32 = 0x1 << TSC_IOASCR_G1_IO1_Pos;
pub const TSC_IOASCR_G1_IO1: u32 = TSC_IOASCR_G1_IO1_Msk;
pub const TSC_IOASCR_G1_IO2_Pos: u32 = 1;
pub const TSC_IOASCR_G1_IO2_Msk: u32 = 0x1 << TSC_IOASCR_G1_IO2_Pos;
pub const TSC_IOASCR_G1_IO2: u32 = TSC_IOASCR_G1_IO2_Msk;
pub const TSC_IOASCR_G1_IO3_Pos: u32 = 2;
pub const TSC_IOASCR_G1_IO3_Msk: u32 = 0x1 << TSC_IOASCR_G1_IO3_Pos;
pub const TSC_IOASCR_G1_IO3: u32 = TSC_IOASCR_G1_IO3_Msk;
pub const TSC_IOASCR_G1_IO4_Pos: u32 = 3;
pub const TSC_IOASCR_G1_IO4_Msk: u32 = 0x1 << TSC_IOASCR_G1_IO4_Pos;
pub const TSC_IOASCR_G1_IO4: u32 = TSC_IOASCR_G1_IO4_Msk;
pub const TSC_IOASCR_G2_IO1_Pos: u32 = 4;
pub const TSC_IOASCR_G2_IO1_Msk: u32 = 0x1 << TSC_IOASCR_G2_IO1_Pos;
pub const TSC_IOASCR_G2_IO1: u32 = TSC_IOASCR_G2_IO1_Msk;
pub const TSC_IOASCR_G2_IO2_Pos: u32 = 5;
pub const TSC_IOASCR_G2_IO2_Msk: u32 = 0x1 << TSC_IOASCR_G2_IO2_Pos;
pub const TSC_IOASCR_G2_IO2: u32 = TSC_IOASCR_G2_IO2_Msk;
pub const TSC_IOASCR_G2_IO3_Pos: u32 = 6;
pub const TSC_IOASCR_G2_IO3_Msk: u32 = 0x1 << TSC_IOASCR_G2_IO3_Pos;
pub const TSC_IOASCR_G2_IO3: u32 = TSC_IOASCR_G2_IO3_Msk;
pub const TSC_IOASCR_G2_IO4_Pos: u32 = 7;
pub const TSC_IOASCR_G2_IO4_Msk: u32 = 0x1 << TSC_IOASCR_G2_IO4_Pos;
pub const TSC_IOASCR_G2_IO4: u32 = TSC_IOASCR_G2_IO4_Msk;
pub const TSC_IOASCR_G3_IO1_Pos: u32 = 8;
pub const TSC_IOASCR_G3_IO1_Msk: u32 = 0x1 << TSC_IOASCR_G3_IO1_Pos;
pub const TSC_IOASCR_G3_IO1: u32 = TSC_IOASCR_G3_IO1_Msk;
pub const TSC_IOASCR_G3_IO2_Pos: u32 = 9;
pub const TSC_IOASCR_G3_IO2_Msk: u32 = 0x1 << TSC_IOASCR_G3_IO2_Pos;
pub const TSC_IOASCR_G3_IO2: u32 = TSC_IOASCR_G3_IO2_Msk;
pub const TSC_IOASCR_G3_IO3_Pos: u32 = 10;
pub const TSC_IOASCR_G3_IO3_Msk: u32 = 0x1 << TSC_IOASCR_G3_IO3_Pos;
pub const TSC_IOASCR_G3_IO3: u32 = TSC_IOASCR_G3_IO3_Msk;
pub const TSC_IOASCR_G3_IO4_Pos: u32 = 11;
pub const TSC_IOASCR_G3_IO4_Msk: u32 = 0x1 << TSC_IOASCR_G3_IO4_Pos;
pub const TSC_IOASCR_G3_IO4: u32 = TSC_IOASCR_G3_IO4_Msk;
pub const TSC_IOASCR_G4_IO1_Pos: u32 = 12;
pub const TSC_IOASCR_G4_IO1_Msk: u32 = 0x1 << TSC_IOASCR_G4_IO1_Pos;
pub const TSC_IOASCR_G4_IO1: u32 = TSC_IOASCR_G4_IO1_Msk;
pub const TSC_IOASCR_G4_IO2_Pos: u32 = 13;
pub const TSC_IOASCR_G4_IO2_Msk: u32 = 0x1 << TSC_IOASCR_G4_IO2_Pos;
pub const TSC_IOASCR_G4_IO2: u32 = TSC_IOASCR_G4_IO2_Msk;
pub const TSC_IOASCR_G4_IO3_Pos: u32 = 14;
pub const TSC_IOASCR_G4_IO3_Msk: u32 = 0x1 << TSC_IOASCR_G4_IO3_Pos;
pub const TSC_IOASCR_G4_IO3: u32 = TSC_IOASCR_G4_IO3_Msk;
pub const TSC_IOASCR_G4_IO4_Pos: u32 = 15;
pub const TSC_IOASCR_G4_IO4_Msk: u32 = 0x1 << TSC_IOASCR_G4_IO4_Pos;
pub const TSC_IOASCR_G4_IO4: u32 = TSC_IOASCR_G4_IO4_Msk;
pub const TSC_IOASCR_G5_IO1_Pos: u32 = 16;
pub const TSC_IOASCR_G5_IO1_Msk: u32 = 0x1 << TSC_IOASCR_G5_IO1_Pos;
pub const TSC_IOASCR_G5_IO1: u32 = TSC_IOASCR_G5_IO1_Msk;
pub const TSC_IOASCR_G5_IO2_Pos: u32 = 17;
pub const TSC_IOASCR_G5_IO2_Msk: u32 = 0x1 << TSC_IOASCR_G5_IO2_Pos;
pub const TSC_IOASCR_G5_IO2: u32 = TSC_IOASCR_G5_IO2_Msk;
pub const TSC_IOASCR_G5_IO3_Pos: u32 = 18;
pub const TSC_IOASCR_G5_IO3_Msk: u32 = 0x1 << TSC_IOASCR_G5_IO3_Pos;
pub const TSC_IOASCR_G5_IO3: u32 = TSC_IOASCR_G5_IO3_Msk;
pub const TSC_IOASCR_G5_IO4_Pos: u32 = 19;
pub const TSC_IOASCR_G5_IO4_Msk: u32 = 0x1 << TSC_IOASCR_G5_IO4_Pos;
pub const TSC_IOASCR_G5_IO4: u32 = TSC_IOASCR_G5_IO4_Msk;
pub const TSC_IOASCR_G6_IO1_Pos: u32 = 20;
pub const TSC_IOASCR_G6_IO1_Msk: u32 = 0x1 << TSC_IOASCR_G6_IO1_Pos;
pub const TSC_IOASCR_G6_IO1: u32 = TSC_IOASCR_G6_IO1_Msk;
pub const TSC_IOASCR_G6_IO2_Pos: u32 = 21;
pub const TSC_IOASCR_G6_IO2_Msk: u32 = 0x1 << TSC_IOASCR_G6_IO2_Pos;
pub const TSC_IOASCR_G6_IO2: u32 = TSC_IOASCR_G6_IO2_Msk;
pub const TSC_IOASCR_G6_IO3_Pos: u32 = 22;
pub const TSC_IOASCR_G6_IO3_Msk: u32 = 0x1 << TSC_IOASCR_G6_IO3_Pos;
pub const TSC_IOASCR_G6_IO3: u32 = TSC_IOASCR_G6_IO3_Msk;
pub const TSC_IOASCR_G6_IO4_Pos: u32 = 23;
pub const TSC_IOASCR_G6_IO4_Msk: u32 = 0x1 << TSC_IOASCR_G6_IO4_Pos;
pub const TSC_IOASCR_G6_IO4: u32 = TSC_IOASCR_G6_IO4_Msk;
pub const TSC_IOASCR_G7_IO1_Pos: u32 = 24;
pub const TSC_IOASCR_G7_IO1_Msk: u32 = 0x1 << TSC_IOASCR_G7_IO1_Pos;
pub const TSC_IOASCR_G7_IO1: u32 = TSC_IOASCR_G7_IO1_Msk;
pub const TSC_IOASCR_G7_IO2_Pos: u32 = 25;
pub const TSC_IOASCR_G7_IO2_Msk: u32 = 0x1 << TSC_IOASCR_G7_IO2_Pos;
pub const TSC_IOASCR_G7_IO2: u32 = TSC_IOASCR_G7_IO2_Msk;
pub const TSC_IOASCR_G7_IO3_Pos: u32 = 26;
pub const TSC_IOASCR_G7_IO3_Msk: u32 = 0x1 << TSC_IOASCR_G7_IO3_Pos;
pub const TSC_IOASCR_G7_IO3: u32 = TSC_IOASCR_G7_IO3_Msk;
pub const TSC_IOASCR_G7_IO4_Pos: u32 = 27;
pub const TSC_IOASCR_G7_IO4_Msk: u32 = 0x1 << TSC_IOASCR_G7_IO4_Pos;
pub const TSC_IOASCR_G7_IO4: u32 = TSC_IOASCR_G7_IO4_Msk;
pub const TSC_IOASCR_G8_IO1_Pos: u32 = 28;
pub const TSC_IOASCR_G8_IO1_Msk: u32 = 0x1 << TSC_IOASCR_G8_IO1_Pos;
pub const TSC_IOASCR_G8_IO1: u32 = TSC_IOASCR_G8_IO1_Msk;
pub const TSC_IOASCR_G8_IO2_Pos: u32 = 29;
pub const TSC_IOASCR_G8_IO2_Msk: u32 = 0x1 << TSC_IOASCR_G8_IO2_Pos;
pub const TSC_IOASCR_G8_IO2: u32 = TSC_IOASCR_G8_IO2_Msk;
pub const TSC_IOASCR_G8_IO3_Pos: u32 = 30;
pub const TSC_IOASCR_G8_IO3_Msk: u32 = 0x1 << TSC_IOASCR_G8_IO3_Pos;
pub const TSC_IOASCR_G8_IO3: u32 = TSC_IOASCR_G8_IO3_Msk;
pub const TSC_IOASCR_G8_IO4_Pos: u32 = 31;
pub const TSC_IOASCR_G8_IO4_Msk: u32 = 0x1 << TSC_IOASCR_G8_IO4_Pos;
pub const TSC_IOASCR_G8_IO4: u32 = TSC_IOASCR_G8_IO4_Msk;
pub const TSC_IOSCR_G1_IO1_Pos: u32 = 0;
pub const TSC_IOSCR_G1_IO1_Msk: u32 = 0x1 << TSC_IOSCR_G1_IO1_Pos;
pub const TSC_IOSCR_G1_IO1: u32 = TSC_IOSCR_G1_IO1_Msk;
pub const TSC_IOSCR_G1_IO2_Pos: u32 = 1;
pub const TSC_IOSCR_G1_IO2_Msk: u32 = 0x1 << TSC_IOSCR_G1_IO2_Pos;
pub const TSC_IOSCR_G1_IO2: u32 = TSC_IOSCR_G1_IO2_Msk;
pub const TSC_IOSCR_G1_IO3_Pos: u32 = 2;
pub const TSC_IOSCR_G1_IO3_Msk: u32 = 0x1 << TSC_IOSCR_G1_IO3_Pos;
pub const TSC_IOSCR_G1_IO3: u32 = TSC_IOSCR_G1_IO3_Msk;
pub const TSC_IOSCR_G1_IO4_Pos: u32 = 3;
pub const TSC_IOSCR_G1_IO4_Msk: u32 = 0x1 << TSC_IOSCR_G1_IO4_Pos;
pub const TSC_IOSCR_G1_IO4: u32 = TSC_IOSCR_G1_IO4_Msk;
pub const TSC_IOSCR_G2_IO1_Pos: u32 = 4;
pub const TSC_IOSCR_G2_IO1_Msk: u32 = 0x1 << TSC_IOSCR_G2_IO1_Pos;
pub const TSC_IOSCR_G2_IO1: u32 = TSC_IOSCR_G2_IO1_Msk;
pub const TSC_IOSCR_G2_IO2_Pos: u32 = 5;
pub const TSC_IOSCR_G2_IO2_Msk: u32 = 0x1 << TSC_IOSCR_G2_IO2_Pos;
pub const TSC_IOSCR_G2_IO2: u32 = TSC_IOSCR_G2_IO2_Msk;
pub const TSC_IOSCR_G2_IO3_Pos: u32 = 6;
pub const TSC_IOSCR_G2_IO3_Msk: u32 = 0x1 << TSC_IOSCR_G2_IO3_Pos;
pub const TSC_IOSCR_G2_IO3: u32 = TSC_IOSCR_G2_IO3_Msk;
pub const TSC_IOSCR_G2_IO4_Pos: u32 = 7;
pub const TSC_IOSCR_G2_IO4_Msk: u32 = 0x1 << TSC_IOSCR_G2_IO4_Pos;
pub const TSC_IOSCR_G2_IO4: u32 = TSC_IOSCR_G2_IO4_Msk;
pub const TSC_IOSCR_G3_IO1_Pos: u32 = 8;
pub const TSC_IOSCR_G3_IO1_Msk: u32 = 0x1 << TSC_IOSCR_G3_IO1_Pos;
pub const TSC_IOSCR_G3_IO1: u32 = TSC_IOSCR_G3_IO1_Msk;
pub const TSC_IOSCR_G3_IO2_Pos: u32 = 9;
pub const TSC_IOSCR_G3_IO2_Msk: u32 = 0x1 << TSC_IOSCR_G3_IO2_Pos;
pub const TSC_IOSCR_G3_IO2: u32 = TSC_IOSCR_G3_IO2_Msk;
pub const TSC_IOSCR_G3_IO3_Pos: u32 = 10;
pub const TSC_IOSCR_G3_IO3_Msk: u32 = 0x1 << TSC_IOSCR_G3_IO3_Pos;
pub const TSC_IOSCR_G3_IO3: u32 = TSC_IOSCR_G3_IO3_Msk;
pub const TSC_IOSCR_G3_IO4_Pos: u32 = 11;
pub const TSC_IOSCR_G3_IO4_Msk: u32 = 0x1 << TSC_IOSCR_G3_IO4_Pos;
pub const TSC_IOSCR_G3_IO4: u32 = TSC_IOSCR_G3_IO4_Msk;
pub const TSC_IOSCR_G4_IO1_Pos: u32 = 12;
pub const TSC_IOSCR_G4_IO1_Msk: u32 = 0x1 << TSC_IOSCR_G4_IO1_Pos;
pub const TSC_IOSCR_G4_IO1: u32 = TSC_IOSCR_G4_IO1_Msk;
pub const TSC_IOSCR_G4_IO2_Pos: u32 = 13;
pub const TSC_IOSCR_G4_IO2_Msk: u32 = 0x1 << TSC_IOSCR_G4_IO2_Pos;
pub const TSC_IOSCR_G4_IO2: u32 = TSC_IOSCR_G4_IO2_Msk;
pub const TSC_IOSCR_G4_IO3_Pos: u32 = 14;
pub const TSC_IOSCR_G4_IO3_Msk: u32 = 0x1 << TSC_IOSCR_G4_IO3_Pos;
pub const TSC_IOSCR_G4_IO3: u32 = TSC_IOSCR_G4_IO3_Msk;
pub const TSC_IOSCR_G4_IO4_Pos: u32 = 15;
pub const TSC_IOSCR_G4_IO4_Msk: u32 = 0x1 << TSC_IOSCR_G4_IO4_Pos;
pub const TSC_IOSCR_G4_IO4: u32 = TSC_IOSCR_G4_IO4_Msk;
pub const TSC_IOSCR_G5_IO1_Pos: u32 = 16;
pub const TSC_IOSCR_G5_IO1_Msk: u32 = 0x1 << TSC_IOSCR_G5_IO1_Pos;
pub const TSC_IOSCR_G5_IO1: u32 = TSC_IOSCR_G5_IO1_Msk;
pub const TSC_IOSCR_G5_IO2_Pos: u32 = 17;
pub const TSC_IOSCR_G5_IO2_Msk: u32 = 0x1 << TSC_IOSCR_G5_IO2_Pos;
pub const TSC_IOSCR_G5_IO2: u32 = TSC_IOSCR_G5_IO2_Msk;
pub const TSC_IOSCR_G5_IO3_Pos: u32 = 18;
pub const TSC_IOSCR_G5_IO3_Msk: u32 = 0x1 << TSC_IOSCR_G5_IO3_Pos;
pub const TSC_IOSCR_G5_IO3: u32 = TSC_IOSCR_G5_IO3_Msk;
pub const TSC_IOSCR_G5_IO4_Pos: u32 = 19;
pub const TSC_IOSCR_G5_IO4_Msk: u32 = 0x1 << TSC_IOSCR_G5_IO4_Pos;
pub const TSC_IOSCR_G5_IO4: u32 = TSC_IOSCR_G5_IO4_Msk;
pub const TSC_IOSCR_G6_IO1_Pos: u32 = 20;
pub const TSC_IOSCR_G6_IO1_Msk: u32 = 0x1 << TSC_IOSCR_G6_IO1_Pos;
pub const TSC_IOSCR_G6_IO1: u32 = TSC_IOSCR_G6_IO1_Msk;
pub const TSC_IOSCR_G6_IO2_Pos: u32 = 21;
pub const TSC_IOSCR_G6_IO2_Msk: u32 = 0x1 << TSC_IOSCR_G6_IO2_Pos;
pub const TSC_IOSCR_G6_IO2: u32 = TSC_IOSCR_G6_IO2_Msk;
pub const TSC_IOSCR_G6_IO3_Pos: u32 = 22;
pub const TSC_IOSCR_G6_IO3_Msk: u32 = 0x1 << TSC_IOSCR_G6_IO3_Pos;
pub const TSC_IOSCR_G6_IO3: u32 = TSC_IOSCR_G6_IO3_Msk;
pub const TSC_IOSCR_G6_IO4_Pos: u32 = 23;
pub const TSC_IOSCR_G6_IO4_Msk: u32 = 0x1 << TSC_IOSCR_G6_IO4_Pos;
pub const TSC_IOSCR_G6_IO4: u32 = TSC_IOSCR_G6_IO4_Msk;
pub const TSC_IOSCR_G7_IO1_Pos: u32 = 24;
pub const TSC_IOSCR_G7_IO1_Msk: u32 = 0x1 << TSC_IOSCR_G7_IO1_Pos;
pub const TSC_IOSCR_G7_IO1: u32 = TSC_IOSCR_G7_IO1_Msk;
pub const TSC_IOSCR_G7_IO2_Pos: u32 = 25;
pub const TSC_IOSCR_G7_IO2_Msk: u32 = 0x1 << TSC_IOSCR_G7_IO2_Pos;
pub const TSC_IOSCR_G7_IO2: u32 = TSC_IOSCR_G7_IO2_Msk;
pub const TSC_IOSCR_G7_IO3_Pos: u32 = 26;
pub const TSC_IOSCR_G7_IO3_Msk: u32 = 0x1 << TSC_IOSCR_G7_IO3_Pos;
pub const TSC_IOSCR_G7_IO3: u32 = TSC_IOSCR_G7_IO3_Msk;
pub const TSC_IOSCR_G7_IO4_Pos: u32 = 27;
pub const TSC_IOSCR_G7_IO4_Msk: u32 = 0x1 << TSC_IOSCR_G7_IO4_Pos;
pub const TSC_IOSCR_G7_IO4: u32 = TSC_IOSCR_G7_IO4_Msk;
pub const TSC_IOSCR_G8_IO1_Pos: u32 = 28;
pub const TSC_IOSCR_G8_IO1_Msk: u32 = 0x1 << TSC_IOSCR_G8_IO1_Pos;
pub const TSC_IOSCR_G8_IO1: u32 = TSC_IOSCR_G8_IO1_Msk;
pub const TSC_IOSCR_G8_IO2_Pos: u32 = 29;
pub const TSC_IOSCR_G8_IO2_Msk: u32 = 0x1 << TSC_IOSCR_G8_IO2_Pos;
pub const TSC_IOSCR_G8_IO2: u32 = TSC_IOSCR_G8_IO2_Msk;
pub const TSC_IOSCR_G8_IO3_Pos: u32 = 30;
pub const TSC_IOSCR_G8_IO3_Msk: u32 = 0x1 << TSC_IOSCR_G8_IO3_Pos;
pub const TSC_IOSCR_G8_IO3: u32 = TSC_IOSCR_G8_IO3_Msk;
pub const TSC_IOSCR_G8_IO4_Pos: u32 = 31;
pub const TSC_IOSCR_G8_IO4_Msk: u32 = 0x1 << TSC_IOSCR_G8_IO4_Pos;
pub const TSC_IOSCR_G8_IO4: u32 = TSC_IOSCR_G8_IO4_Msk;
pub const TSC_IOCCR_G1_IO1_Pos: u32 = 0;
pub const TSC_IOCCR_G1_IO1_Msk: u32 = 0x1 << TSC_IOCCR_G1_IO1_Pos;
pub const TSC_IOCCR_G1_IO1: u32 = TSC_IOCCR_G1_IO1_Msk;
pub const TSC_IOCCR_G1_IO2_Pos: u32 = 1;
pub const TSC_IOCCR_G1_IO2_Msk: u32 = 0x1 << TSC_IOCCR_G1_IO2_Pos;
pub const TSC_IOCCR_G1_IO2: u32 = TSC_IOCCR_G1_IO2_Msk;
pub const TSC_IOCCR_G1_IO3_Pos: u32 = 2;
pub const TSC_IOCCR_G1_IO3_Msk: u32 = 0x1 << TSC_IOCCR_G1_IO3_Pos;
pub const TSC_IOCCR_G1_IO3: u32 = TSC_IOCCR_G1_IO3_Msk;
pub const TSC_IOCCR_G1_IO4_Pos: u32 = 3;
pub const TSC_IOCCR_G1_IO4_Msk: u32 = 0x1 << TSC_IOCCR_G1_IO4_Pos;
pub const TSC_IOCCR_G1_IO4: u32 = TSC_IOCCR_G1_IO4_Msk;
pub const TSC_IOCCR_G2_IO1_Pos: u32 = 4;
pub const TSC_IOCCR_G2_IO1_Msk: u32 = 0x1 << TSC_IOCCR_G2_IO1_Pos;
pub const TSC_IOCCR_G2_IO1: u32 = TSC_IOCCR_G2_IO1_Msk;
pub const TSC_IOCCR_G2_IO2_Pos: u32 = 5;
pub const TSC_IOCCR_G2_IO2_Msk: u32 = 0x1 << TSC_IOCCR_G2_IO2_Pos;
pub const TSC_IOCCR_G2_IO2: u32 = TSC_IOCCR_G2_IO2_Msk;
pub const TSC_IOCCR_G2_IO3_Pos: u32 = 6;
pub const TSC_IOCCR_G2_IO3_Msk: u32 = 0x1 << TSC_IOCCR_G2_IO3_Pos;
pub const TSC_IOCCR_G2_IO3: u32 = TSC_IOCCR_G2_IO3_Msk;
pub const TSC_IOCCR_G2_IO4_Pos: u32 = 7;
pub const TSC_IOCCR_G2_IO4_Msk: u32 = 0x1 << TSC_IOCCR_G2_IO4_Pos;
pub const TSC_IOCCR_G2_IO4: u32 = TSC_IOCCR_G2_IO4_Msk;
pub const TSC_IOCCR_G3_IO1_Pos: u32 = 8;
pub const TSC_IOCCR_G3_IO1_Msk: u32 = 0x1 << TSC_IOCCR_G3_IO1_Pos;
pub const TSC_IOCCR_G3_IO1: u32 = TSC_IOCCR_G3_IO1_Msk;
pub const TSC_IOCCR_G3_IO2_Pos: u32 = 9;
pub const TSC_IOCCR_G3_IO2_Msk: u32 = 0x1 << TSC_IOCCR_G3_IO2_Pos;
pub const TSC_IOCCR_G3_IO2: u32 = TSC_IOCCR_G3_IO2_Msk;
pub const TSC_IOCCR_G3_IO3_Pos: u32 = 10;
pub const TSC_IOCCR_G3_IO3_Msk: u32 = 0x1 << TSC_IOCCR_G3_IO3_Pos;
pub const TSC_IOCCR_G3_IO3: u32 = TSC_IOCCR_G3_IO3_Msk;
pub const TSC_IOCCR_G3_IO4_Pos: u32 = 11;
pub const TSC_IOCCR_G3_IO4_Msk: u32 = 0x1 << TSC_IOCCR_G3_IO4_Pos;
pub const TSC_IOCCR_G3_IO4: u32 = TSC_IOCCR_G3_IO4_Msk;
pub const TSC_IOCCR_G4_IO1_Pos: u32 = 12;
pub const TSC_IOCCR_G4_IO1_Msk: u32 = 0x1 << TSC_IOCCR_G4_IO1_Pos;
pub const TSC_IOCCR_G4_IO1: u32 = TSC_IOCCR_G4_IO1_Msk;
pub const TSC_IOCCR_G4_IO2_Pos: u32 = 13;
pub const TSC_IOCCR_G4_IO2_Msk: u32 = 0x1 << TSC_IOCCR_G4_IO2_Pos;
pub const TSC_IOCCR_G4_IO2: u32 = TSC_IOCCR_G4_IO2_Msk;
pub const TSC_IOCCR_G4_IO3_Pos: u32 = 14;
pub const TSC_IOCCR_G4_IO3_Msk: u32 = 0x1 << TSC_IOCCR_G4_IO3_Pos;
pub const TSC_IOCCR_G4_IO3: u32 = TSC_IOCCR_G4_IO3_Msk;
pub const TSC_IOCCR_G4_IO4_Pos: u32 = 15;
pub const TSC_IOCCR_G4_IO4_Msk: u32 = 0x1 << TSC_IOCCR_G4_IO4_Pos;
pub const TSC_IOCCR_G4_IO4: u32 = TSC_IOCCR_G4_IO4_Msk;
pub const TSC_IOCCR_G5_IO1_Pos: u32 = 16;
pub const TSC_IOCCR_G5_IO1_Msk: u32 = 0x1 << TSC_IOCCR_G5_IO1_Pos;
pub const TSC_IOCCR_G5_IO1: u32 = TSC_IOCCR_G5_IO1_Msk;
pub const TSC_IOCCR_G5_IO2_Pos: u32 = 17;
pub const TSC_IOCCR_G5_IO2_Msk: u32 = 0x1 << TSC_IOCCR_G5_IO2_Pos;
pub const TSC_IOCCR_G5_IO2: u32 = TSC_IOCCR_G5_IO2_Msk;
pub const TSC_IOCCR_G5_IO3_Pos: u32 = 18;
pub const TSC_IOCCR_G5_IO3_Msk: u32 = 0x1 << TSC_IOCCR_G5_IO3_Pos;
pub const TSC_IOCCR_G5_IO3: u32 = TSC_IOCCR_G5_IO3_Msk;
pub const TSC_IOCCR_G5_IO4_Pos: u32 = 19;
pub const TSC_IOCCR_G5_IO4_Msk: u32 = 0x1 << TSC_IOCCR_G5_IO4_Pos;
pub const TSC_IOCCR_G5_IO4: u32 = TSC_IOCCR_G5_IO4_Msk;
pub const TSC_IOCCR_G6_IO1_Pos: u32 = 20;
pub const TSC_IOCCR_G6_IO1_Msk: u32 = 0x1 << TSC_IOCCR_G6_IO1_Pos;
pub const TSC_IOCCR_G6_IO1: u32 = TSC_IOCCR_G6_IO1_Msk;
pub const TSC_IOCCR_G6_IO2_Pos: u32 = 21;
pub const TSC_IOCCR_G6_IO2_Msk: u32 = 0x1 << TSC_IOCCR_G6_IO2_Pos;
pub const TSC_IOCCR_G6_IO2: u32 = TSC_IOCCR_G6_IO2_Msk;
pub const TSC_IOCCR_G6_IO3_Pos: u32 = 22;
pub const TSC_IOCCR_G6_IO3_Msk: u32 = 0x1 << TSC_IOCCR_G6_IO3_Pos;
pub const TSC_IOCCR_G6_IO3: u32 = TSC_IOCCR_G6_IO3_Msk;
pub const TSC_IOCCR_G6_IO4_Pos: u32 = 23;
pub const TSC_IOCCR_G6_IO4_Msk: u32 = 0x1 << TSC_IOCCR_G6_IO4_Pos;
pub const TSC_IOCCR_G6_IO4: u32 = TSC_IOCCR_G6_IO4_Msk;
pub const TSC_IOCCR_G7_IO1_Pos: u32 = 24;
pub const TSC_IOCCR_G7_IO1_Msk: u32 = 0x1 << TSC_IOCCR_G7_IO1_Pos;
pub const TSC_IOCCR_G7_IO1: u32 = TSC_IOCCR_G7_IO1_Msk;
pub const TSC_IOCCR_G7_IO2_Pos: u32 = 25;
pub const TSC_IOCCR_G7_IO2_Msk: u32 = 0x1 << TSC_IOCCR_G7_IO2_Pos;
pub const TSC_IOCCR_G7_IO2: u32 = TSC_IOCCR_G7_IO2_Msk;
pub const TSC_IOCCR_G7_IO3_Pos: u32 = 26;
pub const TSC_IOCCR_G7_IO3_Msk: u32 = 0x1 << TSC_IOCCR_G7_IO3_Pos;
pub const TSC_IOCCR_G7_IO3: u32 = TSC_IOCCR_G7_IO3_Msk;
pub const TSC_IOCCR_G7_IO4_Pos: u32 = 27;
pub const TSC_IOCCR_G7_IO4_Msk: u32 = 0x1 << TSC_IOCCR_G7_IO4_Pos;
pub const TSC_IOCCR_G7_IO4: u32 = TSC_IOCCR_G7_IO4_Msk;
pub const TSC_IOCCR_G8_IO1_Pos: u32 = 28;
pub const TSC_IOCCR_G8_IO1_Msk: u32 = 0x1 << TSC_IOCCR_G8_IO1_Pos;
pub const TSC_IOCCR_G8_IO1: u32 = TSC_IOCCR_G8_IO1_Msk;
pub const TSC_IOCCR_G8_IO2_Pos: u32 = 29;
pub const TSC_IOCCR_G8_IO2_Msk: u32 = 0x1 << TSC_IOCCR_G8_IO2_Pos;
pub const TSC_IOCCR_G8_IO2: u32 = TSC_IOCCR_G8_IO2_Msk;
pub const TSC_IOCCR_G8_IO3_Pos: u32 = 30;
pub const TSC_IOCCR_G8_IO3_Msk: u32 = 0x1 << TSC_IOCCR_G8_IO3_Pos;
pub const TSC_IOCCR_G8_IO3: u32 = TSC_IOCCR_G8_IO3_Msk;
pub const TSC_IOCCR_G8_IO4_Pos: u32 = 31;
pub const TSC_IOCCR_G8_IO4_Msk: u32 = 0x1 << TSC_IOCCR_G8_IO4_Pos;
pub const TSC_IOCCR_G8_IO4: u32 = TSC_IOCCR_G8_IO4_Msk;
pub const TSC_IOGCSR_G1E_Pos: u32 = 0;
pub const TSC_IOGCSR_G1E_Msk: u32 = 0x1 << TSC_IOGCSR_G1E_Pos;
pub const TSC_IOGCSR_G1E: u32 = TSC_IOGCSR_G1E_Msk;
pub const TSC_IOGCSR_G2E_Pos: u32 = 1;
pub const TSC_IOGCSR_G2E_Msk: u32 = 0x1 << TSC_IOGCSR_G2E_Pos;
pub const TSC_IOGCSR_G2E: u32 = TSC_IOGCSR_G2E_Msk;
pub const TSC_IOGCSR_G3E_Pos: u32 = 2;
pub const TSC_IOGCSR_G3E_Msk: u32 = 0x1 << TSC_IOGCSR_G3E_Pos;
pub const TSC_IOGCSR_G3E: u32 = TSC_IOGCSR_G3E_Msk;
pub const TSC_IOGCSR_G4E_Pos: u32 = 3;
pub const TSC_IOGCSR_G4E_Msk: u32 = 0x1 << TSC_IOGCSR_G4E_Pos;
pub const TSC_IOGCSR_G4E: u32 = TSC_IOGCSR_G4E_Msk;
pub const TSC_IOGCSR_G5E_Pos: u32 = 4;
pub const TSC_IOGCSR_G5E_Msk: u32 = 0x1 << TSC_IOGCSR_G5E_Pos;
pub const TSC_IOGCSR_G5E: u32 = TSC_IOGCSR_G5E_Msk;
pub const TSC_IOGCSR_G6E_Pos: u32 = 5;
pub const TSC_IOGCSR_G6E_Msk: u32 = 0x1 << TSC_IOGCSR_G6E_Pos;
pub const TSC_IOGCSR_G6E: u32 = TSC_IOGCSR_G6E_Msk;
pub const TSC_IOGCSR_G7E_Pos: u32 = 6;
pub const TSC_IOGCSR_G7E_Msk: u32 = 0x1 << TSC_IOGCSR_G7E_Pos;
pub const TSC_IOGCSR_G7E: u32 = TSC_IOGCSR_G7E_Msk;
pub const TSC_IOGCSR_G8E_Pos: u32 = 7;
pub const TSC_IOGCSR_G8E_Msk: u32 = 0x1 << TSC_IOGCSR_G8E_Pos;
pub const TSC_IOGCSR_G8E: u32 = TSC_IOGCSR_G8E_Msk;
pub const TSC_IOGCSR_G1S_Pos: u32 = 16;
pub const TSC_IOGCSR_G1S_Msk: u32 = 0x1 << TSC_IOGCSR_G1S_Pos;
pub const TSC_IOGCSR_G1S: u32 = TSC_IOGCSR_G1S_Msk;
pub const TSC_IOGCSR_G2S_Pos: u32 = 17;
pub const TSC_IOGCSR_G2S_Msk: u32 = 0x1 << TSC_IOGCSR_G2S_Pos;
pub const TSC_IOGCSR_G2S: u32 = TSC_IOGCSR_G2S_Msk;
pub const TSC_IOGCSR_G3S_Pos: u32 = 18;
pub const TSC_IOGCSR_G3S_Msk: u32 = 0x1 << TSC_IOGCSR_G3S_Pos;
pub const TSC_IOGCSR_G3S: u32 = TSC_IOGCSR_G3S_Msk;
pub const TSC_IOGCSR_G4S_Pos: u32 = 19;
pub const TSC_IOGCSR_G4S_Msk: u32 = 0x1 << TSC_IOGCSR_G4S_Pos;
pub const TSC_IOGCSR_G4S: u32 = TSC_IOGCSR_G4S_Msk;
pub const TSC_IOGCSR_G5S_Pos: u32 = 20;
pub const TSC_IOGCSR_G5S_Msk: u32 = 0x1 << TSC_IOGCSR_G5S_Pos;
pub const TSC_IOGCSR_G5S: u32 = TSC_IOGCSR_G5S_Msk;
pub const TSC_IOGCSR_G6S_Pos: u32 = 21;
pub const TSC_IOGCSR_G6S_Msk: u32 = 0x1 << TSC_IOGCSR_G6S_Pos;
pub const TSC_IOGCSR_G6S: u32 = TSC_IOGCSR_G6S_Msk;
pub const TSC_IOGCSR_G7S_Pos: u32 = 22;
pub const TSC_IOGCSR_G7S_Msk: u32 = 0x1 << TSC_IOGCSR_G7S_Pos;
pub const TSC_IOGCSR_G7S: u32 = TSC_IOGCSR_G7S_Msk;
pub const TSC_IOGCSR_G8S_Pos: u32 = 23;
pub const TSC_IOGCSR_G8S_Msk: u32 = 0x1 << TSC_IOGCSR_G8S_Pos;
pub const TSC_IOGCSR_G8S: u32 = TSC_IOGCSR_G8S_Msk;
pub const TSC_IOGXCR_CNT_Pos: u32 = 0;
pub const TSC_IOGXCR_CNT_Msk: u32 = 0x3FFF << TSC_IOGXCR_CNT_Pos;
pub const TSC_IOGXCR_CNT: u32 = TSC_IOGXCR_CNT_Msk;
pub const SAI_GCR_SYNCIN_Pos: u32 = 0;
pub const SAI_GCR_SYNCIN_Msk: u32 = 0x3 << SAI_GCR_SYNCIN_Pos;
pub const SAI_GCR_SYNCIN: u32 = SAI_GCR_SYNCIN_Msk;
pub const SAI_GCR_SYNCIN_0: u32 = 0x1 << SAI_GCR_SYNCIN_Pos;
pub const SAI_GCR_SYNCIN_1: u32 = 0x2 << SAI_GCR_SYNCIN_Pos;
pub const SAI_GCR_SYNCOUT_Pos: u32 = 4;
pub const SAI_GCR_SYNCOUT_Msk: u32 = 0x3 << SAI_GCR_SYNCOUT_Pos;
pub const SAI_GCR_SYNCOUT: u32 = SAI_GCR_SYNCOUT_Msk;
pub const SAI_GCR_SYNCOUT_0: u32 = 0x1 << SAI_GCR_SYNCOUT_Pos;
pub const SAI_GCR_SYNCOUT_1: u32 = 0x2 << SAI_GCR_SYNCOUT_Pos;
pub const SAI_xCR1_MODE_Pos: u32 = 0;
pub const SAI_xCR1_MODE_Msk: u32 = 0x3 << SAI_xCR1_MODE_Pos;
pub const SAI_xCR1_MODE: u32 = SAI_xCR1_MODE_Msk;
pub const SAI_xCR1_MODE_0: u32 = 0x1 << SAI_xCR1_MODE_Pos;
pub const SAI_xCR1_MODE_1: u32 = 0x2 << SAI_xCR1_MODE_Pos;
pub const SAI_xCR1_PRTCFG_Pos: u32 = 2;
pub const SAI_xCR1_PRTCFG_Msk: u32 = 0x3 << SAI_xCR1_PRTCFG_Pos;
pub const SAI_xCR1_PRTCFG: u32 = SAI_xCR1_PRTCFG_Msk;
pub const SAI_xCR1_PRTCFG_0: u32 = 0x1 << SAI_xCR1_PRTCFG_Pos;
pub const SAI_xCR1_PRTCFG_1: u32 = 0x2 << SAI_xCR1_PRTCFG_Pos;
pub const SAI_xCR1_DS_Pos: u32 = 5;
pub const SAI_xCR1_DS_Msk: u32 = 0x7 << SAI_xCR1_DS_Pos;
pub const SAI_xCR1_DS: u32 = SAI_xCR1_DS_Msk;
pub const SAI_xCR1_DS_0: u32 = 0x1 << SAI_xCR1_DS_Pos;
pub const SAI_xCR1_DS_1: u32 = 0x2 << SAI_xCR1_DS_Pos;
pub const SAI_xCR1_DS_2: u32 = 0x4 << SAI_xCR1_DS_Pos;
pub const SAI_xCR1_LSBFIRST_Pos: u32 = 8;
pub const SAI_xCR1_LSBFIRST_Msk: u32 = 0x1 << SAI_xCR1_LSBFIRST_Pos;
pub const SAI_xCR1_LSBFIRST: u32 = SAI_xCR1_LSBFIRST_Msk;
pub const SAI_xCR1_CKSTR_Pos: u32 = 9;
pub const SAI_xCR1_CKSTR_Msk: u32 = 0x1 << SAI_xCR1_CKSTR_Pos;
pub const SAI_xCR1_CKSTR: u32 = SAI_xCR1_CKSTR_Msk;
pub const SAI_xCR1_SYNCEN_Pos: u32 = 10;
pub const SAI_xCR1_SYNCEN_Msk: u32 = 0x3 << SAI_xCR1_SYNCEN_Pos;
pub const SAI_xCR1_SYNCEN: u32 = SAI_xCR1_SYNCEN_Msk;
pub const SAI_xCR1_SYNCEN_0: u32 = 0x1 << SAI_xCR1_SYNCEN_Pos;
pub const SAI_xCR1_SYNCEN_1: u32 = 0x2 << SAI_xCR1_SYNCEN_Pos;
pub const SAI_xCR1_MONO_Pos: u32 = 12;
pub const SAI_xCR1_MONO_Msk: u32 = 0x1 << SAI_xCR1_MONO_Pos;
pub const SAI_xCR1_MONO: u32 = SAI_xCR1_MONO_Msk;
pub const SAI_xCR1_OUTDRIV_Pos: u32 = 13;
pub const SAI_xCR1_OUTDRIV_Msk: u32 = 0x1 << SAI_xCR1_OUTDRIV_Pos;
pub const SAI_xCR1_OUTDRIV: u32 = SAI_xCR1_OUTDRIV_Msk;
pub const SAI_xCR1_SAIEN_Pos: u32 = 16;
pub const SAI_xCR1_SAIEN_Msk: u32 = 0x1 << SAI_xCR1_SAIEN_Pos;
pub const SAI_xCR1_SAIEN: u32 = SAI_xCR1_SAIEN_Msk;
pub const SAI_xCR1_DMAEN_Pos: u32 = 17;
pub const SAI_xCR1_DMAEN_Msk: u32 = 0x1 << SAI_xCR1_DMAEN_Pos;
pub const SAI_xCR1_DMAEN: u32 = SAI_xCR1_DMAEN_Msk;
pub const SAI_xCR1_NODIV_Pos: u32 = 19;
pub const SAI_xCR1_NODIV_Msk: u32 = 0x1 << SAI_xCR1_NODIV_Pos;
pub const SAI_xCR1_NODIV: u32 = SAI_xCR1_NODIV_Msk;
pub const SAI_xCR1_MCKDIV_Pos: u32 = 20;
pub const SAI_xCR1_MCKDIV_Msk: u32 = 0x3F << SAI_xCR1_MCKDIV_Pos;
pub const SAI_xCR1_MCKDIV: u32 = SAI_xCR1_MCKDIV_Msk;
pub const SAI_xCR1_MCKDIV_0: u32 = 0x1 << SAI_xCR1_MCKDIV_Pos;
pub const SAI_xCR1_MCKDIV_1: u32 = 0x2 << SAI_xCR1_MCKDIV_Pos;
pub const SAI_xCR1_MCKDIV_2: u32 = 0x4 << SAI_xCR1_MCKDIV_Pos;
pub const SAI_xCR1_MCKDIV_3: u32 = 0x8 << SAI_xCR1_MCKDIV_Pos;
pub const SAI_xCR1_MCKDIV_4: u32 = 0x10 << SAI_xCR1_MCKDIV_Pos;
pub const SAI_xCR1_MCKDIV_5: u32 = 0x20 << SAI_xCR1_MCKDIV_Pos;
pub const SAI_xCR1_OSR_Pos: u32 = 26;
pub const SAI_xCR1_OSR_Msk: u32 = 0x1 << SAI_xCR1_OSR_Pos;
pub const SAI_xCR1_OSR: u32 = SAI_xCR1_OSR_Msk;
pub const SAI_xCR1_MCKEN_Pos: u32 = 27;
pub const SAI_xCR1_MCKEN_Msk: u32 = 0x1 << SAI_xCR1_MCKEN_Pos;
pub const SAI_xCR1_MCKEN: u32 = SAI_xCR1_MCKEN_Msk;
pub const SAI_xCR2_FTH_Pos: u32 = 0;
pub const SAI_xCR2_FTH_Msk: u32 = 0x7 << SAI_xCR2_FTH_Pos;
pub const SAI_xCR2_FTH: u32 = SAI_xCR2_FTH_Msk;
pub const SAI_xCR2_FTH_0: u32 = 0x1 << SAI_xCR2_FTH_Pos;
pub const SAI_xCR2_FTH_1: u32 = 0x2 << SAI_xCR2_FTH_Pos;
pub const SAI_xCR2_FTH_2: u32 = 0x4 << SAI_xCR2_FTH_Pos;
pub const SAI_xCR2_FFLUSH_Pos: u32 = 3;
pub const SAI_xCR2_FFLUSH_Msk: u32 = 0x1 << SAI_xCR2_FFLUSH_Pos;
pub const SAI_xCR2_FFLUSH: u32 = SAI_xCR2_FFLUSH_Msk;
pub const SAI_xCR2_TRIS_Pos: u32 = 4;
pub const SAI_xCR2_TRIS_Msk: u32 = 0x1 << SAI_xCR2_TRIS_Pos;
pub const SAI_xCR2_TRIS: u32 = SAI_xCR2_TRIS_Msk;
pub const SAI_xCR2_MUTE_Pos: u32 = 5;
pub const SAI_xCR2_MUTE_Msk: u32 = 0x1 << SAI_xCR2_MUTE_Pos;
pub const SAI_xCR2_MUTE: u32 = SAI_xCR2_MUTE_Msk;
pub const SAI_xCR2_MUTEVAL_Pos: u32 = 6;
pub const SAI_xCR2_MUTEVAL_Msk: u32 = 0x1 << SAI_xCR2_MUTEVAL_Pos;
pub const SAI_xCR2_MUTEVAL: u32 = SAI_xCR2_MUTEVAL_Msk;
pub const SAI_xCR2_MUTECNT_Pos: u32 = 7;
pub const SAI_xCR2_MUTECNT_Msk: u32 = 0x3F << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT: u32 = SAI_xCR2_MUTECNT_Msk;
pub const SAI_xCR2_MUTECNT_0: u32 = 0x01 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT_1: u32 = 0x02 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT_2: u32 = 0x04 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT_3: u32 = 0x08 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT_4: u32 = 0x10 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT_5: u32 = 0x20 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_CPL_Pos: u32 = 13;
pub const SAI_xCR2_CPL_Msk: u32 = 0x1 << SAI_xCR2_CPL_Pos;
pub const SAI_xCR2_CPL: u32 = SAI_xCR2_CPL_Msk;
pub const SAI_xCR2_COMP_Pos: u32 = 14;
pub const SAI_xCR2_COMP_Msk: u32 = 0x3 << SAI_xCR2_COMP_Pos;
pub const SAI_xCR2_COMP: u32 = SAI_xCR2_COMP_Msk;
pub const SAI_xCR2_COMP_0: u32 = 0x1 << SAI_xCR2_COMP_Pos;
pub const SAI_xCR2_COMP_1: u32 = 0x2 << SAI_xCR2_COMP_Pos;
pub const SAI_xFRCR_FRL_Pos: u32 = 0;
pub const SAI_xFRCR_FRL_Msk: u32 = 0xFF << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL: u32 = SAI_xFRCR_FRL_Msk;
pub const SAI_xFRCR_FRL_0: u32 = 0x01 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_1: u32 = 0x02 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_2: u32 = 0x04 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_3: u32 = 0x08 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_4: u32 = 0x10 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_5: u32 = 0x20 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_6: u32 = 0x40 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_7: u32 = 0x80 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FSALL_Pos: u32 = 8;
pub const SAI_xFRCR_FSALL_Msk: u32 = 0x7F << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL: u32 = SAI_xFRCR_FSALL_Msk;
pub const SAI_xFRCR_FSALL_0: u32 = 0x01 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_1: u32 = 0x02 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_2: u32 = 0x04 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_3: u32 = 0x08 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_4: u32 = 0x10 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_5: u32 = 0x20 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_6: u32 = 0x40 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSDEF_Pos: u32 = 16;
pub const SAI_xFRCR_FSDEF_Msk: u32 = 0x1 << SAI_xFRCR_FSDEF_Pos;
pub const SAI_xFRCR_FSDEF: u32 = SAI_xFRCR_FSDEF_Msk;
pub const SAI_xFRCR_FSPOL_Pos: u32 = 17;
pub const SAI_xFRCR_FSPOL_Msk: u32 = 0x1 << SAI_xFRCR_FSPOL_Pos;
pub const SAI_xFRCR_FSPOL: u32 = SAI_xFRCR_FSPOL_Msk;
pub const SAI_xFRCR_FSOFF_Pos: u32 = 18;
pub const SAI_xFRCR_FSOFF_Msk: u32 = 0x1 << SAI_xFRCR_FSOFF_Pos;
pub const SAI_xFRCR_FSOFF: u32 = SAI_xFRCR_FSOFF_Msk;
pub const SAI_xSLOTR_FBOFF_Pos: u32 = 0;
pub const SAI_xSLOTR_FBOFF_Msk: u32 = 0x1F << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_FBOFF: u32 = SAI_xSLOTR_FBOFF_Msk;
pub const SAI_xSLOTR_FBOFF_0: u32 = 0x01 << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_FBOFF_1: u32 = 0x02 << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_FBOFF_2: u32 = 0x04 << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_FBOFF_3: u32 = 0x08 << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_FBOFF_4: u32 = 0x10 << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_SLOTSZ_Pos: u32 = 6;
pub const SAI_xSLOTR_SLOTSZ_Msk: u32 = 0x3 << SAI_xSLOTR_SLOTSZ_Pos;
pub const SAI_xSLOTR_SLOTSZ: u32 = SAI_xSLOTR_SLOTSZ_Msk;
pub const SAI_xSLOTR_SLOTSZ_0: u32 = 0x1 << SAI_xSLOTR_SLOTSZ_Pos;
pub const SAI_xSLOTR_SLOTSZ_1: u32 = 0x2 << SAI_xSLOTR_SLOTSZ_Pos;
pub const SAI_xSLOTR_NBSLOT_Pos: u32 = 8;
pub const SAI_xSLOTR_NBSLOT_Msk: u32 = 0xF << SAI_xSLOTR_NBSLOT_Pos;
pub const SAI_xSLOTR_NBSLOT: u32 = SAI_xSLOTR_NBSLOT_Msk;
pub const SAI_xSLOTR_NBSLOT_0: u32 = 0x1 << SAI_xSLOTR_NBSLOT_Pos;
pub const SAI_xSLOTR_NBSLOT_1: u32 = 0x2 << SAI_xSLOTR_NBSLOT_Pos;
pub const SAI_xSLOTR_NBSLOT_2: u32 = 0x4 << SAI_xSLOTR_NBSLOT_Pos;
pub const SAI_xSLOTR_NBSLOT_3: u32 = 0x8 << SAI_xSLOTR_NBSLOT_Pos;
pub const SAI_xSLOTR_SLOTEN_Pos: u32 = 16;
pub const SAI_xSLOTR_SLOTEN_Msk: u32 = 0xFFFF << SAI_xSLOTR_SLOTEN_Pos;
pub const SAI_xSLOTR_SLOTEN: u32 = SAI_xSLOTR_SLOTEN_Msk;
pub const SAI_xIMR_OVRUDRIE_Pos: u32 = 0;
pub const SAI_xIMR_OVRUDRIE_Msk: u32 = 0x1 << SAI_xIMR_OVRUDRIE_Pos;
pub const SAI_xIMR_OVRUDRIE: u32 = SAI_xIMR_OVRUDRIE_Msk;
pub const SAI_xIMR_MUTEDETIE_Pos: u32 = 1;
pub const SAI_xIMR_MUTEDETIE_Msk: u32 = 0x1 << SAI_xIMR_MUTEDETIE_Pos;
pub const SAI_xIMR_MUTEDETIE: u32 = SAI_xIMR_MUTEDETIE_Msk;
pub const SAI_xIMR_WCKCFGIE_Pos: u32 = 2;
pub const SAI_xIMR_WCKCFGIE_Msk: u32 = 0x1 << SAI_xIMR_WCKCFGIE_Pos;
pub const SAI_xIMR_WCKCFGIE: u32 = SAI_xIMR_WCKCFGIE_Msk;
pub const SAI_xIMR_FREQIE_Pos: u32 = 3;
pub const SAI_xIMR_FREQIE_Msk: u32 = 0x1 << SAI_xIMR_FREQIE_Pos;
pub const SAI_xIMR_FREQIE: u32 = SAI_xIMR_FREQIE_Msk;
pub const SAI_xIMR_CNRDYIE_Pos: u32 = 4;
pub const SAI_xIMR_CNRDYIE_Msk: u32 = 0x1 << SAI_xIMR_CNRDYIE_Pos;
pub const SAI_xIMR_CNRDYIE: u32 = SAI_xIMR_CNRDYIE_Msk;
pub const SAI_xIMR_AFSDETIE_Pos: u32 = 5;
pub const SAI_xIMR_AFSDETIE_Msk: u32 = 0x1 << SAI_xIMR_AFSDETIE_Pos;
pub const SAI_xIMR_AFSDETIE: u32 = SAI_xIMR_AFSDETIE_Msk;
pub const SAI_xIMR_LFSDETIE_Pos: u32 = 6;
pub const SAI_xIMR_LFSDETIE_Msk: u32 = 0x1 << SAI_xIMR_LFSDETIE_Pos;
pub const SAI_xIMR_LFSDETIE: u32 = SAI_xIMR_LFSDETIE_Msk;
pub const SAI_xSR_OVRUDR_Pos: u32 = 0;
pub const SAI_xSR_OVRUDR_Msk: u32 = 0x1 << SAI_xSR_OVRUDR_Pos;
pub const SAI_xSR_OVRUDR: u32 = SAI_xSR_OVRUDR_Msk;
pub const SAI_xSR_MUTEDET_Pos: u32 = 1;
pub const SAI_xSR_MUTEDET_Msk: u32 = 0x1 << SAI_xSR_MUTEDET_Pos;
pub const SAI_xSR_MUTEDET: u32 = SAI_xSR_MUTEDET_Msk;
pub const SAI_xSR_WCKCFG_Pos: u32 = 2;
pub const SAI_xSR_WCKCFG_Msk: u32 = 0x1 << SAI_xSR_WCKCFG_Pos;
pub const SAI_xSR_WCKCFG: u32 = SAI_xSR_WCKCFG_Msk;
pub const SAI_xSR_FREQ_Pos: u32 = 3;
pub const SAI_xSR_FREQ_Msk: u32 = 0x1 << SAI_xSR_FREQ_Pos;
pub const SAI_xSR_FREQ: u32 = SAI_xSR_FREQ_Msk;
pub const SAI_xSR_CNRDY_Pos: u32 = 4;
pub const SAI_xSR_CNRDY_Msk: u32 = 0x1 << SAI_xSR_CNRDY_Pos;
pub const SAI_xSR_CNRDY: u32 = SAI_xSR_CNRDY_Msk;
pub const SAI_xSR_AFSDET_Pos: u32 = 5;
pub const SAI_xSR_AFSDET_Msk: u32 = 0x1 << SAI_xSR_AFSDET_Pos;
pub const SAI_xSR_AFSDET: u32 = SAI_xSR_AFSDET_Msk;
pub const SAI_xSR_LFSDET_Pos: u32 = 6;
pub const SAI_xSR_LFSDET_Msk: u32 = 0x1 << SAI_xSR_LFSDET_Pos;
pub const SAI_xSR_LFSDET: u32 = SAI_xSR_LFSDET_Msk;
pub const SAI_xSR_FLVL_Pos: u32 = 16;
pub const SAI_xSR_FLVL_Msk: u32 = 0x7 << SAI_xSR_FLVL_Pos;
pub const SAI_xSR_FLVL: u32 = SAI_xSR_FLVL_Msk;
pub const SAI_xSR_FLVL_0: u32 = 0x1 << SAI_xSR_FLVL_Pos;
pub const SAI_xSR_FLVL_1: u32 = 0x2 << SAI_xSR_FLVL_Pos;
pub const SAI_xSR_FLVL_2: u32 = 0x4 << SAI_xSR_FLVL_Pos;
pub const SAI_xCLRFR_COVRUDR_Pos: u32 = 0;
pub const SAI_xCLRFR_COVRUDR_Msk: u32 = 0x1 << SAI_xCLRFR_COVRUDR_Pos;
pub const SAI_xCLRFR_COVRUDR: u32 = SAI_xCLRFR_COVRUDR_Msk;
pub const SAI_xCLRFR_CMUTEDET_Pos: u32 = 1;
pub const SAI_xCLRFR_CMUTEDET_Msk: u32 = 0x1 << SAI_xCLRFR_CMUTEDET_Pos;
pub const SAI_xCLRFR_CMUTEDET: u32 = SAI_xCLRFR_CMUTEDET_Msk;
pub const SAI_xCLRFR_CWCKCFG_Pos: u32 = 2;
pub const SAI_xCLRFR_CWCKCFG_Msk: u32 = 0x1 << SAI_xCLRFR_CWCKCFG_Pos;
pub const SAI_xCLRFR_CWCKCFG: u32 = SAI_xCLRFR_CWCKCFG_Msk;
pub const SAI_xCLRFR_CFREQ_Pos: u32 = 3;
pub const SAI_xCLRFR_CFREQ_Msk: u32 = 0x1 << SAI_xCLRFR_CFREQ_Pos;
pub const SAI_xCLRFR_CFREQ: u32 = SAI_xCLRFR_CFREQ_Msk;
pub const SAI_xCLRFR_CCNRDY_Pos: u32 = 4;
pub const SAI_xCLRFR_CCNRDY_Msk: u32 = 0x1 << SAI_xCLRFR_CCNRDY_Pos;
pub const SAI_xCLRFR_CCNRDY: u32 = SAI_xCLRFR_CCNRDY_Msk;
pub const SAI_xCLRFR_CAFSDET_Pos: u32 = 5;
pub const SAI_xCLRFR_CAFSDET_Msk: u32 = 0x1 << SAI_xCLRFR_CAFSDET_Pos;
pub const SAI_xCLRFR_CAFSDET: u32 = SAI_xCLRFR_CAFSDET_Msk;
pub const SAI_xCLRFR_CLFSDET_Pos: u32 = 6;
pub const SAI_xCLRFR_CLFSDET_Msk: u32 = 0x1 << SAI_xCLRFR_CLFSDET_Pos;
pub const SAI_xCLRFR_CLFSDET: u32 = SAI_xCLRFR_CLFSDET_Msk;
pub const SAI_xDR_DATA_Pos: u32 = 0;
pub const SAI_xDR_DATA_Msk: u32 = 0xFFFFFFFF << SAI_xDR_DATA_Pos;
pub const SAI_xDR_DATA: u32 = SAI_xDR_DATA_Msk;
pub const SAI_PDMCR_PDMEN_Pos: u32 = 0;
pub const SAI_PDMCR_PDMEN_Msk: u32 = 0x1 << SAI_PDMCR_PDMEN_Pos;
pub const SAI_PDMCR_PDMEN: u32 = SAI_PDMCR_PDMEN_Msk;
pub const SAI_PDMCR_MICNBR_Pos: u32 = 4;
pub const SAI_PDMCR_MICNBR_Msk: u32 = 0x3 << SAI_PDMCR_MICNBR_Pos;
pub const SAI_PDMCR_MICNBR: u32 = SAI_PDMCR_MICNBR_Msk;
pub const SAI_PDMCR_MICNBR_0: u32 = 0x1 << SAI_PDMCR_MICNBR_Pos;
pub const SAI_PDMCR_MICNBR_1: u32 = 0x2 << SAI_PDMCR_MICNBR_Pos;
pub const SAI_PDMCR_CKEN1_Pos: u32 = 8;
pub const SAI_PDMCR_CKEN1_Msk: u32 = 0x1 << SAI_PDMCR_CKEN1_Pos;
pub const SAI_PDMCR_CKEN1: u32 = SAI_PDMCR_CKEN1_Msk;
pub const SAI_PDMCR_CKEN2_Pos: u32 = 9;
pub const SAI_PDMCR_CKEN2_Msk: u32 = 0x1 << SAI_PDMCR_CKEN2_Pos;
pub const SAI_PDMCR_CKEN2: u32 = SAI_PDMCR_CKEN2_Msk;
pub const SAI_PDMCR_CKEN3_Pos: u32 = 10;
pub const SAI_PDMCR_CKEN3_Msk: u32 = 0x1 << SAI_PDMCR_CKEN3_Pos;
pub const SAI_PDMCR_CKEN3: u32 = SAI_PDMCR_CKEN3_Msk;
pub const SAI_PDMCR_CKEN4_Pos: u32 = 11;
pub const SAI_PDMCR_CKEN4_Msk: u32 = 0x1 << SAI_PDMCR_CKEN4_Pos;
pub const SAI_PDMCR_CKEN4: u32 = SAI_PDMCR_CKEN4_Msk;
pub const SAI_PDMDLY_DLYM1L_Pos: u32 = 0;
pub const SAI_PDMDLY_DLYM1L_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM1L_Pos;
pub const SAI_PDMDLY_DLYM1L: u32 = SAI_PDMDLY_DLYM1L_Msk;
pub const SAI_PDMDLY_DLYM1L_0: u32 = 0x1 << SAI_PDMDLY_DLYM1L_Pos;
pub const SAI_PDMDLY_DLYM1L_1: u32 = 0x2 << SAI_PDMDLY_DLYM1L_Pos;
pub const SAI_PDMDLY_DLYM1L_2: u32 = 0x4 << SAI_PDMDLY_DLYM1L_Pos;
pub const SAI_PDMDLY_DLYM1R_Pos: u32 = 4;
pub const SAI_PDMDLY_DLYM1R_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM1R_Pos;
pub const SAI_PDMDLY_DLYM1R: u32 = SAI_PDMDLY_DLYM1R_Msk;
pub const SAI_PDMDLY_DLYM1R_0: u32 = 0x1 << SAI_PDMDLY_DLYM1R_Pos;
pub const SAI_PDMDLY_DLYM1R_1: u32 = 0x2 << SAI_PDMDLY_DLYM1R_Pos;
pub const SAI_PDMDLY_DLYM1R_2: u32 = 0x4 << SAI_PDMDLY_DLYM1R_Pos;
pub const SAI_PDMDLY_DLYM2L_Pos: u32 = 8;
pub const SAI_PDMDLY_DLYM2L_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM2L_Pos;
pub const SAI_PDMDLY_DLYM2L: u32 = SAI_PDMDLY_DLYM2L_Msk;
pub const SAI_PDMDLY_DLYM2L_0: u32 = 0x1 << SAI_PDMDLY_DLYM2L_Pos;
pub const SAI_PDMDLY_DLYM2L_1: u32 = 0x2 << SAI_PDMDLY_DLYM2L_Pos;
pub const SAI_PDMDLY_DLYM2L_2: u32 = 0x4 << SAI_PDMDLY_DLYM2L_Pos;
pub const SAI_PDMDLY_DLYM2R_Pos: u32 = 12;
pub const SAI_PDMDLY_DLYM2R_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM2R_Pos;
pub const SAI_PDMDLY_DLYM2R: u32 = SAI_PDMDLY_DLYM2R_Msk;
pub const SAI_PDMDLY_DLYM2R_0: u32 = 0x1 << SAI_PDMDLY_DLYM2R_Pos;
pub const SAI_PDMDLY_DLYM2R_1: u32 = 0x2 << SAI_PDMDLY_DLYM2R_Pos;
pub const SAI_PDMDLY_DLYM2R_2: u32 = 0x4 << SAI_PDMDLY_DLYM2R_Pos;
pub const SAI_PDMDLY_DLYM3L_Pos: u32 = 16;
pub const SAI_PDMDLY_DLYM3L_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM3L_Pos;
pub const SAI_PDMDLY_DLYM3L: u32 = SAI_PDMDLY_DLYM3L_Msk;
pub const SAI_PDMDLY_DLYM3L_0: u32 = 0x1 << SAI_PDMDLY_DLYM3L_Pos;
pub const SAI_PDMDLY_DLYM3L_1: u32 = 0x2 << SAI_PDMDLY_DLYM3L_Pos;
pub const SAI_PDMDLY_DLYM3L_2: u32 = 0x4 << SAI_PDMDLY_DLYM3L_Pos;
pub const SAI_PDMDLY_DLYM3R_Pos: u32 = 20;
pub const SAI_PDMDLY_DLYM3R_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM3R_Pos;
pub const SAI_PDMDLY_DLYM3R: u32 = SAI_PDMDLY_DLYM3R_Msk;
pub const SAI_PDMDLY_DLYM3R_0: u32 = 0x1 << SAI_PDMDLY_DLYM3R_Pos;
pub const SAI_PDMDLY_DLYM3R_1: u32 = 0x2 << SAI_PDMDLY_DLYM3R_Pos;
pub const SAI_PDMDLY_DLYM3R_2: u32 = 0x4 << SAI_PDMDLY_DLYM3R_Pos;
pub const SAI_PDMDLY_DLYM4L_Pos: u32 = 24;
pub const SAI_PDMDLY_DLYM4L_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM4L_Pos;
pub const SAI_PDMDLY_DLYM4L: u32 = SAI_PDMDLY_DLYM4L_Msk;
pub const SAI_PDMDLY_DLYM4L_0: u32 = 0x1 << SAI_PDMDLY_DLYM4L_Pos;
pub const SAI_PDMDLY_DLYM4L_1: u32 = 0x2 << SAI_PDMDLY_DLYM4L_Pos;
pub const SAI_PDMDLY_DLYM4L_2: u32 = 0x4 << SAI_PDMDLY_DLYM4L_Pos;
pub const SAI_PDMDLY_DLYM4R_Pos: u32 = 28;
pub const SAI_PDMDLY_DLYM4R_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM4R_Pos;
pub const SAI_PDMDLY_DLYM4R: u32 = SAI_PDMDLY_DLYM4R_Msk;
pub const SAI_PDMDLY_DLYM4R_0: u32 = 0x1 << SAI_PDMDLY_DLYM4R_Pos;
pub const SAI_PDMDLY_DLYM4R_1: u32 = 0x2 << SAI_PDMDLY_DLYM4R_Pos;
pub const SAI_PDMDLY_DLYM4R_2: u32 = 0x4 << SAI_PDMDLY_DLYM4R_Pos;
pub const SYSCFG_SECCFGR_SYSCFGSEC_Pos: u32 = 0;
pub const SYSCFG_SECCFGR_SYSCFGSEC_Msk: u32 = 0x1 << SYSCFG_SECCFGR_SYSCFGSEC_Pos;
pub const SYSCFG_SECCFGR_SYSCFGSEC: u32 = SYSCFG_SECCFGR_SYSCFGSEC_Msk;
pub const SYSCFG_SECCFGR_CLASSBSEC_Pos: u32 = 1;
pub const SYSCFG_SECCFGR_CLASSBSEC_Msk: u32 = 0x1 << SYSCFG_SECCFGR_CLASSBSEC_Pos;
pub const SYSCFG_SECCFGR_CLASSBSEC: u32 = SYSCFG_SECCFGR_CLASSBSEC_Msk;
pub const SYSCFG_SECCFGR_SRAM2SEC_Pos: u32 = 2;
pub const SYSCFG_SECCFGR_SRAM2SEC_Msk: u32 = 0x1 << SYSCFG_SECCFGR_SRAM2SEC_Pos;
pub const SYSCFG_SECCFGR_SRAM2SEC: u32 = SYSCFG_SECCFGR_SRAM2SEC_Msk;
pub const SYSCFG_SECCFGR_FPUSEC_Pos: u32 = 3;
pub const SYSCFG_SECCFGR_FPUSEC_Msk: u32 = 0x1 << SYSCFG_SECCFGR_FPUSEC_Pos;
pub const SYSCFG_SECCFGR_FPUSEC: u32 = SYSCFG_SECCFGR_FPUSEC_Msk;
pub const SYSCFG_CFGR1_BOOSTEN_Pos: u32 = 8;
pub const SYSCFG_CFGR1_BOOSTEN_Msk: u32 = 0x1 << SYSCFG_CFGR1_BOOSTEN_Pos;
pub const SYSCFG_CFGR1_BOOSTEN: u32 = SYSCFG_CFGR1_BOOSTEN_Msk;
pub const SYSCFG_CFGR1_ANASWVDD_Pos: u32 = 9;
pub const SYSCFG_CFGR1_ANASWVDD_Msk: u32 = 0x1 << SYSCFG_CFGR1_ANASWVDD_Pos;
pub const SYSCFG_CFGR1_ANASWVDD: u32 = SYSCFG_CFGR1_ANASWVDD_Msk;
pub const SYSCFG_CFGR1_I2C_PB6_FMP_Pos: u32 = 16;
pub const SYSCFG_CFGR1_I2C_PB6_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C_PB6_FMP_Pos;
pub const SYSCFG_CFGR1_I2C_PB6_FMP: u32 = SYSCFG_CFGR1_I2C_PB6_FMP_Msk;
pub const SYSCFG_CFGR1_I2C_PB7_FMP_Pos: u32 = 17;
pub const SYSCFG_CFGR1_I2C_PB7_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C_PB7_FMP_Pos;
pub const SYSCFG_CFGR1_I2C_PB7_FMP: u32 = SYSCFG_CFGR1_I2C_PB7_FMP_Msk;
pub const SYSCFG_CFGR1_I2C_PB8_FMP_Pos: u32 = 18;
pub const SYSCFG_CFGR1_I2C_PB8_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C_PB8_FMP_Pos;
pub const SYSCFG_CFGR1_I2C_PB8_FMP: u32 = SYSCFG_CFGR1_I2C_PB8_FMP_Msk;
pub const SYSCFG_CFGR1_I2C_PB9_FMP_Pos: u32 = 19;
pub const SYSCFG_CFGR1_I2C_PB9_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C_PB9_FMP_Pos;
pub const SYSCFG_CFGR1_I2C_PB9_FMP: u32 = SYSCFG_CFGR1_I2C_PB9_FMP_Msk;
pub const SYSCFG_CFGR1_I2C1_FMP_Pos: u32 = 20;
pub const SYSCFG_CFGR1_I2C1_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C1_FMP_Pos;
pub const SYSCFG_CFGR1_I2C1_FMP: u32 = SYSCFG_CFGR1_I2C1_FMP_Msk;
pub const SYSCFG_CFGR1_I2C2_FMP_Pos: u32 = 21;
pub const SYSCFG_CFGR1_I2C2_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C2_FMP_Pos;
pub const SYSCFG_CFGR1_I2C2_FMP: u32 = SYSCFG_CFGR1_I2C2_FMP_Msk;
pub const SYSCFG_CFGR1_I2C3_FMP_Pos: u32 = 22;
pub const SYSCFG_CFGR1_I2C3_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C3_FMP_Pos;
pub const SYSCFG_CFGR1_I2C3_FMP: u32 = SYSCFG_CFGR1_I2C3_FMP_Msk;
pub const SYSCFG_CFGR1_I2C4_FMP_Pos: u32 = 23;
pub const SYSCFG_CFGR1_I2C4_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C4_FMP_Pos;
pub const SYSCFG_CFGR1_I2C4_FMP: u32 = SYSCFG_CFGR1_I2C4_FMP_Msk;
pub const SYSCFG_FPUIMR_FPU_IE_Pos: u32 = 0;
pub const SYSCFG_FPUIMR_FPU_IE_Msk: u32 = 0x3F << SYSCFG_FPUIMR_FPU_IE_Pos;
pub const SYSCFG_FPUIMR_FPU_IE: u32 = SYSCFG_FPUIMR_FPU_IE_Msk;
pub const SYSCFG_FPUIMR_FPU_IE_0_Pos: u32 = 0;
pub const SYSCFG_FPUIMR_FPU_IE_0_Msk: u32 = 0x1 << SYSCFG_FPUIMR_FPU_IE_0_Pos;
pub const SYSCFG_FPUIMR_FPU_IE_0: u32 = SYSCFG_FPUIMR_FPU_IE_0_Msk;
pub const SYSCFG_FPUIMR_FPU_IE_1_Pos: u32 = 1;
pub const SYSCFG_FPUIMR_FPU_IE_1_Msk: u32 = 0x1 << SYSCFG_FPUIMR_FPU_IE_1_Pos;
pub const SYSCFG_FPUIMR_FPU_IE_1: u32 = SYSCFG_FPUIMR_FPU_IE_1_Msk;
pub const SYSCFG_FPUIMR_FPU_IE_2_Pos: u32 = 2;
pub const SYSCFG_FPUIMR_FPU_IE_2_Msk: u32 = 0x1 << SYSCFG_FPUIMR_FPU_IE_2_Pos;
pub const SYSCFG_FPUIMR_FPU_IE_2: u32 = SYSCFG_FPUIMR_FPU_IE_2_Msk;
pub const SYSCFG_FPUIMR_FPU_IE_3_Pos: u32 = 3;
pub const SYSCFG_FPUIMR_FPU_IE_3_Msk: u32 = 0x1 << SYSCFG_FPUIMR_FPU_IE_3_Pos;
pub const SYSCFG_FPUIMR_FPU_IE_3: u32 = SYSCFG_FPUIMR_FPU_IE_3_Msk;
pub const SYSCFG_FPUIMR_FPU_IE_4_Pos: u32 = 4;
pub const SYSCFG_FPUIMR_FPU_IE_4_Msk: u32 = 0x1 << SYSCFG_FPUIMR_FPU_IE_4_Pos;
pub const SYSCFG_FPUIMR_FPU_IE_4: u32 = SYSCFG_FPUIMR_FPU_IE_4_Msk;
pub const SYSCFG_FPUIMR_FPU_IE_5_Pos: u32 = 5;
pub const SYSCFG_FPUIMR_FPU_IE_5_Msk: u32 = 0x1 << SYSCFG_FPUIMR_FPU_IE_5_Pos;
pub const SYSCFG_FPUIMR_FPU_IE_5: u32 = SYSCFG_FPUIMR_FPU_IE_5_Msk;
pub const SYSCFG_CNSLCKR_LOCKNSVTOR_Pos: u32 = 0;
pub const SYSCFG_CNSLCKR_LOCKNSVTOR_Msk: u32 = 0x1 << SYSCFG_CNSLCKR_LOCKNSVTOR_Pos;
pub const SYSCFG_CNSLCKR_LOCKNSVTOR: u32 = SYSCFG_CNSLCKR_LOCKNSVTOR_Msk;
pub const SYSCFG_CNSLCKR_LOCKNSMPU_Pos: u32 = 1;
pub const SYSCFG_CNSLCKR_LOCKNSMPU_Msk: u32 = 0x1 << SYSCFG_CNSLCKR_LOCKNSMPU_Pos;
pub const SYSCFG_CNSLCKR_LOCKNSMPU: u32 = SYSCFG_CNSLCKR_LOCKNSMPU_Msk;
pub const SYSCFG_CSLCKR_LOCKSVTAIRCR_Pos: u32 = 0;
pub const SYSCFG_CSLCKR_LOCKSVTAIRCR_Msk: u32 = 0x1 << SYSCFG_CSLCKR_LOCKSVTAIRCR_Pos;
pub const SYSCFG_CSLCKR_LOCKSVTAIRCR: u32 = SYSCFG_CSLCKR_LOCKSVTAIRCR_Msk;
pub const SYSCFG_CSLCKR_LOCKSMPU_Pos: u32 = 1;
pub const SYSCFG_CSLCKR_LOCKSMPU_Msk: u32 = 0x1 << SYSCFG_CSLCKR_LOCKSMPU_Pos;
pub const SYSCFG_CSLCKR_LOCKSMPU: u32 = SYSCFG_CSLCKR_LOCKSMPU_Msk;
pub const SYSCFG_CSLCKR_LOCKSAU_Pos: u32 = 2;
pub const SYSCFG_CSLCKR_LOCKSAU_Msk: u32 = 0x1 << SYSCFG_CSLCKR_LOCKSAU_Pos;
pub const SYSCFG_CSLCKR_LOCKSAU: u32 = SYSCFG_CSLCKR_LOCKSAU_Msk;
pub const SYSCFG_CFGR2_CLL_Pos: u32 = 0;
pub const SYSCFG_CFGR2_CLL_Msk: u32 = 0x1 << SYSCFG_CFGR2_CLL_Pos;
pub const SYSCFG_CFGR2_CLL: u32 = SYSCFG_CFGR2_CLL_Msk;
pub const SYSCFG_CFGR2_SPL_Pos: u32 = 1;
pub const SYSCFG_CFGR2_SPL_Msk: u32 = 0x1 << SYSCFG_CFGR2_SPL_Pos;
pub const SYSCFG_CFGR2_SPL: u32 = SYSCFG_CFGR2_SPL_Msk;
pub const SYSCFG_CFGR2_PVDL_Pos: u32 = 2;
pub const SYSCFG_CFGR2_PVDL_Msk: u32 = 0x1 << SYSCFG_CFGR2_PVDL_Pos;
pub const SYSCFG_CFGR2_PVDL: u32 = SYSCFG_CFGR2_PVDL_Msk;
pub const SYSCFG_CFGR2_ECCL_Pos: u32 = 3;
pub const SYSCFG_CFGR2_ECCL_Msk: u32 = 0x1 << SYSCFG_CFGR2_ECCL_Pos;
pub const SYSCFG_CFGR2_ECCL: u32 = SYSCFG_CFGR2_ECCL_Msk;
pub const SYSCFG_CFGR2_SPF_Pos: u32 = 8;
pub const SYSCFG_CFGR2_SPF_Msk: u32 = 0x1 << SYSCFG_CFGR2_SPF_Pos;
pub const SYSCFG_CFGR2_SPF: u32 = SYSCFG_CFGR2_SPF_Msk;
pub const SYSCFG_SCSR_SRAM2ER_Pos: u32 = 0;
pub const SYSCFG_SCSR_SRAM2ER_Msk: u32 = 0x1 << SYSCFG_SCSR_SRAM2ER_Pos;
pub const SYSCFG_SCSR_SRAM2ER: u32 = SYSCFG_SCSR_SRAM2ER_Msk;
pub const SYSCFG_SCSR_SRAM2BSY_Pos: u32 = 1;
pub const SYSCFG_SCSR_SRAM2BSY_Msk: u32 = 0x1 << SYSCFG_SCSR_SRAM2BSY_Pos;
pub const SYSCFG_SCSR_SRAM2BSY: u32 = SYSCFG_SCSR_SRAM2BSY_Msk;
pub const SYSCFG_SKR_KEY_Pos: u32 = 0;
pub const SYSCFG_SKR_KEY_Msk: u32 = 0xFF << SYSCFG_SKR_KEY_Pos;
pub const SYSCFG_SKR_KEY: u32 = SYSCFG_SKR_KEY_Msk;
pub const SYSCFG_SWPR_P0WP_Pos: u32 = 0;
pub const SYSCFG_SWPR_P0WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P0WP_Pos;
pub const SYSCFG_SWPR_P0WP: u32 = SYSCFG_SWPR_P0WP_Msk;
pub const SYSCFG_SWPR_P1WP_Pos: u32 = 1;
pub const SYSCFG_SWPR_P1WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P1WP_Pos;
pub const SYSCFG_SWPR_P1WP: u32 = SYSCFG_SWPR_P1WP_Msk;
pub const SYSCFG_SWPR_P2WP_Pos: u32 = 2;
pub const SYSCFG_SWPR_P2WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P2WP_Pos;
pub const SYSCFG_SWPR_P2WP: u32 = SYSCFG_SWPR_P2WP_Msk;
pub const SYSCFG_SWPR_P3WP_Pos: u32 = 3;
pub const SYSCFG_SWPR_P3WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P3WP_Pos;
pub const SYSCFG_SWPR_P3WP: u32 = SYSCFG_SWPR_P3WP_Msk;
pub const SYSCFG_SWPR_P4WP_Pos: u32 = 4;
pub const SYSCFG_SWPR_P4WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P4WP_Pos;
pub const SYSCFG_SWPR_P4WP: u32 = SYSCFG_SWPR_P4WP_Msk;
pub const SYSCFG_SWPR_P5WP_Pos: u32 = 5;
pub const SYSCFG_SWPR_P5WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P5WP_Pos;
pub const SYSCFG_SWPR_P5WP: u32 = SYSCFG_SWPR_P5WP_Msk;
pub const SYSCFG_SWPR_P6WP_Pos: u32 = 6;
pub const SYSCFG_SWPR_P6WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P6WP_Pos;
pub const SYSCFG_SWPR_P6WP: u32 = SYSCFG_SWPR_P6WP_Msk;
pub const SYSCFG_SWPR_P7WP_Pos: u32 = 7;
pub const SYSCFG_SWPR_P7WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P7WP_Pos;
pub const SYSCFG_SWPR_P7WP: u32 = SYSCFG_SWPR_P7WP_Msk;
pub const SYSCFG_SWPR_P8WP_Pos: u32 = 8;
pub const SYSCFG_SWPR_P8WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P8WP_Pos;
pub const SYSCFG_SWPR_P8WP: u32 = SYSCFG_SWPR_P8WP_Msk;
pub const SYSCFG_SWPR_P9WP_Pos: u32 = 9;
pub const SYSCFG_SWPR_P9WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P9WP_Pos;
pub const SYSCFG_SWPR_P9WP: u32 = SYSCFG_SWPR_P9WP_Msk;
pub const SYSCFG_SWPR_P10WP_Pos: u32 = 10;
pub const SYSCFG_SWPR_P10WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P10WP_Pos;
pub const SYSCFG_SWPR_P10WP: u32 = SYSCFG_SWPR_P10WP_Msk;
pub const SYSCFG_SWPR_P11WP_Pos: u32 = 11;
pub const SYSCFG_SWPR_P11WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P11WP_Pos;
pub const SYSCFG_SWPR_P11WP: u32 = SYSCFG_SWPR_P11WP_Msk;
pub const SYSCFG_SWPR_P12WP_Pos: u32 = 12;
pub const SYSCFG_SWPR_P12WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P12WP_Pos;
pub const SYSCFG_SWPR_P12WP: u32 = SYSCFG_SWPR_P12WP_Msk;
pub const SYSCFG_SWPR_P13WP_Pos: u32 = 13;
pub const SYSCFG_SWPR_P13WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P13WP_Pos;
pub const SYSCFG_SWPR_P13WP: u32 = SYSCFG_SWPR_P13WP_Msk;
pub const SYSCFG_SWPR_P14WP_Pos: u32 = 14;
pub const SYSCFG_SWPR_P14WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P14WP_Pos;
pub const SYSCFG_SWPR_P14WP: u32 = SYSCFG_SWPR_P14WP_Msk;
pub const SYSCFG_SWPR_P15WP_Pos: u32 = 15;
pub const SYSCFG_SWPR_P15WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P15WP_Pos;
pub const SYSCFG_SWPR_P15WP: u32 = SYSCFG_SWPR_P15WP_Msk;
pub const SYSCFG_SWPR_P16WP_Pos: u32 = 16;
pub const SYSCFG_SWPR_P16WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P16WP_Pos;
pub const SYSCFG_SWPR_P16WP: u32 = SYSCFG_SWPR_P16WP_Msk;
pub const SYSCFG_SWPR_P17WP_Pos: u32 = 17;
pub const SYSCFG_SWPR_P17WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P17WP_Pos;
pub const SYSCFG_SWPR_P17WP: u32 = SYSCFG_SWPR_P17WP_Msk;
pub const SYSCFG_SWPR_P18WP_Pos: u32 = 18;
pub const SYSCFG_SWPR_P18WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P18WP_Pos;
pub const SYSCFG_SWPR_P18WP: u32 = SYSCFG_SWPR_P18WP_Msk;
pub const SYSCFG_SWPR_P19WP_Pos: u32 = 19;
pub const SYSCFG_SWPR_P19WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P19WP_Pos;
pub const SYSCFG_SWPR_P19WP: u32 = SYSCFG_SWPR_P19WP_Msk;
pub const SYSCFG_SWPR_P20WP_Pos: u32 = 20;
pub const SYSCFG_SWPR_P20WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P20WP_Pos;
pub const SYSCFG_SWPR_P20WP: u32 = SYSCFG_SWPR_P20WP_Msk;
pub const SYSCFG_SWPR_P21WP_Pos: u32 = 21;
pub const SYSCFG_SWPR_P21WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P21WP_Pos;
pub const SYSCFG_SWPR_P21WP: u32 = SYSCFG_SWPR_P21WP_Msk;
pub const SYSCFG_SWPR_P22WP_Pos: u32 = 22;
pub const SYSCFG_SWPR_P22WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P22WP_Pos;
pub const SYSCFG_SWPR_P22WP: u32 = SYSCFG_SWPR_P22WP_Msk;
pub const SYSCFG_SWPR_P23WP_Pos: u32 = 23;
pub const SYSCFG_SWPR_P23WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P23WP_Pos;
pub const SYSCFG_SWPR_P23WP: u32 = SYSCFG_SWPR_P23WP_Msk;
pub const SYSCFG_SWPR_P24WP_Pos: u32 = 24;
pub const SYSCFG_SWPR_P24WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P24WP_Pos;
pub const SYSCFG_SWPR_P24WP: u32 = SYSCFG_SWPR_P24WP_Msk;
pub const SYSCFG_SWPR_P25WP_Pos: u32 = 25;
pub const SYSCFG_SWPR_P25WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P25WP_Pos;
pub const SYSCFG_SWPR_P25WP: u32 = SYSCFG_SWPR_P25WP_Msk;
pub const SYSCFG_SWPR_P26WP_Pos: u32 = 26;
pub const SYSCFG_SWPR_P26WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P26WP_Pos;
pub const SYSCFG_SWPR_P26WP: u32 = SYSCFG_SWPR_P26WP_Msk;
pub const SYSCFG_SWPR_P27WP_Pos: u32 = 27;
pub const SYSCFG_SWPR_P27WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P27WP_Pos;
pub const SYSCFG_SWPR_P27WP: u32 = SYSCFG_SWPR_P27WP_Msk;
pub const SYSCFG_SWPR_P28WP_Pos: u32 = 28;
pub const SYSCFG_SWPR_P28WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P28WP_Pos;
pub const SYSCFG_SWPR_P28WP: u32 = SYSCFG_SWPR_P28WP_Msk;
pub const SYSCFG_SWPR_P29WP_Pos: u32 = 29;
pub const SYSCFG_SWPR_P29WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P29WP_Pos;
pub const SYSCFG_SWPR_P29WP: u32 = SYSCFG_SWPR_P29WP_Msk;
pub const SYSCFG_SWPR_P30WP_Pos: u32 = 30;
pub const SYSCFG_SWPR_P30WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P30WP_Pos;
pub const SYSCFG_SWPR_P30WP: u32 = SYSCFG_SWPR_P30WP_Msk;
pub const SYSCFG_SWPR_P31WP_Pos: u32 = 31;
pub const SYSCFG_SWPR_P31WP_Msk: u32 = 0x1 << SYSCFG_SWPR_P31WP_Pos;
pub const SYSCFG_SWPR_P31WP: u32 = SYSCFG_SWPR_P31WP_Msk;
pub const SYSCFG_SWPR2_P32WP_Pos: u32 = 0;
pub const SYSCFG_SWPR2_P32WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P32WP_Pos;
pub const SYSCFG_SWPR2_P32WP: u32 = SYSCFG_SWPR2_P32WP_Msk;
pub const SYSCFG_SWPR2_P33WP_Pos: u32 = 1;
pub const SYSCFG_SWPR2_P33WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P33WP_Pos;
pub const SYSCFG_SWPR2_P33WP: u32 = SYSCFG_SWPR2_P33WP_Msk;
pub const SYSCFG_SWPR2_P34WP_Pos: u32 = 2;
pub const SYSCFG_SWPR2_P34WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P34WP_Pos;
pub const SYSCFG_SWPR2_P34WP: u32 = SYSCFG_SWPR2_P34WP_Msk;
pub const SYSCFG_SWPR2_P35WP_Pos: u32 = 3;
pub const SYSCFG_SWPR2_P35WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P35WP_Pos;
pub const SYSCFG_SWPR2_P35WP: u32 = SYSCFG_SWPR2_P35WP_Msk;
pub const SYSCFG_SWPR2_P36WP_Pos: u32 = 4;
pub const SYSCFG_SWPR2_P36WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P36WP_Pos;
pub const SYSCFG_SWPR2_P36WP: u32 = SYSCFG_SWPR2_P36WP_Msk;
pub const SYSCFG_SWPR2_P37WP_Pos: u32 = 5;
pub const SYSCFG_SWPR2_P37WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P37WP_Pos;
pub const SYSCFG_SWPR2_P37WP: u32 = SYSCFG_SWPR2_P37WP_Msk;
pub const SYSCFG_SWPR2_P38WP_Pos: u32 = 6;
pub const SYSCFG_SWPR2_P38WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P38WP_Pos;
pub const SYSCFG_SWPR2_P38WP: u32 = SYSCFG_SWPR2_P38WP_Msk;
pub const SYSCFG_SWPR2_P39WP_Pos: u32 = 7;
pub const SYSCFG_SWPR2_P39WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P39WP_Pos;
pub const SYSCFG_SWPR2_P39WP: u32 = SYSCFG_SWPR2_P39WP_Msk;
pub const SYSCFG_SWPR2_P40WP_Pos: u32 = 8;
pub const SYSCFG_SWPR2_P40WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P40WP_Pos;
pub const SYSCFG_SWPR2_P40WP: u32 = SYSCFG_SWPR2_P40WP_Msk;
pub const SYSCFG_SWPR2_P41WP_Pos: u32 = 9;
pub const SYSCFG_SWPR2_P41WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P41WP_Pos;
pub const SYSCFG_SWPR2_P41WP: u32 = SYSCFG_SWPR2_P41WP_Msk;
pub const SYSCFG_SWPR2_P42WP_Pos: u32 = 10;
pub const SYSCFG_SWPR2_P42WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P42WP_Pos;
pub const SYSCFG_SWPR2_P42WP: u32 = SYSCFG_SWPR2_P42WP_Msk;
pub const SYSCFG_SWPR2_P43WP_Pos: u32 = 11;
pub const SYSCFG_SWPR2_P43WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P43WP_Pos;
pub const SYSCFG_SWPR2_P43WP: u32 = SYSCFG_SWPR2_P43WP_Msk;
pub const SYSCFG_SWPR2_P44WP_Pos: u32 = 12;
pub const SYSCFG_SWPR2_P44WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P44WP_Pos;
pub const SYSCFG_SWPR2_P44WP: u32 = SYSCFG_SWPR2_P44WP_Msk;
pub const SYSCFG_SWPR2_P45WP_Pos: u32 = 13;
pub const SYSCFG_SWPR2_P45WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P45WP_Pos;
pub const SYSCFG_SWPR2_P45WP: u32 = SYSCFG_SWPR2_P45WP_Msk;
pub const SYSCFG_SWPR2_P46WP_Pos: u32 = 14;
pub const SYSCFG_SWPR2_P46WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P46WP_Pos;
pub const SYSCFG_SWPR2_P46WP: u32 = SYSCFG_SWPR2_P46WP_Msk;
pub const SYSCFG_SWPR2_P47WP_Pos: u32 = 15;
pub const SYSCFG_SWPR2_P47WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P47WP_Pos;
pub const SYSCFG_SWPR2_P47WP: u32 = SYSCFG_SWPR2_P47WP_Msk;
pub const SYSCFG_SWPR2_P48WP_Pos: u32 = 16;
pub const SYSCFG_SWPR2_P48WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P48WP_Pos;
pub const SYSCFG_SWPR2_P48WP: u32 = SYSCFG_SWPR2_P48WP_Msk;
pub const SYSCFG_SWPR2_P49WP_Pos: u32 = 17;
pub const SYSCFG_SWPR2_P49WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P49WP_Pos;
pub const SYSCFG_SWPR2_P49WP: u32 = SYSCFG_SWPR2_P49WP_Msk;
pub const SYSCFG_SWPR2_P50WP_Pos: u32 = 18;
pub const SYSCFG_SWPR2_P50WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P50WP_Pos;
pub const SYSCFG_SWPR2_P50WP: u32 = SYSCFG_SWPR2_P50WP_Msk;
pub const SYSCFG_SWPR2_P51WP_Pos: u32 = 19;
pub const SYSCFG_SWPR2_P51WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P51WP_Pos;
pub const SYSCFG_SWPR2_P51WP: u32 = SYSCFG_SWPR2_P51WP_Msk;
pub const SYSCFG_SWPR2_P52WP_Pos: u32 = 20;
pub const SYSCFG_SWPR2_P52WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P52WP_Pos;
pub const SYSCFG_SWPR2_P52WP: u32 = SYSCFG_SWPR2_P52WP_Msk;
pub const SYSCFG_SWPR2_P53WP_Pos: u32 = 21;
pub const SYSCFG_SWPR2_P53WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P53WP_Pos;
pub const SYSCFG_SWPR2_P53WP: u32 = SYSCFG_SWPR2_P53WP_Msk;
pub const SYSCFG_SWPR2_P54WP_Pos: u32 = 22;
pub const SYSCFG_SWPR2_P54WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P54WP_Pos;
pub const SYSCFG_SWPR2_P54WP: u32 = SYSCFG_SWPR2_P54WP_Msk;
pub const SYSCFG_SWPR2_P55WP_Pos: u32 = 23;
pub const SYSCFG_SWPR2_P55WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P55WP_Pos;
pub const SYSCFG_SWPR2_P55WP: u32 = SYSCFG_SWPR2_P55WP_Msk;
pub const SYSCFG_SWPR2_P56WP_Pos: u32 = 24;
pub const SYSCFG_SWPR2_P56WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P56WP_Pos;
pub const SYSCFG_SWPR2_P56WP: u32 = SYSCFG_SWPR2_P56WP_Msk;
pub const SYSCFG_SWPR2_P57WP_Pos: u32 = 25;
pub const SYSCFG_SWPR2_P57WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P57WP_Pos;
pub const SYSCFG_SWPR2_P57WP: u32 = SYSCFG_SWPR2_P57WP_Msk;
pub const SYSCFG_SWPR2_P58WP_Pos: u32 = 26;
pub const SYSCFG_SWPR2_P58WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P58WP_Pos;
pub const SYSCFG_SWPR2_P58WP: u32 = SYSCFG_SWPR2_P58WP_Msk;
pub const SYSCFG_SWPR2_P59WP_Pos: u32 = 27;
pub const SYSCFG_SWPR2_P59WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P59WP_Pos;
pub const SYSCFG_SWPR2_P59WP: u32 = SYSCFG_SWPR2_P59WP_Msk;
pub const SYSCFG_SWPR2_P60WP_Pos: u32 = 28;
pub const SYSCFG_SWPR2_P60WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P60WP_Pos;
pub const SYSCFG_SWPR2_P60WP: u32 = SYSCFG_SWPR2_P60WP_Msk;
pub const SYSCFG_SWPR2_P61WP_Pos: u32 = 29;
pub const SYSCFG_SWPR2_P61WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P61WP_Pos;
pub const SYSCFG_SWPR2_P61WP: u32 = SYSCFG_SWPR2_P61WP_Msk;
pub const SYSCFG_SWPR2_P62WP_Pos: u32 = 30;
pub const SYSCFG_SWPR2_P62WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P62WP_Pos;
pub const SYSCFG_SWPR2_P62WP: u32 = SYSCFG_SWPR2_P62WP_Msk;
pub const SYSCFG_SWPR2_P63WP_Pos: u32 = 31;
pub const SYSCFG_SWPR2_P63WP_Msk: u32 = 0x1 << SYSCFG_SWPR2_P63WP_Pos;
pub const SYSCFG_SWPR2_P63WP: u32 = SYSCFG_SWPR2_P63WP_Msk;
pub const SYSCFG_RSSCMDR_RSSCMD_Pos: u32 = 0;
pub const SYSCFG_RSSCMDR_RSSCMD_Msk: u32 = 0xFFFF << SYSCFG_RSSCMDR_RSSCMD_Pos;
pub const SYSCFG_RSSCMDR_RSSCMD: u32 = SYSCFG_RSSCMDR_RSSCMD_Msk;
pub const SYSCFG_RSSCMDR_RSSCMD_BOOTLOADER: u32 = 0x01C0;
pub const GTZC_TZSC_CR_LCK_Pos: u32 = 0;
pub const GTZC_TZSC_CR_LCK_Msk: u32 = 0x01 << GTZC_TZSC_CR_LCK_Pos;
pub const GTZC_TZSC_MPCWM1_NSWMR1_NSWM1STRT_Pos: u32 = 0;
pub const GTZC_TZSC_MPCWM1_NSWMR1_NSWM1STRT_Msk: u32 =
    0x7FF << GTZC_TZSC_MPCWM1_NSWMR1_NSWM1STRT_Pos;
pub const GTZC_TZSC_MPCWM1_NSWMR1_NSWM1LGTH_Pos: u32 = 16;
pub const GTZC_TZSC_MPCWM1_NSWMR1_NSWM1LGTH_Msk: u32 =
    0xFFF << GTZC_TZSC_MPCWM1_NSWMR1_NSWM1LGTH_Pos;
pub const GTZC_TZSC_MPCWM1_NSWMR2_NSWM2STRT_Pos: u32 = 0;
pub const GTZC_TZSC_MPCWM1_NSWMR2_NSWM2STRT_Msk: u32 =
    0x7FF << GTZC_TZSC_MPCWM1_NSWMR2_NSWM2STRT_Pos;
pub const GTZC_TZSC_MPCWM1_NSWMR2_NSWM2LGTH_Pos: u32 = 16;
pub const GTZC_TZSC_MPCWM1_NSWMR2_NSWM2LGTH_Msk: u32 =
    0xFFF << GTZC_TZSC_MPCWM1_NSWMR2_NSWM2LGTH_Pos;
pub const GTZC_TZSC_MPCWM2_NSWMR1_NSWM1STRT_Pos: u32 = 0;
pub const GTZC_TZSC_MPCWM2_NSWMR1_NSWM1STRT_Msk: u32 =
    0x7FF << GTZC_TZSC_MPCWM2_NSWMR1_NSWM1STRT_Pos;
pub const GTZC_TZSC_MPCWM2_NSWMR1_NSWM1LGTH_Pos: u32 = 16;
pub const GTZC_TZSC_MPCWM2_NSWMR1_NSWM1LGTH_Msk: u32 =
    0xFFF << GTZC_TZSC_MPCWM2_NSWMR1_NSWM1LGTH_Pos;
pub const GTZC_TZSC_MPCWM2_NSWMR2_NSWM2STRT_Pos: u32 = 0;
pub const GTZC_TZSC_MPCWM2_NSWMR2_NSWM2STRT_Msk: u32 =
    0x7FF << GTZC_TZSC_MPCWM2_NSWMR2_NSWM2STRT_Pos;
pub const GTZC_TZSC_MPCWM2_NSWMR2_NSWM2LGTH_Pos: u32 = 16;
pub const GTZC_TZSC_MPCWM2_NSWMR2_NSWM2LGTH_Msk: u32 =
    0xFFF << GTZC_TZSC_MPCWM2_NSWMR2_NSWM2LGTH_Pos;
pub const GTZC_TZSC_MPCWM3_NSWMR1_NSWM1STRT_Pos: u32 = 0;
pub const GTZC_TZSC_MPCWM3_NSWMR1_NSWM1STRT_Msk: u32 =
    0x7FF << GTZC_TZSC_MPCWM3_NSWMR1_NSWM1STRT_Pos;
pub const GTZC_TZSC_MPCWM3_NSWMR1_NSWM1LGTH_Pos: u32 = 16;
pub const GTZC_TZSC_MPCWM3_NSWMR1_NSWM1LGTH_Msk: u32 =
    0xFFF << GTZC_TZSC_MPCWM3_NSWMR1_NSWM1LGTH_Pos;
pub const GTZC_CFGR1_SPI1_Pos: u32 = 31;
pub const GTZC_CFGR1_SPI1_Msk: u32 = 0x01 << GTZC_CFGR1_SPI1_Pos;
pub const GTZC_CFGR1_TIM1_Pos: u32 = 30;
pub const GTZC_CFGR1_TIM1_Msk: u32 = 0x01 << GTZC_CFGR1_TIM1_Pos;
pub const GTZC_CFGR1_COMP_Pos: u32 = 29;
pub const GTZC_CFGR1_COMP_Msk: u32 = 0x01 << GTZC_CFGR1_COMP_Pos;
pub const GTZC_CFGR1_VREFBUF_Pos: u32 = 28;
pub const GTZC_CFGR1_VREFBUF_Msk: u32 = 0x01 << GTZC_CFGR1_VREFBUF_Pos;
pub const GTZC_CFGR1_UCPD1_Pos: u32 = 27;
pub const GTZC_CFGR1_UCPD1_Msk: u32 = 0x01 << GTZC_CFGR1_UCPD1_Pos;
pub const GTZC_CFGR1_USBFS_Pos: u32 = 26;
pub const GTZC_CFGR1_USBFS_Msk: u32 = 0x01 << GTZC_CFGR1_USBFS_Pos;
pub const GTZC_CFGR1_FDCAN1_Pos: u32 = 25;
pub const GTZC_CFGR1_FDCAN1_Msk: u32 = 0x01 << GTZC_CFGR1_FDCAN1_Pos;
pub const GTZC_CFGR1_LPTIM3_Pos: u32 = 24;
pub const GTZC_CFGR1_LPTIM3_Msk: u32 = 0x01 << GTZC_CFGR1_LPTIM3_Pos;
pub const GTZC_CFGR1_LPTIM2_Pos: u32 = 23;
pub const GTZC_CFGR1_LPTIM2_Msk: u32 = 0x01 << GTZC_CFGR1_LPTIM2_Pos;
pub const GTZC_CFGR1_I2C4_Pos: u32 = 22;
pub const GTZC_CFGR1_I2C4_Msk: u32 = 0x01 << GTZC_CFGR1_I2C4_Pos;
pub const GTZC_CFGR1_LPUART1_Pos: u32 = 21;
pub const GTZC_CFGR1_LPUART1_Msk: u32 = 0x01 << GTZC_CFGR1_LPUART1_Pos;
pub const GTZC_CFGR1_LPTIM1_Pos: u32 = 20;
pub const GTZC_CFGR1_LPTIM1_Msk: u32 = 0x01 << GTZC_CFGR1_LPTIM1_Pos;
pub const GTZC_CFGR1_OPAMP_Pos: u32 = 19;
pub const GTZC_CFGR1_OPAMP_Msk: u32 = 0x01 << GTZC_CFGR1_OPAMP_Pos;
pub const GTZC_CFGR1_DAC1_Pos: u32 = 18;
pub const GTZC_CFGR1_DAC1_Msk: u32 = 0x01 << GTZC_CFGR1_DAC1_Pos;
pub const GTZC_CFGR1_CRS_Pos: u32 = 17;
pub const GTZC_CFGR1_CRS_Msk: u32 = 0x01 << GTZC_CFGR1_CRS_Pos;
pub const GTZC_CFGR1_I2C3_Pos: u32 = 16;
pub const GTZC_CFGR1_I2C3_Msk: u32 = 0x01 << GTZC_CFGR1_I2C3_Pos;
pub const GTZC_CFGR1_I2C2_Pos: u32 = 15;
pub const GTZC_CFGR1_I2C2_Msk: u32 = 0x01 << GTZC_CFGR1_I2C2_Pos;
pub const GTZC_CFGR1_I2C1_Pos: u32 = 14;
pub const GTZC_CFGR1_I2C1_Msk: u32 = 0x01 << GTZC_CFGR1_I2C1_Pos;
pub const GTZC_CFGR1_UART5_Pos: u32 = 13;
pub const GTZC_CFGR1_UART5_Msk: u32 = 0x01 << GTZC_CFGR1_UART5_Pos;
pub const GTZC_CFGR1_UART4_Pos: u32 = 12;
pub const GTZC_CFGR1_UART4_Msk: u32 = 0x01 << GTZC_CFGR1_UART4_Pos;
pub const GTZC_CFGR1_USART3_Pos: u32 = 11;
pub const GTZC_CFGR1_USART3_Msk: u32 = 0x01 << GTZC_CFGR1_USART3_Pos;
pub const GTZC_CFGR1_USART2_Pos: u32 = 10;
pub const GTZC_CFGR1_USART2_Msk: u32 = 0x01 << GTZC_CFGR1_USART2_Pos;
pub const GTZC_CFGR1_SPI3_Pos: u32 = 9;
pub const GTZC_CFGR1_SPI3_Msk: u32 = 0x01 << GTZC_CFGR1_SPI3_Pos;
pub const GTZC_CFGR1_SPI2_Pos: u32 = 8;
pub const GTZC_CFGR1_SPI2_Msk: u32 = 0x01 << GTZC_CFGR1_SPI2_Pos;
pub const GTZC_CFGR1_IWDG_Pos: u32 = 7;
pub const GTZC_CFGR1_IWDG_Msk: u32 = 0x01 << GTZC_CFGR1_IWDG_Pos;
pub const GTZC_CFGR1_WWDG_Pos: u32 = 6;
pub const GTZC_CFGR1_WWDG_Msk: u32 = 0x01 << GTZC_CFGR1_WWDG_Pos;
pub const GTZC_CFGR1_TIM7_Pos: u32 = 5;
pub const GTZC_CFGR1_TIM7_Msk: u32 = 0x01 << GTZC_CFGR1_TIM7_Pos;
pub const GTZC_CFGR1_TIM6_Pos: u32 = 4;
pub const GTZC_CFGR1_TIM6_Msk: u32 = 0x01 << GTZC_CFGR1_TIM6_Pos;
pub const GTZC_CFGR1_TIM5_Pos: u32 = 3;
pub const GTZC_CFGR1_TIM5_Msk: u32 = 0x01 << GTZC_CFGR1_TIM5_Pos;
pub const GTZC_CFGR1_TIM4_Pos: u32 = 2;
pub const GTZC_CFGR1_TIM4_Msk: u32 = 0x01 << GTZC_CFGR1_TIM4_Pos;
pub const GTZC_CFGR1_TIM3_Pos: u32 = 1;
pub const GTZC_CFGR1_TIM3_Msk: u32 = 0x01 << GTZC_CFGR1_TIM3_Pos;
pub const GTZC_CFGR1_TIM2_Pos: u32 = 0;
pub const GTZC_CFGR1_TIM2_Msk: u32 = 0x01 << GTZC_CFGR1_TIM2_Pos;
pub const GTZC_CFGR2_OTFDEC1_Pos: u32 = 29;
pub const GTZC_CFGR2_OTFDEC1_Msk: u32 = 0x01 << GTZC_CFGR2_OTFDEC1_Pos;
pub const GTZC_CFGR2_EXTI_Pos: u32 = 28;
pub const GTZC_CFGR2_EXTI_Msk: u32 = 0x01 << GTZC_CFGR2_EXTI_Pos;
pub const GTZC_CFGR2_FLASH_REG_Pos: u32 = 27;
pub const GTZC_CFGR2_FLASH_REG_Msk: u32 = 0x01 << GTZC_CFGR2_FLASH_REG_Pos;
pub const GTZC_CFGR2_FLASH_Pos: u32 = 26;
pub const GTZC_CFGR2_FLASH_Msk: u32 = 0x01 << GTZC_CFGR2_FLASH_Pos;
pub const GTZC_CFGR2_RCC_Pos: u32 = 25;
pub const GTZC_CFGR2_RCC_Msk: u32 = 0x01 << GTZC_CFGR2_RCC_Pos;
pub const GTZC_CFGR2_DMAMUX1_Pos: u32 = 24;
pub const GTZC_CFGR2_DMAMUX1_Msk: u32 = 0x01 << GTZC_CFGR2_DMAMUX1_Pos;
pub const GTZC_CFGR2_DMA2_Pos: u32 = 23;
pub const GTZC_CFGR2_DMA2_Msk: u32 = 0x01 << GTZC_CFGR2_DMA2_Pos;
pub const GTZC_CFGR2_DMA1_Pos: u32 = 22;
pub const GTZC_CFGR2_DMA1_Msk: u32 = 0x01 << GTZC_CFGR2_DMA1_Pos;
pub const GTZC_CFGR2_SYSCFG_Pos: u32 = 21;
pub const GTZC_CFGR2_SYSCFG_Msk: u32 = 0x01 << GTZC_CFGR2_SYSCFG_Pos;
pub const GTZC_CFGR2_PWR_Pos: u32 = 20;
pub const GTZC_CFGR2_PWR_Msk: u32 = 0x01 << GTZC_CFGR2_PWR_Pos;
pub const GTZC_CFGR2_RTC_Pos: u32 = 19;
pub const GTZC_CFGR2_RTC_Msk: u32 = 0x01 << GTZC_CFGR2_RTC_Pos;
pub const GTZC_CFGR2_OCTOSPI1_REG_Pos: u32 = 18;
pub const GTZC_CFGR2_OCTOSPI1_REG_Msk: u32 = 0x01 << GTZC_CFGR2_OCTOSPI1_REG_Pos;
pub const GTZC_CFGR2_FMC_REG_Pos: u32 = 17;
pub const GTZC_CFGR2_FMC_REG_Msk: u32 = 0x01 << GTZC_CFGR2_FMC_REG_Pos;
pub const GTZC_CFGR2_SDMMC1_Pos: u32 = 16;
pub const GTZC_CFGR2_SDMMC1_Msk: u32 = 0x01 << GTZC_CFGR2_SDMMC1_Pos;
pub const GTZC_CFGR2_PKA_Pos: u32 = 15;
pub const GTZC_CFGR2_PKA_Msk: u32 = 0x01 << GTZC_CFGR2_PKA_Pos;
pub const GTZC_CFGR2_RNG_Pos: u32 = 14;
pub const GTZC_CFGR2_RNG_Msk: u32 = 0x01 << GTZC_CFGR2_RNG_Pos;
pub const GTZC_CFGR2_HASH_Pos: u32 = 13;
pub const GTZC_CFGR2_HASH_Msk: u32 = 0x01 << GTZC_CFGR2_HASH_Pos;
pub const GTZC_CFGR2_AES_Pos: u32 = 12;
pub const GTZC_CFGR2_AES_Msk: u32 = 0x01 << GTZC_CFGR2_AES_Pos;
pub const GTZC_CFGR2_ADC_Pos: u32 = 11;
pub const GTZC_CFGR2_ADC_Msk: u32 = 0x01 << GTZC_CFGR2_ADC_Pos;
pub const GTZC_CFGR2_ICACHE_REG_Pos: u32 = 10;
pub const GTZC_CFGR2_ICACHE_REG_Msk: u32 = 0x01 << GTZC_CFGR2_ICACHE_REG_Pos;
pub const GTZC_CFGR2_TSC_Pos: u32 = 9;
pub const GTZC_CFGR2_TSC_Msk: u32 = 0x01 << GTZC_CFGR2_TSC_Pos;
pub const GTZC_CFGR2_CRC_Pos: u32 = 8;
pub const GTZC_CFGR2_CRC_Msk: u32 = 0x01 << GTZC_CFGR2_CRC_Pos;
pub const GTZC_CFGR2_DFSDM1_Pos: u32 = 7;
pub const GTZC_CFGR2_DFSDM1_Msk: u32 = 0x01 << GTZC_CFGR2_DFSDM1_Pos;
pub const GTZC_CFGR2_SAI2_Pos: u32 = 6;
pub const GTZC_CFGR2_SAI2_Msk: u32 = 0x01 << GTZC_CFGR2_SAI2_Pos;
pub const GTZC_CFGR2_SAI1_Pos: u32 = 5;
pub const GTZC_CFGR2_SAI1_Msk: u32 = 0x01 << GTZC_CFGR2_SAI1_Pos;
pub const GTZC_CFGR2_TIM17_Pos: u32 = 4;
pub const GTZC_CFGR2_TIM17_Msk: u32 = 0x01 << GTZC_CFGR2_TIM17_Pos;
pub const GTZC_CFGR2_TIM16_Pos: u32 = 3;
pub const GTZC_CFGR2_TIM16_Msk: u32 = 0x01 << GTZC_CFGR2_TIM16_Pos;
pub const GTZC_CFGR2_TIM15_Pos: u32 = 2;
pub const GTZC_CFGR2_TIM15_Msk: u32 = 0x01 << GTZC_CFGR2_TIM15_Pos;
pub const GTZC_CFGR2_USART1_Pos: u32 = 1;
pub const GTZC_CFGR2_USART1_Msk: u32 = 0x01 << GTZC_CFGR2_USART1_Pos;
pub const GTZC_CFGR2_TIM8_Pos: u32 = 0;
pub const GTZC_CFGR2_TIM8_Msk: u32 = 0x01 << GTZC_CFGR2_TIM8_Pos;
pub const GTZC_CFGR3_MPCBB2_REG_Pos: u32 = 7;
pub const GTZC_CFGR3_MPCBB2_REG_Msk: u32 = 0x01 << GTZC_CFGR3_MPCBB2_REG_Pos;
pub const GTZC_CFGR3_SRAM2_Pos: u32 = 6;
pub const GTZC_CFGR3_SRAM2_Msk: u32 = 0x01 << GTZC_CFGR3_SRAM2_Pos;
pub const GTZC_CFGR3_MPCBB1_REG_Pos: u32 = 5;
pub const GTZC_CFGR3_MPCBB1_REG_Msk: u32 = 0x01 << GTZC_CFGR3_MPCBB1_REG_Pos;
pub const GTZC_CFGR3_SRAM1_Pos: u32 = 4;
pub const GTZC_CFGR3_SRAM1_Msk: u32 = 0x01 << GTZC_CFGR3_SRAM1_Pos;
pub const GTZC_CFGR3_OCTOSPI1_MEM_Pos: u32 = 3;
pub const GTZC_CFGR3_OCTOSPI1_MEM_Msk: u32 = 0x01 << GTZC_CFGR3_OCTOSPI1_MEM_Pos;
pub const GTZC_CFGR3_FMC_MEM_Pos: u32 = 2;
pub const GTZC_CFGR3_FMC_MEM_Msk: u32 = 0x01 << GTZC_CFGR3_FMC_MEM_Pos;
pub const GTZC_CFGR3_TZIC_Pos: u32 = 1;
pub const GTZC_CFGR3_TZIC_Msk: u32 = 0x01 << GTZC_CFGR3_TZIC_Pos;
pub const GTZC_CFGR3_TZSC_Pos: u32 = 0;
pub const GTZC_CFGR3_TZSC_Msk: u32 = 0x01 << GTZC_CFGR3_TZSC_Pos;
pub const GTZC_TZSC_SECCFGR1_SPI1SEC_Pos: u32 = GTZC_CFGR1_SPI1_Pos;
pub const GTZC_TZSC_SECCFGR1_SPI1SEC_Msk: u32 = GTZC_CFGR1_SPI1_Msk;
pub const GTZC_TZSC_SECCFGR1_TIM1SEC_Pos: u32 = GTZC_CFGR1_TIM1_Pos;
pub const GTZC_TZSC_SECCFGR1_TIM1SEC_Msk: u32 = GTZC_CFGR1_TIM1_Msk;
pub const GTZC_TZSC_SECCFGR1_COMPSEC_Pos: u32 = GTZC_CFGR1_COMP_Pos;
pub const GTZC_TZSC_SECCFGR1_COMPSEC_Msk: u32 = GTZC_CFGR1_COMP_Msk;
pub const GTZC_TZSC_SECCFGR1_VREFBUFSEC_Pos: u32 = GTZC_CFGR1_VREFBUF_Pos;
pub const GTZC_TZSC_SECCFGR1_VREFBUFSEC_Msk: u32 = GTZC_CFGR1_VREFBUF_Msk;
pub const GTZC_TZSC_SECCFGR1_UCPD1SEC_Pos: u32 = GTZC_CFGR1_UCPD1_Pos;
pub const GTZC_TZSC_SECCFGR1_UCPD1SEC_Msk: u32 = GTZC_CFGR1_UCPD1_Msk;
pub const GTZC_TZSC_SECCFGR1_USBFSSEC_Pos: u32 = GTZC_CFGR1_USBFS_Pos;
pub const GTZC_TZSC_SECCFGR1_USBFSSEC_Msk: u32 = GTZC_CFGR1_USBFS_Msk;
pub const GTZC_TZSC_SECCFGR1_FDCAN1SEC_Pos: u32 = GTZC_CFGR1_FDCAN1_Pos;
pub const GTZC_TZSC_SECCFGR1_FDCAN1SEC_Msk: u32 = GTZC_CFGR1_FDCAN1_Msk;
pub const GTZC_TZSC_SECCFGR1_LPTIM3SEC_Pos: u32 = GTZC_CFGR1_LPTIM3_Pos;
pub const GTZC_TZSC_SECCFGR1_LPTIM3SEC_Msk: u32 = GTZC_CFGR1_LPTIM3_Msk;
pub const GTZC_TZSC_SECCFGR1_LPTIM2SEC_Pos: u32 = GTZC_CFGR1_LPTIM2_Pos;
pub const GTZC_TZSC_SECCFGR1_LPTIM2SEC_Msk: u32 = GTZC_CFGR1_LPTIM2_Msk;
pub const GTZC_TZSC_SECCFGR1_I2C4SEC_Pos: u32 = GTZC_CFGR1_I2C4_Pos;
pub const GTZC_TZSC_SECCFGR1_I2C4SEC_Msk: u32 = GTZC_CFGR1_I2C4_Msk;
pub const GTZC_TZSC_SECCFGR1_LPUART1SEC_Pos: u32 = GTZC_CFGR1_LPUART1_Pos;
pub const GTZC_TZSC_SECCFGR1_LPUART1SEC_Msk: u32 = GTZC_CFGR1_LPUART1_Msk;
pub const GTZC_TZSC_SECCFGR1_LPTIM1SEC_Pos: u32 = GTZC_CFGR1_LPTIM1_Pos;
pub const GTZC_TZSC_SECCFGR1_LPTIM1SEC_Msk: u32 = GTZC_CFGR1_LPTIM1_Msk;
pub const GTZC_TZSC_SECCFGR1_OPAMPSEC_Pos: u32 = GTZC_CFGR1_OPAMP_Pos;
pub const GTZC_TZSC_SECCFGR1_OPAMPSEC_Msk: u32 = GTZC_CFGR1_OPAMP_Msk;
pub const GTZC_TZSC_SECCFGR1_DAC1SEC_Pos: u32 = GTZC_CFGR1_DAC1_Pos;
pub const GTZC_TZSC_SECCFGR1_DAC1SEC_Msk: u32 = GTZC_CFGR1_DAC1_Msk;
pub const GTZC_TZSC_SECCFGR1_CRSSEC_Pos: u32 = GTZC_CFGR1_CRS_Pos;
pub const GTZC_TZSC_SECCFGR1_CRSSEC_Msk: u32 = GTZC_CFGR1_CRS_Msk;
pub const GTZC_TZSC_SECCFGR1_I2C3SEC_Pos: u32 = GTZC_CFGR1_I2C3_Pos;
pub const GTZC_TZSC_SECCFGR1_I2C3SEC_Msk: u32 = GTZC_CFGR1_I2C3_Msk;
pub const GTZC_TZSC_SECCFGR1_I2C2SEC_Pos: u32 = GTZC_CFGR1_I2C2_Pos;
pub const GTZC_TZSC_SECCFGR1_I2C2SEC_Msk: u32 = GTZC_CFGR1_I2C2_Msk;
pub const GTZC_TZSC_SECCFGR1_I2C1SEC_Pos: u32 = GTZC_CFGR1_I2C1_Pos;
pub const GTZC_TZSC_SECCFGR1_I2C1SEC_Msk: u32 = GTZC_CFGR1_I2C1_Msk;
pub const GTZC_TZSC_SECCFGR1_UART5SEC_Pos: u32 = GTZC_CFGR1_UART5_Pos;
pub const GTZC_TZSC_SECCFGR1_UART5SEC_Msk: u32 = GTZC_CFGR1_UART5_Msk;
pub const GTZC_TZSC_SECCFGR1_UART4SEC_Pos: u32 = GTZC_CFGR1_UART4_Pos;
pub const GTZC_TZSC_SECCFGR1_UART4SEC_Msk: u32 = GTZC_CFGR1_UART4_Msk;
pub const GTZC_TZSC_SECCFGR1_USART3SEC_Pos: u32 = GTZC_CFGR1_USART3_Pos;
pub const GTZC_TZSC_SECCFGR1_USART3SEC_Msk: u32 = GTZC_CFGR1_USART3_Msk;
pub const GTZC_TZSC_SECCFGR1_USART2SEC_Pos: u32 = GTZC_CFGR1_USART2_Pos;
pub const GTZC_TZSC_SECCFGR1_USART2SEC_Msk: u32 = GTZC_CFGR1_USART2_Msk;
pub const GTZC_TZSC_SECCFGR1_SPI3SEC_Pos: u32 = GTZC_CFGR1_SPI3_Pos;
pub const GTZC_TZSC_SECCFGR1_SPI3SEC_Msk: u32 = GTZC_CFGR1_SPI3_Msk;
pub const GTZC_TZSC_SECCFGR1_SPI2SEC_Pos: u32 = GTZC_CFGR1_SPI2_Pos;
pub const GTZC_TZSC_SECCFGR1_SPI2SEC_Msk: u32 = GTZC_CFGR1_SPI2_Msk;
pub const GTZC_TZSC_SECCFGR1_IWDGSEC_Pos: u32 = GTZC_CFGR1_IWDG_Pos;
pub const GTZC_TZSC_SECCFGR1_IWDGSEC_Msk: u32 = GTZC_CFGR1_IWDG_Msk;
pub const GTZC_TZSC_SECCFGR1_WWDGSEC_Pos: u32 = GTZC_CFGR1_WWDG_Pos;
pub const GTZC_TZSC_SECCFGR1_WWDGSEC_Msk: u32 = GTZC_CFGR1_WWDG_Msk;
pub const GTZC_TZSC_SECCFGR1_TIM7SEC_Pos: u32 = GTZC_CFGR1_TIM7_Pos;
pub const GTZC_TZSC_SECCFGR1_TIM7SEC_Msk: u32 = GTZC_CFGR1_TIM7_Msk;
pub const GTZC_TZSC_SECCFGR1_TIM6SEC_Pos: u32 = GTZC_CFGR1_TIM6_Pos;
pub const GTZC_TZSC_SECCFGR1_TIM6SEC_Msk: u32 = GTZC_CFGR1_TIM6_Msk;
pub const GTZC_TZSC_SECCFGR1_TIM5SEC_Pos: u32 = GTZC_CFGR1_TIM5_Pos;
pub const GTZC_TZSC_SECCFGR1_TIM5SEC_Msk: u32 = GTZC_CFGR1_TIM5_Msk;
pub const GTZC_TZSC_SECCFGR1_TIM4SEC_Pos: u32 = GTZC_CFGR1_TIM4_Pos;
pub const GTZC_TZSC_SECCFGR1_TIM4SEC_Msk: u32 = GTZC_CFGR1_TIM4_Msk;
pub const GTZC_TZSC_SECCFGR1_TIM3SEC_Pos: u32 = GTZC_CFGR1_TIM3_Pos;
pub const GTZC_TZSC_SECCFGR1_TIM3SEC_Msk: u32 = GTZC_CFGR1_TIM3_Msk;
pub const GTZC_TZSC_SECCFGR1_TIM2SEC_Pos: u32 = GTZC_CFGR1_TIM2_Pos;
pub const GTZC_TZSC_SECCFGR1_TIM2SEC_Msk: u32 = GTZC_CFGR1_TIM2_Msk;
pub const GTZC_TZSC_SECCFGR2_OCTOSPI1_REGSEC_Pos: u32 = GTZC_CFGR2_OCTOSPI1_REG_Pos;
pub const GTZC_TZSC_SECCFGR2_OCTOSPI1_REGSEC_Msk: u32 = GTZC_CFGR2_OCTOSPI1_REG_Msk;
pub const GTZC_TZSC_SECCFGR2_FMC_REGSEC_Pos: u32 = GTZC_CFGR2_FMC_REG_Pos;
pub const GTZC_TZSC_SECCFGR2_FMC_REGSEC_Msk: u32 = GTZC_CFGR2_FMC_REG_Msk;
pub const GTZC_TZSC_SECCFGR2_SDMMC1SEC_Pos: u32 = GTZC_CFGR2_SDMMC1_Pos;
pub const GTZC_TZSC_SECCFGR2_SDMMC1SEC_Msk: u32 = GTZC_CFGR2_SDMMC1_Msk;
pub const GTZC_TZSC_SECCFGR2_PKASEC_Pos: u32 = GTZC_CFGR2_PKA_Pos;
pub const GTZC_TZSC_SECCFGR2_PKASEC_Msk: u32 = GTZC_CFGR2_PKA_Msk;
pub const GTZC_TZSC_SECCFGR2_RNGSEC_Pos: u32 = GTZC_CFGR2_RNG_Pos;
pub const GTZC_TZSC_SECCFGR2_RNGSEC_Msk: u32 = GTZC_CFGR2_RNG_Msk;
pub const GTZC_TZSC_SECCFGR2_HASHSEC_Pos: u32 = GTZC_CFGR2_HASH_Pos;
pub const GTZC_TZSC_SECCFGR2_HASHSEC_Msk: u32 = GTZC_CFGR2_HASH_Msk;
pub const GTZC_TZSC_SECCFGR2_AESSEC_Pos: u32 = GTZC_CFGR2_AES_Pos;
pub const GTZC_TZSC_SECCFGR2_AESSEC_Msk: u32 = GTZC_CFGR2_AES_Msk;
pub const GTZC_TZSC_SECCFGR2_ADCSEC_Pos: u32 = GTZC_CFGR2_ADC_Pos;
pub const GTZC_TZSC_SECCFGR2_ADCSEC_Msk: u32 = GTZC_CFGR2_ADC_Msk;
pub const GTZC_TZSC_SECCFGR2_ICACHE_REGSEC_Pos: u32 = GTZC_CFGR2_ICACHE_REG_Pos;
pub const GTZC_TZSC_SECCFGR2_ICACHE_REGSEC_Msk: u32 = GTZC_CFGR2_ICACHE_REG_Msk;
pub const GTZC_TZSC_SECCFGR2_TSCSEC_Pos: u32 = GTZC_CFGR2_TSC_Pos;
pub const GTZC_TZSC_SECCFGR2_TSCSEC_Msk: u32 = GTZC_CFGR2_TSC_Msk;
pub const GTZC_TZSC_SECCFGR2_CRCSEC_Pos: u32 = GTZC_CFGR2_CRC_Pos;
pub const GTZC_TZSC_SECCFGR2_CRCSEC_Msk: u32 = GTZC_CFGR2_CRC_Msk;
pub const GTZC_TZSC_SECCFGR2_DFSDM1SEC_Pos: u32 = GTZC_CFGR2_DFSDM1_Pos;
pub const GTZC_TZSC_SECCFGR2_DFSDM1SEC_Msk: u32 = GTZC_CFGR2_DFSDM1_Msk;
pub const GTZC_TZSC_SECCFGR2_SAI2SEC_Pos: u32 = GTZC_CFGR2_SAI2_Pos;
pub const GTZC_TZSC_SECCFGR2_SAI2SEC_Msk: u32 = GTZC_CFGR2_SAI2_Msk;
pub const GTZC_TZSC_SECCFGR2_SAI1SEC_Pos: u32 = GTZC_CFGR2_SAI1_Pos;
pub const GTZC_TZSC_SECCFGR2_SAI1SEC_Msk: u32 = GTZC_CFGR2_SAI1_Msk;
pub const GTZC_TZSC_SECCFGR2_TIM17SEC_Pos: u32 = GTZC_CFGR2_TIM17_Pos;
pub const GTZC_TZSC_SECCFGR2_TIM17SEC_Msk: u32 = GTZC_CFGR2_TIM17_Msk;
pub const GTZC_TZSC_SECCFGR2_TIM16SEC_Pos: u32 = GTZC_CFGR2_TIM16_Pos;
pub const GTZC_TZSC_SECCFGR2_TIM16SEC_Msk: u32 = GTZC_CFGR2_TIM16_Msk;
pub const GTZC_TZSC_SECCFGR2_TIM15SEC_Pos: u32 = GTZC_CFGR2_TIM15_Pos;
pub const GTZC_TZSC_SECCFGR2_TIM15SEC_Msk: u32 = GTZC_CFGR2_TIM15_Msk;
pub const GTZC_TZSC_SECCFGR2_USART1SEC_Pos: u32 = GTZC_CFGR2_USART1_Pos;
pub const GTZC_TZSC_SECCFGR2_USART1SEC_Msk: u32 = GTZC_CFGR2_USART1_Msk;
pub const GTZC_TZSC_SECCFGR2_TIM8SEC_Pos: u32 = GTZC_CFGR2_TIM8_Pos;
pub const GTZC_TZSC_SECCFGR2_TIM8SEC_Msk: u32 = GTZC_CFGR2_TIM8_Msk;
pub const GTZC_TZSC_PRIVCFGR1_SPI1PRIV_Pos: u32 = GTZC_CFGR1_SPI1_Pos;
pub const GTZC_TZSC_PRIVCFGR1_SPI1PRIV_Msk: u32 = GTZC_CFGR1_SPI1_Msk;
pub const GTZC_TZSC_PRIVCFGR1_TIM1PRIV_Pos: u32 = GTZC_CFGR1_TIM1_Pos;
pub const GTZC_TZSC_PRIVCFGR1_TIM1PRIV_Msk: u32 = GTZC_CFGR1_TIM1_Msk;
pub const GTZC_TZSC_PRIVCFGR1_COMPPRIV_Pos: u32 = GTZC_CFGR1_COMP_Pos;
pub const GTZC_TZSC_PRIVCFGR1_COMPPRIV_Msk: u32 = GTZC_CFGR1_COMP_Msk;
pub const GTZC_TZSC_PRIVCFGR1_VREFBUFPRIV_Pos: u32 = GTZC_CFGR1_VREFBUF_Pos;
pub const GTZC_TZSC_PRIVCFGR1_VREFBUFPRIV_Msk: u32 = GTZC_CFGR1_VREFBUF_Msk;
pub const GTZC_TZSC_PRIVCFGR1_UCPD1PRIV_Pos: u32 = GTZC_CFGR1_UCPD1_Pos;
pub const GTZC_TZSC_PRIVCFGR1_UCPD1PRIV_Msk: u32 = GTZC_CFGR1_UCPD1_Msk;
pub const GTZC_TZSC_PRIVCFGR1_USBFSPRIV_Pos: u32 = GTZC_CFGR1_USBFS_Pos;
pub const GTZC_TZSC_PRIVCFGR1_USBFSPRIV_Msk: u32 = GTZC_CFGR1_USBFS_Msk;
pub const GTZC_TZSC_PRIVCFGR1_FDCAN1PRIV_Pos: u32 = GTZC_CFGR1_FDCAN1_Pos;
pub const GTZC_TZSC_PRIVCFGR1_FDCAN1PRIV_Msk: u32 = GTZC_CFGR1_FDCAN1_Msk;
pub const GTZC_TZSC_PRIVCFGR1_LPTIM3PRIV_Pos: u32 = GTZC_CFGR1_LPTIM3_Pos;
pub const GTZC_TZSC_PRIVCFGR1_LPTIM3PRIV_Msk: u32 = GTZC_CFGR1_LPTIM3_Msk;
pub const GTZC_TZSC_PRIVCFGR1_LPTIM2PRIV_Pos: u32 = GTZC_CFGR1_LPTIM2_Pos;
pub const GTZC_TZSC_PRIVCFGR1_LPTIM2PRIV_Msk: u32 = GTZC_CFGR1_LPTIM2_Msk;
pub const GTZC_TZSC_PRIVCFGR1_I2C4PRIV_Pos: u32 = GTZC_CFGR1_I2C4_Pos;
pub const GTZC_TZSC_PRIVCFGR1_I2C4PRIV_Msk: u32 = GTZC_CFGR1_I2C4_Msk;
pub const GTZC_TZSC_PRIVCFGR1_LPUART1PRIV_Pos: u32 = GTZC_CFGR1_LPUART1_Pos;
pub const GTZC_TZSC_PRIVCFGR1_LPUART1PRIV_Msk: u32 = GTZC_CFGR1_LPUART1_Msk;
pub const GTZC_TZSC_PRIVCFGR1_LPTIM1PRIV_Pos: u32 = GTZC_CFGR1_LPTIM1_Pos;
pub const GTZC_TZSC_PRIVCFGR1_LPTIM1PRIV_Msk: u32 = GTZC_CFGR1_LPTIM1_Msk;
pub const GTZC_TZSC_PRIVCFGR1_OPAMPPRIV_Pos: u32 = GTZC_CFGR1_OPAMP_Pos;
pub const GTZC_TZSC_PRIVCFGR1_OPAMPPRIV_Msk: u32 = GTZC_CFGR1_OPAMP_Msk;
pub const GTZC_TZSC_PRIVCFGR1_DAC1PRIV_Pos: u32 = GTZC_CFGR1_DAC1_Pos;
pub const GTZC_TZSC_PRIVCFGR1_DAC1PRIV_Msk: u32 = GTZC_CFGR1_DAC1_Msk;
pub const GTZC_TZSC_PRIVCFGR1_CRSPRIV_Pos: u32 = GTZC_CFGR1_CRS_Pos;
pub const GTZC_TZSC_PRIVCFGR1_CRSPRIV_Msk: u32 = GTZC_CFGR1_CRS_Msk;
pub const GTZC_TZSC_PRIVCFGR1_I2C3PRIV_Pos: u32 = GTZC_CFGR1_I2C3_Pos;
pub const GTZC_TZSC_PRIVCFGR1_I2C3PRIV_Msk: u32 = GTZC_CFGR1_I2C3_Msk;
pub const GTZC_TZSC_PRIVCFGR1_I2C2PRIV_Pos: u32 = GTZC_CFGR1_I2C2_Pos;
pub const GTZC_TZSC_PRIVCFGR1_I2C2PRIV_Msk: u32 = GTZC_CFGR1_I2C2_Msk;
pub const GTZC_TZSC_PRIVCFGR1_I2C1PRIV_Pos: u32 = GTZC_CFGR1_I2C1_Pos;
pub const GTZC_TZSC_PRIVCFGR1_I2C1PRIV_Msk: u32 = GTZC_CFGR1_I2C1_Msk;
pub const GTZC_TZSC_PRIVCFGR1_UART5PRIV_Pos: u32 = GTZC_CFGR1_UART5_Pos;
pub const GTZC_TZSC_PRIVCFGR1_UART5PRIV_Msk: u32 = GTZC_CFGR1_UART5_Msk;
pub const GTZC_TZSC_PRIVCFGR1_UART4PRIV_Pos: u32 = GTZC_CFGR1_UART4_Pos;
pub const GTZC_TZSC_PRIVCFGR1_UART4PRIV_Msk: u32 = GTZC_CFGR1_UART4_Msk;
pub const GTZC_TZSC_PRIVCFGR1_USART3PRIV_Pos: u32 = GTZC_CFGR1_USART3_Pos;
pub const GTZC_TZSC_PRIVCFGR1_USART3PRIV_Msk: u32 = GTZC_CFGR1_USART3_Msk;
pub const GTZC_TZSC_PRIVCFGR1_USART2PRIV_Pos: u32 = GTZC_CFGR1_USART2_Pos;
pub const GTZC_TZSC_PRIVCFGR1_USART2PRIV_Msk: u32 = GTZC_CFGR1_USART2_Msk;
pub const GTZC_TZSC_PRIVCFGR1_SPI3PRIV_Pos: u32 = GTZC_CFGR1_PI3_Pos;
pub const GTZC_TZSC_PRIVCFGR1_SPI3PRIV_Msk: u32 = GTZC_CFGR1_SPI3_Msk;
pub const GTZC_TZSC_PRIVCFGR1_SPI2PRIV_Pos: u32 = GTZC_CFGR1_SPI2_Pos;
pub const GTZC_TZSC_PRIVCFGR1_SPI2PRIV_Msk: u32 = GTZC_CFGR1_SPI2_Msk;
pub const GTZC_TZSC_PRIVCFGR1_IWDGPRIV_Pos: u32 = GTZC_CFGR1_IWDG_Pos;
pub const GTZC_TZSC_PRIVCFGR1_IWDGPRIV_Msk: u32 = GTZC_CFGR1_IWDG_Msk;
pub const GTZC_TZSC_PRIVCFGR1_WWDGPRIV_Pos: u32 = GTZC_CFGR1_WWDG_Pos;
pub const GTZC_TZSC_PRIVCFGR1_WWDGPRIV_Msk: u32 = GTZC_CFGR1_WWDG_Msk;
pub const GTZC_TZSC_PRIVCFGR1_TIM7PRIV_Pos: u32 = GTZC_CFGR1_TIM7_Pos;
pub const GTZC_TZSC_PRIVCFGR1_TIM7PRIV_Msk: u32 = GTZC_CFGR1_TIM7_Msk;
pub const GTZC_TZSC_PRIVCFGR1_TIM6PRIV_Pos: u32 = GTZC_CFGR1_TIM6_Pos;
pub const GTZC_TZSC_PRIVCFGR1_TIM6PRIV_Msk: u32 = GTZC_CFGR1_TIM6_Msk;
pub const GTZC_TZSC_PRIVCFGR1_TIM5PRIV_Pos: u32 = GTZC_CFGR1_TIM5_Pos;
pub const GTZC_TZSC_PRIVCFGR1_TIM5PRIV_Msk: u32 = GTZC_CFGR1_TIM5_Msk;
pub const GTZC_TZSC_PRIVCFGR1_TIM4PRIV_Pos: u32 = GTZC_CFGR1_TIM4_Pos;
pub const GTZC_TZSC_PRIVCFGR1_TIM4PRIV_Msk: u32 = GTZC_CFGR1_TIM4_Msk;
pub const GTZC_TZSC_PRIVCFGR1_TIM3PRIV_Pos: u32 = GTZC_CFGR1_TIM3_Pos;
pub const GTZC_TZSC_PRIVCFGR1_TIM3PRIV_Msk: u32 = GTZC_CFGR1_TIM3_Msk;
pub const GTZC_TZSC_PRIVCFGR1_TIM2PRIV_Pos: u32 = GTZC_CFGR1_TIM2_Pos;
pub const GTZC_TZSC_PRIVCFGR1_TIM2PRIV_Msk: u32 = GTZC_CFGR1_TIM2_Msk;
pub const GTZC_TZSC_PRIVCFGR2_OCTOSPI1_REGPRIV_Pos: u32 = GTZC_CFGR2_OCTOSPI1_REG_Pos;
pub const GTZC_TZSC_PRIVCFGR2_OCTOSPI1_REGPRIV_Msk: u32 = GTZC_CFGR2_OCTOSPI1_REG_Msk;
pub const GTZC_TZSC_PRIVCFGR2_FMC_REGPRIV_Pos: u32 = GTZC_CFGR2_FMC_REG_Pos;
pub const GTZC_TZSC_PRIVCFGR2_FMC_REGPRIV_Msk: u32 = GTZC_CFGR2_FMC_REG_Msk;
pub const GTZC_TZSC_PRIVCFGR2_SDMMC1PRIV_Pos: u32 = GTZC_CFGR2_SDMMC1_Pos;
pub const GTZC_TZSC_PRIVCFGR2_SDMMC1PRIV_Msk: u32 = GTZC_CFGR2_SDMMC1_Msk;
pub const GTZC_TZSC_PRIVCFGR2_PKAPRIV_Pos: u32 = GTZC_CFGR2_PKA_Pos;
pub const GTZC_TZSC_PRIVCFGR2_PKAPRIV_Msk: u32 = GTZC_CFGR2_PKA_Msk;
pub const GTZC_TZSC_PRIVCFGR2_RNGPRIV_Pos: u32 = GTZC_CFGR2_RNG_Pos;
pub const GTZC_TZSC_PRIVCFGR2_RNGPRIV_Msk: u32 = GTZC_CFGR2_RNG_Msk;
pub const GTZC_TZSC_PRIVCFGR2_HASHPRIV_Pos: u32 = GTZC_CFGR2_HASH_Pos;
pub const GTZC_TZSC_PRIVCFGR2_HASHPRIV_Msk: u32 = GTZC_CFGR2_HASH_Msk;
pub const GTZC_TZSC_PRIVCFGR2_AESPRIV_Pos: u32 = GTZC_CFGR2_AES_Pos;
pub const GTZC_TZSC_PRIVCFGR2_AESPRIV_Msk: u32 = GTZC_CFGR2_AES_Msk;
pub const GTZC_TZSC_PRIVCFGR2_ADCPRIV_Pos: u32 = GTZC_CFGR2_ADC_Pos;
pub const GTZC_TZSC_PRIVCFGR2_ADCPRIV_Msk: u32 = GTZC_CFGR2_ADC_Msk;
pub const GTZC_TZSC_PRIVCFGR2_ICACHE_REGPRIV_Pos: u32 = GTZC_CFGR2_ICACHE_REG_Pos;
pub const GTZC_TZSC_PRIVCFGR2_ICACHE_REGPRIV_Msk: u32 = GTZC_CFGR2_ICACHE_REG_Msk;
pub const GTZC_TZSC_PRIVCFGR2_TSCPRIV_Pos: u32 = GTZC_CFGR2_TSC_Pos;
pub const GTZC_TZSC_PRIVCFGR2_TSCPRIV_Msk: u32 = GTZC_CFGR2_TSC_Msk;
pub const GTZC_TZSC_PRIVCFGR2_CRCPRIV_Pos: u32 = GTZC_CFGR2_CRC_Pos;
pub const GTZC_TZSC_PRIVCFGR2_CRCPRIV_Msk: u32 = GTZC_CFGR2_CRC_Msk;
pub const GTZC_TZSC_PRIVCFGR2_DFSDM1PRIV_Pos: u32 = GTZC_CFGR2_DFSDM1_Pos;
pub const GTZC_TZSC_PRIVCFGR2_DFSDM1PRIV_Msk: u32 = GTZC_CFGR2_DFSDM1_Msk;
pub const GTZC_TZSC_PRIVCFGR2_SAI2PRIV_Pos: u32 = GTZC_CFGR2_SAI2_Pos;
pub const GTZC_TZSC_PRIVCFGR2_SAI2PRIV_Msk: u32 = GTZC_CFGR2_SAI2_Msk;
pub const GTZC_TZSC_PRIVCFGR2_SAI1PRIV_Pos: u32 = GTZC_CFGR2_SAI1_Pos;
pub const GTZC_TZSC_PRIVCFGR2_SAI1PRIV_Msk: u32 = GTZC_CFGR2_SAI1_Msk;
pub const GTZC_TZSC_PRIVCFGR2_TIM17PRIV_Pos: u32 = GTZC_CFGR2_TIM17_Pos;
pub const GTZC_TZSC_PRIVCFGR2_TIM17PRIV_Msk: u32 = GTZC_CFGR2_TIM17_Msk;
pub const GTZC_TZSC_PRIVCFGR2_TIM16PRIV_Pos: u32 = GTZC_CFGR2_TIM16_Pos;
pub const GTZC_TZSC_PRIVCFGR2_TIM16PRIV_Msk: u32 = GTZC_CFGR2_TIM16_Msk;
pub const GTZC_TZSC_PRIVCFGR2_TIM15PRIV_Pos: u32 = GTZC_CFGR2_TIM15_Pos;
pub const GTZC_TZSC_PRIVCFGR2_TIM15PRIV_Msk: u32 = GTZC_CFGR2_TIM15_Msk;
pub const GTZC_TZSC_PRIVCFGR2_USART1PRIV_Pos: u32 = GTZC_CFGR2_USART1_Pos;
pub const GTZC_TZSC_PRIVCFGR2_USART1PRIV_Msk: u32 = GTZC_CFGR2_USART1_Msk;
pub const GTZC_TZSC_PRIVCFGR2_TIM8PRIV_Pos: u32 = GTZC_CFGR2_TIM8_Pos;
pub const GTZC_TZSC_PRIVCFGR2_TIM8PRIV_Msk: u32 = GTZC_CFGR2_TIM8_Msk;
pub const GTZC_TZIC_IER1_SPI1IE_Pos: u32 = GTZC_CFGR1_SPI1_Pos;
pub const GTZC_TZIC_IER1_SPI1IE_Msk: u32 = GTZC_CFGR1_SPI1_Msk;
pub const GTZC_TZIC_IER1_TIM1IE_Pos: u32 = GTZC_CFGR1_TIM1_Pos;
pub const GTZC_TZIC_IER1_TIM1IE_Msk: u32 = GTZC_CFGR1_TIM1_Msk;
pub const GTZC_TZIC_IER1_COMPIE_Pos: u32 = GTZC_CFGR1_COMP_Pos;
pub const GTZC_TZIC_IER1_COMPIE_Msk: u32 = GTZC_CFGR1_COMP_Msk;
pub const GTZC_TZIC_IER1_VREFBUFIE_Pos: u32 = GTZC_CFGR1_VREFBUF_Pos;
pub const GTZC_TZIC_IER1_VREFBUFIE_Msk: u32 = GTZC_CFGR1_VREFBUF_Msk;
pub const GTZC_TZIC_IER1_UCPD1IE_Pos: u32 = GTZC_CFGR1_UCPD1_Pos;
pub const GTZC_TZIC_IER1_UCPD1IE_Msk: u32 = GTZC_CFGR1_UCPD1_Msk;
pub const GTZC_TZIC_IER1_USBFSIE_Pos: u32 = GTZC_CFGR1_USBFS_Pos;
pub const GTZC_TZIC_IER1_USBFSIE_Msk: u32 = GTZC_CFGR1_USBFS_Msk;
pub const GTZC_TZIC_IER1_FDCAN1IE_Pos: u32 = GTZC_CFGR1_FDCAN1_Pos;
pub const GTZC_TZIC_IER1_FDCAN1IE_Msk: u32 = GTZC_CFGR1_FDCAN1_Msk;
pub const GTZC_TZIC_IER1_LPTIM3IE_Pos: u32 = GTZC_CFGR1_LPTIM3_Pos;
pub const GTZC_TZIC_IER1_LPTIM3IE_Msk: u32 = GTZC_CFGR1_LPTIM3_Msk;
pub const GTZC_TZIC_IER1_LPTIM2IE_Pos: u32 = GTZC_CFGR1_LPTIM2_Pos;
pub const GTZC_TZIC_IER1_LPTIM2IE_Msk: u32 = GTZC_CFGR1_LPTIM2_Msk;
pub const GTZC_TZIC_IER1_I2C4IE_Pos: u32 = GTZC_CFGR1_I2C4_Pos;
pub const GTZC_TZIC_IER1_I2C4IE_Msk: u32 = GTZC_CFGR1_I2C4_Msk;
pub const GTZC_TZIC_IER1_LPUART1IE_Pos: u32 = GTZC_CFGR1_LPUART1_Pos;
pub const GTZC_TZIC_IER1_LPUART1IE_Msk: u32 = GTZC_CFGR1_LPUART1_Msk;
pub const GTZC_TZIC_IER1_LPTIM1IE_Pos: u32 = GTZC_CFGR1_LPTIM1_Pos;
pub const GTZC_TZIC_IER1_LPTIM1IE_Msk: u32 = GTZC_CFGR1_LPTIM1_Msk;
pub const GTZC_TZIC_IER1_OPAMPIE_Pos: u32 = GTZC_CFGR1_OPAMP_Pos;
pub const GTZC_TZIC_IER1_OPAMPIE_Msk: u32 = GTZC_CFGR1_OPAMP_Msk;
pub const GTZC_TZIC_IER1_DAC1IE_Pos: u32 = GTZC_CFGR1_DAC1_Pos;
pub const GTZC_TZIC_IER1_DAC1IE_Msk: u32 = GTZC_CFGR1_DAC1_Msk;
pub const GTZC_TZIC_IER1_CRSIE_Pos: u32 = GTZC_CFGR1_CRS_Pos;
pub const GTZC_TZIC_IER1_CRSIE_Msk: u32 = GTZC_CFGR1_CRS_Msk;
pub const GTZC_TZIC_IER1_I2C3IE_Pos: u32 = GTZC_CFGR1_I2C3_Pos;
pub const GTZC_TZIC_IER1_I2C3IE_Msk: u32 = GTZC_CFGR1_I2C3_Msk;
pub const GTZC_TZIC_IER1_I2C2IE_Pos: u32 = GTZC_CFGR1_I2C2_Pos;
pub const GTZC_TZIC_IER1_I2C2IE_Msk: u32 = GTZC_CFGR1_I2C2_Msk;
pub const GTZC_TZIC_IER1_I2C1IE_Pos: u32 = GTZC_CFGR1_I2C1_Pos;
pub const GTZC_TZIC_IER1_I2C1IE_Msk: u32 = GTZC_CFGR1_I2C1_Msk;
pub const GTZC_TZIC_IER1_UART5IE_Pos: u32 = GTZC_CFGR1_UART5_Pos;
pub const GTZC_TZIC_IER1_UART5IE_Msk: u32 = GTZC_CFGR1_UART5_Msk;
pub const GTZC_TZIC_IER1_UART4IE_Pos: u32 = GTZC_CFGR1_UART4_Pos;
pub const GTZC_TZIC_IER1_UART4IE_Msk: u32 = GTZC_CFGR1_UART4_Msk;
pub const GTZC_TZIC_IER1_USART3IE_Pos: u32 = GTZC_CFGR1_USART3_Pos;
pub const GTZC_TZIC_IER1_USART3IE_Msk: u32 = GTZC_CFGR1_USART3_Msk;
pub const GTZC_TZIC_IER1_USART2IE_Pos: u32 = GTZC_CFGR1_USART2_Pos;
pub const GTZC_TZIC_IER1_USART2IE_Msk: u32 = GTZC_CFGR1_USART2_Msk;
pub const GTZC_TZIC_IER1_SPI3IE_Pos: u32 = GTZC_CFGR1_SPI3_Pos;
pub const GTZC_TZIC_IER1_SPI3IE_Msk: u32 = GTZC_CFGR1_SPI3_Msk;
pub const GTZC_TZIC_IER1_SPI2IE_Pos: u32 = GTZC_CFGR1_SPI2_Pos;
pub const GTZC_TZIC_IER1_SPI2IE_Msk: u32 = GTZC_CFGR1_SPI2_Msk;
pub const GTZC_TZIC_IER1_IWDGIE_Pos: u32 = GTZC_CFGR1_IWDG_Pos;
pub const GTZC_TZIC_IER1_IWDGIE_Msk: u32 = GTZC_CFGR1_IWDG_Msk;
pub const GTZC_TZIC_IER1_WWDGIE_Pos: u32 = GTZC_CFGR1_WWDG_Pos;
pub const GTZC_TZIC_IER1_WWDGIE_Msk: u32 = GTZC_CFGR1_WWDG_Msk;
pub const GTZC_TZIC_IER1_TIM7IE_Pos: u32 = GTZC_CFGR1_TIM7_Pos;
pub const GTZC_TZIC_IER1_TIM7IE_Msk: u32 = GTZC_CFGR1_TIM7_Msk;
pub const GTZC_TZIC_IER1_TIM6IE_Pos: u32 = GTZC_CFGR1_TIM6_Pos;
pub const GTZC_TZIC_IER1_TIM6IE_Msk: u32 = GTZC_CFGR1_TIM6_Msk;
pub const GTZC_TZIC_IER1_TIM5IE_Pos: u32 = GTZC_CFGR1_TIM5_Pos;
pub const GTZC_TZIC_IER1_TIM5IE_Msk: u32 = GTZC_CFGR1_TIM5_Msk;
pub const GTZC_TZIC_IER1_TIM4IE_Pos: u32 = GTZC_CFGR1_TIM4_Pos;
pub const GTZC_TZIC_IER1_TIM4IE_Msk: u32 = GTZC_CFGR1_TIM4_Msk;
pub const GTZC_TZIC_IER1_TIM3IE_Pos: u32 = GTZC_CFGR1_TIM3_Pos;
pub const GTZC_TZIC_IER1_TIM3IE_Msk: u32 = GTZC_CFGR1_TIM3_Msk;
pub const GTZC_TZIC_IER1_TIM2IE_Pos: u32 = GTZC_CFGR1_TIM2_Pos;
pub const GTZC_TZIC_IER1_TIM2IE_Msk: u32 = GTZC_CFGR1_TIM2_Msk;
pub const GTZC_TZIC_IER2_OTFDEC1IE_Pos: u32 = GTZC_CFGR2_OTFDEC1_Pos;
pub const GTZC_TZIC_IER2_OTFDEC1IE_Msk: u32 = GTZC_CFGR2_OTFDEC1_Msk;
pub const GTZC_TZIC_IER2_EXTIIE_Pos: u32 = GTZC_CFGR2_EXTI_Pos;
pub const GTZC_TZIC_IER2_EXTIIE_Msk: u32 = GTZC_CFGR2_EXTI_Msk;
pub const GTZC_TZIC_IER2_FLASH_REGIE_Pos: u32 = GTZC_CFGR2_FLASH_REG_Pos;
pub const GTZC_TZIC_IER2_FLASH_REGIE_Msk: u32 = GTZC_CFGR2_FLASH_REG_Msk;
pub const GTZC_TZIC_IER2_FLASHIE_Pos: u32 = GTZC_CFGR2_FLASH_Pos;
pub const GTZC_TZIC_IER2_FLASHIE_Msk: u32 = GTZC_CFGR2_FLASH_Msk;
pub const GTZC_TZIC_IER2_RCCIE_Pos: u32 = GTZC_CFGR2_RCC_Pos;
pub const GTZC_TZIC_IER2_RCCIE_Msk: u32 = GTZC_CFGR2_RCC_Msk;
pub const GTZC_TZIC_IER2_DMAMUX1IE_Pos: u32 = GTZC_CFGR2_DMAMUX1_Pos;
pub const GTZC_TZIC_IER2_DMAMUX1IE_Msk: u32 = GTZC_CFGR2_DMAMUX1_Msk;
pub const GTZC_TZIC_IER2_DMA2IE_Pos: u32 = GTZC_CFGR2_DMA2_Pos;
pub const GTZC_TZIC_IER2_DMA2IE_Msk: u32 = GTZC_CFGR2_DMA2_Msk;
pub const GTZC_TZIC_IER2_DMA1IE_Pos: u32 = GTZC_CFGR2_DMA1_Pos;
pub const GTZC_TZIC_IER2_DMA1IE_Msk: u32 = GTZC_CFGR2_DMA1_Msk;
pub const GTZC_TZIC_IER2_SYSCFGIE_Pos: u32 = GTZC_CFGR2_SYSCFG_Pos;
pub const GTZC_TZIC_IER2_SYSCFGIE_Msk: u32 = GTZC_CFGR2_SYSCFG_Msk;
pub const GTZC_TZIC_IER2_PWRIE_Pos: u32 = GTZC_CFGR2_PWR_Pos;
pub const GTZC_TZIC_IER2_PWRIE_Msk: u32 = GTZC_CFGR2_PWR_Msk;
pub const GTZC_TZIC_IER2_RTCIE_Pos: u32 = GTZC_CFGR2_RTC_Pos;
pub const GTZC_TZIC_IER2_RTCIE_Msk: u32 = GTZC_CFGR2_RTC_Msk;
pub const GTZC_TZIC_IER2_OCTOSPI1_REGIE_Pos: u32 = GTZC_CFGR2_OCTOSPI1_REG_Pos;
pub const GTZC_TZIC_IER2_OCTOSPI1_REGIE_Msk: u32 = GTZC_CFGR2_OCTOSPI1_REG_Msk;
pub const GTZC_TZIC_IER2_FMC_REGIE_Pos: u32 = GTZC_CFGR2_FMC_REG_Pos;
pub const GTZC_TZIC_IER2_FMC_REGIE_Msk: u32 = GTZC_CFGR2_FMC_REG_Msk;
pub const GTZC_TZIC_IER2_SDMMC1IE_Pos: u32 = GTZC_CFGR2_SDMMC1_Pos;
pub const GTZC_TZIC_IER2_SDMMC1IE_Msk: u32 = GTZC_CFGR2_SDMMC1_Msk;
pub const GTZC_TZIC_IER2_PKAIE_Pos: u32 = GTZC_CFGR2_PKA_Pos;
pub const GTZC_TZIC_IER2_PKAIE_Msk: u32 = GTZC_CFGR2_PKA_Msk;
pub const GTZC_TZIC_IER2_RNGIE_Pos: u32 = GTZC_CFGR2_RNG_Pos;
pub const GTZC_TZIC_IER2_RNGIE_Msk: u32 = GTZC_CFGR2_RNG_Msk;
pub const GTZC_TZIC_IER2_HASHIE_Pos: u32 = GTZC_CFGR2_HASH_Pos;
pub const GTZC_TZIC_IER2_HASHIE_Msk: u32 = GTZC_CFGR2_HASH_Msk;
pub const GTZC_TZIC_IER2_AESIE_Pos: u32 = GTZC_CFGR2_AES_Pos;
pub const GTZC_TZIC_IER2_AESIE_Msk: u32 = GTZC_CFGR2_AES_Msk;
pub const GTZC_TZIC_IER2_ADCIE_Pos: u32 = GTZC_CFGR2_ADC_Pos;
pub const GTZC_TZIC_IER2_ADCIE_Msk: u32 = GTZC_CFGR2_ADC_Msk;
pub const GTZC_TZIC_IER2_ICACHE_REGIE_Pos: u32 = GTZC_CFGR2_ICACHE_REG_Pos;
pub const GTZC_TZIC_IER2_ICACHE_REGIE_Msk: u32 = GTZC_CFGR2_ICACHE_REG_Msk;
pub const GTZC_TZIC_IER2_TSCIE_Pos: u32 = GTZC_CFGR2_TSC_Pos;
pub const GTZC_TZIC_IER2_TSCIE_Msk: u32 = GTZC_CFGR2_TSC_Msk;
pub const GTZC_TZIC_IER2_CRCIE_Pos: u32 = GTZC_CFGR2_CRC_Pos;
pub const GTZC_TZIC_IER2_CRCIE_Msk: u32 = GTZC_CFGR2_CRC_Msk;
pub const GTZC_TZIC_IER2_DFSDM1IE_Pos: u32 = GTZC_CFGR2_DFSDM1_Pos;
pub const GTZC_TZIC_IER2_DFSDM1IE_Msk: u32 = GTZC_CFGR2_DFSDM1_Msk;
pub const GTZC_TZIC_IER2_SAI2IE_Pos: u32 = GTZC_CFGR2_SAI2_Pos;
pub const GTZC_TZIC_IER2_SAI2IE_Msk: u32 = GTZC_CFGR2_SAI2_Msk;
pub const GTZC_TZIC_IER2_SAI1IE_Pos: u32 = GTZC_CFGR2_SAI1_Pos;
pub const GTZC_TZIC_IER2_SAI1IE_Msk: u32 = GTZC_CFGR2_SAI1_Msk;
pub const GTZC_TZIC_IER2_TIM17IE_Pos: u32 = GTZC_CFGR2_TIM17_Pos;
pub const GTZC_TZIC_IER2_TIM17IE_Msk: u32 = GTZC_CFGR2_TIM17_Msk;
pub const GTZC_TZIC_IER2_TIM16IE_Pos: u32 = GTZC_CFGR2_TIM16_Pos;
pub const GTZC_TZIC_IER2_TIM16IE_Msk: u32 = GTZC_CFGR2_TIM16_Msk;
pub const GTZC_TZIC_IER2_TIM15IE_Pos: u32 = GTZC_CFGR2_TIM15_Pos;
pub const GTZC_TZIC_IER2_TIM15IE_Msk: u32 = GTZC_CFGR2_TIM15_Msk;
pub const GTZC_TZIC_IER2_USART1IE_Pos: u32 = GTZC_CFGR2_USART1_Pos;
pub const GTZC_TZIC_IER2_USART1IE_Msk: u32 = GTZC_CFGR2_USART1_Msk;
pub const GTZC_TZIC_IER2_TIM8IE_Pos: u32 = GTZC_CFGR2_TIM8_Pos;
pub const GTZC_TZIC_IER2_TIM8IE_Msk: u32 = GTZC_CFGR2_TIM8_Msk;
pub const GTZC_TZIC_IER3_MPCBB2_REGIE_Pos: u32 = GTZC_CFGR3_MPCBB2_REG_Pos;
pub const GTZC_TZIC_IER3_MPCBB2_REGIE_Msk: u32 = GTZC_CFGR3_MPCBB2_REG_Msk;
pub const GTZC_TZIC_IER3_SRAM2IE_Pos: u32 = GTZC_CFGR3_SRAM2_Pos;
pub const GTZC_TZIC_IER3_SRAM2IE_Msk: u32 = GTZC_CFGR3_SRAM2_Msk;
pub const GTZC_TZIC_IER3_MPCBB1_REGIE_Pos: u32 = GTZC_CFGR3_MPCBB1_REG_Pos;
pub const GTZC_TZIC_IER3_MPCBB1_REGIE_Msk: u32 = GTZC_CFGR3_MPCBB1_REG_Msk;
pub const GTZC_TZIC_IER3_SRAM1IE_Pos: u32 = GTZC_CFGR3_SRAM1_Pos;
pub const GTZC_TZIC_IER3_SRAM1IE_Msk: u32 = GTZC_CFGR3_SRAM1_Msk;
pub const GTZC_TZIC_IER3_OCTOSPI1_MEMIE_Pos: u32 = GTZC_CFGR3_OCTOSPI1_MEM_Pos;
pub const GTZC_TZIC_IER3_OCTOSPI1_MEMIE_Msk: u32 = GTZC_CFGR3_OCTOSPI1_MEM_Msk;
pub const GTZC_TZIC_IER3_FMC_MEMIE_Pos: u32 = GTZC_CFGR3_FMC_MEM_Pos;
pub const GTZC_TZIC_IER3_FMC_MEMIE_Msk: u32 = GTZC_CFGR3_FMC_MEM_Msk;
pub const GTZC_TZIC_IER3_TZICIE_Pos: u32 = GTZC_CFGR3_TZIC_Pos;
pub const GTZC_TZIC_IER3_TZICIE_Msk: u32 = GTZC_CFGR3_TZIC_Msk;
pub const GTZC_TZIC_IER3_TZSCIE_Pos: u32 = GTZC_CFGR3_TZSC_Pos;
pub const GTZC_TZIC_IER3_TZSCIE_Msk: u32 = GTZC_CFGR3_TZSC_Msk;
pub const GTZC_TZIC_SR1_SPI1F_Pos: u32 = GTZC_CFGR1_SPI1_Pos;
pub const GTZC_TZIC_SR1_SPI1F_Msk: u32 = GTZC_CFGR1_SPI1_Msk;
pub const GTZC_TZIC_SR1_TIM1F_Pos: u32 = GTZC_CFGR1_TIM1_Pos;
pub const GTZC_TZIC_SR1_TIM1F_Msk: u32 = GTZC_CFGR1_TIM1_Msk;
pub const GTZC_TZIC_SR1_COMPF_Pos: u32 = GTZC_CFGR1_COMP_Pos;
pub const GTZC_TZIC_SR1_COMPF_Msk: u32 = GTZC_CFGR1_COMP_Msk;
pub const GTZC_TZIC_SR1_VREFBUFF_Pos: u32 = GTZC_CFGR1_VREFBUF_Pos;
pub const GTZC_TZIC_SR1_VREFBUFF_Msk: u32 = GTZC_CFGR1_VREFBUF_Msk;
pub const GTZC_TZIC_SR1_UCPD1F_Pos: u32 = GTZC_CFGR1_UCPD1_Pos;
pub const GTZC_TZIC_SR1_UCPD1F_Msk: u32 = GTZC_CFGR1_UCPD1_Msk;
pub const GTZC_TZIC_SR1_USBFSF_Pos: u32 = GTZC_CFGR1_USBFS_Pos;
pub const GTZC_TZIC_SR1_USBFSF_Msk: u32 = GTZC_CFGR1_USBFS_Msk;
pub const GTZC_TZIC_SR1_FDCAN1F_Pos: u32 = GTZC_CFGR1_FDCAN1_Pos;
pub const GTZC_TZIC_SR1_FDCAN1F_Msk: u32 = GTZC_CFGR1_FDCAN1_Msk;
pub const GTZC_TZIC_SR1_LPTIM3F_Pos: u32 = GTZC_CFGR1_LPTIM3_Pos;
pub const GTZC_TZIC_SR1_LPTIM3F_Msk: u32 = GTZC_CFGR1_LPTIM3_Msk;
pub const GTZC_TZIC_SR1_LPTIM2F_Pos: u32 = GTZC_CFGR1_LPTIM2_Pos;
pub const GTZC_TZIC_SR1_LPTIM2F_Msk: u32 = GTZC_CFGR1_LPTIM2_Msk;
pub const GTZC_TZIC_SR1_I2C4F_Pos: u32 = GTZC_CFGR1_I2C4_Pos;
pub const GTZC_TZIC_SR1_I2C4F_Msk: u32 = GTZC_CFGR1_I2C4_Msk;
pub const GTZC_TZIC_SR1_LPUART1F_Pos: u32 = GTZC_CFGR1_LPUART1_Pos;
pub const GTZC_TZIC_SR1_LPUART1F_Msk: u32 = GTZC_CFGR1_LPUART1_Msk;
pub const GTZC_TZIC_SR1_LPTIM1F_Pos: u32 = GTZC_CFGR1_LPTIM1_Pos;
pub const GTZC_TZIC_SR1_LPTIM1F_Msk: u32 = GTZC_CFGR1_LPTIM1_Msk;
pub const GTZC_TZIC_SR1_OPAMPF_Pos: u32 = GTZC_CFGR1_OPAMP_Pos;
pub const GTZC_TZIC_SR1_OPAMPF_Msk: u32 = GTZC_CFGR1_OPAMP_Msk;
pub const GTZC_TZIC_SR1_DAC1F_Pos: u32 = GTZC_CFGR1_DAC1_Pos;
pub const GTZC_TZIC_SR1_DAC1F_Msk: u32 = GTZC_CFGR1_DAC1_Msk;
pub const GTZC_TZIC_SR1_CRSF_Pos: u32 = GTZC_CFGR1_CRS_Pos;
pub const GTZC_TZIC_SR1_CRSF_Msk: u32 = GTZC_CFGR1_CRS_Msk;
pub const GTZC_TZIC_SR1_I2C3F_Pos: u32 = GTZC_CFGR1_I2C3_Pos;
pub const GTZC_TZIC_SR1_I2C3F_Msk: u32 = GTZC_CFGR1_I2C3_Msk;
pub const GTZC_TZIC_SR1_I2C2F_Pos: u32 = GTZC_CFGR1_I2C2_Pos;
pub const GTZC_TZIC_SR1_I2C2F_Msk: u32 = GTZC_CFGR1_I2C2_Msk;
pub const GTZC_TZIC_SR1_I2C1F_Pos: u32 = GTZC_CFGR1_I2C1_Pos;
pub const GTZC_TZIC_SR1_I2C1F_Msk: u32 = GTZC_CFGR1_I2C1_Msk;
pub const GTZC_TZIC_SR1_UART5F_Pos: u32 = GTZC_CFGR1_UART5_Pos;
pub const GTZC_TZIC_SR1_UART5F_Msk: u32 = GTZC_CFGR1_UART5_Msk;
pub const GTZC_TZIC_SR1_UART4F_Pos: u32 = GTZC_CFGR1_UART4_Pos;
pub const GTZC_TZIC_SR1_UART4F_Msk: u32 = GTZC_CFGR1_UART4_Msk;
pub const GTZC_TZIC_SR1_USART3F_Pos: u32 = GTZC_CFGR1_USART3_Pos;
pub const GTZC_TZIC_SR1_USART3F_Msk: u32 = GTZC_CFGR1_USART3_Msk;
pub const GTZC_TZIC_SR1_USART2F_Pos: u32 = GTZC_CFGR1_USART2_Pos;
pub const GTZC_TZIC_SR1_USART2F_Msk: u32 = GTZC_CFGR1_USART2_Msk;
pub const GTZC_TZIC_SR1_SPI3F_Pos: u32 = GTZC_CFGR1_SPI3_Pos;
pub const GTZC_TZIC_SR1_SPI3F_Msk: u32 = GTZC_CFGR1_SPI3_Msk;
pub const GTZC_TZIC_SR1_SPI2F_Pos: u32 = GTZC_CFGR1_SPI2_Pos;
pub const GTZC_TZIC_SR1_SPI2F_Msk: u32 = GTZC_CFGR1_SPI2_Msk;
pub const GTZC_TZIC_SR1_IWDGF_Pos: u32 = GTZC_CFGR1_IWDG_Pos;
pub const GTZC_TZIC_SR1_IWDGF_Msk: u32 = GTZC_CFGR1_IWDG_Msk;
pub const GTZC_TZIC_SR1_WWDGF_Pos: u32 = GTZC_CFGR1_WWDG_Pos;
pub const GTZC_TZIC_SR1_WWDGF_Msk: u32 = GTZC_CFGR1_WWDG_Msk;
pub const GTZC_TZIC_SR1_TIM7F_Pos: u32 = GTZC_CFGR1_TIM7_Pos;
pub const GTZC_TZIC_SR1_TIM7F_Msk: u32 = GTZC_CFGR1_TIM7_Msk;
pub const GTZC_TZIC_SR1_TIM6F_Pos: u32 = GTZC_CFGR1_TIM6_Pos;
pub const GTZC_TZIC_SR1_TIM6F_Msk: u32 = GTZC_CFGR1_TIM6_Msk;
pub const GTZC_TZIC_SR1_TIM5F_Pos: u32 = GTZC_CFGR1_TIM5_Pos;
pub const GTZC_TZIC_SR1_TIM5F_Msk: u32 = GTZC_CFGR1_TIM5_Msk;
pub const GTZC_TZIC_SR1_TIM4F_Pos: u32 = GTZC_CFGR1_TIM4_Pos;
pub const GTZC_TZIC_SR1_TIM4F_Msk: u32 = GTZC_CFGR1_TIM4_Msk;
pub const GTZC_TZIC_SR1_TIM3F_Pos: u32 = GTZC_CFGR1_TIM3_Pos;
pub const GTZC_TZIC_SR1_TIM3F_Msk: u32 = GTZC_CFGR1_TIM3_Msk;
pub const GTZC_TZIC_SR1_TIM2F_Pos: u32 = GTZC_CFGR1_TIM2_Pos;
pub const GTZC_TZIC_SR1_TIM2F_Msk: u32 = GTZC_CFGR1_TIM2_Msk;
pub const GTZC_TZIC_SR2_OTFDEC1F_Pos: u32 = GTZC_CFGR2_OTFDEC1_Pos;
pub const GTZC_TZIC_SR2_OTFDEC1F_Msk: u32 = GTZC_CFGR2_OTFDEC1_Msk;
pub const GTZC_TZIC_SR2_EXTIF_Pos: u32 = GTZC_CFGR2_EXTI_Pos;
pub const GTZC_TZIC_SR2_EXTIF_Msk: u32 = GTZC_CFGR2_EXTI_Msk;
pub const GTZC_TZIC_SR2_FLASH_REGF_Pos: u32 = GTZC_CFGR2_FLASH_REG_Pos;
pub const GTZC_TZIC_SR2_FLASH_REGF_Msk: u32 = GTZC_CFGR2_FLASH_REG_Msk;
pub const GTZC_TZIC_SR2_FLASHF_Pos: u32 = GTZC_CFGR2_FLASH_Pos;
pub const GTZC_TZIC_SR2_FLASHF_Msk: u32 = GTZC_CFGR2_FLASH_Msk;
pub const GTZC_TZIC_SR2_RCCF_Pos: u32 = GTZC_CFGR2_RCC_Pos;
pub const GTZC_TZIC_SR2_RCCF_Msk: u32 = GTZC_CFGR2_RCC_Msk;
pub const GTZC_TZIC_SR2_DMAMUX1F_Pos: u32 = GTZC_CFGR2_DMAMUX1_Pos;
pub const GTZC_TZIC_SR2_DMAMUX1F_Msk: u32 = GTZC_CFGR2_DMAMUX1_Msk;
pub const GTZC_TZIC_SR2_DMA2F_Pos: u32 = GTZC_CFGR2_DMA2_Pos;
pub const GTZC_TZIC_SR2_DMA2F_Msk: u32 = GTZC_CFGR2_DMA2_Msk;
pub const GTZC_TZIC_SR2_DMA1F_Pos: u32 = GTZC_CFGR2_DMA1_Pos;
pub const GTZC_TZIC_SR2_DMA1F_Msk: u32 = GTZC_CFGR2_DMA1_Msk;
pub const GTZC_TZIC_SR2_SYSCFGF_Pos: u32 = GTZC_CFGR2_SYSCFG_Pos;
pub const GTZC_TZIC_SR2_SYSCFGF_Msk: u32 = GTZC_CFGR2_SYSCFG_Msk;
pub const GTZC_TZIC_SR2_PWRF_Pos: u32 = GTZC_CFGR2_PWR_Pos;
pub const GTZC_TZIC_SR2_PWRF_Msk: u32 = GTZC_CFGR2_PWR_Msk;
pub const GTZC_TZIC_SR2_RTCF_Pos: u32 = GTZC_CFGR2_RTC_Pos;
pub const GTZC_TZIC_SR2_RTCF_Msk: u32 = GTZC_CFGR2_RTC_Msk;
pub const GTZC_TZIC_SR2_OCTOSPI1_REGF_Pos: u32 = GTZC_CFGR2_OCTOSPI1_REG_Pos;
pub const GTZC_TZIC_SR2_OCTOSPI1_REGF_Msk: u32 = GTZC_CFGR2_OCTOSPI1_REG_Msk;
pub const GTZC_TZIC_SR2_FMC_REGF_Pos: u32 = GTZC_CFGR2_FMC_REG_Pos;
pub const GTZC_TZIC_SR2_FMC_REGF_Msk: u32 = GTZC_CFGR2_FMC_REG_Msk;
pub const GTZC_TZIC_SR2_SDMMC1F_Pos: u32 = GTZC_CFGR2_SDMMC1_Pos;
pub const GTZC_TZIC_SR2_SDMMC1F_Msk: u32 = GTZC_CFGR2_SDMMC1_Msk;
pub const GTZC_TZIC_SR2_PKAF_Pos: u32 = GTZC_CFGR2_PKA_Pos;
pub const GTZC_TZIC_SR2_PKAF_Msk: u32 = GTZC_CFGR2_PKA_Msk;
pub const GTZC_TZIC_SR2_RNGF_Pos: u32 = GTZC_CFGR2_RNG_Pos;
pub const GTZC_TZIC_SR2_RNGF_Msk: u32 = GTZC_CFGR2_RNG_Msk;
pub const GTZC_TZIC_SR2_HASHF_Pos: u32 = GTZC_CFGR2_HASH_Pos;
pub const GTZC_TZIC_SR2_HASHF_Msk: u32 = GTZC_CFGR2_HASH_Msk;
pub const GTZC_TZIC_SR2_AESF_Pos: u32 = GTZC_CFGR2_AES_Pos;
pub const GTZC_TZIC_SR2_AESF_Msk: u32 = GTZC_CFGR2_AES_Msk;
pub const GTZC_TZIC_SR2_ADCF_Pos: u32 = GTZC_CFGR2_ADC_Pos;
pub const GTZC_TZIC_SR2_ADCF_Msk: u32 = GTZC_CFGR2_ADC_Msk;
pub const GTZC_TZIC_SR2_ICACHE_REGF_Pos: u32 = GTZC_CFGR2_ICACHE_REG_Pos;
pub const GTZC_TZIC_SR2_ICACHE_REGF_Msk: u32 = GTZC_CFGR2_ICACHE_REG_Msk;
pub const GTZC_TZIC_SR2_TSCF_Pos: u32 = GTZC_CFGR2_TSC_Pos;
pub const GTZC_TZIC_SR2_TSCF_Msk: u32 = GTZC_CFGR2_TSC_Msk;
pub const GTZC_TZIC_SR2_CRCF_Pos: u32 = GTZC_CFGR2_CRC_Pos;
pub const GTZC_TZIC_SR2_CRCF_Msk: u32 = GTZC_CFGR2_CRC_Msk;
pub const GTZC_TZIC_SR2_DFSDM1F_Pos: u32 = GTZC_CFGR2_DFSDM1_Pos;
pub const GTZC_TZIC_SR2_DFSDM1F_Msk: u32 = GTZC_CFGR2_DFSDM1_Msk;
pub const GTZC_TZIC_SR2_SAI2F_Pos: u32 = GTZC_CFGR2_SAI2_Pos;
pub const GTZC_TZIC_SR2_SAI2F_Msk: u32 = GTZC_CFGR2_SAI2_Msk;
pub const GTZC_TZIC_SR2_SAI1F_Pos: u32 = GTZC_CFGR2_SAI1_Pos;
pub const GTZC_TZIC_SR2_SAI1F_Msk: u32 = GTZC_CFGR2_SAI1_Msk;
pub const GTZC_TZIC_SR2_TIM17F_Pos: u32 = GTZC_CFGR2_TIM17_Pos;
pub const GTZC_TZIC_SR2_TIM17F_Msk: u32 = GTZC_CFGR2_TIM17_Msk;
pub const GTZC_TZIC_SR2_TIM16F_Pos: u32 = GTZC_CFGR2_TIM16_Pos;
pub const GTZC_TZIC_SR2_TIM16F_Msk: u32 = GTZC_CFGR2_TIM16_Msk;
pub const GTZC_TZIC_SR2_TIM15F_Pos: u32 = GTZC_CFGR2_TIM15_Pos;
pub const GTZC_TZIC_SR2_TIM15F_Msk: u32 = GTZC_CFGR2_TIM15_Msk;
pub const GTZC_TZIC_SR2_USART1F_Pos: u32 = GTZC_CFGR2_USART1_Pos;
pub const GTZC_TZIC_SR2_USART1F_Msk: u32 = GTZC_CFGR2_USART1_Msk;
pub const GTZC_TZIC_SR2_TIM8F_Pos: u32 = GTZC_CFGR2_TIM8_Pos;
pub const GTZC_TZIC_SR2_TIM8F_Msk: u32 = GTZC_CFGR2_TIM8_Msk;
pub const GTZC_TZIC_SR3_MPCBB2_REGF_Pos: u32 = GTZC_CFGR3_MPCBB2_REG_Pos;
pub const GTZC_TZIC_SR3_MPCBB2_REGF_Msk: u32 = GTZC_CFGR3_MPCBB2_REG_Msk;
pub const GTZC_TZIC_SR3_SRAM2F_Pos: u32 = GTZC_CFGR3_SRAM2_Pos;
pub const GTZC_TZIC_SR3_SRAM2F_Msk: u32 = GTZC_CFGR3_SRAM2_Msk;
pub const GTZC_TZIC_SR3_MPCBB1_REGF_Pos: u32 = GTZC_CFGR3_MPCBB1_REG_Pos;
pub const GTZC_TZIC_SR3_MPCBB1_REGF_Msk: u32 = GTZC_CFGR3_MPCBB1_REG_Msk;
pub const GTZC_TZIC_SR3_SRAM1F_Pos: u32 = GTZC_CFGR3_SRAM1_Pos;
pub const GTZC_TZIC_SR3_SRAM1F_Msk: u32 = GTZC_CFGR3_SRAM1_Msk;
pub const GTZC_TZIC_SR3_OCTOSPI1_MEMF_Pos: u32 = GTZC_CFGR3_OCTOSPI1_MEM_Pos;
pub const GTZC_TZIC_SR3_OCTOSPI1_MEMF_Msk: u32 = GTZC_CFGR3_OCTOSPI1_MEM_Msk;
pub const GTZC_TZIC_SR3_FMC_MEMF_Pos: u32 = GTZC_CFGR3_FMC_MEM_Pos;
pub const GTZC_TZIC_SR3_FMC_MEMF_Msk: u32 = GTZC_CFGR3_FMC_MEM_Msk;
pub const GTZC_TZIC_SR3_TZICF_Pos: u32 = GTZC_CFGR3_TZIC_Pos;
pub const GTZC_TZIC_SR3_TZICF_Msk: u32 = GTZC_CFGR3_TZIC_Msk;
pub const GTZC_TZIC_SR3_TZSCF_Pos: u32 = GTZC_CFGR3_TZSC_Pos;
pub const GTZC_TZIC_SR3_TZSCF_Msk: u32 = GTZC_CFGR3_TZSC_Msk;
pub const GTZC_TZIC_FCR1_SPI1FC_Pos: u32 = GTZC_CFGR1_SPI1_Pos;
pub const GTZC_TZIC_FCR1_SPI1FC_Msk: u32 = GTZC_CFGR1_SPI1_Msk;
pub const GTZC_TZIC_FCR1_TIM1FC_Pos: u32 = GTZC_CFGR1_TIM1_Pos;
pub const GTZC_TZIC_FCR1_TIM1FC_Msk: u32 = GTZC_CFGR1_TIM1_Msk;
pub const GTZC_TZIC_FCR1_COMPFC_Pos: u32 = GTZC_CFGR1_COMP_Pos;
pub const GTZC_TZIC_FCR1_COMPFC_Msk: u32 = GTZC_CFGR1_COMP_Msk;
pub const GTZC_TZIC_FCR1_VREFBUFFC_Pos: u32 = GTZC_CFGR1_VREFBUF_Pos;
pub const GTZC_TZIC_FCR1_VREFBUFFC_Msk: u32 = GTZC_CFGR1_VREFBUF_Msk;
pub const GTZC_TZIC_FCR1_UCPD1FC_Pos: u32 = GTZC_CFGR1_UCPD1_Pos;
pub const GTZC_TZIC_FCR1_UCPD1FC_Msk: u32 = GTZC_CFGR1_UCPD1_Msk;
pub const GTZC_TZIC_FCR1_USBFSFC_Pos: u32 = GTZC_CFGR1_USBFS_Pos;
pub const GTZC_TZIC_FCR1_USBFSFC_Msk: u32 = GTZC_CFGR1_USBFS_Msk;
pub const GTZC_TZIC_FCR1_FDCAN1FC_Pos: u32 = GTZC_CFGR1_FDCAN1_Pos;
pub const GTZC_TZIC_FCR1_FDCAN1FC_Msk: u32 = GTZC_CFGR1_FDCAN1_Msk;
pub const GTZC_TZIC_FCR1_LPTIM3FC_Pos: u32 = GTZC_CFGR1_LPTIM3_Pos;
pub const GTZC_TZIC_FCR1_LPTIM3FC_Msk: u32 = GTZC_CFGR1_LPTIM3_Msk;
pub const GTZC_TZIC_FCR1_LPTIM2FC_Pos: u32 = GTZC_CFGR1_LPTIM2_Pos;
pub const GTZC_TZIC_FCR1_LPTIM2FC_Msk: u32 = GTZC_CFGR1_LPTIM2_Msk;
pub const GTZC_TZIC_FCR1_I2C4FC_Pos: u32 = GTZC_CFGR1_I2C4_Pos;
pub const GTZC_TZIC_FCR1_I2C4FC_Msk: u32 = GTZC_CFGR1_I2C4_Msk;
pub const GTZC_TZIC_FCR1_LPUART1FC_Pos: u32 = GTZC_CFGR1_LPUART1_Pos;
pub const GTZC_TZIC_FCR1_LPUART1FC_Msk: u32 = GTZC_CFGR1_LPUART1_Msk;
pub const GTZC_TZIC_FCR1_LPTIM1FC_Pos: u32 = GTZC_CFGR1_LPTIM1_Pos;
pub const GTZC_TZIC_FCR1_LPTIM1FC_Msk: u32 = GTZC_CFGR1_LPTIM1_Msk;
pub const GTZC_TZIC_FCR1_OPAMPFC_Pos: u32 = GTZC_CFGR1_OPAMP_Pos;
pub const GTZC_TZIC_FCR1_OPAMPFC_Msk: u32 = GTZC_CFGR1_OPAMP_Msk;
pub const GTZC_TZIC_FCR1_DAC1FC_Pos: u32 = GTZC_CFGR1_DAC1_Pos;
pub const GTZC_TZIC_FCR1_DAC1FC_Msk: u32 = GTZC_CFGR1_DAC1_Msk;
pub const GTZC_TZIC_FCR1_CRSFC_Pos: u32 = GTZC_CFGR1_CRS_Pos;
pub const GTZC_TZIC_FCR1_CRSFC_Msk: u32 = GTZC_CFGR1_CRS_Msk;
pub const GTZC_TZIC_FCR1_I2C3FC_Pos: u32 = GTZC_CFGR1_I2C3_Pos;
pub const GTZC_TZIC_FCR1_I2C3FC_Msk: u32 = GTZC_CFGR1_I2C3_Msk;
pub const GTZC_TZIC_FCR1_I2C2FC_Pos: u32 = GTZC_CFGR1_I2C2_Pos;
pub const GTZC_TZIC_FCR1_I2C2FC_Msk: u32 = GTZC_CFGR1_I2C2_Msk;
pub const GTZC_TZIC_FCR1_I2C1FC_Pos: u32 = GTZC_CFGR1_I2C1_Pos;
pub const GTZC_TZIC_FCR1_I2C1FC_Msk: u32 = GTZC_CFGR1_I2C1_Msk;
pub const GTZC_TZIC_FCR1_UART5FC_Pos: u32 = GTZC_CFGR1_UART5_Pos;
pub const GTZC_TZIC_FCR1_UART5FC_Msk: u32 = GTZC_CFGR1_UART5_Msk;
pub const GTZC_TZIC_FCR1_UART4FC_Pos: u32 = GTZC_CFGR1_UART4_Pos;
pub const GTZC_TZIC_FCR1_UART4FC_Msk: u32 = GTZC_CFGR1_UART4_Msk;
pub const GTZC_TZIC_FCR1_USART3FC_Pos: u32 = GTZC_CFGR1_USART3_Pos;
pub const GTZC_TZIC_FCR1_USART3FC_Msk: u32 = GTZC_CFGR1_USART3_Msk;
pub const GTZC_TZIC_FCR1_USART2FC_Pos: u32 = GTZC_CFGR1_USART2_Pos;
pub const GTZC_TZIC_FCR1_USART2FC_Msk: u32 = GTZC_CFGR1_USART2_Msk;
pub const GTZC_TZIC_FCR1_SPI3FC_Pos: u32 = GTZC_CFGR1_SPI3_Pos;
pub const GTZC_TZIC_FCR1_SPI3FC_Msk: u32 = GTZC_CFGR1_SPI3_Msk;
pub const GTZC_TZIC_FCR1_SPI2FC_Pos: u32 = GTZC_CFGR1_SPI2_Pos;
pub const GTZC_TZIC_FCR1_SPI2FC_Msk: u32 = GTZC_CFGR1_SPI2_Msk;
pub const GTZC_TZIC_FCR1_IWDGFC_Pos: u32 = GTZC_CFGR1_IWDG_Pos;
pub const GTZC_TZIC_FCR1_IWDGFC_Msk: u32 = GTZC_CFGR1_IWDG_Msk;
pub const GTZC_TZIC_FCR1_WWDGFC_Pos: u32 = GTZC_CFGR1_WWDG_Pos;
pub const GTZC_TZIC_FCR1_WWDGFC_Msk: u32 = GTZC_CFGR1_WWDG_Msk;
pub const GTZC_TZIC_FCR1_TIM7FC_Pos: u32 = GTZC_CFGR1_TIM7_Pos;
pub const GTZC_TZIC_FCR1_TIM7FC_Msk: u32 = GTZC_CFGR1_TIM7_Msk;
pub const GTZC_TZIC_FCR1_TIM6FC_Pos: u32 = GTZC_CFGR1_TIM6_Pos;
pub const GTZC_TZIC_FCR1_TIM6FC_Msk: u32 = GTZC_CFGR1_TIM6_Msk;
pub const GTZC_TZIC_FCR1_TIM5FC_Pos: u32 = GTZC_CFGR1_TIM5_Pos;
pub const GTZC_TZIC_FCR1_TIM5FC_Msk: u32 = GTZC_CFGR1_TIM5_Msk;
pub const GTZC_TZIC_FCR1_TIM4FC_Pos: u32 = GTZC_CFGR1_TIM4_Pos;
pub const GTZC_TZIC_FCR1_TIM4FC_Msk: u32 = GTZC_CFGR1_TIM4_Msk;
pub const GTZC_TZIC_FCR1_TIM3FC_Pos: u32 = GTZC_CFGR1_TIM3_Pos;
pub const GTZC_TZIC_FCR1_TIM3FC_Msk: u32 = GTZC_CFGR1_TIM3_Msk;
pub const GTZC_TZIC_FCR1_TIM2FC_Pos: u32 = GTZC_CFGR1_TIM2_Pos;
pub const GTZC_TZIC_FCR1_TIM2FC_Msk: u32 = GTZC_CFGR1_TIM2_Msk;
pub const GTZC_TZIC_FCR2_OTFDEC1FC_Pos: u32 = GTZC_CFGR2_OTFDEC1_Pos;
pub const GTZC_TZIC_FCR2_OTFDEC1FC_Msk: u32 = GTZC_CFGR2_OTFDEC1_Msk;
pub const GTZC_TZIC_FCR2_EXTIFC_Pos: u32 = GTZC_CFGR2_EXTI_Pos;
pub const GTZC_TZIC_FCR2_EXTIFC_Msk: u32 = GTZC_CFGR2_EXTI_Msk;
pub const GTZC_TZIC_FCR2_FLASH_REGFC_Pos: u32 = GTZC_CFGR2_FLASH_REG_Pos;
pub const GTZC_TZIC_FCR2_FLASH_REGFC_Msk: u32 = GTZC_CFGR2_FLASH_REG_Msk;
pub const GTZC_TZIC_FCR2_FLASHFC_Pos: u32 = GTZC_CFGR2_FLASH_Pos;
pub const GTZC_TZIC_FCR2_FLASHFC_Msk: u32 = GTZC_CFGR2_FLASH_Msk;
pub const GTZC_TZIC_FCR2_RCCFC_Pos: u32 = GTZC_CFGR2_RCC_Pos;
pub const GTZC_TZIC_FCR2_RCCFC_Msk: u32 = GTZC_CFGR2_RCC_Msk;
pub const GTZC_TZIC_FCR2_DMAMUX1FC_Pos: u32 = GTZC_CFGR2_DMAMUX1_Pos;
pub const GTZC_TZIC_FCR2_DMAMUX1FC_Msk: u32 = GTZC_CFGR2_DMAMUX1_Msk;
pub const GTZC_TZIC_FCR2_DMA2FC_Pos: u32 = GTZC_CFGR2_DMA2_Pos;
pub const GTZC_TZIC_FCR2_DMA2FC_Msk: u32 = GTZC_CFGR2_DMA2_Msk;
pub const GTZC_TZIC_FCR2_DMA1FC_Pos: u32 = GTZC_CFGR2_DMA1_Pos;
pub const GTZC_TZIC_FCR2_DMA1FC_Msk: u32 = GTZC_CFGR2_DMA1_Msk;
pub const GTZC_TZIC_FCR2_SYSCFGFC_Pos: u32 = GTZC_CFGR2_SYSCFG_Pos;
pub const GTZC_TZIC_FCR2_SYSCFGFC_Msk: u32 = GTZC_CFGR2_SYSCFG_Msk;
pub const GTZC_TZIC_FCR2_PWRFC_Pos: u32 = GTZC_CFGR2_PWR_Pos;
pub const GTZC_TZIC_FCR2_PWRFC_Msk: u32 = GTZC_CFGR2_PWR_Msk;
pub const GTZC_TZIC_FCR2_RTCFC_Pos: u32 = GTZC_CFGR2_RTC_Pos;
pub const GTZC_TZIC_FCR2_RTCFC_Msk: u32 = GTZC_CFGR2_RTC_Msk;
pub const GTZC_TZIC_FCR2_OCTOSPI1_REGFC_Pos: u32 = GTZC_CFGR2_OCTOSPI1_REG_Pos;
pub const GTZC_TZIC_FCR2_OCTOSPI1_REGFC_Msk: u32 = GTZC_CFGR2_OCTOSPI1_REG_Msk;
pub const GTZC_TZIC_FCR2_FMC_REGFC_Pos: u32 = GTZC_CFGR2_FMC_REG_Pos;
pub const GTZC_TZIC_FCR2_FMC_REGFC_Msk: u32 = GTZC_CFGR2_FMC_REG_Msk;
pub const GTZC_TZIC_FCR2_SDMMC1FC_Pos: u32 = GTZC_CFGR2_SDMMC1_Pos;
pub const GTZC_TZIC_FCR2_SDMMC1FC_Msk: u32 = GTZC_CFGR2_SDMMC1_Msk;
pub const GTZC_TZIC_FCR2_PKAFC_Pos: u32 = GTZC_CFGR2_PKA_Pos;
pub const GTZC_TZIC_FCR2_PKAFC_Msk: u32 = GTZC_CFGR2_PKA_Msk;
pub const GTZC_TZIC_FCR2_RNGFC_Pos: u32 = GTZC_CFGR2_RNG_Pos;
pub const GTZC_TZIC_FCR2_RNGFC_Msk: u32 = GTZC_CFGR2_RNG_Msk;
pub const GTZC_TZIC_FCR2_HASHFC_Pos: u32 = GTZC_CFGR2_HASH_Pos;
pub const GTZC_TZIC_FCR2_HASHFC_Msk: u32 = GTZC_CFGR2_HASH_Msk;
pub const GTZC_TZIC_FCR2_AESFC_Pos: u32 = GTZC_CFGR2_AES_Pos;
pub const GTZC_TZIC_FCR2_AESFC_Msk: u32 = GTZC_CFGR2_AES_Msk;
pub const GTZC_TZIC_FCR2_ADCFC_Pos: u32 = GTZC_CFGR2_ADC_Pos;
pub const GTZC_TZIC_FCR2_ADCFC_Msk: u32 = GTZC_CFGR2_ADC_Msk;
pub const GTZC_TZIC_FCR2_ICACHE_REGFC_Pos: u32 = GTZC_CFGR2_ICACHE_REG_Pos;
pub const GTZC_TZIC_FCR2_ICACHE_REGFC_Msk: u32 = GTZC_CFGR2_ICACHE_REG_Msk;
pub const GTZC_TZIC_FCR2_TSCFC_Pos: u32 = GTZC_CFGR2_TSC_Pos;
pub const GTZC_TZIC_FCR2_TSCFC_Msk: u32 = GTZC_CFGR2_TSC_Msk;
pub const GTZC_TZIC_FCR2_CRCFC_Pos: u32 = GTZC_CFGR2_CRC_Pos;
pub const GTZC_TZIC_FCR2_CRCFC_Msk: u32 = GTZC_CFGR2_CRC_Msk;
pub const GTZC_TZIC_FCR2_DFSDM1FC_Pos: u32 = GTZC_CFGR2_DFSDM1_Pos;
pub const GTZC_TZIC_FCR2_DFSDM1FC_Msk: u32 = GTZC_CFGR2_DFSDM1_Msk;
pub const GTZC_TZIC_FCR2_SAI2FC_Pos: u32 = GTZC_CFGR2_SAI2_Pos;
pub const GTZC_TZIC_FCR2_SAI2FC_Msk: u32 = GTZC_CFGR2_SAI2_Msk;
pub const GTZC_TZIC_FCR2_SAI1FC_Pos: u32 = GTZC_CFGR2_SAI1_Pos;
pub const GTZC_TZIC_FCR2_SAI1FC_Msk: u32 = GTZC_CFGR2_SAI1_Msk;
pub const GTZC_TZIC_FCR2_TIM17FC_Pos: u32 = GTZC_CFGR2_TIM17_Pos;
pub const GTZC_TZIC_FCR2_TIM17FC_Msk: u32 = GTZC_CFGR2_TIM17_Msk;
pub const GTZC_TZIC_FCR2_TIM16FC_Pos: u32 = GTZC_CFGR2_TIM16_Pos;
pub const GTZC_TZIC_FCR2_TIM16FC_Msk: u32 = GTZC_CFGR2_TIM16_Msk;
pub const GTZC_TZIC_FCR2_TIM15FC_Pos: u32 = GTZC_CFGR2_TIM15_Pos;
pub const GTZC_TZIC_FCR2_TIM15FC_Msk: u32 = GTZC_CFGR2_TIM15_Msk;
pub const GTZC_TZIC_FCR2_USART1FC_Pos: u32 = GTZC_CFGR2_USART1_Pos;
pub const GTZC_TZIC_FCR2_USART1FC_Msk: u32 = GTZC_CFGR2_USART1_Msk;
pub const GTZC_TZIC_FCR2_TIM8FC_Pos: u32 = GTZC_CFGR2_TIM8_Pos;
pub const GTZC_TZIC_FCR2_TIM8FC_Msk: u32 = GTZC_CFGR2_TIM8_Msk;
pub const GTZC_TZIC_FCR3_MPCBB2_REGFC_Pos: u32 = GTZC_CFGR3_MPCBB2_REG_Pos;
pub const GTZC_TZIC_FCR3_MPCBB2_REGFC_Msk: u32 = GTZC_CFGR3_MPCBB2_REG_Msk;
pub const GTZC_TZIC_FCR3_MPCBB2FC_Pos: u32 = GTZC_CFGR3_SRAM2_Pos;
pub const GTZC_TZIC_FCR3_MPCBB2FC_Msk: u32 = GTZC_CFGR3_SRAM2_Msk;
pub const GTZC_TZIC_FCR3_MPCBB1_REGFC_Pos: u32 = GTZC_CFGR3_MPCBB1_REG_Pos;
pub const GTZC_TZIC_FCR3_MPCBB1_REGFC_Msk: u32 = GTZC_CFGR3_MPCBB1_REG_Msk;
pub const GTZC_TZIC_FCR3_MPCBB1FC_Pos: u32 = GTZC_CFGR3_SRAM1_Pos;
pub const GTZC_TZIC_FCR3_MPCBB1FC_Msk: u32 = GTZC_CFGR3_MPCBB1_Msk;
pub const GTZC_TZIC_FCR3_OCTOSPI1_MEMFC_Pos: u32 = GTZC_CFGR3_OCTOSPI1_MEM_Pos;
pub const GTZC_TZIC_FCR3_OCTOSPI1_MEMFC_Msk: u32 = GTZC_CFGR3_OCTOSPI1_MEM_Msk;
pub const GTZC_TZIC_FCR3_FMC_MEMFC_Pos: u32 = GTZC_CFGR3_FMC_MEM_Pos;
pub const GTZC_TZIC_FCR3_FMC_MEMFC_Msk: u32 = GTZC_CFGR3_FMC_MEM_Msk;
pub const GTZC_TZIC_FCR3_TZICFC_Pos: u32 = GTZC_CFGR3_TZIC_Pos;
pub const GTZC_TZIC_FCR3_TZICFC_Msk: u32 = GTZC_CFGR3_TZIC_Msk;
pub const GTZC_TZIC_FCR3_TZSCFC_Pos: u32 = GTZC_CFGR3_TZSC_Pos;
pub const GTZC_TZIC_FCR3_TZSCFC_Msk: u32 = GTZC_CFGR3_TZSC_Msk;
pub const GTZC_MPCBB_CR_LCK_Pos: u32 = 0;
pub const GTZC_MPCBB_CR_LCK_Msk: u32 = 0x01 << GTZC_MPCBB_CR_LCK_Pos;
pub const GTZC_MPCBB_CR_INVSECSTATE_Pos: u32 = 30;
pub const GTZC_MPCBB_CR_INVSECSTATE_Msk: u32 = 0x01 << GTZC_MPCBB_CR_INVSECSTATE_Pos;
pub const GTZC_MPCBB_CR_SRWILADIS_Pos: u32 = 31;
pub const GTZC_MPCBB_CR_SRWILADIS_Msk: u32 = 0x01 << GTZC_MPCBB_CR_SRWILADIS_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB0_Pos: u32 = 0;
pub const GTZC_MPCBB_LCKVTR1_LCKSB0_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB0_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB1_Pos: u32 = 1;
pub const GTZC_MPCBB_LCKVTR1_LCKSB1_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB1_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB2_Pos: u32 = 2;
pub const GTZC_MPCBB_LCKVTR1_LCKSB2_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB2_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB3_Pos: u32 = 3;
pub const GTZC_MPCBB_LCKVTR1_LCKSB3_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB3_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB4_Pos: u32 = 4;
pub const GTZC_MPCBB_LCKVTR1_LCKSB4_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB4_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB5_Pos: u32 = 5;
pub const GTZC_MPCBB_LCKVTR1_LCKSB5_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB5_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB6_Pos: u32 = 6;
pub const GTZC_MPCBB_LCKVTR1_LCKSB6_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB6_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB7_Pos: u32 = 7;
pub const GTZC_MPCBB_LCKVTR1_LCKSB7_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB7_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB8_Pos: u32 = 8;
pub const GTZC_MPCBB_LCKVTR1_LCKSB8_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB8_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB9_Pos: u32 = 9;
pub const GTZC_MPCBB_LCKVTR1_LCKSB9_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB9_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB10_Pos: u32 = 10;
pub const GTZC_MPCBB_LCKVTR1_LCKSB10_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB10_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB11_Pos: u32 = 11;
pub const GTZC_MPCBB_LCKVTR1_LCKSB11_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB11_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB12_Pos: u32 = 12;
pub const GTZC_MPCBB_LCKVTR1_LCKSB12_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB12_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB13_Pos: u32 = 13;
pub const GTZC_MPCBB_LCKVTR1_LCKSB13_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB13_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB14_Pos: u32 = 14;
pub const GTZC_MPCBB_LCKVTR1_LCKSB14_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB14_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB15_Pos: u32 = 15;
pub const GTZC_MPCBB_LCKVTR1_LCKSB15_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB15_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB16_Pos: u32 = 16;
pub const GTZC_MPCBB_LCKVTR1_LCKSB16_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB16_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB17_Pos: u32 = 17;
pub const GTZC_MPCBB_LCKVTR1_LCKSB17_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB17_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB18_Pos: u32 = 18;
pub const GTZC_MPCBB_LCKVTR1_LCKSB18_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB18_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB19_Pos: u32 = 19;
pub const GTZC_MPCBB_LCKVTR1_LCKSB19_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB19_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB20_Pos: u32 = 20;
pub const GTZC_MPCBB_LCKVTR1_LCKSB20_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB20_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB21_Pos: u32 = 21;
pub const GTZC_MPCBB_LCKVTR1_LCKSB21_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB21_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB22_Pos: u32 = 22;
pub const GTZC_MPCBB_LCKVTR1_LCKSB22_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB22_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB23_Pos: u32 = 23;
pub const GTZC_MPCBB_LCKVTR1_LCKSB23_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB23_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB24_Pos: u32 = 24;
pub const GTZC_MPCBB_LCKVTR1_LCKSB24_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB24_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB25_Pos: u32 = 25;
pub const GTZC_MPCBB_LCKVTR1_LCKSB25_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB25_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB26_Pos: u32 = 26;
pub const GTZC_MPCBB_LCKVTR1_LCKSB26_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB26_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB27_Pos: u32 = 27;
pub const GTZC_MPCBB_LCKVTR1_LCKSB27_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB27_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB28_Pos: u32 = 28;
pub const GTZC_MPCBB_LCKVTR1_LCKSB28_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB28_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB29_Pos: u32 = 29;
pub const GTZC_MPCBB_LCKVTR1_LCKSB29_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB29_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB30_Pos: u32 = 30;
pub const GTZC_MPCBB_LCKVTR1_LCKSB30_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB30_Pos;
pub const GTZC_MPCBB_LCKVTR1_LCKSB31_Pos: u32 = 31;
pub const GTZC_MPCBB_LCKVTR1_LCKSB31_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR1_LCKSB31_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB32_Pos: u32 = 0;
pub const GTZC_MPCBB_LCKVTR2_LCKSB32_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB32_Msk;
pub const GTZC_MPCBB_LCKVTR2_LCKSB33_Pos: u32 = 1;
pub const GTZC_MPCBB_LCKVTR2_LCKSB33_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB33_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB34_Pos: u32 = 2;
pub const GTZC_MPCBB_LCKVTR2_LCKSB34_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB34_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB35_Pos: u32 = 3;
pub const GTZC_MPCBB_LCKVTR2_LCKSB35_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB35_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB36_Pos: u32 = 4;
pub const GTZC_MPCBB_LCKVTR2_LCKSB36_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB36_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB37_Pos: u32 = 5;
pub const GTZC_MPCBB_LCKVTR2_LCKSB37_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB37_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB38_Pos: u32 = 6;
pub const GTZC_MPCBB_LCKVTR2_LCKSB38_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB38_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB39_Pos: u32 = 7;
pub const GTZC_MPCBB_LCKVTR2_LCKSB39_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB39_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB40_Pos: u32 = 8;
pub const GTZC_MPCBB_LCKVTR2_LCKSB40_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB40_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB41_Pos: u32 = 9;
pub const GTZC_MPCBB_LCKVTR2_LCKSB41_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB41_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB42_Pos: u32 = 10;
pub const GTZC_MPCBB_LCKVTR2_LCKSB42_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB42_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB43_Pos: u32 = 11;
pub const GTZC_MPCBB_LCKVTR2_LCKSB43_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB43_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB44_Pos: u32 = 12;
pub const GTZC_MPCBB_LCKVTR2_LCKSB44_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB44_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB45_Pos: u32 = 13;
pub const GTZC_MPCBB_LCKVTR2_LCKSB45_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB45_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB46_Pos: u32 = 14;
pub const GTZC_MPCBB_LCKVTR2_LCKSB46_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB46_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB47_Pos: u32 = 15;
pub const GTZC_MPCBB_LCKVTR2_LCKSB47_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB47_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB48_Pos: u32 = 16;
pub const GTZC_MPCBB_LCKVTR2_LCKSB48_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB48_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB49_Pos: u32 = 17;
pub const GTZC_MPCBB_LCKVTR2_LCKSB49_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB49_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB50_Pos: u32 = 18;
pub const GTZC_MPCBB_LCKVTR2_LCKSB50_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB50_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB51_Pos: u32 = 19;
pub const GTZC_MPCBB_LCKVTR2_LCKSB51_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB51_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB52_Pos: u32 = 20;
pub const GTZC_MPCBB_LCKVTR2_LCKSB52_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB52_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB53_Pos: u32 = 21;
pub const GTZC_MPCBB_LCKVTR2_LCKSB53_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB53_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB54_Pos: u32 = 22;
pub const GTZC_MPCBB_LCKVTR2_LCKSB54_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB54_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB55_Pos: u32 = 23;
pub const GTZC_MPCBB_LCKVTR2_LCKSB55_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB55_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB56_Pos: u32 = 24;
pub const GTZC_MPCBB_LCKVTR2_LCKSB56_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB56_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB57_Pos: u32 = 25;
pub const GTZC_MPCBB_LCKVTR2_LCKSB57_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB57_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB58_Pos: u32 = 26;
pub const GTZC_MPCBB_LCKVTR2_LCKSB58_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB58_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB59_Pos: u32 = 27;
pub const GTZC_MPCBB_LCKVTR2_LCKSB59_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB59_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB60_Pos: u32 = 28;
pub const GTZC_MPCBB_LCKVTR2_LCKSB60_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB60_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB61_Pos: u32 = 29;
pub const GTZC_MPCBB_LCKVTR2_LCKSB61_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB61_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB62_Pos: u32 = 30;
pub const GTZC_MPCBB_LCKVTR2_LCKSB62_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB62_Pos;
pub const GTZC_MPCBB_LCKVTR2_LCKSB63_Pos: u32 = 31;
pub const GTZC_MPCBB_LCKVTR2_LCKSB63_Msk: u32 = 0x01 << GTZC_MPCBB_LCKVTR2_LCKSB63_Pos;
pub const SDMMC_POWER_PWRCTRL_Pos: u32 = 0;
pub const SDMMC_POWER_PWRCTRL_Msk: u32 = 0x3 << SDMMC_POWER_PWRCTRL_Pos;
pub const SDMMC_POWER_PWRCTRL: u32 = SDMMC_POWER_PWRCTRL_Msk;
pub const SDMMC_POWER_PWRCTRL_0: u32 = 0x1 << SDMMC_POWER_PWRCTRL_Pos;
pub const SDMMC_POWER_PWRCTRL_1: u32 = 0x2 << SDMMC_POWER_PWRCTRL_Pos;
pub const SDMMC_POWER_VSWITCH_Pos: u32 = 2;
pub const SDMMC_POWER_VSWITCH_Msk: u32 = 0x1 << SDMMC_POWER_VSWITCH_Pos;
pub const SDMMC_POWER_VSWITCH: u32 = SDMMC_POWER_VSWITCH_Pos;
pub const SDMMC_POWER_VSWITCHEN_Pos: u32 = 3;
pub const SDMMC_POWER_VSWITCHEN_Msk: u32 = 0x1 << SDMMC_POWER_VSWITCHEN_Pos;
pub const SDMMC_POWER_VSWITCHEN: u32 = SDMMC_POWER_VSWITCHEN_Pos;
pub const SDMMC_POWER_DIRPOL_Pos: u32 = 4;
pub const SDMMC_POWER_DIRPOL_Msk: u32 = 0x1 << SDMMC_POWER_DIRPOL_Pos;
pub const SDMMC_POWER_DIRPOL: u32 = SDMMC_POWER_DIRPOL_Pos;
pub const SDMMC_CLKCR_CLKDIV_Pos: u32 = 0;
pub const SDMMC_CLKCR_CLKDIV_Msk: u32 = 0x3FF << SDMMC_CLKCR_CLKDIV_Pos;
pub const SDMMC_CLKCR_CLKDIV: u32 = SDMMC_CLKCR_CLKDIV_Msk;
pub const SDMMC_CLKCR_PWRSAV_Pos: u32 = 12;
pub const SDMMC_CLKCR_PWRSAV_Msk: u32 = 0x1 << SDMMC_CLKCR_PWRSAV_Pos;
pub const SDMMC_CLKCR_PWRSAV: u32 = SDMMC_CLKCR_PWRSAV_Msk;
pub const SDMMC_CLKCR_WIDBUS_Pos: u32 = 14;
pub const SDMMC_CLKCR_WIDBUS_Msk: u32 = 0x3 << SDMMC_CLKCR_WIDBUS_Pos;
pub const SDMMC_CLKCR_WIDBUS: u32 = SDMMC_CLKCR_WIDBUS_Msk;
pub const SDMMC_CLKCR_WIDBUS_0: u32 = 0x1 << SDMMC_CLKCR_WIDBUS_Pos;
pub const SDMMC_CLKCR_WIDBUS_1: u32 = 0x2 << SDMMC_CLKCR_WIDBUS_Pos;
pub const SDMMC_CLKCR_NEGEDGE_Pos: u32 = 16;
pub const SDMMC_CLKCR_NEGEDGE_Msk: u32 = 0x1 << SDMMC_CLKCR_NEGEDGE_Pos;
pub const SDMMC_CLKCR_NEGEDGE: u32 = SDMMC_CLKCR_NEGEDGE_Msk;
pub const SDMMC_CLKCR_HWFC_EN_Pos: u32 = 17;
pub const SDMMC_CLKCR_HWFC_EN_Msk: u32 = 0x1 << SDMMC_CLKCR_HWFC_EN_Pos;
pub const SDMMC_CLKCR_HWFC_EN: u32 = SDMMC_CLKCR_HWFC_EN_Msk;
pub const SDMMC_CLKCR_DDR_Pos: u32 = 18;
pub const SDMMC_CLKCR_DDR_Msk: u32 = 0x1 << SDMMC_CLKCR_DDR_Pos;
pub const SDMMC_CLKCR_DDR: u32 = SDMMC_CLKCR_DDR_Msk;
pub const SDMMC_CLKCR_BUSSPEED_Pos: u32 = 19;
pub const SDMMC_CLKCR_BUSSPEED_Msk: u32 = 0x1 << SDMMC_CLKCR_BUSSPEED_Pos;
pub const SDMMC_CLKCR_BUSSPEED: u32 = SDMMC_CLKCR_BUSSPEED_Msk;
pub const SDMMC_CLKCR_SELCLKRX_Pos: u32 = 20;
pub const SDMMC_CLKCR_SELCLKRX_Msk: u32 = 0x3 << SDMMC_CLKCR_SELCLKRX_Pos;
pub const SDMMC_CLKCR_SELCLKRX: u32 = SDMMC_CLKCR_SELCLKRX_Msk;
pub const SDMMC_CLKCR_SELCLKRX_0: u32 = 0x1 << SDMMC_CLKCR_SELCLKRX_Pos;
pub const SDMMC_CLKCR_SELCLKRX_1: u32 = 0x2 << SDMMC_CLKCR_SELCLKRX_Pos;
pub const SDMMC_ARG_CMDARG_Pos: u32 = 0;
pub const SDMMC_ARG_CMDARG_Msk: u32 = 0xFFFFFFFF << SDMMC_ARG_CMDARG_Pos;
pub const SDMMC_ARG_CMDARG: u32 = SDMMC_ARG_CMDARG_Msk;
pub const SDMMC_CMD_CMDINDEX_Pos: u32 = 0;
pub const SDMMC_CMD_CMDINDEX_Msk: u32 = 0x3F << SDMMC_CMD_CMDINDEX_Pos;
pub const SDMMC_CMD_CMDINDEX: u32 = SDMMC_CMD_CMDINDEX_Msk;
pub const SDMMC_CMD_CMDTRANS_Pos: u32 = 6;
pub const SDMMC_CMD_CMDTRANS_Msk: u32 = 0x1 << SDMMC_CMD_CMDTRANS_Pos;
pub const SDMMC_CMD_CMDTRANS: u32 = SDMMC_CMD_CMDTRANS_Msk;
pub const SDMMC_CMD_CMDSTOP_Pos: u32 = 7;
pub const SDMMC_CMD_CMDSTOP_Msk: u32 = 0x1 << SDMMC_CMD_CMDSTOP_Pos;
pub const SDMMC_CMD_CMDSTOP: u32 = SDMMC_CMD_CMDSTOP_Msk;
pub const SDMMC_CMD_WAITRESP_Pos: u32 = 8;
pub const SDMMC_CMD_WAITRESP_Msk: u32 = 0x3 << SDMMC_CMD_WAITRESP_Pos;
pub const SDMMC_CMD_WAITRESP: u32 = SDMMC_CMD_WAITRESP_Msk;
pub const SDMMC_CMD_WAITRESP_0: u32 = 0x1 << SDMMC_CMD_WAITRESP_Pos;
pub const SDMMC_CMD_WAITRESP_1: u32 = 0x2 << SDMMC_CMD_WAITRESP_Pos;
pub const SDMMC_CMD_WAITINT_Pos: u32 = 10;
pub const SDMMC_CMD_WAITINT_Msk: u32 = 0x1 << SDMMC_CMD_WAITINT_Pos;
pub const SDMMC_CMD_WAITINT: u32 = SDMMC_CMD_WAITINT_Msk;
pub const SDMMC_CMD_WAITPEND_Pos: u32 = 11;
pub const SDMMC_CMD_WAITPEND_Msk: u32 = 0x1 << SDMMC_CMD_WAITPEND_Pos;
pub const SDMMC_CMD_WAITPEND: u32 = SDMMC_CMD_WAITPEND_Msk;
pub const SDMMC_CMD_CPSMEN_Pos: u32 = 12;
pub const SDMMC_CMD_CPSMEN_Msk: u32 = 0x1 << SDMMC_CMD_CPSMEN_Pos;
pub const SDMMC_CMD_CPSMEN: u32 = SDMMC_CMD_CPSMEN_Msk;
pub const SDMMC_CMD_DTHOLD_Pos: u32 = 13;
pub const SDMMC_CMD_DTHOLD_Msk: u32 = 0x1 << SDMMC_CMD_DTHOLD_Pos;
pub const SDMMC_CMD_DTHOLD: u32 = SDMMC_CMD_DTHOLD_Msk;
pub const SDMMC_CMD_BOOTMODE_Pos: u32 = 14;
pub const SDMMC_CMD_BOOTMODE_Msk: u32 = 0x1 << SDMMC_CMD_BOOTMODE_Pos;
pub const SDMMC_CMD_BOOTMODE: u32 = SDMMC_CMD_BOOTMODE_Msk;
pub const SDMMC_CMD_BOOTEN_Pos: u32 = 15;
pub const SDMMC_CMD_BOOTEN_Msk: u32 = 0x1 << SDMMC_CMD_BOOTEN_Pos;
pub const SDMMC_CMD_BOOTEN: u32 = SDMMC_CMD_BOOTEN_Msk;
pub const SDMMC_CMD_CMDSUSPEND_Pos: u32 = 16;
pub const SDMMC_CMD_CMDSUSPEND_Msk: u32 = 0x1 << SDMMC_CMD_CMDSUSPEND_Pos;
pub const SDMMC_CMD_CMDSUSPEND: u32 = SDMMC_CMD_CMDSUSPEND_Msk;
pub const SDMMC_RESPCMD_RESPCMD_Pos: u32 = 0;
pub const SDMMC_RESPCMD_RESPCMD_Msk: u32 = 0x3F << SDMMC_RESPCMD_RESPCMD_Pos;
pub const SDMMC_RESPCMD_RESPCMD: u32 = SDMMC_RESPCMD_RESPCMD_Msk;
pub const SDMMC_RESP1_CARDSTATUS1_Pos: u32 = 0;
pub const SDMMC_RESP1_CARDSTATUS1_Msk: u32 = 0xFFFFFFFF << SDMMC_RESP1_CARDSTATUS1_Pos;
pub const SDMMC_RESP1_CARDSTATUS1: u32 = SDMMC_RESP1_CARDSTATUS1_Msk;
pub const SDMMC_RESP2_CARDSTATUS2_Pos: u32 = 0;
pub const SDMMC_RESP2_CARDSTATUS2_Msk: u32 = 0xFFFFFFFF << SDMMC_RESP2_CARDSTATUS2_Pos;
pub const SDMMC_RESP2_CARDSTATUS2: u32 = SDMMC_RESP2_CARDSTATUS2_Msk;
pub const SDMMC_RESP3_CARDSTATUS3_Pos: u32 = 0;
pub const SDMMC_RESP3_CARDSTATUS3_Msk: u32 = 0xFFFFFFFF << SDMMC_RESP3_CARDSTATUS3_Pos;
pub const SDMMC_RESP3_CARDSTATUS3: u32 = SDMMC_RESP3_CARDSTATUS3_Msk;
pub const SDMMC_RESP4_CARDSTATUS4_Pos: u32 = 0;
pub const SDMMC_RESP4_CARDSTATUS4_Msk: u32 = 0xFFFFFFFF << SDMMC_RESP4_CARDSTATUS4_Pos;
pub const SDMMC_RESP4_CARDSTATUS4: u32 = SDMMC_RESP4_CARDSTATUS4_Msk;
pub const SDMMC_DTIMER_DATATIME_Pos: u32 = 0;
pub const SDMMC_DTIMER_DATATIME_Msk: u32 = 0xFFFFFFFF << SDMMC_DTIMER_DATATIME_Pos;
pub const SDMMC_DTIMER_DATATIME: u32 = SDMMC_DTIMER_DATATIME_Msk;
pub const SDMMC_DLEN_DATALENGTH_Pos: u32 = 0;
pub const SDMMC_DLEN_DATALENGTH_Msk: u32 = 0x1FFFFFF << SDMMC_DLEN_DATALENGTH_Pos;
pub const SDMMC_DLEN_DATALENGTH: u32 = SDMMC_DLEN_DATALENGTH_Msk;
pub const SDMMC_DCTRL_DTEN_Pos: u32 = 0;
pub const SDMMC_DCTRL_DTEN_Msk: u32 = 0x1 << SDMMC_DCTRL_DTEN_Pos;
pub const SDMMC_DCTRL_DTEN: u32 = SDMMC_DCTRL_DTEN_Msk;
pub const SDMMC_DCTRL_DTDIR_Pos: u32 = 1;
pub const SDMMC_DCTRL_DTDIR_Msk: u32 = 0x1 << SDMMC_DCTRL_DTDIR_Pos;
pub const SDMMC_DCTRL_DTDIR: u32 = SDMMC_DCTRL_DTDIR_Msk;
pub const SDMMC_DCTRL_DTMODE_Pos: u32 = 2;
pub const SDMMC_DCTRL_DTMODE_Msk: u32 = 0x3 << SDMMC_DCTRL_DTMODE_Pos;
pub const SDMMC_DCTRL_DTMODE: u32 = SDMMC_DCTRL_DTMODE_Msk;
pub const SDMMC_DCTRL_DTMODE_0: u32 = 0x1 << SDMMC_DCTRL_DTMODE_Pos;
pub const SDMMC_DCTRL_DTMODE_1: u32 = 0x2 << SDMMC_DCTRL_DTMODE_Pos;
pub const SDMMC_DCTRL_DBLOCKSIZE_Pos: u32 = 4;
pub const SDMMC_DCTRL_DBLOCKSIZE_Msk: u32 = 0xF << SDMMC_DCTRL_DBLOCKSIZE_Pos;
pub const SDMMC_DCTRL_DBLOCKSIZE: u32 = SDMMC_DCTRL_DBLOCKSIZE_Msk;
pub const SDMMC_DCTRL_DBLOCKSIZE_0: u32 = 0x1 << SDMMC_DCTRL_DBLOCKSIZE_Pos;
pub const SDMMC_DCTRL_DBLOCKSIZE_1: u32 = 0x2 << SDMMC_DCTRL_DBLOCKSIZE_Pos;
pub const SDMMC_DCTRL_DBLOCKSIZE_2: u32 = 0x4 << SDMMC_DCTRL_DBLOCKSIZE_Pos;
pub const SDMMC_DCTRL_DBLOCKSIZE_3: u32 = 0x8 << SDMMC_DCTRL_DBLOCKSIZE_Pos;
pub const SDMMC_DCTRL_RWSTART_Pos: u32 = 8;
pub const SDMMC_DCTRL_RWSTART_Msk: u32 = 0x1 << SDMMC_DCTRL_RWSTART_Pos;
pub const SDMMC_DCTRL_RWSTART: u32 = SDMMC_DCTRL_RWSTART_Msk;
pub const SDMMC_DCTRL_RWSTOP_Pos: u32 = 9;
pub const SDMMC_DCTRL_RWSTOP_Msk: u32 = 0x1 << SDMMC_DCTRL_RWSTOP_Pos;
pub const SDMMC_DCTRL_RWSTOP: u32 = SDMMC_DCTRL_RWSTOP_Msk;
pub const SDMMC_DCTRL_RWMOD_Pos: u32 = 10;
pub const SDMMC_DCTRL_RWMOD_Msk: u32 = 0x1 << SDMMC_DCTRL_RWMOD_Pos;
pub const SDMMC_DCTRL_RWMOD: u32 = SDMMC_DCTRL_RWMOD_Msk;
pub const SDMMC_DCTRL_SDIOEN_Pos: u32 = 11;
pub const SDMMC_DCTRL_SDIOEN_Msk: u32 = 0x1 << SDMMC_DCTRL_SDIOEN_Pos;
pub const SDMMC_DCTRL_SDIOEN: u32 = SDMMC_DCTRL_SDIOEN_Msk;
pub const SDMMC_DCTRL_BOOTACKEN_Pos: u32 = 12;
pub const SDMMC_DCTRL_BOOTACKEN_Msk: u32 = 0x1 << SDMMC_DCTRL_BOOTACKEN_Pos;
pub const SDMMC_DCTRL_BOOTACKEN: u32 = SDMMC_DCTRL_BOOTACKEN_Msk;
pub const SDMMC_DCTRL_FIFORST_Pos: u32 = 13;
pub const SDMMC_DCTRL_FIFORST_Msk: u32 = 0x1 << SDMMC_DCTRL_FIFORST_Pos;
pub const SDMMC_DCTRL_FIFORST: u32 = SDMMC_DCTRL_FIFORST_Msk;
pub const SDMMC_DCOUNT_DATACOUNT_Pos: u32 = 0;
pub const SDMMC_DCOUNT_DATACOUNT_Msk: u32 = 0x1FFFFFF << SDMMC_DCOUNT_DATACOUNT_Pos;
pub const SDMMC_DCOUNT_DATACOUNT: u32 = SDMMC_DCOUNT_DATACOUNT_Msk;
pub const SDMMC_STA_CCRCFAIL_Pos: u32 = 0;
pub const SDMMC_STA_CCRCFAIL_Msk: u32 = 0x1 << SDMMC_STA_CCRCFAIL_Pos;
pub const SDMMC_STA_CCRCFAIL: u32 = SDMMC_STA_CCRCFAIL_Msk;
pub const SDMMC_STA_DCRCFAIL_Pos: u32 = 1;
pub const SDMMC_STA_DCRCFAIL_Msk: u32 = 0x1 << SDMMC_STA_DCRCFAIL_Pos;
pub const SDMMC_STA_DCRCFAIL: u32 = SDMMC_STA_DCRCFAIL_Msk;
pub const SDMMC_STA_CTIMEOUT_Pos: u32 = 2;
pub const SDMMC_STA_CTIMEOUT_Msk: u32 = 0x1 << SDMMC_STA_CTIMEOUT_Pos;
pub const SDMMC_STA_CTIMEOUT: u32 = SDMMC_STA_CTIMEOUT_Msk;
pub const SDMMC_STA_DTIMEOUT_Pos: u32 = 3;
pub const SDMMC_STA_DTIMEOUT_Msk: u32 = 0x1 << SDMMC_STA_DTIMEOUT_Pos;
pub const SDMMC_STA_DTIMEOUT: u32 = SDMMC_STA_DTIMEOUT_Msk;
pub const SDMMC_STA_TXUNDERR_Pos: u32 = 4;
pub const SDMMC_STA_TXUNDERR_Msk: u32 = 0x1 << SDMMC_STA_TXUNDERR_Pos;
pub const SDMMC_STA_TXUNDERR: u32 = SDMMC_STA_TXUNDERR_Msk;
pub const SDMMC_STA_RXOVERR_Pos: u32 = 5;
pub const SDMMC_STA_RXOVERR_Msk: u32 = 0x1 << SDMMC_STA_RXOVERR_Pos;
pub const SDMMC_STA_RXOVERR: u32 = SDMMC_STA_RXOVERR_Msk;
pub const SDMMC_STA_CMDREND_Pos: u32 = 6;
pub const SDMMC_STA_CMDREND_Msk: u32 = 0x1 << SDMMC_STA_CMDREND_Pos;
pub const SDMMC_STA_CMDREND: u32 = SDMMC_STA_CMDREND_Msk;
pub const SDMMC_STA_CMDSENT_Pos: u32 = 7;
pub const SDMMC_STA_CMDSENT_Msk: u32 = 0x1 << SDMMC_STA_CMDSENT_Pos;
pub const SDMMC_STA_CMDSENT: u32 = SDMMC_STA_CMDSENT_Msk;
pub const SDMMC_STA_DATAEND_Pos: u32 = 8;
pub const SDMMC_STA_DATAEND_Msk: u32 = 0x1 << SDMMC_STA_DATAEND_Pos;
pub const SDMMC_STA_DATAEND: u32 = SDMMC_STA_DATAEND_Msk;
pub const SDMMC_STA_DHOLD_Pos: u32 = 9;
pub const SDMMC_STA_DHOLD_Msk: u32 = 0x1 << SDMMC_STA_DHOLD_Pos;
pub const SDMMC_STA_DHOLD: u32 = SDMMC_STA_DHOLD_Msk;
pub const SDMMC_STA_DBCKEND_Pos: u32 = 10;
pub const SDMMC_STA_DBCKEND_Msk: u32 = 0x1 << SDMMC_STA_DBCKEND_Pos;
pub const SDMMC_STA_DBCKEND: u32 = SDMMC_STA_DBCKEND_Msk;
pub const SDMMC_STA_DABORT_Pos: u32 = 11;
pub const SDMMC_STA_DABORT_Msk: u32 = 0x1 << SDMMC_STA_DABORT_Pos;
pub const SDMMC_STA_DABORT: u32 = SDMMC_STA_DABORT_Msk;
pub const SDMMC_STA_DPSMACT_Pos: u32 = 12;
pub const SDMMC_STA_DPSMACT_Msk: u32 = 0x1 << SDMMC_STA_DPSMACT_Pos;
pub const SDMMC_STA_DPSMACT: u32 = SDMMC_STA_DPSMACT_Msk;
pub const SDMMC_STA_CPSMACT_Pos: u32 = 13;
pub const SDMMC_STA_CPSMACT_Msk: u32 = 0x1 << SDMMC_STA_CPSMACT_Pos;
pub const SDMMC_STA_CPSMACT: u32 = SDMMC_STA_CPSMACT_Msk;
pub const SDMMC_STA_TXFIFOHE_Pos: u32 = 14;
pub const SDMMC_STA_TXFIFOHE_Msk: u32 = 0x1 << SDMMC_STA_TXFIFOHE_Pos;
pub const SDMMC_STA_TXFIFOHE: u32 = SDMMC_STA_TXFIFOHE_Msk;
pub const SDMMC_STA_RXFIFOHF_Pos: u32 = 15;
pub const SDMMC_STA_RXFIFOHF_Msk: u32 = 0x1 << SDMMC_STA_RXFIFOHF_Pos;
pub const SDMMC_STA_RXFIFOHF: u32 = SDMMC_STA_RXFIFOHF_Msk;
pub const SDMMC_STA_TXFIFOF_Pos: u32 = 16;
pub const SDMMC_STA_TXFIFOF_Msk: u32 = 0x1 << SDMMC_STA_TXFIFOF_Pos;
pub const SDMMC_STA_TXFIFOF: u32 = SDMMC_STA_TXFIFOF_Msk;
pub const SDMMC_STA_RXFIFOF_Pos: u32 = 17;
pub const SDMMC_STA_RXFIFOF_Msk: u32 = 0x1 << SDMMC_STA_RXFIFOF_Pos;
pub const SDMMC_STA_RXFIFOF: u32 = SDMMC_STA_RXFIFOF_Msk;
pub const SDMMC_STA_TXFIFOE_Pos: u32 = 18;
pub const SDMMC_STA_TXFIFOE_Msk: u32 = 0x1 << SDMMC_STA_TXFIFOE_Pos;
pub const SDMMC_STA_TXFIFOE: u32 = SDMMC_STA_TXFIFOE_Msk;
pub const SDMMC_STA_RXFIFOE_Pos: u32 = 19;
pub const SDMMC_STA_RXFIFOE_Msk: u32 = 0x1 << SDMMC_STA_RXFIFOE_Pos;
pub const SDMMC_STA_RXFIFOE: u32 = SDMMC_STA_RXFIFOE_Msk;
pub const SDMMC_STA_BUSYD0_Pos: u32 = 20;
pub const SDMMC_STA_BUSYD0_Msk: u32 = 0x1 << SDMMC_STA_BUSYD0_Pos;
pub const SDMMC_STA_BUSYD0: u32 = SDMMC_STA_BUSYD0_Msk;
pub const SDMMC_STA_BUSYD0END_Pos: u32 = 21;
pub const SDMMC_STA_BUSYD0END_Msk: u32 = 0x1 << SDMMC_STA_BUSYD0END_Pos;
pub const SDMMC_STA_BUSYD0END: u32 = SDMMC_STA_BUSYD0END_Msk;
pub const SDMMC_STA_SDIOIT_Pos: u32 = 22;
pub const SDMMC_STA_SDIOIT_Msk: u32 = 0x1 << SDMMC_STA_SDIOIT_Pos;
pub const SDMMC_STA_SDIOIT: u32 = SDMMC_STA_SDIOIT_Msk;
pub const SDMMC_STA_ACKFAIL_Pos: u32 = 23;
pub const SDMMC_STA_ACKFAIL_Msk: u32 = 0x1 << SDMMC_STA_ACKFAIL_Pos;
pub const SDMMC_STA_ACKFAIL: u32 = SDMMC_STA_ACKFAIL_Msk;
pub const SDMMC_STA_ACKTIMEOUT_Pos: u32 = 24;
pub const SDMMC_STA_ACKTIMEOUT_Msk: u32 = 0x1 << SDMMC_STA_ACKTIMEOUT_Pos;
pub const SDMMC_STA_ACKTIMEOUT: u32 = SDMMC_STA_ACKTIMEOUT_Msk;
pub const SDMMC_STA_VSWEND_Pos: u32 = 25;
pub const SDMMC_STA_VSWEND_Msk: u32 = 0x1 << SDMMC_STA_VSWEND_Pos;
pub const SDMMC_STA_VSWEND: u32 = SDMMC_STA_VSWEND_Msk;
pub const SDMMC_STA_CKSTOP_Pos: u32 = 26;
pub const SDMMC_STA_CKSTOP_Msk: u32 = 0x1 << SDMMC_STA_CKSTOP_Pos;
pub const SDMMC_STA_CKSTOP: u32 = SDMMC_STA_CKSTOP_Msk;
pub const SDMMC_STA_IDMATE_Pos: u32 = 27;
pub const SDMMC_STA_IDMATE_Msk: u32 = 0x1 << SDMMC_STA_IDMATE_Pos;
pub const SDMMC_STA_IDMATE: u32 = SDMMC_STA_IDMATE_Msk;
pub const SDMMC_STA_IDMABTC_Pos: u32 = 28;
pub const SDMMC_STA_IDMABTC_Msk: u32 = 0x1 << SDMMC_STA_IDMABTC_Pos;
pub const SDMMC_STA_IDMABTC: u32 = SDMMC_STA_IDMABTC_Msk;
pub const SDMMC_ICR_CCRCFAILC_Pos: u32 = 0;
pub const SDMMC_ICR_CCRCFAILC_Msk: u32 = 0x1 << SDMMC_ICR_CCRCFAILC_Pos;
pub const SDMMC_ICR_CCRCFAILC: u32 = SDMMC_ICR_CCRCFAILC_Msk;
pub const SDMMC_ICR_DCRCFAILC_Pos: u32 = 1;
pub const SDMMC_ICR_DCRCFAILC_Msk: u32 = 0x1 << SDMMC_ICR_DCRCFAILC_Pos;
pub const SDMMC_ICR_DCRCFAILC: u32 = SDMMC_ICR_DCRCFAILC_Msk;
pub const SDMMC_ICR_CTIMEOUTC_Pos: u32 = 2;
pub const SDMMC_ICR_CTIMEOUTC_Msk: u32 = 0x1 << SDMMC_ICR_CTIMEOUTC_Pos;
pub const SDMMC_ICR_CTIMEOUTC: u32 = SDMMC_ICR_CTIMEOUTC_Msk;
pub const SDMMC_ICR_DTIMEOUTC_Pos: u32 = 3;
pub const SDMMC_ICR_DTIMEOUTC_Msk: u32 = 0x1 << SDMMC_ICR_DTIMEOUTC_Pos;
pub const SDMMC_ICR_DTIMEOUTC: u32 = SDMMC_ICR_DTIMEOUTC_Msk;
pub const SDMMC_ICR_TXUNDERRC_Pos: u32 = 4;
pub const SDMMC_ICR_TXUNDERRC_Msk: u32 = 0x1 << SDMMC_ICR_TXUNDERRC_Pos;
pub const SDMMC_ICR_TXUNDERRC: u32 = SDMMC_ICR_TXUNDERRC_Msk;
pub const SDMMC_ICR_RXOVERRC_Pos: u32 = 5;
pub const SDMMC_ICR_RXOVERRC_Msk: u32 = 0x1 << SDMMC_ICR_RXOVERRC_Pos;
pub const SDMMC_ICR_RXOVERRC: u32 = SDMMC_ICR_RXOVERRC_Msk;
pub const SDMMC_ICR_CMDRENDC_Pos: u32 = 6;
pub const SDMMC_ICR_CMDRENDC_Msk: u32 = 0x1 << SDMMC_ICR_CMDRENDC_Pos;
pub const SDMMC_ICR_CMDRENDC: u32 = SDMMC_ICR_CMDRENDC_Msk;
pub const SDMMC_ICR_CMDSENTC_Pos: u32 = 7;
pub const SDMMC_ICR_CMDSENTC_Msk: u32 = 0x1 << SDMMC_ICR_CMDSENTC_Pos;
pub const SDMMC_ICR_CMDSENTC: u32 = SDMMC_ICR_CMDSENTC_Msk;
pub const SDMMC_ICR_DATAENDC_Pos: u32 = 8;
pub const SDMMC_ICR_DATAENDC_Msk: u32 = 0x1 << SDMMC_ICR_DATAENDC_Pos;
pub const SDMMC_ICR_DATAENDC: u32 = SDMMC_ICR_DATAENDC_Msk;
pub const SDMMC_ICR_DHOLDC_Pos: u32 = 9;
pub const SDMMC_ICR_DHOLDC_Msk: u32 = 0x1 << SDMMC_ICR_DHOLDC_Pos;
pub const SDMMC_ICR_DHOLDC: u32 = SDMMC_ICR_DHOLDC_Msk;
pub const SDMMC_ICR_DBCKENDC_Pos: u32 = 10;
pub const SDMMC_ICR_DBCKENDC_Msk: u32 = 0x1 << SDMMC_ICR_DBCKENDC_Pos;
pub const SDMMC_ICR_DBCKENDC: u32 = SDMMC_ICR_DBCKENDC_Msk;
pub const SDMMC_ICR_DABORTC_Pos: u32 = 11;
pub const SDMMC_ICR_DABORTC_Msk: u32 = 0x1 << SDMMC_ICR_DABORTC_Pos;
pub const SDMMC_ICR_DABORTC: u32 = SDMMC_ICR_DABORTC_Msk;
pub const SDMMC_ICR_BUSYD0ENDC_Pos: u32 = 21;
pub const SDMMC_ICR_BUSYD0ENDC_Msk: u32 = 0x1 << SDMMC_ICR_BUSYD0ENDC_Pos;
pub const SDMMC_ICR_BUSYD0ENDC: u32 = SDMMC_ICR_BUSYD0ENDC_Msk;
pub const SDMMC_ICR_SDIOITC_Pos: u32 = 22;
pub const SDMMC_ICR_SDIOITC_Msk: u32 = 0x1 << SDMMC_ICR_SDIOITC_Pos;
pub const SDMMC_ICR_SDIOITC: u32 = SDMMC_ICR_SDIOITC_Msk;
pub const SDMMC_ICR_ACKFAILC_Pos: u32 = 23;
pub const SDMMC_ICR_ACKFAILC_Msk: u32 = 0x1 << SDMMC_ICR_ACKFAILC_Pos;
pub const SDMMC_ICR_ACKFAILC: u32 = SDMMC_ICR_ACKFAILC_Msk;
pub const SDMMC_ICR_ACKTIMEOUTC_Pos: u32 = 24;
pub const SDMMC_ICR_ACKTIMEOUTC_Msk: u32 = 0x1 << SDMMC_ICR_ACKTIMEOUTC_Pos;
pub const SDMMC_ICR_ACKTIMEOUTC: u32 = SDMMC_ICR_ACKTIMEOUTC_Msk;
pub const SDMMC_ICR_VSWENDC_Pos: u32 = 25;
pub const SDMMC_ICR_VSWENDC_Msk: u32 = 0x1 << SDMMC_ICR_VSWENDC_Pos;
pub const SDMMC_ICR_VSWENDC: u32 = SDMMC_ICR_VSWENDC_Msk;
pub const SDMMC_ICR_CKSTOPC_Pos: u32 = 26;
pub const SDMMC_ICR_CKSTOPC_Msk: u32 = 0x1 << SDMMC_ICR_CKSTOPC_Pos;
pub const SDMMC_ICR_CKSTOPC: u32 = SDMMC_ICR_CKSTOPC_Msk;
pub const SDMMC_ICR_IDMATEC_Pos: u32 = 27;
pub const SDMMC_ICR_IDMATEC_Msk: u32 = 0x1 << SDMMC_ICR_IDMATEC_Pos;
pub const SDMMC_ICR_IDMATEC: u32 = SDMMC_ICR_IDMATEC_Msk;
pub const SDMMC_ICR_IDMABTCC_Pos: u32 = 28;
pub const SDMMC_ICR_IDMABTCC_Msk: u32 = 0x1 << SDMMC_ICR_IDMABTCC_Pos;
pub const SDMMC_ICR_IDMABTCC: u32 = SDMMC_ICR_IDMABTCC_Msk;
pub const SDMMC_MASK_CCRCFAILIE_Pos: u32 = 0;
pub const SDMMC_MASK_CCRCFAILIE_Msk: u32 = 0x1 << SDMMC_MASK_CCRCFAILIE_Pos;
pub const SDMMC_MASK_CCRCFAILIE: u32 = SDMMC_MASK_CCRCFAILIE_Msk;
pub const SDMMC_MASK_DCRCFAILIE_Pos: u32 = 1;
pub const SDMMC_MASK_DCRCFAILIE_Msk: u32 = 0x1 << SDMMC_MASK_DCRCFAILIE_Pos;
pub const SDMMC_MASK_DCRCFAILIE: u32 = SDMMC_MASK_DCRCFAILIE_Msk;
pub const SDMMC_MASK_CTIMEOUTIE_Pos: u32 = 2;
pub const SDMMC_MASK_CTIMEOUTIE_Msk: u32 = 0x1 << SDMMC_MASK_CTIMEOUTIE_Pos;
pub const SDMMC_MASK_CTIMEOUTIE: u32 = SDMMC_MASK_CTIMEOUTIE_Msk;
pub const SDMMC_MASK_DTIMEOUTIE_Pos: u32 = 3;
pub const SDMMC_MASK_DTIMEOUTIE_Msk: u32 = 0x1 << SDMMC_MASK_DTIMEOUTIE_Pos;
pub const SDMMC_MASK_DTIMEOUTIE: u32 = SDMMC_MASK_DTIMEOUTIE_Msk;
pub const SDMMC_MASK_TXUNDERRIE_Pos: u32 = 4;
pub const SDMMC_MASK_TXUNDERRIE_Msk: u32 = 0x1 << SDMMC_MASK_TXUNDERRIE_Pos;
pub const SDMMC_MASK_TXUNDERRIE: u32 = SDMMC_MASK_TXUNDERRIE_Msk;
pub const SDMMC_MASK_RXOVERRIE_Pos: u32 = 5;
pub const SDMMC_MASK_RXOVERRIE_Msk: u32 = 0x1 << SDMMC_MASK_RXOVERRIE_Pos;
pub const SDMMC_MASK_RXOVERRIE: u32 = SDMMC_MASK_RXOVERRIE_Msk;
pub const SDMMC_MASK_CMDRENDIE_Pos: u32 = 6;
pub const SDMMC_MASK_CMDRENDIE_Msk: u32 = 0x1 << SDMMC_MASK_CMDRENDIE_Pos;
pub const SDMMC_MASK_CMDRENDIE: u32 = SDMMC_MASK_CMDRENDIE_Msk;
pub const SDMMC_MASK_CMDSENTIE_Pos: u32 = 7;
pub const SDMMC_MASK_CMDSENTIE_Msk: u32 = 0x1 << SDMMC_MASK_CMDSENTIE_Pos;
pub const SDMMC_MASK_CMDSENTIE: u32 = SDMMC_MASK_CMDSENTIE_Msk;
pub const SDMMC_MASK_DATAENDIE_Pos: u32 = 8;
pub const SDMMC_MASK_DATAENDIE_Msk: u32 = 0x1 << SDMMC_MASK_DATAENDIE_Pos;
pub const SDMMC_MASK_DATAENDIE: u32 = SDMMC_MASK_DATAENDIE_Msk;
pub const SDMMC_MASK_DHOLDIE_Pos: u32 = 9;
pub const SDMMC_MASK_DHOLDIE_Msk: u32 = 0x1 << SDMMC_MASK_DHOLDIE_Pos;
pub const SDMMC_MASK_DHOLDIE: u32 = SDMMC_MASK_DHOLDIE_Msk;
pub const SDMMC_MASK_DBCKENDIE_Pos: u32 = 10;
pub const SDMMC_MASK_DBCKENDIE_Msk: u32 = 0x1 << SDMMC_MASK_DBCKENDIE_Pos;
pub const SDMMC_MASK_DBCKENDIE: u32 = SDMMC_MASK_DBCKENDIE_Msk;
pub const SDMMC_MASK_DABORTIE_Pos: u32 = 11;
pub const SDMMC_MASK_DABORTIE_Msk: u32 = 0x1 << SDMMC_MASK_DABORTIE_Pos;
pub const SDMMC_MASK_DABORTIE: u32 = SDMMC_MASK_DABORTIE_Msk;
pub const SDMMC_MASK_TXFIFOHEIE_Pos: u32 = 14;
pub const SDMMC_MASK_TXFIFOHEIE_Msk: u32 = 0x1 << SDMMC_MASK_TXFIFOHEIE_Pos;
pub const SDMMC_MASK_TXFIFOHEIE: u32 = SDMMC_MASK_TXFIFOHEIE_Msk;
pub const SDMMC_MASK_RXFIFOHFIE_Pos: u32 = 15;
pub const SDMMC_MASK_RXFIFOHFIE_Msk: u32 = 0x1 << SDMMC_MASK_RXFIFOHFIE_Pos;
pub const SDMMC_MASK_RXFIFOHFIE: u32 = SDMMC_MASK_RXFIFOHFIE_Msk;
pub const SDMMC_MASK_RXFIFOFIE_Pos: u32 = 17;
pub const SDMMC_MASK_RXFIFOFIE_Msk: u32 = 0x1 << SDMMC_MASK_RXFIFOFIE_Pos;
pub const SDMMC_MASK_RXFIFOFIE: u32 = SDMMC_MASK_RXFIFOFIE_Msk;
pub const SDMMC_MASK_TXFIFOEIE_Pos: u32 = 18;
pub const SDMMC_MASK_TXFIFOEIE_Msk: u32 = 0x1 << SDMMC_MASK_TXFIFOEIE_Pos;
pub const SDMMC_MASK_TXFIFOEIE: u32 = SDMMC_MASK_TXFIFOEIE_Msk;
pub const SDMMC_MASK_BUSYD0ENDIE_Pos: u32 = 21;
pub const SDMMC_MASK_BUSYD0ENDIE_Msk: u32 = 0x1 << SDMMC_MASK_BUSYD0ENDIE_Pos;
pub const SDMMC_MASK_BUSYD0ENDIE: u32 = SDMMC_MASK_BUSYD0ENDIE_Msk;
pub const SDMMC_MASK_SDIOITIE_Pos: u32 = 22;
pub const SDMMC_MASK_SDIOITIE_Msk: u32 = 0x1 << SDMMC_MASK_SDIOITIE_Pos;
pub const SDMMC_MASK_SDIOITIE: u32 = SDMMC_MASK_SDIOITIE_Msk;
pub const SDMMC_MASK_ACKFAILIE_Pos: u32 = 23;
pub const SDMMC_MASK_ACKFAILIE_Msk: u32 = 0x1 << SDMMC_MASK_ACKFAILIE_Pos;
pub const SDMMC_MASK_ACKFAILIE: u32 = SDMMC_MASK_ACKFAILIE_Msk;
pub const SDMMC_MASK_ACKTIMEOUTIE_Pos: u32 = 24;
pub const SDMMC_MASK_ACKTIMEOUTIE_Msk: u32 = 0x1 << SDMMC_MASK_ACKTIMEOUTIE_Pos;
pub const SDMMC_MASK_ACKTIMEOUTIE: u32 = SDMMC_MASK_ACKTIMEOUTIE_Msk;
pub const SDMMC_MASK_VSWENDIE_Pos: u32 = 25;
pub const SDMMC_MASK_VSWENDIE_Msk: u32 = 0x1 << SDMMC_MASK_VSWENDIE_Pos;
pub const SDMMC_MASK_VSWENDIE: u32 = SDMMC_MASK_VSWENDIE_Msk;
pub const SDMMC_MASK_CKSTOPIE_Pos: u32 = 26;
pub const SDMMC_MASK_CKSTOPIE_Msk: u32 = 0x1 << SDMMC_MASK_CKSTOPIE_Pos;
pub const SDMMC_MASK_CKSTOPIE: u32 = SDMMC_MASK_CKSTOPIE_Msk;
pub const SDMMC_MASK_IDMABTCIE_Pos: u32 = 28;
pub const SDMMC_MASK_IDMABTCIE_Msk: u32 = 0x1 << SDMMC_MASK_IDMABTCIE_Pos;
pub const SDMMC_MASK_IDMABTCIE: u32 = SDMMC_MASK_IDMABTCIE_Msk;
pub const SDMMC_ACKTIME_ACKTIME_Pos: u32 = 0;
pub const SDMMC_ACKTIME_ACKTIME_Msk: u32 = 0x1FFFFFF << SDMMC_ACKTIME_ACKTIME_Pos;
pub const SDMMC_ACKTIME_ACKTIME: u32 = SDMMC_ACKTIME_ACKTIME_Msk;
pub const SDMMC_FIFO_FIFODATA_Pos: u32 = 0;
pub const SDMMC_FIFO_FIFODATA_Msk: u32 = 0xFFFFFFFF << SDMMC_FIFO_FIFODATA_Pos;
pub const SDMMC_FIFO_FIFODATA: u32 = SDMMC_FIFO_FIFODATA_Msk;
pub const SDMMC_IDMA_IDMAEN_Pos: u32 = 0;
pub const SDMMC_IDMA_IDMAEN_Msk: u32 = 0x1 << SDMMC_IDMA_IDMAEN_Pos;
pub const SDMMC_IDMA_IDMAEN: u32 = SDMMC_IDMA_IDMAEN_Msk;
pub const SDMMC_IDMA_IDMABMODE_Pos: u32 = 1;
pub const SDMMC_IDMA_IDMABMODE_Msk: u32 = 0x1 << SDMMC_IDMA_IDMABMODE_Pos;
pub const SDMMC_IDMA_IDMABMODE: u32 = SDMMC_IDMA_IDMABMODE_Msk;
pub const SDMMC_IDMA_IDMABACT_Pos: u32 = 2;
pub const SDMMC_IDMA_IDMABACT_Msk: u32 = 0x1 << SDMMC_IDMA_IDMABACT_Pos;
pub const SDMMC_IDMA_IDMABACT: u32 = SDMMC_IDMA_IDMABACT_Msk;
pub const SDMMC_IDMABSIZE_IDMABND_Pos: u32 = 5;
pub const SDMMC_IDMABSIZE_IDMABND_Msk: u32 = 0xFF << SDMMC_IDMABSIZE_IDMABND_Pos;
pub const SDMMC_IDMABSIZE_IDMABND: u32 = SDMMC_IDMABSIZE_IDMABND_Msk;
pub const SDMMC_IDMABASE0_IDMABASE0_Pos: u32 = 0;
pub const SDMMC_IDMABASE0_IDMABASE0_Msk: u32 = 0xFFFFFFFF << SDMMC_IDMABASE0_IDMABASE0_Pos;
pub const SDMMC_IDMABASE0_IDMABASE0: u32 = SDMMC_IDMABASE0_IDMABASE0_Msk;
pub const SDMMC_IDMABASE1_IDMABASE1_Pos: u32 = 0;
pub const SDMMC_IDMABASE1_IDMABASE1_Msk: u32 = 0xFFFFFFFF << SDMMC_IDMABASE1_IDMABASE0_Pos;
pub const SDMMC_IDMABASE1_IDMABASE1: u32 = SDMMC_IDMABASE0_IDMABASE1_Msk;
pub const UCPD_CFG1_HBITCLKDIV_Pos: u32 = 0;
pub const UCPD_CFG1_HBITCLKDIV_Msk: u32 = 0x3F << UCPD_CFG1_HBITCLKDIV_Pos;
pub const UCPD_CFG1_HBITCLKDIV: u32 = UCPD_CFG1_HBITCLKDIV_Msk;
pub const UCPD_CFG1_HBITCLKDIV_0: u32 = 0x01 << UCPD_CFG1_HBITCLKDIV_Pos;
pub const UCPD_CFG1_HBITCLKDIV_1: u32 = 0x02 << UCPD_CFG1_HBITCLKDIV_Pos;
pub const UCPD_CFG1_HBITCLKDIV_2: u32 = 0x04 << UCPD_CFG1_HBITCLKDIV_Pos;
pub const UCPD_CFG1_HBITCLKDIV_3: u32 = 0x08 << UCPD_CFG1_HBITCLKDIV_Pos;
pub const UCPD_CFG1_HBITCLKDIV_4: u32 = 0x10 << UCPD_CFG1_HBITCLKDIV_Pos;
pub const UCPD_CFG1_HBITCLKDIV_5: u32 = 0x20 << UCPD_CFG1_HBITCLKDIV_Pos;
pub const UCPD_CFG1_IFRGAP_Pos: u32 = 6;
pub const UCPD_CFG1_IFRGAP_Msk: u32 = 0x1F << UCPD_CFG1_IFRGAP_Pos;
pub const UCPD_CFG1_IFRGAP: u32 = UCPD_CFG1_IFRGAP_Msk;
pub const UCPD_CFG1_IFRGAP_0: u32 = 0x01 << UCPD_CFG1_IFRGAP_Pos;
pub const UCPD_CFG1_IFRGAP_1: u32 = 0x02 << UCPD_CFG1_IFRGAP_Pos;
pub const UCPD_CFG1_IFRGAP_2: u32 = 0x04 << UCPD_CFG1_IFRGAP_Pos;
pub const UCPD_CFG1_IFRGAP_3: u32 = 0x08 << UCPD_CFG1_IFRGAP_Pos;
pub const UCPD_CFG1_IFRGAP_4: u32 = 0x10 << UCPD_CFG1_IFRGAP_Pos;
pub const UCPD_CFG1_TRANSWIN_Pos: u32 = 11;
pub const UCPD_CFG1_TRANSWIN_Msk: u32 = 0x1F << UCPD_CFG1_TRANSWIN_Pos;
pub const UCPD_CFG1_TRANSWIN: u32 = UCPD_CFG1_TRANSWIN_Msk;
pub const UCPD_CFG1_TRANSWIN_0: u32 = 0x01 << UCPD_CFG1_TRANSWIN_Pos;
pub const UCPD_CFG1_TRANSWIN_1: u32 = 0x02 << UCPD_CFG1_TRANSWIN_Pos;
pub const UCPD_CFG1_TRANSWIN_2: u32 = 0x04 << UCPD_CFG1_TRANSWIN_Pos;
pub const UCPD_CFG1_TRANSWIN_3: u32 = 0x08 << UCPD_CFG1_TRANSWIN_Pos;
pub const UCPD_CFG1_TRANSWIN_4: u32 = 0x10 << UCPD_CFG1_TRANSWIN_Pos;
pub const UCPD_CFG1_PSC_UCPDCLK_Pos: u32 = 17;
pub const UCPD_CFG1_PSC_UCPDCLK_Msk: u32 = 0x7 << UCPD_CFG1_PSC_UCPDCLK_Pos;
pub const UCPD_CFG1_PSC_UCPDCLK: u32 = UCPD_CFG1_PSC_UCPDCLK_Msk;
pub const UCPD_CFG1_PSC_UCPDCLK_0: u32 = 0x1 << UCPD_CFG1_PSC_UCPDCLK_Pos;
pub const UCPD_CFG1_PSC_UCPDCLK_1: u32 = 0x2 << UCPD_CFG1_PSC_UCPDCLK_Pos;
pub const UCPD_CFG1_PSC_UCPDCLK_2: u32 = 0x4 << UCPD_CFG1_PSC_UCPDCLK_Pos;
pub const UCPD_CFG1_RXORDSETEN_Pos: u32 = 20;
pub const UCPD_CFG1_RXORDSETEN_Msk: u32 = 0x1FF << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN: u32 = UCPD_CFG1_RXORDSETEN_Msk;
pub const UCPD_CFG1_RXORDSETEN_0: u32 = 0x001 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN_1: u32 = 0x002 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN_2: u32 = 0x004 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN_3: u32 = 0x008 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN_4: u32 = 0x010 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN_5: u32 = 0x020 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN_6: u32 = 0x040 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN_7: u32 = 0x080 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_RXORDSETEN_8: u32 = 0x100 << UCPD_CFG1_RXORDSETEN_Pos;
pub const UCPD_CFG1_TXDMAEN_Pos: u32 = 29;
pub const UCPD_CFG1_TXDMAEN_Msk: u32 = 0x1 << UCPD_CFG1_TXDMAEN_Pos;
pub const UCPD_CFG1_TXDMAEN: u32 = UCPD_CFG1_TXDMAEN_Msk;
pub const UCPD_CFG1_RXDMAEN_Pos: u32 = 30;
pub const UCPD_CFG1_RXDMAEN_Msk: u32 = 0x1 << UCPD_CFG1_RXDMAEN_Pos;
pub const UCPD_CFG1_RXDMAEN: u32 = UCPD_CFG1_RXDMAEN_Msk;
pub const UCPD_CFG1_UCPDEN_Pos: u32 = 31;
pub const UCPD_CFG1_UCPDEN_Msk: u32 = 0x1 << UCPD_CFG1_UCPDEN_Pos;
pub const UCPD_CFG1_UCPDEN: u32 = UCPD_CFG1_UCPDEN_Msk;
pub const UCPD_CFG2_RXFILTDIS_Pos: u32 = 0;
pub const UCPD_CFG2_RXFILTDIS_Msk: u32 = 0x1 << UCPD_CFG2_RXFILTDIS_Pos;
pub const UCPD_CFG2_RXFILTDIS: u32 = UCPD_CFG2_RXFILTDIS_Msk;
pub const UCPD_CFG2_RXFILT2N3_Pos: u32 = 1;
pub const UCPD_CFG2_RXFILT2N3_Msk: u32 = 0x1 << UCPD_CFG2_RXFILT2N3_Pos;
pub const UCPD_CFG2_RXFILT2N3: u32 = UCPD_CFG2_RXFILT2N3_Msk;
pub const UCPD_CFG2_FORCECLK_Pos: u32 = 2;
pub const UCPD_CFG2_FORCECLK_Msk: u32 = 0x1 << UCPD_CFG2_FORCECLK_Pos;
pub const UCPD_CFG2_FORCECLK: u32 = UCPD_CFG2_FORCECLK_Msk;
pub const UCPD_CFG2_WUPEN_Pos: u32 = 3;
pub const UCPD_CFG2_WUPEN_Msk: u32 = 0x1 << UCPD_CFG2_WUPEN_Pos;
pub const UCPD_CFG2_WUPEN: u32 = UCPD_CFG2_WUPEN_Msk;
pub const UCPD_CFG3_TRIM1_NG_CCRPD_Pos: u32 = 0;
pub const UCPD_CFG3_TRIM1_NG_CCRPD_Msk: u32 = 0xF << UCPD_CFG3_TRIM1_NG_CCRPD_Pos;
pub const UCPD_CFG3_TRIM1_NG_CCRPD: u32 = UCPD_CFG3_TRIM1_NG_CCRPD_Msk;
pub const UCPD_CFG3_TRIM1_NG_CC1A5_Pos: u32 = 4;
pub const UCPD_CFG3_TRIM1_NG_CC1A5_Msk: u32 = 0x1F << UCPD_CFG3_TRIM1_NG_CC1A5_Pos;
pub const UCPD_CFG3_TRIM1_NG_CC1A5: u32 = UCPD_CFG3_TRIM1_NG_CC1A5_Msk;
pub const UCPD_CFG3_TRIM1_NG_CC3A0_Pos: u32 = 9;
pub const UCPD_CFG3_TRIM1_NG_CC3A0_Msk: u32 = 0xF << UCPD_CFG3_TRIM1_NG_CC3A0_Pos;
pub const UCPD_CFG3_TRIM1_NG_CC3A0: u32 = UCPD_CFG3_TRIM1_NG_CC3A0_Msk;
pub const UCPD_CFG3_TRIM2_NG_CCRPD_Pos: u32 = 16;
pub const UCPD_CFG3_TRIM2_NG_CCRPD_Msk: u32 = 0xF << UCPD_CFG3_TRIM2_NG_CCRPD_Pos;
pub const UCPD_CFG3_TRIM2_NG_CCRPD: u32 = UCPD_CFG3_TRIM2_NG_CCRPD_Msk;
pub const UCPD_CFG3_TRIM2_NG_CC1A5_Pos: u32 = 20;
pub const UCPD_CFG3_TRIM2_NG_CC1A5_Msk: u32 = 0x1F << UCPD_CFG3_TRIM2_NG_CC1A5_Pos;
pub const UCPD_CFG3_TRIM2_NG_CC1A5: u32 = UCPD_CFG3_TRIM2_NG_CC1A5_Msk;
pub const UCPD_CFG3_TRIM2_NG_CC3A0_Pos: u32 = 25;
pub const UCPD_CFG3_TRIM2_NG_CC3A0_Msk: u32 = 0xF << UCPD_CFG3_TRIM2_NG_CC3A0_Pos;
pub const UCPD_CFG3_TRIM2_NG_CC3A0: u32 = UCPD_CFG3_TRIM2_NG_CC3A0_Msk;
pub const UCPD_CR_TXMODE_Pos: u32 = 0;
pub const UCPD_CR_TXMODE_Msk: u32 = 0x3 << UCPD_CR_TXMODE_Pos;
pub const UCPD_CR_TXMODE: u32 = UCPD_CR_TXMODE_Msk;
pub const UCPD_CR_TXMODE_0: u32 = 0x1 << UCPD_CR_TXMODE_Pos;
pub const UCPD_CR_TXMODE_1: u32 = 0x2 << UCPD_CR_TXMODE_Pos;
pub const UCPD_CR_TXSEND_Pos: u32 = 2;
pub const UCPD_CR_TXSEND_Msk: u32 = 0x1 << UCPD_CR_TXSEND_Pos;
pub const UCPD_CR_TXSEND: u32 = UCPD_CR_TXSEND_Msk;
pub const UCPD_CR_TXHRST_Pos: u32 = 3;
pub const UCPD_CR_TXHRST_Msk: u32 = 0x1 << UCPD_CR_TXHRST_Pos;
pub const UCPD_CR_TXHRST: u32 = UCPD_CR_TXHRST_Msk;
pub const UCPD_CR_RXMODE_Pos: u32 = 4;
pub const UCPD_CR_RXMODE_Msk: u32 = 0x1 << UCPD_CR_RXMODE_Pos;
pub const UCPD_CR_RXMODE: u32 = UCPD_CR_RXMODE_Msk;
pub const UCPD_CR_PHYRXEN_Pos: u32 = 5;
pub const UCPD_CR_PHYRXEN_Msk: u32 = 0x1 << UCPD_CR_PHYRXEN_Pos;
pub const UCPD_CR_PHYRXEN: u32 = UCPD_CR_PHYRXEN_Msk;
pub const UCPD_CR_PHYCCSEL_Pos: u32 = 6;
pub const UCPD_CR_PHYCCSEL_Msk: u32 = 0x1 << UCPD_CR_PHYCCSEL_Pos;
pub const UCPD_CR_PHYCCSEL: u32 = UCPD_CR_PHYCCSEL_Msk;
pub const UCPD_CR_ANASUBMODE_Pos: u32 = 7;
pub const UCPD_CR_ANASUBMODE_Msk: u32 = 0x3 << UCPD_CR_ANASUBMODE_Pos;
pub const UCPD_CR_ANASUBMODE: u32 = UCPD_CR_ANASUBMODE_Msk;
pub const UCPD_CR_ANASUBMODE_0: u32 = 0x1 << UCPD_CR_ANASUBMODE_Pos;
pub const UCPD_CR_ANASUBMODE_1: u32 = 0x2 << UCPD_CR_ANASUBMODE_Pos;
pub const UCPD_CR_ANAMODE_Pos: u32 = 9;
pub const UCPD_CR_ANAMODE_Msk: u32 = 0x1 << UCPD_CR_ANAMODE_Pos;
pub const UCPD_CR_ANAMODE: u32 = UCPD_CR_ANAMODE_Msk;
pub const UCPD_CR_CCENABLE_Pos: u32 = 10;
pub const UCPD_CR_CCENABLE_Msk: u32 = 0x3 << UCPD_CR_CCENABLE_Pos;
pub const UCPD_CR_CCENABLE: u32 = UCPD_CR_CCENABLE_Msk;
pub const UCPD_CR_CCENABLE_0: u32 = 0x1 << UCPD_CR_CCENABLE_Pos;
pub const UCPD_CR_CCENABLE_1: u32 = 0x2 << UCPD_CR_CCENABLE_Pos;
pub const UCPD_CR_USEEXTPHY_Pos: u32 = 12;
pub const UCPD_CR_USEEXTPHY_Msk: u32 = 0x1 << UCPD_CR_USEEXTPHY_Pos;
pub const UCPD_CR_USEEXTPHY: u32 = UCPD_CR_USEEXTPHY_Msk;
pub const UCPD_CR_CC2VCONNEN_Pos: u32 = 13;
pub const UCPD_CR_CC2VCONNEN_Msk: u32 = 0x1 << UCPD_CR_CC2VCONNEN_Pos;
pub const UCPD_CR_CC2VCONNEN: u32 = UCPD_CR_CC2VCONNEN_Msk;
pub const UCPD_CR_CC1VCONNEN_Pos: u32 = 14;
pub const UCPD_CR_CC1VCONNEN_Msk: u32 = 0x1 << UCPD_CR_CC1VCONNEN_Pos;
pub const UCPD_CR_CC1VCONNEN: u32 = UCPD_CR_CC1VCONNEN_Msk;
pub const UCPD_CR_DBATEN_Pos: u32 = 15;
pub const UCPD_CR_DBATEN_Msk: u32 = 0x1 << UCPD_CR_DBATEN_Pos;
pub const UCPD_CR_DBATEN: u32 = UCPD_CR_DBATEN_Msk;
pub const UCPD_CR_FRSRXEN_Pos: u32 = 16;
pub const UCPD_CR_FRSRXEN_Msk: u32 = 0x1 << UCPD_CR_FRSRXEN_Pos;
pub const UCPD_CR_FRSRXEN: u32 = UCPD_CR_FRSRXEN_Msk;
pub const UCPD_CR_FRSTX_Pos: u32 = 17;
pub const UCPD_CR_FRSTX_Msk: u32 = 0x1 << UCPD_CR_FRSTX_Pos;
pub const UCPD_CR_FRSTX: u32 = UCPD_CR_FRSTX_Msk;
pub const UCPD_CR_RDCH_Pos: u32 = 18;
pub const UCPD_CR_RDCH_Msk: u32 = 0x1 << UCPD_CR_RDCH_Pos;
pub const UCPD_CR_RDCH: u32 = UCPD_CR_RDCH_Msk;
pub const UCPD_CR_RPUSBABSENT_Pos: u32 = 19;
pub const UCPD_CR_RPUSBABSENT_Msk: u32 = 0x1 << UCPD_CR_RPUSBABSENT_Pos;
pub const UCPD_CR_RPUSBABSENT: u32 = UCPD_CR_RPUSBABSENT_Msk;
pub const UCPD_CR_CC1TCDIS_Pos: u32 = 20;
pub const UCPD_CR_CC1TCDIS_Msk: u32 = 0x1 << UCPD_CR_CC1TCDIS_Pos;
pub const UCPD_CR_CC1TCDIS: u32 = UCPD_CR_CC1TCDIS_Msk;
pub const UCPD_CR_CC2TCDIS_Pos: u32 = 21;
pub const UCPD_CR_CC2TCDIS_Msk: u32 = 0x1 << UCPD_CR_CC2TCDIS_Pos;
pub const UCPD_CR_CC2TCDIS: u32 = UCPD_CR_CC2TCDIS_Msk;
pub const UCPD_IMR_TXISIE_Pos: u32 = 0;
pub const UCPD_IMR_TXISIE_Msk: u32 = 0x1 << UCPD_IMR_TXISIE_Pos;
pub const UCPD_IMR_TXISIE: u32 = UCPD_IMR_TXISIE_Msk;
pub const UCPD_IMR_TXMSGDISCIE_Pos: u32 = 1;
pub const UCPD_IMR_TXMSGDISCIE_Msk: u32 = 0x1 << UCPD_IMR_TXMSGDISCIE_Pos;
pub const UCPD_IMR_TXMSGDISCIE: u32 = UCPD_IMR_TXMSGDISCIE_Msk;
pub const UCPD_IMR_TXMSGSENTIE_Pos: u32 = 2;
pub const UCPD_IMR_TXMSGSENTIE_Msk: u32 = 0x1 << UCPD_IMR_TXMSGSENTIE_Pos;
pub const UCPD_IMR_TXMSGSENTIE: u32 = UCPD_IMR_TXMSGSENTIE_Msk;
pub const UCPD_IMR_TXMSGABTIE_Pos: u32 = 3;
pub const UCPD_IMR_TXMSGABTIE_Msk: u32 = 0x1 << UCPD_IMR_TXMSGABTIE_Pos;
pub const UCPD_IMR_TXMSGABTIE: u32 = UCPD_IMR_TXMSGABTIE_Msk;
pub const UCPD_IMR_HRSTDISCIE_Pos: u32 = 4;
pub const UCPD_IMR_HRSTDISCIE_Msk: u32 = 0x1 << UCPD_IMR_HRSTDISCIE_Pos;
pub const UCPD_IMR_HRSTDISCIE: u32 = UCPD_IMR_HRSTDISCIE_Msk;
pub const UCPD_IMR_HRSTSENTIE_Pos: u32 = 5;
pub const UCPD_IMR_HRSTSENTIE_Msk: u32 = 0x1 << UCPD_IMR_HRSTSENTIE_Pos;
pub const UCPD_IMR_HRSTSENTIE: u32 = UCPD_IMR_HRSTSENTIE_Msk;
pub const UCPD_IMR_TXUNDIE_Pos: u32 = 6;
pub const UCPD_IMR_TXUNDIE_Msk: u32 = 0x1 << UCPD_IMR_TXUNDIE_Pos;
pub const UCPD_IMR_TXUNDIE: u32 = UCPD_IMR_TXUNDIE_Msk;
pub const UCPD_IMR_RXNEIE_Pos: u32 = 8;
pub const UCPD_IMR_RXNEIE_Msk: u32 = 0x1 << UCPD_IMR_RXNEIE_Pos;
pub const UCPD_IMR_RXNEIE: u32 = UCPD_IMR_RXNEIE_Msk;
pub const UCPD_IMR_RXORDDETIE_Pos: u32 = 9;
pub const UCPD_IMR_RXORDDETIE_Msk: u32 = 0x1 << UCPD_IMR_RXORDDETIE_Pos;
pub const UCPD_IMR_RXORDDETIE: u32 = UCPD_IMR_RXORDDETIE_Msk;
pub const UCPD_IMR_RXHRSTDETIE_Pos: u32 = 10;
pub const UCPD_IMR_RXHRSTDETIE_Msk: u32 = 0x1 << UCPD_IMR_RXHRSTDETIE_Pos;
pub const UCPD_IMR_RXHRSTDETIE: u32 = UCPD_IMR_RXHRSTDETIE_Msk;
pub const UCPD_IMR_RXOVRIE_Pos: u32 = 11;
pub const UCPD_IMR_RXOVRIE_Msk: u32 = 0x1 << UCPD_IMR_RXOVRIE_Pos;
pub const UCPD_IMR_RXOVRIE: u32 = UCPD_IMR_RXOVRIE_Msk;
pub const UCPD_IMR_RXMSGENDIE_Pos: u32 = 12;
pub const UCPD_IMR_RXMSGENDIE_Msk: u32 = 0x1 << UCPD_IMR_RXMSGENDIE_Pos;
pub const UCPD_IMR_RXMSGENDIE: u32 = UCPD_IMR_RXMSGENDIE_Msk;
pub const UCPD_IMR_TYPECEVT1IE_Pos: u32 = 14;
pub const UCPD_IMR_TYPECEVT1IE_Msk: u32 = 0x1 << UCPD_IMR_TYPECEVT1IE_Pos;
pub const UCPD_IMR_TYPECEVT1IE: u32 = UCPD_IMR_TYPECEVT1IE_Msk;
pub const UCPD_IMR_TYPECEVT2IE_Pos: u32 = 15;
pub const UCPD_IMR_TYPECEVT2IE_Msk: u32 = 0x1 << UCPD_IMR_TYPECEVT2IE_Pos;
pub const UCPD_IMR_TYPECEVT2IE: u32 = UCPD_IMR_TYPECEVT2IE_Msk;
pub const UCPD_IMR_FRSEVTIE_Pos: u32 = 20;
pub const UCPD_IMR_FRSEVTIE_Msk: u32 = 0x1 << UCPD_IMR_FRSEVTIE_Pos;
pub const UCPD_IMR_FRSEVTIE: u32 = UCPD_IMR_FRSEVTIE_Msk;
pub const UCPD_SR_TXIS_Pos: u32 = 0;
pub const UCPD_SR_TXIS_Msk: u32 = 0x1 << UCPD_SR_TXIS_Pos;
pub const UCPD_SR_TXIS: u32 = UCPD_SR_TXIS_Msk;
pub const UCPD_SR_TXMSGDISC_Pos: u32 = 1;
pub const UCPD_SR_TXMSGDISC_Msk: u32 = 0x1 << UCPD_SR_TXMSGDISC_Pos;
pub const UCPD_SR_TXMSGDISC: u32 = UCPD_SR_TXMSGDISC_Msk;
pub const UCPD_SR_TXMSGSENT_Pos: u32 = 2;
pub const UCPD_SR_TXMSGSENT_Msk: u32 = 0x1 << UCPD_SR_TXMSGSENT_Pos;
pub const UCPD_SR_TXMSGSENT: u32 = UCPD_SR_TXMSGSENT_Msk;
pub const UCPD_SR_TXMSGABT_Pos: u32 = 3;
pub const UCPD_SR_TXMSGABT_Msk: u32 = 0x1 << UCPD_SR_TXMSGABT_Pos;
pub const UCPD_SR_TXMSGABT: u32 = UCPD_SR_TXMSGABT_Msk;
pub const UCPD_SR_HRSTDISC_Pos: u32 = 4;
pub const UCPD_SR_HRSTDISC_Msk: u32 = 0x1 << UCPD_SR_HRSTDISC_Pos;
pub const UCPD_SR_HRSTDISC: u32 = UCPD_SR_HRSTDISC_Msk;
pub const UCPD_SR_HRSTSENT_Pos: u32 = 5;
pub const UCPD_SR_HRSTSENT_Msk: u32 = 0x1 << UCPD_SR_HRSTSENT_Pos;
pub const UCPD_SR_HRSTSENT: u32 = UCPD_SR_HRSTSENT_Msk;
pub const UCPD_SR_TXUND_Pos: u32 = 6;
pub const UCPD_SR_TXUND_Msk: u32 = 0x1 << UCPD_SR_TXUND_Pos;
pub const UCPD_SR_TXUND: u32 = UCPD_SR_TXUND_Msk;
pub const UCPD_SR_RXNE_Pos: u32 = 8;
pub const UCPD_SR_RXNE_Msk: u32 = 0x1 << UCPD_SR_RXNE_Pos;
pub const UCPD_SR_RXNE: u32 = UCPD_SR_RXNE_Msk;
pub const UCPD_SR_RXORDDET_Pos: u32 = 9;
pub const UCPD_SR_RXORDDET_Msk: u32 = 0x1 << UCPD_SR_RXORDDET_Pos;
pub const UCPD_SR_RXORDDET: u32 = UCPD_SR_RXORDDET_Msk;
pub const UCPD_SR_RXHRSTDET_Pos: u32 = 10;
pub const UCPD_SR_RXHRSTDET_Msk: u32 = 0x1 << UCPD_SR_RXHRSTDET_Pos;
pub const UCPD_SR_RXHRSTDET: u32 = UCPD_SR_RXHRSTDET_Msk;
pub const UCPD_SR_RXOVR_Pos: u32 = 11;
pub const UCPD_SR_RXOVR_Msk: u32 = 0x1 << UCPD_SR_RXOVR_Pos;
pub const UCPD_SR_RXOVR: u32 = UCPD_SR_RXOVR_Msk;
pub const UCPD_SR_RXMSGEND_Pos: u32 = 12;
pub const UCPD_SR_RXMSGEND_Msk: u32 = 0x1 << UCPD_SR_RXMSGEND_Pos;
pub const UCPD_SR_RXMSGEND: u32 = UCPD_SR_RXMSGEND_Msk;
pub const UCPD_SR_RXERR_Pos: u32 = 13;
pub const UCPD_SR_RXERR_Msk: u32 = 0x1 << UCPD_SR_RXERR_Pos;
pub const UCPD_SR_RXERR: u32 = UCPD_SR_RXERR_Msk;
pub const UCPD_SR_TYPECEVT1_Pos: u32 = 14;
pub const UCPD_SR_TYPECEVT1_Msk: u32 = 0x1 << UCPD_SR_TYPECEVT1_Pos;
pub const UCPD_SR_TYPECEVT1: u32 = UCPD_SR_TYPECEVT1_Msk;
pub const UCPD_SR_TYPECEVT2_Pos: u32 = 15;
pub const UCPD_SR_TYPECEVT2_Msk: u32 = 0x1 << UCPD_SR_TYPECEVT2_Pos;
pub const UCPD_SR_TYPECEVT2: u32 = UCPD_SR_TYPECEVT2_Msk;
pub const UCPD_SR_TYPEC_VSTATE_CC1_Pos: u32 = 16;
pub const UCPD_SR_TYPEC_VSTATE_CC1_Msk: u32 = 0x3 << UCPD_SR_TYPEC_VSTATE_CC1_Pos;
pub const UCPD_SR_TYPEC_VSTATE_CC1: u32 = UCPD_SR_TYPEC_VSTATE_CC1_Msk;
pub const UCPD_SR_TYPEC_VSTATE_CC1_0: u32 = 0x1 << UCPD_SR_TYPEC_VSTATE_CC1_Pos;
pub const UCPD_SR_TYPEC_VSTATE_CC1_1: u32 = 0x2 << UCPD_SR_TYPEC_VSTATE_CC1_Pos;
pub const UCPD_SR_TYPEC_VSTATE_CC2_Pos: u32 = 18;
pub const UCPD_SR_TYPEC_VSTATE_CC2_Msk: u32 = 0x3 << UCPD_SR_TYPEC_VSTATE_CC2_Pos;
pub const UCPD_SR_TYPEC_VSTATE_CC2: u32 = UCPD_SR_TYPEC_VSTATE_CC2_Msk;
pub const UCPD_SR_TYPEC_VSTATE_CC2_0: u32 = 0x1 << UCPD_SR_TYPEC_VSTATE_CC2_Pos;
pub const UCPD_SR_TYPEC_VSTATE_CC2_1: u32 = 0x2 << UCPD_SR_TYPEC_VSTATE_CC2_Pos;
pub const UCPD_SR_FRSEVT_Pos: u32 = 20;
pub const UCPD_SR_FRSEVT_Msk: u32 = 0x1 << UCPD_SR_FRSEVT_Pos;
pub const UCPD_SR_FRSEVT: u32 = UCPD_SR_FRSEVT_Msk;
pub const UCPD_ICR_TXMSGDISCCF_Pos: u32 = 1;
pub const UCPD_ICR_TXMSGDISCCF_Msk: u32 = 0x1 << UCPD_ICR_TXMSGDISCCF_Pos;
pub const UCPD_ICR_TXMSGDISCCF: u32 = UCPD_ICR_TXMSGDISCCF_Msk;
pub const UCPD_ICR_TXMSGSENTCF_Pos: u32 = 2;
pub const UCPD_ICR_TXMSGSENTCF_Msk: u32 = 0x1 << UCPD_ICR_TXMSGSENTCF_Pos;
pub const UCPD_ICR_TXMSGSENTCF: u32 = UCPD_ICR_TXMSGSENTCF_Msk;
pub const UCPD_ICR_TXMSGABTCF_Pos: u32 = 3;
pub const UCPD_ICR_TXMSGABTCF_Msk: u32 = 0x1 << UCPD_ICR_TXMSGABTCF_Pos;
pub const UCPD_ICR_TXMSGABTCF: u32 = UCPD_ICR_TXMSGABTCF_Msk;
pub const UCPD_ICR_HRSTDISCCF_Pos: u32 = 4;
pub const UCPD_ICR_HRSTDISCCF_Msk: u32 = 0x1 << UCPD_ICR_HRSTDISCCF_Pos;
pub const UCPD_ICR_HRSTDISCCF: u32 = UCPD_ICR_HRSTDISCCF_Msk;
pub const UCPD_ICR_HRSTSENTCF_Pos: u32 = 5;
pub const UCPD_ICR_HRSTSENTCF_Msk: u32 = 0x1 << UCPD_ICR_HRSTSENTCF_Pos;
pub const UCPD_ICR_HRSTSENTCF: u32 = UCPD_ICR_HRSTSENTCF_Msk;
pub const UCPD_ICR_TXUNDCF_Pos: u32 = 6;
pub const UCPD_ICR_TXUNDCF_Msk: u32 = 0x1 << UCPD_ICR_TXUNDCF_Pos;
pub const UCPD_ICR_TXUNDCF: u32 = UCPD_ICR_TXUNDCF_Msk;
pub const UCPD_ICR_RXORDDETCF_Pos: u32 = 9;
pub const UCPD_ICR_RXORDDETCF_Msk: u32 = 0x1 << UCPD_ICR_RXORDDETCF_Pos;
pub const UCPD_ICR_RXORDDETCF: u32 = UCPD_ICR_RXORDDETCF_Msk;
pub const UCPD_ICR_RXHRSTDETCF_Pos: u32 = 10;
pub const UCPD_ICR_RXHRSTDETCF_Msk: u32 = 0x1 << UCPD_ICR_RXHRSTDETCF_Pos;
pub const UCPD_ICR_RXHRSTDETCF: u32 = UCPD_ICR_RXHRSTDETCF_Msk;
pub const UCPD_ICR_RXOVRCF_Pos: u32 = 11;
pub const UCPD_ICR_RXOVRCF_Msk: u32 = 0x1 << UCPD_ICR_RXOVRCF_Pos;
pub const UCPD_ICR_RXOVRCF: u32 = UCPD_ICR_RXOVRCF_Msk;
pub const UCPD_ICR_RXMSGENDCF_Pos: u32 = 12;
pub const UCPD_ICR_RXMSGENDCF_Msk: u32 = 0x1 << UCPD_ICR_RXMSGENDCF_Pos;
pub const UCPD_ICR_RXMSGENDCF: u32 = UCPD_ICR_RXMSGENDCF_Msk;
pub const UCPD_ICR_TYPECEVT1CF_Pos: u32 = 14;
pub const UCPD_ICR_TYPECEVT1CF_Msk: u32 = 0x1 << UCPD_ICR_TYPECEVT1CF_Pos;
pub const UCPD_ICR_TYPECEVT1CF: u32 = UCPD_ICR_TYPECEVT1CF_Msk;
pub const UCPD_ICR_TYPECEVT2CF_Pos: u32 = 15;
pub const UCPD_ICR_TYPECEVT2CF_Msk: u32 = 0x1 << UCPD_ICR_TYPECEVT2CF_Pos;
pub const UCPD_ICR_TYPECEVT2CF: u32 = UCPD_ICR_TYPECEVT2CF_Msk;
pub const UCPD_ICR_FRSEVTCF_Pos: u32 = 20;
pub const UCPD_ICR_FRSEVTCF_Msk: u32 = 0x1 << UCPD_ICR_FRSEVTCF_Pos;
pub const UCPD_ICR_FRSEVTCF: u32 = UCPD_ICR_FRSEVTCF_Msk;
pub const UCPD_TX_ORDSET_TXORDSET_Pos: u32 = 0;
pub const UCPD_TX_ORDSET_TXORDSET_Msk: u32 = 0xFFFFF << UCPD_TX_ORDSET_TXORDSET_Pos;
pub const UCPD_TX_ORDSET_TXORDSET: u32 = UCPD_TX_ORDSET_TXORDSET_Msk;
pub const UCPD_TX_PAYSZ_TXPAYSZ_Pos: u32 = 0;
pub const UCPD_TX_PAYSZ_TXPAYSZ_Msk: u32 = 0x3FF << UCPD_TX_PAYSZ_TXPAYSZ_Pos;
pub const UCPD_TX_PAYSZ_TXPAYSZ: u32 = UCPD_TX_PAYSZ_TXPAYSZ_Msk;
pub const UCPD_TXDR_TXDATA_Pos: u32 = 0;
pub const UCPD_TXDR_TXDATA_Msk: u32 = 0xFF << UCPD_TXDR_TXDATA_Pos;
pub const UCPD_TXDR_TXDATA: u32 = UCPD_TXDR_TXDATA_Msk;
pub const UCPD_RX_ORDSET_RXORDSET_Pos: u32 = 0;
pub const UCPD_RX_ORDSET_RXORDSET_Msk: u32 = 0x7 << UCPD_RX_ORDSET_RXORDSET_Pos;
pub const UCPD_RX_ORDSET_RXORDSET: u32 = UCPD_RX_ORDSET_RXORDSET_Msk;
pub const UCPD_RX_ORDSET_RXORDSET_0: u32 = 0x1 << UCPD_RX_ORDSET_RXORDSET_Pos;
pub const UCPD_RX_ORDSET_RXORDSET_1: u32 = 0x2 << UCPD_RX_ORDSET_RXORDSET_Pos;
pub const UCPD_RX_ORDSET_RXORDSET_2: u32 = 0x4 << UCPD_RX_ORDSET_RXORDSET_Pos;
pub const UCPD_RX_ORDSET_RXSOP3OF4_Pos: u32 = 3;
pub const UCPD_RX_ORDSET_RXSOP3OF4_Msk: u32 = 0x1 << UCPD_RX_ORDSET_RXSOP3OF4_Pos;
pub const UCPD_RX_ORDSET_RXSOP3OF4: u32 = UCPD_RX_ORDSET_RXSOP3OF4_Msk;
pub const UCPD_RX_ORDSET_RXSOPKINVALID_Pos: u32 = 4;
pub const UCPD_RX_ORDSET_RXSOPKINVALID_Msk: u32 = 0x7 << UCPD_RX_ORDSET_RXSOPKINVALID_Pos;
pub const UCPD_RX_ORDSET_RXSOPKINVALID: u32 = UCPD_RX_ORDSET_RXSOPKINVALID_Msk;
pub const UCPD_RX_PAYSZ_RXPAYSZ_Pos: u32 = 0;
pub const UCPD_RX_PAYSZ_RXPAYSZ_Msk: u32 = 0x3FF << UCPD_RX_PAYSZ_RXPAYSZ_Pos;
pub const UCPD_RX_PAYSZ_RXPAYSZ: u32 = UCPD_RX_PAYSZ_RXPAYSZ_Msk;
pub const UCPD_RXDR_RXDATA_Pos: u32 = 0;
pub const UCPD_RXDR_RXDATA_Msk: u32 = 0xFF << UCPD_RXDR_RXDATA_Pos;
pub const UCPD_RXDR_RXDATA: u32 = UCPD_RXDR_RXDATA_Msk;
pub const UCPD_RX_ORDEXT1_RXSOPX1_Pos: u32 = 0;
pub const UCPD_RX_ORDEXT1_RXSOPX1_Msk: u32 = 0xFFFFF << UCPD_RX_ORDEXT1_RXSOPX1_Pos;
pub const UCPD_RX_ORDEXT1_RXSOPX1: u32 = UCPD_RX_ORDEXT1_RXSOPX1_Msk;
pub const UCPD_RX_ORDEXT2_RXSOPX2_Pos: u32 = 0;
pub const UCPD_RX_ORDEXT2_RXSOPX2_Msk: u32 = 0xFFFFF << UCPD_RX_ORDEXT2_RXSOPX2_Pos;
pub const UCPD_RX_ORDEXT2_RXSOPX2: u32 = UCPD_RX_ORDEXT2_RXSOPX2_Msk;
pub const USART_CR1_UE_Pos: u32 = 0;
pub const USART_CR1_UE_Msk: u32 = 0x1 << USART_CR1_UE_Pos;
pub const USART_CR1_UE: u32 = USART_CR1_UE_Msk;
pub const USART_CR1_UESM_Pos: u32 = 1;
pub const USART_CR1_UESM_Msk: u32 = 0x1 << USART_CR1_UESM_Pos;
pub const USART_CR1_UESM: u32 = USART_CR1_UESM_Msk;
pub const USART_CR1_RE_Pos: u32 = 2;
pub const USART_CR1_RE_Msk: u32 = 0x1 << USART_CR1_RE_Pos;
pub const USART_CR1_RE: u32 = USART_CR1_RE_Msk;
pub const USART_CR1_TE_Pos: u32 = 3;
pub const USART_CR1_TE_Msk: u32 = 0x1 << USART_CR1_TE_Pos;
pub const USART_CR1_TE: u32 = USART_CR1_TE_Msk;
pub const USART_CR1_IDLEIE_Pos: u32 = 4;
pub const USART_CR1_IDLEIE_Msk: u32 = 0x1 << USART_CR1_IDLEIE_Pos;
pub const USART_CR1_IDLEIE: u32 = USART_CR1_IDLEIE_Msk;
pub const USART_CR1_RXNEIE_Pos: u32 = 5;
pub const USART_CR1_RXNEIE_Msk: u32 = 0x1 << USART_CR1_RXNEIE_Pos;
pub const USART_CR1_RXNEIE: u32 = USART_CR1_RXNEIE_Msk;
pub const USART_CR1_RXNEIE_RXFNEIE_Pos: u32 = USART_CR1_RXNEIE_Pos;
pub const USART_CR1_RXNEIE_RXFNEIE_Msk: u32 = USART_CR1_RXNEIE_Msk;
pub const USART_CR1_RXNEIE_RXFNEIE: u32 = USART_CR1_RXNEIE_Msk;
pub const USART_CR1_TCIE_Pos: u32 = 6;
pub const USART_CR1_TCIE_Msk: u32 = 0x1 << USART_CR1_TCIE_Pos;
pub const USART_CR1_TCIE: u32 = USART_CR1_TCIE_Msk;
pub const USART_CR1_TXEIE_Pos: u32 = 7;
pub const USART_CR1_TXEIE_Msk: u32 = 0x1 << USART_CR1_TXEIE_Pos;
pub const USART_CR1_TXEIE: u32 = USART_CR1_TXEIE_Msk;
pub const USART_CR1_TXEIE_TXFNFIE_Pos: u32 = 7;
pub const USART_CR1_TXEIE_TXFNFIE_Msk: u32 = 0x1 << USART_CR1_TXEIE_Pos;
pub const USART_CR1_TXEIE_TXFNFIE: u32 = USART_CR1_TXEIE;
pub const USART_CR1_PEIE_Pos: u32 = 8;
pub const USART_CR1_PEIE_Msk: u32 = 0x1 << USART_CR1_PEIE_Pos;
pub const USART_CR1_PEIE: u32 = USART_CR1_PEIE_Msk;
pub const USART_CR1_PS_Pos: u32 = 9;
pub const USART_CR1_PS_Msk: u32 = 0x1 << USART_CR1_PS_Pos;
pub const USART_CR1_PS: u32 = USART_CR1_PS_Msk;
pub const USART_CR1_PCE_Pos: u32 = 10;
pub const USART_CR1_PCE_Msk: u32 = 0x1 << USART_CR1_PCE_Pos;
pub const USART_CR1_PCE: u32 = USART_CR1_PCE_Msk;
pub const USART_CR1_WAKE_Pos: u32 = 11;
pub const USART_CR1_WAKE_Msk: u32 = 0x1 << USART_CR1_WAKE_Pos;
pub const USART_CR1_WAKE: u32 = USART_CR1_WAKE_Msk;
pub const USART_CR1_M0_Pos: u32 = 12;
pub const USART_CR1_M0_Msk: u32 = 0x1 << USART_CR1_M0_Pos;
pub const USART_CR1_M0: u32 = USART_CR1_M0_Msk;
pub const USART_CR1_MME_Pos: u32 = 13;
pub const USART_CR1_MME_Msk: u32 = 0x1 << USART_CR1_MME_Pos;
pub const USART_CR1_MME: u32 = USART_CR1_MME_Msk;
pub const USART_CR1_CMIE_Pos: u32 = 14;
pub const USART_CR1_CMIE_Msk: u32 = 0x1 << USART_CR1_CMIE_Pos;
pub const USART_CR1_CMIE: u32 = USART_CR1_CMIE_Msk;
pub const USART_CR1_OVER8_Pos: u32 = 15;
pub const USART_CR1_OVER8_Msk: u32 = 0x1 << USART_CR1_OVER8_Pos;
pub const USART_CR1_OVER8: u32 = USART_CR1_OVER8_Msk;
pub const USART_CR1_DEDT_Pos: u32 = 16;
pub const USART_CR1_DEDT_Msk: u32 = 0x1F << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT: u32 = USART_CR1_DEDT_Msk;
pub const USART_CR1_DEDT_0: u32 = 0x01 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_1: u32 = 0x02 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_2: u32 = 0x04 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_3: u32 = 0x08 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_4: u32 = 0x10 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEAT_Pos: u32 = 21;
pub const USART_CR1_DEAT_Msk: u32 = 0x1F << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT: u32 = USART_CR1_DEAT_Msk;
pub const USART_CR1_DEAT_0: u32 = 0x01 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_1: u32 = 0x02 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_2: u32 = 0x04 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_3: u32 = 0x08 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_4: u32 = 0x10 << USART_CR1_DEAT_Pos;
pub const USART_CR1_RTOIE_Pos: u32 = 26;
pub const USART_CR1_RTOIE_Msk: u32 = 0x1 << USART_CR1_RTOIE_Pos;
pub const USART_CR1_RTOIE: u32 = USART_CR1_RTOIE_Msk;
pub const USART_CR1_EOBIE_Pos: u32 = 27;
pub const USART_CR1_EOBIE_Msk: u32 = 0x1 << USART_CR1_EOBIE_Pos;
pub const USART_CR1_EOBIE: u32 = USART_CR1_EOBIE_Msk;
pub const USART_CR1_M1_Pos: u32 = 28;
pub const USART_CR1_M1_Msk: u32 = 0x1 << USART_CR1_M1_Pos;
pub const USART_CR1_M1: u32 = USART_CR1_M1_Msk;
pub const USART_CR1_M: u32 = uint32_tUSART_CR1_M1 | USART_CR1_M0;
pub const USART_CR1_FIFOEN_Pos: u32 = 29;
pub const USART_CR1_FIFOEN_Msk: u32 = 0x1 << USART_CR1_FIFOEN_Pos;
pub const USART_CR1_FIFOEN: u32 = USART_CR1_FIFOEN_Msk;
pub const USART_CR1_TXFEIE_Pos: u32 = 30;
pub const USART_CR1_TXFEIE_Msk: u32 = 0x1 << USART_CR1_TXFEIE_Pos;
pub const USART_CR1_TXFEIE: u32 = USART_CR1_TXFEIE_Msk;
pub const USART_CR1_RXFFIE_Pos: u32 = 31;
pub const USART_CR1_RXFFIE_Msk: u32 = 0x1 << USART_CR1_RXFFIE_Pos;
pub const USART_CR1_RXFFIE: u32 = USART_CR1_RXFFIE_Msk;
pub const USART_CR2_SLVEN_Pos: u32 = 0;
pub const USART_CR2_SLVEN_Msk: u32 = 0x1 << USART_CR2_SLVEN_Pos;
pub const USART_CR2_SLVEN: u32 = USART_CR2_SLVEN_Msk;
pub const USART_CR2_DIS_NSS_Pos: u32 = 3;
pub const USART_CR2_DIS_NSS_Msk: u32 = 0x1 << USART_CR2_DIS_NSS_Pos;
pub const USART_CR2_DIS_NSS: u32 = USART_CR2_DIS_NSS_Msk;
pub const USART_CR2_ADDM7_Pos: u32 = 4;
pub const USART_CR2_ADDM7_Msk: u32 = 0x1 << USART_CR2_ADDM7_Pos;
pub const USART_CR2_ADDM7: u32 = USART_CR2_ADDM7_Msk;
pub const USART_CR2_LBDL_Pos: u32 = 5;
pub const USART_CR2_LBDL_Msk: u32 = 0x1 << USART_CR2_LBDL_Pos;
pub const USART_CR2_LBDL: u32 = USART_CR2_LBDL_Msk;
pub const USART_CR2_LBDIE_Pos: u32 = 6;
pub const USART_CR2_LBDIE_Msk: u32 = 0x1 << USART_CR2_LBDIE_Pos;
pub const USART_CR2_LBDIE: u32 = USART_CR2_LBDIE_Msk;
pub const USART_CR2_LBCL_Pos: u32 = 8;
pub const USART_CR2_LBCL_Msk: u32 = 0x1 << USART_CR2_LBCL_Pos;
pub const USART_CR2_LBCL: u32 = USART_CR2_LBCL_Msk;
pub const USART_CR2_CPHA_Pos: u32 = 9;
pub const USART_CR2_CPHA_Msk: u32 = 0x1 << USART_CR2_CPHA_Pos;
pub const USART_CR2_CPHA: u32 = USART_CR2_CPHA_Msk;
pub const USART_CR2_CPOL_Pos: u32 = 10;
pub const USART_CR2_CPOL_Msk: u32 = 0x1 << USART_CR2_CPOL_Pos;
pub const USART_CR2_CPOL: u32 = USART_CR2_CPOL_Msk;
pub const USART_CR2_CLKEN_Pos: u32 = 11;
pub const USART_CR2_CLKEN_Msk: u32 = 0x1 << USART_CR2_CLKEN_Pos;
pub const USART_CR2_CLKEN: u32 = USART_CR2_CLKEN_Msk;
pub const USART_CR2_STOP_Pos: u32 = 12;
pub const USART_CR2_STOP_Msk: u32 = 0x3 << USART_CR2_STOP_Pos;
pub const USART_CR2_STOP: u32 = USART_CR2_STOP_Msk;
pub const USART_CR2_STOP_0: u32 = 0x1 << USART_CR2_STOP_Pos;
pub const USART_CR2_STOP_1: u32 = 0x2 << USART_CR2_STOP_Pos;
pub const USART_CR2_LINEN_Pos: u32 = 14;
pub const USART_CR2_LINEN_Msk: u32 = 0x1 << USART_CR2_LINEN_Pos;
pub const USART_CR2_LINEN: u32 = USART_CR2_LINEN_Msk;
pub const USART_CR2_SWAP_Pos: u32 = 15;
pub const USART_CR2_SWAP_Msk: u32 = 0x1 << USART_CR2_SWAP_Pos;
pub const USART_CR2_SWAP: u32 = USART_CR2_SWAP_Msk;
pub const USART_CR2_RXINV_Pos: u32 = 16;
pub const USART_CR2_RXINV_Msk: u32 = 0x1 << USART_CR2_RXINV_Pos;
pub const USART_CR2_RXINV: u32 = USART_CR2_RXINV_Msk;
pub const USART_CR2_TXINV_Pos: u32 = 17;
pub const USART_CR2_TXINV_Msk: u32 = 0x1 << USART_CR2_TXINV_Pos;
pub const USART_CR2_TXINV: u32 = USART_CR2_TXINV_Msk;
pub const USART_CR2_DATAINV_Pos: u32 = 18;
pub const USART_CR2_DATAINV_Msk: u32 = 0x1 << USART_CR2_DATAINV_Pos;
pub const USART_CR2_DATAINV: u32 = USART_CR2_DATAINV_Msk;
pub const USART_CR2_MSBFIRST_Pos: u32 = 19;
pub const USART_CR2_MSBFIRST_Msk: u32 = 0x1 << USART_CR2_MSBFIRST_Pos;
pub const USART_CR2_MSBFIRST: u32 = USART_CR2_MSBFIRST_Msk;
pub const USART_CR2_ABREN_Pos: u32 = 20;
pub const USART_CR2_ABREN_Msk: u32 = 0x1 << USART_CR2_ABREN_Pos;
pub const USART_CR2_ABREN: u32 = USART_CR2_ABREN_Msk;
pub const USART_CR2_ABRMODE_Pos: u32 = 21;
pub const USART_CR2_ABRMODE_Msk: u32 = 0x3 << USART_CR2_ABRMODE_Pos;
pub const USART_CR2_ABRMODE: u32 = USART_CR2_ABRMODE_Msk;
pub const USART_CR2_ABRMODE_0: u32 = 0x1 << USART_CR2_ABRMODE_Pos;
pub const USART_CR2_ABRMODE_1: u32 = 0x2 << USART_CR2_ABRMODE_Pos;
pub const USART_CR2_RTOEN_Pos: u32 = 23;
pub const USART_CR2_RTOEN_Msk: u32 = 0x1 << USART_CR2_RTOEN_Pos;
pub const USART_CR2_RTOEN: u32 = USART_CR2_RTOEN_Msk;
pub const USART_CR2_ADD_Pos: u32 = 24;
pub const USART_CR2_ADD_Msk: u32 = 0xFF << USART_CR2_ADD_Pos;
pub const USART_CR2_ADD: u32 = USART_CR2_ADD_Msk;
pub const USART_CR3_EIE_Pos: u32 = 0;
pub const USART_CR3_EIE_Msk: u32 = 0x1 << USART_CR3_EIE_Pos;
pub const USART_CR3_EIE: u32 = USART_CR3_EIE_Msk;
pub const USART_CR3_IREN_Pos: u32 = 1;
pub const USART_CR3_IREN_Msk: u32 = 0x1 << USART_CR3_IREN_Pos;
pub const USART_CR3_IREN: u32 = USART_CR3_IREN_Msk;
pub const USART_CR3_IRLP_Pos: u32 = 2;
pub const USART_CR3_IRLP_Msk: u32 = 0x1 << USART_CR3_IRLP_Pos;
pub const USART_CR3_IRLP: u32 = USART_CR3_IRLP_Msk;
pub const USART_CR3_HDSEL_Pos: u32 = 3;
pub const USART_CR3_HDSEL_Msk: u32 = 0x1 << USART_CR3_HDSEL_Pos;
pub const USART_CR3_HDSEL: u32 = USART_CR3_HDSEL_Msk;
pub const USART_CR3_NACK_Pos: u32 = 4;
pub const USART_CR3_NACK_Msk: u32 = 0x1 << USART_CR3_NACK_Pos;
pub const USART_CR3_NACK: u32 = USART_CR3_NACK_Msk;
pub const USART_CR3_SCEN_Pos: u32 = 5;
pub const USART_CR3_SCEN_Msk: u32 = 0x1 << USART_CR3_SCEN_Pos;
pub const USART_CR3_SCEN: u32 = USART_CR3_SCEN_Msk;
pub const USART_CR3_DMAR_Pos: u32 = 6;
pub const USART_CR3_DMAR_Msk: u32 = 0x1 << USART_CR3_DMAR_Pos;
pub const USART_CR3_DMAR: u32 = USART_CR3_DMAR_Msk;
pub const USART_CR3_DMAT_Pos: u32 = 7;
pub const USART_CR3_DMAT_Msk: u32 = 0x1 << USART_CR3_DMAT_Pos;
pub const USART_CR3_DMAT: u32 = USART_CR3_DMAT_Msk;
pub const USART_CR3_RTSE_Pos: u32 = 8;
pub const USART_CR3_RTSE_Msk: u32 = 0x1 << USART_CR3_RTSE_Pos;
pub const USART_CR3_RTSE: u32 = USART_CR3_RTSE_Msk;
pub const USART_CR3_CTSE_Pos: u32 = 9;
pub const USART_CR3_CTSE_Msk: u32 = 0x1 << USART_CR3_CTSE_Pos;
pub const USART_CR3_CTSE: u32 = USART_CR3_CTSE_Msk;
pub const USART_CR3_CTSIE_Pos: u32 = 10;
pub const USART_CR3_CTSIE_Msk: u32 = 0x1 << USART_CR3_CTSIE_Pos;
pub const USART_CR3_CTSIE: u32 = USART_CR3_CTSIE_Msk;
pub const USART_CR3_ONEBIT_Pos: u32 = 11;
pub const USART_CR3_ONEBIT_Msk: u32 = 0x1 << USART_CR3_ONEBIT_Pos;
pub const USART_CR3_ONEBIT: u32 = USART_CR3_ONEBIT_Msk;
pub const USART_CR3_OVRDIS_Pos: u32 = 12;
pub const USART_CR3_OVRDIS_Msk: u32 = 0x1 << USART_CR3_OVRDIS_Pos;
pub const USART_CR3_OVRDIS: u32 = USART_CR3_OVRDIS_Msk;
pub const USART_CR3_DDRE_Pos: u32 = 13;
pub const USART_CR3_DDRE_Msk: u32 = 0x1 << USART_CR3_DDRE_Pos;
pub const USART_CR3_DDRE: u32 = USART_CR3_DDRE_Msk;
pub const USART_CR3_DEM_Pos: u32 = 14;
pub const USART_CR3_DEM_Msk: u32 = 0x1 << USART_CR3_DEM_Pos;
pub const USART_CR3_DEM: u32 = USART_CR3_DEM_Msk;
pub const USART_CR3_DEP_Pos: u32 = 15;
pub const USART_CR3_DEP_Msk: u32 = 0x1 << USART_CR3_DEP_Pos;
pub const USART_CR3_DEP: u32 = USART_CR3_DEP_Msk;
pub const USART_CR3_SCARCNT_Pos: u32 = 17;
pub const USART_CR3_SCARCNT_Msk: u32 = 0x7 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_SCARCNT: u32 = USART_CR3_SCARCNT_Msk;
pub const USART_CR3_SCARCNT_0: u32 = 0x1 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_SCARCNT_1: u32 = 0x2 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_SCARCNT_2: u32 = 0x4 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_WUS_Pos: u32 = 20;
pub const USART_CR3_WUS_Msk: u32 = 0x3 << USART_CR3_WUS_Pos;
pub const USART_CR3_WUS: u32 = USART_CR3_WUS_Msk;
pub const USART_CR3_WUS_0: u32 = 0x1 << USART_CR3_WUS_Pos;
pub const USART_CR3_WUS_1: u32 = 0x2 << USART_CR3_WUS_Pos;
pub const USART_CR3_WUFIE_Pos: u32 = 22;
pub const USART_CR3_WUFIE_Msk: u32 = 0x1 << USART_CR3_WUFIE_Pos;
pub const USART_CR3_WUFIE: u32 = USART_CR3_WUFIE_Msk;
pub const USART_CR3_TXFTIE_Pos: u32 = 23;
pub const USART_CR3_TXFTIE_Msk: u32 = 0x1 << USART_CR3_TXFTIE_Pos;
pub const USART_CR3_TXFTIE: u32 = USART_CR3_TXFTIE_Msk;
pub const USART_CR3_TCBGTIE_Pos: u32 = 24;
pub const USART_CR3_TCBGTIE_Msk: u32 = 0x1 << USART_CR3_TCBGTIE_Pos;
pub const USART_CR3_TCBGTIE: u32 = USART_CR3_TCBGTIE_Msk;
pub const USART_CR3_RXFTCFG_Pos: u32 = 25;
pub const USART_CR3_RXFTCFG_Msk: u32 = 0x7 << USART_CR3_RXFTCFG_Pos;
pub const USART_CR3_RXFTCFG: u32 = USART_CR3_RXFTCFG_Msk;
pub const USART_CR3_RXFTCFG_0: u32 = 0x1 << USART_CR3_RXFTCFG_Pos;
pub const USART_CR3_RXFTCFG_1: u32 = 0x2 << USART_CR3_RXFTCFG_Pos;
pub const USART_CR3_RXFTCFG_2: u32 = 0x4 << USART_CR3_RXFTCFG_Pos;
pub const USART_CR3_RXFTIE_Pos: u32 = 28;
pub const USART_CR3_RXFTIE_Msk: u32 = 0x1 << USART_CR3_RXFTIE_Pos;
pub const USART_CR3_RXFTIE: u32 = USART_CR3_RXFTIE_Msk;
pub const USART_CR3_TXFTCFG_Pos: u32 = 29;
pub const USART_CR3_TXFTCFG_Msk: u32 = 0x7 << USART_CR3_TXFTCFG_Pos;
pub const USART_CR3_TXFTCFG: u32 = USART_CR3_TXFTCFG_Msk;
pub const USART_CR3_TXFTCFG_0: u32 = 0x1 << USART_CR3_TXFTCFG_Pos;
pub const USART_CR3_TXFTCFG_1: u32 = 0x2 << USART_CR3_TXFTCFG_Pos;
pub const USART_CR3_TXFTCFG_2: u32 = 0x4 << USART_CR3_TXFTCFG_Pos;
pub const USART_BRR_LPUART: u32 = uint32_t0x000FFFFF;
pub const USART_BRR_BRR: u32 = 0xFFFF;
pub const USART_GTPR_PSC_Pos: u32 = 0;
pub const USART_GTPR_PSC_Msk: u32 = 0xFF << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC: u32 = USART_GTPR_PSC_Msk;
pub const USART_GTPR_GT_Pos: u32 = 8;
pub const USART_GTPR_GT_Msk: u32 = 0xFF << USART_GTPR_GT_Pos;
pub const USART_GTPR_GT: u32 = USART_GTPR_GT_Msk;
pub const USART_RTOR_RTO_Pos: u32 = 0;
pub const USART_RTOR_RTO_Msk: u32 = 0xFFFFFF << USART_RTOR_RTO_Pos;
pub const USART_RTOR_RTO: u32 = USART_RTOR_RTO_Msk;
pub const USART_RTOR_BLEN_Pos: u32 = 24;
pub const USART_RTOR_BLEN_Msk: u32 = 0xFF << USART_RTOR_BLEN_Pos;
pub const USART_RTOR_BLEN: u32 = USART_RTOR_BLEN_Msk;
pub const USART_RQR_ABRRQ_Pos: u32 = 0;
pub const USART_RQR_ABRRQ_Msk: u32 = 0x1 << USART_RQR_ABRRQ_Pos;
pub const USART_RQR_ABRRQ: u32 = USART_RQR_ABRRQ_Msk;
pub const USART_RQR_SBKRQ_Pos: u32 = 1;
pub const USART_RQR_SBKRQ_Msk: u32 = 0x1 << USART_RQR_SBKRQ_Pos;
pub const USART_RQR_SBKRQ: u32 = USART_RQR_SBKRQ_Msk;
pub const USART_RQR_MMRQ_Pos: u32 = 2;
pub const USART_RQR_MMRQ_Msk: u32 = 0x1 << USART_RQR_MMRQ_Pos;
pub const USART_RQR_MMRQ: u32 = USART_RQR_MMRQ_Msk;
pub const USART_RQR_RXFRQ_Pos: u32 = 3;
pub const USART_RQR_RXFRQ_Msk: u32 = 0x1 << USART_RQR_RXFRQ_Pos;
pub const USART_RQR_RXFRQ: u32 = USART_RQR_RXFRQ_Msk;
pub const USART_RQR_TXFRQ_Pos: u32 = 4;
pub const USART_RQR_TXFRQ_Msk: u32 = 0x1 << USART_RQR_TXFRQ_Pos;
pub const USART_RQR_TXFRQ: u32 = USART_RQR_TXFRQ_Msk;
pub const USART_ISR_PE_Pos: u32 = 0;
pub const USART_ISR_PE_Msk: u32 = 0x1 << USART_ISR_PE_Pos;
pub const USART_ISR_PE: u32 = USART_ISR_PE_Msk;
pub const USART_ISR_FE_Pos: u32 = 1;
pub const USART_ISR_FE_Msk: u32 = 0x1 << USART_ISR_FE_Pos;
pub const USART_ISR_FE: u32 = USART_ISR_FE_Msk;
pub const USART_ISR_NE_Pos: u32 = 2;
pub const USART_ISR_NE_Msk: u32 = 0x1 << USART_ISR_NE_Pos;
pub const USART_ISR_NE: u32 = USART_ISR_NE_Msk;
pub const USART_ISR_ORE_Pos: u32 = 3;
pub const USART_ISR_ORE_Msk: u32 = 0x1 << USART_ISR_ORE_Pos;
pub const USART_ISR_ORE: u32 = USART_ISR_ORE_Msk;
pub const USART_ISR_IDLE_Pos: u32 = 4;
pub const USART_ISR_IDLE_Msk: u32 = 0x1 << USART_ISR_IDLE_Pos;
pub const USART_ISR_IDLE: u32 = USART_ISR_IDLE_Msk;
pub const USART_ISR_RXNE_Pos: u32 = 5;
pub const USART_ISR_RXNE_Msk: u32 = 0x1 << USART_ISR_RXNE_Pos;
pub const USART_ISR_RXNE: u32 = USART_ISR_RXNE_Msk;
pub const USART_ISR_RXNE_RXFNE_Pos: u32 = USART_ISR_RXNE_Pos;
pub const USART_ISR_RXNE_RXFNE_Msk: u32 = USART_ISR_RXNE_Msk;
pub const USART_ISR_RXNE_RXFNE: u32 = USART_ISR_RXNE_Msk;
pub const USART_ISR_TC_Pos: u32 = 6;
pub const USART_ISR_TC_Msk: u32 = 0x1 << USART_ISR_TC_Pos;
pub const USART_ISR_TC: u32 = USART_ISR_TC_Msk;
pub const USART_ISR_TXE_Pos: u32 = 7;
pub const USART_ISR_TXE_Msk: u32 = 0x1 << USART_ISR_TXE_Pos;
pub const USART_ISR_TXE: u32 = USART_ISR_TXE_Msk;
pub const USART_ISR_TXE_TXFNF_Pos: u32 = USART_ISR_TXE_Pos;
pub const USART_ISR_TXE_TXFNF_Msk: u32 = USART_ISR_TXE_Msk;
pub const USART_ISR_TXE_TXFNF: u32 = USART_ISR_TXE_Msk;
pub const USART_ISR_LBDF_Pos: u32 = 8;
pub const USART_ISR_LBDF_Msk: u32 = 0x1 << USART_ISR_LBDF_Pos;
pub const USART_ISR_LBDF: u32 = USART_ISR_LBDF_Msk;
pub const USART_ISR_CTSIF_Pos: u32 = 9;
pub const USART_ISR_CTSIF_Msk: u32 = 0x1 << USART_ISR_CTSIF_Pos;
pub const USART_ISR_CTSIF: u32 = USART_ISR_CTSIF_Msk;
pub const USART_ISR_CTS_Pos: u32 = 10;
pub const USART_ISR_CTS_Msk: u32 = 0x1 << USART_ISR_CTS_Pos;
pub const USART_ISR_CTS: u32 = USART_ISR_CTS_Msk;
pub const USART_ISR_RTOF_Pos: u32 = 11;
pub const USART_ISR_RTOF_Msk: u32 = 0x1 << USART_ISR_RTOF_Pos;
pub const USART_ISR_RTOF: u32 = USART_ISR_RTOF_Msk;
pub const USART_ISR_EOBF_Pos: u32 = 12;
pub const USART_ISR_EOBF_Msk: u32 = 0x1 << USART_ISR_EOBF_Pos;
pub const USART_ISR_EOBF: u32 = USART_ISR_EOBF_Msk;
pub const USART_ISR_UDR_Pos: u32 = 13;
pub const USART_ISR_UDR_Msk: u32 = 0x1 << USART_ISR_UDR_Pos;
pub const USART_ISR_UDR: u32 = USART_ISR_UDR_Msk;
pub const USART_ISR_ABRE_Pos: u32 = 14;
pub const USART_ISR_ABRE_Msk: u32 = 0x1 << USART_ISR_ABRE_Pos;
pub const USART_ISR_ABRE: u32 = USART_ISR_ABRE_Msk;
pub const USART_ISR_ABRF_Pos: u32 = 15;
pub const USART_ISR_ABRF_Msk: u32 = 0x1 << USART_ISR_ABRF_Pos;
pub const USART_ISR_ABRF: u32 = USART_ISR_ABRF_Msk;
pub const USART_ISR_BUSY_Pos: u32 = 16;
pub const USART_ISR_BUSY_Msk: u32 = 0x1 << USART_ISR_BUSY_Pos;
pub const USART_ISR_BUSY: u32 = USART_ISR_BUSY_Msk;
pub const USART_ISR_CMF_Pos: u32 = 17;
pub const USART_ISR_CMF_Msk: u32 = 0x1 << USART_ISR_CMF_Pos;
pub const USART_ISR_CMF: u32 = USART_ISR_CMF_Msk;
pub const USART_ISR_SBKF_Pos: u32 = 18;
pub const USART_ISR_SBKF_Msk: u32 = 0x1 << USART_ISR_SBKF_Pos;
pub const USART_ISR_SBKF: u32 = USART_ISR_SBKF_Msk;
pub const USART_ISR_RWU_Pos: u32 = 19;
pub const USART_ISR_RWU_Msk: u32 = 0x1 << USART_ISR_RWU_Pos;
pub const USART_ISR_RWU: u32 = USART_ISR_RWU_Msk;
pub const USART_ISR_WUF_Pos: u32 = 20;
pub const USART_ISR_WUF_Msk: u32 = 0x1 << USART_ISR_WUF_Pos;
pub const USART_ISR_WUF: u32 = USART_ISR_WUF_Msk;
pub const USART_ISR_TEACK_Pos: u32 = 21;
pub const USART_ISR_TEACK_Msk: u32 = 0x1 << USART_ISR_TEACK_Pos;
pub const USART_ISR_TEACK: u32 = USART_ISR_TEACK_Msk;
pub const USART_ISR_REACK_Pos: u32 = 22;
pub const USART_ISR_REACK_Msk: u32 = 0x1 << USART_ISR_REACK_Pos;
pub const USART_ISR_REACK: u32 = USART_ISR_REACK_Msk;
pub const USART_ISR_TXFE_Pos: u32 = 23;
pub const USART_ISR_TXFE_Msk: u32 = 0x1 << USART_ISR_TXFE_Pos;
pub const USART_ISR_TXFE: u32 = USART_ISR_TXFE_Msk;
pub const USART_ISR_RXFF_Pos: u32 = 24;
pub const USART_ISR_RXFF_Msk: u32 = 0x1 << USART_ISR_RXFF_Pos;
pub const USART_ISR_RXFF: u32 = USART_ISR_RXFF_Msk;
pub const USART_ISR_TCBGT_Pos: u32 = 25;
pub const USART_ISR_TCBGT_Msk: u32 = 0x1 << USART_ISR_TCBGT_Pos;
pub const USART_ISR_TCBGT: u32 = USART_ISR_TCBGT_Msk;
pub const USART_ISR_RXFT_Pos: u32 = 26;
pub const USART_ISR_RXFT_Msk: u32 = 0x1 << USART_ISR_RXFT_Pos;
pub const USART_ISR_RXFT: u32 = USART_ISR_RXFT_Msk;
pub const USART_ISR_TXFT_Pos: u32 = 27;
pub const USART_ISR_TXFT_Msk: u32 = 0x1 << USART_ISR_TXFT_Pos;
pub const USART_ISR_TXFT: u32 = USART_ISR_TXFT_Msk;
pub const USART_ICR_PECF_Pos: u32 = 0;
pub const USART_ICR_PECF_Msk: u32 = 0x1 << USART_ICR_PECF_Pos;
pub const USART_ICR_PECF: u32 = USART_ICR_PECF_Msk;
pub const USART_ICR_FECF_Pos: u32 = 1;
pub const USART_ICR_FECF_Msk: u32 = 0x1 << USART_ICR_FECF_Pos;
pub const USART_ICR_FECF: u32 = USART_ICR_FECF_Msk;
pub const USART_ICR_NECF_Pos: u32 = 2;
pub const USART_ICR_NECF_Msk: u32 = 0x1 << USART_ICR_NECF_Pos;
pub const USART_ICR_NECF: u32 = USART_ICR_NECF_Msk;
pub const USART_ICR_ORECF_Pos: u32 = 3;
pub const USART_ICR_ORECF_Msk: u32 = 0x1 << USART_ICR_ORECF_Pos;
pub const USART_ICR_ORECF: u32 = USART_ICR_ORECF_Msk;
pub const USART_ICR_IDLECF_Pos: u32 = 4;
pub const USART_ICR_IDLECF_Msk: u32 = 0x1 << USART_ICR_IDLECF_Pos;
pub const USART_ICR_IDLECF: u32 = USART_ICR_IDLECF_Msk;
pub const USART_ICR_TXFECF_Pos: u32 = 5;
pub const USART_ICR_TXFECF_Msk: u32 = 0x1 << USART_ICR_TXFECF_Pos;
pub const USART_ICR_TXFECF: u32 = USART_ICR_TXFECF_Msk;
pub const USART_ICR_TCCF_Pos: u32 = 6;
pub const USART_ICR_TCCF_Msk: u32 = 0x1 << USART_ICR_TCCF_Pos;
pub const USART_ICR_TCCF: u32 = USART_ICR_TCCF_Msk;
pub const USART_ICR_TCBGTCF_Pos: u32 = 7;
pub const USART_ICR_TCBGTCF_Msk: u32 = 0x1 << USART_ICR_TCBGTCF_Pos;
pub const USART_ICR_TCBGTCF: u32 = USART_ICR_TCBGTCF_Msk;
pub const USART_ICR_LBDCF_Pos: u32 = 8;
pub const USART_ICR_LBDCF_Msk: u32 = 0x1 << USART_ICR_LBDCF_Pos;
pub const USART_ICR_LBDCF: u32 = USART_ICR_LBDCF_Msk;
pub const USART_ICR_CTSCF_Pos: u32 = 9;
pub const USART_ICR_CTSCF_Msk: u32 = 0x1 << USART_ICR_CTSCF_Pos;
pub const USART_ICR_CTSCF: u32 = USART_ICR_CTSCF_Msk;
pub const USART_ICR_RTOCF_Pos: u32 = 11;
pub const USART_ICR_RTOCF_Msk: u32 = 0x1 << USART_ICR_RTOCF_Pos;
pub const USART_ICR_RTOCF: u32 = USART_ICR_RTOCF_Msk;
pub const USART_ICR_EOBCF_Pos: u32 = 12;
pub const USART_ICR_EOBCF_Msk: u32 = 0x1 << USART_ICR_EOBCF_Pos;
pub const USART_ICR_EOBCF: u32 = USART_ICR_EOBCF_Msk;
pub const USART_ICR_UDRCF_Pos: u32 = 13;
pub const USART_ICR_UDRCF_Msk: u32 = 0x1 << USART_ICR_UDRCF_Pos;
pub const USART_ICR_UDRCF: u32 = USART_ICR_UDRCF_Msk;
pub const USART_ICR_CMCF_Pos: u32 = 17;
pub const USART_ICR_CMCF_Msk: u32 = 0x1 << USART_ICR_CMCF_Pos;
pub const USART_ICR_CMCF: u32 = USART_ICR_CMCF_Msk;
pub const USART_ICR_WUCF_Pos: u32 = 20;
pub const USART_ICR_WUCF_Msk: u32 = 0x1 << USART_ICR_WUCF_Pos;
pub const USART_ICR_WUCF: u32 = USART_ICR_WUCF_Msk;
pub const USART_RDR_RDR_Pos: u32 = 0;
pub const USART_RDR_RDR_Msk: u32 = 0x01FF << USART_RDR_RDR_Pos;
pub const USART_RDR_RDR: u32 = USART_RDR_RDR_Msk;
pub const USART_TDR_TDR_Pos: u32 = 0;
pub const USART_TDR_TDR_Msk: u32 = 0x01FF << USART_TDR_TDR_Pos;
pub const USART_TDR_TDR: u32 = USART_TDR_TDR_Msk;
pub const USART_PRESC_PRESCALER_Pos: u32 = 0;
pub const USART_PRESC_PRESCALER_Msk: u32 = 0xF << USART_PRESC_PRESCALER_Pos;
pub const USART_PRESC_PRESCALER: u32 = USART_PRESC_PRESCALER_Msk;
pub const USART_PRESC_PRESCALER_0: u32 = 0x1 << USART_PRESC_PRESCALER_Pos;
pub const USART_PRESC_PRESCALER_1: u32 = 0x2 << USART_PRESC_PRESCALER_Pos;
pub const USART_PRESC_PRESCALER_2: u32 = 0x4 << USART_PRESC_PRESCALER_Pos;
pub const USART_PRESC_PRESCALER_3: u32 = 0x8 << USART_PRESC_PRESCALER_Pos;
pub const USB_EP0R: u32 = USB_BASE;
pub const USB_EP1R: u32 = USB_BASE + 0x00000004;
pub const USB_EP2R: u32 = USB_BASE + 0x00000008;
pub const USB_EP3R: u32 = USB_BASE + 0x0000000C;
pub const USB_EP4R: u32 = USB_BASE + 0x00000010;
pub const USB_EP5R: u32 = USB_BASE + 0x00000014;
pub const USB_EP6R: u32 = USB_BASE + 0x00000018;
pub const USB_EP7R: u32 = USB_BASE + 0x0000001C;
pub const USB_EP_CTR_RX: u32 = 0x8000;
pub const USB_EP_DTOG_RX: u32 = 0x4000;
pub const USB_EPRX_STAT: u32 = 0x3000;
pub const USB_EP_SETUP: u32 = 0x0800;
pub const USB_EP_T_FIELD: u32 = 0x0600;
pub const USB_EP_KIND: u32 = 0x0100;
pub const USB_EP_CTR_TX: u32 = 0x0080;
pub const USB_EP_DTOG_TX: u32 = 0x0040;
pub const USB_EPTX_STAT: u32 = 0x0030;
pub const USB_EPADDR_FIELD: u32 = 0x000F;
pub const USB_EPREG_MASK: u32 =
    USB_EP_CTR_RX | USB_EP_SETUP | USB_EP_T_FIELD | USB_EP_KIND | USB_EP_CTR_TX | USB_EPADDR_FIELD;
pub const USB_EP_TYPE_MASK: u32 = 0x0600;
pub const USB_EP_BULK: u32 = 0x0000;
pub const USB_EP_CONTROL: u32 = 0x0200;
pub const USB_EP_ISOCHRONOUS: u32 = 0x0400;
pub const USB_EP_INTERRUPT: u32 = 0x0600;
pub const USB_EP_T_MASK: u32 = !USB_EP_T_FIELD & USB_EPREG_MASK;
pub const USB_EPKIND_MASK: u32 = !USB_EP_KIND & USB_EPREG_MASK;
pub const USB_EP_TX_DIS: u32 = 0x0000;
pub const USB_EP_TX_STALL: u32 = 0x0010;
pub const USB_EP_TX_NAK: u32 = 0x0020;
pub const USB_EP_TX_VALID: u32 = 0x0030;
pub const USB_EPTX_DTOG1: u32 = 0x0010;
pub const USB_EPTX_DTOG2: u32 = 0x0020;
pub const USB_EPTX_DTOGMASK: u32 = USB_EPTX_STAT | USB_EPREG_MASK;
pub const USB_EP_RX_DIS: u32 = 0x0000;
pub const USB_EP_RX_STALL: u32 = 0x1000;
pub const USB_EP_RX_NAK: u32 = 0x2000;
pub const USB_EP_RX_VALID: u32 = 0x3000;
pub const USB_EPRX_DTOG1: u32 = 0x1000;
pub const USB_EPRX_DTOG2: u32 = 0x2000;
pub const USB_EPRX_DTOGMASK: u32 = USB_EPRX_STAT | USB_EPREG_MASK;
pub const USB_CNTR: u32 = USB_BASE + 0x00000040;
pub const USB_ISTR: u32 = USB_BASE + 0x00000044;
pub const USB_FNR: u32 = USB_BASE + 0x00000048;
pub const USB_DADDR: u32 = USB_BASE + 0x0000004C;
pub const USB_BTABLE: u32 = USB_BASE + 0x00000050;
pub const USB_LPMCSR: u32 = USB_BASE + 0x00000054;
pub const USB_BCDR: u32 = USB_BASE + 0x00000058;
pub const USB_CNTR_CTRM: u32 = 0x8000;
pub const USB_CNTR_PMAOVRM: u32 = 0x4000;
pub const USB_CNTR_ERRM: u32 = 0x2000;
pub const USB_CNTR_WKUPM: u32 = 0x1000;
pub const USB_CNTR_SUSPM: u32 = 0x0800;
pub const USB_CNTR_RESETM: u32 = 0x0400;
pub const USB_CNTR_SOFM: u32 = 0x0200;
pub const USB_CNTR_ESOFM: u32 = 0x0100;
pub const USB_CNTR_L1REQM: u32 = 0x0080;
pub const USB_CNTR_L1RESUME: u32 = 0x0020;
pub const USB_CNTR_RESUME: u32 = 0x0010;
pub const USB_CNTR_FSUSP: u32 = 0x0008;
pub const USB_CNTR_LPMODE: u32 = 0x0004;
pub const USB_CNTR_PDWN: u32 = 0x0002;
pub const USB_CNTR_FRES: u32 = 0x0001;
pub const USB_ISTR_EP_ID: u32 = 0x000F;
pub const USB_ISTR_DIR: u32 = 0x0010;
pub const USB_ISTR_L1REQ: u32 = 0x0080;
pub const USB_ISTR_ESOF: u32 = 0x0100;
pub const USB_ISTR_SOF: u32 = 0x0200;
pub const USB_ISTR_RESET: u32 = 0x0400;
pub const USB_ISTR_SUSP: u32 = 0x0800;
pub const USB_ISTR_WKUP: u32 = 0x1000;
pub const USB_ISTR_ERR: u32 = 0x2000;
pub const USB_ISTR_PMAOVR: u32 = 0x4000;
pub const USB_ISTR_CTR: u32 = 0x8000;
pub const USB_CLR_L1REQ: u32 = !USB_ISTR_L1REQ;
pub const USB_CLR_ESOF: u32 = !USB_ISTR_ESOF;
pub const USB_CLR_SOF: u32 = !USB_ISTR_SOF;
pub const USB_CLR_RESET: u32 = !USB_ISTR_RESET;
pub const USB_CLR_SUSP: u32 = !USB_ISTR_SUSP;
pub const USB_CLR_WKUP: u32 = !USB_ISTR_WKUP;
pub const USB_CLR_ERR: u32 = !USB_ISTR_ERR;
pub const USB_CLR_PMAOVR: u32 = !USB_ISTR_PMAOVR;
pub const USB_CLR_CTR: u32 = !USB_ISTR_CTR;
pub const USB_FNR_FN: u32 = 0x07FF;
pub const USB_FNR_LSOF: u32 = 0x1800;
pub const USB_FNR_LCK: u32 = 0x2000;
pub const USB_FNR_RXDM: u32 = 0x4000;
pub const USB_FNR_RXDP: u32 = 0x8000;
pub const USB_DADDR_ADD: u32 = uint8_t0x7F;
pub const USB_DADDR_ADD0: u32 = uint8_t0x01;
pub const USB_DADDR_ADD1: u32 = uint8_t0x02;
pub const USB_DADDR_ADD2: u32 = uint8_t0x04;
pub const USB_DADDR_ADD3: u32 = uint8_t0x08;
pub const USB_DADDR_ADD4: u32 = uint8_t0x10;
pub const USB_DADDR_ADD5: u32 = uint8_t0x20;
pub const USB_DADDR_ADD6: u32 = uint8_t0x40;
pub const USB_DADDR_EF: u32 = uint8_t0x80;
pub const USB_BTABLE_BTABLE: u32 = 0xFFF8;
pub const USB_BCDR_BCDEN: u32 = 0x0001;
pub const USB_BCDR_DCDEN: u32 = 0x0002;
pub const USB_BCDR_PDEN: u32 = 0x0004;
pub const USB_BCDR_SDEN: u32 = 0x0008;
pub const USB_BCDR_DCDET: u32 = 0x0010;
pub const USB_BCDR_PDET: u32 = 0x0020;
pub const USB_BCDR_SDET: u32 = 0x0040;
pub const USB_BCDR_PS2DET: u32 = 0x0080;
pub const USB_BCDR_DPPU: u32 = 0x8000;
pub const USB_LPMCSR_LMPEN: u32 = 0x0001;
pub const USB_LPMCSR_LPMACK: u32 = 0x0002;
pub const USB_LPMCSR_REMWAKE: u32 = 0x0008;
pub const USB_LPMCSR_BESL: u32 = 0x00F0;
pub const USB_ADDR0_TX_ADDR0_TX_Pos: u32 = 1;
pub const USB_ADDR0_TX_ADDR0_TX_Msk: u32 = 0x7FFF << USB_ADDR0_TX_ADDR0_TX_Pos;
pub const USB_ADDR0_TX_ADDR0_TX: u32 = USB_ADDR0_TX_ADDR0_TX_Msk;
pub const USB_ADDR1_TX_ADDR1_TX_Pos: u32 = 1;
pub const USB_ADDR1_TX_ADDR1_TX_Msk: u32 = 0x7FFF << USB_ADDR1_TX_ADDR1_TX_Pos;
pub const USB_ADDR1_TX_ADDR1_TX: u32 = USB_ADDR1_TX_ADDR1_TX_Msk;
pub const USB_ADDR2_TX_ADDR2_TX_Pos: u32 = 1;
pub const USB_ADDR2_TX_ADDR2_TX_Msk: u32 = 0x7FFF << USB_ADDR2_TX_ADDR2_TX_Pos;
pub const USB_ADDR2_TX_ADDR2_TX: u32 = USB_ADDR2_TX_ADDR2_TX_Msk;
pub const USB_ADDR3_TX_ADDR3_TX_Pos: u32 = 1;
pub const USB_ADDR3_TX_ADDR3_TX_Msk: u32 = 0x7FFF << USB_ADDR3_TX_ADDR3_TX_Pos;
pub const USB_ADDR3_TX_ADDR3_TX: u32 = USB_ADDR3_TX_ADDR3_TX_Msk;
pub const USB_ADDR4_TX_ADDR4_TX_Pos: u32 = 1;
pub const USB_ADDR4_TX_ADDR4_TX_Msk: u32 = 0x7FFF << USB_ADDR4_TX_ADDR4_TX_Pos;
pub const USB_ADDR4_TX_ADDR4_TX: u32 = USB_ADDR4_TX_ADDR4_TX_Msk;
pub const USB_ADDR5_TX_ADDR5_TX_Pos: u32 = 1;
pub const USB_ADDR5_TX_ADDR5_TX_Msk: u32 = 0x7FFF << USB_ADDR5_TX_ADDR5_TX_Pos;
pub const USB_ADDR5_TX_ADDR5_TX: u32 = USB_ADDR5_TX_ADDR5_TX_Msk;
pub const USB_ADDR6_TX_ADDR6_TX_Pos: u32 = 1;
pub const USB_ADDR6_TX_ADDR6_TX_Msk: u32 = 0x7FFF << USB_ADDR6_TX_ADDR6_TX_Pos;
pub const USB_ADDR6_TX_ADDR6_TX: u32 = USB_ADDR6_TX_ADDR6_TX_Msk;
pub const USB_ADDR7_TX_ADDR7_TX_Pos: u32 = 1;
pub const USB_ADDR7_TX_ADDR7_TX_Msk: u32 = 0x7FFF << USB_ADDR7_TX_ADDR7_TX_Pos;
pub const USB_ADDR7_TX_ADDR7_TX: u32 = USB_ADDR7_TX_ADDR7_TX_Msk;
pub const USB_COUNT0_TX_COUNT0_TX_Pos: u32 = 0;
pub const USB_COUNT0_TX_COUNT0_TX_Msk: u32 = 0x3FF << USB_COUNT0_TX_COUNT0_TX_Pos;
pub const USB_COUNT0_TX_COUNT0_TX: u32 = USB_COUNT0_TX_COUNT0_TX_Msk;
pub const USB_COUNT1_TX_COUNT1_TX_Pos: u32 = 0;
pub const USB_COUNT1_TX_COUNT1_TX_Msk: u32 = 0x3FF << USB_COUNT1_TX_COUNT1_TX_Pos;
pub const USB_COUNT1_TX_COUNT1_TX: u32 = USB_COUNT1_TX_COUNT1_TX_Msk;
pub const USB_COUNT2_TX_COUNT2_TX_Pos: u32 = 0;
pub const USB_COUNT2_TX_COUNT2_TX_Msk: u32 = 0x3FF << USB_COUNT2_TX_COUNT2_TX_Pos;
pub const USB_COUNT2_TX_COUNT2_TX: u32 = USB_COUNT2_TX_COUNT2_TX_Msk;
pub const USB_COUNT3_TX_COUNT3_TX_Pos: u32 = 0;
pub const USB_COUNT3_TX_COUNT3_TX_Msk: u32 = 0x3FF << USB_COUNT3_TX_COUNT3_TX_Pos;
pub const USB_COUNT3_TX_COUNT3_TX: u32 = USB_COUNT3_TX_COUNT3_TX_Msk;
pub const USB_COUNT4_TX_COUNT4_TX_Pos: u32 = 0;
pub const USB_COUNT4_TX_COUNT4_TX_Msk: u32 = 0x3FF << USB_COUNT4_TX_COUNT4_TX_Pos;
pub const USB_COUNT4_TX_COUNT4_TX: u32 = USB_COUNT4_TX_COUNT4_TX_Msk;
pub const USB_COUNT5_TX_COUNT5_TX_Pos: u32 = 0;
pub const USB_COUNT5_TX_COUNT5_TX_Msk: u32 = 0x3FF << USB_COUNT5_TX_COUNT5_TX_Pos;
pub const USB_COUNT5_TX_COUNT5_TX: u32 = USB_COUNT5_TX_COUNT5_TX_Msk;
pub const USB_COUNT6_TX_COUNT6_TX_Pos: u32 = 0;
pub const USB_COUNT6_TX_COUNT6_TX_Msk: u32 = 0x3FF << USB_COUNT6_TX_COUNT6_TX_Pos;
pub const USB_COUNT6_TX_COUNT6_TX: u32 = USB_COUNT6_TX_COUNT6_TX_Msk;
pub const USB_COUNT7_TX_COUNT7_TX_Pos: u32 = 0;
pub const USB_COUNT7_TX_COUNT7_TX_Msk: u32 = 0x3FF << USB_COUNT7_TX_COUNT7_TX_Pos;
pub const USB_COUNT7_TX_COUNT7_TX: u32 = USB_COUNT7_TX_COUNT7_TX_Msk;
pub const USB_COUNT0_TX_0_COUNT0_TX_0: u32 = 0x000003FF;
pub const USB_COUNT0_TX_1_COUNT0_TX_1: u32 = 0x03FF0000;
pub const USB_COUNT1_TX_0_COUNT1_TX_0: u32 = 0x000003FF;
pub const USB_COUNT1_TX_1_COUNT1_TX_1: u32 = 0x03FF0000;
pub const USB_COUNT2_TX_0_COUNT2_TX_0: u32 = 0x000003FF;
pub const USB_COUNT2_TX_1_COUNT2_TX_1: u32 = 0x03FF0000;
pub const USB_COUNT3_TX_0_COUNT3_TX_0: u32 = 0x000003FF;
pub const USB_COUNT3_TX_1_COUNT3_TX_1: u32 = 0x03FF0000;
pub const USB_COUNT4_TX_0_COUNT4_TX_0: u32 = 0x000003FF;
pub const USB_COUNT4_TX_1_COUNT4_TX_1: u32 = 0x03FF0000;
pub const USB_COUNT5_TX_0_COUNT5_TX_0: u32 = 0x000003FF;
pub const USB_COUNT5_TX_1_COUNT5_TX_1: u32 = 0x03FF0000;
pub const USB_COUNT6_TX_0_COUNT6_TX_0: u32 = 0x000003FF;
pub const USB_COUNT6_TX_1_COUNT6_TX_1: u32 = 0x03FF0000;
pub const USB_COUNT7_TX_0_COUNT7_TX_0: u32 = 0x000003FF;
pub const USB_COUNT7_TX_1_COUNT7_TX_1: u32 = 0x03FF0000;
pub const USB_ADDR0_RX_ADDR0_RX_Pos: u32 = 1;
pub const USB_ADDR0_RX_ADDR0_RX_Msk: u32 = 0x7FFF << USB_ADDR0_RX_ADDR0_RX_Pos;
pub const USB_ADDR0_RX_ADDR0_RX: u32 = USB_ADDR0_RX_ADDR0_RX_Msk;
pub const USB_ADDR1_RX_ADDR1_RX_Pos: u32 = 1;
pub const USB_ADDR1_RX_ADDR1_RX_Msk: u32 = 0x7FFF << USB_ADDR1_RX_ADDR1_RX_Pos;
pub const USB_ADDR1_RX_ADDR1_RX: u32 = USB_ADDR1_RX_ADDR1_RX_Msk;
pub const USB_ADDR2_RX_ADDR2_RX_Pos: u32 = 1;
pub const USB_ADDR2_RX_ADDR2_RX_Msk: u32 = 0x7FFF << USB_ADDR2_RX_ADDR2_RX_Pos;
pub const USB_ADDR2_RX_ADDR2_RX: u32 = USB_ADDR2_RX_ADDR2_RX_Msk;
pub const USB_ADDR3_RX_ADDR3_RX_Pos: u32 = 1;
pub const USB_ADDR3_RX_ADDR3_RX_Msk: u32 = 0x7FFF << USB_ADDR3_RX_ADDR3_RX_Pos;
pub const USB_ADDR3_RX_ADDR3_RX: u32 = USB_ADDR3_RX_ADDR3_RX_Msk;
pub const USB_ADDR4_RX_ADDR4_RX_Pos: u32 = 1;
pub const USB_ADDR4_RX_ADDR4_RX_Msk: u32 = 0x7FFF << USB_ADDR4_RX_ADDR4_RX_Pos;
pub const USB_ADDR4_RX_ADDR4_RX: u32 = USB_ADDR4_RX_ADDR4_RX_Msk;
pub const USB_ADDR5_RX_ADDR5_RX_Pos: u32 = 1;
pub const USB_ADDR5_RX_ADDR5_RX_Msk: u32 = 0x7FFF << USB_ADDR5_RX_ADDR5_RX_Pos;
pub const USB_ADDR5_RX_ADDR5_RX: u32 = USB_ADDR5_RX_ADDR5_RX_Msk;
pub const USB_ADDR6_RX_ADDR6_RX_Pos: u32 = 1;
pub const USB_ADDR6_RX_ADDR6_RX_Msk: u32 = 0x7FFF << USB_ADDR6_RX_ADDR6_RX_Pos;
pub const USB_ADDR6_RX_ADDR6_RX: u32 = USB_ADDR6_RX_ADDR6_RX_Msk;
pub const USB_ADDR7_RX_ADDR7_RX_Pos: u32 = 1;
pub const USB_ADDR7_RX_ADDR7_RX_Msk: u32 = 0x7FFF << USB_ADDR7_RX_ADDR7_RX_Pos;
pub const USB_ADDR7_RX_ADDR7_RX: u32 = USB_ADDR7_RX_ADDR7_RX_Msk;
pub const USB_COUNT0_RX_COUNT0_RX_Pos: u32 = 0;
pub const USB_COUNT0_RX_COUNT0_RX_Msk: u32 = 0x3FF << USB_COUNT0_RX_COUNT0_RX_Pos;
pub const USB_COUNT0_RX_COUNT0_RX: u32 = USB_COUNT0_RX_COUNT0_RX_Msk;
pub const USB_COUNT0_RX_NUM_BLOCK_Pos: u32 = 10;
pub const USB_COUNT0_RX_NUM_BLOCK_Msk: u32 = 0x1F << USB_COUNT0_RX_NUM_BLOCK_Pos;
pub const USB_COUNT0_RX_NUM_BLOCK: u32 = USB_COUNT0_RX_NUM_BLOCK_Msk;
pub const USB_COUNT0_RX_NUM_BLOCK_0: u32 = 0x01 << USB_COUNT0_RX_NUM_BLOCK_Pos;
pub const USB_COUNT0_RX_NUM_BLOCK_1: u32 = 0x02 << USB_COUNT0_RX_NUM_BLOCK_Pos;
pub const USB_COUNT0_RX_NUM_BLOCK_2: u32 = 0x04 << USB_COUNT0_RX_NUM_BLOCK_Pos;
pub const USB_COUNT0_RX_NUM_BLOCK_3: u32 = 0x08 << USB_COUNT0_RX_NUM_BLOCK_Pos;
pub const USB_COUNT0_RX_NUM_BLOCK_4: u32 = 0x10 << USB_COUNT0_RX_NUM_BLOCK_Pos;
pub const USB_COUNT0_RX_BLSIZE_Pos: u32 = 15;
pub const USB_COUNT0_RX_BLSIZE_Msk: u32 = 0x1 << USB_COUNT0_RX_BLSIZE_Pos;
pub const USB_COUNT0_RX_BLSIZE: u32 = USB_COUNT0_RX_BLSIZE_Msk;
pub const USB_COUNT1_RX_COUNT1_RX_Pos: u32 = 0;
pub const USB_COUNT1_RX_COUNT1_RX_Msk: u32 = 0x3FF << USB_COUNT1_RX_COUNT1_RX_Pos;
pub const USB_COUNT1_RX_COUNT1_RX: u32 = USB_COUNT1_RX_COUNT1_RX_Msk;
pub const USB_COUNT1_RX_NUM_BLOCK_Pos: u32 = 10;
pub const USB_COUNT1_RX_NUM_BLOCK_Msk: u32 = 0x1F << USB_COUNT1_RX_NUM_BLOCK_Pos;
pub const USB_COUNT1_RX_NUM_BLOCK: u32 = USB_COUNT1_RX_NUM_BLOCK_Msk;
pub const USB_COUNT1_RX_NUM_BLOCK_0: u32 = 0x01 << USB_COUNT1_RX_NUM_BLOCK_Pos;
pub const USB_COUNT1_RX_NUM_BLOCK_1: u32 = 0x02 << USB_COUNT1_RX_NUM_BLOCK_Pos;
pub const USB_COUNT1_RX_NUM_BLOCK_2: u32 = 0x04 << USB_COUNT1_RX_NUM_BLOCK_Pos;
pub const USB_COUNT1_RX_NUM_BLOCK_3: u32 = 0x08 << USB_COUNT1_RX_NUM_BLOCK_Pos;
pub const USB_COUNT1_RX_NUM_BLOCK_4: u32 = 0x10 << USB_COUNT1_RX_NUM_BLOCK_Pos;
pub const USB_COUNT1_RX_BLSIZE_Pos: u32 = 15;
pub const USB_COUNT1_RX_BLSIZE_Msk: u32 = 0x1 << USB_COUNT1_RX_BLSIZE_Pos;
pub const USB_COUNT1_RX_BLSIZE: u32 = USB_COUNT1_RX_BLSIZE_Msk;
pub const USB_COUNT2_RX_COUNT2_RX_Pos: u32 = 0;
pub const USB_COUNT2_RX_COUNT2_RX_Msk: u32 = 0x3FF << USB_COUNT2_RX_COUNT2_RX_Pos;
pub const USB_COUNT2_RX_COUNT2_RX: u32 = USB_COUNT2_RX_COUNT2_RX_Msk;
pub const USB_COUNT2_RX_NUM_BLOCK_Pos: u32 = 10;
pub const USB_COUNT2_RX_NUM_BLOCK_Msk: u32 = 0x1F << USB_COUNT2_RX_NUM_BLOCK_Pos;
pub const USB_COUNT2_RX_NUM_BLOCK: u32 = USB_COUNT2_RX_NUM_BLOCK_Msk;
pub const USB_COUNT2_RX_NUM_BLOCK_0: u32 = 0x01 << USB_COUNT2_RX_NUM_BLOCK_Pos;
pub const USB_COUNT2_RX_NUM_BLOCK_1: u32 = 0x02 << USB_COUNT2_RX_NUM_BLOCK_Pos;
pub const USB_COUNT2_RX_NUM_BLOCK_2: u32 = 0x04 << USB_COUNT2_RX_NUM_BLOCK_Pos;
pub const USB_COUNT2_RX_NUM_BLOCK_3: u32 = 0x08 << USB_COUNT2_RX_NUM_BLOCK_Pos;
pub const USB_COUNT2_RX_NUM_BLOCK_4: u32 = 0x10 << USB_COUNT2_RX_NUM_BLOCK_Pos;
pub const USB_COUNT2_RX_BLSIZE_Pos: u32 = 15;
pub const USB_COUNT2_RX_BLSIZE_Msk: u32 = 0x1 << USB_COUNT2_RX_BLSIZE_Pos;
pub const USB_COUNT2_RX_BLSIZE: u32 = USB_COUNT2_RX_BLSIZE_Msk;
pub const USB_COUNT3_RX_COUNT3_RX_Pos: u32 = 0;
pub const USB_COUNT3_RX_COUNT3_RX_Msk: u32 = 0x3FF << USB_COUNT3_RX_COUNT3_RX_Pos;
pub const USB_COUNT3_RX_COUNT3_RX: u32 = USB_COUNT3_RX_COUNT3_RX_Msk;
pub const USB_COUNT3_RX_NUM_BLOCK_Pos: u32 = 10;
pub const USB_COUNT3_RX_NUM_BLOCK_Msk: u32 = 0x1F << USB_COUNT3_RX_NUM_BLOCK_Pos;
pub const USB_COUNT3_RX_NUM_BLOCK: u32 = USB_COUNT3_RX_NUM_BLOCK_Msk;
pub const USB_COUNT3_RX_NUM_BLOCK_0: u32 = 0x01 << USB_COUNT3_RX_NUM_BLOCK_Pos;
pub const USB_COUNT3_RX_NUM_BLOCK_1: u32 = 0x02 << USB_COUNT3_RX_NUM_BLOCK_Pos;
pub const USB_COUNT3_RX_NUM_BLOCK_2: u32 = 0x04 << USB_COUNT3_RX_NUM_BLOCK_Pos;
pub const USB_COUNT3_RX_NUM_BLOCK_3: u32 = 0x08 << USB_COUNT3_RX_NUM_BLOCK_Pos;
pub const USB_COUNT3_RX_NUM_BLOCK_4: u32 = 0x10 << USB_COUNT3_RX_NUM_BLOCK_Pos;
pub const USB_COUNT3_RX_BLSIZE_Pos: u32 = 15;
pub const USB_COUNT3_RX_BLSIZE_Msk: u32 = 0x1 << USB_COUNT3_RX_BLSIZE_Pos;
pub const USB_COUNT3_RX_BLSIZE: u32 = USB_COUNT3_RX_BLSIZE_Msk;
pub const USB_COUNT4_RX_COUNT4_RX_Pos: u32 = 0;
pub const USB_COUNT4_RX_COUNT4_RX_Msk: u32 = 0x3FF << USB_COUNT4_RX_COUNT4_RX_Pos;
pub const USB_COUNT4_RX_COUNT4_RX: u32 = USB_COUNT4_RX_COUNT4_RX_Msk;
pub const USB_COUNT4_RX_NUM_BLOCK_Pos: u32 = 10;
pub const USB_COUNT4_RX_NUM_BLOCK_Msk: u32 = 0x1F << USB_COUNT4_RX_NUM_BLOCK_Pos;
pub const USB_COUNT4_RX_NUM_BLOCK: u32 = USB_COUNT4_RX_NUM_BLOCK_Msk;
pub const USB_COUNT4_RX_NUM_BLOCK_0: u32 = 0x01 << USB_COUNT4_RX_NUM_BLOCK_Pos;
pub const USB_COUNT4_RX_NUM_BLOCK_1: u32 = 0x02 << USB_COUNT4_RX_NUM_BLOCK_Pos;
pub const USB_COUNT4_RX_NUM_BLOCK_2: u32 = 0x04 << USB_COUNT4_RX_NUM_BLOCK_Pos;
pub const USB_COUNT4_RX_NUM_BLOCK_3: u32 = 0x08 << USB_COUNT4_RX_NUM_BLOCK_Pos;
pub const USB_COUNT4_RX_NUM_BLOCK_4: u32 = 0x10 << USB_COUNT4_RX_NUM_BLOCK_Pos;
pub const USB_COUNT4_RX_BLSIZE_Pos: u32 = 15;
pub const USB_COUNT4_RX_BLSIZE_Msk: u32 = 0x1 << USB_COUNT4_RX_BLSIZE_Pos;
pub const USB_COUNT4_RX_BLSIZE: u32 = USB_COUNT4_RX_BLSIZE_Msk;
pub const USB_COUNT5_RX_COUNT5_RX_Pos: u32 = 0;
pub const USB_COUNT5_RX_COUNT5_RX_Msk: u32 = 0x3FF << USB_COUNT5_RX_COUNT5_RX_Pos;
pub const USB_COUNT5_RX_COUNT5_RX: u32 = USB_COUNT5_RX_COUNT5_RX_Msk;
pub const USB_COUNT5_RX_NUM_BLOCK_Pos: u32 = 10;
pub const USB_COUNT5_RX_NUM_BLOCK_Msk: u32 = 0x1F << USB_COUNT5_RX_NUM_BLOCK_Pos;
pub const USB_COUNT5_RX_NUM_BLOCK: u32 = USB_COUNT5_RX_NUM_BLOCK_Msk;
pub const USB_COUNT5_RX_NUM_BLOCK_0: u32 = 0x01 << USB_COUNT5_RX_NUM_BLOCK_Pos;
pub const USB_COUNT5_RX_NUM_BLOCK_1: u32 = 0x02 << USB_COUNT5_RX_NUM_BLOCK_Pos;
pub const USB_COUNT5_RX_NUM_BLOCK_2: u32 = 0x04 << USB_COUNT5_RX_NUM_BLOCK_Pos;
pub const USB_COUNT5_RX_NUM_BLOCK_3: u32 = 0x08 << USB_COUNT5_RX_NUM_BLOCK_Pos;
pub const USB_COUNT5_RX_NUM_BLOCK_4: u32 = 0x10 << USB_COUNT5_RX_NUM_BLOCK_Pos;
pub const USB_COUNT5_RX_BLSIZE_Pos: u32 = 15;
pub const USB_COUNT5_RX_BLSIZE_Msk: u32 = 0x1 << USB_COUNT5_RX_BLSIZE_Pos;
pub const USB_COUNT5_RX_BLSIZE: u32 = USB_COUNT5_RX_BLSIZE_Msk;
pub const USB_COUNT6_RX_COUNT6_RX_Pos: u32 = 0;
pub const USB_COUNT6_RX_COUNT6_RX_Msk: u32 = 0x3FF << USB_COUNT6_RX_COUNT6_RX_Pos;
pub const USB_COUNT6_RX_COUNT6_RX: u32 = USB_COUNT6_RX_COUNT6_RX_Msk;
pub const USB_COUNT6_RX_NUM_BLOCK_Pos: u32 = 10;
pub const USB_COUNT6_RX_NUM_BLOCK_Msk: u32 = 0x1F << USB_COUNT6_RX_NUM_BLOCK_Pos;
pub const USB_COUNT6_RX_NUM_BLOCK: u32 = USB_COUNT6_RX_NUM_BLOCK_Msk;
pub const USB_COUNT6_RX_NUM_BLOCK_0: u32 = 0x01 << USB_COUNT6_RX_NUM_BLOCK_Pos;
pub const USB_COUNT6_RX_NUM_BLOCK_1: u32 = 0x02 << USB_COUNT6_RX_NUM_BLOCK_Pos;
pub const USB_COUNT6_RX_NUM_BLOCK_2: u32 = 0x04 << USB_COUNT6_RX_NUM_BLOCK_Pos;
pub const USB_COUNT6_RX_NUM_BLOCK_3: u32 = 0x08 << USB_COUNT6_RX_NUM_BLOCK_Pos;
pub const USB_COUNT6_RX_NUM_BLOCK_4: u32 = 0x10 << USB_COUNT6_RX_NUM_BLOCK_Pos;
pub const USB_COUNT6_RX_BLSIZE_Pos: u32 = 15;
pub const USB_COUNT6_RX_BLSIZE_Msk: u32 = 0x1 << USB_COUNT6_RX_BLSIZE_Pos;
pub const USB_COUNT6_RX_BLSIZE: u32 = USB_COUNT6_RX_BLSIZE_Msk;
pub const USB_COUNT7_RX_COUNT7_RX_Pos: u32 = 0;
pub const USB_COUNT7_RX_COUNT7_RX_Msk: u32 = 0x3FF << USB_COUNT7_RX_COUNT7_RX_Pos;
pub const USB_COUNT7_RX_COUNT7_RX: u32 = USB_COUNT7_RX_COUNT7_RX_Msk;
pub const USB_COUNT7_RX_NUM_BLOCK_Pos: u32 = 10;
pub const USB_COUNT7_RX_NUM_BLOCK_Msk: u32 = 0x1F << USB_COUNT7_RX_NUM_BLOCK_Pos;
pub const USB_COUNT7_RX_NUM_BLOCK: u32 = USB_COUNT7_RX_NUM_BLOCK_Msk;
pub const USB_COUNT7_RX_NUM_BLOCK_0: u32 = 0x01 << USB_COUNT7_RX_NUM_BLOCK_Pos;
pub const USB_COUNT7_RX_NUM_BLOCK_1: u32 = 0x02 << USB_COUNT7_RX_NUM_BLOCK_Pos;
pub const USB_COUNT7_RX_NUM_BLOCK_2: u32 = 0x04 << USB_COUNT7_RX_NUM_BLOCK_Pos;
pub const USB_COUNT7_RX_NUM_BLOCK_3: u32 = 0x08 << USB_COUNT7_RX_NUM_BLOCK_Pos;
pub const USB_COUNT7_RX_NUM_BLOCK_4: u32 = 0x10 << USB_COUNT7_RX_NUM_BLOCK_Pos;
pub const USB_COUNT7_RX_BLSIZE_Pos: u32 = 15;
pub const USB_COUNT7_RX_BLSIZE_Msk: u32 = 0x1 << USB_COUNT7_RX_BLSIZE_Pos;
pub const USB_COUNT7_RX_BLSIZE: u32 = USB_COUNT7_RX_BLSIZE_Msk;
pub const USB_COUNT0_RX_0_COUNT0_RX_0: u32 = 0x000003FF;
pub const USB_COUNT0_RX_0_NUM_BLOCK_0: u32 = 0x00007C00;
pub const USB_COUNT0_RX_0_NUM_BLOCK_0_0: u32 = 0x00000400;
pub const USB_COUNT0_RX_0_NUM_BLOCK_0_1: u32 = 0x00000800;
pub const USB_COUNT0_RX_0_NUM_BLOCK_0_2: u32 = 0x00001000;
pub const USB_COUNT0_RX_0_NUM_BLOCK_0_3: u32 = 0x00002000;
pub const USB_COUNT0_RX_0_NUM_BLOCK_0_4: u32 = 0x00004000;
pub const USB_COUNT0_RX_0_BLSIZE_0: u32 = 0x00008000;
pub const USB_COUNT0_RX_1_COUNT0_RX_1: u32 = 0x03FF0000;
pub const USB_COUNT0_RX_1_NUM_BLOCK_1: u32 = 0x7C000000;
pub const USB_COUNT0_RX_1_NUM_BLOCK_1_0: u32 = 0x04000000;
pub const USB_COUNT0_RX_1_NUM_BLOCK_1_1: u32 = 0x08000000;
pub const USB_COUNT0_RX_1_NUM_BLOCK_1_2: u32 = 0x10000000;
pub const USB_COUNT0_RX_1_NUM_BLOCK_1_3: u32 = 0x20000000;
pub const USB_COUNT0_RX_1_NUM_BLOCK_1_4: u32 = 0x40000000;
pub const USB_COUNT0_RX_1_BLSIZE_1: u32 = 0x80000000;
pub const USB_COUNT1_RX_0_COUNT1_RX_0: u32 = 0x000003FF;
pub const USB_COUNT1_RX_0_NUM_BLOCK_0: u32 = 0x00007C00;
pub const USB_COUNT1_RX_0_NUM_BLOCK_0_0: u32 = 0x00000400;
pub const USB_COUNT1_RX_0_NUM_BLOCK_0_1: u32 = 0x00000800;
pub const USB_COUNT1_RX_0_NUM_BLOCK_0_2: u32 = 0x00001000;
pub const USB_COUNT1_RX_0_NUM_BLOCK_0_3: u32 = 0x00002000;
pub const USB_COUNT1_RX_0_NUM_BLOCK_0_4: u32 = 0x00004000;
pub const USB_COUNT1_RX_0_BLSIZE_0: u32 = 0x00008000;
pub const USB_COUNT1_RX_1_COUNT1_RX_1: u32 = 0x03FF0000;
pub const USB_COUNT1_RX_1_NUM_BLOCK_1: u32 = 0x7C000000;
pub const USB_COUNT1_RX_1_NUM_BLOCK_1_0: u32 = 0x04000000;
pub const USB_COUNT1_RX_1_NUM_BLOCK_1_1: u32 = 0x08000000;
pub const USB_COUNT1_RX_1_NUM_BLOCK_1_2: u32 = 0x10000000;
pub const USB_COUNT1_RX_1_NUM_BLOCK_1_3: u32 = 0x20000000;
pub const USB_COUNT1_RX_1_NUM_BLOCK_1_4: u32 = 0x40000000;
pub const USB_COUNT1_RX_1_BLSIZE_1: u32 = 0x80000000;
pub const USB_COUNT2_RX_0_COUNT2_RX_0: u32 = 0x000003FF;
pub const USB_COUNT2_RX_0_NUM_BLOCK_0: u32 = 0x00007C00;
pub const USB_COUNT2_RX_0_NUM_BLOCK_0_0: u32 = 0x00000400;
pub const USB_COUNT2_RX_0_NUM_BLOCK_0_1: u32 = 0x00000800;
pub const USB_COUNT2_RX_0_NUM_BLOCK_0_2: u32 = 0x00001000;
pub const USB_COUNT2_RX_0_NUM_BLOCK_0_3: u32 = 0x00002000;
pub const USB_COUNT2_RX_0_NUM_BLOCK_0_4: u32 = 0x00004000;
pub const USB_COUNT2_RX_0_BLSIZE_0: u32 = 0x00008000;
pub const USB_COUNT2_RX_1_COUNT2_RX_1: u32 = 0x03FF0000;
pub const USB_COUNT2_RX_1_NUM_BLOCK_1: u32 = 0x7C000000;
pub const USB_COUNT2_RX_1_NUM_BLOCK_1_0: u32 = 0x04000000;
pub const USB_COUNT2_RX_1_NUM_BLOCK_1_1: u32 = 0x08000000;
pub const USB_COUNT2_RX_1_NUM_BLOCK_1_2: u32 = 0x10000000;
pub const USB_COUNT2_RX_1_NUM_BLOCK_1_3: u32 = 0x20000000;
pub const USB_COUNT2_RX_1_NUM_BLOCK_1_4: u32 = 0x40000000;
pub const USB_COUNT2_RX_1_BLSIZE_1: u32 = 0x80000000;
pub const USB_COUNT3_RX_0_COUNT3_RX_0: u32 = 0x000003FF;
pub const USB_COUNT3_RX_0_NUM_BLOCK_0: u32 = 0x00007C00;
pub const USB_COUNT3_RX_0_NUM_BLOCK_0_0: u32 = 0x00000400;
pub const USB_COUNT3_RX_0_NUM_BLOCK_0_1: u32 = 0x00000800;
pub const USB_COUNT3_RX_0_NUM_BLOCK_0_2: u32 = 0x00001000;
pub const USB_COUNT3_RX_0_NUM_BLOCK_0_3: u32 = 0x00002000;
pub const USB_COUNT3_RX_0_NUM_BLOCK_0_4: u32 = 0x00004000;
pub const USB_COUNT3_RX_0_BLSIZE_0: u32 = 0x00008000;
pub const USB_COUNT3_RX_1_COUNT3_RX_1: u32 = 0x03FF0000;
pub const USB_COUNT3_RX_1_NUM_BLOCK_1: u32 = 0x7C000000;
pub const USB_COUNT3_RX_1_NUM_BLOCK_1_0: u32 = 0x04000000;
pub const USB_COUNT3_RX_1_NUM_BLOCK_1_1: u32 = 0x08000000;
pub const USB_COUNT3_RX_1_NUM_BLOCK_1_2: u32 = 0x10000000;
pub const USB_COUNT3_RX_1_NUM_BLOCK_1_3: u32 = 0x20000000;
pub const USB_COUNT3_RX_1_NUM_BLOCK_1_4: u32 = 0x40000000;
pub const USB_COUNT3_RX_1_BLSIZE_1: u32 = 0x80000000;
pub const USB_COUNT4_RX_0_COUNT4_RX_0: u32 = 0x000003FF;
pub const USB_COUNT4_RX_0_NUM_BLOCK_0: u32 = 0x00007C00;
pub const USB_COUNT4_RX_0_NUM_BLOCK_0_0: u32 = 0x00000400;
pub const USB_COUNT4_RX_0_NUM_BLOCK_0_1: u32 = 0x00000800;
pub const USB_COUNT4_RX_0_NUM_BLOCK_0_2: u32 = 0x00001000;
pub const USB_COUNT4_RX_0_NUM_BLOCK_0_3: u32 = 0x00002000;
pub const USB_COUNT4_RX_0_NUM_BLOCK_0_4: u32 = 0x00004000;
pub const USB_COUNT4_RX_0_BLSIZE_0: u32 = 0x00008000;
pub const USB_COUNT4_RX_1_COUNT4_RX_1: u32 = 0x03FF0000;
pub const USB_COUNT4_RX_1_NUM_BLOCK_1: u32 = 0x7C000000;
pub const USB_COUNT4_RX_1_NUM_BLOCK_1_0: u32 = 0x04000000;
pub const USB_COUNT4_RX_1_NUM_BLOCK_1_1: u32 = 0x08000000;
pub const USB_COUNT4_RX_1_NUM_BLOCK_1_2: u32 = 0x10000000;
pub const USB_COUNT4_RX_1_NUM_BLOCK_1_3: u32 = 0x20000000;
pub const USB_COUNT4_RX_1_NUM_BLOCK_1_4: u32 = 0x40000000;
pub const USB_COUNT4_RX_1_BLSIZE_1: u32 = 0x80000000;
pub const USB_COUNT5_RX_0_COUNT5_RX_0: u32 = 0x000003FF;
pub const USB_COUNT5_RX_0_NUM_BLOCK_0: u32 = 0x00007C00;
pub const USB_COUNT5_RX_0_NUM_BLOCK_0_0: u32 = 0x00000400;
pub const USB_COUNT5_RX_0_NUM_BLOCK_0_1: u32 = 0x00000800;
pub const USB_COUNT5_RX_0_NUM_BLOCK_0_2: u32 = 0x00001000;
pub const USB_COUNT5_RX_0_NUM_BLOCK_0_3: u32 = 0x00002000;
pub const USB_COUNT5_RX_0_NUM_BLOCK_0_4: u32 = 0x00004000;
pub const USB_COUNT5_RX_0_BLSIZE_0: u32 = 0x00008000;
pub const USB_COUNT5_RX_1_COUNT5_RX_1: u32 = 0x03FF0000;
pub const USB_COUNT5_RX_1_NUM_BLOCK_1: u32 = 0x7C000000;
pub const USB_COUNT5_RX_1_NUM_BLOCK_1_0: u32 = 0x04000000;
pub const USB_COUNT5_RX_1_NUM_BLOCK_1_1: u32 = 0x08000000;
pub const USB_COUNT5_RX_1_NUM_BLOCK_1_2: u32 = 0x10000000;
pub const USB_COUNT5_RX_1_NUM_BLOCK_1_3: u32 = 0x20000000;
pub const USB_COUNT5_RX_1_NUM_BLOCK_1_4: u32 = 0x40000000;
pub const USB_COUNT5_RX_1_BLSIZE_1: u32 = 0x80000000;
pub const USB_COUNT6_RX_0_COUNT6_RX_0: u32 = 0x000003FF;
pub const USB_COUNT6_RX_0_NUM_BLOCK_0: u32 = 0x00007C00;
pub const USB_COUNT6_RX_0_NUM_BLOCK_0_0: u32 = 0x00000400;
pub const USB_COUNT6_RX_0_NUM_BLOCK_0_1: u32 = 0x00000800;
pub const USB_COUNT6_RX_0_NUM_BLOCK_0_2: u32 = 0x00001000;
pub const USB_COUNT6_RX_0_NUM_BLOCK_0_3: u32 = 0x00002000;
pub const USB_COUNT6_RX_0_NUM_BLOCK_0_4: u32 = 0x00004000;
pub const USB_COUNT6_RX_0_BLSIZE_0: u32 = 0x00008000;
pub const USB_COUNT6_RX_1_COUNT6_RX_1: u32 = 0x03FF0000;
pub const USB_COUNT6_RX_1_NUM_BLOCK_1: u32 = 0x7C000000;
pub const USB_COUNT6_RX_1_NUM_BLOCK_1_0: u32 = 0x04000000;
pub const USB_COUNT6_RX_1_NUM_BLOCK_1_1: u32 = 0x08000000;
pub const USB_COUNT6_RX_1_NUM_BLOCK_1_2: u32 = 0x10000000;
pub const USB_COUNT6_RX_1_NUM_BLOCK_1_3: u32 = 0x20000000;
pub const USB_COUNT6_RX_1_NUM_BLOCK_1_4: u32 = 0x40000000;
pub const USB_COUNT6_RX_1_BLSIZE_1: u32 = 0x80000000;
pub const USB_COUNT7_RX_0_COUNT7_RX_0: u32 = 0x000003FF;
pub const USB_COUNT7_RX_0_NUM_BLOCK_0: u32 = 0x00007C00;
pub const USB_COUNT7_RX_0_NUM_BLOCK_0_0: u32 = 0x00000400;
pub const USB_COUNT7_RX_0_NUM_BLOCK_0_1: u32 = 0x00000800;
pub const USB_COUNT7_RX_0_NUM_BLOCK_0_2: u32 = 0x00001000;
pub const USB_COUNT7_RX_0_NUM_BLOCK_0_3: u32 = 0x00002000;
pub const USB_COUNT7_RX_0_NUM_BLOCK_0_4: u32 = 0x00004000;
pub const USB_COUNT7_RX_0_BLSIZE_0: u32 = 0x00008000;
pub const USB_COUNT7_RX_1_COUNT7_RX_1: u32 = 0x03FF0000;
pub const USB_COUNT7_RX_1_NUM_BLOCK_1: u32 = 0x7C000000;
pub const USB_COUNT7_RX_1_NUM_BLOCK_1_0: u32 = 0x04000000;
pub const USB_COUNT7_RX_1_NUM_BLOCK_1_1: u32 = 0x08000000;
pub const USB_COUNT7_RX_1_NUM_BLOCK_1_2: u32 = 0x10000000;
pub const USB_COUNT7_RX_1_NUM_BLOCK_1_3: u32 = 0x20000000;
pub const USB_COUNT7_RX_1_NUM_BLOCK_1_4: u32 = 0x40000000;
pub const USB_COUNT7_RX_1_BLSIZE_1: u32 = 0x80000000;
pub const VREFBUF_CSR_ENVR_Pos: u32 = 0;
pub const VREFBUF_CSR_ENVR_Msk: u32 = 0x1 << VREFBUF_CSR_ENVR_Pos;
pub const VREFBUF_CSR_ENVR: u32 = VREFBUF_CSR_ENVR_Msk;
pub const VREFBUF_CSR_HIZ_Pos: u32 = 1;
pub const VREFBUF_CSR_HIZ_Msk: u32 = 0x1 << VREFBUF_CSR_HIZ_Pos;
pub const VREFBUF_CSR_HIZ: u32 = VREFBUF_CSR_HIZ_Msk;
pub const VREFBUF_CSR_VRS_Pos: u32 = 2;
pub const VREFBUF_CSR_VRS_Msk: u32 = 0x1 << VREFBUF_CSR_VRS_Pos;
pub const VREFBUF_CSR_VRS: u32 = VREFBUF_CSR_VRS_Msk;
pub const VREFBUF_CSR_VRR_Pos: u32 = 3;
pub const VREFBUF_CSR_VRR_Msk: u32 = 0x1 << VREFBUF_CSR_VRR_Pos;
pub const VREFBUF_CSR_VRR: u32 = VREFBUF_CSR_VRR_Msk;
pub const VREFBUF_CCR_TRIM_Pos: u32 = 0;
pub const VREFBUF_CCR_TRIM_Msk: u32 = 0x3F << VREFBUF_CCR_TRIM_Pos;
pub const VREFBUF_CCR_TRIM: u32 = VREFBUF_CCR_TRIM_Msk;
pub const WWDG_CR_T_Pos: u32 = 0;
pub const WWDG_CR_T_Msk: u32 = 0x7F << WWDG_CR_T_Pos;
pub const WWDG_CR_T: u32 = WWDG_CR_T_Msk;
pub const WWDG_CR_T_0: u32 = 0x01 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_1: u32 = 0x02 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_2: u32 = 0x04 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_3: u32 = 0x08 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_4: u32 = 0x10 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_5: u32 = 0x20 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_6: u32 = 0x40 << WWDG_CR_T_Pos;
pub const WWDG_CR_WDGA_Pos: u32 = 7;
pub const WWDG_CR_WDGA_Msk: u32 = 0x1 << WWDG_CR_WDGA_Pos;
pub const WWDG_CR_WDGA: u32 = WWDG_CR_WDGA_Msk;
pub const WWDG_CFR_W_Pos: u32 = 0;
pub const WWDG_CFR_W_Msk: u32 = 0x7F << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W: u32 = WWDG_CFR_W_Msk;
pub const WWDG_CFR_W_0: u32 = 0x01 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_1: u32 = 0x02 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_2: u32 = 0x04 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_3: u32 = 0x08 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_4: u32 = 0x10 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_5: u32 = 0x20 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_6: u32 = 0x40 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_WDGTB_Pos: u32 = 11;
pub const WWDG_CFR_WDGTB_Msk: u32 = 0x7 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB: u32 = WWDG_CFR_WDGTB_Msk;
pub const WWDG_CFR_WDGTB_0: u32 = 0x1 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB_1: u32 = 0x2 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB_2: u32 = 0x4 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_EWI_Pos: u32 = 9;
pub const WWDG_CFR_EWI_Msk: u32 = 0x1 << WWDG_CFR_EWI_Pos;
pub const WWDG_CFR_EWI: u32 = WWDG_CFR_EWI_Msk;
pub const WWDG_SR_EWIF_Pos: u32 = 0;
pub const WWDG_SR_EWIF_Msk: u32 = 0x1 << WWDG_SR_EWIF_Pos;
pub const WWDG_SR_EWIF: u32 = WWDG_SR_EWIF_Msk;
